#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Jul 27 16:45:45 2025
# Process ID: 56001
# Current directory: /home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/vivado.jou
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "myhls"
## variable backend
## set backend "vivado"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 12.5%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:54 . Memory (MB): peak = 2009.777 ; gain = 0.023 ; free physical = 589121 ; free virtual = 787847
# synth_design -top ${project_name} -part $part
Command: synth_design -top myhls -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 56030
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:43 . Memory (MB): peak = 2009.840 ; gain = 0.000 ; free physical = 578271 ; free virtual = 778399
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'myhls' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/myhls.v:12]
INFO: [Synth 8-6157] synthesizing module 'zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config19_s' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config19_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state7 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state8 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state9 bound to: 9'b100000000 
INFO: [Synth 8-6157] synthesizing module 'regslice_both' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/regslice_core.v:372]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf' (1#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/regslice_core.v:402]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf' (2#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both' (3#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/regslice_core.v:8]
INFO: [Synth 8-6155] done synthesizing module 'zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config19_s' (4#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config19_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state7 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0' (5#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb.v:48]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 28 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core' (6#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb' (7#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb.v:48]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s' (8#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s.v:736]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s.v:738]
INFO: [Synth 8-6155] done synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s' (9#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s' (10#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_s' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_s.v:572]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_s.v:574]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_s.v:576]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_s.v:578]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_s.v:580]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_s.v:582]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_s.v:610]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_s.v:612]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_s.v:614]
INFO: [Synth 8-6155] done synthesizing module 'relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_s' (11#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config20_s' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config20_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state7 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state8 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state9 bound to: 9'b100000000 
INFO: [Synth 8-6155] done synthesizing module 'zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config20_s' (12#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config20_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_s' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state8 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0' (13#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s' (14#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s.v:1134]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s.v:1136]
INFO: [Synth 8-6155] done synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s' (15#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_s' (16#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_ap_fixed_2u_array_ap_ufixed_16_6_4_0_0_2u_relu_config7_s' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_2u_array_ap_ufixed_16_6_4_0_0_2u_relu_config7_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_2u_array_ap_ufixed_16_6_4_0_0_2u_relu_config7_s.v:482]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_2u_array_ap_ufixed_16_6_4_0_0_2u_relu_config7_s.v:484]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_2u_array_ap_ufixed_16_6_4_0_0_2u_relu_config7_s.v:486]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_2u_array_ap_ufixed_16_6_4_0_0_2u_relu_config7_s.v:488]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_2u_array_ap_ufixed_16_6_4_0_0_2u_relu_config7_s.v:508]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_2u_array_ap_ufixed_16_6_4_0_0_2u_relu_config7_s.v:510]
INFO: [Synth 8-6155] done synthesizing module 'relu_array_ap_fixed_2u_array_ap_ufixed_16_6_4_0_0_2u_relu_config7_s' (17#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_2u_array_ap_ufixed_16_6_4_0_0_2u_relu_config7_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_2u_config21_s' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_2u_config21_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state7 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state8 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state9 bound to: 9'b100000000 
INFO: [Synth 8-6155] done synthesizing module 'zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_2u_config21_s' (18#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_2u_config21_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_s' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state9 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0' (19#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_2u_config8_s' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_ufixed_16_6_4_0_0_2u_config8_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_2u_config8_s' (20#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_ufixed_16_6_4_0_0_2u_config8_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s.v:923]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s.v:925]
INFO: [Synth 8-6155] done synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s' (21#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_s' (22#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config10_s' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config10_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config10_s.v:382]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config10_s.v:388]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config10_s.v:390]
INFO: [Synth 8-6155] done synthesizing module 'relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config10_s' (23#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config10_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config11_s' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config11_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config11_s_line_buffer_Arrayzec' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config11_s_line_buffer_Arrayzec.v:48]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config11_s_line_buffer_Arrayzec_core' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config11_s_line_buffer_Arrayzec.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config11_s_line_buffer_Arrayzec_core' (24#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config11_s_line_buffer_Arrayzec.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config11_s_line_buffer_Arrayzec' (25#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config11_s_line_buffer_Arrayzec.v:48]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config11_s.v:587]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config11_s.v:589]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config11_s.v:591]
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config11_s' (26#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config11_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_s' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state4 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state5 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state6 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state8 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state9 bound to: 8'b10000000 
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s' (27#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_s' (28#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2746]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2748]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2750]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2752]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2754]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2756]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2758]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2760]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2762]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2764]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2766]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2768]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2770]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2772]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2774]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2776]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2778]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2780]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2782]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2784]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2786]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2788]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2790]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2792]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2794]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2796]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2798]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2800]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2802]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2804]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2806]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2808]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2810]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2812]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2814]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2816]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2818]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2820]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2822]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2824]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2826]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2828]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2830]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2832]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2834]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2836]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2838]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2840]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2842]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2844]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2846]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2848]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2850]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2852]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2854]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:2856]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:3084]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:3086]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:3088]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:3090]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:3092]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:3094]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:3096]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:3098]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:3100]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:3102]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:3104]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:3106]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:3108]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:3110]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:3112]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:3114]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:3116]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s' (29#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'dense_array_ap_ufixed_28u_array_ap_fixed_28_9_5_3_0_5u_config16_s' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_array_ap_ufixed_28u_array_ap_fixed_28_9_5_3_0_5u_config16_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_state5 bound to: 6'b010000 
	Parameter ap_ST_fsm_state6 bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s' (30#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_array_ap_ufixed_28u_array_ap_fixed_28_9_5_3_0_5u_config16_s' (31#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_array_ap_ufixed_28u_array_ap_fixed_28_9_5_3_0_5u_config16_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_state5 bound to: 6'b010000 
	Parameter ap_ST_fsm_state6 bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_exp_table3' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_exp_table3.v:95]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_exp_table3_rom' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_exp_table3.v:6]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-3876] $readmem data file './softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_exp_table3_rom.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_exp_table3.v:35]
INFO: [Synth 8-3876] $readmem data file './softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_exp_table3_rom.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_exp_table3.v:36]
INFO: [Synth 8-3876] $readmem data file './softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_exp_table3_rom.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_exp_table3.v:37]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_exp_table3_rom' (32#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_exp_table3.v:6]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_exp_table3' (33#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_exp_table3.v:95]
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_invert_tAem' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_invert_tAem.v:39]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_invert_tAem_rom' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_invert_tAem.v:6]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-3876] $readmem data file './softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_invert_tAem_rom.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_invert_tAem.v:21]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_invert_tAem_rom' (34#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_invert_tAem.v:6]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_invert_tAem' (35#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_invert_tAem.v:39]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s' (36#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s' (37#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d784_A' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w16_d784_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 784 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d784_A' (38#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w16_d784_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w38_d576_A' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w38_d576_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 38 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 576 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w38_d576_A' (39#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w38_d576_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d576_A' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w16_d576_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 576 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d576_A' (40#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w16_d576_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w40_d576_A' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w40_d576_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 40 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 576 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w40_d576_A' (41#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w40_d576_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w39_d576_A' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w39_d576_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 39 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 576 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w39_d576_A' (42#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w39_d576_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d144_A' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w16_d144_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 144 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d144_A' (43#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w16_d144_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w41_d1_A' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w41_d1_A.v:42]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 41 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'fifo_w41_d1_A_shiftReg' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w41_d1_A.v:8]
	Parameter DATA_WIDTH bound to: 41 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w41_d1_A_shiftReg' (44#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w41_d1_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w41_d1_A' (45#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w41_d1_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d1_A' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w16_d1_A.v:42]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d1_A_shiftReg' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w16_d1_A.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d1_A_shiftReg' (46#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w16_d1_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d1_A' (47#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w16_d1_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w28_d1_A' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w28_d1_A.v:42]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'fifo_w28_d1_A_shiftReg' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w28_d1_A.v:8]
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w28_d1_A_shiftReg' (48#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w28_d1_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w28_d1_A' (49#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w28_d1_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0_shiftReg' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0_shiftReg' (50#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0' (51#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_U0' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_U0_shiftReg' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_U0_shiftReg' (52#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_U0' (53#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config20_U0' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config20_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config20_U0_shiftReg' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config20_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config20_U0_shiftReg' (54#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config20_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config20_U0' (55#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config20_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5Bew' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5Bew.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5Bew_shiftReg' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5Bew.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5Bew_shiftReg' (56#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5Bew.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5Bew' (57#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5Bew.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_2u_array_ap_ufixed_16_6_4_0_0_2u_relu_config7_U0' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_2u_array_ap_ufixed_16_6_4_0_0_2u_relu_config7_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_2u_array_ap_ufixed_16_6_4_0_0_2u_relu_config7_U0_shiftReg' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_2u_array_ap_ufixed_16_6_4_0_0_2u_relu_config7_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_2u_array_ap_ufixed_16_6_4_0_0_2u_relu_config7_U0_shiftReg' (58#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_2u_array_ap_ufixed_16_6_4_0_0_2u_relu_config7_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_2u_array_ap_ufixed_16_6_4_0_0_2u_relu_config7_U0' (59#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_2u_array_ap_ufixed_16_6_4_0_0_2u_relu_config7_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_2u_config21_U0' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_2u_config21_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_2u_config21_U0_shiftReg' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_2u_config21_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_2u_config21_U0_shiftReg' (60#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_2u_config21_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_2u_config21_U0' (61#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_2u_config21_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8CeG' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8CeG.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8CeG_shiftReg' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8CeG.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8CeG_shiftReg' (62#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8CeG.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8CeG' (63#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8CeG.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config10_U0' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config10_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config10_U0_shiftReg' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config10_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config10_U0_shiftReg' (64#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config10_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config10_U0' (65#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config10_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config11_U0' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config11_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config11_U0_shiftReg' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config11_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config11_U0_shiftReg' (66#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config11_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config11_U0' (67#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config11_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0_shiftReg' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0_shiftReg' (68#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0' (69#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config1DeQ' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config1DeQ.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config1DeQ_shiftReg' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config1DeQ.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config1DeQ_shiftReg' (70#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config1DeQ.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config1DeQ' (71#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config1DeQ.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_ap_ufixed_28u_array_ap_fixed_28_9_5_3_0_5u_config16_U0' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_dense_array_ap_ufixed_28u_array_ap_fixed_28_9_5_3_0_5u_config16_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_ap_ufixed_28u_array_ap_fixed_28_9_5_3_0_5u_config16_U0_shiftReg' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_dense_array_ap_ufixed_28u_array_ap_fixed_28_9_5_3_0_5u_config16_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_ap_ufixed_28u_array_ap_fixed_28_9_5_3_0_5u_config16_U0_shiftReg' (72#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_dense_array_ap_ufixed_28u_array_ap_fixed_28_9_5_3_0_5u_config16_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_ap_ufixed_28u_array_ap_fixed_28_9_5_3_0_5u_config16_U0' (73#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_dense_array_ap_ufixed_28u_array_ap_fixed_28_9_5_3_0_5u_config16_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0_shiftReg' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0_shiftReg' (74#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0' (75#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0.v:42]
INFO: [Synth 8-6155] done synthesizing module 'myhls' (76#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/myhls.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:53 . Memory (MB): peak = 2266.520 ; gain = 256.680 ; free physical = 602031 ; free virtual = 802843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:54 . Memory (MB): peak = 2272.457 ; gain = 262.617 ; free physical = 601890 ; free virtual = 802791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:55 . Memory (MB): peak = 2292.383 ; gain = 282.543 ; free physical = 603104 ; free virtual = 804021
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
DSP Debug: swapped A/B pins for adder 0x58440aa0
DSP Debug: swapped A/B pins for adder 0x67683c70
DSP Debug: swapped A/B pins for adder 0x646c1b80
DSP Debug: swapped A/B pins for adder 0x5fe56800
DSP Debug: swapped A/B pins for adder 0x3fff6170
DSP Debug: swapped A/B pins for adder 0x3fff6df0
DSP Debug: swapped A/B pins for adder 0x5f0fb770
DSP Debug: swapped A/B pins for adder 0x5c99e0d0
DSP Debug: swapped A/B pins for adder 0x6116d9f0
DSP Debug: swapped A/B pins for adder 0x6309f040
DSP Debug: swapped A/B pins for adder 0x60cc2d00
DSP Debug: swapped A/B pins for adder 0x5a236eb0
DSP Debug: swapped A/B pins for adder 0x61428910
DSP Debug: swapped A/B pins for adder 0x5e843810
DSP Debug: swapped A/B pins for adder 0x62eb0f30
DSP Debug: swapped A/B pins for adder 0x590c3160
DSP Debug: swapped A/B pins for adder 0x517a0640
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"fifo_w16_d784_A:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "fifo_w16_d784_A:/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"fifo_w38_d576_A:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "fifo_w38_d576_A:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "fifo_w38_d576_A:/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"fifo_w16_d576_A:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "fifo_w16_d576_A:/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"fifo_w40_d576_A:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "fifo_w40_d576_A:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "fifo_w40_d576_A:/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"fifo_w39_d576_A:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "fifo_w39_d576_A:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "fifo_w39_d576_A:/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"fifo_w16_d144_A:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "fifo_w16_d144_A:/mem_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:04 ; elapsed = 00:01:44 . Memory (MB): peak = 4306.949 ; gain = 2297.109 ; free physical = 593557 ; free virtual = 796323
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   38 Bit       Adders := 1     
	  10 Input   37 Bit       Adders := 1     
	   6 Input   37 Bit       Adders := 9     
	   5 Input   37 Bit       Adders := 10    
	   4 Input   37 Bit       Adders := 2     
	   7 Input   36 Bit       Adders := 1     
	   6 Input   36 Bit       Adders := 8     
	   3 Input   36 Bit       Adders := 8     
	   4 Input   36 Bit       Adders := 7     
	   5 Input   36 Bit       Adders := 15    
	   2 Input   36 Bit       Adders := 3     
	   8 Input   36 Bit       Adders := 1     
	   2 Input   35 Bit       Adders := 7     
	   3 Input   35 Bit       Adders := 13    
	   5 Input   35 Bit       Adders := 12    
	   4 Input   35 Bit       Adders := 4     
	   8 Input   35 Bit       Adders := 1     
	   7 Input   35 Bit       Adders := 1     
	   6 Input   35 Bit       Adders := 4     
	   3 Input   34 Bit       Adders := 19    
	   2 Input   34 Bit       Adders := 18    
	   4 Input   34 Bit       Adders := 7     
	   6 Input   34 Bit       Adders := 3     
	   5 Input   34 Bit       Adders := 1     
	   2 Input   33 Bit       Adders := 64    
	   3 Input   33 Bit       Adders := 8     
	   4 Input   33 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 4     
	   3 Input   31 Bit       Adders := 1     
	   4 Input   30 Bit       Adders := 3     
	   3 Input   30 Bit       Adders := 3     
	   2 Input   30 Bit       Adders := 1     
	   5 Input   30 Bit       Adders := 2     
	   2 Input   29 Bit       Adders := 29    
	   4 Input   29 Bit       Adders := 5     
	   3 Input   29 Bit       Adders := 17    
	   5 Input   29 Bit       Adders := 1     
	   2 Input   28 Bit       Adders := 110   
	   3 Input   28 Bit       Adders := 27    
	   4 Input   28 Bit       Adders := 9     
	   5 Input   28 Bit       Adders := 1     
	   7 Input   28 Bit       Adders := 1     
	   6 Input   28 Bit       Adders := 1     
	   2 Input   27 Bit       Adders := 241   
	   3 Input   27 Bit       Adders := 87    
	   4 Input   27 Bit       Adders := 16    
	   5 Input   27 Bit       Adders := 2     
	   6 Input   27 Bit       Adders := 1     
	   2 Input   26 Bit       Adders := 322   
	   4 Input   26 Bit       Adders := 18    
	   3 Input   26 Bit       Adders := 95    
	   5 Input   26 Bit       Adders := 1     
	   2 Input   25 Bit       Adders := 324   
	   3 Input   25 Bit       Adders := 132   
	   4 Input   25 Bit       Adders := 6     
	   6 Input   25 Bit       Adders := 1     
	   3 Input   24 Bit       Adders := 183   
	   2 Input   24 Bit       Adders := 193   
	   5 Input   24 Bit       Adders := 2     
	   4 Input   24 Bit       Adders := 9     
	   3 Input   23 Bit       Adders := 141   
	   2 Input   23 Bit       Adders := 115   
	   4 Input   23 Bit       Adders := 6     
	   5 Input   23 Bit       Adders := 1     
	   3 Input   22 Bit       Adders := 141   
	   2 Input   22 Bit       Adders := 58    
	   4 Input   22 Bit       Adders := 3     
	   5 Input   22 Bit       Adders := 2     
	   3 Input   21 Bit       Adders := 89    
	   6 Input   21 Bit       Adders := 1     
	   2 Input   21 Bit       Adders := 54    
	   4 Input   21 Bit       Adders := 7     
	   5 Input   21 Bit       Adders := 3     
	   3 Input   20 Bit       Adders := 67    
	   2 Input   20 Bit       Adders := 28    
	   4 Input   20 Bit       Adders := 2     
	   2 Input   19 Bit       Adders := 23    
	   3 Input   19 Bit       Adders := 25    
	   5 Input   19 Bit       Adders := 1     
	   4 Input   19 Bit       Adders := 3     
	   2 Input   18 Bit       Adders := 10    
	   3 Input   18 Bit       Adders := 2     
	   3 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 35    
	   2 Input   10 Bit       Adders := 61    
	   2 Input    8 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 13    
	   2 Input    2 Bit       Adders := 86    
+---XORs : 
	   2 Input      1 Bit         XORs := 57    
+---Registers : 
	               41 Bit    Registers := 56    
	               40 Bit    Registers := 6     
	               39 Bit    Registers := 3     
	               38 Bit    Registers := 12    
	               37 Bit    Registers := 3     
	               36 Bit    Registers := 16    
	               35 Bit    Registers := 20    
	               34 Bit    Registers := 18    
	               33 Bit    Registers := 41    
	               32 Bit    Registers := 20    
	               31 Bit    Registers := 3     
	               30 Bit    Registers := 12    
	               29 Bit    Registers := 10    
	               28 Bit    Registers := 72    
	               27 Bit    Registers := 146   
	               26 Bit    Registers := 221   
	               25 Bit    Registers := 155   
	               24 Bit    Registers := 62    
	               23 Bit    Registers := 26    
	               22 Bit    Registers := 15    
	               21 Bit    Registers := 16    
	               20 Bit    Registers := 17    
	               19 Bit    Registers := 16    
	               18 Bit    Registers := 164   
	               17 Bit    Registers := 1514  
	               16 Bit    Registers := 2634  
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 45    
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 16    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 101   
	                1 Bit    Registers := 381   
+---RAMs : 
	              22K Bit	(576 X 40 bit)          RAMs := 2     
	              21K Bit	(576 X 38 bit)          RAMs := 3     
	              21K Bit	(576 X 39 bit)          RAMs := 1     
	              12K Bit	(784 X 16 bit)          RAMs := 6     
	               9K Bit	(576 X 16 bit)          RAMs := 6     
	               2K Bit	(144 X 16 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 6     
+---Muxes : 
	   2 Input   40 Bit        Muxes := 4     
	   2 Input   39 Bit        Muxes := 1     
	   2 Input   38 Bit        Muxes := 6     
	   2 Input   32 Bit        Muxes := 12    
	   2 Input   30 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 4     
	   2 Input   18 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 6     
	   2 Input   16 Bit        Muxes := 20    
	   2 Input   10 Bit        Muxes := 51    
	   2 Input    9 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 10    
	   9 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 6     
	   2 Input    6 Bit        Muxes := 6     
	   7 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 3     
	   6 Input    3 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 38    
	   4 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 569   
	   3 Input    1 Bit        Muxes := 34    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_ln1118_1805_fu_4713_p2, operation Mode is: A''*(B:0x6c).
DSP Report: register data_92_V_read_1_reg_36503790_reg is absorbed into DSP mul_ln1118_1805_fu_4713_p2.
DSP Report: register zext_ln1118_1550_reg_36507220_reg is absorbed into DSP mul_ln1118_1805_fu_4713_p2.
DSP Report: operator mul_ln1118_1805_fu_4713_p2 is absorbed into DSP mul_ln1118_1805_fu_4713_p2.
DSP Report: Generating DSP add_ln703_1885_fu_36484124_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_1885_fu_36484124_p2 is absorbed into DSP add_ln703_1885_fu_36484124_p2.
DSP Report: Generating DSP mul_ln1118_1653_fu_6529_p2, operation Mode is: A''*(B:0x3feef).
DSP Report: register mul_ln1118_1653_fu_6529_p2 is absorbed into DSP mul_ln1118_1653_fu_6529_p2.
DSP Report: register mul_ln1118_1653_fu_6529_p2 is absorbed into DSP mul_ln1118_1653_fu_6529_p2.
DSP Report: operator mul_ln1118_1653_fu_6529_p2 is absorbed into DSP mul_ln1118_1653_fu_6529_p2.
DSP Report: Generating DSP mul_ln1118_2482_fu_3075_p2, operation Mode is: A''*(B:0x3b).
DSP Report: register data_126_V_read_1_reg_36503229_reg is absorbed into DSP mul_ln1118_2482_fu_3075_p2.
DSP Report: register data_126_V_read_1_reg_36503229_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2482_fu_3075_p2.
DSP Report: operator mul_ln1118_2482_fu_3075_p2 is absorbed into DSP mul_ln1118_2482_fu_3075_p2.
DSP Report: Generating DSP add_ln703_2646_fu_36489218_p2, operation Mode is: PCIN+A''*(B:0x2b).
DSP Report: register data_127_V_read_1_reg_36503213_reg is absorbed into DSP add_ln703_2646_fu_36489218_p2.
DSP Report: register data_127_V_read_1_reg_36503213_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2646_fu_36489218_p2.
DSP Report: operator add_ln703_2646_fu_36489218_p2 is absorbed into DSP add_ln703_2646_fu_36489218_p2.
DSP Report: operator mul_ln1118_2502_fu_5628_p2 is absorbed into DSP add_ln703_2646_fu_36489218_p2.
DSP Report: Generating DSP mul_ln1118_2586_fu_5395_p2, operation Mode is: A''*(B:0x7d).
DSP Report: register data_130_V_read_1_reg_36503173_reg is absorbed into DSP mul_ln1118_2586_fu_5395_p2.
DSP Report: register zext_ln1118_2204_reg_36507499_reg is absorbed into DSP mul_ln1118_2586_fu_5395_p2.
DSP Report: operator mul_ln1118_2586_fu_5395_p2 is absorbed into DSP mul_ln1118_2586_fu_5395_p2.
DSP Report: Generating DSP add_ln703_3644_fu_36495255_p2, operation Mode is: PCIN+A''*(B:0x6a).
DSP Report: register data_100_V_read_1_reg_36503660_reg is absorbed into DSP add_ln703_3644_fu_36495255_p2.
DSP Report: register data_100_V_read_1_reg_36503660_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3644_fu_36495255_p2.
DSP Report: operator add_ln703_3644_fu_36495255_p2 is absorbed into DSP add_ln703_3644_fu_36495255_p2.
DSP Report: operator mul_ln1118_1978_fu_3198_p2 is absorbed into DSP add_ln703_3644_fu_36495255_p2.
DSP Report: Generating DSP mul_ln1118_2776_fu_6018_p2, operation Mode is: A''*(B:0x5a).
DSP Report: register data_139_V_read_1_reg_36503036_reg is absorbed into DSP mul_ln1118_2776_fu_6018_p2.
DSP Report: register zext_ln1118_2346_reg_36507533_reg is absorbed into DSP mul_ln1118_2776_fu_6018_p2.
DSP Report: operator mul_ln1118_2776_fu_6018_p2 is absorbed into DSP mul_ln1118_2776_fu_6018_p2.
DSP Report: Generating DSP add_ln703_3461_fu_36494126_p2, operation Mode is: PCIN+A''*(B:0x5a).
DSP Report: register data_128_V_read_1_reg_36503200_reg is absorbed into DSP add_ln703_3461_fu_36494126_p2.
DSP Report: register data_128_V_read_1_reg_36503200_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3461_fu_36494126_p2.
DSP Report: operator add_ln703_3461_fu_36494126_p2 is absorbed into DSP add_ln703_3461_fu_36494126_p2.
DSP Report: operator mul_ln1118_2538_fu_4394_p2 is absorbed into DSP add_ln703_3461_fu_36494126_p2.
DSP Report: Generating DSP add_ln703_3461_reg_36510880_reg, operation Mode is: PCIN+A''*(B:0x74).
DSP Report: register data_138_V_read_1_reg_36503052_reg is absorbed into DSP add_ln703_3461_reg_36510880_reg.
DSP Report: register data_138_V_read_1_reg_36503052_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3461_reg_36510880_reg.
DSP Report: register add_ln703_3461_reg_36510880_reg is absorbed into DSP add_ln703_3461_reg_36510880_reg.
DSP Report: operator add_ln703_3461_fu_36494126_p2 is absorbed into DSP add_ln703_3461_reg_36510880_reg.
DSP Report: operator mul_ln1118_2758_fu_4348_p2 is absorbed into DSP add_ln703_3461_reg_36510880_reg.
DSP Report: Generating DSP add_ln703_3952_fu_36497255_p2, operation Mode is: C+A''*(B:0x5b).
DSP Report: register data_117_V_read_1_reg_36503371_reg is absorbed into DSP add_ln703_3952_fu_36497255_p2.
DSP Report: register data_117_V_read_1_reg_36503371_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3952_fu_36497255_p2.
DSP Report: operator add_ln703_3952_fu_36497255_p2 is absorbed into DSP add_ln703_3952_fu_36497255_p2.
DSP Report: operator mul_ln1118_2312_fu_3629_p2 is absorbed into DSP add_ln703_3952_fu_36497255_p2.
DSP Report: Generating DSP add_ln703_3951_reg_36511410_reg, operation Mode is: C+A''*(B:0x6e).
DSP Report: register data_106_V_read_1_reg_36503556_reg is absorbed into DSP add_ln703_3951_reg_36511410_reg.
DSP Report: register zext_ln1118_1800_reg_36507411_reg is absorbed into DSP add_ln703_3951_reg_36511410_reg.
DSP Report: register add_ln703_3951_reg_36511410_reg is absorbed into DSP add_ln703_3951_reg_36511410_reg.
DSP Report: operator add_ln703_3951_fu_36497249_p2 is absorbed into DSP add_ln703_3951_reg_36511410_reg.
DSP Report: operator mul_ln1118_2097_fu_2989_p2 is absorbed into DSP add_ln703_3951_reg_36511410_reg.
DSP Report: Generating DSP mul_ln1118_2481_fu_3159_p2, operation Mode is: A''*(B:0xb9).
DSP Report: register data_125_V_read_1_reg_36503246_reg is absorbed into DSP mul_ln1118_2481_fu_3159_p2.
DSP Report: register data_125_V_read_1_reg_36503246_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2481_fu_3159_p2.
DSP Report: operator mul_ln1118_2481_fu_3159_p2 is absorbed into DSP mul_ln1118_2481_fu_3159_p2.
DSP Report: Generating DSP add_ln703_3933_fu_36497129_p2, operation Mode is: PCIN+A''*(B:0xc1).
DSP Report: register data_116_V_read_1_reg_36503388_reg is absorbed into DSP add_ln703_3933_fu_36497129_p2.
DSP Report: register data_116_V_read_1_reg_36503388_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3933_fu_36497129_p2.
DSP Report: operator add_ln703_3933_fu_36497129_p2 is absorbed into DSP add_ln703_3933_fu_36497129_p2.
DSP Report: operator mul_ln1118_2296_fu_4566_p2 is absorbed into DSP add_ln703_3933_fu_36497129_p2.
DSP Report: Generating DSP add_ln703_3933_fu_36497129_p2, operation Mode is: PCIN+A''*(B:0xa8).
DSP Report: register data_115_V_read_1_reg_36503408_reg is absorbed into DSP add_ln703_3933_fu_36497129_p2.
DSP Report: register data_115_V_read_1_reg_36503408_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3933_fu_36497129_p2.
DSP Report: operator add_ln703_3933_fu_36497129_p2 is absorbed into DSP add_ln703_3933_fu_36497129_p2.
DSP Report: operator mul_ln1118_2279_fu_2648_p2 is absorbed into DSP add_ln703_3933_fu_36497129_p2.
DSP Report: Generating DSP add_ln703_3933_reg_36511390_reg, operation Mode is: PCIN+A''*(B:0x95).
DSP Report: register data_124_V_read_1_reg_36503263_reg is absorbed into DSP add_ln703_3933_reg_36511390_reg.
DSP Report: register data_124_V_read_1_reg_36503263_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3933_reg_36511390_reg.
DSP Report: register add_ln703_3933_reg_36511390_reg is absorbed into DSP add_ln703_3933_reg_36511390_reg.
DSP Report: operator add_ln703_3933_fu_36497129_p2 is absorbed into DSP add_ln703_3933_reg_36511390_reg.
DSP Report: operator mul_ln1118_2461_fu_5717_p2 is absorbed into DSP add_ln703_3933_reg_36511390_reg.
DSP Report: Generating DSP mul_ln1118_2237_fu_3398_p2, operation Mode is: A''*(B:0xdf).
DSP Report: register data_113_V_read_1_reg_36503443_reg is absorbed into DSP mul_ln1118_2237_fu_3398_p2.
DSP Report: register data_113_V_read_1_reg_36503443_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2237_fu_3398_p2.
DSP Report: operator mul_ln1118_2237_fu_3398_p2 is absorbed into DSP mul_ln1118_2237_fu_3398_p2.
DSP Report: Generating DSP add_ln703_3930_fu_36497103_p2, operation Mode is: PCIN+A''*(B:0xdb).
DSP Report: register data_102_V_read_1_reg_36503626_reg is absorbed into DSP add_ln703_3930_fu_36497103_p2.
DSP Report: register data_102_V_read_1_reg_36503626_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3930_fu_36497103_p2.
DSP Report: operator add_ln703_3930_fu_36497103_p2 is absorbed into DSP add_ln703_3930_fu_36497103_p2.
DSP Report: operator mul_ln1118_2020_fu_5648_p2 is absorbed into DSP add_ln703_3930_fu_36497103_p2.
DSP Report: Generating DSP add_ln703_3930_fu_36497103_p2, operation Mode is: PCIN+A''*(B:0xde).
DSP Report: register data_111_V_read_1_reg_36503476_reg is absorbed into DSP add_ln703_3930_fu_36497103_p2.
DSP Report: register zext_ln1118_1891_reg_36507463_reg is absorbed into DSP add_ln703_3930_fu_36497103_p2.
DSP Report: operator add_ln703_3930_fu_36497103_p2 is absorbed into DSP add_ln703_3930_fu_36497103_p2.
DSP Report: operator mul_ln1118_2199_fu_3385_p2 is absorbed into DSP add_ln703_3930_fu_36497103_p2.
DSP Report: Generating DSP add_ln703_3930_reg_36511385_reg, operation Mode is: PCIN+A''*(B:0xbe).
DSP Report: register data_100_V_read_1_reg_36503660_reg is absorbed into DSP add_ln703_3930_reg_36511385_reg.
DSP Report: register zext_ln1118_1701_reg_36507342_reg is absorbed into DSP add_ln703_3930_reg_36511385_reg.
DSP Report: register add_ln703_3930_reg_36511385_reg is absorbed into DSP add_ln703_3930_reg_36511385_reg.
DSP Report: operator add_ln703_3930_fu_36497103_p2 is absorbed into DSP add_ln703_3930_reg_36511385_reg.
DSP Report: operator mul_ln1118_1981_fu_6025_p2 is absorbed into DSP add_ln703_3930_reg_36511385_reg.
DSP Report: Generating DSP mul_ln1118_2380_fu_5548_p2, operation Mode is: A''*(B:0xee).
DSP Report: register data_120_V_read_1_reg_36503327_reg is absorbed into DSP mul_ln1118_2380_fu_5548_p2.
DSP Report: register data_120_V_read_1_reg_36503327_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2380_fu_5548_p2.
DSP Report: operator mul_ln1118_2380_fu_5548_p2 is absorbed into DSP mul_ln1118_2380_fu_5548_p2.
DSP Report: Generating DSP add_ln703_3847_fu_36496595_p2, operation Mode is: PCIN+A''*(B:0xd2).
DSP Report: register data_111_V_read_1_reg_36503476_reg is absorbed into DSP add_ln703_3847_fu_36496595_p2.
DSP Report: register zext_ln1118_1891_reg_36507463_reg is absorbed into DSP add_ln703_3847_fu_36496595_p2.
DSP Report: operator add_ln703_3847_fu_36496595_p2 is absorbed into DSP add_ln703_3847_fu_36496595_p2.
DSP Report: operator mul_ln1118_2197_fu_2845_p2 is absorbed into DSP add_ln703_3847_fu_36496595_p2.
DSP Report: Generating DSP add_ln703_3847_reg_36511295_reg, operation Mode is: PCIN+A''*(B:0x99).
DSP Report: register data_116_V_read_1_reg_36503388_reg is absorbed into DSP add_ln703_3847_reg_36511295_reg.
DSP Report: register data_116_V_read_1_reg_36503388_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3847_reg_36511295_reg.
DSP Report: register add_ln703_3847_reg_36511295_reg is absorbed into DSP add_ln703_3847_reg_36511295_reg.
DSP Report: operator add_ln703_3847_fu_36496595_p2 is absorbed into DSP add_ln703_3847_reg_36511295_reg.
DSP Report: operator mul_ln1118_2295_fu_4047_p2 is absorbed into DSP add_ln703_3847_reg_36511295_reg.
DSP Report: Generating DSP mul_ln1118_2863_fu_3033_p2, operation Mode is: A''*(B:0x122).
DSP Report: register data_143_V_read_1_reg_36502970_reg is absorbed into DSP mul_ln1118_2863_fu_3033_p2.
DSP Report: register data_143_V_read_1_reg_36502970_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2863_fu_3033_p2.
DSP Report: operator mul_ln1118_2863_fu_3033_p2 is absorbed into DSP mul_ln1118_2863_fu_3033_p2.
DSP Report: Generating DSP add_ln703_3845_reg_36511290_reg, operation Mode is: PCIN+A''*(B:0x1c3).
DSP Report: register data_141_V_read_1_reg_36503005_reg is absorbed into DSP add_ln703_3845_reg_36511290_reg.
DSP Report: register data_141_V_read_1_reg_36503005_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3845_reg_36511290_reg.
DSP Report: register add_ln703_3845_reg_36511290_reg is absorbed into DSP add_ln703_3845_reg_36511290_reg.
DSP Report: operator add_ln703_3845_fu_36496579_p2 is absorbed into DSP add_ln703_3845_reg_36511290_reg.
DSP Report: operator mul_ln1118_2822_fu_6539_p2 is absorbed into DSP add_ln703_3845_reg_36511290_reg.
DSP Report: Generating DSP mul_ln1118_2095_fu_5298_p2, operation Mode is: A''*(B:0x3feca).
DSP Report: register mul_ln1118_2095_fu_5298_p2 is absorbed into DSP mul_ln1118_2095_fu_5298_p2.
DSP Report: register mul_ln1118_2095_fu_5298_p2 is absorbed into DSP mul_ln1118_2095_fu_5298_p2.
DSP Report: operator mul_ln1118_2095_fu_5298_p2 is absorbed into DSP mul_ln1118_2095_fu_5298_p2.
DSP Report: Generating DSP mul_ln1118_1986_fu_3216_p2, operation Mode is: A''*(B:0x3fed2).
DSP Report: register mul_ln1118_1986_fu_3216_p2 is absorbed into DSP mul_ln1118_1986_fu_3216_p2.
DSP Report: register mul_ln1118_1986_fu_3216_p2 is absorbed into DSP mul_ln1118_1986_fu_3216_p2.
DSP Report: operator mul_ln1118_1986_fu_3216_p2 is absorbed into DSP mul_ln1118_1986_fu_3216_p2.
DSP Report: Generating DSP mul_ln1118_2005_fu_3131_p2, operation Mode is: A''*(B:0x3fe97).
DSP Report: register mul_ln1118_2005_fu_3131_p2 is absorbed into DSP mul_ln1118_2005_fu_3131_p2.
DSP Report: register mul_ln1118_2005_fu_3131_p2 is absorbed into DSP mul_ln1118_2005_fu_3131_p2.
DSP Report: operator mul_ln1118_2005_fu_3131_p2 is absorbed into DSP mul_ln1118_2005_fu_3131_p2.
DSP Report: Generating DSP mul_ln1118_1964_fu_5833_p2, operation Mode is: A''*(B:0x3feec).
DSP Report: register mul_ln1118_1964_fu_5833_p2 is absorbed into DSP mul_ln1118_1964_fu_5833_p2.
DSP Report: register mul_ln1118_1964_fu_5833_p2 is absorbed into DSP mul_ln1118_1964_fu_5833_p2.
DSP Report: operator mul_ln1118_1964_fu_5833_p2 is absorbed into DSP mul_ln1118_1964_fu_5833_p2.
DSP Report: Generating DSP mul_ln1118_2398_fu_3400_p2, operation Mode is: A''*(B:0x87).
DSP Report: register data_121_V_read_1_reg_36503311_reg is absorbed into DSP mul_ln1118_2398_fu_3400_p2.
DSP Report: register data_121_V_read_1_reg_36503311_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2398_fu_3400_p2.
DSP Report: operator mul_ln1118_2398_fu_3400_p2 is absorbed into DSP mul_ln1118_2398_fu_3400_p2.
DSP Report: Generating DSP add_ln703_3677_fu_36495509_p2, operation Mode is: PCIN+A''*(B:0x119).
DSP Report: register data_138_V_read_1_reg_36503052_reg is absorbed into DSP add_ln703_3677_fu_36495509_p2.
DSP Report: register data_138_V_read_1_reg_36503052_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3677_fu_36495509_p2.
DSP Report: operator add_ln703_3677_fu_36495509_p2 is absorbed into DSP add_ln703_3677_fu_36495509_p2.
DSP Report: operator mul_ln1118_2761_fu_5640_p2 is absorbed into DSP add_ln703_3677_fu_36495509_p2.
DSP Report: Generating DSP add_ln703_3677_fu_36495509_p2, operation Mode is: PCIN+A''*(B:0x145).
DSP Report: register data_135_V_read_1_reg_36503100_reg is absorbed into DSP add_ln703_3677_fu_36495509_p2.
DSP Report: register data_135_V_read_1_reg_36503100_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3677_fu_36495509_p2.
DSP Report: operator add_ln703_3677_fu_36495509_p2 is absorbed into DSP add_ln703_3677_fu_36495509_p2.
DSP Report: operator mul_ln1118_2698_fu_5689_p2 is absorbed into DSP add_ln703_3677_fu_36495509_p2.
DSP Report: Generating DSP add_ln703_3677_fu_36495509_p2, operation Mode is: PCIN+A''*(B:0x106).
DSP Report: register data_139_V_read_1_reg_36503036_reg is absorbed into DSP add_ln703_3677_fu_36495509_p2.
DSP Report: register data_139_V_read_1_reg_36503036_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3677_fu_36495509_p2.
DSP Report: operator add_ln703_3677_fu_36495509_p2 is absorbed into DSP add_ln703_3677_fu_36495509_p2.
DSP Report: operator mul_ln1118_2779_fu_3714_p2 is absorbed into DSP add_ln703_3677_fu_36495509_p2.
DSP Report: Generating DSP add_ln703_3677_fu_36495509_p2, operation Mode is: PCIN+A''*(B:0xc5).
DSP Report: register data_124_V_read_1_reg_36503263_reg is absorbed into DSP add_ln703_3677_fu_36495509_p2.
DSP Report: register data_124_V_read_1_reg_36503263_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3677_fu_36495509_p2.
DSP Report: operator add_ln703_3677_fu_36495509_p2 is absorbed into DSP add_ln703_3677_fu_36495509_p2.
DSP Report: operator mul_ln1118_2457_fu_4561_p2 is absorbed into DSP add_ln703_3677_fu_36495509_p2.
DSP Report: Generating DSP add_ln703_3677_fu_36495509_p2, operation Mode is: PCIN+A''*(B:0xc7).
DSP Report: register data_119_V_read_1_reg_36503341_reg is absorbed into DSP add_ln703_3677_fu_36495509_p2.
DSP Report: register data_119_V_read_1_reg_36503341_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3677_fu_36495509_p2.
DSP Report: operator add_ln703_3677_fu_36495509_p2 is absorbed into DSP add_ln703_3677_fu_36495509_p2.
DSP Report: operator mul_ln1118_2355_fu_5289_p2 is absorbed into DSP add_ln703_3677_fu_36495509_p2.
DSP Report: Generating DSP add_ln703_3677_fu_36495509_p2, operation Mode is: PCIN+A''*(B:0xeb).
DSP Report: register data_123_V_read_1_reg_36503278_reg is absorbed into DSP add_ln703_3677_fu_36495509_p2.
DSP Report: register data_123_V_read_1_reg_36503278_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3677_fu_36495509_p2.
DSP Report: operator add_ln703_3677_fu_36495509_p2 is absorbed into DSP add_ln703_3677_fu_36495509_p2.
DSP Report: operator mul_ln1118_2436_fu_5140_p2 is absorbed into DSP add_ln703_3677_fu_36495509_p2.
DSP Report: Generating DSP add_ln703_3677_reg_36511105_reg, operation Mode is: (PCIN+A'':B''+C')'.
DSP Report: register add_ln703_3677_reg_36511105_reg is absorbed into DSP add_ln703_3677_reg_36511105_reg.
DSP Report: register add_ln703_3677_reg_36511105_reg is absorbed into DSP add_ln703_3677_reg_36511105_reg.
DSP Report: register add_ln703_3677_reg_36511105_reg is absorbed into DSP add_ln703_3677_reg_36511105_reg.
DSP Report: register add_ln703_3677_reg_36511105_reg is absorbed into DSP add_ln703_3677_reg_36511105_reg.
DSP Report: register add_ln703_3677_reg_36511105_reg is absorbed into DSP add_ln703_3677_reg_36511105_reg.
DSP Report: register add_ln703_3677_reg_36511105_reg is absorbed into DSP add_ln703_3677_reg_36511105_reg.
DSP Report: operator add_ln703_3677_fu_36495509_p2 is absorbed into DSP add_ln703_3677_reg_36511105_reg.
DSP Report: Generating DSP mul_ln1118_2043_fu_3020_p2, operation Mode is: A''*(B:0x3fdd1).
DSP Report: register mul_ln1118_2043_fu_3020_p2 is absorbed into DSP mul_ln1118_2043_fu_3020_p2.
DSP Report: register mul_ln1118_2043_fu_3020_p2 is absorbed into DSP mul_ln1118_2043_fu_3020_p2.
DSP Report: operator mul_ln1118_2043_fu_3020_p2 is absorbed into DSP mul_ln1118_2043_fu_3020_p2.
DSP Report: Generating DSP mul_ln1118_2261_fu_4880_p2, operation Mode is: A''*(B:0x3fde7).
DSP Report: register mul_ln1118_2261_fu_4880_p2 is absorbed into DSP mul_ln1118_2261_fu_4880_p2.
DSP Report: register mul_ln1118_2261_fu_4880_p2 is absorbed into DSP mul_ln1118_2261_fu_4880_p2.
DSP Report: operator mul_ln1118_2261_fu_4880_p2 is absorbed into DSP mul_ln1118_2261_fu_4880_p2.
DSP Report: Generating DSP mul_ln1118_1774_fu_4056_p2, operation Mode is: A''*(B:0x3ff7b).
DSP Report: register mul_ln1118_1774_fu_4056_p2 is absorbed into DSP mul_ln1118_1774_fu_4056_p2.
DSP Report: register mul_ln1118_1774_fu_4056_p2 is absorbed into DSP mul_ln1118_1774_fu_4056_p2.
DSP Report: operator mul_ln1118_1774_fu_4056_p2 is absorbed into DSP mul_ln1118_1774_fu_4056_p2.
DSP Report: Generating DSP add_ln703_3234_fu_36492742_p2, operation Mode is: C+A''*(B:0x3fedf).
DSP Report: register add_ln703_3234_fu_36492742_p2 is absorbed into DSP add_ln703_3234_fu_36492742_p2.
DSP Report: register add_ln703_3234_fu_36492742_p2 is absorbed into DSP add_ln703_3234_fu_36492742_p2.
DSP Report: operator add_ln703_3234_fu_36492742_p2 is absorbed into DSP add_ln703_3234_fu_36492742_p2.
DSP Report: operator mul_ln1118_2557_fu_3882_p2 is absorbed into DSP add_ln703_3234_fu_36492742_p2.
DSP Report: Generating DSP mul_ln1118_2534_fu_5011_p2, operation Mode is: A''*(B:0x3fe57).
DSP Report: register mul_ln1118_2534_fu_5011_p2 is absorbed into DSP mul_ln1118_2534_fu_5011_p2.
DSP Report: register mul_ln1118_2534_fu_5011_p2 is absorbed into DSP mul_ln1118_2534_fu_5011_p2.
DSP Report: operator mul_ln1118_2534_fu_5011_p2 is absorbed into DSP mul_ln1118_2534_fu_5011_p2.
DSP Report: Generating DSP mul_ln1118_2307_fu_4577_p2, operation Mode is: A''*(B:0x3fe5a).
DSP Report: register mul_ln1118_2307_fu_4577_p2 is absorbed into DSP mul_ln1118_2307_fu_4577_p2.
DSP Report: register mul_ln1118_2307_fu_4577_p2 is absorbed into DSP mul_ln1118_2307_fu_4577_p2.
DSP Report: operator mul_ln1118_2307_fu_4577_p2 is absorbed into DSP mul_ln1118_2307_fu_4577_p2.
DSP Report: Generating DSP mul_ln1118_2512_fu_6476_p2, operation Mode is: A''*(B:0x3fe63).
DSP Report: register mul_ln1118_2512_fu_6476_p2 is absorbed into DSP mul_ln1118_2512_fu_6476_p2.
DSP Report: register mul_ln1118_2512_fu_6476_p2 is absorbed into DSP mul_ln1118_2512_fu_6476_p2.
DSP Report: operator mul_ln1118_2512_fu_6476_p2 is absorbed into DSP mul_ln1118_2512_fu_6476_p2.
DSP Report: Generating DSP mul_ln1118_2810_fu_3335_p2, operation Mode is: A''*(B:0x36).
DSP Report: register data_141_V_read_1_reg_36503005_reg is absorbed into DSP mul_ln1118_2810_fu_3335_p2.
DSP Report: register data_141_V_read_1_reg_36503005_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2810_fu_3335_p2.
DSP Report: operator mul_ln1118_2810_fu_3335_p2 is absorbed into DSP mul_ln1118_2810_fu_3335_p2.
DSP Report: Generating DSP add_ln703_2968_reg_36510340_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_2968_reg_36510340_reg is absorbed into DSP add_ln703_2968_reg_36510340_reg.
DSP Report: operator add_ln703_2968_fu_36491130_p2 is absorbed into DSP add_ln703_2968_reg_36510340_reg.
DSP Report: Generating DSP mul_ln1118_1837_reg_6348719_reg, operation Mode is: (A''*(B:0x10e))'.
DSP Report: register data_93_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1837_reg_6348719_reg.
DSP Report: register data_93_V_read_1_reg_36503775_reg is absorbed into DSP mul_ln1118_1837_reg_6348719_reg.
DSP Report: register mul_ln1118_1837_reg_6348719_reg is absorbed into DSP mul_ln1118_1837_reg_6348719_reg.
DSP Report: operator mul_ln1118_1837_fu_6248_p2 is absorbed into DSP mul_ln1118_1837_reg_6348719_reg.
DSP Report: Generating DSP add_ln703_2012_fu_36485035_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_2012_fu_36485035_p2 is absorbed into DSP add_ln703_2012_fu_36485035_p2.
DSP Report: Generating DSP add_ln703_2012_reg_36509485_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_2012_reg_36509485_reg is absorbed into DSP add_ln703_2012_reg_36509485_reg.
DSP Report: operator add_ln703_2012_fu_36485035_p2 is absorbed into DSP add_ln703_2012_reg_36509485_reg.
DSP Report: Generating DSP mul_ln1118_1971_fu_6387_p2, operation Mode is: A''*(B:0x2d).
DSP Report: register data_100_V_read_1_reg_36503660_reg is absorbed into DSP mul_ln1118_1971_fu_6387_p2.
DSP Report: register data_100_V_read_1_reg_36503660_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1971_fu_6387_p2.
DSP Report: operator mul_ln1118_1971_fu_6387_p2 is absorbed into DSP mul_ln1118_1971_fu_6387_p2.
DSP Report: Generating DSP mul_ln1118_1813_fu_4720_p2, operation Mode is: A''*(B:0x5e).
DSP Report: register data_92_V_read_1_reg_36503790_reg is absorbed into DSP mul_ln1118_1813_fu_4720_p2.
DSP Report: register zext_ln1118_1550_reg_36507220_reg is absorbed into DSP mul_ln1118_1813_fu_4720_p2.
DSP Report: operator mul_ln1118_1813_fu_4720_p2 is absorbed into DSP mul_ln1118_1813_fu_4720_p2.
DSP Report: Generating DSP add_ln703_2020_fu_36485079_p2, operation Mode is: PCIN+A''*(B:0x67).
DSP Report: register data_102_V_read_1_reg_36503626_reg is absorbed into DSP add_ln703_2020_fu_36485079_p2.
DSP Report: register zext_ln1118_1728_reg_36507370_reg is absorbed into DSP add_ln703_2020_fu_36485079_p2.
DSP Report: operator add_ln703_2020_fu_36485079_p2 is absorbed into DSP add_ln703_2020_fu_36485079_p2.
DSP Report: operator mul_ln1118_2010_fu_3023_p2 is absorbed into DSP add_ln703_2020_fu_36485079_p2.
DSP Report: Generating DSP add_ln703_2020_fu_36485079_p2, operation Mode is: PCIN+A''*(B:0x45).
DSP Report: register data_90_V_read_1_reg_36503822_reg is absorbed into DSP add_ln703_2020_fu_36485079_p2.
DSP Report: register zext_ln1118_1514_reg_36507178_reg is absorbed into DSP add_ln703_2020_fu_36485079_p2.
DSP Report: operator add_ln703_2020_fu_36485079_p2 is absorbed into DSP add_ln703_2020_fu_36485079_p2.
DSP Report: operator mul_ln1118_1771_fu_4678_p2 is absorbed into DSP add_ln703_2020_fu_36485079_p2.
DSP Report: Generating DSP add_ln703_2031_fu_36498285_p2, operation Mode is: PCIN+A2:B2+C.
DSP Report: register add_ln703_2031_fu_36498285_p2 is absorbed into DSP add_ln703_2031_fu_36498285_p2.
DSP Report: register add_ln703_2031_fu_36498285_p2 is absorbed into DSP add_ln703_2031_fu_36498285_p2.
DSP Report: operator add_ln703_2031_fu_36498285_p2 is absorbed into DSP add_ln703_2031_fu_36498285_p2.
DSP Report: Generating DSP mul_ln1118_2588_fu_5250_p2, operation Mode is: A''*(B:0x3ff2e).
DSP Report: register mul_ln1118_2588_fu_5250_p2 is absorbed into DSP mul_ln1118_2588_fu_5250_p2.
DSP Report: register mul_ln1118_2588_fu_5250_p2 is absorbed into DSP mul_ln1118_2588_fu_5250_p2.
DSP Report: operator mul_ln1118_2588_fu_5250_p2 is absorbed into DSP mul_ln1118_2588_fu_5250_p2.
DSP Report: Generating DSP mul_ln1118_2610_fu_3074_p2, operation Mode is: A''*(B:0x3ff2a).
DSP Report: register mul_ln1118_2610_fu_3074_p2 is absorbed into DSP mul_ln1118_2610_fu_3074_p2.
DSP Report: register mul_ln1118_2610_fu_3074_p2 is absorbed into DSP mul_ln1118_2610_fu_3074_p2.
DSP Report: operator mul_ln1118_2610_fu_3074_p2 is absorbed into DSP mul_ln1118_2610_fu_3074_p2.
DSP Report: Generating DSP mul_ln1118_2497_fu_6569_p2, operation Mode is: A''*(B:0x3ff45).
DSP Report: register mul_ln1118_2497_fu_6569_p2 is absorbed into DSP mul_ln1118_2497_fu_6569_p2.
DSP Report: register mul_ln1118_2497_fu_6569_p2 is absorbed into DSP mul_ln1118_2497_fu_6569_p2.
DSP Report: operator mul_ln1118_2497_fu_6569_p2 is absorbed into DSP mul_ln1118_2497_fu_6569_p2.
DSP Report: Generating DSP mul_ln1118_2520_fu_4347_p2, operation Mode is: A''*(B:0x3ff12).
DSP Report: register mul_ln1118_2520_fu_4347_p2 is absorbed into DSP mul_ln1118_2520_fu_4347_p2.
DSP Report: register mul_ln1118_2520_fu_4347_p2 is absorbed into DSP mul_ln1118_2520_fu_4347_p2.
DSP Report: operator mul_ln1118_2520_fu_4347_p2 is absorbed into DSP mul_ln1118_2520_fu_4347_p2.
DSP Report: Generating DSP mul_ln1118_2115_fu_6047_p2, operation Mode is: A''*(B:0x3ff07).
DSP Report: register mul_ln1118_2115_fu_6047_p2 is absorbed into DSP mul_ln1118_2115_fu_6047_p2.
DSP Report: register mul_ln1118_2115_fu_6047_p2 is absorbed into DSP mul_ln1118_2115_fu_6047_p2.
DSP Report: operator mul_ln1118_2115_fu_6047_p2 is absorbed into DSP mul_ln1118_2115_fu_6047_p2.
DSP Report: Generating DSP add_ln703_2528_fu_36488398_p2, operation Mode is: C+A''*(B:0x2d).
DSP Report: register data_85_V_read_1_reg_36503901_reg is absorbed into DSP add_ln703_2528_fu_36488398_p2.
DSP Report: register zext_ln1118_1430_reg_36507098_reg is absorbed into DSP add_ln703_2528_fu_36488398_p2.
DSP Report: operator add_ln703_2528_fu_36488398_p2 is absorbed into DSP add_ln703_2528_fu_36488398_p2.
DSP Report: operator mul_ln1118_1677_fu_3601_p2 is absorbed into DSP add_ln703_2528_fu_36488398_p2.
DSP Report: Generating DSP mul_ln1118_1886_reg_6349164_reg, operation Mode is: (A''*(B:0x75))'.
DSP Report: register data_96_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1886_reg_6349164_reg.
DSP Report: register data_96_V_read_1_reg_36503728_reg is absorbed into DSP mul_ln1118_1886_reg_6349164_reg.
DSP Report: register mul_ln1118_1886_reg_6349164_reg is absorbed into DSP mul_ln1118_1886_reg_6349164_reg.
DSP Report: operator mul_ln1118_1886_fu_5373_p2 is absorbed into DSP mul_ln1118_1886_reg_6349164_reg.
DSP Report: Generating DSP add_ln703_2786_fu_36489996_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_2786_fu_36489996_p2 is absorbed into DSP add_ln703_2786_fu_36489996_p2.
DSP Report: register add_ln703_2786_fu_36489996_p2 is absorbed into DSP add_ln703_2786_fu_36489996_p2.
DSP Report: register add_ln703_2786_fu_36489996_p2 is absorbed into DSP add_ln703_2786_fu_36489996_p2.
DSP Report: register add_ln703_2786_fu_36489996_p2 is absorbed into DSP add_ln703_2786_fu_36489996_p2.
DSP Report: register add_ln703_2786_fu_36489996_p2 is absorbed into DSP add_ln703_2786_fu_36489996_p2.
DSP Report: operator add_ln703_2786_fu_36489996_p2 is absorbed into DSP add_ln703_2786_fu_36489996_p2.
DSP Report: Generating DSP mul_ln1118_2505_fu_4918_p2, operation Mode is: A''*(B:0x3ffbd).
DSP Report: register mul_ln1118_2505_fu_4918_p2 is absorbed into DSP mul_ln1118_2505_fu_4918_p2.
DSP Report: register mul_ln1118_2505_fu_4918_p2 is absorbed into DSP mul_ln1118_2505_fu_4918_p2.
DSP Report: operator mul_ln1118_2505_fu_4918_p2 is absorbed into DSP mul_ln1118_2505_fu_4918_p2.
DSP Report: Generating DSP mul_ln1118_2319_fu_6024_p2, operation Mode is: A''*(B:0x3ff65).
DSP Report: register mul_ln1118_2319_fu_6024_p2 is absorbed into DSP mul_ln1118_2319_fu_6024_p2.
DSP Report: register mul_ln1118_2319_fu_6024_p2 is absorbed into DSP mul_ln1118_2319_fu_6024_p2.
DSP Report: operator mul_ln1118_2319_fu_6024_p2 is absorbed into DSP mul_ln1118_2319_fu_6024_p2.
DSP Report: Generating DSP mul_ln1118_2122_fu_4519_p2, operation Mode is: A''*(B:0x3ff38).
DSP Report: register mul_ln1118_2122_fu_4519_p2 is absorbed into DSP mul_ln1118_2122_fu_4519_p2.
DSP Report: register mul_ln1118_2122_fu_4519_p2 is absorbed into DSP mul_ln1118_2122_fu_4519_p2.
DSP Report: operator mul_ln1118_2122_fu_4519_p2 is absorbed into DSP mul_ln1118_2122_fu_4519_p2.
DSP Report: Generating DSP mul_ln1118_2451_fu_4554_p2, operation Mode is: A''*(B:0x15).
DSP Report: register data_124_V_read_1_reg_36503263_reg is absorbed into DSP mul_ln1118_2451_fu_4554_p2.
DSP Report: register data_124_V_read_1_reg_36503263_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2451_fu_4554_p2.
DSP Report: operator mul_ln1118_2451_fu_4554_p2 is absorbed into DSP mul_ln1118_2451_fu_4554_p2.
DSP Report: Generating DSP mul_ln1118_1724_fu_4365_p2, operation Mode is: A''*(B:0x4f).
DSP Report: register data_87_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1724_fu_4365_p2.
DSP Report: register data_87_V_read_1_reg_36503871_reg is absorbed into DSP mul_ln1118_1724_fu_4365_p2.
DSP Report: operator mul_ln1118_1724_fu_4365_p2 is absorbed into DSP mul_ln1118_1724_fu_4365_p2.
DSP Report: Generating DSP mul_ln1118_2490_fu_6480_p2, operation Mode is: A''*(B:0x3fedd).
DSP Report: register mul_ln1118_2490_fu_6480_p2 is absorbed into DSP mul_ln1118_2490_fu_6480_p2.
DSP Report: register mul_ln1118_2490_fu_6480_p2 is absorbed into DSP mul_ln1118_2490_fu_6480_p2.
DSP Report: operator mul_ln1118_2490_fu_6480_p2 is absorbed into DSP mul_ln1118_2490_fu_6480_p2.
DSP Report: Generating DSP mul_ln1118_2513_fu_6607_p2, operation Mode is: A''*(B:0x3fed5).
DSP Report: register mul_ln1118_2513_fu_6607_p2 is absorbed into DSP mul_ln1118_2513_fu_6607_p2.
DSP Report: register mul_ln1118_2513_fu_6607_p2 is absorbed into DSP mul_ln1118_2513_fu_6607_p2.
DSP Report: operator mul_ln1118_2513_fu_6607_p2 is absorbed into DSP mul_ln1118_2513_fu_6607_p2.
DSP Report: Generating DSP mul_ln1118_2453_fu_4556_p2, operation Mode is: A''*(B:0x3feb4).
DSP Report: register mul_ln1118_2453_fu_4556_p2 is absorbed into DSP mul_ln1118_2453_fu_4556_p2.
DSP Report: register mul_ln1118_2453_fu_4556_p2 is absorbed into DSP mul_ln1118_2453_fu_4556_p2.
DSP Report: operator mul_ln1118_2453_fu_4556_p2 is absorbed into DSP mul_ln1118_2453_fu_4556_p2.
DSP Report: Generating DSP mul_ln1118_2104_fu_5307_p2, operation Mode is: A''*(B:0x3ffaf).
DSP Report: register mul_ln1118_2104_fu_5307_p2 is absorbed into DSP mul_ln1118_2104_fu_5307_p2.
DSP Report: register mul_ln1118_2104_fu_5307_p2 is absorbed into DSP mul_ln1118_2104_fu_5307_p2.
DSP Report: operator mul_ln1118_2104_fu_5307_p2 is absorbed into DSP mul_ln1118_2104_fu_5307_p2.
DSP Report: Generating DSP mul_ln1118_2123_fu_5043_p2, operation Mode is: A''*(B:0x3ff9e).
DSP Report: register mul_ln1118_2123_fu_5043_p2 is absorbed into DSP mul_ln1118_2123_fu_5043_p2.
DSP Report: register mul_ln1118_2123_fu_5043_p2 is absorbed into DSP mul_ln1118_2123_fu_5043_p2.
DSP Report: operator mul_ln1118_2123_fu_5043_p2 is absorbed into DSP mul_ln1118_2123_fu_5043_p2.
DSP Report: Generating DSP mul_ln1118_2027_fu_5670_p2, operation Mode is: A''*(B:0x3ff8e).
DSP Report: register mul_ln1118_2027_fu_5670_p2 is absorbed into DSP mul_ln1118_2027_fu_5670_p2.
DSP Report: register mul_ln1118_2027_fu_5670_p2 is absorbed into DSP mul_ln1118_2027_fu_5670_p2.
DSP Report: operator mul_ln1118_2027_fu_5670_p2 is absorbed into DSP mul_ln1118_2027_fu_5670_p2.
DSP Report: Generating DSP mul_ln1118_1674_fu_4866_p2, operation Mode is: A''*(B:0x3ffbb).
DSP Report: register mul_ln1118_1674_fu_4866_p2 is absorbed into DSP mul_ln1118_1674_fu_4866_p2.
DSP Report: register mul_ln1118_1674_fu_4866_p2 is absorbed into DSP mul_ln1118_1674_fu_4866_p2.
DSP Report: operator mul_ln1118_1674_fu_4866_p2 is absorbed into DSP mul_ln1118_1674_fu_4866_p2.
DSP Report: Generating DSP mul_ln1118_2578_fu_4827_p2, operation Mode is: A''*(B:0x3ff6a).
DSP Report: register mul_ln1118_2578_fu_4827_p2 is absorbed into DSP mul_ln1118_2578_fu_4827_p2.
DSP Report: register mul_ln1118_2578_fu_4827_p2 is absorbed into DSP mul_ln1118_2578_fu_4827_p2.
DSP Report: operator mul_ln1118_2578_fu_4827_p2 is absorbed into DSP mul_ln1118_2578_fu_4827_p2.
DSP Report: Generating DSP mul_ln1118_2626_fu_3093_p2, operation Mode is: A''*(B:0x3ff11).
DSP Report: register mul_ln1118_2626_fu_3093_p2 is absorbed into DSP mul_ln1118_2626_fu_3093_p2.
DSP Report: register mul_ln1118_2626_fu_3093_p2 is absorbed into DSP mul_ln1118_2626_fu_3093_p2.
DSP Report: operator mul_ln1118_2626_fu_3093_p2 is absorbed into DSP mul_ln1118_2626_fu_3093_p2.
DSP Report: Generating DSP mul_ln1118_2647_fu_5470_p2, operation Mode is: A''*(B:0x3ff0f).
DSP Report: register mul_ln1118_2647_fu_5470_p2 is absorbed into DSP mul_ln1118_2647_fu_5470_p2.
DSP Report: register mul_ln1118_2647_fu_5470_p2 is absorbed into DSP mul_ln1118_2647_fu_5470_p2.
DSP Report: operator mul_ln1118_2647_fu_5470_p2 is absorbed into DSP mul_ln1118_2647_fu_5470_p2.
DSP Report: Generating DSP mul_ln1118_2472_fu_4100_p2, operation Mode is: A''*(B:0x3ff05).
DSP Report: register mul_ln1118_2472_fu_4100_p2 is absorbed into DSP mul_ln1118_2472_fu_4100_p2.
DSP Report: register mul_ln1118_2472_fu_4100_p2 is absorbed into DSP mul_ln1118_2472_fu_4100_p2.
DSP Report: operator mul_ln1118_2472_fu_4100_p2 is absorbed into DSP mul_ln1118_2472_fu_4100_p2.
DSP Report: Generating DSP mul_ln1118_2511_fu_5242_p2, operation Mode is: A''*(B:0x3ff5b).
DSP Report: register mul_ln1118_2511_fu_5242_p2 is absorbed into DSP mul_ln1118_2511_fu_5242_p2.
DSP Report: register mul_ln1118_2511_fu_5242_p2 is absorbed into DSP mul_ln1118_2511_fu_5242_p2.
DSP Report: operator mul_ln1118_2511_fu_5242_p2 is absorbed into DSP mul_ln1118_2511_fu_5242_p2.
DSP Report: Generating DSP mul_ln1118_2324_fu_3976_p2, operation Mode is: A''*(B:0x3ff36).
DSP Report: register mul_ln1118_2324_fu_3976_p2 is absorbed into DSP mul_ln1118_2324_fu_3976_p2.
DSP Report: register mul_ln1118_2324_fu_3976_p2 is absorbed into DSP mul_ln1118_2324_fu_3976_p2.
DSP Report: operator mul_ln1118_2324_fu_3976_p2 is absorbed into DSP mul_ln1118_2324_fu_3976_p2.
DSP Report: Generating DSP mul_ln1118_2346_fu_5871_p2, operation Mode is: A''*(B:0x3ff61).
DSP Report: register mul_ln1118_2346_fu_5871_p2 is absorbed into DSP mul_ln1118_2346_fu_5871_p2.
DSP Report: register mul_ln1118_2346_fu_5871_p2 is absorbed into DSP mul_ln1118_2346_fu_5871_p2.
DSP Report: operator mul_ln1118_2346_fu_5871_p2 is absorbed into DSP mul_ln1118_2346_fu_5871_p2.
DSP Report: Generating DSP mul_ln1118_2450_fu_4553_p2, operation Mode is: A''*(B:0x3ff6e).
DSP Report: register mul_ln1118_2450_fu_4553_p2 is absorbed into DSP mul_ln1118_2450_fu_4553_p2.
DSP Report: register mul_ln1118_2450_fu_4553_p2 is absorbed into DSP mul_ln1118_2450_fu_4553_p2.
DSP Report: operator mul_ln1118_2450_fu_4553_p2 is absorbed into DSP mul_ln1118_2450_fu_4553_p2.
DSP Report: Generating DSP mul_ln1118_2432_fu_4533_p2, operation Mode is: A''*(B:0x3ff51).
DSP Report: register mul_ln1118_2432_fu_4533_p2 is absorbed into DSP mul_ln1118_2432_fu_4533_p2.
DSP Report: register mul_ln1118_2432_fu_4533_p2 is absorbed into DSP mul_ln1118_2432_fu_4533_p2.
DSP Report: operator mul_ln1118_2432_fu_4533_p2 is absorbed into DSP mul_ln1118_2432_fu_4533_p2.
DSP Report: Generating DSP mul_ln1118_2374_fu_5900_p2, operation Mode is: A''*(B:0x3ff0d).
DSP Report: register mul_ln1118_2374_fu_5900_p2 is absorbed into DSP mul_ln1118_2374_fu_5900_p2.
DSP Report: register mul_ln1118_2374_fu_5900_p2 is absorbed into DSP mul_ln1118_2374_fu_5900_p2.
DSP Report: operator mul_ln1118_2374_fu_5900_p2 is absorbed into DSP mul_ln1118_2374_fu_5900_p2.
DSP Report: Generating DSP mul_ln1118_2656_fu_4287_p2, operation Mode is: A''*(B:0x3ffcb).
DSP Report: register mul_ln1118_2656_fu_4287_p2 is absorbed into DSP mul_ln1118_2656_fu_4287_p2.
DSP Report: register mul_ln1118_2656_fu_4287_p2 is absorbed into DSP mul_ln1118_2656_fu_4287_p2.
DSP Report: operator mul_ln1118_2656_fu_4287_p2 is absorbed into DSP mul_ln1118_2656_fu_4287_p2.
DSP Report: Generating DSP mul_ln1118_2719_fu_5165_p2, operation Mode is: A''*(B:0x3ffac).
DSP Report: register mul_ln1118_2719_fu_5165_p2 is absorbed into DSP mul_ln1118_2719_fu_5165_p2.
DSP Report: register mul_ln1118_2719_fu_5165_p2 is absorbed into DSP mul_ln1118_2719_fu_5165_p2.
DSP Report: operator mul_ln1118_2719_fu_5165_p2 is absorbed into DSP mul_ln1118_2719_fu_5165_p2.
DSP Report: Generating DSP mul_ln1118_2331_fu_5037_p2, operation Mode is: A''*(B:0x3ffb5).
DSP Report: register mul_ln1118_2331_fu_5037_p2 is absorbed into DSP mul_ln1118_2331_fu_5037_p2.
DSP Report: register mul_ln1118_2331_fu_5037_p2 is absorbed into DSP mul_ln1118_2331_fu_5037_p2.
DSP Report: operator mul_ln1118_2331_fu_5037_p2 is absorbed into DSP mul_ln1118_2331_fu_5037_p2.
DSP Report: Generating DSP mul_ln1118_2495_fu_4433_p2, operation Mode is: A''*(B:0xb3).
DSP Report: register data_126_V_read_1_reg_36503229_reg is absorbed into DSP mul_ln1118_2495_fu_4433_p2.
DSP Report: register data_126_V_read_1_reg_36503229_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2495_fu_4433_p2.
DSP Report: operator mul_ln1118_2495_fu_4433_p2 is absorbed into DSP mul_ln1118_2495_fu_4433_p2.
DSP Report: Generating DSP add_ln703_3633_fu_36495201_p2, operation Mode is: PCIN+A''*(B:0x9c).
DSP Report: register data_120_V_read_1_reg_36503327_reg is absorbed into DSP add_ln703_3633_fu_36495201_p2.
DSP Report: register data_120_V_read_1_reg_36503327_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3633_fu_36495201_p2.
DSP Report: operator add_ln703_3633_fu_36495201_p2 is absorbed into DSP add_ln703_3633_fu_36495201_p2.
DSP Report: operator mul_ln1118_2377_fu_5314_p2 is absorbed into DSP add_ln703_3633_fu_36495201_p2.
DSP Report: Generating DSP add_ln703_3633_reg_36511070_reg, operation Mode is: PCIN+A''*(B:0xad).
DSP Report: register data_125_V_read_1_reg_36503246_reg is absorbed into DSP add_ln703_3633_reg_36511070_reg.
DSP Report: register data_125_V_read_1_reg_36503246_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3633_reg_36511070_reg.
DSP Report: register add_ln703_3633_reg_36511070_reg is absorbed into DSP add_ln703_3633_reg_36511070_reg.
DSP Report: operator add_ln703_3633_fu_36495201_p2 is absorbed into DSP add_ln703_3633_reg_36511070_reg.
DSP Report: operator mul_ln1118_2477_fu_5646_p2 is absorbed into DSP add_ln703_3633_reg_36511070_reg.
DSP Report: Generating DSP mul_ln1118_2716_fu_5707_p2, operation Mode is: A''*(B:0x3ffa5).
DSP Report: register mul_ln1118_2716_fu_5707_p2 is absorbed into DSP mul_ln1118_2716_fu_5707_p2.
DSP Report: register mul_ln1118_2716_fu_5707_p2 is absorbed into DSP mul_ln1118_2716_fu_5707_p2.
DSP Report: operator mul_ln1118_2716_fu_5707_p2 is absorbed into DSP mul_ln1118_2716_fu_5707_p2.
DSP Report: Generating DSP mul_ln1118_1976_fu_6610_p2, operation Mode is: A''*(B:0x29).
DSP Report: register data_100_V_read_1_reg_36503660_reg is absorbed into DSP mul_ln1118_1976_fu_6610_p2.
DSP Report: register data_100_V_read_1_reg_36503660_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1976_fu_6610_p2.
DSP Report: operator mul_ln1118_1976_fu_6610_p2 is absorbed into DSP mul_ln1118_1976_fu_6610_p2.
DSP Report: Generating DSP add_ln703_3526_fu_36494537_p2, operation Mode is: PCIN+A''*(B:0x35).
DSP Report: register data_104_V_read_1_reg_36503588_reg is absorbed into DSP add_ln703_3526_fu_36494537_p2.
DSP Report: register data_104_V_read_1_reg_36503588_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3526_fu_36494537_p2.
DSP Report: operator add_ln703_3526_fu_36494537_p2 is absorbed into DSP add_ln703_3526_fu_36494537_p2.
DSP Report: operator mul_ln1118_2052_fu_5397_p2 is absorbed into DSP add_ln703_3526_fu_36494537_p2.
DSP Report: Generating DSP mul_ln1118_2118_fu_5114_p2, operation Mode is: A''*(B:0x3fe5f).
DSP Report: register mul_ln1118_2118_fu_5114_p2 is absorbed into DSP mul_ln1118_2118_fu_5114_p2.
DSP Report: register mul_ln1118_2118_fu_5114_p2 is absorbed into DSP mul_ln1118_2118_fu_5114_p2.
DSP Report: operator mul_ln1118_2118_fu_5114_p2 is absorbed into DSP mul_ln1118_2118_fu_5114_p2.
DSP Report: Generating DSP mul_ln1118_2090_fu_4097_p2, operation Mode is: A''*(B:0x3fefd).
DSP Report: register mul_ln1118_2090_fu_4097_p2 is absorbed into DSP mul_ln1118_2090_fu_4097_p2.
DSP Report: register mul_ln1118_2090_fu_4097_p2 is absorbed into DSP mul_ln1118_2090_fu_4097_p2.
DSP Report: operator mul_ln1118_2090_fu_4097_p2 is absorbed into DSP mul_ln1118_2090_fu_4097_p2.
DSP Report: Generating DSP mul_ln1118_2128_fu_6372_p2, operation Mode is: A''*(B:0x3feaf).
DSP Report: register mul_ln1118_2128_fu_6372_p2 is absorbed into DSP mul_ln1118_2128_fu_6372_p2.
DSP Report: register mul_ln1118_2128_fu_6372_p2 is absorbed into DSP mul_ln1118_2128_fu_6372_p2.
DSP Report: operator mul_ln1118_2128_fu_6372_p2 is absorbed into DSP mul_ln1118_2128_fu_6372_p2.
DSP Report: Generating DSP mul_ln1118_2026_reg_6348706_reg, operation Mode is: (A''*(B:0x55))'.
DSP Report: register data_103_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2026_reg_6348706_reg.
DSP Report: register data_103_V_read_1_reg_36503608_reg is absorbed into DSP mul_ln1118_2026_reg_6348706_reg.
DSP Report: register mul_ln1118_2026_reg_6348706_reg is absorbed into DSP mul_ln1118_2026_reg_6348706_reg.
DSP Report: operator mul_ln1118_2026_fu_3605_p2 is absorbed into DSP mul_ln1118_2026_reg_6348706_reg.
DSP Report: Generating DSP mul_ln1118_2515_fu_4339_p2, operation Mode is: A''*(B:0x62).
DSP Report: register data_127_V_read_1_reg_36503213_reg is absorbed into DSP mul_ln1118_2515_fu_4339_p2.
DSP Report: register data_127_V_read_1_reg_36503213_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2515_fu_4339_p2.
DSP Report: operator mul_ln1118_2515_fu_4339_p2 is absorbed into DSP mul_ln1118_2515_fu_4339_p2.
DSP Report: Generating DSP add_ln703_3458_fu_36494110_p2, operation Mode is: PCIN+A''*(B:0x58).
DSP Report: register data_125_V_read_1_reg_36503246_reg is absorbed into DSP add_ln703_3458_fu_36494110_p2.
DSP Report: register data_125_V_read_1_reg_36503246_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3458_fu_36494110_p2.
DSP Report: operator add_ln703_3458_fu_36494110_p2 is absorbed into DSP add_ln703_3458_fu_36494110_p2.
DSP Report: operator mul_ln1118_2475_fu_4682_p2 is absorbed into DSP add_ln703_3458_fu_36494110_p2.
DSP Report: Generating DSP add_ln703_3458_reg_36510875_reg, operation Mode is: PCIN+A''*(B:0x76).
DSP Report: register data_126_V_read_1_reg_36503229_reg is absorbed into DSP add_ln703_3458_reg_36510875_reg.
DSP Report: register data_126_V_read_1_reg_36503229_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3458_reg_36510875_reg.
DSP Report: register add_ln703_3458_reg_36510875_reg is absorbed into DSP add_ln703_3458_reg_36510875_reg.
DSP Report: operator add_ln703_3458_fu_36494110_p2 is absorbed into DSP add_ln703_3458_reg_36510875_reg.
DSP Report: operator mul_ln1118_2493_fu_3433_p2 is absorbed into DSP add_ln703_3458_reg_36510875_reg.
DSP Report: Generating DSP mul_ln1118_2308_fu_6197_p2, operation Mode is: A''*(B:0x5f).
DSP Report: register data_117_V_read_1_reg_36503371_reg is absorbed into DSP mul_ln1118_2308_fu_6197_p2.
DSP Report: register data_117_V_read_1_reg_36503371_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2308_fu_6197_p2.
DSP Report: operator mul_ln1118_2308_fu_6197_p2 is absorbed into DSP mul_ln1118_2308_fu_6197_p2.
DSP Report: Generating DSP add_ln703_3455_fu_36494084_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_3455_fu_36494084_p2 is absorbed into DSP add_ln703_3455_fu_36494084_p2.
DSP Report: register add_ln703_3455_fu_36494084_p2 is absorbed into DSP add_ln703_3455_fu_36494084_p2.
DSP Report: register add_ln703_3455_fu_36494084_p2 is absorbed into DSP add_ln703_3455_fu_36494084_p2.
DSP Report: register add_ln703_3455_fu_36494084_p2 is absorbed into DSP add_ln703_3455_fu_36494084_p2.
DSP Report: register add_ln703_3455_fu_36494084_p2 is absorbed into DSP add_ln703_3455_fu_36494084_p2.
DSP Report: operator add_ln703_3455_fu_36494084_p2 is absorbed into DSP add_ln703_3455_fu_36494084_p2.
DSP Report: Generating DSP mul_ln1118_2857_fu_3546_p2, operation Mode is: A''*(B:0x3ffb5).
DSP Report: register mul_ln1118_2857_fu_3546_p2 is absorbed into DSP mul_ln1118_2857_fu_3546_p2.
DSP Report: register mul_ln1118_2857_fu_3546_p2 is absorbed into DSP mul_ln1118_2857_fu_3546_p2.
DSP Report: operator mul_ln1118_2857_fu_3546_p2 is absorbed into DSP mul_ln1118_2857_fu_3546_p2.
DSP Report: Generating DSP mul_ln1118_2217_fu_5672_p2, operation Mode is: A''*(B:0xb9).
DSP Report: register data_112_V_read_1_reg_36503460_reg is absorbed into DSP mul_ln1118_2217_fu_5672_p2.
DSP Report: register data_112_V_read_1_reg_36503460_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2217_fu_5672_p2.
DSP Report: operator mul_ln1118_2217_fu_5672_p2 is absorbed into DSP mul_ln1118_2217_fu_5672_p2.
DSP Report: Generating DSP add_ln703_2442_fu_36487823_p2, operation Mode is: PCIN+A''*(B:0xfb).
DSP Report: register data_108_V_read_1_reg_36503523_reg is absorbed into DSP add_ln703_2442_fu_36487823_p2.
DSP Report: register zext_ln1118_1841_reg_36507425_reg is absorbed into DSP add_ln703_2442_fu_36487823_p2.
DSP Report: operator add_ln703_2442_fu_36487823_p2 is absorbed into DSP add_ln703_2442_fu_36487823_p2.
DSP Report: operator mul_ln1118_2138_fu_4698_p2 is absorbed into DSP add_ln703_2442_fu_36487823_p2.
DSP Report: Generating DSP add_ln703_2442_fu_36487823_p2, operation Mode is: PCIN+A''*(B:0xbe).
DSP Report: register data_100_V_read_1_reg_36503660_reg is absorbed into DSP add_ln703_2442_fu_36487823_p2.
DSP Report: register zext_ln1118_1701_reg_36507342_reg is absorbed into DSP add_ln703_2442_fu_36487823_p2.
DSP Report: operator add_ln703_2442_fu_36487823_p2 is absorbed into DSP add_ln703_2442_fu_36487823_p2.
DSP Report: operator mul_ln1118_1981_fu_6025_p2 is absorbed into DSP add_ln703_2442_fu_36487823_p2.
DSP Report: Generating DSP add_ln703_2442_reg_36509760_reg, operation Mode is: PCIN+A''*(B:0xa1).
DSP Report: register data_110_V_read_1_reg_36503491_reg is absorbed into DSP add_ln703_2442_reg_36509760_reg.
DSP Report: register data_110_V_read_1_reg_36503491_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2442_reg_36509760_reg.
DSP Report: register add_ln703_2442_reg_36509760_reg is absorbed into DSP add_ln703_2442_reg_36509760_reg.
DSP Report: operator add_ln703_2442_fu_36487823_p2 is absorbed into DSP add_ln703_2442_reg_36509760_reg.
DSP Report: operator mul_ln1118_2177_fu_3362_p2 is absorbed into DSP add_ln703_2442_reg_36509760_reg.
DSP Report: Generating DSP mul_ln1118_2518_fu_4988_p2, operation Mode is: A''*(B:0x3ffcb).
DSP Report: register mul_ln1118_2518_fu_4988_p2 is absorbed into DSP mul_ln1118_2518_fu_4988_p2.
DSP Report: register mul_ln1118_2518_fu_4988_p2 is absorbed into DSP mul_ln1118_2518_fu_4988_p2.
DSP Report: operator mul_ln1118_2518_fu_4988_p2 is absorbed into DSP mul_ln1118_2518_fu_4988_p2.
DSP Report: Generating DSP mul_ln1118_2653_fu_2623_p2, operation Mode is: A''*(B:0x3ffc5).
DSP Report: register mul_ln1118_2653_fu_2623_p2 is absorbed into DSP mul_ln1118_2653_fu_2623_p2.
DSP Report: register mul_ln1118_2653_fu_2623_p2 is absorbed into DSP mul_ln1118_2653_fu_2623_p2.
DSP Report: operator mul_ln1118_2653_fu_2623_p2 is absorbed into DSP mul_ln1118_2653_fu_2623_p2.
DSP Report: Generating DSP add_ln703_3648_fu_36495287_p2, operation Mode is: -C'+(A''*(B:0x2b))'+1-1.
DSP Report: register data_108_V_read_int_reg_reg is absorbed into DSP add_ln703_3648_fu_36495287_p2.
DSP Report: register data_108_V_read_1_reg_36503523_reg is absorbed into DSP add_ln703_3648_fu_36495287_p2.
DSP Report: register add_ln703_3648_fu_36495287_p2 is absorbed into DSP add_ln703_3648_fu_36495287_p2.
DSP Report: register mul_ln1118_2133_reg_6349176_reg is absorbed into DSP add_ln703_3648_fu_36495287_p2.
DSP Report: operator add_ln703_3648_fu_36495287_p2 is absorbed into DSP add_ln703_3648_fu_36495287_p2.
DSP Report: operator mul_ln1118_2133_fu_3796_p2 is absorbed into DSP add_ln703_3648_fu_36495287_p2.
DSP Report: Generating DSP mul_ln1118_2818_fu_6605_p2, operation Mode is: A''*(B:0x3ffd3).
DSP Report: register mul_ln1118_2818_fu_6605_p2 is absorbed into DSP mul_ln1118_2818_fu_6605_p2.
DSP Report: register mul_ln1118_2818_fu_6605_p2 is absorbed into DSP mul_ln1118_2818_fu_6605_p2.
DSP Report: operator mul_ln1118_2818_fu_6605_p2 is absorbed into DSP mul_ln1118_2818_fu_6605_p2.
DSP Report: Generating DSP mul_ln1118_2173_fu_3357_p2, operation Mode is: A''*(B:0x3ffd6).
DSP Report: register mul_ln1118_2173_fu_3357_p2 is absorbed into DSP mul_ln1118_2173_fu_3357_p2.
DSP Report: register mul_ln1118_2173_fu_3357_p2 is absorbed into DSP mul_ln1118_2173_fu_3357_p2.
DSP Report: operator mul_ln1118_2173_fu_3357_p2 is absorbed into DSP mul_ln1118_2173_fu_3357_p2.
DSP Report: Generating DSP add_ln703_2254_reg_36508979_reg, operation Mode is: C+A''*(B:0x4f).
DSP Report: register data_108_V_read_int_reg_reg is absorbed into DSP add_ln703_2254_reg_36508979_reg.
DSP Report: register data_108_V_read_1_reg_36503523_reg is absorbed into DSP add_ln703_2254_reg_36508979_reg.
DSP Report: register add_ln703_2254_reg_36508979_reg is absorbed into DSP add_ln703_2254_reg_36508979_reg.
DSP Report: operator add_ln703_2254_fu_36461331_p2 is absorbed into DSP add_ln703_2254_reg_36508979_reg.
DSP Report: operator mul_ln1118_2134_fu_3104_p2 is absorbed into DSP add_ln703_2254_reg_36508979_reg.
DSP Report: Generating DSP add_ln703_2888_fu_36490640_p2, operation Mode is: C+A''*(B:0x43).
DSP Report: register data_101_V_read_1_reg_36503642_reg is absorbed into DSP add_ln703_2888_fu_36490640_p2.
DSP Report: register data_101_V_read_1_reg_36503642_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2888_fu_36490640_p2.
DSP Report: operator add_ln703_2888_fu_36490640_p2 is absorbed into DSP add_ln703_2888_fu_36490640_p2.
DSP Report: operator mul_ln1118_1988_fu_3218_p2 is absorbed into DSP add_ln703_2888_fu_36490640_p2.
DSP Report: Generating DSP mul_ln1118_2176_fu_2806_p2, operation Mode is: A''*(B:0x3ff41).
DSP Report: register mul_ln1118_2176_fu_2806_p2 is absorbed into DSP mul_ln1118_2176_fu_2806_p2.
DSP Report: register mul_ln1118_2176_fu_2806_p2 is absorbed into DSP mul_ln1118_2176_fu_2806_p2.
DSP Report: operator mul_ln1118_2176_fu_2806_p2 is absorbed into DSP mul_ln1118_2176_fu_2806_p2.
DSP Report: Generating DSP mul_ln1118_1974_fu_3194_p2, operation Mode is: A''*(B:0x109).
DSP Report: register data_100_V_read_1_reg_36503660_reg is absorbed into DSP mul_ln1118_1974_fu_3194_p2.
DSP Report: register data_100_V_read_1_reg_36503660_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1974_fu_3194_p2.
DSP Report: operator mul_ln1118_1974_fu_3194_p2 is absorbed into DSP mul_ln1118_1974_fu_3194_p2.
DSP Report: Generating DSP add_ln703_3331_fu_36493371_p2, operation Mode is: PCIN+A''*(B:0x126).
DSP Report: register data_69_V_read_1_reg_36504158_reg is absorbed into DSP add_ln703_3331_fu_36493371_p2.
DSP Report: register zext_ln1118_1141_reg_36506844_reg is absorbed into DSP add_ln703_3331_fu_36493371_p2.
DSP Report: operator add_ln703_3331_fu_36493371_p2 is absorbed into DSP add_ln703_3331_fu_36493371_p2.
DSP Report: operator mul_ln1118_1386_fu_6520_p2 is absorbed into DSP add_ln703_3331_fu_36493371_p2.
DSP Report: Generating DSP add_ln703_3331_fu_36493371_p2, operation Mode is: PCIN+A''*(B:0x126).
DSP Report: register data_74_V_read_1_reg_36504074_reg is absorbed into DSP add_ln703_3331_fu_36493371_p2.
DSP Report: register add_ln703_3331_fu_36493371_p2 is absorbed into DSP add_ln703_3331_fu_36493371_p2.
DSP Report: operator add_ln703_3331_fu_36493371_p2 is absorbed into DSP add_ln703_3331_fu_36493371_p2.
DSP Report: operator mul_ln1118_1480_fu_6358_p2 is absorbed into DSP add_ln703_3331_fu_36493371_p2.
DSP Report: Generating DSP mul_ln1118_2499_fu_5293_p2, operation Mode is: A''*(B:0x3ffeb).
DSP Report: register mul_ln1118_2499_fu_5293_p2 is absorbed into DSP mul_ln1118_2499_fu_5293_p2.
DSP Report: register mul_ln1118_2499_fu_5293_p2 is absorbed into DSP mul_ln1118_2499_fu_5293_p2.
DSP Report: operator mul_ln1118_2499_fu_5293_p2 is absorbed into DSP mul_ln1118_2499_fu_5293_p2.
DSP Report: Generating DSP add_ln703_3887_fu_36496829_p2, operation Mode is: C+A''*(B:0x2f).
DSP Report: register data_124_V_read_1_reg_36503263_reg is absorbed into DSP add_ln703_3887_fu_36496829_p2.
DSP Report: register data_124_V_read_1_reg_36503263_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3887_fu_36496829_p2.
DSP Report: operator add_ln703_3887_fu_36496829_p2 is absorbed into DSP add_ln703_3887_fu_36496829_p2.
DSP Report: operator mul_ln1118_2460_fu_5167_p2 is absorbed into DSP add_ln703_3887_fu_36496829_p2.
DSP Report: Generating DSP mul_ln1118_1898_fu_3924_p2, operation Mode is: A''*(B:0x3fedd).
DSP Report: register mul_ln1118_1898_fu_3924_p2 is absorbed into DSP mul_ln1118_1898_fu_3924_p2.
DSP Report: register mul_ln1118_1898_fu_3924_p2 is absorbed into DSP mul_ln1118_1898_fu_3924_p2.
DSP Report: operator mul_ln1118_1898_fu_3924_p2 is absorbed into DSP mul_ln1118_1898_fu_3924_p2.
DSP Report: Generating DSP mul_ln1118_2130_fu_2893_p2, operation Mode is: A''*(B:0x3feeb).
DSP Report: register mul_ln1118_2130_fu_2893_p2 is absorbed into DSP mul_ln1118_2130_fu_2893_p2.
DSP Report: register mul_ln1118_2130_fu_2893_p2 is absorbed into DSP mul_ln1118_2130_fu_2893_p2.
DSP Report: operator mul_ln1118_2130_fu_2893_p2 is absorbed into DSP mul_ln1118_2130_fu_2893_p2.
DSP Report: Generating DSP mul_ln1118_1853_fu_2779_p2, operation Mode is: A''*(B:0x62).
DSP Report: register data_94_V_read_1_reg_36503759_reg is absorbed into DSP mul_ln1118_1853_fu_2779_p2.
DSP Report: register data_94_V_read_1_reg_36503759_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1853_fu_2779_p2.
DSP Report: operator mul_ln1118_1853_fu_2779_p2 is absorbed into DSP mul_ln1118_1853_fu_2779_p2.
DSP Report: Generating DSP add_ln703_2941_fu_36490980_p2, operation Mode is: PCIN+A''*(B:0x4f).
DSP Report: register data_73_V_read_1_reg_36504094_reg is absorbed into DSP add_ln703_2941_fu_36490980_p2.
DSP Report: register data_73_V_read_1_reg_36504094_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2941_fu_36490980_p2.
DSP Report: operator add_ln703_2941_fu_36490980_p2 is absorbed into DSP add_ln703_2941_fu_36490980_p2.
DSP Report: operator mul_ln1118_1455_fu_6328_p2 is absorbed into DSP add_ln703_2941_fu_36490980_p2.
DSP Report: Generating DSP add_ln703_2941_reg_36510315_reg, operation Mode is: PCIN+A''*(B:0x49).
DSP Report: register data_74_V_read_1_reg_36504074_reg is absorbed into DSP add_ln703_2941_reg_36510315_reg.
DSP Report: register add_ln703_3331_fu_36493371_p2 is absorbed into DSP add_ln703_2941_reg_36510315_reg.
DSP Report: register add_ln703_2941_reg_36510315_reg is absorbed into DSP add_ln703_2941_reg_36510315_reg.
DSP Report: operator add_ln703_2941_fu_36490980_p2 is absorbed into DSP add_ln703_2941_reg_36510315_reg.
DSP Report: operator mul_ln1118_1474_fu_2967_p2 is absorbed into DSP add_ln703_2941_reg_36510315_reg.
DSP Report: Generating DSP mul_ln1118_2163_fu_2792_p2, operation Mode is: A''*(B:0x3ffd5).
DSP Report: register mul_ln1118_2163_fu_2792_p2 is absorbed into DSP mul_ln1118_2163_fu_2792_p2.
DSP Report: register mul_ln1118_2163_fu_2792_p2 is absorbed into DSP mul_ln1118_2163_fu_2792_p2.
DSP Report: operator mul_ln1118_2163_fu_2792_p2 is absorbed into DSP mul_ln1118_2163_fu_2792_p2.
DSP Report: Generating DSP mul_ln1118_1345_fu_4250_p2, operation Mode is: A''*(B:0x3ffd5).
DSP Report: register mul_ln1118_1345_fu_4250_p2 is absorbed into DSP mul_ln1118_1345_fu_4250_p2.
DSP Report: register mul_ln1118_1345_fu_4250_p2 is absorbed into DSP mul_ln1118_1345_fu_4250_p2.
DSP Report: operator mul_ln1118_1345_fu_4250_p2 is absorbed into DSP mul_ln1118_1345_fu_4250_p2.
DSP Report: Generating DSP mul_ln1118_1495_fu_2995_p2, operation Mode is: A''*(B:0x3ffd1).
DSP Report: register mul_ln1118_1495_fu_2995_p2 is absorbed into DSP mul_ln1118_1495_fu_2995_p2.
DSP Report: register mul_ln1118_1495_fu_2995_p2 is absorbed into DSP mul_ln1118_1495_fu_2995_p2.
DSP Report: operator mul_ln1118_1495_fu_2995_p2 is absorbed into DSP mul_ln1118_1495_fu_2995_p2.
DSP Report: Generating DSP mul_ln1118_1107_fu_4512_p2, operation Mode is: A''*(B:0x3ffd1).
DSP Report: register mul_ln1118_1107_fu_4512_p2 is absorbed into DSP mul_ln1118_1107_fu_4512_p2.
DSP Report: register mul_ln1118_1107_fu_4512_p2 is absorbed into DSP mul_ln1118_1107_fu_4512_p2.
DSP Report: operator mul_ln1118_1107_fu_4512_p2 is absorbed into DSP mul_ln1118_1107_fu_4512_p2.
DSP Report: Generating DSP add_ln703_2944_reg_36509029_reg, operation Mode is: C+A''*(B:0x46).
DSP Report: register data_130_V_read_int_reg_reg is absorbed into DSP add_ln703_2944_reg_36509029_reg.
DSP Report: register data_130_V_read_1_reg_36503173_reg is absorbed into DSP add_ln703_2944_reg_36509029_reg.
DSP Report: register add_ln703_2944_reg_36509029_reg is absorbed into DSP add_ln703_2944_reg_36509029_reg.
DSP Report: operator add_ln703_2944_fu_36461498_p2 is absorbed into DSP add_ln703_2944_reg_36509029_reg.
DSP Report: operator mul_ln1118_2574_fu_2945_p2 is absorbed into DSP add_ln703_2944_reg_36509029_reg.
DSP Report: Generating DSP mul_ln1118_2447_fu_4549_p2, operation Mode is: A''*(B:0x54).
DSP Report: register data_124_V_read_1_reg_36503263_reg is absorbed into DSP mul_ln1118_2447_fu_4549_p2.
DSP Report: register data_124_V_read_1_reg_36503263_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2447_fu_4549_p2.
DSP Report: operator mul_ln1118_2447_fu_4549_p2 is absorbed into DSP mul_ln1118_2447_fu_4549_p2.
DSP Report: Generating DSP mul_ln1118_2598_fu_5514_p2, operation Mode is: A''*(B:0x3ffb6).
DSP Report: register mul_ln1118_2598_fu_5514_p2 is absorbed into DSP mul_ln1118_2598_fu_5514_p2.
DSP Report: register mul_ln1118_2598_fu_5514_p2 is absorbed into DSP mul_ln1118_2598_fu_5514_p2.
DSP Report: operator mul_ln1118_2598_fu_5514_p2 is absorbed into DSP mul_ln1118_2598_fu_5514_p2.
DSP Report: Generating DSP mul_ln1118_1922_fu_6200_p2, operation Mode is: A''*(B:0x3ff5a).
DSP Report: register mul_ln1118_1922_fu_6200_p2 is absorbed into DSP mul_ln1118_1922_fu_6200_p2.
DSP Report: register mul_ln1118_1922_fu_6200_p2 is absorbed into DSP mul_ln1118_1922_fu_6200_p2.
DSP Report: operator mul_ln1118_1922_fu_6200_p2 is absorbed into DSP mul_ln1118_1922_fu_6200_p2.
DSP Report: Generating DSP mul_ln1118_2077_fu_5275_p2, operation Mode is: A''*(B:0x3ff67).
DSP Report: register mul_ln1118_2077_fu_5275_p2 is absorbed into DSP mul_ln1118_2077_fu_5275_p2.
DSP Report: register mul_ln1118_2077_fu_5275_p2 is absorbed into DSP mul_ln1118_2077_fu_5275_p2.
DSP Report: operator mul_ln1118_2077_fu_5275_p2 is absorbed into DSP mul_ln1118_2077_fu_5275_p2.
DSP Report: Generating DSP mul_ln1118_1778_fu_5271_p2, operation Mode is: A''*(B:0x3ff87).
DSP Report: register mul_ln1118_1778_fu_5271_p2 is absorbed into DSP mul_ln1118_1778_fu_5271_p2.
DSP Report: register mul_ln1118_1778_fu_5271_p2 is absorbed into DSP mul_ln1118_1778_fu_5271_p2.
DSP Report: operator mul_ln1118_1778_fu_5271_p2 is absorbed into DSP mul_ln1118_1778_fu_5271_p2.
DSP Report: Generating DSP mul_ln1118_1819_fu_4628_p2, operation Mode is: A''*(B:0x3ffa9).
DSP Report: register mul_ln1118_1819_fu_4628_p2 is absorbed into DSP mul_ln1118_1819_fu_4628_p2.
DSP Report: register mul_ln1118_1819_fu_4628_p2 is absorbed into DSP mul_ln1118_1819_fu_4628_p2.
DSP Report: operator mul_ln1118_1819_fu_4628_p2 is absorbed into DSP mul_ln1118_1819_fu_4628_p2.
DSP Report: Generating DSP mul_ln1118_2183_fu_3925_p2, operation Mode is: A''*(B:0x3ffdd).
DSP Report: register mul_ln1118_2183_fu_3925_p2 is absorbed into DSP mul_ln1118_2183_fu_3925_p2.
DSP Report: register mul_ln1118_2183_fu_3925_p2 is absorbed into DSP mul_ln1118_2183_fu_3925_p2.
DSP Report: operator mul_ln1118_2183_fu_3925_p2 is absorbed into DSP mul_ln1118_2183_fu_3925_p2.
DSP Report: Generating DSP mul_ln1118_1311_fu_5077_p2, operation Mode is: A''*(B:0x2a).
DSP Report: register data_65_V_read_1_reg_36504225_reg is absorbed into DSP mul_ln1118_1311_fu_5077_p2.
DSP Report: register add_ln703_2349_fu_36487169_p2 is absorbed into DSP mul_ln1118_1311_fu_5077_p2.
DSP Report: operator mul_ln1118_1311_fu_5077_p2 is absorbed into DSP mul_ln1118_1311_fu_5077_p2.
DSP Report: Generating DSP add_ln703_2349_fu_36487169_p2, operation Mode is: PCIN+A''*(B:0x32).
DSP Report: register data_95_V_read_1_reg_36503742_reg is absorbed into DSP add_ln703_2349_fu_36487169_p2.
DSP Report: register data_95_V_read_1_reg_36503742_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2349_fu_36487169_p2.
DSP Report: operator add_ln703_2349_fu_36487169_p2 is absorbed into DSP add_ln703_2349_fu_36487169_p2.
DSP Report: operator mul_ln1118_1868_fu_4536_p2 is absorbed into DSP add_ln703_2349_fu_36487169_p2.
DSP Report: Generating DSP mul_ln1118_2045_fu_4152_p2, operation Mode is: A''*(B:0x3ffe6).
DSP Report: register mul_ln1118_2045_fu_4152_p2 is absorbed into DSP mul_ln1118_2045_fu_4152_p2.
DSP Report: register mul_ln1118_2045_fu_4152_p2 is absorbed into DSP mul_ln1118_2045_fu_4152_p2.
DSP Report: operator mul_ln1118_2045_fu_4152_p2 is absorbed into DSP mul_ln1118_2045_fu_4152_p2.
DSP Report: Generating DSP mul_ln1118_2145_fu_3179_p2, operation Mode is: A''*(B:0x3ffeb).
DSP Report: register mul_ln1118_2145_fu_3179_p2 is absorbed into DSP mul_ln1118_2145_fu_3179_p2.
DSP Report: register mul_ln1118_2145_fu_3179_p2 is absorbed into DSP mul_ln1118_2145_fu_3179_p2.
DSP Report: operator mul_ln1118_2145_fu_3179_p2 is absorbed into DSP mul_ln1118_2145_fu_3179_p2.
DSP Report: Generating DSP mul_ln1118_2440_fu_4541_p2, operation Mode is: A''*(B:0x3ff3b).
DSP Report: register mul_ln1118_2440_fu_4541_p2 is absorbed into DSP mul_ln1118_2440_fu_4541_p2.
DSP Report: register mul_ln1118_2440_fu_4541_p2 is absorbed into DSP mul_ln1118_2440_fu_4541_p2.
DSP Report: operator mul_ln1118_2440_fu_4541_p2 is absorbed into DSP mul_ln1118_2440_fu_4541_p2.
DSP Report: Generating DSP mul_ln1118_2326_fu_2762_p2, operation Mode is: A''*(B:0x3fe2d).
DSP Report: register mul_ln1118_2326_fu_2762_p2 is absorbed into DSP mul_ln1118_2326_fu_2762_p2.
DSP Report: register mul_ln1118_2326_fu_2762_p2 is absorbed into DSP mul_ln1118_2326_fu_2762_p2.
DSP Report: operator mul_ln1118_2326_fu_2762_p2 is absorbed into DSP mul_ln1118_2326_fu_2762_p2.
DSP Report: Generating DSP mul_ln1118_2150_fu_4496_p2, operation Mode is: A''*(B:0x3fece).
DSP Report: register mul_ln1118_2150_fu_4496_p2 is absorbed into DSP mul_ln1118_2150_fu_4496_p2.
DSP Report: register mul_ln1118_2150_fu_4496_p2 is absorbed into DSP mul_ln1118_2150_fu_4496_p2.
DSP Report: operator mul_ln1118_2150_fu_4496_p2 is absorbed into DSP mul_ln1118_2150_fu_4496_p2.
DSP Report: Generating DSP mul_ln1118_2530_fu_4363_p2, operation Mode is: A''*(B:0x3ff0b).
DSP Report: register mul_ln1118_2530_fu_4363_p2 is absorbed into DSP mul_ln1118_2530_fu_4363_p2.
DSP Report: register mul_ln1118_2530_fu_4363_p2 is absorbed into DSP mul_ln1118_2530_fu_4363_p2.
DSP Report: operator mul_ln1118_2530_fu_4363_p2 is absorbed into DSP mul_ln1118_2530_fu_4363_p2.
DSP Report: Generating DSP mul_ln1118_2621_fu_3594_p2, operation Mode is: A''*(B:0x3ff61).
DSP Report: register mul_ln1118_2621_fu_3594_p2 is absorbed into DSP mul_ln1118_2621_fu_3594_p2.
DSP Report: register mul_ln1118_2621_fu_3594_p2 is absorbed into DSP mul_ln1118_2621_fu_3594_p2.
DSP Report: operator mul_ln1118_2621_fu_3594_p2 is absorbed into DSP mul_ln1118_2621_fu_3594_p2.
DSP Report: Generating DSP mul_ln1118_1877_fu_3900_p2, operation Mode is: A''*(B:0x3ffb3).
DSP Report: register mul_ln1118_1877_fu_3900_p2 is absorbed into DSP mul_ln1118_1877_fu_3900_p2.
DSP Report: register mul_ln1118_1877_fu_3900_p2 is absorbed into DSP mul_ln1118_1877_fu_3900_p2.
DSP Report: operator mul_ln1118_1877_fu_3900_p2 is absorbed into DSP mul_ln1118_1877_fu_3900_p2.
DSP Report: Generating DSP mul_ln1118_1935_fu_4792_p2, operation Mode is: A''*(B:0x3ffb5).
DSP Report: register mul_ln1118_1935_fu_4792_p2 is absorbed into DSP mul_ln1118_1935_fu_4792_p2.
DSP Report: register mul_ln1118_1935_fu_4792_p2 is absorbed into DSP mul_ln1118_1935_fu_4792_p2.
DSP Report: operator mul_ln1118_1935_fu_4792_p2 is absorbed into DSP mul_ln1118_1935_fu_4792_p2.
DSP Report: Generating DSP mul_ln1118_2191_fu_6201_p2, operation Mode is: A''*(B:0x3ffcc).
DSP Report: register mul_ln1118_2191_fu_6201_p2 is absorbed into DSP mul_ln1118_2191_fu_6201_p2.
DSP Report: register mul_ln1118_2191_fu_6201_p2 is absorbed into DSP mul_ln1118_2191_fu_6201_p2.
DSP Report: operator mul_ln1118_2191_fu_6201_p2 is absorbed into DSP mul_ln1118_2191_fu_6201_p2.
DSP Report: Generating DSP mul_ln1118_2292_fu_3496_p2, operation Mode is: A''*(B:0x3ffc5).
DSP Report: register mul_ln1118_2292_fu_3496_p2 is absorbed into DSP mul_ln1118_2292_fu_3496_p2.
DSP Report: register mul_ln1118_2292_fu_3496_p2 is absorbed into DSP mul_ln1118_2292_fu_3496_p2.
DSP Report: operator mul_ln1118_2292_fu_3496_p2 is absorbed into DSP mul_ln1118_2292_fu_3496_p2.
DSP Report: Generating DSP mul_ln1118_2014_fu_6584_p2, operation Mode is: A''*(B:0x3ffd7).
DSP Report: register mul_ln1118_2014_fu_6584_p2 is absorbed into DSP mul_ln1118_2014_fu_6584_p2.
DSP Report: register mul_ln1118_2014_fu_6584_p2 is absorbed into DSP mul_ln1118_2014_fu_6584_p2.
DSP Report: operator mul_ln1118_2014_fu_6584_p2 is absorbed into DSP mul_ln1118_2014_fu_6584_p2.
DSP Report: Generating DSP mul_ln1118_1918_fu_3558_p2, operation Mode is: A''*(B:0x3ffd9).
DSP Report: register mul_ln1118_1918_fu_3558_p2 is absorbed into DSP mul_ln1118_1918_fu_3558_p2.
DSP Report: register mul_ln1118_1918_fu_3558_p2 is absorbed into DSP mul_ln1118_1918_fu_3558_p2.
DSP Report: operator mul_ln1118_1918_fu_3558_p2 is absorbed into DSP mul_ln1118_1918_fu_3558_p2.
DSP Report: Generating DSP mul_ln1118_1939_fu_5143_p2, operation Mode is: A''*(B:0x3fff5).
DSP Report: register mul_ln1118_1939_fu_5143_p2 is absorbed into DSP mul_ln1118_1939_fu_5143_p2.
DSP Report: register mul_ln1118_1939_fu_5143_p2 is absorbed into DSP mul_ln1118_1939_fu_5143_p2.
DSP Report: operator mul_ln1118_1939_fu_5143_p2 is absorbed into DSP mul_ln1118_1939_fu_5143_p2.
DSP Report: Generating DSP add_ln703_3827_fu_36496499_p2, operation Mode is: C+A''*(B:0x16).
DSP Report: register data_112_V_read_1_reg_36503460_reg is absorbed into DSP add_ln703_3827_fu_36496499_p2.
DSP Report: register zext_ln1118_1914_reg_36507478_reg is absorbed into DSP add_ln703_3827_fu_36496499_p2.
DSP Report: operator add_ln703_3827_fu_36496499_p2 is absorbed into DSP add_ln703_3827_fu_36496499_p2.
DSP Report: operator mul_ln1118_2215_fu_4260_p2 is absorbed into DSP add_ln703_3827_fu_36496499_p2.
DSP Report: Generating DSP mul_ln1118_2038_fu_3864_p2, operation Mode is: A''*(B:0x1b).
DSP Report: register data_103_V_read_1_reg_36503608_reg is absorbed into DSP mul_ln1118_2038_fu_3864_p2.
DSP Report: register data_103_V_read_1_reg_36503608_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2038_fu_3864_p2.
DSP Report: operator mul_ln1118_2038_fu_3864_p2 is absorbed into DSP mul_ln1118_2038_fu_3864_p2.
DSP Report: Generating DSP add_ln703_3826_fu_36496489_p2, operation Mode is: PCIN+A''*(B:0x19).
DSP Report: register data_90_V_read_1_reg_36503822_reg is absorbed into DSP add_ln703_3826_fu_36496489_p2.
DSP Report: register data_90_V_read_1_reg_36503822_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3826_fu_36496489_p2.
DSP Report: operator add_ln703_3826_fu_36496489_p2 is absorbed into DSP add_ln703_3826_fu_36496489_p2.
DSP Report: operator mul_ln1118_1782_fu_4694_p2 is absorbed into DSP add_ln703_3826_fu_36496489_p2.
DSP Report: Generating DSP add_ln703_3162_fu_36492282_p2, operation Mode is: C+A''*(B:0x1a).
DSP Report: register data_65_V_read_1_reg_36504225_reg is absorbed into DSP add_ln703_3162_fu_36492282_p2.
DSP Report: register data_65_V_read_1_reg_36504225_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3162_fu_36492282_p2.
DSP Report: operator add_ln703_3162_fu_36492282_p2 is absorbed into DSP add_ln703_3162_fu_36492282_p2.
DSP Report: operator mul_ln1118_1315_fu_3560_p2 is absorbed into DSP add_ln703_3162_fu_36492282_p2.
DSP Report: Generating DSP mul_ln1118_1849_fu_6406_p2, operation Mode is: A''*(B:0x11c).
DSP Report: register data_94_V_read_1_reg_36503759_reg is absorbed into DSP mul_ln1118_1849_fu_6406_p2.
DSP Report: register data_94_V_read_1_reg_36503759_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1849_fu_6406_p2.
DSP Report: operator mul_ln1118_1849_fu_6406_p2 is absorbed into DSP mul_ln1118_1849_fu_6406_p2.
DSP Report: Generating DSP mul_ln1118_1101_fu_3363_p2, operation Mode is: A''*(B:0x3ff32).
DSP Report: register mul_ln1118_1101_fu_3363_p2 is absorbed into DSP mul_ln1118_1101_fu_3363_p2.
DSP Report: register mul_ln1118_1101_fu_3363_p2 is absorbed into DSP mul_ln1118_1101_fu_3363_p2.
DSP Report: operator mul_ln1118_1101_fu_3363_p2 is absorbed into DSP mul_ln1118_1101_fu_3363_p2.
DSP Report: Generating DSP add_ln703_1862_fu_36483967_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_1862_fu_36483967_p2 is absorbed into DSP add_ln703_1862_fu_36483967_p2.
DSP Report: Generating DSP mul_ln1118_1865_fu_5921_p2, operation Mode is: A''*(B:0xc1).
DSP Report: register data_94_V_read_1_reg_36503759_reg is absorbed into DSP mul_ln1118_1865_fu_5921_p2.
DSP Report: register data_94_V_read_1_reg_36503759_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1865_fu_5921_p2.
DSP Report: operator mul_ln1118_1865_fu_5921_p2 is absorbed into DSP mul_ln1118_1865_fu_5921_p2.
DSP Report: Generating DSP add_ln703_3924_fu_36497077_p2, operation Mode is: PCIN+A''*(B:0xb1).
DSP Report: register data_93_V_read_1_reg_36503775_reg is absorbed into DSP add_ln703_3924_fu_36497077_p2.
DSP Report: register data_93_V_read_1_reg_36503775_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3924_fu_36497077_p2.
DSP Report: operator add_ln703_3924_fu_36497077_p2 is absorbed into DSP add_ln703_3924_fu_36497077_p2.
DSP Report: operator mul_ln1118_1847_fu_4254_p2 is absorbed into DSP add_ln703_3924_fu_36497077_p2.
DSP Report: Generating DSP add_ln703_3924_fu_36497077_p2, operation Mode is: PCIN+A''*(B:0xd6).
DSP Report: register data_92_V_read_1_reg_36503790_reg is absorbed into DSP add_ln703_3924_fu_36497077_p2.
DSP Report: register zext_ln1118_1550_reg_36507220_reg is absorbed into DSP add_ln703_3924_fu_36497077_p2.
DSP Report: operator add_ln703_3924_fu_36497077_p2 is absorbed into DSP add_ln703_3924_fu_36497077_p2.
DSP Report: operator mul_ln1118_1825_fu_4670_p2 is absorbed into DSP add_ln703_3924_fu_36497077_p2.
DSP Report: Generating DSP add_ln703_3924_fu_36497077_p2, operation Mode is: PCIN+A''*(B:0xd1).
DSP Report: register data_98_V_read_1_reg_36503695_reg is absorbed into DSP add_ln703_3924_fu_36497077_p2.
DSP Report: register data_98_V_read_1_reg_36503695_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3924_fu_36497077_p2.
DSP Report: operator add_ln703_3924_fu_36497077_p2 is absorbed into DSP add_ln703_3924_fu_36497077_p2.
DSP Report: operator mul_ln1118_1941_fu_3184_p2 is absorbed into DSP add_ln703_3924_fu_36497077_p2.
DSP Report: Generating DSP add_ln703_3924_reg_36511380_reg, operation Mode is: PCIN+A''*(B:0xa2).
DSP Report: register data_97_V_read_1_reg_36503712_reg is absorbed into DSP add_ln703_3924_reg_36511380_reg.
DSP Report: register data_97_V_read_1_reg_36503712_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3924_reg_36511380_reg.
DSP Report: register add_ln703_3924_reg_36511380_reg is absorbed into DSP add_ln703_3924_reg_36511380_reg.
DSP Report: operator add_ln703_3924_fu_36497077_p2 is absorbed into DSP add_ln703_3924_reg_36511380_reg.
DSP Report: operator mul_ln1118_1925_fu_6506_p2 is absorbed into DSP add_ln703_3924_reg_36511380_reg.
DSP Report: Generating DSP mul_ln1118_2764_fu_5118_p2, operation Mode is: A''*(B:0x3ff6b).
DSP Report: register mul_ln1118_2764_fu_5118_p2 is absorbed into DSP mul_ln1118_2764_fu_5118_p2.
DSP Report: register mul_ln1118_2764_fu_5118_p2 is absorbed into DSP mul_ln1118_2764_fu_5118_p2.
DSP Report: operator mul_ln1118_2764_fu_5118_p2 is absorbed into DSP mul_ln1118_2764_fu_5118_p2.
DSP Report: Generating DSP add_ln703_2268_fu_36461343_p2, operation Mode is: C+A''*(B:0x1a).
DSP Report: register data_112_V_read_int_reg_reg is absorbed into DSP add_ln703_2268_fu_36461343_p2.
DSP Report: register data_112_V_read_1_reg_36503460_reg is absorbed into DSP add_ln703_2268_fu_36461343_p2.
DSP Report: operator add_ln703_2268_fu_36461343_p2 is absorbed into DSP add_ln703_2268_fu_36461343_p2.
DSP Report: operator mul_ln1118_2213_fu_4977_p2 is absorbed into DSP add_ln703_2268_fu_36461343_p2.
DSP Report: Generating DSP add_ln703_2269_reg_36508989_reg, operation Mode is: PCIN+A''*(B:0x13).
DSP Report: register data_98_V_read_int_reg_reg is absorbed into DSP add_ln703_2269_reg_36508989_reg.
DSP Report: register data_98_V_read_1_reg_36503695_reg is absorbed into DSP add_ln703_2269_reg_36508989_reg.
DSP Report: register add_ln703_2269_reg_36508989_reg is absorbed into DSP add_ln703_2269_reg_36508989_reg.
DSP Report: operator add_ln703_2269_fu_36461353_p2 is absorbed into DSP add_ln703_2269_reg_36508989_reg.
DSP Report: operator mul_ln1118_1937_fu_4247_p2 is absorbed into DSP add_ln703_2269_reg_36508989_reg.
DSP Report: Generating DSP mul_ln1118_2349_fu_5280_p2, operation Mode is: A''*(B:0x3fe92).
DSP Report: register mul_ln1118_2349_fu_5280_p2 is absorbed into DSP mul_ln1118_2349_fu_5280_p2.
DSP Report: register mul_ln1118_2349_fu_5280_p2 is absorbed into DSP mul_ln1118_2349_fu_5280_p2.
DSP Report: operator mul_ln1118_2349_fu_5280_p2 is absorbed into DSP mul_ln1118_2349_fu_5280_p2.
DSP Report: Generating DSP mul_ln1118_2372_fu_5898_p2, operation Mode is: A''*(B:0x3fe6b).
DSP Report: register mul_ln1118_2372_fu_5898_p2 is absorbed into DSP mul_ln1118_2372_fu_5898_p2.
DSP Report: register mul_ln1118_2372_fu_5898_p2 is absorbed into DSP mul_ln1118_2372_fu_5898_p2.
DSP Report: operator mul_ln1118_2372_fu_5898_p2 is absorbed into DSP mul_ln1118_2372_fu_5898_p2.
DSP Report: Generating DSP mul_ln1118_2050_fu_6461_p2, operation Mode is: A''*(B:0x13b).
DSP Report: register data_104_V_read_1_reg_36503588_reg is absorbed into DSP mul_ln1118_2050_fu_6461_p2.
DSP Report: register data_104_V_read_1_reg_36503588_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2050_fu_6461_p2.
DSP Report: operator mul_ln1118_2050_fu_6461_p2 is absorbed into DSP mul_ln1118_2050_fu_6461_p2.
DSP Report: Generating DSP mul_ln1118_1875_fu_3331_p2, operation Mode is: A''*(B:0x3ff2b).
DSP Report: register mul_ln1118_1875_fu_3331_p2 is absorbed into DSP mul_ln1118_1875_fu_3331_p2.
DSP Report: register mul_ln1118_1875_fu_3331_p2 is absorbed into DSP mul_ln1118_1875_fu_3331_p2.
DSP Report: operator mul_ln1118_1875_fu_3331_p2 is absorbed into DSP mul_ln1118_1875_fu_3331_p2.
DSP Report: Generating DSP mul_ln1118_1895_fu_5586_p2, operation Mode is: A''*(B:0x3ff49).
DSP Report: register mul_ln1118_1895_fu_5586_p2 is absorbed into DSP mul_ln1118_1895_fu_5586_p2.
DSP Report: register mul_ln1118_1895_fu_5586_p2 is absorbed into DSP mul_ln1118_1895_fu_5586_p2.
DSP Report: operator mul_ln1118_1895_fu_5586_p2 is absorbed into DSP mul_ln1118_1895_fu_5586_p2.
DSP Report: Generating DSP add_ln703_3333_fu_36493387_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_3333_fu_36493387_p2 is absorbed into DSP add_ln703_3333_fu_36493387_p2.
DSP Report: Generating DSP mul_ln1118_2155_fu_3562_p2, operation Mode is: A''*(B:0x3ff75).
DSP Report: register mul_ln1118_2155_fu_3562_p2 is absorbed into DSP mul_ln1118_2155_fu_3562_p2.
DSP Report: register mul_ln1118_2155_fu_3562_p2 is absorbed into DSP mul_ln1118_2155_fu_3562_p2.
DSP Report: operator mul_ln1118_2155_fu_3562_p2 is absorbed into DSP mul_ln1118_2155_fu_3562_p2.
DSP Report: Generating DSP mul_ln1118_1934_fu_4255_p2, operation Mode is: A''*(B:0xab).
DSP Report: register data_98_V_read_1_reg_36503695_reg is absorbed into DSP mul_ln1118_1934_fu_4255_p2.
DSP Report: register data_98_V_read_1_reg_36503695_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1934_fu_4255_p2.
DSP Report: operator mul_ln1118_1934_fu_4255_p2 is absorbed into DSP mul_ln1118_1934_fu_4255_p2.
DSP Report: Generating DSP add_ln703_3444_fu_36494020_p2, operation Mode is: PCIN+A''*(B:0xb4).
DSP Report: register data_94_V_read_1_reg_36503759_reg is absorbed into DSP add_ln703_3444_fu_36494020_p2.
DSP Report: register data_94_V_read_1_reg_36503759_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3444_fu_36494020_p2.
DSP Report: operator add_ln703_3444_fu_36494020_p2 is absorbed into DSP add_ln703_3444_fu_36494020_p2.
DSP Report: operator mul_ln1118_1860_fu_6190_p2 is absorbed into DSP add_ln703_3444_fu_36494020_p2.
DSP Report: Generating DSP mul_ln1118_2629_fu_3603_p2, operation Mode is: A''*(B:0x3ff2b).
DSP Report: register mul_ln1118_2629_fu_3603_p2 is absorbed into DSP mul_ln1118_2629_fu_3603_p2.
DSP Report: register mul_ln1118_2629_fu_3603_p2 is absorbed into DSP mul_ln1118_2629_fu_3603_p2.
DSP Report: operator mul_ln1118_2629_fu_3603_p2 is absorbed into DSP mul_ln1118_2629_fu_3603_p2.
DSP Report: Generating DSP mul_ln1118_2387_fu_5623_p2, operation Mode is: A''*(B:0x3ff62).
DSP Report: register mul_ln1118_2387_fu_5623_p2 is absorbed into DSP mul_ln1118_2387_fu_5623_p2.
DSP Report: register mul_ln1118_2387_fu_5623_p2 is absorbed into DSP mul_ln1118_2387_fu_5623_p2.
DSP Report: operator mul_ln1118_2387_fu_5623_p2 is absorbed into DSP mul_ln1118_2387_fu_5623_p2.
DSP Report: Generating DSP mul_ln1118_2684_fu_3333_p2, operation Mode is: A''*(B:0x3ff76).
DSP Report: register mul_ln1118_2684_fu_3333_p2 is absorbed into DSP mul_ln1118_2684_fu_3333_p2.
DSP Report: register mul_ln1118_2684_fu_3333_p2 is absorbed into DSP mul_ln1118_2684_fu_3333_p2.
DSP Report: operator mul_ln1118_2684_fu_3333_p2 is absorbed into DSP mul_ln1118_2684_fu_3333_p2.
DSP Report: Generating DSP mul_ln1118_2144_fu_3726_p2, operation Mode is: A''*(B:0x3ff7d).
DSP Report: register mul_ln1118_2144_fu_3726_p2 is absorbed into DSP mul_ln1118_2144_fu_3726_p2.
DSP Report: register mul_ln1118_2144_fu_3726_p2 is absorbed into DSP mul_ln1118_2144_fu_3726_p2.
DSP Report: operator mul_ln1118_2144_fu_3726_p2 is absorbed into DSP mul_ln1118_2144_fu_3726_p2.
DSP Report: Generating DSP mul_ln1118_2041_fu_3143_p2, operation Mode is: A''*(B:0x3ffdd).
DSP Report: register mul_ln1118_2041_fu_3143_p2 is absorbed into DSP mul_ln1118_2041_fu_3143_p2.
DSP Report: register mul_ln1118_2041_fu_3143_p2 is absorbed into DSP mul_ln1118_2041_fu_3143_p2.
DSP Report: operator mul_ln1118_2041_fu_3143_p2 is absorbed into DSP mul_ln1118_2041_fu_3143_p2.
DSP Report: Generating DSP add_ln703_2134_fu_36485834_p2, operation Mode is: PCIN+A:B+C'.
DSP Report: register add_ln703_2134_fu_36485834_p2 is absorbed into DSP add_ln703_2134_fu_36485834_p2.
DSP Report: operator add_ln703_2134_fu_36485834_p2 is absorbed into DSP add_ln703_2134_fu_36485834_p2.
DSP Report: Generating DSP mul_ln1118_2158_fu_6142_p2, operation Mode is: A''*(B:0x118).
DSP Report: register data_109_V_read_1_reg_36503507_reg is absorbed into DSP mul_ln1118_2158_fu_6142_p2.
DSP Report: register data_109_V_read_1_reg_36503507_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2158_fu_6142_p2.
DSP Report: operator mul_ln1118_2158_fu_6142_p2 is absorbed into DSP mul_ln1118_2158_fu_6142_p2.
DSP Report: Generating DSP add_ln703_2430_fu_36487735_p2, operation Mode is: PCIN+A''*(B:0x133).
DSP Report: register data_99_V_read_1_reg_36503676_reg is absorbed into DSP add_ln703_2430_fu_36487735_p2.
DSP Report: register data_99_V_read_1_reg_36503676_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2430_fu_36487735_p2.
DSP Report: operator add_ln703_2430_fu_36487735_p2 is absorbed into DSP add_ln703_2430_fu_36487735_p2.
DSP Report: operator mul_ln1118_1957_fu_5571_p2 is absorbed into DSP add_ln703_2430_fu_36487735_p2.
DSP Report: Generating DSP add_ln703_2429_fu_36487725_p2, operation Mode is: C+A''*(B:0x116).
DSP Report: register data_93_V_read_1_reg_36503775_reg is absorbed into DSP add_ln703_2429_fu_36487725_p2.
DSP Report: register zext_ln1118_1566_reg_36507258_reg is absorbed into DSP add_ln703_2429_fu_36487725_p2.
DSP Report: operator add_ln703_2429_fu_36487725_p2 is absorbed into DSP add_ln703_2429_fu_36487725_p2.
DSP Report: operator mul_ln1118_1846_fu_3712_p2 is absorbed into DSP add_ln703_2429_fu_36487725_p2.
DSP Report: Generating DSP mul_ln1118_2190_fu_3954_p2, operation Mode is: A''*(B:0x3ff42).
DSP Report: register mul_ln1118_2190_fu_3954_p2 is absorbed into DSP mul_ln1118_2190_fu_3954_p2.
DSP Report: register mul_ln1118_2190_fu_3954_p2 is absorbed into DSP mul_ln1118_2190_fu_3954_p2.
DSP Report: operator mul_ln1118_2190_fu_3954_p2 is absorbed into DSP mul_ln1118_2190_fu_3954_p2.
DSP Report: Generating DSP mul_ln1118_2289_fu_3361_p2, operation Mode is: A''*(B:0x3ff4e).
DSP Report: register mul_ln1118_2289_fu_3361_p2 is absorbed into DSP mul_ln1118_2289_fu_3361_p2.
DSP Report: register mul_ln1118_2289_fu_3361_p2 is absorbed into DSP mul_ln1118_2289_fu_3361_p2.
DSP Report: operator mul_ln1118_2289_fu_3361_p2 is absorbed into DSP mul_ln1118_2289_fu_3361_p2.
DSP Report: Generating DSP mul_ln1118_2169_fu_5568_p2, operation Mode is: A''*(B:0x3ff46).
DSP Report: register mul_ln1118_2169_fu_5568_p2 is absorbed into DSP mul_ln1118_2169_fu_5568_p2.
DSP Report: register mul_ln1118_2169_fu_5568_p2 is absorbed into DSP mul_ln1118_2169_fu_5568_p2.
DSP Report: operator mul_ln1118_2169_fu_5568_p2 is absorbed into DSP mul_ln1118_2169_fu_5568_p2.
DSP Report: Generating DSP mul_ln1118_2071_fu_6427_p2, operation Mode is: A''*(B:0x3ff1c).
DSP Report: register mul_ln1118_2071_fu_6427_p2 is absorbed into DSP mul_ln1118_2071_fu_6427_p2.
DSP Report: register mul_ln1118_2071_fu_6427_p2 is absorbed into DSP mul_ln1118_2071_fu_6427_p2.
DSP Report: operator mul_ln1118_2071_fu_6427_p2 is absorbed into DSP mul_ln1118_2071_fu_6427_p2.
DSP Report: Generating DSP add_ln703_2888_fu_36490640_p2, operation Mode is: C+A''*(B:0x43).
DSP Report: register data_90_V_read_1_reg_36503822_reg is absorbed into DSP add_ln703_2888_fu_36490640_p2.
DSP Report: register zext_ln1118_1514_reg_36507178_reg is absorbed into DSP add_ln703_2888_fu_36490640_p2.
DSP Report: operator add_ln703_2888_fu_36490640_p2 is absorbed into DSP add_ln703_2888_fu_36490640_p2.
DSP Report: operator mul_ln1118_1769_fu_5472_p2 is absorbed into DSP add_ln703_2888_fu_36490640_p2.
DSP Report: Generating DSP add_ln703_2888_reg_36510250_reg, operation Mode is: PCIN+A''*(B:0x6c).
DSP Report: register data_99_V_read_1_reg_36503676_reg is absorbed into DSP add_ln703_2888_reg_36510250_reg.
DSP Report: register zext_ln1118_1674_reg_36507335_reg is absorbed into DSP add_ln703_2888_reg_36510250_reg.
DSP Report: register add_ln703_2888_reg_36510250_reg is absorbed into DSP add_ln703_2888_reg_36510250_reg.
DSP Report: operator add_ln703_2888_fu_36490640_p2 is absorbed into DSP add_ln703_2888_reg_36510250_reg.
DSP Report: operator mul_ln1118_1946_fu_6286_p2 is absorbed into DSP add_ln703_2888_reg_36510250_reg.
DSP Report: Generating DSP mul_ln1118_2386_fu_6489_p2, operation Mode is: A''*(B:0x3ffbb).
DSP Report: register mul_ln1118_2386_fu_6489_p2 is absorbed into DSP mul_ln1118_2386_fu_6489_p2.
DSP Report: register mul_ln1118_2386_fu_6489_p2 is absorbed into DSP mul_ln1118_2386_fu_6489_p2.
DSP Report: operator mul_ln1118_2386_fu_6489_p2 is absorbed into DSP mul_ln1118_2386_fu_6489_p2.
DSP Report: Generating DSP mul_ln1118_2425_fu_4619_p2, operation Mode is: A''*(B:0x3ff8f).
DSP Report: register mul_ln1118_2425_fu_4619_p2 is absorbed into DSP mul_ln1118_2425_fu_4619_p2.
DSP Report: register mul_ln1118_2425_fu_4619_p2 is absorbed into DSP mul_ln1118_2425_fu_4619_p2.
DSP Report: operator mul_ln1118_2425_fu_4619_p2 is absorbed into DSP mul_ln1118_2425_fu_4619_p2.
DSP Report: Generating DSP mul_ln1118_2363_fu_5889_p2, operation Mode is: A''*(B:0x3ffbb).
DSP Report: register mul_ln1118_2363_fu_5889_p2 is absorbed into DSP mul_ln1118_2363_fu_5889_p2.
DSP Report: register mul_ln1118_2363_fu_5889_p2 is absorbed into DSP mul_ln1118_2363_fu_5889_p2.
DSP Report: operator mul_ln1118_2363_fu_5889_p2 is absorbed into DSP mul_ln1118_2363_fu_5889_p2.
DSP Report: Generating DSP mul_ln1118_2547_fu_5033_p2, operation Mode is: A''*(B:0x37).
DSP Report: register data_128_V_read_1_reg_36503200_reg is absorbed into DSP mul_ln1118_2547_fu_5033_p2.
DSP Report: register data_128_V_read_1_reg_36503200_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2547_fu_5033_p2.
DSP Report: operator mul_ln1118_2547_fu_5033_p2 is absorbed into DSP mul_ln1118_2547_fu_5033_p2.
DSP Report: Generating DSP add_ln703_3957_fu_36497297_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_3957_fu_36497297_p2 is absorbed into DSP add_ln703_3957_fu_36497297_p2.
DSP Report: Generating DSP mul_ln1118_2079_fu_5277_p2, operation Mode is: A''*(B:0x3b).
DSP Report: register data_105_V_read_1_reg_36503573_reg is absorbed into DSP mul_ln1118_2079_fu_5277_p2.
DSP Report: register data_105_V_read_1_reg_36503573_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2079_fu_5277_p2.
DSP Report: operator mul_ln1118_2079_fu_5277_p2 is absorbed into DSP mul_ln1118_2079_fu_5277_p2.
DSP Report: Generating DSP add_ln703_3955_fu_36497281_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_3955_fu_36497281_p2 is absorbed into DSP add_ln703_3955_fu_36497281_p2.
DSP Report: register add_ln703_3955_fu_36497281_p2 is absorbed into DSP add_ln703_3955_fu_36497281_p2.
DSP Report: register add_ln703_3955_fu_36497281_p2 is absorbed into DSP add_ln703_3955_fu_36497281_p2.
DSP Report: register add_ln703_3955_fu_36497281_p2 is absorbed into DSP add_ln703_3955_fu_36497281_p2.
DSP Report: register add_ln703_3955_fu_36497281_p2 is absorbed into DSP add_ln703_3955_fu_36497281_p2.
DSP Report: operator add_ln703_3955_fu_36497281_p2 is absorbed into DSP add_ln703_3955_fu_36497281_p2.
DSP Report: Generating DSP mul_ln1118_2627_fu_3094_p2, operation Mode is: A''*(B:0xc4).
DSP Report: register data_132_V_read_1_reg_36503144_reg is absorbed into DSP mul_ln1118_2627_fu_3094_p2.
DSP Report: register data_132_V_read_1_reg_36503144_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2627_fu_3094_p2.
DSP Report: operator mul_ln1118_2627_fu_3094_p2 is absorbed into DSP mul_ln1118_2627_fu_3094_p2.
DSP Report: Generating DSP add_ln703_3257_fu_36492886_p2, operation Mode is: PCIN+A''*(B:0xba).
DSP Report: register data_122_V_read_1_reg_36503295_reg is absorbed into DSP add_ln703_3257_fu_36492886_p2.
DSP Report: register data_122_V_read_1_reg_36503295_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3257_fu_36492886_p2.
DSP Report: operator add_ln703_3257_fu_36492886_p2 is absorbed into DSP add_ln703_3257_fu_36492886_p2.
DSP Report: operator mul_ln1118_2413_fu_5215_p2 is absorbed into DSP add_ln703_3257_fu_36492886_p2.
DSP Report: Generating DSP add_ln703_3257_reg_36510640_reg, operation Mode is: PCIN+A''*(B:0xa7).
DSP Report: register data_123_V_read_1_reg_36503278_reg is absorbed into DSP add_ln703_3257_reg_36510640_reg.
DSP Report: register data_123_V_read_1_reg_36503278_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3257_reg_36510640_reg.
DSP Report: register add_ln703_3257_reg_36510640_reg is absorbed into DSP add_ln703_3257_reg_36510640_reg.
DSP Report: operator add_ln703_3257_fu_36492886_p2 is absorbed into DSP add_ln703_3257_reg_36510640_reg.
DSP Report: operator mul_ln1118_2430_fu_5134_p2 is absorbed into DSP add_ln703_3257_reg_36510640_reg.
DSP Report: Generating DSP mul_ln1118_1984_fu_3645_p2, operation Mode is: A''*(B:0x91).
DSP Report: register data_101_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1984_fu_3645_p2.
DSP Report: register data_101_V_read_1_reg_36503642_reg is absorbed into DSP mul_ln1118_1984_fu_3645_p2.
DSP Report: operator mul_ln1118_1984_fu_3645_p2 is absorbed into DSP mul_ln1118_1984_fu_3645_p2.
DSP Report: Generating DSP add_ln703_2163_reg_36508909_reg, operation Mode is: PCIN+A''*(B:0xd3).
DSP Report: register data_100_V_read_int_reg_reg is absorbed into DSP add_ln703_2163_reg_36508909_reg.
DSP Report: register data_100_V_read_1_reg_36503660_reg is absorbed into DSP add_ln703_2163_reg_36508909_reg.
DSP Report: register add_ln703_2163_reg_36508909_reg is absorbed into DSP add_ln703_2163_reg_36508909_reg.
DSP Report: operator add_ln703_2163_fu_36461166_p2 is absorbed into DSP add_ln703_2163_reg_36508909_reg.
DSP Report: operator mul_ln1118_1962_fu_4453_p2 is absorbed into DSP add_ln703_2163_reg_36508909_reg.
DSP Report: Generating DSP add_ln703_2164_fu_36486027_p2, operation Mode is: PCIN+A''*(B:0xdd).
DSP Report: register data_87_V_read_1_reg_36503871_reg is absorbed into DSP add_ln703_2164_fu_36486027_p2.
DSP Report: register data_87_V_read_1_reg_36503871_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2164_fu_36486027_p2.
DSP Report: operator add_ln703_2164_fu_36486027_p2 is absorbed into DSP add_ln703_2164_fu_36486027_p2.
DSP Report: operator mul_ln1118_1711_fu_5463_p2 is absorbed into DSP add_ln703_2164_fu_36486027_p2.
DSP Report: Generating DSP add_ln703_2696_reg_36510025_reg, operation Mode is: C+A''*(B:0x12f).
DSP Report: register data_119_V_read_1_reg_36503341_reg is absorbed into DSP add_ln703_2696_reg_36510025_reg.
DSP Report: register data_119_V_read_1_reg_36503341_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2696_reg_36510025_reg.
DSP Report: register add_ln703_2696_reg_36510025_reg is absorbed into DSP add_ln703_2696_reg_36510025_reg.
DSP Report: operator add_ln703_2696_fu_36489452_p2 is absorbed into DSP add_ln703_2696_reg_36510025_reg.
DSP Report: operator mul_ln1118_2339_fu_5863_p2 is absorbed into DSP add_ln703_2696_reg_36510025_reg.
DSP Report: Generating DSP mul_ln1118_1808_fu_4715_p2, operation Mode is: A''*(B:0x3fdd3).
DSP Report: register mul_ln1118_1808_fu_4715_p2 is absorbed into DSP mul_ln1118_1808_fu_4715_p2.
DSP Report: register mul_ln1118_1808_fu_4715_p2 is absorbed into DSP mul_ln1118_1808_fu_4715_p2.
DSP Report: operator mul_ln1118_1808_fu_4715_p2 is absorbed into DSP mul_ln1118_1808_fu_4715_p2.
DSP Report: Generating DSP mul_ln1118_1712_fu_5137_p2, operation Mode is: A''*(B:0x3fe87).
DSP Report: register mul_ln1118_1712_fu_5137_p2 is absorbed into DSP mul_ln1118_1712_fu_5137_p2.
DSP Report: register mul_ln1118_1712_fu_5137_p2 is absorbed into DSP mul_ln1118_1712_fu_5137_p2.
DSP Report: operator mul_ln1118_1712_fu_5137_p2 is absorbed into DSP mul_ln1118_1712_fu_5137_p2.
DSP Report: Generating DSP mul_ln1118_1584_fu_5038_p2, operation Mode is: A''*(B:0x3fef4).
DSP Report: register mul_ln1118_1584_fu_5038_p2 is absorbed into DSP mul_ln1118_1584_fu_5038_p2.
DSP Report: register mul_ln1118_1584_fu_5038_p2 is absorbed into DSP mul_ln1118_1584_fu_5038_p2.
DSP Report: operator mul_ln1118_1584_fu_5038_p2 is absorbed into DSP mul_ln1118_1584_fu_5038_p2.
DSP Report: Generating DSP mul_ln1118_1760_reg_6349348_reg, operation Mode is: (A''*(B:0x1b))'.
DSP Report: register data_89_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1760_reg_6349348_reg.
DSP Report: register data_89_V_read_1_reg_36503837_reg is absorbed into DSP mul_ln1118_1760_reg_6349348_reg.
DSP Report: register mul_ln1118_1760_reg_6349348_reg is absorbed into DSP mul_ln1118_1760_reg_6349348_reg.
DSP Report: operator mul_ln1118_1760_fu_5919_p2 is absorbed into DSP mul_ln1118_1760_reg_6349348_reg.
DSP Report: Generating DSP add_ln703_1928_fu_36484464_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_1928_fu_36484464_p2 is absorbed into DSP add_ln703_1928_fu_36484464_p2.
DSP Report: register add_ln703_1928_fu_36484464_p2 is absorbed into DSP add_ln703_1928_fu_36484464_p2.
DSP Report: register add_ln703_1928_fu_36484464_p2 is absorbed into DSP add_ln703_1928_fu_36484464_p2.
DSP Report: register add_ln703_1928_fu_36484464_p2 is absorbed into DSP add_ln703_1928_fu_36484464_p2.
DSP Report: register add_ln703_1928_fu_36484464_p2 is absorbed into DSP add_ln703_1928_fu_36484464_p2.
DSP Report: operator add_ln703_1928_fu_36484464_p2 is absorbed into DSP add_ln703_1928_fu_36484464_p2.
DSP Report: Generating DSP add_ln703_1926_fu_36484444_p2, operation Mode is: C'+A''*(B:0x17).
DSP Report: register data_79_V_read_1_reg_36504001_reg is absorbed into DSP add_ln703_1926_fu_36484444_p2.
DSP Report: register data_79_V_read_1_reg_36504001_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1926_fu_36484444_p2.
DSP Report: register add_ln703_1926_fu_36484444_p2 is absorbed into DSP add_ln703_1926_fu_36484444_p2.
DSP Report: operator add_ln703_1926_fu_36484444_p2 is absorbed into DSP add_ln703_1926_fu_36484444_p2.
DSP Report: operator mul_ln1118_1577_fu_5567_p2 is absorbed into DSP add_ln703_1926_fu_36484444_p2.
DSP Report: Generating DSP mul_ln1118_1861_fu_3309_p2, operation Mode is: A''*(B:0x3ff9b).
DSP Report: register mul_ln1118_1861_fu_3309_p2 is absorbed into DSP mul_ln1118_1861_fu_3309_p2.
DSP Report: register mul_ln1118_1861_fu_3309_p2 is absorbed into DSP mul_ln1118_1861_fu_3309_p2.
DSP Report: operator mul_ln1118_1861_fu_3309_p2 is absorbed into DSP mul_ln1118_1861_fu_3309_p2.
DSP Report: Generating DSP add_ln703_1916_fu_36484356_p2, operation Mode is: C'+A''*(B:0x5c).
DSP Report: register data_66_V_read_1_reg_36504209_reg is absorbed into DSP add_ln703_1916_fu_36484356_p2.
DSP Report: register zext_ln1118_1087_reg_36506760_reg is absorbed into DSP add_ln703_1916_fu_36484356_p2.
DSP Report: register add_ln703_1916_fu_36484356_p2 is absorbed into DSP add_ln703_1916_fu_36484356_p2.
DSP Report: operator add_ln703_1916_fu_36484356_p2 is absorbed into DSP add_ln703_1916_fu_36484356_p2.
DSP Report: operator mul_ln1118_1334_fu_4878_p2 is absorbed into DSP add_ln703_1916_fu_36484356_p2.
DSP Report: Generating DSP mul_ln1118_2328_fu_3669_p2, operation Mode is: A''*(B:0x3ffb7).
DSP Report: register mul_ln1118_2328_fu_3669_p2 is absorbed into DSP mul_ln1118_2328_fu_3669_p2.
DSP Report: register mul_ln1118_2328_fu_3669_p2 is absorbed into DSP mul_ln1118_2328_fu_3669_p2.
DSP Report: operator mul_ln1118_2328_fu_3669_p2 is absorbed into DSP mul_ln1118_2328_fu_3669_p2.
DSP Report: Generating DSP mul_ln1118_1562_fu_3264_p2, operation Mode is: A''*(B:0x2b).
DSP Report: register data_78_V_read_1_reg_36504017_reg is absorbed into DSP mul_ln1118_1562_fu_3264_p2.
DSP Report: register data_78_V_read_1_reg_36504017_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1562_fu_3264_p2.
DSP Report: operator mul_ln1118_1562_fu_3264_p2 is absorbed into DSP mul_ln1118_1562_fu_3264_p2.
DSP Report: Generating DSP add_ln703_1924_fu_36484424_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_1924_fu_36484424_p2 is absorbed into DSP add_ln703_1924_fu_36484424_p2.
DSP Report: register add_ln703_1924_fu_36484424_p2 is absorbed into DSP add_ln703_1924_fu_36484424_p2.
DSP Report: register add_ln703_1924_fu_36484424_p2 is absorbed into DSP add_ln703_1924_fu_36484424_p2.
DSP Report: register add_ln703_1924_fu_36484424_p2 is absorbed into DSP add_ln703_1924_fu_36484424_p2.
DSP Report: register add_ln703_1924_fu_36484424_p2 is absorbed into DSP add_ln703_1924_fu_36484424_p2.
DSP Report: operator add_ln703_1924_fu_36484424_p2 is absorbed into DSP add_ln703_1924_fu_36484424_p2.
DSP Report: Generating DSP mul_ln1118_1702_fu_5454_p2, operation Mode is: A''*(B:0x3feef).
DSP Report: register mul_ln1118_1702_fu_5454_p2 is absorbed into DSP mul_ln1118_1702_fu_5454_p2.
DSP Report: register mul_ln1118_1702_fu_5454_p2 is absorbed into DSP mul_ln1118_1702_fu_5454_p2.
DSP Report: operator mul_ln1118_1702_fu_5454_p2 is absorbed into DSP mul_ln1118_1702_fu_5454_p2.
DSP Report: Generating DSP mul_ln1118_1879_fu_3336_p2, operation Mode is: A''*(B:0x3fee7).
DSP Report: register mul_ln1118_1879_fu_3336_p2 is absorbed into DSP mul_ln1118_1879_fu_3336_p2.
DSP Report: register mul_ln1118_1879_fu_3336_p2 is absorbed into DSP mul_ln1118_1879_fu_3336_p2.
DSP Report: operator mul_ln1118_1879_fu_3336_p2 is absorbed into DSP mul_ln1118_1879_fu_3336_p2.
DSP Report: Generating DSP mul_ln1118_1295_fu_3875_p2, operation Mode is: A''*(B:0x3ffa9).
DSP Report: register mul_ln1118_1295_fu_3875_p2 is absorbed into DSP mul_ln1118_1295_fu_3875_p2.
DSP Report: register mul_ln1118_1295_fu_3875_p2 is absorbed into DSP mul_ln1118_1295_fu_3875_p2.
DSP Report: operator mul_ln1118_1295_fu_3875_p2 is absorbed into DSP mul_ln1118_1295_fu_3875_p2.
DSP Report: Generating DSP mul_ln1118_1399_fu_5844_p2, operation Mode is: A''*(B:0x5f).
DSP Report: register data_70_V_read_1_reg_36504141_reg is absorbed into DSP mul_ln1118_1399_fu_5844_p2.
DSP Report: register zext_ln1118_1163_reg_36506862_reg is absorbed into DSP mul_ln1118_1399_fu_5844_p2.
DSP Report: operator mul_ln1118_1399_fu_5844_p2 is absorbed into DSP mul_ln1118_1399_fu_5844_p2.
DSP Report: Generating DSP add_ln703_2938_fu_36490958_p2, operation Mode is: PCIN+A''*(B:0x53).
DSP Report: register data_58_V_read_1_reg_36504337_reg is absorbed into DSP add_ln703_2938_fu_36490958_p2.
DSP Report: register zext_ln1118_947_reg_36506553_reg is absorbed into DSP add_ln703_2938_fu_36490958_p2.
DSP Report: operator add_ln703_2938_fu_36490958_p2 is absorbed into DSP add_ln703_2938_fu_36490958_p2.
DSP Report: operator mul_ln1118_1167_fu_6198_p2 is absorbed into DSP add_ln703_2938_fu_36490958_p2.
DSP Report: Generating DSP mul_ln1118_2849_fu_5253_p2, operation Mode is: A''*(B:0x3ffb9).
DSP Report: register mul_ln1118_2849_fu_5253_p2 is absorbed into DSP mul_ln1118_2849_fu_5253_p2.
DSP Report: register mul_ln1118_2849_fu_5253_p2 is absorbed into DSP mul_ln1118_2849_fu_5253_p2.
DSP Report: operator mul_ln1118_2849_fu_5253_p2 is absorbed into DSP mul_ln1118_2849_fu_5253_p2.
DSP Report: Generating DSP mul_ln1118_1410_fu_5286_p2, operation Mode is: A''*(B:0x3ff8e).
DSP Report: register mul_ln1118_1410_fu_5286_p2 is absorbed into DSP mul_ln1118_1410_fu_5286_p2.
DSP Report: register mul_ln1118_1410_fu_5286_p2 is absorbed into DSP mul_ln1118_1410_fu_5286_p2.
DSP Report: operator mul_ln1118_1410_fu_5286_p2 is absorbed into DSP mul_ln1118_1410_fu_5286_p2.
DSP Report: Generating DSP mul_ln1118_1530_fu_4935_p2, operation Mode is: A''*(B:0x3ffbd).
DSP Report: register mul_ln1118_1530_fu_4935_p2 is absorbed into DSP mul_ln1118_1530_fu_4935_p2.
DSP Report: register mul_ln1118_1530_fu_4935_p2 is absorbed into DSP mul_ln1118_1530_fu_4935_p2.
DSP Report: operator mul_ln1118_1530_fu_4935_p2 is absorbed into DSP mul_ln1118_1530_fu_4935_p2.
DSP Report: Generating DSP add_ln703_2444_fu_36487829_p2, operation Mode is: C+A''*(B:0x87).
DSP Report: register data_120_V_read_1_reg_36503327_reg is absorbed into DSP add_ln703_2444_fu_36487829_p2.
DSP Report: register data_120_V_read_1_reg_36503327_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2444_fu_36487829_p2.
DSP Report: operator add_ln703_2444_fu_36487829_p2 is absorbed into DSP add_ln703_2444_fu_36487829_p2.
DSP Report: operator mul_ln1118_2381_fu_2692_p2 is absorbed into DSP add_ln703_2444_fu_36487829_p2.
DSP Report: Generating DSP mul_ln1118_1251_fu_3185_p2, operation Mode is: A''*(B:0x3ffae).
DSP Report: register mul_ln1118_1251_fu_3185_p2 is absorbed into DSP mul_ln1118_1251_fu_3185_p2.
DSP Report: register mul_ln1118_1251_fu_3185_p2 is absorbed into DSP mul_ln1118_1251_fu_3185_p2.
DSP Report: operator mul_ln1118_1251_fu_3185_p2 is absorbed into DSP mul_ln1118_1251_fu_3185_p2.
DSP Report: Generating DSP mul_ln1118_1230_fu_5527_p2, operation Mode is: A''*(B:0x3ffb4).
DSP Report: register mul_ln1118_1230_fu_5527_p2 is absorbed into DSP mul_ln1118_1230_fu_5527_p2.
DSP Report: register mul_ln1118_1230_fu_5527_p2 is absorbed into DSP mul_ln1118_1230_fu_5527_p2.
DSP Report: operator mul_ln1118_1230_fu_5527_p2 is absorbed into DSP mul_ln1118_1230_fu_5527_p2.
DSP Report: Generating DSP add_ln703_1771_fu_36483447_p2, operation Mode is: C+A''*(B:0x9d).
DSP Report: register data_83_V_read_1_reg_36503935_reg is absorbed into DSP add_ln703_1771_fu_36483447_p2.
DSP Report: register zext_ln1118_1390_reg_36507072_reg is absorbed into DSP add_ln703_1771_fu_36483447_p2.
DSP Report: operator add_ln703_1771_fu_36483447_p2 is absorbed into DSP add_ln703_1771_fu_36483447_p2.
DSP Report: operator mul_ln1118_1636_fu_5513_p2 is absorbed into DSP add_ln703_1771_fu_36483447_p2.
DSP Report: Generating DSP mul_ln1118_1797_fu_4147_p2, operation Mode is: A''*(B:0x3ffea).
DSP Report: register mul_ln1118_1797_fu_4147_p2 is absorbed into DSP mul_ln1118_1797_fu_4147_p2.
DSP Report: register mul_ln1118_1797_fu_4147_p2 is absorbed into DSP mul_ln1118_1797_fu_4147_p2.
DSP Report: operator mul_ln1118_1797_fu_4147_p2 is absorbed into DSP mul_ln1118_1797_fu_4147_p2.
DSP Report: Generating DSP mul_ln1118_1487_fu_6371_p2, operation Mode is: A''*(B:0x3fe84).
DSP Report: register mul_ln1118_1487_fu_6371_p2 is absorbed into DSP mul_ln1118_1487_fu_6371_p2.
DSP Report: register mul_ln1118_1487_fu_6371_p2 is absorbed into DSP mul_ln1118_1487_fu_6371_p2.
DSP Report: operator mul_ln1118_1487_fu_6371_p2 is absorbed into DSP mul_ln1118_1487_fu_6371_p2.
DSP Report: Generating DSP mul_ln1118_1826_fu_6244_p2, operation Mode is: A''*(B:0x116).
DSP Report: register data_92_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1826_fu_6244_p2.
DSP Report: register data_92_V_read_1_reg_36503790_reg is absorbed into DSP mul_ln1118_1826_fu_6244_p2.
DSP Report: operator mul_ln1118_1826_fu_6244_p2 is absorbed into DSP mul_ln1118_1826_fu_6244_p2.
DSP Report: Generating DSP add_ln703_1698_reg_36508634_reg, operation Mode is: PCIN+A''*(B:0x10f).
DSP Report: register data_40_V_read_int_reg_reg is absorbed into DSP add_ln703_1698_reg_36508634_reg.
DSP Report: register data_40_V_read_1_reg_36504619_reg is absorbed into DSP add_ln703_1698_reg_36508634_reg.
DSP Report: register add_ln703_1698_reg_36508634_reg is absorbed into DSP add_ln703_1698_reg_36508634_reg.
DSP Report: operator add_ln703_1698_fu_36460331_p2 is absorbed into DSP add_ln703_1698_reg_36508634_reg.
DSP Report: operator mul_ln1118_840_fu_5957_p2 is absorbed into DSP add_ln703_1698_reg_36508634_reg.
DSP Report: Generating DSP mul_ln1118_1633_fu_3125_p2, operation Mode is: A''*(B:0x3fefd).
DSP Report: register mul_ln1118_1633_fu_3125_p2 is absorbed into DSP mul_ln1118_1633_fu_3125_p2.
DSP Report: register mul_ln1118_1633_fu_3125_p2 is absorbed into DSP mul_ln1118_1633_fu_3125_p2.
DSP Report: operator mul_ln1118_1633_fu_3125_p2 is absorbed into DSP mul_ln1118_1633_fu_3125_p2.
DSP Report: Generating DSP mul_ln1118_1635_fu_3004_p2, operation Mode is: A''*(B:0x45).
DSP Report: register data_83_V_read_1_reg_36503935_reg is absorbed into DSP mul_ln1118_1635_fu_3004_p2.
DSP Report: register data_83_V_read_1_reg_36503935_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1635_fu_3004_p2.
DSP Report: operator mul_ln1118_1635_fu_3004_p2 is absorbed into DSP mul_ln1118_1635_fu_3004_p2.
DSP Report: Generating DSP add_ln703_2338_fu_36487075_p2, operation Mode is: PCIN+A''*(B:0x49).
DSP Report: register data_68_V_read_1_reg_36504174_reg is absorbed into DSP add_ln703_2338_fu_36487075_p2.
DSP Report: register mul_ln1118_1358_fu_5445_p2 is absorbed into DSP add_ln703_2338_fu_36487075_p2.
DSP Report: operator add_ln703_2338_fu_36487075_p2 is absorbed into DSP add_ln703_2338_fu_36487075_p2.
DSP Report: operator mul_ln1118_1358_fu_5445_p2 is absorbed into DSP add_ln703_2338_fu_36487075_p2.
DSP Report: Generating DSP add_ln703_2338_fu_36487075_p2, operation Mode is: PCIN+A''*(B:0x56).
DSP Report: register data_59_V_read_1_reg_36504322_reg is absorbed into DSP add_ln703_2338_fu_36487075_p2.
DSP Report: register zext_ln1118_962_reg_36506576_reg is absorbed into DSP add_ln703_2338_fu_36487075_p2.
DSP Report: operator add_ln703_2338_fu_36487075_p2 is absorbed into DSP add_ln703_2338_fu_36487075_p2.
DSP Report: operator mul_ln1118_1186_fu_5065_p2 is absorbed into DSP add_ln703_2338_fu_36487075_p2.
DSP Report: Generating DSP mul_ln1118_1902_fu_2832_p2, operation Mode is: A''*(B:0x3fe7f).
DSP Report: register mul_ln1118_1902_fu_2832_p2 is absorbed into DSP mul_ln1118_1902_fu_2832_p2.
DSP Report: register mul_ln1118_1902_fu_2832_p2 is absorbed into DSP mul_ln1118_1902_fu_2832_p2.
DSP Report: operator mul_ln1118_1902_fu_2832_p2 is absorbed into DSP mul_ln1118_1902_fu_2832_p2.
DSP Report: Generating DSP mul_ln1118_2114_fu_3302_p2, operation Mode is: A''*(B:0x3fee2).
DSP Report: register mul_ln1118_2114_fu_3302_p2 is absorbed into DSP mul_ln1118_2114_fu_3302_p2.
DSP Report: register mul_ln1118_2114_fu_3302_p2 is absorbed into DSP mul_ln1118_2114_fu_3302_p2.
DSP Report: operator mul_ln1118_2114_fu_3302_p2 is absorbed into DSP mul_ln1118_2114_fu_3302_p2.
DSP Report: Generating DSP mul_ln1118_1665_fu_3704_p2, operation Mode is: A''*(B:0x3fe61).
DSP Report: register mul_ln1118_1665_fu_3704_p2 is absorbed into DSP mul_ln1118_1665_fu_3704_p2.
DSP Report: register mul_ln1118_1665_fu_3704_p2 is absorbed into DSP mul_ln1118_1665_fu_3704_p2.
DSP Report: operator mul_ln1118_1665_fu_3704_p2 is absorbed into DSP mul_ln1118_1665_fu_3704_p2.
DSP Report: Generating DSP mul_ln1118_2587_fu_3578_p2, operation Mode is: A''*(B:0x3fdb9).
DSP Report: register mul_ln1118_2587_fu_3578_p2 is absorbed into DSP mul_ln1118_2587_fu_3578_p2.
DSP Report: register mul_ln1118_2587_fu_3578_p2 is absorbed into DSP mul_ln1118_2587_fu_3578_p2.
DSP Report: operator mul_ln1118_2587_fu_3578_p2 is absorbed into DSP mul_ln1118_2587_fu_3578_p2.
DSP Report: Generating DSP mul_ln1118_1848_fu_3423_p2, operation Mode is: A''*(B:0xc3).
DSP Report: register data_94_V_read_1_reg_36503759_reg is absorbed into DSP mul_ln1118_1848_fu_3423_p2.
DSP Report: register data_94_V_read_1_reg_36503759_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1848_fu_3423_p2.
DSP Report: operator mul_ln1118_1848_fu_3423_p2 is absorbed into DSP mul_ln1118_1848_fu_3423_p2.
DSP Report: Generating DSP add_ln703_2105_fu_36485654_p2, operation Mode is: PCIN+A''*(B:0xb9).
DSP Report: register data_86_V_read_1_reg_36503887_reg is absorbed into DSP add_ln703_2105_fu_36485654_p2.
DSP Report: register mul_ln1118_1694_fu_3625_p2 is absorbed into DSP add_ln703_2105_fu_36485654_p2.
DSP Report: operator add_ln703_2105_fu_36485654_p2 is absorbed into DSP add_ln703_2105_fu_36485654_p2.
DSP Report: operator mul_ln1118_1687_fu_6513_p2 is absorbed into DSP add_ln703_2105_fu_36485654_p2.
DSP Report: Generating DSP add_ln703_2105_fu_36485654_p2, operation Mode is: PCIN+A''*(B:0xf2).
DSP Report: register data_84_V_read_1_reg_36503917_reg is absorbed into DSP add_ln703_2105_fu_36485654_p2.
DSP Report: register data_84_V_read_1_reg_36503917_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2105_fu_36485654_p2.
DSP Report: operator add_ln703_2105_fu_36485654_p2 is absorbed into DSP add_ln703_2105_fu_36485654_p2.
DSP Report: operator mul_ln1118_1652_fu_2660_p2 is absorbed into DSP add_ln703_2105_fu_36485654_p2.
DSP Report: Generating DSP add_ln703_2105_fu_36485654_p2, operation Mode is: PCIN+A''*(B:0x9b).
DSP Report: register data_96_V_read_1_reg_36503728_reg is absorbed into DSP add_ln703_2105_fu_36485654_p2.
DSP Report: register data_96_V_read_1_reg_36503728_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2105_fu_36485654_p2.
DSP Report: operator add_ln703_2105_fu_36485654_p2 is absorbed into DSP add_ln703_2105_fu_36485654_p2.
DSP Report: operator mul_ln1118_1883_fu_3346_p2 is absorbed into DSP add_ln703_2105_fu_36485654_p2.
DSP Report: Generating DSP add_ln703_2105_fu_36485654_p2, operation Mode is: PCIN+A''*(B:0xcb).
DSP Report: register data_95_V_read_1_reg_36503742_reg is absorbed into DSP add_ln703_2105_fu_36485654_p2.
DSP Report: register add_ln703_2105_fu_36485654_p2 is absorbed into DSP add_ln703_2105_fu_36485654_p2.
DSP Report: operator add_ln703_2105_fu_36485654_p2 is absorbed into DSP add_ln703_2105_fu_36485654_p2.
DSP Report: operator mul_ln1118_1866_fu_5124_p2 is absorbed into DSP add_ln703_2105_fu_36485654_p2.
DSP Report: Generating DSP mul_ln1118_1471_fu_2963_p2, operation Mode is: A''*(B:0x8d).
DSP Report: register data_74_V_read_1_reg_36504074_reg is absorbed into DSP mul_ln1118_1471_fu_2963_p2.
DSP Report: register zext_ln1118_1228_reg_36506936_reg is absorbed into DSP mul_ln1118_1471_fu_2963_p2.
DSP Report: operator mul_ln1118_1471_fu_2963_p2 is absorbed into DSP mul_ln1118_1471_fu_2963_p2.
DSP Report: Generating DSP add_ln703_2101_fu_36485618_p2, operation Mode is: PCIN+A''*(B:0xb6).
DSP Report: register data_59_V_read_1_reg_36504322_reg is absorbed into DSP add_ln703_2101_fu_36485618_p2.
DSP Report: register zext_ln1118_962_reg_36506576_reg is absorbed into DSP add_ln703_2101_fu_36485618_p2.
DSP Report: operator add_ln703_2101_fu_36485618_p2 is absorbed into DSP add_ln703_2101_fu_36485618_p2.
DSP Report: operator mul_ln1118_1183_fu_6203_p2 is absorbed into DSP add_ln703_2101_fu_36485618_p2.
DSP Report: Generating DSP add_ln703_2101_fu_36485618_p2, operation Mode is: PCIN+A''*(B:0xd3).
DSP Report: register data_47_V_read_1_reg_36504513_reg is absorbed into DSP add_ln703_2101_fu_36485618_p2.
DSP Report: register zext_ln1118_760_reg_36506361_reg is absorbed into DSP add_ln703_2101_fu_36485618_p2.
DSP Report: operator add_ln703_2101_fu_36485618_p2 is absorbed into DSP add_ln703_2101_fu_36485618_p2.
DSP Report: operator mul_ln1118_955_fu_5558_p2 is absorbed into DSP add_ln703_2101_fu_36485618_p2.
DSP Report: Generating DSP add_ln703_2101_fu_36485618_p2, operation Mode is: PCIN+A''*(B:0xc4).
DSP Report: register data_83_V_read_1_reg_36503935_reg is absorbed into DSP add_ln703_2101_fu_36485618_p2.
DSP Report: register zext_ln1118_1390_reg_36507072_reg is absorbed into DSP add_ln703_2101_fu_36485618_p2.
DSP Report: operator add_ln703_2101_fu_36485618_p2 is absorbed into DSP add_ln703_2101_fu_36485618_p2.
DSP Report: operator mul_ln1118_1634_fu_3388_p2 is absorbed into DSP add_ln703_2101_fu_36485618_p2.
DSP Report: Generating DSP add_ln703_2101_fu_36485618_p2, operation Mode is: PCIN+A''*(B:0xec).
DSP Report: register data_82_V_read_1_reg_36503950_reg is absorbed into DSP add_ln703_2101_fu_36485618_p2.
DSP Report: register data_82_V_read_1_reg_36503950_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2101_fu_36485618_p2.
DSP Report: operator add_ln703_2101_fu_36485618_p2 is absorbed into DSP add_ln703_2101_fu_36485618_p2.
DSP Report: operator mul_ln1118_1619_fu_5186_p2 is absorbed into DSP add_ln703_2101_fu_36485618_p2.
DSP Report: Generating DSP mul_ln1118_1856_fu_4193_p2, operation Mode is: A''*(B:0x3ff4d).
DSP Report: register mul_ln1118_1856_fu_4193_p2 is absorbed into DSP mul_ln1118_1856_fu_4193_p2.
DSP Report: register mul_ln1118_1856_fu_4193_p2 is absorbed into DSP mul_ln1118_1856_fu_4193_p2.
DSP Report: operator mul_ln1118_1856_fu_4193_p2 is absorbed into DSP mul_ln1118_1856_fu_4193_p2.
DSP Report: Generating DSP mul_ln1118_1873_fu_6163_p2, operation Mode is: A''*(B:0x3ff6f).
DSP Report: register mul_ln1118_1873_fu_6163_p2 is absorbed into DSP mul_ln1118_1873_fu_6163_p2.
DSP Report: register mul_ln1118_1873_fu_6163_p2 is absorbed into DSP mul_ln1118_1873_fu_6163_p2.
DSP Report: operator mul_ln1118_1873_fu_6163_p2 is absorbed into DSP mul_ln1118_1873_fu_6163_p2.
DSP Report: Generating DSP mul_ln1118_1659_fu_3467_p2, operation Mode is: A''*(B:0x3ff53).
DSP Report: register mul_ln1118_1659_fu_3467_p2 is absorbed into DSP mul_ln1118_1659_fu_3467_p2.
DSP Report: register mul_ln1118_1659_fu_3467_p2 is absorbed into DSP mul_ln1118_1659_fu_3467_p2.
DSP Report: operator mul_ln1118_1659_fu_3467_p2 is absorbed into DSP mul_ln1118_1659_fu_3467_p2.
DSP Report: Generating DSP mul_ln1118_1305_fu_6282_p2, operation Mode is: A''*(B:0x3fefa).
DSP Report: register mul_ln1118_1305_fu_6282_p2 is absorbed into DSP mul_ln1118_1305_fu_6282_p2.
DSP Report: register mul_ln1118_1305_fu_6282_p2 is absorbed into DSP mul_ln1118_1305_fu_6282_p2.
DSP Report: operator mul_ln1118_1305_fu_6282_p2 is absorbed into DSP mul_ln1118_1305_fu_6282_p2.
DSP Report: Generating DSP add_ln703_1963_fu_36484696_p2, operation Mode is: C'+A''*(B:0x16).
DSP Report: register data_82_V_read_1_reg_36503950_reg is absorbed into DSP add_ln703_1963_fu_36484696_p2.
DSP Report: register add_ln703_1963_fu_36484696_p2 is absorbed into DSP add_ln703_1963_fu_36484696_p2.
DSP Report: register data_82_V_read_1_reg_36503950_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1963_fu_36484696_p2.
DSP Report: operator add_ln703_1963_fu_36484696_p2 is absorbed into DSP add_ln703_1963_fu_36484696_p2.
DSP Report: operator mul_ln1118_1623_fu_4936_p2 is absorbed into DSP add_ln703_1963_fu_36484696_p2.
DSP Report: Generating DSP add_ln703_1964_fu_36484706_p2, operation Mode is: C+A''*(B:0x26).
DSP Report: register data_99_V_read_1_reg_36503676_reg is absorbed into DSP add_ln703_1964_fu_36484706_p2.
DSP Report: register data_99_V_read_1_reg_36503676_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1964_fu_36484706_p2.
DSP Report: operator add_ln703_1964_fu_36484706_p2 is absorbed into DSP add_ln703_1964_fu_36484706_p2.
DSP Report: operator mul_ln1118_1948_fu_6140_p2 is absorbed into DSP add_ln703_1964_fu_36484706_p2.
DSP Report: Generating DSP mul_ln1118_1854_fu_3239_p2, operation Mode is: A''*(B:0x36).
DSP Report: register data_94_V_read_1_reg_36503759_reg is absorbed into DSP mul_ln1118_1854_fu_3239_p2.
DSP Report: register zext_ln1118_1591_reg_36507285_reg is absorbed into DSP mul_ln1118_1854_fu_3239_p2.
DSP Report: operator mul_ln1118_1854_fu_3239_p2 is absorbed into DSP mul_ln1118_1854_fu_3239_p2.
DSP Report: Generating DSP add_ln703_1962_fu_36484686_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_1962_fu_36484686_p2 is absorbed into DSP add_ln703_1962_fu_36484686_p2.
DSP Report: register add_ln703_1962_fu_36484686_p2 is absorbed into DSP add_ln703_1962_fu_36484686_p2.
DSP Report: register add_ln703_1962_fu_36484686_p2 is absorbed into DSP add_ln703_1962_fu_36484686_p2.
DSP Report: register add_ln703_1962_fu_36484686_p2 is absorbed into DSP add_ln703_1962_fu_36484686_p2.
DSP Report: register add_ln703_1962_fu_36484686_p2 is absorbed into DSP add_ln703_1962_fu_36484686_p2.
DSP Report: operator add_ln703_1962_fu_36484686_p2 is absorbed into DSP add_ln703_1962_fu_36484686_p2.
DSP Report: Generating DSP add_ln703_2715_fu_36489568_p2, operation Mode is: C'+A''*(B:0x27).
DSP Report: register data_111_V_read_1_reg_36503476_reg is absorbed into DSP add_ln703_2715_fu_36489568_p2.
DSP Report: register data_111_V_read_1_reg_36503476_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2715_fu_36489568_p2.
DSP Report: register add_ln703_2715_fu_36489568_p2 is absorbed into DSP add_ln703_2715_fu_36489568_p2.
DSP Report: operator add_ln703_2715_fu_36489568_p2 is absorbed into DSP add_ln703_2715_fu_36489568_p2.
DSP Report: operator mul_ln1118_2182_fu_4423_p2 is absorbed into DSP add_ln703_2715_fu_36489568_p2.
DSP Report: Generating DSP mul_ln1118_1872_fu_5874_p2, operation Mode is: A''*(B:0xc1).
DSP Report: register data_95_V_read_1_reg_36503742_reg is absorbed into DSP mul_ln1118_1872_fu_5874_p2.
DSP Report: register add_ln703_2105_fu_36485654_p2 is absorbed into DSP mul_ln1118_1872_fu_5874_p2.
DSP Report: operator mul_ln1118_1872_fu_5874_p2 is absorbed into DSP mul_ln1118_1872_fu_5874_p2.
DSP Report: Generating DSP add_ln703_2380_fu_36487373_p2, operation Mode is: PCIN+A''*(B:0xd0).
DSP Report: register data_111_V_read_1_reg_36503476_reg is absorbed into DSP add_ln703_2380_fu_36487373_p2.
DSP Report: register zext_ln1118_1891_reg_36507463_reg is absorbed into DSP add_ln703_2380_fu_36487373_p2.
DSP Report: operator add_ln703_2380_fu_36487373_p2 is absorbed into DSP add_ln703_2380_fu_36487373_p2.
DSP Report: operator mul_ln1118_2188_fu_3374_p2 is absorbed into DSP add_ln703_2380_fu_36487373_p2.
DSP Report: Generating DSP mul_ln1118_1694_fu_3625_p2, operation Mode is: A''*(B:0xde).
DSP Report: register data_86_V_read_1_reg_36503887_reg is absorbed into DSP mul_ln1118_1694_fu_3625_p2.
DSP Report: register mul_ln1118_1694_fu_3625_p2 is absorbed into DSP mul_ln1118_1694_fu_3625_p2.
DSP Report: operator mul_ln1118_1694_fu_3625_p2 is absorbed into DSP mul_ln1118_1694_fu_3625_p2.
DSP Report: Generating DSP add_ln703_2378_fu_36487353_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_2378_fu_36487353_p2 is absorbed into DSP add_ln703_2378_fu_36487353_p2.
DSP Report: register add_ln703_2378_fu_36487353_p2 is absorbed into DSP add_ln703_2378_fu_36487353_p2.
DSP Report: register add_ln703_2378_fu_36487353_p2 is absorbed into DSP add_ln703_2378_fu_36487353_p2.
DSP Report: register add_ln703_2378_fu_36487353_p2 is absorbed into DSP add_ln703_2378_fu_36487353_p2.
DSP Report: register add_ln703_2378_fu_36487353_p2 is absorbed into DSP add_ln703_2378_fu_36487353_p2.
DSP Report: operator add_ln703_2378_fu_36487353_p2 is absorbed into DSP add_ln703_2378_fu_36487353_p2.
DSP Report: Generating DSP mul_ln1118_1546_fu_5368_p2, operation Mode is: A''*(B:0x47).
DSP Report: register data_77_V_read_1_reg_36504031_reg is absorbed into DSP mul_ln1118_1546_fu_5368_p2.
DSP Report: register zext_ln1118_1278_reg_36506996_reg is absorbed into DSP mul_ln1118_1546_fu_5368_p2.
DSP Report: operator mul_ln1118_1546_fu_5368_p2 is absorbed into DSP mul_ln1118_1546_fu_5368_p2.
DSP Report: Generating DSP add_ln703_3745_fu_36495966_p2, operation Mode is: PCIN+A''*(B:0x65).
DSP Report: register data_74_V_read_1_reg_36504074_reg is absorbed into DSP add_ln703_3745_fu_36495966_p2.
DSP Report: register zext_ln1118_1228_reg_36506936_reg is absorbed into DSP add_ln703_3745_fu_36495966_p2.
DSP Report: operator add_ln703_3745_fu_36495966_p2 is absorbed into DSP add_ln703_3745_fu_36495966_p2.
DSP Report: operator mul_ln1118_1485_fu_2981_p2 is absorbed into DSP add_ln703_3745_fu_36495966_p2.
DSP Report: Generating DSP mul_ln1118_1880_fu_4531_p2, operation Mode is: A''*(B:0x3ff9c).
DSP Report: register mul_ln1118_1880_fu_4531_p2 is absorbed into DSP mul_ln1118_1880_fu_4531_p2.
DSP Report: register mul_ln1118_1880_fu_4531_p2 is absorbed into DSP mul_ln1118_1880_fu_4531_p2.
DSP Report: operator mul_ln1118_1880_fu_4531_p2 is absorbed into DSP mul_ln1118_1880_fu_4531_p2.
DSP Report: Generating DSP mul_ln1118_1564_fu_3266_p2, operation Mode is: A''*(B:0x3ff9a).
DSP Report: register mul_ln1118_1564_fu_3266_p2 is absorbed into DSP mul_ln1118_1564_fu_3266_p2.
DSP Report: register mul_ln1118_1564_fu_3266_p2 is absorbed into DSP mul_ln1118_1564_fu_3266_p2.
DSP Report: operator mul_ln1118_1564_fu_3266_p2 is absorbed into DSP mul_ln1118_1564_fu_3266_p2.
DSP Report: Generating DSP add_ln703_3744_reg_36511180_reg, operation Mode is: C+A''*(B:0xe1).
DSP Report: register data_127_V_read_1_reg_36503213_reg is absorbed into DSP add_ln703_3744_reg_36511180_reg.
DSP Report: register data_127_V_read_1_reg_36503213_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3744_reg_36511180_reg.
DSP Report: register add_ln703_3744_reg_36511180_reg is absorbed into DSP add_ln703_3744_reg_36511180_reg.
DSP Report: operator add_ln703_3744_fu_36495960_p2 is absorbed into DSP add_ln703_3744_reg_36511180_reg.
DSP Report: operator mul_ln1118_2519_fu_3208_p2 is absorbed into DSP add_ln703_3744_reg_36511180_reg.
DSP Report: Generating DSP mul_ln1118_2214_fu_6031_p2, operation Mode is: A''*(B:0xd7).
DSP Report: register data_112_V_read_1_reg_36503460_reg is absorbed into DSP mul_ln1118_2214_fu_6031_p2.
DSP Report: register data_112_V_read_1_reg_36503460_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2214_fu_6031_p2.
DSP Report: operator mul_ln1118_2214_fu_6031_p2 is absorbed into DSP mul_ln1118_2214_fu_6031_p2.
DSP Report: Generating DSP add_ln703_3743_fu_36495954_p2, operation Mode is: PCIN+A''*(B:0xb9).
DSP Report: register data_111_V_read_1_reg_36503476_reg is absorbed into DSP add_ln703_3743_fu_36495954_p2.
DSP Report: register zext_ln1118_1891_reg_36507463_reg is absorbed into DSP add_ln703_3743_fu_36495954_p2.
DSP Report: operator add_ln703_3743_fu_36495954_p2 is absorbed into DSP add_ln703_3743_fu_36495954_p2.
DSP Report: operator mul_ln1118_2195_fu_3381_p2 is absorbed into DSP add_ln703_3743_fu_36495954_p2.
DSP Report: Generating DSP add_ln703_3743_fu_36495954_p2, operation Mode is: PCIN+A''*(B:0x96).
DSP Report: register data_102_V_read_1_reg_36503626_reg is absorbed into DSP add_ln703_3743_fu_36495954_p2.
DSP Report: register data_102_V_read_1_reg_36503626_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3743_fu_36495954_p2.
DSP Report: operator add_ln703_3743_fu_36495954_p2 is absorbed into DSP add_ln703_3743_fu_36495954_p2.
DSP Report: operator mul_ln1118_2016_fu_4162_p2 is absorbed into DSP add_ln703_3743_fu_36495954_p2.
DSP Report: Generating DSP mul_ln1118_2125_fu_5820_p2, operation Mode is: A''*(B:0x141).
DSP Report: register data_108_V_read_1_reg_36503523_reg is absorbed into DSP mul_ln1118_2125_fu_5820_p2.
DSP Report: register data_108_V_read_1_reg_36503523_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2125_fu_5820_p2.
DSP Report: operator mul_ln1118_2125_fu_5820_p2 is absorbed into DSP mul_ln1118_2125_fu_5820_p2.
DSP Report: Generating DSP mul_ln1118_828_fu_5742_p2, operation Mode is: A''*(B:0x3ff4d).
DSP Report: register mul_ln1118_828_fu_5742_p2 is absorbed into DSP mul_ln1118_828_fu_5742_p2.
DSP Report: register mul_ln1118_828_fu_5742_p2 is absorbed into DSP mul_ln1118_828_fu_5742_p2.
DSP Report: operator mul_ln1118_828_fu_5742_p2 is absorbed into DSP mul_ln1118_828_fu_5742_p2.
DSP Report: Generating DSP mul_ln1118_889_fu_6161_p2, operation Mode is: A''*(B:0x3ff4b).
DSP Report: register mul_ln1118_889_fu_6161_p2 is absorbed into DSP mul_ln1118_889_fu_6161_p2.
DSP Report: register mul_ln1118_889_fu_6161_p2 is absorbed into DSP mul_ln1118_889_fu_6161_p2.
DSP Report: operator mul_ln1118_889_fu_6161_p2 is absorbed into DSP mul_ln1118_889_fu_6161_p2.
DSP Report: Generating DSP add_ln703_3089_fu_36491862_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_3089_fu_36491862_p2 is absorbed into DSP add_ln703_3089_fu_36491862_p2.
DSP Report: Generating DSP mul_ln1118_2762_fu_3012_p2, operation Mode is: A''*(B:0x3ff6e).
DSP Report: register mul_ln1118_2762_fu_3012_p2 is absorbed into DSP mul_ln1118_2762_fu_3012_p2.
DSP Report: register mul_ln1118_2762_fu_3012_p2 is absorbed into DSP mul_ln1118_2762_fu_3012_p2.
DSP Report: operator mul_ln1118_2762_fu_3012_p2 is absorbed into DSP mul_ln1118_2762_fu_3012_p2.
DSP Report: Generating DSP mul_ln1118_2780_fu_4344_p2, operation Mode is: A''*(B:0x3ff48).
DSP Report: register mul_ln1118_2780_fu_4344_p2 is absorbed into DSP mul_ln1118_2780_fu_4344_p2.
DSP Report: register mul_ln1118_2780_fu_4344_p2 is absorbed into DSP mul_ln1118_2780_fu_4344_p2.
DSP Report: operator mul_ln1118_2780_fu_4344_p2 is absorbed into DSP mul_ln1118_2780_fu_4344_p2.
DSP Report: Generating DSP mul_ln1118_2655_fu_2700_p2, operation Mode is: A''*(B:0x3ff3a).
DSP Report: register mul_ln1118_2655_fu_2700_p2 is absorbed into DSP mul_ln1118_2655_fu_2700_p2.
DSP Report: register mul_ln1118_2655_fu_2700_p2 is absorbed into DSP mul_ln1118_2655_fu_2700_p2.
DSP Report: operator mul_ln1118_2655_fu_2700_p2 is absorbed into DSP mul_ln1118_2655_fu_2700_p2.
DSP Report: Generating DSP mul_ln1118_2721_fu_5715_p2, operation Mode is: A''*(B:0x3ff18).
DSP Report: register mul_ln1118_2721_fu_5715_p2 is absorbed into DSP mul_ln1118_2721_fu_5715_p2.
DSP Report: register mul_ln1118_2721_fu_5715_p2 is absorbed into DSP mul_ln1118_2721_fu_5715_p2.
DSP Report: operator mul_ln1118_2721_fu_5715_p2 is absorbed into DSP mul_ln1118_2721_fu_5715_p2.
DSP Report: Generating DSP mul_ln1118_2746_fu_6321_p2, operation Mode is: A''*(B:0x3ffe5).
DSP Report: register mul_ln1118_2746_fu_6321_p2 is absorbed into DSP mul_ln1118_2746_fu_6321_p2.
DSP Report: register mul_ln1118_2746_fu_6321_p2 is absorbed into DSP mul_ln1118_2746_fu_6321_p2.
DSP Report: operator mul_ln1118_2746_fu_6321_p2 is absorbed into DSP mul_ln1118_2746_fu_6321_p2.
DSP Report: Generating DSP mul_ln1118_2299_fu_5147_p2, operation Mode is: A''*(B:0x163).
DSP Report: register data_117_V_read_1_reg_36503371_reg is absorbed into DSP mul_ln1118_2299_fu_5147_p2.
DSP Report: register data_117_V_read_1_reg_36503371_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2299_fu_5147_p2.
DSP Report: operator mul_ln1118_2299_fu_5147_p2 is absorbed into DSP mul_ln1118_2299_fu_5147_p2.
DSP Report: Generating DSP add_ln703_2307_fu_36486894_p2, operation Mode is: PCIN+A''*(B:0x10e).
DSP Report: register data_106_V_read_1_reg_36503556_reg is absorbed into DSP add_ln703_2307_fu_36486894_p2.
DSP Report: register data_106_V_read_1_reg_36503556_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2307_fu_36486894_p2.
DSP Report: operator add_ln703_2307_fu_36486894_p2 is absorbed into DSP add_ln703_2307_fu_36486894_p2.
DSP Report: operator mul_ln1118_2083_fu_5283_p2 is absorbed into DSP add_ln703_2307_fu_36486894_p2.
DSP Report: Generating DSP add_ln703_2301_fu_36486852_p2, operation Mode is: C+A''*(B:0x13b).
DSP Report: register data_81_V_read_1_reg_36503967_reg is absorbed into DSP add_ln703_2301_fu_36486852_p2.
DSP Report: register zext_ln1118_1353_reg_36507067_reg is absorbed into DSP add_ln703_2301_fu_36486852_p2.
DSP Report: operator add_ln703_2301_fu_36486852_p2 is absorbed into DSP add_ln703_2301_fu_36486852_p2.
DSP Report: operator mul_ln1118_1603_fu_5601_p2 is absorbed into DSP add_ln703_2301_fu_36486852_p2.
DSP Report: Generating DSP mul_ln1118_1689_fu_5442_p2, operation Mode is: A''*(B:0x3fef6).
DSP Report: register mul_ln1118_1689_fu_5442_p2 is absorbed into DSP mul_ln1118_1689_fu_5442_p2.
DSP Report: register mul_ln1118_1689_fu_5442_p2 is absorbed into DSP mul_ln1118_1689_fu_5442_p2.
DSP Report: operator mul_ln1118_1689_fu_5442_p2 is absorbed into DSP mul_ln1118_1689_fu_5442_p2.
DSP Report: Generating DSP mul_ln1118_2834_fu_4576_p2, operation Mode is: A''*(B:0x51).
DSP Report: register data_142_V_read_1_reg_36502986_reg is absorbed into DSP mul_ln1118_2834_fu_4576_p2.
DSP Report: register data_142_V_read_1_reg_36502986_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2834_fu_4576_p2.
DSP Report: operator mul_ln1118_2834_fu_4576_p2 is absorbed into DSP mul_ln1118_2834_fu_4576_p2.
DSP Report: Generating DSP add_ln703_3278_fu_36493018_p2, operation Mode is: PCIN+A''*(B:0x62).
DSP Report: register data_110_V_read_1_reg_36503491_reg is absorbed into DSP add_ln703_3278_fu_36493018_p2.
DSP Report: register data_110_V_read_1_reg_36503491_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3278_fu_36493018_p2.
DSP Report: operator add_ln703_3278_fu_36493018_p2 is absorbed into DSP add_ln703_3278_fu_36493018_p2.
DSP Report: operator mul_ln1118_2168_fu_3905_p2 is absorbed into DSP add_ln703_3278_fu_36493018_p2.
DSP Report: Generating DSP add_ln703_3278_reg_36510665_reg, operation Mode is: PCIN+A''*(B:0x64).
DSP Report: register data_134_V_read_1_reg_36503114_reg is absorbed into DSP add_ln703_3278_reg_36510665_reg.
DSP Report: register data_134_V_read_1_reg_36503114_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3278_reg_36510665_reg.
DSP Report: register add_ln703_3278_reg_36510665_reg is absorbed into DSP add_ln703_3278_reg_36510665_reg.
DSP Report: operator add_ln703_3278_fu_36493018_p2 is absorbed into DSP add_ln703_3278_reg_36510665_reg.
DSP Report: operator mul_ln1118_2671_fu_2734_p2 is absorbed into DSP add_ln703_3278_reg_36510665_reg.
DSP Report: Generating DSP mul_ln1118_1858_fu_4052_p2, operation Mode is: A''*(B:0x43).
DSP Report: register data_94_V_read_1_reg_36503759_reg is absorbed into DSP mul_ln1118_1858_fu_4052_p2.
DSP Report: register data_94_V_read_1_reg_36503759_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1858_fu_4052_p2.
DSP Report: operator mul_ln1118_1858_fu_4052_p2 is absorbed into DSP mul_ln1118_1858_fu_4052_p2.
DSP Report: Generating DSP add_ln703_3276_fu_36493002_p2, operation Mode is: PCIN+A''*(B:0x53).
DSP Report: register data_97_V_read_1_reg_36503712_reg is absorbed into DSP add_ln703_3276_fu_36493002_p2.
DSP Report: register zext_ln1118_1636_reg_36507308_reg is absorbed into DSP add_ln703_3276_fu_36493002_p2.
DSP Report: operator add_ln703_3276_fu_36493002_p2 is absorbed into DSP add_ln703_3276_fu_36493002_p2.
DSP Report: operator mul_ln1118_1914_fu_3964_p2 is absorbed into DSP add_ln703_3276_fu_36493002_p2.
DSP Report: Generating DSP mul_ln1118_2127_fu_5872_p2, operation Mode is: A''*(B:0x74).
DSP Report: register data_108_V_read_1_reg_36503523_reg is absorbed into DSP mul_ln1118_2127_fu_5872_p2.
DSP Report: register zext_ln1118_1841_reg_36507425_reg is absorbed into DSP mul_ln1118_2127_fu_5872_p2.
DSP Report: operator mul_ln1118_2127_fu_5872_p2 is absorbed into DSP mul_ln1118_2127_fu_5872_p2.
DSP Report: Generating DSP add_ln703_3275_fu_36492992_p2, operation Mode is: PCIN+A2:B2+C'.
DSP Report: register add_ln703_3275_fu_36492992_p2 is absorbed into DSP add_ln703_3275_fu_36492992_p2.
DSP Report: register add_ln703_3275_fu_36492992_p2 is absorbed into DSP add_ln703_3275_fu_36492992_p2.
DSP Report: register add_ln703_3275_fu_36492992_p2 is absorbed into DSP add_ln703_3275_fu_36492992_p2.
DSP Report: operator add_ln703_3275_fu_36492992_p2 is absorbed into DSP add_ln703_3275_fu_36492992_p2.
DSP Report: Generating DSP add_ln703_3275_fu_36492992_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_3275_fu_36492992_p2 is absorbed into DSP add_ln703_3275_fu_36492992_p2.
DSP Report: register add_ln703_3275_fu_36492992_p2 is absorbed into DSP add_ln703_3275_fu_36492992_p2.
DSP Report: register add_ln703_3275_fu_36492992_p2 is absorbed into DSP add_ln703_3275_fu_36492992_p2.
DSP Report: register add_ln703_3275_fu_36492992_p2 is absorbed into DSP add_ln703_3275_fu_36492992_p2.
DSP Report: register add_ln703_3275_fu_36492992_p2 is absorbed into DSP add_ln703_3275_fu_36492992_p2.
DSP Report: operator add_ln703_3275_fu_36492992_p2 is absorbed into DSP add_ln703_3275_fu_36492992_p2.
DSP Report: Generating DSP mul_ln1118_1987_fu_6030_p2, operation Mode is: A''*(B:0x3ff6d).
DSP Report: register mul_ln1118_1987_fu_6030_p2 is absorbed into DSP mul_ln1118_1987_fu_6030_p2.
DSP Report: register mul_ln1118_1987_fu_6030_p2 is absorbed into DSP mul_ln1118_1987_fu_6030_p2.
DSP Report: operator mul_ln1118_1987_fu_6030_p2 is absorbed into DSP mul_ln1118_1987_fu_6030_p2.
DSP Report: Generating DSP add_ln703_2811_fu_36490136_p2, operation Mode is: C+A''*(B:0x111).
DSP Report: register data_126_V_read_1_reg_36503229_reg is absorbed into DSP add_ln703_2811_fu_36490136_p2.
DSP Report: register data_126_V_read_1_reg_36503229_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2811_fu_36490136_p2.
DSP Report: operator add_ln703_2811_fu_36490136_p2 is absorbed into DSP add_ln703_2811_fu_36490136_p2.
DSP Report: operator mul_ln1118_2485_fu_2681_p2 is absorbed into DSP add_ln703_2811_fu_36490136_p2.
DSP Report: Generating DSP add_ln703_2812_reg_36510175_reg, operation Mode is: PCIN+A''*(B:0x134).
DSP Report: register data_125_V_read_1_reg_36503246_reg is absorbed into DSP add_ln703_2812_reg_36510175_reg.
DSP Report: register data_125_V_read_1_reg_36503246_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2812_reg_36510175_reg.
DSP Report: register add_ln703_2812_reg_36510175_reg is absorbed into DSP add_ln703_2812_reg_36510175_reg.
DSP Report: operator add_ln703_2812_fu_36490146_p2 is absorbed into DSP add_ln703_2812_reg_36510175_reg.
DSP Report: operator mul_ln1118_2466_fu_4721_p2 is absorbed into DSP add_ln703_2812_reg_36510175_reg.
DSP Report: Generating DSP mul_ln1118_2301_fu_3847_p2, operation Mode is: A''*(B:0x116).
DSP Report: register data_117_V_read_1_reg_36503371_reg is absorbed into DSP mul_ln1118_2301_fu_3847_p2.
DSP Report: register data_117_V_read_1_reg_36503371_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2301_fu_3847_p2.
DSP Report: operator mul_ln1118_2301_fu_3847_p2 is absorbed into DSP mul_ln1118_2301_fu_3847_p2.
DSP Report: Generating DSP add_ln703_2810_fu_36490130_p2, operation Mode is: PCIN+A''*(B:0x119).
DSP Report: register data_105_V_read_1_reg_36503573_reg is absorbed into DSP add_ln703_2810_fu_36490130_p2.
DSP Report: register data_105_V_read_1_reg_36503573_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2810_fu_36490130_p2.
DSP Report: operator add_ln703_2810_fu_36490130_p2 is absorbed into DSP add_ln703_2810_fu_36490130_p2.
DSP Report: operator mul_ln1118_2063_fu_5523_p2 is absorbed into DSP add_ln703_2810_fu_36490130_p2.
DSP Report: Generating DSP add_ln703_2810_reg_36510170_reg, operation Mode is: PCIN+A''*(B:0x10a).
DSP Report: register data_116_V_read_1_reg_36503388_reg is absorbed into DSP add_ln703_2810_reg_36510170_reg.
DSP Report: register data_116_V_read_1_reg_36503388_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2810_reg_36510170_reg.
DSP Report: register add_ln703_2810_reg_36510170_reg is absorbed into DSP add_ln703_2810_reg_36510170_reg.
DSP Report: operator add_ln703_2810_fu_36490130_p2 is absorbed into DSP add_ln703_2810_reg_36510170_reg.
DSP Report: operator mul_ln1118_2284_fu_2658_p2 is absorbed into DSP add_ln703_2810_reg_36510170_reg.
DSP Report: Generating DSP mul_ln1118_2060_fu_5007_p2, operation Mode is: A''*(B:0x66).
DSP Report: register data_105_V_read_1_reg_36503573_reg is absorbed into DSP mul_ln1118_2060_fu_5007_p2.
DSP Report: register data_105_V_read_1_reg_36503573_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2060_fu_5007_p2.
DSP Report: operator mul_ln1118_2060_fu_5007_p2 is absorbed into DSP mul_ln1118_2060_fu_5007_p2.
DSP Report: Generating DSP mul_ln1118_994_fu_5562_p2, operation Mode is: A''*(B:0x3ffdb).
DSP Report: register mul_ln1118_994_fu_5562_p2 is absorbed into DSP mul_ln1118_994_fu_5562_p2.
DSP Report: register mul_ln1118_994_fu_5562_p2 is absorbed into DSP mul_ln1118_994_fu_5562_p2.
DSP Report: operator mul_ln1118_994_fu_5562_p2 is absorbed into DSP mul_ln1118_994_fu_5562_p2.
DSP Report: Generating DSP add_ln703_2130_fu_36485802_p2, operation Mode is: PCIN+A:B+C'.
DSP Report: register add_ln703_2130_fu_36485802_p2 is absorbed into DSP add_ln703_2130_fu_36485802_p2.
DSP Report: operator add_ln703_2130_fu_36485802_p2 is absorbed into DSP add_ln703_2130_fu_36485802_p2.
DSP Report: Generating DSP mul_ln1118_2070_fu_5264_p2, operation Mode is: A''*(B:0x3fe9e).
DSP Report: register mul_ln1118_2070_fu_5264_p2 is absorbed into DSP mul_ln1118_2070_fu_5264_p2.
DSP Report: register mul_ln1118_2070_fu_5264_p2 is absorbed into DSP mul_ln1118_2070_fu_5264_p2.
DSP Report: operator mul_ln1118_2070_fu_5264_p2 is absorbed into DSP mul_ln1118_2070_fu_5264_p2.
DSP Report: Generating DSP mul_ln1118_2267_fu_4890_p2, operation Mode is: A''*(B:0x3fe21).
DSP Report: register mul_ln1118_2267_fu_4890_p2 is absorbed into DSP mul_ln1118_2267_fu_4890_p2.
DSP Report: register mul_ln1118_2267_fu_4890_p2 is absorbed into DSP mul_ln1118_2267_fu_4890_p2.
DSP Report: operator mul_ln1118_2267_fu_4890_p2 is absorbed into DSP mul_ln1118_2267_fu_4890_p2.
DSP Report: Generating DSP mul_ln1118_2049_fu_2811_p2, operation Mode is: A''*(B:0x3fe07).
DSP Report: register mul_ln1118_2049_fu_2811_p2 is absorbed into DSP mul_ln1118_2049_fu_2811_p2.
DSP Report: register mul_ln1118_2049_fu_2811_p2 is absorbed into DSP mul_ln1118_2049_fu_2811_p2.
DSP Report: operator mul_ln1118_2049_fu_2811_p2 is absorbed into DSP mul_ln1118_2049_fu_2811_p2.
DSP Report: Generating DSP mul_ln1118_1993_fu_6036_p2, operation Mode is: A''*(B:0x3fea3).
DSP Report: register mul_ln1118_1993_fu_6036_p2 is absorbed into DSP mul_ln1118_1993_fu_6036_p2.
DSP Report: register mul_ln1118_1993_fu_6036_p2 is absorbed into DSP mul_ln1118_1993_fu_6036_p2.
DSP Report: operator mul_ln1118_1993_fu_6036_p2 is absorbed into DSP mul_ln1118_1993_fu_6036_p2.
DSP Report: Generating DSP add_ln703_3228_reg_36510595_reg, operation Mode is: C+A''*(B:0x3fd9d).
DSP Report: register add_ln703_3228_reg_36510595_reg is absorbed into DSP add_ln703_3228_reg_36510595_reg.
DSP Report: register add_ln703_3228_reg_36510595_reg is absorbed into DSP add_ln703_3228_reg_36510595_reg.
DSP Report: register add_ln703_3228_reg_36510595_reg is absorbed into DSP add_ln703_3228_reg_36510595_reg.
DSP Report: operator add_ln703_3228_fu_36492714_p2 is absorbed into DSP add_ln703_3228_reg_36510595_reg.
DSP Report: operator mul_ln1118_2288_fu_2662_p2 is absorbed into DSP add_ln703_3228_reg_36510595_reg.
DSP Report: Generating DSP mul_ln1118_2847_fu_5401_p2, operation Mode is: A''*(B:0x2f).
DSP Report: register data_143_V_read_1_reg_36502970_reg is absorbed into DSP mul_ln1118_2847_fu_5401_p2.
DSP Report: register data_143_V_read_1_reg_36502970_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2847_fu_5401_p2.
DSP Report: operator mul_ln1118_2847_fu_5401_p2 is absorbed into DSP mul_ln1118_2847_fu_5401_p2.
DSP Report: Generating DSP mul_ln1118_1965_fu_3152_p2, operation Mode is: A''*(B:0x3ffe9).
DSP Report: register mul_ln1118_1965_fu_3152_p2 is absorbed into DSP mul_ln1118_1965_fu_3152_p2.
DSP Report: register mul_ln1118_1965_fu_3152_p2 is absorbed into DSP mul_ln1118_1965_fu_3152_p2.
DSP Report: operator mul_ln1118_1965_fu_3152_p2 is absorbed into DSP mul_ln1118_1965_fu_3152_p2.
DSP Report: Generating DSP mul_ln1118_2365_fu_6492_p2, operation Mode is: A''*(B:0x3ffe3).
DSP Report: register mul_ln1118_2365_fu_6492_p2 is absorbed into DSP mul_ln1118_2365_fu_6492_p2.
DSP Report: register mul_ln1118_2365_fu_6492_p2 is absorbed into DSP mul_ln1118_2365_fu_6492_p2.
DSP Report: operator mul_ln1118_2365_fu_6492_p2 is absorbed into DSP mul_ln1118_2365_fu_6492_p2.
DSP Report: Generating DSP add_ln703_2841_fu_36490320_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_2841_fu_36490320_p2 is absorbed into DSP add_ln703_2841_fu_36490320_p2.
DSP Report: Generating DSP mul_ln1118_2445_fu_3922_p2, operation Mode is: A''*(B:0x33).
DSP Report: register data_124_V_read_1_reg_36503263_reg is absorbed into DSP mul_ln1118_2445_fu_3922_p2.
DSP Report: register data_124_V_read_1_reg_36503263_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2445_fu_3922_p2.
DSP Report: operator mul_ln1118_2445_fu_3922_p2 is absorbed into DSP mul_ln1118_2445_fu_3922_p2.
DSP Report: Generating DSP add_ln703_2838_fu_36490294_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_2838_fu_36490294_p2 is absorbed into DSP add_ln703_2838_fu_36490294_p2.
DSP Report: register add_ln703_2838_fu_36490294_p2 is absorbed into DSP add_ln703_2838_fu_36490294_p2.
DSP Report: register add_ln703_2838_fu_36490294_p2 is absorbed into DSP add_ln703_2838_fu_36490294_p2.
DSP Report: register add_ln703_2838_fu_36490294_p2 is absorbed into DSP add_ln703_2838_fu_36490294_p2.
DSP Report: register add_ln703_2838_fu_36490294_p2 is absorbed into DSP add_ln703_2838_fu_36490294_p2.
DSP Report: operator add_ln703_2838_fu_36490294_p2 is absorbed into DSP add_ln703_2838_fu_36490294_p2.
DSP Report: Generating DSP mul_ln1118_2096_fu_4103_p2, operation Mode is: A''*(B:0x1a).
DSP Report: register data_106_V_read_1_reg_36503556_reg is absorbed into DSP mul_ln1118_2096_fu_4103_p2.
DSP Report: register data_106_V_read_1_reg_36503556_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2096_fu_4103_p2.
DSP Report: operator mul_ln1118_2096_fu_4103_p2 is absorbed into DSP mul_ln1118_2096_fu_4103_p2.
DSP Report: Generating DSP add_ln703_2478_fu_36488070_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_2478_fu_36488070_p2 is absorbed into DSP add_ln703_2478_fu_36488070_p2.
DSP Report: register add_ln703_2478_fu_36488070_p2 is absorbed into DSP add_ln703_2478_fu_36488070_p2.
DSP Report: register add_ln703_2478_fu_36488070_p2 is absorbed into DSP add_ln703_2478_fu_36488070_p2.
DSP Report: register add_ln703_2478_fu_36488070_p2 is absorbed into DSP add_ln703_2478_fu_36488070_p2.
DSP Report: register add_ln703_2478_fu_36488070_p2 is absorbed into DSP add_ln703_2478_fu_36488070_p2.
DSP Report: operator add_ln703_2478_fu_36488070_p2 is absorbed into DSP add_ln703_2478_fu_36488070_p2.
DSP Report: Generating DSP add_ln703_2964_reg_36510335_reg, operation Mode is: C+A''*(B:0x39).
DSP Report: register data_114_V_read_1_reg_36503426_reg is absorbed into DSP add_ln703_2964_reg_36510335_reg.
DSP Report: register data_114_V_read_1_reg_36503426_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2964_reg_36510335_reg.
DSP Report: register add_ln703_2964_reg_36510335_reg is absorbed into DSP add_ln703_2964_reg_36510335_reg.
DSP Report: operator add_ln703_2964_fu_36491118_p2 is absorbed into DSP add_ln703_2964_reg_36510335_reg.
DSP Report: operator mul_ln1118_2245_fu_2905_p2 is absorbed into DSP add_ln703_2964_reg_36510335_reg.
DSP Report: Generating DSP add_ln703_2413_fu_36487629_p2, operation Mode is: C+A''*(B:0x3d).
DSP Report: register data_118_V_read_1_reg_36503357_reg is absorbed into DSP add_ln703_2413_fu_36487629_p2.
DSP Report: register data_118_V_read_1_reg_36503357_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2413_fu_36487629_p2.
DSP Report: operator add_ln703_2413_fu_36487629_p2 is absorbed into DSP add_ln703_2413_fu_36487629_p2.
DSP Report: operator mul_ln1118_2322_fu_5254_p2 is absorbed into DSP add_ln703_2413_fu_36487629_p2.
DSP Report: Generating DSP mul_ln1118_2772_fu_5180_p2, operation Mode is: A''*(B:0x43).
DSP Report: register data_139_V_read_1_reg_36503036_reg is absorbed into DSP mul_ln1118_2772_fu_5180_p2.
DSP Report: register zext_ln1118_2346_reg_36507533_reg is absorbed into DSP mul_ln1118_2772_fu_5180_p2.
DSP Report: operator mul_ln1118_2772_fu_5180_p2 is absorbed into DSP mul_ln1118_2772_fu_5180_p2.
DSP Report: Generating DSP add_ln703_3132_fu_36492116_p2, operation Mode is: PCIN+A''*(B:0x57).
DSP Report: register data_136_V_read_1_reg_36503085_reg is absorbed into DSP add_ln703_3132_fu_36492116_p2.
DSP Report: register data_136_V_read_1_reg_36503085_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3132_fu_36492116_p2.
DSP Report: operator add_ln703_3132_fu_36492116_p2 is absorbed into DSP add_ln703_3132_fu_36492116_p2.
DSP Report: operator mul_ln1118_2710_fu_5156_p2 is absorbed into DSP add_ln703_3132_fu_36492116_p2.
DSP Report: Generating DSP add_ln703_3132_fu_36492116_p2, operation Mode is: PCIN+A''*(B:0x51).
DSP Report: register data_118_V_read_1_reg_36503357_reg is absorbed into DSP add_ln703_3132_fu_36492116_p2.
DSP Report: register data_118_V_read_1_reg_36503357_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3132_fu_36492116_p2.
DSP Report: operator add_ln703_3132_fu_36492116_p2 is absorbed into DSP add_ln703_3132_fu_36492116_p2.
DSP Report: operator mul_ln1118_2323_fu_4614_p2 is absorbed into DSP add_ln703_3132_fu_36492116_p2.
DSP Report: Generating DSP add_ln703_3132_reg_36510495_reg, operation Mode is: PCIN+A''*(B:0x63).
DSP Report: register data_138_V_read_1_reg_36503052_reg is absorbed into DSP add_ln703_3132_reg_36510495_reg.
DSP Report: register data_138_V_read_1_reg_36503052_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3132_reg_36510495_reg.
DSP Report: register add_ln703_3132_reg_36510495_reg is absorbed into DSP add_ln703_3132_reg_36510495_reg.
DSP Report: operator add_ln703_3132_fu_36492116_p2 is absorbed into DSP add_ln703_3132_reg_36510495_reg.
DSP Report: operator mul_ln1118_2751_fu_4269_p2 is absorbed into DSP add_ln703_3132_reg_36510495_reg.
DSP Report: Generating DSP mul_ln1118_2294_fu_6032_p2, operation Mode is: A''*(B:0xb2).
DSP Report: register data_116_V_read_1_reg_36503388_reg is absorbed into DSP mul_ln1118_2294_fu_6032_p2.
DSP Report: register data_116_V_read_1_reg_36503388_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2294_fu_6032_p2.
DSP Report: operator mul_ln1118_2294_fu_6032_p2 is absorbed into DSP mul_ln1118_2294_fu_6032_p2.
DSP Report: Generating DSP add_ln703_3741_fu_36495938_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_3741_fu_36495938_p2 is absorbed into DSP add_ln703_3741_fu_36495938_p2.
DSP Report: register add_ln703_3741_fu_36495938_p2 is absorbed into DSP add_ln703_3741_fu_36495938_p2.
DSP Report: register add_ln703_3741_fu_36495938_p2 is absorbed into DSP add_ln703_3741_fu_36495938_p2.
DSP Report: register add_ln703_3741_fu_36495938_p2 is absorbed into DSP add_ln703_3741_fu_36495938_p2.
DSP Report: register add_ln703_3741_fu_36495938_p2 is absorbed into DSP add_ln703_3741_fu_36495938_p2.
DSP Report: operator add_ln703_3741_fu_36495938_p2 is absorbed into DSP add_ln703_3741_fu_36495938_p2.
DSP Report: Generating DSP mul_ln1118_2389_fu_5687_p2, operation Mode is: A''*(B:0x3ffb6).
DSP Report: register mul_ln1118_2389_fu_5687_p2 is absorbed into DSP mul_ln1118_2389_fu_5687_p2.
DSP Report: register mul_ln1118_2389_fu_5687_p2 is absorbed into DSP mul_ln1118_2389_fu_5687_p2.
DSP Report: operator mul_ln1118_2389_fu_5687_p2 is absorbed into DSP mul_ln1118_2389_fu_5687_p2.
DSP Report: Generating DSP mul_ln1118_2600_fu_2889_p2, operation Mode is: A''*(B:0x3ff92).
DSP Report: register mul_ln1118_2600_fu_2889_p2 is absorbed into DSP mul_ln1118_2600_fu_2889_p2.
DSP Report: register mul_ln1118_2600_fu_2889_p2 is absorbed into DSP mul_ln1118_2600_fu_2889_p2.
DSP Report: operator mul_ln1118_2600_fu_2889_p2 is absorbed into DSP mul_ln1118_2600_fu_2889_p2.
DSP Report: Generating DSP mul_ln1118_2851_fu_3974_p2, operation Mode is: A''*(B:0xd1).
DSP Report: register data_143_V_read_1_reg_36502970_reg is absorbed into DSP mul_ln1118_2851_fu_3974_p2.
DSP Report: register data_143_V_read_1_reg_36502970_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2851_fu_3974_p2.
DSP Report: operator mul_ln1118_2851_fu_3974_p2 is absorbed into DSP mul_ln1118_2851_fu_3974_p2.
DSP Report: Generating DSP add_ln703_3052_fu_36491632_p2, operation Mode is: PCIN+A''*(B:0x87).
DSP Report: register data_139_V_read_1_reg_36503036_reg is absorbed into DSP add_ln703_3052_fu_36491632_p2.
DSP Report: register data_139_V_read_1_reg_36503036_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3052_fu_36491632_p2.
DSP Report: operator add_ln703_3052_fu_36491632_p2 is absorbed into DSP add_ln703_3052_fu_36491632_p2.
DSP Report: operator mul_ln1118_2771_fu_3821_p2 is absorbed into DSP add_ln703_3052_fu_36491632_p2.
DSP Report: Generating DSP mul_ln1118_2750_fu_4946_p2, operation Mode is: A''*(B:0x91).
DSP Report: register data_138_V_read_1_reg_36503052_reg is absorbed into DSP mul_ln1118_2750_fu_4946_p2.
DSP Report: register data_138_V_read_1_reg_36503052_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2750_fu_4946_p2.
DSP Report: operator mul_ln1118_2750_fu_4946_p2 is absorbed into DSP mul_ln1118_2750_fu_4946_p2.
DSP Report: Generating DSP add_ln703_3051_fu_36491626_p2, operation Mode is: PCIN+A''*(B:0xab).
DSP Report: register data_133_V_read_1_reg_36503130_reg is absorbed into DSP add_ln703_3051_fu_36491626_p2.
DSP Report: register data_133_V_read_1_reg_36503130_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3051_fu_36491626_p2.
DSP Report: operator add_ln703_3051_fu_36491626_p2 is absorbed into DSP add_ln703_3051_fu_36491626_p2.
DSP Report: operator mul_ln1118_2646_fu_3844_p2 is absorbed into DSP add_ln703_3051_fu_36491626_p2.
DSP Report: Generating DSP add_ln703_3051_reg_36510420_reg, operation Mode is: PCIN+A''*(B:0x9a).
DSP Report: register data_136_V_read_1_reg_36503085_reg is absorbed into DSP add_ln703_3051_reg_36510420_reg.
DSP Report: register data_136_V_read_1_reg_36503085_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3051_reg_36510420_reg.
DSP Report: register add_ln703_3051_reg_36510420_reg is absorbed into DSP add_ln703_3051_reg_36510420_reg.
DSP Report: operator add_ln703_3051_fu_36491626_p2 is absorbed into DSP add_ln703_3051_reg_36510420_reg.
DSP Report: operator mul_ln1118_2709_fu_4552_p2 is absorbed into DSP add_ln703_3051_reg_36510420_reg.
DSP Report: Generating DSP mul_ln1118_2812_fu_3244_p2, operation Mode is: A''*(B:0x56).
DSP Report: register data_141_V_read_1_reg_36503005_reg is absorbed into DSP mul_ln1118_2812_fu_3244_p2.
DSP Report: register data_141_V_read_1_reg_36503005_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2812_fu_3244_p2.
DSP Report: operator mul_ln1118_2812_fu_3244_p2 is absorbed into DSP mul_ln1118_2812_fu_3244_p2.
DSP Report: Generating DSP add_ln703_3060_fu_36491680_p2, operation Mode is: PCIN+A''*(B:0x63).
DSP Report: register data_135_V_read_1_reg_36503100_reg is absorbed into DSP add_ln703_3060_fu_36491680_p2.
DSP Report: register data_135_V_read_1_reg_36503100_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3060_fu_36491680_p2.
DSP Report: operator add_ln703_3060_fu_36491680_p2 is absorbed into DSP add_ln703_3060_fu_36491680_p2.
DSP Report: operator mul_ln1118_2688_fu_6298_p2 is absorbed into DSP add_ln703_3060_fu_36491680_p2.
DSP Report: Generating DSP add_ln703_3060_reg_36510435_reg, operation Mode is: PCIN+A''*(B:0x57).
DSP Report: register data_140_V_read_1_reg_36503021_reg is absorbed into DSP add_ln703_3060_reg_36510435_reg.
DSP Report: register data_140_V_read_1_reg_36503021_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3060_reg_36510435_reg.
DSP Report: register add_ln703_3060_reg_36510435_reg is absorbed into DSP add_ln703_3060_reg_36510435_reg.
DSP Report: operator add_ln703_3060_fu_36491680_p2 is absorbed into DSP add_ln703_3060_reg_36510435_reg.
DSP Report: operator mul_ln1118_2791_fu_3221_p2 is absorbed into DSP add_ln703_3060_reg_36510435_reg.
DSP Report: Generating DSP mul_ln1118_2470_fu_4442_p2, operation Mode is: A''*(B:0x74).
DSP Report: register data_125_V_read_1_reg_36503246_reg is absorbed into DSP mul_ln1118_2470_fu_4442_p2.
DSP Report: register data_125_V_read_1_reg_36503246_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2470_fu_4442_p2.
DSP Report: operator mul_ln1118_2470_fu_4442_p2 is absorbed into DSP mul_ln1118_2470_fu_4442_p2.
DSP Report: Generating DSP add_ln703_3058_fu_36491664_p2, operation Mode is: PCIN+A''*(B:0x5b).
DSP Report: register data_124_V_read_1_reg_36503263_reg is absorbed into DSP add_ln703_3058_fu_36491664_p2.
DSP Report: register data_124_V_read_1_reg_36503263_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3058_fu_36491664_p2.
DSP Report: operator add_ln703_3058_fu_36491664_p2 is absorbed into DSP add_ln703_3058_fu_36491664_p2.
DSP Report: operator mul_ln1118_2449_fu_5155_p2 is absorbed into DSP add_ln703_3058_fu_36491664_p2.
DSP Report: Generating DSP add_ln703_3156_fu_36492243_p2, operation Mode is: C+A''*(B:0x1b).
DSP Report: register data_49_V_read_1_reg_36504480_reg is absorbed into DSP add_ln703_3156_fu_36492243_p2.
DSP Report: register data_49_V_read_1_reg_36504480_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3156_fu_36492243_p2.
DSP Report: operator add_ln703_3156_fu_36492243_p2 is absorbed into DSP add_ln703_3156_fu_36492243_p2.
DSP Report: operator mul_ln1118_1002_fu_6171_p2 is absorbed into DSP add_ln703_3156_fu_36492243_p2.
DSP Report: Generating DSP mul_ln1118_500_fu_3204_p2, operation Mode is: A''*(B:0x2d).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_500_fu_3204_p2.
DSP Report: register data_23_V_read_1_reg_36504852_reg is absorbed into DSP mul_ln1118_500_fu_3204_p2.
DSP Report: operator mul_ln1118_500_fu_3204_p2 is absorbed into DSP mul_ln1118_500_fu_3204_p2.
DSP Report: Generating DSP add_ln703_1840_fu_36483849_p2, operation Mode is: C+A''*(B:0x13).
DSP Report: register data_70_V_read_1_reg_36504141_reg is absorbed into DSP add_ln703_1840_fu_36483849_p2.
DSP Report: register data_70_V_read_1_reg_36504141_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1840_fu_36483849_p2.
DSP Report: operator add_ln703_1840_fu_36483849_p2 is absorbed into DSP add_ln703_1840_fu_36483849_p2.
DSP Report: operator mul_ln1118_1398_fu_2697_p2 is absorbed into DSP add_ln703_1840_fu_36483849_p2.
DSP Report: Generating DSP mul_ln1118_1796_fu_6235_p2, operation Mode is: A''*(B:0x3ffd3).
DSP Report: register mul_ln1118_1796_fu_6235_p2 is absorbed into DSP mul_ln1118_1796_fu_6235_p2.
DSP Report: register mul_ln1118_1796_fu_6235_p2 is absorbed into DSP mul_ln1118_1796_fu_6235_p2.
DSP Report: operator mul_ln1118_1796_fu_6235_p2 is absorbed into DSP mul_ln1118_1796_fu_6235_p2.
DSP Report: Generating DSP mul_ln1118_1722_fu_3906_p2, operation Mode is: A''*(B:0x3ffd1).
DSP Report: register mul_ln1118_1722_fu_3906_p2 is absorbed into DSP mul_ln1118_1722_fu_3906_p2.
DSP Report: register mul_ln1118_1722_fu_3906_p2 is absorbed into DSP mul_ln1118_1722_fu_3906_p2.
DSP Report: operator mul_ln1118_1722_fu_3906_p2 is absorbed into DSP mul_ln1118_1722_fu_3906_p2.
DSP Report: Generating DSP mul_ln1118_1751_fu_5255_p2, operation Mode is: A''*(B:0x3ff36).
DSP Report: register mul_ln1118_1751_fu_5255_p2 is absorbed into DSP mul_ln1118_1751_fu_5255_p2.
DSP Report: register mul_ln1118_1751_fu_5255_p2 is absorbed into DSP mul_ln1118_1751_fu_5255_p2.
DSP Report: operator mul_ln1118_1751_fu_5255_p2 is absorbed into DSP mul_ln1118_1751_fu_5255_p2.
DSP Report: Generating DSP mul_ln1118_1127_fu_3642_p2, operation Mode is: A''*(B:0x97).
DSP Report: register data_56_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1127_fu_3642_p2.
DSP Report: register data_56_V_read_1_reg_36504373_reg is absorbed into DSP mul_ln1118_1127_fu_3642_p2.
DSP Report: operator mul_ln1118_1127_fu_3642_p2 is absorbed into DSP mul_ln1118_1127_fu_3642_p2.
DSP Report: Generating DSP add_ln703_1804_reg_36508714_reg, operation Mode is: (PCIN+(A:0xa2)*B'')'.
DSP Report: register data_49_V_read_int_reg_reg is absorbed into DSP add_ln703_1804_reg_36508714_reg.
DSP Report: register data_49_V_read_1_reg_36504480_reg is absorbed into DSP add_ln703_1804_reg_36508714_reg.
DSP Report: register add_ln703_1804_reg_36508714_reg is absorbed into DSP add_ln703_1804_reg_36508714_reg.
DSP Report: operator add_ln703_1804_fu_36460653_p2 is absorbed into DSP add_ln703_1804_reg_36508714_reg.
DSP Report: operator mul_ln1118_998_fu_4072_p2 is absorbed into DSP add_ln703_1804_reg_36508714_reg.
DSP Report: Generating DSP mul_ln1118_1887_fu_3911_p2, operation Mode is: A''*(B:0x3ff79).
DSP Report: register mul_ln1118_1887_fu_3911_p2 is absorbed into DSP mul_ln1118_1887_fu_3911_p2.
DSP Report: register mul_ln1118_1887_fu_3911_p2 is absorbed into DSP mul_ln1118_1887_fu_3911_p2.
DSP Report: operator mul_ln1118_1887_fu_3911_p2 is absorbed into DSP mul_ln1118_1887_fu_3911_p2.
DSP Report: Generating DSP mul_ln1118_1889_fu_3913_p2, operation Mode is: A''*(B:0x3ff61).
DSP Report: register mul_ln1118_1889_fu_3913_p2 is absorbed into DSP mul_ln1118_1889_fu_3913_p2.
DSP Report: register mul_ln1118_1889_fu_3913_p2 is absorbed into DSP mul_ln1118_1889_fu_3913_p2.
DSP Report: operator mul_ln1118_1889_fu_3913_p2 is absorbed into DSP mul_ln1118_1889_fu_3913_p2.
DSP Report: Generating DSP mul_ln1118_1911_fu_3959_p2, operation Mode is: A''*(B:0x3ff69).
DSP Report: register mul_ln1118_1911_fu_3959_p2 is absorbed into DSP mul_ln1118_1911_fu_3959_p2.
DSP Report: register mul_ln1118_1911_fu_3959_p2 is absorbed into DSP mul_ln1118_1911_fu_3959_p2.
DSP Report: operator mul_ln1118_1911_fu_3959_p2 is absorbed into DSP mul_ln1118_1911_fu_3959_p2.
DSP Report: Generating DSP mul_ln1118_1871_fu_4538_p2, operation Mode is: A''*(B:0x3ff6a).
DSP Report: register mul_ln1118_1871_fu_4538_p2 is absorbed into DSP mul_ln1118_1871_fu_4538_p2.
DSP Report: register mul_ln1118_1871_fu_4538_p2 is absorbed into DSP mul_ln1118_1871_fu_4538_p2.
DSP Report: operator mul_ln1118_1871_fu_4538_p2 is absorbed into DSP mul_ln1118_1871_fu_4538_p2.
DSP Report: Generating DSP mul_ln1118_1484_fu_6361_p2, operation Mode is: A''*(B:0x3ffae).
DSP Report: register mul_ln1118_1484_fu_6361_p2 is absorbed into DSP mul_ln1118_1484_fu_6361_p2.
DSP Report: register mul_ln1118_1484_fu_6361_p2 is absorbed into DSP mul_ln1118_1484_fu_6361_p2.
DSP Report: operator mul_ln1118_1484_fu_6361_p2 is absorbed into DSP mul_ln1118_1484_fu_6361_p2.
DSP Report: Generating DSP mul_ln1118_1505_fu_3685_p2, operation Mode is: A''*(B:0x3ff85).
DSP Report: register mul_ln1118_1505_fu_3685_p2 is absorbed into DSP mul_ln1118_1505_fu_3685_p2.
DSP Report: register mul_ln1118_1505_fu_3685_p2 is absorbed into DSP mul_ln1118_1505_fu_3685_p2.
DSP Report: operator mul_ln1118_1505_fu_3685_p2 is absorbed into DSP mul_ln1118_1505_fu_3685_p2.
DSP Report: Generating DSP mul_ln1118_1177_fu_2838_p2, operation Mode is: A''*(B:0x3ffa9).
DSP Report: register mul_ln1118_1177_fu_2838_p2 is absorbed into DSP mul_ln1118_1177_fu_2838_p2.
DSP Report: register mul_ln1118_1177_fu_2838_p2 is absorbed into DSP mul_ln1118_1177_fu_2838_p2.
DSP Report: operator mul_ln1118_1177_fu_2838_p2 is absorbed into DSP mul_ln1118_1177_fu_2838_p2.
DSP Report: Generating DSP mul_ln1118_1319_fu_4209_p2, operation Mode is: A''*(B:0x3ffb3).
DSP Report: register mul_ln1118_1319_fu_4209_p2 is absorbed into DSP mul_ln1118_1319_fu_4209_p2.
DSP Report: register mul_ln1118_1319_fu_4209_p2 is absorbed into DSP mul_ln1118_1319_fu_4209_p2.
DSP Report: operator mul_ln1118_1319_fu_4209_p2 is absorbed into DSP mul_ln1118_1319_fu_4209_p2.
DSP Report: Generating DSP mul_ln1118_1335_fu_4879_p2, operation Mode is: A''*(B:0x3ffbd).
DSP Report: register mul_ln1118_1335_fu_4879_p2 is absorbed into DSP mul_ln1118_1335_fu_4879_p2.
DSP Report: register mul_ln1118_1335_fu_4879_p2 is absorbed into DSP mul_ln1118_1335_fu_4879_p2.
DSP Report: operator mul_ln1118_1335_fu_4879_p2 is absorbed into DSP mul_ln1118_1335_fu_4879_p2.
DSP Report: Generating DSP mul_ln1118_1116_fu_6523_p2, operation Mode is: A''*(B:0x3ff87).
DSP Report: register mul_ln1118_1116_fu_6523_p2 is absorbed into DSP mul_ln1118_1116_fu_6523_p2.
DSP Report: register mul_ln1118_1116_fu_6523_p2 is absorbed into DSP mul_ln1118_1116_fu_6523_p2.
DSP Report: operator mul_ln1118_1116_fu_6523_p2 is absorbed into DSP mul_ln1118_1116_fu_6523_p2.
DSP Report: Generating DSP mul_ln1118_1137_fu_6572_p2, operation Mode is: A''*(B:0x3ff99).
DSP Report: register mul_ln1118_1137_fu_6572_p2 is absorbed into DSP mul_ln1118_1137_fu_6572_p2.
DSP Report: register mul_ln1118_1137_fu_6572_p2 is absorbed into DSP mul_ln1118_1137_fu_6572_p2.
DSP Report: operator mul_ln1118_1137_fu_6572_p2 is absorbed into DSP mul_ln1118_1137_fu_6572_p2.
DSP Report: Generating DSP mul_ln1118_1097_fu_4020_p2, operation Mode is: A''*(B:0x3ffa4).
DSP Report: register mul_ln1118_1097_fu_4020_p2 is absorbed into DSP mul_ln1118_1097_fu_4020_p2.
DSP Report: register mul_ln1118_1097_fu_4020_p2 is absorbed into DSP mul_ln1118_1097_fu_4020_p2.
DSP Report: operator mul_ln1118_1097_fu_4020_p2 is absorbed into DSP mul_ln1118_1097_fu_4020_p2.
DSP Report: Generating DSP mul_ln1118_880_fu_3565_p2, operation Mode is: A''*(B:0x3ff85).
DSP Report: register mul_ln1118_880_fu_3565_p2 is absorbed into DSP mul_ln1118_880_fu_3565_p2.
DSP Report: register mul_ln1118_880_fu_3565_p2 is absorbed into DSP mul_ln1118_880_fu_3565_p2.
DSP Report: operator mul_ln1118_880_fu_3565_p2 is absorbed into DSP mul_ln1118_880_fu_3565_p2.
DSP Report: Generating DSP add_ln703_2225_reg_36508954_reg, operation Mode is: C+A''*(B:0x87).
DSP Report: register data_111_V_read_int_reg_reg is absorbed into DSP add_ln703_2225_reg_36508954_reg.
DSP Report: register data_111_V_read_1_reg_36503476_reg is absorbed into DSP add_ln703_2225_reg_36508954_reg.
DSP Report: register add_ln703_2225_reg_36508954_reg is absorbed into DSP add_ln703_2225_reg_36508954_reg.
DSP Report: operator add_ln703_2225_fu_36461301_p2 is absorbed into DSP add_ln703_2225_reg_36508954_reg.
DSP Report: operator mul_ln1118_2194_fu_5091_p2 is absorbed into DSP add_ln703_2225_reg_36508954_reg.
DSP Report: Generating DSP add_ln703_2226_fu_36486417_p2, operation Mode is: PCIN+A''*(B:0xd6).
DSP Report: register data_110_V_read_1_reg_36503491_reg is absorbed into DSP add_ln703_2226_fu_36486417_p2.
DSP Report: register data_110_V_read_1_reg_36503491_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2226_fu_36486417_p2.
DSP Report: operator add_ln703_2226_fu_36486417_p2 is absorbed into DSP add_ln703_2226_fu_36486417_p2.
DSP Report: operator mul_ln1118_2174_fu_5573_p2 is absorbed into DSP add_ln703_2226_fu_36486417_p2.
DSP Report: Generating DSP mul_ln1118_2156_fu_4691_p2, operation Mode is: A''*(B:0xa5).
DSP Report: register data_109_V_read_1_reg_36503507_reg is absorbed into DSP mul_ln1118_2156_fu_4691_p2.
DSP Report: register zext_ln1118_1854_reg_36507450_reg is absorbed into DSP mul_ln1118_2156_fu_4691_p2.
DSP Report: operator mul_ln1118_2156_fu_4691_p2 is absorbed into DSP mul_ln1118_2156_fu_4691_p2.
DSP Report: Generating DSP add_ln703_2224_fu_36486404_p2, operation Mode is: PCIN+A''*(B:0xec).
DSP Report: register data_107_V_read_1_reg_36503539_reg is absorbed into DSP add_ln703_2224_fu_36486404_p2.
DSP Report: register data_107_V_read_1_reg_36503539_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2224_fu_36486404_p2.
DSP Report: operator add_ln703_2224_fu_36486404_p2 is absorbed into DSP add_ln703_2224_fu_36486404_p2.
DSP Report: operator mul_ln1118_2113_fu_5090_p2 is absorbed into DSP add_ln703_2224_fu_36486404_p2.
DSP Report: Generating DSP mul_ln1118_1196_fu_4662_p2, operation Mode is: A''*(B:0x43).
DSP Report: register data_59_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1196_fu_4662_p2.
DSP Report: register data_59_V_read_1_reg_36504322_reg is absorbed into DSP mul_ln1118_1196_fu_4662_p2.
DSP Report: operator mul_ln1118_1196_fu_4662_p2 is absorbed into DSP mul_ln1118_1196_fu_4662_p2.
DSP Report: Generating DSP add_ln703_2248_reg_36508969_reg, operation Mode is: (PCIN+(A:0x0):B''+C')'.
DSP Report: register data_49_V_read_int_reg_reg is absorbed into DSP add_ln703_2248_reg_36508969_reg.
DSP Report: register add_ln703_2248_reg_36508969_reg is absorbed into DSP add_ln703_2248_reg_36508969_reg.
DSP Report: register add_ln703_2248_reg_36508969_reg is absorbed into DSP add_ln703_2248_reg_36508969_reg.
DSP Report: register data_49_V_read_1_reg_36504480_reg is absorbed into DSP add_ln703_2248_reg_36508969_reg.
DSP Report: operator add_ln703_2248_fu_36461319_p2 is absorbed into DSP add_ln703_2248_reg_36508969_reg.
DSP Report: Generating DSP add_ln703_1711_fu_36460401_p2, operation Mode is: C+A''*(B:0x96).
DSP Report: register data_42_V_read_int_reg_reg is absorbed into DSP add_ln703_1711_fu_36460401_p2.
DSP Report: register data_42_V_read_1_reg_36504594_reg is absorbed into DSP add_ln703_1711_fu_36460401_p2.
DSP Report: operator add_ln703_1711_fu_36460401_p2 is absorbed into DSP add_ln703_1711_fu_36460401_p2.
DSP Report: operator mul_ln1118_884_fu_4213_p2 is absorbed into DSP add_ln703_1711_fu_36460401_p2.
DSP Report: Generating DSP add_ln703_1711_reg_36508649_reg, operation Mode is: PCIN+A''*(B:0xad).
DSP Report: register data_41_V_read_int_reg_reg is absorbed into DSP add_ln703_1711_reg_36508649_reg.
DSP Report: register zext_ln1118_661_reg_36505565_reg is absorbed into DSP add_ln703_1711_reg_36508649_reg.
DSP Report: register add_ln703_1711_reg_36508649_reg is absorbed into DSP add_ln703_1711_reg_36508649_reg.
DSP Report: operator add_ln703_1711_fu_36460401_p2 is absorbed into DSP add_ln703_1711_reg_36508649_reg.
DSP Report: operator mul_ln1118_862_fu_3494_p2 is absorbed into DSP add_ln703_1711_reg_36508649_reg.
DSP Report: Generating DSP mul_ln1118_1103_fu_5627_p2, operation Mode is: A''*(B:0x3ff98).
DSP Report: register mul_ln1118_1103_fu_5627_p2 is absorbed into DSP mul_ln1118_1103_fu_5627_p2.
DSP Report: register mul_ln1118_1103_fu_5627_p2 is absorbed into DSP mul_ln1118_1103_fu_5627_p2.
DSP Report: operator mul_ln1118_1103_fu_5627_p2 is absorbed into DSP mul_ln1118_1103_fu_5627_p2.
DSP Report: Generating DSP mul_ln1118_1126_fu_4530_p2, operation Mode is: A''*(B:0x3ffba).
DSP Report: register mul_ln1118_1126_fu_4530_p2 is absorbed into DSP mul_ln1118_1126_fu_4530_p2.
DSP Report: register mul_ln1118_1126_fu_4530_p2 is absorbed into DSP mul_ln1118_1126_fu_4530_p2.
DSP Report: operator mul_ln1118_1126_fu_4530_p2 is absorbed into DSP mul_ln1118_1126_fu_4530_p2.
DSP Report: Generating DSP mul_ln1118_1291_fu_3512_p2, operation Mode is: A''*(B:0x3ff8a).
DSP Report: register mul_ln1118_1291_fu_3512_p2 is absorbed into DSP mul_ln1118_1291_fu_3512_p2.
DSP Report: register mul_ln1118_1291_fu_3512_p2 is absorbed into DSP mul_ln1118_1291_fu_3512_p2.
DSP Report: operator mul_ln1118_1291_fu_3512_p2 is absorbed into DSP mul_ln1118_1291_fu_3512_p2.
DSP Report: Generating DSP mul_ln1118_1310_fu_4959_p2, operation Mode is: A''*(B:0x3ffab).
DSP Report: register mul_ln1118_1310_fu_4959_p2 is absorbed into DSP mul_ln1118_1310_fu_4959_p2.
DSP Report: register mul_ln1118_1310_fu_4959_p2 is absorbed into DSP mul_ln1118_1310_fu_4959_p2.
DSP Report: operator mul_ln1118_1310_fu_4959_p2 is absorbed into DSP mul_ln1118_1310_fu_4959_p2.
DSP Report: Generating DSP mul_ln1118_1229_fu_3883_p2, operation Mode is: A''*(B:0x3ffb3).
DSP Report: register mul_ln1118_1229_fu_3883_p2 is absorbed into DSP mul_ln1118_1229_fu_3883_p2.
DSP Report: register mul_ln1118_1229_fu_3883_p2 is absorbed into DSP mul_ln1118_1229_fu_3883_p2.
DSP Report: operator mul_ln1118_1229_fu_3883_p2 is absorbed into DSP mul_ln1118_1229_fu_3883_p2.
DSP Report: Generating DSP mul_ln1118_1488_fu_5191_p2, operation Mode is: A''*(B:0x3ff5e).
DSP Report: register mul_ln1118_1488_fu_5191_p2 is absorbed into DSP mul_ln1118_1488_fu_5191_p2.
DSP Report: register mul_ln1118_1488_fu_5191_p2 is absorbed into DSP mul_ln1118_1488_fu_5191_p2.
DSP Report: operator mul_ln1118_1488_fu_5191_p2 is absorbed into DSP mul_ln1118_1488_fu_5191_p2.
DSP Report: Generating DSP mul_ln1118_1732_fu_5371_p2, operation Mode is: A''*(B:0x3ff0b).
DSP Report: register mul_ln1118_1732_fu_5371_p2 is absorbed into DSP mul_ln1118_1732_fu_5371_p2.
DSP Report: register mul_ln1118_1732_fu_5371_p2 is absorbed into DSP mul_ln1118_1732_fu_5371_p2.
DSP Report: operator mul_ln1118_1732_fu_5371_p2 is absorbed into DSP mul_ln1118_1732_fu_5371_p2.
DSP Report: Generating DSP mul_ln1118_871_fu_5749_p2, operation Mode is: A''*(B:0x3ffa7).
DSP Report: register mul_ln1118_871_fu_5749_p2 is absorbed into DSP mul_ln1118_871_fu_5749_p2.
DSP Report: register mul_ln1118_871_fu_5749_p2 is absorbed into DSP mul_ln1118_871_fu_5749_p2.
DSP Report: operator mul_ln1118_871_fu_5749_p2 is absorbed into DSP mul_ln1118_871_fu_5749_p2.
DSP Report: Generating DSP mul_ln1118_2792_fu_3451_p2, operation Mode is: A''*(B:0x86).
DSP Report: register data_140_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2792_fu_3451_p2.
DSP Report: register data_140_V_read_1_reg_36503021_reg is absorbed into DSP mul_ln1118_2792_fu_3451_p2.
DSP Report: operator mul_ln1118_2792_fu_3451_p2 is absorbed into DSP mul_ln1118_2792_fu_3451_p2.
DSP Report: Generating DSP add_ln703_3110_fu_36461576_p2, operation Mode is: PCIN+A''*(B:0x9e).
DSP Report: register data_135_V_read_int_reg_reg is absorbed into DSP add_ln703_3110_fu_36461576_p2.
DSP Report: register data_135_V_read_1_reg_36503100_reg is absorbed into DSP add_ln703_3110_fu_36461576_p2.
DSP Report: operator add_ln703_3110_fu_36461576_p2 is absorbed into DSP add_ln703_3110_fu_36461576_p2.
DSP Report: operator mul_ln1118_2689_fu_5591_p2 is absorbed into DSP add_ln703_3110_fu_36461576_p2.
DSP Report: Generating DSP mul_ln1118_1109_fu_4514_p2, operation Mode is: A''*(B:0x3ff97).
DSP Report: register mul_ln1118_1109_fu_4514_p2 is absorbed into DSP mul_ln1118_1109_fu_4514_p2.
DSP Report: register mul_ln1118_1109_fu_4514_p2 is absorbed into DSP mul_ln1118_1109_fu_4514_p2.
DSP Report: operator mul_ln1118_1109_fu_4514_p2 is absorbed into DSP mul_ln1118_1109_fu_4514_p2.
DSP Report: Generating DSP mul_ln1118_1277_fu_4454_p2, operation Mode is: A''*(B:0x3ff8a).
DSP Report: register mul_ln1118_1277_fu_4454_p2 is absorbed into DSP mul_ln1118_1277_fu_4454_p2.
DSP Report: register mul_ln1118_1277_fu_4454_p2 is absorbed into DSP mul_ln1118_1277_fu_4454_p2.
DSP Report: operator mul_ln1118_1277_fu_4454_p2 is absorbed into DSP mul_ln1118_1277_fu_4454_p2.
DSP Report: Generating DSP add_ln703_3109_fu_36491974_p2, operation Mode is: C+A''*(B:0x9b).
DSP Report: register data_132_V_read_1_reg_36503144_reg is absorbed into DSP add_ln703_3109_fu_36491974_p2.
DSP Report: register data_132_V_read_1_reg_36503144_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3109_fu_36491974_p2.
DSP Report: operator add_ln703_3109_fu_36491974_p2 is absorbed into DSP add_ln703_3109_fu_36491974_p2.
DSP Report: operator mul_ln1118_2625_fu_4210_p2 is absorbed into DSP add_ln703_3109_fu_36491974_p2.
DSP Report: Generating DSP add_ln703_3109_fu_36491974_p2, operation Mode is: PCIN+A''*(B:0xac).
DSP Report: register data_130_V_read_1_reg_36503173_reg is absorbed into DSP add_ln703_3109_fu_36491974_p2.
DSP Report: register data_130_V_read_1_reg_36503173_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3109_fu_36491974_p2.
DSP Report: operator add_ln703_3109_fu_36491974_p2 is absorbed into DSP add_ln703_3109_fu_36491974_p2.
DSP Report: operator mul_ln1118_2577_fu_3019_p2 is absorbed into DSP add_ln703_3109_fu_36491974_p2.
DSP Report: Generating DSP mul_ln1118_2628_fu_4218_p2, operation Mode is: A''*(B:0x3ff29).
DSP Report: register mul_ln1118_2628_fu_4218_p2 is absorbed into DSP mul_ln1118_2628_fu_4218_p2.
DSP Report: register mul_ln1118_2628_fu_4218_p2 is absorbed into DSP mul_ln1118_2628_fu_4218_p2.
DSP Report: operator mul_ln1118_2628_fu_4218_p2 is absorbed into DSP mul_ln1118_2628_fu_4218_p2.
DSP Report: Generating DSP mul_ln1118_2693_fu_3541_p2, operation Mode is: A''*(B:0x3ff38).
DSP Report: register mul_ln1118_2693_fu_3541_p2 is absorbed into DSP mul_ln1118_2693_fu_3541_p2.
DSP Report: register mul_ln1118_2693_fu_3541_p2 is absorbed into DSP mul_ln1118_2693_fu_3541_p2.
DSP Report: operator mul_ln1118_2693_fu_3541_p2 is absorbed into DSP mul_ln1118_2693_fu_3541_p2.
DSP Report: Generating DSP mul_ln1118_1748_fu_3711_p2, operation Mode is: A''*(B:0x3ff7a).
DSP Report: register mul_ln1118_1748_fu_3711_p2 is absorbed into DSP mul_ln1118_1748_fu_3711_p2.
DSP Report: register mul_ln1118_1748_fu_3711_p2 is absorbed into DSP mul_ln1118_1748_fu_3711_p2.
DSP Report: operator mul_ln1118_1748_fu_3711_p2 is absorbed into DSP mul_ln1118_1748_fu_3711_p2.
DSP Report: Generating DSP mul_ln1118_1290_fu_5002_p2, operation Mode is: A''*(B:0x3ff6b).
DSP Report: register mul_ln1118_1290_fu_5002_p2 is absorbed into DSP mul_ln1118_1290_fu_5002_p2.
DSP Report: register mul_ln1118_1290_fu_5002_p2 is absorbed into DSP mul_ln1118_1290_fu_5002_p2.
DSP Report: operator mul_ln1118_1290_fu_5002_p2 is absorbed into DSP mul_ln1118_1290_fu_5002_p2.
DSP Report: Generating DSP mul_ln1118_1228_fu_4544_p2, operation Mode is: A''*(B:0xc8).
DSP Report: register data_61_V_read_1_reg_36504293_reg is absorbed into DSP mul_ln1118_1228_fu_4544_p2.
DSP Report: register zext_ln1118_992_reg_36506634_reg is absorbed into DSP mul_ln1118_1228_fu_4544_p2.
DSP Report: operator mul_ln1118_1228_fu_4544_p2 is absorbed into DSP mul_ln1118_1228_fu_4544_p2.
DSP Report: Generating DSP add_ln703_1867_fu_36484009_p2, operation Mode is: PCIN+A''*(B:0xa6).
DSP Report: register data_58_V_read_1_reg_36504337_reg is absorbed into DSP add_ln703_1867_fu_36484009_p2.
DSP Report: register zext_ln1118_947_reg_36506553_reg is absorbed into DSP add_ln703_1867_fu_36484009_p2.
DSP Report: operator add_ln703_1867_fu_36484009_p2 is absorbed into DSP add_ln703_1867_fu_36484009_p2.
DSP Report: operator mul_ln1118_1163_fu_5052_p2 is absorbed into DSP add_ln703_1867_fu_36484009_p2.
DSP Report: Generating DSP mul_ln1118_1124_fu_3253_p2, operation Mode is: A''*(B:0xca).
DSP Report: register data_56_V_read_1_reg_36504373_reg is absorbed into DSP mul_ln1118_1124_fu_3253_p2.
DSP Report: register zext_ln1118_910_reg_36506519_reg is absorbed into DSP mul_ln1118_1124_fu_3253_p2.
DSP Report: operator mul_ln1118_1124_fu_3253_p2 is absorbed into DSP mul_ln1118_1124_fu_3253_p2.
DSP Report: Generating DSP add_ln703_1866_fu_36483999_p2, operation Mode is: C+A''*(B:0x3ff6e).
DSP Report: register add_ln703_1866_fu_36483999_p2 is absorbed into DSP add_ln703_1866_fu_36483999_p2.
DSP Report: register add_ln703_1866_fu_36483999_p2 is absorbed into DSP add_ln703_1866_fu_36483999_p2.
DSP Report: operator add_ln703_1866_fu_36483999_p2 is absorbed into DSP add_ln703_1866_fu_36483999_p2.
DSP Report: operator mul_ln1118_1907_fu_5060_p2 is absorbed into DSP add_ln703_1866_fu_36483999_p2.
DSP Report: Generating DSP mul_ln1118_1098_fu_2807_p2, operation Mode is: A''*(B:0x3ff8e).
DSP Report: register mul_ln1118_1098_fu_2807_p2 is absorbed into DSP mul_ln1118_1098_fu_2807_p2.
DSP Report: register mul_ln1118_1098_fu_2807_p2 is absorbed into DSP mul_ln1118_1098_fu_2807_p2.
DSP Report: operator mul_ln1118_1098_fu_2807_p2 is absorbed into DSP mul_ln1118_1098_fu_2807_p2.
DSP Report: Generating DSP mul_ln1118_1198_fu_5479_p2, operation Mode is: A''*(B:0x3ff86).
DSP Report: register mul_ln1118_1198_fu_5479_p2 is absorbed into DSP mul_ln1118_1198_fu_5479_p2.
DSP Report: register mul_ln1118_1198_fu_5479_p2 is absorbed into DSP mul_ln1118_1198_fu_5479_p2.
DSP Report: operator mul_ln1118_1198_fu_5479_p2 is absorbed into DSP mul_ln1118_1198_fu_5479_p2.
DSP Report: Generating DSP mul_ln1118_1507_fu_4726_p2, operation Mode is: A''*(B:0x95).
DSP Report: register data_75_V_read_1_reg_36504059_reg is absorbed into DSP mul_ln1118_1507_fu_4726_p2.
DSP Report: register zext_ln1118_1250_reg_36506976_reg is absorbed into DSP mul_ln1118_1507_fu_4726_p2.
DSP Report: operator mul_ln1118_1507_fu_4726_p2 is absorbed into DSP mul_ln1118_1507_fu_4726_p2.
DSP Report: Generating DSP add_ln703_1592_fu_36482533_p2, operation Mode is: PCIN+A''*(B:0xf9).
DSP Report: register data_81_V_read_1_reg_36503967_reg is absorbed into DSP add_ln703_1592_fu_36482533_p2.
DSP Report: register data_81_V_read_1_reg_36503967_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1592_fu_36482533_p2.
DSP Report: operator add_ln703_1592_fu_36482533_p2 is absorbed into DSP add_ln703_1592_fu_36482533_p2.
DSP Report: operator mul_ln1118_1615_fu_6400_p2 is absorbed into DSP add_ln703_1592_fu_36482533_p2.
DSP Report: Generating DSP mul_ln1118_1138_fu_6188_p2, operation Mode is: A''*(B:0x91).
DSP Report: register data_56_V_read_1_reg_36504373_reg is absorbed into DSP mul_ln1118_1138_fu_6188_p2.
DSP Report: register zext_ln1118_910_reg_36506519_reg is absorbed into DSP mul_ln1118_1138_fu_6188_p2.
DSP Report: operator mul_ln1118_1138_fu_6188_p2 is absorbed into DSP mul_ln1118_1138_fu_6188_p2.
DSP Report: Generating DSP add_ln703_1590_fu_36482513_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_1590_fu_36482513_p2 is absorbed into DSP add_ln703_1590_fu_36482513_p2.
DSP Report: register add_ln703_1590_fu_36482513_p2 is absorbed into DSP add_ln703_1590_fu_36482513_p2.
DSP Report: register add_ln703_1590_fu_36482513_p2 is absorbed into DSP add_ln703_1590_fu_36482513_p2.
DSP Report: register add_ln703_1590_fu_36482513_p2 is absorbed into DSP add_ln703_1590_fu_36482513_p2.
DSP Report: register add_ln703_1590_fu_36482513_p2 is absorbed into DSP add_ln703_1590_fu_36482513_p2.
DSP Report: operator add_ln703_1590_fu_36482513_p2 is absorbed into DSP add_ln703_1590_fu_36482513_p2.
DSP Report: Generating DSP mul_ln1118_1164_fu_3084_p2, operation Mode is: A''*(B:0x3feed).
DSP Report: register mul_ln1118_1164_fu_3084_p2 is absorbed into DSP mul_ln1118_1164_fu_3084_p2.
DSP Report: register mul_ln1118_1164_fu_3084_p2 is absorbed into DSP mul_ln1118_1164_fu_3084_p2.
DSP Report: operator mul_ln1118_1164_fu_3084_p2 is absorbed into DSP mul_ln1118_1164_fu_3084_p2.
DSP Report: Generating DSP mul_ln1118_1144_fu_4888_p2, operation Mode is: A''*(B:0x3feb9).
DSP Report: register mul_ln1118_1144_fu_4888_p2 is absorbed into DSP mul_ln1118_1144_fu_4888_p2.
DSP Report: register mul_ln1118_1144_fu_4888_p2 is absorbed into DSP mul_ln1118_1144_fu_4888_p2.
DSP Report: operator mul_ln1118_1144_fu_4888_p2 is absorbed into DSP mul_ln1118_1144_fu_4888_p2.
DSP Report: Generating DSP add_ln703_2190_fu_36486179_p2, operation Mode is: C+(A''*(B:0x27))'.
DSP Report: register data_68_V_read_int_reg_reg is absorbed into DSP add_ln703_2190_fu_36486179_p2.
DSP Report: register data_68_V_read_1_reg_36504174_reg is absorbed into DSP add_ln703_2190_fu_36486179_p2.
DSP Report: register mul_ln1118_1357_reg_6348592_reg is absorbed into DSP add_ln703_2190_fu_36486179_p2.
DSP Report: operator add_ln703_2190_fu_36486179_p2 is absorbed into DSP add_ln703_2190_fu_36486179_p2.
DSP Report: operator mul_ln1118_1357_fu_5547_p2 is absorbed into DSP add_ln703_2190_fu_36486179_p2.
DSP Report: Generating DSP mul_ln1118_1671_fu_4865_p2, operation Mode is: A''*(B:0x3ff48).
DSP Report: register mul_ln1118_1671_fu_4865_p2 is absorbed into DSP mul_ln1118_1671_fu_4865_p2.
DSP Report: register mul_ln1118_1671_fu_4865_p2 is absorbed into DSP mul_ln1118_1671_fu_4865_p2.
DSP Report: operator mul_ln1118_1671_fu_4865_p2 is absorbed into DSP mul_ln1118_1671_fu_4865_p2.
DSP Report: Generating DSP mul_ln1118_857_fu_5637_p2, operation Mode is: A''*(B:0x3ffd1).
DSP Report: register mul_ln1118_857_fu_5637_p2 is absorbed into DSP mul_ln1118_857_fu_5637_p2.
DSP Report: register mul_ln1118_857_fu_5637_p2 is absorbed into DSP mul_ln1118_857_fu_5637_p2.
DSP Report: operator mul_ln1118_857_fu_5637_p2 is absorbed into DSP mul_ln1118_857_fu_5637_p2.
DSP Report: Generating DSP mul_ln1118_896_fu_4078_p2, operation Mode is: A''*(B:0x3ffd2).
DSP Report: register mul_ln1118_896_fu_4078_p2 is absorbed into DSP mul_ln1118_896_fu_4078_p2.
DSP Report: register mul_ln1118_896_fu_4078_p2 is absorbed into DSP mul_ln1118_896_fu_4078_p2.
DSP Report: operator mul_ln1118_896_fu_4078_p2 is absorbed into DSP mul_ln1118_896_fu_4078_p2.
DSP Report: Generating DSP mul_ln1118_1389_fu_3892_p2, operation Mode is: A''*(B:0x3ff57).
DSP Report: register mul_ln1118_1389_fu_3892_p2 is absorbed into DSP mul_ln1118_1389_fu_3892_p2.
DSP Report: register mul_ln1118_1389_fu_3892_p2 is absorbed into DSP mul_ln1118_1389_fu_3892_p2.
DSP Report: operator mul_ln1118_1389_fu_3892_p2 is absorbed into DSP mul_ln1118_1389_fu_3892_p2.
DSP Report: Generating DSP mul_ln1118_1066_fu_3649_p2, operation Mode is: A''*(B:0x3ff79).
DSP Report: register mul_ln1118_1066_fu_3649_p2 is absorbed into DSP mul_ln1118_1066_fu_3649_p2.
DSP Report: register mul_ln1118_1066_fu_3649_p2 is absorbed into DSP mul_ln1118_1066_fu_3649_p2.
DSP Report: operator mul_ln1118_1066_fu_3649_p2 is absorbed into DSP mul_ln1118_1066_fu_3649_p2.
DSP Report: Generating DSP mul_ln1118_932_reg_6349525_reg, operation Mode is: (A''*(B:0x3ff55))'.
DSP Report: register mul_ln1118_932_reg_6349525_reg is absorbed into DSP mul_ln1118_932_reg_6349525_reg.
DSP Report: register mul_ln1118_932_reg_6349525_reg is absorbed into DSP mul_ln1118_932_reg_6349525_reg.
DSP Report: register mul_ln1118_932_reg_6349525_reg is absorbed into DSP mul_ln1118_932_reg_6349525_reg.
DSP Report: operator mul_ln1118_932_fu_3626_p2 is absorbed into DSP mul_ln1118_932_reg_6349525_reg.
DSP Report: Generating DSP mul_ln1118_971_fu_5356_p2, operation Mode is: A''*(B:0xb4).
DSP Report: register data_47_V_read_int_reg_reg is absorbed into DSP mul_ln1118_971_fu_5356_p2.
DSP Report: register data_47_V_read_1_reg_36504513_reg is absorbed into DSP mul_ln1118_971_fu_5356_p2.
DSP Report: operator mul_ln1118_971_fu_5356_p2 is absorbed into DSP mul_ln1118_971_fu_5356_p2.
DSP Report: Generating DSP add_ln703_2215_reg_36508939_reg, operation Mode is: C+A''*(B:0x3ff19).
DSP Report: register add_ln703_2215_reg_36508939_reg is absorbed into DSP add_ln703_2215_reg_36508939_reg.
DSP Report: register add_ln703_2215_reg_36508939_reg is absorbed into DSP add_ln703_2215_reg_36508939_reg.
DSP Report: register add_ln703_2215_reg_36508939_reg is absorbed into DSP add_ln703_2215_reg_36508939_reg.
DSP Report: operator add_ln703_2215_fu_36461272_p2 is absorbed into DSP add_ln703_2215_reg_36508939_reg.
DSP Report: operator mul_ln1118_1821_fu_4233_p2 is absorbed into DSP add_ln703_2215_reg_36508939_reg.
DSP Report: Generating DSP mul_ln1118_1781_fu_6344_p2, operation Mode is: A''*(B:0x3ff2e).
DSP Report: register mul_ln1118_1781_fu_6344_p2 is absorbed into DSP mul_ln1118_1781_fu_6344_p2.
DSP Report: register mul_ln1118_1781_fu_6344_p2 is absorbed into DSP mul_ln1118_1781_fu_6344_p2.
DSP Report: operator mul_ln1118_1781_fu_6344_p2 is absorbed into DSP mul_ln1118_1781_fu_6344_p2.
DSP Report: Generating DSP mul_ln1118_1647_fu_3622_p2, operation Mode is: A''*(B:0x8b).
DSP Report: register data_83_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1647_fu_3622_p2.
DSP Report: register data_83_V_read_1_reg_36503935_reg is absorbed into DSP mul_ln1118_1647_fu_3622_p2.
DSP Report: operator mul_ln1118_1647_fu_3622_p2 is absorbed into DSP mul_ln1118_1647_fu_3622_p2.
DSP Report: Generating DSP add_ln703_2220_reg_36508949_reg, operation Mode is: PCIN+(D'+A'')*(B:0x85).
DSP Report: register data_84_V_read_1_reg_36503917_reg is absorbed into DSP add_ln703_2220_reg_36508949_reg.
DSP Report: register data_86_V_read_int_reg_reg is absorbed into DSP add_ln703_2220_reg_36508949_reg.
DSP Report: register data_86_V_read_1_reg_36503887_reg is absorbed into DSP add_ln703_2220_reg_36508949_reg.
DSP Report: register add_ln703_2220_reg_36508949_reg is absorbed into DSP add_ln703_2220_reg_36508949_reg.
DSP Report: operator add_ln703_2220_fu_36461295_p2 is absorbed into DSP add_ln703_2220_reg_36508949_reg.
DSP Report: operator mul_ln703_5_fu_4384_p2 is absorbed into DSP add_ln703_2220_reg_36508949_reg.
DSP Report: operator add_ln703_2219_fu_36461284_p2 is absorbed into DSP add_ln703_2220_reg_36508949_reg.
DSP Report: Generating DSP mul_ln1118_1650_fu_6465_p2, operation Mode is: A''*(B:0x5c).
DSP Report: register data_83_V_read_1_reg_36503935_reg is absorbed into DSP mul_ln1118_1650_fu_6465_p2.
DSP Report: register data_83_V_read_1_reg_36503935_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1650_fu_6465_p2.
DSP Report: operator mul_ln1118_1650_fu_6465_p2 is absorbed into DSP mul_ln1118_1650_fu_6465_p2.
DSP Report: Generating DSP add_ln703_3939_fu_36497167_p2, operation Mode is: PCIN+A''*(B:0x65).
DSP Report: register data_79_V_read_1_reg_36504001_reg is absorbed into DSP add_ln703_3939_fu_36497167_p2.
DSP Report: register zext_ln1118_1312_reg_36507037_reg is absorbed into DSP add_ln703_3939_fu_36497167_p2.
DSP Report: operator add_ln703_3939_fu_36497167_p2 is absorbed into DSP add_ln703_3939_fu_36497167_p2.
DSP Report: operator mul_ln1118_1580_fu_6177_p2 is absorbed into DSP add_ln703_3939_fu_36497167_p2.
DSP Report: Generating DSP mul_ln1118_595_fu_5955_p2, operation Mode is: A''*(B:0xbc).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mul_ln1118_595_fu_5955_p2.
DSP Report: register data_28_V_read_1_reg_36504791_reg is absorbed into DSP mul_ln1118_595_fu_5955_p2.
DSP Report: operator mul_ln1118_595_fu_5955_p2 is absorbed into DSP mul_ln1118_595_fu_5955_p2.
DSP Report: Generating DSP add_ln703_1991_fu_36484895_p2, operation Mode is: C'+A''*(B:0x54).
DSP Report: register data_84_V_read_1_reg_36503917_reg is absorbed into DSP add_ln703_1991_fu_36484895_p2.
DSP Report: register zext_ln1118_1413_reg_36507086_reg is absorbed into DSP add_ln703_1991_fu_36484895_p2.
DSP Report: register data_100_V_read_1_reg_36503660_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1991_fu_36484895_p2.
DSP Report: operator add_ln703_1991_fu_36484895_p2 is absorbed into DSP add_ln703_1991_fu_36484895_p2.
DSP Report: operator mul_ln1118_1662_fu_5122_p2 is absorbed into DSP add_ln703_1991_fu_36484895_p2.
DSP Report: Generating DSP mul_ln1118_1524_fu_4985_p2, operation Mode is: A''*(B:0x3ffdd).
DSP Report: register mul_ln1118_1524_fu_4985_p2 is absorbed into DSP mul_ln1118_1524_fu_4985_p2.
DSP Report: register mul_ln1118_1524_fu_4985_p2 is absorbed into DSP mul_ln1118_1524_fu_4985_p2.
DSP Report: operator mul_ln1118_1524_fu_4985_p2 is absorbed into DSP mul_ln1118_1524_fu_4985_p2.
DSP Report: Generating DSP add_ln703_1993_fu_36460902_p2, operation Mode is: C+A''*(B:0x52).
DSP Report: register data_85_V_read_int_reg_reg is absorbed into DSP add_ln703_1993_fu_36460902_p2.
DSP Report: register data_85_V_read_1_reg_36503901_reg is absorbed into DSP add_ln703_1993_fu_36460902_p2.
DSP Report: operator add_ln703_1993_fu_36460902_p2 is absorbed into DSP add_ln703_1993_fu_36460902_p2.
DSP Report: operator mul_ln1118_1676_fu_5217_p2 is absorbed into DSP add_ln703_1993_fu_36460902_p2.
DSP Report: Generating DSP mul_ln1118_1736_fu_3441_p2, operation Mode is: A''*(B:0x3ffaf).
DSP Report: register mul_ln1118_1736_fu_3441_p2 is absorbed into DSP mul_ln1118_1736_fu_3441_p2.
DSP Report: register mul_ln1118_1736_fu_3441_p2 is absorbed into DSP mul_ln1118_1736_fu_3441_p2.
DSP Report: operator mul_ln1118_1736_fu_3441_p2 is absorbed into DSP mul_ln1118_1736_fu_3441_p2.
DSP Report: Generating DSP add_ln703_1990_fu_36484885_p2, operation Mode is: C+A''*(B:0xcc).
DSP Report: register data_97_V_read_1_reg_36503712_reg is absorbed into DSP add_ln703_1990_fu_36484885_p2.
DSP Report: register data_97_V_read_1_reg_36503712_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1990_fu_36484885_p2.
DSP Report: operator add_ln703_1990_fu_36484885_p2 is absorbed into DSP add_ln703_1990_fu_36484885_p2.
DSP Report: operator mul_ln1118_1916_fu_3681_p2 is absorbed into DSP add_ln703_1990_fu_36484885_p2.
DSP Report: Generating DSP mul_ln1118_1786_fu_4699_p2, operation Mode is: A''*(B:0x8a).
DSP Report: register data_90_V_read_1_reg_36503822_reg is absorbed into DSP mul_ln1118_1786_fu_4699_p2.
DSP Report: register data_90_V_read_1_reg_36503822_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1786_fu_4699_p2.
DSP Report: operator mul_ln1118_1786_fu_4699_p2 is absorbed into DSP mul_ln1118_1786_fu_4699_p2.
DSP Report: Generating DSP add_ln703_1719_fu_36483233_p2, operation Mode is: PCIN+A''*(B:0xbd).
DSP Report: register data_79_V_read_1_reg_36504001_reg is absorbed into DSP add_ln703_1719_fu_36483233_p2.
DSP Report: register data_79_V_read_1_reg_36504001_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1719_fu_36483233_p2.
DSP Report: operator add_ln703_1719_fu_36483233_p2 is absorbed into DSP add_ln703_1719_fu_36483233_p2.
DSP Report: operator mul_ln1118_1581_fu_5034_p2 is absorbed into DSP add_ln703_1719_fu_36483233_p2.
DSP Report: Generating DSP add_ln703_1719_fu_36483233_p2, operation Mode is: PCIN+A''*(B:0xb7).
DSP Report: register data_88_V_read_1_reg_36503855_reg is absorbed into DSP add_ln703_1719_fu_36483233_p2.
DSP Report: register data_88_V_read_1_reg_36503855_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1719_fu_36483233_p2.
DSP Report: operator add_ln703_1719_fu_36483233_p2 is absorbed into DSP add_ln703_1719_fu_36483233_p2.
DSP Report: operator mul_ln1118_1747_fu_3280_p2 is absorbed into DSP add_ln703_1719_fu_36483233_p2.
DSP Report: Generating DSP mul_ln1118_1531_fu_5000_p2, operation Mode is: A''*(B:0xb3).
DSP Report: register data_76_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1531_fu_5000_p2.
DSP Report: register data_76_V_read_1_reg_36504046_reg is absorbed into DSP mul_ln1118_1531_fu_5000_p2.
DSP Report: operator mul_ln1118_1531_fu_5000_p2 is absorbed into DSP mul_ln1118_1531_fu_5000_p2.
DSP Report: Generating DSP add_ln703_1717_reg_36508659_reg, operation Mode is: PCIN+A''*(B:0xe6).
DSP Report: register data_68_V_read_int_reg_reg is absorbed into DSP add_ln703_1717_reg_36508659_reg.
DSP Report: register data_68_V_read_1_reg_36504174_reg is absorbed into DSP add_ln703_1717_reg_36508659_reg.
DSP Report: register add_ln703_1717_reg_36508659_reg is absorbed into DSP add_ln703_1717_reg_36508659_reg.
DSP Report: operator add_ln703_1717_fu_36460433_p2 is absorbed into DSP add_ln703_1717_reg_36508659_reg.
DSP Report: operator mul_ln1118_1374_fu_4169_p2 is absorbed into DSP add_ln703_1717_reg_36508659_reg.
DSP Report: Generating DSP mul_ln1118_1307_fu_3958_p2, operation Mode is: A''*(B:0xbb).
DSP Report: register data_64_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1307_fu_3958_p2.
DSP Report: register data_64_V_read_1_reg_36504242_reg is absorbed into DSP mul_ln1118_1307_fu_3958_p2.
DSP Report: operator mul_ln1118_1307_fu_3958_p2 is absorbed into DSP mul_ln1118_1307_fu_3958_p2.
DSP Report: Generating DSP add_ln703_1716_fu_36460427_p2, operation Mode is: PCIN+A''*(B:0x98).
DSP Report: register data_51_V_read_int_reg_reg is absorbed into DSP add_ln703_1716_fu_36460427_p2.
DSP Report: register data_51_V_read_1_reg_36504448_reg is absorbed into DSP add_ln703_1716_fu_36460427_p2.
DSP Report: operator add_ln703_1716_fu_36460427_p2 is absorbed into DSP add_ln703_1716_fu_36460427_p2.
DSP Report: operator mul_ln1118_1050_fu_6392_p2 is absorbed into DSP add_ln703_1716_fu_36460427_p2.
DSP Report: Generating DSP add_ln703_1716_fu_36460427_p2, operation Mode is: PCIN+A''*(B:0xde).
DSP Report: register data_43_V_read_int_reg_reg is absorbed into DSP add_ln703_1716_fu_36460427_p2.
DSP Report: register data_43_V_read_1_reg_36504577_reg is absorbed into DSP add_ln703_1716_fu_36460427_p2.
DSP Report: operator add_ln703_1716_fu_36460427_p2 is absorbed into DSP add_ln703_1716_fu_36460427_p2.
DSP Report: operator mul_ln1118_901_fu_3201_p2 is absorbed into DSP add_ln703_1716_fu_36460427_p2.
DSP Report: Generating DSP add_ln703_1716_reg_36508654_reg, operation Mode is: PCIN+A''*(B:0x99).
DSP Report: register data_56_V_read_int_reg_reg is absorbed into DSP add_ln703_1716_reg_36508654_reg.
DSP Report: register data_56_V_read_1_reg_36504373_reg is absorbed into DSP add_ln703_1716_reg_36508654_reg.
DSP Report: register add_ln703_1716_reg_36508654_reg is absorbed into DSP add_ln703_1716_reg_36508654_reg.
DSP Report: operator add_ln703_1716_fu_36460427_p2 is absorbed into DSP add_ln703_1716_reg_36508654_reg.
DSP Report: operator mul_ln1118_1141_fu_5654_p2 is absorbed into DSP add_ln703_1716_reg_36508654_reg.
DSP Report: Generating DSP mul_ln1118_1267_fu_4054_p2, operation Mode is: A''*(B:0x3ff42).
DSP Report: register mul_ln1118_1267_fu_4054_p2 is absorbed into DSP mul_ln1118_1267_fu_4054_p2.
DSP Report: register mul_ln1118_1267_fu_4054_p2 is absorbed into DSP mul_ln1118_1267_fu_4054_p2.
DSP Report: operator mul_ln1118_1267_fu_4054_p2 is absorbed into DSP mul_ln1118_1267_fu_4054_p2.
DSP Report: Generating DSP mul_ln1118_1708_fu_5233_p2, operation Mode is: A''*(B:0x3ff2a).
DSP Report: register mul_ln1118_1708_fu_5233_p2 is absorbed into DSP mul_ln1118_1708_fu_5233_p2.
DSP Report: register mul_ln1118_1708_fu_5233_p2 is absorbed into DSP mul_ln1118_1708_fu_5233_p2.
DSP Report: operator mul_ln1118_1708_fu_5233_p2 is absorbed into DSP mul_ln1118_1708_fu_5233_p2.
DSP Report: Generating DSP mul_ln1118_1943_fu_6612_p2, operation Mode is: A''*(B:0xf5).
DSP Report: register data_99_V_read_1_reg_36503676_reg is absorbed into DSP mul_ln1118_1943_fu_6612_p2.
DSP Report: register data_99_V_read_1_reg_36503676_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1943_fu_6612_p2.
DSP Report: operator mul_ln1118_1943_fu_6612_p2 is absorbed into DSP mul_ln1118_1943_fu_6612_p2.
DSP Report: Generating DSP add_ln703_2112_fu_36485696_p2, operation Mode is: PCIN+A''*(B:0xda).
DSP Report: register data_106_V_read_1_reg_36503556_reg is absorbed into DSP add_ln703_2112_fu_36485696_p2.
DSP Report: register data_106_V_read_1_reg_36503556_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2112_fu_36485696_p2.
DSP Report: operator add_ln703_2112_fu_36485696_p2 is absorbed into DSP add_ln703_2112_fu_36485696_p2.
DSP Report: operator mul_ln1118_2081_fu_5873_p2 is absorbed into DSP add_ln703_2112_fu_36485696_p2.
DSP Report: Generating DSP mul_ln1118_885_fu_3128_p2, operation Mode is: A''*(B:0x3ff8a).
DSP Report: register mul_ln1118_885_fu_3128_p2 is absorbed into DSP mul_ln1118_885_fu_3128_p2.
DSP Report: register mul_ln1118_885_fu_3128_p2 is absorbed into DSP mul_ln1118_885_fu_3128_p2.
DSP Report: operator mul_ln1118_885_fu_3128_p2 is absorbed into DSP mul_ln1118_885_fu_3128_p2.
DSP Report: Generating DSP add_ln703_1745_fu_36460541_p2, operation Mode is: C+A''*(B:0x3ffd9).
DSP Report: register add_ln703_1745_fu_36460541_p2 is absorbed into DSP add_ln703_1745_fu_36460541_p2.
DSP Report: register add_ln703_1745_fu_36460541_p2 is absorbed into DSP add_ln703_1745_fu_36460541_p2.
DSP Report: operator add_ln703_1745_fu_36460541_p2 is absorbed into DSP add_ln703_1745_fu_36460541_p2.
DSP Report: operator mul_ln1118_1686_fu_5107_p2 is absorbed into DSP add_ln703_1745_fu_36460541_p2.
DSP Report: Generating DSP mul_ln1118_1651_fu_5181_p2, operation Mode is: A''*(B:0x3ffc6).
DSP Report: register mul_ln1118_1651_fu_5181_p2 is absorbed into DSP mul_ln1118_1651_fu_5181_p2.
DSP Report: register mul_ln1118_1651_fu_5181_p2 is absorbed into DSP mul_ln1118_1651_fu_5181_p2.
DSP Report: operator mul_ln1118_1651_fu_5181_p2 is absorbed into DSP mul_ln1118_1651_fu_5181_p2.
DSP Report: Generating DSP mul_ln1118_1252_fu_5017_p2, operation Mode is: A''*(B:0x10b).
DSP Report: register data_62_V_read_1_reg_36504276_reg is absorbed into DSP mul_ln1118_1252_fu_5017_p2.
DSP Report: register zext_ln1118_1010_reg_36506658_reg is absorbed into DSP mul_ln1118_1252_fu_5017_p2.
DSP Report: operator mul_ln1118_1252_fu_5017_p2 is absorbed into DSP mul_ln1118_1252_fu_5017_p2.
DSP Report: Generating DSP mul_ln1118_1055_fu_2801_p2, operation Mode is: A''*(B:0x3ff55).
DSP Report: register mul_ln1118_1055_fu_2801_p2 is absorbed into DSP mul_ln1118_1055_fu_2801_p2.
DSP Report: register mul_ln1118_1055_fu_2801_p2 is absorbed into DSP mul_ln1118_1055_fu_2801_p2.
DSP Report: operator mul_ln1118_1055_fu_2801_p2 is absorbed into DSP mul_ln1118_1055_fu_2801_p2.
DSP Report: Generating DSP mul_ln1118_1379_fu_5458_p2, operation Mode is: A''*(B:0x3ff6c).
DSP Report: register mul_ln1118_1379_fu_5458_p2 is absorbed into DSP mul_ln1118_1379_fu_5458_p2.
DSP Report: register mul_ln1118_1379_fu_5458_p2 is absorbed into DSP mul_ln1118_1379_fu_5458_p2.
DSP Report: operator mul_ln1118_1379_fu_5458_p2 is absorbed into DSP mul_ln1118_1379_fu_5458_p2.
DSP Report: Generating DSP add_ln703_1802_fu_36483667_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_1802_fu_36483667_p2 is absorbed into DSP add_ln703_1802_fu_36483667_p2.
DSP Report: Generating DSP mul_ln1118_1146_fu_6300_p2, operation Mode is: A''*(B:0x3ffc7).
DSP Report: register mul_ln1118_1146_fu_6300_p2 is absorbed into DSP mul_ln1118_1146_fu_6300_p2.
DSP Report: register mul_ln1118_1146_fu_6300_p2 is absorbed into DSP mul_ln1118_1146_fu_6300_p2.
DSP Report: operator mul_ln1118_1146_fu_6300_p2 is absorbed into DSP mul_ln1118_1146_fu_6300_p2.
DSP Report: Generating DSP add_ln703_1823_fu_36460687_p2, operation Mode is: C+A''*(B:0x5e).
DSP Report: register data_86_V_read_int_reg_reg is absorbed into DSP add_ln703_1823_fu_36460687_p2.
DSP Report: register data_86_V_read_1_reg_36503887_reg is absorbed into DSP add_ln703_1823_fu_36460687_p2.
DSP Report: operator add_ln703_1823_fu_36460687_p2 is absorbed into DSP add_ln703_1823_fu_36460687_p2.
DSP Report: operator mul_ln1118_1690_fu_4993_p2 is absorbed into DSP add_ln703_1823_fu_36460687_p2.
DSP Report: Generating DSP add_ln703_1824_reg_36508734_reg, operation Mode is: PCIN+A''*(B:0x6f).
DSP Report: register data_85_V_read_int_reg_reg is absorbed into DSP add_ln703_1824_reg_36508734_reg.
DSP Report: register data_85_V_read_1_reg_36503901_reg is absorbed into DSP add_ln703_1824_reg_36508734_reg.
DSP Report: register add_ln703_1824_reg_36508734_reg is absorbed into DSP add_ln703_1824_reg_36508734_reg.
DSP Report: operator add_ln703_1824_fu_36460697_p2 is absorbed into DSP add_ln703_1824_reg_36508734_reg.
DSP Report: operator mul_ln1118_1673_fu_4811_p2 is absorbed into DSP add_ln703_1824_reg_36508734_reg.
DSP Report: Generating DSP mul_ln1118_959_fu_5110_p2, operation Mode is: A''*(B:0x55).
DSP Report: register data_47_V_read_int_reg_reg is absorbed into DSP mul_ln1118_959_fu_5110_p2.
DSP Report: register data_47_V_read_1_reg_36504513_reg is absorbed into DSP mul_ln1118_959_fu_5110_p2.
DSP Report: operator mul_ln1118_959_fu_5110_p2 is absorbed into DSP mul_ln1118_959_fu_5110_p2.
DSP Report: Generating DSP add_ln703_1813_reg_36508724_reg, operation Mode is: PCIN+A''*(B:0x56).
DSP Report: register data_46_V_read_int_reg_reg is absorbed into DSP add_ln703_1813_reg_36508724_reg.
DSP Report: register data_46_V_read_1_reg_36504527_reg is absorbed into DSP add_ln703_1813_reg_36508724_reg.
DSP Report: register add_ln703_1813_reg_36508724_reg is absorbed into DSP add_ln703_1813_reg_36508724_reg.
DSP Report: operator add_ln703_1813_fu_36460665_p2 is absorbed into DSP add_ln703_1813_reg_36508724_reg.
DSP Report: operator mul_ln1118_941_fu_4235_p2 is absorbed into DSP add_ln703_1813_reg_36508724_reg.
DSP Report: Generating DSP mul_ln1118_960_fu_5559_p2, operation Mode is: A''*(B:0x3ff43).
DSP Report: register mul_ln1118_960_fu_5559_p2 is absorbed into DSP mul_ln1118_960_fu_5559_p2.
DSP Report: register mul_ln1118_960_fu_5559_p2 is absorbed into DSP mul_ln1118_960_fu_5559_p2.
DSP Report: operator mul_ln1118_960_fu_5559_p2 is absorbed into DSP mul_ln1118_960_fu_5559_p2.
DSP Report: Generating DSP mul_ln1118_721_fu_2940_p2, operation Mode is: A''*(B:0x49).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP mul_ln1118_721_fu_2940_p2.
DSP Report: register data_35_V_read_1_reg_36504694_reg is absorbed into DSP mul_ln1118_721_fu_2940_p2.
DSP Report: operator mul_ln1118_721_fu_2940_p2 is absorbed into DSP mul_ln1118_721_fu_2940_p2.
DSP Report: Generating DSP add_ln703_2118_reg_36508859_reg, operation Mode is: C+A''*(B:0x3ffa4).
DSP Report: register add_ln703_2118_reg_36508859_reg is absorbed into DSP add_ln703_2118_reg_36508859_reg.
DSP Report: register add_ln703_2118_reg_36508859_reg is absorbed into DSP add_ln703_2118_reg_36508859_reg.
DSP Report: register add_ln703_2118_reg_36508859_reg is absorbed into DSP add_ln703_2118_reg_36508859_reg.
DSP Report: operator add_ln703_2118_fu_36461076_p2 is absorbed into DSP add_ln703_2118_reg_36508859_reg.
DSP Report: operator mul_ln1118_2002_fu_2874_p2 is absorbed into DSP add_ln703_2118_reg_36508859_reg.
DSP Report: Generating DSP mul_ln1118_765_fu_3798_p2, operation Mode is: A''*(B:0x5d).
DSP Report: register data_37_V_read_int_reg_reg is absorbed into DSP mul_ln1118_765_fu_3798_p2.
DSP Report: register zext_ln1118_591_reg_36505552_reg is absorbed into DSP mul_ln1118_765_fu_3798_p2.
DSP Report: operator mul_ln1118_765_fu_3798_p2 is absorbed into DSP mul_ln1118_765_fu_3798_p2.
DSP Report: Generating DSP mul_ln1118_924_fu_3477_p2, operation Mode is: A''*(B:0x3ff76).
DSP Report: register mul_ln1118_924_fu_3477_p2 is absorbed into DSP mul_ln1118_924_fu_3477_p2.
DSP Report: register mul_ln1118_924_fu_3477_p2 is absorbed into DSP mul_ln1118_924_fu_3477_p2.
DSP Report: operator mul_ln1118_924_fu_3477_p2 is absorbed into DSP mul_ln1118_924_fu_3477_p2.
DSP Report: Generating DSP mul_ln1118_1149_fu_3702_p2, operation Mode is: A''*(B:0x3ff0c).
DSP Report: register mul_ln1118_1149_fu_3702_p2 is absorbed into DSP mul_ln1118_1149_fu_3702_p2.
DSP Report: register mul_ln1118_1149_fu_3702_p2 is absorbed into DSP mul_ln1118_1149_fu_3702_p2.
DSP Report: operator mul_ln1118_1149_fu_3702_p2 is absorbed into DSP mul_ln1118_1149_fu_3702_p2.
DSP Report: Generating DSP mul_ln1118_2815_fu_4412_p2, operation Mode is: A''*(B:0x3fe68).
DSP Report: register mul_ln1118_2815_fu_4412_p2 is absorbed into DSP mul_ln1118_2815_fu_4412_p2.
DSP Report: register mul_ln1118_2815_fu_4412_p2 is absorbed into DSP mul_ln1118_2815_fu_4412_p2.
DSP Report: operator mul_ln1118_2815_fu_4412_p2 is absorbed into DSP mul_ln1118_2815_fu_4412_p2.
DSP Report: Generating DSP mul_ln1118_2555_fu_2728_p2, operation Mode is: A''*(B:0x8d).
DSP Report: register data_129_V_read_1_reg_36503184_reg is absorbed into DSP mul_ln1118_2555_fu_2728_p2.
DSP Report: register data_129_V_read_1_reg_36503184_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2555_fu_2728_p2.
DSP Report: operator mul_ln1118_2555_fu_2728_p2 is absorbed into DSP mul_ln1118_2555_fu_2728_p2.
DSP Report: Generating DSP mul_ln1118_983_fu_4238_p2, operation Mode is: A''*(B:0xb5).
DSP Report: register data_48_V_read_int_reg_reg is absorbed into DSP mul_ln1118_983_fu_4238_p2.
DSP Report: register data_48_V_read_1_reg_36504494_reg is absorbed into DSP mul_ln1118_983_fu_4238_p2.
DSP Report: operator mul_ln1118_983_fu_4238_p2 is absorbed into DSP mul_ln1118_983_fu_4238_p2.
DSP Report: Generating DSP add_ln703_3098_reg_36509064_reg, operation Mode is: PCIN+A''*(B:0x87).
DSP Report: register data_47_V_read_int_reg_reg is absorbed into DSP add_ln703_3098_reg_36509064_reg.
DSP Report: register data_47_V_read_1_reg_36504513_reg is absorbed into DSP add_ln703_3098_reg_36509064_reg.
DSP Report: register add_ln703_3098_reg_36509064_reg is absorbed into DSP add_ln703_3098_reg_36509064_reg.
DSP Report: operator add_ln703_3098_fu_36461570_p2 is absorbed into DSP add_ln703_3098_reg_36509064_reg.
DSP Report: operator mul_ln1118_963_fu_3344_p2 is absorbed into DSP add_ln703_3098_reg_36509064_reg.
DSP Report: Generating DSP mul_ln1118_2473_fu_3631_p2, operation Mode is: A''*(B:0x3ff1d).
DSP Report: register mul_ln1118_2473_fu_3631_p2 is absorbed into DSP mul_ln1118_2473_fu_3631_p2.
DSP Report: register mul_ln1118_2473_fu_3631_p2 is absorbed into DSP mul_ln1118_2473_fu_3631_p2.
DSP Report: operator mul_ln1118_2473_fu_3631_p2 is absorbed into DSP mul_ln1118_2473_fu_3631_p2.
DSP Report: Generating DSP mul_ln1118_2414_fu_3259_p2, operation Mode is: A''*(B:0x3ff03).
DSP Report: register mul_ln1118_2414_fu_3259_p2 is absorbed into DSP mul_ln1118_2414_fu_3259_p2.
DSP Report: register mul_ln1118_2414_fu_3259_p2 is absorbed into DSP mul_ln1118_2414_fu_3259_p2.
DSP Report: operator mul_ln1118_2414_fu_3259_p2 is absorbed into DSP mul_ln1118_2414_fu_3259_p2.
DSP Report: Generating DSP mul_ln1118_2394_fu_5927_p2, operation Mode is: A''*(B:0x3ff15).
DSP Report: register mul_ln1118_2394_fu_5927_p2 is absorbed into DSP mul_ln1118_2394_fu_5927_p2.
DSP Report: register mul_ln1118_2394_fu_5927_p2 is absorbed into DSP mul_ln1118_2394_fu_5927_p2.
DSP Report: operator mul_ln1118_2394_fu_5927_p2 is absorbed into DSP mul_ln1118_2394_fu_5927_p2.
DSP Report: Generating DSP mul_ln1118_1804_fu_5359_p2, operation Mode is: A''*(B:0x3ff31).
DSP Report: register mul_ln1118_1804_fu_5359_p2 is absorbed into DSP mul_ln1118_1804_fu_5359_p2.
DSP Report: register mul_ln1118_1804_fu_5359_p2 is absorbed into DSP mul_ln1118_1804_fu_5359_p2.
DSP Report: operator mul_ln1118_1804_fu_5359_p2 is absorbed into DSP mul_ln1118_1804_fu_5359_p2.
DSP Report: Generating DSP mul_ln1118_1960_fu_3457_p2, operation Mode is: A''*(B:0x3ff48).
DSP Report: register mul_ln1118_1960_fu_3457_p2 is absorbed into DSP mul_ln1118_1960_fu_3457_p2.
DSP Report: register mul_ln1118_1960_fu_3457_p2 is absorbed into DSP mul_ln1118_1960_fu_3457_p2.
DSP Report: operator mul_ln1118_1960_fu_3457_p2 is absorbed into DSP mul_ln1118_1960_fu_3457_p2.
DSP Report: Generating DSP mul_ln1118_2510_fu_2688_p2, operation Mode is: A''*(B:0x3ffda).
DSP Report: register mul_ln1118_2510_fu_2688_p2 is absorbed into DSP mul_ln1118_2510_fu_2688_p2.
DSP Report: register mul_ln1118_2510_fu_2688_p2 is absorbed into DSP mul_ln1118_2510_fu_2688_p2.
DSP Report: operator mul_ln1118_2510_fu_2688_p2 is absorbed into DSP mul_ln1118_2510_fu_2688_p2.
DSP Report: Generating DSP mul_ln1118_2390_fu_5103_p2, operation Mode is: A''*(B:0xb2).
DSP Report: register data_121_V_read_1_reg_36503311_reg is absorbed into DSP mul_ln1118_2390_fu_5103_p2.
DSP Report: register data_121_V_read_1_reg_36503311_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2390_fu_5103_p2.
DSP Report: operator mul_ln1118_2390_fu_5103_p2 is absorbed into DSP mul_ln1118_2390_fu_5103_p2.
DSP Report: Generating DSP add_ln703_3105_fu_36491962_p2, operation Mode is: PCIN+A''*(B:0xaa).
DSP Report: register data_122_V_read_1_reg_36503295_reg is absorbed into DSP add_ln703_3105_fu_36491962_p2.
DSP Report: register data_122_V_read_1_reg_36503295_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3105_fu_36491962_p2.
DSP Report: operator add_ln703_3105_fu_36491962_p2 is absorbed into DSP add_ln703_3105_fu_36491962_p2.
DSP Report: operator mul_ln1118_2410_fu_4881_p2 is absorbed into DSP add_ln703_3105_fu_36491962_p2.
DSP Report: Generating DSP mul_ln1118_2107_fu_3000_p2, operation Mode is: A''*(B:0x95).
DSP Report: register data_107_V_read_1_reg_36503539_reg is absorbed into DSP mul_ln1118_2107_fu_3000_p2.
DSP Report: register data_107_V_read_1_reg_36503539_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2107_fu_3000_p2.
DSP Report: operator mul_ln1118_2107_fu_3000_p2 is absorbed into DSP mul_ln1118_2107_fu_3000_p2.
DSP Report: Generating DSP add_ln703_3102_fu_36491936_p2, operation Mode is: PCIN+A''*(B:0xfa).
DSP Report: register data_84_V_read_1_reg_36503917_reg is absorbed into DSP add_ln703_3102_fu_36491936_p2.
DSP Report: register data_84_V_read_1_reg_36503917_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3102_fu_36491936_p2.
DSP Report: operator add_ln703_3102_fu_36491936_p2 is absorbed into DSP add_ln703_3102_fu_36491936_p2.
DSP Report: operator mul_ln1118_1658_fu_3885_p2 is absorbed into DSP add_ln703_3102_fu_36491936_p2.
DSP Report: Generating DSP add_ln703_3102_reg_36510470_reg, operation Mode is: PCIN+A''*(B:0xa8).
DSP Report: register data_97_V_read_1_reg_36503712_reg is absorbed into DSP add_ln703_3102_reg_36510470_reg.
DSP Report: register data_97_V_read_1_reg_36503712_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3102_reg_36510470_reg.
DSP Report: register add_ln703_3102_reg_36510470_reg is absorbed into DSP add_ln703_3102_reg_36510470_reg.
DSP Report: operator add_ln703_3102_fu_36491936_p2 is absorbed into DSP add_ln703_3102_reg_36510470_reg.
DSP Report: operator mul_ln1118_1912_fu_4562_p2 is absorbed into DSP add_ln703_3102_reg_36510470_reg.
DSP Report: Generating DSP mul_ln1118_1970_fu_6383_p2, operation Mode is: A''*(B:0x3fd33).
DSP Report: register mul_ln1118_1970_fu_6383_p2 is absorbed into DSP mul_ln1118_1970_fu_6383_p2.
DSP Report: register mul_ln1118_1970_fu_6383_p2 is absorbed into DSP mul_ln1118_1970_fu_6383_p2.
DSP Report: operator mul_ln1118_1970_fu_6383_p2 is absorbed into DSP mul_ln1118_1970_fu_6383_p2.
DSP Report: Generating DSP mul_ln1118_848_reg_6348529_reg, operation Mode is: (A''*(B:0x3fe7c))'.
DSP Report: register mul_ln1118_848_reg_6348529_reg is absorbed into DSP mul_ln1118_848_reg_6348529_reg.
DSP Report: register mul_ln1118_848_reg_6348529_reg is absorbed into DSP mul_ln1118_848_reg_6348529_reg.
DSP Report: register mul_ln1118_848_reg_6348529_reg is absorbed into DSP mul_ln1118_848_reg_6348529_reg.
DSP Report: operator mul_ln1118_848_fu_4843_p2 is absorbed into DSP mul_ln1118_848_reg_6348529_reg.
DSP Report: Generating DSP mul_ln1118_1039_fu_5495_p2, operation Mode is: A''*(B:0x3fe8d).
DSP Report: register mul_ln1118_1039_fu_5495_p2 is absorbed into DSP mul_ln1118_1039_fu_5495_p2.
DSP Report: register mul_ln1118_1039_fu_5495_p2 is absorbed into DSP mul_ln1118_1039_fu_5495_p2.
DSP Report: operator mul_ln1118_1039_fu_5495_p2 is absorbed into DSP mul_ln1118_1039_fu_5495_p2.
DSP Report: Generating DSP mul_ln1118_1129_fu_3090_p2, operation Mode is: A''*(B:0x3fe4f).
DSP Report: register mul_ln1118_1129_fu_3090_p2 is absorbed into DSP mul_ln1118_1129_fu_3090_p2.
DSP Report: register mul_ln1118_1129_fu_3090_p2 is absorbed into DSP mul_ln1118_1129_fu_3090_p2.
DSP Report: operator mul_ln1118_1129_fu_3090_p2 is absorbed into DSP mul_ln1118_1129_fu_3090_p2.
DSP Report: Generating DSP mul_ln1118_198_fu_2614_p2, operation Mode is: A''*(B:0x9c).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_198_fu_2614_p2.
DSP Report: register zext_ln1118_141_reg_36505019_reg is absorbed into DSP mul_ln1118_198_fu_2614_p2.
DSP Report: operator mul_ln1118_198_fu_2614_p2 is absorbed into DSP mul_ln1118_198_fu_2614_p2.
DSP Report: Generating DSP mul_ln1118_1182_fu_3802_p2, operation Mode is: A''*(B:0x3ff2c).
DSP Report: register mul_ln1118_1182_fu_3802_p2 is absorbed into DSP mul_ln1118_1182_fu_3802_p2.
DSP Report: register mul_ln1118_1182_fu_3802_p2 is absorbed into DSP mul_ln1118_1182_fu_3802_p2.
DSP Report: operator mul_ln1118_1182_fu_3802_p2 is absorbed into DSP mul_ln1118_1182_fu_3802_p2.
DSP Report: Generating DSP mul_ln1118_1202_fu_3815_p2, operation Mode is: A''*(B:0x3ff63).
DSP Report: register mul_ln1118_1202_fu_3815_p2 is absorbed into DSP mul_ln1118_1202_fu_3815_p2.
DSP Report: register mul_ln1118_1202_fu_3815_p2 is absorbed into DSP mul_ln1118_1202_fu_3815_p2.
DSP Report: operator mul_ln1118_1202_fu_3815_p2 is absorbed into DSP mul_ln1118_1202_fu_3815_p2.
DSP Report: Generating DSP mul_ln1118_1012_fu_5984_p2, operation Mode is: A''*(B:0x3ff2f).
DSP Report: register mul_ln1118_1012_fu_5984_p2 is absorbed into DSP mul_ln1118_1012_fu_5984_p2.
DSP Report: register mul_ln1118_1012_fu_5984_p2 is absorbed into DSP mul_ln1118_1012_fu_5984_p2.
DSP Report: operator mul_ln1118_1012_fu_5984_p2 is absorbed into DSP mul_ln1118_1012_fu_5984_p2.
DSP Report: Generating DSP mul_ln1118_1512_fu_6109_p2, operation Mode is: A''*(B:0x3ff3c).
DSP Report: register mul_ln1118_1512_fu_6109_p2 is absorbed into DSP mul_ln1118_1512_fu_6109_p2.
DSP Report: register mul_ln1118_1512_fu_6109_p2 is absorbed into DSP mul_ln1118_1512_fu_6109_p2.
DSP Report: operator mul_ln1118_1512_fu_6109_p2 is absorbed into DSP mul_ln1118_1512_fu_6109_p2.
DSP Report: Generating DSP mul_ln1118_1377_fu_5585_p2, operation Mode is: A''*(B:0x3feca).
DSP Report: register mul_ln1118_1377_fu_5585_p2 is absorbed into DSP mul_ln1118_1377_fu_5585_p2.
DSP Report: register mul_ln1118_1377_fu_5585_p2 is absorbed into DSP mul_ln1118_1377_fu_5585_p2.
DSP Report: operator mul_ln1118_1377_fu_5585_p2 is absorbed into DSP mul_ln1118_1377_fu_5585_p2.
DSP Report: Generating DSP mul_ln1118_1271_fu_4940_p2, operation Mode is: A''*(B:0x3ffbb).
DSP Report: register mul_ln1118_1271_fu_4940_p2 is absorbed into DSP mul_ln1118_1271_fu_4940_p2.
DSP Report: register mul_ln1118_1271_fu_4940_p2 is absorbed into DSP mul_ln1118_1271_fu_4940_p2.
DSP Report: operator mul_ln1118_1271_fu_4940_p2 is absorbed into DSP mul_ln1118_1271_fu_4940_p2.
DSP Report: Generating DSP mul_ln1118_1654_fu_5611_p2, operation Mode is: A''*(B:0x3ff94).
DSP Report: register mul_ln1118_1654_fu_5611_p2 is absorbed into DSP mul_ln1118_1654_fu_5611_p2.
DSP Report: register mul_ln1118_1654_fu_5611_p2 is absorbed into DSP mul_ln1118_1654_fu_5611_p2.
DSP Report: operator mul_ln1118_1654_fu_5611_p2 is absorbed into DSP mul_ln1118_1654_fu_5611_p2.
DSP Report: Generating DSP mul_ln1118_2784_fu_3719_p2, operation Mode is: A''*(B:0x3ff89).
DSP Report: register mul_ln1118_2784_fu_3719_p2 is absorbed into DSP mul_ln1118_2784_fu_3719_p2.
DSP Report: register mul_ln1118_2784_fu_3719_p2 is absorbed into DSP mul_ln1118_2784_fu_3719_p2.
DSP Report: operator mul_ln1118_2784_fu_3719_p2 is absorbed into DSP mul_ln1118_2784_fu_3719_p2.
DSP Report: Generating DSP mul_ln1118_2803_fu_3783_p2, operation Mode is: A''*(B:0x3ff24).
DSP Report: register mul_ln1118_2803_fu_3783_p2 is absorbed into DSP mul_ln1118_2803_fu_3783_p2.
DSP Report: register mul_ln1118_2803_fu_3783_p2 is absorbed into DSP mul_ln1118_2803_fu_3783_p2.
DSP Report: operator mul_ln1118_2803_fu_3783_p2 is absorbed into DSP mul_ln1118_2803_fu_3783_p2.
DSP Report: Generating DSP mul_ln1118_1356_fu_3620_p2, operation Mode is: A''*(B:0x3ffa9).
DSP Report: register mul_ln1118_1356_fu_3620_p2 is absorbed into DSP mul_ln1118_1356_fu_3620_p2.
DSP Report: register mul_ln1118_1356_fu_3620_p2 is absorbed into DSP mul_ln1118_1356_fu_3620_p2.
DSP Report: operator mul_ln1118_1356_fu_3620_p2 is absorbed into DSP mul_ln1118_1356_fu_3620_p2.
DSP Report: Generating DSP mul_ln1118_1511_fu_6205_p2, operation Mode is: A''*(B:0x3ff99).
DSP Report: register mul_ln1118_1511_fu_6205_p2 is absorbed into DSP mul_ln1118_1511_fu_6205_p2.
DSP Report: register mul_ln1118_1511_fu_6205_p2 is absorbed into DSP mul_ln1118_1511_fu_6205_p2.
DSP Report: operator mul_ln1118_1511_fu_6205_p2 is absorbed into DSP mul_ln1118_1511_fu_6205_p2.
DSP Report: Generating DSP mul_ln703_2_fu_4871_p2, operation Mode is: (D'+A'')*(B:0x1b).
DSP Report: register data_58_V_read_1_reg_36504337_reg is absorbed into DSP mul_ln703_2_fu_4871_p2.
DSP Report: register data_67_V_read_int_reg_reg is absorbed into DSP mul_ln703_2_fu_4871_p2.
DSP Report: register data_67_V_read_1_reg_36504192_reg is absorbed into DSP mul_ln703_2_fu_4871_p2.
DSP Report: operator mul_ln703_2_fu_4871_p2 is absorbed into DSP mul_ln703_2_fu_4871_p2.
DSP Report: operator add_ln703_1836_fu_36460771_p2 is absorbed into DSP mul_ln703_2_fu_4871_p2.
DSP Report: Generating DSP mul_ln1118_1073_fu_6471_p2, operation Mode is: A''*(B:0x3ffe9).
DSP Report: register mul_ln1118_1073_fu_6471_p2 is absorbed into DSP mul_ln1118_1073_fu_6471_p2.
DSP Report: register mul_ln1118_1073_fu_6471_p2 is absorbed into DSP mul_ln1118_1073_fu_6471_p2.
DSP Report: operator mul_ln1118_1073_fu_6471_p2 is absorbed into DSP mul_ln1118_1073_fu_6471_p2.
DSP Report: Generating DSP add_ln703_1837_fu_36460786_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_1837_fu_36460786_p2 is absorbed into DSP add_ln703_1837_fu_36460786_p2.
DSP Report: Generating DSP mul_ln1118_1656_fu_4849_p2, operation Mode is: A''*(B:0x3d).
DSP Report: register data_84_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1656_fu_4849_p2.
DSP Report: register data_84_V_read_1_reg_36503917_reg is absorbed into DSP mul_ln1118_1656_fu_4849_p2.
DSP Report: operator mul_ln1118_1656_fu_4849_p2 is absorbed into DSP mul_ln1118_1656_fu_4849_p2.
DSP Report: Generating DSP add_ln703_1833_fu_36460745_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_1833_fu_36460745_p2 is absorbed into DSP add_ln703_1833_fu_36460745_p2.
DSP Report: register add_ln703_1833_fu_36460745_p2 is absorbed into DSP add_ln703_1833_fu_36460745_p2.
DSP Report: register add_ln703_1833_fu_36460745_p2 is absorbed into DSP add_ln703_1833_fu_36460745_p2.
DSP Report: register add_ln703_1833_fu_36460745_p2 is absorbed into DSP add_ln703_1833_fu_36460745_p2.
DSP Report: register add_ln703_1833_fu_36460745_p2 is absorbed into DSP add_ln703_1833_fu_36460745_p2.
DSP Report: operator add_ln703_1833_fu_36460745_p2 is absorbed into DSP add_ln703_1833_fu_36460745_p2.
DSP Report: Generating DSP add_ln703_1834_fu_36460755_p2, operation Mode is: C+A''*(B:0x35).
DSP Report: register data_83_V_read_int_reg_reg is absorbed into DSP add_ln703_1834_fu_36460755_p2.
DSP Report: register data_83_V_read_1_reg_36503935_reg is absorbed into DSP add_ln703_1834_fu_36460755_p2.
DSP Report: operator add_ln703_1834_fu_36460755_p2 is absorbed into DSP add_ln703_1834_fu_36460755_p2.
DSP Report: operator mul_ln1118_1637_fu_6108_p2 is absorbed into DSP add_ln703_1834_fu_36460755_p2.
DSP Report: Generating DSP mul_ln1118_1697_fu_5419_p2, operation Mode is: A''*(B:0x98).
DSP Report: register data_86_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1697_fu_5419_p2.
DSP Report: register data_86_V_read_1_reg_36503887_reg is absorbed into DSP mul_ln1118_1697_fu_5419_p2.
DSP Report: operator mul_ln1118_1697_fu_5419_p2 is absorbed into DSP mul_ln1118_1697_fu_5419_p2.
DSP Report: Generating DSP add_ln703_1984_reg_36508799_reg, operation Mode is: PCIN+A''*(B:0xb8).
DSP Report: register data_83_V_read_int_reg_reg is absorbed into DSP add_ln703_1984_reg_36508799_reg.
DSP Report: register data_83_V_read_1_reg_36503935_reg is absorbed into DSP add_ln703_1984_reg_36508799_reg.
DSP Report: register add_ln703_1984_reg_36508799_reg is absorbed into DSP add_ln703_1984_reg_36508799_reg.
DSP Report: operator add_ln703_1984_fu_36460896_p2 is absorbed into DSP add_ln703_1984_reg_36508799_reg.
DSP Report: operator mul_ln1118_1643_fu_4309_p2 is absorbed into DSP add_ln703_1984_reg_36508799_reg.
DSP Report: Generating DSP mul_ln1118_1765_fu_5570_p2, operation Mode is: A''*(B:0x3ff85).
DSP Report: register mul_ln1118_1765_fu_5570_p2 is absorbed into DSP mul_ln1118_1765_fu_5570_p2.
DSP Report: register mul_ln1118_1765_fu_5570_p2 is absorbed into DSP mul_ln1118_1765_fu_5570_p2.
DSP Report: operator mul_ln1118_1765_fu_5570_p2 is absorbed into DSP mul_ln1118_1765_fu_5570_p2.
DSP Report: Generating DSP mul_ln1118_1787_fu_4087_p2, operation Mode is: A''*(B:0x3ffa2).
DSP Report: register mul_ln1118_1787_fu_4087_p2 is absorbed into DSP mul_ln1118_1787_fu_4087_p2.
DSP Report: register mul_ln1118_1787_fu_4087_p2 is absorbed into DSP mul_ln1118_1787_fu_4087_p2.
DSP Report: operator mul_ln1118_1787_fu_4087_p2 is absorbed into DSP mul_ln1118_1787_fu_4087_p2.
DSP Report: Generating DSP mul_ln1118_1827_fu_6245_p2, operation Mode is: A''*(B:0x3ffe3).
DSP Report: register mul_ln1118_1827_fu_6245_p2 is absorbed into DSP mul_ln1118_1827_fu_6245_p2.
DSP Report: register mul_ln1118_1827_fu_6245_p2 is absorbed into DSP mul_ln1118_1827_fu_6245_p2.
DSP Report: operator mul_ln1118_1827_fu_6245_p2 is absorbed into DSP mul_ln1118_1827_fu_6245_p2.
DSP Report: Generating DSP mul_ln1118_1340_fu_5196_p2, operation Mode is: A''*(B:0x3ffea).
DSP Report: register mul_ln1118_1340_fu_5196_p2 is absorbed into DSP mul_ln1118_1340_fu_5196_p2.
DSP Report: register mul_ln1118_1340_fu_5196_p2 is absorbed into DSP mul_ln1118_1340_fu_5196_p2.
DSP Report: operator mul_ln1118_1340_fu_5196_p2 is absorbed into DSP mul_ln1118_1340_fu_5196_p2.
DSP Report: Generating DSP mul_ln1118_1532_fu_2625_p2, operation Mode is: A''*(B:0x3ffeb).
DSP Report: register mul_ln1118_1532_fu_2625_p2 is absorbed into DSP mul_ln1118_1532_fu_2625_p2.
DSP Report: register mul_ln1118_1532_fu_2625_p2 is absorbed into DSP mul_ln1118_1532_fu_2625_p2.
DSP Report: operator mul_ln1118_1532_fu_2625_p2 is absorbed into DSP mul_ln1118_1532_fu_2625_p2.
DSP Report: Generating DSP mul_ln1118_2065_fu_4170_p2, operation Mode is: A''*(B:0x3a).
DSP Report: register data_105_V_read_1_reg_36503573_reg is absorbed into DSP mul_ln1118_2065_fu_4170_p2.
DSP Report: register data_105_V_read_1_reg_36503573_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2065_fu_4170_p2.
DSP Report: operator mul_ln1118_2065_fu_4170_p2 is absorbed into DSP mul_ln1118_2065_fu_4170_p2.
DSP Report: Generating DSP add_ln703_2962_fu_36491102_p2, operation Mode is: PCIN+A''*(B:0x2c).
DSP Report: register data_71_V_read_1_reg_36504126_reg is absorbed into DSP add_ln703_2962_fu_36491102_p2.
DSP Report: register data_71_V_read_1_reg_36504126_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2962_fu_36491102_p2.
DSP Report: operator add_ln703_2962_fu_36491102_p2 is absorbed into DSP add_ln703_2962_fu_36491102_p2.
DSP Report: operator mul_ln1118_1417_fu_3865_p2 is absorbed into DSP add_ln703_2962_fu_36491102_p2.
DSP Report: Generating DSP add_ln703_2962_reg_36510330_reg, operation Mode is: PCIN+A''*(B:0x25).
DSP Report: register zext_ln1118_1268_reg_36505610_reg is absorbed into DSP add_ln703_2962_reg_36510330_reg.
DSP Report: register zext_ln1118_1268_reg_36505610_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2962_reg_36510330_reg.
DSP Report: register add_ln703_2962_reg_36510330_reg is absorbed into DSP add_ln703_2962_reg_36510330_reg.
DSP Report: operator add_ln703_2962_fu_36491102_p2 is absorbed into DSP add_ln703_2962_reg_36510330_reg.
DSP Report: operator mul_ln1118_1517_fu_6452_p2 is absorbed into DSP add_ln703_2962_reg_36510330_reg.
DSP Report: Generating DSP mul_ln1118_2552_fu_4848_p2, operation Mode is: A''*(B:0x3ffc6).
DSP Report: register mul_ln1118_2552_fu_4848_p2 is absorbed into DSP mul_ln1118_2552_fu_4848_p2.
DSP Report: register mul_ln1118_2552_fu_4848_p2 is absorbed into DSP mul_ln1118_2552_fu_4848_p2.
DSP Report: operator mul_ln1118_2552_fu_4848_p2 is absorbed into DSP mul_ln1118_2552_fu_4848_p2.
DSP Report: Generating DSP mul_ln1118_1209_fu_2650_p2, operation Mode is: A''*(B:0x3d).
DSP Report: register data_60_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1209_fu_2650_p2.
DSP Report: register data_60_V_read_1_reg_36504308_reg is absorbed into DSP mul_ln1118_1209_fu_2650_p2.
DSP Report: operator mul_ln1118_1209_fu_2650_p2 is absorbed into DSP mul_ln1118_1209_fu_2650_p2.
DSP Report: Generating DSP add_ln703_2959_fu_36461514_p2, operation Mode is: PCIN+A''*(B:0x33).
DSP Report: register data_62_V_read_int_reg_reg is absorbed into DSP add_ln703_2959_fu_36461514_p2.
DSP Report: register data_62_V_read_1_reg_36504276_reg is absorbed into DSP add_ln703_2959_fu_36461514_p2.
DSP Report: operator add_ln703_2959_fu_36461514_p2 is absorbed into DSP add_ln703_2959_fu_36461514_p2.
DSP Report: operator mul_ln1118_1254_fu_4645_p2 is absorbed into DSP add_ln703_2959_fu_36461514_p2.
DSP Report: Generating DSP mul_ln1118_1388_fu_5119_p2, operation Mode is: A''*(B:0x3feed).
DSP Report: register mul_ln1118_1388_fu_5119_p2 is absorbed into DSP mul_ln1118_1388_fu_5119_p2.
DSP Report: register mul_ln1118_1388_fu_5119_p2 is absorbed into DSP mul_ln1118_1388_fu_5119_p2.
DSP Report: operator mul_ln1118_1388_fu_5119_p2 is absorbed into DSP mul_ln1118_1388_fu_5119_p2.
DSP Report: Generating DSP mul_ln1118_1483_fu_3213_p2, operation Mode is: A''*(B:0x3feaa).
DSP Report: register mul_ln1118_1483_fu_3213_p2 is absorbed into DSP mul_ln1118_1483_fu_3213_p2.
DSP Report: register mul_ln1118_1483_fu_3213_p2 is absorbed into DSP mul_ln1118_1483_fu_3213_p2.
DSP Report: operator mul_ln1118_1483_fu_3213_p2 is absorbed into DSP mul_ln1118_1483_fu_3213_p2.
DSP Report: Generating DSP mul_ln1118_1554_fu_6384_p2, operation Mode is: A''*(B:0x49).
DSP Report: register data_78_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1554_fu_6384_p2.
DSP Report: register data_78_V_read_1_reg_36504017_reg is absorbed into DSP mul_ln1118_1554_fu_6384_p2.
DSP Report: operator mul_ln1118_1554_fu_6384_p2 is absorbed into DSP mul_ln1118_1554_fu_6384_p2.
DSP Report: Generating DSP add_ln703_1948_reg_36508789_reg, operation Mode is: PCIN+A''*(B:0x74).
DSP Report: register data_77_V_read_int_reg_reg is absorbed into DSP add_ln703_1948_reg_36508789_reg.
DSP Report: register data_77_V_read_1_reg_36504031_reg is absorbed into DSP add_ln703_1948_reg_36508789_reg.
DSP Report: register add_ln703_1948_reg_36508789_reg is absorbed into DSP add_ln703_1948_reg_36508789_reg.
DSP Report: operator add_ln703_1948_fu_36460884_p2 is absorbed into DSP add_ln703_1948_reg_36508789_reg.
DSP Report: operator mul_ln1118_1537_fu_5732_p2 is absorbed into DSP add_ln703_1948_reg_36508789_reg.
DSP Report: Generating DSP add_ln703_1949_fu_36484609_p2, operation Mode is: PCIN+A''*(B:0x4a).
DSP Report: register data_76_V_read_1_reg_36504046_reg is absorbed into DSP add_ln703_1949_fu_36484609_p2.
DSP Report: register data_76_V_read_1_reg_36504046_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1949_fu_36484609_p2.
DSP Report: operator add_ln703_1949_fu_36484609_p2 is absorbed into DSP add_ln703_1949_fu_36484609_p2.
DSP Report: operator mul_ln1118_1518_fu_4686_p2 is absorbed into DSP add_ln703_1949_fu_36484609_p2.
DSP Report: Generating DSP mul_ln1118_1834_fu_5111_p2, operation Mode is: A''*(B:0x3ffb7).
DSP Report: register mul_ln1118_1834_fu_5111_p2 is absorbed into DSP mul_ln1118_1834_fu_5111_p2.
DSP Report: register mul_ln1118_1834_fu_5111_p2 is absorbed into DSP mul_ln1118_1834_fu_5111_p2.
DSP Report: operator mul_ln1118_1834_fu_5111_p2 is absorbed into DSP mul_ln1118_1834_fu_5111_p2.
DSP Report: Generating DSP mul_ln1118_1477_fu_6102_p2, operation Mode is: A''*(B:0x3ff63).
DSP Report: register mul_ln1118_1477_fu_6102_p2 is absorbed into DSP mul_ln1118_1477_fu_6102_p2.
DSP Report: register mul_ln1118_1477_fu_6102_p2 is absorbed into DSP mul_ln1118_1477_fu_6102_p2.
DSP Report: operator mul_ln1118_1477_fu_6102_p2 is absorbed into DSP mul_ln1118_1477_fu_6102_p2.
DSP Report: Generating DSP mul_ln1118_1520_fu_2970_p2, operation Mode is: A''*(B:0x3ff33).
DSP Report: register mul_ln1118_1520_fu_2970_p2 is absorbed into DSP mul_ln1118_1520_fu_2970_p2.
DSP Report: register mul_ln1118_1520_fu_2970_p2 is absorbed into DSP mul_ln1118_1520_fu_2970_p2.
DSP Report: operator mul_ln1118_1520_fu_2970_p2 is absorbed into DSP mul_ln1118_1520_fu_2970_p2.
DSP Report: Generating DSP mul_ln1118_1793_fu_4704_p2, operation Mode is: A''*(B:0x3ff63).
DSP Report: register mul_ln1118_1793_fu_4704_p2 is absorbed into DSP mul_ln1118_1793_fu_4704_p2.
DSP Report: register mul_ln1118_1793_fu_4704_p2 is absorbed into DSP mul_ln1118_1793_fu_4704_p2.
DSP Report: operator mul_ln1118_1793_fu_4704_p2 is absorbed into DSP mul_ln1118_1793_fu_4704_p2.
DSP Report: Generating DSP mul_ln1118_1812_fu_4110_p2, operation Mode is: A''*(B:0x3ff50).
DSP Report: register mul_ln1118_1812_fu_4110_p2 is absorbed into DSP mul_ln1118_1812_fu_4110_p2.
DSP Report: register mul_ln1118_1812_fu_4110_p2 is absorbed into DSP mul_ln1118_1812_fu_4110_p2.
DSP Report: operator mul_ln1118_1812_fu_4110_p2 is absorbed into DSP mul_ln1118_1812_fu_4110_p2.
DSP Report: Generating DSP add_ln703_1492_reg_36508509_reg, operation Mode is: C+A''*(B:0x3a).
DSP Report: register data_59_V_read_int_reg_reg is absorbed into DSP add_ln703_1492_reg_36508509_reg.
DSP Report: register data_59_V_read_1_reg_36504322_reg is absorbed into DSP add_ln703_1492_reg_36508509_reg.
DSP Report: register add_ln703_1492_reg_36508509_reg is absorbed into DSP add_ln703_1492_reg_36508509_reg.
DSP Report: operator add_ln703_1492_fu_36459614_p2 is absorbed into DSP add_ln703_1492_reg_36508509_reg.
DSP Report: operator mul_ln1118_1189_fu_2636_p2 is absorbed into DSP add_ln703_1492_reg_36508509_reg.
DSP Report: Generating DSP mul_ln1118_1257_fu_2725_p2, operation Mode is: A''*(B:0x3ffc9).
DSP Report: register mul_ln1118_1257_fu_2725_p2 is absorbed into DSP mul_ln1118_1257_fu_2725_p2.
DSP Report: register mul_ln1118_1257_fu_2725_p2 is absorbed into DSP mul_ln1118_1257_fu_2725_p2.
DSP Report: operator mul_ln1118_1257_fu_2725_p2 is absorbed into DSP mul_ln1118_1257_fu_2725_p2.
DSP Report: Generating DSP mul_ln1118_1349_fu_3486_p2, operation Mode is: A''*(B:0x3ffd2).
DSP Report: register mul_ln1118_1349_fu_3486_p2 is absorbed into DSP mul_ln1118_1349_fu_3486_p2.
DSP Report: register mul_ln1118_1349_fu_3486_p2 is absorbed into DSP mul_ln1118_1349_fu_3486_p2.
DSP Report: operator mul_ln1118_1349_fu_3486_p2 is absorbed into DSP mul_ln1118_1349_fu_3486_p2.
DSP Report: Generating DSP mul_ln1118_545_fu_6311_p2, operation Mode is: A''*(B:0x3ff51).
DSP Report: register mul_ln1118_545_fu_6311_p2 is absorbed into DSP mul_ln1118_545_fu_6311_p2.
DSP Report: register mul_ln1118_545_fu_6311_p2 is absorbed into DSP mul_ln1118_545_fu_6311_p2.
DSP Report: operator mul_ln1118_545_fu_6311_p2 is absorbed into DSP mul_ln1118_545_fu_6311_p2.
DSP Report: Generating DSP mul_ln1118_624_fu_5477_p2, operation Mode is: A''*(B:0x3ffda).
DSP Report: register mul_ln1118_624_fu_5477_p2 is absorbed into DSP mul_ln1118_624_fu_5477_p2.
DSP Report: register mul_ln1118_624_fu_5477_p2 is absorbed into DSP mul_ln1118_624_fu_5477_p2.
DSP Report: operator mul_ln1118_624_fu_5477_p2 is absorbed into DSP mul_ln1118_624_fu_5477_p2.
DSP Report: Generating DSP mul_ln1118_810_fu_4189_p2, operation Mode is: A''*(B:0x3ffd6).
DSP Report: register mul_ln1118_810_fu_4189_p2 is absorbed into DSP mul_ln1118_810_fu_4189_p2.
DSP Report: register mul_ln1118_810_fu_4189_p2 is absorbed into DSP mul_ln1118_810_fu_4189_p2.
DSP Report: operator mul_ln1118_810_fu_4189_p2 is absorbed into DSP mul_ln1118_810_fu_4189_p2.
DSP Report: Generating DSP mul_ln1118_814_fu_5378_p2, operation Mode is: A''*(B:0x3fdc9).
DSP Report: register mul_ln1118_814_fu_5378_p2 is absorbed into DSP mul_ln1118_814_fu_5378_p2.
DSP Report: register mul_ln1118_814_fu_5378_p2 is absorbed into DSP mul_ln1118_814_fu_5378_p2.
DSP Report: operator mul_ln1118_814_fu_5378_p2 is absorbed into DSP mul_ln1118_814_fu_5378_p2.
DSP Report: Generating DSP mul_ln1118_1047_fu_6389_p2, operation Mode is: A''*(B:0x3fd11).
DSP Report: register mul_ln1118_1047_fu_6389_p2 is absorbed into DSP mul_ln1118_1047_fu_6389_p2.
DSP Report: register mul_ln1118_1047_fu_6389_p2 is absorbed into DSP mul_ln1118_1047_fu_6389_p2.
DSP Report: operator mul_ln1118_1047_fu_6389_p2 is absorbed into DSP mul_ln1118_1047_fu_6389_p2.
DSP Report: Generating DSP mul_ln1118_939_fu_5575_p2, operation Mode is: A''*(B:0x3fed3).
DSP Report: register mul_ln1118_939_fu_5575_p2 is absorbed into DSP mul_ln1118_939_fu_5575_p2.
DSP Report: register mul_ln1118_939_fu_5575_p2 is absorbed into DSP mul_ln1118_939_fu_5575_p2.
DSP Report: operator mul_ln1118_939_fu_5575_p2 is absorbed into DSP mul_ln1118_939_fu_5575_p2.
DSP Report: Generating DSP mul_ln1118_710_fu_4520_p2, operation Mode is: A''*(B:0x64).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP mul_ln1118_710_fu_4520_p2.
DSP Report: register add_ln703_1147_fu_36457466_p2 is absorbed into DSP mul_ln1118_710_fu_4520_p2.
DSP Report: operator mul_ln1118_710_fu_4520_p2 is absorbed into DSP mul_ln1118_710_fu_4520_p2.
DSP Report: Generating DSP add_ln703_1147_fu_36457466_p2, operation Mode is: PCIN+A''*(B:0x71).
DSP Report: register data_47_V_read_int_reg_reg is absorbed into DSP add_ln703_1147_fu_36457466_p2.
DSP Report: register data_47_V_read_1_reg_36504513_reg is absorbed into DSP add_ln703_1147_fu_36457466_p2.
DSP Report: operator add_ln703_1147_fu_36457466_p2 is absorbed into DSP add_ln703_1147_fu_36457466_p2.
DSP Report: operator mul_ln1118_966_fu_3347_p2 is absorbed into DSP add_ln703_1147_fu_36457466_p2.
DSP Report: Generating DSP mul_ln1118_647_fu_4381_p2, operation Mode is: A''*(B:0x2c).
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP mul_ln1118_647_fu_4381_p2.
DSP Report: register data_31_V_read_1_reg_36504750_reg is absorbed into DSP mul_ln1118_647_fu_4381_p2.
DSP Report: operator mul_ln1118_647_fu_4381_p2 is absorbed into DSP mul_ln1118_647_fu_4381_p2.
DSP Report: Generating DSP add_ln703_1146_fu_36457456_p2, operation Mode is: PCIN+A''*(B:0x47).
DSP Report: register data_61_V_read_int_reg_reg is absorbed into DSP add_ln703_1146_fu_36457456_p2.
DSP Report: register data_61_V_read_1_reg_36504293_reg is absorbed into DSP add_ln703_1146_fu_36457456_p2.
DSP Report: operator add_ln703_1146_fu_36457456_p2 is absorbed into DSP add_ln703_1146_fu_36457456_p2.
DSP Report: operator mul_ln1118_1236_fu_6284_p2 is absorbed into DSP add_ln703_1146_fu_36457456_p2.
DSP Report: Generating DSP mul_ln1118_1042_fu_5498_p2, operation Mode is: A''*(B:0xbe).
DSP Report: register data_51_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1042_fu_5498_p2.
DSP Report: register data_51_V_read_1_reg_36504448_reg is absorbed into DSP mul_ln1118_1042_fu_5498_p2.
DSP Report: operator mul_ln1118_1042_fu_5498_p2 is absorbed into DSP mul_ln1118_1042_fu_5498_p2.
DSP Report: Generating DSP mul_ln1118_839_fu_5956_p2, operation Mode is: A''*(B:0x3ff9a).
DSP Report: register mul_ln1118_839_fu_5956_p2 is absorbed into DSP mul_ln1118_839_fu_5956_p2.
DSP Report: register mul_ln1118_839_fu_5956_p2 is absorbed into DSP mul_ln1118_839_fu_5956_p2.
DSP Report: operator mul_ln1118_839_fu_5956_p2 is absorbed into DSP mul_ln1118_839_fu_5956_p2.
DSP Report: Generating DSP mul_ln1118_883_fu_5440_p2, operation Mode is: A''*(B:0x3ff95).
DSP Report: register mul_ln1118_883_fu_5440_p2 is absorbed into DSP mul_ln1118_883_fu_5440_p2.
DSP Report: register mul_ln1118_883_fu_5440_p2 is absorbed into DSP mul_ln1118_883_fu_5440_p2.
DSP Report: operator mul_ln1118_883_fu_5440_p2 is absorbed into DSP mul_ln1118_883_fu_5440_p2.
DSP Report: Generating DSP mul_ln1118_1199_fu_5826_p2, operation Mode is: A''*(B:0x89).
DSP Report: register data_59_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1199_fu_5826_p2.
DSP Report: register data_59_V_read_1_reg_36504322_reg is absorbed into DSP mul_ln1118_1199_fu_5826_p2.
DSP Report: operator mul_ln1118_1199_fu_5826_p2 is absorbed into DSP mul_ln1118_1199_fu_5826_p2.
DSP Report: Generating DSP add_ln703_1307_fu_36458554_p2, operation Mode is: PCIN+A''*(B:0x98).
DSP Report: register data_58_V_read_int_reg_reg is absorbed into DSP add_ln703_1307_fu_36458554_p2.
DSP Report: register data_58_V_read_1_reg_36504337_reg is absorbed into DSP add_ln703_1307_fu_36458554_p2.
DSP Report: operator add_ln703_1307_fu_36458554_p2 is absorbed into DSP add_ln703_1307_fu_36458554_p2.
DSP Report: operator mul_ln1118_1180_fu_2629_p2 is absorbed into DSP add_ln703_1307_fu_36458554_p2.
DSP Report: Generating DSP mul_ln1118_818_reg_6348659_reg, operation Mode is: (A''*(B:0x3ff51))'.
DSP Report: register mul_ln1118_818_reg_6348659_reg is absorbed into DSP mul_ln1118_818_reg_6348659_reg.
DSP Report: register mul_ln1118_818_reg_6348659_reg is absorbed into DSP mul_ln1118_818_reg_6348659_reg.
DSP Report: register mul_ln1118_818_reg_6348659_reg is absorbed into DSP mul_ln1118_818_reg_6348659_reg.
DSP Report: operator mul_ln1118_818_fu_4131_p2 is absorbed into DSP mul_ln1118_818_reg_6348659_reg.
DSP Report: Generating DSP mul_ln1118_1051_fu_3497_p2, operation Mode is: A''*(B:0x3ff43).
DSP Report: register mul_ln1118_1051_fu_3497_p2 is absorbed into DSP mul_ln1118_1051_fu_3497_p2.
DSP Report: register mul_ln1118_1051_fu_3497_p2 is absorbed into DSP mul_ln1118_1051_fu_3497_p2.
DSP Report: operator mul_ln1118_1051_fu_3497_p2 is absorbed into DSP mul_ln1118_1051_fu_3497_p2.
DSP Report: Generating DSP mul_ln1118_613_fu_5141_p2, operation Mode is: A''*(B:0x3ff4b).
DSP Report: register mul_ln1118_613_fu_5141_p2 is absorbed into DSP mul_ln1118_613_fu_5141_p2.
DSP Report: register mul_ln1118_613_fu_5141_p2 is absorbed into DSP mul_ln1118_613_fu_5141_p2.
DSP Report: operator mul_ln1118_613_fu_5141_p2 is absorbed into DSP mul_ln1118_613_fu_5141_p2.
DSP Report: Generating DSP mul_ln1118_661_fu_4028_p2, operation Mode is: A''*(B:0x3ff27).
DSP Report: register mul_ln1118_661_fu_4028_p2 is absorbed into DSP mul_ln1118_661_fu_4028_p2.
DSP Report: register mul_ln1118_661_fu_4028_p2 is absorbed into DSP mul_ln1118_661_fu_4028_p2.
DSP Report: operator mul_ln1118_661_fu_4028_p2 is absorbed into DSP mul_ln1118_661_fu_4028_p2.
DSP Report: Generating DSP mul_ln1118_863_fu_5057_p2, operation Mode is: A''*(B:0x3ff30).
DSP Report: register mul_ln1118_863_fu_5057_p2 is absorbed into DSP mul_ln1118_863_fu_5057_p2.
DSP Report: register mul_ln1118_863_fu_5057_p2 is absorbed into DSP mul_ln1118_863_fu_5057_p2.
DSP Report: operator mul_ln1118_863_fu_5057_p2 is absorbed into DSP mul_ln1118_863_fu_5057_p2.
DSP Report: Generating DSP mul_ln1118_715_fu_4525_p2, operation Mode is: A''*(B:0x3ff94).
DSP Report: register mul_ln1118_720_fu_5268_p2 is absorbed into DSP mul_ln1118_715_fu_4525_p2.
DSP Report: register mul_ln1118_720_fu_5268_p2 is absorbed into DSP mul_ln1118_715_fu_4525_p2.
DSP Report: operator mul_ln1118_715_fu_4525_p2 is absorbed into DSP mul_ln1118_715_fu_4525_p2.
DSP Report: Generating DSP mul_ln1118_951_fu_3165_p2, operation Mode is: A''*(B:0x3ffa2).
DSP Report: register mul_ln1118_951_fu_3165_p2 is absorbed into DSP mul_ln1118_951_fu_3165_p2.
DSP Report: register mul_ln1118_951_fu_3165_p2 is absorbed into DSP mul_ln1118_951_fu_3165_p2.
DSP Report: operator mul_ln1118_951_fu_3165_p2 is absorbed into DSP mul_ln1118_951_fu_3165_p2.
DSP Report: Generating DSP mul_ln1118_589_fu_2781_p2, operation Mode is: A''*(B:0x6c).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mul_ln1118_589_fu_2781_p2.
DSP Report: register data_28_V_read_1_reg_36504791_reg is absorbed into DSP mul_ln1118_589_fu_2781_p2.
DSP Report: operator mul_ln1118_589_fu_2781_p2 is absorbed into DSP mul_ln1118_589_fu_2781_p2.
DSP Report: Generating DSP add_ln703_1394_fu_36459083_p2, operation Mode is: PCIN+A''*(B:0x6f).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP add_ln703_1394_fu_36459083_p2.
DSP Report: register zext_ln1118_415_reg_36505413_reg is absorbed into DSP add_ln703_1394_fu_36459083_p2.
DSP Report: operator add_ln703_1394_fu_36459083_p2 is absorbed into DSP add_ln703_1394_fu_36459083_p2.
DSP Report: operator mul_ln1118_549_fu_4306_p2 is absorbed into DSP add_ln703_1394_fu_36459083_p2.
DSP Report: Generating DSP mul_ln1118_1352_fu_3140_p2, operation Mode is: A''*(B:0x3ff8b).
DSP Report: register mul_ln1118_1352_fu_3140_p2 is absorbed into DSP mul_ln1118_1352_fu_3140_p2.
DSP Report: register mul_ln1118_1352_fu_3140_p2 is absorbed into DSP mul_ln1118_1352_fu_3140_p2.
DSP Report: operator mul_ln1118_1352_fu_3140_p2 is absorbed into DSP mul_ln1118_1352_fu_3140_p2.
DSP Report: Generating DSP mul_ln1118_628_fu_4360_p2, operation Mode is: A''*(B:0x3ff5a).
DSP Report: register mul_ln1118_628_fu_4360_p2 is absorbed into DSP mul_ln1118_628_fu_4360_p2.
DSP Report: register mul_ln1118_628_fu_4360_p2 is absorbed into DSP mul_ln1118_628_fu_4360_p2.
DSP Report: operator mul_ln1118_628_fu_4360_p2 is absorbed into DSP mul_ln1118_628_fu_4360_p2.
DSP Report: Generating DSP mul_ln1118_674_fu_4833_p2, operation Mode is: A''*(B:0x3ff0a).
DSP Report: register mul_ln1118_674_fu_4833_p2 is absorbed into DSP mul_ln1118_674_fu_4833_p2.
DSP Report: register mul_ln1118_674_fu_4833_p2 is absorbed into DSP mul_ln1118_674_fu_4833_p2.
DSP Report: operator mul_ln1118_674_fu_4833_p2 is absorbed into DSP mul_ln1118_674_fu_4833_p2.
DSP Report: Generating DSP mul_ln1118_606_fu_5993_p2, operation Mode is: A''*(B:0x3ff7a).
DSP Report: register mul_ln1118_606_fu_5993_p2 is absorbed into DSP mul_ln1118_606_fu_5993_p2.
DSP Report: register mul_ln1118_606_fu_5993_p2 is absorbed into DSP mul_ln1118_606_fu_5993_p2.
DSP Report: operator mul_ln1118_606_fu_5993_p2 is absorbed into DSP mul_ln1118_606_fu_5993_p2.
DSP Report: Generating DSP mul_ln1118_652_fu_3994_p2, operation Mode is: A''*(B:0x3fea2).
DSP Report: register mul_ln1118_652_fu_3994_p2 is absorbed into DSP mul_ln1118_652_fu_3994_p2.
DSP Report: register mul_ln1118_652_fu_3994_p2 is absorbed into DSP mul_ln1118_652_fu_3994_p2.
DSP Report: operator mul_ln1118_652_fu_3994_p2 is absorbed into DSP mul_ln1118_652_fu_3994_p2.
DSP Report: Generating DSP mul_ln1118_800_fu_4847_p2, operation Mode is: A''*(B:0x3fec9).
DSP Report: register mul_ln1118_800_fu_4847_p2 is absorbed into DSP mul_ln1118_800_fu_4847_p2.
DSP Report: register mul_ln1118_800_fu_4847_p2 is absorbed into DSP mul_ln1118_800_fu_4847_p2.
DSP Report: operator mul_ln1118_800_fu_4847_p2 is absorbed into DSP mul_ln1118_800_fu_4847_p2.
DSP Report: Generating DSP mul_ln1118_813_fu_6602_p2, operation Mode is: A''*(B:0x3fef2).
DSP Report: register mul_ln1118_813_fu_6602_p2 is absorbed into DSP mul_ln1118_813_fu_6602_p2.
DSP Report: register mul_ln1118_813_fu_6602_p2 is absorbed into DSP mul_ln1118_813_fu_6602_p2.
DSP Report: operator mul_ln1118_813_fu_6602_p2 is absorbed into DSP mul_ln1118_813_fu_6602_p2.
DSP Report: Generating DSP mul_ln1118_1025_fu_6073_p2, operation Mode is: A''*(B:0x3fec2).
DSP Report: register mul_ln1118_1025_fu_6073_p2 is absorbed into DSP mul_ln1118_1025_fu_6073_p2.
DSP Report: register mul_ln1118_1025_fu_6073_p2 is absorbed into DSP mul_ln1118_1025_fu_6073_p2.
DSP Report: operator mul_ln1118_1025_fu_6073_p2 is absorbed into DSP mul_ln1118_1025_fu_6073_p2.
DSP Report: Generating DSP mul_ln1118_612_fu_4153_p2, operation Mode is: A''*(B:0x62).
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP mul_ln1118_612_fu_4153_p2.
DSP Report: register data_29_V_read_1_reg_36504776_reg is absorbed into DSP mul_ln1118_612_fu_4153_p2.
DSP Report: operator mul_ln1118_612_fu_4153_p2 is absorbed into DSP mul_ln1118_612_fu_4153_p2.
DSP Report: Generating DSP add_ln703_1738_fu_36460529_p2, operation Mode is: PCIN+A''*(B:0x6f).
DSP Report: register data_52_V_read_int_reg_reg is absorbed into DSP add_ln703_1738_fu_36460529_p2.
DSP Report: register zext_ln1118_844_reg_36505584_reg is absorbed into DSP add_ln703_1738_fu_36460529_p2.
DSP Report: operator add_ln703_1738_fu_36460529_p2 is absorbed into DSP add_ln703_1738_fu_36460529_p2.
DSP Report: operator mul_ln1118_1070_fu_5161_p2 is absorbed into DSP add_ln703_1738_fu_36460529_p2.
DSP Report: Generating DSP mul_ln1118_1355_fu_5666_p2, operation Mode is: A''*(B:0x4b).
DSP Report: register data_67_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1355_fu_5666_p2.
DSP Report: register data_67_V_read_1_reg_36504192_reg is absorbed into DSP mul_ln1118_1355_fu_5666_p2.
DSP Report: operator mul_ln1118_1355_fu_5666_p2 is absorbed into DSP mul_ln1118_1355_fu_5666_p2.
DSP Report: Generating DSP add_ln703_1737_fu_36460519_p2, operation Mode is: PCIN+A''*(B:0x5e).
DSP Report: register data_54_V_read_int_reg_reg is absorbed into DSP add_ln703_1737_fu_36460519_p2.
DSP Report: register data_54_V_read_1_reg_36504402_reg is absorbed into DSP add_ln703_1737_fu_36460519_p2.
DSP Report: operator add_ln703_1737_fu_36460519_p2 is absorbed into DSP add_ln703_1737_fu_36460519_p2.
DSP Report: operator mul_ln1118_1100_fu_6543_p2 is absorbed into DSP add_ln703_1737_fu_36460519_p2.
DSP Report: Generating DSP add_ln703_1737_fu_36460519_p2, operation Mode is: PCIN+A''*(B:0x53).
DSP Report: register data_63_V_read_int_reg_reg is absorbed into DSP add_ln703_1737_fu_36460519_p2.
DSP Report: register data_63_V_read_1_reg_36504259_reg is absorbed into DSP add_ln703_1737_fu_36460519_p2.
DSP Report: operator add_ln703_1737_fu_36460519_p2 is absorbed into DSP add_ln703_1737_fu_36460519_p2.
DSP Report: operator mul_ln1118_1288_fu_2819_p2 is absorbed into DSP add_ln703_1737_fu_36460519_p2.
DSP Report: Generating DSP mul_ln1118_720_fu_5268_p2, operation Mode is: A''*(B:0x3ffaa).
DSP Report: register mul_ln1118_720_fu_5268_p2 is absorbed into DSP mul_ln1118_720_fu_5268_p2.
DSP Report: register mul_ln1118_720_fu_5268_p2 is absorbed into DSP mul_ln1118_720_fu_5268_p2.
DSP Report: operator mul_ln1118_720_fu_5268_p2 is absorbed into DSP mul_ln1118_720_fu_5268_p2.
DSP Report: Generating DSP mul_ln1118_660_fu_4143_p2, operation Mode is: A''*(B:0x3ffb4).
DSP Report: register mul_ln1118_660_fu_4143_p2 is absorbed into DSP mul_ln1118_660_fu_4143_p2.
DSP Report: register mul_ln1118_660_fu_4143_p2 is absorbed into DSP mul_ln1118_660_fu_4143_p2.
DSP Report: operator mul_ln1118_660_fu_4143_p2 is absorbed into DSP mul_ln1118_660_fu_4143_p2.
DSP Report: Generating DSP add_ln703_1724_fu_36460439_p2, operation Mode is: C+A''*(B:0xe6).
DSP Report: register data_91_V_read_int_reg_reg is absorbed into DSP add_ln703_1724_fu_36460439_p2.
DSP Report: register data_91_V_read_1_reg_36503806_reg is absorbed into DSP add_ln703_1724_fu_36460439_p2.
DSP Report: operator add_ln703_1724_fu_36460439_p2 is absorbed into DSP add_ln703_1724_fu_36460439_p2.
DSP Report: operator mul_ln1118_1803_fu_6482_p2 is absorbed into DSP add_ln703_1724_fu_36460439_p2.
DSP Report: Generating DSP mul_ln1118_650_fu_4221_p2, operation Mode is: A''*(B:0x3ffd1).
DSP Report: register mul_ln1118_650_fu_4221_p2 is absorbed into DSP mul_ln1118_650_fu_4221_p2.
DSP Report: register mul_ln1118_650_fu_4221_p2 is absorbed into DSP mul_ln1118_650_fu_4221_p2.
DSP Report: operator mul_ln1118_650_fu_4221_p2 is absorbed into DSP mul_ln1118_650_fu_4221_p2.
DSP Report: Generating DSP mul_ln1118_489_fu_4080_p2, operation Mode is: A''*(B:0x3ffd6).
DSP Report: register mul_ln1118_489_fu_4080_p2 is absorbed into DSP mul_ln1118_489_fu_4080_p2.
DSP Report: register mul_ln1118_489_fu_4080_p2 is absorbed into DSP mul_ln1118_489_fu_4080_p2.
DSP Report: operator mul_ln1118_489_fu_4080_p2 is absorbed into DSP mul_ln1118_489_fu_4080_p2.
DSP Report: Generating DSP add_ln703_1206_fu_36457840_p2, operation Mode is: C+A''*(B:0x75).
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP add_ln703_1206_fu_36457840_p2.
DSP Report: register data_38_V_read_1_reg_36504654_reg is absorbed into DSP add_ln703_1206_fu_36457840_p2.
DSP Report: operator add_ln703_1206_fu_36457840_p2 is absorbed into DSP add_ln703_1206_fu_36457840_p2.
DSP Report: operator mul_ln1118_798_fu_3396_p2 is absorbed into DSP add_ln703_1206_fu_36457840_p2.
DSP Report: Generating DSP mul_ln1118_550_fu_3124_p2, operation Mode is: A2*(B:0x45).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_550_fu_3124_p2.
DSP Report: operator mul_ln1118_550_fu_3124_p2 is absorbed into DSP mul_ln1118_550_fu_3124_p2.
DSP Report: Generating DSP add_ln703_1203_reg_36506190_reg, operation Mode is: PCIN+A2*(B:0x51).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP add_ln703_1203_reg_36506190_reg.
DSP Report: register add_ln703_1203_reg_36506190_reg is absorbed into DSP add_ln703_1203_reg_36506190_reg.
DSP Report: operator add_ln703_1203_fu_36440782_p2 is absorbed into DSP add_ln703_1203_reg_36506190_reg.
DSP Report: operator mul_ln1118_450_fu_3245_p2 is absorbed into DSP add_ln703_1203_reg_36506190_reg.
DSP Report: Generating DSP mul_ln1118_1281_fu_4829_p2, operation Mode is: A''*(B:0x3ff9b).
DSP Report: register mul_ln1118_1281_fu_4829_p2 is absorbed into DSP mul_ln1118_1281_fu_4829_p2.
DSP Report: register mul_ln1118_1281_fu_4829_p2 is absorbed into DSP mul_ln1118_1281_fu_4829_p2.
DSP Report: operator mul_ln1118_1281_fu_4829_p2 is absorbed into DSP mul_ln1118_1281_fu_4829_p2.
DSP Report: Generating DSP mul_ln1118_544_fu_4302_p2, operation Mode is: A''*(B:0x8c).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_544_fu_4302_p2.
DSP Report: register zext_ln1118_415_reg_36505413_reg is absorbed into DSP mul_ln1118_544_fu_4302_p2.
DSP Report: operator mul_ln1118_544_fu_4302_p2 is absorbed into DSP mul_ln1118_544_fu_4302_p2.
DSP Report: Generating DSP add_ln703_1038_fu_36456788_p2, operation Mode is: PCIN+A''*(B:0xaf).
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP add_ln703_1038_fu_36456788_p2.
DSP Report: register data_29_V_read_1_reg_36504776_reg is absorbed into DSP add_ln703_1038_fu_36456788_p2.
DSP Report: operator add_ln703_1038_fu_36456788_p2 is absorbed into DSP add_ln703_1038_fu_36456788_p2.
DSP Report: operator mul_ln1118_601_fu_4351_p2 is absorbed into DSP add_ln703_1038_fu_36456788_p2.
DSP Report: Generating DSP mul_ln1118_707_fu_4795_p2, operation Mode is: A''*(B:0x91).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP mul_ln1118_707_fu_4795_p2.
DSP Report: register data_34_V_read_1_reg_36504707_reg is absorbed into DSP mul_ln1118_707_fu_4795_p2.
DSP Report: operator mul_ln1118_707_fu_4795_p2 is absorbed into DSP mul_ln1118_707_fu_4795_p2.
DSP Report: Generating DSP add_ln703_1037_fu_36456778_p2, operation Mode is: PCIN+A''*(B:0x9e).
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP add_ln703_1037_fu_36456778_p2.
DSP Report: register data_30_V_read_1_reg_36504764_reg is absorbed into DSP add_ln703_1037_fu_36456778_p2.
DSP Report: operator add_ln703_1037_fu_36456778_p2 is absorbed into DSP add_ln703_1037_fu_36456778_p2.
DSP Report: operator mul_ln1118_622_fu_5259_p2 is absorbed into DSP add_ln703_1037_fu_36456778_p2.
DSP Report: Generating DSP add_ln703_1037_fu_36456778_p2, operation Mode is: PCIN+A''*(B:0xad).
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP add_ln703_1037_fu_36456778_p2.
DSP Report: register data_31_V_read_1_reg_36504750_reg is absorbed into DSP add_ln703_1037_fu_36456778_p2.
DSP Report: operator add_ln703_1037_fu_36456778_p2 is absorbed into DSP add_ln703_1037_fu_36456778_p2.
DSP Report: operator mul_ln1118_644_fu_3491_p2 is absorbed into DSP add_ln703_1037_fu_36456778_p2.
DSP Report: Generating DSP mul_ln1118_751_fu_4966_p2, operation Mode is: A''*(B:0x3ff7a).
DSP Report: register mul_ln1118_751_fu_4966_p2 is absorbed into DSP mul_ln1118_751_fu_4966_p2.
DSP Report: register mul_ln1118_751_fu_4966_p2 is absorbed into DSP mul_ln1118_751_fu_4966_p2.
DSP Report: operator mul_ln1118_751_fu_4966_p2 is absorbed into DSP mul_ln1118_751_fu_4966_p2.
DSP Report: Generating DSP mul_ln1118_1089_fu_5121_p2, operation Mode is: A''*(B:0x3ff5f).
DSP Report: register mul_ln1118_1089_fu_5121_p2 is absorbed into DSP mul_ln1118_1089_fu_5121_p2.
DSP Report: register mul_ln1118_1089_fu_5121_p2 is absorbed into DSP mul_ln1118_1089_fu_5121_p2.
DSP Report: operator mul_ln1118_1089_fu_5121_p2 is absorbed into DSP mul_ln1118_1089_fu_5121_p2.
DSP Report: Generating DSP mul_ln1118_506_fu_5713_p2, operation Mode is: A''*(B:0x3ff2b).
DSP Report: register mul_ln1118_506_fu_5713_p2 is absorbed into DSP mul_ln1118_506_fu_5713_p2.
DSP Report: register mul_ln1118_506_fu_5713_p2 is absorbed into DSP mul_ln1118_506_fu_5713_p2.
DSP Report: operator mul_ln1118_506_fu_5713_p2 is absorbed into DSP mul_ln1118_506_fu_5713_p2.
DSP Report: Generating DSP mul_ln1118_1168_fu_3966_p2, operation Mode is: A''*(B:0x152).
DSP Report: register data_58_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1168_fu_3966_p2.
DSP Report: register data_58_V_read_1_reg_36504337_reg is absorbed into DSP mul_ln1118_1168_fu_3966_p2.
DSP Report: operator mul_ln1118_1168_fu_3966_p2 is absorbed into DSP mul_ln1118_1168_fu_3966_p2.
DSP Report: Generating DSP add_ln703_1030_fu_36456720_p2, operation Mode is: PCIN+A''*(B:0x105).
DSP Report: register data_50_V_read_int_reg_reg is absorbed into DSP add_ln703_1030_fu_36456720_p2.
DSP Report: register data_50_V_read_1_reg_36504464_reg is absorbed into DSP add_ln703_1030_fu_36456720_p2.
DSP Report: operator add_ln703_1030_fu_36456720_p2 is absorbed into DSP add_ln703_1030_fu_36456720_p2.
DSP Report: operator mul_ln1118_1018_fu_3688_p2 is absorbed into DSP add_ln703_1030_fu_36456720_p2.
DSP Report: Generating DSP mul_ln1118_1160_fu_3316_p2, operation Mode is: A''*(B:0x3ff72).
DSP Report: register mul_ln1118_1160_fu_3316_p2 is absorbed into DSP mul_ln1118_1160_fu_3316_p2.
DSP Report: register mul_ln1118_1160_fu_3316_p2 is absorbed into DSP mul_ln1118_1160_fu_3316_p2.
DSP Report: operator mul_ln1118_1160_fu_3316_p2 is absorbed into DSP mul_ln1118_1160_fu_3316_p2.
DSP Report: Generating DSP mul_ln1118_1139_fu_3129_p2, operation Mode is: A''*(B:0x3ff6f).
DSP Report: register mul_ln1118_1139_fu_3129_p2 is absorbed into DSP mul_ln1118_1139_fu_3129_p2.
DSP Report: register mul_ln1118_1139_fu_3129_p2 is absorbed into DSP mul_ln1118_1139_fu_3129_p2.
DSP Report: operator mul_ln1118_1139_fu_3129_p2 is absorbed into DSP mul_ln1118_1139_fu_3129_p2.
DSP Report: Generating DSP mul_ln1118_657_fu_6169_p2, operation Mode is: A''*(B:0x3ff6c).
DSP Report: register mul_ln1118_657_fu_6169_p2 is absorbed into DSP mul_ln1118_657_fu_6169_p2.
DSP Report: register mul_ln1118_657_fu_6169_p2 is absorbed into DSP mul_ln1118_657_fu_6169_p2.
DSP Report: operator mul_ln1118_657_fu_6169_p2 is absorbed into DSP mul_ln1118_657_fu_6169_p2.
DSP Report: Generating DSP mul_ln1118_678_fu_3345_p2, operation Mode is: A''*(B:0xa3).
DSP Report: register data_32_V_read_int_reg_reg is absorbed into DSP mul_ln1118_678_fu_3345_p2.
DSP Report: register zext_ln1118_516_reg_36505490_reg is absorbed into DSP mul_ln1118_678_fu_3345_p2.
DSP Report: operator mul_ln1118_678_fu_3345_p2 is absorbed into DSP mul_ln1118_678_fu_3345_p2.
DSP Report: Generating DSP mul_ln1118_633_fu_4367_p2, operation Mode is: A''*(B:0x3ffa6).
DSP Report: register mul_ln1118_633_fu_4367_p2 is absorbed into DSP mul_ln1118_633_fu_4367_p2.
DSP Report: register mul_ln1118_633_fu_4367_p2 is absorbed into DSP mul_ln1118_633_fu_4367_p2.
DSP Report: operator mul_ln1118_633_fu_4367_p2 is absorbed into DSP mul_ln1118_633_fu_4367_p2.
DSP Report: Generating DSP add_ln703_579_fu_36453866_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_579_fu_36453866_p2 is absorbed into DSP add_ln703_579_fu_36453866_p2.
DSP Report: Generating DSP mul_ln1118_1120_fu_3636_p2, operation Mode is: A''*(B:0x3ffb1).
DSP Report: register mul_ln1118_1120_fu_3636_p2 is absorbed into DSP mul_ln1118_1120_fu_3636_p2.
DSP Report: register mul_ln1118_1120_fu_3636_p2 is absorbed into DSP mul_ln1118_1120_fu_3636_p2.
DSP Report: operator mul_ln1118_1120_fu_3636_p2 is absorbed into DSP mul_ln1118_1120_fu_3636_p2.
DSP Report: Generating DSP mul_ln1118_448_fu_4835_p2, operation Mode is: A''*(B:0x3ff4e).
DSP Report: register mul_ln1118_448_fu_4835_p2 is absorbed into DSP mul_ln1118_448_fu_4835_p2.
DSP Report: register mul_ln1118_448_fu_4835_p2 is absorbed into DSP mul_ln1118_448_fu_4835_p2.
DSP Report: operator mul_ln1118_448_fu_4835_p2 is absorbed into DSP mul_ln1118_448_fu_4835_p2.
DSP Report: Generating DSP mul_ln1118_527_fu_5700_p2, operation Mode is: A''*(B:0x3ff6f).
DSP Report: register mul_ln1118_527_fu_5700_p2 is absorbed into DSP mul_ln1118_527_fu_5700_p2.
DSP Report: register mul_ln1118_527_fu_5700_p2 is absorbed into DSP mul_ln1118_527_fu_5700_p2.
DSP Report: operator mul_ln1118_527_fu_5700_p2 is absorbed into DSP mul_ln1118_527_fu_5700_p2.
DSP Report: Generating DSP mul_ln1118_727_fu_5008_p2, operation Mode is: A''*(B:0x3ff06).
DSP Report: register mul_ln1118_727_fu_5008_p2 is absorbed into DSP mul_ln1118_727_fu_5008_p2.
DSP Report: register mul_ln1118_727_fu_5008_p2 is absorbed into DSP mul_ln1118_727_fu_5008_p2.
DSP Report: operator mul_ln1118_727_fu_5008_p2 is absorbed into DSP mul_ln1118_727_fu_5008_p2.
DSP Report: Generating DSP mul_ln1118_747_fu_3317_p2, operation Mode is: A2*(B:0x2d).
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP mul_ln1118_747_fu_3317_p2.
DSP Report: operator mul_ln1118_747_fu_3317_p2 is absorbed into DSP mul_ln1118_747_fu_3317_p2.
DSP Report: Generating DSP add_ln703_667_fu_36440666_p2, operation Mode is: PCIN+A:B2+C'.
DSP Report: register add_ln703_667_fu_36440666_p2 is absorbed into DSP add_ln703_667_fu_36440666_p2.
DSP Report: register add_ln703_667_fu_36440666_p2 is absorbed into DSP add_ln703_667_fu_36440666_p2.
DSP Report: operator add_ln703_667_fu_36440666_p2 is absorbed into DSP add_ln703_667_fu_36440666_p2.
DSP Report: Generating DSP add_ln703_668_reg_36506135_reg, operation Mode is: C+A2*(B:0x2e).
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP add_ln703_668_reg_36506135_reg.
DSP Report: register add_ln703_668_reg_36506135_reg is absorbed into DSP add_ln703_668_reg_36506135_reg.
DSP Report: operator add_ln703_668_fu_36440676_p2 is absorbed into DSP add_ln703_668_reg_36506135_reg.
DSP Report: operator mul_ln1118_597_fu_6324_p2 is absorbed into DSP add_ln703_668_reg_36506135_reg.
DSP Report: Generating DSP mul_ln1118_690_fu_6503_p2, operation Mode is: A''*(B:0x155).
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP mul_ln1118_690_fu_6503_p2.
DSP Report: register data_33_V_read_1_reg_36504720_reg is absorbed into DSP mul_ln1118_690_fu_6503_p2.
DSP Report: operator mul_ln1118_690_fu_6503_p2 is absorbed into DSP mul_ln1118_690_fu_6503_p2.
DSP Report: Generating DSP add_ln703_704_fu_36454625_p2, operation Mode is: PCIN+A''*(B:0x192).
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP add_ln703_704_fu_36454625_p2.
DSP Report: register data_31_V_read_1_reg_36504750_reg is absorbed into DSP add_ln703_704_fu_36454625_p2.
DSP Report: operator add_ln703_704_fu_36454625_p2 is absorbed into DSP add_ln703_704_fu_36454625_p2.
DSP Report: operator mul_ln1118_648_fu_6134_p2 is absorbed into DSP add_ln703_704_fu_36454625_p2.
DSP Report: Generating DSP add_ln703_704_reg_36507774_reg, operation Mode is: PCIN+A''*(B:0x1d6).
DSP Report: register data_32_V_read_int_reg_reg is absorbed into DSP add_ln703_704_reg_36507774_reg.
DSP Report: register data_32_V_read_1_reg_36504736_reg is absorbed into DSP add_ln703_704_reg_36507774_reg.
DSP Report: register add_ln703_704_reg_36507774_reg is absorbed into DSP add_ln703_704_reg_36507774_reg.
DSP Report: operator add_ln703_704_fu_36454625_p2 is absorbed into DSP add_ln703_704_reg_36507774_reg.
DSP Report: operator mul_ln1118_672_fu_3952_p2 is absorbed into DSP add_ln703_704_reg_36507774_reg.
DSP Report: Generating DSP mul_ln1118_626_fu_6370_p2, operation Mode is: A''*(B:0x117).
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP mul_ln1118_626_fu_6370_p2.
DSP Report: register data_30_V_read_1_reg_36504764_reg is absorbed into DSP mul_ln1118_626_fu_6370_p2.
DSP Report: operator mul_ln1118_626_fu_6370_p2 is absorbed into DSP mul_ln1118_626_fu_6370_p2.
DSP Report: Generating DSP add_ln703_702_fu_36454609_p2, operation Mode is: PCIN+A''*(B:0x139).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP add_ln703_702_fu_36454609_p2.
DSP Report: register data_20_V_read_1_reg_36504890_reg is absorbed into DSP add_ln703_702_fu_36454609_p2.
DSP Report: operator add_ln703_702_fu_36454609_p2 is absorbed into DSP add_ln703_702_fu_36454609_p2.
DSP Report: operator mul_ln1118_430_fu_4800_p2 is absorbed into DSP add_ln703_702_fu_36454609_p2.
DSP Report: Generating DSP add_ln703_702_reg_36507769_reg, operation Mode is: PCIN+A''*(B:0x126).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP add_ln703_702_reg_36507769_reg.
DSP Report: register data_28_V_read_1_reg_36504791_reg is absorbed into DSP add_ln703_702_reg_36507769_reg.
DSP Report: register add_ln703_702_reg_36507769_reg is absorbed into DSP add_ln703_702_reg_36507769_reg.
DSP Report: operator add_ln703_702_fu_36454609_p2 is absorbed into DSP add_ln703_702_reg_36507769_reg.
DSP Report: operator mul_ln1118_588_fu_4006_p2 is absorbed into DSP add_ln703_702_reg_36507769_reg.
DSP Report: Generating DSP mul_ln1118_1021_fu_5576_p2, operation Mode is: A''*(B:0x11c).
DSP Report: register data_50_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1021_fu_5576_p2.
DSP Report: register data_50_V_read_1_reg_36504464_reg is absorbed into DSP mul_ln1118_1021_fu_5576_p2.
DSP Report: operator mul_ln1118_1021_fu_5576_p2 is absorbed into DSP mul_ln1118_1021_fu_5576_p2.
DSP Report: Generating DSP add_ln703_985_fu_36456460_p2, operation Mode is: PCIN+A''*(B:0x199).
DSP Report: register data_45_V_read_int_reg_reg is absorbed into DSP add_ln703_985_fu_36456460_p2.
DSP Report: register data_45_V_read_1_reg_36504544_reg is absorbed into DSP add_ln703_985_fu_36456460_p2.
DSP Report: operator add_ln703_985_fu_36456460_p2 is absorbed into DSP add_ln703_985_fu_36456460_p2.
DSP Report: operator mul_ln1118_927_fu_4818_p2 is absorbed into DSP add_ln703_985_fu_36456460_p2.
DSP Report: Generating DSP add_ln703_991_fu_36456506_p2, operation Mode is: C+A''*(B:0x87).
DSP Report: register data_44_V_read_int_reg_reg is absorbed into DSP add_ln703_991_fu_36456506_p2.
DSP Report: register data_44_V_read_1_reg_36504561_reg is absorbed into DSP add_ln703_991_fu_36456506_p2.
DSP Report: operator add_ln703_991_fu_36456506_p2 is absorbed into DSP add_ln703_991_fu_36456506_p2.
DSP Report: operator mul_ln1118_906_fu_6097_p2 is absorbed into DSP add_ln703_991_fu_36456506_p2.
DSP Report: Generating DSP mul_ln1118_1078_fu_6434_p2, operation Mode is: A''*(B:0x51).
DSP Report: register data_53_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1078_fu_6434_p2.
DSP Report: register data_53_V_read_1_reg_36504419_reg is absorbed into DSP mul_ln1118_1078_fu_6434_p2.
DSP Report: operator mul_ln1118_1078_fu_6434_p2 is absorbed into DSP mul_ln1118_1078_fu_6434_p2.
DSP Report: Generating DSP add_ln703_990_fu_36456496_p2, operation Mode is: PCIN+A''*(B:0x89).
DSP Report: register data_52_V_read_int_reg_reg is absorbed into DSP add_ln703_990_fu_36456496_p2.
DSP Report: register zext_ln1118_844_reg_36505584_reg is absorbed into DSP add_ln703_990_fu_36456496_p2.
DSP Report: operator add_ln703_990_fu_36456496_p2 is absorbed into DSP add_ln703_990_fu_36456496_p2.
DSP Report: operator mul_ln1118_1061_fu_3641_p2 is absorbed into DSP add_ln703_990_fu_36456496_p2.
DSP Report: Generating DSP mul_ln1118_577_fu_4229_p2, operation Mode is: A''*(B:0x3ff36).
DSP Report: register mul_ln1118_577_fu_4229_p2 is absorbed into DSP mul_ln1118_577_fu_4229_p2.
DSP Report: register mul_ln1118_577_fu_4229_p2 is absorbed into DSP mul_ln1118_577_fu_4229_p2.
DSP Report: operator mul_ln1118_577_fu_4229_p2 is absorbed into DSP mul_ln1118_577_fu_4229_p2.
DSP Report: Generating DSP mul_ln1118_596_fu_4697_p2, operation Mode is: A''*(B:0x3ff2c).
DSP Report: register mul_ln1118_596_fu_4697_p2 is absorbed into DSP mul_ln1118_596_fu_4697_p2.
DSP Report: register mul_ln1118_596_fu_4697_p2 is absorbed into DSP mul_ln1118_596_fu_4697_p2.
DSP Report: operator mul_ln1118_596_fu_4697_p2 is absorbed into DSP mul_ln1118_596_fu_4697_p2.
DSP Report: Generating DSP mul_ln1118_1268_fu_6456_p2, operation Mode is: A''*(B:0x3feec).
DSP Report: register mul_ln1118_1268_fu_6456_p2 is absorbed into DSP mul_ln1118_1268_fu_6456_p2.
DSP Report: register mul_ln1118_1268_fu_6456_p2 is absorbed into DSP mul_ln1118_1268_fu_6456_p2.
DSP Report: operator mul_ln1118_1268_fu_6456_p2 is absorbed into DSP mul_ln1118_1268_fu_6456_p2.
DSP Report: Generating DSP add_ln703_1168_fu_36457586_p2, operation Mode is: C+A''*(B:0x9d).
DSP Report: register data_62_V_read_int_reg_reg is absorbed into DSP add_ln703_1168_fu_36457586_p2.
DSP Report: register data_62_V_read_1_reg_36504276_reg is absorbed into DSP add_ln703_1168_fu_36457586_p2.
DSP Report: operator add_ln703_1168_fu_36457586_p2 is absorbed into DSP add_ln703_1168_fu_36457586_p2.
DSP Report: operator mul_ln1118_1260_fu_4607_p2 is absorbed into DSP add_ln703_1168_fu_36457586_p2.
DSP Report: Generating DSP add_ln703_1284_fu_36458407_p2, operation Mode is: C+A''*(B:0x47).
DSP Report: register data_53_V_read_int_reg_reg is absorbed into DSP add_ln703_1284_fu_36458407_p2.
DSP Report: register data_53_V_read_1_reg_36504419_reg is absorbed into DSP add_ln703_1284_fu_36458407_p2.
DSP Report: operator add_ln703_1284_fu_36458407_p2 is absorbed into DSP add_ln703_1284_fu_36458407_p2.
DSP Report: operator mul_ln1118_1082_fu_5398_p2 is absorbed into DSP add_ln703_1284_fu_36458407_p2.
DSP Report: Generating DSP mul_ln1118_694_fu_4505_p2, operation Mode is: A''*(B:0x1dc).
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP mul_ln1118_694_fu_4505_p2.
DSP Report: register data_33_V_read_1_reg_36504720_reg is absorbed into DSP mul_ln1118_694_fu_4505_p2.
DSP Report: operator mul_ln1118_694_fu_4505_p2 is absorbed into DSP mul_ln1118_694_fu_4505_p2.
DSP Report: Generating DSP mul_ln1118_573_fu_6233_p2, operation Mode is: A''*(B:0x74).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_573_fu_6233_p2.
DSP Report: register mul_ln1118_573_fu_6233_p2 is absorbed into DSP mul_ln1118_573_fu_6233_p2.
DSP Report: operator mul_ln1118_573_fu_6233_p2 is absorbed into DSP mul_ln1118_573_fu_6233_p2.
DSP Report: Generating DSP add_ln703_461_fu_36453277_p2, operation Mode is: PCIN+A''*(B:0x93).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP add_ln703_461_fu_36453277_p2.
DSP Report: register zext_ln1118_415_reg_36505413_reg is absorbed into DSP add_ln703_461_fu_36453277_p2.
DSP Report: operator add_ln703_461_fu_36453277_p2 is absorbed into DSP add_ln703_461_fu_36453277_p2.
DSP Report: operator mul_ln1118_554_fu_6217_p2 is absorbed into DSP add_ln703_461_fu_36453277_p2.
DSP Report: Generating DSP mul_ln1118_536_fu_5738_p2, operation Mode is: A''*(B:0x3ff0c).
DSP Report: register mul_ln1118_536_fu_5738_p2 is absorbed into DSP mul_ln1118_536_fu_5738_p2.
DSP Report: register mul_ln1118_536_fu_5738_p2 is absorbed into DSP mul_ln1118_536_fu_5738_p2.
DSP Report: operator mul_ln1118_536_fu_5738_p2 is absorbed into DSP mul_ln1118_536_fu_5738_p2.
DSP Report: Generating DSP mul_ln1118_517_fu_6428_p2, operation Mode is: A''*(B:0x3fe49).
DSP Report: register mul_ln1118_517_fu_6428_p2 is absorbed into DSP mul_ln1118_517_fu_6428_p2.
DSP Report: register mul_ln1118_517_fu_6428_p2 is absorbed into DSP mul_ln1118_517_fu_6428_p2.
DSP Report: operator mul_ln1118_517_fu_6428_p2 is absorbed into DSP mul_ln1118_517_fu_6428_p2.
DSP Report: Generating DSP add_ln703_581_fu_36453882_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_581_fu_36453882_p2 is absorbed into DSP add_ln703_581_fu_36453882_p2.
DSP Report: Generating DSP mul_ln1118_631_fu_4364_p2, operation Mode is: A''*(B:0x55).
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP mul_ln1118_631_fu_4364_p2.
DSP Report: register add_ln703_585_fu_36453908_p2 is absorbed into DSP mul_ln1118_631_fu_4364_p2.
DSP Report: operator mul_ln1118_631_fu_4364_p2 is absorbed into DSP mul_ln1118_631_fu_4364_p2.
DSP Report: Generating DSP add_ln703_585_fu_36453908_p2, operation Mode is: PCIN+A''*(B:0x4a).
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP add_ln703_585_fu_36453908_p2.
DSP Report: register data_31_V_read_1_reg_36504750_reg is absorbed into DSP add_ln703_585_fu_36453908_p2.
DSP Report: operator add_ln703_585_fu_36453908_p2 is absorbed into DSP add_ln703_585_fu_36453908_p2.
DSP Report: operator mul_ln1118_655_fu_4724_p2 is absorbed into DSP add_ln703_585_fu_36453908_p2.
DSP Report: Generating DSP mul_ln1118_608_fu_4617_p2, operation Mode is: A''*(B:0x5b).
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP mul_ln1118_608_fu_4617_p2.
DSP Report: register data_29_V_read_1_reg_36504776_reg is absorbed into DSP mul_ln1118_608_fu_4617_p2.
DSP Report: operator mul_ln1118_608_fu_4617_p2 is absorbed into DSP mul_ln1118_608_fu_4617_p2.
DSP Report: Generating DSP add_ln703_583_fu_36453888_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_583_fu_36453888_p2 is absorbed into DSP add_ln703_583_fu_36453888_p2.
DSP Report: register add_ln703_583_fu_36453888_p2 is absorbed into DSP add_ln703_583_fu_36453888_p2.
DSP Report: register add_ln703_583_fu_36453888_p2 is absorbed into DSP add_ln703_583_fu_36453888_p2.
DSP Report: register add_ln703_583_fu_36453888_p2 is absorbed into DSP add_ln703_583_fu_36453888_p2.
DSP Report: register sub_ln703_4_fu_36459209_p2 is absorbed into DSP add_ln703_583_fu_36453888_p2.
DSP Report: operator add_ln703_583_fu_36453888_p2 is absorbed into DSP add_ln703_583_fu_36453888_p2.
DSP Report: Generating DSP add_ln703_1335_reg_36508354_reg, operation Mode is: C+A''*(B:0x209).
DSP Report: register data_58_V_read_int_reg_reg is absorbed into DSP add_ln703_1335_reg_36508354_reg.
DSP Report: register data_58_V_read_1_reg_36504337_reg is absorbed into DSP add_ln703_1335_reg_36508354_reg.
DSP Report: register add_ln703_1335_reg_36508354_reg is absorbed into DSP add_ln703_1335_reg_36508354_reg.
DSP Report: operator add_ln703_1335_fu_36458714_p2 is absorbed into DSP add_ln703_1335_reg_36508354_reg.
DSP Report: operator mul_ln1118_1178_fu_5810_p2 is absorbed into DSP add_ln703_1335_reg_36508354_reg.
DSP Report: Generating DSP add_ln703_1409_fu_36459193_p2, operation Mode is: C+A''*(B:0x15).
DSP Report: register data_63_V_read_int_reg_reg is absorbed into DSP add_ln703_1409_fu_36459193_p2.
DSP Report: register zext_ln1118_1036_reg_36505598_reg is absorbed into DSP add_ln703_1409_fu_36459193_p2.
DSP Report: operator add_ln703_1409_fu_36459193_p2 is absorbed into DSP add_ln703_1409_fu_36459193_p2.
DSP Report: operator mul_ln1118_1280_fu_2813_p2 is absorbed into DSP add_ln703_1409_fu_36459193_p2.
DSP Report: Generating DSP mul_ln1118_1153_fu_3929_p2, operation Mode is: A''*(B:0x3a).
DSP Report: register data_57_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1153_fu_3929_p2.
DSP Report: register data_57_V_read_1_reg_36504354_reg is absorbed into DSP mul_ln1118_1153_fu_3929_p2.
DSP Report: operator mul_ln1118_1153_fu_3929_p2 is absorbed into DSP mul_ln1118_1153_fu_3929_p2.
DSP Report: Generating DSP mul_ln1118_756_fu_3176_p2, operation Mode is: A''*(B:0x25).
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP mul_ln1118_756_fu_3176_p2.
DSP Report: register zext_ln1118_575_reg_36505538_reg is absorbed into DSP mul_ln1118_756_fu_3176_p2.
DSP Report: operator mul_ln1118_756_fu_3176_p2 is absorbed into DSP mul_ln1118_756_fu_3176_p2.
DSP Report: Generating DSP add_ln703_1407_fu_36459177_p2, operation Mode is: PCIN+A:B''+C'.
DSP Report: register add_ln703_1407_fu_36459177_p2 is absorbed into DSP add_ln703_1407_fu_36459177_p2.
DSP Report: register add_ln703_1407_fu_36459177_p2 is absorbed into DSP add_ln703_1407_fu_36459177_p2.
DSP Report: register add_ln703_1407_fu_36459177_p2 is absorbed into DSP add_ln703_1407_fu_36459177_p2.
DSP Report: operator add_ln703_1407_fu_36459177_p2 is absorbed into DSP add_ln703_1407_fu_36459177_p2.
DSP Report: Generating DSP mul_ln1118_468_fu_2884_p2, operation Mode is: A''*(B:0x33).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_468_fu_2884_p2.
DSP Report: register data_22_V_read_1_reg_36504865_reg is absorbed into DSP mul_ln1118_468_fu_2884_p2.
DSP Report: operator mul_ln1118_468_fu_2884_p2 is absorbed into DSP mul_ln1118_468_fu_2884_p2.
DSP Report: Generating DSP add_ln703_1404_fu_36459151_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_1404_fu_36459151_p2 is absorbed into DSP add_ln703_1404_fu_36459151_p2.
DSP Report: register add_ln703_1404_fu_36459151_p2 is absorbed into DSP add_ln703_1404_fu_36459151_p2.
DSP Report: register add_ln703_1404_fu_36459151_p2 is absorbed into DSP add_ln703_1404_fu_36459151_p2.
DSP Report: register add_ln703_1404_fu_36459151_p2 is absorbed into DSP add_ln703_1404_fu_36459151_p2.
DSP Report: register add_ln703_1404_fu_36459151_p2 is absorbed into DSP add_ln703_1404_fu_36459151_p2.
DSP Report: operator add_ln703_1404_fu_36459151_p2 is absorbed into DSP add_ln703_1404_fu_36459151_p2.
DSP Report: Generating DSP mul_ln1118_1133_fu_6496_p2, operation Mode is: A''*(B:0x3ffa2).
DSP Report: register mul_ln1118_1133_fu_6496_p2 is absorbed into DSP mul_ln1118_1133_fu_6496_p2.
DSP Report: register mul_ln1118_1133_fu_6496_p2 is absorbed into DSP mul_ln1118_1133_fu_6496_p2.
DSP Report: operator mul_ln1118_1133_fu_6496_p2 is absorbed into DSP mul_ln1118_1133_fu_6496_p2.
DSP Report: Generating DSP mul_ln1118_449_fu_4898_p2, operation Mode is: A2*(B:0x98).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_449_fu_4898_p2.
DSP Report: operator mul_ln1118_449_fu_4898_p2 is absorbed into DSP mul_ln1118_449_fu_4898_p2.
DSP Report: Generating DSP add_ln703_1373_reg_36506210_reg, operation Mode is: PCIN+A2*(B:0xec).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP add_ln703_1373_reg_36506210_reg.
DSP Report: register add_ln703_1373_reg_36506210_reg is absorbed into DSP add_ln703_1373_reg_36506210_reg.
DSP Report: operator add_ln703_1373_fu_36440806_p2 is absorbed into DSP add_ln703_1373_reg_36506210_reg.
DSP Report: operator mul_ln1118_431_fu_6599_p2 is absorbed into DSP add_ln703_1373_reg_36506210_reg.
DSP Report: Generating DSP mul_ln1118_1095_fu_6540_p2, operation Mode is: A''*(B:0x3ff7a).
DSP Report: register mul_ln1118_1095_fu_6540_p2 is absorbed into DSP mul_ln1118_1095_fu_6540_p2.
DSP Report: register mul_ln1118_1095_fu_6540_p2 is absorbed into DSP mul_ln1118_1095_fu_6540_p2.
DSP Report: operator mul_ln1118_1095_fu_6540_p2 is absorbed into DSP mul_ln1118_1095_fu_6540_p2.
DSP Report: Generating DSP add_ln703_1370_fu_36458916_p2, operation Mode is: C+A''*(B:0x143).
DSP Report: register data_49_V_read_int_reg_reg is absorbed into DSP add_ln703_1370_fu_36458916_p2.
DSP Report: register data_49_V_read_1_reg_36504480_reg is absorbed into DSP add_ln703_1370_fu_36458916_p2.
DSP Report: operator add_ln703_1370_fu_36458916_p2 is absorbed into DSP add_ln703_1370_fu_36458916_p2.
DSP Report: operator mul_ln1118_1005_fu_5024_p2 is absorbed into DSP add_ln703_1370_fu_36458916_p2.
DSP Report: Generating DSP add_ln703_1371_fu_36458926_p2, operation Mode is: PCIN+A''*(B:0x10d).
DSP Report: register data_47_V_read_int_reg_reg is absorbed into DSP add_ln703_1371_fu_36458926_p2.
DSP Report: register data_47_V_read_1_reg_36504513_reg is absorbed into DSP add_ln703_1371_fu_36458926_p2.
DSP Report: operator add_ln703_1371_fu_36458926_p2 is absorbed into DSP add_ln703_1371_fu_36458926_p2.
DSP Report: operator mul_ln1118_967_fu_5350_p2 is absorbed into DSP add_ln703_1371_fu_36458926_p2.
DSP Report: Generating DSP add_ln703_1008_fu_36456582_p2, operation Mode is: C+A''*(B:0x9d).
DSP Report: register data_53_V_read_int_reg_reg is absorbed into DSP add_ln703_1008_fu_36456582_p2.
DSP Report: register data_53_V_read_1_reg_36504419_reg is absorbed into DSP add_ln703_1008_fu_36456582_p2.
DSP Report: operator add_ln703_1008_fu_36456582_p2 is absorbed into DSP add_ln703_1008_fu_36456582_p2.
DSP Report: operator mul_ln1118_1084_fu_4055_p2 is absorbed into DSP add_ln703_1008_fu_36456582_p2.
DSP Report: Generating DSP mul_ln1118_539_fu_3709_p2, operation Mode is: A''*(B:0x3ff75).
DSP Report: register mul_ln1118_539_fu_3709_p2 is absorbed into DSP mul_ln1118_539_fu_3709_p2.
DSP Report: register mul_ln1118_539_fu_3709_p2 is absorbed into DSP mul_ln1118_539_fu_3709_p2.
DSP Report: operator mul_ln1118_539_fu_3709_p2 is absorbed into DSP mul_ln1118_539_fu_3709_p2.
DSP Report: Generating DSP mul_ln1118_576_fu_5357_p2, operation Mode is: A''*(B:0x3ff0f).
DSP Report: register mul_ln1118_576_fu_5357_p2 is absorbed into DSP mul_ln1118_576_fu_5357_p2.
DSP Report: register mul_ln1118_576_fu_5357_p2 is absorbed into DSP mul_ln1118_576_fu_5357_p2.
DSP Report: operator mul_ln1118_576_fu_5357_p2 is absorbed into DSP mul_ln1118_576_fu_5357_p2.
DSP Report: Generating DSP mul_ln1118_698_fu_6511_p2, operation Mode is: A''*(B:0x3ff75).
DSP Report: register mul_ln1118_698_fu_6511_p2 is absorbed into DSP mul_ln1118_698_fu_6511_p2.
DSP Report: register mul_ln1118_698_fu_6511_p2 is absorbed into DSP mul_ln1118_698_fu_6511_p2.
DSP Report: operator mul_ln1118_698_fu_6511_p2 is absorbed into DSP mul_ln1118_698_fu_6511_p2.
DSP Report: Generating DSP mul_ln1118_1023_fu_6071_p2, operation Mode is: A''*(B:0x3ffba).
DSP Report: register mul_ln1118_1023_fu_6071_p2 is absorbed into DSP mul_ln1118_1023_fu_6071_p2.
DSP Report: register mul_ln1118_1023_fu_6071_p2 is absorbed into DSP mul_ln1118_1023_fu_6071_p2.
DSP Report: operator mul_ln1118_1023_fu_6071_p2 is absorbed into DSP mul_ln1118_1023_fu_6071_p2.
DSP Report: Generating DSP mul_ln1118_1259_fu_4181_p2, operation Mode is: A''*(B:0x3ffbd).
DSP Report: register mul_ln1118_1259_fu_4181_p2 is absorbed into DSP mul_ln1118_1259_fu_4181_p2.
DSP Report: register mul_ln1118_1259_fu_4181_p2 is absorbed into DSP mul_ln1118_1259_fu_4181_p2.
DSP Report: operator mul_ln1118_1259_fu_4181_p2 is absorbed into DSP mul_ln1118_1259_fu_4181_p2.
DSP Report: Generating DSP mul_ln1118_928_fu_5224_p2, operation Mode is: A''*(B:0x3ffa9).
DSP Report: register mul_ln1118_928_fu_5224_p2 is absorbed into DSP mul_ln1118_928_fu_5224_p2.
DSP Report: register mul_ln1118_928_fu_5224_p2 is absorbed into DSP mul_ln1118_928_fu_5224_p2.
DSP Report: operator mul_ln1118_928_fu_5224_p2 is absorbed into DSP mul_ln1118_928_fu_5224_p2.
DSP Report: Generating DSP mul_ln1118_497_fu_6078_p2, operation Mode is: A2*(B:0xca).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_497_fu_6078_p2.
DSP Report: operator mul_ln1118_497_fu_6078_p2 is absorbed into DSP mul_ln1118_497_fu_6078_p2.
DSP Report: Generating DSP add_ln703_480_reg_36506065_reg, operation Mode is: PCIN+A2*(B:0xaf).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP add_ln703_480_reg_36506065_reg.
DSP Report: register add_ln703_480_reg_36506065_reg is absorbed into DSP add_ln703_480_reg_36506065_reg.
DSP Report: operator add_ln703_480_fu_36440316_p2 is absorbed into DSP add_ln703_480_reg_36506065_reg.
DSP Report: operator mul_ln1118_476_fu_2741_p2 is absorbed into DSP add_ln703_480_reg_36506065_reg.
DSP Report: Generating DSP mul_ln1118_344_fu_3745_p2, operation Mode is: A2*(B:0x3ffea).
DSP Report: register mul_ln1118_344_fu_3745_p2 is absorbed into DSP mul_ln1118_344_fu_3745_p2.
DSP Report: operator mul_ln1118_344_fu_3745_p2 is absorbed into DSP mul_ln1118_344_fu_3745_p2.
DSP Report: Generating DSP add_ln703_487_fu_36440358_p2, operation Mode is: C+A2*(B:0x3a).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP add_ln703_487_fu_36440358_p2.
DSP Report: operator add_ln703_487_fu_36440358_p2 is absorbed into DSP add_ln703_487_fu_36440358_p2.
DSP Report: operator mul_ln1118_399_fu_5755_p2 is absorbed into DSP add_ln703_487_fu_36440358_p2.
DSP Report: Generating DSP add_ln703_486_fu_36440348_p2, operation Mode is: C+A2*(B:0x4b).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP add_ln703_486_fu_36440348_p2.
DSP Report: operator add_ln703_486_fu_36440348_p2 is absorbed into DSP add_ln703_486_fu_36440348_p2.
DSP Report: operator mul_ln1118_457_fu_4746_p2 is absorbed into DSP add_ln703_486_fu_36440348_p2.
DSP Report: Generating DSP mul_ln1118_610_fu_2696_p2, operation Mode is: A''*(B:0x3ff58).
DSP Report: register mul_ln1118_610_fu_2696_p2 is absorbed into DSP mul_ln1118_610_fu_2696_p2.
DSP Report: register mul_ln1118_610_fu_2696_p2 is absorbed into DSP mul_ln1118_610_fu_2696_p2.
DSP Report: operator mul_ln1118_610_fu_2696_p2 is absorbed into DSP mul_ln1118_610_fu_2696_p2.
DSP Report: Generating DSP mul_ln1118_523_fu_4405_p2, operation Mode is: A''*(B:0x3ffa2).
DSP Report: register mul_ln1118_523_fu_4405_p2 is absorbed into DSP mul_ln1118_523_fu_4405_p2.
DSP Report: register mul_ln1118_523_fu_4405_p2 is absorbed into DSP mul_ln1118_523_fu_4405_p2.
DSP Report: operator mul_ln1118_523_fu_4405_p2 is absorbed into DSP mul_ln1118_523_fu_4405_p2.
DSP Report: Generating DSP mul_ln1118_262_fu_2633_p2, operation Mode is: A''*(B:0x3ff15).
DSP Report: register mul_ln1118_262_fu_2633_p2 is absorbed into DSP mul_ln1118_262_fu_2633_p2.
DSP Report: register mul_ln1118_262_fu_2633_p2 is absorbed into DSP mul_ln1118_262_fu_2633_p2.
DSP Report: operator mul_ln1118_262_fu_2633_p2 is absorbed into DSP mul_ln1118_262_fu_2633_p2.
DSP Report: Generating DSP add_ln703_416_fu_36453001_p2, operation Mode is: -C'+A''*(B:0x2c)+1-1.
DSP Report: register data_21_V_read_1_reg_36504880_reg is absorbed into DSP add_ln703_416_fu_36453001_p2.
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP add_ln703_416_fu_36453001_p2.
DSP Report: register data_22_V_read_1_reg_36504865_reg is absorbed into DSP add_ln703_416_fu_36453001_p2.
DSP Report: operator add_ln703_416_fu_36453001_p2 is absorbed into DSP add_ln703_416_fu_36453001_p2.
DSP Report: operator mul_ln1118_463_fu_5635_p2 is absorbed into DSP add_ln703_416_fu_36453001_p2.
DSP Report: Generating DSP mul_ln1118_424_fu_4146_p2, operation Mode is: A''*(B:0x3ffc6).
DSP Report: register mul_ln1118_424_fu_4146_p2 is absorbed into DSP mul_ln1118_424_fu_4146_p2.
DSP Report: register mul_ln1118_424_fu_4146_p2 is absorbed into DSP mul_ln1118_424_fu_4146_p2.
DSP Report: operator mul_ln1118_424_fu_4146_p2 is absorbed into DSP mul_ln1118_424_fu_4146_p2.
DSP Report: Generating DSP add_ln703_452_fu_36453213_p2, operation Mode is: C+A''*(B:0x6e).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP add_ln703_452_fu_36453213_p2.
DSP Report: register zext_ln1118_328_reg_36505312_reg is absorbed into DSP add_ln703_452_fu_36453213_p2.
DSP Report: operator add_ln703_452_fu_36453213_p2 is absorbed into DSP add_ln703_452_fu_36453213_p2.
DSP Report: operator mul_ln1118_453_fu_2802_p2 is absorbed into DSP add_ln703_452_fu_36453213_p2.
DSP Report: Generating DSP mul_ln1118_396_fu_3949_p2, operation Mode is: A''*(B:0x3ff94).
DSP Report: register mul_ln1118_396_fu_3949_p2 is absorbed into DSP mul_ln1118_396_fu_3949_p2.
DSP Report: register mul_ln1118_396_fu_3949_p2 is absorbed into DSP mul_ln1118_396_fu_3949_p2.
DSP Report: operator mul_ln1118_396_fu_3949_p2 is absorbed into DSP mul_ln1118_396_fu_3949_p2.
DSP Report: Generating DSP mul_ln1118_388_fu_3950_p2, operation Mode is: A2*(B:0x3ffe3).
DSP Report: register mul_ln1118_388_fu_3950_p2 is absorbed into DSP mul_ln1118_388_fu_3950_p2.
DSP Report: operator mul_ln1118_388_fu_3950_p2 is absorbed into DSP mul_ln1118_388_fu_3950_p2.
DSP Report: Generating DSP add_ln703_382_fu_36440035_p2, operation Mode is: C+A2*(B:0x59).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP add_ln703_382_fu_36440035_p2.
DSP Report: operator add_ln703_382_fu_36440035_p2 is absorbed into DSP add_ln703_382_fu_36440035_p2.
DSP Report: operator mul_ln1118_446_fu_2996_p2 is absorbed into DSP add_ln703_382_fu_36440035_p2.
DSP Report: Generating DSP add_ln703_383_reg_36506005_reg, operation Mode is: PCIN+A2*(B:0x75).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP add_ln703_383_reg_36506005_reg.
DSP Report: register add_ln703_383_reg_36506005_reg is absorbed into DSP add_ln703_383_reg_36506005_reg.
DSP Report: operator add_ln703_383_fu_36440045_p2 is absorbed into DSP add_ln703_383_reg_36506005_reg.
DSP Report: operator mul_ln1118_426_fu_4048_p2 is absorbed into DSP add_ln703_383_reg_36506005_reg.
DSP Report: Generating DSP mul_ln1118_945_fu_4887_p2, operation Mode is: A''*(B:0x136).
DSP Report: register data_46_V_read_int_reg_reg is absorbed into DSP mul_ln1118_945_fu_4887_p2.
DSP Report: register data_46_V_read_1_reg_36504527_reg is absorbed into DSP mul_ln1118_945_fu_4887_p2.
DSP Report: operator mul_ln1118_945_fu_4887_p2 is absorbed into DSP mul_ln1118_945_fu_4887_p2.
DSP Report: Generating DSP mul_ln1118_529_fu_6581_p2, operation Mode is: A''*(B:0x73).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_529_fu_6581_p2.
DSP Report: register mul_ln1118_529_fu_6581_p2 is absorbed into DSP mul_ln1118_529_fu_6581_p2.
DSP Report: operator mul_ln1118_529_fu_6581_p2 is absorbed into DSP mul_ln1118_529_fu_6581_p2.
DSP Report: Generating DSP add_ln703_522_reg_36507614_reg, operation Mode is: (PCIN+A'':B''+C')'.
DSP Report: register add_ln703_522_reg_36507614_reg is absorbed into DSP add_ln703_522_reg_36507614_reg.
DSP Report: register add_ln703_522_reg_36507614_reg is absorbed into DSP add_ln703_522_reg_36507614_reg.
DSP Report: register add_ln703_522_reg_36507614_reg is absorbed into DSP add_ln703_522_reg_36507614_reg.
DSP Report: register add_ln703_522_reg_36507614_reg is absorbed into DSP add_ln703_522_reg_36507614_reg.
DSP Report: register add_ln703_522_reg_36507614_reg is absorbed into DSP add_ln703_522_reg_36507614_reg.
DSP Report: register add_ln703_522_reg_36507614_reg is absorbed into DSP add_ln703_522_reg_36507614_reg.
DSP Report: operator add_ln703_522_fu_36453522_p2 is absorbed into DSP add_ln703_522_reg_36507614_reg.
DSP Report: Generating DSP mul_ln1118_268_fu_3804_p2, operation Mode is: A''*(B:0x3fec2).
DSP Report: register mul_ln1118_268_fu_3804_p2 is absorbed into DSP mul_ln1118_268_fu_3804_p2.
DSP Report: register mul_ln1118_268_fu_3804_p2 is absorbed into DSP mul_ln1118_268_fu_3804_p2.
DSP Report: operator mul_ln1118_268_fu_3804_p2 is absorbed into DSP mul_ln1118_268_fu_3804_p2.
DSP Report: Generating DSP mul_ln1118_289_fu_3668_p2, operation Mode is: A''*(B:0x3fedc).
DSP Report: register mul_ln1118_289_fu_3668_p2 is absorbed into DSP mul_ln1118_289_fu_3668_p2.
DSP Report: register mul_ln1118_289_fu_3668_p2 is absorbed into DSP mul_ln1118_289_fu_3668_p2.
DSP Report: operator mul_ln1118_289_fu_3668_p2 is absorbed into DSP mul_ln1118_289_fu_3668_p2.
DSP Report: Generating DSP add_ln703_9_fu_36437923_p2, operation Mode is: (C:0xfffffffabc00)+A2*(B:0x3ff17).
DSP Report: register add_ln703_9_fu_36437923_p2 is absorbed into DSP add_ln703_9_fu_36437923_p2.
DSP Report: operator add_ln703_9_fu_36437923_p2 is absorbed into DSP add_ln703_9_fu_36437923_p2.
DSP Report: operator mul_ln1118_8_fu_2773_p2 is absorbed into DSP add_ln703_9_fu_36437923_p2.
DSP Report: Generating DSP mul_ln1118_50_fu_4366_p2, operation Mode is: A2*(B:0x3ff95).
DSP Report: register mul_ln1118_50_fu_4366_p2 is absorbed into DSP mul_ln1118_50_fu_4366_p2.
DSP Report: operator mul_ln1118_50_fu_4366_p2 is absorbed into DSP mul_ln1118_50_fu_4366_p2.
DSP Report: Generating DSP mul_ln1118_29_fu_5354_p2, operation Mode is: A2*(B:0x3fec4).
DSP Report: register mul_ln1118_29_fu_5354_p2 is absorbed into DSP mul_ln1118_29_fu_5354_p2.
DSP Report: operator mul_ln1118_29_fu_5354_p2 is absorbed into DSP mul_ln1118_29_fu_5354_p2.
DSP Report: Generating DSP mul_ln1118_91_fu_3772_p2, operation Mode is: A2*(B:0x3ffc5).
DSP Report: register mul_ln1118_91_fu_3772_p2 is absorbed into DSP mul_ln1118_91_fu_3772_p2.
DSP Report: operator mul_ln1118_91_fu_3772_p2 is absorbed into DSP mul_ln1118_91_fu_3772_p2.
DSP Report: Generating DSP mul_ln1118_220_fu_6241_p2, operation Mode is: A2*(B:0x3ff27).
DSP Report: register mul_ln1118_220_fu_6241_p2 is absorbed into DSP mul_ln1118_220_fu_6241_p2.
DSP Report: operator mul_ln1118_220_fu_6241_p2 is absorbed into DSP mul_ln1118_220_fu_6241_p2.
DSP Report: Generating DSP mul_ln1118_242_fu_3321_p2, operation Mode is: A2*(B:0x3ff46).
DSP Report: register mul_ln1118_242_fu_3321_p2 is absorbed into DSP mul_ln1118_242_fu_3321_p2.
DSP Report: operator mul_ln1118_242_fu_3321_p2 is absorbed into DSP mul_ln1118_242_fu_3321_p2.
DSP Report: Generating DSP mul_ln1118_483_fu_4755_p2, operation Mode is: A2*(B:0x3febf).
DSP Report: register mul_ln1118_483_fu_4755_p2 is absorbed into DSP mul_ln1118_483_fu_4755_p2.
DSP Report: operator mul_ln1118_483_fu_4755_p2 is absorbed into DSP mul_ln1118_483_fu_4755_p2.
DSP Report: Generating DSP add_ln703_364_fu_36452758_p2, operation Mode is: C+A''*(B:0x3ffe3).
DSP Report: register add_ln703_364_fu_36452758_p2 is absorbed into DSP add_ln703_364_fu_36452758_p2.
DSP Report: register add_ln703_364_fu_36452758_p2 is absorbed into DSP add_ln703_364_fu_36452758_p2.
DSP Report: operator add_ln703_364_fu_36452758_p2 is absorbed into DSP add_ln703_364_fu_36452758_p2.
DSP Report: operator mul_ln1118_372_fu_5947_p2 is absorbed into DSP add_ln703_364_fu_36452758_p2.
DSP Report: Generating DSP mul_ln1118_338_fu_6401_p2, operation Mode is: A''*(B:0x4c).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_338_fu_6401_p2.
DSP Report: register zext_ln1118_221_reg_36505125_reg is absorbed into DSP mul_ln1118_338_fu_6401_p2.
DSP Report: operator mul_ln1118_338_fu_6401_p2 is absorbed into DSP mul_ln1118_338_fu_6401_p2.
DSP Report: Generating DSP add_ln703_363_fu_36452748_p2, operation Mode is: C+A''*(B:0x3ffa5).
DSP Report: register add_ln703_363_fu_36452748_p2 is absorbed into DSP add_ln703_363_fu_36452748_p2.
DSP Report: register add_ln703_363_fu_36452748_p2 is absorbed into DSP add_ln703_363_fu_36452748_p2.
DSP Report: operator add_ln703_363_fu_36452748_p2 is absorbed into DSP add_ln703_363_fu_36452748_p2.
DSP Report: operator mul_ln1118_391_fu_5069_p2 is absorbed into DSP add_ln703_363_fu_36452748_p2.
DSP Report: Generating DSP add_ln703_28_fu_36438101_p2, operation Mode is: (C:0xfffffffff000)+A2*(B:0x3ffe9).
DSP Report: register add_ln703_28_fu_36438101_p2 is absorbed into DSP add_ln703_28_fu_36438101_p2.
DSP Report: operator add_ln703_28_fu_36438101_p2 is absorbed into DSP add_ln703_28_fu_36438101_p2.
DSP Report: operator mul_ln1118_28_fu_2766_p2 is absorbed into DSP add_ln703_28_fu_36438101_p2.
DSP Report: Generating DSP mul_ln1118_7_fu_2772_p2, operation Mode is: A2*(B:0x32).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP mul_ln1118_7_fu_2772_p2.
DSP Report: operator mul_ln1118_7_fu_2772_p2 is absorbed into DSP mul_ln1118_7_fu_2772_p2.
DSP Report: Generating DSP mul_ln1118_402_fu_4750_p2, operation Mode is: A2*(B:0x3ff1e).
DSP Report: register mul_ln1118_402_fu_4750_p2 is absorbed into DSP mul_ln1118_402_fu_4750_p2.
DSP Report: operator mul_ln1118_402_fu_4750_p2 is absorbed into DSP mul_ln1118_402_fu_4750_p2.
DSP Report: Generating DSP mul_ln1118_440_fu_4473_p2, operation Mode is: A2*(B:0x3ff7d).
DSP Report: register mul_ln1118_440_fu_4473_p2 is absorbed into DSP mul_ln1118_440_fu_4473_p2.
DSP Report: operator mul_ln1118_440_fu_4473_p2 is absorbed into DSP mul_ln1118_440_fu_4473_p2.
DSP Report: Generating DSP add_ln703_376_fu_36440013_p2, operation Mode is: C+A2*(B:0x47).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP add_ln703_376_fu_36440013_p2.
DSP Report: operator add_ln703_376_fu_36440013_p2 is absorbed into DSP add_ln703_376_fu_36440013_p2.
DSP Report: operator mul_ln1118_305_fu_4333_p2 is absorbed into DSP add_ln703_376_fu_36440013_p2.
DSP Report: Generating DSP mul_ln1118_260_fu_4161_p2, operation Mode is: A2*(B:0xce).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_260_fu_4161_p2.
DSP Report: operator mul_ln1118_260_fu_4161_p2 is absorbed into DSP mul_ln1118_260_fu_4161_p2.
DSP Report: Generating DSP add_ln703_375_fu_36440003_p2, operation Mode is: PCIN+A2*(B:0xf6).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP add_ln703_375_fu_36440003_p2.
DSP Report: operator add_ln703_375_fu_36440003_p2 is absorbed into DSP add_ln703_375_fu_36440003_p2.
DSP Report: operator mul_ln1118_236_fu_4191_p2 is absorbed into DSP add_ln703_375_fu_36440003_p2.
DSP Report: Generating DSP mul_ln1118_382_fu_2984_p2, operation Mode is: A2*(B:0x3ff2e).
DSP Report: register mul_ln1118_382_fu_2984_p2 is absorbed into DSP mul_ln1118_382_fu_2984_p2.
DSP Report: operator mul_ln1118_382_fu_2984_p2 is absorbed into DSP mul_ln1118_382_fu_2984_p2.
DSP Report: Generating DSP mul_ln1118_208_fu_4764_p2, operation Mode is: A2*(B:0x3ff62).
DSP Report: register mul_ln1118_208_fu_4764_p2 is absorbed into DSP mul_ln1118_208_fu_4764_p2.
DSP Report: operator mul_ln1118_208_fu_4764_p2 is absorbed into DSP mul_ln1118_208_fu_4764_p2.
DSP Report: Generating DSP mul_ln1118_232_fu_3931_p2, operation Mode is: A2*(B:0x3ff2d).
DSP Report: register mul_ln1118_232_fu_3931_p2 is absorbed into DSP mul_ln1118_232_fu_3931_p2.
DSP Report: operator mul_ln1118_232_fu_3931_p2 is absorbed into DSP mul_ln1118_232_fu_3931_p2.
DSP Report: Generating DSP mul_ln1118_256_fu_2756_p2, operation Mode is: A2*(B:0x3ff03).
DSP Report: register mul_ln1118_256_fu_2756_p2 is absorbed into DSP mul_ln1118_256_fu_2756_p2.
DSP Report: operator mul_ln1118_256_fu_2756_p2 is absorbed into DSP mul_ln1118_256_fu_2756_p2.
DSP Report: Generating DSP sub_ln703_fu_36439233_p2, operation Mode is: -C'+A2*(B:0x25)+1-1.
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP sub_ln703_fu_36439233_p2.
DSP Report: register sub_ln703_fu_36439233_p2 is absorbed into DSP sub_ln703_fu_36439233_p2.
DSP Report: operator sub_ln703_fu_36439233_p2 is absorbed into DSP sub_ln703_fu_36439233_p2.
DSP Report: operator mul_ln1118_165_fu_4689_p2 is absorbed into DSP sub_ln703_fu_36439233_p2.
DSP Report: Generating DSP mul_ln1118_144_fu_4767_p2, operation Mode is: A2*(B:0x3ffa5).
DSP Report: register mul_ln1118_144_fu_4767_p2 is absorbed into DSP mul_ln1118_144_fu_4767_p2.
DSP Report: operator mul_ln1118_144_fu_4767_p2 is absorbed into DSP mul_ln1118_144_fu_4767_p2.
DSP Report: Generating DSP mul_ln1118_122_fu_3340_p2, operation Mode is: A2*(B:0x3ff9b).
DSP Report: register mul_ln1118_122_fu_3340_p2 is absorbed into DSP mul_ln1118_122_fu_3340_p2.
DSP Report: operator mul_ln1118_122_fu_3340_p2 is absorbed into DSP mul_ln1118_122_fu_3340_p2.
DSP Report: Generating DSP mul_ln1118_80_fu_6236_p2, operation Mode is: A2*(B:0x3ff5d).
DSP Report: register mul_ln1118_80_fu_6236_p2 is absorbed into DSP mul_ln1118_80_fu_6236_p2.
DSP Report: operator mul_ln1118_80_fu_6236_p2 is absorbed into DSP mul_ln1118_80_fu_6236_p2.
DSP Report: Generating DSP add_ln703_39_fu_36438195_p2, operation Mode is: (C:0xffffffff6c00)+A2*(B:0x3ff83).
DSP Report: register add_ln703_39_fu_36438195_p2 is absorbed into DSP add_ln703_39_fu_36438195_p2.
DSP Report: operator add_ln703_39_fu_36438195_p2 is absorbed into DSP add_ln703_39_fu_36438195_p2.
DSP Report: operator mul_ln1118_39_fu_2777_p2 is absorbed into DSP add_ln703_39_fu_36438195_p2.
DSP Report: Generating DSP add_ln703_40_fu_36438205_p2, operation Mode is: C+A2*(B:0x3fece).
DSP Report: register add_ln703_40_fu_36438205_p2 is absorbed into DSP add_ln703_40_fu_36438205_p2.
DSP Report: operator add_ln703_40_fu_36438205_p2 is absorbed into DSP add_ln703_40_fu_36438205_p2.
DSP Report: operator mul_ln1118_19_fu_4930_p2 is absorbed into DSP add_ln703_40_fu_36438205_p2.
DSP Report: Generating DSP mul_ln1118_60_fu_3773_p2, operation Mode is: A2*(B:0x3ff76).
DSP Report: register mul_ln1118_60_fu_3773_p2 is absorbed into DSP mul_ln1118_60_fu_3773_p2.
DSP Report: operator mul_ln1118_60_fu_3773_p2 is absorbed into DSP mul_ln1118_60_fu_3773_p2.
DSP Report: Generating DSP add_ln703_361_fu_36452732_p2, operation Mode is: C+A''*(B:0x94).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP add_ln703_361_fu_36452732_p2.
DSP Report: register zext_ln1118_209_reg_36505101_reg is absorbed into DSP add_ln703_361_fu_36452732_p2.
DSP Report: operator add_ln703_361_fu_36452732_p2 is absorbed into DSP add_ln703_361_fu_36452732_p2.
DSP Report: operator mul_ln1118_318_fu_5223_p2 is absorbed into DSP add_ln703_361_fu_36452732_p2.
DSP Report: Generating DSP mul_ln1118_185_fu_5006_p2, operation Mode is: A2*(B:0x3ffce).
DSP Report: register mul_ln1118_185_fu_5006_p2 is absorbed into DSP mul_ln1118_185_fu_5006_p2.
DSP Report: operator mul_ln1118_185_fu_5006_p2 is absorbed into DSP mul_ln1118_185_fu_5006_p2.
DSP Report: Generating DSP add_ln703_249_fu_36439447_p2, operation Mode is: C+A2*(B:0x57).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP add_ln703_249_fu_36439447_p2.
DSP Report: operator add_ln703_249_fu_36439447_p2 is absorbed into DSP add_ln703_249_fu_36439447_p2.
DSP Report: operator mul_ln1118_302_fu_2750_p2 is absorbed into DSP add_ln703_249_fu_36439447_p2.
DSP Report: Generating DSP mul_ln1118_280_fu_5759_p2, operation Mode is: A2*(B:0xc1).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_280_fu_5759_p2.
DSP Report: operator mul_ln1118_280_fu_5759_p2 is absorbed into DSP mul_ln1118_280_fu_5759_p2.
DSP Report: Generating DSP add_ln703_248_fu_36439437_p2, operation Mode is: PCIN+A2*(B:0xd6).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP add_ln703_248_fu_36439437_p2.
DSP Report: operator add_ln703_248_fu_36439437_p2 is absorbed into DSP add_ln703_248_fu_36439437_p2.
DSP Report: operator mul_ln1118_257_fu_6423_p2 is absorbed into DSP add_ln703_248_fu_36439437_p2.
DSP Report: Generating DSP mul_ln1118_165_reg_6348960_reg, operation Mode is: (A2*(B:0x25))'.
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_165_reg_6348960_reg.
DSP Report: register mul_ln1118_165_reg_6348960_reg is absorbed into DSP mul_ln1118_165_reg_6348960_reg.
DSP Report: operator mul_ln1118_165_fu_4689_p2 is absorbed into DSP mul_ln1118_165_reg_6348960_reg.
DSP Report: Generating DSP mul_ln1118_61_fu_5786_p2, operation Mode is: A2*(B:0x7b).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_61_fu_5786_p2.
DSP Report: operator mul_ln1118_61_fu_5786_p2 is absorbed into DSP mul_ln1118_61_fu_5786_p2.
DSP Report: Generating DSP add_ln703_141_fu_36438925_p2, operation Mode is: PCIN+A2*(B:0x6d).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP add_ln703_141_fu_36438925_p2.
DSP Report: operator add_ln703_141_fu_36438925_p2 is absorbed into DSP add_ln703_141_fu_36438925_p2.
DSP Report: operator mul_ln1118_123_fu_4778_p2 is absorbed into DSP add_ln703_141_fu_36438925_p2.
DSP Report: Generating DSP add_ln703_141_fu_36438925_p2, operation Mode is: PCIN+A2*(B:0xc2).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP add_ln703_141_fu_36438925_p2.
DSP Report: operator add_ln703_141_fu_36438925_p2 is absorbed into DSP add_ln703_141_fu_36438925_p2.
DSP Report: operator mul_ln1118_145_fu_4768_p2 is absorbed into DSP add_ln703_141_fu_36438925_p2.
DSP Report: Generating DSP add_ln703_141_fu_36438925_p2, operation Mode is: PCIN+A2*(B:0x1a).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP add_ln703_141_fu_36438925_p2.
DSP Report: operator add_ln703_141_fu_36438925_p2 is absorbed into DSP add_ln703_141_fu_36438925_p2.
DSP Report: operator mul_ln1118_101_fu_6348_p2 is absorbed into DSP add_ln703_141_fu_36438925_p2.
DSP Report: Generating DSP add_ln703_141_fu_36438925_p2, operation Mode is: PCIN+A2*(B:0x32).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP add_ln703_141_fu_36438925_p2.
DSP Report: operator add_ln703_141_fu_36438925_p2 is absorbed into DSP add_ln703_141_fu_36438925_p2.
DSP Report: operator mul_ln1118_81_fu_5387_p2 is absorbed into DSP add_ln703_141_fu_36438925_p2.
DSP Report: Generating DSP add_ln703_41_fu_36438215_p2, operation Mode is: (C:0x44400)+A2*(B:0xbc).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP add_ln703_41_fu_36438215_p2.
DSP Report: operator add_ln703_41_fu_36438215_p2 is absorbed into DSP add_ln703_41_fu_36438215_p2.
DSP Report: operator mul_ln1118_40_fu_2726_p2 is absorbed into DSP add_ln703_41_fu_36438215_p2.
DSP Report: Generating DSP add_ln703_42_fu_36438225_p2, operation Mode is: C+A2*(B:0x13b).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP add_ln703_42_fu_36438225_p2.
DSP Report: operator add_ln703_42_fu_36438225_p2 is absorbed into DSP add_ln703_42_fu_36438225_p2.
DSP Report: operator mul_ln203_5_fu_6578_p2 is absorbed into DSP add_ln703_42_fu_36438225_p2.
DSP Report: Generating DSP add_ln703_141_reg_36505730_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register add_ln703_141_reg_36505730_reg is absorbed into DSP add_ln703_141_reg_36505730_reg.
DSP Report: operator add_ln703_141_fu_36438925_p2 is absorbed into DSP add_ln703_141_reg_36505730_reg.
DSP Report: Generating DSP mul_ln1118_209_fu_5771_p2, operation Mode is: A2*(B:0x8d).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_209_fu_5771_p2.
DSP Report: operator mul_ln1118_209_fu_5771_p2 is absorbed into DSP mul_ln1118_209_fu_5771_p2.
DSP Report: Generating DSP add_ln703_246_reg_36505870_reg, operation Mode is: PCIN+A2*(B:0x119).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP add_ln703_246_reg_36505870_reg.
DSP Report: register add_ln703_246_reg_36505870_reg is absorbed into DSP add_ln703_246_reg_36505870_reg.
DSP Report: operator add_ln703_246_fu_36439431_p2 is absorbed into DSP add_ln703_246_reg_36505870_reg.
DSP Report: operator mul_ln1118_233_fu_3858_p2 is absorbed into DSP add_ln703_246_reg_36505870_reg.
DSP Report: Generating DSP add_ln703_247_fu_36452310_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_247_fu_36452310_p2 is absorbed into DSP add_ln703_247_fu_36452310_p2.
DSP Report: Generating DSP mul_ln1118_732_fu_2710_p2, operation Mode is: A''*(B:0x16d).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP mul_ln1118_732_fu_2710_p2.
DSP Report: register data_35_V_read_1_reg_36504694_reg is absorbed into DSP mul_ln1118_732_fu_2710_p2.
DSP Report: operator mul_ln1118_732_fu_2710_p2 is absorbed into DSP mul_ln1118_732_fu_2710_p2.
DSP Report: Generating DSP mul_ln1118_33_fu_4783_p2, operation Mode is: A2*(B:0x3ffd9).
DSP Report: register mul_ln1118_33_fu_4783_p2 is absorbed into DSP mul_ln1118_33_fu_4783_p2.
DSP Report: operator mul_ln1118_33_fu_4783_p2 is absorbed into DSP mul_ln1118_33_fu_4783_p2.
DSP Report: Generating DSP add_ln703_14_fu_36437973_p2, operation Mode is: (C:0x73400)+A2*(B:0x3ff11).
DSP Report: register add_ln703_14_fu_36437973_p2 is absorbed into DSP add_ln703_14_fu_36437973_p2.
DSP Report: operator add_ln703_14_fu_36437973_p2 is absorbed into DSP add_ln703_14_fu_36437973_p2.
DSP Report: operator mul_ln1118_13_fu_4397_p2 is absorbed into DSP add_ln703_14_fu_36437973_p2.
DSP Report: Generating DSP mul_ln1118_115_fu_2759_p2, operation Mode is: A2*(B:0x3ffb5).
DSP Report: register mul_ln1118_115_fu_2759_p2 is absorbed into DSP mul_ln1118_115_fu_2759_p2.
DSP Report: operator mul_ln1118_115_fu_2759_p2 is absorbed into DSP mul_ln1118_115_fu_2759_p2.
DSP Report: Generating DSP add_ln703_148_fu_36438949_p2, operation Mode is: C+A2*(B:0x3ff61).
DSP Report: register add_ln703_148_fu_36438949_p2 is absorbed into DSP add_ln703_148_fu_36438949_p2.
DSP Report: operator add_ln703_148_fu_36438949_p2 is absorbed into DSP add_ln703_148_fu_36438949_p2.
DSP Report: operator mul_ln1118_159_fu_4732_p2 is absorbed into DSP add_ln703_148_fu_36438949_p2.
DSP Report: Generating DSP mul_ln1118_138_fu_6214_p2, operation Mode is: A2*(B:0x3ff64).
DSP Report: register mul_ln1118_138_fu_6214_p2 is absorbed into DSP mul_ln1118_138_fu_6214_p2.
DSP Report: operator mul_ln1118_138_fu_6214_p2 is absorbed into DSP mul_ln1118_138_fu_6214_p2.
DSP Report: Generating DSP mul_ln1118_97_fu_2690_p2, operation Mode is: A2*(B:0x3ff62).
DSP Report: register mul_ln1118_97_fu_2690_p2 is absorbed into DSP mul_ln1118_97_fu_2690_p2.
DSP Report: operator mul_ln1118_97_fu_2690_p2 is absorbed into DSP mul_ln1118_97_fu_2690_p2.
DSP Report: Generating DSP add_ln703_1368_fu_36458900_p2, operation Mode is: PCIN+A2:B2+C.
DSP Report: register add_ln703_1368_fu_36458900_p2 is absorbed into DSP add_ln703_1368_fu_36458900_p2.
DSP Report: register add_ln703_1368_fu_36458900_p2 is absorbed into DSP add_ln703_1368_fu_36458900_p2.
DSP Report: operator add_ln703_1368_fu_36458900_p2 is absorbed into DSP add_ln703_1368_fu_36458900_p2.
DSP Report: Generating DSP mul_ln1118_181_fu_4772_p2, operation Mode is: A2*(B:0x3ff92).
DSP Report: register mul_ln1118_181_fu_4772_p2 is absorbed into DSP mul_ln1118_181_fu_4772_p2.
DSP Report: operator mul_ln1118_181_fu_4772_p2 is absorbed into DSP mul_ln1118_181_fu_4772_p2.
DSP Report: Generating DSP add_ln703_320_fu_36439741_p2, operation Mode is: C+A2*(B:0x96).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP add_ln703_320_fu_36439741_p2.
DSP Report: operator add_ln703_320_fu_36439741_p2 is absorbed into DSP add_ln703_320_fu_36439741_p2.
DSP Report: operator mul_ln1118_393_fu_4594_p2 is absorbed into DSP add_ln703_320_fu_36439741_p2.
DSP Report: Generating DSP add_ln703_321_reg_36505940_reg, operation Mode is: PCIN+A2*(B:0x86).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP add_ln703_321_reg_36505940_reg.
DSP Report: register add_ln703_321_reg_36505940_reg is absorbed into DSP add_ln703_321_reg_36505940_reg.
DSP Report: operator add_ln703_321_fu_36439751_p2 is absorbed into DSP add_ln703_321_reg_36505940_reg.
DSP Report: operator mul_ln1118_339_fu_5724_p2 is absorbed into DSP add_ln703_321_reg_36505940_reg.
DSP Report: Generating DSP mul_ln1118_202_fu_5765_p2, operation Mode is: A2*(B:0x3ff1c).
DSP Report: register mul_ln1118_202_fu_5765_p2 is absorbed into DSP mul_ln1118_202_fu_5765_p2.
DSP Report: operator mul_ln1118_202_fu_5765_p2 is absorbed into DSP mul_ln1118_202_fu_5765_p2.
DSP Report: Generating DSP mul_ln1118_225_fu_6271_p2, operation Mode is: A2*(B:0x3ff3d).
DSP Report: register mul_ln1118_225_fu_6271_p2 is absorbed into DSP mul_ln1118_225_fu_6271_p2.
DSP Report: operator mul_ln1118_225_fu_6271_p2 is absorbed into DSP mul_ln1118_225_fu_6271_p2.
DSP Report: Generating DSP add_ln703_1368_fu_36458900_p2, operation Mode is: PCIN+A:B+C'.
DSP Report: register add_ln703_1368_fu_36458900_p2 is absorbed into DSP add_ln703_1368_fu_36458900_p2.
DSP Report: operator add_ln703_1368_fu_36458900_p2 is absorbed into DSP add_ln703_1368_fu_36458900_p2.
DSP Report: Generating DSP mul_ln1118_213_fu_2619_p2, operation Mode is: A''*(B:0x3ff28).
DSP Report: register mul_ln1118_213_fu_2619_p2 is absorbed into DSP mul_ln1118_213_fu_2619_p2.
DSP Report: register mul_ln1118_213_fu_2619_p2 is absorbed into DSP mul_ln1118_213_fu_2619_p2.
DSP Report: operator mul_ln1118_213_fu_2619_p2 is absorbed into DSP mul_ln1118_213_fu_2619_p2.
DSP Report: Generating DSP mul_ln1118_238_fu_3795_p2, operation Mode is: A''*(B:0x3ff62).
DSP Report: register mul_ln1118_238_fu_3795_p2 is absorbed into DSP mul_ln1118_238_fu_3795_p2.
DSP Report: register mul_ln1118_238_fu_3795_p2 is absorbed into DSP mul_ln1118_238_fu_3795_p2.
DSP Report: operator mul_ln1118_238_fu_3795_p2 is absorbed into DSP mul_ln1118_238_fu_3795_p2.
DSP Report: Generating DSP mul_ln1118_85_fu_2760_p2, operation Mode is: A2*(B:0x3ff30).
DSP Report: register mul_ln1118_85_fu_2760_p2 is absorbed into DSP mul_ln1118_85_fu_2760_p2.
DSP Report: operator mul_ln1118_85_fu_2760_p2 is absorbed into DSP mul_ln1118_85_fu_2760_p2.
DSP Report: Generating DSP mul_ln1118_66_fu_4785_p2, operation Mode is: A2*(B:0x3ffb7).
DSP Report: register mul_ln1118_66_fu_4785_p2 is absorbed into DSP mul_ln1118_66_fu_4785_p2.
DSP Report: operator mul_ln1118_66_fu_4785_p2 is absorbed into DSP mul_ln1118_66_fu_4785_p2.
DSP Report: Generating DSP add_ln703_23_fu_36438055_p2, operation Mode is: (C:0xffffffff3000)+A2*(B:0x3ff62).
DSP Report: register add_ln703_23_fu_36438055_p2 is absorbed into DSP add_ln703_23_fu_36438055_p2.
DSP Report: operator add_ln703_23_fu_36438055_p2 is absorbed into DSP add_ln703_23_fu_36438055_p2.
DSP Report: operator mul_ln1118_23_fu_3126_p2 is absorbed into DSP add_ln703_23_fu_36438055_p2.
DSP Report: Generating DSP add_ln703_24_fu_36438065_p2, operation Mode is: C+A2*(B:0x3fed2).
DSP Report: register add_ln703_24_fu_36438065_p2 is absorbed into DSP add_ln703_24_fu_36438065_p2.
DSP Report: operator add_ln703_24_fu_36438065_p2 is absorbed into DSP add_ln703_24_fu_36438065_p2.
DSP Report: operator mul_ln1118_fu_5355_p2 is absorbed into DSP add_ln703_24_fu_36438065_p2.
DSP Report: Generating DSP mul_ln1118_44_fu_5199_p2, operation Mode is: A2*(B:0x3ff3c).
DSP Report: register mul_ln1118_44_fu_5199_p2 is absorbed into DSP mul_ln1118_44_fu_5199_p2.
DSP Report: operator mul_ln1118_44_fu_5199_p2 is absorbed into DSP mul_ln1118_44_fu_5199_p2.
DSP Report: Generating DSP mul_ln1118_127_fu_6391_p2, operation Mode is: A''*(B:0x3ff52).
DSP Report: register mul_ln1118_127_fu_6391_p2 is absorbed into DSP mul_ln1118_127_fu_6391_p2.
DSP Report: register mul_ln1118_127_fu_6391_p2 is absorbed into DSP mul_ln1118_127_fu_6391_p2.
DSP Report: operator mul_ln1118_127_fu_6391_p2 is absorbed into DSP mul_ln1118_127_fu_6391_p2.
DSP Report: Generating DSP mul_ln1118_46_fu_4658_p2, operation Mode is: A2*(B:0x3ffe7).
DSP Report: register mul_ln1118_46_fu_4658_p2 is absorbed into DSP mul_ln1118_46_fu_4658_p2.
DSP Report: operator mul_ln1118_46_fu_4658_p2 is absorbed into DSP mul_ln1118_46_fu_4658_p2.
DSP Report: Generating DSP mul_ln1118_25_fu_4144_p2, operation Mode is: A2*(B:0x3ffdd).
DSP Report: register mul_ln1118_25_fu_4144_p2 is absorbed into DSP mul_ln1118_25_fu_4144_p2.
DSP Report: operator mul_ln1118_25_fu_4144_p2 is absorbed into DSP mul_ln1118_25_fu_4144_p2.
DSP Report: Generating DSP add_ln703_76_fu_36438497_p2, operation Mode is: C+A2*(B:0x27).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP add_ln703_76_fu_36438497_p2.
DSP Report: operator add_ln703_76_fu_36438497_p2 is absorbed into DSP add_ln703_76_fu_36438497_p2.
DSP Report: operator mul_ln1118_87_fu_5780_p2 is absorbed into DSP add_ln703_76_fu_36438497_p2.
DSP Report: Generating DSP add_ln703_4_fu_36437873_p2, operation Mode is: (C:0xfffffffda400)+A2*(B:0x3ffea).
DSP Report: register add_ln703_4_fu_36437873_p2 is absorbed into DSP add_ln703_4_fu_36437873_p2.
DSP Report: operator add_ln703_4_fu_36437873_p2 is absorbed into DSP add_ln703_4_fu_36437873_p2.
DSP Report: operator mul_ln1118_5_fu_2770_p2 is absorbed into DSP add_ln703_4_fu_36437873_p2.
DSP Report: Generating DSP add_ln703_76_fu_36438497_p2, operation Mode is: PCIN+A:B.
DSP Report: operator add_ln703_76_fu_36438497_p2 is absorbed into DSP add_ln703_76_fu_36438497_p2.
DSP Report: Generating DSP mul_ln1118_936_fu_5959_p2, operation Mode is: A''*(B:0x3ff36).
DSP Report: register mul_ln1118_936_fu_5959_p2 is absorbed into DSP mul_ln1118_936_fu_5959_p2.
DSP Report: register mul_ln1118_936_fu_5959_p2 is absorbed into DSP mul_ln1118_936_fu_5959_p2.
DSP Report: operator mul_ln1118_936_fu_5959_p2 is absorbed into DSP mul_ln1118_936_fu_5959_p2.
DSP Report: Generating DSP mul_ln1118_558_fu_6219_p2, operation Mode is: A''*(B:0x3ff3a).
DSP Report: register mul_ln1118_558_fu_6219_p2 is absorbed into DSP mul_ln1118_558_fu_6219_p2.
DSP Report: register mul_ln1118_558_fu_6219_p2 is absorbed into DSP mul_ln1118_558_fu_6219_p2.
DSP Report: operator mul_ln1118_558_fu_6219_p2 is absorbed into DSP mul_ln1118_558_fu_6219_p2.
DSP Report: Generating DSP mul_ln1118_743_fu_2788_p2, operation Mode is: A''*(B:0x3ff49).
DSP Report: register mul_ln1118_743_fu_2788_p2 is absorbed into DSP mul_ln1118_743_fu_2788_p2.
DSP Report: register mul_ln1118_743_fu_2788_p2 is absorbed into DSP mul_ln1118_743_fu_2788_p2.
DSP Report: operator mul_ln1118_743_fu_2788_p2 is absorbed into DSP mul_ln1118_743_fu_2788_p2.
DSP Report: Generating DSP mul_ln1118_785_fu_6070_p2, operation Mode is: A''*(B:0x3ff39).
DSP Report: register mul_ln1118_785_fu_6070_p2 is absorbed into DSP mul_ln1118_785_fu_6070_p2.
DSP Report: register mul_ln1118_785_fu_6070_p2 is absorbed into DSP mul_ln1118_785_fu_6070_p2.
DSP Report: operator mul_ln1118_785_fu_6070_p2 is absorbed into DSP mul_ln1118_785_fu_6070_p2.
DSP Report: Generating DSP mul_ln1118_75_fu_4380_p2, operation Mode is: A''*(B:0x3ff61).
DSP Report: register mul_ln1118_75_fu_4380_p2 is absorbed into DSP mul_ln1118_75_fu_4380_p2.
DSP Report: register mul_ln1118_75_fu_4380_p2 is absorbed into DSP mul_ln1118_75_fu_4380_p2.
DSP Report: operator mul_ln1118_75_fu_4380_p2 is absorbed into DSP mul_ln1118_75_fu_4380_p2.
DSP Report: Generating DSP mul_ln1118_227_fu_2620_p2, operation Mode is: A''*(B:0x3ff4f).
DSP Report: register mul_ln1118_227_fu_2620_p2 is absorbed into DSP mul_ln1118_227_fu_2620_p2.
DSP Report: register mul_ln1118_227_fu_2620_p2 is absorbed into DSP mul_ln1118_227_fu_2620_p2.
DSP Report: operator mul_ln1118_227_fu_2620_p2 is absorbed into DSP mul_ln1118_227_fu_2620_p2.
DSP Report: Generating DSP add_ln703_16_fu_36437993_p2, operation Mode is: (C:0x3400)+A2*(B:0x3fedd).
DSP Report: register add_ln703_16_fu_36437993_p2 is absorbed into DSP add_ln703_16_fu_36437993_p2.
DSP Report: operator add_ln703_16_fu_36437993_p2 is absorbed into DSP add_ln703_16_fu_36437993_p2.
DSP Report: operator mul_ln1118_14_fu_6426_p2 is absorbed into DSP add_ln703_16_fu_36437993_p2.
DSP Report: Generating DSP mul_ln1118_56_fu_4775_p2, operation Mode is: A2*(B:0x3fe99).
DSP Report: register mul_ln1118_56_fu_4775_p2 is absorbed into DSP mul_ln1118_56_fu_4775_p2.
DSP Report: operator mul_ln1118_56_fu_4775_p2 is absorbed into DSP mul_ln1118_56_fu_4775_p2.
DSP Report: Generating DSP mul_ln1118_117_fu_6390_p2, operation Mode is: A''*(B:0x3fef3).
DSP Report: register mul_ln1118_117_fu_6390_p2 is absorbed into DSP mul_ln1118_117_fu_6390_p2.
DSP Report: register mul_ln1118_117_fu_6390_p2 is absorbed into DSP mul_ln1118_117_fu_6390_p2.
DSP Report: operator mul_ln1118_117_fu_6390_p2 is absorbed into DSP mul_ln1118_117_fu_6390_p2.
DSP Report: Generating DSP mul_ln1118_455_fu_4640_p2, operation Mode is: A2*(B:0x3ffbd).
DSP Report: register mul_ln1118_455_fu_4640_p2 is absorbed into DSP mul_ln1118_455_fu_4640_p2.
DSP Report: operator mul_ln1118_455_fu_4640_p2 is absorbed into DSP mul_ln1118_455_fu_4640_p2.
DSP Report: Generating DSP add_ln703_440_fu_36440209_p2, operation Mode is: C+A2*(B:0xd6).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP add_ln703_440_fu_36440209_p2.
DSP Report: operator add_ln703_440_fu_36440209_p2 is absorbed into DSP add_ln703_440_fu_36440209_p2.
DSP Report: operator mul_ln1118_416_fu_2744_p2 is absorbed into DSP add_ln703_440_fu_36440209_p2.
DSP Report: Generating DSP mul_ln1118_398_fu_3742_p2, operation Mode is: A2*(B:0x89).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_398_fu_3742_p2.
DSP Report: operator mul_ln1118_398_fu_3742_p2 is absorbed into DSP mul_ln1118_398_fu_3742_p2.
DSP Report: Generating DSP mul_ln1118_378_fu_4710_p2, operation Mode is: A2*(B:0x3ffcd).
DSP Report: register mul_ln1118_378_fu_4710_p2 is absorbed into DSP mul_ln1118_378_fu_4710_p2.
DSP Report: operator mul_ln1118_378_fu_4710_p2 is absorbed into DSP mul_ln1118_378_fu_4710_p2.
DSP Report: Generating DSP mul_ln1118_437_fu_4546_p2, operation Mode is: A2*(B:0x61).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_437_fu_4546_p2.
DSP Report: operator mul_ln1118_437_fu_4546_p2 is absorbed into DSP mul_ln1118_437_fu_4546_p2.
DSP Report: Generating DSP mul_ln1118_343_fu_5325_p2, operation Mode is: A2*(B:0x3ffe5).
DSP Report: register mul_ln1118_343_fu_5325_p2 is absorbed into DSP mul_ln1118_343_fu_5325_p2.
DSP Report: operator mul_ln1118_343_fu_5325_p2 is absorbed into DSP mul_ln1118_343_fu_5325_p2.
DSP Report: Generating DSP mul_ln1118_214_fu_3761_p2, operation Mode is: A2*(B:0x1c2).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_214_fu_3761_p2.
DSP Report: operator mul_ln1118_214_fu_3761_p2 is absorbed into DSP mul_ln1118_214_fu_3761_p2.
DSP Report: Generating DSP add_ln703_399_reg_36506015_reg, operation Mode is: C+A2*(B:0x3feaa).
DSP Report: register add_ln703_399_reg_36506015_reg is absorbed into DSP add_ln703_399_reg_36506015_reg.
DSP Report: register add_ln703_399_reg_36506015_reg is absorbed into DSP add_ln703_399_reg_36506015_reg.
DSP Report: operator add_ln703_399_fu_36440077_p2 is absorbed into DSP add_ln703_399_reg_36506015_reg.
DSP Report: operator mul_ln1118_404_fu_4751_p2 is absorbed into DSP add_ln703_399_reg_36506015_reg.
DSP Report: Generating DSP mul_ln1118_459_fu_3741_p2, operation Mode is: A2*(B:0xb4).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_459_fu_3741_p2.
DSP Report: operator mul_ln1118_459_fu_3741_p2 is absorbed into DSP mul_ln1118_459_fu_3741_p2.
DSP Report: Generating DSP add_ln703_402_fu_36440093_p2, operation Mode is: PCIN+A2*(B:0xf1).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP add_ln703_402_fu_36440093_p2.
DSP Report: operator add_ln703_402_fu_36440093_p2 is absorbed into DSP add_ln703_402_fu_36440093_p2.
DSP Report: operator mul_ln1118_191_fu_2988_p2 is absorbed into DSP add_ln703_402_fu_36440093_p2.
DSP Report: Generating DSP mul_ln1118_422_fu_5766_p2, operation Mode is: A2*(B:0x3ff66).
DSP Report: register mul_ln1118_422_fu_5766_p2 is absorbed into DSP mul_ln1118_422_fu_5766_p2.
DSP Report: operator mul_ln1118_422_fu_5766_p2 is absorbed into DSP mul_ln1118_422_fu_5766_p2.
DSP Report: Generating DSP add_ln703_401_fu_36440083_p2, operation Mode is: C+A2*(B:0x175).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP add_ln703_401_fu_36440083_p2.
DSP Report: operator add_ln703_401_fu_36440083_p2 is absorbed into DSP add_ln703_401_fu_36440083_p2.
DSP Report: operator mul_ln1118_263_fu_5287_p2 is absorbed into DSP add_ln703_401_fu_36440083_p2.
DSP Report: Generating DSP add_ln703_74_fu_36438481_p2, operation Mode is: C+A2*(B:0x3ff5d).
DSP Report: register add_ln703_74_fu_36438481_p2 is absorbed into DSP add_ln703_74_fu_36438481_p2.
DSP Report: operator add_ln703_74_fu_36438481_p2 is absorbed into DSP add_ln703_74_fu_36438481_p2.
DSP Report: operator mul_ln1118_86_fu_2761_p2 is absorbed into DSP add_ln703_74_fu_36438481_p2.
DSP Report: Generating DSP mul_ln1118_45_fu_3673_p2, operation Mode is: A2*(B:0xf9).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_45_fu_3673_p2.
DSP Report: operator mul_ln1118_45_fu_3673_p2 is absorbed into DSP mul_ln1118_45_fu_3673_p2.
DSP Report: Generating DSP add_ln703_48_fu_36438277_p2, operation Mode is: PCIN+A2*(B:0x13e).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP add_ln703_48_fu_36438277_p2.
DSP Report: operator add_ln703_48_fu_36438277_p2 is absorbed into DSP add_ln703_48_fu_36438277_p2.
DSP Report: operator mul_ln1118_24_fu_5028_p2 is absorbed into DSP add_ln703_48_fu_36438277_p2.
DSP Report: Generating DSP add_ln703_3_fu_36437863_p2, operation Mode is: (C:0xac00)+A2*(B:0x18a).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP add_ln703_3_fu_36437863_p2.
DSP Report: operator add_ln703_3_fu_36437863_p2 is absorbed into DSP add_ln703_3_fu_36437863_p2.
DSP Report: operator mul_ln203_1_fu_4350_p2 is absorbed into DSP add_ln703_3_fu_36437863_p2.
DSP Report: Generating DSP add_ln703_48_fu_36438277_p2, operation Mode is: PCIN+A:B.
DSP Report: operator add_ln703_48_fu_36438277_p2 is absorbed into DSP add_ln703_48_fu_36438277_p2.
DSP Report: Generating DSP mul_ln1118_171_fu_4332_p2, operation Mode is: A2*(B:0x8f).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_171_fu_4332_p2.
DSP Report: operator mul_ln1118_171_fu_4332_p2 is absorbed into DSP mul_ln1118_171_fu_4332_p2.
DSP Report: Generating DSP add_ln703_154_fu_36438985_p2, operation Mode is: PCIN+A2*(B:0xd6).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP add_ln703_154_fu_36438985_p2.
DSP Report: operator add_ln703_154_fu_36438985_p2 is absorbed into DSP add_ln703_154_fu_36438985_p2.
DSP Report: operator mul_ln1118_105_fu_2896_p2 is absorbed into DSP add_ln703_154_fu_36438985_p2.
DSP Report: Generating DSP add_ln703_154_reg_36505750_reg, operation Mode is: PCIN+A2*(B:0xe5).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP add_ln703_154_reg_36505750_reg.
DSP Report: register add_ln703_154_reg_36505750_reg is absorbed into DSP add_ln703_154_reg_36505750_reg.
DSP Report: operator add_ln703_154_fu_36438985_p2 is absorbed into DSP add_ln703_154_reg_36505750_reg.
DSP Report: operator mul_ln1118_149_fu_5778_p2 is absorbed into DSP add_ln703_154_reg_36505750_reg.
DSP Report: Generating DSP mul_ln1118_128_reg_6348842_reg, operation Mode is: (A2*(B:0x1cb))'.
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_128_reg_6348842_reg.
DSP Report: register mul_ln1118_128_reg_6348842_reg is absorbed into DSP mul_ln1118_128_reg_6348842_reg.
DSP Report: operator mul_ln1118_128_fu_5491_p2 is absorbed into DSP mul_ln1118_128_reg_6348842_reg.
DSP Report: Generating DSP mul_ln1118_89_fu_3339_p2, operation Mode is: A2*(B:0x3ff69).
DSP Report: register mul_ln1118_89_fu_3339_p2 is absorbed into DSP mul_ln1118_89_fu_3339_p2.
DSP Report: operator mul_ln1118_89_fu_3339_p2 is absorbed into DSP mul_ln1118_89_fu_3339_p2.
DSP Report: Generating DSP add_ln703_80_fu_36438529_p2, operation Mode is: PCIN+A2:B2+C'.
DSP Report: register add_ln703_80_fu_36438529_p2 is absorbed into DSP add_ln703_80_fu_36438529_p2.
DSP Report: register add_ln703_80_fu_36438529_p2 is absorbed into DSP add_ln703_80_fu_36438529_p2.
DSP Report: register add_ln703_80_fu_36438529_p2 is absorbed into DSP add_ln703_80_fu_36438529_p2.
DSP Report: operator add_ln703_80_fu_36438529_p2 is absorbed into DSP add_ln703_80_fu_36438529_p2.
DSP Report: Generating DSP mul_ln1118_552_fu_6216_p2, operation Mode is: A''*(B:0x3ff33).
DSP Report: register mul_ln1118_552_fu_6216_p2 is absorbed into DSP mul_ln1118_552_fu_6216_p2.
DSP Report: register mul_ln1118_552_fu_6216_p2 is absorbed into DSP mul_ln1118_552_fu_6216_p2.
DSP Report: operator mul_ln1118_552_fu_6216_p2 is absorbed into DSP mul_ln1118_552_fu_6216_p2.
DSP Report: Generating DSP mul_ln1118_205_fu_4633_p2, operation Mode is: A''*(B:0x9b).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_205_fu_4633_p2.
DSP Report: register zext_ln1118_141_reg_36505019_reg is absorbed into DSP mul_ln1118_205_fu_4633_p2.
DSP Report: operator mul_ln1118_205_fu_4633_p2 is absorbed into DSP mul_ln1118_205_fu_4633_p2.
DSP Report: Generating DSP add_ln703_1259_fu_36458209_p2, operation Mode is: C+A''*(B:0x3ff32).
DSP Report: register add_ln703_1259_fu_36458209_p2 is absorbed into DSP add_ln703_1259_fu_36458209_p2.
DSP Report: register add_ln703_1259_fu_36458209_p2 is absorbed into DSP add_ln703_1259_fu_36458209_p2.
DSP Report: operator add_ln703_1259_fu_36458209_p2 is absorbed into DSP add_ln703_1259_fu_36458209_p2.
DSP Report: operator mul_ln1118_780_fu_4661_p2 is absorbed into DSP add_ln703_1259_fu_36458209_p2.
DSP Report: Generating DSP mul_ln1118_435_fu_4417_p2, operation Mode is: A''*(B:0x3ff4c).
DSP Report: register mul_ln1118_435_fu_4417_p2 is absorbed into DSP mul_ln1118_435_fu_4417_p2.
DSP Report: register mul_ln1118_435_fu_4417_p2 is absorbed into DSP mul_ln1118_435_fu_4417_p2.
DSP Report: operator mul_ln1118_435_fu_4417_p2 is absorbed into DSP mul_ln1118_435_fu_4417_p2.
DSP Report: Generating DSP mul_ln1118_535_fu_5305_p2, operation Mode is: A''*(B:0x3ff68).
DSP Report: register mul_ln1118_535_fu_5305_p2 is absorbed into DSP mul_ln1118_535_fu_5305_p2.
DSP Report: register mul_ln1118_535_fu_5305_p2 is absorbed into DSP mul_ln1118_535_fu_5305_p2.
DSP Report: operator mul_ln1118_535_fu_5305_p2 is absorbed into DSP mul_ln1118_535_fu_5305_p2.
DSP Report: Generating DSP mul_ln1118_415_fu_5600_p2, operation Mode is: A''*(B:0x3ff74).
DSP Report: register mul_ln1118_415_fu_5600_p2 is absorbed into DSP mul_ln1118_415_fu_5600_p2.
DSP Report: register mul_ln1118_415_fu_5600_p2 is absorbed into DSP mul_ln1118_415_fu_5600_p2.
DSP Report: operator mul_ln1118_415_fu_5600_p2 is absorbed into DSP mul_ln1118_415_fu_5600_p2.
DSP Report: Generating DSP mul_ln1118_410_fu_4420_p2, operation Mode is: A''*(B:0x3ffc5).
DSP Report: register mul_ln1118_410_fu_4420_p2 is absorbed into DSP mul_ln1118_410_fu_4420_p2.
DSP Report: register mul_ln1118_410_fu_4420_p2 is absorbed into DSP mul_ln1118_410_fu_4420_p2.
DSP Report: operator mul_ln1118_410_fu_4420_p2 is absorbed into DSP mul_ln1118_410_fu_4420_p2.
DSP Report: Generating DSP mul_ln1118_361_fu_2748_p2, operation Mode is: A2*(B:0x6e).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_361_fu_2748_p2.
DSP Report: operator mul_ln1118_361_fu_2748_p2 is absorbed into DSP mul_ln1118_361_fu_2748_p2.
DSP Report: Generating DSP add_ln703_483_fu_36440332_p2, operation Mode is: PCIN+A2*(B:0x63).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP add_ln703_483_fu_36440332_p2.
DSP Report: operator add_ln703_483_fu_36440332_p2 is absorbed into DSP add_ln703_483_fu_36440332_p2.
DSP Report: operator mul_ln1118_327_fu_3646_p2 is absorbed into DSP add_ln703_483_fu_36440332_p2.
DSP Report: Generating DSP mul_ln1118_418_fu_6339_p2, operation Mode is: A2*(B:0x3ffbd).
DSP Report: register mul_ln1118_418_fu_6339_p2 is absorbed into DSP mul_ln1118_418_fu_6339_p2.
DSP Report: operator mul_ln1118_418_fu_6339_p2 is absorbed into DSP mul_ln1118_418_fu_6339_p2.
DSP Report: Generating DSP add_ln703_482_fu_36440322_p2, operation Mode is: C+A2*(B:0x85).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP add_ln703_482_fu_36440322_p2.
DSP Report: operator add_ln703_482_fu_36440322_p2 is absorbed into DSP add_ln703_482_fu_36440322_p2.
DSP Report: operator mul_ln1118_519_fu_3884_p2 is absorbed into DSP add_ln703_482_fu_36440322_p2.
DSP Report: Generating DSP mul_ln1118_602_fu_3122_p2, operation Mode is: A''*(B:0x3ff15).
DSP Report: register mul_ln1118_602_fu_3122_p2 is absorbed into DSP mul_ln1118_602_fu_3122_p2.
DSP Report: register mul_ln1118_602_fu_3122_p2 is absorbed into DSP mul_ln1118_602_fu_3122_p2.
DSP Report: operator mul_ln1118_602_fu_3122_p2 is absorbed into DSP mul_ln1118_602_fu_3122_p2.
DSP Report: Generating DSP mul_ln1118_507_fu_6196_p2, operation Mode is: A''*(B:0x89).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_507_fu_6196_p2.
DSP Report: register add_ln703_650_fu_36454290_p2 is absorbed into DSP mul_ln1118_507_fu_6196_p2.
DSP Report: operator mul_ln1118_507_fu_6196_p2 is absorbed into DSP mul_ln1118_507_fu_6196_p2.
DSP Report: Generating DSP add_ln703_650_fu_36454290_p2, operation Mode is: PCIN+A''*(B:0xe7).
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP add_ln703_650_fu_36454290_p2.
DSP Report: register data_36_V_read_1_reg_36504680_reg is absorbed into DSP add_ln703_650_fu_36454290_p2.
DSP Report: operator add_ln703_650_fu_36454290_p2 is absorbed into DSP add_ln703_650_fu_36454290_p2.
DSP Report: operator mul_ln1118_752_fu_4856_p2 is absorbed into DSP add_ln703_650_fu_36454290_p2.
DSP Report: Generating DSP mul_ln1118_669_fu_5980_p2, operation Mode is: A''*(B:0x3ff7d).
DSP Report: register mul_ln1118_669_fu_5980_p2 is absorbed into DSP mul_ln1118_669_fu_5980_p2.
DSP Report: register mul_ln1118_669_fu_5980_p2 is absorbed into DSP mul_ln1118_669_fu_5980_p2.
DSP Report: operator mul_ln1118_669_fu_5980_p2 is absorbed into DSP mul_ln1118_669_fu_5980_p2.
DSP Report: Generating DSP mul_ln1118_411_fu_5985_p2, operation Mode is: A''*(B:0x3ff65).
DSP Report: register mul_ln1118_411_fu_5985_p2 is absorbed into DSP mul_ln1118_411_fu_5985_p2.
DSP Report: register mul_ln1118_411_fu_5985_p2 is absorbed into DSP mul_ln1118_411_fu_5985_p2.
DSP Report: operator mul_ln1118_411_fu_5985_p2 is absorbed into DSP mul_ln1118_411_fu_5985_p2.
DSP Report: Generating DSP mul_ln1118_428_fu_5560_p2, operation Mode is: A''*(B:0x3ff15).
DSP Report: register mul_ln1118_428_fu_5560_p2 is absorbed into DSP mul_ln1118_428_fu_5560_p2.
DSP Report: register mul_ln1118_428_fu_5560_p2 is absorbed into DSP mul_ln1118_428_fu_5560_p2.
DSP Report: operator mul_ln1118_428_fu_5560_p2 is absorbed into DSP mul_ln1118_428_fu_5560_p2.
DSP Report: Generating DSP mul_ln1118_291_fu_3015_p2, operation Mode is: A''*(B:0x3ff56).
DSP Report: register mul_ln1118_291_fu_3015_p2 is absorbed into DSP mul_ln1118_291_fu_3015_p2.
DSP Report: register mul_ln1118_291_fu_3015_p2 is absorbed into DSP mul_ln1118_291_fu_3015_p2.
DSP Report: operator mul_ln1118_291_fu_3015_p2 is absorbed into DSP mul_ln1118_291_fu_3015_p2.
DSP Report: Generating DSP mul_ln1118_316_fu_6573_p2, operation Mode is: A''*(B:0x3ff56).
DSP Report: register mul_ln1118_316_fu_6573_p2 is absorbed into DSP mul_ln1118_316_fu_6573_p2.
DSP Report: register mul_ln1118_316_fu_6573_p2 is absorbed into DSP mul_ln1118_316_fu_6573_p2.
DSP Report: operator mul_ln1118_316_fu_6573_p2 is absorbed into DSP mul_ln1118_316_fu_6573_p2.
DSP Report: Generating DSP mul_ln1118_368_fu_5338_p2, operation Mode is: A2*(B:0x49).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_368_fu_5338_p2.
DSP Report: operator mul_ln1118_368_fu_5338_p2 is absorbed into DSP mul_ln1118_368_fu_5338_p2.
DSP Report: Generating DSP add_ln703_501_fu_36440442_p2, operation Mode is: C+A2*(B:0x3ff83).
DSP Report: register add_ln703_501_fu_36440442_p2 is absorbed into DSP add_ln703_501_fu_36440442_p2.
DSP Report: operator add_ln703_501_fu_36440442_p2 is absorbed into DSP add_ln703_501_fu_36440442_p2.
DSP Report: operator mul_ln1118_445_fu_4649_p2 is absorbed into DSP add_ln703_501_fu_36440442_p2.
DSP Report: Generating DSP mul_ln1118_132_fu_3478_p2, operation Mode is: A2*(B:0x3ffb2).
DSP Report: register mul_ln1118_132_fu_3478_p2 is absorbed into DSP mul_ln1118_132_fu_3478_p2.
DSP Report: operator mul_ln1118_132_fu_3478_p2 is absorbed into DSP mul_ln1118_132_fu_3478_p2.
DSP Report: Generating DSP add_ln703_499_fu_36440426_p2, operation Mode is: C+A2*(B:0x86).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP add_ln703_499_fu_36440426_p2.
DSP Report: operator add_ln703_499_fu_36440426_p2 is absorbed into DSP add_ln703_499_fu_36440426_p2.
DSP Report: operator mul_ln1118_354_fu_3318_p2 is absorbed into DSP add_ln703_499_fu_36440426_p2.
DSP Report: Generating DSP mul_ln1118_464_fu_5756_p2, operation Mode is: A2*(B:0x3ff48).
DSP Report: register mul_ln1118_464_fu_5756_p2 is absorbed into DSP mul_ln1118_464_fu_5756_p2.
DSP Report: operator mul_ln1118_464_fu_5756_p2 is absorbed into DSP mul_ln1118_464_fu_5756_p2.
DSP Report: Generating DSP mul_ln1118_826_fu_3936_p2, operation Mode is: A''*(B:0x3ffab).
DSP Report: register mul_ln1118_826_fu_3936_p2 is absorbed into DSP mul_ln1118_826_fu_3936_p2.
DSP Report: register mul_ln1118_826_fu_3936_p2 is absorbed into DSP mul_ln1118_826_fu_3936_p2.
DSP Report: operator mul_ln1118_826_fu_3936_p2 is absorbed into DSP mul_ln1118_826_fu_3936_p2.
DSP Report: Generating DSP mul_ln1118_793_fu_5108_p2, operation Mode is: A''*(B:0x3ffa6).
DSP Report: register mul_ln1118_793_fu_5108_p2 is absorbed into DSP mul_ln1118_793_fu_5108_p2.
DSP Report: register mul_ln1118_793_fu_5108_p2 is absorbed into DSP mul_ln1118_793_fu_5108_p2.
DSP Report: operator mul_ln1118_793_fu_5108_p2 is absorbed into DSP mul_ln1118_793_fu_5108_p2.
DSP Report: Generating DSP mul_ln1118_565_fu_6226_p2, operation Mode is: A''*(B:0x3ffc7).
DSP Report: register mul_ln1118_565_fu_6226_p2 is absorbed into DSP mul_ln1118_565_fu_6226_p2.
DSP Report: register mul_ln1118_565_fu_6226_p2 is absorbed into DSP mul_ln1118_565_fu_6226_p2.
DSP Report: operator mul_ln1118_565_fu_6226_p2 is absorbed into DSP mul_ln1118_565_fu_6226_p2.
DSP Report: Generating DSP mul_ln1118_625_fu_6368_p2, operation Mode is: A''*(B:0x3ffe6).
DSP Report: register mul_ln1118_625_fu_6368_p2 is absorbed into DSP mul_ln1118_625_fu_6368_p2.
DSP Report: register mul_ln1118_625_fu_6368_p2 is absorbed into DSP mul_ln1118_625_fu_6368_p2.
DSP Report: operator mul_ln1118_625_fu_6368_p2 is absorbed into DSP mul_ln1118_625_fu_6368_p2.
DSP Report: Generating DSP mul_ln1118_337_fu_2818_p2, operation Mode is: A''*(B:0x39).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_337_fu_2818_p2.
DSP Report: register mul_ln1118_337_fu_2818_p2 is absorbed into DSP mul_ln1118_337_fu_2818_p2.
DSP Report: operator mul_ln1118_337_fu_2818_p2 is absorbed into DSP mul_ln1118_337_fu_2818_p2.
DSP Report: Generating DSP add_ln703_746_fu_36454925_p2, operation Mode is: PCIN+A''*(B:0x27).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP add_ln703_746_fu_36454925_p2.
DSP Report: register zext_ln1118_209_reg_36505101_reg is absorbed into DSP add_ln703_746_fu_36454925_p2.
DSP Report: operator add_ln703_746_fu_36454925_p2 is absorbed into DSP add_ln703_746_fu_36454925_p2.
DSP Report: operator mul_ln1118_317_fu_3130_p2 is absorbed into DSP add_ln703_746_fu_36454925_p2.
DSP Report: Generating DSP mul_ln1118_646_fu_5502_p2, operation Mode is: A''*(B:0x3ff8f).
DSP Report: register mul_ln1118_646_fu_5502_p2 is absorbed into DSP mul_ln1118_646_fu_5502_p2.
DSP Report: register mul_ln1118_646_fu_5502_p2 is absorbed into DSP mul_ln1118_646_fu_5502_p2.
DSP Report: operator mul_ln1118_646_fu_5502_p2 is absorbed into DSP mul_ln1118_646_fu_5502_p2.
DSP Report: Generating DSP mul_ln1118_670_fu_3606_p2, operation Mode is: A''*(B:0x3ff9c).
DSP Report: register mul_ln1118_670_fu_3606_p2 is absorbed into DSP mul_ln1118_670_fu_3606_p2.
DSP Report: register mul_ln1118_670_fu_3606_p2 is absorbed into DSP mul_ln1118_670_fu_3606_p2.
DSP Report: operator mul_ln1118_670_fu_3606_p2 is absorbed into DSP mul_ln1118_670_fu_3606_p2.
DSP Report: Generating DSP mul_ln1118_603_fu_3545_p2, operation Mode is: A''*(B:0x3ff8f).
DSP Report: register mul_ln1118_602_fu_3122_p2 is absorbed into DSP mul_ln1118_603_fu_3545_p2.
DSP Report: register mul_ln1118_602_fu_3122_p2 is absorbed into DSP mul_ln1118_603_fu_3545_p2.
DSP Report: operator mul_ln1118_603_fu_3545_p2 is absorbed into DSP mul_ln1118_603_fu_3545_p2.
DSP Report: Generating DSP mul_ln1118_546_fu_4304_p2, operation Mode is: A''*(B:0x3ffa9).
DSP Report: register mul_ln1118_546_fu_4304_p2 is absorbed into DSP mul_ln1118_546_fu_4304_p2.
DSP Report: register mul_ln1118_546_fu_4304_p2 is absorbed into DSP mul_ln1118_546_fu_4304_p2.
DSP Report: operator mul_ln1118_546_fu_4304_p2 is absorbed into DSP mul_ln1118_546_fu_4304_p2.
DSP Report: Generating DSP mul_ln1118_587_fu_5220_p2, operation Mode is: A''*(B:0x3ff8f).
DSP Report: register mul_ln1118_587_fu_5220_p2 is absorbed into DSP mul_ln1118_587_fu_5220_p2.
DSP Report: register mul_ln1118_587_fu_5220_p2 is absorbed into DSP mul_ln1118_587_fu_5220_p2.
DSP Report: operator mul_ln1118_587_fu_5220_p2 is absorbed into DSP mul_ln1118_587_fu_5220_p2.
DSP Report: Generating DSP mul_ln1118_371_fu_3938_p2, operation Mode is: A''*(B:0x3ff8e).
DSP Report: register mul_ln1118_371_fu_3938_p2 is absorbed into DSP mul_ln1118_371_fu_3938_p2.
DSP Report: register mul_ln1118_371_fu_3938_p2 is absorbed into DSP mul_ln1118_371_fu_3938_p2.
DSP Report: operator mul_ln1118_371_fu_3938_p2 is absorbed into DSP mul_ln1118_371_fu_3938_p2.
DSP Report: Generating DSP mul_ln1118_390_fu_6191_p2, operation Mode is: A''*(B:0x3ff8c).
DSP Report: register mul_ln1118_390_fu_6191_p2 is absorbed into DSP mul_ln1118_390_fu_6191_p2.
DSP Report: register mul_ln1118_390_fu_6191_p2 is absorbed into DSP mul_ln1118_390_fu_6191_p2.
DSP Report: operator mul_ln1118_390_fu_6191_p2 is absorbed into DSP mul_ln1118_390_fu_6191_p2.
DSP Report: Generating DSP mul_ln1118_753_fu_4692_p2, operation Mode is: A''*(B:0x83).
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP mul_ln1118_753_fu_4692_p2.
DSP Report: register data_36_V_read_1_reg_36504680_reg is absorbed into DSP mul_ln1118_753_fu_4692_p2.
DSP Report: operator mul_ln1118_753_fu_4692_p2 is absorbed into DSP mul_ln1118_753_fu_4692_p2.
DSP Report: Generating DSP add_ln703_726_fu_36454759_p2, operation Mode is: PCIN+A''*(B:0x9c).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP add_ln703_726_fu_36454759_p2.
DSP Report: register add_ln703_650_fu_36454290_p2 is absorbed into DSP add_ln703_726_fu_36454759_p2.
DSP Report: operator add_ln703_726_fu_36454759_p2 is absorbed into DSP add_ln703_726_fu_36454759_p2.
DSP Report: operator mul_ln1118_509_fu_5399_p2 is absorbed into DSP add_ln703_726_fu_36454759_p2.
DSP Report: Generating DSP mul_ln1118_486_fu_6086_p2, operation Mode is: A''*(B:0xf5).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_486_fu_6086_p2.
DSP Report: register zext_ln1118_367_reg_36505358_reg is absorbed into DSP mul_ln1118_486_fu_6086_p2.
DSP Report: operator mul_ln1118_486_fu_6086_p2 is absorbed into DSP mul_ln1118_486_fu_6086_p2.
DSP Report: Generating DSP add_ln703_723_fu_36454733_p2, operation Mode is: PCIN+A''*(B:0xcd).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP add_ln703_723_fu_36454733_p2.
DSP Report: register zext_ln1118_195_reg_36505078_reg is absorbed into DSP add_ln703_723_fu_36454733_p2.
DSP Report: operator add_ln703_723_fu_36454733_p2 is absorbed into DSP add_ln703_723_fu_36454733_p2.
DSP Report: operator mul_ln1118_292_fu_5116_p2 is absorbed into DSP add_ln703_723_fu_36454733_p2.
DSP Report: Generating DSP mul_ln1118_429_fu_6554_p2, operation Mode is: A''*(B:0x3ff50).
DSP Report: register mul_ln1118_429_fu_6554_p2 is absorbed into DSP mul_ln1118_429_fu_6554_p2.
DSP Report: register mul_ln1118_429_fu_6554_p2 is absorbed into DSP mul_ln1118_429_fu_6554_p2.
DSP Report: operator mul_ln1118_429_fu_6554_p2 is absorbed into DSP mul_ln1118_429_fu_6554_p2.
DSP Report: Generating DSP add_ln703_722_fu_36454723_p2, operation Mode is: C+A''*(B:0x146).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP add_ln703_722_fu_36454723_p2.
DSP Report: register zext_ln1118_177_reg_36505062_reg is absorbed into DSP add_ln703_722_fu_36454723_p2.
DSP Report: operator add_ln703_722_fu_36454723_p2 is absorbed into DSP add_ln703_722_fu_36454723_p2.
DSP Report: operator mul_ln1118_272_fu_4654_p2 is absorbed into DSP add_ln703_722_fu_36454723_p2.
DSP Report: Generating DSP mul_ln1118_246_fu_6341_p2, operation Mode is: A2*(B:0x112).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_246_fu_6341_p2.
DSP Report: operator mul_ln1118_246_fu_6341_p2 is absorbed into DSP mul_ln1118_246_fu_6341_p2.
DSP Report: Generating DSP add_ln703_720_reg_36506155_reg, operation Mode is: C+A2*(B:0x3fee5).
DSP Report: register add_ln703_720_reg_36506155_reg is absorbed into DSP add_ln703_720_reg_36506155_reg.
DSP Report: register add_ln703_720_reg_36506155_reg is absorbed into DSP add_ln703_720_reg_36506155_reg.
DSP Report: operator add_ln703_720_fu_36440720_p2 is absorbed into DSP add_ln703_720_reg_36506155_reg.
DSP Report: operator mul_ln1118_412_fu_5761_p2 is absorbed into DSP add_ln703_720_reg_36506155_reg.
DSP Report: Generating DSP mul_ln1118_584_fu_6147_p2, operation Mode is: A''*(B:0x3ffd4).
DSP Report: register mul_ln1118_584_fu_6147_p2 is absorbed into DSP mul_ln1118_584_fu_6147_p2.
DSP Report: register mul_ln1118_584_fu_6147_p2 is absorbed into DSP mul_ln1118_584_fu_6147_p2.
DSP Report: operator mul_ln1118_584_fu_6147_p2 is absorbed into DSP mul_ln1118_584_fu_6147_p2.
DSP Report: Generating DSP mul_ln1118_313_fu_2972_p2, operation Mode is: A2*(B:0x3ffd5).
DSP Report: register mul_ln1118_313_fu_2972_p2 is absorbed into DSP mul_ln1118_313_fu_2972_p2.
DSP Report: operator mul_ln1118_313_fu_2972_p2 is absorbed into DSP mul_ln1118_313_fu_2972_p2.
DSP Report: Generating DSP add_ln703_284_fu_36439561_p2, operation Mode is: PCIN+A:B2+C'.
DSP Report: register add_ln703_284_fu_36439561_p2 is absorbed into DSP add_ln703_284_fu_36439561_p2.
DSP Report: register add_ln703_284_fu_36439561_p2 is absorbed into DSP add_ln703_284_fu_36439561_p2.
DSP Report: operator add_ln703_284_fu_36439561_p2 is absorbed into DSP add_ln703_284_fu_36439561_p2.
DSP Report: Generating DSP mul_ln1118_656_fu_4943_p2, operation Mode is: A''*(B:0x21c).
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP mul_ln1118_656_fu_4943_p2.
DSP Report: register data_31_V_read_1_reg_36504750_reg is absorbed into DSP mul_ln1118_656_fu_4943_p2.
DSP Report: operator mul_ln1118_656_fu_4943_p2 is absorbed into DSP mul_ln1118_656_fu_4943_p2.
DSP Report: Generating DSP mul_ln1118_537_fu_5082_p2, operation Mode is: A''*(B:0x3ff79).
DSP Report: register mul_ln1118_537_fu_5082_p2 is absorbed into DSP mul_ln1118_537_fu_5082_p2.
DSP Report: register mul_ln1118_537_fu_5082_p2 is absorbed into DSP mul_ln1118_537_fu_5082_p2.
DSP Report: operator mul_ln1118_537_fu_5082_p2 is absorbed into DSP mul_ln1118_537_fu_5082_p2.
DSP Report: Generating DSP mul_ln1118_417_fu_2745_p2, operation Mode is: A2*(B:0x97).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_417_fu_2745_p2.
DSP Report: operator mul_ln1118_417_fu_2745_p2 is absorbed into DSP mul_ln1118_417_fu_2745_p2.
DSP Report: Generating DSP add_ln703_472_reg_36506055_reg, operation Mode is: PCIN+A2*(B:0x94).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP add_ln703_472_reg_36506055_reg.
DSP Report: register add_ln703_472_reg_36506055_reg is absorbed into DSP add_ln703_472_reg_36506055_reg.
DSP Report: operator add_ln703_472_fu_36440283_p2 is absorbed into DSP add_ln703_472_reg_36506055_reg.
DSP Report: operator mul_ln1118_360_fu_3753_p2 is absorbed into DSP add_ln703_472_reg_36506055_reg.
DSP Report: Generating DSP mul_ln1118_555_fu_4211_p2, operation Mode is: A''*(B:0x3ff76).
DSP Report: register mul_ln1118_555_fu_4211_p2 is absorbed into DSP mul_ln1118_555_fu_4211_p2.
DSP Report: register mul_ln1118_555_fu_4211_p2 is absorbed into DSP mul_ln1118_555_fu_4211_p2.
DSP Report: operator mul_ln1118_555_fu_4211_p2 is absorbed into DSP mul_ln1118_555_fu_4211_p2.
DSP Report: Generating DSP mul_ln1118_279_fu_4657_p2, operation Mode is: A''*(B:0x3fe97).
DSP Report: register mul_ln1118_279_fu_4657_p2 is absorbed into DSP mul_ln1118_279_fu_4657_p2.
DSP Report: register mul_ln1118_279_fu_4657_p2 is absorbed into DSP mul_ln1118_279_fu_4657_p2.
DSP Report: operator mul_ln1118_279_fu_4657_p2 is absorbed into DSP mul_ln1118_279_fu_4657_p2.
DSP Report: Generating DSP add_ln703_895_fu_36455936_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_895_fu_36455936_p2 is absorbed into DSP add_ln703_895_fu_36455936_p2.
DSP Report: Generating DSP mul_ln1118_518_fu_2635_p2, operation Mode is: A''*(B:0x3fe9c).
DSP Report: register mul_ln1118_518_fu_2635_p2 is absorbed into DSP mul_ln1118_518_fu_2635_p2.
DSP Report: register mul_ln1118_518_fu_2635_p2 is absorbed into DSP mul_ln1118_518_fu_2635_p2.
DSP Report: operator mul_ln1118_518_fu_2635_p2 is absorbed into DSP mul_ln1118_518_fu_2635_p2.
DSP Report: Generating DSP mul_ln1118_475_fu_2740_p2, operation Mode is: A2*(B:0x3ff67).
DSP Report: register mul_ln1118_475_fu_2740_p2 is absorbed into DSP mul_ln1118_475_fu_2740_p2.
DSP Report: operator mul_ln1118_475_fu_2740_p2 is absorbed into DSP mul_ln1118_475_fu_2740_p2.
DSP Report: Generating DSP mul_ln1118_496_fu_5361_p2, operation Mode is: A2*(B:0x3ff2d).
DSP Report: register mul_ln1118_496_fu_5361_p2 is absorbed into DSP mul_ln1118_496_fu_5361_p2.
DSP Report: operator mul_ln1118_496_fu_5361_p2 is absorbed into DSP mul_ln1118_496_fu_5361_p2.
DSP Report: Generating DSP add_ln703_895_fu_36455936_p2, operation Mode is: PCIN+A:B+C'.
DSP Report: register add_ln703_895_fu_36455936_p2 is absorbed into DSP add_ln703_895_fu_36455936_p2.
DSP Report: operator add_ln703_895_fu_36455936_p2 is absorbed into DSP add_ln703_895_fu_36455936_p2.
DSP Report: Generating DSP mul_ln1118_746_fu_4203_p2, operation Mode is: A''*(B:0x3ff49).
DSP Report: register mul_ln1118_746_fu_4203_p2 is absorbed into DSP mul_ln1118_746_fu_4203_p2.
DSP Report: register mul_ln1118_746_fu_4203_p2 is absorbed into DSP mul_ln1118_746_fu_4203_p2.
DSP Report: operator mul_ln1118_746_fu_4203_p2 is absorbed into DSP mul_ln1118_746_fu_4203_p2.
DSP Report: Generating DSP mul_ln1118_823_fu_4136_p2, operation Mode is: A''*(B:0x3ff5e).
DSP Report: register mul_ln1118_823_fu_4136_p2 is absorbed into DSP mul_ln1118_823_fu_4136_p2.
DSP Report: register mul_ln1118_823_fu_4136_p2 is absorbed into DSP mul_ln1118_823_fu_4136_p2.
DSP Report: operator mul_ln1118_823_fu_4136_p2 is absorbed into DSP mul_ln1118_823_fu_4136_p2.
DSP Report: Generating DSP add_ln703_523_fu_36453528_p2, operation Mode is: C+A''*(B:0x47).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP add_ln703_523_fu_36453528_p2.
DSP Report: register add_ln703_523_fu_36453528_p2 is absorbed into DSP add_ln703_523_fu_36453528_p2.
DSP Report: operator add_ln703_523_fu_36453528_p2 is absorbed into DSP add_ln703_523_fu_36453528_p2.
DSP Report: operator mul_ln1118_566_fu_5339_p2 is absorbed into DSP add_ln703_523_fu_36453528_p2.
DSP Report: Generating DSP add_ln703_524_reg_36507619_reg, operation Mode is: PCIN+A''*(B:0x63).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP add_ln703_524_reg_36507619_reg.
DSP Report: register zext_ln1118_415_reg_36505413_reg is absorbed into DSP add_ln703_524_reg_36507619_reg.
DSP Report: register add_ln703_524_reg_36507619_reg is absorbed into DSP add_ln703_524_reg_36507619_reg.
DSP Report: operator add_ln703_524_fu_36453538_p2 is absorbed into DSP add_ln703_524_reg_36507619_reg.
DSP Report: operator mul_ln1118_547_fu_6313_p2 is absorbed into DSP add_ln703_524_reg_36507619_reg.
DSP Report: Generating DSP mul_ln1118_604_fu_6218_p2, operation Mode is: A''*(B:0x3ff9b).
DSP Report: register mul_ln1118_602_fu_3122_p2 is absorbed into DSP mul_ln1118_604_fu_6218_p2.
DSP Report: register mul_ln1118_602_fu_3122_p2 is absorbed into DSP mul_ln1118_604_fu_6218_p2.
DSP Report: operator mul_ln1118_604_fu_6218_p2 is absorbed into DSP mul_ln1118_604_fu_6218_p2.
DSP Report: Generating DSP add_ln703_519_fu_36453506_p2, operation Mode is: C+A''*(B:0xc8).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP add_ln703_519_fu_36453506_p2.
DSP Report: register add_ln703_650_fu_36454290_p2 is absorbed into DSP add_ln703_519_fu_36453506_p2.
DSP Report: operator add_ln703_519_fu_36453506_p2 is absorbed into DSP add_ln703_519_fu_36453506_p2.
DSP Report: operator mul_ln1118_510_fu_6396_p2 is absorbed into DSP add_ln703_519_fu_36453506_p2.
DSP Report: Generating DSP add_ln703_520_reg_36507609_reg, operation Mode is: PCIN+A''*(B:0xc2).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP add_ln703_520_reg_36507609_reg.
DSP Report: register zext_ln1118_348_reg_36505344_reg is absorbed into DSP add_ln703_520_reg_36507609_reg.
DSP Report: register add_ln703_520_reg_36507609_reg is absorbed into DSP add_ln703_520_reg_36507609_reg.
DSP Report: operator add_ln703_520_fu_36453516_p2 is absorbed into DSP add_ln703_520_reg_36507609_reg.
DSP Report: operator mul_ln1118_466_fu_4896_p2 is absorbed into DSP add_ln703_520_reg_36507609_reg.
DSP Report: Generating DSP mul_ln1118_113_reg_6348801_reg, operation Mode is: (A2*(B:0x3ff14))'.
DSP Report: register mul_ln1118_113_reg_6348801_reg is absorbed into DSP mul_ln1118_113_reg_6348801_reg.
DSP Report: register mul_ln1118_113_reg_6348801_reg is absorbed into DSP mul_ln1118_113_reg_6348801_reg.
DSP Report: operator mul_ln1118_113_fu_2757_p2 is absorbed into DSP mul_ln1118_113_reg_6348801_reg.
DSP Report: Generating DSP mul_ln1118_54_fu_5779_p2, operation Mode is: A2*(B:0x63).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_54_fu_5779_p2.
DSP Report: operator mul_ln1118_54_fu_5779_p2 is absorbed into DSP mul_ln1118_54_fu_5779_p2.
DSP Report: Generating DSP add_ln703_56_fu_36438345_p2, operation Mode is: PCIN+A2*(B:0x68).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP add_ln703_56_fu_36438345_p2.
DSP Report: operator add_ln703_56_fu_36438345_p2 is absorbed into DSP add_ln703_56_fu_36438345_p2.
DSP Report: operator mul_ln1118_31_fu_3775_p2 is absorbed into DSP add_ln703_56_fu_36438345_p2.
DSP Report: Generating DSP add_ln703_13_fu_36437963_p2, operation Mode is: (C:0x18400)+A2*(B:0x1b).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP add_ln703_13_fu_36437963_p2.
DSP Report: operator add_ln703_13_fu_36437963_p2 is absorbed into DSP add_ln703_13_fu_36437963_p2.
DSP Report: operator mul_ln203_3_fu_2778_p2 is absorbed into DSP add_ln703_13_fu_36437963_p2.
DSP Report: Generating DSP add_ln703_56_fu_36438345_p2, operation Mode is: PCIN+A:B.
DSP Report: operator add_ln703_56_fu_36438345_p2 is absorbed into DSP add_ln703_56_fu_36438345_p2.
DSP Report: Generating DSP add_ln703_67_reg_36505650_reg, operation Mode is: C+A2*(B:0x97).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP add_ln703_67_reg_36505650_reg.
DSP Report: register add_ln703_67_reg_36505650_reg is absorbed into DSP add_ln703_67_reg_36505650_reg.
DSP Report: operator add_ln703_67_fu_36438427_p2 is absorbed into DSP add_ln703_67_reg_36505650_reg.
DSP Report: operator mul_ln1118_73_fu_3923_p2 is absorbed into DSP add_ln703_67_reg_36505650_reg.
DSP Report: Generating DSP mul_ln1118_200_fu_3267_p2, operation Mode is: A2*(B:0x5a).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_200_fu_3267_p2.
DSP Report: operator mul_ln1118_200_fu_3267_p2 is absorbed into DSP mul_ln1118_200_fu_3267_p2.
DSP Report: Generating DSP add_ln703_219_reg_36505825_reg, operation Mode is: PCIN+A2*(B:0x93).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP add_ln703_219_reg_36505825_reg.
DSP Report: register add_ln703_219_reg_36505825_reg is absorbed into DSP add_ln703_219_reg_36505825_reg.
DSP Report: operator add_ln703_219_fu_36439281_p2 is absorbed into DSP add_ln703_219_reg_36505825_reg.
DSP Report: operator mul_ln1118_179_fu_6351_p2 is absorbed into DSP add_ln703_219_reg_36505825_reg.
DSP Report: Generating DSP mul_ln1118_157_fu_5273_p2, operation Mode is: A2*(B:0x3ffe9).
DSP Report: register mul_ln1118_157_fu_5273_p2 is absorbed into DSP mul_ln1118_157_fu_5273_p2.
DSP Report: operator mul_ln1118_157_fu_5273_p2 is absorbed into DSP mul_ln1118_157_fu_5273_p2.
DSP Report: Generating DSP add_ln703_222_fu_36439297_p2, operation Mode is: C+A2*(B:0x34).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP add_ln703_222_fu_36439297_p2.
DSP Report: operator add_ln703_222_fu_36439297_p2 is absorbed into DSP add_ln703_222_fu_36439297_p2.
DSP Report: operator mul_ln1118_247_fu_5767_p2 is absorbed into DSP add_ln703_222_fu_36439297_p2.
DSP Report: Generating DSP mul_ln1118_273_fu_5566_p2, operation Mode is: A2*(B:0x72).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_273_fu_5566_p2.
DSP Report: operator mul_ln1118_273_fu_5566_p2 is absorbed into DSP mul_ln1118_273_fu_5566_p2.
DSP Report: Generating DSP add_ln703_221_fu_36439287_p2, operation Mode is: PCIN+A2*(B:0x46).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP add_ln703_221_fu_36439287_p2.
DSP Report: operator add_ln703_221_fu_36439287_p2 is absorbed into DSP add_ln703_221_fu_36439287_p2.
DSP Report: operator mul_ln1118_223_fu_3779_p2 is absorbed into DSP add_ln703_221_fu_36439287_p2.
DSP Report: Generating DSP mul_ln1118_136_reg_6348868_reg, operation Mode is: (A2*(B:0x3ff27))'.
DSP Report: register mul_ln1118_136_reg_6348868_reg is absorbed into DSP mul_ln1118_136_reg_6348868_reg.
DSP Report: register mul_ln1118_136_reg_6348868_reg is absorbed into DSP mul_ln1118_136_reg_6348868_reg.
DSP Report: operator mul_ln1118_136_fu_3327_p2 is absorbed into DSP mul_ln1118_136_reg_6348868_reg.
DSP Report: Generating DSP mul_ln1118_293_fu_3898_p2, operation Mode is: A''*(B:0xbd).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_293_fu_3898_p2.
DSP Report: register zext_ln1118_195_reg_36505078_reg is absorbed into DSP mul_ln1118_293_fu_3898_p2.
DSP Report: operator mul_ln1118_293_fu_3898_p2 is absorbed into DSP mul_ln1118_293_fu_3898_p2.
DSP Report: Generating DSP add_ln703_315_fu_36452576_p2, operation Mode is: C+A''*(B:0xc6).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP add_ln703_315_fu_36452576_p2.
DSP Report: register zext_ln1118_276_reg_36505234_reg is absorbed into DSP add_ln703_315_fu_36452576_p2.
DSP Report: operator add_ln703_315_fu_36452576_p2 is absorbed into DSP add_ln703_315_fu_36452576_p2.
DSP Report: operator mul_ln1118_392_fu_3062_p2 is absorbed into DSP add_ln703_315_fu_36452576_p2.
DSP Report: Generating DSP mul_ln1118_373_fu_5948_p2, operation Mode is: A''*(B:0xc4).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_373_fu_5948_p2.
DSP Report: register zext_ln1118_263_reg_36505207_reg is absorbed into DSP mul_ln1118_373_fu_5948_p2.
DSP Report: operator mul_ln1118_373_fu_5948_p2 is absorbed into DSP mul_ln1118_373_fu_5948_p2.
DSP Report: Generating DSP add_ln703_314_fu_36452566_p2, operation Mode is: C+A''*(B:0x3ff5c).
DSP Report: register add_ln703_314_fu_36452566_p2 is absorbed into DSP add_ln703_314_fu_36452566_p2.
DSP Report: register add_ln703_314_fu_36452566_p2 is absorbed into DSP add_ln703_314_fu_36452566_p2.
DSP Report: operator add_ln703_314_fu_36452566_p2 is absorbed into DSP add_ln703_314_fu_36452566_p2.
DSP Report: operator mul_ln1118_319_fu_4550_p2 is absorbed into DSP add_ln703_314_fu_36452566_p2.
DSP Report: Generating DSP mul_ln1118_697_fu_4508_p2, operation Mode is: A''*(B:0x3ffb2).
DSP Report: register mul_ln1118_697_fu_4508_p2 is absorbed into DSP mul_ln1118_697_fu_4508_p2.
DSP Report: register mul_ln1118_697_fu_4508_p2 is absorbed into DSP mul_ln1118_697_fu_4508_p2.
DSP Report: operator mul_ln1118_697_fu_4508_p2 is absorbed into DSP mul_ln1118_697_fu_4508_p2.
DSP Report: Generating DSP mul_ln1118_575_fu_4227_p2, operation Mode is: A''*(B:0x3ffa9).
DSP Report: register mul_ln1118_575_fu_4227_p2 is absorbed into DSP mul_ln1118_575_fu_4227_p2.
DSP Report: register mul_ln1118_575_fu_4227_p2 is absorbed into DSP mul_ln1118_575_fu_4227_p2.
DSP Report: operator mul_ln1118_575_fu_4227_p2 is absorbed into DSP mul_ln1118_575_fu_4227_p2.
DSP Report: Generating DSP mul_ln1118_680_fu_4215_p2, operation Mode is: A''*(B:0x3ffa6).
DSP Report: register mul_ln1118_680_fu_4215_p2 is absorbed into DSP mul_ln1118_680_fu_4215_p2.
DSP Report: register mul_ln1118_680_fu_4215_p2 is absorbed into DSP mul_ln1118_680_fu_4215_p2.
DSP Report: operator mul_ln1118_680_fu_4215_p2 is absorbed into DSP mul_ln1118_680_fu_4215_p2.
DSP Report: Generating DSP mul_ln1118_351_fu_2742_p2, operation Mode is: A2*(B:0x3a).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_351_fu_2742_p2.
DSP Report: operator mul_ln1118_351_fu_2742_p2 is absorbed into DSP mul_ln1118_351_fu_2742_p2.
DSP Report: Generating DSP add_ln703_429_reg_36506030_reg, operation Mode is: PCIN+A2*(B:0x6c).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP add_ln703_429_reg_36506030_reg.
DSP Report: register add_ln703_429_reg_36506030_reg is absorbed into DSP add_ln703_429_reg_36506030_reg.
DSP Report: operator add_ln703_429_fu_36440171_p2 is absorbed into DSP add_ln703_429_reg_36506030_reg.
DSP Report: operator mul_ln1118_406_fu_3746_p2 is absorbed into DSP add_ln703_429_reg_36506030_reg.
DSP Report: Generating DSP mul_ln1118_365_fu_3934_p2, operation Mode is: A''*(B:0xd8).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_365_fu_3934_p2.
DSP Report: register zext_ln1118_263_reg_36505207_reg is absorbed into DSP mul_ln1118_365_fu_3934_p2.
DSP Report: operator mul_ln1118_365_fu_3934_p2 is absorbed into DSP mul_ln1118_365_fu_3934_p2.
DSP Report: Generating DSP add_ln703_433_fu_36453126_p2, operation Mode is: PCIN+A''*(B:0xa7).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP add_ln703_433_fu_36453126_p2.
DSP Report: register zext_ln1118_367_reg_36505358_reg is absorbed into DSP add_ln703_433_fu_36453126_p2.
DSP Report: operator add_ln703_433_fu_36453126_p2 is absorbed into DSP add_ln703_433_fu_36453126_p2.
DSP Report: operator mul_ln1118_481_fu_6082_p2 is absorbed into DSP add_ln703_433_fu_36453126_p2.
DSP Report: Generating DSP mul_ln1118_216_fu_3763_p2, operation Mode is: A2*(B:0x3ffb2).
DSP Report: register mul_ln1118_216_fu_3763_p2 is absorbed into DSP mul_ln1118_216_fu_3763_p2.
DSP Report: operator mul_ln1118_216_fu_3763_p2 is absorbed into DSP mul_ln1118_216_fu_3763_p2.
DSP Report: Generating DSP add_ln703_271_fu_36439497_p2, operation Mode is: C+A2*(B:0xb9).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP add_ln703_271_fu_36439497_p2.
DSP Report: operator add_ln703_271_fu_36439497_p2 is absorbed into DSP add_ln703_271_fu_36439497_p2.
DSP Report: operator mul_ln1118_310_fu_3760_p2 is absorbed into DSP add_ln703_271_fu_36439497_p2.
DSP Report: Generating DSP add_ln703_272_reg_36505895_reg, operation Mode is: PCIN+A2*(B:0x83).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP add_ln703_272_reg_36505895_reg.
DSP Report: register add_ln703_272_reg_36505895_reg is absorbed into DSP add_ln703_272_reg_36505895_reg.
DSP Report: operator add_ln703_272_fu_36439507_p2 is absorbed into DSP add_ln703_272_reg_36505895_reg.
DSP Report: operator mul_ln1118_265_fu_3166_p2 is absorbed into DSP add_ln703_272_reg_36505895_reg.
DSP Report: Generating DSP mul_ln1118_172_fu_5770_p2, operation Mode is: A2*(B:0xb2).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_172_fu_5770_p2.
DSP Report: operator mul_ln1118_172_fu_5770_p2 is absorbed into DSP mul_ln1118_172_fu_5770_p2.
DSP Report: Generating DSP mul_ln1118_106_fu_3613_p2, operation Mode is: A2*(B:0x3ff5d).
DSP Report: register mul_ln1118_106_fu_3613_p2 is absorbed into DSP mul_ln1118_106_fu_3613_p2.
DSP Report: operator mul_ln1118_106_fu_3613_p2 is absorbed into DSP mul_ln1118_106_fu_3613_p2.
DSP Report: Generating DSP mul_ln1118_67_fu_3780_p2, operation Mode is: A2*(B:0x3ff65).
DSP Report: register mul_ln1118_67_fu_3780_p2 is absorbed into DSP mul_ln1118_67_fu_3780_p2.
DSP Report: operator mul_ln1118_67_fu_3780_p2 is absorbed into DSP mul_ln1118_67_fu_3780_p2.
DSP Report: Generating DSP add_ln703_270_fu_36439491_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_270_fu_36439491_p2 is absorbed into DSP add_ln703_270_fu_36439491_p2.
DSP Report: Generating DSP mul_ln1118_88_fu_2763_p2, operation Mode is: A2*(B:0x3ff92).
DSP Report: register mul_ln1118_88_fu_2763_p2 is absorbed into DSP mul_ln1118_88_fu_2763_p2.
DSP Report: operator mul_ln1118_88_fu_2763_p2 is absorbed into DSP mul_ln1118_88_fu_2763_p2.
DSP Report: Generating DSP mul_ln1118_47_fu_6560_p2, operation Mode is: A2*(B:0x3ffd5).
DSP Report: register mul_ln1118_47_fu_6560_p2 is absorbed into DSP mul_ln1118_47_fu_6560_p2.
DSP Report: operator mul_ln1118_47_fu_6560_p2 is absorbed into DSP mul_ln1118_47_fu_6560_p2.
DSP Report: Generating DSP mul_ln1118_26_fu_2764_p2, operation Mode is: A2*(B:0xab).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_26_fu_2764_p2.
DSP Report: operator mul_ln1118_26_fu_2764_p2 is absorbed into DSP mul_ln1118_26_fu_2764_p2.
DSP Report: Generating DSP add_ln703_26_fu_36438081_p2, operation Mode is: PCIN+A:B2+(C:0x13c00).
DSP Report: register add_ln703_26_fu_36438081_p2 is absorbed into DSP add_ln703_26_fu_36438081_p2.
DSP Report: operator add_ln703_26_fu_36438081_p2 is absorbed into DSP add_ln703_26_fu_36438081_p2.
DSP Report: Generating DSP add_ln703_270_reg_36505890_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_270_reg_36505890_reg is absorbed into DSP add_ln703_270_reg_36505890_reg.
DSP Report: operator add_ln703_270_fu_36439491_p2 is absorbed into DSP add_ln703_270_reg_36505890_reg.
DSP Report: Generating DSP mul_ln1118_384_fu_3057_p2, operation Mode is: A''*(B:0x11d).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_384_fu_3057_p2.
DSP Report: register data_18_V_read_1_reg_36504913_reg is absorbed into DSP mul_ln1118_384_fu_3057_p2.
DSP Report: operator mul_ln1118_384_fu_3057_p2 is absorbed into DSP mul_ln1118_384_fu_3057_p2.
DSP Report: Generating DSP mul_ln1118_567_fu_3736_p2, operation Mode is: A2*(B:0xe7).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_567_fu_3736_p2.
DSP Report: operator mul_ln1118_567_fu_3736_p2 is absorbed into DSP mul_ln1118_567_fu_3736_p2.
DSP Report: Generating DSP add_ln703_709_reg_36506150_reg, operation Mode is: PCIN+A2*(B:0x83).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP add_ln703_709_reg_36506150_reg.
DSP Report: register add_ln703_709_reg_36506150_reg is absorbed into DSP add_ln703_709_reg_36506150_reg.
DSP Report: operator add_ln703_709_fu_36440714_p2 is absorbed into DSP add_ln703_709_reg_36506150_reg.
DSP Report: operator mul_ln1118_548_fu_6357_p2 is absorbed into DSP add_ln703_709_reg_36506150_reg.
DSP Report: Generating DSP mul_ln1118_251_fu_3799_p2, operation Mode is: A''*(B:0x3ff25).
DSP Report: register mul_ln1118_251_fu_3799_p2 is absorbed into DSP mul_ln1118_251_fu_3799_p2.
DSP Report: register mul_ln1118_251_fu_3799_p2 is absorbed into DSP mul_ln1118_251_fu_3799_p2.
DSP Report: operator mul_ln1118_251_fu_3799_p2 is absorbed into DSP mul_ln1118_251_fu_3799_p2.
DSP Report: Generating DSP mul_ln1118_471_fu_3354_p2, operation Mode is: A''*(B:0x65).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_471_fu_3354_p2.
DSP Report: register zext_ln1118_348_reg_36505344_reg is absorbed into DSP mul_ln1118_471_fu_3354_p2.
DSP Report: operator mul_ln1118_471_fu_3354_p2 is absorbed into DSP mul_ln1118_471_fu_3354_p2.
DSP Report: Generating DSP add_ln703_552_fu_36453742_p2, operation Mode is: PCIN+A:B''+C'.
DSP Report: register add_ln703_552_fu_36453742_p2 is absorbed into DSP add_ln703_552_fu_36453742_p2.
DSP Report: register add_ln703_552_fu_36453742_p2 is absorbed into DSP add_ln703_552_fu_36453742_p2.
DSP Report: register add_ln703_552_fu_36453742_p2 is absorbed into DSP add_ln703_552_fu_36453742_p2.
DSP Report: operator add_ln703_552_fu_36453742_p2 is absorbed into DSP add_ln703_552_fu_36453742_p2.
DSP Report: Generating DSP mul_ln1118_434_fu_2878_p2, operation Mode is: A''*(B:0x52).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_434_fu_2878_p2.
DSP Report: register zext_ln1118_311_reg_36505286_reg is absorbed into DSP mul_ln1118_434_fu_2878_p2.
DSP Report: operator mul_ln1118_434_fu_2878_p2 is absorbed into DSP mul_ln1118_434_fu_2878_p2.
DSP Report: Generating DSP add_ln703_550_fu_36453722_p2, operation Mode is: C+A''*(B:0x3ffb7).
DSP Report: register mul_ln1118_575_fu_4227_p2 is absorbed into DSP add_ln703_550_fu_36453722_p2.
DSP Report: register mul_ln1118_575_fu_4227_p2 is absorbed into DSP add_ln703_550_fu_36453722_p2.
DSP Report: operator add_ln703_550_fu_36453722_p2 is absorbed into DSP add_ln703_550_fu_36453722_p2.
DSP Report: operator mul_ln1118_569_fu_5348_p2 is absorbed into DSP add_ln703_550_fu_36453722_p2.
DSP Report: Generating DSP mul_ln1118_598_fu_5688_p2, operation Mode is: A''*(B:0x3ffdd).
DSP Report: register mul_ln1118_598_fu_5688_p2 is absorbed into DSP mul_ln1118_598_fu_5688_p2.
DSP Report: register mul_ln1118_598_fu_5688_p2 is absorbed into DSP mul_ln1118_598_fu_5688_p2.
DSP Report: operator mul_ln1118_598_fu_5688_p2 is absorbed into DSP mul_ln1118_598_fu_5688_p2.
DSP Report: Generating DSP add_ln703_944_fu_36456216_p2, operation Mode is: C+A''*(B:0x75).
DSP Report: register data_45_V_read_int_reg_reg is absorbed into DSP add_ln703_944_fu_36456216_p2.
DSP Report: register data_45_V_read_1_reg_36504544_reg is absorbed into DSP add_ln703_944_fu_36456216_p2.
DSP Report: operator add_ln703_944_fu_36456216_p2 is absorbed into DSP add_ln703_944_fu_36456216_p2.
DSP Report: operator mul_ln1118_920_fu_5080_p2 is absorbed into DSP add_ln703_944_fu_36456216_p2.
DSP Report: Generating DSP mul_ln1118_560_fu_6222_p2, operation Mode is: A''*(B:0x61).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_560_fu_6222_p2.
DSP Report: register add_ln703_523_fu_36453528_p2 is absorbed into DSP mul_ln1118_560_fu_6222_p2.
DSP Report: operator mul_ln1118_560_fu_6222_p2 is absorbed into DSP mul_ln1118_560_fu_6222_p2.
DSP Report: Generating DSP mul_ln1118_940_fu_6334_p2, operation Mode is: A''*(B:0x26).
DSP Report: register data_46_V_read_int_reg_reg is absorbed into DSP mul_ln1118_940_fu_6334_p2.
DSP Report: register data_46_V_read_1_reg_36504527_reg is absorbed into DSP mul_ln1118_940_fu_6334_p2.
DSP Report: operator mul_ln1118_940_fu_6334_p2 is absorbed into DSP mul_ln1118_940_fu_6334_p2.
DSP Report: Generating DSP add_ln703_946_fu_36456232_p2, operation Mode is: C+A''*(B:0x3ffcb).
DSP Report: register add_ln703_946_fu_36456232_p2 is absorbed into DSP add_ln703_946_fu_36456232_p2.
DSP Report: register add_ln703_946_fu_36456232_p2 is absorbed into DSP add_ln703_946_fu_36456232_p2.
DSP Report: operator add_ln703_946_fu_36456232_p2 is absorbed into DSP add_ln703_946_fu_36456232_p2.
DSP Report: operator mul_ln1118_1053_fu_6394_p2 is absorbed into DSP add_ln703_946_fu_36456232_p2.
DSP Report: Generating DSP mul_ln1118_790_fu_3813_p2, operation Mode is: A''*(B:0x3ffca).
DSP Report: register mul_ln1118_790_fu_3813_p2 is absorbed into DSP mul_ln1118_790_fu_3813_p2.
DSP Report: register mul_ln1118_790_fu_3813_p2 is absorbed into DSP mul_ln1118_790_fu_3813_p2.
DSP Report: operator mul_ln1118_790_fu_3813_p2 is absorbed into DSP mul_ln1118_790_fu_3813_p2.
DSP Report: Generating DSP mul_ln1118_718_fu_5511_p2, operation Mode is: A''*(B:0x3ffe6).
DSP Report: register mul_ln1118_718_fu_5511_p2 is absorbed into DSP mul_ln1118_718_fu_5511_p2.
DSP Report: register mul_ln1118_718_fu_5511_p2 is absorbed into DSP mul_ln1118_718_fu_5511_p2.
DSP Report: operator mul_ln1118_718_fu_5511_p2 is absorbed into DSP mul_ln1118_718_fu_5511_p2.
DSP Report: Generating DSP add_ln703_635_fu_36454210_p2, operation Mode is: C+A''*(B:0x3ffdd).
DSP Report: register mul_ln1118_598_fu_5688_p2 is absorbed into DSP add_ln703_635_fu_36454210_p2.
DSP Report: register mul_ln1118_598_fu_5688_p2 is absorbed into DSP add_ln703_635_fu_36454210_p2.
DSP Report: operator add_ln703_635_fu_36454210_p2 is absorbed into DSP add_ln703_635_fu_36454210_p2.
DSP Report: operator mul_ln1118_598_fu_5688_p2 is absorbed into DSP add_ln703_635_fu_36454210_p2.
DSP Report: Generating DSP add_ln703_633_fu_36454194_p2, operation Mode is: C+A''*(B:0x66).
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP add_ln703_633_fu_36454194_p2.
DSP Report: register data_31_V_read_1_reg_36504750_reg is absorbed into DSP add_ln703_633_fu_36454194_p2.
DSP Report: operator add_ln703_633_fu_36454194_p2 is absorbed into DSP add_ln703_633_fu_36454194_p2.
DSP Report: operator mul_ln1118_658_fu_4947_p2 is absorbed into DSP add_ln703_633_fu_36454194_p2.
DSP Report: Generating DSP mul_ln1118_634_fu_6378_p2, operation Mode is: A''*(B:0x4e).
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP mul_ln1118_634_fu_6378_p2.
DSP Report: register mul_ln1118_634_fu_6378_p2 is absorbed into DSP mul_ln1118_634_fu_6378_p2.
DSP Report: operator mul_ln1118_634_fu_6378_p2 is absorbed into DSP mul_ln1118_634_fu_6378_p2.
DSP Report: Generating DSP add_ln703_632_fu_36454184_p2, operation Mode is: PCIN+A''*(B:0x75).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP add_ln703_632_fu_36454184_p2.
DSP Report: register add_ln703_523_fu_36453528_p2 is absorbed into DSP add_ln703_632_fu_36454184_p2.
DSP Report: operator add_ln703_632_fu_36454184_p2 is absorbed into DSP add_ln703_632_fu_36454184_p2.
DSP Report: operator mul_ln1118_574_fu_3351_p2 is absorbed into DSP add_ln703_632_fu_36454184_p2.
DSP Report: Generating DSP mul_ln1118_504_fu_6098_p2, operation Mode is: A''*(B:0x3ffa6).
DSP Report: register mul_ln1118_504_fu_6098_p2 is absorbed into DSP mul_ln1118_504_fu_6098_p2.
DSP Report: register mul_ln1118_504_fu_6098_p2 is absorbed into DSP mul_ln1118_504_fu_6098_p2.
DSP Report: operator mul_ln1118_504_fu_6098_p2 is absorbed into DSP mul_ln1118_504_fu_6098_p2.
DSP Report: Generating DSP mul_ln1118_462_fu_4642_p2, operation Mode is: A''*(B:0x3ff83).
DSP Report: register mul_ln1118_462_fu_4642_p2 is absorbed into DSP mul_ln1118_462_fu_4642_p2.
DSP Report: register mul_ln1118_462_fu_4642_p2 is absorbed into DSP mul_ln1118_462_fu_4642_p2.
DSP Report: operator mul_ln1118_462_fu_4642_p2 is absorbed into DSP mul_ln1118_462_fu_4642_p2.
DSP Report: Generating DSP mul_ln1118_792_fu_4659_p2, operation Mode is: A''*(B:0x91).
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP mul_ln1118_792_fu_4659_p2.
DSP Report: register data_38_V_read_1_reg_36504654_reg is absorbed into DSP mul_ln1118_792_fu_4659_p2.
DSP Report: operator mul_ln1118_792_fu_4659_p2 is absorbed into DSP mul_ln1118_792_fu_4659_p2.
DSP Report: Generating DSP add_ln703_678_fu_36454485_p2, operation Mode is: PCIN+A''*(B:0xa7).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP add_ln703_678_fu_36454485_p2.
DSP Report: register data_28_V_read_1_reg_36504791_reg is absorbed into DSP add_ln703_678_fu_36454485_p2.
DSP Report: operator add_ln703_678_fu_36454485_p2 is absorbed into DSP add_ln703_678_fu_36454485_p2.
DSP Report: operator mul_ln1118_583_fu_2929_p2 is absorbed into DSP add_ln703_678_fu_36454485_p2.
DSP Report: Generating DSP add_ln703_678_fu_36454485_p2, operation Mode is: PCIN+A''*(B:0xa5).
DSP Report: register data_37_V_read_int_reg_reg is absorbed into DSP add_ln703_678_fu_36454485_p2.
DSP Report: register data_37_V_read_1_reg_36504669_reg is absorbed into DSP add_ln703_678_fu_36454485_p2.
DSP Report: operator add_ln703_678_fu_36454485_p2 is absorbed into DSP add_ln703_678_fu_36454485_p2.
DSP Report: operator mul_ln1118_771_fu_4651_p2 is absorbed into DSP add_ln703_678_fu_36454485_p2.
DSP Report: Generating DSP add_ln703_606_fu_36454036_p2, operation Mode is: C+A''*(B:0x13).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP add_ln703_606_fu_36454036_p2.
DSP Report: register data_27_V_read_1_reg_36504807_reg is absorbed into DSP add_ln703_606_fu_36454036_p2.
DSP Report: operator add_ln703_606_fu_36454036_p2 is absorbed into DSP add_ln703_606_fu_36454036_p2.
DSP Report: operator mul_ln1118_572_fu_5351_p2 is absorbed into DSP add_ln703_606_fu_36454036_p2.
DSP Report: Generating DSP mul_ln1118_750_fu_5865_p2, operation Mode is: A2*(B:0x2b).
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP mul_ln1118_750_fu_5865_p2.
DSP Report: operator mul_ln1118_750_fu_5865_p2 is absorbed into DSP mul_ln1118_750_fu_5865_p2.
DSP Report: Generating DSP add_ln703_690_fu_36440688_p2, operation Mode is: PCIN+A2*(B:0x34).
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP add_ln703_690_fu_36440688_p2.
DSP Report: operator add_ln703_690_fu_36440688_p2 is absorbed into DSP add_ln703_690_fu_36440688_p2.
DSP Report: operator mul_ln1118_684_fu_2738_p2 is absorbed into DSP add_ln703_690_fu_36440688_p2.
DSP Report: Generating DSP mul_ln1118_142_fu_5340_p2, operation Mode is: A2*(B:0x3ff2f).
DSP Report: register mul_ln1118_142_fu_5340_p2 is absorbed into DSP mul_ln1118_142_fu_5340_p2.
DSP Report: operator mul_ln1118_142_fu_5340_p2 is absorbed into DSP mul_ln1118_142_fu_5340_p2.
DSP Report: Generating DSP mul_ln1118_210_fu_2616_p2, operation Mode is: A''*(B:0xaa).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_210_fu_2616_p2.
DSP Report: register zext_ln1118_141_reg_36505019_reg is absorbed into DSP mul_ln1118_210_fu_2616_p2.
DSP Report: operator mul_ln1118_210_fu_2616_p2 is absorbed into DSP mul_ln1118_210_fu_2616_p2.
DSP Report: Generating DSP add_ln703_614_fu_36454094_p2, operation Mode is: C+A''*(B:0x3ff3c).
DSP Report: register add_ln703_614_fu_36454094_p2 is absorbed into DSP add_ln703_614_fu_36454094_p2.
DSP Report: register add_ln703_614_fu_36454094_p2 is absorbed into DSP add_ln703_614_fu_36454094_p2.
DSP Report: operator add_ln703_614_fu_36454094_p2 is absorbed into DSP add_ln703_614_fu_36454094_p2.
DSP Report: operator mul_ln1118_696_fu_6509_p2 is absorbed into DSP add_ln703_614_fu_36454094_p2.
DSP Report: Generating DSP mul_ln1118_325_fu_3524_p2, operation Mode is: A2*(B:0xcb).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_325_fu_3524_p2.
DSP Report: operator mul_ln1118_325_fu_3524_p2 is absorbed into DSP mul_ln1118_325_fu_3524_p2.
DSP Report: Generating DSP add_ln703_300_fu_36439657_p2, operation Mode is: PCIN+A2*(B:0xb3).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP add_ln703_300_fu_36439657_p2.
DSP Report: operator add_ln703_300_fu_36439657_p2 is absorbed into DSP add_ln703_300_fu_36439657_p2.
DSP Report: operator mul_ln1118_300_fu_4760_p2 is absorbed into DSP add_ln703_300_fu_36439657_p2.
DSP Report: Generating DSP mul_ln1118_254_fu_4766_p2, operation Mode is: A2*(B:0x9d).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_254_fu_4766_p2.
DSP Report: operator mul_ln1118_254_fu_4766_p2 is absorbed into DSP mul_ln1118_254_fu_4766_p2.
DSP Report: Generating DSP mul_ln1118_17_fu_4681_p2, operation Mode is: A2*(B:0x3ffb9).
DSP Report: register mul_ln1118_17_fu_4681_p2 is absorbed into DSP mul_ln1118_17_fu_4681_p2.
DSP Report: operator mul_ln1118_17_fu_4681_p2 is absorbed into DSP mul_ln1118_17_fu_4681_p2.
DSP Report: Generating DSP add_ln703_62_fu_36438389_p2, operation Mode is: PCIN+A:B+(C:0x64400).
DSP Report: operator add_ln703_62_fu_36438389_p2 is absorbed into DSP add_ln703_62_fu_36438389_p2.
DSP Report: Generating DSP mul_ln1118_37_fu_3781_p2, operation Mode is: A2*(B:0x3ffb1).
DSP Report: register mul_ln1118_37_fu_3781_p2 is absorbed into DSP mul_ln1118_37_fu_3781_p2.
DSP Report: operator mul_ln1118_37_fu_3781_p2 is absorbed into DSP mul_ln1118_37_fu_3781_p2.
DSP Report: Generating DSP add_ln703_299_fu_36439647_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_299_fu_36439647_p2 is absorbed into DSP add_ln703_299_fu_36439647_p2.
DSP Report: Generating DSP mul_ln1118_3015_fu_571_p2, operation Mode is: A2*(B:0x3fed9).
DSP Report: register mul_ln1118_3015_fu_571_p2 is absorbed into DSP mul_ln1118_3015_fu_571_p2.
DSP Report: operator mul_ln1118_3015_fu_571_p2 is absorbed into DSP mul_ln1118_3015_fu_571_p2.
DSP Report: Generating DSP mul_ln1118_3001_fu_572_p2, operation Mode is: A2*(B:0x135).
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3001_fu_572_p2.
DSP Report: operator mul_ln1118_3001_fu_572_p2 is absorbed into DSP mul_ln1118_3001_fu_572_p2.
DSP Report: Generating DSP mul_ln1118_3005_fu_575_p2, operation Mode is: A2*(B:0x3ff2e).
DSP Report: register mul_ln1118_3005_fu_575_p2 is absorbed into DSP mul_ln1118_3005_fu_575_p2.
DSP Report: operator mul_ln1118_3005_fu_575_p2 is absorbed into DSP mul_ln1118_3005_fu_575_p2.
DSP Report: Generating DSP add_ln703_4336_reg_9655_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_4336_reg_9655_reg is absorbed into DSP add_ln703_4336_reg_9655_reg.
DSP Report: operator add_ln703_4336_fu_9277_p2 is absorbed into DSP add_ln703_4336_reg_9655_reg.
DSP Report: Generating DSP mul_ln1118_3003_fu_574_p2, operation Mode is: A2*(B:0xd6).
DSP Report: register data_32_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3003_fu_574_p2.
DSP Report: operator mul_ln1118_3003_fu_574_p2 is absorbed into DSP mul_ln1118_3003_fu_574_p2.
DSP Report: Generating DSP add_ln703_4339_fu_9289_p2, operation Mode is: PCIN+A2*(B:0xbf).
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP add_ln703_4339_fu_9289_p2.
DSP Report: operator add_ln703_4339_fu_9289_p2 is absorbed into DSP add_ln703_4339_fu_9289_p2.
DSP Report: operator mul_ln1118_3002_fu_563_p2 is absorbed into DSP add_ln703_4339_fu_9289_p2.
DSP Report: Generating DSP mul_ln1118_3012_fu_550_p2, operation Mode is: A2*(B:0x3ff57).
DSP Report: register mul_ln1118_3012_fu_550_p2 is absorbed into DSP mul_ln1118_3012_fu_550_p2.
DSP Report: operator mul_ln1118_3012_fu_550_p2 is absorbed into DSP mul_ln1118_3012_fu_550_p2.
DSP Report: Generating DSP mul_ln1118_3010_fu_586_p2, operation Mode is: A2*(B:0x3ffeb).
DSP Report: register mul_ln1118_3010_fu_586_p2 is absorbed into DSP mul_ln1118_3010_fu_586_p2.
DSP Report: operator mul_ln1118_3010_fu_586_p2 is absorbed into DSP mul_ln1118_3010_fu_586_p2.
DSP Report: Generating DSP add_ln703_4347_fu_9341_p2, operation Mode is: C+A2*(B:0x3d).
DSP Report: register data_46_V_read_int_reg_reg is absorbed into DSP add_ln703_4347_fu_9341_p2.
DSP Report: operator add_ln703_4347_fu_9341_p2 is absorbed into DSP add_ln703_4347_fu_9341_p2.
DSP Report: operator mul_ln1118_3014_fu_558_p2 is absorbed into DSP add_ln703_4347_fu_9341_p2.
DSP Report: Generating DSP mul_ln1118_3009_fu_541_p2, operation Mode is: A2*(B:0x3ffce).
DSP Report: register mul_ln1118_3009_fu_541_p2 is absorbed into DSP mul_ln1118_3009_fu_541_p2.
DSP Report: operator mul_ln1118_3009_fu_541_p2 is absorbed into DSP mul_ln1118_3009_fu_541_p2.
DSP Report: Generating DSP mul_ln1118_3007_fu_576_p2, operation Mode is: A2*(B:0x3ffcb).
DSP Report: register mul_ln1118_3007_fu_576_p2 is absorbed into DSP mul_ln1118_3007_fu_576_p2.
DSP Report: operator mul_ln1118_3007_fu_576_p2 is absorbed into DSP mul_ln1118_3007_fu_576_p2.
DSP Report: Generating DSP add_ln703_4344_fu_9315_p2, operation Mode is: C+A2*(B:0x65).
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP add_ln703_4344_fu_9315_p2.
DSP Report: operator add_ln703_4344_fu_9315_p2 is absorbed into DSP add_ln703_4344_fu_9315_p2.
DSP Report: operator mul_ln1118_3008_fu_564_p2 is absorbed into DSP add_ln703_4344_fu_9315_p2.
DSP Report: Generating DSP add_ln703_4345_fu_9325_p2, operation Mode is: PCIN+A2*(B:0x45).
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP add_ln703_4345_fu_9325_p2.
DSP Report: operator add_ln703_4345_fu_9325_p2 is absorbed into DSP add_ln703_4345_fu_9325_p2.
DSP Report: operator mul_ln1118_3006_fu_559_p2 is absorbed into DSP add_ln703_4345_fu_9325_p2.
DSP Report: Generating DSP mul_ln1118_3004_fu_561_p2, operation Mode is: A2*(B:0x53).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3004_fu_561_p2.
DSP Report: operator mul_ln1118_3004_fu_561_p2 is absorbed into DSP mul_ln1118_3004_fu_561_p2.
DSP Report: Generating DSP add_ln703_4343_fu_9305_p2, operation Mode is: PCIN+A2*(B:0xb2).
DSP Report: register data_41_V_read_int_reg_reg is absorbed into DSP add_ln703_4343_fu_9305_p2.
DSP Report: operator add_ln703_4343_fu_9305_p2 is absorbed into DSP add_ln703_4343_fu_9305_p2.
DSP Report: operator mul_ln1118_3011_fu_570_p2 is absorbed into DSP add_ln703_4343_fu_9305_p2.
DSP Report: Generating DSP mul_ln1118_3013_fu_547_p2, operation Mode is: A''*(B:0x3feab).
DSP Report: register mul_ln1118_3013_fu_547_p2 is absorbed into DSP mul_ln1118_3013_fu_547_p2.
DSP Report: register mul_ln1118_3013_fu_547_p2 is absorbed into DSP mul_ln1118_3013_fu_547_p2.
DSP Report: operator mul_ln1118_3013_fu_547_p2 is absorbed into DSP mul_ln1118_3013_fu_547_p2.
DSP Report: Generating DSP add_ln703_fu_9129_p2, operation Mode is: (C:0xb400)+A2*(B:0x3ffdb).
DSP Report: register add_ln703_fu_9129_p2 is absorbed into DSP add_ln703_fu_9129_p2.
DSP Report: operator add_ln703_fu_9129_p2 is absorbed into DSP add_ln703_fu_9129_p2.
DSP Report: operator mul_ln1118_fu_584_p2 is absorbed into DSP add_ln703_fu_9129_p2.
DSP Report: Generating DSP mul_ln1118_2978_fu_549_p2, operation Mode is: A2*(B:0x3ffbd).
DSP Report: register mul_ln1118_2978_fu_549_p2 is absorbed into DSP mul_ln1118_2978_fu_549_p2.
DSP Report: operator mul_ln1118_2978_fu_549_p2 is absorbed into DSP mul_ln1118_2978_fu_549_p2.
DSP Report: Generating DSP mul_ln1118_2977_fu_565_p2, operation Mode is: A2*(B:0x45).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2977_fu_565_p2.
DSP Report: operator mul_ln1118_2977_fu_565_p2 is absorbed into DSP mul_ln1118_2977_fu_565_p2.
DSP Report: Generating DSP add_ln703_4308_fu_9157_p2, operation Mode is: PCIN+A2*(B:0x7a).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP add_ln703_4308_fu_9157_p2.
DSP Report: operator add_ln703_4308_fu_9157_p2 is absorbed into DSP add_ln703_4308_fu_9157_p2.
DSP Report: operator mul_ln1118_2976_fu_577_p2 is absorbed into DSP add_ln703_4308_fu_9157_p2.
DSP Report: Generating DSP mul_ln1118_2979_reg_8352_reg, operation Mode is: (A2*(B:0x3ff33))'.
DSP Report: register mul_ln1118_2979_reg_8352_reg is absorbed into DSP mul_ln1118_2979_reg_8352_reg.
DSP Report: register mul_ln1118_2979_reg_8352_reg is absorbed into DSP mul_ln1118_2979_reg_8352_reg.
DSP Report: operator mul_ln1118_2979_fu_554_p2 is absorbed into DSP mul_ln1118_2979_reg_8352_reg.
DSP Report: Generating DSP mul_ln1118_2984_fu_581_p2, operation Mode is: A2*(B:0x13c).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2984_fu_581_p2.
DSP Report: operator mul_ln1118_2984_fu_581_p2 is absorbed into DSP mul_ln1118_2984_fu_581_p2.
DSP Report: Generating DSP add_ln703_4311_reg_9615_reg, operation Mode is: C+A2*(B:0x3fee5).
DSP Report: register add_ln703_4311_reg_9615_reg is absorbed into DSP add_ln703_4311_reg_9615_reg.
DSP Report: register add_ln703_4311_reg_9615_reg is absorbed into DSP add_ln703_4311_reg_9615_reg.
DSP Report: operator add_ln703_4311_fu_9173_p2 is absorbed into DSP add_ln703_4311_reg_9615_reg.
DSP Report: operator mul_ln1118_2982_fu_566_p2 is absorbed into DSP add_ln703_4311_reg_9615_reg.
DSP Report: Generating DSP mul_ln1118_2983_fu_569_p2, operation Mode is: A2*(B:0x33).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2983_fu_569_p2.
DSP Report: operator mul_ln1118_2983_fu_569_p2 is absorbed into DSP mul_ln1118_2983_fu_569_p2.
DSP Report: Generating DSP add_ln703_4314_fu_9189_p2, operation Mode is: PCIN+A2*(B:0x2e).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP add_ln703_4314_fu_9189_p2.
DSP Report: operator add_ln703_4314_fu_9189_p2 is absorbed into DSP add_ln703_4314_fu_9189_p2.
DSP Report: operator mul_ln1118_2981_fu_542_p2 is absorbed into DSP add_ln703_4314_fu_9189_p2.
DSP Report: Generating DSP mul_ln1118_2985_fu_548_p2, operation Mode is: A2*(B:0xf3).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2985_fu_548_p2.
DSP Report: operator mul_ln1118_2985_fu_548_p2 is absorbed into DSP mul_ln1118_2985_fu_548_p2.
DSP Report: Generating DSP add_ln703_4313_fu_9179_p2, operation Mode is: C+A2*(B:0x3ff0b).
DSP Report: register add_ln703_4313_fu_9179_p2 is absorbed into DSP add_ln703_4313_fu_9179_p2.
DSP Report: operator add_ln703_4313_fu_9179_p2 is absorbed into DSP add_ln703_4313_fu_9179_p2.
DSP Report: operator mul_ln1118_2980_fu_578_p2 is absorbed into DSP add_ln703_4313_fu_9179_p2.
DSP Report: Generating DSP mul_ln1118_2986_fu_546_p2, operation Mode is: A''*(B:0x144).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2986_fu_546_p2.
DSP Report: register data_13_V_read_4_reg_9600_reg is absorbed into DSP mul_ln1118_2986_fu_546_p2.
DSP Report: operator mul_ln1118_2986_fu_546_p2 is absorbed into DSP mul_ln1118_2986_fu_546_p2.
DSP Report: Generating DSP mul_ln1118_2987_fu_579_p2, operation Mode is: A2*(B:0x59).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2987_fu_579_p2.
DSP Report: operator mul_ln1118_2987_fu_579_p2 is absorbed into DSP mul_ln1118_2987_fu_579_p2.
DSP Report: Generating DSP add_ln703_4321_fu_9217_p2, operation Mode is: C+A2*(B:0x3ffa5).
DSP Report: register add_ln703_4321_fu_9217_p2 is absorbed into DSP add_ln703_4321_fu_9217_p2.
DSP Report: operator add_ln703_4321_fu_9217_p2 is absorbed into DSP add_ln703_4321_fu_9217_p2.
DSP Report: operator mul_ln1118_2991_fu_538_p2 is absorbed into DSP add_ln703_4321_fu_9217_p2.
DSP Report: Generating DSP mul_ln1118_2990_fu_551_p2, operation Mode is: A2*(B:0x3ff91).
DSP Report: register mul_ln1118_2990_fu_551_p2 is absorbed into DSP mul_ln1118_2990_fu_551_p2.
DSP Report: operator mul_ln1118_2990_fu_551_p2 is absorbed into DSP mul_ln1118_2990_fu_551_p2.
DSP Report: Generating DSP mul_ln1118_2989_fu_562_p2, operation Mode is: A2*(B:0x9b).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2989_fu_562_p2.
DSP Report: operator mul_ln1118_2989_fu_562_p2 is absorbed into DSP mul_ln1118_2989_fu_562_p2.
DSP Report: Generating DSP add_ln703_4320_reg_9630_reg, operation Mode is: C+A2*(B:0x3ff07).
DSP Report: register add_ln703_4320_reg_9630_reg is absorbed into DSP add_ln703_4320_reg_9630_reg.
DSP Report: register add_ln703_4320_reg_9630_reg is absorbed into DSP add_ln703_4320_reg_9630_reg.
DSP Report: operator add_ln703_4320_fu_9211_p2 is absorbed into DSP add_ln703_4320_reg_9630_reg.
DSP Report: operator mul_ln1118_2992_fu_539_p2 is absorbed into DSP add_ln703_4320_reg_9630_reg.
DSP Report: Generating DSP mul_ln1118_2988_fu_573_p2, operation Mode is: A2*(B:0x3ff75).
DSP Report: register mul_ln1118_2988_fu_573_p2 is absorbed into DSP mul_ln1118_2988_fu_573_p2.
DSP Report: operator mul_ln1118_2988_fu_573_p2 is absorbed into DSP mul_ln1118_2988_fu_573_p2.
DSP Report: Generating DSP add_ln703_4318_reg_9625_reg, operation Mode is: C+A2*(B:0x1bb).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP add_ln703_4318_reg_9625_reg.
DSP Report: register add_ln703_4318_reg_9625_reg is absorbed into DSP add_ln703_4318_reg_9625_reg.
DSP Report: operator add_ln703_4318_fu_9205_p2 is absorbed into DSP add_ln703_4318_reg_9625_reg.
DSP Report: operator mul_ln1118_2993_fu_553_p2 is absorbed into DSP add_ln703_4318_reg_9625_reg.
DSP Report: Generating DSP mul_ln1118_2994_fu_555_p2, operation Mode is: A''*(B:0x25e).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2994_fu_555_p2.
DSP Report: register data_21_V_read22_reg_9595_reg is absorbed into DSP mul_ln1118_2994_fu_555_p2.
DSP Report: operator mul_ln1118_2994_fu_555_p2 is absorbed into DSP mul_ln1118_2994_fu_555_p2.
DSP Report: Generating DSP add_ln703_4327_reg_9640_reg, operation Mode is: C+A2*(B:0x1f3).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP add_ln703_4327_reg_9640_reg.
DSP Report: register add_ln703_4327_reg_9640_reg is absorbed into DSP add_ln703_4327_reg_9640_reg.
DSP Report: operator add_ln703_4327_fu_9243_p2 is absorbed into DSP add_ln703_4327_reg_9640_reg.
DSP Report: operator mul_ln1118_2995_fu_540_p2 is absorbed into DSP add_ln703_4327_reg_9640_reg.
DSP Report: Generating DSP mul_ln1118_2997_fu_543_p2, operation Mode is: A2*(B:0x3ffcc).
DSP Report: register mul_ln1118_2997_fu_543_p2 is absorbed into DSP mul_ln1118_2997_fu_543_p2.
DSP Report: operator mul_ln1118_2997_fu_543_p2 is absorbed into DSP mul_ln1118_2997_fu_543_p2.
DSP Report: Generating DSP mul_ln1118_3000_fu_583_p2, operation Mode is: A2*(B:0x3ffc9).
DSP Report: register mul_ln1118_3000_fu_583_p2 is absorbed into DSP mul_ln1118_3000_fu_583_p2.
DSP Report: operator mul_ln1118_3000_fu_583_p2 is absorbed into DSP mul_ln1118_3000_fu_583_p2.
DSP Report: Generating DSP add_ln703_4331_reg_9650_reg, operation Mode is: C+A2*(B:0x8d).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP add_ln703_4331_reg_9650_reg.
DSP Report: register add_ln703_4331_reg_9650_reg is absorbed into DSP add_ln703_4331_reg_9650_reg.
DSP Report: operator add_ln703_4331_fu_9265_p2 is absorbed into DSP add_ln703_4331_reg_9650_reg.
DSP Report: operator mul_ln1118_2999_fu_556_p2 is absorbed into DSP add_ln703_4331_reg_9650_reg.
DSP Report: Generating DSP mul_ln1118_2998_fu_568_p2, operation Mode is: A2*(B:0x91).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2998_fu_568_p2.
DSP Report: operator mul_ln1118_2998_fu_568_p2 is absorbed into DSP mul_ln1118_2998_fu_568_p2.
DSP Report: Generating DSP add_ln703_4329_reg_9645_reg, operation Mode is: PCIN+A2*(B:0x8c).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP add_ln703_4329_reg_9645_reg.
DSP Report: register add_ln703_4329_reg_9645_reg is absorbed into DSP add_ln703_4329_reg_9645_reg.
DSP Report: operator add_ln703_4329_fu_9249_p2 is absorbed into DSP add_ln703_4329_reg_9645_reg.
DSP Report: operator mul_ln1118_2996_fu_567_p2 is absorbed into DSP add_ln703_4329_reg_9645_reg.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer7_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "layer7_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer7_out_V_data_1_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "layer7_out_V_data_1_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer21_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "layer21_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer21_out_V_data_1_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "layer21_out_V_data_1_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer8_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "layer8_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "layer8_out_V_data_0_V_U/mem_reg"
DSP Report: Generating DSP mul_ln1118_2111_fu_4044_p2, operation Mode is: A''*(B:0x3ff75).
DSP Report: register mul_ln1118_2111_fu_4044_p2 is absorbed into DSP mul_ln1118_2111_fu_4044_p2.
DSP Report: register mul_ln1118_2111_fu_4044_p2 is absorbed into DSP mul_ln1118_2111_fu_4044_p2.
DSP Report: operator mul_ln1118_2111_fu_4044_p2 is absorbed into DSP mul_ln1118_2111_fu_4044_p2.
DSP Report: Generating DSP mul_ln1118_2109_fu_2925_p2, operation Mode is: A''*(B:0x1b).
DSP Report: register data_107_V_read_1_reg_36503539_reg is absorbed into DSP mul_ln1118_2109_fu_2925_p2.
DSP Report: register zext_ln1118_1827_reg_36507420_reg is absorbed into DSP mul_ln1118_2109_fu_2925_p2.
DSP Report: operator mul_ln1118_2109_fu_2925_p2 is absorbed into DSP mul_ln1118_2109_fu_2925_p2.
DSP Report: Generating DSP add_ln703_2600_fu_36488914_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_2600_fu_36488914_p2 is absorbed into DSP add_ln703_2600_fu_36488914_p2.
DSP Report: register add_ln703_2600_fu_36488914_p2 is absorbed into DSP add_ln703_2600_fu_36488914_p2.
DSP Report: register add_ln703_2600_fu_36488914_p2 is absorbed into DSP add_ln703_2600_fu_36488914_p2.
DSP Report: register add_ln703_2600_fu_36488914_p2 is absorbed into DSP add_ln703_2600_fu_36488914_p2.
DSP Report: register add_ln703_2600_fu_36488914_p2 is absorbed into DSP add_ln703_2600_fu_36488914_p2.
DSP Report: operator add_ln703_2600_fu_36488914_p2 is absorbed into DSP add_ln703_2600_fu_36488914_p2.
DSP Report: Generating DSP mul_ln1118_1714_fu_5827_p2, operation Mode is: A''*(B:0x4a).
DSP Report: register data_87_V_read_1_reg_36503871_reg is absorbed into DSP mul_ln1118_1714_fu_5827_p2.
DSP Report: register zext_ln1118_1467_reg_36507136_reg is absorbed into DSP mul_ln1118_1714_fu_5827_p2.
DSP Report: operator mul_ln1118_1714_fu_5827_p2 is absorbed into DSP mul_ln1118_1714_fu_5827_p2.
DSP Report: Generating DSP add_ln703_2884_fu_36490604_p2, operation Mode is: PCIN+A''*(B:0x68).
DSP Report: register data_89_V_read_1_reg_36503837_reg is absorbed into DSP add_ln703_2884_fu_36490604_p2.
DSP Report: register zext_ln1118_1499_reg_36507161_reg is absorbed into DSP add_ln703_2884_fu_36490604_p2.
DSP Report: operator add_ln703_2884_fu_36490604_p2 is absorbed into DSP add_ln703_2884_fu_36490604_p2.
DSP Report: operator mul_ln1118_1752_fu_4615_p2 is absorbed into DSP add_ln703_2884_fu_36490604_p2.
DSP Report: Generating DSP mul_ln1118_2273_fu_6041_p2, operation Mode is: A''*(B:0x8b).
DSP Report: register data_115_V_read_1_reg_36503408_reg is absorbed into DSP mul_ln1118_2273_fu_6041_p2.
DSP Report: register data_115_V_read_1_reg_36503408_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2273_fu_6041_p2.
DSP Report: operator mul_ln1118_2273_fu_6041_p2 is absorbed into DSP mul_ln1118_2273_fu_6041_p2.
DSP Report: Generating DSP add_ln703_3631_fu_36495189_p2, operation Mode is: PCIN+A''*(B:0xc8).
DSP Report: register data_113_V_read_1_reg_36503443_reg is absorbed into DSP add_ln703_3631_fu_36495189_p2.
DSP Report: register data_113_V_read_1_reg_36503443_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3631_fu_36495189_p2.
DSP Report: operator add_ln703_3631_fu_36495189_p2 is absorbed into DSP add_ln703_3631_fu_36495189_p2.
DSP Report: operator mul_ln1118_2231_fu_2702_p2 is absorbed into DSP add_ln703_3631_fu_36495189_p2.
DSP Report: Generating DSP add_ln703_3631_reg_36511065_reg, operation Mode is: PCIN+A''*(B:0xf6).
DSP Report: register data_114_V_read_1_reg_36503426_reg is absorbed into DSP add_ln703_3631_reg_36511065_reg.
DSP Report: register data_114_V_read_1_reg_36503426_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3631_reg_36511065_reg.
DSP Report: register add_ln703_3631_reg_36511065_reg is absorbed into DSP add_ln703_3631_reg_36511065_reg.
DSP Report: operator add_ln703_3631_fu_36495189_p2 is absorbed into DSP add_ln703_3631_reg_36511065_reg.
DSP Report: operator mul_ln1118_2255_fu_3197_p2 is absorbed into DSP add_ln703_3631_reg_36511065_reg.
DSP Report: Generating DSP mul_ln1118_2465_fu_6293_p2, operation Mode is: A''*(B:0x3ff91).
DSP Report: register mul_ln1118_2465_fu_6293_p2 is absorbed into DSP mul_ln1118_2465_fu_6293_p2.
DSP Report: register mul_ln1118_2465_fu_6293_p2 is absorbed into DSP mul_ln1118_2465_fu_6293_p2.
DSP Report: operator mul_ln1118_2465_fu_6293_p2 is absorbed into DSP mul_ln1118_2465_fu_6293_p2.
DSP Report: Generating DSP mul_ln1118_2000_fu_3230_p2, operation Mode is: A''*(B:0x73).
DSP Report: register data_101_V_read_1_reg_36503642_reg is absorbed into DSP mul_ln1118_2000_fu_3230_p2.
DSP Report: register data_101_V_read_1_reg_36503642_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2000_fu_3230_p2.
DSP Report: operator mul_ln1118_2000_fu_3230_p2 is absorbed into DSP mul_ln1118_2000_fu_3230_p2.
DSP Report: Generating DSP add_ln703_3951_fu_36497249_p2, operation Mode is: PCIN+A''*(B:0x47).
DSP Report: register data_87_V_read_1_reg_36503871_reg is absorbed into DSP add_ln703_3951_fu_36497249_p2.
DSP Report: register zext_ln1118_1467_reg_36507136_reg is absorbed into DSP add_ln703_3951_fu_36497249_p2.
DSP Report: operator add_ln703_3951_fu_36497249_p2 is absorbed into DSP add_ln703_3951_fu_36497249_p2.
DSP Report: operator mul_ln1118_1731_fu_4892_p2 is absorbed into DSP add_ln703_3951_fu_36497249_p2.
DSP Report: Generating DSP add_ln703_3951_fu_36497249_p2, operation Mode is: PCIN+A''*(B:0x5c).
DSP Report: register data_89_V_read_1_reg_36503837_reg is absorbed into DSP add_ln703_3951_fu_36497249_p2.
DSP Report: register zext_ln1118_1499_reg_36507161_reg is absorbed into DSP add_ln703_3951_fu_36497249_p2.
DSP Report: operator add_ln703_3951_fu_36497249_p2 is absorbed into DSP add_ln703_3951_fu_36497249_p2.
DSP Report: operator mul_ln1118_1763_fu_2850_p2 is absorbed into DSP add_ln703_3951_fu_36497249_p2.
DSP Report: Generating DSP add_ln703_3951_fu_36497249_p2, operation Mode is: PCIN+A''*(B:0x6a).
DSP Report: register data_84_V_read_1_reg_36503917_reg is absorbed into DSP add_ln703_3951_fu_36497249_p2.
DSP Report: register zext_ln1118_1413_reg_36507086_reg is absorbed into DSP add_ln703_3951_fu_36497249_p2.
DSP Report: operator add_ln703_3951_fu_36497249_p2 is absorbed into DSP add_ln703_3951_fu_36497249_p2.
DSP Report: operator mul_ln1118_1667_fu_5425_p2 is absorbed into DSP add_ln703_3951_fu_36497249_p2.
DSP Report: Generating DSP add_ln703_3951_fu_36497249_p2, operation Mode is: PCIN+A''*(B:0x74).
DSP Report: register data_88_V_read_1_reg_36503855_reg is absorbed into DSP add_ln703_3951_fu_36497249_p2.
DSP Report: register data_88_V_read_1_reg_36503855_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3951_fu_36497249_p2.
DSP Report: operator add_ln703_3951_fu_36497249_p2 is absorbed into DSP add_ln703_3951_fu_36497249_p2.
DSP Report: operator mul_ln1118_1746_fu_2831_p2 is absorbed into DSP add_ln703_3951_fu_36497249_p2.
DSP Report: Generating DSP add_ln703_3951_fu_36497249_p2, operation Mode is: PCIN+A''*(B:0x65).
DSP Report: register data_103_V_read_1_reg_36503608_reg is absorbed into DSP add_ln703_3951_fu_36497249_p2.
DSP Report: register zext_ln1118_1745_reg_36507382_reg is absorbed into DSP add_ln703_3951_fu_36497249_p2.
DSP Report: operator add_ln703_3951_fu_36497249_p2 is absorbed into DSP add_ln703_3951_fu_36497249_p2.
DSP Report: operator mul_ln1118_2039_fu_5683_p2 is absorbed into DSP add_ln703_3951_fu_36497249_p2.
DSP Report: Generating DSP add_ln703_3951_fu_36497249_p2, operation Mode is: PCIN+A''*(B:0x6d).
DSP Report: register data_90_V_read_1_reg_36503822_reg is absorbed into DSP add_ln703_3951_fu_36497249_p2.
DSP Report: register zext_ln1118_1514_reg_36507178_reg is absorbed into DSP add_ln703_3951_fu_36497249_p2.
DSP Report: operator add_ln703_3951_fu_36497249_p2 is absorbed into DSP add_ln703_3951_fu_36497249_p2.
DSP Report: operator mul_ln1118_1785_fu_6350_p2 is absorbed into DSP add_ln703_3951_fu_36497249_p2.
DSP Report: Generating DSP add_ln703_3951_fu_36497249_p2, operation Mode is: PCIN+A''*(B:0x5c).
DSP Report: register data_110_V_read_1_reg_36503491_reg is absorbed into DSP add_ln703_3951_fu_36497249_p2.
DSP Report: register data_110_V_read_1_reg_36503491_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3951_fu_36497249_p2.
DSP Report: operator add_ln703_3951_fu_36497249_p2 is absorbed into DSP add_ln703_3951_fu_36497249_p2.
DSP Report: operator mul_ln1118_2178_fu_6186_p2 is absorbed into DSP add_ln703_3951_fu_36497249_p2.
DSP Report: Generating DSP mul_ln1118_2263_fu_6621_p2, operation Mode is: A''*(B:0x3ff68).
DSP Report: register mul_ln1118_2263_fu_6621_p2 is absorbed into DSP mul_ln1118_2263_fu_6621_p2.
DSP Report: register mul_ln1118_2263_fu_6621_p2 is absorbed into DSP mul_ln1118_2263_fu_6621_p2.
DSP Report: operator mul_ln1118_2263_fu_6621_p2 is absorbed into DSP mul_ln1118_2263_fu_6621_p2.
DSP Report: Generating DSP mul_ln1118_1903_fu_3942_p2, operation Mode is: A''*(B:0x3ff05).
DSP Report: register mul_ln1118_1903_fu_3942_p2 is absorbed into DSP mul_ln1118_1903_fu_3942_p2.
DSP Report: register mul_ln1118_1903_fu_3942_p2 is absorbed into DSP mul_ln1118_1903_fu_3942_p2.
DSP Report: operator mul_ln1118_1903_fu_3942_p2 is absorbed into DSP mul_ln1118_1903_fu_3942_p2.
DSP Report: Generating DSP mul_ln1118_1648_fu_4315_p2, operation Mode is: A''*(B:0x3ff22).
DSP Report: register mul_ln1118_1648_fu_4315_p2 is absorbed into DSP mul_ln1118_1648_fu_4315_p2.
DSP Report: register mul_ln1118_1648_fu_4315_p2 is absorbed into DSP mul_ln1118_1648_fu_4315_p2.
DSP Report: operator mul_ln1118_1648_fu_4315_p2 is absorbed into DSP mul_ln1118_1648_fu_4315_p2.
DSP Report: Generating DSP add_ln703_3785_fu_36496191_p2, operation Mode is: C+A''*(B:0x123).
DSP Report: register data_104_V_read_1_reg_36503588_reg is absorbed into DSP add_ln703_3785_fu_36496191_p2.
DSP Report: register data_104_V_read_1_reg_36503588_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3785_fu_36496191_p2.
DSP Report: operator add_ln703_3785_fu_36496191_p2 is absorbed into DSP add_ln703_3785_fu_36496191_p2.
DSP Report: operator mul_ln1118_2056_fu_3464_p2 is absorbed into DSP add_ln703_3785_fu_36496191_p2.
DSP Report: Generating DSP mul_ln1118_2248_fu_6542_p2, operation Mode is: A''*(B:0x3ffc3).
DSP Report: register mul_ln1118_2248_fu_6542_p2 is absorbed into DSP mul_ln1118_2248_fu_6542_p2.
DSP Report: register mul_ln1118_2248_fu_6542_p2 is absorbed into DSP mul_ln1118_2248_fu_6542_p2.
DSP Report: operator mul_ln1118_2248_fu_6542_p2 is absorbed into DSP mul_ln1118_2248_fu_6542_p2.
DSP Report: Generating DSP mul_ln1118_2265_fu_3219_p2, operation Mode is: A''*(B:0x3ffda).
DSP Report: register mul_ln1118_2265_fu_3219_p2 is absorbed into DSP mul_ln1118_2265_fu_3219_p2.
DSP Report: register mul_ln1118_2265_fu_3219_p2 is absorbed into DSP mul_ln1118_2265_fu_3219_p2.
DSP Report: operator mul_ln1118_2265_fu_3219_p2 is absorbed into DSP mul_ln1118_2265_fu_3219_p2.
DSP Report: Generating DSP mul_ln1118_2029_fu_3301_p2, operation Mode is: A''*(B:0x3ffd1).
DSP Report: register mul_ln1118_2029_fu_3301_p2 is absorbed into DSP mul_ln1118_2029_fu_3301_p2.
DSP Report: register mul_ln1118_2029_fu_3301_p2 is absorbed into DSP mul_ln1118_2029_fu_3301_p2.
DSP Report: operator mul_ln1118_2029_fu_3301_p2 is absorbed into DSP mul_ln1118_2029_fu_3301_p2.
DSP Report: Generating DSP mul_ln1118_2852_fu_5421_p2, operation Mode is: A''*(B:0x71).
DSP Report: register data_143_V_read_1_reg_36502970_reg is absorbed into DSP mul_ln1118_2852_fu_5421_p2.
DSP Report: register data_143_V_read_1_reg_36502970_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2852_fu_5421_p2.
DSP Report: operator mul_ln1118_2852_fu_5421_p2 is absorbed into DSP mul_ln1118_2852_fu_5421_p2.
DSP Report: Generating DSP add_ln703_3136_fu_36492132_p2, operation Mode is: PCIN+A''*(B:0x7a).
DSP Report: register data_141_V_read_1_reg_36503005_reg is absorbed into DSP add_ln703_3136_fu_36492132_p2.
DSP Report: register data_141_V_read_1_reg_36503005_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3136_fu_36492132_p2.
DSP Report: operator add_ln703_3136_fu_36492132_p2 is absorbed into DSP add_ln703_3136_fu_36492132_p2.
DSP Report: operator mul_ln1118_2813_fu_2793_p2 is absorbed into DSP add_ln703_3136_fu_36492132_p2.
DSP Report: Generating DSP add_ln703_3136_reg_36510500_reg, operation Mode is: PCIN+A''*(B:0x76).
DSP Report: register data_142_V_read_1_reg_36502986_reg is absorbed into DSP add_ln703_3136_reg_36510500_reg.
DSP Report: register data_142_V_read_1_reg_36502986_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3136_reg_36510500_reg.
DSP Report: register add_ln703_3136_reg_36510500_reg is absorbed into DSP add_ln703_3136_reg_36510500_reg.
DSP Report: operator add_ln703_3136_fu_36492132_p2 is absorbed into DSP add_ln703_3136_reg_36510500_reg.
DSP Report: operator mul_ln1118_2832_fu_5854_p2 is absorbed into DSP add_ln703_3136_reg_36510500_reg.
DSP Report: Generating DSP mul_ln1118_1725_fu_6413_p2, operation Mode is: A''*(B:0x3ff58).
DSP Report: register mul_ln1118_1725_fu_6413_p2 is absorbed into DSP mul_ln1118_1725_fu_6413_p2.
DSP Report: register mul_ln1118_1725_fu_6413_p2 is absorbed into DSP mul_ln1118_1725_fu_6413_p2.
DSP Report: operator mul_ln1118_1725_fu_6413_p2 is absorbed into DSP mul_ln1118_1725_fu_6413_p2.
DSP Report: Generating DSP mul_ln1118_1701_fu_4903_p2, operation Mode is: A''*(B:0x3ff62).
DSP Report: register mul_ln1118_1701_fu_4903_p2 is absorbed into DSP mul_ln1118_1701_fu_4903_p2.
DSP Report: register mul_ln1118_1701_fu_4903_p2 is absorbed into DSP mul_ln1118_1701_fu_4903_p2.
DSP Report: operator mul_ln1118_1701_fu_4903_p2 is absorbed into DSP mul_ln1118_1701_fu_4903_p2.
DSP Report: Generating DSP mul_ln1118_1464_fu_2949_p2, operation Mode is: A''*(B:0x3ff5e).
DSP Report: register mul_ln1118_1464_fu_2949_p2 is absorbed into DSP mul_ln1118_1464_fu_2949_p2.
DSP Report: register mul_ln1118_1464_fu_2949_p2 is absorbed into DSP mul_ln1118_1464_fu_2949_p2.
DSP Report: operator mul_ln1118_1464_fu_2949_p2 is absorbed into DSP mul_ln1118_1464_fu_2949_p2.
DSP Report: Generating DSP add_ln703_3554_fu_36494720_p2, operation Mode is: C+A''*(B:0x13a).
DSP Report: register data_131_V_read_1_reg_36503159_reg is absorbed into DSP add_ln703_3554_fu_36494720_p2.
DSP Report: register data_131_V_read_1_reg_36503159_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3554_fu_36494720_p2.
DSP Report: operator add_ln703_3554_fu_36494720_p2 is absorbed into DSP add_ln703_3554_fu_36494720_p2.
DSP Report: operator mul_ln1118_2608_fu_3577_p2 is absorbed into DSP add_ln703_3554_fu_36494720_p2.
DSP Report: Generating DSP mul_ln1118_2318_fu_3103_p2, operation Mode is: A''*(B:0x91).
DSP Report: register data_118_V_read_1_reg_36503357_reg is absorbed into DSP mul_ln1118_2318_fu_3103_p2.
DSP Report: register data_118_V_read_1_reg_36503357_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2318_fu_3103_p2.
DSP Report: operator mul_ln1118_2318_fu_3103_p2 is absorbed into DSP mul_ln1118_2318_fu_3103_p2.
DSP Report: Generating DSP add_ln703_2823_fu_36490202_p2, operation Mode is: PCIN+A''*(B:0xb9).
DSP Report: register data_114_V_read_1_reg_36503426_reg is absorbed into DSP add_ln703_2823_fu_36490202_p2.
DSP Report: register data_114_V_read_1_reg_36503426_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2823_fu_36490202_p2.
DSP Report: operator add_ln703_2823_fu_36490202_p2 is absorbed into DSP add_ln703_2823_fu_36490202_p2.
DSP Report: operator mul_ln1118_2243_fu_6402_p2 is absorbed into DSP add_ln703_2823_fu_36490202_p2.
DSP Report: Generating DSP add_ln703_2823_fu_36490202_p2, operation Mode is: PCIN+A''*(B:0xb6).
DSP Report: register data_115_V_read_1_reg_36503408_reg is absorbed into DSP add_ln703_2823_fu_36490202_p2.
DSP Report: register data_115_V_read_1_reg_36503408_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2823_fu_36490202_p2.
DSP Report: operator add_ln703_2823_fu_36490202_p2 is absorbed into DSP add_ln703_2823_fu_36490202_p2.
DSP Report: operator mul_ln1118_2262_fu_6620_p2 is absorbed into DSP add_ln703_2823_fu_36490202_p2.
DSP Report: Generating DSP mul_ln1118_2221_fu_3187_p2, operation Mode is: A''*(B:0x98).
DSP Report: register data_113_V_read_1_reg_36503443_reg is absorbed into DSP mul_ln1118_2221_fu_3187_p2.
DSP Report: register data_113_V_read_1_reg_36503443_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2221_fu_3187_p2.
DSP Report: operator mul_ln1118_2221_fu_3187_p2 is absorbed into DSP mul_ln1118_2221_fu_3187_p2.
DSP Report: Generating DSP add_ln703_2821_fu_36490186_p2, operation Mode is: PCIN+A''*(B:0xda).
DSP Report: register data_111_V_read_1_reg_36503476_reg is absorbed into DSP add_ln703_2821_fu_36490186_p2.
DSP Report: register zext_ln1118_1891_reg_36507463_reg is absorbed into DSP add_ln703_2821_fu_36490186_p2.
DSP Report: operator add_ln703_2821_fu_36490186_p2 is absorbed into DSP add_ln703_2821_fu_36490186_p2.
DSP Report: operator mul_ln1118_2185_fu_3941_p2 is absorbed into DSP add_ln703_2821_fu_36490186_p2.
DSP Report: Generating DSP add_ln703_2821_fu_36490186_p2, operation Mode is: PCIN+A''*(B:0x8d).
DSP Report: register data_112_V_read_1_reg_36503460_reg is absorbed into DSP add_ln703_2821_fu_36490186_p2.
DSP Report: register data_112_V_read_1_reg_36503460_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2821_fu_36490186_p2.
DSP Report: operator add_ln703_2821_fu_36490186_p2 is absorbed into DSP add_ln703_2821_fu_36490186_p2.
DSP Report: operator mul_ln1118_2204_fu_4981_p2 is absorbed into DSP add_ln703_2821_fu_36490186_p2.
DSP Report: Generating DSP mul_ln1118_2162_fu_2791_p2, operation Mode is: A''*(B:0x9f).
DSP Report: register data_110_V_read_1_reg_36503491_reg is absorbed into DSP mul_ln1118_2162_fu_2791_p2.
DSP Report: register data_110_V_read_1_reg_36503491_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2162_fu_2791_p2.
DSP Report: operator mul_ln1118_2162_fu_2791_p2 is absorbed into DSP mul_ln1118_2162_fu_2791_p2.
DSP Report: Generating DSP add_ln703_2818_fu_36490174_p2, operation Mode is: PCIN+A''*(B:0xd4).
DSP Report: register data_104_V_read_1_reg_36503588_reg is absorbed into DSP add_ln703_2818_fu_36490174_p2.
DSP Report: register data_104_V_read_1_reg_36503588_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2818_fu_36490174_p2.
DSP Report: operator add_ln703_2818_fu_36490174_p2 is absorbed into DSP add_ln703_2818_fu_36490174_p2.
DSP Report: operator mul_ln1118_2044_fu_4828_p2 is absorbed into DSP add_ln703_2818_fu_36490174_p2.
DSP Report: Generating DSP add_ln703_2818_reg_36510185_reg, operation Mode is: PCIN+A''*(B:0xb6).
DSP Report: register data_106_V_read_1_reg_36503556_reg is absorbed into DSP add_ln703_2818_reg_36510185_reg.
DSP Report: register data_106_V_read_1_reg_36503556_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2818_reg_36510185_reg.
DSP Report: register add_ln703_2818_reg_36510185_reg is absorbed into DSP add_ln703_2818_reg_36510185_reg.
DSP Report: operator add_ln703_2818_fu_36490174_p2 is absorbed into DSP add_ln703_2818_reg_36510185_reg.
DSP Report: operator mul_ln1118_2084_fu_5284_p2 is absorbed into DSP add_ln703_2818_reg_36510185_reg.
DSP Report: Generating DSP add_ln703_3220_fu_36492646_p2, operation Mode is: C+A''*(B:0x1a).
DSP Report: register data_137_V_read_1_reg_36503069_reg is absorbed into DSP add_ln703_3220_fu_36492646_p2.
DSP Report: register data_137_V_read_1_reg_36503069_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3220_fu_36492646_p2.
DSP Report: operator add_ln703_3220_fu_36492646_p2 is absorbed into DSP add_ln703_3220_fu_36492646_p2.
DSP Report: operator mul_ln1118_2733_fu_5509_p2 is absorbed into DSP add_ln703_3220_fu_36492646_p2.
DSP Report: Generating DSP mul_ln1118_2388_fu_4059_p2, operation Mode is: A''*(B:0x3ff28).
DSP Report: register mul_ln1118_2388_fu_4059_p2 is absorbed into DSP mul_ln1118_2388_fu_4059_p2.
DSP Report: register mul_ln1118_2388_fu_4059_p2 is absorbed into DSP mul_ln1118_2388_fu_4059_p2.
DSP Report: operator mul_ln1118_2388_fu_4059_p2 is absorbed into DSP mul_ln1118_2388_fu_4059_p2.
DSP Report: Generating DSP mul_ln1118_1945_fu_3672_p2, operation Mode is: A''*(B:0x3ff47).
DSP Report: register mul_ln1118_1945_fu_3672_p2 is absorbed into DSP mul_ln1118_1945_fu_3672_p2.
DSP Report: register mul_ln1118_1945_fu_3672_p2 is absorbed into DSP mul_ln1118_1945_fu_3672_p2.
DSP Report: operator mul_ln1118_1945_fu_3672_p2 is absorbed into DSP mul_ln1118_1945_fu_3672_p2.
DSP Report: Generating DSP mul_ln1118_2024_fu_2664_p2, operation Mode is: A''*(B:0x3ff19).
DSP Report: register mul_ln1118_2024_fu_2664_p2 is absorbed into DSP mul_ln1118_2024_fu_2664_p2.
DSP Report: register mul_ln1118_2024_fu_2664_p2 is absorbed into DSP mul_ln1118_2024_fu_2664_p2.
DSP Report: operator mul_ln1118_2024_fu_2664_p2 is absorbed into DSP mul_ln1118_2024_fu_2664_p2.
DSP Report: Generating DSP mul_ln1118_2242_fu_4781_p2, operation Mode is: A''*(B:0x3fe56).
DSP Report: register mul_ln1118_2242_fu_4781_p2 is absorbed into DSP mul_ln1118_2242_fu_4781_p2.
DSP Report: register mul_ln1118_2242_fu_4781_p2 is absorbed into DSP mul_ln1118_2242_fu_4781_p2.
DSP Report: operator mul_ln1118_2242_fu_4781_p2 is absorbed into DSP mul_ln1118_2242_fu_4781_p2.
DSP Report: Generating DSP mul_ln1118_2332_fu_4207_p2, operation Mode is: A''*(B:0x117).
DSP Report: register data_118_V_read_1_reg_36503357_reg is absorbed into DSP mul_ln1118_2332_fu_4207_p2.
DSP Report: register data_118_V_read_1_reg_36503357_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2332_fu_4207_p2.
DSP Report: operator mul_ln1118_2332_fu_4207_p2 is absorbed into DSP mul_ln1118_2332_fu_4207_p2.
DSP Report: Generating DSP add_ln703_3669_fu_36495447_p2, operation Mode is: PCIN+A''*(B:0x157).
DSP Report: register data_128_V_read_1_reg_36503200_reg is absorbed into DSP add_ln703_3669_fu_36495447_p2.
DSP Report: register data_128_V_read_1_reg_36503200_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3669_fu_36495447_p2.
DSP Report: operator add_ln703_3669_fu_36495447_p2 is absorbed into DSP add_ln703_3669_fu_36495447_p2.
DSP Report: operator mul_ln1118_2542_fu_5027_p2 is absorbed into DSP add_ln703_3669_fu_36495447_p2.
DSP Report: Generating DSP mul_ln1118_2669_fu_2903_p2, operation Mode is: A''*(B:0x3ff2d).
DSP Report: register mul_ln1118_2669_fu_2903_p2 is absorbed into DSP mul_ln1118_2669_fu_2903_p2.
DSP Report: register mul_ln1118_2669_fu_2903_p2 is absorbed into DSP mul_ln1118_2669_fu_2903_p2.
DSP Report: operator mul_ln1118_2669_fu_2903_p2 is absorbed into DSP mul_ln1118_2669_fu_2903_p2.
DSP Report: Generating DSP mul_ln1118_2690_fu_6299_p2, operation Mode is: A''*(B:0x3ff71).
DSP Report: register mul_ln1118_2690_fu_6299_p2 is absorbed into DSP mul_ln1118_2690_fu_6299_p2.
DSP Report: register mul_ln1118_2690_fu_6299_p2 is absorbed into DSP mul_ln1118_2690_fu_6299_p2.
DSP Report: operator mul_ln1118_2690_fu_6299_p2 is absorbed into DSP mul_ln1118_2690_fu_6299_p2.
DSP Report: Generating DSP mul_ln1118_1997_fu_3227_p2, operation Mode is: A''*(B:0xf9).
DSP Report: register data_101_V_read_1_reg_36503642_reg is absorbed into DSP mul_ln1118_1997_fu_3227_p2.
DSP Report: register zext_ln1118_1709_reg_36507353_reg is absorbed into DSP mul_ln1118_1997_fu_3227_p2.
DSP Report: operator mul_ln1118_1997_fu_3227_p2 is absorbed into DSP mul_ln1118_1997_fu_3227_p2.
DSP Report: Generating DSP add_ln703_3626_fu_36495163_p2, operation Mode is: C+A''*(B:0x3ff6f).
DSP Report: register add_ln703_3626_fu_36495163_p2 is absorbed into DSP add_ln703_3626_fu_36495163_p2.
DSP Report: register add_ln703_3626_fu_36495163_p2 is absorbed into DSP add_ln703_3626_fu_36495163_p2.
DSP Report: operator add_ln703_3626_fu_36495163_p2 is absorbed into DSP add_ln703_3626_fu_36495163_p2.
DSP Report: operator mul_ln1118_2675_fu_3378_p2 is absorbed into DSP add_ln703_3626_fu_36495163_p2.
DSP Report: Generating DSP mul_ln1118_2435_fu_5139_p2, operation Mode is: A''*(B:0x3ff54).
DSP Report: register mul_ln1118_2435_fu_5139_p2 is absorbed into DSP mul_ln1118_2435_fu_5139_p2.
DSP Report: register mul_ln1118_2435_fu_5139_p2 is absorbed into DSP mul_ln1118_2435_fu_5139_p2.
DSP Report: operator mul_ln1118_2435_fu_5139_p2 is absorbed into DSP mul_ln1118_2435_fu_5139_p2.
DSP Report: Generating DSP mul_ln1118_1930_fu_4318_p2, operation Mode is: A''*(B:0x3ffbb).
DSP Report: register mul_ln1118_1930_fu_4318_p2 is absorbed into DSP mul_ln1118_1930_fu_4318_p2.
DSP Report: register mul_ln1118_1930_fu_4318_p2 is absorbed into DSP mul_ln1118_1930_fu_4318_p2.
DSP Report: operator mul_ln1118_1930_fu_4318_p2 is absorbed into DSP mul_ln1118_1930_fu_4318_p2.
DSP Report: Generating DSP mul_ln1118_1967_fu_3643_p2, operation Mode is: A''*(B:0x3ff89).
DSP Report: register mul_ln1118_1967_fu_3643_p2 is absorbed into DSP mul_ln1118_1967_fu_3643_p2.
DSP Report: register mul_ln1118_1967_fu_3643_p2 is absorbed into DSP mul_ln1118_1967_fu_3643_p2.
DSP Report: operator mul_ln1118_1967_fu_3643_p2 is absorbed into DSP mul_ln1118_1967_fu_3643_p2.
DSP Report: Generating DSP mul_ln1118_1737_fu_6015_p2, operation Mode is: A''*(B:0x3ff94).
DSP Report: register mul_ln1118_1737_fu_6015_p2 is absorbed into DSP mul_ln1118_1737_fu_6015_p2.
DSP Report: register mul_ln1118_1737_fu_6015_p2 is absorbed into DSP mul_ln1118_1737_fu_6015_p2.
DSP Report: operator mul_ln1118_1737_fu_6015_p2 is absorbed into DSP mul_ln1118_1737_fu_6015_p2.
DSP Report: Generating DSP mul_ln1118_2236_fu_5172_p2, operation Mode is: A''*(B:0x63).
DSP Report: register data_113_V_read_1_reg_36503443_reg is absorbed into DSP mul_ln1118_2236_fu_5172_p2.
DSP Report: register data_113_V_read_1_reg_36503443_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2236_fu_5172_p2.
DSP Report: operator mul_ln1118_2236_fu_5172_p2 is absorbed into DSP mul_ln1118_2236_fu_5172_p2.
DSP Report: Generating DSP add_ln703_2462_fu_36487953_p2, operation Mode is: PCIN+A''*(B:0x77).
DSP Report: register data_115_V_read_1_reg_36503408_reg is absorbed into DSP add_ln703_2462_fu_36487953_p2.
DSP Report: register data_115_V_read_1_reg_36503408_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2462_fu_36487953_p2.
DSP Report: operator add_ln703_2462_fu_36487953_p2 is absorbed into DSP add_ln703_2462_fu_36487953_p2.
DSP Report: operator mul_ln1118_2278_fu_2647_p2 is absorbed into DSP add_ln703_2462_fu_36487953_p2.
DSP Report: Generating DSP mul_ln1118_2198_fu_3384_p2, operation Mode is: A''*(B:0x49).
DSP Report: register data_111_V_read_1_reg_36503476_reg is absorbed into DSP mul_ln1118_2198_fu_3384_p2.
DSP Report: register data_111_V_read_1_reg_36503476_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2198_fu_3384_p2.
DSP Report: operator mul_ln1118_2198_fu_3384_p2 is absorbed into DSP mul_ln1118_2198_fu_3384_p2.
DSP Report: Generating DSP add_ln703_2460_fu_36487933_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_2460_fu_36487933_p2 is absorbed into DSP add_ln703_2460_fu_36487933_p2.
DSP Report: register add_ln703_2460_fu_36487933_p2 is absorbed into DSP add_ln703_2460_fu_36487933_p2.
DSP Report: register add_ln703_2460_fu_36487933_p2 is absorbed into DSP add_ln703_2460_fu_36487933_p2.
DSP Report: register add_ln703_2460_fu_36487933_p2 is absorbed into DSP add_ln703_2460_fu_36487933_p2.
DSP Report: register add_ln703_2460_fu_36487933_p2 is absorbed into DSP add_ln703_2460_fu_36487933_p2.
DSP Report: operator add_ln703_2460_fu_36487933_p2 is absorbed into DSP add_ln703_2460_fu_36487933_p2.
DSP Report: Generating DSP mul_ln1118_1715_fu_2969_p2, operation Mode is: A''*(B:0x3ffac).
DSP Report: register mul_ln1118_1715_fu_2969_p2 is absorbed into DSP mul_ln1118_1715_fu_2969_p2.
DSP Report: register mul_ln1118_1715_fu_2969_p2 is absorbed into DSP mul_ln1118_1715_fu_2969_p2.
DSP Report: operator mul_ln1118_1715_fu_2969_p2 is absorbed into DSP mul_ln1118_1715_fu_2969_p2.
DSP Report: Generating DSP mul_ln1118_2249_fu_6544_p2, operation Mode is: A''*(B:0x3ff45).
DSP Report: register mul_ln1118_2249_fu_6544_p2 is absorbed into DSP mul_ln1118_2249_fu_6544_p2.
DSP Report: register mul_ln1118_2249_fu_6544_p2 is absorbed into DSP mul_ln1118_2249_fu_6544_p2.
DSP Report: operator mul_ln1118_2249_fu_6544_p2 is absorbed into DSP mul_ln1118_2249_fu_6544_p2.
DSP Report: Generating DSP mul_ln1118_2305_fu_3554_p2, operation Mode is: A''*(B:0x3ff2c).
DSP Report: register mul_ln1118_2305_fu_3554_p2 is absorbed into DSP mul_ln1118_2305_fu_3554_p2.
DSP Report: register mul_ln1118_2305_fu_3554_p2 is absorbed into DSP mul_ln1118_2305_fu_3554_p2.
DSP Report: operator mul_ln1118_2305_fu_3554_p2 is absorbed into DSP mul_ln1118_2305_fu_3554_p2.
DSP Report: Generating DSP mul_ln1118_2148_fu_4634_p2, operation Mode is: A''*(B:0x3ff56).
DSP Report: register mul_ln1118_2148_fu_4634_p2 is absorbed into DSP mul_ln1118_2148_fu_4634_p2.
DSP Report: register mul_ln1118_2148_fu_4634_p2 is absorbed into DSP mul_ln1118_2148_fu_4634_p2.
DSP Report: operator mul_ln1118_2148_fu_4634_p2 is absorbed into DSP mul_ln1118_2148_fu_4634_p2.
DSP Report: Generating DSP mul_ln1118_2167_fu_6173_p2, operation Mode is: A''*(B:0x3ff1a).
DSP Report: register mul_ln1118_2167_fu_6173_p2 is absorbed into DSP mul_ln1118_2167_fu_6173_p2.
DSP Report: register mul_ln1118_2167_fu_6173_p2 is absorbed into DSP mul_ln1118_2167_fu_6173_p2.
DSP Report: operator mul_ln1118_2167_fu_6173_p2 is absorbed into DSP mul_ln1118_2167_fu_6173_p2.
DSP Report: Generating DSP mul_ln1118_2226_fu_3387_p2, operation Mode is: A''*(B:0x3ff47).
DSP Report: register mul_ln1118_2226_fu_3387_p2 is absorbed into DSP mul_ln1118_2226_fu_3387_p2.
DSP Report: register mul_ln1118_2226_fu_3387_p2 is absorbed into DSP mul_ln1118_2226_fu_3387_p2.
DSP Report: operator mul_ln1118_2226_fu_3387_p2 is absorbed into DSP mul_ln1118_2226_fu_3387_p2.
DSP Report: Generating DSP mul_ln1118_1441_fu_4124_p2, operation Mode is: A''*(B:0x3ff36).
DSP Report: register mul_ln1118_1441_fu_4124_p2 is absorbed into DSP mul_ln1118_1441_fu_4124_p2.
DSP Report: register mul_ln1118_1441_fu_4124_p2 is absorbed into DSP mul_ln1118_1441_fu_4124_p2.
DSP Report: operator mul_ln1118_1441_fu_4124_p2 is absorbed into DSP mul_ln1118_1441_fu_4124_p2.
DSP Report: Generating DSP add_ln703_1662_fu_36482913_p2, operation Mode is: C+A''*(B:0x123).
DSP Report: register data_69_V_read_1_reg_36504158_reg is absorbed into DSP add_ln703_1662_fu_36482913_p2.
DSP Report: register zext_ln1118_1141_reg_36506844_reg is absorbed into DSP add_ln703_1662_fu_36482913_p2.
DSP Report: operator add_ln703_1662_fu_36482913_p2 is absorbed into DSP add_ln703_1662_fu_36482913_p2.
DSP Report: operator mul_ln1118_1387_fu_5881_p2 is absorbed into DSP add_ln703_1662_fu_36482913_p2.
DSP Report: Generating DSP mul_ln1118_2468_fu_4579_p2, operation Mode is: A''*(B:0x35).
DSP Report: register data_125_V_read_1_reg_36503246_reg is absorbed into DSP mul_ln1118_2468_fu_4579_p2.
DSP Report: register data_125_V_read_1_reg_36503246_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2468_fu_4579_p2.
DSP Report: operator mul_ln1118_2468_fu_4579_p2 is absorbed into DSP mul_ln1118_2468_fu_4579_p2.
DSP Report: Generating DSP add_ln703_2963_fu_36491108_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_2963_fu_36491108_p2 is absorbed into DSP add_ln703_2963_fu_36491108_p2.
DSP Report: register add_ln703_2963_fu_36491108_p2 is absorbed into DSP add_ln703_2963_fu_36491108_p2.
DSP Report: register add_ln703_2963_fu_36491108_p2 is absorbed into DSP add_ln703_2963_fu_36491108_p2.
DSP Report: register add_ln703_2963_fu_36491108_p2 is absorbed into DSP add_ln703_2963_fu_36491108_p2.
DSP Report: register data_140_V_read_1_reg_36503021_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2963_fu_36491108_p2.
DSP Report: operator add_ln703_2963_fu_36491108_p2 is absorbed into DSP add_ln703_2963_fu_36491108_p2.
DSP Report: Generating DSP mul_ln1118_1770_fu_5261_p2, operation Mode is: A''*(B:0x3ffcc).
DSP Report: register mul_ln1118_1770_fu_5261_p2 is absorbed into DSP mul_ln1118_1770_fu_5261_p2.
DSP Report: register mul_ln1118_1770_fu_5261_p2 is absorbed into DSP mul_ln1118_1770_fu_5261_p2.
DSP Report: operator mul_ln1118_1770_fu_5261_p2 is absorbed into DSP mul_ln1118_1770_fu_5261_p2.
DSP Report: Generating DSP mul_ln1118_1947_fu_4714_p2, operation Mode is: A''*(B:0x3ffcc).
DSP Report: register mul_ln1118_1947_fu_4714_p2 is absorbed into DSP mul_ln1118_1947_fu_4714_p2.
DSP Report: register mul_ln1118_1947_fu_4714_p2 is absorbed into DSP mul_ln1118_1947_fu_4714_p2.
DSP Report: operator mul_ln1118_1947_fu_4714_p2 is absorbed into DSP mul_ln1118_1947_fu_4714_p2.
DSP Report: Generating DSP mul_ln1118_1692_fu_6035_p2, operation Mode is: A''*(B:0x3ffd4).
DSP Report: register mul_ln1118_1698_fu_5450_p2 is absorbed into DSP mul_ln1118_1692_fu_6035_p2.
DSP Report: register mul_ln1118_1698_fu_5450_p2 is absorbed into DSP mul_ln1118_1692_fu_6035_p2.
DSP Report: operator mul_ln1118_1692_fu_6035_p2 is absorbed into DSP mul_ln1118_1692_fu_6035_p2.
DSP Report: Generating DSP mul_ln1118_2171_fu_3353_p2, operation Mode is: A''*(B:0xb).
DSP Report: register data_110_V_read_1_reg_36503491_reg is absorbed into DSP mul_ln1118_2171_fu_3353_p2.
DSP Report: register data_110_V_read_1_reg_36503491_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2171_fu_3353_p2.
DSP Report: operator mul_ln1118_2171_fu_3353_p2 is absorbed into DSP mul_ln1118_2171_fu_3353_p2.
DSP Report: Generating DSP add_ln703_3472_fu_36494196_p2, operation Mode is: C+A''*(B:0x3fff3).
DSP Report: register add_ln703_3472_fu_36494196_p2 is absorbed into DSP add_ln703_3472_fu_36494196_p2.
DSP Report: register add_ln703_3472_fu_36494196_p2 is absorbed into DSP add_ln703_3472_fu_36494196_p2.
DSP Report: operator add_ln703_3472_fu_36494196_p2 is absorbed into DSP add_ln703_3472_fu_36494196_p2.
DSP Report: operator mul_ln1118_2051_fu_4920_p2 is absorbed into DSP add_ln703_3472_fu_36494196_p2.
DSP Report: Generating DSP add_ln703_3473_reg_36510895_reg, operation Mode is: C+A''*(B:0x1d).
DSP Report: register data_116_V_read_1_reg_36503388_reg is absorbed into DSP add_ln703_3473_reg_36510895_reg.
DSP Report: register data_116_V_read_1_reg_36503388_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3473_reg_36510895_reg.
DSP Report: register add_ln703_3473_reg_36510895_reg is absorbed into DSP add_ln703_3473_reg_36510895_reg.
DSP Report: operator add_ln703_3473_fu_36494206_p2 is absorbed into DSP add_ln703_3473_reg_36510895_reg.
DSP Report: operator mul_ln1118_2291_fu_4548_p2 is absorbed into DSP add_ln703_3473_reg_36510895_reg.
DSP Report: Generating DSP mul_ln1118_1631_fu_3246_p2, operation Mode is: A''*(B:0x23).
DSP Report: register data_82_V_read_1_reg_36503950_reg is absorbed into DSP mul_ln1118_1631_fu_3246_p2.
DSP Report: register data_82_V_read_1_reg_36503950_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1631_fu_3246_p2.
DSP Report: operator mul_ln1118_1631_fu_3246_p2 is absorbed into DSP mul_ln1118_1631_fu_3246_p2.
DSP Report: Generating DSP add_ln703_2061_fu_36485407_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_2061_fu_36485407_p2 is absorbed into DSP add_ln703_2061_fu_36485407_p2.
DSP Report: Generating DSP sub_ln703_9_fu_36485391_p2, operation Mode is: -C'+A''*(B:0x33)+1-1.
DSP Report: register data_73_V_read_1_reg_36504094_reg is absorbed into DSP sub_ln703_9_fu_36485391_p2.
DSP Report: register zext_ln1118_1209_reg_36506914_reg is absorbed into DSP sub_ln703_9_fu_36485391_p2.
DSP Report: register sub_ln703_9_fu_36485391_p2 is absorbed into DSP sub_ln703_9_fu_36485391_p2.
DSP Report: operator sub_ln703_9_fu_36485391_p2 is absorbed into DSP sub_ln703_9_fu_36485391_p2.
DSP Report: operator mul_ln1118_1468_fu_2956_p2 is absorbed into DSP sub_ln703_9_fu_36485391_p2.
DSP Report: Generating DSP mul_ln1118_2760_fu_5379_p2, operation Mode is: A''*(B:0x3ffa4).
DSP Report: register mul_ln1118_2760_fu_5379_p2 is absorbed into DSP mul_ln1118_2760_fu_5379_p2.
DSP Report: register mul_ln1118_2760_fu_5379_p2 is absorbed into DSP mul_ln1118_2760_fu_5379_p2.
DSP Report: operator mul_ln1118_2760_fu_5379_p2 is absorbed into DSP mul_ln1118_2760_fu_5379_p2.
DSP Report: Generating DSP mul_ln1118_2303_fu_3678_p2, operation Mode is: A''*(B:0x3ffb1).
DSP Report: register mul_ln1118_2303_fu_3678_p2 is absorbed into DSP mul_ln1118_2303_fu_3678_p2.
DSP Report: register mul_ln1118_2303_fu_3678_p2 is absorbed into DSP mul_ln1118_2303_fu_3678_p2.
DSP Report: operator mul_ln1118_2303_fu_3678_p2 is absorbed into DSP mul_ln1118_2303_fu_3678_p2.
DSP Report: Generating DSP mul_ln1118_2525_fu_3723_p2, operation Mode is: A''*(B:0xd3).
DSP Report: register data_128_V_read_1_reg_36503200_reg is absorbed into DSP mul_ln1118_2525_fu_3723_p2.
DSP Report: register data_128_V_read_1_reg_36503200_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2525_fu_3723_p2.
DSP Report: operator mul_ln1118_2525_fu_3723_p2 is absorbed into DSP mul_ln1118_2525_fu_3723_p2.
DSP Report: Generating DSP add_ln703_2668_fu_36489322_p2, operation Mode is: PCIN+A''*(B:0x83).
DSP Report: register data_126_V_read_1_reg_36503229_reg is absorbed into DSP add_ln703_2668_fu_36489322_p2.
DSP Report: register data_126_V_read_1_reg_36503229_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2668_fu_36489322_p2.
DSP Report: operator add_ln703_2668_fu_36489322_p2 is absorbed into DSP add_ln703_2668_fu_36489322_p2.
DSP Report: operator mul_ln1118_2483_fu_5258_p2 is absorbed into DSP add_ln703_2668_fu_36489322_p2.
DSP Report: Generating DSP add_ln703_2668_reg_36509985_reg, operation Mode is: PCIN+A''*(B:0xa8).
DSP Report: register data_127_V_read_1_reg_36503213_reg is absorbed into DSP add_ln703_2668_reg_36509985_reg.
DSP Report: register data_127_V_read_1_reg_36503213_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2668_reg_36509985_reg.
DSP Report: register add_ln703_2668_reg_36509985_reg is absorbed into DSP add_ln703_2668_reg_36509985_reg.
DSP Report: operator add_ln703_2668_fu_36489322_p2 is absorbed into DSP add_ln703_2668_reg_36509985_reg.
DSP Report: operator mul_ln1118_2503_fu_2808_p2 is absorbed into DSP add_ln703_2668_reg_36509985_reg.
DSP Report: Generating DSP mul_ln1118_2219_fu_6083_p2, operation Mode is: A''*(B:0xcb).
DSP Report: register data_113_V_read_1_reg_36503443_reg is absorbed into DSP mul_ln1118_2219_fu_6083_p2.
DSP Report: register data_113_V_read_1_reg_36503443_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2219_fu_6083_p2.
DSP Report: operator mul_ln1118_2219_fu_6083_p2 is absorbed into DSP mul_ln1118_2219_fu_6083_p2.
DSP Report: Generating DSP add_ln703_2666_fu_36489310_p2, operation Mode is: PCIN+A''*(B:0xc4).
DSP Report: register data_106_V_read_1_reg_36503556_reg is absorbed into DSP add_ln703_2666_fu_36489310_p2.
DSP Report: register data_106_V_read_1_reg_36503556_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2666_fu_36489310_p2.
DSP Report: operator add_ln703_2666_fu_36489310_p2 is absorbed into DSP add_ln703_2666_fu_36489310_p2.
DSP Report: operator mul_ln1118_2082_fu_4076_p2 is absorbed into DSP add_ln703_2666_fu_36489310_p2.
DSP Report: Generating DSP add_ln703_2666_reg_36509980_reg, operation Mode is: PCIN+A''*(B:0x93).
DSP Report: register data_111_V_read_1_reg_36503476_reg is absorbed into DSP add_ln703_2666_reg_36509980_reg.
DSP Report: register zext_ln1118_1891_reg_36507463_reg is absorbed into DSP add_ln703_2666_reg_36509980_reg.
DSP Report: register add_ln703_2666_reg_36509980_reg is absorbed into DSP add_ln703_2666_reg_36509980_reg.
DSP Report: operator add_ln703_2666_fu_36489310_p2 is absorbed into DSP add_ln703_2666_reg_36509980_reg.
DSP Report: operator mul_ln1118_2181_fu_3366_p2 is absorbed into DSP add_ln703_2666_reg_36509980_reg.
DSP Report: Generating DSP mul_ln1118_1852_fu_6556_p2, operation Mode is: A''*(B:0x56).
DSP Report: register data_94_V_read_1_reg_36503759_reg is absorbed into DSP mul_ln1118_1852_fu_6556_p2.
DSP Report: register data_94_V_read_1_reg_36503759_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1852_fu_6556_p2.
DSP Report: operator mul_ln1118_1852_fu_6556_p2 is absorbed into DSP mul_ln1118_1852_fu_6556_p2.
DSP Report: Generating DSP mul_ln1118_1698_fu_5450_p2, operation Mode is: A''*(B:0x3ffed).
DSP Report: register mul_ln1118_1698_fu_5450_p2 is absorbed into DSP mul_ln1118_1698_fu_5450_p2.
DSP Report: register mul_ln1118_1698_fu_5450_p2 is absorbed into DSP mul_ln1118_1698_fu_5450_p2.
DSP Report: operator mul_ln1118_1698_fu_5450_p2 is absorbed into DSP mul_ln1118_1698_fu_5450_p2.
DSP Report: Generating DSP add_ln703_2530_fu_36488414_p2, operation Mode is: C+A''*(B:0x23).
DSP Report: register data_115_V_read_1_reg_36503408_reg is absorbed into DSP add_ln703_2530_fu_36488414_p2.
DSP Report: register data_115_V_read_1_reg_36503408_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2530_fu_36488414_p2.
DSP Report: operator add_ln703_2530_fu_36488414_p2 is absorbed into DSP add_ln703_2530_fu_36488414_p2.
DSP Report: operator mul_ln1118_2269_fu_6037_p2 is absorbed into DSP add_ln703_2530_fu_36488414_p2.
DSP Report: Generating DSP mul_ln1118_1906_fu_3953_p2, operation Mode is: A''*(B:0x3ffb2).
DSP Report: register mul_ln1118_1906_fu_3953_p2 is absorbed into DSP mul_ln1118_1906_fu_3953_p2.
DSP Report: register mul_ln1118_1906_fu_3953_p2 is absorbed into DSP mul_ln1118_1906_fu_3953_p2.
DSP Report: operator mul_ln1118_1906_fu_3953_p2 is absorbed into DSP mul_ln1118_1906_fu_3953_p2.
DSP Report: Generating DSP mul_ln1118_1926_fu_3634_p2, operation Mode is: A''*(B:0x3ff9f).
DSP Report: register mul_ln1118_1926_fu_3634_p2 is absorbed into DSP mul_ln1118_1926_fu_3634_p2.
DSP Report: register mul_ln1118_1926_fu_3634_p2 is absorbed into DSP mul_ln1118_1926_fu_3634_p2.
DSP Report: operator mul_ln1118_1926_fu_3634_p2 is absorbed into DSP mul_ln1118_1926_fu_3634_p2.
DSP Report: Generating DSP mul_ln1118_1882_fu_6174_p2, operation Mode is: A''*(B:0x3ff8f).
DSP Report: register mul_ln1118_1882_fu_6174_p2 is absorbed into DSP mul_ln1118_1882_fu_6174_p2.
DSP Report: register mul_ln1118_1882_fu_6174_p2 is absorbed into DSP mul_ln1118_1882_fu_6174_p2.
DSP Report: operator mul_ln1118_1882_fu_6174_p2 is absorbed into DSP mul_ln1118_1882_fu_6174_p2.
DSP Report: Generating DSP add_ln703_3982_fu_36497421_p2, operation Mode is: C+A''*(B:0x8c).
DSP Report: register data_141_V_read_1_reg_36503005_reg is absorbed into DSP add_ln703_3982_fu_36497421_p2.
DSP Report: register data_141_V_read_1_reg_36503005_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3982_fu_36497421_p2.
DSP Report: operator add_ln703_3982_fu_36497421_p2 is absorbed into DSP add_ln703_3982_fu_36497421_p2.
DSP Report: operator mul_ln1118_2825_fu_4624_p2 is absorbed into DSP add_ln703_3982_fu_36497421_p2.
DSP Report: Generating DSP mul_ln1118_2614_fu_3584_p2, operation Mode is: A''*(B:0xbc).
DSP Report: register data_131_V_read_1_reg_36503159_reg is absorbed into DSP mul_ln1118_2614_fu_3584_p2.
DSP Report: register data_131_V_read_1_reg_36503159_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2614_fu_3584_p2.
DSP Report: operator mul_ln1118_2614_fu_3584_p2 is absorbed into DSP mul_ln1118_2614_fu_3584_p2.
DSP Report: Generating DSP add_ln703_3981_fu_36497415_p2, operation Mode is: PCIN+A''*(B:0xc9).
DSP Report: register data_102_V_read_1_reg_36503626_reg is absorbed into DSP add_ln703_3981_fu_36497415_p2.
DSP Report: register data_102_V_read_1_reg_36503626_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3981_fu_36497415_p2.
DSP Report: operator add_ln703_3981_fu_36497415_p2 is absorbed into DSP add_ln703_3981_fu_36497415_p2.
DSP Report: operator mul_ln1118_2021_fu_6162_p2 is absorbed into DSP add_ln703_3981_fu_36497415_p2.
DSP Report: Generating DSP add_ln703_3981_reg_36511455_reg, operation Mode is: PCIN+A''*(B:0xc3).
DSP Report: register data_104_V_read_1_reg_36503588_reg is absorbed into DSP add_ln703_3981_reg_36511455_reg.
DSP Report: register data_104_V_read_1_reg_36503588_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3981_reg_36511455_reg.
DSP Report: register add_ln703_3981_reg_36511455_reg is absorbed into DSP add_ln703_3981_reg_36511455_reg.
DSP Report: operator add_ln703_3981_fu_36497415_p2 is absorbed into DSP add_ln703_3981_reg_36511455_reg.
DSP Report: operator mul_ln1118_2059_fu_6304_p2 is absorbed into DSP add_ln703_3981_reg_36511455_reg.
DSP Report: Generating DSP mul_ln1118_1490_fu_5743_p2, operation Mode is: A''*(B:0x6d).
DSP Report: register data_75_V_read_1_reg_36504059_reg is absorbed into DSP mul_ln1118_1490_fu_5743_p2.
DSP Report: register data_75_V_read_1_reg_36504059_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1490_fu_5743_p2.
DSP Report: operator mul_ln1118_1490_fu_5743_p2 is absorbed into DSP mul_ln1118_1490_fu_5743_p2.
DSP Report: Generating DSP add_ln703_2183_reg_36508924_reg, operation Mode is: C+A''*(B:0x57).
DSP Report: register data_90_V_read_int_reg_reg is absorbed into DSP add_ln703_2183_reg_36508924_reg.
DSP Report: register data_90_V_read_1_reg_36503822_reg is absorbed into DSP add_ln703_2183_reg_36508924_reg.
DSP Report: register add_ln703_2183_reg_36508924_reg is absorbed into DSP add_ln703_2183_reg_36508924_reg.
DSP Report: operator add_ln703_2183_fu_36461204_p2 is absorbed into DSP add_ln703_2183_reg_36508924_reg.
DSP Report: operator mul_ln1118_1766_fu_4372_p2 is absorbed into DSP add_ln703_2183_reg_36508924_reg.
DSP Report: Generating DSP add_ln703_2188_reg_36509570_reg, operation Mode is: (PCIN+A:B+C')'.
DSP Report: register add_ln703_2187_reg_36508929_reg is absorbed into DSP add_ln703_2188_reg_36509570_reg.
DSP Report: register add_ln703_2188_reg_36509570_reg is absorbed into DSP add_ln703_2188_reg_36509570_reg.
DSP Report: operator add_ln703_2188_fu_36486173_p2 is absorbed into DSP add_ln703_2188_reg_36509570_reg.
DSP Report: Generating DSP mul_ln1118_2522_fu_4349_p2, operation Mode is: A''*(B:0x15c).
DSP Report: register data_127_V_read_1_reg_36503213_reg is absorbed into DSP mul_ln1118_2522_fu_4349_p2.
DSP Report: register data_127_V_read_1_reg_36503213_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2522_fu_4349_p2.
DSP Report: operator mul_ln1118_2522_fu_4349_p2 is absorbed into DSP mul_ln1118_2522_fu_4349_p2.
DSP Report: Generating DSP mul_ln1118_1905_fu_3948_p2, operation Mode is: A''*(B:0x3ff7b).
DSP Report: register mul_ln1118_1905_fu_3948_p2 is absorbed into DSP mul_ln1118_1905_fu_3948_p2.
DSP Report: register mul_ln1118_1905_fu_3948_p2 is absorbed into DSP mul_ln1118_1905_fu_3948_p2.
DSP Report: operator mul_ln1118_1905_fu_3948_p2 is absorbed into DSP mul_ln1118_1905_fu_3948_p2.
DSP Report: Generating DSP add_ln703_3906_fu_36496951_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_3906_fu_36496951_p2 is absorbed into DSP add_ln703_3906_fu_36496951_p2.
DSP Report: Generating DSP mul_ln1118_2500_fu_4673_p2, operation Mode is: A''*(B:0x1a2).
DSP Report: register data_126_V_read_1_reg_36503229_reg is absorbed into DSP mul_ln1118_2500_fu_4673_p2.
DSP Report: register data_126_V_read_1_reg_36503229_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2500_fu_4673_p2.
DSP Report: operator mul_ln1118_2500_fu_4673_p2 is absorbed into DSP mul_ln1118_2500_fu_4673_p2.
DSP Report: Generating DSP add_ln703_3904_fu_36496935_p2, operation Mode is: PCIN+A''*(B:0x10d).
DSP Report: register data_112_V_read_1_reg_36503460_reg is absorbed into DSP add_ln703_3904_fu_36496935_p2.
DSP Report: register data_112_V_read_1_reg_36503460_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3904_fu_36496935_p2.
DSP Report: operator add_ln703_3904_fu_36496935_p2 is absorbed into DSP add_ln703_3904_fu_36496935_p2.
DSP Report: operator mul_ln1118_2210_fu_3407_p2 is absorbed into DSP add_ln703_3904_fu_36496935_p2.
DSP Report: Generating DSP mul_ln1118_2058_fu_2674_p2, operation Mode is: A''*(B:0x13c).
DSP Report: register data_104_V_read_1_reg_36503588_reg is absorbed into DSP mul_ln1118_2058_fu_2674_p2.
DSP Report: register data_104_V_read_1_reg_36503588_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2058_fu_2674_p2.
DSP Report: operator mul_ln1118_2058_fu_2674_p2 is absorbed into DSP mul_ln1118_2058_fu_2674_p2.
DSP Report: Generating DSP add_ln703_3902_fu_36496919_p2, operation Mode is: PCIN+A''*(B:0x156).
DSP Report: register data_99_V_read_1_reg_36503676_reg is absorbed into DSP add_ln703_3902_fu_36496919_p2.
DSP Report: register data_99_V_read_1_reg_36503676_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3902_fu_36496919_p2.
DSP Report: operator add_ln703_3902_fu_36496919_p2 is absorbed into DSP add_ln703_3902_fu_36496919_p2.
DSP Report: operator mul_ln1118_1958_fu_2719_p2 is absorbed into DSP add_ln703_3902_fu_36496919_p2.
DSP Report: Generating DSP mul_ln1118_1707_fu_5459_p2, operation Mode is: A''*(B:0x17a).
DSP Report: register data_86_V_read_1_reg_36503887_reg is absorbed into DSP mul_ln1118_1707_fu_5459_p2.
DSP Report: register data_86_V_read_1_reg_36503887_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1707_fu_5459_p2.
DSP Report: operator mul_ln1118_1707_fu_5459_p2 is absorbed into DSP mul_ln1118_1707_fu_5459_p2.
DSP Report: Generating DSP add_ln703_3901_fu_36496909_p2, operation Mode is: C+A''*(B:0x3fee6).
DSP Report: register add_ln703_3901_fu_36496909_p2 is absorbed into DSP add_ln703_3901_fu_36496909_p2.
DSP Report: register add_ln703_3901_fu_36496909_p2 is absorbed into DSP add_ln703_3901_fu_36496909_p2.
DSP Report: operator add_ln703_3901_fu_36496909_p2 is absorbed into DSP add_ln703_3901_fu_36496909_p2.
DSP Report: operator mul_ln1118_2824_fu_5263_p2 is absorbed into DSP add_ln703_3901_fu_36496909_p2.
DSP Report: Generating DSP mul_ln1118_2591_fu_4470_p2, operation Mode is: A''*(B:0x3fe1b).
DSP Report: register mul_ln1118_2591_fu_4470_p2 is absorbed into DSP mul_ln1118_2591_fu_4470_p2.
DSP Report: register mul_ln1118_2591_fu_4470_p2 is absorbed into DSP mul_ln1118_2591_fu_4470_p2.
DSP Report: operator mul_ln1118_2591_fu_4470_p2 is absorbed into DSP mul_ln1118_2591_fu_4470_p2.
DSP Report: Generating DSP mul_ln1118_2613_fu_3583_p2, operation Mode is: A''*(B:0x3fe6b).
DSP Report: register mul_ln1118_2613_fu_3583_p2 is absorbed into DSP mul_ln1118_2613_fu_3583_p2.
DSP Report: register mul_ln1118_2613_fu_3583_p2 is absorbed into DSP mul_ln1118_2613_fu_3583_p2.
DSP Report: operator mul_ln1118_2613_fu_3583_p2 is absorbed into DSP mul_ln1118_2613_fu_3583_p2.
DSP Report: Generating DSP mul_ln1118_2382_fu_5603_p2, operation Mode is: A''*(B:0x3fe7c).
DSP Report: register mul_ln1118_2382_fu_5603_p2 is absorbed into DSP mul_ln1118_2382_fu_5603_p2.
DSP Report: register mul_ln1118_2382_fu_5603_p2 is absorbed into DSP mul_ln1118_2382_fu_5603_p2.
DSP Report: operator mul_ln1118_2382_fu_5603_p2 is absorbed into DSP mul_ln1118_2382_fu_5603_p2.
DSP Report: Generating DSP mul_ln1118_1680_fu_5432_p2, operation Mode is: A''*(B:0x46).
DSP Report: register data_85_V_read_1_reg_36503901_reg is absorbed into DSP mul_ln1118_1680_fu_5432_p2.
DSP Report: register zext_ln1118_1430_reg_36507098_reg is absorbed into DSP mul_ln1118_1680_fu_5432_p2.
DSP Report: operator mul_ln1118_1680_fu_5432_p2 is absorbed into DSP mul_ln1118_1680_fu_5432_p2.
DSP Report: Generating DSP add_ln703_2250_fu_36486574_p2, operation Mode is: PCIN+A''*(B:0x56).
DSP Report: register data_61_V_read_1_reg_36504293_reg is absorbed into DSP add_ln703_2250_fu_36486574_p2.
DSP Report: register zext_ln1118_992_reg_36506634_reg is absorbed into DSP add_ln703_2250_fu_36486574_p2.
DSP Report: operator add_ln703_2250_fu_36486574_p2 is absorbed into DSP add_ln703_2250_fu_36486574_p2.
DSP Report: operator mul_ln1118_1242_fu_4793_p2 is absorbed into DSP add_ln703_2250_fu_36486574_p2.
DSP Report: Generating DSP add_ln703_2250_fu_36486574_p2, operation Mode is: PCIN+A''*(B:0x53).
DSP Report: register data_73_V_read_1_reg_36504094_reg is absorbed into DSP add_ln703_2250_fu_36486574_p2.
DSP Report: register data_73_V_read_1_reg_36504094_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2250_fu_36486574_p2.
DSP Report: operator add_ln703_2250_fu_36486574_p2 is absorbed into DSP add_ln703_2250_fu_36486574_p2.
DSP Report: operator mul_ln1118_1466_fu_2953_p2 is absorbed into DSP add_ln703_2250_fu_36486574_p2.
DSP Report: Generating DSP mul_ln1118_2335_fu_3046_p2, operation Mode is: A''*(B:0x11e).
DSP Report: register data_118_V_read_1_reg_36503357_reg is absorbed into DSP mul_ln1118_2335_fu_3046_p2.
DSP Report: register data_118_V_read_1_reg_36503357_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2335_fu_3046_p2.
DSP Report: operator mul_ln1118_2335_fu_3046_p2 is absorbed into DSP mul_ln1118_2335_fu_3046_p2.
DSP Report: Generating DSP add_ln703_3838_fu_36496541_p2, operation Mode is: PCIN+A''*(B:0x1a7).
DSP Report: register data_129_V_read_1_reg_36503184_reg is absorbed into DSP add_ln703_3838_fu_36496541_p2.
DSP Report: register data_129_V_read_1_reg_36503184_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3838_fu_36496541_p2.
DSP Report: operator add_ln703_3838_fu_36496541_p2 is absorbed into DSP add_ln703_3838_fu_36496541_p2.
DSP Report: operator mul_ln1118_2563_fu_5720_p2 is absorbed into DSP add_ln703_3838_fu_36496541_p2.
DSP Report: Generating DSP mul_ln1118_2428_fu_5676_p2, operation Mode is: A''*(B:0x3ff27).
DSP Report: register mul_ln1118_2428_fu_5676_p2 is absorbed into DSP mul_ln1118_2428_fu_5676_p2.
DSP Report: register mul_ln1118_2428_fu_5676_p2 is absorbed into DSP mul_ln1118_2428_fu_5676_p2.
DSP Report: operator mul_ln1118_2428_fu_5676_p2 is absorbed into DSP mul_ln1118_2428_fu_5676_p2.
DSP Report: Generating DSP mul_ln1118_2246_fu_5193_p2, operation Mode is: A''*(B:0x3ff6a).
DSP Report: register mul_ln1118_2246_fu_5193_p2 is absorbed into DSP mul_ln1118_2246_fu_5193_p2.
DSP Report: register mul_ln1118_2246_fu_5193_p2 is absorbed into DSP mul_ln1118_2246_fu_5193_p2.
DSP Report: operator mul_ln1118_2246_fu_5193_p2 is absorbed into DSP mul_ln1118_2246_fu_5193_p2.
DSP Report: Generating DSP mul_ln1118_2321_fu_5885_p2, operation Mode is: A''*(B:0x3ff0a).
DSP Report: register mul_ln1118_2321_fu_5885_p2 is absorbed into DSP mul_ln1118_2321_fu_5885_p2.
DSP Report: register mul_ln1118_2321_fu_5885_p2 is absorbed into DSP mul_ln1118_2321_fu_5885_p2.
DSP Report: operator mul_ln1118_2321_fu_5885_p2 is absorbed into DSP mul_ln1118_2321_fu_5885_p2.
DSP Report: Generating DSP mul_ln1118_2367_fu_6495_p2, operation Mode is: A''*(B:0x3ff7b).
DSP Report: register mul_ln1118_2367_fu_6495_p2 is absorbed into DSP mul_ln1118_2367_fu_6495_p2.
DSP Report: register mul_ln1118_2367_fu_6495_p2 is absorbed into DSP mul_ln1118_2367_fu_6495_p2.
DSP Report: operator mul_ln1118_2367_fu_6495_p2 is absorbed into DSP mul_ln1118_2367_fu_6495_p2.
DSP Report: Generating DSP mul_ln1118_2022_reg_6348475_reg, operation Mode is: (A''*(B:0x3ff9a))'.
DSP Report: register mul_ln1118_2022_reg_6348475_reg is absorbed into DSP mul_ln1118_2022_reg_6348475_reg.
DSP Report: register mul_ln1118_2022_reg_6348475_reg is absorbed into DSP mul_ln1118_2022_reg_6348475_reg.
DSP Report: register mul_ln1118_2022_reg_6348475_reg is absorbed into DSP mul_ln1118_2022_reg_6348475_reg.
DSP Report: operator mul_ln1118_2022_fu_4293_p2 is absorbed into DSP mul_ln1118_2022_reg_6348475_reg.
DSP Report: Generating DSP mul_ln1118_1829_fu_5366_p2, operation Mode is: A''*(B:0x3ffba).
DSP Report: register mul_ln1118_1829_fu_5366_p2 is absorbed into DSP mul_ln1118_1829_fu_5366_p2.
DSP Report: register mul_ln1118_1829_fu_5366_p2 is absorbed into DSP mul_ln1118_1829_fu_5366_p2.
DSP Report: operator mul_ln1118_1829_fu_5366_p2 is absorbed into DSP mul_ln1118_1829_fu_5366_p2.
DSP Report: Generating DSP mul_ln1118_1944_fu_3686_p2, operation Mode is: A''*(B:0x3ffa9).
DSP Report: register mul_ln1118_1944_fu_3686_p2 is absorbed into DSP mul_ln1118_1944_fu_3686_p2.
DSP Report: register mul_ln1118_1944_fu_3686_p2 is absorbed into DSP mul_ln1118_1944_fu_3686_p2.
DSP Report: operator mul_ln1118_1944_fu_3686_p2 is absorbed into DSP mul_ln1118_1944_fu_3686_p2.
DSP Report: Generating DSP mul_ln1118_1888_fu_3912_p2, operation Mode is: A''*(B:0x3ff51).
DSP Report: register mul_ln1118_1888_fu_3912_p2 is absorbed into DSP mul_ln1118_1888_fu_3912_p2.
DSP Report: register mul_ln1118_1888_fu_3912_p2 is absorbed into DSP mul_ln1118_1888_fu_3912_p2.
DSP Report: operator mul_ln1118_1888_fu_3912_p2 is absorbed into DSP mul_ln1118_1888_fu_3912_p2.
DSP Report: Generating DSP mul_ln1118_2103_fu_5306_p2, operation Mode is: A''*(B:0x3ff17).
DSP Report: register mul_ln1118_2103_fu_5306_p2 is absorbed into DSP mul_ln1118_2103_fu_5306_p2.
DSP Report: register mul_ln1118_2103_fu_5306_p2 is absorbed into DSP mul_ln1118_2103_fu_5306_p2.
DSP Report: operator mul_ln1118_2103_fu_5306_p2 is absorbed into DSP mul_ln1118_2103_fu_5306_p2.
DSP Report: Generating DSP mul_ln1118_2489_fu_3671_p2, operation Mode is: A''*(B:0x3feae).
DSP Report: register mul_ln1118_2489_fu_3671_p2 is absorbed into DSP mul_ln1118_2489_fu_3671_p2.
DSP Report: register mul_ln1118_2489_fu_3671_p2 is absorbed into DSP mul_ln1118_2489_fu_3671_p2.
DSP Report: operator mul_ln1118_2489_fu_3671_p2 is absorbed into DSP mul_ln1118_2489_fu_3671_p2.
DSP Report: Generating DSP mul_ln1118_2087_fu_4090_p2, operation Mode is: A''*(B:0x3ff4d).
DSP Report: register mul_ln1118_2087_fu_4090_p2 is absorbed into DSP mul_ln1118_2087_fu_4090_p2.
DSP Report: register mul_ln1118_2087_fu_4090_p2 is absorbed into DSP mul_ln1118_2087_fu_4090_p2.
DSP Report: operator mul_ln1118_2087_fu_4090_p2 is absorbed into DSP mul_ln1118_2087_fu_4090_p2.
DSP Report: Generating DSP mul_ln1118_2108_fu_5973_p2, operation Mode is: A''*(B:0x3fed9).
DSP Report: register mul_ln1118_2108_fu_5973_p2 is absorbed into DSP mul_ln1118_2108_fu_5973_p2.
DSP Report: register mul_ln1118_2108_fu_5973_p2 is absorbed into DSP mul_ln1118_2108_fu_5973_p2.
DSP Report: operator mul_ln1118_2108_fu_5973_p2 is absorbed into DSP mul_ln1118_2108_fu_5973_p2.
DSP Report: Generating DSP mul_ln1118_1972_fu_3191_p2, operation Mode is: A''*(B:0x91).
DSP Report: register data_100_V_read_1_reg_36503660_reg is absorbed into DSP mul_ln1118_1972_fu_3191_p2.
DSP Report: register zext_ln1118_1701_reg_36507342_reg is absorbed into DSP mul_ln1118_1972_fu_3191_p2.
DSP Report: operator mul_ln1118_1972_fu_3191_p2 is absorbed into DSP mul_ln1118_1972_fu_3191_p2.
DSP Report: Generating DSP add_ln703_2573_fu_36488726_p2, operation Mode is: PCIN+A''*(B:0xc5).
DSP Report: register data_96_V_read_1_reg_36503728_reg is absorbed into DSP add_ln703_2573_fu_36488726_p2.
DSP Report: register data_96_V_read_1_reg_36503728_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2573_fu_36488726_p2.
DSP Report: operator add_ln703_2573_fu_36488726_p2 is absorbed into DSP add_ln703_2573_fu_36488726_p2.
DSP Report: operator mul_ln1118_1893_fu_4542_p2 is absorbed into DSP add_ln703_2573_fu_36488726_p2.
DSP Report: Generating DSP add_ln703_2573_fu_36488726_p2, operation Mode is: PCIN+A''*(B:0xdf).
DSP Report: register data_87_V_read_1_reg_36503871_reg is absorbed into DSP add_ln703_2573_fu_36488726_p2.
DSP Report: register data_87_V_read_1_reg_36503871_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2573_fu_36488726_p2.
DSP Report: operator add_ln703_2573_fu_36488726_p2 is absorbed into DSP add_ln703_2573_fu_36488726_p2.
DSP Report: operator mul_ln1118_1719_fu_2928_p2 is absorbed into DSP add_ln703_2573_fu_36488726_p2.
DSP Report: Generating DSP mul_ln1118_2193_fu_3380_p2, operation Mode is: A''*(B:0x3ffa7).
DSP Report: register mul_ln1118_2193_fu_3380_p2 is absorbed into DSP mul_ln1118_2193_fu_3380_p2.
DSP Report: register mul_ln1118_2193_fu_3380_p2 is absorbed into DSP mul_ln1118_2193_fu_3380_p2.
DSP Report: operator mul_ln1118_2193_fu_3380_p2 is absorbed into DSP mul_ln1118_2193_fu_3380_p2.
DSP Report: Generating DSP mul_ln1118_2036_fu_3029_p2, operation Mode is: A''*(B:0x3ff83).
DSP Report: register mul_ln1118_2036_fu_3029_p2 is absorbed into DSP mul_ln1118_2036_fu_3029_p2.
DSP Report: register mul_ln1118_2036_fu_3029_p2 is absorbed into DSP mul_ln1118_2036_fu_3029_p2.
DSP Report: operator mul_ln1118_2036_fu_3029_p2 is absorbed into DSP mul_ln1118_2036_fu_3029_p2.
DSP Report: Generating DSP mul_ln1118_1700_fu_5452_p2, operation Mode is: A''*(B:0x3ffce).
DSP Report: register mul_ln1118_1698_fu_5450_p2 is absorbed into DSP mul_ln1118_1700_fu_5452_p2.
DSP Report: register mul_ln1118_1698_fu_5450_p2 is absorbed into DSP mul_ln1118_1700_fu_5452_p2.
DSP Report: operator mul_ln1118_1700_fu_5452_p2 is absorbed into DSP mul_ln1118_1700_fu_5452_p2.
DSP Report: Generating DSP add_ln703_3505_fu_36494391_p2, operation Mode is: C+A''*(B:0x49).
DSP Report: register data_143_V_read_1_reg_36502970_reg is absorbed into DSP add_ln703_3505_fu_36494391_p2.
DSP Report: register data_143_V_read_1_reg_36502970_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3505_fu_36494391_p2.
DSP Report: operator add_ln703_3505_fu_36494391_p2 is absorbed into DSP add_ln703_3505_fu_36494391_p2.
DSP Report: operator mul_ln1118_2858_fu_5211_p2 is absorbed into DSP add_ln703_3505_fu_36494391_p2.
DSP Report: Generating DSP mul_ln1118_2796_fu_3226_p2, operation Mode is: A''*(B:0x58).
DSP Report: register data_140_V_read_1_reg_36503021_reg is absorbed into DSP mul_ln1118_2796_fu_3226_p2.
DSP Report: register data_140_V_read_1_reg_36503021_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2796_fu_3226_p2.
DSP Report: operator mul_ln1118_2796_fu_3226_p2 is absorbed into DSP mul_ln1118_2796_fu_3226_p2.
DSP Report: Generating DSP add_ln703_3504_fu_36494381_p2, operation Mode is: PCIN+A''*(B:0x47).
DSP Report: register data_132_V_read_1_reg_36503144_reg is absorbed into DSP add_ln703_3504_fu_36494381_p2.
DSP Report: register data_132_V_read_1_reg_36503144_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3504_fu_36494381_p2.
DSP Report: operator add_ln703_3504_fu_36494381_p2 is absorbed into DSP add_ln703_3504_fu_36494381_p2.
DSP Report: operator mul_ln1118_2630_fu_4224_p2 is absorbed into DSP add_ln703_3504_fu_36494381_p2.
DSP Report: Generating DSP mul_ln1118_1682_fu_5434_p2, operation Mode is: A''*(B:0x3ffca).
DSP Report: register mul_ln1118_1682_fu_5434_p2 is absorbed into DSP mul_ln1118_1682_fu_5434_p2.
DSP Report: register mul_ln1118_1682_fu_5434_p2 is absorbed into DSP mul_ln1118_1682_fu_5434_p2.
DSP Report: operator mul_ln1118_1682_fu_5434_p2 is absorbed into DSP mul_ln1118_1682_fu_5434_p2.
DSP Report: Generating DSP add_ln703_3820_fu_36496441_p2, operation Mode is: C+A''*(B:0x72).
DSP Report: register data_115_V_read_1_reg_36503408_reg is absorbed into DSP add_ln703_3820_fu_36496441_p2.
DSP Report: register data_115_V_read_1_reg_36503408_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3820_fu_36496441_p2.
DSP Report: operator add_ln703_3820_fu_36496441_p2 is absorbed into DSP add_ln703_3820_fu_36496441_p2.
DSP Report: operator mul_ln1118_2276_fu_2634_p2 is absorbed into DSP add_ln703_3820_fu_36496441_p2.
DSP Report: Generating DSP mul_ln1118_2017_fu_4684_p2, operation Mode is: A''*(B:0x61).
DSP Report: register data_102_V_read_1_reg_36503626_reg is absorbed into DSP mul_ln1118_2017_fu_4684_p2.
DSP Report: register zext_ln1118_1728_reg_36507370_reg is absorbed into DSP mul_ln1118_2017_fu_4684_p2.
DSP Report: operator mul_ln1118_2017_fu_4684_p2 is absorbed into DSP mul_ln1118_2017_fu_4684_p2.
DSP Report: Generating DSP add_ln703_3819_fu_36496431_p2, operation Mode is: PCIN+A''*(B:0x57).
DSP Report: register data_99_V_read_1_reg_36503676_reg is absorbed into DSP add_ln703_3819_fu_36496431_p2.
DSP Report: register zext_ln1118_1674_reg_36507335_reg is absorbed into DSP add_ln703_3819_fu_36496431_p2.
DSP Report: operator add_ln703_3819_fu_36496431_p2 is absorbed into DSP add_ln703_3819_fu_36496431_p2.
DSP Report: operator mul_ln1118_1955_fu_5922_p2 is absorbed into DSP add_ln703_3819_fu_36496431_p2.
DSP Report: Generating DSP mul_ln1118_2821_fu_2666_p2, operation Mode is: A''*(B:0x3ff8b).
DSP Report: register mul_ln1118_2821_fu_2666_p2 is absorbed into DSP mul_ln1118_2821_fu_2666_p2.
DSP Report: register mul_ln1118_2821_fu_2666_p2 is absorbed into DSP mul_ln1118_2821_fu_2666_p2.
DSP Report: operator mul_ln1118_2821_fu_2666_p2 is absorbed into DSP mul_ln1118_2821_fu_2666_p2.
DSP Report: Generating DSP mul_ln1118_1800_fu_4709_p2, operation Mode is: A''*(B:0x53).
DSP Report: register data_91_V_read_1_reg_36503806_reg is absorbed into DSP mul_ln1118_1800_fu_4709_p2.
DSP Report: register zext_ln1118_1529_reg_36507192_reg is absorbed into DSP mul_ln1118_1800_fu_4709_p2.
DSP Report: operator mul_ln1118_1800_fu_4709_p2 is absorbed into DSP mul_ln1118_1800_fu_4709_p2.
DSP Report: Generating DSP add_ln703_3818_fu_36496421_p2, operation Mode is: PCIN+A''*(B:0x7d).
DSP Report: register data_93_V_read_1_reg_36503775_reg is absorbed into DSP add_ln703_3818_fu_36496421_p2.
DSP Report: register zext_ln1118_1566_reg_36507258_reg is absorbed into DSP add_ln703_3818_fu_36496421_p2.
DSP Report: operator add_ln703_3818_fu_36496421_p2 is absorbed into DSP add_ln703_3818_fu_36496421_p2.
DSP Report: operator mul_ln1118_1845_fu_5525_p2 is absorbed into DSP add_ln703_3818_fu_36496421_p2.
DSP Report: Generating DSP mul_ln1118_2862_fu_3032_p2, operation Mode is: A''*(B:0x3ffa7).
DSP Report: register mul_ln1118_2862_fu_3032_p2 is absorbed into DSP mul_ln1118_2862_fu_3032_p2.
DSP Report: register mul_ln1118_2862_fu_3032_p2 is absorbed into DSP mul_ln1118_2862_fu_3032_p2.
DSP Report: operator mul_ln1118_2862_fu_3032_p2 is absorbed into DSP mul_ln1118_2862_fu_3032_p2.
DSP Report: Generating DSP mul_ln1118_2234_fu_3962_p2, operation Mode is: A''*(B:0x96).
DSP Report: register data_113_V_read_1_reg_36503443_reg is absorbed into DSP mul_ln1118_2234_fu_3962_p2.
DSP Report: register data_113_V_read_1_reg_36503443_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2234_fu_3962_p2.
DSP Report: operator mul_ln1118_2234_fu_3962_p2 is absorbed into DSP mul_ln1118_2234_fu_3962_p2.
DSP Report: Generating DSP add_ln703_3810_fu_36496373_p2, operation Mode is: PCIN+A''*(B:0xc2).
DSP Report: register data_100_V_read_1_reg_36503660_reg is absorbed into DSP add_ln703_3810_fu_36496373_p2.
DSP Report: register zext_ln1118_1701_reg_36507342_reg is absorbed into DSP add_ln703_3810_fu_36496373_p2.
DSP Report: operator add_ln703_3810_fu_36496373_p2 is absorbed into DSP add_ln703_3810_fu_36496373_p2.
DSP Report: operator mul_ln1118_1980_fu_3608_p2 is absorbed into DSP add_ln703_3810_fu_36496373_p2.
DSP Report: Generating DSP add_ln703_3810_fu_36496373_p2, operation Mode is: PCIN+A''*(B:0xf3).
DSP Report: register data_92_V_read_1_reg_36503790_reg is absorbed into DSP add_ln703_3810_fu_36496373_p2.
DSP Report: register zext_ln1118_1550_reg_36507220_reg is absorbed into DSP add_ln703_3810_fu_36496373_p2.
DSP Report: operator add_ln703_3810_fu_36496373_p2 is absorbed into DSP add_ln703_3810_fu_36496373_p2.
DSP Report: operator mul_ln1118_1823_fu_5029_p2 is absorbed into DSP add_ln703_3810_fu_36496373_p2.
DSP Report: Generating DSP add_ln703_3810_reg_36511255_reg, operation Mode is: PCIN+A''*(B:0xad).
DSP Report: register data_101_V_read_1_reg_36503642_reg is absorbed into DSP add_ln703_3810_reg_36511255_reg.
DSP Report: register zext_ln1118_1709_reg_36507353_reg is absorbed into DSP add_ln703_3810_reg_36511255_reg.
DSP Report: register add_ln703_3810_reg_36511255_reg is absorbed into DSP add_ln703_3810_reg_36511255_reg.
DSP Report: operator add_ln703_3810_fu_36496373_p2 is absorbed into DSP add_ln703_3810_reg_36511255_reg.
DSP Report: operator mul_ln1118_1998_fu_5451_p2 is absorbed into DSP add_ln703_3810_reg_36511255_reg.
DSP Report: Generating DSP mul_ln1118_2740_fu_6536_p2, operation Mode is: A''*(B:0x3ff51).
DSP Report: register mul_ln1118_2740_fu_6536_p2 is absorbed into DSP mul_ln1118_2740_fu_6536_p2.
DSP Report: register mul_ln1118_2740_fu_6536_p2 is absorbed into DSP mul_ln1118_2740_fu_6536_p2.
DSP Report: operator mul_ln1118_2740_fu_6536_p2 is absorbed into DSP mul_ln1118_2740_fu_6536_p2.
DSP Report: Generating DSP mul_ln1118_2677_fu_6442_p2, operation Mode is: A''*(B:0x3ff6c).
DSP Report: register mul_ln1118_2677_fu_6442_p2 is absorbed into DSP mul_ln1118_2677_fu_6442_p2.
DSP Report: register mul_ln1118_2677_fu_6442_p2 is absorbed into DSP mul_ln1118_2677_fu_6442_p2.
DSP Report: operator mul_ln1118_2677_fu_6442_p2 is absorbed into DSP mul_ln1118_2677_fu_6442_p2.
DSP Report: Generating DSP mul_ln1118_2700_fu_5691_p2, operation Mode is: A''*(B:0x3ff53).
DSP Report: register mul_ln1118_2700_fu_5691_p2 is absorbed into DSP mul_ln1118_2700_fu_5691_p2.
DSP Report: register mul_ln1118_2700_fu_5691_p2 is absorbed into DSP mul_ln1118_2700_fu_5691_p2.
DSP Report: operator mul_ln1118_2700_fu_5691_p2 is absorbed into DSP mul_ln1118_2700_fu_5691_p2.
DSP Report: Generating DSP mul_ln1118_2781_fu_3716_p2, operation Mode is: A''*(B:0x3ff3d).
DSP Report: register mul_ln1118_2781_fu_3716_p2 is absorbed into DSP mul_ln1118_2781_fu_3716_p2.
DSP Report: register mul_ln1118_2781_fu_3716_p2 is absorbed into DSP mul_ln1118_2781_fu_3716_p2.
DSP Report: operator mul_ln1118_2781_fu_3716_p2 is absorbed into DSP mul_ln1118_2781_fu_3716_p2.
DSP Report: Generating DSP mul_ln1118_1729_fu_5385_p2, operation Mode is: A''*(B:0xc6).
DSP Report: register data_87_V_read_1_reg_36503871_reg is absorbed into DSP mul_ln1118_1729_fu_5385_p2.
DSP Report: register data_87_V_read_1_reg_36503871_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1729_fu_5385_p2.
DSP Report: operator mul_ln1118_1729_fu_5385_p2 is absorbed into DSP mul_ln1118_1729_fu_5385_p2.
DSP Report: Generating DSP add_ln703_3806_fu_36496337_p2, operation Mode is: PCIN+A''*(B:0xd5).
DSP Report: register data_88_V_read_1_reg_36503855_reg is absorbed into DSP add_ln703_3806_fu_36496337_p2.
DSP Report: register data_88_V_read_1_reg_36503855_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3806_fu_36496337_p2.
DSP Report: operator add_ln703_3806_fu_36496337_p2 is absorbed into DSP add_ln703_3806_fu_36496337_p2.
DSP Report: operator mul_ln1118_1744_fu_4015_p2 is absorbed into DSP add_ln703_3806_fu_36496337_p2.
DSP Report: Generating DSP mul_ln1118_2800_fu_4391_p2, operation Mode is: A''*(B:0x3ff64).
DSP Report: register mul_ln1118_2800_fu_4391_p2 is absorbed into DSP mul_ln1118_2800_fu_4391_p2.
DSP Report: register mul_ln1118_2800_fu_4391_p2 is absorbed into DSP mul_ln1118_2800_fu_4391_p2.
DSP Report: operator mul_ln1118_2800_fu_4391_p2 is absorbed into DSP mul_ln1118_2800_fu_4391_p2.
DSP Report: Generating DSP mul_ln1118_2619_fu_4204_p2, operation Mode is: A''*(B:0x2b).
DSP Report: register data_132_V_read_1_reg_36503144_reg is absorbed into DSP mul_ln1118_2619_fu_4204_p2.
DSP Report: register data_132_V_read_1_reg_36503144_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2619_fu_4204_p2.
DSP Report: operator mul_ln1118_2619_fu_4204_p2 is absorbed into DSP mul_ln1118_2619_fu_4204_p2.
DSP Report: Generating DSP add_ln703_2799_fu_36490096_p2, operation Mode is: PCIN+A''*(B:0x23).
DSP Report: register data_112_V_read_1_reg_36503460_reg is absorbed into DSP add_ln703_2799_fu_36490096_p2.
DSP Report: register data_112_V_read_1_reg_36503460_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2799_fu_36490096_p2.
DSP Report: operator add_ln703_2799_fu_36490096_p2 is absorbed into DSP add_ln703_2799_fu_36490096_p2.
DSP Report: operator mul_ln1118_2203_fu_4447_p2 is absorbed into DSP add_ln703_2799_fu_36490096_p2.
DSP Report: Generating DSP add_ln703_2799_fu_36490096_p2, operation Mode is: PCIN+A''*(B:0x29).
DSP Report: register data_97_V_read_1_reg_36503712_reg is absorbed into DSP add_ln703_2799_fu_36490096_p2.
DSP Report: register data_97_V_read_1_reg_36503712_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2799_fu_36490096_p2.
DSP Report: operator add_ln703_2799_fu_36490096_p2 is absorbed into DSP add_ln703_2799_fu_36490096_p2.
DSP Report: operator mul_ln1118_1910_fu_4560_p2 is absorbed into DSP add_ln703_2799_fu_36490096_p2.
DSP Report: Generating DSP add_ln703_2799_reg_36510155_reg, operation Mode is: PCIN+A''*(B:0x27).
DSP Report: register data_130_V_read_1_reg_36503173_reg is absorbed into DSP add_ln703_2799_reg_36510155_reg.
DSP Report: register data_130_V_read_1_reg_36503173_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2799_reg_36510155_reg.
DSP Report: register add_ln703_2799_reg_36510155_reg is absorbed into DSP add_ln703_2799_reg_36510155_reg.
DSP Report: operator add_ln703_2799_fu_36490096_p2 is absorbed into DSP add_ln703_2799_reg_36510155_reg.
DSP Report: operator mul_ln1118_2571_fu_6338_p2 is absorbed into DSP add_ln703_2799_reg_36510155_reg.
DSP Report: Generating DSP mul_ln1118_2727_fu_5913_p2, operation Mode is: A''*(B:0x71).
DSP Report: register data_137_V_read_1_reg_36503069_reg is absorbed into DSP mul_ln1118_2727_fu_5913_p2.
DSP Report: register data_137_V_read_1_reg_36503069_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2727_fu_5913_p2.
DSP Report: operator mul_ln1118_2727_fu_5913_p2 is absorbed into DSP mul_ln1118_2727_fu_5913_p2.
DSP Report: Generating DSP mul_ln1118_2161_fu_6164_p2, operation Mode is: A''*(B:0x3ffce).
DSP Report: register mul_ln1118_2161_fu_6164_p2 is absorbed into DSP mul_ln1118_2161_fu_6164_p2.
DSP Report: register mul_ln1118_2161_fu_6164_p2 is absorbed into DSP mul_ln1118_2161_fu_6164_p2.
DSP Report: operator mul_ln1118_2161_fu_6164_p2 is absorbed into DSP mul_ln1118_2161_fu_6164_p2.
DSP Report: Generating DSP add_ln703_2796_reg_36510150_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_2796_reg_36510150_reg is absorbed into DSP add_ln703_2796_reg_36510150_reg.
DSP Report: operator add_ln703_2796_fu_36490070_p2 is absorbed into DSP add_ln703_2796_reg_36510150_reg.
DSP Report: Generating DSP mul_ln1118_2184_fu_5049_p2, operation Mode is: A''*(B:0x3ffbd).
DSP Report: register mul_ln1118_2184_fu_5049_p2 is absorbed into DSP mul_ln1118_2184_fu_5049_p2.
DSP Report: register mul_ln1118_2184_fu_5049_p2 is absorbed into DSP mul_ln1118_2184_fu_5049_p2.
DSP Report: operator mul_ln1118_2184_fu_5049_p2 is absorbed into DSP mul_ln1118_2184_fu_5049_p2.
DSP Report: Generating DSP mul_ln1118_2788_fu_4354_p2, operation Mode is: A''*(B:0xae).
DSP Report: register data_140_V_read_1_reg_36503021_reg is absorbed into DSP mul_ln1118_2788_fu_4354_p2.
DSP Report: register zext_ln1118_2362_reg_36507543_reg is absorbed into DSP mul_ln1118_2788_fu_4354_p2.
DSP Report: operator mul_ln1118_2788_fu_4354_p2 is absorbed into DSP mul_ln1118_2788_fu_4354_p2.
DSP Report: Generating DSP add_ln703_2783_fu_36489970_p2, operation Mode is: PCIN+A''*(B:0xd5).
DSP Report: register data_138_V_read_1_reg_36503052_reg is absorbed into DSP add_ln703_2783_fu_36489970_p2.
DSP Report: register data_138_V_read_1_reg_36503052_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2783_fu_36489970_p2.
DSP Report: operator add_ln703_2783_fu_36489970_p2 is absorbed into DSP add_ln703_2783_fu_36489970_p2.
DSP Report: operator mul_ln1118_2747_fu_3418_p2 is absorbed into DSP add_ln703_2783_fu_36489970_p2.
DSP Report: Generating DSP add_ln703_2783_fu_36489970_p2, operation Mode is: PCIN+A''*(B:0x91).
DSP Report: register data_139_V_read_1_reg_36503036_reg is absorbed into DSP add_ln703_2783_fu_36489970_p2.
DSP Report: register data_139_V_read_1_reg_36503036_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2783_fu_36489970_p2.
DSP Report: operator add_ln703_2783_fu_36489970_p2 is absorbed into DSP add_ln703_2783_fu_36489970_p2.
DSP Report: operator mul_ln1118_2768_fu_3465_p2 is absorbed into DSP add_ln703_2783_fu_36489970_p2.
DSP Report: Generating DSP mul_ln1118_2846_fu_3535_p2, operation Mode is: A''*(B:0x8a).
DSP Report: register data_143_V_read_1_reg_36502970_reg is absorbed into DSP mul_ln1118_2846_fu_3535_p2.
DSP Report: register data_143_V_read_1_reg_36502970_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2846_fu_3535_p2.
DSP Report: operator mul_ln1118_2846_fu_3535_p2 is absorbed into DSP mul_ln1118_2846_fu_3535_p2.
DSP Report: Generating DSP add_ln703_2782_fu_36489960_p2, operation Mode is: PCIN+A''*(B:0x97).
DSP Report: register data_141_V_read_1_reg_36503005_reg is absorbed into DSP add_ln703_2782_fu_36489960_p2.
DSP Report: register data_141_V_read_1_reg_36503005_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2782_fu_36489960_p2.
DSP Report: operator add_ln703_2782_fu_36489960_p2 is absorbed into DSP add_ln703_2782_fu_36489960_p2.
DSP Report: operator mul_ln1118_2808_fu_3789_p2 is absorbed into DSP add_ln703_2782_fu_36489960_p2.
DSP Report: Generating DSP add_ln703_2782_fu_36489960_p2, operation Mode is: PCIN+A''*(B:0x96).
DSP Report: register data_142_V_read_1_reg_36502986_reg is absorbed into DSP add_ln703_2782_fu_36489960_p2.
DSP Report: register data_142_V_read_1_reg_36502986_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2782_fu_36489960_p2.
DSP Report: operator add_ln703_2782_fu_36489960_p2 is absorbed into DSP add_ln703_2782_fu_36489960_p2.
DSP Report: operator mul_ln1118_2828_fu_5019_p2 is absorbed into DSP add_ln703_2782_fu_36489960_p2.
DSP Report: Generating DSP add_ln703_2783_fu_36489970_p2, operation Mode is: PCIN+A:B.
DSP Report: operator add_ln703_2783_fu_36489970_p2 is absorbed into DSP add_ln703_2783_fu_36489970_p2.
DSP Report: Generating DSP mul_ln1118_2259_fu_5677_p2, operation Mode is: A''*(B:0x197).
DSP Report: register data_114_V_read_1_reg_36503426_reg is absorbed into DSP mul_ln1118_2259_fu_5677_p2.
DSP Report: register data_114_V_read_1_reg_36503426_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2259_fu_5677_p2.
DSP Report: operator mul_ln1118_2259_fu_5677_p2 is absorbed into DSP mul_ln1118_2259_fu_5677_p2.
DSP Report: Generating DSP add_ln703_3969_fu_36497341_p2, operation Mode is: PCIN+A''*(B:0x11d).
DSP Report: register data_101_V_read_1_reg_36503642_reg is absorbed into DSP add_ln703_3969_fu_36497341_p2.
DSP Report: register zext_ln1118_1709_reg_36507353_reg is absorbed into DSP add_ln703_3969_fu_36497341_p2.
DSP Report: operator add_ln703_3969_fu_36497341_p2 is absorbed into DSP add_ln703_3969_fu_36497341_p2.
DSP Report: operator mul_ln1118_2001_fu_3231_p2 is absorbed into DSP add_ln703_3969_fu_36497341_p2.
DSP Report: Generating DSP add_ln703_3969_reg_36511435_reg, operation Mode is: PCIN+A''*(B:0x123).
DSP Report: register data_103_V_read_1_reg_36503608_reg is absorbed into DSP add_ln703_3969_reg_36511435_reg.
DSP Report: register data_103_V_read_1_reg_36503608_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3969_reg_36511435_reg.
DSP Report: register add_ln703_3969_reg_36511435_reg is absorbed into DSP add_ln703_3969_reg_36511435_reg.
DSP Report: operator add_ln703_3969_fu_36497341_p2 is absorbed into DSP add_ln703_3969_reg_36511435_reg.
DSP Report: operator mul_ln1118_2040_fu_6193_p2 is absorbed into DSP add_ln703_3969_reg_36511435_reg.
DSP Report: Generating DSP mul_ln1118_2011_fu_4019_p2, operation Mode is: A''*(B:0x35).
DSP Report: register data_102_V_read_1_reg_36503626_reg is absorbed into DSP mul_ln1118_2011_fu_4019_p2.
DSP Report: register data_102_V_read_1_reg_36503626_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2011_fu_4019_p2.
DSP Report: operator mul_ln1118_2011_fu_4019_p2 is absorbed into DSP mul_ln1118_2011_fu_4019_p2.
DSP Report: Generating DSP add_ln703_2598_fu_36488894_p2, operation Mode is: PCIN+A''*(B:0x33).
DSP Report: register data_104_V_read_1_reg_36503588_reg is absorbed into DSP add_ln703_2598_fu_36488894_p2.
DSP Report: register data_104_V_read_1_reg_36503588_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2598_fu_36488894_p2.
DSP Report: operator add_ln703_2598_fu_36488894_p2 is absorbed into DSP add_ln703_2598_fu_36488894_p2.
DSP Report: operator mul_ln1118_2048_fu_5632_p2 is absorbed into DSP add_ln703_2598_fu_36488894_p2.
DSP Report: Generating DSP add_ln703_2706_fu_36489516_p2, operation Mode is: -C'+A''*(B:0xd8)+1-1.
DSP Report: register add_ln703_2706_fu_36489516_p2 is absorbed into DSP add_ln703_2706_fu_36489516_p2.
DSP Report: register data_143_V_read_1_reg_36502970_reg is absorbed into DSP add_ln703_2706_fu_36489516_p2.
DSP Report: register data_143_V_read_1_reg_36502970_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2706_fu_36489516_p2.
DSP Report: operator add_ln703_2706_fu_36489516_p2 is absorbed into DSP add_ln703_2706_fu_36489516_p2.
DSP Report: operator mul_ln1118_2844_fu_5962_p2 is absorbed into DSP add_ln703_2706_fu_36489516_p2.
DSP Report: Generating DSP add_ln703_2707_reg_36510045_reg, operation Mode is: C+A''*(B:0x86).
DSP Report: register data_136_V_read_1_reg_36503085_reg is absorbed into DSP add_ln703_2707_reg_36510045_reg.
DSP Report: register data_136_V_read_1_reg_36503085_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2707_reg_36510045_reg.
DSP Report: register add_ln703_2707_reg_36510045_reg is absorbed into DSP add_ln703_2707_reg_36510045_reg.
DSP Report: operator add_ln703_2707_fu_36489526_p2 is absorbed into DSP add_ln703_2707_reg_36510045_reg.
DSP Report: operator mul_ln1118_2704_fu_5695_p2 is absorbed into DSP add_ln703_2707_reg_36510045_reg.
DSP Report: Generating DSP mul_ln1118_2683_fu_5735_p2, operation Mode is: A''*(B:0xa6).
DSP Report: register data_135_V_read_1_reg_36503100_reg is absorbed into DSP mul_ln1118_2683_fu_5735_p2.
DSP Report: register zext_ln1118_2274_reg_36507514_reg is absorbed into DSP mul_ln1118_2683_fu_5735_p2.
DSP Report: operator mul_ln1118_2683_fu_5735_p2 is absorbed into DSP mul_ln1118_2683_fu_5735_p2.
DSP Report: Generating DSP add_ln703_2705_reg_36510040_reg, operation Mode is: PCIN+A''*(B:0x83).
DSP Report: register data_134_V_read_1_reg_36503114_reg is absorbed into DSP add_ln703_2705_reg_36510040_reg.
DSP Report: register data_134_V_read_1_reg_36503114_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2705_reg_36510040_reg.
DSP Report: register add_ln703_2705_reg_36510040_reg is absorbed into DSP add_ln703_2705_reg_36510040_reg.
DSP Report: operator add_ln703_2705_fu_36489510_p2 is absorbed into DSP add_ln703_2705_reg_36510040_reg.
DSP Report: operator mul_ln1118_2662_fu_3654_p2 is absorbed into DSP add_ln703_2705_reg_36510040_reg.
DSP Report: Generating DSP mul_ln1118_2282_fu_2655_p2, operation Mode is: A''*(B:0x95).
DSP Report: register data_116_V_read_1_reg_36503388_reg is absorbed into DSP mul_ln1118_2282_fu_2655_p2.
DSP Report: register data_116_V_read_1_reg_36503388_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2282_fu_2655_p2.
DSP Report: operator mul_ln1118_2282_fu_2655_p2 is absorbed into DSP mul_ln1118_2282_fu_2655_p2.
DSP Report: Generating DSP add_ln703_2704_fu_36489504_p2, operation Mode is: PCIN+A''*(B:0xb4).
DSP Report: register data_128_V_read_1_reg_36503200_reg is absorbed into DSP add_ln703_2704_fu_36489504_p2.
DSP Report: register data_128_V_read_1_reg_36503200_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2704_fu_36489504_p2.
DSP Report: operator add_ln703_2704_fu_36489504_p2 is absorbed into DSP add_ln703_2704_fu_36489504_p2.
DSP Report: operator mul_ln1118_2526_fu_4355_p2 is absorbed into DSP add_ln703_2704_fu_36489504_p2.
DSP Report: Generating DSP mul_ln1118_2640_fu_4258_p2, operation Mode is: A''*(B:0xa5).
DSP Report: register data_133_V_read_1_reg_36503130_reg is absorbed into DSP mul_ln1118_2640_fu_4258_p2.
DSP Report: register data_133_V_read_1_reg_36503130_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2640_fu_4258_p2.
DSP Report: operator mul_ln1118_2640_fu_4258_p2 is absorbed into DSP mul_ln1118_2640_fu_4258_p2.
DSP Report: Generating DSP add_ln703_2703_fu_36489494_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_2703_fu_36489494_p2 is absorbed into DSP add_ln703_2703_fu_36489494_p2.
DSP Report: register add_ln703_2703_fu_36489494_p2 is absorbed into DSP add_ln703_2703_fu_36489494_p2.
DSP Report: register add_ln703_2703_fu_36489494_p2 is absorbed into DSP add_ln703_2703_fu_36489494_p2.
DSP Report: register add_ln703_2703_fu_36489494_p2 is absorbed into DSP add_ln703_2703_fu_36489494_p2.
DSP Report: register add_ln703_2703_fu_36489494_p2 is absorbed into DSP add_ln703_2703_fu_36489494_p2.
DSP Report: operator add_ln703_2703_fu_36489494_p2 is absorbed into DSP add_ln703_2703_fu_36489494_p2.
DSP Report: Generating DSP mul_ln1118_1424_fu_5127_p2, operation Mode is: A''*(B:0x3ffd6).
DSP Report: register mul_ln1118_1424_fu_5127_p2 is absorbed into DSP mul_ln1118_1424_fu_5127_p2.
DSP Report: register mul_ln1118_1424_fu_5127_p2 is absorbed into DSP mul_ln1118_1424_fu_5127_p2.
DSP Report: operator mul_ln1118_1424_fu_5127_p2 is absorbed into DSP mul_ln1118_1424_fu_5127_p2.
DSP Report: Generating DSP mul_ln1118_2606_fu_3575_p2, operation Mode is: A''*(B:0x45).
DSP Report: register data_131_V_read_1_reg_36503159_reg is absorbed into DSP mul_ln1118_2606_fu_3575_p2.
DSP Report: register data_131_V_read_1_reg_36503159_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2606_fu_3575_p2.
DSP Report: operator mul_ln1118_2606_fu_3575_p2 is absorbed into DSP mul_ln1118_2606_fu_3575_p2.
DSP Report: Generating DSP add_ln703_2521_fu_36488350_p2, operation Mode is: PCIN+A''*(B:0x4b).
DSP Report: register data_126_V_read_1_reg_36503229_reg is absorbed into DSP add_ln703_2521_fu_36488350_p2.
DSP Report: register data_126_V_read_1_reg_36503229_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2521_fu_36488350_p2.
DSP Report: operator add_ln703_2521_fu_36488350_p2 is absorbed into DSP add_ln703_2521_fu_36488350_p2.
DSP Report: operator mul_ln1118_2492_fu_5216_p2 is absorbed into DSP add_ln703_2521_fu_36488350_p2.
DSP Report: Generating DSP add_ln703_2521_fu_36488350_p2, operation Mode is: PCIN+A''*(B:0x54).
DSP Report: register data_124_V_read_1_reg_36503263_reg is absorbed into DSP add_ln703_2521_fu_36488350_p2.
DSP Report: register data_124_V_read_1_reg_36503263_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2521_fu_36488350_p2.
DSP Report: operator add_ln703_2521_fu_36488350_p2 is absorbed into DSP add_ln703_2521_fu_36488350_p2.
DSP Report: operator mul_ln1118_2447_fu_4549_p2 is absorbed into DSP add_ln703_2521_fu_36488350_p2.
DSP Report: Generating DSP add_ln703_2521_reg_36509840_reg, operation Mode is: PCIN+A''*(B:0x53).
DSP Report: register data_130_V_read_1_reg_36503173_reg is absorbed into DSP add_ln703_2521_reg_36509840_reg.
DSP Report: register zext_ln1118_2204_reg_36507499_reg is absorbed into DSP add_ln703_2521_reg_36509840_reg.
DSP Report: register add_ln703_2521_reg_36509840_reg is absorbed into DSP add_ln703_2521_reg_36509840_reg.
DSP Report: operator add_ln703_2521_fu_36488350_p2 is absorbed into DSP add_ln703_2521_reg_36509840_reg.
DSP Report: operator mul_ln1118_2583_fu_6153_p2 is absorbed into DSP add_ln703_2521_reg_36509840_reg.
DSP Report: Generating DSP mul_ln1118_2860_fu_4312_p2, operation Mode is: A''*(B:0xe2).
DSP Report: register data_143_V_read_1_reg_36502970_reg is absorbed into DSP mul_ln1118_2860_fu_4312_p2.
DSP Report: register data_143_V_read_1_reg_36502970_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2860_fu_4312_p2.
DSP Report: operator mul_ln1118_2860_fu_4312_p2 is absorbed into DSP mul_ln1118_2860_fu_4312_p2.
DSP Report: Generating DSP add_ln703_3686_fu_36495567_p2, operation Mode is: PCIN+A''*(B:0xa4).
DSP Report: register data_142_V_read_1_reg_36502986_reg is absorbed into DSP add_ln703_3686_fu_36495567_p2.
DSP Report: register data_142_V_read_1_reg_36502986_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3686_fu_36495567_p2.
DSP Report: operator add_ln703_3686_fu_36495567_p2 is absorbed into DSP add_ln703_3686_fu_36495567_p2.
DSP Report: operator mul_ln1118_2839_fu_4836_p2 is absorbed into DSP add_ln703_3686_fu_36495567_p2.
DSP Report: Generating DSP mul_ln1118_1704_fu_5456_p2, operation Mode is: A''*(B:0x34).
DSP Report: register data_86_V_read_1_reg_36503887_reg is absorbed into DSP mul_ln1118_1704_fu_5456_p2.
DSP Report: register data_86_V_read_1_reg_36503887_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1704_fu_5456_p2.
DSP Report: operator mul_ln1118_1704_fu_5456_p2 is absorbed into DSP mul_ln1118_1704_fu_5456_p2.
DSP Report: Generating DSP add_ln703_3824_fu_36496473_p2, operation Mode is: C+A''*(B:0x3ffcf).
DSP Report: register add_ln703_3824_fu_36496473_p2 is absorbed into DSP add_ln703_3824_fu_36496473_p2.
DSP Report: register add_ln703_3824_fu_36496473_p2 is absorbed into DSP add_ln703_3824_fu_36496473_p2.
DSP Report: operator add_ln703_3824_fu_36496473_p2 is absorbed into DSP add_ln703_3824_fu_36496473_p2.
DSP Report: operator mul_ln1118_2840_fu_3544_p2 is absorbed into DSP add_ln703_3824_fu_36496473_p2.
DSP Report: Generating DSP mul_ln1118_1929_fu_5179_p2, operation Mode is: A''*(B:0x3ffdd).
DSP Report: register mul_ln1118_1929_fu_5179_p2 is absorbed into DSP mul_ln1118_1929_fu_5179_p2.
DSP Report: register mul_ln1118_1929_fu_5179_p2 is absorbed into DSP mul_ln1118_1929_fu_5179_p2.
DSP Report: operator mul_ln1118_1929_fu_5179_p2 is absorbed into DSP mul_ln1118_1929_fu_5179_p2.
DSP Report: Generating DSP mul_ln1118_2007_fu_3236_p2, operation Mode is: A''*(B:0x3ffdd).
DSP Report: register mul_ln1118_2007_fu_3236_p2 is absorbed into DSP mul_ln1118_2007_fu_3236_p2.
DSP Report: register mul_ln1118_2007_fu_3236_p2 is absorbed into DSP mul_ln1118_2007_fu_3236_p2.
DSP Report: operator mul_ln1118_2007_fu_3236_p2 is absorbed into DSP mul_ln1118_2007_fu_3236_p2.
DSP Report: Generating DSP add_ln703_2889_fu_36490646_p2, operation Mode is: C+A''*(B:0x69).
DSP Report: register data_113_V_read_1_reg_36503443_reg is absorbed into DSP add_ln703_2889_fu_36490646_p2.
DSP Report: register data_113_V_read_1_reg_36503443_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2889_fu_36490646_p2.
DSP Report: operator add_ln703_2889_fu_36490646_p2 is absorbed into DSP add_ln703_2889_fu_36490646_p2.
DSP Report: operator mul_ln1118_2222_fu_3846_p2 is absorbed into DSP add_ln703_2889_fu_36490646_p2.
DSP Report: Generating DSP add_ln703_3599_fu_36494982_p2, operation Mode is: C+A''*(B:0x55).
DSP Report: register data_138_V_read_1_reg_36503052_reg is absorbed into DSP add_ln703_3599_fu_36494982_p2.
DSP Report: register data_138_V_read_1_reg_36503052_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3599_fu_36494982_p2.
DSP Report: operator add_ln703_3599_fu_36494982_p2 is absorbed into DSP add_ln703_3599_fu_36494982_p2.
DSP Report: operator mul_ln1118_2759_fu_6004_p2 is absorbed into DSP add_ln703_3599_fu_36494982_p2.
DSP Report: Generating DSP mul_ln1118_2434_fu_4535_p2, operation Mode is: A''*(B:0x5c).
DSP Report: register data_123_V_read_1_reg_36503278_reg is absorbed into DSP mul_ln1118_2434_fu_4535_p2.
DSP Report: register data_123_V_read_1_reg_36503278_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2434_fu_4535_p2.
DSP Report: operator mul_ln1118_2434_fu_4535_p2 is absorbed into DSP mul_ln1118_2434_fu_4535_p2.
DSP Report: Generating DSP add_ln703_3596_fu_36494976_p2, operation Mode is: PCIN+A''*(B:0x52).
DSP Report: register data_118_V_read_1_reg_36503357_reg is absorbed into DSP add_ln703_3596_fu_36494976_p2.
DSP Report: register data_118_V_read_1_reg_36503357_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3596_fu_36494976_p2.
DSP Report: operator add_ln703_3596_fu_36494976_p2 is absorbed into DSP add_ln703_3596_fu_36494976_p2.
DSP Report: operator mul_ln1118_2330_fu_4711_p2 is absorbed into DSP add_ln703_3596_fu_36494976_p2.
DSP Report: Generating DSP add_ln703_3596_fu_36494976_p2, operation Mode is: PCIN+A''*(B:0x6f).
DSP Report: register data_97_V_read_1_reg_36503712_reg is absorbed into DSP add_ln703_3596_fu_36494976_p2.
DSP Report: register zext_ln1118_1636_reg_36507308_reg is absorbed into DSP add_ln703_3596_fu_36494976_p2.
DSP Report: operator add_ln703_3596_fu_36494976_p2 is absorbed into DSP add_ln703_3596_fu_36494976_p2.
DSP Report: operator mul_ln1118_1919_fu_4062_p2 is absorbed into DSP add_ln703_3596_fu_36494976_p2.
DSP Report: Generating DSP add_ln703_3596_fu_36494976_p2, operation Mode is: PCIN+A''*(B:0x67).
DSP Report: register data_129_V_read_1_reg_36503184_reg is absorbed into DSP add_ln703_3596_fu_36494976_p2.
DSP Report: register data_129_V_read_1_reg_36503184_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3596_fu_36494976_p2.
DSP Report: operator add_ln703_3596_fu_36494976_p2 is absorbed into DSP add_ln703_3596_fu_36494976_p2.
DSP Report: operator mul_ln1118_2560_fu_3160_p2 is absorbed into DSP add_ln703_3596_fu_36494976_p2.
DSP Report: Generating DSP add_ln703_3596_reg_36511035_reg, operation Mode is: PCIN+A''*(B:0x52).
DSP Report: register data_128_V_read_1_reg_36503200_reg is absorbed into DSP add_ln703_3596_reg_36511035_reg.
DSP Report: register data_128_V_read_1_reg_36503200_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3596_reg_36511035_reg.
DSP Report: register add_ln703_3596_reg_36511035_reg is absorbed into DSP add_ln703_3596_reg_36511035_reg.
DSP Report: operator add_ln703_3596_fu_36494976_p2 is absorbed into DSP add_ln703_3596_reg_36511035_reg.
DSP Report: operator mul_ln1118_2540_fu_3648_p2 is absorbed into DSP add_ln703_3596_reg_36511035_reg.
DSP Report: Generating DSP mul_ln1118_1678_fu_4874_p2, operation Mode is: A''*(B:0x75).
DSP Report: register data_85_V_read_1_reg_36503901_reg is absorbed into DSP mul_ln1118_1678_fu_4874_p2.
DSP Report: register zext_ln1118_1430_reg_36507098_reg is absorbed into DSP mul_ln1118_1678_fu_4874_p2.
DSP Report: operator mul_ln1118_1678_fu_4874_p2 is absorbed into DSP mul_ln1118_1678_fu_4874_p2.
DSP Report: Generating DSP add_ln703_3591_fu_36494944_p2, operation Mode is: PCIN+A''*(B:0x74).
DSP Report: register data_95_V_read_1_reg_36503742_reg is absorbed into DSP add_ln703_3591_fu_36494944_p2.
DSP Report: register data_95_V_read_1_reg_36503742_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3591_fu_36494944_p2.
DSP Report: operator add_ln703_3591_fu_36494944_p2 is absorbed into DSP add_ln703_3591_fu_36494944_p2.
DSP Report: operator mul_ln1118_1878_fu_3901_p2 is absorbed into DSP add_ln703_3591_fu_36494944_p2.
DSP Report: Generating DSP mul_ln1118_2309_fu_3146_p2, operation Mode is: A''*(B:0x3ff91).
DSP Report: register mul_ln1118_2309_fu_3146_p2 is absorbed into DSP mul_ln1118_2309_fu_3146_p2.
DSP Report: register mul_ln1118_2309_fu_3146_p2 is absorbed into DSP mul_ln1118_2309_fu_3146_p2.
DSP Report: operator mul_ln1118_2309_fu_3146_p2 is absorbed into DSP mul_ln1118_2309_fu_3146_p2.
DSP Report: Generating DSP mul_ln1118_2476_fu_6112_p2, operation Mode is: A''*(B:0x3ff8a).
DSP Report: register mul_ln1118_2476_fu_6112_p2 is absorbed into DSP mul_ln1118_2476_fu_6112_p2.
DSP Report: register mul_ln1118_2476_fu_6112_p2 is absorbed into DSP mul_ln1118_2476_fu_6112_p2.
DSP Report: operator mul_ln1118_2476_fu_6112_p2 is absorbed into DSP mul_ln1118_2476_fu_6112_p2.
DSP Report: Generating DSP mul_ln1118_2859_fu_4311_p2, operation Mode is: A''*(B:0xdd).
DSP Report: register data_143_V_read_1_reg_36502970_reg is absorbed into DSP mul_ln1118_2859_fu_4311_p2.
DSP Report: register data_143_V_read_1_reg_36502970_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2859_fu_4311_p2.
DSP Report: operator mul_ln1118_2859_fu_4311_p2 is absorbed into DSP mul_ln1118_2859_fu_4311_p2.
DSP Report: Generating DSP add_ln703_3582_fu_36494890_p2, operation Mode is: PCIN+A''*(B:0xde).
DSP Report: register data_140_V_read_1_reg_36503021_reg is absorbed into DSP add_ln703_3582_fu_36494890_p2.
DSP Report: register zext_ln1118_2362_reg_36507543_reg is absorbed into DSP add_ln703_3582_fu_36494890_p2.
DSP Report: operator add_ln703_3582_fu_36494890_p2 is absorbed into DSP add_ln703_3582_fu_36494890_p2.
DSP Report: operator mul_ln1118_2797_fu_3737_p2 is absorbed into DSP add_ln703_3582_fu_36494890_p2.
DSP Report: Generating DSP add_ln703_3582_reg_36511015_reg, operation Mode is: PCIN+A''*(B:0xa6).
DSP Report: register data_141_V_read_1_reg_36503005_reg is absorbed into DSP add_ln703_3582_reg_36511015_reg.
DSP Report: register data_141_V_read_1_reg_36503005_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3582_reg_36511015_reg.
DSP Report: register add_ln703_3582_reg_36511015_reg is absorbed into DSP add_ln703_3582_reg_36511015_reg.
DSP Report: operator add_ln703_3582_fu_36494890_p2 is absorbed into DSP add_ln703_3582_reg_36511015_reg.
DSP Report: operator mul_ln1118_2817_fu_6116_p2 is absorbed into DSP add_ln703_3582_reg_36511015_reg.
DSP Report: Generating DSP mul_ln1118_2718_fu_5710_p2, operation Mode is: A''*(B:0xf6).
DSP Report: register data_136_V_read_1_reg_36503085_reg is absorbed into DSP mul_ln1118_2718_fu_5710_p2.
DSP Report: register data_136_V_read_1_reg_36503085_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2718_fu_5710_p2.
DSP Report: operator mul_ln1118_2718_fu_5710_p2 is absorbed into DSP mul_ln1118_2718_fu_5710_p2.
DSP Report: Generating DSP add_ln703_3580_reg_36511010_reg, operation Mode is: (PCIN+A'':B''+C')'.
DSP Report: register add_ln703_3580_reg_36511010_reg is absorbed into DSP add_ln703_3580_reg_36511010_reg.
DSP Report: register add_ln703_3580_reg_36511010_reg is absorbed into DSP add_ln703_3580_reg_36511010_reg.
DSP Report: register add_ln703_3580_reg_36511010_reg is absorbed into DSP add_ln703_3580_reg_36511010_reg.
DSP Report: register add_ln703_3580_reg_36511010_reg is absorbed into DSP add_ln703_3580_reg_36511010_reg.
DSP Report: register add_ln703_3580_reg_36511010_reg is absorbed into DSP add_ln703_3580_reg_36511010_reg.
DSP Report: register add_ln703_3580_reg_36511010_reg is absorbed into DSP add_ln703_3580_reg_36511010_reg.
DSP Report: operator add_ln703_3580_fu_36494874_p2 is absorbed into DSP add_ln703_3580_reg_36511010_reg.
DSP Report: Generating DSP mul_ln1118_2396_fu_3517_p2, operation Mode is: A''*(B:0x13).
DSP Report: register data_121_V_read_1_reg_36503311_reg is absorbed into DSP mul_ln1118_2396_fu_3517_p2.
DSP Report: register data_121_V_read_1_reg_36503311_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2396_fu_3517_p2.
DSP Report: operator mul_ln1118_2396_fu_3517_p2 is absorbed into DSP mul_ln1118_2396_fu_3517_p2.
DSP Report: Generating DSP add_ln703_3531_fu_36494569_p2, operation Mode is: PCIN+A''*(B:0x1d).
DSP Report: register data_115_V_read_1_reg_36503408_reg is absorbed into DSP add_ln703_3531_fu_36494569_p2.
DSP Report: register data_115_V_read_1_reg_36503408_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3531_fu_36494569_p2.
DSP Report: operator add_ln703_3531_fu_36494569_p2 is absorbed into DSP add_ln703_3531_fu_36494569_p2.
DSP Report: operator mul_ln1118_2271_fu_6039_p2 is absorbed into DSP add_ln703_3531_fu_36494569_p2.
DSP Report: Generating DSP mul_ln1118_2112_fu_4150_p2, operation Mode is: A''*(B:0xb1).
DSP Report: register data_107_V_read_1_reg_36503539_reg is absorbed into DSP mul_ln1118_2112_fu_4150_p2.
DSP Report: register data_107_V_read_1_reg_36503539_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2112_fu_4150_p2.
DSP Report: operator mul_ln1118_2112_fu_4150_p2 is absorbed into DSP mul_ln1118_2112_fu_4150_p2.
DSP Report: Generating DSP add_ln703_3571_fu_36494846_p2, operation Mode is: PCIN+A''*(B:0xa7).
DSP Report: register data_72_V_read_1_reg_36504111_reg is absorbed into DSP add_ln703_3571_fu_36494846_p2.
DSP Report: register zext_ln1118_1190_reg_36506892_reg is absorbed into DSP add_ln703_3571_fu_36494846_p2.
DSP Report: operator add_ln703_3571_fu_36494846_p2 is absorbed into DSP add_ln703_3571_fu_36494846_p2.
DSP Report: operator mul_ln1118_1443_fu_2667_p2 is absorbed into DSP add_ln703_3571_fu_36494846_p2.
DSP Report: Generating DSP add_ln703_3571_reg_36510995_reg, operation Mode is: PCIN+A''*(B:0xce).
DSP Report: register data_84_V_read_1_reg_36503917_reg is absorbed into DSP add_ln703_3571_reg_36510995_reg.
DSP Report: register data_84_V_read_1_reg_36503917_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3571_reg_36510995_reg.
DSP Report: register add_ln703_3571_reg_36510995_reg is absorbed into DSP add_ln703_3571_reg_36510995_reg.
DSP Report: operator add_ln703_3571_fu_36494846_p2 is absorbed into DSP add_ln703_3571_reg_36510995_reg.
DSP Report: operator mul_ln1118_1664_fu_3703_p2 is absorbed into DSP add_ln703_3571_reg_36510995_reg.
DSP Report: Generating DSP mul_ln1118_1427_fu_6594_p2, operation Mode is: A''*(B:0xbf).
DSP Report: register data_71_V_read_1_reg_36504126_reg is absorbed into DSP mul_ln1118_1427_fu_6594_p2.
DSP Report: register data_71_V_read_1_reg_36504126_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1427_fu_6594_p2.
DSP Report: operator mul_ln1118_1427_fu_6594_p2 is absorbed into DSP mul_ln1118_1427_fu_6594_p2.
DSP Report: Generating DSP add_ln703_3569_reg_36510990_reg, operation Mode is: C+A''*(B:0x3ff30).
DSP Report: register add_ln703_3569_reg_36510990_reg is absorbed into DSP add_ln703_3569_reg_36510990_reg.
DSP Report: register add_ln703_3569_reg_36510990_reg is absorbed into DSP add_ln703_3569_reg_36510990_reg.
DSP Report: register add_ln703_3569_reg_36510990_reg is absorbed into DSP add_ln703_3569_reg_36510990_reg.
DSP Report: operator add_ln703_3569_fu_36494830_p2 is absorbed into DSP add_ln703_3569_reg_36510990_reg.
DSP Report: operator mul_ln1118_2517_fu_4983_p2 is absorbed into DSP add_ln703_3569_reg_36510990_reg.
DSP Report: Generating DSP mul_ln1118_2342_fu_5867_p2, operation Mode is: A''*(B:0x3ffce).
DSP Report: register mul_ln1118_2342_fu_5867_p2 is absorbed into DSP mul_ln1118_2342_fu_5867_p2.
DSP Report: register mul_ln1118_2342_fu_5867_p2 is absorbed into DSP mul_ln1118_2342_fu_5867_p2.
DSP Report: operator mul_ln1118_2342_fu_5867_p2 is absorbed into DSP mul_ln1118_2342_fu_5867_p2.
DSP Report: Generating DSP mul_ln1118_2596_fu_2883_p2, operation Mode is: A''*(B:0x3ffce).
DSP Report: register mul_ln1118_2596_fu_2883_p2 is absorbed into DSP mul_ln1118_2596_fu_2883_p2.
DSP Report: register mul_ln1118_2596_fu_2883_p2 is absorbed into DSP mul_ln1118_2596_fu_2883_p2.
DSP Report: operator mul_ln1118_2596_fu_2883_p2 is absorbed into DSP mul_ln1118_2596_fu_2883_p2.
DSP Report: Generating DSP mul_ln1118_2572_fu_6449_p2, operation Mode is: A''*(B:0x6b).
DSP Report: register data_130_V_read_1_reg_36503173_reg is absorbed into DSP mul_ln1118_2572_fu_6449_p2.
DSP Report: register zext_ln1118_2204_reg_36507499_reg is absorbed into DSP mul_ln1118_2572_fu_6449_p2.
DSP Report: operator mul_ln1118_2572_fu_6449_p2 is absorbed into DSP mul_ln1118_2572_fu_6449_p2.
DSP Report: Generating DSP add_ln703_2832_fu_36490256_p2, operation Mode is: PCIN+A''*(B:0x52).
DSP Report: register data_107_V_read_1_reg_36503539_reg is absorbed into DSP add_ln703_2832_fu_36490256_p2.
DSP Report: register data_107_V_read_1_reg_36503539_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2832_fu_36490256_p2.
DSP Report: operator add_ln703_2832_fu_36490256_p2 is absorbed into DSP add_ln703_2832_fu_36490256_p2.
DSP Report: operator mul_ln1118_2102_fu_5304_p2 is absorbed into DSP add_ln703_2832_fu_36490256_p2.
DSP Report: Generating DSP mul_ln1118_2006_fu_3235_p2, operation Mode is: A''*(B:0x3ffdb).
DSP Report: register mul_ln1118_2006_fu_3235_p2 is absorbed into DSP mul_ln1118_2006_fu_3235_p2.
DSP Report: register mul_ln1118_2006_fu_3235_p2 is absorbed into DSP mul_ln1118_2006_fu_3235_p2.
DSP Report: operator mul_ln1118_2006_fu_3235_p2 is absorbed into DSP mul_ln1118_2006_fu_3235_p2.
DSP Report: Generating DSP mul_ln1118_2706_fu_5589_p2, operation Mode is: A''*(B:0x3ff9f).
DSP Report: register mul_ln1118_2706_fu_5589_p2 is absorbed into DSP mul_ln1118_2706_fu_5589_p2.
DSP Report: register mul_ln1118_2706_fu_5589_p2 is absorbed into DSP mul_ln1118_2706_fu_5589_p2.
DSP Report: operator mul_ln1118_2706_fu_5589_p2 is absorbed into DSP mul_ln1118_2706_fu_5589_p2.
DSP Report: Generating DSP mul_ln1118_1892_fu_5039_p2, operation Mode is: A''*(B:0x2c).
DSP Report: register data_96_V_read_1_reg_36503728_reg is absorbed into DSP mul_ln1118_1892_fu_5039_p2.
DSP Report: register data_96_V_read_1_reg_36503728_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1892_fu_5039_p2.
DSP Report: operator mul_ln1118_1892_fu_5039_p2 is absorbed into DSP mul_ln1118_1892_fu_5039_p2.
DSP Report: Generating DSP add_ln703_2021_fu_36485089_p2, operation Mode is: C+A''*(B:0x3ffd6).
DSP Report: register add_ln703_2021_fu_36485089_p2 is absorbed into DSP add_ln703_2021_fu_36485089_p2.
DSP Report: register add_ln703_2021_fu_36485089_p2 is absorbed into DSP add_ln703_2021_fu_36485089_p2.
DSP Report: operator add_ln703_2021_fu_36485089_p2 is absorbed into DSP add_ln703_2021_fu_36485089_p2.
DSP Report: operator mul_ln1118_1739_fu_4971_p2 is absorbed into DSP add_ln703_2021_fu_36485089_p2.
DSP Report: Generating DSP mul_ln1118_2471_fu_3791_p2, operation Mode is: A''*(B:0x2b).
DSP Report: register data_125_V_read_1_reg_36503246_reg is absorbed into DSP mul_ln1118_2471_fu_3791_p2.
DSP Report: register data_125_V_read_1_reg_36503246_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2471_fu_3791_p2.
DSP Report: operator mul_ln1118_2471_fu_3791_p2 is absorbed into DSP mul_ln1118_2471_fu_3791_p2.
DSP Report: Generating DSP add_ln703_3152_fu_36492221_p2, operation Mode is: PCIN+A''*(B:0x2d).
DSP Report: register data_117_V_read_1_reg_36503371_reg is absorbed into DSP add_ln703_3152_fu_36492221_p2.
DSP Report: register data_117_V_read_1_reg_36503371_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3152_fu_36492221_p2.
DSP Report: operator add_ln703_3152_fu_36492221_p2 is absorbed into DSP add_ln703_3152_fu_36492221_p2.
DSP Report: operator mul_ln1118_2304_fu_5369_p2 is absorbed into DSP add_ln703_3152_fu_36492221_p2.
DSP Report: Generating DSP mul_ln1118_2166_fu_2795_p2, operation Mode is: A''*(B:0x2d).
DSP Report: register data_110_V_read_1_reg_36503491_reg is absorbed into DSP mul_ln1118_2166_fu_2795_p2.
DSP Report: register data_110_V_read_1_reg_36503491_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2166_fu_2795_p2.
DSP Report: operator mul_ln1118_2166_fu_2795_p2 is absorbed into DSP mul_ln1118_2166_fu_2795_p2.
DSP Report: Generating DSP add_ln703_3150_fu_36492209_p2, operation Mode is: PCIN+A''*(B:0x2c).
DSP Report: register data_116_V_read_1_reg_36503388_reg is absorbed into DSP add_ln703_3150_fu_36492209_p2.
DSP Report: register data_116_V_read_1_reg_36503388_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3150_fu_36492209_p2.
DSP Report: operator add_ln703_3150_fu_36492209_p2 is absorbed into DSP add_ln703_3150_fu_36492209_p2.
DSP Report: operator mul_ln1118_2286_fu_6054_p2 is absorbed into DSP add_ln703_3150_fu_36492209_p2.
DSP Report: Generating DSP mul_ln1118_2601_fu_3570_p2, operation Mode is: A''*(B:0x31).
DSP Report: register data_131_V_read_1_reg_36503159_reg is absorbed into DSP mul_ln1118_2601_fu_3570_p2.
DSP Report: register data_131_V_read_1_reg_36503159_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2601_fu_3570_p2.
DSP Report: operator mul_ln1118_2601_fu_3570_p2 is absorbed into DSP mul_ln1118_2601_fu_3570_p2.
DSP Report: Generating DSP mul_ln1118_1718_fu_5074_p2, operation Mode is: A''*(B:0x3ffeb).
DSP Report: register mul_ln1118_1718_fu_5074_p2 is absorbed into DSP mul_ln1118_1718_fu_5074_p2.
DSP Report: register mul_ln1118_1718_fu_5074_p2 is absorbed into DSP mul_ln1118_1718_fu_5074_p2.
DSP Report: operator mul_ln1118_1718_fu_5074_p2 is absorbed into DSP mul_ln1118_1718_fu_5074_p2.
DSP Report: Generating DSP add_ln703_3155_fu_36492233_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_3155_fu_36492233_p2 is absorbed into DSP add_ln703_3155_fu_36492233_p2.
DSP Report: Generating DSP mul_ln1118_2731_fu_3386_p2, operation Mode is: A''*(B:0x19).
DSP Report: register data_137_V_read_1_reg_36503069_reg is absorbed into DSP mul_ln1118_2731_fu_3386_p2.
DSP Report: register data_137_V_read_1_reg_36503069_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2731_fu_3386_p2.
DSP Report: operator mul_ln1118_2731_fu_3386_p2 is absorbed into DSP mul_ln1118_2731_fu_3386_p2.
DSP Report: Generating DSP add_ln703_3163_fu_36492292_p2, operation Mode is: PCIN+A''*(B:0x1d).
DSP Report: register data_102_V_read_1_reg_36503626_reg is absorbed into DSP add_ln703_3163_fu_36492292_p2.
DSP Report: register data_102_V_read_1_reg_36503626_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3163_fu_36492292_p2.
DSP Report: operator add_ln703_3163_fu_36492292_p2 is absorbed into DSP add_ln703_3163_fu_36492292_p2.
DSP Report: operator mul_ln1118_2009_fu_6051_p2 is absorbed into DSP add_ln703_3163_fu_36492292_p2.
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0 has port PCOUT[47] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0 has port PCOUT[46] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0 has port PCOUT[45] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0 has port PCOUT[44] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0 has port PCOUT[43] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0 has port PCOUT[42] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0 has port PCOUT[41] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0 has port PCOUT[40] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0 has port PCOUT[39] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0 has port PCOUT[38] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0 has port PCOUT[37] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0 has port PCOUT[36] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0 has port PCOUT[35] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0 has port PCOUT[34] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0 has port PCOUT[33] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0 has port PCOUT[32] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0 has port PCOUT[31] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0 has port PCOUT[30] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0 has port PCOUT[29] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0 has port PCOUT[28] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0 has port PCOUT[27] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0 has port PCOUT[26] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0 has port PCOUT[25] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0 has port PCOUT[24] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0 has port O19[26] driven by constant 0
DSP Report: Generating DSP add_ln703_2573_fu_36488726_p2, operation Mode is: C+A''*(B:0x9c).
DSP Report: register data_97_V_read_1_reg_36503712_reg is absorbed into DSP add_ln703_2573_fu_36488726_p2.
DSP Report: register data_97_V_read_1_reg_36503712_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2573_fu_36488726_p2.
DSP Report: operator add_ln703_2573_fu_36488726_p2 is absorbed into DSP add_ln703_2573_fu_36488726_p2.
DSP Report: operator mul_ln1118_1913_fu_3382_p2 is absorbed into DSP add_ln703_2573_fu_36488726_p2.
DSP Report: Generating DSP mul_ln1118_2306_fu_5225_p2, operation Mode is: A''*(B:0x3ff56).
DSP Report: register mul_ln1118_2306_fu_5225_p2 is absorbed into DSP mul_ln1118_2306_fu_5225_p2.
DSP Report: register mul_ln1118_2306_fu_5225_p2 is absorbed into DSP mul_ln1118_2306_fu_5225_p2.
DSP Report: operator mul_ln1118_2306_fu_5225_p2 is absorbed into DSP mul_ln1118_2306_fu_5225_p2.
DSP Report: Generating DSP mul_ln1118_2266_fu_6033_p2, operation Mode is: A''*(B:0x3ff74).
DSP Report: register mul_ln1118_2266_fu_6033_p2 is absorbed into DSP mul_ln1118_2266_fu_6033_p2.
DSP Report: register mul_ln1118_2266_fu_6033_p2 is absorbed into DSP mul_ln1118_2266_fu_6033_p2.
DSP Report: operator mul_ln1118_2266_fu_6033_p2 is absorbed into DSP mul_ln1118_2266_fu_6033_p2.
DSP Report: Generating DSP add_ln703_2573_reg_36509880_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_2573_reg_36509880_reg is absorbed into DSP add_ln703_2573_reg_36509880_reg.
DSP Report: operator add_ln703_2573_fu_36488726_p2 is absorbed into DSP add_ln703_2573_reg_36509880_reg.
DSP Report: Generating DSP mul_ln1118_1920_fu_3371_p2, operation Mode is: A''*(B:0x4a).
DSP Report: register data_97_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1920_fu_3371_p2.
DSP Report: register data_97_V_read_1_reg_36503712_reg is absorbed into DSP mul_ln1118_1920_fu_3371_p2.
DSP Report: operator mul_ln1118_1920_fu_3371_p2 is absorbed into DSP mul_ln1118_1920_fu_3371_p2.
DSP Report: Generating DSP add_ln703_2253_reg_36508974_reg, operation Mode is: PCIN+A''*(B:0x5d).
DSP Report: register data_96_V_read_int_reg_reg is absorbed into DSP add_ln703_2253_reg_36508974_reg.
DSP Report: register data_96_V_read_1_reg_36503728_reg is absorbed into DSP add_ln703_2253_reg_36508974_reg.
DSP Report: register add_ln703_2253_reg_36508974_reg is absorbed into DSP add_ln703_2253_reg_36508974_reg.
DSP Report: operator add_ln703_2253_fu_36461325_p2 is absorbed into DSP add_ln703_2253_reg_36508974_reg.
DSP Report: operator mul_ln1118_1901_fu_6254_p2 is absorbed into DSP add_ln703_2253_reg_36508974_reg.
DSP Report: Generating DSP mul_ln1118_1899_fu_4527_p2, operation Mode is: ACIN''*(B:0x31).
DSP Report: register data_96_V_read_1_reg_36503728_reg is absorbed into DSP mul_ln1118_1899_fu_4527_p2.
DSP Report: register data_96_V_read_1_reg_36503728_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1899_fu_4527_p2.
DSP Report: operator mul_ln1118_1899_fu_4527_p2 is absorbed into DSP mul_ln1118_1899_fu_4527_p2.
DSP Report: Generating DSP add_ln703_3520_fu_36494501_p2, operation Mode is: C+A''*(B:0x3ffd1).
DSP Report: register add_ln703_3520_fu_36494501_p2 is absorbed into DSP add_ln703_3520_fu_36494501_p2.
DSP Report: register add_ln703_3520_fu_36494501_p2 is absorbed into DSP add_ln703_3520_fu_36494501_p2.
DSP Report: operator add_ln703_3520_fu_36494501_p2 is absorbed into DSP add_ln703_3520_fu_36494501_p2.
DSP Report: operator mul_ln1118_2838_fu_4096_p2 is absorbed into DSP add_ln703_3520_fu_36494501_p2.
DSP Report: Generating DSP mul_ln1118_2223_fu_4337_p2, operation Mode is: A''*(B:0x3ffd2).
DSP Report: register mul_ln1118_2223_fu_4337_p2 is absorbed into DSP mul_ln1118_2223_fu_4337_p2.
DSP Report: register mul_ln1118_2223_fu_4337_p2 is absorbed into DSP mul_ln1118_2223_fu_4337_p2.
DSP Report: operator mul_ln1118_2223_fu_4337_p2 is absorbed into DSP mul_ln1118_2223_fu_4337_p2.
DSP Report: Generating DSP mul_ln1118_2302_fu_6436_p2, operation Mode is: A''*(B:0x3ff9c).
DSP Report: register mul_ln1118_2302_fu_6436_p2 is absorbed into DSP mul_ln1118_2302_fu_6436_p2.
DSP Report: register mul_ln1118_2302_fu_6436_p2 is absorbed into DSP mul_ln1118_2302_fu_6436_p2.
DSP Report: operator mul_ln1118_2302_fu_6436_p2 is absorbed into DSP mul_ln1118_2302_fu_6436_p2.
DSP Report: Generating DSP mul_ln1118_2408_fu_3840_p2, operation Mode is: A''*(B:0x3ffb6).
DSP Report: register mul_ln1118_2408_fu_3840_p2 is absorbed into DSP mul_ln1118_2408_fu_3840_p2.
DSP Report: register mul_ln1118_2408_fu_3840_p2 is absorbed into DSP mul_ln1118_2408_fu_3840_p2.
DSP Report: operator mul_ln1118_2408_fu_3840_p2 is absorbed into DSP mul_ln1118_2408_fu_3840_p2.
DSP Report: Generating DSP mul_ln1118_2467_fu_3006_p2, operation Mode is: A''*(B:0x3ffb1).
DSP Report: register mul_ln1118_2467_fu_3006_p2 is absorbed into DSP mul_ln1118_2467_fu_3006_p2.
DSP Report: register mul_ln1118_2467_fu_3006_p2 is absorbed into DSP mul_ln1118_2467_fu_3006_p2.
DSP Report: operator mul_ln1118_2467_fu_3006_p2 is absorbed into DSP mul_ln1118_2467_fu_3006_p2.
DSP Report: Generating DSP mul_ln1118_2186_fu_2833_p2, operation Mode is: A''*(B:0x3ff9b).
DSP Report: register mul_ln1118_2186_fu_2833_p2 is absorbed into DSP mul_ln1118_2186_fu_2833_p2.
DSP Report: register mul_ln1118_2186_fu_2833_p2 is absorbed into DSP mul_ln1118_2186_fu_2833_p2.
DSP Report: operator mul_ln1118_2186_fu_2833_p2 is absorbed into DSP mul_ln1118_2186_fu_2833_p2.
DSP Report: Generating DSP mul_ln1118_2274_fu_3334_p2, operation Mode is: A''*(B:0x3ff83).
DSP Report: register mul_ln1118_2274_fu_3334_p2 is absorbed into DSP mul_ln1118_2274_fu_3334_p2.
DSP Report: register mul_ln1118_2274_fu_3334_p2 is absorbed into DSP mul_ln1118_2274_fu_3334_p2.
DSP Report: operator mul_ln1118_2274_fu_3334_p2 is absorbed into DSP mul_ln1118_2274_fu_3334_p2.
DSP Report: Generating DSP mul_ln1118_2357_fu_6481_p2, operation Mode is: A''*(B:0x3ff1d).
DSP Report: register mul_ln1118_2357_fu_6481_p2 is absorbed into DSP mul_ln1118_2357_fu_6481_p2.
DSP Report: register mul_ln1118_2357_fu_6481_p2 is absorbed into DSP mul_ln1118_2357_fu_6481_p2.
DSP Report: operator mul_ln1118_2357_fu_6481_p2 is absorbed into DSP mul_ln1118_2357_fu_6481_p2.
DSP Report: Generating DSP mul_ln1118_2400_fu_4398_p2, operation Mode is: A''*(B:0x3ff13).
DSP Report: register mul_ln1118_2400_fu_4398_p2 is absorbed into DSP mul_ln1118_2400_fu_4398_p2.
DSP Report: register mul_ln1118_2400_fu_4398_p2 is absorbed into DSP mul_ln1118_2400_fu_4398_p2.
DSP Report: operator mul_ln1118_2400_fu_4398_p2 is absorbed into DSP mul_ln1118_2400_fu_4398_p2.
DSP Report: Generating DSP mul_ln1118_2196_fu_2844_p2, operation Mode is: A''*(B:0x3ff27).
DSP Report: register mul_ln1118_2196_fu_2844_p2 is absorbed into DSP mul_ln1118_2196_fu_2844_p2.
DSP Report: register mul_ln1118_2196_fu_2844_p2 is absorbed into DSP mul_ln1118_2196_fu_2844_p2.
DSP Report: operator mul_ln1118_2196_fu_2844_p2 is absorbed into DSP mul_ln1118_2196_fu_2844_p2.
DSP Report: Generating DSP mul_ln1118_2501_fu_4009_p2, operation Mode is: A''*(B:0x3ff6d).
DSP Report: register mul_ln1118_2501_fu_4009_p2 is absorbed into DSP mul_ln1118_2501_fu_4009_p2.
DSP Report: register mul_ln1118_2501_fu_4009_p2 is absorbed into DSP mul_ln1118_2501_fu_4009_p2.
DSP Report: operator mul_ln1118_2501_fu_4009_p2 is absorbed into DSP mul_ln1118_2501_fu_4009_p2.
DSP Report: Generating DSP mul_ln1118_2680_fu_6048_p2, operation Mode is: A''*(B:0x3ff33).
DSP Report: register mul_ln1118_2680_fu_6048_p2 is absorbed into DSP mul_ln1118_2680_fu_6048_p2.
DSP Report: register mul_ln1118_2680_fu_6048_p2 is absorbed into DSP mul_ln1118_2680_fu_6048_p2.
DSP Report: operator mul_ln1118_2680_fu_6048_p2 is absorbed into DSP mul_ln1118_2680_fu_6048_p2.
DSP Report: Generating DSP mul_ln1118_2218_fu_6411_p2, operation Mode is: A''*(B:0x3ff03).
DSP Report: register mul_ln1118_2218_fu_6411_p2 is absorbed into DSP mul_ln1118_2218_fu_6411_p2.
DSP Report: register mul_ln1118_2218_fu_6411_p2 is absorbed into DSP mul_ln1118_2218_fu_6411_p2.
DSP Report: operator mul_ln1118_2218_fu_6411_p2 is absorbed into DSP mul_ln1118_2218_fu_6411_p2.
DSP Report: Generating DSP mul_ln1118_2200_fu_6356_p2, operation Mode is: A''*(B:0x3ff07).
DSP Report: register mul_ln1118_2200_fu_6356_p2 is absorbed into DSP mul_ln1118_2200_fu_6356_p2.
DSP Report: register mul_ln1118_2200_fu_6356_p2 is absorbed into DSP mul_ln1118_2200_fu_6356_p2.
DSP Report: operator mul_ln1118_2200_fu_6356_p2 is absorbed into DSP mul_ln1118_2200_fu_6356_p2.
DSP Report: Generating DSP mul_ln1118_2189_fu_3376_p2, operation Mode is: A''*(B:0x16).
DSP Report: register data_111_V_read_1_reg_36503476_reg is absorbed into DSP mul_ln1118_2189_fu_3376_p2.
DSP Report: register data_111_V_read_1_reg_36503476_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2189_fu_3376_p2.
DSP Report: operator mul_ln1118_2189_fu_3376_p2 is absorbed into DSP mul_ln1118_2189_fu_3376_p2.
DSP Report: Generating DSP mul_ln1118_2207_fu_4164_p2, operation Mode is: A''*(B:0x3ffe5).
DSP Report: register mul_ln1118_2207_fu_4164_p2 is absorbed into DSP mul_ln1118_2207_fu_4164_p2.
DSP Report: register mul_ln1118_2207_fu_4164_p2 is absorbed into DSP mul_ln1118_2207_fu_4164_p2.
DSP Report: operator mul_ln1118_2207_fu_4164_p2 is absorbed into DSP mul_ln1118_2207_fu_4164_p2.
DSP Report: Generating DSP mul_ln1118_2411_fu_4192_p2, operation Mode is: A''*(B:0x3ffe5).
DSP Report: register mul_ln1118_2411_fu_4192_p2 is absorbed into DSP mul_ln1118_2411_fu_4192_p2.
DSP Report: register mul_ln1118_2411_fu_4192_p2 is absorbed into DSP mul_ln1118_2411_fu_4192_p2.
DSP Report: operator mul_ln1118_2411_fu_4192_p2 is absorbed into DSP mul_ln1118_2411_fu_4192_p2.
DSP Report: Generating DSP mul_ln1118_2126_fu_5388_p2, operation Mode is: A''*(B:0x3ffcb).
DSP Report: register mul_ln1118_2126_fu_5388_p2 is absorbed into DSP mul_ln1118_2126_fu_5388_p2.
DSP Report: register mul_ln1118_2126_fu_5388_p2 is absorbed into DSP mul_ln1118_2126_fu_5388_p2.
DSP Report: operator mul_ln1118_2126_fu_5388_p2 is absorbed into DSP mul_ln1118_2126_fu_5388_p2.
DSP Report: Generating DSP add_ln703_3213_fu_36492624_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_3213_fu_36492624_p2 is absorbed into DSP add_ln703_3213_fu_36492624_p2.
DSP Report: Generating DSP add_ln703_3213_fu_36492624_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_3213_fu_36492624_p2 is absorbed into DSP add_ln703_3213_fu_36492624_p2.
DSP Report: register add_ln703_3213_fu_36492624_p2 is absorbed into DSP add_ln703_3213_fu_36492624_p2.
DSP Report: register add_ln703_3213_fu_36492624_p2 is absorbed into DSP add_ln703_3213_fu_36492624_p2.
DSP Report: register add_ln703_3213_fu_36492624_p2 is absorbed into DSP add_ln703_3213_fu_36492624_p2.
DSP Report: register add_ln703_3213_fu_36492624_p2 is absorbed into DSP add_ln703_3213_fu_36492624_p2.
DSP Report: operator add_ln703_3213_fu_36492624_p2 is absorbed into DSP add_ln703_3213_fu_36492624_p2.
DSP Report: Generating DSP mul_ln1118_1605_fu_2841_p2, operation Mode is: A''*(B:0x3ffe7).
DSP Report: register mul_ln1118_1605_fu_2841_p2 is absorbed into DSP mul_ln1118_1605_fu_2841_p2.
DSP Report: register mul_ln1118_1605_fu_2841_p2 is absorbed into DSP mul_ln1118_1605_fu_2841_p2.
DSP Report: operator mul_ln1118_1605_fu_2841_p2 is absorbed into DSP mul_ln1118_1605_fu_2841_p2.
DSP Report: Generating DSP add_ln703_2974_fu_36491168_p2, operation Mode is: C'+A''*(B:0x16).
DSP Report: register data_115_V_read_1_reg_36503408_reg is absorbed into DSP add_ln703_2974_fu_36491168_p2.
DSP Report: register data_115_V_read_1_reg_36503408_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2974_fu_36491168_p2.
DSP Report: register add_ln703_2974_fu_36491168_p2 is absorbed into DSP add_ln703_2974_fu_36491168_p2.
DSP Report: operator add_ln703_2974_fu_36491168_p2 is absorbed into DSP add_ln703_2974_fu_36491168_p2.
DSP Report: operator mul_ln1118_2264_fu_6623_p2 is absorbed into DSP add_ln703_2974_fu_36491168_p2.
DSP Report: Generating DSP mul_ln1118_2287_fu_2661_p2, operation Mode is: A''*(B:0x3ffaf).
DSP Report: register mul_ln1118_2287_fu_2661_p2 is absorbed into DSP mul_ln1118_2287_fu_2661_p2.
DSP Report: register mul_ln1118_2287_fu_2661_p2 is absorbed into DSP mul_ln1118_2287_fu_2661_p2.
DSP Report: operator mul_ln1118_2287_fu_2661_p2 is absorbed into DSP mul_ln1118_2287_fu_2661_p2.
DSP Report: Generating DSP mul_ln703_3_fu_4872_p2, operation Mode is: (D'+A'')*(B:0x47).
DSP Report: register data_102_V_read_1_reg_36503626_reg is absorbed into DSP mul_ln703_3_fu_4872_p2.
DSP Report: register data_107_V_read_int_reg_reg is absorbed into DSP mul_ln703_3_fu_4872_p2.
DSP Report: register data_107_V_read_1_reg_36503539_reg is absorbed into DSP mul_ln703_3_fu_4872_p2.
DSP Report: operator mul_ln703_3_fu_4872_p2 is absorbed into DSP mul_ln703_3_fu_4872_p2.
DSP Report: operator add_ln703_2186_fu_36461220_p2 is absorbed into DSP mul_ln703_3_fu_4872_p2.
DSP Report: Generating DSP add_ln703_2187_fu_36461235_p2, operation Mode is: PCIN+A''*(B:0x7a).
DSP Report: register data_97_V_read_int_reg_reg is absorbed into DSP add_ln703_2187_fu_36461235_p2.
DSP Report: register data_97_V_read_1_reg_36503712_reg is absorbed into DSP add_ln703_2187_fu_36461235_p2.
DSP Report: operator add_ln703_2187_fu_36461235_p2 is absorbed into DSP add_ln703_2187_fu_36461235_p2.
DSP Report: operator mul_ln1118_1908_fu_4245_p2 is absorbed into DSP add_ln703_2187_fu_36461235_p2.
DSP Report: Generating DSP add_ln703_2187_fu_36461235_p2, operation Mode is: PCIN+A''*(B:0x6e).
DSP Report: register data_96_V_read_int_reg_reg is absorbed into DSP add_ln703_2187_fu_36461235_p2.
DSP Report: register data_96_V_read_1_reg_36503728_reg is absorbed into DSP add_ln703_2187_fu_36461235_p2.
DSP Report: operator add_ln703_2187_fu_36461235_p2 is absorbed into DSP add_ln703_2187_fu_36461235_p2.
DSP Report: operator mul_ln1118_1885_fu_6252_p2 is absorbed into DSP add_ln703_2187_fu_36461235_p2.
DSP Report: Generating DSP mul_ln1118_2455_fu_5162_p2, operation Mode is: A''*(B:0x2d).
DSP Report: register data_124_V_read_1_reg_36503263_reg is absorbed into DSP mul_ln1118_2455_fu_5162_p2.
DSP Report: register data_124_V_read_1_reg_36503263_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2455_fu_5162_p2.
DSP Report: operator mul_ln1118_2455_fu_5162_p2 is absorbed into DSP mul_ln1118_2455_fu_5162_p2.
DSP Report: Generating DSP add_ln703_3525_fu_36494527_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_3525_fu_36494527_p2 is absorbed into DSP add_ln703_3525_fu_36494527_p2.
DSP Report: register add_ln703_3525_fu_36494527_p2 is absorbed into DSP add_ln703_3525_fu_36494527_p2.
DSP Report: register add_ln703_3525_fu_36494527_p2 is absorbed into DSP add_ln703_3525_fu_36494527_p2.
DSP Report: register add_ln703_3525_fu_36494527_p2 is absorbed into DSP add_ln703_3525_fu_36494527_p2.
DSP Report: register data_122_V_read_1_reg_36503295_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3525_fu_36494527_p2.
DSP Report: operator add_ln703_3525_fu_36494527_p2 is absorbed into DSP add_ln703_3525_fu_36494527_p2.
DSP Report: Generating DSP mul_ln1118_2042_fu_4962_p2, operation Mode is: A''*(B:0xe2).
DSP Report: register data_104_V_read_1_reg_36503588_reg is absorbed into DSP mul_ln1118_2042_fu_4962_p2.
DSP Report: register data_104_V_read_1_reg_36503588_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2042_fu_4962_p2.
DSP Report: operator mul_ln1118_2042_fu_4962_p2 is absorbed into DSP mul_ln1118_2042_fu_4962_p2.
DSP Report: Generating DSP add_ln703_2662_fu_36489284_p2, operation Mode is: PCIN+A''*(B:0x8d).
DSP Report: register data_100_V_read_1_reg_36503660_reg is absorbed into DSP add_ln703_2662_fu_36489284_p2.
DSP Report: register zext_ln1118_1701_reg_36507342_reg is absorbed into DSP add_ln703_2662_fu_36489284_p2.
DSP Report: operator add_ln703_2662_fu_36489284_p2 is absorbed into DSP add_ln703_2662_fu_36489284_p2.
DSP Report: operator mul_ln1118_1961_fu_5946_p2 is absorbed into DSP add_ln703_2662_fu_36489284_p2.
DSP Report: Generating DSP mul_ln1118_2643_fu_3472_p2, operation Mode is: A''*(B:0x3ff5c).
DSP Report: register mul_ln1118_2643_fu_3472_p2 is absorbed into DSP mul_ln1118_2643_fu_3472_p2.
DSP Report: register mul_ln1118_2643_fu_3472_p2 is absorbed into DSP mul_ln1118_2643_fu_3472_p2.
DSP Report: operator mul_ln1118_2643_fu_3472_p2 is absorbed into DSP mul_ln1118_2643_fu_3472_p2.
DSP Report: Generating DSP mul_ln1118_2343_fu_5868_p2, operation Mode is: A''*(B:0x3ff11).
DSP Report: register mul_ln1118_2343_fu_5868_p2 is absorbed into DSP mul_ln1118_2343_fu_5868_p2.
DSP Report: register mul_ln1118_2343_fu_5868_p2 is absorbed into DSP mul_ln1118_2343_fu_5868_p2.
DSP Report: operator mul_ln1118_2343_fu_5868_p2 is absorbed into DSP mul_ln1118_2343_fu_5868_p2.
DSP Report: Generating DSP mul_ln1118_2665_fu_4248_p2, operation Mode is: A''*(B:0x3ff4f).
DSP Report: register mul_ln1118_2665_fu_4248_p2 is absorbed into DSP mul_ln1118_2665_fu_4248_p2.
DSP Report: register mul_ln1118_2665_fu_4248_p2 is absorbed into DSP mul_ln1118_2665_fu_4248_p2.
DSP Report: operator mul_ln1118_2665_fu_4248_p2 is absorbed into DSP mul_ln1118_2665_fu_4248_p2.
DSP Report: Generating DSP mul_ln1118_2685_fu_4813_p2, operation Mode is: A''*(B:0x3ff4b).
DSP Report: register mul_ln1118_2685_fu_4813_p2 is absorbed into DSP mul_ln1118_2685_fu_4813_p2.
DSP Report: register mul_ln1118_2685_fu_4813_p2 is absorbed into DSP mul_ln1118_2685_fu_4813_p2.
DSP Report: operator mul_ln1118_2685_fu_4813_p2 is absorbed into DSP mul_ln1118_2685_fu_4813_p2.
DSP Report: Generating DSP mul_ln1118_1691_fu_5443_p2, operation Mode is: A''*(B:0x8e).
DSP Report: register data_86_V_read_1_reg_36503887_reg is absorbed into DSP mul_ln1118_1691_fu_5443_p2.
DSP Report: register zext_ln1118_1450_reg_36507114_reg is absorbed into DSP mul_ln1118_1691_fu_5443_p2.
DSP Report: operator mul_ln1118_1691_fu_5443_p2 is absorbed into DSP mul_ln1118_1691_fu_5443_p2.
DSP Report: Generating DSP add_ln703_2872_fu_36490520_p2, operation Mode is: C+A''*(B:0x3ff45).
DSP Report: register add_ln703_2872_fu_36490520_p2 is absorbed into DSP add_ln703_2872_fu_36490520_p2.
DSP Report: register add_ln703_2872_fu_36490520_p2 is absorbed into DSP add_ln703_2872_fu_36490520_p2.
DSP Report: operator add_ln703_2872_fu_36490520_p2 is absorbed into DSP add_ln703_2872_fu_36490520_p2.
DSP Report: operator mul_ln1118_2728_fu_4137_p2 is absorbed into DSP add_ln703_2872_fu_36490520_p2.
DSP Report: Generating DSP mul_ln1118_1609_fu_4069_p2, operation Mode is: A''*(B:0x45).
DSP Report: register data_81_V_read_1_reg_36503967_reg is absorbed into DSP mul_ln1118_1609_fu_4069_p2.
DSP Report: register data_81_V_read_1_reg_36503967_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1609_fu_4069_p2.
DSP Report: operator mul_ln1118_1609_fu_4069_p2 is absorbed into DSP mul_ln1118_1609_fu_4069_p2.
DSP Report: Generating DSP add_ln703_3269_fu_36492950_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_3269_fu_36492950_p2 is absorbed into DSP add_ln703_3269_fu_36492950_p2.
DSP Report: register add_ln703_3269_fu_36492950_p2 is absorbed into DSP add_ln703_3269_fu_36492950_p2.
DSP Report: register add_ln703_3269_fu_36492950_p2 is absorbed into DSP add_ln703_3269_fu_36492950_p2.
DSP Report: register add_ln703_3269_fu_36492950_p2 is absorbed into DSP add_ln703_3269_fu_36492950_p2.
DSP Report: register add_ln703_3269_fu_36492950_p2 is absorbed into DSP add_ln703_3269_fu_36492950_p2.
DSP Report: operator add_ln703_3269_fu_36492950_p2 is absorbed into DSP add_ln703_3269_fu_36492950_p2.
DSP Report: Generating DSP mul_ln1118_2415_fu_3915_p2, operation Mode is: A''*(B:0x3ffd6).
DSP Report: register mul_ln1118_2415_fu_3915_p2 is absorbed into DSP mul_ln1118_2415_fu_3915_p2.
DSP Report: register mul_ln1118_2415_fu_3915_p2 is absorbed into DSP mul_ln1118_2415_fu_3915_p2.
DSP Report: operator mul_ln1118_2415_fu_3915_p2 is absorbed into DSP mul_ln1118_2415_fu_3915_p2.
DSP Report: Generating DSP mul_ln1118_1828_fu_5372_p2, operation Mode is: A''*(B:0x166).
DSP Report: register data_93_V_read_1_reg_36503775_reg is absorbed into DSP mul_ln1118_1828_fu_5372_p2.
DSP Report: register zext_ln1118_1566_reg_36507258_reg is absorbed into DSP mul_ln1118_1828_fu_5372_p2.
DSP Report: operator mul_ln1118_1828_fu_5372_p2 is absorbed into DSP mul_ln1118_1828_fu_5372_p2.
DSP Report: Generating DSP add_ln703_1860_fu_36483951_p2, operation Mode is: PCIN+A''*(B:0x115).
DSP Report: register data_82_V_read_1_reg_36503950_reg is absorbed into DSP add_ln703_1860_fu_36483951_p2.
DSP Report: register data_82_V_read_1_reg_36503950_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1860_fu_36483951_p2.
DSP Report: operator add_ln703_1860_fu_36483951_p2 is absorbed into DSP add_ln703_1860_fu_36483951_p2.
DSP Report: operator mul_ln1118_1620_fu_5652_p2 is absorbed into DSP add_ln703_1860_fu_36483951_p2.
DSP Report: Generating DSP mul_ln1118_2658_fu_5295_p2, operation Mode is: A''*(B:0x3ff45).
DSP Report: register mul_ln1118_2658_fu_5295_p2 is absorbed into DSP mul_ln1118_2658_fu_5295_p2.
DSP Report: register mul_ln1118_2658_fu_5295_p2 is absorbed into DSP mul_ln1118_2658_fu_5295_p2.
DSP Report: operator mul_ln1118_2658_fu_5295_p2 is absorbed into DSP mul_ln1118_2658_fu_5295_p2.
DSP Report: Generating DSP add_ln703_2439_reg_36509755_reg, operation Mode is: C+A''*(B:0xf3).
DSP Report: register data_86_V_read_1_reg_36503887_reg is absorbed into DSP add_ln703_2439_reg_36509755_reg.
DSP Report: register zext_ln1118_1450_reg_36507114_reg is absorbed into DSP add_ln703_2439_reg_36509755_reg.
DSP Report: register add_ln703_2439_reg_36509755_reg is absorbed into DSP add_ln703_2439_reg_36509755_reg.
DSP Report: operator add_ln703_2439_fu_36487797_p2 is absorbed into DSP add_ln703_2439_reg_36509755_reg.
DSP Report: operator mul_ln1118_1706_fu_3132_p2 is absorbed into DSP add_ln703_2439_reg_36509755_reg.
DSP Report: Generating DSP mul_ln1118_2402_fu_3158_p2, operation Mode is: A''*(B:0x3ff47).
DSP Report: register mul_ln1118_2402_fu_3158_p2 is absorbed into DSP mul_ln1118_2402_fu_3158_p2.
DSP Report: register mul_ln1118_2402_fu_3158_p2 is absorbed into DSP mul_ln1118_2402_fu_3158_p2.
DSP Report: operator mul_ln1118_2402_fu_3158_p2 is absorbed into DSP mul_ln1118_2402_fu_3158_p2.
DSP Report: Generating DSP mul_ln1118_2421_fu_5965_p2, operation Mode is: A''*(B:0x3ff32).
DSP Report: register mul_ln1118_2421_fu_5965_p2 is absorbed into DSP mul_ln1118_2421_fu_5965_p2.
DSP Report: register mul_ln1118_2421_fu_5965_p2 is absorbed into DSP mul_ln1118_2421_fu_5965_p2.
DSP Report: operator mul_ln1118_2421_fu_5965_p2 is absorbed into DSP mul_ln1118_2421_fu_5965_p2.
DSP Report: Generating DSP mul_ln1118_2159_fu_3359_p2, operation Mode is: A''*(B:0x3ff5c).
DSP Report: register mul_ln1118_2159_fu_3359_p2 is absorbed into DSP mul_ln1118_2159_fu_3359_p2.
DSP Report: register mul_ln1118_2159_fu_3359_p2 is absorbed into DSP mul_ln1118_2159_fu_3359_p2.
DSP Report: operator mul_ln1118_2159_fu_3359_p2 is absorbed into DSP mul_ln1118_2159_fu_3359_p2.
DSP Report: Generating DSP mul_ln1118_2359_fu_4707_p2, operation Mode is: A''*(B:0x3ff45).
DSP Report: register mul_ln1118_2359_fu_4707_p2 is absorbed into DSP mul_ln1118_2359_fu_4707_p2.
DSP Report: register mul_ln1118_2359_fu_4707_p2 is absorbed into DSP mul_ln1118_2359_fu_4707_p2.
DSP Report: operator mul_ln1118_2359_fu_4707_p2 is absorbed into DSP mul_ln1118_2359_fu_4707_p2.
DSP Report: Generating DSP mul_ln1118_1921_fu_3443_p2, operation Mode is: A''*(B:0x3ff4e).
DSP Report: register mul_ln1118_1921_fu_3443_p2 is absorbed into DSP mul_ln1118_1921_fu_3443_p2.
DSP Report: register mul_ln1118_1921_fu_3443_p2 is absorbed into DSP mul_ln1118_1921_fu_3443_p2.
DSP Report: operator mul_ln1118_1921_fu_3443_p2 is absorbed into DSP mul_ln1118_1921_fu_3443_p2.
DSP Report: Generating DSP add_ln703_3727_fu_36495864_p2, operation Mode is: C+A''*(B:0x127).
DSP Report: register data_125_V_read_1_reg_36503246_reg is absorbed into DSP add_ln703_3727_fu_36495864_p2.
DSP Report: register data_125_V_read_1_reg_36503246_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3727_fu_36495864_p2.
DSP Report: operator add_ln703_3727_fu_36495864_p2 is absorbed into DSP add_ln703_3727_fu_36495864_p2.
DSP Report: operator mul_ln1118_2478_fu_6160_p2 is absorbed into DSP add_ln703_3727_fu_36495864_p2.
DSP Report: Generating DSP mul_ln1118_2494_fu_6009_p2, operation Mode is: A''*(B:0x3ffe5).
DSP Report: register mul_ln1118_2494_fu_6009_p2 is absorbed into DSP mul_ln1118_2494_fu_6009_p2.
DSP Report: register mul_ln1118_2494_fu_6009_p2 is absorbed into DSP mul_ln1118_2494_fu_6009_p2.
DSP Report: operator mul_ln1118_2494_fu_6009_p2 is absorbed into DSP mul_ln1118_2494_fu_6009_p2.
DSP Report: Generating DSP add_ln703_3527_fu_36494543_p2, operation Mode is: C+A''*(B:0x23).
DSP Report: register data_135_V_read_1_reg_36503100_reg is absorbed into DSP add_ln703_3527_fu_36494543_p2.
DSP Report: register data_135_V_read_1_reg_36503100_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3527_fu_36494543_p2.
DSP Report: operator add_ln703_3527_fu_36494543_p2 is absorbed into DSP add_ln703_3527_fu_36494543_p2.
DSP Report: operator mul_ln1118_2697_fu_5035_p2 is absorbed into DSP add_ln703_3527_fu_36494543_p2.
DSP Report: Generating DSP mul_ln1118_2311_fu_5439_p2, operation Mode is: A''*(B:0x3fe83).
DSP Report: register mul_ln1118_2311_fu_5439_p2 is absorbed into DSP mul_ln1118_2311_fu_5439_p2.
DSP Report: register mul_ln1118_2311_fu_5439_p2 is absorbed into DSP mul_ln1118_2311_fu_5439_p2.
DSP Report: operator mul_ln1118_2311_fu_5439_p2 is absorbed into DSP mul_ln1118_2311_fu_5439_p2.
DSP Report: Generating DSP mul_ln1118_2136_fu_3474_p2, operation Mode is: A''*(B:0x3fed1).
DSP Report: register mul_ln1118_2136_fu_3474_p2 is absorbed into DSP mul_ln1118_2136_fu_3474_p2.
DSP Report: register mul_ln1118_2136_fu_3474_p2 is absorbed into DSP mul_ln1118_2136_fu_3474_p2.
DSP Report: operator mul_ln1118_2136_fu_3474_p2 is absorbed into DSP mul_ln1118_2136_fu_3474_p2.
DSP Report: Generating DSP mul_ln1118_2696_fu_6307_p2, operation Mode is: A''*(B:0x3ff9f).
DSP Report: register mul_ln1118_2696_fu_6307_p2 is absorbed into DSP mul_ln1118_2696_fu_6307_p2.
DSP Report: register mul_ln1118_2696_fu_6307_p2 is absorbed into DSP mul_ln1118_2696_fu_6307_p2.
DSP Report: operator mul_ln1118_2696_fu_6307_p2 is absorbed into DSP mul_ln1118_2696_fu_6307_p2.
DSP Report: Generating DSP mul_ln1118_2152_fu_6443_p2, operation Mode is: A''*(B:0x3ff68).
DSP Report: register mul_ln1118_2152_fu_6443_p2 is absorbed into DSP mul_ln1118_2152_fu_6443_p2.
DSP Report: register mul_ln1118_2152_fu_6443_p2 is absorbed into DSP mul_ln1118_2152_fu_6443_p2.
DSP Report: operator mul_ln1118_2152_fu_6443_p2 is absorbed into DSP mul_ln1118_2152_fu_6443_p2.
DSP Report: Generating DSP mul_ln1118_2229_fu_3920_p2, operation Mode is: A''*(B:0x10a).
DSP Report: register data_113_V_read_1_reg_36503443_reg is absorbed into DSP mul_ln1118_2229_fu_3920_p2.
DSP Report: register data_113_V_read_1_reg_36503443_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2229_fu_3920_p2.
DSP Report: operator mul_ln1118_2229_fu_3920_p2 is absorbed into DSP mul_ln1118_2229_fu_3920_p2.
DSP Report: Generating DSP mul_ln1118_2352_fu_6475_p2, operation Mode is: A''*(B:0x3ff54).
DSP Report: register mul_ln1118_2352_fu_6475_p2 is absorbed into DSP mul_ln1118_2352_fu_6475_p2.
DSP Report: register mul_ln1118_2352_fu_6475_p2 is absorbed into DSP mul_ln1118_2352_fu_6475_p2.
DSP Report: operator mul_ln1118_2352_fu_6475_p2 is absorbed into DSP mul_ln1118_2352_fu_6475_p2.
DSP Report: Generating DSP mul_ln1118_2210_fu_3407_p2, operation Mode is: A''*(B:0x10d).
DSP Report: register data_112_V_read_1_reg_36503460_reg is absorbed into DSP mul_ln1118_2210_fu_3407_p2.
DSP Report: register data_112_V_read_1_reg_36503460_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2210_fu_3407_p2.
DSP Report: operator mul_ln1118_2210_fu_3407_p2 is absorbed into DSP mul_ln1118_2210_fu_3407_p2.
DSP Report: Generating DSP add_ln703_3436_fu_36493966_p2, operation Mode is: PCIN+A''*(B:0x130).
DSP Report: register data_99_V_read_1_reg_36503676_reg is absorbed into DSP add_ln703_3436_fu_36493966_p2.
DSP Report: register data_99_V_read_1_reg_36503676_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3436_fu_36493966_p2.
DSP Report: operator add_ln703_3436_fu_36493966_p2 is absorbed into DSP add_ln703_3436_fu_36493966_p2.
DSP Report: operator mul_ln1118_1952_fu_3784_p2 is absorbed into DSP add_ln703_3436_fu_36493966_p2.
DSP Report: Generating DSP add_ln703_3436_fu_36493966_p2, operation Mode is: PCIN+A''*(B:0x1ad).
DSP Report: register data_100_V_read_1_reg_36503660_reg is absorbed into DSP add_ln703_3436_fu_36493966_p2.
DSP Report: register data_100_V_read_1_reg_36503660_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3436_fu_36493966_p2.
DSP Report: operator add_ln703_3436_fu_36493966_p2 is absorbed into DSP add_ln703_3436_fu_36493966_p2.
DSP Report: operator mul_ln1118_1975_fu_5835_p2 is absorbed into DSP add_ln703_3436_fu_36493966_p2.
DSP Report: Generating DSP mul_ln1118_745_fu_4429_p2, operation Mode is: A''*(B:0x39).
DSP Report: register zext_ln1118_575_reg_36505538_reg is absorbed into DSP mul_ln1118_745_fu_4429_p2.
DSP Report: register zext_ln1118_581_reg_36505544_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_745_fu_4429_p2.
DSP Report: operator mul_ln1118_745_fu_4429_p2 is absorbed into DSP mul_ln1118_745_fu_4429_p2.
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB5 has port O62[26] driven by constant 0
DSP Report: Generating DSP add_ln703_1860_fu_36483951_p2, operation Mode is: C+A''*(B:0x1a4).
DSP Report: register data_87_V_read_1_reg_36503871_reg is absorbed into DSP add_ln703_1860_fu_36483951_p2.
DSP Report: register data_87_V_read_1_reg_36503871_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1860_fu_36483951_p2.
DSP Report: operator add_ln703_1860_fu_36483951_p2 is absorbed into DSP add_ln703_1860_fu_36483951_p2.
DSP Report: operator mul_ln1118_1710_fu_4914_p2 is absorbed into DSP add_ln703_1860_fu_36483951_p2.
DSP Report: Generating DSP mul_ln1118_2568_fu_5983_p2, operation Mode is: A''*(B:0x4b).
DSP Report: register data_130_V_read_1_reg_36503173_reg is absorbed into DSP mul_ln1118_2568_fu_5983_p2.
DSP Report: register zext_ln1118_2204_reg_36507499_reg is absorbed into DSP mul_ln1118_2568_fu_5983_p2.
DSP Report: operator mul_ln1118_2568_fu_5983_p2 is absorbed into DSP mul_ln1118_2568_fu_5983_p2.
DSP Report: Generating DSP mul_ln1118_2003_fu_5232_p2, operation Mode is: A''*(B:0x3ffda).
DSP Report: register mul_ln1118_2003_fu_5232_p2 is absorbed into DSP mul_ln1118_2003_fu_5232_p2.
DSP Report: register mul_ln1118_2003_fu_5232_p2 is absorbed into DSP mul_ln1118_2003_fu_5232_p2.
DSP Report: operator mul_ln1118_2003_fu_5232_p2 is absorbed into DSP mul_ln1118_2003_fu_5232_p2.
DSP Report: Generating DSP add_ln703_2679_reg_36510000_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_2679_reg_36510000_reg is absorbed into DSP add_ln703_2679_reg_36510000_reg.
DSP Report: operator add_ln703_2679_fu_36489382_p2 is absorbed into DSP add_ln703_2679_reg_36510000_reg.
DSP Report: Generating DSP mul_ln1118_2651_fu_6343_p2, operation Mode is: A''*(B:0x3ffd9).
DSP Report: register mul_ln1118_2651_fu_6343_p2 is absorbed into DSP mul_ln1118_2651_fu_6343_p2.
DSP Report: register mul_ln1118_2651_fu_6343_p2 is absorbed into DSP mul_ln1118_2651_fu_6343_p2.
DSP Report: operator mul_ln1118_2651_fu_6343_p2 is absorbed into DSP mul_ln1118_2651_fu_6343_p2.
DSP Report: Generating DSP mul_ln1118_2329_fu_3114_p2, operation Mode is: A''*(B:0x3ffc9).
DSP Report: register mul_ln1118_2329_fu_3114_p2 is absorbed into DSP mul_ln1118_2329_fu_3114_p2.
DSP Report: register mul_ln1118_2329_fu_3114_p2 is absorbed into DSP mul_ln1118_2329_fu_3114_p2.
DSP Report: operator mul_ln1118_2329_fu_3114_p2 is absorbed into DSP mul_ln1118_2329_fu_3114_p2.
DSP Report: Generating DSP mul_ln1118_2098_fu_4105_p2, operation Mode is: A''*(B:0x3ff71).
DSP Report: register mul_ln1118_2098_fu_4105_p2 is absorbed into DSP mul_ln1118_2098_fu_4105_p2.
DSP Report: register mul_ln1118_2098_fu_4105_p2 is absorbed into DSP mul_ln1118_2098_fu_4105_p2.
DSP Report: operator mul_ln1118_2098_fu_4105_p2 is absorbed into DSP mul_ln1118_2098_fu_4105_p2.
DSP Report: Generating DSP mul_ln1118_2592_fu_3835_p2, operation Mode is: A''*(B:0x111).
DSP Report: register data_130_V_read_1_reg_36503173_reg is absorbed into DSP mul_ln1118_2592_fu_3835_p2.
DSP Report: register data_130_V_read_1_reg_36503173_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2592_fu_3835_p2.
DSP Report: operator mul_ln1118_2592_fu_3835_p2 is absorbed into DSP mul_ln1118_2592_fu_3835_p2.
DSP Report: Generating DSP add_ln703_3970_fu_36497347_p2, operation Mode is: PCIN+A''*(B:0x126).
DSP Report: register data_115_V_read_1_reg_36503408_reg is absorbed into DSP add_ln703_3970_fu_36497347_p2.
DSP Report: register data_115_V_read_1_reg_36503408_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3970_fu_36497347_p2.
DSP Report: operator add_ln703_3970_fu_36497347_p2 is absorbed into DSP add_ln703_3970_fu_36497347_p2.
DSP Report: operator mul_ln1118_2280_fu_4910_p2 is absorbed into DSP add_ln703_3970_fu_36497347_p2.
DSP Report: Generating DSP mul_ln1118_2820_fu_4406_p2, operation Mode is: A''*(B:0x3fe45).
DSP Report: register mul_ln1118_2820_fu_4406_p2 is absorbed into DSP mul_ln1118_2820_fu_4406_p2.
DSP Report: register mul_ln1118_2820_fu_4406_p2 is absorbed into DSP mul_ln1118_2820_fu_4406_p2.
DSP Report: operator mul_ln1118_2820_fu_4406_p2 is absorbed into DSP mul_ln1118_2820_fu_4406_p2.
DSP Report: Generating DSP mul_ln1118_2019_fu_6306_p2, operation Mode is: A''*(B:0x3ff93).
DSP Report: register mul_ln1118_2019_fu_6306_p2 is absorbed into DSP mul_ln1118_2019_fu_6306_p2.
DSP Report: register mul_ln1118_2019_fu_6306_p2 is absorbed into DSP mul_ln1118_2019_fu_6306_p2.
DSP Report: operator mul_ln1118_2019_fu_6306_p2 is absorbed into DSP mul_ln1118_2019_fu_6306_p2.
DSP Report: Generating DSP mul_ln1118_1730_fu_3489_p2, operation Mode is: A''*(B:0x3ffa7).
DSP Report: register mul_ln1118_1730_fu_3489_p2 is absorbed into DSP mul_ln1118_1730_fu_3489_p2.
DSP Report: register mul_ln1118_1730_fu_3489_p2 is absorbed into DSP mul_ln1118_1730_fu_3489_p2.
DSP Report: operator mul_ln1118_1730_fu_3489_p2 is absorbed into DSP mul_ln1118_1730_fu_3489_p2.
INFO: [Synth 8-4471] merging register 'data_123_V_read_1_reg_36503278_reg[15:0]' into 'data_123_V_read_1_reg_36503278_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23262]
INFO: [Synth 8-4471] merging register 'data_137_V_read_1_reg_36503069_reg[15:0]' into 'data_137_V_read_1_reg_36503069_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23290]
INFO: [Synth 8-4471] merging register 'data_128_V_read_1_reg_36503200_reg[15:0]' into 'data_128_V_read_1_reg_36503200_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23272]
INFO: [Synth 8-4471] merging register 'data_127_V_read_1_reg_36503213_reg[15:0]' into 'data_127_V_read_1_reg_36503213_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23270]
INFO: [Synth 8-4471] merging register 'data_121_V_read_1_reg_36503311_reg[15:0]' into 'data_121_V_read_1_reg_36503311_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23258]
INFO: [Synth 8-4471] merging register 'data_120_V_read_1_reg_36503327_reg[15:0]' into 'data_120_V_read_1_reg_36503327_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23256]
INFO: [Synth 8-4471] merging register 'data_121_V_read_1_reg_36503311_reg[15:0]' into 'data_121_V_read_1_reg_36503311_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23258]
INFO: [Synth 8-4471] merging register 'data_128_V_read_1_reg_36503200_reg[15:0]' into 'data_128_V_read_1_reg_36503200_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23272]
INFO: [Synth 8-4471] merging register 'data_127_V_read_1_reg_36503213_reg[15:0]' into 'data_127_V_read_1_reg_36503213_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23270]
INFO: [Synth 8-4471] merging register 'data_105_V_read_1_reg_36503573_reg[15:0]' into 'data_105_V_read_1_reg_36503573_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23224]
INFO: [Synth 8-4471] merging register 'data_138_V_read_1_reg_36503052_reg[15:0]' into 'data_138_V_read_1_reg_36503052_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23292]
INFO: [Synth 8-4471] merging register 'data_136_V_read_1_reg_36503085_reg[15:0]' into 'data_136_V_read_1_reg_36503085_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23288]
INFO: [Synth 8-4471] merging register 'data_131_V_read_1_reg_36503159_reg[15:0]' into 'data_131_V_read_1_reg_36503159_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23278]
INFO: [Synth 8-4471] merging register 'data_134_V_read_1_reg_36503114_reg[15:0]' into 'data_134_V_read_1_reg_36503114_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23284]
INFO: [Synth 8-4471] merging register 'data_105_V_read_1_reg_36503573_reg[15:0]' into 'data_105_V_read_1_reg_36503573_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23224]
INFO: [Synth 8-4471] merging register 'data_142_V_read_1_reg_36502986_reg[15:0]' into 'data_142_V_read_1_reg_36502986_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23301]
INFO: [Synth 8-4471] merging register 'data_123_V_read_1_reg_36503278_reg[15:0]' into 'data_123_V_read_1_reg_36503278_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23262]
INFO: [Synth 8-4471] merging register 'data_109_V_read_1_reg_36503507_reg[15:0]' into 'data_109_V_read_1_reg_36503507_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23232]
INFO: [Synth 8-4471] merging register 'data_112_V_read_1_reg_36503460_reg[15:0]' into 'data_112_V_read_1_reg_36503460_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23239]
INFO: [Synth 8-4471] merging register 'data_134_V_read_1_reg_36503114_reg[15:0]' into 'data_134_V_read_1_reg_36503114_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23284]
INFO: [Synth 8-4471] merging register 'data_114_V_read_1_reg_36503426_reg[15:0]' into 'data_114_V_read_1_reg_36503426_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23243]
INFO: [Synth 8-4471] merging register 'data_106_V_read_int_reg_reg[15:0]' into 'data_106_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:21763]
INFO: [Synth 8-4471] merging register 'data_103_V_read_int_reg_reg[15:0]' into 'data_103_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:21751]
INFO: [Synth 8-4471] merging register 'data_132_V_read_1_reg_36503144_reg[15:0]' into 'data_132_V_read_1_reg_36503144_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23280]
INFO: [Synth 8-4471] merging register 'data_138_V_read_1_reg_36503052_reg[15:0]' into 'data_138_V_read_1_reg_36503052_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23292]
INFO: [Synth 8-4471] merging register 'data_134_V_read_1_reg_36503114_reg[15:0]' into 'data_134_V_read_1_reg_36503114_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23284]
INFO: [Synth 8-4471] merging register 'data_128_V_read_1_reg_36503200_pp0_iter1_reg_reg[15:0]' into 'data_128_V_read_1_reg_36503200_pp0_iter1_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23273]
INFO: [Synth 8-4471] merging register 'data_123_V_read_1_reg_36503278_pp0_iter1_reg_reg[15:0]' into 'data_123_V_read_1_reg_36503278_pp0_iter1_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23263]
INFO: [Synth 8-4471] merging register 'data_134_V_read_1_reg_36503114_pp0_iter1_reg_reg[15:0]' into 'data_134_V_read_1_reg_36503114_pp0_iter1_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23285]
INFO: [Synth 8-4471] merging register 'data_130_V_read_1_reg_36503173_reg[15:0]' into 'data_130_V_read_1_reg_36503173_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23276]
INFO: [Synth 8-4471] merging register 'data_121_V_read_1_reg_36503311_pp0_iter1_reg_reg[15:0]' into 'data_121_V_read_1_reg_36503311_pp0_iter1_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23259]
INFO: [Synth 8-4471] merging register 'data_120_V_read_1_reg_36503327_pp0_iter1_reg_reg[15:0]' into 'data_120_V_read_1_reg_36503327_pp0_iter1_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23257]
INFO: [Synth 8-4471] merging register 'data_121_V_read_1_reg_36503311_pp0_iter1_reg_reg[15:0]' into 'data_121_V_read_1_reg_36503311_pp0_iter1_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23259]
INFO: [Synth 8-4471] merging register 'data_128_V_read_1_reg_36503200_pp0_iter1_reg_reg[15:0]' into 'data_128_V_read_1_reg_36503200_pp0_iter1_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23273]
INFO: [Synth 8-4471] merging register 'data_127_V_read_1_reg_36503213_pp0_iter1_reg_reg[15:0]' into 'data_127_V_read_1_reg_36503213_pp0_iter1_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23271]
INFO: [Synth 8-4471] merging register 'data_105_V_read_1_reg_36503573_pp0_iter1_reg_reg[15:0]' into 'data_105_V_read_1_reg_36503573_pp0_iter1_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23225]
INFO: [Synth 8-4471] merging register 'data_138_V_read_1_reg_36503052_pp0_iter1_reg_reg[15:0]' into 'data_138_V_read_1_reg_36503052_pp0_iter1_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23293]
INFO: [Synth 8-4471] merging register 'data_136_V_read_1_reg_36503085_pp0_iter1_reg_reg[15:0]' into 'data_136_V_read_1_reg_36503085_pp0_iter1_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23289]
INFO: [Synth 8-4471] merging register 'data_131_V_read_1_reg_36503159_pp0_iter1_reg_reg[15:0]' into 'data_131_V_read_1_reg_36503159_pp0_iter1_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23279]
INFO: [Synth 8-4471] merging register 'data_134_V_read_1_reg_36503114_pp0_iter1_reg_reg[15:0]' into 'data_134_V_read_1_reg_36503114_pp0_iter1_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23285]
INFO: [Synth 8-4471] merging register 'data_105_V_read_1_reg_36503573_pp0_iter1_reg_reg[15:0]' into 'data_105_V_read_1_reg_36503573_pp0_iter1_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23225]
INFO: [Synth 8-4471] merging register 'data_142_V_read_1_reg_36502986_pp0_iter1_reg_reg[15:0]' into 'data_142_V_read_1_reg_36502986_pp0_iter1_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23302]
INFO: [Synth 8-4471] merging register 'data_123_V_read_1_reg_36503278_pp0_iter1_reg_reg[15:0]' into 'data_123_V_read_1_reg_36503278_pp0_iter1_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23263]
INFO: [Synth 8-4471] merging register 'data_109_V_read_1_reg_36503507_pp0_iter1_reg_reg[15:0]' into 'data_109_V_read_1_reg_36503507_pp0_iter1_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23233]
INFO: [Synth 8-4471] merging register 'data_112_V_read_1_reg_36503460_pp0_iter1_reg_reg[15:0]' into 'data_112_V_read_1_reg_36503460_pp0_iter1_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23240]
INFO: [Synth 8-4471] merging register 'data_114_V_read_1_reg_36503426_pp0_iter1_reg_reg[15:0]' into 'data_114_V_read_1_reg_36503426_pp0_iter1_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23244]
INFO: [Synth 8-4471] merging register 'data_132_V_read_1_reg_36503144_pp0_iter1_reg_reg[15:0]' into 'data_132_V_read_1_reg_36503144_pp0_iter1_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23281]
INFO: [Synth 8-4471] merging register 'data_138_V_read_1_reg_36503052_pp0_iter1_reg_reg[15:0]' into 'data_138_V_read_1_reg_36503052_pp0_iter1_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23293]
INFO: [Synth 8-4471] merging register 'data_134_V_read_1_reg_36503114_pp0_iter1_reg_reg[15:0]' into 'data_134_V_read_1_reg_36503114_pp0_iter1_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23285]
INFO: [Synth 8-4471] merging register 'data_130_V_read_1_reg_36503173_pp0_iter1_reg_reg[15:0]' into 'data_130_V_read_1_reg_36503173_pp0_iter1_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23277]
INFO: [Synth 8-4471] merging register 'data_137_V_read_1_reg_36503069_pp0_iter1_reg_reg[15:0]' into 'data_137_V_read_1_reg_36503069_pp0_iter1_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23291]
INFO: [Synth 8-4471] merging register 'data_127_V_read_1_reg_36503213_pp0_iter1_reg_reg[15:0]' into 'data_127_V_read_1_reg_36503213_pp0_iter1_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23271]
DSP Report: Generating DSP mul_ln1118_2533_fu_4385_p2, operation Mode is: A''*(B:0x3ff8a).
DSP Report: register mul_ln1118_2533_fu_4385_p2 is absorbed into DSP mul_ln1118_2533_fu_4385_p2.
DSP Report: register mul_ln1118_2533_fu_4385_p2 is absorbed into DSP mul_ln1118_2533_fu_4385_p2.
DSP Report: operator mul_ln1118_2533_fu_4385_p2 is absorbed into DSP mul_ln1118_2533_fu_4385_p2.
DSP Report: Generating DSP mul_ln1118_2556_fu_6415_p2, operation Mode is: A''*(B:0x3ffa5).
DSP Report: register mul_ln1118_2556_fu_6415_p2 is absorbed into DSP mul_ln1118_2556_fu_6415_p2.
DSP Report: register mul_ln1118_2556_fu_6415_p2 is absorbed into DSP mul_ln1118_2556_fu_6415_p2.
DSP Report: operator mul_ln1118_2556_fu_6415_p2 is absorbed into DSP mul_ln1118_2556_fu_6415_p2.
DSP Report: Generating DSP mul_ln1118_2814_fu_3811_p2, operation Mode is: A''*(B:0x3ff3c).
DSP Report: register mul_ln1118_2814_fu_3811_p2 is absorbed into DSP mul_ln1118_2814_fu_3811_p2.
DSP Report: register mul_ln1118_2814_fu_3811_p2 is absorbed into DSP mul_ln1118_2814_fu_3811_p2.
DSP Report: operator mul_ln1118_2814_fu_3811_p2 is absorbed into DSP mul_ln1118_2814_fu_3811_p2.
DSP Report: Generating DSP mul_ln1118_2853_fu_3838_p2, operation Mode is: A''*(B:0x3ff1f).
DSP Report: register mul_ln1118_2853_fu_3838_p2 is absorbed into DSP mul_ln1118_2853_fu_3838_p2.
DSP Report: register mul_ln1118_2853_fu_3838_p2 is absorbed into DSP mul_ln1118_2853_fu_3838_p2.
DSP Report: operator mul_ln1118_2853_fu_3838_p2 is absorbed into DSP mul_ln1118_2853_fu_3838_p2.
DSP Report: Generating DSP mul_ln1118_2773_fu_3824_p2, operation Mode is: A''*(B:0x3ff5d).
DSP Report: register mul_ln1118_2773_fu_3824_p2 is absorbed into DSP mul_ln1118_2773_fu_3824_p2.
DSP Report: register mul_ln1118_2773_fu_3824_p2 is absorbed into DSP mul_ln1118_2773_fu_3824_p2.
DSP Report: operator mul_ln1118_2773_fu_3824_p2 is absorbed into DSP mul_ln1118_2773_fu_3824_p2.
DSP Report: Generating DSP mul_ln1118_2752_fu_4806_p2, operation Mode is: A''*(B:0x3ff52).
DSP Report: register mul_ln1118_2752_fu_4806_p2 is absorbed into DSP mul_ln1118_2752_fu_4806_p2.
DSP Report: register mul_ln1118_2752_fu_4806_p2 is absorbed into DSP mul_ln1118_2752_fu_4806_p2.
DSP Report: operator mul_ln1118_2752_fu_4806_p2 is absorbed into DSP mul_ln1118_2752_fu_4806_p2.
DSP Report: Generating DSP mul_ln1118_2711_fu_5703_p2, operation Mode is: A''*(B:0x3ff06).
DSP Report: register mul_ln1118_2711_fu_5703_p2 is absorbed into DSP mul_ln1118_2711_fu_5703_p2.
DSP Report: register mul_ln1118_2711_fu_5703_p2 is absorbed into DSP mul_ln1118_2711_fu_5703_p2.
DSP Report: operator mul_ln1118_2711_fu_5703_p2 is absorbed into DSP mul_ln1118_2711_fu_5703_p2.
DSP Report: Generating DSP mul_ln1118_2732_fu_5934_p2, operation Mode is: A''*(B:0x3ff1d).
DSP Report: register mul_ln1118_2732_fu_5934_p2 is absorbed into DSP mul_ln1118_2732_fu_5934_p2.
DSP Report: register mul_ln1118_2732_fu_5934_p2 is absorbed into DSP mul_ln1118_2732_fu_5934_p2.
DSP Report: operator mul_ln1118_2732_fu_5934_p2 is absorbed into DSP mul_ln1118_2732_fu_5934_p2.
DSP Report: Generating DSP mul_ln1118_2602_fu_3065_p2, operation Mode is: A''*(B:0x3ffb7).
DSP Report: register mul_ln1118_2602_fu_3065_p2 is absorbed into DSP mul_ln1118_2602_fu_3065_p2.
DSP Report: register mul_ln1118_2602_fu_3065_p2 is absorbed into DSP mul_ln1118_2602_fu_3065_p2.
DSP Report: operator mul_ln1118_2602_fu_3065_p2 is absorbed into DSP mul_ln1118_2602_fu_3065_p2.
DSP Report: Generating DSP mul_ln1118_2833_fu_6146_p2, operation Mode is: A''*(B:0x3ff92).
DSP Report: register mul_ln1118_2833_fu_6146_p2 is absorbed into DSP mul_ln1118_2833_fu_6146_p2.
DSP Report: register mul_ln1118_2833_fu_6146_p2 is absorbed into DSP mul_ln1118_2833_fu_6146_p2.
DSP Report: operator mul_ln1118_2833_fu_6146_p2 is absorbed into DSP mul_ln1118_2833_fu_6146_p2.
DSP Report: Generating DSP mul_ln1118_2391_fu_3315_p2, operation Mode is: A''*(B:0x62).
DSP Report: register data_121_V_read_1_reg_36503311_reg is absorbed into DSP mul_ln1118_2391_fu_3315_p2.
DSP Report: register data_121_V_read_1_reg_36503311_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2391_fu_3315_p2.
DSP Report: operator mul_ln1118_2391_fu_3315_p2 is absorbed into DSP mul_ln1118_2391_fu_3315_p2.
DSP Report: Generating DSP add_ln703_3207_fu_36492572_p2, operation Mode is: PCIN+A''*(B:0x53).
DSP Report: register data_105_V_read_1_reg_36503573_reg is absorbed into DSP add_ln703_3207_fu_36492572_p2.
DSP Report: register data_105_V_read_1_reg_36503573_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3207_fu_36492572_p2.
DSP Report: operator add_ln703_3207_fu_36492572_p2 is absorbed into DSP add_ln703_3207_fu_36492572_p2.
DSP Report: operator mul_ln1118_2068_fu_5262_p2 is absorbed into DSP add_ln703_3207_fu_36492572_p2.
DSP Report: Generating DSP add_ln703_3207_fu_36492572_p2, operation Mode is: PCIN+A''*(B:0x4e).
DSP Report: register data_120_V_read_1_reg_36503327_reg is absorbed into DSP add_ln703_3207_fu_36492572_p2.
DSP Report: register data_120_V_read_1_reg_36503327_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3207_fu_36492572_p2.
DSP Report: operator add_ln703_3207_fu_36492572_p2 is absorbed into DSP add_ln703_3207_fu_36492572_p2.
DSP Report: operator mul_ln1118_2369_fu_4108_p2 is absorbed into DSP add_ln703_3207_fu_36492572_p2.
DSP Report: Generating DSP mul_ln1118_1272_fu_6460_p2, operation Mode is: A''*(B:0x3ff59).
DSP Report: register mul_ln1118_1272_fu_6460_p2 is absorbed into DSP mul_ln1118_1272_fu_6460_p2.
DSP Report: register mul_ln1118_1272_fu_6460_p2 is absorbed into DSP mul_ln1118_1272_fu_6460_p2.
DSP Report: operator mul_ln1118_1272_fu_6460_p2 is absorbed into DSP mul_ln1118_1272_fu_6460_p2.
DSP Report: Generating DSP add_ln703_1764_reg_36508699_reg, operation Mode is: C+A''*(B:0x3fef6).
DSP Report: register add_ln703_1764_reg_36508699_reg is absorbed into DSP add_ln703_1764_reg_36508699_reg.
DSP Report: register add_ln703_1764_reg_36508699_reg is absorbed into DSP add_ln703_1764_reg_36508699_reg.
DSP Report: register add_ln703_1764_reg_36508699_reg is absorbed into DSP add_ln703_1764_reg_36508699_reg.
DSP Report: operator add_ln703_1764_fu_36460635_p2 is absorbed into DSP add_ln703_1764_reg_36508699_reg.
DSP Report: operator mul_ln1118_1831_fu_4237_p2 is absorbed into DSP add_ln703_1764_reg_36508699_reg.
DSP Report: Generating DSP mul_ln1118_2705_fu_5696_p2, operation Mode is: A''*(B:0x73).
DSP Report: register data_136_V_read_1_reg_36503085_reg is absorbed into DSP mul_ln1118_2705_fu_5696_p2.
DSP Report: register data_136_V_read_1_reg_36503085_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2705_fu_5696_p2.
DSP Report: operator mul_ln1118_2705_fu_5696_p2 is absorbed into DSP mul_ln1118_2705_fu_5696_p2.
DSP Report: Generating DSP add_ln703_2793_fu_36490058_p2, operation Mode is: PCIN+A''*(B:0x7a).
DSP Report: register data_128_V_read_1_reg_36503200_reg is absorbed into DSP add_ln703_2793_fu_36490058_p2.
DSP Report: register data_128_V_read_1_reg_36503200_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2793_fu_36490058_p2.
DSP Report: operator add_ln703_2793_fu_36490058_p2 is absorbed into DSP add_ln703_2793_fu_36490058_p2.
DSP Report: operator mul_ln1118_2528_fu_5003_p2 is absorbed into DSP add_ln703_2793_fu_36490058_p2.
DSP Report: Generating DSP add_ln703_2793_reg_36510145_reg, operation Mode is: PCIN+A''*(B:0x46).
DSP Report: register data_134_V_read_1_reg_36503114_reg is absorbed into DSP add_ln703_2793_reg_36510145_reg.
DSP Report: register data_134_V_read_1_reg_36503114_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2793_reg_36510145_reg.
DSP Report: register add_ln703_2793_reg_36510145_reg is absorbed into DSP add_ln703_2793_reg_36510145_reg.
DSP Report: operator add_ln703_2793_fu_36490058_p2 is absorbed into DSP add_ln703_2793_reg_36510145_reg.
DSP Report: operator mul_ln1118_2663_fu_5316_p2 is absorbed into DSP add_ln703_2793_reg_36510145_reg.
DSP Report: Generating DSP mul_ln1118_2426_fu_3293_p2, operation Mode is: A''*(B:0x51).
DSP Report: register data_123_V_read_1_reg_36503278_reg is absorbed into DSP mul_ln1118_2426_fu_3293_p2.
DSP Report: register data_123_V_read_1_reg_36503278_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2426_fu_3293_p2.
DSP Report: operator mul_ln1118_2426_fu_3293_p2 is absorbed into DSP mul_ln1118_2426_fu_3293_p2.
DSP Report: Generating DSP add_ln703_2790_fu_36490032_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_2790_fu_36490032_p2 is absorbed into DSP add_ln703_2790_fu_36490032_p2.
DSP Report: register add_ln703_2790_fu_36490032_p2 is absorbed into DSP add_ln703_2790_fu_36490032_p2.
DSP Report: register add_ln703_2790_fu_36490032_p2 is absorbed into DSP add_ln703_2790_fu_36490032_p2.
DSP Report: register add_ln703_2790_fu_36490032_p2 is absorbed into DSP add_ln703_2790_fu_36490032_p2.
DSP Report: register add_ln703_2790_fu_36490032_p2 is absorbed into DSP add_ln703_2790_fu_36490032_p2.
DSP Report: operator add_ln703_2790_fu_36490032_p2 is absorbed into DSP add_ln703_2790_fu_36490032_p2.
DSP Report: Generating DSP add_ln703_2791_reg_36510140_reg, operation Mode is: C+A''*(B:0x79).
DSP Report: register data_109_V_read_1_reg_36503507_reg is absorbed into DSP add_ln703_2791_reg_36510140_reg.
DSP Report: register data_109_V_read_1_reg_36503507_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2791_reg_36510140_reg.
DSP Report: register add_ln703_2791_reg_36510140_reg is absorbed into DSP add_ln703_2791_reg_36510140_reg.
DSP Report: operator add_ln703_2791_fu_36490042_p2 is absorbed into DSP add_ln703_2791_reg_36510140_reg.
DSP Report: operator mul_ln1118_2143_fu_4414_p2 is absorbed into DSP add_ln703_2791_reg_36510140_reg.
DSP Report: Generating DSP mul_ln1118_2722_fu_6211_p2, operation Mode is: A''*(B:0x3ff93).
DSP Report: register mul_ln1118_2722_fu_6211_p2 is absorbed into DSP mul_ln1118_2722_fu_6211_p2.
DSP Report: register mul_ln1118_2722_fu_6211_p2 is absorbed into DSP mul_ln1118_2722_fu_6211_p2.
DSP Report: operator mul_ln1118_2722_fu_6211_p2 is absorbed into DSP mul_ln1118_2722_fu_6211_p2.
DSP Report: Generating DSP add_ln703_3811_fu_36496379_p2, operation Mode is: C+A''*(B:0xcd).
DSP Report: register data_114_V_read_1_reg_36503426_reg is absorbed into DSP add_ln703_3811_fu_36496379_p2.
DSP Report: register data_114_V_read_1_reg_36503426_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3811_fu_36496379_p2.
DSP Report: operator add_ln703_3811_fu_36496379_p2 is absorbed into DSP add_ln703_3811_fu_36496379_p2.
DSP Report: operator mul_ln1118_2257_fu_6023_p2 is absorbed into DSP add_ln703_3811_fu_36496379_p2.
DSP Report: Generating DSP mul_ln1118_1521_reg_6349655_pp0_iter1_reg_reg, operation Mode is: (A2*(B:0x2e))'.
DSP Report: register data_76_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1521_reg_6349655_pp0_iter1_reg_reg.
DSP Report: register mul_ln1118_1521_reg_6349655_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1521_reg_6349655_pp0_iter1_reg_reg.
DSP Report: register mul_ln1118_1521_reg_6349655_reg is absorbed into DSP mul_ln1118_1521_reg_6349655_pp0_iter1_reg_reg.
DSP Report: operator mul_ln1118_1521_fu_3677_p2 is absorbed into DSP mul_ln1118_1521_reg_6349655_pp0_iter1_reg_reg.
DSP Report: Generating DSP mul_ln1118_1368_reg_6349323_reg, operation Mode is: (A''*(B:0x13))'.
DSP Report: register data_68_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1368_reg_6349323_reg.
DSP Report: register data_68_V_read_1_reg_36504174_reg is absorbed into DSP mul_ln1118_1368_reg_6349323_reg.
DSP Report: register mul_ln1118_1368_reg_6349323_reg is absorbed into DSP mul_ln1118_1368_reg_6349323_reg.
DSP Report: operator mul_ln1118_1368_fu_3592_p2 is absorbed into DSP mul_ln1118_1368_reg_6349323_reg.
DSP Report: Generating DSP add_ln703_1681_fu_36483059_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_1681_fu_36483059_p2 is absorbed into DSP add_ln703_1681_fu_36483059_p2.
DSP Report: register add_ln703_1681_fu_36483059_p2 is absorbed into DSP add_ln703_1681_fu_36483059_p2.
DSP Report: register add_ln703_1681_fu_36483059_p2 is absorbed into DSP add_ln703_1681_fu_36483059_p2.
DSP Report: register add_ln703_1681_fu_36483059_p2 is absorbed into DSP add_ln703_1681_fu_36483059_p2.
DSP Report: register add_ln703_1681_fu_36483059_p2 is absorbed into DSP add_ln703_1681_fu_36483059_p2.
DSP Report: operator add_ln703_1681_fu_36483059_p2 is absorbed into DSP add_ln703_1681_fu_36483059_p2.
DSP Report: Generating DSP mul_ln1118_2742_fu_5455_p2, operation Mode is: A''*(B:0x3ff99).
DSP Report: register mul_ln1118_2742_fu_5455_p2 is absorbed into DSP mul_ln1118_2742_fu_5455_p2.
DSP Report: register mul_ln1118_2742_fu_5455_p2 is absorbed into DSP mul_ln1118_2742_fu_5455_p2.
DSP Report: operator mul_ln1118_2742_fu_5455_p2 is absorbed into DSP mul_ln1118_2742_fu_5455_p2.
DSP Report: Generating DSP mul_ln1118_2636_fu_3612_p2, operation Mode is: A''*(B:0x3ff98).
DSP Report: register mul_ln1118_2636_fu_3612_p2 is absorbed into DSP mul_ln1118_2636_fu_3612_p2.
DSP Report: register mul_ln1118_2636_fu_3612_p2 is absorbed into DSP mul_ln1118_2636_fu_3612_p2.
DSP Report: operator mul_ln1118_2636_fu_3612_p2 is absorbed into DSP mul_ln1118_2636_fu_3612_p2.
DSP Report: Generating DSP mul_ln1118_2702_fu_5693_p2, operation Mode is: A''*(B:0x3ff87).
DSP Report: register mul_ln1118_2702_fu_5693_p2 is absorbed into DSP mul_ln1118_2702_fu_5693_p2.
DSP Report: register mul_ln1118_2702_fu_5693_p2 is absorbed into DSP mul_ln1118_2702_fu_5693_p2.
DSP Report: operator mul_ln1118_2702_fu_5693_p2 is absorbed into DSP mul_ln1118_2702_fu_5693_p2.
DSP Report: Generating DSP mul_ln1118_2139_fu_4033_p2, operation Mode is: A''*(B:0x3ff9c).
DSP Report: register mul_ln1118_2139_fu_4033_p2 is absorbed into DSP mul_ln1118_2139_fu_4033_p2.
DSP Report: register mul_ln1118_2139_fu_4033_p2 is absorbed into DSP mul_ln1118_2139_fu_4033_p2.
DSP Report: operator mul_ln1118_2139_fu_4033_p2 is absorbed into DSP mul_ln1118_2139_fu_4033_p2.
DSP Report: Generating DSP mul_ln1118_2565_fu_4484_p2, operation Mode is: A''*(B:0x3ffa2).
DSP Report: register mul_ln1118_2565_fu_4484_p2 is absorbed into DSP mul_ln1118_2565_fu_4484_p2.
DSP Report: register mul_ln1118_2565_fu_4484_p2 is absorbed into DSP mul_ln1118_2565_fu_4484_p2.
DSP Report: operator mul_ln1118_2565_fu_4484_p2 is absorbed into DSP mul_ln1118_2565_fu_4484_p2.
DSP Report: Generating DSP mul_ln1118_2708_fu_5699_p2, operation Mode is: A''*(B:0x3ff05).
DSP Report: register mul_ln1118_2708_fu_5699_p2 is absorbed into DSP mul_ln1118_2708_fu_5699_p2.
DSP Report: register mul_ln1118_2708_fu_5699_p2 is absorbed into DSP mul_ln1118_2708_fu_5699_p2.
DSP Report: operator mul_ln1118_2708_fu_5699_p2 is absorbed into DSP mul_ln1118_2708_fu_5699_p2.
DSP Report: Generating DSP mul_ln1118_2553_fu_6257_p2, operation Mode is: A''*(B:0x3ff3f).
DSP Report: register mul_ln1118_2553_fu_6257_p2 is absorbed into DSP mul_ln1118_2553_fu_6257_p2.
DSP Report: register mul_ln1118_2553_fu_6257_p2 is absorbed into DSP mul_ln1118_2553_fu_6257_p2.
DSP Report: operator mul_ln1118_2553_fu_6257_p2 is absorbed into DSP mul_ln1118_2553_fu_6257_p2.
DSP Report: Generating DSP mul_ln1118_2645_fu_3367_p2, operation Mode is: A''*(B:0x3ff18).
DSP Report: register mul_ln1118_2645_fu_3367_p2 is absorbed into DSP mul_ln1118_2645_fu_3367_p2.
DSP Report: register mul_ln1118_2645_fu_3367_p2 is absorbed into DSP mul_ln1118_2645_fu_3367_p2.
DSP Report: operator mul_ln1118_2645_fu_3367_p2 is absorbed into DSP mul_ln1118_2645_fu_3367_p2.
DSP Report: Generating DSP mul_ln1118_2088_fu_5728_p2, operation Mode is: A''*(B:0x3ff8c).
DSP Report: register mul_ln1118_2088_fu_5728_p2 is absorbed into DSP mul_ln1118_2088_fu_5728_p2.
DSP Report: register mul_ln1118_2088_fu_5728_p2 is absorbed into DSP mul_ln1118_2088_fu_5728_p2.
DSP Report: operator mul_ln1118_2088_fu_5728_p2 is absorbed into DSP mul_ln1118_2088_fu_5728_p2.
DSP Report: Generating DSP mul_ln1118_2250_fu_5198_p2, operation Mode is: A''*(B:0x3ffa3).
DSP Report: register mul_ln1118_2250_fu_5198_p2 is absorbed into DSP mul_ln1118_2250_fu_5198_p2.
DSP Report: register mul_ln1118_2250_fu_5198_p2 is absorbed into DSP mul_ln1118_2250_fu_5198_p2.
DSP Report: operator mul_ln1118_2250_fu_5198_p2 is absorbed into DSP mul_ln1118_2250_fu_5198_p2.
DSP Report: Generating DSP mul_ln1118_2208_fu_4471_p2, operation Mode is: A''*(B:0x3ffd9).
DSP Report: register mul_ln1118_2208_fu_4471_p2 is absorbed into DSP mul_ln1118_2208_fu_4471_p2.
DSP Report: register mul_ln1118_2208_fu_4471_p2 is absorbed into DSP mul_ln1118_2208_fu_4471_p2.
DSP Report: operator mul_ln1118_2208_fu_4471_p2 is absorbed into DSP mul_ln1118_2208_fu_4471_p2.
DSP Report: Generating DSP mul_ln1118_2429_fu_5133_p2, operation Mode is: A''*(B:0x6b).
DSP Report: register data_123_V_read_1_reg_36503278_reg is absorbed into DSP mul_ln1118_2429_fu_5133_p2.
DSP Report: register data_123_V_read_1_reg_36503278_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2429_fu_5133_p2.
DSP Report: operator mul_ln1118_2429_fu_5133_p2 is absorbed into DSP mul_ln1118_2429_fu_5133_p2.
DSP Report: Generating DSP add_ln703_2592_fu_36488852_p2, operation Mode is: PCIN+A''*(B:0x4d).
DSP Report: register data_93_V_read_1_reg_36503775_reg is absorbed into DSP add_ln703_2592_fu_36488852_p2.
DSP Report: register zext_ln1118_1566_reg_36507258_reg is absorbed into DSP add_ln703_2592_fu_36488852_p2.
DSP Report: operator add_ln703_2592_fu_36488852_p2 is absorbed into DSP add_ln703_2592_fu_36488852_p2.
DSP Report: operator mul_ln1118_1838_fu_4295_p2 is absorbed into DSP add_ln703_2592_fu_36488852_p2.
DSP Report: Generating DSP mul_ln1118_2037_fu_4604_p2, operation Mode is: A''*(B:0x4b).
DSP Report: register data_103_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2037_fu_4604_p2.
DSP Report: register data_103_V_read_1_reg_36503608_reg is absorbed into DSP mul_ln1118_2037_fu_4604_p2.
DSP Report: operator mul_ln1118_2037_fu_4604_p2 is absorbed into DSP mul_ln1118_2037_fu_4604_p2.
DSP Report: Generating DSP add_ln703_3754_reg_36509129_reg, operation Mode is: PCIN+A''*(B:0x7a).
DSP Report: register data_99_V_read_int_reg_reg is absorbed into DSP add_ln703_3754_reg_36509129_reg.
DSP Report: register data_99_V_read_1_reg_36503676_reg is absorbed into DSP add_ln703_3754_reg_36509129_reg.
DSP Report: register add_ln703_3754_reg_36509129_reg is absorbed into DSP add_ln703_3754_reg_36509129_reg.
DSP Report: operator add_ln703_3754_fu_36461698_p2 is absorbed into DSP add_ln703_3754_reg_36509129_reg.
DSP Report: operator mul_ln1118_1954_fu_4141_p2 is absorbed into DSP add_ln703_3754_reg_36509129_reg.
DSP Report: Generating DSP mul_ln1118_2835_fu_5101_p2, operation Mode is: A''*(B:0x3ff76).
DSP Report: register mul_ln1118_2835_fu_5101_p2 is absorbed into DSP mul_ln1118_2835_fu_5101_p2.
DSP Report: register mul_ln1118_2835_fu_5101_p2 is absorbed into DSP mul_ln1118_2835_fu_5101_p2.
DSP Report: operator mul_ln1118_2835_fu_5101_p2 is absorbed into DSP mul_ln1118_2835_fu_5101_p2.
DSP Report: Generating DSP mul_ln1118_2855_fu_3667_p2, operation Mode is: A''*(B:0x3ff55).
DSP Report: register mul_ln1118_2855_fu_3667_p2 is absorbed into DSP mul_ln1118_2855_fu_3667_p2.
DSP Report: register mul_ln1118_2855_fu_3667_p2 is absorbed into DSP mul_ln1118_2855_fu_3667_p2.
DSP Report: operator mul_ln1118_2855_fu_3667_p2 is absorbed into DSP mul_ln1118_2855_fu_3667_p2.
DSP Report: Generating DSP mul_ln1118_2713_fu_4555_p2, operation Mode is: A''*(B:0x3ff5a).
DSP Report: register mul_ln1118_2713_fu_4555_p2 is absorbed into DSP mul_ln1118_2713_fu_4555_p2.
DSP Report: register mul_ln1118_2713_fu_4555_p2 is absorbed into DSP mul_ln1118_2713_fu_4555_p2.
DSP Report: operator mul_ln1118_2713_fu_4555_p2 is absorbed into DSP mul_ln1118_2713_fu_4555_p2.
DSP Report: Generating DSP mul_ln1118_2735_fu_6512_p2, operation Mode is: A''*(B:0x3ff4c).
DSP Report: register mul_ln1118_2735_fu_6512_p2 is absorbed into DSP mul_ln1118_2735_fu_6512_p2.
DSP Report: register mul_ln1118_2735_fu_6512_p2 is absorbed into DSP mul_ln1118_2735_fu_6512_p2.
DSP Report: operator mul_ln1118_2735_fu_6512_p2 is absorbed into DSP mul_ln1118_2735_fu_6512_p2.
DSP Report: Generating DSP mul_ln1118_2755_fu_3993_p2, operation Mode is: A''*(B:0x3ff0b).
DSP Report: register mul_ln1118_2755_fu_3993_p2 is absorbed into DSP mul_ln1118_2755_fu_3993_p2.
DSP Report: register mul_ln1118_2755_fu_3993_p2 is absorbed into DSP mul_ln1118_2755_fu_3993_p2.
DSP Report: operator mul_ln1118_2755_fu_3993_p2 is absorbed into DSP mul_ln1118_2755_fu_3993_p2.
DSP Report: Generating DSP mul_ln1118_2366_fu_6493_p2, operation Mode is: A''*(B:0x3ff8e).
DSP Report: register mul_ln1118_2366_fu_6493_p2 is absorbed into DSP mul_ln1118_2366_fu_6493_p2.
DSP Report: register mul_ln1118_2366_fu_6493_p2 is absorbed into DSP mul_ln1118_2366_fu_6493_p2.
DSP Report: operator mul_ln1118_2366_fu_6493_p2 is absorbed into DSP mul_ln1118_2366_fu_6493_p2.
DSP Report: Generating DSP mul_ln1118_2320_fu_5402_p2, operation Mode is: A''*(B:0x3ff8a).
DSP Report: register mul_ln1118_2320_fu_5402_p2 is absorbed into DSP mul_ln1118_2320_fu_5402_p2.
DSP Report: register mul_ln1118_2320_fu_5402_p2 is absorbed into DSP mul_ln1118_2320_fu_5402_p2.
DSP Report: operator mul_ln1118_2320_fu_5402_p2 is absorbed into DSP mul_ln1118_2320_fu_5402_p2.
DSP Report: Generating DSP mul_ln1118_2593_fu_5462_p2, operation Mode is: A''*(B:0x158).
DSP Report: register data_131_V_read_1_reg_36503159_reg is absorbed into DSP mul_ln1118_2593_fu_5462_p2.
DSP Report: register data_131_V_read_1_reg_36503159_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2593_fu_5462_p2.
DSP Report: operator mul_ln1118_2593_fu_5462_p2 is absorbed into DSP mul_ln1118_2593_fu_5462_p2.
DSP Report: Generating DSP add_ln703_2700_fu_36489478_p2, operation Mode is: PCIN+A''*(B:0x11a).
DSP Report: register data_121_V_read_1_reg_36503311_reg is absorbed into DSP add_ln703_2700_fu_36489478_p2.
DSP Report: register data_121_V_read_1_reg_36503311_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2700_fu_36489478_p2.
DSP Report: operator add_ln703_2700_fu_36489478_p2 is absorbed into DSP add_ln703_2700_fu_36489478_p2.
DSP Report: operator mul_ln1118_2385_fu_3679_p2 is absorbed into DSP add_ln703_2700_fu_36489478_p2.
DSP Report: Generating DSP add_ln703_2700_fu_36489478_p2, operation Mode is: PCIN+A''*(B:0x15a).
DSP Report: register data_120_V_read_1_reg_36503327_reg is absorbed into DSP add_ln703_2700_fu_36489478_p2.
DSP Report: register data_120_V_read_1_reg_36503327_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2700_fu_36489478_p2.
DSP Report: operator add_ln703_2700_fu_36489478_p2 is absorbed into DSP add_ln703_2700_fu_36489478_p2.
DSP Report: operator mul_ln1118_2362_fu_5888_p2 is absorbed into DSP add_ln703_2700_fu_36489478_p2.
DSP Report: Generating DSP add_ln703_2700_reg_36510030_reg, operation Mode is: PCIN+A''*(B:0x103).
DSP Report: register data_130_V_read_1_reg_36503173_reg is absorbed into DSP add_ln703_2700_reg_36510030_reg.
DSP Report: register data_130_V_read_1_reg_36503173_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2700_reg_36510030_reg.
DSP Report: register add_ln703_2700_reg_36510030_reg is absorbed into DSP add_ln703_2700_reg_36510030_reg.
DSP Report: operator add_ln703_2700_fu_36489478_p2 is absorbed into DSP add_ln703_2700_reg_36510030_reg.
DSP Report: operator mul_ln1118_2569_fu_5159_p2 is absorbed into DSP add_ln703_2700_reg_36510030_reg.
DSP Report: Generating DSP add_ln703_3065_fu_36491708_p2, operation Mode is: C+A''*(B:0x26).
DSP Report: register data_137_V_read_1_reg_36503069_reg is absorbed into DSP add_ln703_3065_fu_36491708_p2.
DSP Report: register data_137_V_read_1_reg_36503069_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3065_fu_36491708_p2.
DSP Report: operator add_ln703_3065_fu_36491708_p2 is absorbed into DSP add_ln703_3065_fu_36491708_p2.
DSP Report: operator mul_ln1118_2730_fu_2936_p2 is absorbed into DSP add_ln703_3065_fu_36491708_p2.
DSP Report: Generating DSP mul_ln1118_2668_fu_5711_p2, operation Mode is: A''*(B:0x25).
DSP Report: register data_134_V_read_1_reg_36503114_reg is absorbed into DSP mul_ln1118_2668_fu_5711_p2.
DSP Report: register data_134_V_read_1_reg_36503114_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2668_fu_5711_p2.
DSP Report: operator mul_ln1118_2668_fu_5711_p2 is absorbed into DSP mul_ln1118_2668_fu_5711_p2.
DSP Report: Generating DSP add_ln703_3064_fu_36491698_p2, operation Mode is: PCIN+A''*(B:0x27).
DSP Report: register data_127_V_read_1_reg_36503213_reg is absorbed into DSP add_ln703_3064_fu_36491698_p2.
DSP Report: register data_127_V_read_1_reg_36503213_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3064_fu_36491698_p2.
DSP Report: operator add_ln703_3064_fu_36491698_p2 is absorbed into DSP add_ln703_3064_fu_36491698_p2.
DSP Report: operator mul_ln1118_2509_fu_3722_p2 is absorbed into DSP add_ln703_3064_fu_36491698_p2.
DSP Report: Generating DSP mul_ln1118_2831_fu_6290_p2, operation Mode is: A''*(B:0x6c).
DSP Report: register data_142_V_read_1_reg_36502986_reg is absorbed into DSP mul_ln1118_2831_fu_6290_p2.
DSP Report: register data_142_V_read_1_reg_36502986_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2831_fu_6290_p2.
DSP Report: operator mul_ln1118_2831_fu_6290_p2 is absorbed into DSP mul_ln1118_2831_fu_6290_p2.
DSP Report: Generating DSP mul_ln1118_2624_fu_3597_p2, operation Mode is: A''*(B:0x3ffd7).
DSP Report: register mul_ln1118_2624_fu_3597_p2 is absorbed into DSP mul_ln1118_2624_fu_3597_p2.
DSP Report: register mul_ln1118_2624_fu_3597_p2 is absorbed into DSP mul_ln1118_2624_fu_3597_p2.
DSP Report: operator mul_ln1118_2624_fu_3597_p2 is absorbed into DSP mul_ln1118_2624_fu_3597_p2.
DSP Report: Generating DSP add_ln703_3063_reg_36510440_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_3063_reg_36510440_reg is absorbed into DSP add_ln703_3063_reg_36510440_reg.
DSP Report: operator add_ln703_3063_fu_36491692_p2 is absorbed into DSP add_ln703_3063_reg_36510440_reg.
DSP Report: Generating DSP mul_ln1118_1326_fu_4222_p2, operation Mode is: A''*(B:0x3ffd5).
DSP Report: register mul_ln1118_1326_fu_4222_p2 is absorbed into DSP mul_ln1118_1326_fu_4222_p2.
DSP Report: register mul_ln1118_1326_fu_4222_p2 is absorbed into DSP mul_ln1118_1326_fu_4222_p2.
DSP Report: operator mul_ln1118_1326_fu_4222_p2 is absorbed into DSP mul_ln1118_1326_fu_4222_p2.
DSP Report: Generating DSP mul_ln1118_2622_fu_3087_p2, operation Mode is: A''*(B:0x3ff95).
DSP Report: register mul_ln1118_2622_fu_3087_p2 is absorbed into DSP mul_ln1118_2622_fu_3087_p2.
DSP Report: register mul_ln1118_2622_fu_3087_p2 is absorbed into DSP mul_ln1118_2622_fu_3087_p2.
DSP Report: operator mul_ln1118_2622_fu_3087_p2 is absorbed into DSP mul_ln1118_2622_fu_3087_p2.
DSP Report: Generating DSP mul_ln1118_2644_fu_3982_p2, operation Mode is: A''*(B:0x3ffb4).
DSP Report: register mul_ln1118_2644_fu_3982_p2 is absorbed into DSP mul_ln1118_2644_fu_3982_p2.
DSP Report: register mul_ln1118_2644_fu_3982_p2 is absorbed into DSP mul_ln1118_2644_fu_3982_p2.
DSP Report: operator mul_ln1118_2644_fu_3982_p2 is absorbed into DSP mul_ln1118_2644_fu_3982_p2.
DSP Report: Generating DSP mul_ln1118_2407_fu_5594_p2, operation Mode is: A''*(B:0x3ffa5).
DSP Report: register mul_ln1118_2407_fu_5594_p2 is absorbed into DSP mul_ln1118_2407_fu_5594_p2.
DSP Report: register mul_ln1118_2407_fu_5594_p2 is absorbed into DSP mul_ln1118_2407_fu_5594_p2.
DSP Report: operator mul_ln1118_2407_fu_5594_p2 is absorbed into DSP mul_ln1118_2407_fu_5594_p2.
DSP Report: Generating DSP mul_ln1118_2620_fu_6486_p2, operation Mode is: A''*(B:0x3ff97).
DSP Report: register mul_ln1118_2620_fu_6486_p2 is absorbed into DSP mul_ln1118_2620_fu_6486_p2.
DSP Report: register mul_ln1118_2620_fu_6486_p2 is absorbed into DSP mul_ln1118_2620_fu_6486_p2.
DSP Report: operator mul_ln1118_2620_fu_6486_p2 is absorbed into DSP mul_ln1118_2620_fu_6486_p2.
DSP Report: Generating DSP mul_ln1118_2025_fu_3162_p2, operation Mode is: A''*(B:0x3ffa8).
DSP Report: register mul_ln1118_2025_fu_3162_p2 is absorbed into DSP mul_ln1118_2025_fu_3162_p2.
DSP Report: register mul_ln1118_2025_fu_3162_p2 is absorbed into DSP mul_ln1118_2025_fu_3162_p2.
DSP Report: operator mul_ln1118_2025_fu_3162_p2 is absorbed into DSP mul_ln1118_2025_fu_3162_p2.
DSP Report: Generating DSP add_ln703_2827_fu_36490218_p2, operation Mode is: C+A''*(B:0x9a).
DSP Report: register data_128_V_read_1_reg_36503200_reg is absorbed into DSP add_ln703_2827_fu_36490218_p2.
DSP Report: register data_128_V_read_1_reg_36503200_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2827_fu_36490218_p2.
DSP Report: operator add_ln703_2827_fu_36490218_p2 is absorbed into DSP add_ln703_2827_fu_36490218_p2.
DSP Report: operator mul_ln1118_2529_fu_4362_p2 is absorbed into DSP add_ln703_2827_fu_36490218_p2.
DSP Report: Generating DSP mul_ln1118_2121_fu_4002_p2, operation Mode is: A''*(B:0x3ff89).
DSP Report: register mul_ln1118_2121_fu_4002_p2 is absorbed into DSP mul_ln1118_2121_fu_4002_p2.
DSP Report: register mul_ln1118_2121_fu_4002_p2 is absorbed into DSP mul_ln1118_2121_fu_4002_p2.
DSP Report: operator mul_ln1118_2121_fu_4002_p2 is absorbed into DSP mul_ln1118_2121_fu_4002_p2.
DSP Report: Generating DSP mul_ln1118_2506_fu_2976_p2, operation Mode is: A''*(B:0x95).
DSP Report: register data_127_V_read_1_reg_36503213_reg is absorbed into DSP mul_ln1118_2506_fu_2976_p2.
DSP Report: register data_127_V_read_1_reg_36503213_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2506_fu_2976_p2.
DSP Report: operator mul_ln1118_2506_fu_2976_p2 is absorbed into DSP mul_ln1118_2506_fu_2976_p2.
DSP Report: Generating DSP mul_ln1118_1670_reg_6349626_reg, operation Mode is: (A''*(B:0x3ffa8))'.
DSP Report: register mul_ln1118_1670_reg_6349626_reg is absorbed into DSP mul_ln1118_1670_reg_6349626_reg.
DSP Report: register mul_ln1118_1670_reg_6349626_reg is absorbed into DSP mul_ln1118_1670_reg_6349626_reg.
DSP Report: register mul_ln1118_1670_reg_6349626_reg is absorbed into DSP mul_ln1118_1670_reg_6349626_reg.
DSP Report: operator mul_ln1118_1670_fu_2815_p2 is absorbed into DSP mul_ln1118_1670_reg_6349626_reg.
DSP Report: Generating DSP mul_ln1118_1576_fu_2796_p2, operation Mode is: A''*(B:0x3ffca).
DSP Report: register mul_ln1118_1576_fu_2796_p2 is absorbed into DSP mul_ln1118_1576_fu_2796_p2.
DSP Report: register mul_ln1118_1576_fu_2796_p2 is absorbed into DSP mul_ln1118_1576_fu_2796_p2.
DSP Report: operator mul_ln1118_1576_fu_2796_p2 is absorbed into DSP mul_ln1118_1576_fu_2796_p2.
DSP Report: Generating DSP mul_ln1118_1275_fu_2867_p2, operation Mode is: A''*(B:0x3ffe3).
DSP Report: register mul_ln1118_1275_fu_2867_p2 is absorbed into DSP mul_ln1118_1275_fu_2867_p2.
DSP Report: register mul_ln1118_1275_fu_2867_p2 is absorbed into DSP mul_ln1118_1275_fu_2867_p2.
DSP Report: operator mul_ln1118_1275_fu_2867_p2 is absorbed into DSP mul_ln1118_1275_fu_2867_p2.
DSP Report: Generating DSP mul_ln1118_2544_fu_4404_p2, operation Mode is: A''*(B:0x3fe98).
DSP Report: register mul_ln1118_2544_fu_4404_p2 is absorbed into DSP mul_ln1118_2544_fu_4404_p2.
DSP Report: register mul_ln1118_2544_fu_4404_p2 is absorbed into DSP mul_ln1118_2544_fu_4404_p2.
DSP Report: operator mul_ln1118_2544_fu_4404_p2 is absorbed into DSP mul_ln1118_2544_fu_4404_p2.
DSP Report: Generating DSP mul_ln1118_2562_fu_5260_p2, operation Mode is: A''*(B:0x3fe4b).
DSP Report: register mul_ln1118_2562_fu_5260_p2 is absorbed into DSP mul_ln1118_2562_fu_5260_p2.
DSP Report: register mul_ln1118_2562_fu_5260_p2 is absorbed into DSP mul_ln1118_2562_fu_5260_p2.
DSP Report: operator mul_ln1118_2562_fu_5260_p2 is absorbed into DSP mul_ln1118_2562_fu_5260_p2.
DSP Report: Generating DSP mul_ln1118_2458_fu_3960_p2, operation Mode is: A''*(B:0x3fed3).
DSP Report: register mul_ln1118_2458_fu_3960_p2 is absorbed into DSP mul_ln1118_2458_fu_3960_p2.
DSP Report: register mul_ln1118_2458_fu_3960_p2 is absorbed into DSP mul_ln1118_2458_fu_3960_p2.
DSP Report: operator mul_ln1118_2458_fu_3960_p2 is absorbed into DSP mul_ln1118_2458_fu_3960_p2.
DSP Report: Generating DSP mul_ln1118_2479_fu_4400_p2, operation Mode is: A''*(B:0x3fee5).
DSP Report: register mul_ln1118_2479_fu_4400_p2 is absorbed into DSP mul_ln1118_2479_fu_4400_p2.
DSP Report: register mul_ln1118_2479_fu_4400_p2 is absorbed into DSP mul_ln1118_2479_fu_4400_p2.
DSP Report: operator mul_ln1118_2479_fu_4400_p2 is absorbed into DSP mul_ln1118_2479_fu_4400_p2.
DSP Report: Generating DSP mul_ln1118_2418_fu_3016_p2, operation Mode is: A''*(B:0x3feab).
DSP Report: register mul_ln1118_2418_fu_3016_p2 is absorbed into DSP mul_ln1118_2418_fu_3016_p2.
DSP Report: register mul_ln1118_2418_fu_3016_p2 is absorbed into DSP mul_ln1118_2418_fu_3016_p2.
DSP Report: operator mul_ln1118_2418_fu_3016_p2 is absorbed into DSP mul_ln1118_2418_fu_3016_p2.
DSP Report: Generating DSP mul_ln1118_2438_fu_4539_p2, operation Mode is: A''*(B:0x3fed5).
DSP Report: register mul_ln1118_2438_fu_4539_p2 is absorbed into DSP mul_ln1118_2438_fu_4539_p2.
DSP Report: register mul_ln1118_2438_fu_4539_p2 is absorbed into DSP mul_ln1118_2438_fu_4539_p2.
DSP Report: operator mul_ln1118_2438_fu_4539_p2 is absorbed into DSP mul_ln1118_2438_fu_4539_p2.
DSP Report: Generating DSP mul_ln1118_2334_fu_5664_p2, operation Mode is: A''*(B:0x3fefd).
DSP Report: register mul_ln1118_2334_fu_5664_p2 is absorbed into DSP mul_ln1118_2334_fu_5664_p2.
DSP Report: register mul_ln1118_2334_fu_5664_p2 is absorbed into DSP mul_ln1118_2334_fu_5664_p2.
DSP Report: operator mul_ln1118_2334_fu_5664_p2 is absorbed into DSP mul_ln1118_2334_fu_5664_p2.
DSP Report: Generating DSP mul_ln1118_2379_fu_5266_p2, operation Mode is: A''*(B:0x3fe91).
DSP Report: register mul_ln1118_2379_fu_5266_p2 is absorbed into DSP mul_ln1118_2379_fu_5266_p2.
DSP Report: register mul_ln1118_2379_fu_5266_p2 is absorbed into DSP mul_ln1118_2379_fu_5266_p2.
DSP Report: operator mul_ln1118_2379_fu_5266_p2 is absorbed into DSP mul_ln1118_2379_fu_5266_p2.
DSP Report: Generating DSP mul_ln1118_1806_fu_3356_p2, operation Mode is: A''*(B:0x73).
DSP Report: register data_92_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1806_fu_3356_p2.
DSP Report: register data_92_V_read_1_reg_36503790_reg is absorbed into DSP mul_ln1118_1806_fu_3356_p2.
DSP Report: operator mul_ln1118_1806_fu_3356_p2 is absorbed into DSP mul_ln1118_1806_fu_3356_p2.
DSP Report: Generating DSP mul_ln1118_2843_fu_5642_p2, operation Mode is: A''*(B:0x3ff5a).
DSP Report: register mul_ln1118_2843_fu_5642_p2 is absorbed into DSP mul_ln1118_2843_fu_5642_p2.
DSP Report: register mul_ln1118_2843_fu_5642_p2 is absorbed into DSP mul_ln1118_2843_fu_5642_p2.
DSP Report: operator mul_ln1118_2843_fu_5642_p2 is absorbed into DSP mul_ln1118_2843_fu_5642_p2.
DSP Report: Generating DSP mul_ln1118_2463_fu_4567_p2, operation Mode is: A''*(B:0x107).
DSP Report: register data_125_V_read_1_reg_36503246_reg is absorbed into DSP mul_ln1118_2463_fu_4567_p2.
DSP Report: register data_125_V_read_1_reg_36503246_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2463_fu_4567_p2.
DSP Report: operator mul_ln1118_2463_fu_4567_p2 is absorbed into DSP mul_ln1118_2463_fu_4567_p2.
DSP Report: Generating DSP mul_ln1118_2141_fu_3895_p2, operation Mode is: A''*(B:0x3ff57).
DSP Report: register mul_ln1118_2141_fu_3895_p2 is absorbed into DSP mul_ln1118_2141_fu_3895_p2.
DSP Report: register mul_ln1118_2141_fu_3895_p2 is absorbed into DSP mul_ln1118_2141_fu_3895_p2.
DSP Report: operator mul_ln1118_2141_fu_3895_p2 is absorbed into DSP mul_ln1118_2141_fu_3895_p2.
DSP Report: Generating DSP mul_ln1118_2404_fu_3035_p2, operation Mode is: A''*(B:0x3ff19).
DSP Report: register mul_ln1118_2404_fu_3035_p2 is absorbed into DSP mul_ln1118_2404_fu_3035_p2.
DSP Report: register mul_ln1118_2404_fu_3035_p2 is absorbed into DSP mul_ln1118_2404_fu_3035_p2.
DSP Report: operator mul_ln1118_2404_fu_3035_p2 is absorbed into DSP mul_ln1118_2404_fu_3035_p2.
DSP Report: Generating DSP add_ln703_2661_reg_36509970_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_2661_reg_36509970_reg is absorbed into DSP add_ln703_2661_reg_36509970_reg.
DSP Report: operator add_ln703_2661_fu_36489278_p2 is absorbed into DSP add_ln703_2661_reg_36509970_reg.
DSP Report: Generating DSP mul_ln1118_2202_fu_5115_p2, operation Mode is: A''*(B:0x154).
DSP Report: register data_112_V_read_1_reg_36503460_reg is absorbed into DSP mul_ln1118_2202_fu_5115_p2.
DSP Report: register data_112_V_read_1_reg_36503460_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2202_fu_5115_p2.
DSP Report: operator mul_ln1118_2202_fu_5115_p2 is absorbed into DSP mul_ln1118_2202_fu_5115_p2.
DSP Report: Generating DSP add_ln703_2656_fu_36489256_p2, operation Mode is: PCIN+A''*(B:0x137).
DSP Report: register data_105_V_read_1_reg_36503573_reg is absorbed into DSP add_ln703_2656_fu_36489256_p2.
DSP Report: register data_105_V_read_1_reg_36503573_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2656_fu_36489256_p2.
DSP Report: operator add_ln703_2656_fu_36489256_p2 is absorbed into DSP add_ln703_2656_fu_36489256_p2.
DSP Report: operator mul_ln1118_2061_fu_3055_p2 is absorbed into DSP add_ln703_2656_fu_36489256_p2.
DSP Report: Generating DSP mul_ln1118_2384_fu_3247_p2, operation Mode is: A''*(B:0x3fef1).
DSP Report: register mul_ln1118_2384_fu_3247_p2 is absorbed into DSP mul_ln1118_2384_fu_3247_p2.
DSP Report: register mul_ln1118_2384_fu_3247_p2 is absorbed into DSP mul_ln1118_2384_fu_3247_p2.
DSP Report: operator mul_ln1118_2384_fu_3247_p2 is absorbed into DSP mul_ln1118_2384_fu_3247_p2.
DSP Report: Generating DSP mul_ln1118_2739_fu_3715_p2, operation Mode is: A''*(B:0x3feb6).
DSP Report: register mul_ln1118_2739_fu_3715_p2 is absorbed into DSP mul_ln1118_2739_fu_3715_p2.
DSP Report: register mul_ln1118_2739_fu_3715_p2 is absorbed into DSP mul_ln1118_2739_fu_3715_p2.
DSP Report: operator mul_ln1118_2739_fu_3715_p2 is absorbed into DSP mul_ln1118_2739_fu_3715_p2.
DSP Report: Generating DSP mul_ln1118_2799_fu_3744_p2, operation Mode is: A''*(B:0x3fe75).
DSP Report: register mul_ln1118_2799_fu_3744_p2 is absorbed into DSP mul_ln1118_2799_fu_3744_p2.
DSP Report: register mul_ln1118_2799_fu_3744_p2 is absorbed into DSP mul_ln1118_2799_fu_3744_p2.
DSP Report: operator mul_ln1118_2799_fu_3744_p2 is absorbed into DSP mul_ln1118_2799_fu_3744_p2.
DSP Report: Generating DSP mul_ln1118_2676_fu_4045_p2, operation Mode is: A''*(B:0x3fee2).
DSP Report: register mul_ln1118_2676_fu_4045_p2 is absorbed into DSP mul_ln1118_2676_fu_4045_p2.
DSP Report: register mul_ln1118_2676_fu_4045_p2 is absorbed into DSP mul_ln1118_2676_fu_4045_p2.
DSP Report: operator mul_ln1118_2676_fu_4045_p2 is absorbed into DSP mul_ln1118_2676_fu_4045_p2.
DSP Report: Generating DSP mul_ln1118_2699_fu_5690_p2, operation Mode is: A''*(B:0x3fedb).
DSP Report: register mul_ln1118_2699_fu_5690_p2 is absorbed into DSP mul_ln1118_2699_fu_5690_p2.
DSP Report: register mul_ln1118_2699_fu_5690_p2 is absorbed into DSP mul_ln1118_2699_fu_5690_p2.
DSP Report: operator mul_ln1118_2699_fu_5690_p2 is absorbed into DSP mul_ln1118_2699_fu_5690_p2.
DSP Report: Generating DSP mul_ln1118_946_fu_5557_p2, operation Mode is: A''*(B:0x3ffd1).
DSP Report: register mul_ln1118_946_fu_5557_p2 is absorbed into DSP mul_ln1118_946_fu_5557_p2.
DSP Report: register mul_ln1118_946_fu_5557_p2 is absorbed into DSP mul_ln1118_946_fu_5557_p2.
DSP Report: operator mul_ln1118_946_fu_5557_p2 is absorbed into DSP mul_ln1118_946_fu_5557_p2.
DSP Report: Generating DSP mul_ln1118_2589_fu_4602_p2, operation Mode is: A''*(B:0x17a).
DSP Report: register data_130_V_read_1_reg_36503173_reg is absorbed into DSP mul_ln1118_2589_fu_4602_p2.
DSP Report: register data_130_V_read_1_reg_36503173_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2589_fu_4602_p2.
DSP Report: operator mul_ln1118_2589_fu_4602_p2 is absorbed into DSP mul_ln1118_2589_fu_4602_p2.
DSP Report: Generating DSP add_ln703_3844_fu_36496573_p2, operation Mode is: PCIN+A''*(B:0x164).
DSP Report: register data_131_V_read_1_reg_36503159_reg is absorbed into DSP add_ln703_3844_fu_36496573_p2.
DSP Report: register data_131_V_read_1_reg_36503159_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3844_fu_36496573_p2.
DSP Report: operator add_ln703_3844_fu_36496573_p2 is absorbed into DSP add_ln703_3844_fu_36496573_p2.
DSP Report: operator mul_ln1118_2611_fu_6472_p2 is absorbed into DSP add_ln703_3844_fu_36496573_p2.
DSP Report: Generating DSP mul_ln1118_2801_fu_3752_p2, operation Mode is: A''*(B:0x17e).
DSP Report: register data_140_V_read_1_reg_36503021_reg is absorbed into DSP mul_ln1118_2801_fu_3752_p2.
DSP Report: register data_140_V_read_1_reg_36503021_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2801_fu_3752_p2.
DSP Report: operator mul_ln1118_2801_fu_3752_p2 is absorbed into DSP mul_ln1118_2801_fu_3752_p2.
DSP Report: Generating DSP add_ln703_3843_fu_36496563_p2, operation Mode is: PCIN+A''*(B:0x11b).
DSP Report: register data_136_V_read_1_reg_36503085_reg is absorbed into DSP add_ln703_3843_fu_36496563_p2.
DSP Report: register data_136_V_read_1_reg_36503085_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3843_fu_36496563_p2.
DSP Report: operator add_ln703_3843_fu_36496563_p2 is absorbed into DSP add_ln703_3843_fu_36496563_p2.
DSP Report: operator mul_ln1118_2723_fu_6345_p2 is absorbed into DSP add_ln703_3843_fu_36496563_p2.
DSP Report: Generating DSP add_ln703_3843_fu_36496563_p2, operation Mode is: PCIN+A''*(B:0x13a).
DSP Report: register data_138_V_read_1_reg_36503052_reg is absorbed into DSP add_ln703_3843_fu_36496563_p2.
DSP Report: register data_138_V_read_1_reg_36503052_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3843_fu_36496563_p2.
DSP Report: operator add_ln703_3843_fu_36496563_p2 is absorbed into DSP add_ln703_3843_fu_36496563_p2.
DSP Report: operator mul_ln1118_2763_fu_4584_p2 is absorbed into DSP add_ln703_3843_fu_36496563_p2.
DSP Report: Generating DSP mul_ln1118_2581_fu_2946_p2, operation Mode is: A''*(B:0x3fe47).
DSP Report: register mul_ln1118_2581_fu_2946_p2 is absorbed into DSP mul_ln1118_2581_fu_2946_p2.
DSP Report: register mul_ln1118_2581_fu_2946_p2 is absorbed into DSP mul_ln1118_2581_fu_2946_p2.
DSP Report: operator mul_ln1118_2581_fu_2946_p2 is absorbed into DSP mul_ln1118_2581_fu_2946_p2.
DSP Report: Generating DSP mul_ln1118_2605_fu_3574_p2, operation Mode is: A''*(B:0x3fe89).
DSP Report: register mul_ln1118_2605_fu_3574_p2 is absorbed into DSP mul_ln1118_2605_fu_3574_p2.
DSP Report: register mul_ln1118_2605_fu_3574_p2 is absorbed into DSP mul_ln1118_2605_fu_3574_p2.
DSP Report: operator mul_ln1118_2605_fu_3574_p2 is absorbed into DSP mul_ln1118_2605_fu_3574_p2.
DSP Report: Generating DSP mul_ln1118_2672_fu_4321_p2, operation Mode is: A''*(B:0x3fef7).
DSP Report: register mul_ln1118_2672_fu_4321_p2 is absorbed into DSP mul_ln1118_2672_fu_4321_p2.
DSP Report: register mul_ln1118_2672_fu_4321_p2 is absorbed into DSP mul_ln1118_2672_fu_4321_p2.
DSP Report: operator mul_ln1118_2672_fu_4321_p2 is absorbed into DSP mul_ln1118_2672_fu_4321_p2.
DSP Report: Generating DSP mul_ln1118_2775_fu_6527_p2, operation Mode is: A''*(B:0x3fec1).
DSP Report: register mul_ln1118_2775_fu_6527_p2 is absorbed into DSP mul_ln1118_2775_fu_6527_p2.
DSP Report: register mul_ln1118_2775_fu_6527_p2 is absorbed into DSP mul_ln1118_2775_fu_6527_p2.
DSP Report: operator mul_ln1118_2775_fu_6527_p2 is absorbed into DSP mul_ln1118_2775_fu_6527_p2.
DSP Report: Generating DSP mul_ln1118_2649_fu_2935_p2, operation Mode is: A''*(B:0x3fee7).
DSP Report: register mul_ln1118_2649_fu_2935_p2 is absorbed into DSP mul_ln1118_2649_fu_2935_p2.
DSP Report: register mul_ln1118_2649_fu_2935_p2 is absorbed into DSP mul_ln1118_2649_fu_2935_p2.
DSP Report: operator mul_ln1118_2649_fu_2935_p2 is absorbed into DSP mul_ln1118_2649_fu_2935_p2.
DSP Report: Generating DSP mul_ln1118_2535_fu_6425_p2, operation Mode is: A''*(B:0x3fe92).
DSP Report: register mul_ln1118_2535_fu_6425_p2 is absorbed into DSP mul_ln1118_2535_fu_6425_p2.
DSP Report: register mul_ln1118_2535_fu_6425_p2 is absorbed into DSP mul_ln1118_2535_fu_6425_p2.
DSP Report: operator mul_ln1118_2535_fu_6425_p2 is absorbed into DSP mul_ln1118_2535_fu_6425_p2.
DSP Report: Generating DSP mul_ln1118_815_fu_4430_p2, operation Mode is: A''*(B:0x3ffe5).
DSP Report: register mul_ln1118_815_fu_4430_p2 is absorbed into DSP mul_ln1118_815_fu_4430_p2.
DSP Report: register mul_ln1118_815_fu_4430_p2 is absorbed into DSP mul_ln1118_815_fu_4430_p2.
DSP Report: operator mul_ln1118_815_fu_4430_p2 is absorbed into DSP mul_ln1118_815_fu_4430_p2.
DSP Report: Generating DSP add_ln703_2267_fu_36486702_p2, operation Mode is: C+A''*(B:0x2d).
DSP Report: register data_105_V_read_1_reg_36503573_reg is absorbed into DSP add_ln703_2267_fu_36486702_p2.
DSP Report: register data_105_V_read_1_reg_36503573_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2267_fu_36486702_p2.
DSP Report: operator add_ln703_2267_fu_36486702_p2 is absorbed into DSP add_ln703_2267_fu_36486702_p2.
DSP Report: operator mul_ln1118_2075_fu_4687_p2 is absorbed into DSP add_ln703_2267_fu_36486702_p2.
DSP Report: Generating DSP mul_ln1118_1401_fu_3427_p2, operation Mode is: A''*(B:0x1b).
DSP Report: register data_70_V_read_1_reg_36504141_reg is absorbed into DSP mul_ln1118_1401_fu_3427_p2.
DSP Report: register data_70_V_read_1_reg_36504141_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1401_fu_3427_p2.
DSP Report: operator mul_ln1118_1401_fu_3427_p2 is absorbed into DSP mul_ln1118_1401_fu_3427_p2.
DSP Report: Generating DSP add_ln703_3161_fu_36492272_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_1681_fu_36483059_p2 is absorbed into DSP add_ln703_3161_fu_36492272_p2.
DSP Report: register add_ln703_3161_fu_36492272_p2 is absorbed into DSP add_ln703_3161_fu_36492272_p2.
DSP Report: register add_ln703_1681_fu_36483059_p2 is absorbed into DSP add_ln703_3161_fu_36492272_p2.
DSP Report: register add_ln703_3161_fu_36492272_p2 is absorbed into DSP add_ln703_3161_fu_36492272_p2.
DSP Report: register data_90_V_read_1_reg_36503822_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3161_fu_36492272_p2.
DSP Report: operator add_ln703_3161_fu_36492272_p2 is absorbed into DSP add_ln703_3161_fu_36492272_p2.
DSP Report: Generating DSP mul_ln1118_1052_fu_2800_p2, operation Mode is: A''*(B:0x3ff5e).
DSP Report: register mul_ln1118_1052_fu_2800_p2 is absorbed into DSP mul_ln1118_1052_fu_2800_p2.
DSP Report: register mul_ln1118_1052_fu_2800_p2 is absorbed into DSP mul_ln1118_1052_fu_2800_p2.
DSP Report: operator mul_ln1118_1052_fu_2800_p2 is absorbed into DSP mul_ln1118_1052_fu_2800_p2.
DSP Report: Generating DSP mul_ln1118_2558_fu_5326_p2, operation Mode is: A''*(B:0x3ff8c).
DSP Report: register mul_ln1118_2558_fu_5326_p2 is absorbed into DSP mul_ln1118_2558_fu_5326_p2.
DSP Report: register mul_ln1118_2558_fu_5326_p2 is absorbed into DSP mul_ln1118_2558_fu_5326_p2.
DSP Report: operator mul_ln1118_2558_fu_5326_p2 is absorbed into DSP mul_ln1118_2558_fu_5326_p2.
DSP Report: Generating DSP mul_ln1118_2582_fu_5630_p2, operation Mode is: A''*(B:0x3ffb3).
DSP Report: register mul_ln1118_2582_fu_5630_p2 is absorbed into DSP mul_ln1118_2582_fu_5630_p2.
DSP Report: register mul_ln1118_2582_fu_5630_p2 is absorbed into DSP mul_ln1118_2582_fu_5630_p2.
DSP Report: operator mul_ln1118_2582_fu_5630_p2 is absorbed into DSP mul_ln1118_2582_fu_5630_p2.
DSP Report: Generating DSP mul_ln1118_2836_fu_5389_p2, operation Mode is: A''*(B:0x9f).
DSP Report: register data_142_V_read_1_reg_36502986_reg is absorbed into DSP mul_ln1118_2836_fu_5389_p2.
DSP Report: register data_142_V_read_1_reg_36502986_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2836_fu_5389_p2.
DSP Report: operator mul_ln1118_2836_fu_5389_p2 is absorbed into DSP mul_ln1118_2836_fu_5389_p2.
DSP Report: Generating DSP add_ln703_3408_fu_36493816_p2, operation Mode is: PCIN+A''*(B:0x97).
DSP Report: register data_141_V_read_1_reg_36503005_reg is absorbed into DSP add_ln703_3408_fu_36493816_p2.
DSP Report: register data_141_V_read_1_reg_36503005_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3408_fu_36493816_p2.
DSP Report: operator add_ln703_3408_fu_36493816_p2 is absorbed into DSP add_ln703_3408_fu_36493816_p2.
DSP Report: operator mul_ln1118_2808_fu_3789_p2 is absorbed into DSP add_ln703_3408_fu_36493816_p2.
DSP Report: Generating DSP mul_ln1118_2373_fu_5899_p2, operation Mode is: A''*(B:0x3ffce).
DSP Report: register mul_ln1118_2373_fu_5899_p2 is absorbed into DSP mul_ln1118_2373_fu_5899_p2.
DSP Report: register mul_ln1118_2373_fu_5899_p2 is absorbed into DSP mul_ln1118_2373_fu_5899_p2.
DSP Report: operator mul_ln1118_2373_fu_5899_p2 is absorbed into DSP mul_ln1118_2373_fu_5899_p2.
DSP Report: Generating DSP add_ln703_3412_fu_36493842_p2, operation Mode is: C+A''*(B:0x53).
DSP Report: register data_124_V_read_1_reg_36503263_reg is absorbed into DSP add_ln703_3412_fu_36493842_p2.
DSP Report: register data_124_V_read_1_reg_36503263_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3412_fu_36493842_p2.
DSP Report: operator add_ln703_3412_fu_36493842_p2 is absorbed into DSP add_ln703_3412_fu_36493842_p2.
DSP Report: operator mul_ln1118_2454_fu_5160_p2 is absorbed into DSP add_ln703_3412_fu_36493842_p2.
DSP Report: Generating DSP mul_ln1118_2539_fu_4396_p2, operation Mode is: A''*(B:0x3ffb7).
DSP Report: register mul_ln1118_2539_fu_4396_p2 is absorbed into DSP mul_ln1118_2539_fu_4396_p2.
DSP Report: register mul_ln1118_2539_fu_4396_p2 is absorbed into DSP mul_ln1118_2539_fu_4396_p2.
DSP Report: operator mul_ln1118_2539_fu_4396_p2 is absorbed into DSP mul_ln1118_2539_fu_4396_p2.
DSP Report: Generating DSP mul_ln1118_2131_fu_4457_p2, operation Mode is: A''*(B:0x3ffa7).
DSP Report: register mul_ln1118_2131_fu_4457_p2 is absorbed into DSP mul_ln1118_2131_fu_4457_p2.
DSP Report: register mul_ln1118_2131_fu_4457_p2 is absorbed into DSP mul_ln1118_2131_fu_4457_p2.
DSP Report: operator mul_ln1118_2131_fu_4457_p2 is absorbed into DSP mul_ln1118_2131_fu_4457_p2.
DSP Report: Generating DSP mul_ln1118_2034_fu_4646_p2, operation Mode is: A''*(B:0x3ff89).
DSP Report: register mul_ln1118_2034_fu_4646_p2 is absorbed into DSP mul_ln1118_2034_fu_4646_p2.
DSP Report: register mul_ln1118_2034_fu_4646_p2 is absorbed into DSP mul_ln1118_2034_fu_4646_p2.
DSP Report: operator mul_ln1118_2034_fu_4646_p2 is absorbed into DSP mul_ln1118_2034_fu_4646_p2.
DSP Report: Generating DSP mul_ln1118_2073_fu_5269_p2, operation Mode is: A''*(B:0x3ff9b).
DSP Report: register mul_ln1118_2073_fu_5269_p2 is absorbed into DSP mul_ln1118_2073_fu_5269_p2.
DSP Report: register mul_ln1118_2073_fu_5269_p2 is absorbed into DSP mul_ln1118_2073_fu_5269_p2.
DSP Report: operator mul_ln1118_2073_fu_5269_p2 is absorbed into DSP mul_ln1118_2073_fu_5269_p2.
DSP Report: Generating DSP mul_ln1118_2738_fu_3284_p2, operation Mode is: A''*(B:0x3ffd3).
DSP Report: register mul_ln1118_2738_fu_3284_p2 is absorbed into DSP mul_ln1118_2738_fu_3284_p2.
DSP Report: register mul_ln1118_2738_fu_3284_p2 is absorbed into DSP mul_ln1118_2738_fu_3284_p2.
DSP Report: operator mul_ln1118_2738_fu_3284_p2 is absorbed into DSP mul_ln1118_2738_fu_3284_p2.
DSP Report: Generating DSP mul_ln1118_2516_fu_5430_p2, operation Mode is: A''*(B:0x3ffd7).
DSP Report: register mul_ln1118_2516_fu_5430_p2 is absorbed into DSP mul_ln1118_2516_fu_5430_p2.
DSP Report: register mul_ln1118_2516_fu_5430_p2 is absorbed into DSP mul_ln1118_2516_fu_5430_p2.
DSP Report: operator mul_ln1118_2516_fu_5430_p2 is absorbed into DSP mul_ln1118_2516_fu_5430_p2.
DSP Report: Generating DSP mul_ln1118_2584_fu_4390_p2, operation Mode is: A''*(B:0x3ffc7).
DSP Report: register mul_ln1118_2584_fu_4390_p2 is absorbed into DSP mul_ln1118_2584_fu_4390_p2.
DSP Report: register mul_ln1118_2584_fu_4390_p2 is absorbed into DSP mul_ln1118_2584_fu_4390_p2.
DSP Report: operator mul_ln1118_2584_fu_4390_p2 is absorbed into DSP mul_ln1118_2584_fu_4390_p2.
DSP Report: Generating DSP mul_ln1118_2375_fu_5311_p2, operation Mode is: A''*(B:0x3ffc3).
DSP Report: register mul_ln1118_2375_fu_5311_p2 is absorbed into DSP mul_ln1118_2375_fu_5311_p2.
DSP Report: register mul_ln1118_2375_fu_5311_p2 is absorbed into DSP mul_ln1118_2375_fu_5311_p2.
DSP Report: operator mul_ln1118_2375_fu_5311_p2 is absorbed into DSP mul_ln1118_2375_fu_5311_p2.
DSP Report: Generating DSP mul_ln1118_2717_fu_6335_p2, operation Mode is: A''*(B:0x3ffb7).
DSP Report: register mul_ln1118_2717_fu_6335_p2 is absorbed into DSP mul_ln1118_2717_fu_6335_p2.
DSP Report: register mul_ln1118_2717_fu_6335_p2 is absorbed into DSP mul_ln1118_2717_fu_6335_p2.
DSP Report: operator mul_ln1118_2717_fu_6335_p2 is absorbed into DSP mul_ln1118_2717_fu_6335_p2.
DSP Report: Generating DSP mul_ln1118_2607_fu_3576_p2, operation Mode is: A''*(B:0x3ffba).
DSP Report: register mul_ln1118_2607_fu_3576_p2 is absorbed into DSP mul_ln1118_2607_fu_3576_p2.
DSP Report: register mul_ln1118_2607_fu_3576_p2 is absorbed into DSP mul_ln1118_2607_fu_3576_p2.
DSP Report: operator mul_ln1118_2607_fu_3576_p2 is absorbed into DSP mul_ln1118_2607_fu_3576_p2.
DSP Report: Generating DSP mul_ln1118_2092_fu_6363_p2, operation Mode is: A''*(B:0x46).
DSP Report: register data_106_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2092_fu_6363_p2.
DSP Report: register data_106_V_read_1_reg_36503556_reg is absorbed into DSP mul_ln1118_2092_fu_6363_p2.
DSP Report: operator mul_ln1118_2092_fu_6363_p2 is absorbed into DSP mul_ln1118_2092_fu_6363_p2.
DSP Report: Generating DSP add_ln703_3498_fu_36461664_p2, operation Mode is: PCIN+A''*(B:0x5b).
DSP Report: register data_91_V_read_int_reg_reg is absorbed into DSP add_ln703_3498_fu_36461664_p2.
DSP Report: register data_91_V_read_1_reg_36503806_reg is absorbed into DSP add_ln703_3498_fu_36461664_p2.
DSP Report: operator add_ln703_3498_fu_36461664_p2 is absorbed into DSP add_ln703_3498_fu_36461664_p2.
DSP Report: operator mul_ln1118_1798_fu_4228_p2 is absorbed into DSP add_ln703_3498_fu_36461664_p2.
DSP Report: Generating DSP add_ln703_3497_fu_36461654_p2, operation Mode is: C+A''*(B:0x3ff9f).
DSP Report: register add_ln703_3497_fu_36461654_p2 is absorbed into DSP add_ln703_3497_fu_36461654_p2.
DSP Report: register add_ln703_3497_fu_36461654_p2 is absorbed into DSP add_ln703_3497_fu_36461654_p2.
DSP Report: operator add_ln703_3497_fu_36461654_p2 is absorbed into DSP add_ln703_3497_fu_36461654_p2.
DSP Report: operator mul_ln1118_2777_fu_4135_p2 is absorbed into DSP add_ln703_3497_fu_36461654_p2.
DSP Report: Generating DSP mul_ln1118_2433_fu_4534_p2, operation Mode is: A''*(B:0x68).
DSP Report: register data_123_V_read_1_reg_36503278_reg is absorbed into DSP mul_ln1118_2433_fu_4534_p2.
DSP Report: register data_123_V_read_1_reg_36503278_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2433_fu_4534_p2.
DSP Report: operator mul_ln1118_2433_fu_4534_p2 is absorbed into DSP mul_ln1118_2433_fu_4534_p2.
DSP Report: Generating DSP add_ln703_3503_fu_36494371_p2, operation Mode is: PCIN+A''*(B:0x6a).
DSP Report: register data_110_V_read_1_reg_36503491_reg is absorbed into DSP add_ln703_3503_fu_36494371_p2.
DSP Report: register data_110_V_read_1_reg_36503491_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3503_fu_36494371_p2.
DSP Report: operator add_ln703_3503_fu_36494371_p2 is absorbed into DSP add_ln703_3503_fu_36494371_p2.
DSP Report: operator mul_ln1118_2172_fu_3355_p2 is absorbed into DSP add_ln703_3503_fu_36494371_p2.
DSP Report: Generating DSP add_ln703_3503_fu_36494371_p2, operation Mode is: PCIN+A''*(B:0x6e).
DSP Report: register data_109_V_read_1_reg_36503507_reg is absorbed into DSP add_ln703_3503_fu_36494371_p2.
DSP Report: register data_109_V_read_1_reg_36503507_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3503_fu_36494371_p2.
DSP Report: operator add_ln703_3503_fu_36494371_p2 is absorbed into DSP add_ln703_3503_fu_36494371_p2.
DSP Report: operator mul_ln1118_2153_fu_2609_p2 is absorbed into DSP add_ln703_3503_fu_36494371_p2.
DSP Report: Generating DSP add_ln703_3503_fu_36494371_p2, operation Mode is: PCIN+A''*(B:0x74).
DSP Report: register data_112_V_read_1_reg_36503460_reg is absorbed into DSP add_ln703_3503_fu_36494371_p2.
DSP Report: register data_112_V_read_1_reg_36503460_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3503_fu_36494371_p2.
DSP Report: operator add_ln703_3503_fu_36494371_p2 is absorbed into DSP add_ln703_3503_fu_36494371_p2.
DSP Report: operator mul_ln1118_2211_fu_3886_p2 is absorbed into DSP add_ln703_3503_fu_36494371_p2.
DSP Report: Generating DSP mul_ln1118_2829_fu_6617_p2, operation Mode is: A''*(B:0x3fee5).
DSP Report: register mul_ln1118_2829_fu_6617_p2 is absorbed into DSP mul_ln1118_2829_fu_6617_p2.
DSP Report: register mul_ln1118_2829_fu_6617_p2 is absorbed into DSP mul_ln1118_2829_fu_6617_p2.
DSP Report: operator mul_ln1118_2829_fu_6617_p2 is absorbed into DSP mul_ln1118_2829_fu_6617_p2.
DSP Report: Generating DSP mul_ln1118_2848_fu_4557_p2, operation Mode is: A''*(B:0x3fe98).
DSP Report: register mul_ln1118_2848_fu_4557_p2 is absorbed into DSP mul_ln1118_2848_fu_4557_p2.
DSP Report: register mul_ln1118_2848_fu_4557_p2 is absorbed into DSP mul_ln1118_2848_fu_4557_p2.
DSP Report: operator mul_ln1118_2848_fu_4557_p2 is absorbed into DSP mul_ln1118_2848_fu_4557_p2.
DSP Report: Generating DSP mul_ln1118_2789_fu_4761_p2, operation Mode is: A''*(B:0x3fed8).
DSP Report: register mul_ln1118_2789_fu_4761_p2 is absorbed into DSP mul_ln1118_2789_fu_4761_p2.
DSP Report: register mul_ln1118_2789_fu_4761_p2 is absorbed into DSP mul_ln1118_2789_fu_4761_p2.
DSP Report: operator mul_ln1118_2789_fu_4761_p2 is absorbed into DSP mul_ln1118_2789_fu_4761_p2.
DSP Report: Generating DSP mul_ln1118_2809_fu_3241_p2, operation Mode is: A''*(B:0x3fe2c).
DSP Report: register mul_ln1118_2809_fu_3241_p2 is absorbed into DSP mul_ln1118_2809_fu_3241_p2.
DSP Report: register mul_ln1118_2809_fu_3241_p2 is absorbed into DSP mul_ln1118_2809_fu_3241_p2.
DSP Report: operator mul_ln1118_2809_fu_3241_p2 is absorbed into DSP mul_ln1118_2809_fu_3241_p2.
DSP Report: Generating DSP mul_ln1118_2748_fu_2846_p2, operation Mode is: A''*(B:0x3fe7a).
DSP Report: register mul_ln1118_2748_fu_2846_p2 is absorbed into DSP mul_ln1118_2748_fu_2846_p2.
DSP Report: register mul_ln1118_2748_fu_2846_p2 is absorbed into DSP mul_ln1118_2748_fu_2846_p2.
DSP Report: operator mul_ln1118_2748_fu_2846_p2 is absorbed into DSP mul_ln1118_2748_fu_2846_p2.
DSP Report: Generating DSP mul_ln1118_2769_fu_5308_p2, operation Mode is: A''*(B:0x3feed).
DSP Report: register mul_ln1118_2769_fu_5308_p2 is absorbed into DSP mul_ln1118_2769_fu_5308_p2.
DSP Report: register mul_ln1118_2769_fu_5308_p2 is absorbed into DSP mul_ln1118_2769_fu_5308_p2.
DSP Report: operator mul_ln1118_2769_fu_5308_p2 is absorbed into DSP mul_ln1118_2769_fu_5308_p2.
DSP Report: Generating DSP mul_ln1118_2612_fu_3076_p2, operation Mode is: A''*(B:0x3ffd3).
DSP Report: register mul_ln1118_2612_fu_3076_p2 is absorbed into DSP mul_ln1118_2612_fu_3076_p2.
DSP Report: register mul_ln1118_2612_fu_3076_p2 is absorbed into DSP mul_ln1118_2612_fu_3076_p2.
DSP Report: operator mul_ln1118_2612_fu_3076_p2 is absorbed into DSP mul_ln1118_2612_fu_3076_p2.
DSP Report: Generating DSP mul_ln1118_2741_fu_3825_p2, operation Mode is: A''*(B:0x3ffdb).
DSP Report: register mul_ln1118_2741_fu_3825_p2 is absorbed into DSP mul_ln1118_2741_fu_3825_p2.
DSP Report: register mul_ln1118_2741_fu_3825_p2 is absorbed into DSP mul_ln1118_2741_fu_3825_p2.
DSP Report: operator mul_ln1118_2741_fu_3825_p2 is absorbed into DSP mul_ln1118_2741_fu_3825_p2.
DSP Report: Generating DSP mul_ln1118_2635_fu_3106_p2, operation Mode is: A''*(B:0x55).
DSP Report: register data_132_V_read_1_reg_36503144_reg is absorbed into DSP mul_ln1118_2635_fu_3106_p2.
DSP Report: register data_132_V_read_1_reg_36503144_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2635_fu_3106_p2.
DSP Report: operator mul_ln1118_2635_fu_3106_p2 is absorbed into DSP mul_ln1118_2635_fu_3106_p2.
DSP Report: Generating DSP mul_ln1118_2823_fu_4796_p2, operation Mode is: A''*(B:0x3ffcf).
DSP Report: register mul_ln1118_2823_fu_4796_p2 is absorbed into DSP mul_ln1118_2823_fu_4796_p2.
DSP Report: register mul_ln1118_2823_fu_4796_p2 is absorbed into DSP mul_ln1118_2823_fu_4796_p2.
DSP Report: operator mul_ln1118_2823_fu_4796_p2 is absorbed into DSP mul_ln1118_2823_fu_4796_p2.
DSP Report: Generating DSP mul_ln1118_2480_fu_6026_p2, operation Mode is: A''*(B:0x3ffd5).
DSP Report: register mul_ln1118_2480_fu_6026_p2 is absorbed into DSP mul_ln1118_2480_fu_6026_p2.
DSP Report: register mul_ln1118_2480_fu_6026_p2 is absorbed into DSP mul_ln1118_2480_fu_6026_p2.
DSP Report: operator mul_ln1118_2480_fu_6026_p2 is absorbed into DSP mul_ln1118_2480_fu_6026_p2.
DSP Report: Generating DSP add_ln703_3882_fu_36496791_p2, operation Mode is: C+A''*(B:0x61).
DSP Report: register data_135_V_read_1_reg_36503100_reg is absorbed into DSP add_ln703_3882_fu_36496791_p2.
DSP Report: register data_135_V_read_1_reg_36503100_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3882_fu_36496791_p2.
DSP Report: operator add_ln703_3882_fu_36496791_p2 is absorbed into DSP add_ln703_3882_fu_36496791_p2.
DSP Report: operator mul_ln1118_2701_fu_3918_p2 is absorbed into DSP add_ln703_3882_fu_36496791_p2.
DSP Report: Generating DSP mul_ln1118_836_fu_2816_p2, operation Mode is: A''*(B:0x3ffda).
DSP Report: register mul_ln1118_836_fu_2816_p2 is absorbed into DSP mul_ln1118_836_fu_2816_p2.
DSP Report: register mul_ln1118_836_fu_2816_p2 is absorbed into DSP mul_ln1118_836_fu_2816_p2.
DSP Report: operator mul_ln1118_836_fu_2816_p2 is absorbed into DSP mul_ln1118_836_fu_2816_p2.
DSP Report: Generating DSP mul_ln1118_2597_fu_4155_p2, operation Mode is: A''*(B:0x3fe93).
DSP Report: register mul_ln1118_2597_fu_4155_p2 is absorbed into DSP mul_ln1118_2597_fu_4155_p2.
DSP Report: register mul_ln1118_2597_fu_4155_p2 is absorbed into DSP mul_ln1118_2597_fu_4155_p2.
DSP Report: operator mul_ln1118_2597_fu_4155_p2 is absorbed into DSP mul_ln1118_2597_fu_4155_p2.
DSP Report: Generating DSP mul_ln1118_2707_fu_6323_p2, operation Mode is: A''*(B:0x3fef2).
DSP Report: register mul_ln1118_2707_fu_6323_p2 is absorbed into DSP mul_ln1118_2707_fu_6323_p2.
DSP Report: register mul_ln1118_2707_fu_6323_p2 is absorbed into DSP mul_ln1118_2707_fu_6323_p2.
DSP Report: operator mul_ln1118_2707_fu_6323_p2 is absorbed into DSP mul_ln1118_2707_fu_6323_p2.
DSP Report: Generating DSP mul_ln1118_2573_fu_3917_p2, operation Mode is: A''*(B:0x3fe28).
DSP Report: register mul_ln1118_2573_fu_3917_p2 is absorbed into DSP mul_ln1118_2573_fu_3917_p2.
DSP Report: register mul_ln1118_2573_fu_3917_p2 is absorbed into DSP mul_ln1118_2573_fu_3917_p2.
DSP Report: operator mul_ln1118_2573_fu_3917_p2 is absorbed into DSP mul_ln1118_2573_fu_3917_p2.
DSP Report: Generating DSP mul_ln1118_2559_fu_4929_p2, operation Mode is: A''*(B:0x36).
DSP Report: register data_129_V_read_1_reg_36503184_reg is absorbed into DSP mul_ln1118_2559_fu_4929_p2.
DSP Report: register data_129_V_read_1_reg_36503184_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2559_fu_4929_p2.
DSP Report: operator mul_ln1118_2559_fu_4929_p2 is absorbed into DSP mul_ln1118_2559_fu_4929_p2.
DSP Report: Generating DSP add_ln703_3467_fu_36494158_p2, operation Mode is: PCIN+A''*(B:0x2d).
DSP Report: register data_114_V_read_1_reg_36503426_reg is absorbed into DSP add_ln703_3467_fu_36494158_p2.
DSP Report: register data_114_V_read_1_reg_36503426_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3467_fu_36494158_p2.
DSP Report: operator add_ln703_3467_fu_36494158_p2 is absorbed into DSP add_ln703_3467_fu_36494158_p2.
DSP Report: operator mul_ln1118_2253_fu_4868_p2 is absorbed into DSP add_ln703_3467_fu_36494158_p2.
DSP Report: Generating DSP mul_ln1118_2679_fu_5545_p2, operation Mode is: A''*(B:0xe5).
DSP Report: register data_134_V_read_1_reg_36503114_reg is absorbed into DSP mul_ln1118_2679_fu_5545_p2.
DSP Report: register data_134_V_read_1_reg_36503114_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2679_fu_5545_p2.
DSP Report: operator mul_ln1118_2679_fu_5545_p2 is absorbed into DSP mul_ln1118_2679_fu_5545_p2.
DSP Report: Generating DSP mul_ln1118_2564_fu_6268_p2, operation Mode is: A''*(B:0x3ff98).
DSP Report: register mul_ln1118_2564_fu_6268_p2 is absorbed into DSP mul_ln1118_2564_fu_6268_p2.
DSP Report: register mul_ln1118_2564_fu_6268_p2 is absorbed into DSP mul_ln1118_2564_fu_6268_p2.
DSP Report: operator mul_ln1118_2564_fu_6268_p2 is absorbed into DSP mul_ln1118_2564_fu_6268_p2.
DSP Report: Generating DSP mul_ln1118_2590_fu_4944_p2, operation Mode is: A''*(B:0x3ff85).
DSP Report: register mul_ln1118_2590_fu_4944_p2 is absorbed into DSP mul_ln1118_2590_fu_4944_p2.
DSP Report: register mul_ln1118_2590_fu_4944_p2 is absorbed into DSP mul_ln1118_2590_fu_4944_p2.
DSP Report: operator mul_ln1118_2590_fu_4944_p2 is absorbed into DSP mul_ln1118_2590_fu_4944_p2.
DSP Report: Generating DSP add_ln703_3879_reg_36511335_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_3879_reg_36511335_reg is absorbed into DSP add_ln703_3879_reg_36511335_reg.
DSP Report: operator add_ln703_3879_fu_36496785_p2 is absorbed into DSP add_ln703_3879_reg_36511335_reg.
DSP Report: Generating DSP mul_ln1118_2657_fu_5923_p2, operation Mode is: A''*(B:0xb4).
DSP Report: register data_133_V_read_1_reg_36503130_reg is absorbed into DSP mul_ln1118_2657_fu_5923_p2.
DSP Report: register data_133_V_read_1_reg_36503130_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2657_fu_5923_p2.
DSP Report: operator mul_ln1118_2657_fu_5923_p2 is absorbed into DSP mul_ln1118_2657_fu_5923_p2.
DSP Report: Generating DSP add_ln703_3876_fu_36496763_p2, operation Mode is: C+A''*(B:0x3ff6a).
DSP Report: register add_ln703_3876_fu_36496763_p2 is absorbed into DSP add_ln703_3876_fu_36496763_p2.
DSP Report: register add_ln703_3876_fu_36496763_p2 is absorbed into DSP add_ln703_3876_fu_36496763_p2.
DSP Report: operator add_ln703_3876_fu_36496763_p2 is absorbed into DSP add_ln703_3876_fu_36496763_p2.
DSP Report: operator mul_ln1118_2802_fu_6045_p2 is absorbed into DSP add_ln703_3876_fu_36496763_p2.
DSP Report: Generating DSP mul_ln1118_2783_fu_3718_p2, operation Mode is: A''*(B:0x3ff5b).
DSP Report: register mul_ln1118_2783_fu_3718_p2 is absorbed into DSP mul_ln1118_2783_fu_3718_p2.
DSP Report: register mul_ln1118_2783_fu_3718_p2 is absorbed into DSP mul_ln1118_2783_fu_3718_p2.
DSP Report: operator mul_ln1118_2783_fu_3718_p2 is absorbed into DSP mul_ln1118_2783_fu_3718_p2.
DSP Report: Generating DSP mul_ln1118_2757_fu_3543_p2, operation Mode is: A''*(B:0x49).
DSP Report: register data_138_V_read_1_reg_36503052_reg is absorbed into DSP mul_ln1118_2757_fu_3543_p2.
DSP Report: register data_138_V_read_1_reg_36503052_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2757_fu_3543_p2.
DSP Report: operator mul_ln1118_2757_fu_3543_p2 is absorbed into DSP mul_ln1118_2757_fu_3543_p2.
DSP Report: Generating DSP add_ln703_3421_fu_36493880_p2, operation Mode is: C+A''*(B:0x3ff99).
DSP Report: register add_ln703_3421_fu_36493880_p2 is absorbed into DSP add_ln703_3421_fu_36493880_p2.
DSP Report: register add_ln703_3421_fu_36493880_p2 is absorbed into DSP add_ln703_3421_fu_36493880_p2.
DSP Report: operator add_ln703_3421_fu_36493880_p2 is absorbed into DSP add_ln703_3421_fu_36493880_p2.
DSP Report: operator mul_ln1118_2715_fu_5706_p2 is absorbed into DSP add_ln703_3421_fu_36493880_p2.
DSP Report: Generating DSP mul_ln1118_2057_reg_6349233_reg, operation Mode is: (A''*(B:0x3ffb1))'.
DSP Report: register mul_ln1118_2057_reg_6349233_reg is absorbed into DSP mul_ln1118_2057_reg_6349233_reg.
DSP Report: register mul_ln1118_2057_reg_6349233_reg is absorbed into DSP mul_ln1118_2057_reg_6349233_reg.
DSP Report: register mul_ln1118_2057_reg_6349233_reg is absorbed into DSP mul_ln1118_2057_reg_6349233_reg.
DSP Report: operator mul_ln1118_2057_fu_3834_p2 is absorbed into DSP mul_ln1118_2057_reg_6349233_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_1239_reg_36506965_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_1239_reg_36506965_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_1239_reg_36506965_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_1239_reg_36506965_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_1239_reg_36506965_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_1661_reg_36507318_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_1661_reg_36507318_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_1661_reg_36507318_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_1661_reg_36507318_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_1661_reg_36507318_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_1661_reg_36507318_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_1661_reg_36507318_reg[22] )
INFO: [Synth 8-4471] merging register 'data_122_V_read_1_reg_36503295_reg[15:0]' into 'data_122_V_read_1_reg_36503295_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23260]
INFO: [Synth 8-4471] merging register 'data_123_V_read_1_reg_36503278_reg[15:0]' into 'data_123_V_read_1_reg_36503278_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23262]
INFO: [Synth 8-4471] merging register 'data_127_V_read_1_reg_36503213_reg[15:0]' into 'data_127_V_read_1_reg_36503213_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23270]
INFO: [Synth 8-4471] merging register 'data_126_V_read_1_reg_36503229_reg[15:0]' into 'data_126_V_read_1_reg_36503229_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23268]
INFO: [Synth 8-4471] merging register 'data_134_V_read_1_reg_36503114_reg[15:0]' into 'data_134_V_read_1_reg_36503114_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23284]
INFO: [Synth 8-4471] merging register 'data_124_V_read_1_reg_36503263_reg[15:0]' into 'data_124_V_read_1_reg_36503263_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23264]
INFO: [Synth 8-4471] merging register 'data_127_V_read_1_reg_36503213_reg[15:0]' into 'data_127_V_read_1_reg_36503213_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23270]
INFO: [Synth 8-4471] merging register 'data_126_V_read_1_reg_36503229_reg[15:0]' into 'data_126_V_read_1_reg_36503229_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23268]
INFO: [Synth 8-4471] merging register 'data_114_V_read_1_reg_36503426_reg[15:0]' into 'data_114_V_read_1_reg_36503426_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23243]
INFO: [Synth 8-4471] merging register 'data_128_V_read_1_reg_36503200_reg[15:0]' into 'data_128_V_read_1_reg_36503200_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23272]
INFO: [Synth 8-4471] merging register 'data_119_V_read_1_reg_36503341_reg[15:0]' into 'data_119_V_read_1_reg_36503341_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23253]
INFO: [Synth 8-4471] merging register 'data_108_V_read_1_reg_36503523_reg[15:0]' into 'data_108_V_read_1_reg_36503523_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23230]
INFO: [Synth 8-4471] merging register 'data_135_V_read_1_reg_36503100_reg[15:0]' into 'data_135_V_read_1_reg_36503100_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23286]
INFO: [Synth 8-4471] merging register 'data_119_V_read_1_reg_36503341_reg[15:0]' into 'data_119_V_read_1_reg_36503341_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23253]
INFO: [Synth 8-4471] merging register 'data_109_V_read_1_reg_36503507_reg[15:0]' into 'data_109_V_read_1_reg_36503507_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23232]
INFO: [Synth 8-4471] merging register 'data_118_V_read_1_reg_36503357_reg[15:0]' into 'data_118_V_read_1_reg_36503357_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23251]
INFO: [Synth 8-4471] merging register 'data_122_V_read_1_reg_36503295_reg[15:0]' into 'data_122_V_read_1_reg_36503295_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23260]
INFO: [Synth 8-4471] merging register 'data_119_V_read_1_reg_36503341_reg[15:0]' into 'data_119_V_read_1_reg_36503341_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23253]
INFO: [Synth 8-4471] merging register 'data_124_V_read_1_reg_36503263_reg[15:0]' into 'data_124_V_read_1_reg_36503263_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23264]
INFO: [Synth 8-4471] merging register 'data_131_V_read_1_reg_36503159_reg[15:0]' into 'data_131_V_read_1_reg_36503159_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23278]
INFO: [Synth 8-4471] merging register 'data_130_V_read_1_reg_36503173_reg[15:0]' into 'data_130_V_read_1_reg_36503173_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23276]
INFO: [Synth 8-4471] merging register 'data_122_V_read_1_reg_36503295_reg[15:0]' into 'data_122_V_read_1_reg_36503295_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23260]
INFO: [Synth 8-4471] merging register 'data_132_V_read_1_reg_36503144_reg[15:0]' into 'data_132_V_read_1_reg_36503144_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23280]
INFO: [Synth 8-4471] merging register 'data_134_V_read_1_reg_36503114_reg[15:0]' into 'data_134_V_read_1_reg_36503114_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23284]
INFO: [Synth 8-4471] merging register 'data_121_V_read_1_reg_36503311_reg[15:0]' into 'data_121_V_read_1_reg_36503311_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23258]
INFO: [Synth 8-4471] merging register 'data_119_V_read_1_reg_36503341_reg[15:0]' into 'data_119_V_read_1_reg_36503341_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23253]
INFO: [Synth 8-4471] merging register 'data_124_V_read_1_reg_36503263_reg[15:0]' into 'data_124_V_read_1_reg_36503263_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23264]
INFO: [Synth 8-4471] merging register 'data_139_V_read_1_reg_36503036_reg[15:0]' into 'data_139_V_read_1_reg_36503036_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23294]
INFO: [Synth 8-4471] merging register 'data_127_V_read_1_reg_36503213_reg[15:0]' into 'data_127_V_read_1_reg_36503213_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23270]
INFO: [Synth 8-4471] merging register 'data_128_V_read_1_reg_36503200_reg[15:0]' into 'data_128_V_read_1_reg_36503200_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23272]
INFO: [Synth 8-4471] merging register 'data_114_V_read_1_reg_36503426_reg[15:0]' into 'data_114_V_read_1_reg_36503426_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23243]
INFO: [Synth 8-4471] merging register 'data_118_V_read_1_reg_36503357_reg[15:0]' into 'data_118_V_read_1_reg_36503357_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23251]
INFO: [Synth 8-4471] merging register 'data_132_V_read_1_reg_36503144_reg[15:0]' into 'data_132_V_read_1_reg_36503144_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23280]
INFO: [Synth 8-4471] merging register 'data_126_V_read_1_reg_36503229_reg[15:0]' into 'data_126_V_read_1_reg_36503229_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23268]
INFO: [Synth 8-4471] merging register 'data_122_V_read_1_reg_36503295_reg[15:0]' into 'data_122_V_read_1_reg_36503295_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23260]
INFO: [Synth 8-4471] merging register 'data_138_V_read_1_reg_36503052_reg[15:0]' into 'data_138_V_read_1_reg_36503052_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23292]
INFO: [Synth 8-4471] merging register 'data_125_V_read_1_reg_36503246_reg[15:0]' into 'data_125_V_read_1_reg_36503246_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23266]
INFO: [Synth 8-4471] merging register 'data_137_V_read_1_reg_36503069_reg[15:0]' into 'data_137_V_read_1_reg_36503069_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23290]
INFO: [Synth 8-4471] merging register 'data_139_V_read_1_reg_36503036_reg[15:0]' into 'data_139_V_read_1_reg_36503036_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23294]
INFO: [Synth 8-4471] merging register 'data_129_V_read_1_reg_36503184_reg[15:0]' into 'data_129_V_read_1_reg_36503184_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23274]
INFO: [Synth 8-4471] merging register 'data_133_V_read_1_reg_36503130_reg[15:0]' into 'data_133_V_read_1_reg_36503130_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23282]
INFO: [Synth 8-4471] merging register 'data_126_V_read_1_reg_36503229_reg[15:0]' into 'data_126_V_read_1_reg_36503229_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23268]
INFO: [Synth 8-4471] merging register 'data_140_V_read_1_reg_36503021_reg[15:0]' into 'data_140_V_read_1_reg_36503021_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23297]
INFO: [Synth 8-4471] merging register 'data_139_V_read_1_reg_36503036_reg[15:0]' into 'data_139_V_read_1_reg_36503036_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23294]
INFO: [Synth 8-4471] merging register 'data_128_V_read_1_reg_36503200_reg[15:0]' into 'data_128_V_read_1_reg_36503200_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23272]
INFO: [Synth 8-4471] merging register 'data_100_V_read_1_reg_36503660_reg[15:0]' into 'data_100_V_read_1_reg_36503660_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23214]
INFO: [Synth 8-4471] merging register 'data_129_V_read_1_reg_36503184_reg[15:0]' into 'data_129_V_read_1_reg_36503184_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23274]
INFO: [Synth 8-4471] merging register 'data_119_V_read_1_reg_36503341_reg[15:0]' into 'data_119_V_read_1_reg_36503341_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23253]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_ln1118_2420_fu_6439_p2, operation Mode is: A''*(B:0x172).
DSP Report: register data_122_V_read_1_reg_36503295_reg is absorbed into DSP mul_ln1118_2420_fu_6439_p2.
DSP Report: register data_122_V_read_1_reg_36503295_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2420_fu_6439_p2.
DSP Report: operator mul_ln1118_2420_fu_6439_p2 is absorbed into DSP mul_ln1118_2420_fu_6439_p2.
DSP Report: Generating DSP add_ln703_3874_reg_36511325_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_3874_reg_36511325_reg is absorbed into DSP add_ln703_3874_reg_36511325_reg.
DSP Report: operator add_ln703_3874_fu_36496757_p2 is absorbed into DSP add_ln703_3874_reg_36511325_reg.
DSP Report: Generating DSP add_ln703_3866_fu_36496725_p2, operation Mode is: C+A''*(B:0x19).
DSP Report: register data_134_V_read_1_reg_36503114_reg is absorbed into DSP add_ln703_3866_fu_36496725_p2.
DSP Report: register data_134_V_read_1_reg_36503114_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3866_fu_36496725_p2.
DSP Report: operator add_ln703_3866_fu_36496725_p2 is absorbed into DSP add_ln703_3866_fu_36496725_p2.
DSP Report: operator mul_ln1118_2678_fu_2857_p2 is absorbed into DSP add_ln703_3866_fu_36496725_p2.
DSP Report: Generating DSP mul_ln1118_2498_fu_3452_p2, operation Mode is: A''*(B:0x26).
DSP Report: register data_126_V_read_1_reg_36503229_reg is absorbed into DSP mul_ln1118_2498_fu_3452_p2.
DSP Report: register data_126_V_read_1_reg_36503229_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2498_fu_3452_p2.
DSP Report: operator mul_ln1118_2498_fu_3452_p2 is absorbed into DSP mul_ln1118_2498_fu_3452_p2.
DSP Report: Generating DSP add_ln703_3864_fu_36496705_p2, operation Mode is: PCIN+A''*(B:0x3a).
DSP Report: register data_121_V_read_1_reg_36503311_reg is absorbed into DSP add_ln703_3864_fu_36496705_p2.
DSP Report: register data_121_V_read_1_reg_36503311_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3864_fu_36496705_p2.
DSP Report: operator add_ln703_3864_fu_36496705_p2 is absorbed into DSP add_ln703_3864_fu_36496705_p2.
DSP Report: operator mul_ln1118_2401_fu_4927_p2 is absorbed into DSP add_ln703_3864_fu_36496705_p2.
DSP Report: Generating DSP mul_ln1118_2258_fu_4241_p2, operation Mode is: A''*(B:0x32).
DSP Report: register data_114_V_read_1_reg_36503426_reg is absorbed into DSP mul_ln1118_2258_fu_4241_p2.
DSP Report: register data_114_V_read_1_reg_36503426_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2258_fu_4241_p2.
DSP Report: operator mul_ln1118_2258_fu_4241_p2 is absorbed into DSP mul_ln1118_2258_fu_4241_p2.
DSP Report: Generating DSP add_ln703_3862_fu_36496689_p2, operation Mode is: PCIN+A''*(B:0x2c).
DSP Report: register data_115_V_read_1_reg_36503408_reg is absorbed into DSP add_ln703_3862_fu_36496689_p2.
DSP Report: register data_115_V_read_1_reg_36503408_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3862_fu_36496689_p2.
DSP Report: operator add_ln703_3862_fu_36496689_p2 is absorbed into DSP add_ln703_3862_fu_36496689_p2.
DSP Report: operator mul_ln1118_2277_fu_2645_p2 is absorbed into DSP add_ln703_3862_fu_36496689_p2.
DSP Report: Generating DSP mul_ln1118_2521_fu_3211_p2, operation Mode is: A''*(B:0x4c).
DSP Report: register data_127_V_read_1_reg_36503213_reg is absorbed into DSP mul_ln1118_2521_fu_3211_p2.
DSP Report: register data_127_V_read_1_reg_36503213_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2521_fu_3211_p2.
DSP Report: operator mul_ln1118_2521_fu_3211_p2 is absorbed into DSP mul_ln1118_2521_fu_3211_p2.
DSP Report: Generating DSP add_ln703_3860_fu_36496669_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_3860_fu_36496669_p2 is absorbed into DSP add_ln703_3860_fu_36496669_p2.
DSP Report: register add_ln703_3860_fu_36496669_p2 is absorbed into DSP add_ln703_3860_fu_36496669_p2.
DSP Report: register add_ln703_3860_fu_36496669_p2 is absorbed into DSP add_ln703_3860_fu_36496669_p2.
DSP Report: register add_ln703_3860_fu_36496669_p2 is absorbed into DSP add_ln703_3860_fu_36496669_p2.
DSP Report: register data_117_V_read_1_reg_36503371_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3860_fu_36496669_p2.
DSP Report: operator add_ln703_3860_fu_36496669_p2 is absorbed into DSP add_ln703_3860_fu_36496669_p2.
DSP Report: Generating DSP mul_ln1118_2137_fu_5319_p2, operation Mode is: A''*(B:0x5e).
DSP Report: register data_108_V_read_1_reg_36503523_reg is absorbed into DSP mul_ln1118_2137_fu_5319_p2.
DSP Report: register zext_ln1118_1841_reg_36507425_reg is absorbed into DSP mul_ln1118_2137_fu_5319_p2.
DSP Report: operator mul_ln1118_2137_fu_5319_p2 is absorbed into DSP mul_ln1118_2137_fu_5319_p2.
DSP Report: Generating DSP add_ln703_3856_fu_36496643_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_3856_fu_36496643_p2 is absorbed into DSP add_ln703_3856_fu_36496643_p2.
DSP Report: register add_ln703_3856_fu_36496643_p2 is absorbed into DSP add_ln703_3856_fu_36496643_p2.
DSP Report: register add_ln703_3856_fu_36496643_p2 is absorbed into DSP add_ln703_3856_fu_36496643_p2.
DSP Report: register add_ln703_3856_fu_36496643_p2 is absorbed into DSP add_ln703_3856_fu_36496643_p2.
DSP Report: register add_ln703_3856_fu_36496643_p2 is absorbed into DSP add_ln703_3856_fu_36496643_p2.
DSP Report: operator add_ln703_3856_fu_36496643_p2 is absorbed into DSP add_ln703_3856_fu_36496643_p2.
DSP Report: Generating DSP mul_ln1118_2235_fu_5801_p2, operation Mode is: A''*(B:0x3ff9b).
DSP Report: register mul_ln1118_2235_fu_5801_p2 is absorbed into DSP mul_ln1118_2235_fu_5801_p2.
DSP Report: register mul_ln1118_2235_fu_5801_p2 is absorbed into DSP mul_ln1118_2235_fu_5801_p2.
DSP Report: operator mul_ln1118_2235_fu_5801_p2 is absorbed into DSP mul_ln1118_2235_fu_5801_p2.
DSP Report: Generating DSP mul_ln1118_2841_fu_3342_p2, operation Mode is: A''*(B:0xf2).
DSP Report: register data_142_V_read_1_reg_36502986_reg is absorbed into DSP mul_ln1118_2841_fu_3342_p2.
DSP Report: register data_142_V_read_1_reg_36502986_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2841_fu_3342_p2.
DSP Report: operator mul_ln1118_2841_fu_3342_p2 is absorbed into DSP mul_ln1118_2841_fu_3342_p2.
DSP Report: Generating DSP add_ln703_3855_fu_36496633_p2, operation Mode is: PCIN+A''*(B:0xd3).
DSP Report: register data_139_V_read_1_reg_36503036_reg is absorbed into DSP add_ln703_3855_fu_36496633_p2.
DSP Report: register data_139_V_read_1_reg_36503036_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3855_fu_36496633_p2.
DSP Report: operator add_ln703_3855_fu_36496633_p2 is absorbed into DSP add_ln703_3855_fu_36496633_p2.
DSP Report: operator mul_ln1118_2782_fu_3717_p2 is absorbed into DSP add_ln703_3855_fu_36496633_p2.
DSP Report: Generating DSP mul_ln1118_2419_fu_4822_p2, operation Mode is: A''*(B:0x95).
DSP Report: register data_122_V_read_1_reg_36503295_reg is absorbed into DSP mul_ln1118_2419_fu_4822_p2.
DSP Report: register data_122_V_read_1_reg_36503295_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2419_fu_4822_p2.
DSP Report: operator mul_ln1118_2419_fu_4822_p2 is absorbed into DSP mul_ln1118_2419_fu_4822_p2.
DSP Report: Generating DSP add_ln703_3854_fu_36496627_p2, operation Mode is: PCIN+A''*(B:0xd5).
DSP Report: register data_123_V_read_1_reg_36503278_reg is absorbed into DSP add_ln703_3854_fu_36496627_p2.
DSP Report: register data_123_V_read_1_reg_36503278_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3854_fu_36496627_p2.
DSP Report: operator add_ln703_3854_fu_36496627_p2 is absorbed into DSP add_ln703_3854_fu_36496627_p2.
DSP Report: operator mul_ln1118_2439_fu_5145_p2 is absorbed into DSP add_ln703_3854_fu_36496627_p2.
DSP Report: Generating DSP mul_ln1118_2634_fu_6507_p2, operation Mode is: A''*(B:0xa1).
DSP Report: register data_132_V_read_1_reg_36503144_reg is absorbed into DSP mul_ln1118_2634_fu_6507_p2.
DSP Report: register data_132_V_read_1_reg_36503144_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2634_fu_6507_p2.
DSP Report: operator mul_ln1118_2634_fu_6507_p2 is absorbed into DSP mul_ln1118_2634_fu_6507_p2.
DSP Report: Generating DSP add_ln703_3853_fu_36496617_p2, operation Mode is: PCIN+A''*(B:0xc6).
DSP Report: register data_124_V_read_1_reg_36503263_reg is absorbed into DSP add_ln703_3853_fu_36496617_p2.
DSP Report: register data_124_V_read_1_reg_36503263_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3853_fu_36496617_p2.
DSP Report: operator add_ln703_3853_fu_36496617_p2 is absorbed into DSP add_ln703_3853_fu_36496617_p2.
DSP Report: operator mul_ln1118_2459_fu_5166_p2 is absorbed into DSP add_ln703_3853_fu_36496617_p2.
DSP Report: Generating DSP add_ln703_3853_fu_36496617_p2, operation Mode is: PCIN+A''*(B:0x93).
DSP Report: register data_128_V_read_1_reg_36503200_reg is absorbed into DSP add_ln703_3853_fu_36496617_p2.
DSP Report: register data_128_V_read_1_reg_36503200_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3853_fu_36496617_p2.
DSP Report: operator add_ln703_3853_fu_36496617_p2 is absorbed into DSP add_ln703_3853_fu_36496617_p2.
DSP Report: operator mul_ln1118_2545_fu_6052_p2 is absorbed into DSP add_ln703_3853_fu_36496617_p2.
DSP Report: Generating DSP mul_ln1118_1966_fu_3639_p2, operation Mode is: A''*(B:0x13).
DSP Report: register data_100_V_read_1_reg_36503660_reg is absorbed into DSP mul_ln1118_1966_fu_3639_p2.
DSP Report: register data_100_V_read_1_reg_36503660_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1966_fu_3639_p2.
DSP Report: operator mul_ln1118_1966_fu_3639_p2 is absorbed into DSP mul_ln1118_1966_fu_3639_p2.
DSP Report: Generating DSP add_ln703_2898_fu_36490704_p2, operation Mode is: C+A''*(B:0x3ffe7).
DSP Report: register add_ln703_2898_fu_36490704_p2 is absorbed into DSP add_ln703_2898_fu_36490704_p2.
DSP Report: register add_ln703_2898_fu_36490704_p2 is absorbed into DSP add_ln703_2898_fu_36490704_p2.
DSP Report: operator add_ln703_2898_fu_36490704_p2 is absorbed into DSP add_ln703_2898_fu_36490704_p2.
DSP Report: operator mul_ln1118_2427_fu_5131_p2 is absorbed into DSP add_ln703_2898_fu_36490704_p2.
DSP Report: Generating DSP add_ln703_2897_fu_36490694_p2, operation Mode is: C+A''*(B:0x2f).
DSP Report: register data_127_V_read_1_reg_36503213_reg is absorbed into DSP add_ln703_2897_fu_36490694_p2.
DSP Report: register data_127_V_read_1_reg_36503213_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2897_fu_36490694_p2.
DSP Report: operator add_ln703_2897_fu_36490694_p2 is absorbed into DSP add_ln703_2897_fu_36490694_p2.
DSP Report: operator mul_ln1118_2507_fu_6469_p2 is absorbed into DSP add_ln703_2897_fu_36490694_p2.
DSP Report: Generating DSP mul_ln1118_2064_fu_5524_p2, operation Mode is: A''*(B:0x3ffd7).
DSP Report: register mul_ln1118_2064_fu_5524_p2 is absorbed into DSP mul_ln1118_2064_fu_5524_p2.
DSP Report: register mul_ln1118_2064_fu_5524_p2 is absorbed into DSP mul_ln1118_2064_fu_5524_p2.
DSP Report: operator mul_ln1118_2064_fu_5524_p2 is absorbed into DSP mul_ln1118_2064_fu_5524_p2.
DSP Report: Generating DSP mul_ln1118_2244_fu_4612_p2, operation Mode is: A''*(B:0x3d).
DSP Report: register data_114_V_read_1_reg_36503426_reg is absorbed into DSP mul_ln1118_2244_fu_4612_p2.
DSP Report: register data_114_V_read_1_reg_36503426_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2244_fu_4612_p2.
DSP Report: operator mul_ln1118_2244_fu_4612_p2 is absorbed into DSP mul_ln1118_2244_fu_4612_p2.
DSP Report: Generating DSP add_ln703_2896_fu_36490688_p2, operation Mode is: PCIN+A''*(B:0x32).
DSP Report: register data_126_V_read_1_reg_36503229_reg is absorbed into DSP add_ln703_2896_fu_36490688_p2.
DSP Report: register data_126_V_read_1_reg_36503229_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2896_fu_36490688_p2.
DSP Report: operator add_ln703_2896_fu_36490688_p2 is absorbed into DSP add_ln703_2896_fu_36490688_p2.
DSP Report: operator mul_ln1118_2486_fu_5424_p2 is absorbed into DSP add_ln703_2896_fu_36490688_p2.
DSP Report: Generating DSP mul_ln1118_2085_fu_4700_p2, operation Mode is: A''*(B:0x3ffd5).
DSP Report: register mul_ln1118_2085_fu_4700_p2 is absorbed into DSP mul_ln1118_2085_fu_4700_p2.
DSP Report: register mul_ln1118_2085_fu_4700_p2 is absorbed into DSP mul_ln1118_2085_fu_4700_p2.
DSP Report: operator mul_ln1118_2085_fu_4700_p2 is absorbed into DSP mul_ln1118_2085_fu_4700_p2.
DSP Report: Generating DSP mul_ln1118_2446_fu_5152_p2, operation Mode is: A''*(B:0x1a).
DSP Report: register data_124_V_read_1_reg_36503263_reg is absorbed into DSP mul_ln1118_2446_fu_5152_p2.
DSP Report: register data_124_V_read_1_reg_36503263_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2446_fu_5152_p2.
DSP Report: operator mul_ln1118_2446_fu_5152_p2 is absorbed into DSP mul_ln1118_2446_fu_5152_p2.
DSP Report: Generating DSP add_ln703_2901_fu_36490720_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_2901_fu_36490720_p2 is absorbed into DSP add_ln703_2901_fu_36490720_p2.
DSP Report: register add_ln703_2901_fu_36490720_p2 is absorbed into DSP add_ln703_2901_fu_36490720_p2.
DSP Report: register add_ln703_2901_fu_36490720_p2 is absorbed into DSP add_ln703_2901_fu_36490720_p2.
DSP Report: register add_ln703_2901_fu_36490720_p2 is absorbed into DSP add_ln703_2901_fu_36490720_p2.
DSP Report: register add_ln703_2901_fu_36490720_p2 is absorbed into DSP add_ln703_2901_fu_36490720_p2.
DSP Report: operator add_ln703_2901_fu_36490720_p2 is absorbed into DSP add_ln703_2901_fu_36490720_p2.
DSP Report: Generating DSP mul_ln1118_2778_fu_3713_p2, operation Mode is: A''*(B:0x3ffed).
DSP Report: register mul_ln1118_2778_fu_3713_p2 is absorbed into DSP mul_ln1118_2778_fu_3713_p2.
DSP Report: register mul_ln1118_2778_fu_3713_p2 is absorbed into DSP mul_ln1118_2778_fu_3713_p2.
DSP Report: operator mul_ln1118_2778_fu_3713_p2 is absorbed into DSP mul_ln1118_2778_fu_3713_p2.
DSP Report: Generating DSP add_ln703_3654_fu_36495339_p2, operation Mode is: C+A''*(B:0x19).
DSP Report: register data_128_V_read_1_reg_36503200_reg is absorbed into DSP add_ln703_3654_fu_36495339_p2.
DSP Report: register data_128_V_read_1_reg_36503200_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3654_fu_36495339_p2.
DSP Report: operator add_ln703_3654_fu_36495339_p2 is absorbed into DSP add_ln703_3654_fu_36495339_p2.
DSP Report: operator mul_ln1118_2541_fu_3786_p2 is absorbed into DSP add_ln703_3654_fu_36495339_p2.
DSP Report: Generating DSP add_ln703_3655_fu_36495349_p2, operation Mode is: PCIN+A''*(B:0x16).
DSP Report: register data_104_V_read_1_reg_36503588_reg is absorbed into DSP add_ln703_3655_fu_36495349_p2.
DSP Report: register data_104_V_read_1_reg_36503588_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3655_fu_36495349_p2.
DSP Report: operator add_ln703_3655_fu_36495349_p2 is absorbed into DSP add_ln703_3655_fu_36495349_p2.
DSP Report: operator mul_ln1118_2053_fu_3417_p2 is absorbed into DSP add_ln703_3655_fu_36495349_p2.
DSP Report: Generating DSP add_ln703_3546_fu_36494662_p2, operation Mode is: C+A''*(B:0x189).
DSP Report: register data_96_V_read_1_reg_36503728_reg is absorbed into DSP add_ln703_3546_fu_36494662_p2.
DSP Report: register data_96_V_read_1_reg_36503728_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3546_fu_36494662_p2.
DSP Report: operator add_ln703_3546_fu_36494662_p2 is absorbed into DSP add_ln703_3546_fu_36494662_p2.
DSP Report: operator mul_ln1118_1900_fu_3927_p2 is absorbed into DSP add_ln703_3546_fu_36494662_p2.
DSP Report: Generating DSP mul_ln1118_2212_fu_3286_p2, operation Mode is: A''*(B:0x3fef5).
DSP Report: register mul_ln1118_2212_fu_3286_p2 is absorbed into DSP mul_ln1118_2212_fu_3286_p2.
DSP Report: register mul_ln1118_2212_fu_3286_p2 is absorbed into DSP mul_ln1118_2212_fu_3286_p2.
DSP Report: operator mul_ln1118_2212_fu_3286_p2 is absorbed into DSP mul_ln1118_2212_fu_3286_p2.
DSP Report: Generating DSP mul_ln1118_1820_fu_3988_p2, operation Mode is: A''*(B:0x3fee9).
DSP Report: register mul_ln1118_1820_fu_3988_p2 is absorbed into DSP mul_ln1118_1820_fu_3988_p2.
DSP Report: register mul_ln1118_1820_fu_3988_p2 is absorbed into DSP mul_ln1118_1820_fu_3988_p2.
DSP Report: operator mul_ln1118_1820_fu_3988_p2 is absorbed into DSP mul_ln1118_1820_fu_3988_p2.
DSP Report: Generating DSP mul_ln1118_2609_fu_3073_p2, operation Mode is: A''*(B:0x3fe75).
DSP Report: register mul_ln1118_2609_fu_3073_p2 is absorbed into DSP mul_ln1118_2609_fu_3073_p2.
DSP Report: register mul_ln1118_2609_fu_3073_p2 is absorbed into DSP mul_ln1118_2609_fu_3073_p2.
DSP Report: operator mul_ln1118_2609_fu_3073_p2 is absorbed into DSP mul_ln1118_2609_fu_3073_p2.
DSP Report: Generating DSP mul_ln1118_2633_fu_3609_p2, operation Mode is: A''*(B:0x3fe7a).
DSP Report: register mul_ln1118_2633_fu_3609_p2 is absorbed into DSP mul_ln1118_2633_fu_3609_p2.
DSP Report: register mul_ln1118_2633_fu_3609_p2 is absorbed into DSP mul_ln1118_2633_fu_3609_p2.
DSP Report: operator mul_ln1118_2633_fu_3609_p2 is absorbed into DSP mul_ln1118_2633_fu_3609_p2.
DSP Report: Generating DSP mul_ln1118_2399_fu_3880_p2, operation Mode is: A''*(B:0x3fe9c).
DSP Report: register mul_ln1118_2399_fu_3880_p2 is absorbed into DSP mul_ln1118_2399_fu_3880_p2.
DSP Report: register mul_ln1118_2399_fu_3880_p2 is absorbed into DSP mul_ln1118_2399_fu_3880_p2.
DSP Report: operator mul_ln1118_2399_fu_3880_p2 is absorbed into DSP mul_ln1118_2399_fu_3880_p2.
DSP Report: Generating DSP mul_ln1118_2417_fu_3766_p2, operation Mode is: A''*(B:0x3fe7e).
DSP Report: register mul_ln1118_2417_fu_3766_p2 is absorbed into DSP mul_ln1118_2417_fu_3766_p2.
DSP Report: register mul_ln1118_2417_fu_3766_p2 is absorbed into DSP mul_ln1118_2417_fu_3766_p2.
DSP Report: operator mul_ln1118_2417_fu_3766_p2 is absorbed into DSP mul_ln1118_2417_fu_3766_p2.
DSP Report: Generating DSP mul_ln1118_2437_fu_2909_p2, operation Mode is: A''*(B:0x3feeb).
DSP Report: register mul_ln1118_2437_fu_2909_p2 is absorbed into DSP mul_ln1118_2437_fu_2909_p2.
DSP Report: register mul_ln1118_2437_fu_2909_p2 is absorbed into DSP mul_ln1118_2437_fu_2909_p2.
DSP Report: operator mul_ln1118_2437_fu_2909_p2 is absorbed into DSP mul_ln1118_2437_fu_2909_p2.
DSP Report: Generating DSP mul_ln1118_2356_fu_5882_p2, operation Mode is: A''*(B:0x3fe53).
DSP Report: register mul_ln1118_2356_fu_5882_p2 is absorbed into DSP mul_ln1118_2356_fu_5882_p2.
DSP Report: register mul_ln1118_2356_fu_5882_p2 is absorbed into DSP mul_ln1118_2356_fu_5882_p2.
DSP Report: operator mul_ln1118_2356_fu_5882_p2 is absorbed into DSP mul_ln1118_2356_fu_5882_p2.
DSP Report: Generating DSP mul_ln1118_2378_fu_4799_p2, operation Mode is: A''*(B:0x3fe0b).
DSP Report: register mul_ln1118_2378_fu_4799_p2 is absorbed into DSP mul_ln1118_2378_fu_4799_p2.
DSP Report: register mul_ln1118_2378_fu_4799_p2 is absorbed into DSP mul_ln1118_2378_fu_4799_p2.
DSP Report: operator mul_ln1118_2378_fu_4799_p2 is absorbed into DSP mul_ln1118_2378_fu_4799_p2.
DSP Report: Generating DSP mul_ln1118_2135_fu_4113_p2, operation Mode is: A''*(B:0x3fe39).
DSP Report: register mul_ln1118_2135_fu_4113_p2 is absorbed into DSP mul_ln1118_2135_fu_4113_p2.
DSP Report: register mul_ln1118_2135_fu_4113_p2 is absorbed into DSP mul_ln1118_2135_fu_4113_p2.
DSP Report: operator mul_ln1118_2135_fu_4113_p2 is absorbed into DSP mul_ln1118_2135_fu_4113_p2.
DSP Report: Generating DSP mul_ln1118_2157_fu_6027_p2, operation Mode is: A''*(B:0x3feb7).
DSP Report: register mul_ln1118_2157_fu_6027_p2 is absorbed into DSP mul_ln1118_2157_fu_6027_p2.
DSP Report: register mul_ln1118_2157_fu_6027_p2 is absorbed into DSP mul_ln1118_2157_fu_6027_p2.
DSP Report: operator mul_ln1118_2157_fu_6027_p2 is absorbed into DSP mul_ln1118_2157_fu_6027_p2.
DSP Report: Generating DSP mul_ln1118_2333_fu_2938_p2, operation Mode is: A''*(B:0x3fedd).
DSP Report: register mul_ln1118_2333_fu_2938_p2 is absorbed into DSP mul_ln1118_2333_fu_2938_p2.
DSP Report: register mul_ln1118_2333_fu_2938_p2 is absorbed into DSP mul_ln1118_2333_fu_2938_p2.
DSP Report: operator mul_ln1118_2333_fu_2938_p2 is absorbed into DSP mul_ln1118_2333_fu_2938_p2.
DSP Report: Generating DSP mul_ln1118_2691_fu_5680_p2, operation Mode is: A''*(B:0xaf).
DSP Report: register data_135_V_read_1_reg_36503100_reg is absorbed into DSP mul_ln1118_2691_fu_5680_p2.
DSP Report: register zext_ln1118_2274_reg_36507514_reg is absorbed into DSP mul_ln1118_2691_fu_5680_p2.
DSP Report: operator mul_ln1118_2691_fu_5680_p2 is absorbed into DSP mul_ln1118_2691_fu_5680_p2.
DSP Report: Generating DSP add_ln703_2579_fu_36488778_p2, operation Mode is: PCIN+A''*(B:0x9a).
DSP Report: register data_133_V_read_1_reg_36503130_reg is absorbed into DSP add_ln703_2579_fu_36488778_p2.
DSP Report: register data_133_V_read_1_reg_36503130_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2579_fu_36488778_p2.
DSP Report: operator add_ln703_2579_fu_36488778_p2 is absorbed into DSP add_ln703_2579_fu_36488778_p2.
DSP Report: operator mul_ln1118_2642_fu_3039_p2 is absorbed into DSP add_ln703_2579_fu_36488778_p2.
DSP Report: Generating DSP add_ln703_2579_fu_36488778_p2, operation Mode is: PCIN+A''*(B:0x99).
DSP Report: register data_131_V_read_1_reg_36503159_reg is absorbed into DSP add_ln703_2579_fu_36488778_p2.
DSP Report: register data_131_V_read_1_reg_36503159_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2579_fu_36488778_p2.
DSP Report: operator add_ln703_2579_fu_36488778_p2 is absorbed into DSP add_ln703_2579_fu_36488778_p2.
DSP Report: operator mul_ln1118_2603_fu_3572_p2 is absorbed into DSP add_ln703_2579_fu_36488778_p2.
DSP Report: Generating DSP add_ln703_2579_reg_36509890_reg, operation Mode is: PCIN+A''*(B:0xc5).
DSP Report: register data_134_V_read_1_reg_36503114_reg is absorbed into DSP add_ln703_2579_reg_36509890_reg.
DSP Report: register data_134_V_read_1_reg_36503114_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2579_reg_36509890_reg.
DSP Report: register add_ln703_2579_reg_36509890_reg is absorbed into DSP add_ln703_2579_reg_36509890_reg.
DSP Report: operator add_ln703_2579_fu_36488778_p2 is absorbed into DSP add_ln703_2579_reg_36509890_reg.
DSP Report: operator mul_ln1118_2670_fu_3177_p2 is absorbed into DSP add_ln703_2579_reg_36509890_reg.
DSP Report: Generating DSP mul_ln1118_2579_fu_3078_p2, operation Mode is: A''*(B:0xb3).
DSP Report: register data_130_V_read_1_reg_36503173_reg is absorbed into DSP mul_ln1118_2579_fu_3078_p2.
DSP Report: register data_130_V_read_1_reg_36503173_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2579_fu_3078_p2.
DSP Report: operator mul_ln1118_2579_fu_3078_p2 is absorbed into DSP mul_ln1118_2579_fu_3078_p2.
DSP Report: Generating DSP add_ln703_2576_fu_36488752_p2, operation Mode is: PCIN+A''*(B:0xc5).
DSP Report: register data_119_V_read_1_reg_36503341_reg is absorbed into DSP add_ln703_2576_fu_36488752_p2.
DSP Report: register data_119_V_read_1_reg_36503341_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2576_fu_36488752_p2.
DSP Report: operator add_ln703_2576_fu_36488752_p2 is absorbed into DSP add_ln703_2576_fu_36488752_p2.
DSP Report: operator mul_ln1118_2347_fu_3482_p2 is absorbed into DSP add_ln703_2576_fu_36488752_p2.
DSP Report: Generating DSP add_ln703_2576_fu_36488752_p2, operation Mode is: PCIN+A''*(B:0xde).
DSP Report: register data_109_V_read_1_reg_36503507_reg is absorbed into DSP add_ln703_2576_fu_36488752_p2.
DSP Report: register zext_ln1118_1854_reg_36507450_reg is absorbed into DSP add_ln703_2576_fu_36488752_p2.
DSP Report: operator add_ln703_2576_fu_36488752_p2 is absorbed into DSP add_ln703_2576_fu_36488752_p2.
DSP Report: operator mul_ln1118_2149_fu_6280_p2 is absorbed into DSP add_ln703_2576_fu_36488752_p2.
DSP Report: Generating DSP add_ln703_2576_reg_36509885_reg, operation Mode is: PCIN+A''*(B:0xbc).
DSP Report: register data_122_V_read_1_reg_36503295_reg is absorbed into DSP add_ln703_2576_reg_36509885_reg.
DSP Report: register data_122_V_read_1_reg_36503295_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2576_reg_36509885_reg.
DSP Report: register add_ln703_2576_reg_36509885_reg is absorbed into DSP add_ln703_2576_reg_36509885_reg.
DSP Report: operator add_ln703_2576_fu_36488752_p2 is absorbed into DSP add_ln703_2576_reg_36509885_reg.
DSP Report: operator mul_ln1118_2412_fu_4712_p2 is absorbed into DSP add_ln703_2576_reg_36509885_reg.
DSP Report: Generating DSP mul_ln1118_2444_fu_5150_p2, operation Mode is: A''*(B:0xa6).
DSP Report: register data_124_V_read_1_reg_36503263_reg is absorbed into DSP mul_ln1118_2444_fu_5150_p2.
DSP Report: register data_124_V_read_1_reg_36503263_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2444_fu_5150_p2.
DSP Report: operator mul_ln1118_2444_fu_5150_p2 is absorbed into DSP mul_ln1118_2444_fu_5150_p2.
DSP Report: Generating DSP add_ln703_2775_fu_36489932_p2, operation Mode is: PCIN+A''*(B:0xc4).
DSP Report: register data_131_V_read_1_reg_36503159_reg is absorbed into DSP add_ln703_2775_fu_36489932_p2.
DSP Report: register data_131_V_read_1_reg_36503159_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2775_fu_36489932_p2.
DSP Report: operator add_ln703_2775_fu_36489932_p2 is absorbed into DSP add_ln703_2775_fu_36489932_p2.
DSP Report: operator mul_ln1118_2595_fu_4268_p2 is absorbed into DSP add_ln703_2775_fu_36489932_p2.
DSP Report: Generating DSP mul_ln1118_2642_fu_3039_p2, operation Mode is: A''*(B:0x9a).
DSP Report: register data_133_V_read_1_reg_36503130_reg is absorbed into DSP mul_ln1118_2642_fu_3039_p2.
DSP Report: register data_133_V_read_1_reg_36503130_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2642_fu_3039_p2.
DSP Report: operator mul_ln1118_2642_fu_3039_p2 is absorbed into DSP mul_ln1118_2642_fu_3039_p2.
DSP Report: Generating DSP add_ln703_2774_fu_36489922_p2, operation Mode is: PCIN+A2:B2+C'.
DSP Report: register add_ln703_2774_fu_36489922_p2 is absorbed into DSP add_ln703_2774_fu_36489922_p2.
DSP Report: register add_ln703_2774_fu_36489922_p2 is absorbed into DSP add_ln703_2774_fu_36489922_p2.
DSP Report: register add_ln703_2774_fu_36489922_p2 is absorbed into DSP add_ln703_2774_fu_36489922_p2.
DSP Report: operator add_ln703_2774_fu_36489922_p2 is absorbed into DSP add_ln703_2774_fu_36489922_p2.
DSP Report: Generating DSP mul_ln1118_2406_fu_6266_p2, operation Mode is: A''*(B:0x98).
DSP Report: register data_122_V_read_1_reg_36503295_reg is absorbed into DSP mul_ln1118_2406_fu_6266_p2.
DSP Report: register data_122_V_read_1_reg_36503295_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2406_fu_6266_p2.
DSP Report: operator mul_ln1118_2406_fu_6266_p2 is absorbed into DSP mul_ln1118_2406_fu_6266_p2.
DSP Report: Generating DSP add_ln703_2772_fu_36489906_p2, operation Mode is: PCIN+A''*(B:0x85).
DSP Report: register data_119_V_read_1_reg_36503341_reg is absorbed into DSP add_ln703_2772_fu_36489906_p2.
DSP Report: register data_119_V_read_1_reg_36503341_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2772_fu_36489906_p2.
DSP Report: operator add_ln703_2772_fu_36489906_p2 is absorbed into DSP add_ln703_2772_fu_36489906_p2.
DSP Report: operator mul_ln1118_2341_fu_5866_p2 is absorbed into DSP add_ln703_2772_fu_36489906_p2.
DSP Report: Generating DSP add_ln703_2772_reg_36510125_reg, operation Mode is: PCIN+A''*(B:0xc5).
DSP Report: register data_120_V_read_1_reg_36503327_reg is absorbed into DSP add_ln703_2772_reg_36510125_reg.
DSP Report: register data_120_V_read_1_reg_36503327_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2772_reg_36510125_reg.
DSP Report: register add_ln703_2772_reg_36510125_reg is absorbed into DSP add_ln703_2772_reg_36510125_reg.
DSP Report: operator add_ln703_2772_fu_36489906_p2 is absorbed into DSP add_ln703_2772_reg_36510125_reg.
DSP Report: operator mul_ln1118_2364_fu_4747_p2 is absorbed into DSP add_ln703_2772_reg_36510125_reg.
DSP Report: Generating DSP mul_ln1118_2283_fu_4913_p2, operation Mode is: A''*(B:0x3ff58).
DSP Report: register mul_ln1118_2283_fu_4913_p2 is absorbed into DSP mul_ln1118_2283_fu_4913_p2.
DSP Report: register mul_ln1118_2283_fu_4913_p2 is absorbed into DSP mul_ln1118_2283_fu_4913_p2.
DSP Report: operator mul_ln1118_2283_fu_4913_p2 is absorbed into DSP mul_ln1118_2283_fu_4913_p2.
DSP Report: Generating DSP mul_ln1118_2484_fu_6491_p2, operation Mode is: A''*(B:0x3ff4d).
DSP Report: register mul_ln1118_2484_fu_6491_p2 is absorbed into DSP mul_ln1118_2484_fu_6491_p2.
DSP Report: register mul_ln1118_2484_fu_6491_p2 is absorbed into DSP mul_ln1118_2484_fu_6491_p2.
DSP Report: operator mul_ln1118_2484_fu_6491_p2 is absorbed into DSP mul_ln1118_2484_fu_6491_p2.
DSP Report: Generating DSP mul_ln1118_2317_fu_2830_p2, operation Mode is: A''*(B:0x92).
DSP Report: register data_118_V_read_1_reg_36503357_reg is absorbed into DSP mul_ln1118_2317_fu_2830_p2.
DSP Report: register data_118_V_read_1_reg_36503357_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2317_fu_2830_p2.
DSP Report: operator mul_ln1118_2317_fu_2830_p2 is absorbed into DSP mul_ln1118_2317_fu_2830_p2.
DSP Report: Generating DSP add_ln703_2769_fu_36489884_p2, operation Mode is: PCIN+A''*(B:0xac).
DSP Report: register data_107_V_read_1_reg_36503539_reg is absorbed into DSP add_ln703_2769_fu_36489884_p2.
DSP Report: register data_107_V_read_1_reg_36503539_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2769_fu_36489884_p2.
DSP Report: operator add_ln703_2769_fu_36489884_p2 is absorbed into DSP add_ln703_2769_fu_36489884_p2.
DSP Report: operator mul_ln1118_2101_fu_5894_p2 is absorbed into DSP add_ln703_2769_fu_36489884_p2.
DSP Report: Generating DSP add_ln703_2769_fu_36489884_p2, operation Mode is: PCIN+A''*(B:0x98).
DSP Report: register data_117_V_read_1_reg_36503371_reg is absorbed into DSP add_ln703_2769_fu_36489884_p2.
DSP Report: register data_117_V_read_1_reg_36503371_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2769_fu_36489884_p2.
DSP Report: operator add_ln703_2769_fu_36489884_p2 is absorbed into DSP add_ln703_2769_fu_36489884_p2.
DSP Report: operator mul_ln1118_2300_fu_3370_p2 is absorbed into DSP add_ln703_2769_fu_36489884_p2.
DSP Report: Generating DSP add_ln703_2749_fu_36489786_p2, operation Mode is: -C'+A''*(B:0x29)+1-1.
DSP Report: register data_133_V_read_1_reg_36503130_reg is absorbed into DSP add_ln703_2749_fu_36489786_p2.
DSP Report: register add_ln703_2749_fu_36489786_p2 is absorbed into DSP add_ln703_2749_fu_36489786_p2.
DSP Report: register data_133_V_read_1_reg_36503130_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2749_fu_36489786_p2.
DSP Report: operator add_ln703_2749_fu_36489786_p2 is absorbed into DSP add_ln703_2749_fu_36489786_p2.
DSP Report: operator mul_ln1118_2641_fu_5890_p2 is absorbed into DSP add_ln703_2749_fu_36489786_p2.
DSP Report: Generating DSP add_ln703_2748_fu_36489780_p2, operation Mode is: C+A''*(B:0x6d).
DSP Report: register data_129_V_read_1_reg_36503184_reg is absorbed into DSP add_ln703_2748_fu_36489780_p2.
DSP Report: register data_129_V_read_1_reg_36503184_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2748_fu_36489780_p2.
DSP Report: operator add_ln703_2748_fu_36489780_p2 is absorbed into DSP add_ln703_2748_fu_36489780_p2.
DSP Report: operator mul_ln1118_2551_fu_3210_p2 is absorbed into DSP add_ln703_2748_fu_36489780_p2.
DSP Report: Generating DSP mul_ln1118_2618_fu_3590_p2, operation Mode is: A''*(B:0x3ffb3).
DSP Report: register mul_ln1118_2618_fu_3590_p2 is absorbed into DSP mul_ln1118_2618_fu_3590_p2.
DSP Report: register mul_ln1118_2618_fu_3590_p2 is absorbed into DSP mul_ln1118_2618_fu_3590_p2.
DSP Report: operator mul_ln1118_2618_fu_3590_p2 is absorbed into DSP mul_ln1118_2618_fu_3590_p2.
DSP Report: Generating DSP mul_ln1118_2443_fu_3364_p2, operation Mode is: A''*(B:0x43).
DSP Report: register data_124_V_read_1_reg_36503263_reg is absorbed into DSP mul_ln1118_2443_fu_3364_p2.
DSP Report: register data_124_V_read_1_reg_36503263_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2443_fu_3364_p2.
DSP Report: operator mul_ln1118_2443_fu_3364_p2 is absorbed into DSP mul_ln1118_2443_fu_3364_p2.
DSP Report: Generating DSP add_ln703_2745_fu_36489758_p2, operation Mode is: PCIN+A''*(B:0x51).
DSP Report: register data_125_V_read_1_reg_36503246_reg is absorbed into DSP add_ln703_2745_fu_36489758_p2.
DSP Report: register data_125_V_read_1_reg_36503246_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2745_fu_36489758_p2.
DSP Report: operator add_ln703_2745_fu_36489758_p2 is absorbed into DSP add_ln703_2745_fu_36489758_p2.
DSP Report: operator mul_ln1118_2464_fu_5997_p2 is absorbed into DSP add_ln703_2745_fu_36489758_p2.
DSP Report: Generating DSP mul_ln1118_2570_fu_3028_p2, operation Mode is: A''*(B:0x3fe98).
DSP Report: register mul_ln1118_2570_fu_3028_p2 is absorbed into DSP mul_ln1118_2570_fu_3028_p2.
DSP Report: register mul_ln1118_2570_fu_3028_p2 is absorbed into DSP mul_ln1118_2570_fu_3028_p2.
DSP Report: operator mul_ln1118_2570_fu_3028_p2 is absorbed into DSP mul_ln1118_2570_fu_3028_p2.
DSP Report: Generating DSP mul_ln1118_2594_fu_4876_p2, operation Mode is: A''*(B:0x3fe83).
DSP Report: register mul_ln1118_2594_fu_4876_p2 is absorbed into DSP mul_ln1118_2594_fu_4876_p2.
DSP Report: register mul_ln1118_2594_fu_4876_p2 is absorbed into DSP mul_ln1118_2594_fu_4876_p2.
DSP Report: operator mul_ln1118_2594_fu_4876_p2 is absorbed into DSP mul_ln1118_2594_fu_4876_p2.
DSP Report: Generating DSP mul_ln1118_2827_fu_3369_p2, operation Mode is: A''*(B:0x3ff29).
DSP Report: register mul_ln1118_2827_fu_3369_p2 is absorbed into DSP mul_ln1118_2827_fu_3369_p2.
DSP Report: register mul_ln1118_2827_fu_3369_p2 is absorbed into DSP mul_ln1118_2827_fu_3369_p2.
DSP Report: operator mul_ln1118_2827_fu_3369_p2 is absorbed into DSP mul_ln1118_2827_fu_3369_p2.
DSP Report: Generating DSP mul_ln1118_2845_fu_3102_p2, operation Mode is: A''*(B:0x3ff45).
DSP Report: register mul_ln1118_2845_fu_3102_p2 is absorbed into DSP mul_ln1118_2845_fu_3102_p2.
DSP Report: register mul_ln1118_2845_fu_3102_p2 is absorbed into DSP mul_ln1118_2845_fu_3102_p2.
DSP Report: operator mul_ln1118_2845_fu_3102_p2 is absorbed into DSP mul_ln1118_2845_fu_3102_p2.
DSP Report: Generating DSP mul_ln1118_2787_fu_3440_p2, operation Mode is: A''*(B:0x3ff4f).
DSP Report: register mul_ln1118_2787_fu_3440_p2 is absorbed into DSP mul_ln1118_2787_fu_3440_p2.
DSP Report: register mul_ln1118_2787_fu_3440_p2 is absorbed into DSP mul_ln1118_2787_fu_3440_p2.
DSP Report: operator mul_ln1118_2787_fu_3440_p2 is absorbed into DSP mul_ln1118_2787_fu_3440_p2.
DSP Report: Generating DSP mul_ln1118_2807_fu_6050_p2, operation Mode is: A''*(B:0x3ff24).
DSP Report: register mul_ln1118_2807_fu_6050_p2 is absorbed into DSP mul_ln1118_2807_fu_6050_p2.
DSP Report: register mul_ln1118_2807_fu_6050_p2 is absorbed into DSP mul_ln1118_2807_fu_6050_p2.
DSP Report: operator mul_ln1118_2807_fu_6050_p2 is absorbed into DSP mul_ln1118_2807_fu_6050_p2.
DSP Report: Generating DSP mul_ln1118_2340_fu_4057_p2, operation Mode is: A''*(B:0x3ff43).
DSP Report: register mul_ln1118_2340_fu_4057_p2 is absorbed into DSP mul_ln1118_2340_fu_4057_p2.
DSP Report: register mul_ln1118_2340_fu_4057_p2 is absorbed into DSP mul_ln1118_2340_fu_4057_p2.
DSP Report: operator mul_ln1118_2340_fu_4057_p2 is absorbed into DSP mul_ln1118_2340_fu_4057_p2.
DSP Report: Generating DSP add_ln703_2734_fu_36489678_p2, operation Mode is: C+A''*(B:0x13d).
DSP Report: register data_128_V_read_1_reg_36503200_reg is absorbed into DSP add_ln703_2734_fu_36489678_p2.
DSP Report: register data_128_V_read_1_reg_36503200_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2734_fu_36489678_p2.
DSP Report: operator add_ln703_2734_fu_36489678_p2 is absorbed into DSP add_ln703_2734_fu_36489678_p2.
DSP Report: operator mul_ln1118_2527_fu_4356_p2 is absorbed into DSP add_ln703_2734_fu_36489678_p2.
DSP Report: Generating DSP mul_ln1118_2504_fu_5517_p2, operation Mode is: A''*(B:0x183).
DSP Report: register data_127_V_read_1_reg_36503213_reg is absorbed into DSP mul_ln1118_2504_fu_5517_p2.
DSP Report: register data_127_V_read_1_reg_36503213_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2504_fu_5517_p2.
DSP Report: operator mul_ln1118_2504_fu_5517_p2 is absorbed into DSP mul_ln1118_2504_fu_5517_p2.
DSP Report: Generating DSP mul_ln1118_2164_fu_3022_p2, operation Mode is: A''*(B:0x3ff7d).
DSP Report: register mul_ln1118_2164_fu_3022_p2 is absorbed into DSP mul_ln1118_2164_fu_3022_p2.
DSP Report: register mul_ln1118_2164_fu_3022_p2 is absorbed into DSP mul_ln1118_2164_fu_3022_p2.
DSP Report: operator mul_ln1118_2164_fu_3022_p2 is absorbed into DSP mul_ln1118_2164_fu_3022_p2.
DSP Report: Generating DSP mul_ln1118_2187_fu_3373_p2, operation Mode is: A''*(B:0x3ff7d).
DSP Report: register mul_ln1118_2187_fu_3373_p2 is absorbed into DSP mul_ln1118_2187_fu_3373_p2.
DSP Report: register mul_ln1118_2187_fu_3373_p2 is absorbed into DSP mul_ln1118_2187_fu_3373_p2.
DSP Report: operator mul_ln1118_2187_fu_3373_p2 is absorbed into DSP mul_ln1118_2187_fu_3373_p2.
DSP Report: Generating DSP mul_ln1118_2146_fu_3438_p2, operation Mode is: A''*(B:0x3ff36).
DSP Report: register mul_ln1118_2146_fu_3438_p2 is absorbed into DSP mul_ln1118_2146_fu_3438_p2.
DSP Report: register mul_ln1118_2146_fu_3438_p2 is absorbed into DSP mul_ln1118_2146_fu_3438_p2.
DSP Report: operator mul_ln1118_2146_fu_3438_p2 is absorbed into DSP mul_ln1118_2146_fu_3438_p2.
DSP Report: Generating DSP mul_ln1118_2105_fu_2998_p2, operation Mode is: A''*(B:0x3ff5d).
DSP Report: register mul_ln1118_2105_fu_2998_p2 is absorbed into DSP mul_ln1118_2105_fu_2998_p2.
DSP Report: register mul_ln1118_2105_fu_2998_p2 is absorbed into DSP mul_ln1118_2105_fu_2998_p2.
DSP Report: operator mul_ln1118_2105_fu_2998_p2 is absorbed into DSP mul_ln1118_2105_fu_2998_p2.
DSP Report: Generating DSP mul_ln1118_2124_fu_3265_p2, operation Mode is: A''*(B:0x3ff41).
DSP Report: register mul_ln1118_2124_fu_3265_p2 is absorbed into DSP mul_ln1118_2124_fu_3265_p2.
DSP Report: register mul_ln1118_2124_fu_3265_p2 is absorbed into DSP mul_ln1118_2124_fu_3265_p2.
DSP Report: operator mul_ln1118_2124_fu_3265_p2 is absorbed into DSP mul_ln1118_2124_fu_3265_p2.
DSP Report: Generating DSP mul_ln1118_2850_fu_3466_p2, operation Mode is: A''*(B:0x3fead).
DSP Report: register mul_ln1118_2850_fu_3466_p2 is absorbed into DSP mul_ln1118_2850_fu_3466_p2.
DSP Report: register mul_ln1118_2850_fu_3466_p2 is absorbed into DSP mul_ln1118_2850_fu_3466_p2.
DSP Report: operator mul_ln1118_2850_fu_3466_p2 is absorbed into DSP mul_ln1118_2850_fu_3466_p2.
DSP Report: Generating DSP mul_ln1118_2811_fu_3243_p2, operation Mode is: A''*(B:0x3fe8a).
DSP Report: register mul_ln1118_2811_fu_3243_p2 is absorbed into DSP mul_ln1118_2811_fu_3243_p2.
DSP Report: register mul_ln1118_2811_fu_3243_p2 is absorbed into DSP mul_ln1118_2811_fu_3243_p2.
DSP Report: operator mul_ln1118_2811_fu_3243_p2 is absorbed into DSP mul_ln1118_2811_fu_3243_p2.
DSP Report: Generating DSP mul_ln1118_2830_fu_4666_p2, operation Mode is: A''*(B:0x3feb1).
DSP Report: register mul_ln1118_2830_fu_4666_p2 is absorbed into DSP mul_ln1118_2830_fu_4666_p2.
DSP Report: register mul_ln1118_2830_fu_4666_p2 is absorbed into DSP mul_ln1118_2830_fu_4666_p2.
DSP Report: operator mul_ln1118_2830_fu_4666_p2 is absorbed into DSP mul_ln1118_2830_fu_4666_p2.
DSP Report: Generating DSP mul_ln1118_2749_fu_3294_p2, operation Mode is: A''*(B:0x3fef6).
DSP Report: register mul_ln1118_2749_fu_3294_p2 is absorbed into DSP mul_ln1118_2749_fu_3294_p2.
DSP Report: register mul_ln1118_2749_fu_3294_p2 is absorbed into DSP mul_ln1118_2749_fu_3294_p2.
DSP Report: operator mul_ln1118_2749_fu_3294_p2 is absorbed into DSP mul_ln1118_2749_fu_3294_p2.
DSP Report: Generating DSP mul_ln1118_2770_fu_3819_p2, operation Mode is: A''*(B:0x3fee9).
DSP Report: register mul_ln1118_2770_fu_3819_p2 is absorbed into DSP mul_ln1118_2770_fu_3819_p2.
DSP Report: register mul_ln1118_2770_fu_3819_p2 is absorbed into DSP mul_ln1118_2770_fu_3819_p2.
DSP Report: operator mul_ln1118_2770_fu_3819_p2 is absorbed into DSP mul_ln1118_2770_fu_3819_p2.
DSP Report: Generating DSP mul_ln1118_2790_fu_3728_p2, operation Mode is: A''*(B:0x3fe78).
DSP Report: register mul_ln1118_2790_fu_3728_p2 is absorbed into DSP mul_ln1118_2790_fu_3728_p2.
DSP Report: register mul_ln1118_2790_fu_3728_p2 is absorbed into DSP mul_ln1118_2790_fu_3728_p2.
DSP Report: operator mul_ln1118_2790_fu_3728_p2 is absorbed into DSP mul_ln1118_2790_fu_3728_p2.
DSP Report: Generating DSP mul_ln1118_2448_fu_5154_p2, operation Mode is: A''*(B:0x3ffcd).
DSP Report: register mul_ln1118_2448_fu_5154_p2 is absorbed into DSP mul_ln1118_2448_fu_5154_p2.
DSP Report: register mul_ln1118_2448_fu_5154_p2 is absorbed into DSP mul_ln1118_2448_fu_5154_p2.
DSP Report: operator mul_ln1118_2448_fu_5154_p2 is absorbed into DSP mul_ln1118_2448_fu_5154_p2.
DSP Report: Generating DSP mul_ln1118_2531_fu_3734_p2, operation Mode is: A''*(B:0x3ff91).
DSP Report: register mul_ln1118_2531_fu_3734_p2 is absorbed into DSP mul_ln1118_2531_fu_3734_p2.
DSP Report: register mul_ln1118_2531_fu_3734_p2 is absorbed into DSP mul_ln1118_2531_fu_3734_p2.
DSP Report: operator mul_ln1118_2531_fu_3734_p2 is absorbed into DSP mul_ln1118_2531_fu_3734_p2.
DSP Report: Generating DSP mul_ln1118_2409_fu_5467_p2, operation Mode is: A''*(B:0x3ff8c).
DSP Report: register mul_ln1118_2409_fu_5467_p2 is absorbed into DSP mul_ln1118_2409_fu_5467_p2.
DSP Report: register mul_ln1118_2409_fu_5467_p2 is absorbed into DSP mul_ln1118_2409_fu_5467_p2.
DSP Report: operator mul_ln1118_2409_fu_5467_p2 is absorbed into DSP mul_ln1118_2409_fu_5467_p2.
DSP Report: Generating DSP mul_ln1118_2469_fu_6199_p2, operation Mode is: A''*(B:0x3ffba).
DSP Report: register mul_ln1118_2469_fu_6199_p2 is absorbed into DSP mul_ln1118_2469_fu_6199_p2.
DSP Report: register mul_ln1118_2469_fu_6199_p2 is absorbed into DSP mul_ln1118_2469_fu_6199_p2.
DSP Report: operator mul_ln1118_2469_fu_6199_p2 is absorbed into DSP mul_ln1118_2469_fu_6199_p2.
DSP Report: Generating DSP mul_ln1118_2508_fu_6470_p2, operation Mode is: A''*(B:0x3ffca).
DSP Report: register mul_ln1118_2508_fu_6470_p2 is absorbed into DSP mul_ln1118_2508_fu_6470_p2.
DSP Report: register mul_ln1118_2508_fu_6470_p2 is absorbed into DSP mul_ln1118_2508_fu_6470_p2.
DSP Report: operator mul_ln1118_2508_fu_6470_p2 is absorbed into DSP mul_ln1118_2508_fu_6470_p2.
DSP Report: Generating DSP add_ln703_3039_fu_36491578_p2, operation Mode is: C+A''*(B:0x3ffe9).
DSP Report: register add_ln703_3039_fu_36491578_p2 is absorbed into DSP add_ln703_3039_fu_36491578_p2.
DSP Report: register add_ln703_3039_fu_36491578_p2 is absorbed into DSP add_ln703_3039_fu_36491578_p2.
DSP Report: operator add_ln703_3039_fu_36491578_p2 is absorbed into DSP add_ln703_3039_fu_36491578_p2.
DSP Report: operator mul_ln1118_2285_fu_2659_p2 is absorbed into DSP add_ln703_3039_fu_36491578_p2.
DSP Report: Generating DSP mul_ln1118_2205_fu_5446_p2, operation Mode is: A''*(B:0x3ffe3).
DSP Report: register mul_ln1118_2205_fu_5446_p2 is absorbed into DSP mul_ln1118_2205_fu_5446_p2.
DSP Report: register mul_ln1118_2205_fu_5446_p2 is absorbed into DSP mul_ln1118_2205_fu_5446_p2.
DSP Report: operator mul_ln1118_2205_fu_5446_p2 is absorbed into DSP mul_ln1118_2205_fu_5446_p2.
DSP Report: Generating DSP mul_ln1118_2487_fu_3842_p2, operation Mode is: A''*(B:0x3ffc9).
DSP Report: register mul_ln1118_2487_fu_3842_p2 is absorbed into DSP mul_ln1118_2487_fu_3842_p2.
DSP Report: register mul_ln1118_2487_fu_3842_p2 is absorbed into DSP mul_ln1118_2487_fu_3842_p2.
DSP Report: operator mul_ln1118_2487_fu_3842_p2 is absorbed into DSP mul_ln1118_2487_fu_3842_p2.
DSP Report: Generating DSP mul_ln1118_2344_fu_5869_p2, operation Mode is: A''*(B:0x3febf).
DSP Report: register mul_ln1118_2344_fu_5869_p2 is absorbed into DSP mul_ln1118_2344_fu_5869_p2.
DSP Report: register mul_ln1118_2344_fu_5869_p2 is absorbed into DSP mul_ln1118_2344_fu_5869_p2.
DSP Report: operator mul_ln1118_2344_fu_5869_p2 is absorbed into DSP mul_ln1118_2344_fu_5869_p2.
DSP Report: Generating DSP mul_ln1118_2575_fu_5552_p2, operation Mode is: A''*(B:0x3fe96).
DSP Report: register mul_ln1118_2575_fu_5552_p2 is absorbed into DSP mul_ln1118_2575_fu_5552_p2.
DSP Report: register mul_ln1118_2575_fu_5552_p2 is absorbed into DSP mul_ln1118_2575_fu_5552_p2.
DSP Report: operator mul_ln1118_2575_fu_5552_p2 is absorbed into DSP mul_ln1118_2575_fu_5552_p2.
DSP Report: Generating DSP mul_ln1118_2599_fu_4157_p2, operation Mode is: A''*(B:0x3feb7).
DSP Report: register mul_ln1118_2599_fu_4157_p2 is absorbed into DSP mul_ln1118_2599_fu_4157_p2.
DSP Report: register mul_ln1118_2599_fu_4157_p2 is absorbed into DSP mul_ln1118_2599_fu_4157_p2.
DSP Report: operator mul_ln1118_2599_fu_4157_p2 is absorbed into DSP mul_ln1118_2599_fu_4157_p2.
DSP Report: Generating DSP mul_ln1118_2623_fu_3596_p2, operation Mode is: A''*(B:0x3fea0).
DSP Report: register mul_ln1118_2623_fu_3596_p2 is absorbed into DSP mul_ln1118_2623_fu_3596_p2.
DSP Report: register mul_ln1118_2623_fu_3596_p2 is absorbed into DSP mul_ln1118_2623_fu_3596_p2.
DSP Report: operator mul_ln1118_2623_fu_3596_p2 is absorbed into DSP mul_ln1118_2623_fu_3596_p2.
DSP Report: Generating DSP mul_ln1118_2687_fu_5132_p2, operation Mode is: A''*(B:0x3fecc).
DSP Report: register mul_ln1118_2687_fu_5132_p2 is absorbed into DSP mul_ln1118_2687_fu_5132_p2.
DSP Report: register mul_ln1118_2687_fu_5132_p2 is absorbed into DSP mul_ln1118_2687_fu_5132_p2.
DSP Report: operator mul_ln1118_2687_fu_5132_p2 is absorbed into DSP mul_ln1118_2687_fu_5132_p2.
DSP Report: Generating DSP mul_ln1118_2729_fu_5747_p2, operation Mode is: A''*(B:0x3fefd).
DSP Report: register mul_ln1118_2729_fu_5747_p2 is absorbed into DSP mul_ln1118_2729_fu_5747_p2.
DSP Report: register mul_ln1118_2729_fu_5747_p2 is absorbed into DSP mul_ln1118_2729_fu_5747_p2.
DSP Report: operator mul_ln1118_2729_fu_5747_p2 is absorbed into DSP mul_ln1118_2729_fu_5747_p2.
DSP Report: Generating DSP mul_ln1118_2667_fu_3031_p2, operation Mode is: A''*(B:0x3feb8).
DSP Report: register mul_ln1118_2667_fu_3031_p2 is absorbed into DSP mul_ln1118_2667_fu_3031_p2.
DSP Report: register mul_ln1118_2667_fu_3031_p2 is absorbed into DSP mul_ln1118_2667_fu_3031_p2.
DSP Report: operator mul_ln1118_2667_fu_3031_p2 is absorbed into DSP mul_ln1118_2667_fu_3031_p2.
DSP Report: Generating DSP mul_ln1118_2132_fu_2721_p2, operation Mode is: A''*(B:0x162).
DSP Report: register data_108_V_read_1_reg_36503523_reg is absorbed into DSP mul_ln1118_2132_fu_2721_p2.
DSP Report: register data_108_V_read_1_reg_36503523_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2132_fu_2721_p2.
DSP Report: operator mul_ln1118_2132_fu_2721_p2 is absorbed into DSP mul_ln1118_2132_fu_2721_p2.
DSP Report: Generating DSP add_ln703_3553_fu_36494714_p2, operation Mode is: PCIN+A''*(B:0x13a).
DSP Report: register data_109_V_read_1_reg_36503507_reg is absorbed into DSP add_ln703_3553_fu_36494714_p2.
DSP Report: register data_109_V_read_1_reg_36503507_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3553_fu_36494714_p2.
DSP Report: operator add_ln703_3553_fu_36494714_p2 is absorbed into DSP add_ln703_3553_fu_36494714_p2.
DSP Report: operator mul_ln1118_2154_fu_6498_p2 is absorbed into DSP add_ln703_3553_fu_36494714_p2.
DSP Report: Generating DSP mul_ln1118_2585_fu_3705_p2, operation Mode is: A''*(B:0x122).
DSP Report: register data_130_V_read_1_reg_36503173_reg is absorbed into DSP mul_ln1118_2585_fu_3705_p2.
DSP Report: register data_130_V_read_1_reg_36503173_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2585_fu_3705_p2.
DSP Report: operator mul_ln1118_2585_fu_3705_p2 is absorbed into DSP mul_ln1118_2585_fu_3705_p2.
DSP Report: Generating DSP add_ln703_3552_fu_36494704_p2, operation Mode is: PCIN+A''*(B:0x159).
DSP Report: register data_120_V_read_1_reg_36503327_reg is absorbed into DSP add_ln703_3552_fu_36494704_p2.
DSP Report: register data_120_V_read_1_reg_36503327_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3552_fu_36494704_p2.
DSP Report: operator add_ln703_3552_fu_36494704_p2 is absorbed into DSP add_ln703_3552_fu_36494704_p2.
DSP Report: operator mul_ln1118_2376_fu_6510_p2 is absorbed into DSP add_ln703_3552_fu_36494704_p2.
DSP Report: Generating DSP add_ln703_3552_fu_36494704_p2, operation Mode is: PCIN+A''*(B:0x179).
DSP Report: register data_122_V_read_1_reg_36503295_reg is absorbed into DSP add_ln703_3552_fu_36494704_p2.
DSP Report: register data_122_V_read_1_reg_36503295_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3552_fu_36494704_p2.
DSP Report: operator add_ln703_3552_fu_36494704_p2 is absorbed into DSP add_ln703_3552_fu_36494704_p2.
DSP Report: operator mul_ln1118_2416_fu_4432_p2 is absorbed into DSP add_ln703_3552_fu_36494704_p2.
DSP Report: Generating DSP mul_ln1118_2532_fu_5009_p2, operation Mode is: A''*(B:0x3ff46).
DSP Report: register mul_ln1118_2532_fu_5009_p2 is absorbed into DSP mul_ln1118_2532_fu_5009_p2.
DSP Report: register mul_ln1118_2532_fu_5009_p2 is absorbed into DSP mul_ln1118_2532_fu_5009_p2.
DSP Report: operator mul_ln1118_2532_fu_5009_p2 is absorbed into DSP mul_ln1118_2532_fu_5009_p2.
DSP Report: Generating DSP mul_ln1118_2576_fu_3402_p2, operation Mode is: A''*(B:0x3ff59).
DSP Report: register mul_ln1118_2576_fu_3402_p2 is absorbed into DSP mul_ln1118_2576_fu_3402_p2.
DSP Report: register mul_ln1118_2576_fu_3402_p2 is absorbed into DSP mul_ln1118_2576_fu_3402_p2.
DSP Report: operator mul_ln1118_2576_fu_3402_p2 is absorbed into DSP mul_ln1118_2576_fu_3402_p2.
DSP Report: Generating DSP mul_ln1118_2554_fu_4683_p2, operation Mode is: A''*(B:0x3febe).
DSP Report: register mul_ln1118_2554_fu_4683_p2 is absorbed into DSP mul_ln1118_2554_fu_4683_p2.
DSP Report: register mul_ln1118_2554_fu_4683_p2 is absorbed into DSP mul_ln1118_2554_fu_4683_p2.
DSP Report: operator mul_ln1118_2554_fu_4683_p2 is absorbed into DSP mul_ln1118_2554_fu_4683_p2.
DSP Report: Generating DSP mul_ln1118_2674_fu_3111_p2, operation Mode is: A''*(B:0xfa).
DSP Report: register data_134_V_read_1_reg_36503114_reg is absorbed into DSP mul_ln1118_2674_fu_3111_p2.
DSP Report: register data_134_V_read_1_reg_36503114_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2674_fu_3111_p2.
DSP Report: operator mul_ln1118_2674_fu_3111_p2 is absorbed into DSP mul_ln1118_2674_fu_3111_p2.
DSP Report: Generating DSP add_ln703_3575_fu_36494868_p2, operation Mode is: PCIN+A''*(B:0xe4).
DSP Report: register data_132_V_read_1_reg_36503144_reg is absorbed into DSP add_ln703_3575_fu_36494868_p2.
DSP Report: register data_132_V_read_1_reg_36503144_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3575_fu_36494868_p2.
DSP Report: operator add_ln703_3575_fu_36494868_p2 is absorbed into DSP add_ln703_3575_fu_36494868_p2.
DSP Report: operator mul_ln1118_2631_fu_4230_p2 is absorbed into DSP add_ln703_3575_fu_36494868_p2.
DSP Report: Generating DSP add_ln703_3575_reg_36511005_reg, operation Mode is: PCIN+A''*(B:0xd3).
DSP Report: register data_133_V_read_1_reg_36503130_reg is absorbed into DSP add_ln703_3575_reg_36511005_reg.
DSP Report: register data_133_V_read_1_reg_36503130_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3575_reg_36511005_reg.
DSP Report: register add_ln703_3575_reg_36511005_reg is absorbed into DSP add_ln703_3575_reg_36511005_reg.
DSP Report: operator add_ln703_3575_fu_36494868_p2 is absorbed into DSP add_ln703_3575_reg_36511005_reg.
DSP Report: operator mul_ln1118_2652_fu_5508_p2 is absorbed into DSP add_ln703_3575_reg_36511005_reg.
DSP Report: Generating DSP mul_ln1118_2397_fu_5177_p2, operation Mode is: A''*(B:0xa1).
DSP Report: register data_121_V_read_1_reg_36503311_reg is absorbed into DSP mul_ln1118_2397_fu_5177_p2.
DSP Report: register data_121_V_read_1_reg_36503311_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2397_fu_5177_p2.
DSP Report: operator mul_ln1118_2397_fu_5177_p2 is absorbed into DSP mul_ln1118_2397_fu_5177_p2.
DSP Report: Generating DSP add_ln703_3573_reg_36511000_reg, operation Mode is: PCIN+A''*(B:0xe6).
DSP Report: register data_119_V_read_1_reg_36503341_reg is absorbed into DSP add_ln703_3573_reg_36511000_reg.
DSP Report: register data_119_V_read_1_reg_36503341_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3573_reg_36511000_reg.
DSP Report: register add_ln703_3573_reg_36511000_reg is absorbed into DSP add_ln703_3573_reg_36511000_reg.
DSP Report: operator add_ln703_3573_fu_36494852_p2 is absorbed into DSP add_ln703_3573_reg_36511000_reg.
DSP Report: operator mul_ln1118_2353_fu_5877_p2 is absorbed into DSP add_ln703_3573_reg_36511000_reg.
DSP Report: Generating DSP mul_ln1118_2767_fu_3217_p2, operation Mode is: A''*(B:0x51).
DSP Report: register data_139_V_read_1_reg_36503036_reg is absorbed into DSP mul_ln1118_2767_fu_3217_p2.
DSP Report: register zext_ln1118_2346_reg_36507533_reg is absorbed into DSP mul_ln1118_2767_fu_3217_p2.
DSP Report: operator mul_ln1118_2767_fu_3217_p2 is absorbed into DSP mul_ln1118_2767_fu_3217_p2.
DSP Report: Generating DSP add_ln703_2714_fu_36489558_p2, operation Mode is: PCIN+A''*(B:0x4e).
DSP Report: register data_137_V_read_1_reg_36503069_reg is absorbed into DSP add_ln703_2714_fu_36489558_p2.
DSP Report: register data_137_V_read_1_reg_36503069_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2714_fu_36489558_p2.
DSP Report: operator add_ln703_2714_fu_36489558_p2 is absorbed into DSP add_ln703_2714_fu_36489558_p2.
DSP Report: operator mul_ln1118_2726_fu_6354_p2 is absorbed into DSP add_ln703_2714_fu_36489558_p2.
DSP Report: Generating DSP mul_ln1118_2405_fu_5540_p2, operation Mode is: A''*(B:0x2c).
DSP Report: register data_122_V_read_1_reg_36503295_reg is absorbed into DSP mul_ln1118_2405_fu_5540_p2.
DSP Report: register data_122_V_read_1_reg_36503295_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2405_fu_5540_p2.
DSP Report: operator mul_ln1118_2405_fu_5540_p2 is absorbed into DSP mul_ln1118_2405_fu_5540_p2.
DSP Report: Generating DSP add_ln703_2721_fu_36489614_p2, operation Mode is: PCIN+A''*(B:0x1b).
DSP Report: register data_138_V_read_1_reg_36503052_reg is absorbed into DSP add_ln703_2721_fu_36489614_p2.
DSP Report: register data_138_V_read_1_reg_36503052_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2721_fu_36489614_p2.
DSP Report: operator add_ln703_2721_fu_36489614_p2 is absorbed into DSP add_ln703_2721_fu_36489614_p2.
DSP Report: operator mul_ln1118_2745_fu_3534_p2 is absorbed into DSP add_ln703_2721_fu_36489614_p2.
DSP Report: Generating DSP add_ln703_2721_reg_36510060_reg, operation Mode is: C+A''*(B:0x3b).
DSP Report: register data_126_V_read_1_reg_36503229_reg is absorbed into DSP add_ln703_2721_reg_36510060_reg.
DSP Report: register data_126_V_read_1_reg_36503229_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2721_reg_36510060_reg.
DSP Report: register add_ln703_2721_reg_36510060_reg is absorbed into DSP add_ln703_2721_reg_36510060_reg.
DSP Report: operator add_ln703_2721_fu_36489614_p2 is absorbed into DSP add_ln703_2721_reg_36510060_reg.
DSP Report: operator mul_ln1118_2482_fu_3075_p2 is absorbed into DSP add_ln703_2721_reg_36510060_reg.
DSP Report: Generating DSP mul_ln1118_2617_fu_3587_p2, operation Mode is: A''*(B:0x56).
DSP Report: register data_132_V_read_1_reg_36503144_reg is absorbed into DSP mul_ln1118_2617_fu_3587_p2.
DSP Report: register data_132_V_read_1_reg_36503144_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2617_fu_3587_p2.
DSP Report: operator mul_ln1118_2617_fu_3587_p2 is absorbed into DSP mul_ln1118_2617_fu_3587_p2.
DSP Report: Generating DSP add_ln703_2712_fu_36489542_p2, operation Mode is: PCIN+A''*(B:0x5d).
DSP Report: register data_118_V_read_1_reg_36503357_reg is absorbed into DSP add_ln703_2712_fu_36489542_p2.
DSP Report: register data_118_V_read_1_reg_36503357_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2712_fu_36489542_p2.
DSP Report: operator add_ln703_2712_fu_36489542_p2 is absorbed into DSP add_ln703_2712_fu_36489542_p2.
DSP Report: operator mul_ln1118_2316_fu_4540_p2 is absorbed into DSP add_ln703_2712_fu_36489542_p2.
DSP Report: Generating DSP mul_ln1118_2240_fu_4925_p2, operation Mode is: A''*(B:0x5d).
DSP Report: register data_114_V_read_1_reg_36503426_reg is absorbed into DSP mul_ln1118_2240_fu_4925_p2.
DSP Report: register data_114_V_read_1_reg_36503426_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2240_fu_4925_p2.
DSP Report: operator mul_ln1118_2240_fu_4925_p2 is absorbed into DSP mul_ln1118_2240_fu_4925_p2.
DSP Report: Generating DSP add_ln703_2711_fu_36489532_p2, operation Mode is: C+A''*(B:0x3ff9b).
DSP Report: register add_ln703_2711_fu_36489532_p2 is absorbed into DSP add_ln703_2711_fu_36489532_p2.
DSP Report: register add_ln703_2711_fu_36489532_p2 is absorbed into DSP add_ln703_2711_fu_36489532_p2.
DSP Report: operator add_ln703_2711_fu_36489532_p2 is absorbed into DSP add_ln703_2711_fu_36489532_p2.
DSP Report: operator mul_ln1118_2424_fu_4618_p2 is absorbed into DSP add_ln703_2711_fu_36489532_p2.
DSP Report: Generating DSP mul_ln1118_2798_fu_3738_p2, operation Mode is: A''*(B:0x97).
DSP Report: register data_140_V_read_1_reg_36503021_reg is absorbed into DSP mul_ln1118_2798_fu_3738_p2.
DSP Report: register zext_ln1118_2362_reg_36507543_reg is absorbed into DSP mul_ln1118_2798_fu_3738_p2.
DSP Report: operator mul_ln1118_2798_fu_3738_p2 is absorbed into DSP mul_ln1118_2798_fu_3738_p2.
DSP Report: Generating DSP add_ln703_3684_fu_36495561_p2, operation Mode is: PCIN+A''*(B:0xd7).
DSP Report: register data_141_V_read_1_reg_36503005_reg is absorbed into DSP add_ln703_3684_fu_36495561_p2.
DSP Report: register data_141_V_read_1_reg_36503005_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3684_fu_36495561_p2.
DSP Report: operator add_ln703_3684_fu_36495561_p2 is absorbed into DSP add_ln703_3684_fu_36495561_p2.
DSP Report: operator mul_ln1118_2819_fu_3493_p2 is absorbed into DSP add_ln703_3684_fu_36495561_p2.
DSP Report: Generating DSP mul_ln1118_2720_fu_5714_p2, operation Mode is: A''*(B:0xe8).
DSP Report: register data_136_V_read_1_reg_36503085_reg is absorbed into DSP mul_ln1118_2720_fu_5714_p2.
DSP Report: register data_136_V_read_1_reg_36503085_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2720_fu_5714_p2.
DSP Report: operator mul_ln1118_2720_fu_5714_p2 is absorbed into DSP mul_ln1118_2720_fu_5714_p2.
DSP Report: Generating DSP add_ln703_3682_fu_36495541_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_3682_fu_36495541_p2 is absorbed into DSP add_ln703_3682_fu_36495541_p2.
DSP Report: register add_ln703_3682_fu_36495541_p2 is absorbed into DSP add_ln703_3682_fu_36495541_p2.
DSP Report: register add_ln703_3682_fu_36495541_p2 is absorbed into DSP add_ln703_3682_fu_36495541_p2.
DSP Report: register add_ln703_3682_fu_36495541_p2 is absorbed into DSP add_ln703_3682_fu_36495541_p2.
DSP Report: register add_ln703_3682_fu_36495541_p2 is absorbed into DSP add_ln703_3682_fu_36495541_p2.
DSP Report: operator add_ln703_3682_fu_36495541_p2 is absorbed into DSP add_ln703_3682_fu_36495541_p2.
DSP Report: Generating DSP mul_ln1118_2654_fu_4435_p2, operation Mode is: A''*(B:0xf9).
DSP Report: register data_133_V_read_1_reg_36503130_reg is absorbed into DSP mul_ln1118_2654_fu_4435_p2.
DSP Report: register data_133_V_read_1_reg_36503130_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2654_fu_4435_p2.
DSP Report: operator mul_ln1118_2654_fu_4435_p2 is absorbed into DSP mul_ln1118_2654_fu_4435_p2.
DSP Report: Generating DSP add_ln703_3681_fu_36495535_p2, operation Mode is: PCIN+A''*(B:0xe6).
DSP Report: register data_129_V_read_1_reg_36503184_reg is absorbed into DSP add_ln703_3681_fu_36495535_p2.
DSP Report: register data_129_V_read_1_reg_36503184_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3681_fu_36495535_p2.
DSP Report: operator add_ln703_3681_fu_36495535_p2 is absorbed into DSP add_ln703_3681_fu_36495535_p2.
DSP Report: operator mul_ln1118_2561_fu_5668_p2 is absorbed into DSP add_ln703_3681_fu_36495535_p2.
DSP Report: Generating DSP add_ln703_3681_fu_36495535_p2, operation Mode is: PCIN+A''*(B:0xaf).
DSP Report: register data_126_V_read_1_reg_36503229_reg is absorbed into DSP add_ln703_3681_fu_36495535_p2.
DSP Report: register data_126_V_read_1_reg_36503229_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3681_fu_36495535_p2.
DSP Report: operator add_ln703_3681_fu_36495535_p2 is absorbed into DSP add_ln703_3681_fu_36495535_p2.
DSP Report: operator mul_ln1118_2496_fu_2695_p2 is absorbed into DSP add_ln703_3681_fu_36495535_p2.
DSP Report: Generating DSP add_ln703_3681_reg_36511110_reg, operation Mode is: PCIN+A''*(B:0xe2).
DSP Report: register data_132_V_read_1_reg_36503144_reg is absorbed into DSP add_ln703_3681_reg_36511110_reg.
DSP Report: register data_132_V_read_1_reg_36503144_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3681_reg_36511110_reg.
DSP Report: register add_ln703_3681_reg_36511110_reg is absorbed into DSP add_ln703_3681_reg_36511110_reg.
DSP Report: operator add_ln703_3681_fu_36495535_p2 is absorbed into DSP add_ln703_3681_reg_36511110_reg.
DSP Report: operator mul_ln1118_2632_fu_3101_p2 is absorbed into DSP add_ln703_3681_reg_36511110_reg.
DSP Report: Generating DSP mul_ln1118_2686_fu_6020_p2, operation Mode is: A''*(B:0x3ffbb).
DSP Report: register mul_ln1118_2686_fu_6020_p2 is absorbed into DSP mul_ln1118_2686_fu_6020_p2.
DSP Report: register mul_ln1118_2686_fu_6020_p2 is absorbed into DSP mul_ln1118_2686_fu_6020_p2.
DSP Report: operator mul_ln1118_2686_fu_6020_p2 is absorbed into DSP mul_ln1118_2686_fu_6020_p2.
DSP Report: Generating DSP mul_ln1118_2666_fu_5660_p2, operation Mode is: A''*(B:0x3ff9c).
DSP Report: register mul_ln1118_2666_fu_5660_p2 is absorbed into DSP mul_ln1118_2666_fu_5660_p2.
DSP Report: register mul_ln1118_2666_fu_5660_p2 is absorbed into DSP mul_ln1118_2666_fu_5660_p2.
DSP Report: operator mul_ln1118_2666_fu_5660_p2 is absorbed into DSP mul_ln1118_2666_fu_5660_p2.
DSP Report: Generating DSP mul_ln1118_2514_fu_4978_p2, operation Mode is: A''*(B:0x19).
DSP Report: register data_127_V_read_1_reg_36503213_reg is absorbed into DSP mul_ln1118_2514_fu_4978_p2.
DSP Report: register data_127_V_read_1_reg_36503213_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2514_fu_4978_p2.
DSP Report: operator mul_ln1118_2514_fu_4978_p2 is absorbed into DSP mul_ln1118_2514_fu_4978_p2.
DSP Report: Generating DSP add_ln703_3416_fu_36493874_p2, operation Mode is: PCIN+A''*(B:0x25).
DSP Report: register data_126_V_read_1_reg_36503229_reg is absorbed into DSP add_ln703_3416_fu_36493874_p2.
DSP Report: register data_126_V_read_1_reg_36503229_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3416_fu_36493874_p2.
DSP Report: operator add_ln703_3416_fu_36493874_p2 is absorbed into DSP add_ln703_3416_fu_36493874_p2.
DSP Report: operator mul_ln1118_2491_fu_5850_p2 is absorbed into DSP add_ln703_3416_fu_36493874_p2.
DSP Report: Generating DSP mul_ln1118_2756_fu_5610_p2, operation Mode is: A''*(B:0xe4).
DSP Report: register data_138_V_read_1_reg_36503052_reg is absorbed into DSP mul_ln1118_2756_fu_5610_p2.
DSP Report: register data_138_V_read_1_reg_36503052_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2756_fu_5610_p2.
DSP Report: operator mul_ln1118_2756_fu_5610_p2 is absorbed into DSP mul_ln1118_2756_fu_5610_p2.
DSP Report: Generating DSP add_ln703_3407_fu_36493810_p2, operation Mode is: PCIN+A''*(B:0xf1).
DSP Report: register data_135_V_read_1_reg_36503100_reg is absorbed into DSP add_ln703_3407_fu_36493810_p2.
DSP Report: register zext_ln1118_2274_reg_36507514_reg is absorbed into DSP add_ln703_3407_fu_36493810_p2.
DSP Report: operator add_ln703_3407_fu_36493810_p2 is absorbed into DSP add_ln703_3407_fu_36493810_p2.
DSP Report: operator mul_ln1118_2694_fu_5138_p2 is absorbed into DSP add_ln703_3407_fu_36493810_p2.
DSP Report: Generating DSP add_ln703_3407_reg_36510810_reg, operation Mode is: PCIN+A''*(B:0xec).
DSP Report: register data_136_V_read_1_reg_36503085_reg is absorbed into DSP add_ln703_3407_reg_36510810_reg.
DSP Report: register data_136_V_read_1_reg_36503085_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3407_reg_36510810_reg.
DSP Report: register add_ln703_3407_reg_36510810_reg is absorbed into DSP add_ln703_3407_reg_36510810_reg.
DSP Report: operator add_ln703_3407_fu_36493810_p2 is absorbed into DSP add_ln703_3407_reg_36510810_reg.
DSP Report: operator mul_ln1118_2714_fu_5705_p2 is absorbed into DSP add_ln703_3407_reg_36510810_reg.
DSP Report: Generating DSP mul_ln1118_2856_fu_5332_p2, operation Mode is: A''*(B:0x11b).
DSP Report: register data_143_V_read_1_reg_36502970_reg is absorbed into DSP mul_ln1118_2856_fu_5332_p2.
DSP Report: register data_143_V_read_1_reg_36502970_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2856_fu_5332_p2.
DSP Report: operator mul_ln1118_2856_fu_5332_p2 is absorbed into DSP mul_ln1118_2856_fu_5332_p2.
DSP Report: Generating DSP add_ln703_3397_fu_36493752_p2, operation Mode is: PCIN+A''*(B:0x114).
DSP Report: register data_134_V_read_1_reg_36503114_reg is absorbed into DSP add_ln703_3397_fu_36493752_p2.
DSP Report: register data_134_V_read_1_reg_36503114_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3397_fu_36493752_p2.
DSP Report: operator add_ln703_3397_fu_36493752_p2 is absorbed into DSP add_ln703_3397_fu_36493752_p2.
DSP Report: operator mul_ln1118_2673_fu_3665_p2 is absorbed into DSP add_ln703_3397_fu_36493752_p2.
DSP Report: Generating DSP add_ln703_3397_fu_36493752_p2, operation Mode is: PCIN+A''*(B:0x131).
DSP Report: register data_137_V_read_1_reg_36503069_reg is absorbed into DSP add_ln703_3397_fu_36493752_p2.
DSP Report: register data_137_V_read_1_reg_36503069_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3397_fu_36493752_p2.
DSP Report: operator add_ln703_3397_fu_36493752_p2 is absorbed into DSP add_ln703_3397_fu_36493752_p2.
DSP Report: operator mul_ln1118_2736_fu_3571_p2 is absorbed into DSP add_ln703_3397_fu_36493752_p2.
DSP Report: Generating DSP mul_ln1118_2350_fu_5282_p2, operation Mode is: A''*(B:0xbf).
DSP Report: register data_119_V_read_1_reg_36503341_reg is absorbed into DSP mul_ln1118_2350_fu_5282_p2.
DSP Report: register data_119_V_read_1_reg_36503341_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2350_fu_5282_p2.
DSP Report: operator mul_ln1118_2350_fu_5282_p2 is absorbed into DSP mul_ln1118_2350_fu_5282_p2.
DSP Report: Generating DSP add_ln703_3403_fu_36493794_p2, operation Mode is: PCIN+A''*(B:0xaf).
DSP Report: register data_123_V_read_1_reg_36503278_reg is absorbed into DSP add_ln703_3403_fu_36493794_p2.
DSP Report: register data_123_V_read_1_reg_36503278_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3403_fu_36493794_p2.
DSP Report: operator add_ln703_3403_fu_36493794_p2 is absorbed into DSP add_ln703_3403_fu_36493794_p2.
DSP Report: operator mul_ln1118_2431_fu_5135_p2 is absorbed into DSP add_ln703_3403_fu_36493794_p2.
DSP Report: Generating DSP mul_ln1118_2650_fu_5619_p2, operation Mode is: A''*(B:0xc1).
DSP Report: register data_133_V_read_1_reg_36503130_reg is absorbed into DSP mul_ln1118_2650_fu_5619_p2.
DSP Report: register data_133_V_read_1_reg_36503130_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2650_fu_5619_p2.
DSP Report: operator mul_ln1118_2650_fu_5619_p2 is absorbed into DSP mul_ln1118_2650_fu_5619_p2.
DSP Report: Generating DSP add_ln703_3402_fu_36493784_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_3402_fu_36493784_p2 is absorbed into DSP add_ln703_3402_fu_36493784_p2.
DSP Report: register add_ln703_3402_fu_36493784_p2 is absorbed into DSP add_ln703_3402_fu_36493784_p2.
DSP Report: register add_ln703_3402_fu_36493784_p2 is absorbed into DSP add_ln703_3402_fu_36493784_p2.
DSP Report: register add_ln703_3402_fu_36493784_p2 is absorbed into DSP add_ln703_3402_fu_36493784_p2.
DSP Report: register add_ln703_3402_fu_36493784_p2 is absorbed into DSP add_ln703_3402_fu_36493784_p2.
DSP Report: operator add_ln703_3402_fu_36493784_p2 is absorbed into DSP add_ln703_3402_fu_36493784_p2.
DSP Report: Generating DSP mul_ln1118_2327_fu_6609_p2, operation Mode is: A''*(B:0xb2).
DSP Report: register data_118_V_read_1_reg_36503357_reg is absorbed into DSP mul_ln1118_2327_fu_6609_p2.
DSP Report: register data_118_V_read_1_reg_36503357_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2327_fu_6609_p2.
DSP Report: operator mul_ln1118_2327_fu_6609_p2 is absorbed into DSP mul_ln1118_2327_fu_6609_p2.
DSP Report: Generating DSP add_ln703_3399_fu_36493758_p2, operation Mode is: C+A''*(B:0x3ff4c).
DSP Report: register add_ln703_3399_fu_36493758_p2 is absorbed into DSP add_ln703_3399_fu_36493758_p2.
DSP Report: register add_ln703_3399_fu_36493758_p2 is absorbed into DSP add_ln703_3399_fu_36493758_p2.
DSP Report: operator add_ln703_3399_fu_36493758_p2 is absorbed into DSP add_ln703_3399_fu_36493758_p2.
DSP Report: operator mul_ln1118_2536_fu_3749_p2 is absorbed into DSP add_ln703_3399_fu_36493758_p2.
DSP Report: Generating DSP mul_ln1118_2474_fu_4159_p2, operation Mode is: A''*(B:0x3ff74).
DSP Report: register mul_ln1118_2474_fu_4159_p2 is absorbed into DSP mul_ln1118_2474_fu_4159_p2.
DSP Report: register mul_ln1118_2474_fu_4159_p2 is absorbed into DSP mul_ln1118_2474_fu_4159_p2.
DSP Report: operator mul_ln1118_2474_fu_4159_p2 is absorbed into DSP mul_ln1118_2474_fu_4159_p2.
DSP Report: Generating DSP mul_ln1118_2298_fu_3476_p2, operation Mode is: A''*(B:0x43).
DSP Report: register data_117_V_read_1_reg_36503371_reg is absorbed into DSP mul_ln1118_2298_fu_3476_p2.
DSP Report: register data_117_V_read_1_reg_36503371_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2298_fu_3476_p2.
DSP Report: operator mul_ln1118_2298_fu_3476_p2 is absorbed into DSP mul_ln1118_2298_fu_3476_p2.
DSP Report: Generating DSP add_ln703_2677_fu_36489370_p2, operation Mode is: PCIN+A''*(B:0x4b).
DSP Report: register data_129_V_read_1_reg_36503184_reg is absorbed into DSP add_ln703_2677_fu_36489370_p2.
DSP Report: register data_129_V_read_1_reg_36503184_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2677_fu_36489370_p2.
DSP Report: operator add_ln703_2677_fu_36489370_p2 is absorbed into DSP add_ln703_2677_fu_36489370_p2.
DSP Report: operator mul_ln1118_2550_fu_4411_p2 is absorbed into DSP add_ln703_2677_fu_36489370_p2.
DSP Report: Generating DSP add_ln703_2690_reg_36510020_reg, operation Mode is: C+A''*(B:0x17).
DSP Report: register data_141_V_read_1_reg_36503005_reg is absorbed into DSP add_ln703_2690_reg_36510020_reg.
DSP Report: register data_141_V_read_1_reg_36503005_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2690_reg_36510020_reg.
DSP Report: register add_ln703_2690_reg_36510020_reg is absorbed into DSP add_ln703_2690_reg_36510020_reg.
DSP Report: operator add_ln703_2690_fu_36489446_p2 is absorbed into DSP add_ln703_2690_reg_36510020_reg.
DSP Report: operator mul_ln1118_2806_fu_3787_p2 is absorbed into DSP add_ln703_2690_reg_36510020_reg.
DSP Report: Generating DSP mul_ln1118_2725_fu_4568_p2, operation Mode is: A''*(B:0x17).
DSP Report: register data_137_V_read_1_reg_36503069_reg is absorbed into DSP mul_ln1118_2725_fu_4568_p2.
DSP Report: register data_137_V_read_1_reg_36503069_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2725_fu_4568_p2.
DSP Report: operator mul_ln1118_2725_fu_4568_p2 is absorbed into DSP mul_ln1118_2725_fu_4568_p2.
DSP Report: Generating DSP add_ln703_2687_fu_36489420_p2, operation Mode is: PCIN+A''*(B:0x16).
DSP Report: register data_124_V_read_1_reg_36503263_reg is absorbed into DSP add_ln703_2687_fu_36489420_p2.
DSP Report: register data_124_V_read_1_reg_36503263_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2687_fu_36489420_p2.
DSP Report: operator add_ln703_2687_fu_36489420_p2 is absorbed into DSP add_ln703_2687_fu_36489420_p2.
DSP Report: operator mul_ln1118_2442_fu_5148_p2 is absorbed into DSP add_ln703_2687_fu_36489420_p2.
DSP Report: Generating DSP mul_ln1118_2826_fu_3984_p2, operation Mode is: A''*(B:0x3b).
DSP Report: register data_142_V_read_1_reg_36502986_reg is absorbed into DSP mul_ln1118_2826_fu_3984_p2.
DSP Report: register data_142_V_read_1_reg_36502986_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2826_fu_3984_p2.
DSP Report: operator mul_ln1118_2826_fu_3984_p2 is absorbed into DSP mul_ln1118_2826_fu_3984_p2.
DSP Report: Generating DSP add_ln703_2685_fu_36489414_p2, operation Mode is: PCIN+A''*(B:0x2c).
DSP Report: register data_114_V_read_1_reg_36503426_reg is absorbed into DSP add_ln703_2685_fu_36489414_p2.
DSP Report: register data_114_V_read_1_reg_36503426_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2685_fu_36489414_p2.
DSP Report: operator add_ln703_2685_fu_36489414_p2 is absorbed into DSP add_ln703_2685_fu_36489414_p2.
DSP Report: operator mul_ln1118_2239_fu_4175_p2 is absorbed into DSP add_ln703_2685_fu_36489414_p2.
DSP Report: Generating DSP add_ln703_2685_reg_36510010_reg, operation Mode is: PCIN+A''*(B:0x36).
DSP Report: register data_118_V_read_1_reg_36503357_reg is absorbed into DSP add_ln703_2685_reg_36510010_reg.
DSP Report: register data_118_V_read_1_reg_36503357_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2685_reg_36510010_reg.
DSP Report: register add_ln703_2685_reg_36510010_reg is absorbed into DSP add_ln703_2685_reg_36510010_reg.
DSP Report: operator add_ln703_2685_fu_36489414_p2 is absorbed into DSP add_ln703_2685_reg_36510010_reg.
DSP Report: operator mul_ln1118_2315_fu_5174_p2 is absorbed into DSP add_ln703_2685_reg_36510010_reg.
DSP Report: Generating DSP mul_ln1118_2661_fu_4537_p2, operation Mode is: A''*(B:0x3ffdb).
DSP Report: register mul_ln1118_2661_fu_4537_p2 is absorbed into DSP mul_ln1118_2661_fu_4537_p2.
DSP Report: register mul_ln1118_2661_fu_4537_p2 is absorbed into DSP mul_ln1118_2661_fu_4537_p2.
DSP Report: operator mul_ln1118_2661_fu_4537_p2 is absorbed into DSP mul_ln1118_2661_fu_4537_p2.
DSP Report: Generating DSP mul_ln1118_2703_fu_5149_p2, operation Mode is: A''*(B:0x3ffd2).
DSP Report: register mul_ln1118_2703_fu_5149_p2 is absorbed into DSP mul_ln1118_2703_fu_5149_p2.
DSP Report: register mul_ln1118_2703_fu_5149_p2 is absorbed into DSP mul_ln1118_2703_fu_5149_p2.
DSP Report: operator mul_ln1118_2703_fu_5149_p2 is absorbed into DSP mul_ln1118_2703_fu_5149_p2.
DSP Report: Generating DSP mul_ln1118_2616_fu_3586_p2, operation Mode is: A''*(B:0x3ffc3).
DSP Report: register mul_ln1118_2616_fu_3586_p2 is absorbed into DSP mul_ln1118_2616_fu_3586_p2.
DSP Report: register mul_ln1118_2616_fu_3586_p2 is absorbed into DSP mul_ln1118_2616_fu_3586_p2.
DSP Report: operator mul_ln1118_2616_fu_3586_p2 is absorbed into DSP mul_ln1118_2616_fu_3586_p2.
DSP Report: Generating DSP mul_ln1118_2639_fu_5843_p2, operation Mode is: A''*(B:0x3ffa8).
DSP Report: register mul_ln1118_2639_fu_5843_p2 is absorbed into DSP mul_ln1118_2639_fu_5843_p2.
DSP Report: register mul_ln1118_2639_fu_5843_p2 is absorbed into DSP mul_ln1118_2639_fu_5843_p2.
DSP Report: operator mul_ln1118_2639_fu_5843_p2 is absorbed into DSP mul_ln1118_2639_fu_5843_p2.
DSP Report: Generating DSP mul_ln1118_2682_fu_3330_p2, operation Mode is: A''*(B:0x3ffa7).
DSP Report: register mul_ln1118_2682_fu_3330_p2 is absorbed into DSP mul_ln1118_2682_fu_3330_p2.
DSP Report: register mul_ln1118_2682_fu_3330_p2 is absorbed into DSP mul_ln1118_2682_fu_3330_p2.
DSP Report: operator mul_ln1118_2682_fu_3330_p2 is absorbed into DSP mul_ln1118_2682_fu_3330_p2.
DSP Report: Generating DSP mul_ln1118_2099_fu_4107_p2, operation Mode is: A''*(B:0x3ffab).
DSP Report: register mul_ln1118_2099_fu_4107_p2 is absorbed into DSP mul_ln1118_2099_fu_4107_p2.
DSP Report: register mul_ln1118_2099_fu_4107_p2 is absorbed into DSP mul_ln1118_2099_fu_4107_p2.
DSP Report: operator mul_ln1118_2099_fu_4107_p2 is absorbed into DSP mul_ln1118_2099_fu_4107_p2.
DSP Report: Generating DSP add_ln703_2672_fu_36489328_p2, operation Mode is: C+A''*(B:0xcd).
DSP Report: register data_139_V_read_1_reg_36503036_reg is absorbed into DSP add_ln703_2672_fu_36489328_p2.
DSP Report: register data_139_V_read_1_reg_36503036_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2672_fu_36489328_p2.
DSP Report: operator add_ln703_2672_fu_36489328_p2 is absorbed into DSP add_ln703_2672_fu_36489328_p2.
DSP Report: operator mul_ln1118_2766_fu_4982_p2 is absorbed into DSP add_ln703_2672_fu_36489328_p2.
DSP Report: Generating DSP mul_ln1118_2179_fu_2809_p2, operation Mode is: A''*(B:0x3ffe7).
DSP Report: register mul_ln1118_2179_fu_2809_p2 is absorbed into DSP mul_ln1118_2179_fu_2809_p2.
DSP Report: register mul_ln1118_2179_fu_2809_p2 is absorbed into DSP mul_ln1118_2179_fu_2809_p2.
DSP Report: operator mul_ln1118_2179_fu_2809_p2 is absorbed into DSP mul_ln1118_2179_fu_2809_p2.
DSP Report: Generating DSP mul_ln1118_2160_fu_3446_p2, operation Mode is: A''*(B:0x3ffe9).
DSP Report: register mul_ln1118_2160_fu_3446_p2 is absorbed into DSP mul_ln1118_2160_fu_3446_p2.
DSP Report: register mul_ln1118_2160_fu_3446_p2 is absorbed into DSP mul_ln1118_2160_fu_3446_p2.
DSP Report: operator mul_ln1118_2160_fu_3446_p2 is absorbed into DSP mul_ln1118_2160_fu_3446_p2.
DSP Report: Generating DSP mul_ln1118_2566_fu_6123_p2, operation Mode is: A''*(B:0x37).
DSP Report: register data_129_V_read_1_reg_36503184_reg is absorbed into DSP mul_ln1118_2566_fu_6123_p2.
DSP Report: register data_129_V_read_1_reg_36503184_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2566_fu_6123_p2.
DSP Report: operator mul_ln1118_2566_fu_6123_p2 is absorbed into DSP mul_ln1118_2566_fu_6123_p2.
DSP Report: Generating DSP add_ln703_4002_fu_36497537_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_4002_fu_36497537_p2 is absorbed into DSP add_ln703_4002_fu_36497537_p2.
DSP Report: register add_ln703_4002_fu_36497537_p2 is absorbed into DSP add_ln703_4002_fu_36497537_p2.
DSP Report: register add_ln703_4002_fu_36497537_p2 is absorbed into DSP add_ln703_4002_fu_36497537_p2.
DSP Report: register add_ln703_4002_fu_36497537_p2 is absorbed into DSP add_ln703_4002_fu_36497537_p2.
DSP Report: register add_ln703_4002_fu_36497537_p2 is absorbed into DSP add_ln703_4002_fu_36497537_p2.
DSP Report: operator add_ln703_4002_fu_36497537_p2 is absorbed into DSP add_ln703_4002_fu_36497537_p2.
DSP Report: Generating DSP add_ln703_4003_reg_36511490_reg, operation Mode is: C+A''*(B:0x3a).
DSP Report: register data_119_V_read_1_reg_36503341_reg is absorbed into DSP add_ln703_4003_reg_36511490_reg.
DSP Report: register add_ln703_4003_reg_36511490_reg is absorbed into DSP add_ln703_4003_reg_36511490_reg.
DSP Report: register add_ln703_4003_reg_36511490_reg is absorbed into DSP add_ln703_4003_reg_36511490_reg.
DSP Report: operator add_ln703_4003_fu_36497547_p2 is absorbed into DSP add_ln703_4003_reg_36511490_reg.
DSP Report: operator mul_ln1118_2360_fu_5294_p2 is absorbed into DSP add_ln703_4003_reg_36511490_reg.
DSP Report: Generating DSP mul_ln1118_2337_fu_4214_p2, operation Mode is: A''*(B:0x27).
DSP Report: register data_118_V_read_1_reg_36503357_reg is absorbed into DSP mul_ln1118_2337_fu_4214_p2.
DSP Report: register data_118_V_read_1_reg_36503357_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2337_fu_4214_p2.
DSP Report: operator mul_ln1118_2337_fu_4214_p2 is absorbed into DSP mul_ln1118_2337_fu_4214_p2.
DSP Report: Generating DSP add_ln703_4000_fu_36497521_p2, operation Mode is: PCIN+A''*(B:0x23).
DSP Report: register data_113_V_read_1_reg_36503443_reg is absorbed into DSP add_ln703_4000_fu_36497521_p2.
DSP Report: register data_113_V_read_1_reg_36503443_pp0_iter1_reg_reg is absorbed into DSP add_ln703_4000_fu_36497521_p2.
DSP Report: operator add_ln703_4000_fu_36497521_p2 is absorbed into DSP add_ln703_4000_fu_36497521_p2.
DSP Report: operator mul_ln1118_2238_fu_3878_p2 is absorbed into DSP add_ln703_4000_fu_36497521_p2.
DSP Report: Generating DSP mul_ln1118_2743_fu_5958_p2, operation Mode is: A''*(B:0x3ffd1).
DSP Report: register mul_ln1118_2743_fu_5958_p2 is absorbed into DSP mul_ln1118_2743_fu_5958_p2.
DSP Report: register mul_ln1118_2743_fu_5958_p2 is absorbed into DSP mul_ln1118_2743_fu_5958_p2.
DSP Report: operator mul_ln1118_2743_fu_5958_p2 is absorbed into DSP mul_ln1118_2743_fu_5958_p2.
DSP Report: Generating DSP mul_ln1118_2523_fu_4995_p2, operation Mode is: A''*(B:0x3ffc5).
DSP Report: register mul_ln1118_2523_fu_4995_p2 is absorbed into DSP mul_ln1118_2523_fu_4995_p2.
DSP Report: register mul_ln1118_2523_fu_4995_p2 is absorbed into DSP mul_ln1118_2523_fu_4995_p2.
DSP Report: operator mul_ln1118_2523_fu_4995_p2 is absorbed into DSP mul_ln1118_2523_fu_4995_p2.
DSP Report: Generating DSP add_ln703_3996_fu_36497505_p2, operation Mode is: C+A''*(B:0x76).
DSP Report: register data_140_V_read_1_reg_36503021_reg is absorbed into DSP add_ln703_3996_fu_36497505_p2.
DSP Report: register data_140_V_read_1_reg_36503021_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3996_fu_36497505_p2.
DSP Report: operator add_ln703_3996_fu_36497505_p2 is absorbed into DSP add_ln703_3996_fu_36497505_p2.
DSP Report: operator mul_ln1118_2804_fu_3234_p2 is absorbed into DSP add_ln703_3996_fu_36497505_p2.
DSP Report: Generating DSP mul_ln1118_2785_fu_3720_p2, operation Mode is: A''*(B:0x7a).
DSP Report: register data_139_V_read_1_reg_36503036_reg is absorbed into DSP mul_ln1118_2785_fu_3720_p2.
DSP Report: register zext_ln1118_2346_reg_36507533_reg is absorbed into DSP mul_ln1118_2785_fu_3720_p2.
DSP Report: operator mul_ln1118_2785_fu_3720_p2 is absorbed into DSP mul_ln1118_2785_fu_3720_p2.
DSP Report: Generating DSP add_ln703_3995_fu_36497495_p2, operation Mode is: PCIN+A''*(B:0x49).
DSP Report: register data_128_V_read_1_reg_36503200_reg is absorbed into DSP add_ln703_3995_fu_36497495_p2.
DSP Report: register data_128_V_read_1_reg_36503200_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3995_fu_36497495_p2.
DSP Report: operator add_ln703_3995_fu_36497495_p2 is absorbed into DSP add_ln703_3995_fu_36497495_p2.
DSP Report: operator mul_ln1118_2548_fu_3800_p2 is absorbed into DSP add_ln703_3995_fu_36497495_p2.
DSP Report: Generating DSP mul_ln1118_2637_fu_3614_p2, operation Mode is: A''*(B:0x3ff94).
DSP Report: register mul_ln1118_2637_fu_3614_p2 is absorbed into DSP mul_ln1118_2637_fu_3614_p2.
DSP Report: register mul_ln1118_2637_fu_3614_p2 is absorbed into DSP mul_ln1118_2637_fu_3614_p2.
DSP Report: operator mul_ln1118_2637_fu_3614_p2 is absorbed into DSP mul_ln1118_2637_fu_3614_p2.
DSP Report: Generating DSP mul_ln1118_2659_fu_4675_p2, operation Mode is: A''*(B:0x3ffa1).
DSP Report: register mul_ln1118_2659_fu_4675_p2 is absorbed into DSP mul_ln1118_2659_fu_4675_p2.
DSP Report: register mul_ln1118_2659_fu_4675_p2 is absorbed into DSP mul_ln1118_2659_fu_4675_p2.
DSP Report: operator mul_ln1118_2659_fu_4675_p2 is absorbed into DSP mul_ln1118_2659_fu_4675_p2.
DSP Report: Generating DSP mul_ln1118_2080_fu_5279_p2, operation Mode is: A''*(B:0x6d).
DSP Report: register data_105_V_read_1_reg_36503573_reg is absorbed into DSP mul_ln1118_2080_fu_5279_p2.
DSP Report: register data_105_V_read_1_reg_36503573_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2080_fu_5279_p2.
DSP Report: operator mul_ln1118_2080_fu_5279_p2 is absorbed into DSP mul_ln1118_2080_fu_5279_p2.
DSP Report: Generating DSP add_ln703_3993_fu_36497479_p2, operation Mode is: PCIN+A''*(B:0x6c).
DSP Report: register data_100_V_read_1_reg_36503660_reg is absorbed into DSP add_ln703_3993_fu_36497479_p2.
DSP Report: register data_100_V_read_1_reg_36503660_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3993_fu_36497479_p2.
DSP Report: operator add_ln703_3993_fu_36497479_p2 is absorbed into DSP add_ln703_3993_fu_36497479_p2.
DSP Report: operator mul_ln1118_1982_fu_6618_p2 is absorbed into DSP add_ln703_3993_fu_36497479_p2.
DSP Report: Generating DSP mul_ln1118_2864_fu_5656_p2, operation Mode is: A''*(B:0x3ff8f).
DSP Report: register mul_ln1118_2864_fu_5656_p2 is absorbed into DSP mul_ln1118_2864_fu_5656_p2.
DSP Report: register mul_ln1118_2864_fu_5656_p2 is absorbed into DSP mul_ln1118_2864_fu_5656_p2.
DSP Report: operator mul_ln1118_2864_fu_5656_p2 is absorbed into DSP mul_ln1118_2864_fu_5656_p2.
DSP Report: Generating DSP mul_ln1118_2313_fu_4156_p2, operation Mode is: A''*(B:0x3ff98).
DSP Report: register mul_ln1118_2313_fu_4156_p2 is absorbed into DSP mul_ln1118_2313_fu_4156_p2.
DSP Report: register mul_ln1118_2313_fu_4156_p2 is absorbed into DSP mul_ln1118_2313_fu_4156_p2.
DSP Report: operator mul_ln1118_2313_fu_4156_p2 is absorbed into DSP mul_ln1118_2313_fu_4156_p2.
DSP Report: Generating DSP mul_ln1118_2422_fu_3289_p2, operation Mode is: A''*(B:0x3ffa7).
DSP Report: register mul_ln1118_2422_fu_3289_p2 is absorbed into DSP mul_ln1118_2422_fu_3289_p2.
DSP Report: register mul_ln1118_2422_fu_3289_p2 is absorbed into DSP mul_ln1118_2422_fu_3289_p2.
DSP Report: operator mul_ln1118_2422_fu_3289_p2 is absorbed into DSP mul_ln1118_2422_fu_3289_p2.
DSP Report: Generating DSP mul_ln1118_2116_fu_4277_p2, operation Mode is: A''*(B:0x3ffa9).
DSP Report: register mul_ln1118_2116_fu_4277_p2 is absorbed into DSP mul_ln1118_2116_fu_4277_p2.
DSP Report: register mul_ln1118_2116_fu_4277_p2 is absorbed into DSP mul_ln1118_2116_fu_4277_p2.
DSP Report: operator mul_ln1118_2116_fu_4277_p2 is absorbed into DSP mul_ln1118_2116_fu_4277_p2.
DSP Report: Generating DSP mul_ln1118_2615_fu_3585_p2, operation Mode is: A''*(B:0xf7).
DSP Report: register data_132_V_read_1_reg_36503144_reg is absorbed into DSP mul_ln1118_2615_fu_3585_p2.
DSP Report: register data_132_V_read_1_reg_36503144_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2615_fu_3585_p2.
DSP Report: operator mul_ln1118_2615_fu_3585_p2 is absorbed into DSP mul_ln1118_2615_fu_3585_p2.
DSP Report: Generating DSP add_ln703_2628_fu_36489098_p2, operation Mode is: PCIN+A''*(B:0xb1).
DSP Report: register data_130_V_read_1_reg_36503173_reg is absorbed into DSP add_ln703_2628_fu_36489098_p2.
DSP Report: register data_130_V_read_1_reg_36503173_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2628_fu_36489098_p2.
DSP Report: operator add_ln703_2628_fu_36489098_p2 is absorbed into DSP add_ln703_2628_fu_36489098_p2.
DSP Report: operator mul_ln1118_2567_fu_4329_p2 is absorbed into DSP add_ln703_2628_fu_36489098_p2.
DSP Report: Generating DSP add_ln703_2628_fu_36489098_p2, operation Mode is: PCIN+A''*(B:0x8c).
DSP Report: register data_129_V_read_1_reg_36503184_reg is absorbed into DSP add_ln703_2628_fu_36489098_p2.
DSP Report: register data_129_V_read_1_reg_36503184_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2628_fu_36489098_p2.
DSP Report: operator add_ln703_2628_fu_36489098_p2 is absorbed into DSP add_ln703_2628_fu_36489098_p2.
DSP Report: operator mul_ln1118_2549_fu_4410_p2 is absorbed into DSP add_ln703_2628_fu_36489098_p2.
DSP Report: Generating DSP add_ln703_2628_fu_36489098_p2, operation Mode is: PCIN+A''*(B:0xf5).
DSP Report: register data_134_V_read_1_reg_36503114_reg is absorbed into DSP add_ln703_2628_fu_36489098_p2.
DSP Report: register data_134_V_read_1_reg_36503114_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2628_fu_36489098_p2.
DSP Report: operator add_ln703_2628_fu_36489098_p2 is absorbed into DSP add_ln703_2628_fu_36489098_p2.
DSP Report: operator mul_ln1118_2660_fu_6297_p2 is absorbed into DSP add_ln703_2628_fu_36489098_p2.
DSP Report: Generating DSP add_ln703_2628_reg_36509925_reg, operation Mode is: PCIN+A''*(B:0xca).
DSP Report: register data_133_V_read_1_reg_36503130_reg is absorbed into DSP add_ln703_2628_reg_36509925_reg.
DSP Report: register data_133_V_read_1_reg_36503130_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2628_reg_36509925_reg.
DSP Report: register add_ln703_2628_reg_36509925_reg is absorbed into DSP add_ln703_2628_reg_36509925_reg.
DSP Report: operator add_ln703_2628_fu_36489098_p2 is absorbed into DSP add_ln703_2628_reg_36509925_reg.
DSP Report: operator mul_ln1118_2638_fu_4180_p2 is absorbed into DSP add_ln703_2628_reg_36509925_reg.
DSP Report: Generating DSP mul_ln1118_2361_fu_3458_p2, operation Mode is: A''*(B:0x117).
DSP Report: register data_120_V_read_1_reg_36503327_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2361_fu_3458_p2.
DSP Report: register zext_ln1118_2051_reg_36509184_reg is absorbed into DSP mul_ln1118_2361_fu_3458_p2.
DSP Report: operator mul_ln1118_2361_fu_3458_p2 is absorbed into DSP mul_ln1118_2361_fu_3458_p2.
DSP Report: Generating DSP mul_ln1118_2117_fu_3610_p2, operation Mode is: A''*(B:0xd6).
DSP Report: register data_108_V_read_1_reg_36503523_reg is absorbed into DSP mul_ln1118_2117_fu_3610_p2.
DSP Report: register zext_ln1118_1841_reg_36507425_reg is absorbed into DSP mul_ln1118_2117_fu_3610_p2.
DSP Report: operator mul_ln1118_2117_fu_3610_p2 is absorbed into DSP mul_ln1118_2117_fu_3610_p2.
DSP Report: Generating DSP add_ln703_2619_fu_36489034_p2, operation Mode is: PCIN+A''*(B:0x89).
DSP Report: register data_111_V_read_1_reg_36503476_reg is absorbed into DSP add_ln703_2619_fu_36489034_p2.
DSP Report: register zext_ln1118_1891_reg_36507463_reg is absorbed into DSP add_ln703_2619_fu_36489034_p2.
DSP Report: operator add_ln703_2619_fu_36489034_p2 is absorbed into DSP add_ln703_2619_fu_36489034_p2.
DSP Report: operator mul_ln1118_2180_fu_5587_p2 is absorbed into DSP add_ln703_2619_fu_36489034_p2.
DSP Report: Generating DSP mul_ln1118_2383_fu_2787_p2, operation Mode is: A''*(B:0x83).
DSP Report: register data_121_V_read_1_reg_36503311_reg is absorbed into DSP mul_ln1118_2383_fu_2787_p2.
DSP Report: register data_121_V_read_1_reg_36503311_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2383_fu_2787_p2.
DSP Report: operator mul_ln1118_2383_fu_2787_p2 is absorbed into DSP mul_ln1118_2383_fu_2787_p2.
DSP Report: Generating DSP add_ln703_2618_fu_36489024_p2, operation Mode is: PCIN+A''*(B:0xa6).
DSP Report: register data_112_V_read_1_reg_36503460_reg is absorbed into DSP add_ln703_2618_fu_36489024_p2.
DSP Report: register data_112_V_read_1_reg_36503460_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2618_fu_36489024_p2.
DSP Report: operator add_ln703_2618_fu_36489024_p2 is absorbed into DSP add_ln703_2618_fu_36489024_p2.
DSP Report: operator mul_ln1118_2201_fu_5519_p2 is absorbed into DSP add_ln703_2618_fu_36489024_p2.
DSP Report: Generating DSP add_ln703_2618_fu_36489024_p2, operation Mode is: PCIN+A''*(B:0xd1).
DSP Report: register data_118_V_read_1_reg_36503357_reg is absorbed into DSP add_ln703_2618_fu_36489024_p2.
DSP Report: register data_118_V_read_1_reg_36503357_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2618_fu_36489024_p2.
DSP Report: operator add_ln703_2618_fu_36489024_p2 is absorbed into DSP add_ln703_2618_fu_36489024_p2.
DSP Report: operator mul_ln1118_2314_fu_5579_p2 is absorbed into DSP add_ln703_2618_fu_36489024_p2.
DSP Report: Generating DSP mul_ln1118_2403_fu_4787_p2, operation Mode is: A''*(B:0x8f).
DSP Report: register data_122_V_read_1_reg_36503295_reg is absorbed into DSP mul_ln1118_2403_fu_4787_p2.
DSP Report: register data_122_V_read_1_reg_36503295_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2403_fu_4787_p2.
DSP Report: operator mul_ln1118_2403_fu_4787_p2 is absorbed into DSP mul_ln1118_2403_fu_4787_p2.
DSP Report: Generating DSP add_ln703_2624_fu_36489066_p2, operation Mode is: PCIN+A''*(B:0xb2).
DSP Report: register data_123_V_read_1_reg_36503278_reg is absorbed into DSP add_ln703_2624_fu_36489066_p2.
DSP Report: register data_123_V_read_1_reg_36503278_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2624_fu_36489066_p2.
DSP Report: operator add_ln703_2624_fu_36489066_p2 is absorbed into DSP add_ln703_2624_fu_36489066_p2.
DSP Report: operator mul_ln1118_2423_fu_5967_p2 is absorbed into DSP add_ln703_2624_fu_36489066_p2.
DSP Report: Generating DSP mul_ln1118_2524_fu_4353_p2, operation Mode is: A''*(B:0x8a).
DSP Report: register data_128_V_read_1_reg_36503200_reg is absorbed into DSP mul_ln1118_2524_fu_4353_p2.
DSP Report: register data_128_V_read_1_reg_36503200_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2524_fu_4353_p2.
DSP Report: operator mul_ln1118_2524_fu_4353_p2 is absorbed into DSP mul_ln1118_2524_fu_4353_p2.
DSP Report: Generating DSP add_ln703_2623_fu_36489056_p2, operation Mode is: PCIN+A''*(B:0x8a).
DSP Report: register data_124_V_read_1_reg_36503263_reg is absorbed into DSP add_ln703_2623_fu_36489056_p2.
DSP Report: register data_124_V_read_1_reg_36503263_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2623_fu_36489056_p2.
DSP Report: operator add_ln703_2623_fu_36489056_p2 is absorbed into DSP add_ln703_2623_fu_36489056_p2.
DSP Report: operator mul_ln1118_2441_fu_5041_p2 is absorbed into DSP add_ln703_2623_fu_36489056_p2.
DSP Report: Generating DSP add_ln703_2623_fu_36489056_p2, operation Mode is: PCIN+A''*(B:0xea).
DSP Report: register data_125_V_read_1_reg_36503246_reg is absorbed into DSP add_ln703_2623_fu_36489056_p2.
DSP Report: register data_125_V_read_1_reg_36503246_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2623_fu_36489056_p2.
DSP Report: operator add_ln703_2623_fu_36489056_p2 is absorbed into DSP add_ln703_2623_fu_36489056_p2.
DSP Report: operator mul_ln1118_2462_fu_5169_p2 is absorbed into DSP add_ln703_2623_fu_36489056_p2.
DSP Report: Generating DSP mul_ln1118_2281_fu_2651_p2, operation Mode is: A''*(B:0x3ffcf).
DSP Report: register mul_ln1118_2281_fu_2651_p2 is absorbed into DSP mul_ln1118_2281_fu_2651_p2.
DSP Report: register mul_ln1118_2281_fu_2651_p2 is absorbed into DSP mul_ln1118_2281_fu_2651_p2.
DSP Report: operator mul_ln1118_2281_fu_2651_p2 is absorbed into DSP mul_ln1118_2281_fu_2651_p2.
DSP Report: Generating DSP add_ln703_2640_fu_36489172_p2, operation Mode is: C+A''*(B:0x53).
DSP Report: register data_143_V_read_1_reg_36502970_reg is absorbed into DSP add_ln703_2640_fu_36489172_p2.
DSP Report: register data_143_V_read_1_reg_36502970_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2640_fu_36489172_p2.
DSP Report: operator add_ln703_2640_fu_36489172_p2 is absorbed into DSP add_ln703_2640_fu_36489172_p2.
DSP Report: operator mul_ln1118_2842_fu_4013_p2 is absorbed into DSP add_ln703_2640_fu_36489172_p2.
DSP Report: Generating DSP add_ln703_2641_reg_36509945_reg, operation Mode is: PCIN+A''*(B:0x75).
DSP Report: register data_141_V_read_1_reg_36503005_reg is absorbed into DSP add_ln703_2641_reg_36509945_reg.
DSP Report: register data_141_V_read_1_reg_36503005_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2641_reg_36509945_reg.
DSP Report: register add_ln703_2641_reg_36509945_reg is absorbed into DSP add_ln703_2641_reg_36509945_reg.
DSP Report: operator add_ln703_2641_fu_36489182_p2 is absorbed into DSP add_ln703_2641_reg_36509945_reg.
DSP Report: operator mul_ln1118_2805_fu_2649_p2 is absorbed into DSP add_ln703_2641_reg_36509945_reg.
DSP Report: Generating DSP mul_ln1118_2786_fu_3721_p2, operation Mode is: A''*(B:0x5d).
DSP Report: register data_140_V_read_1_reg_36503021_reg is absorbed into DSP mul_ln1118_2786_fu_3721_p2.
DSP Report: register data_140_V_read_1_reg_36503021_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2786_fu_3721_p2.
DSP Report: operator mul_ln1118_2786_fu_3721_p2 is absorbed into DSP mul_ln1118_2786_fu_3721_p2.
DSP Report: Generating DSP add_ln703_2639_reg_36509940_reg, operation Mode is: PCIN+A''*(B:0x6b).
DSP Report: register data_139_V_read_1_reg_36503036_reg is absorbed into DSP add_ln703_2639_reg_36509940_reg.
DSP Report: register zext_ln1118_2346_reg_36507533_reg is absorbed into DSP add_ln703_2639_reg_36509940_reg.
DSP Report: register add_ln703_2639_reg_36509940_reg is absorbed into DSP add_ln703_2639_reg_36509940_reg.
DSP Report: operator add_ln703_2639_fu_36489166_p2 is absorbed into DSP add_ln703_2639_reg_36509940_reg.
DSP Report: operator mul_ln1118_2765_fu_5565_p2 is absorbed into DSP add_ln703_2639_reg_36509940_reg.
DSP Report: Generating DSP mul_ln1118_2297_fu_3043_p2, operation Mode is: A''*(B:0x75).
DSP Report: register data_117_V_read_1_reg_36503371_reg is absorbed into DSP mul_ln1118_2297_fu_3043_p2.
DSP Report: register data_117_V_read_1_reg_36503371_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2297_fu_3043_p2.
DSP Report: operator mul_ln1118_2297_fu_3043_p2 is absorbed into DSP mul_ln1118_2297_fu_3043_p2.
DSP Report: Generating DSP mul_ln1118_2260_fu_4243_p2, operation Mode is: A''*(B:0x6e).
DSP Report: register data_115_V_read_1_reg_36503408_reg is absorbed into DSP mul_ln1118_2260_fu_4243_p2.
DSP Report: register data_115_V_read_1_reg_36503408_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2260_fu_4243_p2.
DSP Report: operator mul_ln1118_2260_fu_4243_p2 is absorbed into DSP mul_ln1118_2260_fu_4243_p2.
DSP Report: Generating DSP add_ln703_2634_fu_36489130_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_2634_fu_36489130_p2 is absorbed into DSP add_ln703_2634_fu_36489130_p2.
DSP Report: register add_ln703_2634_fu_36489130_p2 is absorbed into DSP add_ln703_2634_fu_36489130_p2.
DSP Report: register add_ln703_2634_fu_36489130_p2 is absorbed into DSP add_ln703_2634_fu_36489130_p2.
DSP Report: register add_ln703_2634_fu_36489130_p2 is absorbed into DSP add_ln703_2634_fu_36489130_p2.
DSP Report: register data_110_V_read_1_reg_36503491_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2634_fu_36489130_p2.
DSP Report: operator add_ln703_2634_fu_36489130_p2 is absorbed into DSP add_ln703_2634_fu_36489130_p2.
DSP Report: Generating DSP mul_ln1118_2338_fu_5862_p2, operation Mode is: A''*(B:0x66).
DSP Report: register data_119_V_read_1_reg_36503341_reg is absorbed into DSP mul_ln1118_2338_fu_5862_p2.
DSP Report: register data_119_V_read_1_reg_36503341_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2338_fu_5862_p2.
DSP Report: operator mul_ln1118_2338_fu_5862_p2 is absorbed into DSP mul_ln1118_2338_fu_5862_p2.
DSP Report: Generating DSP add_ln703_2635_fu_36489140_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_2635_fu_36489140_p2 is absorbed into DSP add_ln703_2635_fu_36489140_p2.
DSP Report: register add_ln703_2635_fu_36489140_p2 is absorbed into DSP add_ln703_2635_fu_36489140_p2.
DSP Report: register add_ln703_2635_fu_36489140_p2 is absorbed into DSP add_ln703_2635_fu_36489140_p2.
DSP Report: register add_ln703_2635_fu_36489140_p2 is absorbed into DSP add_ln703_2635_fu_36489140_p2.
DSP Report: register data_136_V_read_1_reg_36503085_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2635_fu_36489140_p2.
DSP Report: operator add_ln703_2635_fu_36489140_p2 is absorbed into DSP add_ln703_2635_fu_36489140_p2.
DSP Report: Generating DSP add_ln703_2637_reg_36509935_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_2637_reg_36509935_reg is absorbed into DSP add_ln703_2637_reg_36509935_reg.
DSP Report: operator add_ln703_2637_fu_36489160_p2 is absorbed into DSP add_ln703_2637_reg_36509935_reg.
DSP Report: Generating DSP mul_ln1118_2140_fu_5661_p2, operation Mode is: A''*(B:0x57).
DSP Report: register data_109_V_read_1_reg_36503507_reg is absorbed into DSP mul_ln1118_2140_fu_5661_p2.
DSP Report: register data_109_V_read_1_reg_36503507_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2140_fu_5661_p2.
DSP Report: operator mul_ln1118_2140_fu_5661_p2 is absorbed into DSP mul_ln1118_2140_fu_5661_p2.
DSP Report: Generating DSP add_ln703_2633_fu_36489124_p2, operation Mode is: PCIN+A''*(B:0xc2).
DSP Report: register data_137_V_read_1_reg_36503069_reg is absorbed into DSP add_ln703_2633_fu_36489124_p2.
DSP Report: register data_137_V_read_1_reg_36503069_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2633_fu_36489124_p2.
DSP Report: operator add_ln703_2633_fu_36489124_p2 is absorbed into DSP add_ln703_2633_fu_36489124_p2.
DSP Report: operator mul_ln1118_2724_fu_5719_p2 is absorbed into DSP add_ln703_2633_fu_36489124_p2.
DSP Report: Generating DSP add_ln703_2633_fu_36489124_p2, operation Mode is: PCIN+A''*(B:0xec).
DSP Report: register data_135_V_read_1_reg_36503100_reg is absorbed into DSP add_ln703_2633_fu_36489124_p2.
DSP Report: register zext_ln1118_2274_reg_36507514_reg is absorbed into DSP add_ln703_2633_fu_36489124_p2.
DSP Report: operator add_ln703_2633_fu_36489124_p2 is absorbed into DSP add_ln703_2633_fu_36489124_p2.
DSP Report: operator mul_ln1118_2681_fu_4278_p2 is absorbed into DSP add_ln703_2633_fu_36489124_p2.
DSP Report: Generating DSP add_ln703_2633_reg_36509930_reg, operation Mode is: PCIN+A''*(B:0xe3).
DSP Report: register data_138_V_read_1_reg_36503052_reg is absorbed into DSP add_ln703_2633_reg_36509930_reg.
DSP Report: register data_138_V_read_1_reg_36503052_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2633_reg_36509930_reg.
DSP Report: register add_ln703_2633_reg_36509930_reg is absorbed into DSP add_ln703_2633_reg_36509930_reg.
DSP Report: operator add_ln703_2633_fu_36489124_p2 is absorbed into DSP add_ln703_2633_reg_36509930_reg.
DSP Report: operator mul_ln1118_2744_fu_2914_p2 is absorbed into DSP add_ln703_2633_reg_36509930_reg.
DSP Report: Generating DSP mul_ln1118_2345_fu_5870_p2, operation Mode is: A''*(B:0xac).
DSP Report: register data_119_V_read_1_reg_36503341_reg is absorbed into DSP mul_ln1118_2345_fu_5870_p2.
DSP Report: register data_119_V_read_1_reg_36503341_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2345_fu_5870_p2.
DSP Report: operator mul_ln1118_2345_fu_5870_p2 is absorbed into DSP mul_ln1118_2345_fu_5870_p2.
DSP Report: Generating DSP add_ln703_3103_fu_36491942_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_3103_fu_36491942_p2 is absorbed into DSP add_ln703_3103_fu_36491942_p2.
DSP Report: register add_ln703_3103_fu_36491942_p2 is absorbed into DSP add_ln703_3103_fu_36491942_p2.
DSP Report: register add_ln703_3103_fu_36491942_p2 is absorbed into DSP add_ln703_3103_fu_36491942_p2.
DSP Report: register add_ln703_3103_fu_36491942_p2 is absorbed into DSP add_ln703_3103_fu_36491942_p2.
DSP Report: register add_ln703_3103_fu_36491942_p2 is absorbed into DSP add_ln703_3103_fu_36491942_p2.
DSP Report: operator add_ln703_3103_fu_36491942_p2 is absorbed into DSP add_ln703_3103_fu_36491942_p2.
DSP Report: Generating DSP mul_ln1118_2695_fu_5685_p2, operation Mode is: A''*(B:0x2b).
DSP Report: register data_135_V_read_1_reg_36503100_reg is absorbed into DSP mul_ln1118_2695_fu_5685_p2.
DSP Report: register data_135_V_read_1_reg_36503100_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2695_fu_5685_p2.
DSP Report: operator mul_ln1118_2695_fu_5685_p2 is absorbed into DSP mul_ln1118_2695_fu_5685_p2.
DSP Report: Generating DSP add_ln703_3424_fu_36493896_p2, operation Mode is: C+A''*(B:0x3ffda).
DSP Report: register add_ln703_3424_fu_36493896_p2 is absorbed into DSP add_ln703_3424_fu_36493896_p2.
DSP Report: register add_ln703_3424_fu_36493896_p2 is absorbed into DSP add_ln703_3424_fu_36493896_p2.
DSP Report: operator add_ln703_3424_fu_36493896_p2 is absorbed into DSP add_ln703_3424_fu_36493896_p2.
DSP Report: operator mul_ln1118_2816_fu_3523_p2 is absorbed into DSP add_ln703_3424_fu_36493896_p2.
DSP Report: Generating DSP add_ln703_3427_fu_36493922_p2, operation Mode is: C+A''*(B:0x29).
DSP Report: register data_140_V_read_1_reg_36503021_reg is absorbed into DSP add_ln703_3427_fu_36493922_p2.
DSP Report: register data_140_V_read_1_reg_36503021_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3427_fu_36493922_p2.
DSP Report: operator add_ln703_3427_fu_36493922_p2 is absorbed into DSP add_ln703_3427_fu_36493922_p2.
DSP Report: operator mul_ln1118_2795_fu_4370_p2 is absorbed into DSP add_ln703_3427_fu_36493922_p2.
DSP Report: Generating DSP mul_ln1118_2737_fu_4092_p2, operation Mode is: A''*(B:0x3ffc6).
DSP Report: register mul_ln1118_2737_fu_4092_p2 is absorbed into DSP mul_ln1118_2737_fu_4092_p2.
DSP Report: register mul_ln1118_2737_fu_4092_p2 is absorbed into DSP mul_ln1118_2737_fu_4092_p2.
DSP Report: operator mul_ln1118_2737_fu_4092_p2 is absorbed into DSP mul_ln1118_2737_fu_4092_p2.
DSP Report: Generating DSP mul_ln1118_2325_fu_4476_p2, operation Mode is: A''*(B:0x3ff49).
DSP Report: register mul_ln1118_2325_fu_4476_p2 is absorbed into DSP mul_ln1118_2325_fu_4476_p2.
DSP Report: register mul_ln1118_2325_fu_4476_p2 is absorbed into DSP mul_ln1118_2325_fu_4476_p2.
DSP Report: operator mul_ln1118_2325_fu_4476_p2 is absorbed into DSP mul_ln1118_2325_fu_4476_p2.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2748_reg_36510090_reg[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2677_reg_36509995_reg[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2677_reg_36509995_reg[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2677_reg_36509995_reg[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2677_reg_36509995_reg[-1111111108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2677_reg_36509995_reg[-1111111107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2677_reg_36509995_reg[-1111111106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2677_reg_36509995_reg[-1111111105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3416_reg_36510825_reg[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3416_reg_36510825_reg[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3416_reg_36510825_reg[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3416_reg_36510825_reg[-1111111108] )
INFO: [Synth 8-3886] merging instance 'add_ln703_3416_reg_36510825_reg[-1111111107]' (FD) to 'add_ln703_3416_fu_36493874_p2[-1111111110]'
INFO: [Synth 8-3886] merging instance 'add_ln703_3416_reg_36510825_reg[-1111111106]' (FD) to 'add_ln703_3416_fu_36493874_p2[-1111111109]'
INFO: [Synth 8-3886] merging instance 'add_ln703_3416_reg_36510825_reg[-1111111105]' (FD) to 'add_ln703_3416_fu_36493874_p2[-1111111108]'
INFO: [Synth 8-3886] merging instance 'add_ln703_3416_reg_36510825_reg[-1111111104]' (FD) to 'add_ln703_3416_fu_36493874_p2[-1111111107]'
INFO: [Synth 8-3886] merging instance 'add_ln703_3416_reg_36510825_reg[-1111111103]' (FD) to 'add_ln703_3416_fu_36493874_p2[-1111111106]'
INFO: [Synth 8-3886] merging instance 'add_ln703_3416_reg_36510825_reg[-1111111102]' (FD) to 'add_ln703_3416_fu_36493874_p2[-1111111105]'
INFO: [Synth 8-3886] merging instance 'add_ln703_3416_reg_36510825_reg[-1111111101]' (FD) to 'add_ln703_3416_fu_36493874_p2[-1111111104]'
INFO: [Synth 8-3886] merging instance 'add_ln703_3416_reg_36510825_reg[-1111111100]' (FD) to 'add_ln703_3416_fu_36493874_p2[-1111111103]'
INFO: [Synth 8-3886] merging instance 'add_ln703_3416_reg_36510825_reg[-1111111099]' (FD) to 'add_ln703_3416_fu_36493874_p2[-1111111102]'
INFO: [Synth 8-3886] merging instance 'add_ln703_3416_reg_36510825_reg[-1111111098]' (FD) to 'add_ln703_3416_fu_36493874_p2[-1111111101]'
INFO: [Synth 8-3886] merging instance 'add_ln703_3416_reg_36510825_reg[-1111111097]' (FD) to 'add_ln703_3416_fu_36493874_p2[-1111111100]'
INFO: [Synth 8-3886] merging instance 'add_ln703_3416_reg_36510825_reg[-1111111096]' (FD) to 'add_ln703_3416_fu_36493874_p2[-1111111099]'
INFO: [Synth 8-3886] merging instance 'add_ln703_3416_reg_36510825_reg[-1111111095]' (FD) to 'add_ln703_3416_fu_36493874_p2[-1111111098]'
INFO: [Synth 8-3886] merging instance 'add_ln703_3416_reg_36510825_reg[-1111111094]' (FD) to 'add_ln703_3416_fu_36493874_p2[-1111111097]'
INFO: [Synth 8-3886] merging instance 'add_ln703_3416_reg_36510825_reg[-1111111111]__1' (FD) to 'add_ln703_3416_fu_36493874_p2[-1111111096]'
INFO: [Synth 8-3886] merging instance 'add_ln703_3416_reg_36510825_reg[-1111111110]__1' (FD) to 'add_ln703_3416_fu_36493874_p2[-1111111095]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3416_fu_36493874_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2721_fu_36489614_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2721_fu_36489614_p2[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2721_fu_36489614_p2[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2721_fu_36489614_p2[-1111111108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2721_fu_36489614_p2[-1111111107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2748_reg_36510090_reg[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2748_reg_36510090_reg[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2748_reg_36510090_reg[-1111111108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2748_reg_36510090_reg[-1111111107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2748_reg_36510090_reg[-1111111106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2774_fu_36489922_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2774_fu_36489922_p2[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3546_fu_36494662_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3862_fu_36496689_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3862_fu_36496689_p2[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3862_fu_36496689_p2[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3862_fu_36496689_p2[-1111111108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3862_fu_36496689_p2[-1111111107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3862_fu_36496689_p2[-1111111106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3862_fu_36496689_p2[-1111111105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_4007_fu_36497569_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_4007_fu_36497569_p2[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_4007_fu_36497569_p2[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_4007_fu_36497569_p2[-1111111108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_4007_fu_36497569_p2[-1111111107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2677_reg_36509995_reg[-1111111111]__3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2677_reg_36509995_reg[-1111111110]__3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2677_reg_36509995_reg[-1111111109]__3 )
INFO: [Synth 8-3886] merging instance 'add_ln703_3416_reg_36510825_reg[-1111111107]__0' (FD) to 'add_ln703_3416_fu_36493874_p2[-1111111110]__0'
INFO: [Synth 8-3886] merging instance 'add_ln703_3416_reg_36510825_reg[-1111111106]__0' (FD) to 'add_ln703_3416_fu_36493874_p2[-1111111109]__0'
INFO: [Synth 8-3886] merging instance 'add_ln703_3416_reg_36510825_reg[-1111111105]__0' (FD) to 'add_ln703_3416_fu_36493874_p2[-1111111108]__0'
INFO: [Synth 8-3886] merging instance 'add_ln703_3416_reg_36510825_reg[-1111111104]__0' (FD) to 'add_ln703_3416_fu_36493874_p2[-1111111107]__0'
INFO: [Synth 8-3886] merging instance 'add_ln703_3416_reg_36510825_reg[-1111111103]__0' (FD) to 'add_ln703_3416_fu_36493874_p2[-1111111106]__0'
INFO: [Synth 8-3886] merging instance 'add_ln703_3416_reg_36510825_reg[-1111111102]__0' (FD) to 'add_ln703_3416_fu_36493874_p2[-1111111105]__0'
INFO: [Synth 8-3886] merging instance 'add_ln703_3416_reg_36510825_reg[-1111111101]__0' (FD) to 'add_ln703_3416_fu_36493874_p2[-1111111104]__0'
INFO: [Synth 8-3886] merging instance 'add_ln703_3416_reg_36510825_reg[-1111111100]__0' (FD) to 'add_ln703_3416_fu_36493874_p2[-1111111103]__0'
INFO: [Synth 8-3886] merging instance 'add_ln703_3416_reg_36510825_reg[-1111111099]__0' (FD) to 'add_ln703_3416_fu_36493874_p2[-1111111102]__0'
INFO: [Synth 8-3886] merging instance 'add_ln703_3416_reg_36510825_reg[-1111111098]__0' (FD) to 'add_ln703_3416_fu_36493874_p2[-1111111101]__0'
INFO: [Synth 8-3886] merging instance 'add_ln703_3416_reg_36510825_reg[-1111111097]__0' (FD) to 'add_ln703_3416_fu_36493874_p2[-1111111100]__0'
INFO: [Synth 8-3886] merging instance 'add_ln703_3416_reg_36510825_reg[-1111111096]__0' (FD) to 'add_ln703_3416_fu_36493874_p2[-1111111099]__0'
INFO: [Synth 8-3886] merging instance 'add_ln703_3416_reg_36510825_reg[-1111111095]__0' (FD) to 'add_ln703_3416_fu_36493874_p2[-1111111098]__0'
INFO: [Synth 8-3886] merging instance 'add_ln703_3416_reg_36510825_reg[-1111111094]__0' (FD) to 'add_ln703_3416_fu_36493874_p2[-1111111097]__0'
INFO: [Synth 8-3886] merging instance 'add_ln703_3416_reg_36510825_reg[-1111111111]__2' (FD) to 'add_ln703_3416_fu_36493874_p2[-1111111096]__0'
INFO: [Synth 8-3886] merging instance 'add_ln703_3416_reg_36510825_reg[-1111111110]__2' (FD) to 'add_ln703_3416_fu_36493874_p2[-1111111095]__0'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3416_fu_36493874_p2[-1111111111]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3416_fu_36493874_p2[-1111111110]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3416_fu_36493874_p2[-1111111109]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3416_fu_36493874_p2[-1111111108]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3416_fu_36493874_p2[-1111111107]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3416_fu_36493874_p2[-1111111106]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3416_fu_36493874_p2[-1111111105]__1 )
INFO: [Synth 8-3886] merging instance 'add_ln703_3416_fu_36493874_p2[-1111111104]__1' (FD) to 'data_139_V_read_1_reg_36503036_pp0_iter1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_ln703_3416_fu_36493874_p2[-1111111103]__1' (FD) to 'data_139_V_read_1_reg_36503036_pp0_iter1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'add_ln703_3416_fu_36493874_p2[-1111111102]__1' (FD) to 'data_139_V_read_1_reg_36503036_pp0_iter1_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'add_ln703_3416_fu_36493874_p2[-1111111101]__1' (FD) to 'data_139_V_read_1_reg_36503036_pp0_iter1_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'add_ln703_3416_fu_36493874_p2[-1111111100]__1' (FD) to 'data_139_V_read_1_reg_36503036_pp0_iter1_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'add_ln703_3416_fu_36493874_p2[-1111111099]__1' (FD) to 'data_139_V_read_1_reg_36503036_pp0_iter1_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'add_ln703_3416_fu_36493874_p2[-1111111098]__1' (FD) to 'data_139_V_read_1_reg_36503036_pp0_iter1_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'add_ln703_3416_fu_36493874_p2[-1111111097]__1' (FD) to 'data_139_V_read_1_reg_36503036_pp0_iter1_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'add_ln703_3416_fu_36493874_p2[-1111111096]__1' (FD) to 'data_139_V_read_1_reg_36503036_pp0_iter1_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'add_ln703_3416_fu_36493874_p2[-1111111095]__1' (FD) to 'data_139_V_read_1_reg_36503036_pp0_iter1_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_3416_fu_36493874_p2[-1111111094]' (FD) to 'data_139_V_read_1_reg_36503036_pp0_iter1_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'add_ln703_3416_fu_36493874_p2[-1111111093]' (FD) to 'data_139_V_read_1_reg_36503036_pp0_iter1_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'add_ln703_3416_fu_36493874_p2[-1111111092]' (FD) to 'data_139_V_read_1_reg_36503036_pp0_iter1_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'add_ln703_3416_fu_36493874_p2[-1111111091]' (FD) to 'data_139_V_read_1_reg_36503036_pp0_iter1_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'add_ln703_3416_fu_36493874_p2[-1111111090]' (FD) to 'data_139_V_read_1_reg_36503036_pp0_iter1_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'add_ln703_3416_fu_36493874_p2[-1111111089]' (FD) to 'data_139_V_read_1_reg_36503036_pp0_iter1_reg_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2721_fu_36489614_p2[-1111111111]__3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2721_fu_36489614_p2[-1111111110]__3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2721_fu_36489614_p2[-1111111109]__3 )
INFO: [Synth 8-3886] merging instance 'data_105_V_read_1_reg_36503573_reg[0]' (FD) to 'add_ln703_3658_fu_36495375_p2[-1111111107]'
INFO: [Synth 8-3886] merging instance 'data_105_V_read_1_reg_36503573_reg[1]' (FD) to 'add_ln703_3658_fu_36495375_p2[-1111111106]'
INFO: [Synth 8-3886] merging instance 'data_105_V_read_1_reg_36503573_reg[2]' (FD) to 'add_ln703_3658_fu_36495375_p2[-1111111105]'
INFO: [Synth 8-3886] merging instance 'data_105_V_read_1_reg_36503573_reg[3]' (FD) to 'add_ln703_3658_fu_36495375_p2[-1111111104]'
INFO: [Synth 8-3886] merging instance 'data_105_V_read_1_reg_36503573_reg[4]' (FD) to 'add_ln703_3658_fu_36495375_p2[-1111111103]'
INFO: [Synth 8-3886] merging instance 'data_105_V_read_1_reg_36503573_reg[5]' (FD) to 'add_ln703_3658_fu_36495375_p2[-1111111102]'
INFO: [Synth 8-3886] merging instance 'data_105_V_read_1_reg_36503573_reg[6]' (FD) to 'add_ln703_3658_fu_36495375_p2[-1111111101]'
INFO: [Synth 8-3886] merging instance 'data_105_V_read_1_reg_36503573_reg[7]' (FD) to 'add_ln703_3658_fu_36495375_p2[-1111111100]'
INFO: [Synth 8-3886] merging instance 'data_105_V_read_1_reg_36503573_reg[8]' (FD) to 'add_ln703_3658_fu_36495375_p2[-1111111099]'
INFO: [Synth 8-3886] merging instance 'data_105_V_read_1_reg_36503573_reg[9]' (FD) to 'add_ln703_3658_fu_36495375_p2[-1111111098]'
INFO: [Synth 8-3886] merging instance 'data_105_V_read_1_reg_36503573_reg[10]' (FD) to 'add_ln703_3658_fu_36495375_p2[-1111111097]'
INFO: [Synth 8-3886] merging instance 'data_105_V_read_1_reg_36503573_reg[11]' (FD) to 'add_ln703_3658_fu_36495375_p2[-1111111096]'
INFO: [Synth 8-3886] merging instance 'data_105_V_read_1_reg_36503573_reg[12]' (FD) to 'add_ln703_3658_fu_36495375_p2[-1111111095]'
INFO: [Synth 8-3886] merging instance 'data_105_V_read_1_reg_36503573_reg[13]' (FD) to 'add_ln703_3658_fu_36495375_p2[-1111111094]'
INFO: [Synth 8-3886] merging instance 'data_105_V_read_1_reg_36503573_reg[14]' (FD) to 'add_ln703_3658_fu_36495375_p2[-1111111111]__1'
INFO: [Synth 8-3886] merging instance 'data_105_V_read_1_reg_36503573_reg[15]' (FD) to 'add_ln703_3658_fu_36495375_p2[-1111111110]__1'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3546_fu_36494662_p2[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3546_fu_36494662_p2[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3546_fu_36494662_p2[-1111111108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3546_fu_36494662_p2[-1111111107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3546_fu_36494662_p2[-1111111106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3546_fu_36494662_p2[-1111111105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3546_fu_36494662_p2[-1111111104] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3658_fu_36495375_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3658_fu_36495375_p2[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3658_fu_36495375_p2[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3658_fu_36495375_p2[-1111111108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3862_fu_36496689_p2[-1111111111]__3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3862_fu_36496689_p2[-1111111110]__3 )
INFO: [Synth 8-3886] merging instance 'add_ln703_3393_reg_36510790_reg[24]' (FD) to 'add_ln703_3393_reg_36510790_reg[25]'
INFO: [Synth 8-3886] merging instance 'add_ln703_3393_reg_36510790_reg[25]' (FD) to 'add_ln703_3393_reg_36510790_reg[26]'
INFO: [Synth 8-3886] merging instance 'add_ln703_3393_reg_36510790_reg[26]' (FD) to 'add_ln703_3393_reg_36510790_reg[27]'
INFO: [Synth 8-3886] merging instance 'add_ln703_3393_reg_36510790_reg[27]' (FD) to 'add_ln703_3393_reg_36510790_reg[28]'
INFO: [Synth 8-3886] merging instance 'add_ln703_3397_reg_36510795_reg[28]' (FD) to 'add_ln703_3397_reg_36510795_reg[29]'
INFO: [Synth 8-3886] merging instance 'add_ln703_3393_reg_36510790_reg[28]' (FD) to 'add_ln703_3393_reg_36510790_reg[29]'
INFO: [Synth 8-3886] merging instance 'add_ln703_3397_reg_36510795_reg[29]' (FD) to 'add_ln703_3397_reg_36510795_reg[30]'
INFO: [Synth 8-3886] merging instance 'add_ln703_3393_reg_36510790_reg[29]' (FD) to 'add_ln703_3393_reg_36510790_reg[30]'
INFO: [Synth 8-3886] merging instance 'add_ln703_3397_reg_36510795_reg[30]' (FD) to 'add_ln703_3397_reg_36510795_reg[31]'
INFO: [Synth 8-3886] merging instance 'add_ln703_3393_reg_36510790_reg[30]' (FD) to 'add_ln703_3393_reg_36510790_reg[31]'
INFO: [Synth 8-3886] merging instance 'add_ln703_3006_reg_36510360_reg[27]' (FD) to 'add_ln703_3006_reg_36510360_reg[28]'
INFO: [Synth 8-3886] merging instance 'add_ln703_3006_reg_36510360_reg[28]' (FD) to 'add_ln703_3006_reg_36510360_reg[29]'
INFO: [Synth 8-3886] merging instance 'add_ln703_3006_reg_36510360_reg[29]' (FD) to 'add_ln703_3006_reg_36510360_reg[30]'
INFO: [Synth 8-3886] merging instance 'add_ln703_3006_reg_36510360_reg[30]' (FD) to 'add_ln703_3006_reg_36510360_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_105_V_read_1_reg_36503573_pp0_iter1_reg_reg[0]' (FD) to 'add_ln703_3658_fu_36495375_p2[-1111111107]__0'
INFO: [Synth 8-3886] merging instance 'data_105_V_read_1_reg_36503573_pp0_iter1_reg_reg[1]' (FD) to 'add_ln703_3658_fu_36495375_p2[-1111111106]__0'
INFO: [Synth 8-3886] merging instance 'data_105_V_read_1_reg_36503573_pp0_iter1_reg_reg[2]' (FD) to 'add_ln703_3658_fu_36495375_p2[-1111111105]__0'
INFO: [Synth 8-3886] merging instance 'data_105_V_read_1_reg_36503573_pp0_iter1_reg_reg[3]' (FD) to 'add_ln703_3658_fu_36495375_p2[-1111111104]__0'
INFO: [Synth 8-3886] merging instance 'data_105_V_read_1_reg_36503573_pp0_iter1_reg_reg[4]' (FD) to 'add_ln703_3658_fu_36495375_p2[-1111111103]__0'
INFO: [Synth 8-3886] merging instance 'data_105_V_read_1_reg_36503573_pp0_iter1_reg_reg[5]' (FD) to 'add_ln703_3658_fu_36495375_p2[-1111111102]__0'
INFO: [Synth 8-3886] merging instance 'data_105_V_read_1_reg_36503573_pp0_iter1_reg_reg[6]' (FD) to 'add_ln703_3658_fu_36495375_p2[-1111111101]__0'
INFO: [Synth 8-3886] merging instance 'data_105_V_read_1_reg_36503573_pp0_iter1_reg_reg[7]' (FD) to 'add_ln703_3658_fu_36495375_p2[-1111111100]__0'
INFO: [Synth 8-3886] merging instance 'data_105_V_read_1_reg_36503573_pp0_iter1_reg_reg[8]' (FD) to 'add_ln703_3658_fu_36495375_p2[-1111111099]__0'
INFO: [Synth 8-3886] merging instance 'data_105_V_read_1_reg_36503573_pp0_iter1_reg_reg[9]' (FD) to 'add_ln703_3658_fu_36495375_p2[-1111111098]__0'
INFO: [Synth 8-3886] merging instance 'data_105_V_read_1_reg_36503573_pp0_iter1_reg_reg[10]' (FD) to 'add_ln703_3658_fu_36495375_p2[-1111111097]__0'
INFO: [Synth 8-3886] merging instance 'data_105_V_read_1_reg_36503573_pp0_iter1_reg_reg[11]' (FD) to 'add_ln703_3658_fu_36495375_p2[-1111111096]__0'
INFO: [Synth 8-3886] merging instance 'data_105_V_read_1_reg_36503573_pp0_iter1_reg_reg[12]' (FD) to 'add_ln703_3658_fu_36495375_p2[-1111111095]__0'
INFO: [Synth 8-3886] merging instance 'data_105_V_read_1_reg_36503573_pp0_iter1_reg_reg[13]' (FD) to 'add_ln703_3658_fu_36495375_p2[-1111111094]__0'
INFO: [Synth 8-3886] merging instance 'data_105_V_read_1_reg_36503573_pp0_iter1_reg_reg[14]' (FD) to 'add_ln703_3658_fu_36495375_p2[-1111111111]__2'
INFO: [Synth 8-3886] merging instance 'data_105_V_read_1_reg_36503573_pp0_iter1_reg_reg[15]' (FD) to 'add_ln703_3658_fu_36495375_p2[-1111111110]__2'
INFO: [Synth 8-3886] merging instance 'add_ln703_2729_reg_36510070_reg[23]' (FD) to 'add_ln703_2729_reg_36510070_reg[24]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2729_reg_36510070_reg[24]' (FD) to 'add_ln703_2729_reg_36510070_reg[25]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2729_reg_36510070_reg[25]' (FD) to 'add_ln703_2729_reg_36510070_reg[26]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2729_reg_36510070_reg[26]' (FD) to 'add_ln703_2729_reg_36510070_reg[27]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2732_reg_36510075_reg[27]' (FD) to 'add_ln703_2732_reg_36510075_reg[28]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2729_reg_36510070_reg[27]' (FD) to 'add_ln703_2729_reg_36510070_reg[28]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2748_reg_36510090_reg[-1111111111]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2677_reg_36509995_reg[-1111111111]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2677_reg_36509995_reg[-1111111110]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2677_reg_36509995_reg[-1111111109]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2677_reg_36509995_reg[-1111111108]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2677_reg_36509995_reg[-1111111107]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2677_reg_36509995_reg[-1111111106]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2677_reg_36509995_reg[-1111111105]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3416_reg_36510825_reg[-1111111111]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3416_reg_36510825_reg[-1111111110]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3416_reg_36510825_reg[-1111111109]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3416_reg_36510825_reg[-1111111108]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3416_fu_36493874_p2[-1111111111]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2721_fu_36489614_p2[-1111111111]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2721_fu_36489614_p2[-1111111110]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2721_fu_36489614_p2[-1111111109]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2721_fu_36489614_p2[-1111111108]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2721_fu_36489614_p2[-1111111107]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2748_reg_36510090_reg[-1111111110]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2748_reg_36510090_reg[-1111111109]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2748_reg_36510090_reg[-1111111108]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2748_reg_36510090_reg[-1111111107]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2748_reg_36510090_reg[-1111111106]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3546_fu_36494662_p2[-1111111111]__0 )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_ln1118_2030_fu_2912_p2, operation Mode is: A''*(B:0x3ff45).
DSP Report: register mul_ln1118_2030_fu_2912_p2 is absorbed into DSP mul_ln1118_2030_fu_2912_p2.
DSP Report: register mul_ln1118_2030_fu_2912_p2 is absorbed into DSP mul_ln1118_2030_fu_2912_p2.
DSP Report: operator mul_ln1118_2030_fu_2912_p2 is absorbed into DSP mul_ln1118_2030_fu_2912_p2.
DSP Report: Generating DSP mul_ln1118_2227_fu_5383_p2, operation Mode is: A''*(B:0x3ff6c).
DSP Report: register mul_ln1118_2227_fu_5383_p2 is absorbed into DSP mul_ln1118_2227_fu_5383_p2.
DSP Report: register mul_ln1118_2227_fu_5383_p2 is absorbed into DSP mul_ln1118_2227_fu_5383_p2.
DSP Report: operator mul_ln1118_2227_fu_5383_p2 is absorbed into DSP mul_ln1118_2227_fu_5383_p2.
DSP Report: Generating DSP mul_ln1118_1695_fu_5448_p2, operation Mode is: A''*(B:0x3ff58).
DSP Report: register mul_ln1118_1695_fu_5448_p2 is absorbed into DSP mul_ln1118_1695_fu_5448_p2.
DSP Report: register mul_ln1118_1695_fu_5448_p2 is absorbed into DSP mul_ln1118_1695_fu_5448_p2.
DSP Report: operator mul_ln1118_1695_fu_5448_p2 is absorbed into DSP mul_ln1118_1695_fu_5448_p2.
DSP Report: Generating DSP mul_ln1118_1814_fu_4112_p2, operation Mode is: A''*(B:0x3ff4c).
DSP Report: register mul_ln1118_1814_fu_4112_p2 is absorbed into DSP mul_ln1118_1814_fu_4112_p2.
DSP Report: register mul_ln1118_1814_fu_4112_p2 is absorbed into DSP mul_ln1118_1814_fu_4112_p2.
DSP Report: operator mul_ln1118_1814_fu_4112_p2 is absorbed into DSP mul_ln1118_1814_fu_4112_p2.
DSP Report: Generating DSP mul_ln1118_2392_fu_3790_p2, operation Mode is: A''*(B:0x147).
DSP Report: register data_121_V_read_1_reg_36503311_reg is absorbed into DSP mul_ln1118_2392_fu_3790_p2.
DSP Report: register data_121_V_read_1_reg_36503311_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2392_fu_3790_p2.
DSP Report: operator mul_ln1118_2392_fu_3790_p2 is absorbed into DSP mul_ln1118_2392_fu_3790_p2.
DSP Report: Generating DSP mul_ln1118_1588_fu_5042_p2, operation Mode is: A''*(B:0x3ff37).
DSP Report: register mul_ln1118_1588_fu_5042_p2 is absorbed into DSP mul_ln1118_1588_fu_5042_p2.
DSP Report: register mul_ln1118_1588_fu_5042_p2 is absorbed into DSP mul_ln1118_1588_fu_5042_p2.
DSP Report: operator mul_ln1118_1588_fu_5042_p2 is absorbed into DSP mul_ln1118_1588_fu_5042_p2.
DSP Report: Generating DSP mul_ln1118_1625_fu_5893_p2, operation Mode is: A''*(B:0x3ff2e).
DSP Report: register mul_ln1118_1625_fu_5893_p2 is absorbed into DSP mul_ln1118_1625_fu_5893_p2.
DSP Report: register mul_ln1118_1625_fu_5893_p2 is absorbed into DSP mul_ln1118_1625_fu_5893_p2.
DSP Report: operator mul_ln1118_1625_fu_5893_p2 is absorbed into DSP mul_ln1118_1625_fu_5893_p2.
DSP Report: Generating DSP add_ln703_2562_reg_36509870_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_2562_reg_36509870_reg is absorbed into DSP add_ln703_2562_reg_36509870_reg.
DSP Report: operator add_ln703_2562_fu_36488648_p2 is absorbed into DSP add_ln703_2562_reg_36509870_reg.
DSP Report: Generating DSP mul_ln1118_2069_fu_4679_p2, operation Mode is: A''*(B:0x3ffb7).
DSP Report: register mul_ln1118_2069_fu_4679_p2 is absorbed into DSP mul_ln1118_2069_fu_4679_p2.
DSP Report: register mul_ln1118_2069_fu_4679_p2 is absorbed into DSP mul_ln1118_2069_fu_4679_p2.
DSP Report: operator mul_ln1118_2069_fu_4679_p2 is absorbed into DSP mul_ln1118_2069_fu_4679_p2.
DSP Report: Generating DSP mul_ln1118_1992_fu_3730_p2, operation Mode is: A''*(B:0x3ffa5).
DSP Report: register mul_ln1118_1992_fu_3730_p2 is absorbed into DSP mul_ln1118_1992_fu_3730_p2.
DSP Report: register mul_ln1118_1992_fu_3730_p2 is absorbed into DSP mul_ln1118_1992_fu_3730_p2.
DSP Report: operator mul_ln1118_1992_fu_3730_p2 is absorbed into DSP mul_ln1118_1992_fu_3730_p2.
DSP Report: Generating DSP mul_ln1118_1773_fu_6331_p2, operation Mode is: A''*(B:0x3ffb9).
DSP Report: register mul_ln1118_1773_fu_6331_p2 is absorbed into DSP mul_ln1118_1773_fu_6331_p2.
DSP Report: register mul_ln1118_1773_fu_6331_p2 is absorbed into DSP mul_ln1118_1773_fu_6331_p2.
DSP Report: operator mul_ln1118_1773_fu_6331_p2 is absorbed into DSP mul_ln1118_1773_fu_6331_p2.
DSP Report: Generating DSP mul_ln1118_1857_fu_5617_p2, operation Mode is: A''*(B:0x3ffa6).
DSP Report: register mul_ln1118_1857_fu_5617_p2 is absorbed into DSP mul_ln1118_1857_fu_5617_p2.
DSP Report: register mul_ln1118_1857_fu_5617_p2 is absorbed into DSP mul_ln1118_1857_fu_5617_p2.
DSP Report: operator mul_ln1118_1857_fu_5617_p2 is absorbed into DSP mul_ln1118_1857_fu_5617_p2.
DSP Report: Generating DSP mul_ln1118_1608_fu_5864_p2, operation Mode is: A''*(B:0x3ffad).
DSP Report: register mul_ln1118_1608_fu_5864_p2 is absorbed into DSP mul_ln1118_1608_fu_5864_p2.
DSP Report: register mul_ln1118_1608_fu_5864_p2 is absorbed into DSP mul_ln1118_1608_fu_5864_p2.
DSP Report: operator mul_ln1118_1608_fu_5864_p2 is absorbed into DSP mul_ln1118_1608_fu_5864_p2.
DSP Report: Generating DSP mul_ln1118_1572_fu_6166_p2, operation Mode is: A''*(B:0x3ff92).
DSP Report: register mul_ln1118_1572_fu_6166_p2 is absorbed into DSP mul_ln1118_1572_fu_6166_p2.
DSP Report: register mul_ln1118_1572_fu_6166_p2 is absorbed into DSP mul_ln1118_1572_fu_6166_p2.
DSP Report: operator mul_ln1118_1572_fu_6166_p2 is absorbed into DSP mul_ln1118_1572_fu_6166_p2.
DSP Report: Generating DSP add_ln703_2558_fu_36488626_p2, operation Mode is: C+A''*(B:0x181).
DSP Report: register data_120_V_read_1_reg_36503327_reg is absorbed into DSP add_ln703_2558_fu_36488626_p2.
DSP Report: register data_120_V_read_1_reg_36503327_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2558_fu_36488626_p2.
DSP Report: operator add_ln703_2558_fu_36488626_p2 is absorbed into DSP add_ln703_2558_fu_36488626_p2.
DSP Report: operator mul_ln1118_2370_fu_5896_p2 is absorbed into DSP add_ln703_2558_fu_36488626_p2.
DSP Report: Generating DSP add_ln703_3218_reg_36510580_reg, operation Mode is: C+A''*(B:0x77).
DSP Report: register data_143_V_read_1_reg_36502970_reg is absorbed into DSP add_ln703_3218_reg_36510580_reg.
DSP Report: register data_143_V_read_1_reg_36502970_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3218_reg_36510580_reg.
DSP Report: register add_ln703_3218_reg_36510580_reg is absorbed into DSP add_ln703_3218_reg_36510580_reg.
DSP Report: operator add_ln703_3218_fu_36492640_p2 is absorbed into DSP add_ln703_3218_reg_36510580_reg.
DSP Report: operator mul_ln1118_2854_fu_5465_p2 is absorbed into DSP add_ln703_3218_reg_36510580_reg.
DSP Report: Generating DSP mul_ln1118_1509_fu_4583_p2, operation Mode is: A''*(B:0x3ff50).
DSP Report: register mul_ln1118_1509_fu_4583_p2 is absorbed into DSP mul_ln1118_1509_fu_4583_p2.
DSP Report: register mul_ln1118_1509_fu_4583_p2 is absorbed into DSP mul_ln1118_1509_fu_4583_p2.
DSP Report: operator mul_ln1118_1509_fu_4583_p2 is absorbed into DSP mul_ln1118_1509_fu_4583_p2.
DSP Report: Generating DSP mul_ln1118_1600_fu_5598_p2, operation Mode is: A''*(B:0x3ff27).
DSP Report: register mul_ln1118_1600_fu_5598_p2 is absorbed into DSP mul_ln1118_1600_fu_5598_p2.
DSP Report: register mul_ln1118_1600_fu_5598_p2 is absorbed into DSP mul_ln1118_1600_fu_5598_p2.
DSP Report: operator mul_ln1118_1600_fu_5598_p2 is absorbed into DSP mul_ln1118_1600_fu_5598_p2.
DSP Report: Generating DSP mul_ln1118_1447_fu_5535_p2, operation Mode is: A''*(B:0xc9).
DSP Report: register data_72_V_read_1_reg_36504111_reg is absorbed into DSP mul_ln1118_1447_fu_5535_p2.
DSP Report: register zext_ln1118_1190_reg_36506892_reg is absorbed into DSP mul_ln1118_1447_fu_5535_p2.
DSP Report: operator mul_ln1118_1447_fu_5535_p2 is absorbed into DSP mul_ln1118_1447_fu_5535_p2.
DSP Report: Generating DSP add_ln703_2433_fu_36487761_p2, operation Mode is: C+A''*(B:0x3ff53).
DSP Report: register add_ln703_2433_fu_36487761_p2 is absorbed into DSP add_ln703_2433_fu_36487761_p2.
DSP Report: register add_ln703_2433_fu_36487761_p2 is absorbed into DSP add_ln703_2433_fu_36487761_p2.
DSP Report: operator add_ln703_2433_fu_36487761_p2 is absorbed into DSP add_ln703_2433_fu_36487761_p2.
DSP Report: operator mul_ln1118_1802_fu_2985_p2 is absorbed into DSP add_ln703_2433_fu_36487761_p2.
DSP Report: Generating DSP mul_ln1118_1904_fu_3945_p2, operation Mode is: A''*(B:0xaf).
DSP Report: register data_96_V_read_1_reg_36503728_reg is absorbed into DSP mul_ln1118_1904_fu_3945_p2.
DSP Report: register data_96_V_read_1_reg_36503728_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1904_fu_3945_p2.
DSP Report: operator mul_ln1118_1904_fu_3945_p2 is absorbed into DSP mul_ln1118_1904_fu_3945_p2.
DSP Report: Generating DSP add_ln703_2439_fu_36487797_p2, operation Mode is: PCIN+A''*(B:0xdc).
DSP Report: register data_84_V_read_1_reg_36503917_reg is absorbed into DSP add_ln703_2439_fu_36487797_p2.
DSP Report: register data_84_V_read_1_reg_36503917_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2439_fu_36487797_p2.
DSP Report: operator add_ln703_2439_fu_36487797_p2 is absorbed into DSP add_ln703_2439_fu_36487797_p2.
DSP Report: operator mul_ln1118_1666_fu_4208_p2 is absorbed into DSP add_ln703_2439_fu_36487797_p2.
DSP Report: Generating DSP add_ln703_2439_fu_36487797_p2, operation Mode is: PCIN+A''*(B:0x86).
DSP Report: register data_77_V_read_1_reg_36504031_reg is absorbed into DSP add_ln703_2439_fu_36487797_p2.
DSP Report: register data_77_V_read_1_reg_36504031_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2439_fu_36487797_p2.
DSP Report: operator add_ln703_2439_fu_36487797_p2 is absorbed into DSP add_ln703_2439_fu_36487797_p2.
DSP Report: operator mul_ln1118_1548_fu_5222_p2 is absorbed into DSP add_ln703_2439_fu_36487797_p2.
DSP Report: Generating DSP mul_ln1118_1566_fu_3270_p2, operation Mode is: A''*(B:0x3ffa9).
DSP Report: register mul_ln1118_1566_fu_3270_p2 is absorbed into DSP mul_ln1118_1566_fu_3270_p2.
DSP Report: register mul_ln1118_1566_fu_3270_p2 is absorbed into DSP mul_ln1118_1566_fu_3270_p2.
DSP Report: operator mul_ln1118_1566_fu_3270_p2 is absorbed into DSP mul_ln1118_1566_fu_3270_p2.
DSP Report: Generating DSP mul_ln1118_1616_fu_5938_p2, operation Mode is: A''*(B:0x3ff8b).
DSP Report: register mul_ln1118_1616_fu_5938_p2 is absorbed into DSP mul_ln1118_1616_fu_5938_p2.
DSP Report: register mul_ln1118_1616_fu_5938_p2 is absorbed into DSP mul_ln1118_1616_fu_5938_p2.
DSP Report: operator mul_ln1118_1616_fu_5938_p2 is absorbed into DSP mul_ln1118_1616_fu_5938_p2.
DSP Report: Generating DSP mul_ln1118_1508_fu_4065_p2, operation Mode is: A''*(B:0x3ffaa).
DSP Report: register mul_ln1118_1508_fu_4065_p2 is absorbed into DSP mul_ln1118_1508_fu_4065_p2.
DSP Report: register mul_ln1118_1508_fu_4065_p2 is absorbed into DSP mul_ln1118_1508_fu_4065_p2.
DSP Report: operator mul_ln1118_1508_fu_4065_p2 is absorbed into DSP mul_ln1118_1508_fu_4065_p2.
DSP Report: Generating DSP mul_ln1118_1529_fu_6473_p2, operation Mode is: A''*(B:0x3ffb7).
DSP Report: register mul_ln1118_1529_fu_6473_p2 is absorbed into DSP mul_ln1118_1529_fu_6473_p2.
DSP Report: register mul_ln1118_1529_fu_6473_p2 is absorbed into DSP mul_ln1118_1529_fu_6473_p2.
DSP Report: operator mul_ln1118_1529_fu_6473_p2 is absorbed into DSP mul_ln1118_1529_fu_6473_p2.
DSP Report: Generating DSP mul_ln1118_2091_fu_4099_p2, operation Mode is: A''*(B:0xa4).
DSP Report: register data_106_V_read_1_reg_36503556_reg is absorbed into DSP mul_ln1118_2091_fu_4099_p2.
DSP Report: register data_106_V_read_1_reg_36503556_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2091_fu_4099_p2.
DSP Report: operator mul_ln1118_2091_fu_4099_p2 is absorbed into DSP mul_ln1118_2091_fu_4099_p2.
DSP Report: Generating DSP mul_ln1118_1917_fu_4202_p2, operation Mode is: A''*(B:0x3ffb7).
DSP Report: register mul_ln1118_1917_fu_4202_p2 is absorbed into DSP mul_ln1118_1917_fu_4202_p2.
DSP Report: register mul_ln1118_1917_fu_4202_p2 is absorbed into DSP mul_ln1118_1917_fu_4202_p2.
DSP Report: operator mul_ln1118_1917_fu_4202_p2 is absorbed into DSP mul_ln1118_1917_fu_4202_p2.
DSP Report: Generating DSP mul_ln1118_2270_fu_3225_p2, operation Mode is: A''*(B:0x3ff98).
DSP Report: register mul_ln1118_2270_fu_3225_p2 is absorbed into DSP mul_ln1118_2270_fu_3225_p2.
DSP Report: register mul_ln1118_2270_fu_3225_p2 is absorbed into DSP mul_ln1118_2270_fu_3225_p2.
DSP Report: operator mul_ln1118_2270_fu_3225_p2 is absorbed into DSP mul_ln1118_2270_fu_3225_p2.
DSP Report: Generating DSP add_ln703_3448_reg_36510860_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_3448_reg_36510860_reg is absorbed into DSP add_ln703_3448_reg_36510860_reg.
DSP Report: operator add_ln703_3448_fu_36494052_p2 is absorbed into DSP add_ln703_3448_reg_36510860_reg.
DSP Report: Generating DSP mul_ln1118_781_fu_5823_p2, operation Mode is: A''*(B:0x63).
DSP Report: register data_37_V_read_int_reg_reg is absorbed into DSP mul_ln1118_781_fu_5823_p2.
DSP Report: register zext_ln1118_591_reg_36505552_reg is absorbed into DSP mul_ln1118_781_fu_5823_p2.
DSP Report: operator mul_ln1118_781_fu_5823_p2 is absorbed into DSP mul_ln1118_781_fu_5823_p2.
DSP Report: Generating DSP add_ln703_2245_reg_36508964_reg, operation Mode is: C+A''*(B:0x3ff87).
DSP Report: register add_ln703_2245_reg_36508964_reg is absorbed into DSP add_ln703_2245_reg_36508964_reg.
DSP Report: register add_ln703_2245_reg_36508964_reg is absorbed into DSP add_ln703_2245_reg_36508964_reg.
DSP Report: register add_ln703_2245_reg_36508964_reg is absorbed into DSP add_ln703_2245_reg_36508964_reg.
DSP Report: operator add_ln703_2245_fu_36461313_p2 is absorbed into DSP add_ln703_2245_reg_36508964_reg.
DSP Report: operator mul_ln1118_2054_fu_2836_p2 is absorbed into DSP add_ln703_2245_reg_36508964_reg.
DSP Report: Generating DSP mul_ln1118_1742_fu_3083_p2, operation Mode is: A''*(B:0x3ffa2).
DSP Report: register mul_ln1118_1742_fu_3083_p2 is absorbed into DSP mul_ln1118_1742_fu_3083_p2.
DSP Report: register mul_ln1118_1742_fu_3083_p2 is absorbed into DSP mul_ln1118_1742_fu_3083_p2.
DSP Report: operator mul_ln1118_1742_fu_3083_p2 is absorbed into DSP mul_ln1118_1742_fu_3083_p2.
DSP Report: Generating DSP mul_ln1118_1979_fu_3200_p2, operation Mode is: A''*(B:0x3ff8d).
DSP Report: register mul_ln1118_1979_fu_3200_p2 is absorbed into DSP mul_ln1118_1979_fu_3200_p2.
DSP Report: register mul_ln1118_1979_fu_3200_p2 is absorbed into DSP mul_ln1118_1979_fu_3200_p2.
DSP Report: operator mul_ln1118_1979_fu_3200_p2 is absorbed into DSP mul_ln1118_1979_fu_3200_p2.
DSP Report: Generating DSP mul_ln1118_1494_fu_2994_p2, operation Mode is: A''*(B:0x3ffd9).
DSP Report: register mul_ln1118_1494_fu_2994_p2 is absorbed into DSP mul_ln1118_1494_fu_2994_p2.
DSP Report: register mul_ln1118_1494_fu_2994_p2 is absorbed into DSP mul_ln1118_1494_fu_2994_p2.
DSP Report: operator mul_ln1118_1494_fu_2994_p2 is absorbed into DSP mul_ln1118_1494_fu_2994_p2.
DSP Report: Generating DSP add_ln703_1620_fu_36482701_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_1620_fu_36482701_p2 is absorbed into DSP add_ln703_1620_fu_36482701_p2.
DSP Report: register add_ln703_1620_fu_36482701_p2 is absorbed into DSP add_ln703_1620_fu_36482701_p2.
DSP Report: register add_ln703_1620_fu_36482701_p2 is absorbed into DSP add_ln703_1620_fu_36482701_p2.
DSP Report: register add_ln703_1620_fu_36482701_p2 is absorbed into DSP add_ln703_1620_fu_36482701_p2.
DSP Report: register data_80_V_read_1_reg_36503985_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1620_fu_36482701_p2.
DSP Report: operator add_ln703_1620_fu_36482701_p2 is absorbed into DSP add_ln703_1620_fu_36482701_p2.
DSP Report: Generating DSP add_ln703_1621_reg_36509270_reg, operation Mode is: C+A''*(B:0x45).
DSP Report: register data_79_V_read_1_reg_36504001_reg is absorbed into DSP add_ln703_1621_reg_36509270_reg.
DSP Report: register zext_ln1118_1312_reg_36507037_reg is absorbed into DSP add_ln703_1621_reg_36509270_reg.
DSP Report: register add_ln703_1621_reg_36509270_reg is absorbed into DSP add_ln703_1621_reg_36509270_reg.
DSP Report: operator add_ln703_1621_fu_36482711_p2 is absorbed into DSP add_ln703_1621_reg_36509270_reg.
DSP Report: operator mul_ln1118_1568_fu_2789_p2 is absorbed into DSP add_ln703_1621_reg_36509270_reg.
DSP Report: Generating DSP mul_ln1118_1536_fu_3041_p2, operation Mode is: A''*(B:0x5b).
DSP Report: register data_77_V_read_1_reg_36504031_reg is absorbed into DSP mul_ln1118_1536_fu_3041_p2.
DSP Report: register zext_ln1118_1278_reg_36506996_reg is absorbed into DSP mul_ln1118_1536_fu_3041_p2.
DSP Report: operator mul_ln1118_1536_fu_3041_p2 is absorbed into DSP mul_ln1118_1536_fu_3041_p2.
DSP Report: Generating DSP add_ln703_1618_fu_36482685_p2, operation Mode is: PCIN+A''*(B:0x73).
DSP Report: register data_76_V_read_1_reg_36504046_reg is absorbed into DSP add_ln703_1618_fu_36482685_p2.
DSP Report: register data_76_V_read_1_reg_36504046_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1618_fu_36482685_p2.
DSP Report: operator add_ln703_1618_fu_36482685_p2 is absorbed into DSP add_ln703_1618_fu_36482685_p2.
DSP Report: operator mul_ln1118_1516_fu_4603_p2 is absorbed into DSP add_ln703_1618_fu_36482685_p2.
DSP Report: Generating DSP mul_ln1118_1638_fu_2875_p2, operation Mode is: A''*(B:0x3ff85).
DSP Report: register mul_ln1118_1638_fu_2875_p2 is absorbed into DSP mul_ln1118_1638_fu_2875_p2.
DSP Report: register mul_ln1118_1638_fu_2875_p2 is absorbed into DSP mul_ln1118_1638_fu_2875_p2.
DSP Report: operator mul_ln1118_1638_fu_2875_p2 is absorbed into DSP mul_ln1118_1638_fu_2875_p2.
DSP Report: Generating DSP mul_ln1118_1597_fu_5053_p2, operation Mode is: A''*(B:0x3ffd9).
DSP Report: register mul_ln1118_1597_fu_5053_p2 is absorbed into DSP mul_ln1118_1597_fu_5053_p2.
DSP Report: register mul_ln1118_1597_fu_5053_p2 is absorbed into DSP mul_ln1118_1597_fu_5053_p2.
DSP Report: operator mul_ln1118_1597_fu_5053_p2 is absorbed into DSP mul_ln1118_1597_fu_5053_p2.
DSP Report: Generating DSP mul_ln1118_2232_fu_6576_p2, operation Mode is: A''*(B:0x3ffc5).
DSP Report: register mul_ln1118_2232_fu_6576_p2 is absorbed into DSP mul_ln1118_2232_fu_6576_p2.
DSP Report: register mul_ln1118_2232_fu_6576_p2 is absorbed into DSP mul_ln1118_2232_fu_6576_p2.
DSP Report: operator mul_ln1118_2232_fu_6576_p2 is absorbed into DSP mul_ln1118_2232_fu_6576_p2.
DSP Report: Generating DSP mul_ln1118_1283_fu_4735_p2, operation Mode is: A''*(B:0x29).
DSP Report: register data_63_V_read_1_reg_36504259_reg is absorbed into DSP mul_ln1118_1283_fu_4735_p2.
DSP Report: register mul_ln1118_1283_fu_4735_p2 is absorbed into DSP mul_ln1118_1283_fu_4735_p2.
DSP Report: operator mul_ln1118_1283_fu_4735_p2 is absorbed into DSP mul_ln1118_1283_fu_4735_p2.
DSP Report: Generating DSP add_ln703_2265_fu_36486682_p2, operation Mode is: PCIN+A''*(B:0x25).
DSP Report: register zext_ln1118_1268_reg_36505610_reg is absorbed into DSP add_ln703_2265_fu_36486682_p2.
DSP Report: register zext_ln1118_1268_reg_36505610_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2265_fu_36486682_p2.
DSP Report: operator add_ln703_2265_fu_36486682_p2 is absorbed into DSP add_ln703_2265_fu_36486682_p2.
DSP Report: operator mul_ln1118_1517_fu_6452_p2 is absorbed into DSP add_ln703_2265_fu_36486682_p2.
DSP Report: Generating DSP add_ln703_2265_fu_36486682_p2, operation Mode is: PCIN+A:B.
DSP Report: operator add_ln703_2265_fu_36486682_p2 is absorbed into DSP add_ln703_2265_fu_36486682_p2.
DSP Report: Generating DSP mul_ln1118_1657_fu_4558_p2, operation Mode is: A''*(B:0x3ffd9).
DSP Report: register mul_ln1118_1657_fu_4558_p2 is absorbed into DSP mul_ln1118_1657_fu_4558_p2.
DSP Report: register mul_ln1118_1657_fu_4558_p2 is absorbed into DSP mul_ln1118_1657_fu_4558_p2.
DSP Report: operator mul_ln1118_1657_fu_4558_p2 is absorbed into DSP mul_ln1118_1657_fu_4558_p2.
DSP Report: Generating DSP add_ln703_3763_fu_36496075_p2, operation Mode is: C+A''*(B:0x3ffed).
DSP Report: register add_ln703_3763_fu_36496075_p2 is absorbed into DSP add_ln703_3763_fu_36496075_p2.
DSP Report: register add_ln703_3763_fu_36496075_p2 is absorbed into DSP add_ln703_3763_fu_36496075_p2.
DSP Report: operator add_ln703_3763_fu_36496075_p2 is absorbed into DSP add_ln703_3763_fu_36496075_p2.
DSP Report: operator mul_ln1118_1506_fu_6497_p2 is absorbed into DSP add_ln703_3763_fu_36496075_p2.
DSP Report: Generating DSP mul_ln1118_2543_fu_4403_p2, operation Mode is: A''*(B:0x2f).
DSP Report: register data_128_V_read_1_reg_36503200_reg is absorbed into DSP mul_ln1118_2543_fu_4403_p2.
DSP Report: register data_128_V_read_1_reg_36503200_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2543_fu_4403_p2.
DSP Report: operator mul_ln1118_2543_fu_4403_p2 is absorbed into DSP mul_ln1118_2543_fu_4403_p2.
DSP Report: Generating DSP add_ln703_3761_fu_36496069_p2, operation Mode is: PCIN+A''*(B:0x35).
DSP Report: register data_110_V_read_1_reg_36503491_reg is absorbed into DSP add_ln703_3761_fu_36496069_p2.
DSP Report: register data_110_V_read_1_reg_36503491_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3761_fu_36496069_p2.
DSP Report: operator add_ln703_3761_fu_36496069_p2 is absorbed into DSP add_ln703_3761_fu_36496069_p2.
DSP Report: operator mul_ln1118_2175_fu_3360_p2 is absorbed into DSP add_ln703_3761_fu_36496069_p2.
DSP Report: Generating DSP add_ln703_3761_reg_36511200_reg, operation Mode is: PCIN+A''*(B:0x23).
DSP Report: register data_117_V_read_1_reg_36503371_reg is absorbed into DSP add_ln703_3761_reg_36511200_reg.
DSP Report: register data_117_V_read_1_reg_36503371_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3761_reg_36511200_reg.
DSP Report: register add_ln703_3761_reg_36511200_reg is absorbed into DSP add_ln703_3761_reg_36511200_reg.
DSP Report: operator add_ln703_3761_fu_36496069_p2 is absorbed into DSP add_ln703_3761_reg_36511200_reg.
DSP Report: operator mul_ln1118_2310_fu_4968_p2 is absorbed into DSP add_ln703_3761_reg_36511200_reg.
DSP Report: Generating DSP mul_ln1118_1527_fu_5975_p2, operation Mode is: A''*(B:0x3ffcf).
DSP Report: register mul_ln1118_1527_fu_5975_p2 is absorbed into DSP mul_ln1118_1527_fu_5975_p2.
DSP Report: register mul_ln1118_1527_fu_5975_p2 is absorbed into DSP mul_ln1118_1527_fu_5975_p2.
DSP Report: operator mul_ln1118_1527_fu_5975_p2 is absorbed into DSP mul_ln1118_1527_fu_5975_p2.
DSP Report: Generating DSP mul_ln1118_2275_fu_2627_p2, operation Mode is: A''*(B:0x5d).
DSP Report: register data_115_V_read_1_reg_36503408_reg is absorbed into DSP mul_ln1118_2275_fu_2627_p2.
DSP Report: register data_115_V_read_1_reg_36503408_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2275_fu_2627_p2.
DSP Report: operator mul_ln1118_2275_fu_2627_p2 is absorbed into DSP mul_ln1118_2275_fu_2627_p2.
DSP Report: Generating DSP add_ln703_3756_fu_36496027_p2, operation Mode is: PCIN+A''*(B:0x4e).
DSP Report: register data_106_V_read_1_reg_36503556_reg is absorbed into DSP add_ln703_3756_fu_36496027_p2.
DSP Report: register zext_ln1118_1800_reg_36507411_reg is absorbed into DSP add_ln703_3756_fu_36496027_p2.
DSP Report: operator add_ln703_3756_fu_36496027_p2 is absorbed into DSP add_ln703_3756_fu_36496027_p2.
DSP Report: operator mul_ln1118_2094_fu_4101_p2 is absorbed into DSP add_ln703_3756_fu_36496027_p2.
DSP Report: Generating DSP add_ln703_3756_fu_36496027_p2, operation Mode is: PCIN+A''*(B:0x51).
DSP Report: register data_114_V_read_1_reg_36503426_reg is absorbed into DSP add_ln703_3756_fu_36496027_p2.
DSP Report: register data_114_V_read_1_reg_36503426_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3756_fu_36496027_p2.
DSP Report: operator add_ln703_3756_fu_36496027_p2 is absorbed into DSP add_ln703_3756_fu_36496027_p2.
DSP Report: operator mul_ln1118_2256_fu_6022_p2 is absorbed into DSP add_ln703_3756_fu_36496027_p2.
DSP Report: Generating DSP mul_ln1118_1728_fu_6566_p2, operation Mode is: A''*(B:0x6d).
DSP Report: register data_87_V_read_1_reg_36503871_reg is absorbed into DSP mul_ln1118_1728_fu_6566_p2.
DSP Report: register zext_ln1118_1467_reg_36507136_reg is absorbed into DSP mul_ln1118_1728_fu_6566_p2.
DSP Report: operator mul_ln1118_1728_fu_6566_p2 is absorbed into DSP mul_ln1118_1728_fu_6566_p2.
DSP Report: Generating DSP add_ln703_3753_fu_36496008_p2, operation Mode is: PCIN+A''*(B:0x6b).
DSP Report: register data_85_V_read_1_reg_36503901_reg is absorbed into DSP add_ln703_3753_fu_36496008_p2.
DSP Report: register zext_ln1118_1430_reg_36507098_reg is absorbed into DSP add_ln703_3753_fu_36496008_p2.
DSP Report: operator add_ln703_3753_fu_36496008_p2 is absorbed into DSP add_ln703_3753_fu_36496008_p2.
DSP Report: operator mul_ln1118_1681_fu_4140_p2 is absorbed into DSP add_ln703_3753_fu_36496008_p2.
DSP Report: Generating DSP add_ln703_3753_fu_36496008_p2, operation Mode is: PCIN+A''*(B:0x7a).
DSP Report: register data_80_V_read_1_reg_36503985_reg is absorbed into DSP add_ln703_3753_fu_36496008_p2.
DSP Report: register zext_ln1118_1334_reg_36507057_reg is absorbed into DSP add_ln703_3753_fu_36496008_p2.
DSP Report: operator add_ln703_3753_fu_36496008_p2 is absorbed into DSP add_ln703_3753_fu_36496008_p2.
DSP Report: operator mul_ln1118_1598_fu_5596_p2 is absorbed into DSP add_ln703_3753_fu_36496008_p2.
DSP Report: Generating DSP add_ln703_3753_fu_36496008_p2, operation Mode is: PCIN+A''*(B:0x4e).
DSP Report: register data_89_V_read_1_reg_36503837_reg is absorbed into DSP add_ln703_3753_fu_36496008_p2.
DSP Report: register zext_ln1118_1499_reg_36507161_reg is absorbed into DSP add_ln703_3753_fu_36496008_p2.
DSP Report: operator add_ln703_3753_fu_36496008_p2 is absorbed into DSP add_ln703_3753_fu_36496008_p2.
DSP Report: operator mul_ln1118_1761_fu_5466_p2 is absorbed into DSP add_ln703_3753_fu_36496008_p2.
DSP Report: Generating DSP add_ln703_3753_fu_36496008_p2, operation Mode is: PCIN+A''*(B:0x5e).
DSP Report: register data_88_V_read_1_reg_36503855_reg is absorbed into DSP add_ln703_3753_fu_36496008_p2.
DSP Report: register data_88_V_read_1_reg_36503855_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3753_fu_36496008_p2.
DSP Report: operator add_ln703_3753_fu_36496008_p2 is absorbed into DSP add_ln703_3753_fu_36496008_p2.
DSP Report: operator mul_ln1118_1743_fu_5804_p2 is absorbed into DSP add_ln703_3753_fu_36496008_p2.
DSP Report: Generating DSP mul_ln1118_1833_fu_3442_p2, operation Mode is: A''*(B:0x3ff86).
DSP Report: register mul_ln1118_1833_fu_3442_p2 is absorbed into DSP mul_ln1118_1833_fu_3442_p2.
DSP Report: register mul_ln1118_1833_fu_3442_p2 is absorbed into DSP mul_ln1118_1833_fu_3442_p2.
DSP Report: operator mul_ln1118_1833_fu_3442_p2 is absorbed into DSP mul_ln1118_1833_fu_3442_p2.
DSP Report: Generating DSP mul_ln1118_1870_fu_3214_p2, operation Mode is: A''*(B:0x3ffa4).
DSP Report: register mul_ln1118_1870_fu_3214_p2 is absorbed into DSP mul_ln1118_1870_fu_3214_p2.
DSP Report: register mul_ln1118_1870_fu_3214_p2 is absorbed into DSP mul_ln1118_1870_fu_3214_p2.
DSP Report: operator mul_ln1118_1870_fu_3214_p2 is absorbed into DSP mul_ln1118_1870_fu_3214_p2.
DSP Report: Generating DSP mul_ln1118_1809_fu_5303_p2, operation Mode is: A''*(B:0x3ff94).
DSP Report: register mul_ln1118_1809_fu_5303_p2 is absorbed into DSP mul_ln1118_1809_fu_5303_p2.
DSP Report: register mul_ln1118_1809_fu_5303_p2 is absorbed into DSP mul_ln1118_1809_fu_5303_p2.
DSP Report: operator mul_ln1118_1809_fu_5303_p2 is absorbed into DSP mul_ln1118_1809_fu_5303_p2.
DSP Report: Generating DSP add_ln703_2874_fu_36490536_p2, operation Mode is: C+A''*(B:0xec).
DSP Report: register data_91_V_read_1_reg_36503806_reg is absorbed into DSP add_ln703_2874_fu_36490536_p2.
DSP Report: register zext_ln1118_1529_reg_36507192_reg is absorbed into DSP add_ln703_2874_fu_36490536_p2.
DSP Report: operator add_ln703_2874_fu_36490536_p2 is absorbed into DSP add_ln703_2874_fu_36490536_p2.
DSP Report: operator mul_ln1118_1791_fu_4702_p2 is absorbed into DSP add_ln703_2874_fu_36490536_p2.
DSP Report: Generating DSP mul_ln1118_1293_fu_3395_p2, operation Mode is: A''*(B:0x3ff9f).
DSP Report: register mul_ln1118_1293_fu_3395_p2 is absorbed into DSP mul_ln1118_1293_fu_3395_p2.
DSP Report: register mul_ln1118_1293_fu_3395_p2 is absorbed into DSP mul_ln1118_1293_fu_3395_p2.
DSP Report: operator mul_ln1118_1293_fu_3395_p2 is absorbed into DSP mul_ln1118_1293_fu_3395_p2.
DSP Report: Generating DSP mul_ln1118_1515_fu_4104_p2, operation Mode is: A''*(B:0x3ff96).
DSP Report: register mul_ln1118_1515_fu_4104_p2 is absorbed into DSP mul_ln1118_1515_fu_4104_p2.
DSP Report: register mul_ln1118_1515_fu_4104_p2 is absorbed into DSP mul_ln1118_1515_fu_4104_p2.
DSP Report: operator mul_ln1118_1515_fu_4104_p2 is absorbed into DSP mul_ln1118_1515_fu_4104_p2.
DSP Report: Generating DSP mul_ln1118_1105_fu_4510_p2, operation Mode is: A''*(B:0x3ffbb).
DSP Report: register mul_ln1118_1105_fu_4510_p2 is absorbed into DSP mul_ln1118_1105_fu_4510_p2.
DSP Report: register mul_ln1118_1105_fu_4510_p2 is absorbed into DSP mul_ln1118_1105_fu_4510_p2.
DSP Report: operator mul_ln1118_1105_fu_4510_p2 is absorbed into DSP mul_ln1118_1105_fu_4510_p2.
DSP Report: Generating DSP add_ln703_1808_reg_36508719_reg, operation Mode is: C+A''*(B:0xbb).
DSP Report: register data_95_V_read_int_reg_reg is absorbed into DSP add_ln703_1808_reg_36508719_reg.
DSP Report: register data_95_V_read_1_reg_36503742_reg is absorbed into DSP add_ln703_1808_reg_36508719_reg.
DSP Report: register add_ln703_1808_reg_36508719_reg is absorbed into DSP add_ln703_1808_reg_36508719_reg.
DSP Report: operator add_ln703_1808_fu_36460659_p2 is absorbed into DSP add_ln703_1808_reg_36508719_reg.
DSP Report: operator mul_ln1118_1869_fu_5370_p2 is absorbed into DSP add_ln703_1808_reg_36508719_reg.
DSP Report: Generating DSP mul_ln1118_1273_fu_3435_p2, operation Mode is: A''*(B:0x3ff9c).
DSP Report: register mul_ln1118_1273_fu_3435_p2 is absorbed into DSP mul_ln1118_1273_fu_3435_p2.
DSP Report: register mul_ln1118_1273_fu_3435_p2 is absorbed into DSP mul_ln1118_1273_fu_3435_p2.
DSP Report: operator mul_ln1118_1273_fu_3435_p2 is absorbed into DSP mul_ln1118_1273_fu_3435_p2.
DSP Report: Generating DSP mul_ln1118_1832_fu_4061_p2, operation Mode is: A''*(B:0xa3).
DSP Report: register data_93_V_read_1_reg_36503775_reg is absorbed into DSP mul_ln1118_1832_fu_4061_p2.
DSP Report: register data_93_V_read_1_reg_36503775_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1832_fu_4061_p2.
DSP Report: operator mul_ln1118_1832_fu_4061_p2 is absorbed into DSP mul_ln1118_1832_fu_4061_p2.
DSP Report: Generating DSP mul_ln1118_1780_fu_4690_p2, operation Mode is: A''*(B:0x5b).
DSP Report: register data_90_V_read_1_reg_36503822_reg is absorbed into DSP mul_ln1118_1780_fu_4690_p2.
DSP Report: register zext_ln1118_1514_reg_36507178_reg is absorbed into DSP mul_ln1118_1780_fu_4690_p2.
DSP Report: operator mul_ln1118_1780_fu_4690_p2 is absorbed into DSP mul_ln1118_1780_fu_4690_p2.
DSP Report: Generating DSP add_ln703_1920_fu_36484388_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_1920_fu_36484388_p2 is absorbed into DSP add_ln703_1920_fu_36484388_p2.
DSP Report: Generating DSP mul_ln1118_1612_fu_4448_p2, operation Mode is: A''*(B:0x5e).
DSP Report: register data_81_V_read_1_reg_36503967_reg is absorbed into DSP mul_ln1118_1612_fu_4448_p2.
DSP Report: register data_81_V_read_1_reg_36503967_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1612_fu_4448_p2.
DSP Report: operator mul_ln1118_1612_fu_4448_p2 is absorbed into DSP mul_ln1118_1612_fu_4448_p2.
DSP Report: Generating DSP add_ln703_1918_fu_36484372_p2, operation Mode is: PCIN+A''*(B:0x46).
DSP Report: register data_70_V_read_1_reg_36504141_reg is absorbed into DSP add_ln703_1918_fu_36484372_p2.
DSP Report: register zext_ln1118_1163_reg_36506862_reg is absorbed into DSP add_ln703_1918_fu_36484372_p2.
DSP Report: operator add_ln703_1918_fu_36484372_p2 is absorbed into DSP add_ln703_1918_fu_36484372_p2.
DSP Report: operator mul_ln1118_1406_fu_3186_p2 is absorbed into DSP add_ln703_1918_fu_36484372_p2.
DSP Report: Generating DSP mul_ln1118_1479_fu_2975_p2, operation Mode is: A''*(B:0x3ffe6).
DSP Report: register mul_ln1118_1479_fu_2975_p2 is absorbed into DSP mul_ln1118_1479_fu_2975_p2.
DSP Report: register mul_ln1118_1479_fu_2975_p2 is absorbed into DSP mul_ln1118_1479_fu_2975_p2.
DSP Report: operator mul_ln1118_1479_fu_2975_p2 is absorbed into DSP mul_ln1118_1479_fu_2975_p2.
DSP Report: Generating DSP mul_ln1118_1385_fu_5461_p2, operation Mode is: A''*(B:0x3ffed).
DSP Report: register mul_ln1118_1385_fu_5461_p2 is absorbed into DSP mul_ln1118_1385_fu_5461_p2.
DSP Report: register mul_ln1118_1385_fu_5461_p2 is absorbed into DSP mul_ln1118_1385_fu_5461_p2.
DSP Report: operator mul_ln1118_1385_fu_5461_p2 is absorbed into DSP mul_ln1118_1385_fu_5461_p2.
DSP Report: Generating DSP add_ln703_3293_fu_36493108_p2, operation Mode is: C+A''*(B:0x33).
DSP Report: register data_137_V_read_1_reg_36503069_reg is absorbed into DSP add_ln703_3293_fu_36493108_p2.
DSP Report: register data_137_V_read_1_reg_36503069_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3293_fu_36493108_p2.
DSP Report: operator add_ln703_3293_fu_36493108_p2 is absorbed into DSP add_ln703_3293_fu_36493108_p2.
DSP Report: operator mul_ln1118_2734_fu_3697_p2 is absorbed into DSP add_ln703_3293_fu_36493108_p2.
DSP Report: Generating DSP mul_ln1118_1350_fu_3944_p2, operation Mode is: A''*(B:0x2d).
DSP Report: register data_67_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1350_fu_3944_p2.
DSP Report: register data_67_V_read_1_reg_36504192_reg is absorbed into DSP mul_ln1118_1350_fu_3944_p2.
DSP Report: operator mul_ln1118_1350_fu_3944_p2 is absorbed into DSP mul_ln1118_1350_fu_3944_p2.
DSP Report: Generating DSP add_ln703_3285_reg_36509089_reg, operation Mode is: C+A''*(B:0x3ffc5).
DSP Report: register add_ln703_3285_reg_36509089_reg is absorbed into DSP add_ln703_3285_reg_36509089_reg.
DSP Report: register add_ln703_3285_reg_36509089_reg is absorbed into DSP add_ln703_3285_reg_36509089_reg.
DSP Report: register add_ln703_3285_reg_36509089_reg is absorbed into DSP add_ln703_3285_reg_36509089_reg.
DSP Report: operator add_ln703_3285_fu_36461630_p2 is absorbed into DSP add_ln703_3285_reg_36509089_reg.
DSP Report: operator mul_ln1118_2774_fu_4249_p2 is absorbed into DSP add_ln703_3285_reg_36509089_reg.
DSP Report: Generating DSP mul_ln1118_2754_fu_3312_p2, operation Mode is: A''*(B:0x3ffc7).
DSP Report: register mul_ln1118_2754_fu_3312_p2 is absorbed into DSP mul_ln1118_2754_fu_3312_p2.
DSP Report: register mul_ln1118_2754_fu_3312_p2 is absorbed into DSP mul_ln1118_2754_fu_3312_p2.
DSP Report: operator mul_ln1118_2754_fu_3312_p2 is absorbed into DSP mul_ln1118_2754_fu_3312_p2.
DSP Report: Generating DSP mul_ln1118_1626_fu_4116_p2, operation Mode is: A''*(B:0x3ffcd).
DSP Report: register mul_ln1118_1626_fu_4116_p2 is absorbed into DSP mul_ln1118_1626_fu_4116_p2.
DSP Report: register mul_ln1118_1626_fu_4116_p2 is absorbed into DSP mul_ln1118_1626_fu_4116_p2.
DSP Report: operator mul_ln1118_1626_fu_4116_p2 is absorbed into DSP mul_ln1118_1626_fu_4116_p2.
DSP Report: Generating DSP mul_ln1118_1720_fu_4937_p2, operation Mode is: A''*(B:0x3ffc3).
DSP Report: register mul_ln1118_1720_fu_4937_p2 is absorbed into DSP mul_ln1118_1720_fu_4937_p2.
DSP Report: register mul_ln1118_1720_fu_4937_p2 is absorbed into DSP mul_ln1118_1720_fu_4937_p2.
DSP Report: operator mul_ln1118_1720_fu_4937_p2 is absorbed into DSP mul_ln1118_1720_fu_4937_p2.
DSP Report: Generating DSP mul_ln1118_1589_fu_6187_p2, operation Mode is: A''*(B:0x27).
DSP Report: register data_80_V_read_1_reg_36503985_reg is absorbed into DSP mul_ln1118_1589_fu_6187_p2.
DSP Report: register data_80_V_read_1_reg_36503985_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1589_fu_6187_p2.
DSP Report: operator mul_ln1118_1589_fu_6187_p2 is absorbed into DSP mul_ln1118_1589_fu_6187_p2.
DSP Report: Generating DSP add_ln703_3291_fu_36493092_p2, operation Mode is: PCIN+A''*(B:0x2e).
DSP Report: register data_83_V_read_1_reg_36503935_reg is absorbed into DSP add_ln703_3291_fu_36493092_p2.
DSP Report: register zext_ln1118_1390_reg_36507072_reg is absorbed into DSP add_ln703_3291_fu_36493092_p2.
DSP Report: operator add_ln703_3291_fu_36493092_p2 is absorbed into DSP add_ln703_3291_fu_36493092_p2.
DSP Report: operator mul_ln1118_1641_fu_4292_p2 is absorbed into DSP add_ln703_3291_fu_36493092_p2.
DSP Report: Generating DSP mul_ln1118_2712_fu_2678_p2, operation Mode is: A''*(B:0x37).
DSP Report: register data_136_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2712_fu_2678_p2.
DSP Report: register data_136_V_read_1_reg_36503085_reg is absorbed into DSP mul_ln1118_2712_fu_2678_p2.
DSP Report: operator mul_ln1118_2712_fu_2678_p2 is absorbed into DSP mul_ln1118_2712_fu_2678_p2.
DSP Report: Generating DSP add_ln703_3289_reg_36509094_reg, operation Mode is: PCIN+A''*(B:0x35).
DSP Report: register data_119_V_read_int_reg_reg is absorbed into DSP add_ln703_3289_reg_36509094_reg.
DSP Report: register data_119_V_read_1_reg_36503341_reg is absorbed into DSP add_ln703_3289_reg_36509094_reg.
DSP Report: register add_ln703_3289_reg_36509094_reg is absorbed into DSP add_ln703_3289_reg_36509094_reg.
DSP Report: operator add_ln703_3289_fu_36461636_p2 is absorbed into DSP add_ln703_3289_reg_36509094_reg.
DSP Report: operator mul_ln1118_2348_fu_3602_p2 is absorbed into DSP add_ln703_3289_reg_36509094_reg.
DSP Report: Generating DSP add_ln703_1923_fu_36484414_p2, operation Mode is: C'+A''*(B:0x29).
DSP Report: register data_72_V_read_1_reg_36504111_reg is absorbed into DSP add_ln703_1923_fu_36484414_p2.
DSP Report: register zext_ln1118_1190_reg_36506892_reg is absorbed into DSP add_ln703_1923_fu_36484414_p2.
DSP Report: register add_ln703_1923_fu_36484414_p2 is absorbed into DSP add_ln703_1923_fu_36484414_p2.
DSP Report: operator add_ln703_1923_fu_36484414_p2 is absorbed into DSP add_ln703_1923_fu_36484414_p2.
DSP Report: operator mul_ln1118_1444_fu_5534_p2 is absorbed into DSP add_ln703_1923_fu_36484414_p2.
DSP Report: Generating DSP mul_ln1118_1799_fu_4708_p2, operation Mode is: A''*(B:0x3ff50).
DSP Report: register mul_ln1118_1799_fu_4708_p2 is absorbed into DSP mul_ln1118_1799_fu_4708_p2.
DSP Report: register mul_ln1118_1799_fu_4708_p2 is absorbed into DSP mul_ln1118_1799_fu_4708_p2.
DSP Report: operator mul_ln1118_1799_fu_4708_p2 is absorbed into DSP mul_ln1118_1799_fu_4708_p2.
DSP Report: Generating DSP mul_ln1118_1936_fu_4111_p2, operation Mode is: A''*(B:0x3ff7d).
DSP Report: register mul_ln1118_1936_fu_4111_p2 is absorbed into DSP mul_ln1118_1936_fu_4111_p2.
DSP Report: register mul_ln1118_1936_fu_4111_p2 is absorbed into DSP mul_ln1118_1936_fu_4111_p2.
DSP Report: operator mul_ln1118_1936_fu_4111_p2 is absorbed into DSP mul_ln1118_1936_fu_4111_p2.
DSP Report: Generating DSP mul_ln1118_1843_fu_6113_p2, operation Mode is: A''*(B:0xba).
DSP Report: register data_93_V_read_1_reg_36503775_reg is absorbed into DSP mul_ln1118_1843_fu_6113_p2.
DSP Report: register data_93_V_read_1_reg_36503775_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1843_fu_6113_p2.
DSP Report: operator mul_ln1118_1843_fu_6113_p2 is absorbed into DSP mul_ln1118_1843_fu_6113_p2.
DSP Report: Generating DSP add_ln703_1911_fu_36484324_p2, operation Mode is: PCIN+A''*(B:0xb6).
DSP Report: register data_75_V_read_1_reg_36504059_reg is absorbed into DSP add_ln703_1911_fu_36484324_p2.
DSP Report: register zext_ln1118_1250_reg_36506976_reg is absorbed into DSP add_ln703_1911_fu_36484324_p2.
DSP Report: operator add_ln703_1911_fu_36484324_p2 is absorbed into DSP add_ln703_1911_fu_36484324_p2.
DSP Report: operator mul_ln1118_1504_fu_3079_p2 is absorbed into DSP add_ln703_1911_fu_36484324_p2.
DSP Report: Generating DSP add_ln703_1911_fu_36484324_p2, operation Mode is: PCIN+A''*(B:0xbd).
DSP Report: register data_80_V_read_1_reg_36503985_reg is absorbed into DSP add_ln703_1911_fu_36484324_p2.
DSP Report: register data_80_V_read_1_reg_36503985_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1911_fu_36484324_p2.
DSP Report: operator add_ln703_1911_fu_36484324_p2 is absorbed into DSP add_ln703_1911_fu_36484324_p2.
DSP Report: operator mul_ln1118_1596_fu_6195_p2 is absorbed into DSP add_ln703_1911_fu_36484324_p2.
DSP Report: Generating DSP mul_ln1118_1726_fu_3306_p2, operation Mode is: A''*(B:0x175).
DSP Report: register data_87_V_read_1_reg_36503871_reg is absorbed into DSP mul_ln1118_1726_fu_3306_p2.
DSP Report: register data_87_V_read_1_reg_36503871_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1726_fu_3306_p2.
DSP Report: operator mul_ln1118_1726_fu_3306_p2 is absorbed into DSP mul_ln1118_1726_fu_3306_p2.
DSP Report: Generating DSP mul_ln1118_1679_fu_5431_p2, operation Mode is: A''*(B:0x3ff75).
DSP Report: register mul_ln1118_1679_fu_5431_p2 is absorbed into DSP mul_ln1118_1679_fu_5431_p2.
DSP Report: register mul_ln1118_1679_fu_5431_p2 is absorbed into DSP mul_ln1118_1679_fu_5431_p2.
DSP Report: operator mul_ln1118_1679_fu_5431_p2 is absorbed into DSP mul_ln1118_1679_fu_5431_p2.
DSP Report: Generating DSP mul_ln1118_1465_fu_2951_p2, operation Mode is: A''*(B:0x3ff5c).
DSP Report: register mul_ln1118_1465_fu_2951_p2 is absorbed into DSP mul_ln1118_1465_fu_2951_p2.
DSP Report: register mul_ln1118_1465_fu_2951_p2 is absorbed into DSP mul_ln1118_1465_fu_2951_p2.
DSP Report: operator mul_ln1118_1465_fu_2951_p2 is absorbed into DSP mul_ln1118_1465_fu_2951_p2.
DSP Report: Generating DSP mul_ln1118_2233_fu_5925_p2, operation Mode is: A''*(B:0x10f).
DSP Report: register data_113_V_read_1_reg_36503443_reg is absorbed into DSP mul_ln1118_2233_fu_5925_p2.
DSP Report: register data_113_V_read_1_reg_36503443_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2233_fu_5925_p2.
DSP Report: operator mul_ln1118_2233_fu_5925_p2 is absorbed into DSP mul_ln1118_2233_fu_5925_p2.
DSP Report: Generating DSP add_ln703_3725_fu_36495848_p2, operation Mode is: PCIN+A''*(B:0x18c).
DSP Report: register data_105_V_read_1_reg_36503573_reg is absorbed into DSP add_ln703_3725_fu_36495848_p2.
DSP Report: register data_105_V_read_1_reg_36503573_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3725_fu_36495848_p2.
DSP Report: operator add_ln703_3725_fu_36495848_p2 is absorbed into DSP add_ln703_3725_fu_36495848_p2.
DSP Report: operator mul_ln1118_2076_fu_5274_p2 is absorbed into DSP add_ln703_3725_fu_36495848_p2.
DSP Report: Generating DSP mul_ln1118_1614_fu_3436_p2, operation Mode is: A''*(B:0x128).
DSP Report: register data_81_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1614_fu_3436_p2.
DSP Report: register data_81_V_read_1_reg_36503967_reg is absorbed into DSP mul_ln1118_1614_fu_3436_p2.
DSP Report: operator mul_ln1118_1614_fu_3436_p2 is absorbed into DSP mul_ln1118_1614_fu_3436_p2.
DSP Report: Generating DSP add_ln703_3717_reg_36509124_reg, operation Mode is: PCIN+A''*(B:0x15e).
DSP Report: register data_70_V_read_int_reg_reg is absorbed into DSP add_ln703_3717_reg_36509124_reg.
DSP Report: register data_70_V_read_1_reg_36504141_reg is absorbed into DSP add_ln703_3717_reg_36509124_reg.
DSP Report: register add_ln703_3717_reg_36509124_reg is absorbed into DSP add_ln703_3717_reg_36509124_reg.
DSP Report: operator add_ln703_3717_fu_36461692_p2 is absorbed into DSP add_ln703_3717_reg_36509124_reg.
DSP Report: operator mul_ln1118_1407_fu_5903_p2 is absorbed into DSP add_ln703_3717_reg_36509124_reg.
DSP Report: Generating DSP mul_ln1118_2861_fu_4313_p2, operation Mode is: A''*(B:0x3fef6).
DSP Report: register mul_ln1118_2861_fu_4313_p2 is absorbed into DSP mul_ln1118_2861_fu_4313_p2.
DSP Report: register mul_ln1118_2861_fu_4313_p2 is absorbed into DSP mul_ln1118_2861_fu_4313_p2.
DSP Report: operator mul_ln1118_2861_fu_4313_p2 is absorbed into DSP mul_ln1118_2861_fu_4313_p2.
DSP Report: Generating DSP mul_ln1118_1630_fu_5025_p2, operation Mode is: A''*(B:0x13f).
DSP Report: register data_82_V_read_1_reg_36503950_reg is absorbed into DSP mul_ln1118_1630_fu_5025_p2.
DSP Report: register data_82_V_read_1_reg_36503950_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1630_fu_5025_p2.
DSP Report: operator mul_ln1118_1630_fu_5025_p2 is absorbed into DSP mul_ln1118_1630_fu_5025_p2.
DSP Report: Generating DSP add_ln703_3724_fu_36495842_p2, operation Mode is: PCIN+A''*(B:0x16c).
DSP Report: register data_86_V_read_1_reg_36503887_reg is absorbed into DSP add_ln703_3724_fu_36495842_p2.
DSP Report: register data_86_V_read_1_reg_36503887_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3724_fu_36495842_p2.
DSP Report: operator add_ln703_3724_fu_36495842_p2 is absorbed into DSP add_ln703_3724_fu_36495842_p2.
DSP Report: operator mul_ln1118_1703_fu_4266_p2 is absorbed into DSP add_ln703_3724_fu_36495842_p2.
DSP Report: Generating DSP mul_ln1118_2055_fu_5251_p2, operation Mode is: A''*(B:0x11a).
DSP Report: register data_104_V_read_1_reg_36503588_reg is absorbed into DSP mul_ln1118_2055_fu_5251_p2.
DSP Report: register data_104_V_read_1_reg_36503588_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2055_fu_5251_p2.
DSP Report: operator mul_ln1118_2055_fu_5251_p2 is absorbed into DSP mul_ln1118_2055_fu_5251_p2.
DSP Report: Generating DSP add_ln703_3723_fu_36495832_p2, operation Mode is: PCIN+A''*(B:0x138).
DSP Report: register data_94_V_read_1_reg_36503759_reg is absorbed into DSP add_ln703_3723_fu_36495832_p2.
DSP Report: register data_94_V_read_1_reg_36503759_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3723_fu_36495832_p2.
DSP Report: operator add_ln703_3723_fu_36495832_p2 is absorbed into DSP add_ln703_3723_fu_36495832_p2.
DSP Report: operator mul_ln1118_1862_fu_4960_p2 is absorbed into DSP add_ln703_3723_fu_36495832_p2.
DSP Report: Generating DSP add_ln703_3723_fu_36495832_p2, operation Mode is: PCIN+A''*(B:0x17e).
DSP Report: register data_98_V_read_1_reg_36503695_reg is absorbed into DSP add_ln703_3723_fu_36495832_p2.
DSP Report: register data_98_V_read_1_reg_36503695_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3723_fu_36495832_p2.
DSP Report: operator add_ln703_3723_fu_36495832_p2 is absorbed into DSP add_ln703_3723_fu_36495832_p2.
DSP Report: operator mul_ln1118_1938_fu_5374_p2 is absorbed into DSP add_ln703_3723_fu_36495832_p2.
DSP Report: Generating DSP mul_ln1118_1207_fu_5113_p2, operation Mode is: A''*(B:0x9f).
DSP Report: register data_60_V_read_1_reg_36504308_reg is absorbed into DSP mul_ln1118_1207_fu_5113_p2.
DSP Report: register zext_ln1118_981_reg_36506614_reg is absorbed into DSP mul_ln1118_1207_fu_5113_p2.
DSP Report: operator mul_ln1118_1207_fu_5113_p2 is absorbed into DSP mul_ln1118_1207_fu_5113_p2.
DSP Report: Generating DSP add_ln703_1770_fu_36483437_p2, operation Mode is: PCIN+A''*(B:0xa8).
DSP Report: register data_82_V_read_1_reg_36503950_reg is absorbed into DSP add_ln703_1770_fu_36483437_p2.
DSP Report: register data_82_V_read_1_reg_36503950_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1770_fu_36483437_p2.
DSP Report: operator add_ln703_1770_fu_36483437_p2 is absorbed into DSP add_ln703_1770_fu_36483437_p2.
DSP Report: operator mul_ln1118_1622_fu_4407_p2 is absorbed into DSP add_ln703_1770_fu_36483437_p2.
DSP Report: Generating DSP mul_ln1118_1492_fu_2992_p2, operation Mode is: A''*(B:0x3ff4c).
DSP Report: register mul_ln1118_1492_fu_2992_p2 is absorbed into DSP mul_ln1118_1492_fu_2992_p2.
DSP Report: register mul_ln1118_1492_fu_2992_p2 is absorbed into DSP mul_ln1118_1492_fu_2992_p2.
DSP Report: operator mul_ln1118_1492_fu_2992_p2 is absorbed into DSP mul_ln1118_1492_fu_2992_p2.
DSP Report: Generating DSP mul_ln1118_1332_fu_4877_p2, operation Mode is: A''*(B:0x3ffb9).
DSP Report: register mul_ln1118_1332_fu_4877_p2 is absorbed into DSP mul_ln1118_1332_fu_4877_p2.
DSP Report: register mul_ln1118_1332_fu_4877_p2 is absorbed into DSP mul_ln1118_1332_fu_4877_p2.
DSP Report: operator mul_ln1118_1332_fu_4877_p2 is absorbed into DSP mul_ln1118_1332_fu_4877_p2.
DSP Report: Generating DSP mul_ln1118_1353_fu_4889_p2, operation Mode is: A''*(B:0x3ff9e).
DSP Report: register mul_ln1118_1353_fu_4889_p2 is absorbed into DSP mul_ln1118_1353_fu_4889_p2.
DSP Report: register mul_ln1118_1353_fu_4889_p2 is absorbed into DSP mul_ln1118_1353_fu_4889_p2.
DSP Report: operator mul_ln1118_1353_fu_4889_p2 is absorbed into DSP mul_ln1118_1353_fu_4889_p2.
DSP Report: Generating DSP mul_ln1118_1501_fu_2926_p2, operation Mode is: A''*(B:0x3ffac).
DSP Report: register mul_ln1118_1501_fu_2926_p2 is absorbed into DSP mul_ln1118_1501_fu_2926_p2.
DSP Report: register mul_ln1118_1501_fu_2926_p2 is absorbed into DSP mul_ln1118_1501_fu_2926_p2.
DSP Report: operator mul_ln1118_1501_fu_2926_p2 is absorbed into DSP mul_ln1118_1501_fu_2926_p2.
DSP Report: Generating DSP mul_ln1118_1440_fu_5901_p2, operation Mode is: A''*(B:0x3ff9d).
DSP Report: register mul_ln1118_1440_fu_5901_p2 is absorbed into DSP mul_ln1118_1440_fu_5901_p2.
DSP Report: register mul_ln1118_1440_fu_5901_p2 is absorbed into DSP mul_ln1118_1440_fu_5901_p2.
DSP Report: operator mul_ln1118_1440_fu_5901_p2 is absorbed into DSP mul_ln1118_1440_fu_5901_p2.
DSP Report: Generating DSP mul_ln1118_1481_fu_2977_p2, operation Mode is: A''*(B:0x3ff8c).
DSP Report: register mul_ln1118_1481_fu_2977_p2 is absorbed into DSP mul_ln1118_1481_fu_2977_p2.
DSP Report: register mul_ln1118_1481_fu_2977_p2 is absorbed into DSP mul_ln1118_1481_fu_2977_p2.
DSP Report: operator mul_ln1118_1481_fu_2977_p2 is absorbed into DSP mul_ln1118_1481_fu_2977_p2.
DSP Report: Generating DSP mul_ln1118_1764_fu_6380_p2, operation Mode is: A''*(B:0x1d).
DSP Report: register data_89_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1764_fu_6380_p2.
DSP Report: register data_89_V_read_1_reg_36503837_reg is absorbed into DSP mul_ln1118_1764_fu_6380_p2.
DSP Report: operator mul_ln1118_1764_fu_6380_p2 is absorbed into DSP mul_ln1118_1764_fu_6380_p2.
DSP Report: Generating DSP add_ln703_1750_fu_36460567_p2, operation Mode is: PCIN+A''*(B:0x13).
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP add_ln703_1750_fu_36460567_p2.
DSP Report: register data_30_V_read_1_reg_36504764_reg is absorbed into DSP add_ln703_1750_fu_36460567_p2.
DSP Report: operator add_ln703_1750_fu_36460567_p2 is absorbed into DSP add_ln703_1750_fu_36460567_p2.
DSP Report: operator mul_ln1118_636_fu_3483_p2 is absorbed into DSP add_ln703_1750_fu_36460567_p2.
DSP Report: Generating DSP mul_ln1118_1122_fu_3638_p2, operation Mode is: A''*(B:0x3ffe6).
DSP Report: register mul_ln1118_1122_fu_3638_p2 is absorbed into DSP mul_ln1118_1122_fu_3638_p2.
DSP Report: register mul_ln1118_1122_fu_3638_p2 is absorbed into DSP mul_ln1118_1122_fu_3638_p2.
DSP Report: operator mul_ln1118_1122_fu_3638_p2 is absorbed into DSP mul_ln1118_1122_fu_3638_p2.
DSP Report: Generating DSP mul_ln1118_1323_fu_4267_p2, operation Mode is: A''*(B:0x3ffb3).
DSP Report: register mul_ln1118_1323_fu_4267_p2 is absorbed into DSP mul_ln1118_1323_fu_4267_p2.
DSP Report: register mul_ln1118_1323_fu_4267_p2 is absorbed into DSP mul_ln1118_1323_fu_4267_p2.
DSP Report: operator mul_ln1118_1323_fu_4267_p2 is absorbed into DSP mul_ln1118_1323_fu_4267_p2.
DSP Report: Generating DSP mul_ln1118_1927_fu_3968_p2, operation Mode is: A''*(B:0xd6).
DSP Report: register data_98_V_read_1_reg_36503695_reg is absorbed into DSP mul_ln1118_1927_fu_3968_p2.
DSP Report: register data_98_V_read_1_reg_36503695_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1927_fu_3968_p2.
DSP Report: operator mul_ln1118_1927_fu_3968_p2 is absorbed into DSP mul_ln1118_1927_fu_3968_p2.
DSP Report: Generating DSP mul_ln1118_977_fu_5018_p2, operation Mode is: A''*(B:0x3ff95).
DSP Report: register mul_ln1118_977_fu_5018_p2 is absorbed into DSP mul_ln1118_977_fu_5018_p2.
DSP Report: register mul_ln1118_977_fu_5018_p2 is absorbed into DSP mul_ln1118_977_fu_5018_p2.
DSP Report: operator mul_ln1118_977_fu_5018_p2 is absorbed into DSP mul_ln1118_977_fu_5018_p2.
DSP Report: Generating DSP add_ln703_1875_fu_36484067_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_1875_fu_36484067_p2 is absorbed into DSP add_ln703_1875_fu_36484067_p2.
DSP Report: Generating DSP mul_ln1118_1688_fu_4885_p2, operation Mode is: A''*(B:0xee).
DSP Report: register data_86_V_read_1_reg_36503887_reg is absorbed into DSP mul_ln1118_1688_fu_4885_p2.
DSP Report: register add_ln703_1873_fu_36484051_p2 is absorbed into DSP mul_ln1118_1688_fu_4885_p2.
DSP Report: operator mul_ln1118_1688_fu_4885_p2 is absorbed into DSP mul_ln1118_1688_fu_4885_p2.
DSP Report: Generating DSP add_ln703_1873_fu_36484051_p2, operation Mode is: PCIN+A''*(B:0x8c).
DSP Report: register data_70_V_read_1_reg_36504141_reg is absorbed into DSP add_ln703_1873_fu_36484051_p2.
DSP Report: register data_70_V_read_1_reg_36504141_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1873_fu_36484051_p2.
DSP Report: operator add_ln703_1873_fu_36484051_p2 is absorbed into DSP add_ln703_1873_fu_36484051_p2.
DSP Report: operator mul_ln1118_1394_fu_5417_p2 is absorbed into DSP add_ln703_1873_fu_36484051_p2.
DSP Report: Generating DSP add_ln703_1873_fu_36484051_p2, operation Mode is: PCIN+A''*(B:0x8d).
DSP Report: register data_71_V_read_1_reg_36504126_reg is absorbed into DSP add_ln703_1873_fu_36484051_p2.
DSP Report: register data_71_V_read_1_reg_36504126_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1873_fu_36484051_p2.
DSP Report: operator add_ln703_1873_fu_36484051_p2 is absorbed into DSP add_ln703_1873_fu_36484051_p2.
DSP Report: operator mul_ln1118_1413_fu_4664_p2 is absorbed into DSP add_ln703_1873_fu_36484051_p2.
DSP Report: Generating DSP mul_ln1118_1629_fu_5602_p2, operation Mode is: A''*(B:0xc5).
DSP Report: register data_82_V_read_1_reg_36503950_reg is absorbed into DSP mul_ln1118_1629_fu_5602_p2.
DSP Report: register data_82_V_read_1_reg_36503950_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1629_fu_5602_p2.
DSP Report: operator mul_ln1118_1629_fu_5602_p2 is absorbed into DSP mul_ln1118_1629_fu_5602_p2.
DSP Report: Generating DSP add_ln703_3919_fu_36497035_p2, operation Mode is: PCIN+A''*(B:0xd6).
DSP Report: register data_85_V_read_1_reg_36503901_reg is absorbed into DSP add_ln703_3919_fu_36497035_p2.
DSP Report: register data_85_V_read_1_reg_36503901_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3919_fu_36497035_p2.
DSP Report: operator add_ln703_3919_fu_36497035_p2 is absorbed into DSP add_ln703_3919_fu_36497035_p2.
DSP Report: operator mul_ln1118_1685_fu_4246_p2 is absorbed into DSP add_ln703_3919_fu_36497035_p2.
DSP Report: Generating DSP add_ln703_3918_fu_36497025_p2, operation Mode is: C+A''*(B:0xb9).
DSP Report: register data_81_V_read_1_reg_36503967_reg is absorbed into DSP add_ln703_3918_fu_36497025_p2.
DSP Report: register data_81_V_read_1_reg_36503967_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3918_fu_36497025_p2.
DSP Report: operator add_ln703_3918_fu_36497025_p2 is absorbed into DSP add_ln703_3918_fu_36497025_p2.
DSP Report: operator mul_ln1118_1618_fu_5822_p2 is absorbed into DSP add_ln703_3918_fu_36497025_p2.
DSP Report: Generating DSP mul_ln1118_1767_fu_2852_p2, operation Mode is: A''*(B:0x17).
DSP Report: register data_90_V_read_1_reg_36503822_reg is absorbed into DSP mul_ln1118_1767_fu_2852_p2.
DSP Report: register data_90_V_read_1_reg_36503822_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1767_fu_2852_p2.
DSP Report: operator mul_ln1118_1767_fu_2852_p2 is absorbed into DSP mul_ln1118_1767_fu_2852_p2.
DSP Report: Generating DSP add_ln703_2352_fu_36487178_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_2352_fu_36487178_p2 is absorbed into DSP add_ln703_2352_fu_36487178_p2.
DSP Report: register add_ln703_2352_fu_36487178_p2 is absorbed into DSP add_ln703_2352_fu_36487178_p2.
DSP Report: register add_ln703_2352_fu_36487178_p2 is absorbed into DSP add_ln703_2352_fu_36487178_p2.
DSP Report: register add_ln703_2352_fu_36487178_p2 is absorbed into DSP add_ln703_2352_fu_36487178_p2.
DSP Report: register add_ln703_2352_fu_36487178_p2 is absorbed into DSP add_ln703_2352_fu_36487178_p2.
DSP Report: operator add_ln703_2352_fu_36487178_p2 is absorbed into DSP add_ln703_2352_fu_36487178_p2.
DSP Report: Generating DSP mul_ln1118_1145_fu_6420_p2, operation Mode is: A''*(B:0x15).
DSP Report: register data_57_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1145_fu_6420_p2.
DSP Report: register data_57_V_read_1_reg_36504354_reg is absorbed into DSP mul_ln1118_1145_fu_6420_p2.
DSP Report: operator mul_ln1118_1145_fu_6420_p2 is absorbed into DSP mul_ln1118_1145_fu_6420_p2.
DSP Report: Generating DSP add_ln703_2351_reg_36509014_reg, operation Mode is: PCIN+A''*(B:0x27).
DSP Report: register data_107_V_read_int_reg_reg is absorbed into DSP add_ln703_2351_reg_36509014_reg.
DSP Report: register data_107_V_read_1_reg_36503539_reg is absorbed into DSP add_ln703_2351_reg_36509014_reg.
DSP Report: register add_ln703_2351_reg_36509014_reg is absorbed into DSP add_ln703_2351_reg_36509014_reg.
DSP Report: operator add_ln703_2351_fu_36461480_p2 is absorbed into DSP add_ln703_2351_reg_36509014_reg.
DSP Report: operator mul_ln1118_2100_fu_2638_p2 is absorbed into DSP add_ln703_2351_reg_36509014_reg.
DSP Report: Generating DSP mul_ln1118_2120_fu_3325_p2, operation Mode is: A''*(B:0x3ffce).
DSP Report: register mul_ln1118_2120_fu_3325_p2 is absorbed into DSP mul_ln1118_2120_fu_3325_p2.
DSP Report: register mul_ln1118_2120_fu_3325_p2 is absorbed into DSP mul_ln1118_2120_fu_3325_p2.
DSP Report: operator mul_ln1118_2120_fu_3325_p2 is absorbed into DSP mul_ln1118_2120_fu_3325_p2.
DSP Report: Generating DSP mul_ln1118_1909_fu_3956_p2, operation Mode is: A''*(B:0x3ffcb).
DSP Report: register mul_ln1118_1909_fu_3956_p2 is absorbed into DSP mul_ln1118_1909_fu_3956_p2.
DSP Report: register mul_ln1118_1909_fu_3956_p2 is absorbed into DSP mul_ln1118_1909_fu_3956_p2.
DSP Report: operator mul_ln1118_1909_fu_3956_p2 is absorbed into DSP mul_ln1118_1909_fu_3956_p2.
DSP Report: Generating DSP mul_ln1118_1206_fu_4388_p2, operation Mode is: A''*(B:0x3ffd5).
DSP Report: register mul_ln1118_1206_fu_4388_p2 is absorbed into DSP mul_ln1118_1206_fu_4388_p2.
DSP Report: register mul_ln1118_1206_fu_4388_p2 is absorbed into DSP mul_ln1118_1206_fu_4388_p2.
DSP Report: operator mul_ln1118_1206_fu_4388_p2 is absorbed into DSP mul_ln1118_1206_fu_4388_p2.
DSP Report: Generating DSP mul_ln1118_1551_fu_3313_p2, operation Mode is: A''*(B:0x3ffda).
DSP Report: register mul_ln1118_1551_fu_3313_p2 is absorbed into DSP mul_ln1118_1551_fu_3313_p2.
DSP Report: register mul_ln1118_1551_fu_3313_p2 is absorbed into DSP mul_ln1118_1551_fu_3313_p2.
DSP Report: operator mul_ln1118_1551_fu_3313_p2 is absorbed into DSP mul_ln1118_1551_fu_3313_p2.
DSP Report: Generating DSP mul_ln1118_2241_fu_6322_p2, operation Mode is: A''*(B:0x5a).
DSP Report: register data_114_V_read_1_reg_36503426_reg is absorbed into DSP mul_ln1118_2241_fu_6322_p2.
DSP Report: register data_114_V_read_1_reg_36503426_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2241_fu_6322_p2.
DSP Report: operator mul_ln1118_2241_fu_6322_p2 is absorbed into DSP mul_ln1118_2241_fu_6322_p2.
DSP Report: Generating DSP add_ln703_2339_fu_36487085_p2, operation Mode is: PCIN+A''*(B:0x61).
DSP Report: register data_113_V_read_1_reg_36503443_reg is absorbed into DSP add_ln703_2339_fu_36487085_p2.
DSP Report: register data_113_V_read_1_reg_36503443_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2339_fu_36487085_p2.
DSP Report: operator add_ln703_2339_fu_36487085_p2 is absorbed into DSP add_ln703_2339_fu_36487085_p2.
DSP Report: operator mul_ln1118_2220_fu_6272_p2 is absorbed into DSP add_ln703_2339_fu_36487085_p2.
DSP Report: Generating DSP add_ln703_2338_fu_36487075_p2, operation Mode is: C+A''*(B:0x77).
DSP Report: register data_76_V_read_1_reg_36504046_reg is absorbed into DSP add_ln703_2338_fu_36487075_p2.
DSP Report: register data_76_V_read_1_reg_36504046_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2338_fu_36487075_p2.
DSP Report: operator add_ln703_2338_fu_36487075_p2 is absorbed into DSP add_ln703_2338_fu_36487075_p2.
DSP Report: operator mul_ln1118_1513_fu_5564_p2 is absorbed into DSP add_ln703_2338_fu_36487075_p2.
DSP Report: Generating DSP add_ln703_2331_reg_36509004_reg, operation Mode is: C+(D'+A'')*(B:0x9c).
DSP Report: register data_115_V_read_1_reg_36503408_reg is absorbed into DSP add_ln703_2331_reg_36509004_reg.
DSP Report: register data_104_V_read_int_reg_reg is absorbed into DSP add_ln703_2331_reg_36509004_reg.
DSP Report: register data_104_V_read_1_reg_36503588_reg is absorbed into DSP add_ln703_2331_reg_36509004_reg.
DSP Report: register add_ln703_2331_reg_36509004_reg is absorbed into DSP add_ln703_2331_reg_36509004_reg.
DSP Report: operator add_ln703_2331_fu_36461468_p2 is absorbed into DSP add_ln703_2331_reg_36509004_reg.
DSP Report: operator mul_ln703_6_fu_2860_p2 is absorbed into DSP add_ln703_2331_reg_36509004_reg.
DSP Report: operator add_ln703_2329_fu_36461443_p2 is absorbed into DSP add_ln703_2331_reg_36509004_reg.
DSP Report: Generating DSP mul_ln1118_522_fu_3980_p2, operation Mode is: A''*(B:0x5a).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_522_fu_3980_p2.
DSP Report: register zext_ln1118_388_reg_36505371_reg is absorbed into DSP mul_ln1118_522_fu_3980_p2.
DSP Report: operator mul_ln1118_522_fu_3980_p2 is absorbed into DSP mul_ln1118_522_fu_3980_p2.
DSP Report: Generating DSP add_ln703_1733_reg_36508674_reg, operation Mode is: C+A''*(B:0x3ffbd).
DSP Report: register add_ln703_1733_reg_36508674_reg is absorbed into DSP add_ln703_1733_reg_36508674_reg.
DSP Report: register add_ln703_1733_reg_36508674_reg is absorbed into DSP add_ln703_1733_reg_36508674_reg.
DSP Report: register add_ln703_1733_reg_36508674_reg is absorbed into DSP add_ln703_1733_reg_36508674_reg.
DSP Report: operator add_ln703_1733_fu_36460497_p2 is absorbed into DSP add_ln703_1733_reg_36508674_reg.
DSP Report: operator mul_ln1118_1668_fu_5842_p2 is absorbed into DSP add_ln703_1733_reg_36508674_reg.
DSP Report: Generating DSP mul_ln1118_1567_fu_3271_p2, operation Mode is: A''*(B:0x3ff97).
DSP Report: register mul_ln1118_1567_fu_3271_p2 is absorbed into DSP mul_ln1118_1567_fu_3271_p2.
DSP Report: register mul_ln1118_1567_fu_3271_p2 is absorbed into DSP mul_ln1118_1567_fu_3271_p2.
DSP Report: operator mul_ln1118_1567_fu_3271_p2 is absorbed into DSP mul_ln1118_1567_fu_3271_p2.
DSP Report: Generating DSP mul_ln1118_1817_fu_3595_p2, operation Mode is: A''*(B:0x47).
DSP Report: register data_92_V_read_1_reg_36503790_reg is absorbed into DSP mul_ln1118_1817_fu_3595_p2.
DSP Report: register zext_ln1118_1550_reg_36507220_reg is absorbed into DSP mul_ln1118_1817_fu_3595_p2.
DSP Report: operator mul_ln1118_1817_fu_3595_p2 is absorbed into DSP mul_ln1118_1817_fu_3595_p2.
DSP Report: Generating DSP add_ln703_2515_fu_36488324_p2, operation Mode is: PCIN+A''*(B:0x59).
DSP Report: register data_93_V_read_1_reg_36503775_reg is absorbed into DSP add_ln703_2515_fu_36488324_p2.
DSP Report: register zext_ln1118_1566_reg_36507258_reg is absorbed into DSP add_ln703_2515_fu_36488324_p2.
DSP Report: operator add_ln703_2515_fu_36488324_p2 is absorbed into DSP add_ln703_2515_fu_36488324_p2.
DSP Report: operator mul_ln1118_1841_fu_5582_p2 is absorbed into DSP add_ln703_2515_fu_36488324_p2.
DSP Report: Generating DSP mul_ln1118_2395_fu_5301_p2, operation Mode is: A''*(B:0x5e).
DSP Report: register data_121_V_read_1_reg_36503311_reg is absorbed into DSP mul_ln1118_2395_fu_5301_p2.
DSP Report: register data_121_V_read_1_reg_36503311_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2395_fu_5301_p2.
DSP Report: operator mul_ln1118_2395_fu_5301_p2 is absorbed into DSP mul_ln1118_2395_fu_5301_p2.
DSP Report: Generating DSP add_ln703_2514_fu_36488314_p2, operation Mode is: PCIN+A''*(B:0x4f).
DSP Report: register data_103_V_read_1_reg_36503608_reg is absorbed into DSP add_ln703_2514_fu_36488314_p2.
DSP Report: register zext_ln1118_1745_reg_36507382_reg is absorbed into DSP add_ln703_2514_fu_36488314_p2.
DSP Report: operator add_ln703_2514_fu_36488314_p2 is absorbed into DSP add_ln703_2514_fu_36488314_p2.
DSP Report: operator mul_ln1118_2033_fu_4334_p2 is absorbed into DSP add_ln703_2514_fu_36488314_p2.
DSP Report: Generating DSP add_ln703_2514_fu_36488314_p2, operation Mode is: PCIN+A''*(B:0x47).
DSP Report: register data_116_V_read_1_reg_36503388_reg is absorbed into DSP add_ln703_2514_fu_36488314_p2.
DSP Report: register data_116_V_read_1_reg_36503388_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2514_fu_36488314_p2.
DSP Report: operator add_ln703_2514_fu_36488314_p2 is absorbed into DSP add_ln703_2514_fu_36488314_p2.
DSP Report: operator mul_ln1118_2290_fu_4021_p2 is absorbed into DSP add_ln703_2514_fu_36488314_p2.
DSP Report: Generating DSP mul_ln1118_1995_fu_2611_p2, operation Mode is: A''*(B:0x3ffab).
DSP Report: register mul_ln1118_1995_fu_2611_p2 is absorbed into DSP mul_ln1118_1995_fu_2611_p2.
DSP Report: register mul_ln1118_1995_fu_2611_p2 is absorbed into DSP mul_ln1118_1995_fu_2611_p2.
DSP Report: operator mul_ln1118_1995_fu_2611_p2 is absorbed into DSP mul_ln1118_1995_fu_2611_p2.
DSP Report: Generating DSP mul_ln1118_2129_fu_4593_p2, operation Mode is: A''*(B:0x3ff91).
DSP Report: register mul_ln1118_2129_fu_4593_p2 is absorbed into DSP mul_ln1118_2129_fu_4593_p2.
DSP Report: register mul_ln1118_2129_fu_4593_p2 is absorbed into DSP mul_ln1118_2129_fu_4593_p2.
DSP Report: operator mul_ln1118_2129_fu_4593_p2 is absorbed into DSP mul_ln1118_2129_fu_4593_p2.
DSP Report: Generating DSP mul_ln1118_2151_fu_3854_p2, operation Mode is: A''*(B:0x3ff94).
DSP Report: register mul_ln1118_2151_fu_3854_p2 is absorbed into DSP mul_ln1118_2151_fu_3854_p2.
DSP Report: register mul_ln1118_2151_fu_3854_p2 is absorbed into DSP mul_ln1118_2151_fu_3854_p2.
DSP Report: operator mul_ln1118_2151_fu_3854_p2 is absorbed into DSP mul_ln1118_2151_fu_3854_p2.
DSP Report: Generating DSP mul_ln1118_2351_fu_5875_p2, operation Mode is: A''*(B:0x3ffb2).
DSP Report: register mul_ln1118_2351_fu_5875_p2 is absorbed into DSP mul_ln1118_2351_fu_5875_p2.
DSP Report: register mul_ln1118_2351_fu_5875_p2 is absorbed into DSP mul_ln1118_2351_fu_5875_p2.
DSP Report: operator mul_ln1118_2351_fu_5875_p2 is absorbed into DSP mul_ln1118_2351_fu_5875_p2.
DSP Report: Generating DSP mul_ln1118_1592_fu_2908_p2, operation Mode is: A''*(B:0x46).
DSP Report: register data_80_V_read_1_reg_36503985_reg is absorbed into DSP mul_ln1118_1592_fu_2908_p2.
DSP Report: register zext_ln1118_1334_reg_36507057_reg is absorbed into DSP mul_ln1118_1592_fu_2908_p2.
DSP Report: operator mul_ln1118_1592_fu_2908_p2 is absorbed into DSP mul_ln1118_1592_fu_2908_p2.
DSP Report: Generating DSP add_ln703_2511_fu_36488292_p2, operation Mode is: PCIN+A''*(B:0x61).
DSP Report: register data_83_V_read_1_reg_36503935_reg is absorbed into DSP add_ln703_2511_fu_36488292_p2.
DSP Report: register data_83_V_read_1_reg_36503935_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2511_fu_36488292_p2.
DSP Report: operator add_ln703_2511_fu_36488292_p2 is absorbed into DSP add_ln703_2511_fu_36488292_p2.
DSP Report: operator mul_ln1118_1644_fu_5300_p2 is absorbed into DSP add_ln703_2511_fu_36488292_p2.
DSP Report: Generating DSP mul_ln1118_2537_fu_4392_p2, operation Mode is: A''*(B:0x3ffbb).
DSP Report: register mul_ln1118_2537_fu_4392_p2 is absorbed into DSP mul_ln1118_2537_fu_4392_p2.
DSP Report: register mul_ln1118_2537_fu_4392_p2 is absorbed into DSP mul_ln1118_2537_fu_4392_p2.
DSP Report: operator mul_ln1118_2537_fu_4392_p2 is absorbed into DSP mul_ln1118_2537_fu_4392_p2.
DSP Report: Generating DSP mul_ln1118_1897_fu_4547_p2, operation Mode is: A''*(B:0x3ff99).
DSP Report: register mul_ln1118_1897_fu_4547_p2 is absorbed into DSP mul_ln1118_1897_fu_4547_p2.
DSP Report: register mul_ln1118_1897_fu_4547_p2 is absorbed into DSP mul_ln1118_1897_fu_4547_p2.
DSP Report: operator mul_ln1118_1897_fu_4547_p2 is absorbed into DSP mul_ln1118_1897_fu_4547_p2.
DSP Report: Generating DSP mul_ln1118_1723_fu_3430_p2, operation Mode is: A''*(B:0x3ff9e).
DSP Report: register mul_ln1118_1723_fu_3430_p2 is absorbed into DSP mul_ln1118_1723_fu_3430_p2.
DSP Report: register mul_ln1118_1723_fu_3430_p2 is absorbed into DSP mul_ln1118_1723_fu_3430_p2.
DSP Report: operator mul_ln1118_1723_fu_3430_p2 is absorbed into DSP mul_ln1118_1723_fu_3430_p2.
DSP Report: Generating DSP mul_ln1118_1777_fu_2948_p2, operation Mode is: A''*(B:0x3ffb7).
DSP Report: register mul_ln1118_1777_fu_2948_p2 is absorbed into DSP mul_ln1118_1777_fu_2948_p2.
DSP Report: register mul_ln1118_1777_fu_2948_p2 is absorbed into DSP mul_ln1118_1777_fu_2948_p2.
DSP Report: operator mul_ln1118_1777_fu_2948_p2 is absorbed into DSP mul_ln1118_1777_fu_2948_p2.
DSP Report: Generating DSP mul_ln1118_1851_fu_3978_p2, operation Mode is: A''*(B:0xf2).
DSP Report: register data_94_V_read_1_reg_36503759_reg is absorbed into DSP mul_ln1118_1851_fu_3978_p2.
DSP Report: register data_94_V_read_1_reg_36503759_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1851_fu_3978_p2.
DSP Report: operator mul_ln1118_1851_fu_3978_p2 is absorbed into DSP mul_ln1118_1851_fu_3978_p2.
DSP Report: Generating DSP add_ln703_2325_fu_36487017_p2, operation Mode is: PCIN+A''*(B:0x86).
DSP Report: register data_91_V_read_1_reg_36503806_reg is absorbed into DSP add_ln703_2325_fu_36487017_p2.
DSP Report: register zext_ln1118_1529_reg_36507192_reg is absorbed into DSP add_ln703_2325_fu_36487017_p2.
DSP Report: operator add_ln703_2325_fu_36487017_p2 is absorbed into DSP add_ln703_2325_fu_36487017_p2.
DSP Report: operator mul_ln1118_1789_fu_4089_p2 is absorbed into DSP add_ln703_2325_fu_36487017_p2.
DSP Report: Generating DSP add_ln703_2325_fu_36487017_p2, operation Mode is: PCIN+A''*(B:0xf9).
DSP Report: register data_82_V_read_1_reg_36503950_reg is absorbed into DSP add_ln703_2325_fu_36487017_p2.
DSP Report: register data_82_V_read_1_reg_36503950_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2325_fu_36487017_p2.
DSP Report: operator add_ln703_2325_fu_36487017_p2 is absorbed into DSP add_ln703_2325_fu_36487017_p2.
DSP Report: operator mul_ln1118_1621_fu_5073_p2 is absorbed into DSP add_ln703_2325_fu_36487017_p2.
DSP Report: Generating DSP add_ln703_2325_fu_36487017_p2, operation Mode is: PCIN+A''*(B:0xbf).
DSP Report: register data_102_V_read_1_reg_36503626_reg is absorbed into DSP add_ln703_2325_fu_36487017_p2.
DSP Report: register data_102_V_read_1_reg_36503626_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2325_fu_36487017_p2.
DSP Report: operator add_ln703_2325_fu_36487017_p2 is absorbed into DSP add_ln703_2325_fu_36487017_p2.
DSP Report: operator mul_ln1118_2004_fu_3233_p2 is absorbed into DSP add_ln703_2325_fu_36487017_p2.
DSP Report: Generating DSP add_ln703_2325_reg_36509660_reg, operation Mode is: PCIN+A''*(B:0x8c).
DSP Report: register data_101_V_read_1_reg_36503642_reg is absorbed into DSP add_ln703_2325_reg_36509660_reg.
DSP Report: register zext_ln1118_1709_reg_36507353_reg is absorbed into DSP add_ln703_2325_reg_36509660_reg.
DSP Report: register add_ln703_2325_reg_36509660_reg is absorbed into DSP add_ln703_2325_reg_36509660_reg.
DSP Report: operator add_ln703_2325_fu_36487017_p2 is absorbed into DSP add_ln703_2325_reg_36509660_reg.
DSP Report: operator mul_ln1118_1985_fu_6619_p2 is absorbed into DSP add_ln703_2325_reg_36509660_reg.
DSP Report: Generating DSP mul_ln1118_1734_fu_5856_p2, operation Mode is: A''*(B:0x3ff03).
DSP Report: register mul_ln1118_1734_fu_5856_p2 is absorbed into DSP mul_ln1118_1734_fu_5856_p2.
DSP Report: register mul_ln1118_1734_fu_5856_p2 is absorbed into DSP mul_ln1118_1734_fu_5856_p2.
DSP Report: operator mul_ln1118_1734_fu_5856_p2 is absorbed into DSP mul_ln1118_1734_fu_5856_p2.
DSP Report: Generating DSP mul_ln1118_1749_fu_4253_p2, operation Mode is: A''*(B:0x3ff1c).
DSP Report: register mul_ln1118_1749_fu_4253_p2 is absorbed into DSP mul_ln1118_1749_fu_4253_p2.
DSP Report: register mul_ln1118_1749_fu_4253_p2 is absorbed into DSP mul_ln1118_1749_fu_4253_p2.
DSP Report: operator mul_ln1118_1749_fu_4253_p2 is absorbed into DSP mul_ln1118_1749_fu_4253_p2.
DSP Report: Generating DSP mul_ln1118_1165_fu_5595_p2, operation Mode is: A''*(B:0xc3).
DSP Report: register data_58_V_read_1_reg_36504337_reg is absorbed into DSP mul_ln1118_1165_fu_5595_p2.
DSP Report: register zext_ln1118_947_reg_36506553_reg is absorbed into DSP mul_ln1118_1165_fu_5595_p2.
DSP Report: operator mul_ln1118_1165_fu_5595_p2 is absorbed into DSP mul_ln1118_1165_fu_5595_p2.
DSP Report: Generating DSP add_ln703_2316_fu_36486949_p2, operation Mode is: C+A''*(B:0x3ff67).
DSP Report: register add_ln703_2316_fu_36486949_p2 is absorbed into DSP add_ln703_2316_fu_36486949_p2.
DSP Report: register add_ln703_2316_fu_36486949_p2 is absorbed into DSP add_ln703_2316_fu_36486949_p2.
DSP Report: operator add_ln703_2316_fu_36486949_p2 is absorbed into DSP add_ln703_2316_fu_36486949_p2.
DSP Report: operator mul_ln1118_1963_fu_3099_p2 is absorbed into DSP add_ln703_2316_fu_36486949_p2.
DSP Report: Generating DSP mul_ln1118_1491_fu_5744_p2, operation Mode is: A''*(B:0xa3).
DSP Report: register data_75_V_read_1_reg_36504059_reg is absorbed into DSP mul_ln1118_1491_fu_5744_p2.
DSP Report: register zext_ln1118_1250_reg_36506976_reg is absorbed into DSP mul_ln1118_1491_fu_5744_p2.
DSP Report: operator mul_ln1118_1491_fu_5744_p2 is absorbed into DSP mul_ln1118_1491_fu_5744_p2.
DSP Report: Generating DSP add_ln703_2321_fu_36486985_p2, operation Mode is: PCIN+A''*(B:0xb3).
DSP Report: register data_70_V_read_1_reg_36504141_reg is absorbed into DSP add_ln703_2321_fu_36486985_p2.
DSP Report: register data_70_V_read_1_reg_36504141_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2321_fu_36486985_p2.
DSP Report: operator add_ln703_2321_fu_36486985_p2 is absorbed into DSP add_ln703_2321_fu_36486985_p2.
DSP Report: operator mul_ln1118_1396_fu_3232_p2 is absorbed into DSP add_ln703_2321_fu_36486985_p2.
DSP Report: Generating DSP add_ln703_2321_fu_36486985_p2, operation Mode is: PCIN+A''*(B:0xe8).
DSP Report: register data_69_V_read_1_reg_36504158_reg is absorbed into DSP add_ln703_2321_fu_36486985_p2.
DSP Report: register zext_ln1118_1141_reg_36506844_reg is absorbed into DSP add_ln703_2321_fu_36486985_p2.
DSP Report: operator add_ln703_2321_fu_36486985_p2 is absorbed into DSP add_ln703_2321_fu_36486985_p2.
DSP Report: operator mul_ln1118_1378_fu_5457_p2 is absorbed into DSP add_ln703_2321_fu_36486985_p2.
DSP Report: Generating DSP add_ln703_2321_reg_36509655_reg, operation Mode is: PCIN+A''*(B:0x8d).
DSP Report: register data_71_V_read_1_reg_36504126_reg is absorbed into DSP add_ln703_2321_reg_36509655_reg.
DSP Report: register data_71_V_read_1_reg_36504126_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2321_reg_36509655_reg.
DSP Report: register add_ln703_2321_reg_36509655_reg is absorbed into DSP add_ln703_2321_reg_36509655_reg.
DSP Report: operator add_ln703_2321_fu_36486985_p2 is absorbed into DSP add_ln703_2321_reg_36509655_reg.
DSP Report: operator mul_ln1118_1413_fu_4664_p2 is absorbed into DSP add_ln703_2321_reg_36509655_reg.
DSP Report: Generating DSP mul_ln1118_1409_fu_5412_p2, operation Mode is: A''*(B:0x5a).
DSP Report: register data_70_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1409_fu_5412_p2.
DSP Report: register data_70_V_read_1_reg_36504141_reg is absorbed into DSP mul_ln1118_1409_fu_5412_p2.
DSP Report: operator mul_ln1118_1409_fu_5412_p2 is absorbed into DSP mul_ln1118_1409_fu_5412_p2.
DSP Report: Generating DSP add_ln703_2046_fu_36460946_p2, operation Mode is: C+A''*(B:0x3ffb3).
DSP Report: register add_ln703_2046_fu_36460946_p2 is absorbed into DSP add_ln703_2046_fu_36460946_p2.
DSP Report: register add_ln703_2046_fu_36460946_p2 is absorbed into DSP add_ln703_2046_fu_36460946_p2.
DSP Report: operator add_ln703_2046_fu_36460946_p2 is absorbed into DSP add_ln703_2046_fu_36460946_p2.
DSP Report: operator mul_ln1118_2018_fu_6092_p2 is absorbed into DSP add_ln703_2046_fu_36460946_p2.
DSP Report: Generating DSP mul_ln1118_1762_fu_3910_p2, operation Mode is: A''*(B:0x3ff8f).
DSP Report: register mul_ln1118_1762_fu_3910_p2 is absorbed into DSP mul_ln1118_1762_fu_3910_p2.
DSP Report: register mul_ln1118_1762_fu_3910_p2 is absorbed into DSP mul_ln1118_1762_fu_3910_p2.
DSP Report: operator mul_ln1118_1762_fu_3910_p2 is absorbed into DSP mul_ln1118_1762_fu_3910_p2.
DSP Report: Generating DSP mul_ln1118_1543_fu_6126_p2, operation Mode is: A''*(B:0x3ffb4).
DSP Report: register mul_ln1118_1543_fu_6126_p2 is absorbed into DSP mul_ln1118_1543_fu_6126_p2.
DSP Report: register mul_ln1118_1543_fu_6126_p2 is absorbed into DSP mul_ln1118_1543_fu_6126_p2.
DSP Report: operator mul_ln1118_1543_fu_6126_p2 is absorbed into DSP mul_ln1118_1543_fu_6126_p2.
DSP Report: Generating DSP add_ln703_1669_fu_36482965_p2, operation Mode is: C+A''*(B:0xa3).
DSP Report: register data_88_V_read_1_reg_36503855_reg is absorbed into DSP add_ln703_1669_fu_36482965_p2.
DSP Report: register data_88_V_read_1_reg_36503855_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1669_fu_36482965_p2.
DSP Report: operator add_ln703_1669_fu_36482965_p2 is absorbed into DSP add_ln703_1669_fu_36482965_p2.
DSP Report: operator mul_ln1118_1741_fu_3630_p2 is absorbed into DSP add_ln703_1669_fu_36482965_p2.
DSP Report: Generating DSP add_ln703_1668_fu_36482955_p2, operation Mode is: C+A''*(B:0x99).
DSP Report: register data_86_V_read_1_reg_36503887_reg is absorbed into DSP add_ln703_1668_fu_36482955_p2.
DSP Report: register add_ln703_1873_fu_36484051_p2 is absorbed into DSP add_ln703_1668_fu_36482955_p2.
DSP Report: operator add_ln703_1668_fu_36482955_p2 is absorbed into DSP add_ln703_1668_fu_36482955_p2.
DSP Report: operator mul_ln1118_1699_fu_3119_p2 is absorbed into DSP add_ln703_1668_fu_36482955_p2.
DSP Report: Generating DSP mul_ln1118_1593_fu_5590_p2, operation Mode is: A''*(B:0x3ff6a).
DSP Report: register mul_ln1118_1593_fu_5590_p2 is absorbed into DSP mul_ln1118_1593_fu_5590_p2.
DSP Report: register mul_ln1118_1593_fu_5590_p2 is absorbed into DSP mul_ln1118_1593_fu_5590_p2.
DSP Report: operator mul_ln1118_1593_fu_5590_p2 is absorbed into DSP mul_ln1118_1593_fu_5590_p2.
DSP Report: Generating DSP mul_ln1118_1405_fu_4954_p2, operation Mode is: A''*(B:0xae).
DSP Report: register data_70_V_read_1_reg_36504141_reg is absorbed into DSP mul_ln1118_1405_fu_4954_p2.
DSP Report: register data_70_V_read_1_reg_36504141_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1405_fu_4954_p2.
DSP Report: operator mul_ln1118_1405_fu_4954_p2 is absorbed into DSP mul_ln1118_1405_fu_4954_p2.
DSP Report: Generating DSP add_ln703_1667_fu_36482945_p2, operation Mode is: PCIN+A''*(B:0xbc).
DSP Report: register data_81_V_read_1_reg_36503967_reg is absorbed into DSP add_ln703_1667_fu_36482945_p2.
DSP Report: register data_81_V_read_1_reg_36503967_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1667_fu_36482945_p2.
DSP Report: operator add_ln703_1667_fu_36482945_p2 is absorbed into DSP add_ln703_1667_fu_36482945_p2.
DSP Report: operator mul_ln1118_1610_fu_3447_p2 is absorbed into DSP add_ln703_1667_fu_36482945_p2.
DSP Report: Generating DSP mul_ln1118_1663_fu_3701_p2, operation Mode is: A''*(B:0x3ff43).
DSP Report: register mul_ln1118_1663_fu_3701_p2 is absorbed into DSP mul_ln1118_1663_fu_3701_p2.
DSP Report: register mul_ln1118_1663_fu_3701_p2 is absorbed into DSP mul_ln1118_1663_fu_3701_p2.
DSP Report: operator mul_ln1118_1663_fu_3701_p2 is absorbed into DSP mul_ln1118_1663_fu_3701_p2.
DSP Report: Generating DSP mul_ln1118_1850_fu_3469_p2, operation Mode is: A''*(B:0x3ff4a).
DSP Report: register mul_ln1118_1850_fu_3469_p2 is absorbed into DSP mul_ln1118_1850_fu_3469_p2.
DSP Report: register mul_ln1118_1850_fu_3469_p2 is absorbed into DSP mul_ln1118_1850_fu_3469_p2.
DSP Report: operator mul_ln1118_1850_fu_3469_p2 is absorbed into DSP mul_ln1118_1850_fu_3469_p2.
DSP Report: Generating DSP mul_ln1118_1270_fu_4939_p2, operation Mode is: A''*(B:0x86).
DSP Report: register data_63_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1270_fu_4939_p2.
DSP Report: register data_63_V_read_1_reg_36504259_reg is absorbed into DSP mul_ln1118_1270_fu_4939_p2.
DSP Report: operator mul_ln1118_1270_fu_4939_p2 is absorbed into DSP mul_ln1118_1270_fu_4939_p2.
DSP Report: Generating DSP add_ln703_2159_reg_36508904_reg, operation Mode is: PCIN+A''*(B:0xb1).
DSP Report: register data_56_V_read_int_reg_reg is absorbed into DSP add_ln703_2159_reg_36508904_reg.
DSP Report: register data_56_V_read_1_reg_36504373_reg is absorbed into DSP add_ln703_2159_reg_36508904_reg.
DSP Report: register add_ln703_2159_reg_36508904_reg is absorbed into DSP add_ln703_2159_reg_36508904_reg.
DSP Report: operator add_ln703_2159_fu_36461160_p2 is absorbed into DSP add_ln703_2159_reg_36508904_reg.
DSP Report: operator mul_ln1118_1125_fu_3640_p2 is absorbed into DSP add_ln703_2159_reg_36508904_reg.
DSP Report: Generating DSP mul_ln1118_1928_fu_3519_p2, operation Mode is: A''*(B:0x3ff50).
DSP Report: register mul_ln1118_1928_fu_3519_p2 is absorbed into DSP mul_ln1118_1928_fu_3519_p2.
DSP Report: register mul_ln1118_1928_fu_3519_p2 is absorbed into DSP mul_ln1118_1928_fu_3519_p2.
DSP Report: operator mul_ln1118_1928_fu_3519_p2 is absorbed into DSP mul_ln1118_1928_fu_3519_p2.
DSP Report: Generating DSP mul_ln1118_1102_fu_3017_p2, operation Mode is: A''*(B:0x3ff85).
DSP Report: register mul_ln1118_1102_fu_3017_p2 is absorbed into DSP mul_ln1118_1102_fu_3017_p2.
DSP Report: register mul_ln1118_1102_fu_3017_p2 is absorbed into DSP mul_ln1118_1102_fu_3017_p2.
DSP Report: operator mul_ln1118_1102_fu_3017_p2 is absorbed into DSP mul_ln1118_1102_fu_3017_p2.
DSP Report: Generating DSP mul_ln1118_1185_fu_4652_p2, operation Mode is: A''*(B:0x3ffac).
DSP Report: register mul_ln1118_1185_fu_4652_p2 is absorbed into DSP mul_ln1118_1185_fu_4652_p2.
DSP Report: register mul_ln1118_1185_fu_4652_p2 is absorbed into DSP mul_ln1118_1185_fu_4652_p2.
DSP Report: operator mul_ln1118_1185_fu_4652_p2 is absorbed into DSP mul_ln1118_1185_fu_4652_p2.
DSP Report: Generating DSP mul_ln1118_2142_fu_3528_p2, operation Mode is: A''*(B:0x9f).
DSP Report: register data_109_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2142_fu_3528_p2.
DSP Report: register data_109_V_read_1_reg_36503507_reg is absorbed into DSP mul_ln1118_2142_fu_3528_p2.
DSP Report: operator mul_ln1118_2142_fu_3528_p2 is absorbed into DSP mul_ln1118_2142_fu_3528_p2.
DSP Report: Generating DSP add_ln703_2165_fu_36461172_p2, operation Mode is: PCIN+A''*(B:0xfa).
DSP Report: register data_108_V_read_int_reg_reg is absorbed into DSP add_ln703_2165_fu_36461172_p2.
DSP Report: register data_108_V_read_1_reg_36503523_reg is absorbed into DSP add_ln703_2165_fu_36461172_p2.
DSP Report: operator add_ln703_2165_fu_36461172_p2 is absorbed into DSP add_ln703_2165_fu_36461172_p2.
DSP Report: operator mul_ln1118_2119_fu_5016_p2 is absorbed into DSP add_ln703_2165_fu_36461172_p2.
DSP Report: Generating DSP mul_ln1118_2272_fu_6040_p2, operation Mode is: A''*(B:0x3ff33).
DSP Report: register mul_ln1118_2272_fu_6040_p2 is absorbed into DSP mul_ln1118_2272_fu_6040_p2.
DSP Report: register mul_ln1118_2272_fu_6040_p2 is absorbed into DSP mul_ln1118_2272_fu_6040_p2.
DSP Report: operator mul_ln1118_2272_fu_6040_p2 is absorbed into DSP mul_ln1118_2272_fu_6040_p2.
DSP Report: Generating DSP mul_ln1118_2293_fu_3287_p2, operation Mode is: A''*(B:0x3ff4d).
DSP Report: register mul_ln1118_2293_fu_3287_p2 is absorbed into DSP mul_ln1118_2293_fu_3287_p2.
DSP Report: register mul_ln1118_2293_fu_3287_p2 is absorbed into DSP mul_ln1118_2293_fu_3287_p2.
DSP Report: operator mul_ln1118_2293_fu_3287_p2 is absorbed into DSP mul_ln1118_2293_fu_3287_p2.
DSP Report: Generating DSP mul_ln1118_2074_fu_5270_p2, operation Mode is: A''*(B:0x3ff77).
DSP Report: register mul_ln1118_2074_fu_5270_p2 is absorbed into DSP mul_ln1118_2074_fu_5270_p2.
DSP Report: register mul_ln1118_2074_fu_5270_p2 is absorbed into DSP mul_ln1118_2074_fu_5270_p2.
DSP Report: operator mul_ln1118_2074_fu_5270_p2 is absorbed into DSP mul_ln1118_2074_fu_5270_p2.
DSP Report: Generating DSP mul_ln1118_2230_fu_5556_p2, operation Mode is: A''*(B:0x3ff67).
DSP Report: register mul_ln1118_2230_fu_5556_p2 is absorbed into DSP mul_ln1118_2230_fu_5556_p2.
DSP Report: register mul_ln1118_2230_fu_5556_p2 is absorbed into DSP mul_ln1118_2230_fu_5556_p2.
DSP Report: operator mul_ln1118_2230_fu_5556_p2 is absorbed into DSP mul_ln1118_2230_fu_5556_p2.
DSP Report: Generating DSP mul_ln1118_2254_fu_5429_p2, operation Mode is: A''*(B:0x3ff64).
DSP Report: register mul_ln1118_2254_fu_5429_p2 is absorbed into DSP mul_ln1118_2254_fu_5429_p2.
DSP Report: register mul_ln1118_2254_fu_5429_p2 is absorbed into DSP mul_ln1118_2254_fu_5429_p2.
DSP Report: operator mul_ln1118_2254_fu_5429_p2 is absorbed into DSP mul_ln1118_2254_fu_5429_p2.
DSP Report: Generating DSP mul_ln1118_1996_fu_3735_p2, operation Mode is: A''*(B:0x3ff64).
DSP Report: register mul_ln1118_1996_fu_3735_p2 is absorbed into DSP mul_ln1118_1996_fu_3735_p2.
DSP Report: register mul_ln1118_1996_fu_3735_p2 is absorbed into DSP mul_ln1118_1996_fu_3735_p2.
DSP Report: operator mul_ln1118_1996_fu_3735_p2 is absorbed into DSP mul_ln1118_1996_fu_3735_p2.
DSP Report: Generating DSP mul_ln1118_1953_fu_4286_p2, operation Mode is: A''*(B:0x3ff67).
DSP Report: register mul_ln1118_1953_fu_4286_p2 is absorbed into DSP mul_ln1118_1953_fu_4286_p2.
DSP Report: register mul_ln1118_1953_fu_4286_p2 is absorbed into DSP mul_ln1118_1953_fu_4286_p2.
DSP Report: operator mul_ln1118_1953_fu_4286_p2 is absorbed into DSP mul_ln1118_1953_fu_4286_p2.
DSP Report: Generating DSP mul_ln1118_1977_fu_6611_p2, operation Mode is: A''*(B:0x3ff19).
DSP Report: register mul_ln1118_1977_fu_6611_p2 is absorbed into DSP mul_ln1118_1977_fu_6611_p2.
DSP Report: register mul_ln1118_1977_fu_6611_p2 is absorbed into DSP mul_ln1118_1977_fu_6611_p2.
DSP Report: operator mul_ln1118_1977_fu_6611_p2 is absorbed into DSP mul_ln1118_1977_fu_6611_p2.
DSP Report: Generating DSP add_ln703_2287_fu_36486756_p2, operation Mode is: C+ACIN''*(B:0x107).
DSP Report: register data_107_V_read_1_reg_36503539_reg is absorbed into DSP add_ln703_2287_fu_36486756_p2.
DSP Report: register data_107_V_read_1_reg_36503539_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2287_fu_36486756_p2.
DSP Report: operator add_ln703_2287_fu_36486756_p2 is absorbed into DSP add_ln703_2287_fu_36486756_p2.
DSP Report: operator mul_ln1118_2110_fu_3377_p2 is absorbed into DSP add_ln703_2287_fu_36486756_p2.
DSP Report: Generating DSP add_ln703_2290_fu_36486772_p2, operation Mode is: C+A''*(B:0xd0).
DSP Report: register data_112_V_read_1_reg_36503460_reg is absorbed into DSP add_ln703_2290_fu_36486772_p2.
DSP Report: register data_112_V_read_1_reg_36503460_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2290_fu_36486772_p2.
DSP Report: operator add_ln703_2290_fu_36486772_p2 is absorbed into DSP add_ln703_2290_fu_36486772_p2.
DSP Report: operator mul_ln1118_2209_fu_5183_p2 is absorbed into DSP add_ln703_2290_fu_36486772_p2.
DSP Report: Generating DSP mul_ln1118_2170_fu_2799_p2, operation Mode is: A''*(B:0xaf).
DSP Report: register data_110_V_read_1_reg_36503491_reg is absorbed into DSP mul_ln1118_2170_fu_2799_p2.
DSP Report: register data_110_V_read_1_reg_36503491_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2170_fu_2799_p2.
DSP Report: operator mul_ln1118_2170_fu_2799_p2 is absorbed into DSP mul_ln1118_2170_fu_2799_p2.
DSP Report: Generating DSP mul_ln1118_2072_fu_5267_p2, operation Mode is: A''*(B:0x3ffb9).
DSP Report: register mul_ln1118_2072_fu_5267_p2 is absorbed into DSP mul_ln1118_2072_fu_5267_p2.
DSP Report: register mul_ln1118_2072_fu_5267_p2 is absorbed into DSP mul_ln1118_2072_fu_5267_p2.
DSP Report: operator mul_ln1118_2072_fu_5267_p2 is absorbed into DSP mul_ln1118_2072_fu_5267_p2.
DSP Report: Generating DSP add_ln703_2294_fu_36486804_p2, operation Mode is: C+A''*(B:0x15).
DSP Report: register data_114_V_read_1_reg_36503426_reg is absorbed into DSP add_ln703_2294_fu_36486804_p2.
DSP Report: register data_114_V_read_1_reg_36503426_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2294_fu_36486804_p2.
DSP Report: operator add_ln703_2294_fu_36486804_p2 is absorbed into DSP add_ln703_2294_fu_36486804_p2.
DSP Report: operator mul_ln1118_2252_fu_6017_p2 is absorbed into DSP add_ln703_2294_fu_36486804_p2.
DSP Report: Generating DSP add_ln703_2294_fu_36486804_p2, operation Mode is: PCIN+A''*(B:0x1d).
DSP Report: register data_113_V_read_1_reg_36503443_reg is absorbed into DSP add_ln703_2294_fu_36486804_p2.
DSP Report: register data_113_V_read_1_reg_36503443_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2294_fu_36486804_p2.
DSP Report: operator add_ln703_2294_fu_36486804_p2 is absorbed into DSP add_ln703_2294_fu_36486804_p2.
DSP Report: operator mul_ln1118_2228_fu_3439_p2 is absorbed into DSP add_ln703_2294_fu_36486804_p2.
DSP Report: Generating DSP mul_ln1118_1896_fu_3365_p2, operation Mode is: A''*(B:0xae).
DSP Report: register data_96_V_read_1_reg_36503728_reg is absorbed into DSP mul_ln1118_1896_fu_3365_p2.
DSP Report: register data_96_V_read_1_reg_36503728_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1896_fu_3365_p2.
DSP Report: operator mul_ln1118_1896_fu_3365_p2 is absorbed into DSP mul_ln1118_1896_fu_3365_p2.
DSP Report: Generating DSP add_ln703_1986_fu_36484859_p2, operation Mode is: PCIN+A''*(B:0x94).
DSP Report: register data_94_V_read_1_reg_36503759_reg is absorbed into DSP add_ln703_1986_fu_36484859_p2.
DSP Report: register data_94_V_read_1_reg_36503759_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1986_fu_36484859_p2.
DSP Report: operator add_ln703_1986_fu_36484859_p2 is absorbed into DSP add_ln703_1986_fu_36484859_p2.
DSP Report: operator mul_ln1118_1859_fu_4572_p2 is absorbed into DSP add_ln703_1986_fu_36484859_p2.
DSP Report: Generating DSP add_ln703_1986_fu_36484859_p2, operation Mode is: PCIN+A''*(B:0xb7).
DSP Report: register data_95_V_read_1_reg_36503742_reg is absorbed into DSP add_ln703_1986_fu_36484859_p2.
DSP Report: register add_ln703_1986_fu_36484859_p2 is absorbed into DSP add_ln703_1986_fu_36484859_p2.
DSP Report: operator add_ln703_1986_fu_36484859_p2 is absorbed into DSP add_ln703_1986_fu_36484859_p2.
DSP Report: operator mul_ln1118_1876_fu_3899_p2 is absorbed into DSP add_ln703_1986_fu_36484859_p2.
DSP Report: Generating DSP mul_ln1118_1776_fu_4685_p2, operation Mode is: A''*(B:0x3ff4b).
DSP Report: register mul_ln1118_1776_fu_4685_p2 is absorbed into DSP mul_ln1118_1776_fu_4685_p2.
DSP Report: register mul_ln1118_1776_fu_4685_p2 is absorbed into DSP mul_ln1118_1776_fu_4685_p2.
DSP Report: operator mul_ln1118_1776_fu_4685_p2 is absorbed into DSP mul_ln1118_1776_fu_4685_p2.
DSP Report: Generating DSP mul_ln1118_1461_fu_3468_p2, operation Mode is: A''*(B:0x95).
DSP Report: register data_73_V_read_1_reg_36504094_reg is absorbed into DSP mul_ln1118_1461_fu_3468_p2.
DSP Report: register zext_ln1118_1209_reg_36506914_reg is absorbed into DSP mul_ln1118_1461_fu_3468_p2.
DSP Report: operator mul_ln1118_1461_fu_3468_p2 is absorbed into DSP mul_ln1118_1461_fu_3468_p2.
DSP Report: Generating DSP add_ln703_1983_fu_36484840_p2, operation Mode is: PCIN+A''*(B:0x8b).
DSP Report: register data_82_V_read_1_reg_36503950_reg is absorbed into DSP add_ln703_1983_fu_36484840_p2.
DSP Report: register data_82_V_read_1_reg_36503950_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1983_fu_36484840_p2.
DSP Report: operator add_ln703_1983_fu_36484840_p2 is absorbed into DSP add_ln703_1983_fu_36484840_p2.
DSP Report: operator mul_ln1118_1628_fu_6273_p2 is absorbed into DSP add_ln703_1983_fu_36484840_p2.
DSP Report: Generating DSP mul_ln1118_2013_fu_4743_p2, operation Mode is: A''*(B:0x3ff68).
DSP Report: register mul_ln1118_2013_fu_4743_p2 is absorbed into DSP mul_ln1118_2013_fu_4743_p2.
DSP Report: register mul_ln1118_2013_fu_4743_p2 is absorbed into DSP mul_ln1118_2013_fu_4743_p2.
DSP Report: operator mul_ln1118_2013_fu_4743_p2 is absorbed into DSP mul_ln1118_2013_fu_4743_p2.
DSP Report: Generating DSP add_ln703_1998_fu_36484924_p2, operation Mode is: C+A''*(B:0x35).
DSP Report: register data_99_V_read_1_reg_36503676_reg is absorbed into DSP add_ln703_1998_fu_36484924_p2.
DSP Report: register data_99_V_read_1_reg_36503676_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1998_fu_36484924_p2.
DSP Report: operator add_ln703_1998_fu_36484924_p2 is absorbed into DSP add_ln703_1998_fu_36484924_p2.
DSP Report: operator mul_ln1118_1951_fu_4434_p2 is absorbed into DSP add_ln703_1998_fu_36484924_p2.
DSP Report: Generating DSP mul_ln1118_1423_fu_3455_p2, operation Mode is: A''*(B:0x156).
DSP Report: register data_71_V_read_1_reg_36504126_reg is absorbed into DSP mul_ln1118_1423_fu_3455_p2.
DSP Report: register data_71_V_read_1_reg_36504126_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1423_fu_3455_p2.
DSP Report: operator mul_ln1118_1423_fu_3455_p2 is absorbed into DSP mul_ln1118_1423_fu_3455_p2.
DSP Report: Generating DSP mul_ln1118_1559_fu_4677_p2, operation Mode is: A''*(B:0x3ff7d).
DSP Report: register mul_ln1118_1559_fu_4677_p2 is absorbed into DSP mul_ln1118_1559_fu_4677_p2.
DSP Report: register mul_ln1118_1559_fu_4677_p2 is absorbed into DSP mul_ln1118_1559_fu_4677_p2.
DSP Report: operator mul_ln1118_1559_fu_4677_p2 is absorbed into DSP mul_ln1118_1559_fu_4677_p2.
DSP Report: Generating DSP mul_ln1118_1439_fu_6551_p2, operation Mode is: A''*(B:0x119).
DSP Report: register data_72_V_read_1_reg_36504111_reg is absorbed into DSP mul_ln1118_1439_fu_6551_p2.
DSP Report: register data_72_V_read_1_reg_36504111_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1439_fu_6551_p2.
DSP Report: operator mul_ln1118_1439_fu_6551_p2 is absorbed into DSP mul_ln1118_1439_fu_6551_p2.
DSP Report: Generating DSP mul_ln1118_1591_fu_6189_p2, operation Mode is: A''*(B:0x3ff6e).
DSP Report: register mul_ln1118_1591_fu_6189_p2 is absorbed into DSP mul_ln1118_1591_fu_6189_p2.
DSP Report: register mul_ln1118_1591_fu_6189_p2 is absorbed into DSP mul_ln1118_1591_fu_6189_p2.
DSP Report: operator mul_ln1118_1591_fu_6189_p2 is absorbed into DSP mul_ln1118_1591_fu_6189_p2.
DSP Report: Generating DSP mul_ln1118_1542_fu_3258_p2, operation Mode is: A''*(B:0x3ff50).
DSP Report: register mul_ln1118_1542_fu_3258_p2 is absorbed into DSP mul_ln1118_1542_fu_3258_p2.
DSP Report: register mul_ln1118_1542_fu_3258_p2 is absorbed into DSP mul_ln1118_1542_fu_3258_p2.
DSP Report: operator mul_ln1118_1542_fu_3258_p2 is absorbed into DSP mul_ln1118_1542_fu_3258_p2.
DSP Report: Generating DSP mul_ln1118_1342_fu_5088_p2, operation Mode is: A''*(B:0x3fff3).
DSP Report: register mul_ln1118_1342_fu_5088_p2 is absorbed into DSP mul_ln1118_1342_fu_5088_p2.
DSP Report: register mul_ln1118_1342_fu_5088_p2 is absorbed into DSP mul_ln1118_1342_fu_5088_p2.
DSP Report: operator mul_ln1118_1342_fu_5088_p2 is absorbed into DSP mul_ln1118_1342_fu_5088_p2.
DSP Report: Generating DSP add_ln703_2197_fu_36461256_p2, operation Mode is: C+A''*(B:0x19).
DSP Report: register data_88_V_read_int_reg_reg is absorbed into DSP add_ln703_2197_fu_36461256_p2.
DSP Report: register data_88_V_read_1_reg_36503855_reg is absorbed into DSP add_ln703_2197_fu_36461256_p2.
DSP Report: operator add_ln703_2197_fu_36461256_p2 is absorbed into DSP add_ln703_2197_fu_36461256_p2.
DSP Report: operator mul_ln1118_1733_fu_3908_p2 is absorbed into DSP add_ln703_2197_fu_36461256_p2.
DSP Report: Generating DSP add_ln703_2198_reg_36508934_reg, operation Mode is: PCIN+(D'+A'')*(B:0x13).
DSP Report: register data_82_V_read_1_reg_36503950_reg is absorbed into DSP add_ln703_2198_reg_36508934_reg.
DSP Report: register data_84_V_read_int_reg_reg is absorbed into DSP add_ln703_2198_reg_36508934_reg.
DSP Report: register data_84_V_read_1_reg_36503917_reg is absorbed into DSP add_ln703_2198_reg_36508934_reg.
DSP Report: register add_ln703_2198_reg_36508934_reg is absorbed into DSP add_ln703_2198_reg_36508934_reg.
DSP Report: operator add_ln703_2198_fu_36461266_p2 is absorbed into DSP add_ln703_2198_reg_36508934_reg.
DSP Report: operator mul_ln703_4_fu_4873_p2 is absorbed into DSP add_ln703_2198_reg_36508934_reg.
DSP Report: operator add_ln703_2196_fu_36461241_p2 is absorbed into DSP add_ln703_2198_reg_36508934_reg.
DSP Report: Generating DSP mul_ln1118_2046_fu_4456_p2, operation Mode is: ACIN''*(B:0x2b).
DSP Report: register data_104_V_read_1_reg_36503588_reg is absorbed into DSP mul_ln1118_2046_fu_4456_p2.
DSP Report: register data_104_V_read_1_reg_36503588_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2046_fu_4456_p2.
DSP Report: operator mul_ln1118_2046_fu_4456_p2 is absorbed into DSP mul_ln1118_2046_fu_4456_p2.
DSP Report: Generating DSP add_ln703_2411_fu_36487613_p2, operation Mode is: PCIN+A''*(B:0x32).
DSP Report: register data_72_V_read_1_reg_36504111_reg is absorbed into DSP add_ln703_2411_fu_36487613_p2.
DSP Report: register zext_ln1118_1190_reg_36506892_reg is absorbed into DSP add_ln703_2411_fu_36487613_p2.
DSP Report: operator add_ln703_2411_fu_36487613_p2 is absorbed into DSP add_ln703_2411_fu_36487613_p2.
DSP Report: operator mul_ln1118_1435_fu_5081_p2 is absorbed into DSP add_ln703_2411_fu_36487613_p2.
DSP Report: Generating DSP add_ln703_2411_fu_36487613_p2, operation Mode is: PCIN+A''*(B:0x3d).
DSP Report: register data_63_V_read_1_reg_36504259_reg is absorbed into DSP add_ln703_2411_fu_36487613_p2.
DSP Report: register mul_ln1118_1283_fu_4735_p2 is absorbed into DSP add_ln703_2411_fu_36487613_p2.
DSP Report: operator add_ln703_2411_fu_36487613_p2 is absorbed into DSP add_ln703_2411_fu_36487613_p2.
DSP Report: operator mul_ln1118_1276_fu_3311_p2 is absorbed into DSP add_ln703_2411_fu_36487613_p2.
DSP Report: Generating DSP add_ln703_2411_fu_36487613_p2, operation Mode is: PCIN+A''*(B:0x27).
DSP Report: register data_89_V_read_1_reg_36503837_reg is absorbed into DSP add_ln703_2411_fu_36487613_p2.
DSP Report: register data_89_V_read_1_reg_36503837_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2411_fu_36487613_p2.
DSP Report: operator add_ln703_2411_fu_36487613_p2 is absorbed into DSP add_ln703_2411_fu_36487613_p2.
DSP Report: operator mul_ln1118_1753_fu_3977_p2 is absorbed into DSP add_ln703_2411_fu_36487613_p2.
DSP Report: Generating DSP mul_ln1118_1519_fu_6308_p2, operation Mode is: A''*(B:0x3ffd2).
DSP Report: register mul_ln1118_1519_fu_6308_p2 is absorbed into DSP mul_ln1118_1519_fu_6308_p2.
DSP Report: register mul_ln1118_1519_fu_6308_p2 is absorbed into DSP mul_ln1118_1519_fu_6308_p2.
DSP Report: operator mul_ln1118_1519_fu_6308_p2 is absorbed into DSP mul_ln1118_1519_fu_6308_p2.
DSP Report: Generating DSP mul_ln1118_1586_fu_4413_p2, operation Mode is: A''*(B:0x3ffda).
DSP Report: register mul_ln1118_1586_fu_4413_p2 is absorbed into DSP mul_ln1118_1586_fu_4413_p2.
DSP Report: register mul_ln1118_1586_fu_4413_p2 is absorbed into DSP mul_ln1118_1586_fu_4413_p2.
DSP Report: operator mul_ln1118_1586_fu_4413_p2 is absorbed into DSP mul_ln1118_1586_fu_4413_p2.
DSP Report: Generating DSP add_ln703_2411_reg_36509725_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_2411_reg_36509725_reg is absorbed into DSP add_ln703_2411_reg_36509725_reg.
DSP Report: operator add_ln703_2411_fu_36487613_p2 is absorbed into DSP add_ln703_2411_reg_36509725_reg.
DSP Report: Generating DSP mul_ln1118_1503_fu_3853_p2, operation Mode is: A''*(B:0x3ffca).
DSP Report: register mul_ln1118_1503_fu_3853_p2 is absorbed into DSP mul_ln1118_1503_fu_3853_p2.
DSP Report: register mul_ln1118_1503_fu_3853_p2 is absorbed into DSP mul_ln1118_1503_fu_3853_p2.
DSP Report: operator mul_ln1118_1503_fu_3853_p2 is absorbed into DSP mul_ln1118_1503_fu_3853_p2.
DSP Report: Generating DSP mul_ln1118_1836_fu_4974_p2, operation Mode is: A''*(B:0x3ff87).
DSP Report: register mul_ln1118_1836_fu_4974_p2 is absorbed into DSP mul_ln1118_1836_fu_4974_p2.
DSP Report: register mul_ln1118_1836_fu_4974_p2 is absorbed into DSP mul_ln1118_1836_fu_4974_p2.
DSP Report: operator mul_ln1118_1836_fu_4974_p2 is absorbed into DSP mul_ln1118_1836_fu_4974_p2.
DSP Report: Generating DSP mul_ln1118_2067_fu_2900_p2, operation Mode is: A''*(B:0x3ffa1).
DSP Report: register mul_ln1118_2067_fu_2900_p2 is absorbed into DSP mul_ln1118_2067_fu_2900_p2.
DSP Report: register mul_ln1118_2067_fu_2900_p2 is absorbed into DSP mul_ln1118_2067_fu_2900_p2.
DSP Report: operator mul_ln1118_2067_fu_2900_p2 is absorbed into DSP mul_ln1118_2067_fu_2900_p2.
DSP Report: Generating DSP mul_ln1118_1754_fu_6555_p2, operation Mode is: A''*(B:0x3ffa7).
DSP Report: register mul_ln1118_1754_fu_6555_p2 is absorbed into DSP mul_ln1118_1754_fu_6555_p2.
DSP Report: register mul_ln1118_1754_fu_6555_p2 is absorbed into DSP mul_ln1118_1754_fu_6555_p2.
DSP Report: operator mul_ln1118_1754_fu_6555_p2 is absorbed into DSP mul_ln1118_1754_fu_6555_p2.
DSP Report: Generating DSP mul_ln1118_1891_fu_3916_p2, operation Mode is: A''*(B:0x143).
DSP Report: register data_96_V_read_1_reg_36503728_reg is absorbed into DSP mul_ln1118_1891_fu_3916_p2.
DSP Report: register data_96_V_read_1_reg_36503728_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1891_fu_3916_p2.
DSP Report: operator mul_ln1118_1891_fu_3916_p2 is absorbed into DSP mul_ln1118_1891_fu_3916_p2.
DSP Report: Generating DSP add_ln703_3085_fu_36491830_p2, operation Mode is: PCIN+A''*(B:0x1a9).
DSP Report: register data_72_V_read_1_reg_36504111_reg is absorbed into DSP add_ln703_3085_fu_36491830_p2.
DSP Report: register data_72_V_read_1_reg_36504111_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3085_fu_36491830_p2.
DSP Report: operator add_ln703_3085_fu_36491830_p2 is absorbed into DSP add_ln703_3085_fu_36491830_p2.
DSP Report: operator mul_ln1118_1436_fu_5367_p2 is absorbed into DSP add_ln703_3085_fu_36491830_p2.
DSP Report: Generating DSP mul_ln1118_1212_fu_4976_p2, operation Mode is: A''*(B:0x11c).
DSP Report: register data_60_V_read_1_reg_36504308_reg is absorbed into DSP mul_ln1118_1212_fu_4976_p2.
DSP Report: register data_60_V_read_1_reg_36504308_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1212_fu_4976_p2.
DSP Report: operator mul_ln1118_1212_fu_4976_p2 is absorbed into DSP mul_ln1118_1212_fu_4976_p2.
DSP Report: Generating DSP add_ln703_3084_fu_36491820_p2, operation Mode is: C+A''*(B:0x3fe87).
DSP Report: register add_ln703_3084_fu_36491820_p2 is absorbed into DSP add_ln703_3084_fu_36491820_p2.
DSP Report: register add_ln703_3084_fu_36491820_p2 is absorbed into DSP add_ln703_3084_fu_36491820_p2.
DSP Report: operator add_ln703_3084_fu_36491820_p2 is absorbed into DSP add_ln703_3084_fu_36491820_p2.
DSP Report: operator mul_ln1118_1738_fu_4439_p2 is absorbed into DSP add_ln703_3084_fu_36491820_p2.
DSP Report: Generating DSP mul_ln1118_1496_fu_2997_p2, operation Mode is: A''*(B:0x3fece).
DSP Report: register mul_ln1118_1496_fu_2997_p2 is absorbed into DSP mul_ln1118_1496_fu_2997_p2.
DSP Report: register mul_ln1118_1496_fu_2997_p2 is absorbed into DSP mul_ln1118_1496_fu_2997_p2.
DSP Report: operator mul_ln1118_1496_fu_2997_p2 is absorbed into DSP mul_ln1118_1496_fu_2997_p2.
DSP Report: Generating DSP mul_ln1118_1587_fu_6185_p2, operation Mode is: A''*(B:0x3fed4).
DSP Report: register mul_ln1118_1587_fu_6185_p2 is absorbed into DSP mul_ln1118_1587_fu_6185_p2.
DSP Report: register mul_ln1118_1587_fu_6185_p2 is absorbed into DSP mul_ln1118_1587_fu_6185_p2.
DSP Report: operator mul_ln1118_1587_fu_6185_p2 is absorbed into DSP mul_ln1118_1587_fu_6185_p2.
DSP Report: Generating DSP mul_ln1118_1382_fu_4912_p2, operation Mode is: A''*(B:0x3fefb).
DSP Report: register mul_ln1118_1382_fu_4912_p2 is absorbed into DSP mul_ln1118_1382_fu_4912_p2.
DSP Report: register mul_ln1118_1382_fu_4912_p2 is absorbed into DSP mul_ln1118_1382_fu_4912_p2.
DSP Report: operator mul_ln1118_1382_fu_4912_p2 is absorbed into DSP mul_ln1118_1382_fu_4912_p2.
DSP Report: Generating DSP mul_ln1118_1419_fu_6548_p2, operation Mode is: A''*(B:0xc9).
DSP Report: register data_71_V_read_1_reg_36504126_reg is absorbed into DSP mul_ln1118_1419_fu_6548_p2.
DSP Report: register data_71_V_read_1_reg_36504126_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1419_fu_6548_p2.
DSP Report: operator mul_ln1118_1419_fu_6548_p2 is absorbed into DSP mul_ln1118_1419_fu_6548_p2.
DSP Report: Generating DSP add_ln703_2377_fu_36487347_p2, operation Mode is: PCIN+A''*(B:0xd1).
DSP Report: register data_82_V_read_1_reg_36503950_reg is absorbed into DSP add_ln703_2377_fu_36487347_p2.
DSP Report: register data_82_V_read_1_reg_36503950_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2377_fu_36487347_p2.
DSP Report: operator add_ln703_2377_fu_36487347_p2 is absorbed into DSP add_ln703_2377_fu_36487347_p2.
DSP Report: operator mul_ln1118_1624_fu_4261_p2 is absorbed into DSP add_ln703_2377_fu_36487347_p2.
DSP Report: Generating DSP mul_ln1118_1347_fu_4251_p2, operation Mode is: A''*(B:0x3ffad).
DSP Report: register mul_ln1118_1347_fu_4251_p2 is absorbed into DSP mul_ln1118_1347_fu_4251_p2.
DSP Report: register mul_ln1118_1347_fu_4251_p2 is absorbed into DSP mul_ln1118_1347_fu_4251_p2.
DSP Report: operator mul_ln1118_1347_fu_4251_p2 is absorbed into DSP mul_ln1118_1347_fu_4251_p2.
DSP Report: Generating DSP mul_ln1118_1538_fu_5723_p2, operation Mode is: A''*(B:0x3ff9d).
DSP Report: register mul_ln1118_1538_fu_5723_p2 is absorbed into DSP mul_ln1118_1538_fu_5723_p2.
DSP Report: register mul_ln1118_1538_fu_5723_p2 is absorbed into DSP mul_ln1118_1538_fu_5723_p2.
DSP Report: operator mul_ln1118_1538_fu_5723_p2 is absorbed into DSP mul_ln1118_1538_fu_5723_p2.
DSP Report: Generating DSP mul_ln1118_1314_fu_6287_p2, operation Mode is: A''*(B:0x3ff96).
DSP Report: register mul_ln1118_1314_fu_6287_p2 is absorbed into DSP mul_ln1118_1314_fu_6287_p2.
DSP Report: register mul_ln1118_1314_fu_6287_p2 is absorbed into DSP mul_ln1118_1314_fu_6287_p2.
DSP Report: operator mul_ln1118_1314_fu_6287_p2 is absorbed into DSP mul_ln1118_1314_fu_6287_p2.
DSP Report: Generating DSP mul_ln1118_1328_fu_4875_p2, operation Mode is: A''*(B:0x3ff8d).
DSP Report: register mul_ln1118_1328_fu_4875_p2 is absorbed into DSP mul_ln1118_1328_fu_4875_p2.
DSP Report: register mul_ln1118_1328_fu_4875_p2 is absorbed into DSP mul_ln1118_1328_fu_4875_p2.
DSP Report: operator mul_ln1118_1328_fu_4875_p2 is absorbed into DSP mul_ln1118_1328_fu_4875_p2.
DSP Report: Generating DSP add_ln703_2383_fu_36487389_p2, operation Mode is: C'+A''*(B:0xb4).
DSP Report: register data_114_V_read_1_reg_36503426_reg is absorbed into DSP add_ln703_2383_fu_36487389_p2.
DSP Report: register data_114_V_read_1_reg_36503426_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2383_fu_36487389_p2.
DSP Report: register add_ln703_2383_fu_36487389_p2 is absorbed into DSP add_ln703_2383_fu_36487389_p2.
DSP Report: operator add_ln703_2383_fu_36487389_p2 is absorbed into DSP add_ln703_2383_fu_36487389_p2.
DSP Report: operator mul_ln1118_2247_fu_3836_p2 is absorbed into DSP add_ln703_2383_fu_36487389_p2.
DSP Report: Generating DSP mul_ln1118_2224_fu_3676_p2, operation Mode is: A''*(B:0x87).
DSP Report: register data_113_V_read_1_reg_36503443_reg is absorbed into DSP mul_ln1118_2224_fu_3676_p2.
DSP Report: register data_113_V_read_1_reg_36503443_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2224_fu_3676_p2.
DSP Report: operator mul_ln1118_2224_fu_3676_p2 is absorbed into DSP mul_ln1118_2224_fu_3676_p2.
DSP Report: Generating DSP add_ln703_2382_fu_36487379_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_2382_fu_36487379_p2 is absorbed into DSP add_ln703_2382_fu_36487379_p2.
DSP Report: register add_ln703_2382_fu_36487379_p2 is absorbed into DSP add_ln703_2382_fu_36487379_p2.
DSP Report: register add_ln703_2382_fu_36487379_p2 is absorbed into DSP add_ln703_2382_fu_36487379_p2.
DSP Report: register add_ln703_2382_fu_36487379_p2 is absorbed into DSP add_ln703_2382_fu_36487379_p2.
DSP Report: register add_ln703_2382_fu_36487379_p2 is absorbed into DSP add_ln703_2382_fu_36487379_p2.
DSP Report: operator add_ln703_2382_fu_36487379_p2 is absorbed into DSP add_ln703_2382_fu_36487379_p2.
DSP Report: Generating DSP mul_ln1118_2147_fu_6194_p2, operation Mode is: A''*(B:0x15).
DSP Report: register data_109_V_read_1_reg_36503507_reg is absorbed into DSP mul_ln1118_2147_fu_6194_p2.
DSP Report: register data_109_V_read_1_reg_36503507_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2147_fu_6194_p2.
DSP Report: operator mul_ln1118_2147_fu_6194_p2 is absorbed into DSP mul_ln1118_2147_fu_6194_p2.
DSP Report: Generating DSP add_ln703_2416_fu_36487655_p2, operation Mode is: PCIN+A''*(B:0x16).
DSP Report: register data_103_V_read_1_reg_36503608_reg is absorbed into DSP add_ln703_2416_fu_36487655_p2.
DSP Report: register data_103_V_read_1_reg_36503608_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2416_fu_36487655_p2.
DSP Report: operator add_ln703_2416_fu_36487655_p2 is absorbed into DSP add_ln703_2416_fu_36487655_p2.
DSP Report: operator mul_ln1118_2028_fu_6181_p2 is absorbed into DSP add_ln703_2416_fu_36487655_p2.
DSP Report: Generating DSP add_ln703_2415_fu_36487645_p2, operation Mode is: C'+A''*(B:0x1d).
DSP Report: register data_101_V_read_1_reg_36503642_reg is absorbed into DSP add_ln703_2415_fu_36487645_p2.
DSP Report: register data_101_V_read_1_reg_36503642_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2415_fu_36487645_p2.
DSP Report: register add_ln703_2415_fu_36487645_p2 is absorbed into DSP add_ln703_2415_fu_36487645_p2.
DSP Report: operator add_ln703_2415_fu_36487645_p2 is absorbed into DSP add_ln703_2415_fu_36487645_p2.
DSP Report: operator mul_ln1118_1990_fu_6626_p2 is absorbed into DSP add_ln703_2415_fu_36487645_p2.
DSP Report: Generating DSP mul_ln1118_2106_fu_5310_p2, operation Mode is: A''*(B:0x2c).
DSP Report: register data_107_V_read_1_reg_36503539_reg is absorbed into DSP mul_ln1118_2106_fu_5310_p2.
DSP Report: register data_107_V_read_1_reg_36503539_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2106_fu_5310_p2.
DSP Report: operator mul_ln1118_2106_fu_5310_p2 is absorbed into DSP mul_ln1118_2106_fu_5310_p2.
DSP Report: Generating DSP add_ln703_2412_fu_36487619_p2, operation Mode is: PCIN+A''*(B:0x2f).
DSP Report: register data_105_V_read_1_reg_36503573_reg is absorbed into DSP add_ln703_2412_fu_36487619_p2.
DSP Report: register data_105_V_read_1_reg_36503573_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2412_fu_36487619_p2.
DSP Report: operator add_ln703_2412_fu_36487619_p2 is absorbed into DSP add_ln703_2412_fu_36487619_p2.
DSP Report: operator mul_ln1118_2066_fu_5526_p2 is absorbed into DSP add_ln703_2412_fu_36487619_p2.
DSP Report: Generating DSP mul_ln1118_1363_fu_4894_p2, operation Mode is: A''*(B:0x3ffd7).
DSP Report: register mul_ln1118_1372_fu_4265_p2 is absorbed into DSP mul_ln1118_1363_fu_4894_p2.
DSP Report: register mul_ln1118_1372_fu_4265_p2 is absorbed into DSP mul_ln1118_1363_fu_4894_p2.
DSP Report: operator mul_ln1118_1363_fu_4894_p2 is absorbed into DSP mul_ln1118_1363_fu_4894_p2.
DSP Report: Generating DSP mul_ln1118_2165_fu_2794_p2, operation Mode is: A''*(B:0x73).
DSP Report: register data_110_V_read_1_reg_36503491_reg is absorbed into DSP mul_ln1118_2165_fu_2794_p2.
DSP Report: register data_110_V_read_1_reg_36503491_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2165_fu_2794_p2.
DSP Report: operator mul_ln1118_2165_fu_2794_p2 is absorbed into DSP mul_ln1118_2165_fu_2794_p2.
DSP Report: Generating DSP add_ln703_2400_fu_36487515_p2, operation Mode is: PCIN+A''*(B:0x62).
DSP Report: register data_106_V_read_1_reg_36503556_reg is absorbed into DSP add_ln703_2400_fu_36487515_p2.
DSP Report: register zext_ln1118_1800_reg_36507411_reg is absorbed into DSP add_ln703_2400_fu_36487515_p2.
DSP Report: operator add_ln703_2400_fu_36487515_p2 is absorbed into DSP add_ln703_2400_fu_36487515_p2.
DSP Report: operator mul_ln1118_2086_fu_5288_p2 is absorbed into DSP add_ln703_2400_fu_36487515_p2.
DSP Report: Generating DSP mul_ln1118_1772_fu_4053_p2, operation Mode is: A''*(B:0x3ff92).
DSP Report: register mul_ln1118_1772_fu_4053_p2 is absorbed into DSP mul_ln1118_1772_fu_4053_p2.
DSP Report: register mul_ln1118_1772_fu_4053_p2 is absorbed into DSP mul_ln1118_1772_fu_4053_p2.
DSP Report: operator mul_ln1118_1772_fu_4053_p2 is absorbed into DSP mul_ln1118_1772_fu_4053_p2.
DSP Report: Generating DSP mul_ln1118_1669_fu_4040_p2, operation Mode is: A''*(B:0x49).
DSP Report: register data_85_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1669_fu_4040_p2.
DSP Report: register data_85_V_read_1_reg_36503901_reg is absorbed into DSP mul_ln1118_1669_fu_4040_p2.
DSP Report: operator mul_ln1118_1669_fu_4040_p2 is absorbed into DSP mul_ln1118_1669_fu_4040_p2.
DSP Report: Generating DSP add_ln703_2394_reg_36509019_reg, operation Mode is: PCIN+A''*(B:0x66).
DSP Report: register data_60_V_read_int_reg_reg is absorbed into DSP add_ln703_2394_reg_36509019_reg.
DSP Report: register data_60_V_read_1_reg_36504308_reg is absorbed into DSP add_ln703_2394_reg_36509019_reg.
DSP Report: register add_ln703_2394_reg_36509019_reg is absorbed into DSP add_ln703_2394_reg_36509019_reg.
DSP Report: operator add_ln703_2394_fu_36461486_p2 is absorbed into DSP add_ln703_2394_reg_36509019_reg.
DSP Report: operator mul_ln1118_1211_fu_2652_p2 is absorbed into DSP add_ln703_2394_reg_36509019_reg.
DSP Report: Generating DSP mul_ln1118_1570_fu_6165_p2, operation Mode is: A''*(B:0x3ff98).
DSP Report: register mul_ln1118_1570_fu_6165_p2 is absorbed into DSP mul_ln1118_1570_fu_6165_p2.
DSP Report: register mul_ln1118_1570_fu_6165_p2 is absorbed into DSP mul_ln1118_1570_fu_6165_p2.
DSP Report: operator mul_ln1118_1570_fu_6165_p2 is absorbed into DSP mul_ln1118_1570_fu_6165_p2.
DSP Report: Generating DSP mul_ln1118_1969_fu_6379_p2, operation Mode is: A''*(B:0x53).
DSP Report: register data_100_V_read_1_reg_36503660_reg is absorbed into DSP mul_ln1118_1969_fu_6379_p2.
DSP Report: register data_100_V_read_1_reg_36503660_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1969_fu_6379_p2.
DSP Report: operator mul_ln1118_1969_fu_6379_p2 is absorbed into DSP mul_ln1118_1969_fu_6379_p2.
DSP Report: Generating DSP add_ln703_2399_fu_36487505_p2, operation Mode is: PCIN+A''*(B:0x61).
DSP Report: register data_92_V_read_1_reg_36503790_reg is absorbed into DSP add_ln703_2399_fu_36487505_p2.
DSP Report: register zext_ln1118_1550_reg_36507220_reg is absorbed into DSP add_ln703_2399_fu_36487505_p2.
DSP Report: operator add_ln703_2399_fu_36487505_p2 is absorbed into DSP add_ln703_2399_fu_36487505_p2.
DSP Report: operator mul_ln1118_1811_fu_4109_p2 is absorbed into DSP add_ln703_2399_fu_36487505_p2.
DSP Report: Generating DSP add_ln703_2399_fu_36487505_p2, operation Mode is: PCIN+A''*(B:0x5c).
DSP Report: register data_87_V_read_1_reg_36503871_reg is absorbed into DSP add_ln703_2399_fu_36487505_p2.
DSP Report: register zext_ln1118_1467_reg_36507136_reg is absorbed into DSP add_ln703_2399_fu_36487505_p2.
DSP Report: operator add_ln703_2399_fu_36487505_p2 is absorbed into DSP add_ln703_2399_fu_36487505_p2.
DSP Report: operator mul_ln1118_1717_fu_5653_p2 is absorbed into DSP add_ln703_2399_fu_36487505_p2.
DSP Report: Generating DSP add_ln703_2399_fu_36487505_p2, operation Mode is: PCIN+A''*(B:0x68).
DSP Report: register data_93_V_read_1_reg_36503775_reg is absorbed into DSP add_ln703_2399_fu_36487505_p2.
DSP Report: register zext_ln1118_1566_reg_36507258_reg is absorbed into DSP add_ln703_2399_fu_36487505_p2.
DSP Report: operator add_ln703_2399_fu_36487505_p2 is absorbed into DSP add_ln703_2399_fu_36487505_p2.
DSP Report: operator mul_ln1118_1835_fu_6516_p2 is absorbed into DSP add_ln703_2399_fu_36487505_p2.
DSP Report: Generating DSP mul_ln1118_1233_fu_6028_p2, operation Mode is: A''*(B:0x166).
DSP Report: register data_61_V_read_1_reg_36504293_reg is absorbed into DSP mul_ln1118_1233_fu_6028_p2.
DSP Report: register zext_ln1118_992_reg_36506634_reg is absorbed into DSP mul_ln1118_1233_fu_6028_p2.
DSP Report: operator mul_ln1118_1233_fu_6028_p2 is absorbed into DSP mul_ln1118_1233_fu_6028_p2.
DSP Report: Generating DSP add_ln703_2366_fu_36487279_p2, operation Mode is: PCIN+A''*(B:0x125).
DSP Report: register data_69_V_read_1_reg_36504158_reg is absorbed into DSP add_ln703_2366_fu_36487279_p2.
DSP Report: register zext_ln1118_1141_reg_36506844_reg is absorbed into DSP add_ln703_2366_fu_36487279_p2.
DSP Report: operator add_ln703_2366_fu_36487279_p2 is absorbed into DSP add_ln703_2366_fu_36487279_p2.
DSP Report: operator mul_ln1118_1381_fu_3650_p2 is absorbed into DSP add_ln703_2366_fu_36487279_p2.
DSP Report: Generating DSP mul_ln1118_1555_fu_5438_p2, operation Mode is: A''*(B:0x3ff5a).
DSP Report: register mul_ln1118_1555_fu_5438_p2 is absorbed into DSP mul_ln1118_1555_fu_5438_p2.
DSP Report: register mul_ln1118_1555_fu_5438_p2 is absorbed into DSP mul_ln1118_1555_fu_5438_p2.
DSP Report: operator mul_ln1118_1555_fu_5438_p2 is absorbed into DSP mul_ln1118_1555_fu_5438_p2.
DSP Report: Generating DSP mul_ln1118_1890_fu_5836_p2, operation Mode is: A''*(B:0x3ff54).
DSP Report: register mul_ln1118_1890_fu_5836_p2 is absorbed into DSP mul_ln1118_1890_fu_5836_p2.
DSP Report: register mul_ln1118_1890_fu_5836_p2 is absorbed into DSP mul_ln1118_1890_fu_5836_p2.
DSP Report: operator mul_ln1118_1890_fu_5836_p2 is absorbed into DSP mul_ln1118_1890_fu_5836_p2.
DSP Report: Generating DSP add_ln703_2372_fu_36487321_p2, operation Mode is: C+A''*(B:0xf5).
DSP Report: register data_62_V_read_1_reg_36504276_reg is absorbed into DSP add_ln703_2372_fu_36487321_p2.
DSP Report: register zext_ln1118_1010_reg_36506658_reg is absorbed into DSP add_ln703_2372_fu_36487321_p2.
DSP Report: operator add_ln703_2372_fu_36487321_p2 is absorbed into DSP add_ln703_2372_fu_36487321_p2.
DSP Report: operator mul_ln1118_1255_fu_6615_p2 is absorbed into DSP add_ln703_2372_fu_36487321_p2.
DSP Report: Generating DSP mul_ln1118_1949_fu_4573_p2, operation Mode is: A''*(B:0x196).
DSP Report: register data_99_V_read_1_reg_36503676_reg is absorbed into DSP mul_ln1118_1949_fu_4573_p2.
DSP Report: register data_99_V_read_1_reg_36503676_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1949_fu_4573_p2.
DSP Report: operator mul_ln1118_1949_fu_4573_p2 is absorbed into DSP mul_ln1118_1949_fu_4573_p2.
DSP Report: Generating DSP add_ln703_2370_fu_36487305_p2, operation Mode is: PCIN+A''*(B:0x127).
DSP Report: register data_74_V_read_1_reg_36504074_reg is absorbed into DSP add_ln703_2370_fu_36487305_p2.
DSP Report: register mul_ln1118_1476_fu_2973_p2 is absorbed into DSP add_ln703_2370_fu_36487305_p2.
DSP Report: operator add_ln703_2370_fu_36487305_p2 is absorbed into DSP add_ln703_2370_fu_36487305_p2.
DSP Report: operator mul_ln1118_1476_fu_2973_p2 is absorbed into DSP add_ln703_2370_fu_36487305_p2.
DSP Report: Generating DSP add_ln703_2370_fu_36487305_p2, operation Mode is: PCIN+A''*(B:0x11e).
DSP Report: register data_73_V_read_1_reg_36504094_reg is absorbed into DSP add_ln703_2370_fu_36487305_p2.
DSP Report: register data_73_V_read_1_reg_36504094_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2370_fu_36487305_p2.
DSP Report: operator add_ln703_2370_fu_36487305_p2 is absorbed into DSP add_ln703_2370_fu_36487305_p2.
DSP Report: operator mul_ln1118_1456_fu_2941_p2 is absorbed into DSP add_ln703_2370_fu_36487305_p2.
DSP Report: Generating DSP add_ln703_2370_reg_36509695_reg, operation Mode is: PCIN+A''*(B:0x10f).
DSP Report: register data_98_V_read_1_reg_36503695_reg is absorbed into DSP add_ln703_2370_reg_36509695_reg.
DSP Report: register data_98_V_read_1_reg_36503695_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2370_reg_36509695_reg.
DSP Report: register add_ln703_2370_reg_36509695_reg is absorbed into DSP add_ln703_2370_reg_36509695_reg.
DSP Report: operator add_ln703_2370_fu_36487305_p2 is absorbed into DSP add_ln703_2370_reg_36509695_reg.
DSP Report: operator mul_ln1118_1932_fu_6276_p2 is absorbed into DSP add_ln703_2370_reg_36509695_reg.
DSP Report: Generating DSP mul_ln1118_1372_fu_4265_p2, operation Mode is: A''*(B:0x3ff75).
DSP Report: register mul_ln1118_1372_fu_4265_p2 is absorbed into DSP mul_ln1118_1372_fu_4265_p2.
DSP Report: register mul_ln1118_1372_fu_4265_p2 is absorbed into DSP mul_ln1118_1372_fu_4265_p2.
DSP Report: operator mul_ln1118_1372_fu_4265_p2 is absorbed into DSP mul_ln1118_1372_fu_4265_p2.
DSP Report: Generating DSP mul_ln1118_1579_fu_5032_p2, operation Mode is: A''*(B:0x3ff7a).
DSP Report: register mul_ln1118_1579_fu_5032_p2 is absorbed into DSP mul_ln1118_1579_fu_5032_p2.
DSP Report: register mul_ln1118_1579_fu_5032_p2 is absorbed into DSP mul_ln1118_1579_fu_5032_p2.
DSP Report: operator mul_ln1118_1579_fu_5032_p2 is absorbed into DSP mul_ln1118_1579_fu_5032_p2.
DSP Report: Generating DSP mul_ln1118_2078_fu_5939_p2, operation Mode is: A''*(B:0x92).
DSP Report: register data_105_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2078_fu_5939_p2.
DSP Report: register data_105_V_read_1_reg_36503573_reg is absorbed into DSP mul_ln1118_2078_fu_5939_p2.
DSP Report: operator mul_ln1118_2078_fu_5939_p2 is absorbed into DSP mul_ln1118_2078_fu_5939_p2.
DSP Report: Generating DSP add_ln703_2037_reg_36508814_reg, operation Mode is: PCIN+A''*(B:0x9a).
DSP Report: register data_95_V_read_int_reg_reg is absorbed into DSP add_ln703_2037_reg_36508814_reg.
DSP Report: register data_95_V_read_1_reg_36503742_reg is absorbed into DSP add_ln703_2037_reg_36508814_reg.
DSP Report: register add_ln703_2037_reg_36508814_reg is absorbed into DSP add_ln703_2037_reg_36508814_reg.
DSP Report: operator add_ln703_2037_fu_36460940_p2 is absorbed into DSP add_ln703_2037_reg_36508814_reg.
DSP Report: operator mul_ln1118_1881_fu_6251_p2 is absorbed into DSP add_ln703_2037_reg_36508814_reg.
DSP Report: Generating DSP mul_ln1118_1855_fu_5982_p2, operation Mode is: A''*(B:0x49).
DSP Report: register data_94_V_read_1_reg_36503759_reg is absorbed into DSP mul_ln1118_1855_fu_5982_p2.
DSP Report: register data_94_V_read_1_reg_36503759_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1855_fu_5982_p2.
DSP Report: operator mul_ln1118_1855_fu_5982_p2 is absorbed into DSP mul_ln1118_1855_fu_5982_p2.
DSP Report: Generating DSP add_ln703_3128_fu_36492080_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_3128_fu_36492080_p2 is absorbed into DSP add_ln703_3128_fu_36492080_p2.
DSP Report: register add_ln703_3128_fu_36492080_p2 is absorbed into DSP add_ln703_3128_fu_36492080_p2.
DSP Report: register add_ln703_3128_fu_36492080_p2 is absorbed into DSP add_ln703_3128_fu_36492080_p2.
DSP Report: register add_ln703_3128_fu_36492080_p2 is absorbed into DSP add_ln703_3128_fu_36492080_p2.
DSP Report: register add_ln703_3128_fu_36492080_p2 is absorbed into DSP add_ln703_3128_fu_36492080_p2.
DSP Report: operator add_ln703_3128_fu_36492080_p2 is absorbed into DSP add_ln703_3128_fu_36492080_p2.
DSP Report: Generating DSP add_ln703_3129_reg_36510490_reg, operation Mode is: C+A''*(B:0x7b).
DSP Report: register data_83_V_read_1_reg_36503935_reg is absorbed into DSP add_ln703_3129_reg_36510490_reg.
DSP Report: register data_83_V_read_1_reg_36503935_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3129_reg_36510490_reg.
DSP Report: register add_ln703_3129_reg_36510490_reg is absorbed into DSP add_ln703_3129_reg_36510490_reg.
DSP Report: operator add_ln703_3129_fu_36492090_p2 is absorbed into DSP add_ln703_3129_reg_36510490_reg.
DSP Report: operator mul_ln1118_1640_fu_6060_p2 is absorbed into DSP add_ln703_3129_reg_36510490_reg.
DSP Report: Generating DSP mul_ln1118_2225_fu_6487_p2, operation Mode is: A''*(B:0x3ff8b).
DSP Report: register mul_ln1118_2225_fu_6487_p2 is absorbed into DSP mul_ln1118_2225_fu_6487_p2.
DSP Report: register mul_ln1118_2225_fu_6487_p2 is absorbed into DSP mul_ln1118_2225_fu_6487_p2.
DSP Report: operator mul_ln1118_2225_fu_6487_p2 is absorbed into DSP mul_ln1118_2225_fu_6487_p2.
DSP Report: Generating DSP mul_ln1118_2488_fu_4328_p2, operation Mode is: A''*(B:0x3ffac).
DSP Report: register mul_ln1118_2488_fu_4328_p2 is absorbed into DSP mul_ln1118_2488_fu_4328_p2.
DSP Report: register mul_ln1118_2488_fu_4328_p2 is absorbed into DSP mul_ln1118_2488_fu_4328_p2.
DSP Report: operator mul_ln1118_2488_fu_4328_p2 is absorbed into DSP mul_ln1118_2488_fu_4328_p2.
DSP Report: Generating DSP mul_ln1118_1539_fu_2689_p2, operation Mode is: A''*(B:0x6f).
DSP Report: register data_77_V_read_1_reg_36504031_reg is absorbed into DSP mul_ln1118_1539_fu_2689_p2.
DSP Report: register zext_ln1118_1278_reg_36506996_reg is absorbed into DSP mul_ln1118_1539_fu_2689_p2.
DSP Report: operator mul_ln1118_1539_fu_2689_p2 is absorbed into DSP mul_ln1118_1539_fu_2689_p2.
DSP Report: Generating DSP add_ln703_3127_fu_36492074_p2, operation Mode is: PCIN+A''*(B:0x4b).
DSP Report: register data_58_V_read_1_reg_36504337_reg is absorbed into DSP add_ln703_3127_fu_36492074_p2.
DSP Report: register zext_ln1118_947_reg_36506553_reg is absorbed into DSP add_ln703_3127_fu_36492074_p2.
DSP Report: operator add_ln703_3127_fu_36492074_p2 is absorbed into DSP add_ln703_3127_fu_36492074_p2.
DSP Report: operator mul_ln1118_1169_fu_5059_p2 is absorbed into DSP add_ln703_3127_fu_36492074_p2.
DSP Report: Generating DSP add_ln703_3127_fu_36492074_p2, operation Mode is: PCIN+A''*(B:0x65).
DSP Report: register data_71_V_read_1_reg_36504126_reg is absorbed into DSP add_ln703_3127_fu_36492074_p2.
DSP Report: register zext_ln1118_1179_reg_36506877_reg is absorbed into DSP add_ln703_3127_fu_36492074_p2.
DSP Report: operator add_ln703_3127_fu_36492074_p2 is absorbed into DSP add_ln703_3127_fu_36492074_p2.
DSP Report: operator mul_ln1118_1420_fu_4352_p2 is absorbed into DSP add_ln703_3127_fu_36492074_p2.
DSP Report: Generating DSP mul_ln1118_2206_fu_4853_p2, operation Mode is: A''*(B:0x3ff83).
DSP Report: register mul_ln1118_2206_fu_4853_p2 is absorbed into DSP mul_ln1118_2206_fu_4853_p2.
DSP Report: register mul_ln1118_2206_fu_4853_p2 is absorbed into DSP mul_ln1118_2206_fu_4853_p2.
DSP Report: operator mul_ln1118_2206_fu_4853_p2 is absorbed into DSP mul_ln1118_2206_fu_4853_p2.
DSP Report: Generating DSP mul_ln1118_1534_fu_5892_p2, operation Mode is: A''*(B:0x3ff8a).
DSP Report: register mul_ln1118_1534_fu_5892_p2 is absorbed into DSP mul_ln1118_1534_fu_5892_p2.
DSP Report: register mul_ln1118_1534_fu_5892_p2 is absorbed into DSP mul_ln1118_1534_fu_5892_p2.
DSP Report: operator mul_ln1118_1534_fu_5892_p2 is absorbed into DSP mul_ln1118_1534_fu_5892_p2.
DSP Report: Generating DSP mul_ln1118_1395_fu_2730_p2, operation Mode is: A''*(B:0x3ff97).
DSP Report: register mul_ln1118_1395_fu_2730_p2 is absorbed into DSP mul_ln1118_1395_fu_2730_p2.
DSP Report: register mul_ln1118_1395_fu_2730_p2 is absorbed into DSP mul_ln1118_1395_fu_2730_p2.
DSP Report: operator mul_ln1118_1395_fu_2730_p2 is absorbed into DSP mul_ln1118_1395_fu_2730_p2.
DSP Report: Generating DSP mul_ln1118_1451_fu_4183_p2, operation Mode is: A''*(B:0x3ff97).
DSP Report: register mul_ln1118_1451_fu_4183_p2 is absorbed into DSP mul_ln1118_1451_fu_4183_p2.
DSP Report: register mul_ln1118_1451_fu_4183_p2 is absorbed into DSP mul_ln1118_1451_fu_4183_p2.
DSP Report: operator mul_ln1118_1451_fu_4183_p2 is absorbed into DSP mul_ln1118_1451_fu_4183_p2.
DSP Report: Generating DSP mul_ln1118_2035_fu_5364_p2, operation Mode is: A''*(B:0x3ffb3).
DSP Report: register mul_ln1118_2035_fu_5364_p2 is absorbed into DSP mul_ln1118_2035_fu_5364_p2.
DSP Report: register mul_ln1118_2035_fu_5364_p2 is absorbed into DSP mul_ln1118_2035_fu_5364_p2.
DSP Report: operator mul_ln1118_2035_fu_5364_p2 is absorbed into DSP mul_ln1118_2035_fu_5364_p2.
DSP Report: Generating DSP mul_ln1118_2192_fu_3379_p2, operation Mode is: A''*(B:0x3ffab).
DSP Report: register mul_ln1118_2192_fu_3379_p2 is absorbed into DSP mul_ln1118_2192_fu_3379_p2.
DSP Report: register mul_ln1118_2192_fu_3379_p2 is absorbed into DSP mul_ln1118_2192_fu_3379_p2.
DSP Report: operator mul_ln1118_2192_fu_3379_p2 is absorbed into DSP mul_ln1118_2192_fu_3379_p2.
DSP Report: Generating DSP mul_ln1118_1526_fu_5650_p2, operation Mode is: A''*(B:0x3ffba).
DSP Report: register mul_ln1118_1526_fu_5650_p2 is absorbed into DSP mul_ln1118_1526_fu_5650_p2.
DSP Report: register mul_ln1118_1526_fu_5650_p2 is absorbed into DSP mul_ln1118_1526_fu_5650_p2.
DSP Report: operator mul_ln1118_1526_fu_5650_p2 is absorbed into DSP mul_ln1118_1526_fu_5650_p2.
DSP Report: Generating DSP mul_ln1118_1842_fu_5178_p2, operation Mode is: A''*(B:0x3ff8c).
DSP Report: register mul_ln1118_1842_fu_5178_p2 is absorbed into DSP mul_ln1118_1842_fu_5178_p2.
DSP Report: register mul_ln1118_1842_fu_5178_p2 is absorbed into DSP mul_ln1118_1842_fu_5178_p2.
DSP Report: operator mul_ln1118_1842_fu_5178_p2 is absorbed into DSP mul_ln1118_1842_fu_5178_p2.
DSP Report: Generating DSP mul_ln1118_1595_fu_3828_p2, operation Mode is: A''*(B:0x3ffeb).
DSP Report: register mul_ln1118_1595_fu_3828_p2 is absorbed into DSP mul_ln1118_1595_fu_3828_p2.
DSP Report: register mul_ln1118_1595_fu_3828_p2 is absorbed into DSP mul_ln1118_1595_fu_3828_p2.
DSP Report: operator mul_ln1118_1595_fu_3828_p2 is absorbed into DSP mul_ln1118_1595_fu_3828_p2.
DSP Report: Generating DSP mul_ln1118_2093_fu_3503_p2, operation Mode is: A''*(B:0x3ffe3).
DSP Report: register mul_ln1118_2093_fu_3503_p2 is absorbed into DSP mul_ln1118_2093_fu_3503_p2.
DSP Report: register mul_ln1118_2093_fu_3503_p2 is absorbed into DSP mul_ln1118_2093_fu_3503_p2.
DSP Report: operator mul_ln1118_2093_fu_3503_p2 is absorbed into DSP mul_ln1118_2093_fu_3503_p2.
DSP Report: Generating DSP mul_ln1118_1759_fu_5849_p2, operation Mode is: A''*(B:0x3ffc5).
DSP Report: register mul_ln1118_1759_fu_5849_p2 is absorbed into DSP mul_ln1118_1759_fu_5849_p2.
DSP Report: register mul_ln1118_1759_fu_5849_p2 is absorbed into DSP mul_ln1118_1759_fu_5849_p2.
DSP Report: operator mul_ln1118_1759_fu_5849_p2 is absorbed into DSP mul_ln1118_1759_fu_5849_p2.
DSP Report: Generating DSP mul_ln1118_1779_fu_4688_p2, operation Mode is: A''*(B:0x3ffd6).
DSP Report: register mul_ln1118_1779_fu_4688_p2 is absorbed into DSP mul_ln1118_1779_fu_4688_p2.
DSP Report: register mul_ln1118_1779_fu_4688_p2 is absorbed into DSP mul_ln1118_1779_fu_4688_p2.
DSP Report: operator mul_ln1118_1779_fu_4688_p2 is absorbed into DSP mul_ln1118_1779_fu_4688_p2.
DSP Report: Generating DSP mul_ln1118_2456_fu_5163_p2, operation Mode is: A''*(B:0x39).
DSP Report: register data_124_V_read_1_reg_36503263_reg is absorbed into DSP mul_ln1118_2456_fu_5163_p2.
DSP Report: register data_124_V_read_1_reg_36503263_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2456_fu_5163_p2.
DSP Report: operator mul_ln1118_2456_fu_5163_p2 is absorbed into DSP mul_ln1118_2456_fu_5163_p2.
DSP Report: Generating DSP add_ln703_3609_fu_36495063_p2, operation Mode is: PCIN+A''*(B:0x2b).
DSP Report: register data_77_V_read_1_reg_36504031_reg is absorbed into DSP add_ln703_3609_fu_36495063_p2.
DSP Report: register zext_ln1118_1278_reg_36506996_reg is absorbed into DSP add_ln703_3609_fu_36495063_p2.
DSP Report: operator add_ln703_3609_fu_36495063_p2 is absorbed into DSP add_ln703_3609_fu_36495063_p2.
DSP Report: operator mul_ln1118_1544_fu_4138_p2 is absorbed into DSP add_ln703_3609_fu_36495063_p2.
DSP Report: Generating DSP mul_ln1118_2015_fu_3462_p2, operation Mode is: A''*(B:0x3ffce).
DSP Report: register mul_ln1118_2015_fu_3462_p2 is absorbed into DSP mul_ln1118_2015_fu_3462_p2.
DSP Report: register mul_ln1118_2015_fu_3462_p2 is absorbed into DSP mul_ln1118_2015_fu_3462_p2.
DSP Report: operator mul_ln1118_2015_fu_3462_p2 is absorbed into DSP mul_ln1118_2015_fu_3462_p2.
DSP Report: Generating DSP mul_ln1118_1824_fu_4343_p2, operation Mode is: A''*(B:0x3ffda).
DSP Report: register mul_ln1118_1824_fu_4343_p2 is absorbed into DSP mul_ln1118_1824_fu_4343_p2.
DSP Report: register mul_ln1118_1824_fu_4343_p2 is absorbed into DSP mul_ln1118_1824_fu_4343_p2.
DSP Report: operator mul_ln1118_1824_fu_4343_p2 is absorbed into DSP mul_ln1118_1824_fu_4343_p2.
DSP Report: Generating DSP mul_ln1118_1956_fu_3957_p2, operation Mode is: A''*(B:0x3ffc6).
DSP Report: register mul_ln1118_1956_fu_3957_p2 is absorbed into DSP mul_ln1118_1956_fu_3957_p2.
DSP Report: register mul_ln1118_1956_fu_3957_p2 is absorbed into DSP mul_ln1118_1956_fu_3957_p2.
DSP Report: operator mul_ln1118_1956_fu_3957_p2 is absorbed into DSP mul_ln1118_1956_fu_3957_p2.
DSP Report: Generating DSP mul_ln1118_1783_fu_4695_p2, operation Mode is: A''*(B:0x3ffc6).
DSP Report: register mul_ln1118_1783_fu_4695_p2 is absorbed into DSP mul_ln1118_1783_fu_4695_p2.
DSP Report: register mul_ln1118_1783_fu_4695_p2 is absorbed into DSP mul_ln1118_1783_fu_4695_p2.
DSP Report: operator mul_ln1118_1783_fu_4695_p2 is absorbed into DSP mul_ln1118_1783_fu_4695_p2.
DSP Report: Generating DSP mul_ln1118_1801_fu_4102_p2, operation Mode is: A''*(B:0x3ffdb).
DSP Report: register mul_ln1118_1801_fu_4102_p2 is absorbed into DSP mul_ln1118_1801_fu_4102_p2.
DSP Report: register mul_ln1118_1801_fu_4102_p2 is absorbed into DSP mul_ln1118_1801_fu_4102_p2.
DSP Report: operator mul_ln1118_1801_fu_4102_p2 is absorbed into DSP mul_ln1118_1801_fu_4102_p2.
DSP Report: Generating DSP mul_ln1118_1705_fu_4907_p2, operation Mode is: A''*(B:0x3ffda).
DSP Report: register mul_ln1118_1705_fu_4907_p2 is absorbed into DSP mul_ln1118_1705_fu_4907_p2.
DSP Report: register mul_ln1118_1705_fu_4907_p2 is absorbed into DSP mul_ln1118_1705_fu_4907_p2.
DSP Report: operator mul_ln1118_1705_fu_4907_p2 is absorbed into DSP mul_ln1118_1705_fu_4907_p2.
DSP Report: Generating DSP add_ln703_2052_fu_36485323_p2, operation Mode is: C+A''*(B:0x4d).
DSP Report: register data_101_V_read_1_reg_36503642_reg is absorbed into DSP add_ln703_2052_fu_36485323_p2.
DSP Report: register data_101_V_read_1_reg_36503642_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2052_fu_36485323_p2.
DSP Report: operator add_ln703_2052_fu_36485323_p2 is absorbed into DSP add_ln703_2052_fu_36485323_p2.
DSP Report: operator mul_ln1118_1999_fu_6042_p2 is absorbed into DSP add_ln703_2052_fu_36485323_p2.
DSP Report: Generating DSP add_ln703_2053_fu_36485333_p2, operation Mode is: PCIN+A''*(B:0x67).
DSP Report: register data_97_V_read_1_reg_36503712_reg is absorbed into DSP add_ln703_2053_fu_36485333_p2.
DSP Report: register zext_ln1118_1636_reg_36507308_reg is absorbed into DSP add_ln703_2053_fu_36485333_p2.
DSP Report: operator add_ln703_2053_fu_36485333_p2 is absorbed into DSP add_ln703_2053_fu_36485333_p2.
DSP Report: operator mul_ln1118_1923_fu_3322_p2 is absorbed into DSP add_ln703_2053_fu_36485333_p2.
DSP Report: Generating DSP mul_ln1118_1863_fu_5433_p2, operation Mode is: A''*(B:0x73).
DSP Report: register data_94_V_read_1_reg_36503759_reg is absorbed into DSP mul_ln1118_1863_fu_5433_p2.
DSP Report: register data_94_V_read_1_reg_36503759_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1863_fu_5433_p2.
DSP Report: operator mul_ln1118_1863_fu_5433_p2 is absorbed into DSP mul_ln1118_1863_fu_5433_p2.
DSP Report: Generating DSP add_ln703_2051_fu_36485313_p2, operation Mode is: PCIN+A''*(B:0x64).
DSP Report: register data_85_V_read_1_reg_36503901_reg is absorbed into DSP add_ln703_2051_fu_36485313_p2.
DSP Report: register zext_ln1118_1430_reg_36507098_reg is absorbed into DSP add_ln703_2051_fu_36485313_p2.
DSP Report: operator add_ln703_2051_fu_36485313_p2 is absorbed into DSP add_ln703_2051_fu_36485313_p2.
DSP Report: operator mul_ln1118_1683_fu_5435_p2 is absorbed into DSP add_ln703_2051_fu_36485313_p2.
DSP Report: Generating DSP mul_ln1118_1331_fu_3100_p2, operation Mode is: A''*(B:0x3ff8b).
DSP Report: register mul_ln1118_1331_fu_3100_p2 is absorbed into DSP mul_ln1118_1331_fu_3100_p2.
DSP Report: register mul_ln1118_1331_fu_3100_p2 is absorbed into DSP mul_ln1118_1331_fu_3100_p2.
DSP Report: operator mul_ln1118_1331_fu_3100_p2 is absorbed into DSP mul_ln1118_1331_fu_3100_p2.
DSP Report: Generating DSP add_ln703_3258_fu_36492892_p2, operation Mode is: C+A''*(B:0xad).
DSP Report: register data_135_V_read_1_reg_36503100_reg is absorbed into DSP add_ln703_3258_fu_36492892_p2.
DSP Report: register zext_ln1118_2274_reg_36507514_reg is absorbed into DSP add_ln703_3258_fu_36492892_p2.
DSP Report: operator add_ln703_3258_fu_36492892_p2 is absorbed into DSP add_ln703_3258_fu_36492892_p2.
DSP Report: operator mul_ln1118_2692_fu_5136_p2 is absorbed into DSP add_ln703_3258_fu_36492892_p2.
DSP Report: Generating DSP add_ln703_3259_reg_36510645_reg, operation Mode is: PCIN+A''*(B:0xf2).
DSP Report: register data_133_V_read_1_reg_36503130_reg is absorbed into DSP add_ln703_3259_reg_36510645_reg.
DSP Report: register data_133_V_read_1_reg_36503130_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3259_reg_36510645_reg.
DSP Report: register add_ln703_3259_reg_36510645_reg is absorbed into DSP add_ln703_3259_reg_36510645_reg.
DSP Report: operator add_ln703_3259_fu_36492902_p2 is absorbed into DSP add_ln703_3259_reg_36510645_reg.
DSP Report: operator mul_ln1118_2648_fu_5986_p2 is absorbed into DSP add_ln703_3259_reg_36510645_reg.
DSP Report: Generating DSP mul_ln1118_1894_fu_4543_p2, operation Mode is: A''*(B:0xe9).
DSP Report: register data_96_V_read_1_reg_36503728_reg is absorbed into DSP mul_ln1118_1894_fu_4543_p2.
DSP Report: register data_96_V_read_1_reg_36503728_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1894_fu_4543_p2.
DSP Report: operator mul_ln1118_1894_fu_4543_p2 is absorbed into DSP mul_ln1118_1894_fu_4543_p2.
DSP Report: Generating DSP add_ln703_3255_fu_36492870_p2, operation Mode is: PCIN+A''*(B:0x99).
DSP Report: register data_95_V_read_1_reg_36503742_reg is absorbed into DSP add_ln703_3255_fu_36492870_p2.
DSP Report: register mul_ln1118_1874_fu_3893_p2 is absorbed into DSP add_ln703_3255_fu_36492870_p2.
DSP Report: operator add_ln703_3255_fu_36492870_p2 is absorbed into DSP add_ln703_3255_fu_36492870_p2.
DSP Report: operator mul_ln1118_1874_fu_3893_p2 is absorbed into DSP add_ln703_3255_fu_36492870_p2.
DSP Report: Generating DSP add_ln703_3255_fu_36492870_p2, operation Mode is: PCIN+A''*(B:0x8f).
DSP Report: register data_91_V_read_1_reg_36503806_reg is absorbed into DSP add_ln703_3255_fu_36492870_p2.
DSP Report: register zext_ln1118_1529_reg_36507192_reg is absorbed into DSP add_ln703_3255_fu_36492870_p2.
DSP Report: operator add_ln703_3255_fu_36492870_p2 is absorbed into DSP add_ln703_3255_fu_36492870_p2.
DSP Report: operator mul_ln1118_1794_fu_5291_p2 is absorbed into DSP add_ln703_3255_fu_36492870_p2.
DSP Report: Generating DSP add_ln703_3255_fu_36492870_p2, operation Mode is: PCIN+A''*(B:0xd1).
DSP Report: register data_121_V_read_1_reg_36503311_reg is absorbed into DSP add_ln703_3255_fu_36492870_p2.
DSP Report: register data_121_V_read_1_reg_36503311_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3255_fu_36492870_p2.
DSP Report: operator add_ln703_3255_fu_36492870_p2 is absorbed into DSP add_ln703_3255_fu_36492870_p2.
DSP Report: operator mul_ln1118_2393_fu_5441_p2 is absorbed into DSP add_ln703_3255_fu_36492870_p2.
DSP Report: Generating DSP add_ln703_3255_reg_36510635_reg, operation Mode is: PCIN+A''*(B:0xd8).
DSP Report: register data_120_V_read_1_reg_36503327_reg is absorbed into DSP add_ln703_3255_reg_36510635_reg.
DSP Report: register data_120_V_read_1_reg_36503327_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3255_reg_36510635_reg.
DSP Report: register add_ln703_3255_reg_36510635_reg is absorbed into DSP add_ln703_3255_reg_36510635_reg.
DSP Report: operator add_ln703_3255_fu_36492870_p2 is absorbed into DSP add_ln703_3255_reg_36510635_reg.
DSP Report: operator mul_ln1118_2371_fu_5897_p2 is absorbed into DSP add_ln703_3255_reg_36510635_reg.
DSP Report: Generating DSP mul_ln1118_1366_fu_4900_p2, operation Mode is: A''*(B:0xba).
DSP Report: register data_68_V_read_1_reg_36504174_reg is absorbed into DSP mul_ln1118_1366_fu_4900_p2.
DSP Report: register zext_ln1118_1121_reg_36506806_reg is absorbed into DSP mul_ln1118_1366_fu_4900_p2.
DSP Report: operator mul_ln1118_1366_fu_4900_p2 is absorbed into DSP mul_ln1118_1366_fu_4900_p2.
DSP Report: Generating DSP add_ln703_3244_fu_36492796_p2, operation Mode is: C+A''*(B:0x3ff6c).
DSP Report: register add_ln703_3244_fu_36492796_p2 is absorbed into DSP add_ln703_3244_fu_36492796_p2.
DSP Report: register add_ln703_3244_fu_36492796_p2 is absorbed into DSP add_ln703_3244_fu_36492796_p2.
DSP Report: operator add_ln703_3244_fu_36492796_p2 is absorbed into DSP add_ln703_3244_fu_36492796_p2.
DSP Report: operator mul_ln1118_2580_fu_5796_p2 is absorbed into DSP add_ln703_3244_fu_36492796_p2.
DSP Report: Generating DSP mul_ln1118_1438_fu_5853_p2, operation Mode is: A''*(B:0xc2).
DSP Report: register data_72_V_read_1_reg_36504111_reg is absorbed into DSP mul_ln1118_1438_fu_5853_p2.
DSP Report: register zext_ln1118_1190_reg_36506892_reg is absorbed into DSP mul_ln1118_1438_fu_5853_p2.
DSP Report: operator mul_ln1118_1438_fu_5853_p2 is absorbed into DSP mul_ln1118_1438_fu_5853_p2.
DSP Report: Generating DSP add_ln703_3250_fu_36492838_p2, operation Mode is: PCIN+A''*(B:0xb0).
DSP Report: register data_71_V_read_1_reg_36504126_reg is absorbed into DSP add_ln703_3250_fu_36492838_p2.
DSP Report: register data_71_V_read_1_reg_36504126_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3250_fu_36492838_p2.
DSP Report: operator add_ln703_3250_fu_36492838_p2 is absorbed into DSP add_ln703_3250_fu_36492838_p2.
DSP Report: operator mul_ln1118_1421_fu_4736_p2 is absorbed into DSP add_ln703_3250_fu_36492838_p2.
DSP Report: Generating DSP add_ln703_3250_fu_36492838_p2, operation Mode is: PCIN+A''*(B:0x93).
DSP Report: register data_70_V_read_1_reg_36504141_reg is absorbed into DSP add_ln703_3250_fu_36492838_p2.
DSP Report: register data_70_V_read_1_reg_36504141_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3250_fu_36492838_p2.
DSP Report: operator add_ln703_3250_fu_36492838_p2 is absorbed into DSP add_ln703_3250_fu_36492838_p2.
DSP Report: operator mul_ln1118_1403_fu_6183_p2 is absorbed into DSP add_ln703_3250_fu_36492838_p2.
DSP Report: Generating DSP add_ln703_3250_fu_36492838_p2, operation Mode is: PCIN+A''*(B:0xda).
DSP Report: register data_84_V_read_1_reg_36503917_reg is absorbed into DSP add_ln703_3250_fu_36492838_p2.
DSP Report: register data_84_V_read_1_reg_36503917_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3250_fu_36492838_p2.
DSP Report: operator add_ln703_3250_fu_36492838_p2 is absorbed into DSP add_ln703_3250_fu_36492838_p2.
DSP Report: operator mul_ln1118_1660_fu_6445_p2 is absorbed into DSP add_ln703_3250_fu_36492838_p2.
DSP Report: Generating DSP add_ln703_3250_reg_36510630_reg, operation Mode is: PCIN+A''*(B:0x83).
DSP Report: register data_79_V_read_1_reg_36504001_reg is absorbed into DSP add_ln703_3250_reg_36510630_reg.
DSP Report: register data_79_V_read_1_reg_36504001_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3250_reg_36510630_reg.
DSP Report: register add_ln703_3250_reg_36510630_reg is absorbed into DSP add_ln703_3250_reg_36510630_reg.
DSP Report: operator add_ln703_3250_fu_36492838_p2 is absorbed into DSP add_ln703_3250_reg_36510630_reg.
DSP Report: operator mul_ln1118_1573_fu_6170_p2 is absorbed into DSP add_ln703_3250_reg_36510630_reg.
DSP Report: Generating DSP add_ln703_3270_fu_36492960_p2, operation Mode is: C+A''*(B:0x4c).
DSP Report: register data_73_V_read_1_reg_36504094_reg is absorbed into DSP add_ln703_3270_fu_36492960_p2.
DSP Report: register data_73_V_read_1_reg_36504094_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3270_fu_36492960_p2.
DSP Report: operator add_ln703_3270_fu_36492960_p2 is absorbed into DSP add_ln703_3270_fu_36492960_p2.
DSP Report: operator mul_ln1118_1459_fu_4629_p2 is absorbed into DSP add_ln703_3270_fu_36492960_p2.
DSP Report: Generating DSP mul_ln1118_1317_fu_5423_p2, operation Mode is: A''*(B:0x65).
DSP Report: register data_65_V_read_1_reg_36504225_reg is absorbed into DSP mul_ln1118_1317_fu_5423_p2.
DSP Report: register zext_ln1118_1066_reg_36506722_reg is absorbed into DSP mul_ln1118_1317_fu_5423_p2.
DSP Report: operator mul_ln1118_1317_fu_5423_p2 is absorbed into DSP mul_ln1118_1317_fu_5423_p2.
DSP Report: Generating DSP add_ln703_3268_fu_36492940_p2, operation Mode is: C+A''*(B:0x3ff96).
DSP Report: register add_ln703_3268_fu_36492940_p2 is absorbed into DSP add_ln703_3268_fu_36492940_p2.
DSP Report: register add_ln703_3268_fu_36492940_p2 is absorbed into DSP add_ln703_3268_fu_36492940_p2.
DSP Report: operator add_ln703_3268_fu_36492940_p2 is absorbed into DSP add_ln703_3268_fu_36492940_p2.
DSP Report: operator mul_ln1118_2793_fu_3731_p2 is absorbed into DSP add_ln703_3268_fu_36492940_p2.
DSP Report: Generating DSP mul_ln1118_2089_fu_4705_p2, operation Mode is: A''*(B:0x3ff91).
DSP Report: register mul_ln1118_2089_fu_4705_p2 is absorbed into DSP mul_ln1118_2089_fu_4705_p2.
DSP Report: register mul_ln1118_2089_fu_4705_p2 is absorbed into DSP mul_ln1118_2089_fu_4705_p2.
DSP Report: operator mul_ln1118_2089_fu_4705_p2 is absorbed into DSP mul_ln1118_2089_fu_4705_p2.
DSP Report: Generating DSP mul_ln1118_2452_fu_5158_p2, operation Mode is: A''*(B:0x3ffb6).
DSP Report: register mul_ln1118_2452_fu_5158_p2 is absorbed into DSP mul_ln1118_2452_fu_5158_p2.
DSP Report: register mul_ln1118_2452_fu_5158_p2 is absorbed into DSP mul_ln1118_2452_fu_5158_p2.
DSP Report: operator mul_ln1118_2452_fu_5158_p2 is absorbed into DSP mul_ln1118_2452_fu_5158_p2.
DSP Report: Generating DSP mul_ln1118_1499_fu_3515_p2, operation Mode is: A''*(B:0x3ff8c).
DSP Report: register mul_ln1118_1499_fu_3515_p2 is absorbed into DSP mul_ln1118_1499_fu_3515_p2.
DSP Report: register mul_ln1118_1499_fu_3515_p2 is absorbed into DSP mul_ln1118_1499_fu_3515_p2.
DSP Report: operator mul_ln1118_1499_fu_3515_p2 is absorbed into DSP mul_ln1118_1499_fu_3515_p2.
DSP Report: Generating DSP mul_ln1118_1756_fu_4327_p2, operation Mode is: A''*(B:0x3ffa6).
DSP Report: register mul_ln1118_1756_fu_4327_p2 is absorbed into DSP mul_ln1118_1756_fu_4327_p2.
DSP Report: register mul_ln1118_1756_fu_4327_p2 is absorbed into DSP mul_ln1118_1756_fu_4327_p2.
DSP Report: operator mul_ln1118_1756_fu_4327_p2 is absorbed into DSP mul_ln1118_1756_fu_4327_p2.
DSP Report: Generating DSP mul_ln1118_1839_fu_3460_p2, operation Mode is: A''*(B:0x3ff9d).
DSP Report: register mul_ln1118_1839_fu_3460_p2 is absorbed into DSP mul_ln1118_1839_fu_3460_p2.
DSP Report: register mul_ln1118_1839_fu_3460_p2 is absorbed into DSP mul_ln1118_1839_fu_3460_p2.
DSP Report: operator mul_ln1118_1839_fu_3460_p2 is absorbed into DSP mul_ln1118_1839_fu_3460_p2.
DSP Report: Generating DSP mul_ln1118_2368_fu_4418_p2, operation Mode is: A''*(B:0x3febd).
DSP Report: register mul_ln1118_2368_fu_4418_p2 is absorbed into DSP mul_ln1118_2368_fu_4418_p2.
DSP Report: register mul_ln1118_2368_fu_4418_p2 is absorbed into DSP mul_ln1118_2368_fu_4418_p2.
DSP Report: operator mul_ln1118_2368_fu_4418_p2 is absorbed into DSP mul_ln1118_2368_fu_4418_p2.
DSP Report: Generating DSP mul_ln1118_1346_fu_4864_p2, operation Mode is: A''*(B:0x2e).
DSP Report: register data_67_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1346_fu_4864_p2.
DSP Report: register data_67_V_read_1_reg_36504192_reg is absorbed into DSP mul_ln1118_1346_fu_4864_p2.
DSP Report: operator mul_ln1118_1346_fu_4864_p2 is absorbed into DSP mul_ln1118_1346_fu_4864_p2.
DSP Report: Generating DSP add_ln703_1958_reg_36508794_reg, operation Mode is: C+A''*(B:0x3ffcc).
DSP Report: register add_ln703_1958_reg_36508794_reg is absorbed into DSP add_ln703_1958_reg_36508794_reg.
DSP Report: register add_ln703_1958_reg_36508794_reg is absorbed into DSP add_ln703_1958_reg_36508794_reg.
DSP Report: register add_ln703_1958_reg_36508794_reg is absorbed into DSP add_ln703_1958_reg_36508794_reg.
DSP Report: operator add_ln703_1958_fu_36460890_p2 is absorbed into DSP add_ln703_1958_reg_36508794_reg.
DSP Report: operator mul_ln1118_1810_fu_5362_p2 is absorbed into DSP add_ln703_1958_reg_36508794_reg.
DSP Report: Generating DSP mul_ln1118_1400_fu_6330_p2, operation Mode is: A''*(B:0x3ffcf).
DSP Report: register mul_ln1118_1400_fu_6330_p2 is absorbed into DSP mul_ln1118_1400_fu_6330_p2.
DSP Report: register mul_ln1118_1400_fu_6330_p2 is absorbed into DSP mul_ln1118_1400_fu_6330_p2.
DSP Report: operator mul_ln1118_1400_fu_6330_p2 is absorbed into DSP mul_ln1118_1400_fu_6330_p2.
DSP Report: Generating DSP add_ln703_1957_fu_36484657_p2, operation Mode is: C+A''*(B:0x52).
DSP Report: register data_100_V_read_1_reg_36503660_reg is absorbed into DSP add_ln703_1957_fu_36484657_p2.
DSP Report: register data_100_V_read_1_reg_36503660_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1957_fu_36484657_p2.
DSP Report: operator add_ln703_1957_fu_36484657_p2 is absorbed into DSP add_ln703_1957_fu_36484657_p2.
DSP Report: operator mul_ln1118_1968_fu_3644_p2 is absorbed into DSP add_ln703_1957_fu_36484657_p2.
DSP Report: Generating DSP mul_ln1118_1693_fu_3113_p2, operation Mode is: A''*(B:0x76).
DSP Report: register data_86_V_read_1_reg_36503887_reg is absorbed into DSP mul_ln1118_1693_fu_3113_p2.
DSP Report: register add_ln703_3355_fu_36493515_p2 is absorbed into DSP mul_ln1118_1693_fu_3113_p2.
DSP Report: operator mul_ln1118_1693_fu_3113_p2 is absorbed into DSP mul_ln1118_1693_fu_3113_p2.
DSP Report: Generating DSP add_ln703_1956_fu_36484651_p2, operation Mode is: PCIN+A''*(B:0x6d).
DSP Report: register data_81_V_read_1_reg_36503967_reg is absorbed into DSP add_ln703_1956_fu_36484651_p2.
DSP Report: register data_81_V_read_1_reg_36503967_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1956_fu_36484651_p2.
DSP Report: operator add_ln703_1956_fu_36484651_p2 is absorbed into DSP add_ln703_1956_fu_36484651_p2.
DSP Report: operator mul_ln1118_1606_fu_5604_p2 is absorbed into DSP add_ln703_1956_fu_36484651_p2.
DSP Report: Generating DSP add_ln703_1956_fu_36484651_p2, operation Mode is: PCIN+A''*(B:0x68).
DSP Report: register data_79_V_read_1_reg_36504001_reg is absorbed into DSP add_ln703_1956_fu_36484651_p2.
DSP Report: register zext_ln1118_1312_reg_36507037_reg is absorbed into DSP add_ln703_1956_fu_36484651_p2.
DSP Report: operator add_ln703_1956_fu_36484651_p2 is absorbed into DSP add_ln703_1956_fu_36484651_p2.
DSP Report: operator mul_ln1118_1569_fu_6044_p2 is absorbed into DSP add_ln703_1956_fu_36484651_p2.
DSP Report: Generating DSP add_ln703_1956_fu_36484651_p2, operation Mode is: PCIN+A''*(B:0x54).
DSP Report: register data_98_V_read_1_reg_36503695_reg is absorbed into DSP add_ln703_1956_fu_36484651_p2.
DSP Report: register data_98_V_read_1_reg_36503695_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1956_fu_36484651_p2.
DSP Report: operator add_ln703_1956_fu_36484651_p2 is absorbed into DSP add_ln703_1956_fu_36484651_p2.
DSP Report: operator mul_ln1118_1931_fu_3432_p2 is absorbed into DSP add_ln703_1956_fu_36484651_p2.
DSP Report: Generating DSP add_ln703_1956_reg_36509455_reg, operation Mode is: PCIN+A''*(B:0x45).
DSP Report: register data_90_V_read_1_reg_36503822_reg is absorbed into DSP add_ln703_1956_reg_36509455_reg.
DSP Report: register zext_ln1118_1514_reg_36507178_reg is absorbed into DSP add_ln703_1956_reg_36509455_reg.
DSP Report: register add_ln703_1956_reg_36509455_reg is absorbed into DSP add_ln703_1956_reg_36509455_reg.
DSP Report: operator add_ln703_1956_fu_36484651_p2 is absorbed into DSP add_ln703_1956_reg_36509455_reg.
DSP Report: operator mul_ln1118_1771_fu_4678_p2 is absorbed into DSP add_ln703_1956_reg_36509455_reg.
DSP Report: Generating DSP mul_ln1118_1341_fu_3107_p2, operation Mode is: A''*(B:0x3ffed).
DSP Report: register mul_ln1118_1341_fu_3107_p2 is absorbed into DSP mul_ln1118_1341_fu_3107_p2.
DSP Report: register mul_ln1118_1341_fu_3107_p2 is absorbed into DSP mul_ln1118_1341_fu_3107_p2.
DSP Report: operator mul_ln1118_1341_fu_3107_p2 is absorbed into DSP mul_ln1118_1341_fu_3107_p2.
DSP Report: Generating DSP mul_ln1118_1204_fu_4723_p2, operation Mode is: A''*(B:0x1d).
DSP Report: register data_60_V_read_1_reg_36504308_reg is absorbed into DSP mul_ln1118_1204_fu_4723_p2.
DSP Report: register data_60_V_read_1_reg_36504308_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1204_fu_4723_p2.
DSP Report: operator mul_ln1118_1204_fu_4723_p2 is absorbed into DSP mul_ln1118_1204_fu_4723_p2.
DSP Report: Generating DSP add_ln703_1891_fu_36484172_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_1891_fu_36484172_p2 is absorbed into DSP add_ln703_1891_fu_36484172_p2.
DSP Report: Generating DSP mul_ln1118_1844_fu_3881_p2, operation Mode is: A''*(B:0xe2).
DSP Report: register data_93_V_read_1_reg_36503775_reg is absorbed into DSP mul_ln1118_1844_fu_3881_p2.
DSP Report: register data_93_V_read_1_reg_36503775_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1844_fu_3881_p2.
DSP Report: operator mul_ln1118_1844_fu_3881_p2 is absorbed into DSP mul_ln1118_1844_fu_3881_p2.
DSP Report: Generating DSP add_ln703_3737_fu_36495922_p2, operation Mode is: PCIN+A''*(B:0xef).
DSP Report: register data_73_V_read_1_reg_36504094_reg is absorbed into DSP add_ln703_3737_fu_36495922_p2.
DSP Report: register zext_ln1118_1209_reg_36506914_reg is absorbed into DSP add_ln703_3737_fu_36495922_p2.
DSP Report: operator add_ln703_3737_fu_36495922_p2 is absorbed into DSP add_ln703_3737_fu_36495922_p2.
DSP Report: operator mul_ln1118_1467_fu_2955_p2 is absorbed into DSP add_ln703_3737_fu_36495922_p2.
DSP Report: Generating DSP add_ln703_3737_reg_36511170_reg, operation Mode is: PCIN+A''*(B:0xe5).
DSP Report: register data_92_V_read_1_reg_36503790_reg is absorbed into DSP add_ln703_3737_reg_36511170_reg.
DSP Report: register zext_ln1118_1550_reg_36507220_reg is absorbed into DSP add_ln703_3737_reg_36511170_reg.
DSP Report: register add_ln703_3737_reg_36511170_reg is absorbed into DSP add_ln703_3737_reg_36511170_reg.
DSP Report: operator add_ln703_3737_fu_36495922_p2 is absorbed into DSP add_ln703_3737_reg_36511170_reg.
DSP Report: operator mul_ln1118_1822_fu_4490_p2 is absorbed into DSP add_ln703_3737_reg_36511170_reg.
DSP Report: Generating DSP mul_ln1118_1428_fu_4863_p2, operation Mode is: A''*(B:0xa5).
DSP Report: register data_71_V_read_1_reg_36504126_reg is absorbed into DSP mul_ln1118_1428_fu_4863_p2.
DSP Report: register data_71_V_read_1_reg_36504126_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1428_fu_4863_p2.
DSP Report: operator mul_ln1118_1428_fu_4863_p2 is absorbed into DSP mul_ln1118_1428_fu_4863_p2.
DSP Report: Generating DSP add_ln703_3735_reg_36511165_reg, operation Mode is: PCIN+A''*(B:0xc6).
DSP Report: register data_69_V_read_1_reg_36504158_reg is absorbed into DSP add_ln703_3735_reg_36511165_reg.
DSP Report: register zext_ln1118_1141_reg_36506844_reg is absorbed into DSP add_ln703_3735_reg_36511165_reg.
DSP Report: register add_ln703_3735_reg_36511165_reg is absorbed into DSP add_ln703_3735_reg_36511165_reg.
DSP Report: operator add_ln703_3735_fu_36495906_p2 is absorbed into DSP add_ln703_3735_reg_36511165_reg.
DSP Report: operator mul_ln1118_1390_fu_3463_p2 is absorbed into DSP add_ln703_3735_reg_36511165_reg.
DSP Report: Generating DSP mul_ln1118_1642_fu_5926_p2, operation Mode is: A''*(B:0x3ff9d).
DSP Report: register mul_ln1118_1642_fu_5926_p2 is absorbed into DSP mul_ln1118_1642_fu_5926_p2.
DSP Report: register mul_ln1118_1642_fu_5926_p2 is absorbed into DSP mul_ln1118_1642_fu_5926_p2.
DSP Report: operator mul_ln1118_1642_fu_5926_p2 is absorbed into DSP mul_ln1118_1642_fu_5926_p2.
DSP Report: Generating DSP add_ln703_3359_fu_36493527_p2, operation Mode is: C+A''*(B:0xd0).
DSP Report: register data_112_V_read_1_reg_36503460_reg is absorbed into DSP add_ln703_3359_fu_36493527_p2.
DSP Report: register data_112_V_read_1_reg_36503460_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3359_fu_36493527_p2.
DSP Report: operator add_ln703_3359_fu_36493527_p2 is absorbed into DSP add_ln703_3359_fu_36493527_p2.
DSP Report: operator mul_ln1118_2209_fu_5183_p2 is absorbed into DSP add_ln703_3359_fu_36493527_p2.
DSP Report: Generating DSP add_ln703_3360_reg_36510755_reg, operation Mode is: PCIN+A''*(B:0xb1).
DSP Report: register data_101_V_read_1_reg_36503642_reg is absorbed into DSP add_ln703_3360_reg_36510755_reg.
DSP Report: register zext_ln1118_1709_reg_36507353_reg is absorbed into DSP add_ln703_3360_reg_36510755_reg.
DSP Report: register add_ln703_3360_reg_36510755_reg is absorbed into DSP add_ln703_3360_reg_36510755_reg.
DSP Report: operator add_ln703_3360_fu_36493537_p2 is absorbed into DSP add_ln703_3360_reg_36510755_reg.
DSP Report: operator mul_ln1118_1994_fu_2610_p2 is absorbed into DSP add_ln703_3360_reg_36510755_reg.
DSP Report: Generating DSP mul_ln1118_1816_fu_4114_p2, operation Mode is: A''*(B:0xc2).
DSP Report: register data_92_V_read_1_reg_36503790_reg is absorbed into DSP mul_ln1118_1816_fu_4114_p2.
DSP Report: register zext_ln1118_1550_reg_36507220_reg is absorbed into DSP mul_ln1118_1816_fu_4114_p2.
DSP Report: operator mul_ln1118_1816_fu_4114_p2 is absorbed into DSP mul_ln1118_1816_fu_4114_p2.
DSP Report: Generating DSP add_ln703_3358_reg_36510750_reg, operation Mode is: PCIN+A''*(B:0x92).
DSP Report: register data_88_V_read_1_reg_36503855_reg is absorbed into DSP add_ln703_3358_reg_36510750_reg.
DSP Report: register data_88_V_read_1_reg_36503855_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3358_reg_36510750_reg.
DSP Report: register add_ln703_3358_reg_36510750_reg is absorbed into DSP add_ln703_3358_reg_36510750_reg.
DSP Report: operator add_ln703_3358_fu_36493521_p2 is absorbed into DSP add_ln703_3358_reg_36510750_reg.
DSP Report: operator mul_ln1118_1740_fu_6579_p2 is absorbed into DSP add_ln703_3358_reg_36510750_reg.
DSP Report: Generating DSP mul_ln1118_1627_fu_5725_p2, operation Mode is: A''*(B:0x57).
DSP Report: register data_82_V_read_1_reg_36503950_reg is absorbed into DSP mul_ln1118_1627_fu_5725_p2.
DSP Report: register data_82_V_read_1_reg_36503950_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1627_fu_5725_p2.
DSP Report: operator mul_ln1118_1627_fu_5725_p2 is absorbed into DSP mul_ln1118_1627_fu_5725_p2.
DSP Report: Generating DSP add_ln703_3365_fu_36493569_p2, operation Mode is: PCIN+A''*(B:0x55).
DSP Report: register data_78_V_read_1_reg_36504017_reg is absorbed into DSP add_ln703_3365_fu_36493569_p2.
DSP Report: register zext_ln1118_1296_reg_36507018_reg is absorbed into DSP add_ln703_3365_fu_36493569_p2.
DSP Report: operator add_ln703_3365_fu_36493569_p2 is absorbed into DSP add_ln703_3365_fu_36493569_p2.
DSP Report: operator mul_ln1118_1558_fu_5299_p2 is absorbed into DSP add_ln703_3365_fu_36493569_p2.
DSP Report: Generating DSP add_ln703_3365_reg_36510765_reg, operation Mode is: PCIN+A''*(B:0x55).
DSP Report: register data_80_V_read_1_reg_36503985_reg is absorbed into DSP add_ln703_3365_reg_36510765_reg.
DSP Report: register zext_ln1118_1334_reg_36507057_reg is absorbed into DSP add_ln703_3365_reg_36510765_reg.
DSP Report: register add_ln703_3365_reg_36510765_reg is absorbed into DSP add_ln703_3365_reg_36510765_reg.
DSP Report: operator add_ln703_3365_fu_36493569_p2 is absorbed into DSP add_ln703_3365_reg_36510765_reg.
DSP Report: operator mul_ln1118_1590_fu_5044_p2 is absorbed into DSP add_ln703_3365_reg_36510765_reg.
DSP Report: Generating DSP mul_ln1118_1300_fu_6281_p2, operation Mode is: A''*(B:0x68).
DSP Report: register data_64_V_read_1_reg_36504242_reg is absorbed into DSP mul_ln1118_1300_fu_6281_p2.
DSP Report: register zext_ln1118_1047_reg_36506697_reg is absorbed into DSP mul_ln1118_1300_fu_6281_p2.
DSP Report: operator mul_ln1118_1300_fu_6281_p2 is absorbed into DSP mul_ln1118_1300_fu_6281_p2.
DSP Report: Generating DSP add_ln703_3362_fu_36493543_p2, operation Mode is: C+A''*(B:0x3ffaa).
DSP Report: register add_ln703_3362_fu_36493543_p2 is absorbed into DSP add_ln703_3362_fu_36493543_p2.
DSP Report: register add_ln703_3362_fu_36493543_p2 is absorbed into DSP add_ln703_3362_fu_36493543_p2.
DSP Report: operator add_ln703_3362_fu_36493543_p2 is absorbed into DSP add_ln703_3362_fu_36493543_p2.
DSP Report: operator mul_ln1118_1915_fu_3965_p2 is absorbed into DSP add_ln703_3362_fu_36493543_p2.
DSP Report: Generating DSP mul_ln1118_1675_fu_5428_p2, operation Mode is: A''*(B:0x3ffb7).
DSP Report: register mul_ln1118_1675_fu_5428_p2 is absorbed into DSP mul_ln1118_1675_fu_5428_p2.
DSP Report: register mul_ln1118_1675_fu_5428_p2 is absorbed into DSP mul_ln1118_1675_fu_5428_p2.
DSP Report: operator mul_ln1118_1675_fu_5428_p2 is absorbed into DSP mul_ln1118_1675_fu_5428_p2.
DSP Report: Generating DSP mul_ln1118_2032_fu_6124_p2, operation Mode is: A''*(B:0x57).
DSP Report: register data_103_V_read_1_reg_36503608_reg is absorbed into DSP mul_ln1118_2032_fu_6124_p2.
DSP Report: register zext_ln1118_1745_reg_36507382_reg is absorbed into DSP mul_ln1118_2032_fu_6124_p2.
DSP Report: operator mul_ln1118_2032_fu_6124_p2 is absorbed into DSP mul_ln1118_2032_fu_6124_p2.
DSP Report: Generating DSP add_ln703_3371_fu_36493591_p2, operation Mode is: PCIN+A''*(B:0x6d).
DSP Report: register data_93_V_read_1_reg_36503775_reg is absorbed into DSP add_ln703_3371_fu_36493591_p2.
DSP Report: register zext_ln1118_1566_reg_36507258_reg is absorbed into DSP add_ln703_3371_fu_36493591_p2.
DSP Report: operator add_ln703_3371_fu_36493591_p2 is absorbed into DSP add_ln703_3371_fu_36493591_p2.
DSP Report: operator mul_ln1118_1840_fu_6448_p2 is absorbed into DSP add_ln703_3371_fu_36493591_p2.
DSP Report: Generating DSP add_ln703_3371_reg_36510775_reg, operation Mode is: PCIN+A''*(B:0x63).
DSP Report: register data_99_V_read_1_reg_36503676_reg is absorbed into DSP add_ln703_3371_reg_36510775_reg.
DSP Report: register zext_ln1118_1674_reg_36507335_reg is absorbed into DSP add_ln703_3371_reg_36510775_reg.
DSP Report: register add_ln703_3371_reg_36510775_reg is absorbed into DSP add_ln703_3371_reg_36510775_reg.
DSP Report: operator add_ln703_3371_fu_36493591_p2 is absorbed into DSP add_ln703_3371_reg_36510775_reg.
DSP Report: operator mul_ln1118_1950_fu_3695_p2 is absorbed into DSP add_ln703_3371_reg_36510775_reg.
DSP Report: Generating DSP mul_ln1118_1795_fu_4706_p2, operation Mode is: A''*(B:0x79).
DSP Report: register data_91_V_read_1_reg_36503806_reg is absorbed into DSP mul_ln1118_1795_fu_4706_p2.
DSP Report: register zext_ln1118_1529_reg_36507192_reg is absorbed into DSP mul_ln1118_1795_fu_4706_p2.
DSP Report: operator mul_ln1118_1795_fu_4706_p2 is absorbed into DSP mul_ln1118_1795_fu_4706_p2.
DSP Report: Generating DSP add_ln703_3369_reg_36510770_reg, operation Mode is: PCIN+A''*(B:0x74).
DSP Report: register data_89_V_read_1_reg_36503837_reg is absorbed into DSP add_ln703_3369_reg_36510770_reg.
DSP Report: register zext_ln1118_1499_reg_36507161_reg is absorbed into DSP add_ln703_3369_reg_36510770_reg.
DSP Report: register add_ln703_3369_reg_36510770_reg is absorbed into DSP add_ln703_3369_reg_36510770_reg.
DSP Report: operator add_ln703_3369_fu_36493575_p2 is absorbed into DSP add_ln703_3369_reg_36510770_reg.
DSP Report: operator mul_ln1118_1757_fu_4638_p2 is absorbed into DSP add_ln703_3369_reg_36510770_reg.
DSP Report: Generating DSP mul_ln1118_1351_fu_4669_p2, operation Mode is: A''*(B:0x2b).
DSP Report: register data_67_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1351_fu_4669_p2.
DSP Report: register data_67_V_read_1_reg_36504192_reg is absorbed into DSP mul_ln1118_1351_fu_4669_p2.
DSP Report: operator mul_ln1118_1351_fu_4669_p2 is absorbed into DSP mul_ln1118_1351_fu_4669_p2.
DSP Report: Generating DSP add_ln703_3375_reg_36509104_reg, operation Mode is: PCIN+A''*(B:0x2c).
DSP Report: register data_76_V_read_int_reg_reg is absorbed into DSP add_ln703_3375_reg_36509104_reg.
DSP Report: register zext_ln1118_1268_reg_36505610_reg is absorbed into DSP add_ln703_3375_reg_36509104_reg.
DSP Report: register add_ln703_3375_reg_36509104_reg is absorbed into DSP add_ln703_3375_reg_36509104_reg.
DSP Report: operator add_ln703_3375_fu_36461648_p2 is absorbed into DSP add_ln703_3375_reg_36509104_reg.
DSP Report: operator mul_ln1118_1523_fu_4984_p2 is absorbed into DSP add_ln703_3375_reg_36509104_reg.
DSP Report: Generating DSP mul_ln1118_1661_fu_5120_p2, operation Mode is: A''*(B:0x3ffc3).
DSP Report: register mul_ln1118_1661_fu_5120_p2 is absorbed into DSP mul_ln1118_1661_fu_5120_p2.
DSP Report: register mul_ln1118_1661_fu_5120_p2 is absorbed into DSP mul_ln1118_1661_fu_5120_p2.
DSP Report: operator mul_ln1118_1661_fu_5120_p2 is absorbed into DSP mul_ln1118_1661_fu_5120_p2.
DSP Report: Generating DSP mul_ln1118_2268_fu_3222_p2, operation Mode is: A''*(B:0x74).
DSP Report: register data_115_V_read_1_reg_36503408_reg is absorbed into DSP mul_ln1118_2268_fu_3222_p2.
DSP Report: register data_115_V_read_1_reg_36503408_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2268_fu_3222_p2.
DSP Report: operator mul_ln1118_2268_fu_3222_p2 is absorbed into DSP mul_ln1118_2268_fu_3222_p2.
DSP Report: Generating DSP mul_ln1118_1216_fu_5444_p2, operation Mode is: A''*(B:0x3ffd4).
DSP Report: register mul_ln1118_1216_fu_5444_p2 is absorbed into DSP mul_ln1118_1216_fu_5444_p2.
DSP Report: register mul_ln1118_1216_fu_5444_p2 is absorbed into DSP mul_ln1118_1216_fu_5444_p2.
DSP Report: operator mul_ln1118_1216_fu_5444_p2 is absorbed into DSP mul_ln1118_1216_fu_5444_p2.
DSP Report: Generating DSP add_ln703_3374_fu_36493603_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_3374_fu_36493603_p2 is absorbed into DSP add_ln703_3374_fu_36493603_p2.
DSP Report: Generating DSP add_ln703_3382_fu_36493662_p2, operation Mode is: C+A''*(B:0x1a).
DSP Report: register zext_ln1118_1182_reg_36505605_reg is absorbed into DSP add_ln703_3382_fu_36493662_p2.
DSP Report: register zext_ln1118_1182_reg_36505605_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3382_fu_36493662_p2.
DSP Report: operator add_ln703_3382_fu_36493662_p2 is absorbed into DSP add_ln703_3382_fu_36493662_p2.
DSP Report: operator mul_ln1118_1422_fu_2835_p2 is absorbed into DSP add_ln703_3382_fu_36493662_p2.
DSP Report: Generating DSP add_ln703_3379_fu_36493632_p2, operation Mode is: C+A''*(B:0x17).
DSP Report: register data_61_V_read_1_reg_36504293_reg is absorbed into DSP add_ln703_3379_fu_36493632_p2.
DSP Report: register zext_ln1118_992_reg_36506634_reg is absorbed into DSP add_ln703_3379_fu_36493632_p2.
DSP Report: operator add_ln703_3379_fu_36493632_p2 is absorbed into DSP add_ln703_3379_fu_36493632_p2.
DSP Report: operator mul_ln1118_1237_fu_5407_p2 is absorbed into DSP add_ln703_3379_fu_36493632_p2.
DSP Report: Generating DSP add_ln703_3380_fu_36493642_p2, operation Mode is: C+A''*(B:0x2f).
DSP Report: register data_90_V_read_1_reg_36503822_reg is absorbed into DSP add_ln703_3380_fu_36493642_p2.
DSP Report: register data_90_V_read_1_reg_36503822_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3380_fu_36493642_p2.
DSP Report: operator add_ln703_3380_fu_36493642_p2 is absorbed into DSP add_ln703_3380_fu_36493642_p2.
DSP Report: operator mul_ln1118_1775_fu_6333_p2 is absorbed into DSP add_ln703_3380_fu_36493642_p2.
DSP Report: Generating DSP add_ln703_3389_reg_36510785_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_3389_reg_36510785_reg is absorbed into DSP add_ln703_3389_reg_36510785_reg.
DSP Report: operator add_ln703_3389_fu_36493724_p2 is absorbed into DSP add_ln703_3389_reg_36510785_reg.
DSP Report: Generating DSP mul_ln1118_1696_fu_5449_p2, operation Mode is: A''*(B:0xb2).
DSP Report: register data_86_V_read_1_reg_36503887_reg is absorbed into DSP mul_ln1118_1696_fu_5449_p2.
DSP Report: register add_ln703_3355_fu_36493515_p2 is absorbed into DSP mul_ln1118_1696_fu_5449_p2.
DSP Report: operator mul_ln1118_1696_fu_5449_p2 is absorbed into DSP mul_ln1118_1696_fu_5449_p2.
DSP Report: Generating DSP add_ln703_3355_fu_36493515_p2, operation Mode is: PCIN+A''*(B:0xcc).
DSP Report: register data_87_V_read_1_reg_36503871_reg is absorbed into DSP add_ln703_3355_fu_36493515_p2.
DSP Report: register data_87_V_read_1_reg_36503871_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3355_fu_36493515_p2.
DSP Report: operator add_ln703_3355_fu_36493515_p2 is absorbed into DSP add_ln703_3355_fu_36493515_p2.
DSP Report: operator mul_ln1118_1721_fu_6574_p2 is absorbed into DSP add_ln703_3355_fu_36493515_p2.
DSP Report: Generating DSP mul_ln1118_1500_fu_4632_p2, operation Mode is: A''*(B:0xa8).
DSP Report: register data_75_V_read_1_reg_36504059_reg is absorbed into DSP mul_ln1118_1500_fu_4632_p2.
DSP Report: register zext_ln1118_1250_reg_36506976_reg is absorbed into DSP mul_ln1118_1500_fu_4632_p2.
DSP Report: operator mul_ln1118_1500_fu_4632_p2 is absorbed into DSP mul_ln1118_1500_fu_4632_p2.
DSP Report: Generating DSP add_ln703_3353_fu_36493499_p2, operation Mode is: PCIN+A''*(B:0xaf).
DSP Report: register data_70_V_read_1_reg_36504141_reg is absorbed into DSP add_ln703_3353_fu_36493499_p2.
DSP Report: register data_70_V_read_1_reg_36504141_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3353_fu_36493499_p2.
DSP Report: operator add_ln703_3353_fu_36493499_p2 is absorbed into DSP add_ln703_3353_fu_36493499_p2.
DSP Report: operator mul_ln1118_1404_fu_4425_p2 is absorbed into DSP add_ln703_3353_fu_36493499_p2.
DSP Report: Generating DSP add_ln703_3353_reg_36510740_reg, operation Mode is: PCIN+A''*(B:0xbf).
DSP Report: register data_73_V_read_1_reg_36504094_reg is absorbed into DSP add_ln703_3353_reg_36510740_reg.
DSP Report: register zext_ln1118_1209_reg_36506914_reg is absorbed into DSP add_ln703_3353_reg_36510740_reg.
DSP Report: register add_ln703_3353_reg_36510740_reg is absorbed into DSP add_ln703_3353_reg_36510740_reg.
DSP Report: operator add_ln703_3353_fu_36493499_p2 is absorbed into DSP add_ln703_3353_reg_36510740_reg.
DSP Report: operator mul_ln1118_1460_fu_2944_p2 is absorbed into DSP add_ln703_3353_reg_36510740_reg.
DSP Report: Generating DSP mul_ln1118_1745_fu_6598_p2, operation Mode is: A''*(B:0x3fed8).
DSP Report: register add_ln703_3084_fu_36491820_p2 is absorbed into DSP mul_ln1118_1745_fu_6598_p2.
DSP Report: register add_ln703_3084_fu_36491820_p2 is absorbed into DSP mul_ln1118_1745_fu_6598_p2.
DSP Report: operator mul_ln1118_1745_fu_6598_p2 is absorbed into DSP mul_ln1118_1745_fu_6598_p2.
DSP Report: Generating DSP mul_ln1118_1784_fu_4696_p2, operation Mode is: A''*(B:0x3fed2).
DSP Report: register mul_ln1118_1784_fu_4696_p2 is absorbed into DSP mul_ln1118_1784_fu_4696_p2.
DSP Report: register mul_ln1118_1784_fu_4696_p2 is absorbed into DSP mul_ln1118_1784_fu_4696_p2.
DSP Report: operator mul_ln1118_1784_fu_4696_p2 is absorbed into DSP mul_ln1118_1784_fu_4696_p2.
DSP Report: Generating DSP mul_ln1118_1755_fu_5012_p2, operation Mode is: A''*(B:0x58).
DSP Report: register data_89_V_read_1_reg_36503837_reg is absorbed into DSP mul_ln1118_1755_fu_5012_p2.
DSP Report: register zext_ln1118_1499_reg_36507161_reg is absorbed into DSP mul_ln1118_1755_fu_5012_p2.
DSP Report: operator mul_ln1118_1755_fu_5012_p2 is absorbed into DSP mul_ln1118_1755_fu_5012_p2.
DSP Report: Generating DSP add_ln703_2015_fu_36485053_p2, operation Mode is: C+A''*(B:0x3ff93).
DSP Report: register add_ln703_2015_fu_36485053_p2 is absorbed into DSP add_ln703_2015_fu_36485053_p2.
DSP Report: register add_ln703_2015_fu_36485053_p2 is absorbed into DSP add_ln703_2015_fu_36485053_p2.
DSP Report: operator add_ln703_2015_fu_36485053_p2 is absorbed into DSP add_ln703_2015_fu_36485053_p2.
DSP Report: operator mul_ln1118_1933_fu_3540_p2 is absorbed into DSP add_ln703_2015_fu_36485053_p2.
DSP Report: Generating DSP add_ln703_2016_reg_36509495_reg, operation Mode is: C+A''*(B:0xb8).
DSP Report: register data_81_V_read_1_reg_36503967_reg is absorbed into DSP add_ln703_2016_reg_36509495_reg.
DSP Report: register data_81_V_read_1_reg_36503967_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2016_reg_36509495_reg.
DSP Report: register add_ln703_2016_reg_36509495_reg is absorbed into DSP add_ln703_2016_reg_36509495_reg.
DSP Report: operator add_ln703_2016_fu_36485063_p2 is absorbed into DSP add_ln703_2016_reg_36509495_reg.
DSP Report: operator mul_ln1118_1607_fu_5070_p2 is absorbed into DSP add_ln703_2016_reg_36509495_reg.
DSP Report: Generating DSP mul_ln1118_2062_fu_5612_p2, operation Mode is: A''*(B:0x17c).
DSP Report: register data_105_V_read_1_reg_36503573_reg is absorbed into DSP mul_ln1118_2062_fu_5612_p2.
DSP Report: register data_105_V_read_1_reg_36503573_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2062_fu_5612_p2.
DSP Report: operator mul_ln1118_2062_fu_5612_p2 is absorbed into DSP mul_ln1118_2062_fu_5612_p2.
DSP Report: Generating DSP add_ln703_2306_fu_36486888_p2, operation Mode is: PCIN+A''*(B:0x14d).
DSP Report: register data_93_V_read_1_reg_36503775_reg is absorbed into DSP add_ln703_2306_fu_36486888_p2.
DSP Report: register zext_ln1118_1566_reg_36507258_reg is absorbed into DSP add_ln703_2306_fu_36486888_p2.
DSP Report: operator add_ln703_2306_fu_36486888_p2 is absorbed into DSP add_ln703_2306_fu_36486888_p2.
DSP Report: operator mul_ln1118_1830_fu_3556_p2 is absorbed into DSP add_ln703_2306_fu_36486888_p2.
DSP Report: Generating DSP add_ln703_2306_fu_36486888_p2, operation Mode is: PCIN+A''*(B:0x195).
DSP Report: register data_92_V_read_1_reg_36503790_reg is absorbed into DSP add_ln703_2306_fu_36486888_p2.
DSP Report: register zext_ln1118_1550_reg_36507220_reg is absorbed into DSP add_ln703_2306_fu_36486888_p2.
DSP Report: operator add_ln703_2306_fu_36486888_p2 is absorbed into DSP add_ln703_2306_fu_36486888_p2.
DSP Report: operator mul_ln1118_1807_fu_3508_p2 is absorbed into DSP add_ln703_2306_fu_36486888_p2.
DSP Report: Generating DSP add_ln703_2306_reg_36509635_reg, operation Mode is: PCIN+A''*(B:0x148).
DSP Report: register data_103_V_read_1_reg_36503608_reg is absorbed into DSP add_ln703_2306_reg_36509635_reg.
DSP Report: register data_103_V_read_1_reg_36503608_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2306_reg_36509635_reg.
DSP Report: register add_ln703_2306_reg_36509635_reg is absorbed into DSP add_ln703_2306_reg_36509635_reg.
DSP Report: operator add_ln703_2306_fu_36486888_p2 is absorbed into DSP add_ln703_2306_reg_36509635_reg.
DSP Report: operator mul_ln1118_2023_fu_3283_p2 is absorbed into DSP add_ln703_2306_reg_36509635_reg.
DSP Report: Generating DSP mul_ln1118_1684_fu_5437_p2, operation Mode is: A''*(B:0x15).
DSP Report: register data_85_V_read_1_reg_36503901_reg is absorbed into DSP mul_ln1118_1684_fu_5437_p2.
DSP Report: register data_85_V_read_1_reg_36503901_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1684_fu_5437_p2.
DSP Report: operator mul_ln1118_1684_fu_5437_p2 is absorbed into DSP mul_ln1118_1684_fu_5437_p2.
DSP Report: Generating DSP add_ln703_2476_fu_36488050_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_2476_fu_36488050_p2 is absorbed into DSP add_ln703_2476_fu_36488050_p2.
DSP Report: register add_ln703_2476_fu_36488050_p2 is absorbed into DSP add_ln703_2476_fu_36488050_p2.
DSP Report: register add_ln703_2476_fu_36488050_p2 is absorbed into DSP add_ln703_2476_fu_36488050_p2.
DSP Report: register add_ln703_2476_fu_36488050_p2 is absorbed into DSP add_ln703_2476_fu_36488050_p2.
DSP Report: register data_73_V_read_1_reg_36504094_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2476_fu_36488050_p2.
DSP Report: operator add_ln703_2476_fu_36488050_p2 is absorbed into DSP add_ln703_2476_fu_36488050_p2.
DSP Report: Generating DSP mul_ln1118_1940_reg_6348574_reg, operation Mode is: (A''*(B:0x3ffe9))'.
DSP Report: register mul_ln1118_1940_reg_6348574_reg is absorbed into DSP mul_ln1118_1940_reg_6348574_reg.
DSP Report: register mul_ln1118_1940_reg_6348574_reg is absorbed into DSP mul_ln1118_1940_reg_6348574_reg.
DSP Report: register mul_ln1118_1940_reg_6348574_reg is absorbed into DSP mul_ln1118_1940_reg_6348574_reg.
DSP Report: operator mul_ln1118_1940_fu_5481_p2 is absorbed into DSP mul_ln1118_1940_reg_6348574_reg.
DSP Report: Generating DSP add_ln703_2471_reg_36509024_reg, operation Mode is: C+A''*(B:0x3d).
DSP Report: register data_94_V_read_int_reg_reg is absorbed into DSP add_ln703_2471_reg_36509024_reg.
DSP Report: register data_94_V_read_1_reg_36503759_reg is absorbed into DSP add_ln703_2471_reg_36509024_reg.
DSP Report: register add_ln703_2471_reg_36509024_reg is absorbed into DSP add_ln703_2471_reg_36509024_reg.
DSP Report: operator add_ln703_2471_fu_36461492_p2 is absorbed into DSP add_ln703_2471_reg_36509024_reg.
DSP Report: operator mul_ln1118_1864_fu_4239_p2 is absorbed into DSP add_ln703_2471_reg_36509024_reg.
DSP Report: Generating DSP mul_ln1118_1632_fu_4891_p2, operation Mode is: A''*(B:0x3ffcb).
DSP Report: register mul_ln1118_1632_fu_4891_p2 is absorbed into DSP mul_ln1118_1632_fu_4891_p2.
DSP Report: register mul_ln1118_1632_fu_4891_p2 is absorbed into DSP mul_ln1118_1632_fu_4891_p2.
DSP Report: operator mul_ln1118_1632_fu_4891_p2 is absorbed into DSP mul_ln1118_1632_fu_4891_p2.
DSP Report: Generating DSP mul_ln1118_1200_fu_3683_p2, operation Mode is: A''*(B:0x23).
DSP Report: register data_59_V_read_1_reg_36504322_reg is absorbed into DSP mul_ln1118_1200_fu_3683_p2.
DSP Report: register zext_ln1118_962_reg_36506576_reg is absorbed into DSP mul_ln1118_1200_fu_3683_p2.
DSP Report: operator mul_ln1118_1200_fu_3683_p2 is absorbed into DSP mul_ln1118_1200_fu_3683_p2.
DSP Report: Generating DSP add_ln703_2470_fu_36488001_p2, operation Mode is: PCIN+A''*(B:0x33).
DSP Report: register data_60_V_read_1_reg_36504308_reg is absorbed into DSP add_ln703_2470_fu_36488001_p2.
DSP Report: register zext_ln1118_981_reg_36506614_reg is absorbed into DSP add_ln703_2470_fu_36488001_p2.
DSP Report: operator add_ln703_2470_fu_36488001_p2 is absorbed into DSP add_ln703_2470_fu_36488001_p2.
DSP Report: operator mul_ln1118_1224_fu_5818_p2 is absorbed into DSP add_ln703_2470_fu_36488001_p2.
DSP Report: Generating DSP mul_ln1118_1486_fu_2982_p2, operation Mode is: A''*(B:0x68).
DSP Report: register data_74_V_read_1_reg_36504074_reg is absorbed into DSP mul_ln1118_1486_fu_2982_p2.
DSP Report: register mul_ln1118_1476_fu_2973_p2 is absorbed into DSP mul_ln1118_1486_fu_2982_p2.
DSP Report: operator mul_ln1118_1486_fu_2982_p2 is absorbed into DSP mul_ln1118_1486_fu_2982_p2.
DSP Report: Generating DSP add_ln703_2458_fu_36487927_p2, operation Mode is: PCIN+A''*(B:0x64).
DSP Report: register data_83_V_read_1_reg_36503935_reg is absorbed into DSP add_ln703_2458_fu_36487927_p2.
DSP Report: register data_83_V_read_1_reg_36503935_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2458_fu_36487927_p2.
DSP Report: operator add_ln703_2458_fu_36487927_p2 is absorbed into DSP add_ln703_2458_fu_36487927_p2.
DSP Report: operator mul_ln1118_1649_fu_6158_p2 is absorbed into DSP add_ln703_2458_fu_36487927_p2.
DSP Report: Generating DSP mul_ln1118_1430_fu_3368_p2, operation Mode is: A''*(B:0x64).
DSP Report: register data_71_V_read_1_reg_36504126_reg is absorbed into DSP mul_ln1118_1430_fu_3368_p2.
DSP Report: register zext_ln1118_1179_reg_36506877_reg is absorbed into DSP mul_ln1118_1430_fu_3368_p2.
DSP Report: operator mul_ln1118_1430_fu_3368_p2 is absorbed into DSP mul_ln1118_1430_fu_3368_p2.
DSP Report: Generating DSP add_ln703_2456_fu_36487907_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_2456_fu_36487907_p2 is absorbed into DSP add_ln703_2456_fu_36487907_p2.
DSP Report: register add_ln703_2456_fu_36487907_p2 is absorbed into DSP add_ln703_2456_fu_36487907_p2.
DSP Report: register add_ln703_2456_fu_36487907_p2 is absorbed into DSP add_ln703_2456_fu_36487907_p2.
DSP Report: register add_ln703_2456_fu_36487907_p2 is absorbed into DSP add_ln703_2456_fu_36487907_p2.
DSP Report: register add_ln703_2456_fu_36487907_p2 is absorbed into DSP add_ln703_2456_fu_36487907_p2.
DSP Report: operator add_ln703_2456_fu_36487907_p2 is absorbed into DSP add_ln703_2456_fu_36487907_p2.
DSP Report: Generating DSP mul_ln1118_1287_fu_3195_p2, operation Mode is: A''*(B:0x6b).
DSP Report: register data_63_V_read_1_reg_36504259_reg is absorbed into DSP mul_ln1118_1287_fu_3195_p2.
DSP Report: register mul_ln1118_1287_fu_3195_p2 is absorbed into DSP mul_ln1118_1287_fu_3195_p2.
DSP Report: operator mul_ln1118_1287_fu_3195_p2 is absorbed into DSP mul_ln1118_1287_fu_3195_p2.
DSP Report: Generating DSP add_ln703_2454_fu_36487891_p2, operation Mode is: C+A''*(B:0x3ffb3).
DSP Report: register add_ln703_2454_fu_36487891_p2 is absorbed into DSP add_ln703_2454_fu_36487891_p2.
DSP Report: register add_ln703_2454_fu_36487891_p2 is absorbed into DSP add_ln703_2454_fu_36487891_p2.
DSP Report: operator add_ln703_2454_fu_36487891_p2 is absorbed into DSP add_ln703_2454_fu_36487891_p2.
DSP Report: operator mul_ln1118_2336_fu_2943_p2 is absorbed into DSP add_ln703_2454_fu_36487891_p2.
DSP Report: Generating DSP mul_ln1118_1246_fu_6409_p2, operation Mode is: A''*(B:0x1d).
DSP Report: register data_61_V_read_1_reg_36504293_reg is absorbed into DSP mul_ln1118_1246_fu_6409_p2.
DSP Report: register zext_ln1118_992_reg_36506634_reg is absorbed into DSP mul_ln1118_1246_fu_6409_p2.
DSP Report: operator mul_ln1118_1246_fu_6409_p2 is absorbed into DSP mul_ln1118_1246_fu_6409_p2.
DSP Report: Generating DSP add_ln703_1465_fu_36482132_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_1465_fu_36482132_p2 is absorbed into DSP add_ln703_1465_fu_36482132_p2.
DSP Report: register add_ln703_1465_fu_36482132_p2 is absorbed into DSP add_ln703_1465_fu_36482132_p2.
DSP Report: register add_ln703_1465_fu_36482132_p2 is absorbed into DSP add_ln703_1465_fu_36482132_p2.
DSP Report: register add_ln703_1465_fu_36482132_p2 is absorbed into DSP add_ln703_1465_fu_36482132_p2.
DSP Report: register add_ln703_1465_fu_36482132_p2 is absorbed into DSP add_ln703_1465_fu_36482132_p2.
DSP Report: operator add_ln703_1465_fu_36482132_p2 is absorbed into DSP add_ln703_1465_fu_36482132_p2.
DSP Report: Generating DSP mul_ln1118_2031_fu_5597_p2, operation Mode is: A''*(B:0x3ff5e).
DSP Report: register mul_ln1118_2031_fu_5597_p2 is absorbed into DSP mul_ln1118_2031_fu_5597_p2.
DSP Report: register mul_ln1118_2031_fu_5597_p2 is absorbed into DSP mul_ln1118_2031_fu_5597_p2.
DSP Report: operator mul_ln1118_2031_fu_5597_p2 is absorbed into DSP mul_ln1118_2031_fu_5597_p2.
DSP Report: Generating DSP mul_ln1118_2251_fu_6016_p2, operation Mode is: A''*(B:0x3ff33).
DSP Report: register mul_ln1118_2251_fu_6016_p2 is absorbed into DSP mul_ln1118_2251_fu_6016_p2.
DSP Report: register mul_ln1118_2251_fu_6016_p2 is absorbed into DSP mul_ln1118_2251_fu_6016_p2.
DSP Report: operator mul_ln1118_2251_fu_6016_p2 is absorbed into DSP mul_ln1118_2251_fu_6016_p2.
DSP Report: Generating DSP mul_ln1118_1815_fu_4722_p2, operation Mode is: A''*(B:0x3ff5d).
DSP Report: register mul_ln1118_1815_fu_4722_p2 is absorbed into DSP mul_ln1118_1815_fu_4722_p2.
DSP Report: register mul_ln1118_1815_fu_4722_p2 is absorbed into DSP mul_ln1118_1815_fu_4722_p2.
DSP Report: operator mul_ln1118_1815_fu_4722_p2 is absorbed into DSP mul_ln1118_1815_fu_4722_p2.
DSP Report: Generating DSP mul_ln1118_1973_fu_3710_p2, operation Mode is: A''*(B:0x3ff57).
DSP Report: register mul_ln1118_1973_fu_3710_p2 is absorbed into DSP mul_ln1118_1973_fu_3710_p2.
DSP Report: register mul_ln1118_1973_fu_3710_p2 is absorbed into DSP mul_ln1118_1973_fu_3710_p2.
DSP Report: operator mul_ln1118_1973_fu_3710_p2 is absorbed into DSP mul_ln1118_1973_fu_3710_p2.
DSP Report: Generating DSP mul_ln1118_2012_fu_4916_p2, operation Mode is: A''*(B:0x3ff4c).
DSP Report: register mul_ln1118_2012_fu_4916_p2 is absorbed into DSP mul_ln1118_2012_fu_4916_p2.
DSP Report: register mul_ln1118_2012_fu_4916_p2 is absorbed into DSP mul_ln1118_2012_fu_4916_p2.
DSP Report: operator mul_ln1118_2012_fu_4916_p2 is absorbed into DSP mul_ln1118_2012_fu_4916_p2.
DSP Report: Generating DSP mul_ln1118_1299_fu_2656_p2, operation Mode is: A''*(B:0x3ffdd).
DSP Report: register mul_ln1118_1299_fu_2656_p2 is absorbed into DSP mul_ln1118_1299_fu_2656_p2.
DSP Report: register mul_ln1118_1299_fu_2656_p2 is absorbed into DSP mul_ln1118_1299_fu_2656_p2.
DSP Report: operator mul_ln1118_1299_fu_2656_p2 is absorbed into DSP mul_ln1118_1299_fu_2656_p2.
DSP Report: Generating DSP mul_ln1118_1557_fu_3456_p2, operation Mode is: A''*(B:0x3ffd6).
DSP Report: register mul_ln1118_1557_fu_3456_p2 is absorbed into DSP mul_ln1118_1557_fu_3456_p2.
DSP Report: register mul_ln1118_1557_fu_3456_p2 is absorbed into DSP mul_ln1118_1557_fu_3456_p2.
DSP Report: operator mul_ln1118_1557_fu_3456_p2 is absorbed into DSP mul_ln1118_1557_fu_3456_p2.
DSP Report: Generating DSP mul_ln1118_1289_fu_5701_p2, operation Mode is: A''*(B:0x3ffd2).
DSP Report: register mul_ln1118_1289_fu_5701_p2 is absorbed into DSP mul_ln1118_1289_fu_5701_p2.
DSP Report: register mul_ln1118_1289_fu_5701_p2 is absorbed into DSP mul_ln1118_1289_fu_5701_p2.
DSP Report: operator mul_ln1118_1289_fu_5701_p2 is absorbed into DSP mul_ln1118_1289_fu_5701_p2.
DSP Report: Generating DSP mul_ln1118_1549_fu_3091_p2, operation Mode is: A''*(B:0x3ffcc).
DSP Report: register mul_ln1118_1549_fu_3091_p2 is absorbed into DSP mul_ln1118_1549_fu_3091_p2.
DSP Report: register mul_ln1118_1549_fu_3091_p2 is absorbed into DSP mul_ln1118_1549_fu_3091_p2.
DSP Report: operator mul_ln1118_1549_fu_3091_p2 is absorbed into DSP mul_ln1118_1549_fu_3091_p2.
DSP Report: Generating DSP mul_ln1118_1248_reg_6349357_reg, operation Mode is: (A''*(B:0x19))'.
DSP Report: register data_62_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1248_reg_6349357_reg.
DSP Report: register data_62_V_read_1_reg_36504276_reg is absorbed into DSP mul_ln1118_1248_reg_6349357_reg.
DSP Report: register mul_ln1118_1248_reg_6349357_reg is absorbed into DSP mul_ln1118_1248_reg_6349357_reg.
DSP Report: operator mul_ln1118_1248_fu_3350_p2 is absorbed into DSP mul_ln1118_1248_reg_6349357_reg.
DSP Report: Generating DSP add_ln703_2141_fu_36485882_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_2141_fu_36485882_p2 is absorbed into DSP add_ln703_2141_fu_36485882_p2.
DSP Report: register add_ln703_2141_fu_36485882_p2 is absorbed into DSP add_ln703_2141_fu_36485882_p2.
DSP Report: register add_ln703_2141_fu_36485882_p2 is absorbed into DSP add_ln703_2141_fu_36485882_p2.
DSP Report: register add_ln703_2141_fu_36485882_p2 is absorbed into DSP add_ln703_2141_fu_36485882_p2.
DSP Report: register data_72_V_read_1_reg_36504111_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2141_fu_36485882_p2.
DSP Report: operator add_ln703_2141_fu_36485882_p2 is absorbed into DSP add_ln703_2141_fu_36485882_p2.
DSP Report: Generating DSP add_ln703_2142_fu_36485892_p2, operation Mode is: C+(A''*(B:0x13))'.
DSP Report: register data_50_V_read_int_reg_reg is absorbed into DSP add_ln703_2142_fu_36485892_p2.
DSP Report: register data_50_V_read_1_reg_36504464_reg is absorbed into DSP add_ln703_2142_fu_36485892_p2.
DSP Report: register mul_ln1118_1013_reg_6348997_reg is absorbed into DSP add_ln703_2142_fu_36485892_p2.
DSP Report: operator add_ln703_2142_fu_36485892_p2 is absorbed into DSP add_ln703_2142_fu_36485892_p2.
DSP Report: operator mul_ln1118_1013_fu_6407_p2 is absorbed into DSP add_ln703_2142_fu_36485892_p2.
DSP Report: Generating DSP add_ln703_2128_fu_36485786_p2, operation Mode is: C'+A''*(B:0x58).
DSP Report: register mul_ln1118_1669_reg_6348662_reg is absorbed into DSP add_ln703_2128_fu_36485786_p2.
DSP Report: register data_73_V_read_1_reg_36504094_reg is absorbed into DSP add_ln703_2128_fu_36485786_p2.
DSP Report: register data_73_V_read_1_reg_36504094_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2128_fu_36485786_p2.
DSP Report: operator add_ln703_2128_fu_36485786_p2 is absorbed into DSP add_ln703_2128_fu_36485786_p2.
DSP Report: operator mul_ln1118_1450_fu_4064_p2 is absorbed into DSP add_ln703_2128_fu_36485786_p2.
DSP Report: Generating DSP mul_ln1118_1942_fu_5014_p2, operation Mode is: A''*(B:0x3fed7).
DSP Report: register mul_ln1118_1942_fu_5014_p2 is absorbed into DSP mul_ln1118_1942_fu_5014_p2.
DSP Report: register mul_ln1118_1942_fu_5014_p2 is absorbed into DSP mul_ln1118_1942_fu_5014_p2.
DSP Report: operator mul_ln1118_1942_fu_5014_p2 is absorbed into DSP mul_ln1118_1942_fu_5014_p2.
DSP Report: Generating DSP mul_ln1118_1959_fu_3394_p2, operation Mode is: A''*(B:0x3fea4).
DSP Report: register mul_ln1118_1959_fu_3394_p2 is absorbed into DSP mul_ln1118_1959_fu_3394_p2.
DSP Report: register mul_ln1118_1959_fu_3394_p2 is absorbed into DSP mul_ln1118_1959_fu_3394_p2.
DSP Report: operator mul_ln1118_1959_fu_3394_p2 is absorbed into DSP mul_ln1118_1959_fu_3394_p2.
DSP Report: Generating DSP mul_ln1118_1552_fu_4964_p2, operation Mode is: A''*(B:0x75).
DSP Report: register data_78_V_read_1_reg_36504017_reg is absorbed into DSP mul_ln1118_1552_fu_4964_p2.
DSP Report: register zext_ln1118_1296_reg_36507018_reg is absorbed into DSP mul_ln1118_1552_fu_4964_p2.
DSP Report: operator mul_ln1118_1552_fu_4964_p2 is absorbed into DSP mul_ln1118_1552_fu_4964_p2.
DSP Report: Generating DSP add_ln703_1783_fu_36483538_p2, operation Mode is: PCIN+A''*(B:0x64).
DSP Report: register data_72_V_read_1_reg_36504111_reg is absorbed into DSP add_ln703_1783_fu_36483538_p2.
DSP Report: register zext_ln1118_1190_reg_36506892_reg is absorbed into DSP add_ln703_1783_fu_36483538_p2.
DSP Report: operator add_ln703_1783_fu_36483538_p2 is absorbed into DSP add_ln703_1783_fu_36483538_p2.
DSP Report: operator mul_ln1118_1433_fu_6616_p2 is absorbed into DSP add_ln703_1783_fu_36483538_p2.
DSP Report: Generating DSP add_ln703_1783_fu_36483538_p2, operation Mode is: PCIN+A''*(B:0x65).
DSP Report: register data_70_V_read_1_reg_36504141_reg is absorbed into DSP add_ln703_1783_fu_36483538_p2.
DSP Report: register zext_ln1118_1163_reg_36506862_reg is absorbed into DSP add_ln703_1783_fu_36483538_p2.
DSP Report: operator add_ln703_1783_fu_36483538_p2 is absorbed into DSP add_ln703_1783_fu_36483538_p2.
DSP Report: operator mul_ln1118_1397_fu_6305_p2 is absorbed into DSP add_ln703_1783_fu_36483538_p2.
DSP Report: Generating DSP mul_ln1118_1672_fu_3237_p2, operation Mode is: A''*(B:0x66).
DSP Report: register data_85_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1672_fu_3237_p2.
DSP Report: register data_85_V_read_1_reg_36503901_reg is absorbed into DSP mul_ln1118_1672_fu_3237_p2.
DSP Report: operator mul_ln1118_1672_fu_3237_p2 is absorbed into DSP mul_ln1118_1672_fu_3237_p2.
DSP Report: Generating DSP add_ln703_1781_reg_36508704_reg, operation Mode is: PCIN+A''*(B:0x6c).
DSP Report: register data_84_V_read_int_reg_reg is absorbed into DSP add_ln703_1781_reg_36508704_reg.
DSP Report: register data_84_V_read_1_reg_36503917_reg is absorbed into DSP add_ln703_1781_reg_36508704_reg.
DSP Report: register add_ln703_1781_reg_36508704_reg is absorbed into DSP add_ln703_1781_reg_36508704_reg.
DSP Report: operator add_ln703_1781_fu_36460641_p2 is absorbed into DSP add_ln703_1781_reg_36508704_reg.
DSP Report: operator mul_ln1118_1655_fu_4693_p2 is absorbed into DSP add_ln703_1781_reg_36508704_reg.
DSP Report: Generating DSP mul_ln1118_1735_fu_6347_p2, operation Mode is: A''*(B:0x3ffea).
DSP Report: register mul_ln1118_1735_fu_6347_p2 is absorbed into DSP mul_ln1118_1735_fu_6347_p2.
DSP Report: register mul_ln1118_1735_fu_6347_p2 is absorbed into DSP mul_ln1118_1735_fu_6347_p2.
DSP Report: operator mul_ln1118_1735_fu_6347_p2 is absorbed into DSP mul_ln1118_1735_fu_6347_p2.
DSP Report: Generating DSP mul_ln1118_1343_fu_4882_p2, operation Mode is: A''*(B:0x3ffcf).
DSP Report: register mul_ln1118_1343_fu_4882_p2 is absorbed into DSP mul_ln1118_1343_fu_4882_p2.
DSP Report: register mul_ln1118_1343_fu_4882_p2 is absorbed into DSP mul_ln1118_1343_fu_4882_p2.
DSP Report: operator mul_ln1118_1343_fu_4882_p2 is absorbed into DSP mul_ln1118_1343_fu_4882_p2.
DSP Report: Generating DSP mul_ln1118_1453_fu_2937_p2, operation Mode is: A''*(B:0x3ffd9).
DSP Report: register mul_ln1118_1453_fu_2937_p2 is absorbed into DSP mul_ln1118_1453_fu_2937_p2.
DSP Report: register mul_ln1118_1453_fu_2937_p2 is absorbed into DSP mul_ln1118_1453_fu_2937_p2.
DSP Report: operator mul_ln1118_1453_fu_2937_p2 is absorbed into DSP mul_ln1118_1453_fu_2937_p2.
DSP Report: Generating DSP mul_ln1118_1324_fu_4870_p2, operation Mode is: A''*(B:0x33).
DSP Report: register data_66_V_read_1_reg_36504209_reg is absorbed into DSP mul_ln1118_1324_fu_4870_p2.
DSP Report: register zext_ln1118_1087_reg_36506760_reg is absorbed into DSP mul_ln1118_1324_fu_4870_p2.
DSP Report: operator mul_ln1118_1324_fu_4870_p2 is absorbed into DSP mul_ln1118_1324_fu_4870_p2.
DSP Report: Generating DSP add_ln703_1786_fu_36483554_p2, operation Mode is: PCIN+A:B+C'.
DSP Report: register add_ln703_1786_fu_36483554_p2 is absorbed into DSP add_ln703_1786_fu_36483554_p2.
DSP Report: operator add_ln703_1786_fu_36483554_p2 is absorbed into DSP add_ln703_1786_fu_36483554_p2.
DSP Report: Generating DSP mul_ln1118_1750_fu_5886_p2, operation Mode is: A''*(B:0x3ffb9).
DSP Report: register mul_ln1118_1750_fu_5886_p2 is absorbed into DSP mul_ln1118_1750_fu_5886_p2.
DSP Report: register mul_ln1118_1750_fu_5886_p2 is absorbed into DSP mul_ln1118_1750_fu_5886_p2.
DSP Report: operator mul_ln1118_1750_fu_5886_p2 is absorbed into DSP mul_ln1118_1750_fu_5886_p2.
DSP Report: Generating DSP mul_ln1118_1768_fu_5572_p2, operation Mode is: A''*(B:0x3ffa8).
DSP Report: register mul_ln1118_1768_fu_5572_p2 is absorbed into DSP mul_ln1118_1768_fu_5572_p2.
DSP Report: register mul_ln1118_1768_fu_5572_p2 is absorbed into DSP mul_ln1118_1768_fu_5572_p2.
DSP Report: operator mul_ln1118_1768_fu_5572_p2 is absorbed into DSP mul_ln1118_1768_fu_5572_p2.
DSP Report: Generating DSP mul_ln1118_1514_fu_2712_p2, operation Mode is: A''*(B:0x3ffa1).
DSP Report: register mul_ln1118_1514_fu_2712_p2 is absorbed into DSP mul_ln1118_1514_fu_2712_p2.
DSP Report: register mul_ln1118_1514_fu_2712_p2 is absorbed into DSP mul_ln1118_1514_fu_2712_p2.
DSP Report: operator mul_ln1118_1514_fu_2712_p2 is absorbed into DSP mul_ln1118_1514_fu_2712_p2.
DSP Report: Generating DSP mul_ln1118_1604_fu_2840_p2, operation Mode is: A''*(B:0x3ffaa).
DSP Report: register mul_ln1118_1604_fu_2840_p2 is absorbed into DSP mul_ln1118_1604_fu_2840_p2.
DSP Report: register mul_ln1118_1604_fu_2840_p2 is absorbed into DSP mul_ln1118_1604_fu_2840_p2.
DSP Report: operator mul_ln1118_1604_fu_2840_p2 is absorbed into DSP mul_ln1118_1604_fu_2840_p2.
DSP Report: Generating DSP mul_ln1118_1292_fu_5170_p2, operation Mode is: A''*(B:0x3ff96).
DSP Report: register mul_ln1118_1292_fu_5170_p2 is absorbed into DSP mul_ln1118_1292_fu_5170_p2.
DSP Report: register mul_ln1118_1292_fu_5170_p2 is absorbed into DSP mul_ln1118_1292_fu_5170_p2.
DSP Report: operator mul_ln1118_1292_fu_5170_p2 is absorbed into DSP mul_ln1118_1292_fu_5170_p2.
DSP Report: Generating DSP mul_ln1118_1359_fu_5349_p2, operation Mode is: A''*(B:0x3ffad).
DSP Report: register mul_ln1118_1359_fu_5349_p2 is absorbed into DSP mul_ln1118_1359_fu_5349_p2.
DSP Report: register mul_ln1118_1359_fu_5349_p2 is absorbed into DSP mul_ln1118_1359_fu_5349_p2.
DSP Report: operator mul_ln1118_1359_fu_5349_p2 is absorbed into DSP mul_ln1118_1359_fu_5349_p2.
DSP Report: Generating DSP add_ln703_1677_fu_36483027_p2, operation Mode is: C+A''*(B:0x3ffc5).
DSP Report: register add_ln703_1677_fu_36483027_p2 is absorbed into DSP add_ln703_1677_fu_36483027_p2.
DSP Report: register add_ln703_1677_fu_36483027_p2 is absorbed into DSP add_ln703_1677_fu_36483027_p2.
DSP Report: operator add_ln703_1677_fu_36483027_p2 is absorbed into DSP add_ln703_1677_fu_36483027_p2.
DSP Report: operator mul_ln1118_1425_fu_2991_p2 is absorbed into DSP add_ln703_1677_fu_36483027_p2.
DSP Report: Generating DSP add_ln703_1676_fu_36483017_p2, operation Mode is: PCIN+A''*(B:0x63).
DSP Report: register data_92_V_read_1_reg_36503790_reg is absorbed into DSP add_ln703_1676_fu_36483017_p2.
DSP Report: register zext_ln1118_1550_reg_36507220_reg is absorbed into DSP add_ln703_1676_fu_36483017_p2.
DSP Report: operator add_ln703_1676_fu_36483017_p2 is absorbed into DSP add_ln703_1676_fu_36483017_p2.
DSP Report: operator mul_ln1118_1818_fu_4118_p2 is absorbed into DSP add_ln703_1676_fu_36483017_p2.
DSP Report: Generating DSP mul_ln1118_1645_fu_3516_p2, operation Mode is: A''*(B:0x7d).
DSP Report: register data_83_V_read_1_reg_36503935_reg is absorbed into DSP mul_ln1118_1645_fu_3516_p2.
DSP Report: register data_83_V_read_1_reg_36503935_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1645_fu_3516_p2.
DSP Report: operator mul_ln1118_1645_fu_3516_p2 is absorbed into DSP mul_ln1118_1645_fu_3516_p2.
DSP Report: Generating DSP add_ln703_1674_fu_36482997_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_1674_fu_36482997_p2 is absorbed into DSP add_ln703_1674_fu_36482997_p2.
DSP Report: register add_ln703_1674_fu_36482997_p2 is absorbed into DSP add_ln703_1674_fu_36482997_p2.
DSP Report: register add_ln703_1674_fu_36482997_p2 is absorbed into DSP add_ln703_1674_fu_36482997_p2.
DSP Report: register add_ln703_1674_fu_36482997_p2 is absorbed into DSP add_ln703_1674_fu_36482997_p2.
DSP Report: register add_ln703_1674_fu_36482997_p2 is absorbed into DSP add_ln703_1674_fu_36482997_p2.
DSP Report: operator add_ln703_1674_fu_36482997_p2 is absorbed into DSP add_ln703_1674_fu_36482997_p2.
DSP Report: Generating DSP mul_ln1118_1462_fu_2947_p2, operation Mode is: A''*(B:0x5a).
DSP Report: register data_73_V_read_1_reg_36504094_reg is absorbed into DSP mul_ln1118_1462_fu_2947_p2.
DSP Report: register data_73_V_read_1_reg_36504094_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1462_fu_2947_p2.
DSP Report: operator mul_ln1118_1462_fu_2947_p2 is absorbed into DSP mul_ln1118_1462_fu_2947_p2.
DSP Report: Generating DSP add_ln703_1673_fu_36482987_p2, operation Mode is: C+A''*(B:0x3ff91).
DSP Report: register add_ln703_1673_fu_36482987_p2 is absorbed into DSP add_ln703_1673_fu_36482987_p2.
DSP Report: register add_ln703_1673_fu_36482987_p2 is absorbed into DSP add_ln703_1673_fu_36482987_p2.
DSP Report: operator add_ln703_1673_fu_36482987_p2 is absorbed into DSP add_ln703_1673_fu_36482987_p2.
DSP Report: operator mul_ln1118_1560_fu_2722_p2 is absorbed into DSP add_ln703_1673_fu_36482987_p2.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln703_1612_reg_36509255_reg' and it is trimmed from '27' to '18' bits. [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:22458]
DSP Report: Generating DSP add_ln703_1499_fu_36459646_p2, operation Mode is: C+A''*(B:0x1a).
DSP Report: register data_66_V_read_int_reg_reg is absorbed into DSP add_ln703_1499_fu_36459646_p2.
DSP Report: register data_66_V_read_1_reg_36504209_reg is absorbed into DSP add_ln703_1499_fu_36459646_p2.
DSP Report: operator add_ln703_1499_fu_36459646_p2 is absorbed into DSP add_ln703_1499_fu_36459646_p2.
DSP Report: operator mul_ln1118_1330_fu_3563_p2 is absorbed into DSP add_ln703_1499_fu_36459646_p2.
DSP Report: Generating DSP mul_ln1118_1151_fu_4042_p2, operation Mode is: A''*(B:0x3ffe6).
DSP Report: register mul_ln1118_1151_fu_4042_p2 is absorbed into DSP mul_ln1118_1151_fu_4042_p2.
DSP Report: register mul_ln1118_1151_fu_4042_p2 is absorbed into DSP mul_ln1118_1151_fu_4042_p2.
DSP Report: operator mul_ln1118_1151_fu_4042_p2 is absorbed into DSP mul_ln1118_1151_fu_4042_p2.
DSP Report: Generating DSP mul_ln1118_1541_fu_2703_p2, operation Mode is: A''*(B:0x2a).
DSP Report: register data_77_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1541_fu_2703_p2.
DSP Report: register data_77_V_read_1_reg_36504031_reg is absorbed into DSP mul_ln1118_1541_fu_2703_p2.
DSP Report: operator mul_ln1118_1541_fu_2703_p2 is absorbed into DSP mul_ln1118_1541_fu_2703_p2.
DSP Report: Generating DSP add_ln703_1496_fu_36459620_p2, operation Mode is: PCIN+A''*(B:0x3d).
DSP Report: register data_65_V_read_int_reg_reg is absorbed into DSP add_ln703_1496_fu_36459620_p2.
DSP Report: register data_65_V_read_1_reg_36504225_reg is absorbed into DSP add_ln703_1496_fu_36459620_p2.
DSP Report: operator add_ln703_1496_fu_36459620_p2 is absorbed into DSP add_ln703_1496_fu_36459620_p2.
DSP Report: operator mul_ln1118_1316_fu_5970_p2 is absorbed into DSP add_ln703_1496_fu_36459620_p2.
DSP Report: Generating DSP mul_ln1118_1414_fu_3806_p2, operation Mode is: A''*(B:0x3ffd5).
DSP Report: register mul_ln1118_1414_fu_3806_p2 is absorbed into DSP mul_ln1118_1414_fu_3806_p2.
DSP Report: register mul_ln1118_1414_fu_3806_p2 is absorbed into DSP mul_ln1118_1414_fu_3806_p2.
DSP Report: operator mul_ln1118_1414_fu_3806_p2 is absorbed into DSP mul_ln1118_1414_fu_3806_p2.
DSP Report: Generating DSP mul_ln1118_1205_fu_4063_p2, operation Mode is: A''*(B:0x3ffe7).
DSP Report: register mul_ln1118_1205_fu_4063_p2 is absorbed into DSP mul_ln1118_1205_fu_4063_p2.
DSP Report: register mul_ln1118_1205_fu_4063_p2 is absorbed into DSP mul_ln1118_1205_fu_4063_p2.
DSP Report: operator mul_ln1118_1205_fu_4063_p2 is absorbed into DSP mul_ln1118_1205_fu_4063_p2.
DSP Report: Generating DSP add_ln703_2193_fu_36486209_p2, operation Mode is: C+A''*(B:0x3d).
DSP Report: register data_95_V_read_1_reg_36503742_reg is absorbed into DSP add_ln703_2193_fu_36486209_p2.
DSP Report: register data_95_V_read_1_reg_36503742_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2193_fu_36486209_p2.
DSP Report: operator add_ln703_2193_fu_36486209_p2 is absorbed into DSP add_ln703_2193_fu_36486209_p2.
DSP Report: operator mul_ln1118_1867_fu_3299_p2 is absorbed into DSP add_ln703_2193_fu_36486209_p2.
DSP Report: Generating DSP mul_ln1118_1583_fu_6180_p2, operation Mode is: A''*(B:0x31).
DSP Report: register data_80_V_read_1_reg_36503985_reg is absorbed into DSP mul_ln1118_1583_fu_6180_p2.
DSP Report: register data_80_V_read_1_reg_36503985_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1583_fu_6180_p2.
DSP Report: operator mul_ln1118_1583_fu_6180_p2 is absorbed into DSP mul_ln1118_1583_fu_6180_p2.
DSP Report: Generating DSP add_ln703_2192_fu_36486199_p2, operation Mode is: PCIN+A''*(B:0x29).
DSP Report: register data_78_V_read_1_reg_36504017_reg is absorbed into DSP add_ln703_2192_fu_36486199_p2.
DSP Report: register data_78_V_read_1_reg_36504017_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2192_fu_36486199_p2.
DSP Report: operator add_ln703_2192_fu_36486199_p2 is absorbed into DSP add_ln703_2192_fu_36486199_p2.
DSP Report: operator mul_ln1118_1550_fu_6571_p2 is absorbed into DSP add_ln703_2192_fu_36486199_p2.
DSP Report: Generating DSP mul_ln1118_1365_fu_4093_p2, operation Mode is: A''*(B:0x3ffcc).
DSP Report: register mul_ln1118_1365_fu_4093_p2 is absorbed into DSP mul_ln1118_1365_fu_4093_p2.
DSP Report: register mul_ln1118_1365_fu_4093_p2 is absorbed into DSP mul_ln1118_1365_fu_4093_p2.
DSP Report: operator mul_ln1118_1365_fu_4093_p2 is absorbed into DSP mul_ln1118_1365_fu_4093_p2.
DSP Report: Generating DSP mul_ln1118_1384_fu_3557_p2, operation Mode is: A''*(B:0x3ffc3).
DSP Report: register mul_ln1118_1384_fu_3557_p2 is absorbed into DSP mul_ln1118_1384_fu_3557_p2.
DSP Report: register mul_ln1118_1384_fu_3557_p2 is absorbed into DSP mul_ln1118_1384_fu_3557_p2.
DSP Report: operator mul_ln1118_1384_fu_3557_p2 is absorbed into DSP mul_ln1118_1384_fu_3557_p2.
DSP Report: Generating DSP mul_ln1118_1222_fu_6450_p2, operation Mode is: A''*(B:0x3ff8a).
DSP Report: register mul_ln1118_1222_fu_6450_p2 is absorbed into DSP mul_ln1118_1222_fu_6450_p2.
DSP Report: register mul_ln1118_1222_fu_6450_p2 is absorbed into DSP mul_ln1118_1222_fu_6450_p2.
DSP Report: operator mul_ln1118_1222_fu_6450_p2 is absorbed into DSP mul_ln1118_1222_fu_6450_p2.
DSP Report: Generating DSP mul_ln1118_1429_fu_4174_p2, operation Mode is: A''*(B:0x3ffba).
DSP Report: register mul_ln1118_1429_fu_4174_p2 is absorbed into DSP mul_ln1118_1429_fu_4174_p2.
DSP Report: register mul_ln1118_1429_fu_4174_p2 is absorbed into DSP mul_ln1118_1429_fu_4174_p2.
DSP Report: operator mul_ln1118_1429_fu_4174_p2 is absorbed into DSP mul_ln1118_1429_fu_4174_p2.
DSP Report: Generating DSP mul_ln1118_1067_fu_2804_p2, operation Mode is: A''*(B:0x97).
DSP Report: register data_52_V_read_1_reg_36504437_reg is absorbed into DSP mul_ln1118_1067_fu_2804_p2.
DSP Report: register zext_ln1118_843_reg_36506438_reg is absorbed into DSP mul_ln1118_1067_fu_2804_p2.
DSP Report: operator mul_ln1118_1067_fu_2804_p2 is absorbed into DSP mul_ln1118_1067_fu_2804_p2.
DSP Report: Generating DSP add_ln703_1587_fu_36482487_p2, operation Mode is: PCIN+A''*(B:0x127).
DSP Report: register data_69_V_read_1_reg_36504158_reg is absorbed into DSP add_ln703_1587_fu_36482487_p2.
DSP Report: register zext_ln1118_1141_reg_36506844_reg is absorbed into DSP add_ln703_1587_fu_36482487_p2.
DSP Report: operator add_ln703_1587_fu_36482487_p2 is absorbed into DSP add_ln703_1587_fu_36482487_p2.
DSP Report: operator mul_ln1118_1391_fu_2901_p2 is absorbed into DSP add_ln703_1587_fu_36482487_p2.
DSP Report: Generating DSP mul_ln1118_1159_fu_6046_p2, operation Mode is: A''*(B:0x15a).
DSP Report: register data_57_V_read_1_reg_36504354_reg is absorbed into DSP mul_ln1118_1159_fu_6046_p2.
DSP Report: register zext_ln1118_931_reg_36506535_reg is absorbed into DSP mul_ln1118_1159_fu_6046_p2.
DSP Report: operator mul_ln1118_1159_fu_6046_p2 is absorbed into DSP mul_ln1118_1159_fu_6046_p2.
DSP Report: Generating DSP add_ln703_1589_fu_36482507_p2, operation Mode is: PCIN+A''*(B:0x1a1).
DSP Report: register data_62_V_read_1_reg_36504276_reg is absorbed into DSP add_ln703_1589_fu_36482507_p2.
DSP Report: register zext_ln1118_1010_reg_36506658_reg is absorbed into DSP add_ln703_1589_fu_36482507_p2.
DSP Report: operator add_ln703_1589_fu_36482507_p2 is absorbed into DSP add_ln703_1589_fu_36482507_p2.
DSP Report: operator mul_ln1118_1265_fu_3551_p2 is absorbed into DSP add_ln703_1589_fu_36482507_p2.
DSP Report: Generating DSP add_ln703_1589_fu_36482507_p2, operation Mode is: PCIN+A''*(B:0x115).
DSP Report: register data_58_V_read_1_reg_36504337_reg is absorbed into DSP add_ln703_1589_fu_36482507_p2.
DSP Report: register zext_ln1118_947_reg_36506553_reg is absorbed into DSP add_ln703_1589_fu_36482507_p2.
DSP Report: operator add_ln703_1589_fu_36482507_p2 is absorbed into DSP add_ln703_1589_fu_36482507_p2.
DSP Report: operator mul_ln1118_1179_fu_2839_p2 is absorbed into DSP add_ln703_1589_fu_36482507_p2.
DSP Report: Generating DSP add_ln703_1608_fu_36482623_p2, operation Mode is: C+(A''*(B:0x34))'.
DSP Report: register data_76_V_read_int_reg_reg is absorbed into DSP add_ln703_1608_fu_36482623_p2.
DSP Report: register zext_ln1118_1268_reg_36505610_reg is absorbed into DSP add_ln703_1608_fu_36482623_p2.
DSP Report: register mul_ln1118_1528_reg_6349642_reg is absorbed into DSP add_ln703_1608_fu_36482623_p2.
DSP Report: operator mul_ln1118_1528_fu_4987_p2 is absorbed into DSP add_ln703_1608_fu_36482623_p2.
DSP Report: operator add_ln703_1608_fu_36482623_p2 is absorbed into DSP add_ln703_1608_fu_36482623_p2.
DSP Report: Generating DSP mul_ln1118_1321_fu_5426_p2, operation Mode is: A''*(B:0x3ffcb).
DSP Report: register mul_ln1118_1321_fu_5426_p2 is absorbed into DSP mul_ln1118_1321_fu_5426_p2.
DSP Report: register mul_ln1118_1321_fu_5426_p2 is absorbed into DSP mul_ln1118_1321_fu_5426_p2.
DSP Report: operator mul_ln1118_1321_fu_5426_p2 is absorbed into DSP mul_ln1118_1321_fu_5426_p2.
DSP Report: Generating DSP mul_ln1118_1454_fu_2957_p2, operation Mode is: A''*(B:0x32).
DSP Report: register data_73_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1454_fu_2957_p2.
DSP Report: register data_73_V_read_1_reg_36504094_reg is absorbed into DSP mul_ln1118_1454_fu_2957_p2.
DSP Report: operator mul_ln1118_1454_fu_2957_p2 is absorbed into DSP mul_ln1118_1454_fu_2957_p2.
DSP Report: Generating DSP add_ln703_1606_reg_36508604_reg, operation Mode is: PCIN+A''*(B:0x2d).
DSP Report: register data_63_V_read_int_reg_reg is absorbed into DSP add_ln703_1606_reg_36508604_reg.
DSP Report: register data_63_V_read_1_reg_36504259_reg is absorbed into DSP add_ln703_1606_reg_36508604_reg.
DSP Report: register add_ln703_1606_reg_36508604_reg is absorbed into DSP add_ln703_1606_reg_36508604_reg.
DSP Report: operator add_ln703_1606_fu_36460208_p2 is absorbed into DSP add_ln703_1606_reg_36508604_reg.
DSP Report: operator mul_ln1118_1285_fu_2817_p2 is absorbed into DSP add_ln703_1606_reg_36508604_reg.
DSP Report: Generating DSP mul_ln1118_1599_fu_2837_p2, operation Mode is: A''*(B:0x54).
DSP Report: register data_80_V_read_1_reg_36503985_reg is absorbed into DSP mul_ln1118_1599_fu_2837_p2.
DSP Report: register zext_ln1118_1334_reg_36507057_reg is absorbed into DSP mul_ln1118_1599_fu_2837_p2.
DSP Report: operator mul_ln1118_1599_fu_2837_p2 is absorbed into DSP mul_ln1118_1599_fu_2837_p2.
DSP Report: Generating DSP add_ln703_1603_fu_36482588_p2, operation Mode is: PCIN+A''*(B:0x6d).
DSP Report: register data_70_V_read_1_reg_36504141_reg is absorbed into DSP add_ln703_1603_fu_36482588_p2.
DSP Report: register zext_ln1118_1163_reg_36506862_reg is absorbed into DSP add_ln703_1603_fu_36482588_p2.
DSP Report: operator add_ln703_1603_fu_36482588_p2 is absorbed into DSP add_ln703_1603_fu_36482588_p2.
DSP Report: operator mul_ln1118_1408_fu_3445_p2 is absorbed into DSP add_ln703_1603_fu_36482588_p2.
DSP Report: Generating DSP add_ln703_1603_fu_36482588_p2, operation Mode is: PCIN+A''*(B:0x57).
DSP Report: register data_68_V_read_1_reg_36504174_reg is absorbed into DSP add_ln703_1603_fu_36482588_p2.
DSP Report: register add_ln703_1637_fu_36482771_p2 is absorbed into DSP add_ln703_1603_fu_36482588_p2.
DSP Report: operator add_ln703_1603_fu_36482588_p2 is absorbed into DSP add_ln703_1603_fu_36482588_p2.
DSP Report: operator mul_ln1118_1371_fu_4263_p2 is absorbed into DSP add_ln703_1603_fu_36482588_p2.
DSP Report: Generating DSP add_ln703_1603_fu_36482588_p2, operation Mode is: PCIN+A''*(B:0x63).
DSP Report: register data_78_V_read_1_reg_36504017_reg is absorbed into DSP add_ln703_1603_fu_36482588_p2.
DSP Report: register zext_ln1118_1296_reg_36507018_reg is absorbed into DSP add_ln703_1603_fu_36482588_p2.
DSP Report: operator add_ln703_1603_fu_36482588_p2 is absorbed into DSP add_ln703_1603_fu_36482588_p2.
DSP Report: operator mul_ln1118_1565_fu_3269_p2 is absorbed into DSP add_ln703_1603_fu_36482588_p2.
DSP Report: Generating DSP mul_ln1118_1244_fu_5245_p2, operation Mode is: A''*(B:0x5a).
DSP Report: register data_61_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1244_fu_5245_p2.
DSP Report: register data_61_V_read_1_reg_36504293_reg is absorbed into DSP mul_ln1118_1244_fu_5245_p2.
DSP Report: operator mul_ln1118_1244_fu_5245_p2 is absorbed into DSP mul_ln1118_1244_fu_5245_p2.
DSP Report: Generating DSP add_ln703_1599_fu_36460192_p2, operation Mode is: PCIN+A''*(B:0x5f).
DSP Report: register data_55_V_read_int_reg_reg is absorbed into DSP add_ln703_1599_fu_36460192_p2.
DSP Report: register data_55_V_read_1_reg_36504390_reg is absorbed into DSP add_ln703_1599_fu_36460192_p2.
DSP Report: operator add_ln703_1599_fu_36460192_p2 is absorbed into DSP add_ln703_1599_fu_36460192_p2.
DSP Report: operator mul_ln1118_1118_fu_5643_p2 is absorbed into DSP add_ln703_1599_fu_36460192_p2.
DSP Report: Generating DSP mul_ln1118_1083_fu_6395_p2, operation Mode is: A''*(B:0x56).
DSP Report: register data_53_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1083_fu_6395_p2.
DSP Report: register data_53_V_read_1_reg_36504419_reg is absorbed into DSP mul_ln1118_1083_fu_6395_p2.
DSP Report: operator mul_ln1118_1083_fu_6395_p2 is absorbed into DSP mul_ln1118_1083_fu_6395_p2.
DSP Report: Generating DSP add_ln703_1598_fu_36460182_p2, operation Mode is: C+A''*(B:0x3ff9c).
DSP Report: register add_ln703_1598_fu_36460182_p2 is absorbed into DSP add_ln703_1598_fu_36460182_p2.
DSP Report: register add_ln703_1598_fu_36460182_p2 is absorbed into DSP add_ln703_1598_fu_36460182_p2.
DSP Report: operator add_ln703_1598_fu_36460182_p2 is absorbed into DSP add_ln703_1598_fu_36460182_p2.
DSP Report: operator mul_ln1118_1446_fu_2954_p2 is absorbed into DSP add_ln703_1598_fu_36460182_p2.
DSP Report: Generating DSP mul_ln1118_1114_fu_5639_p2, operation Mode is: A''*(B:0x3ffa3).
DSP Report: register mul_ln1118_1114_fu_5639_p2 is absorbed into DSP mul_ln1118_1114_fu_5639_p2.
DSP Report: register mul_ln1118_1114_fu_5639_p2 is absorbed into DSP mul_ln1118_1114_fu_5639_p2.
DSP Report: operator mul_ln1118_1114_fu_5639_p2 is absorbed into DSP mul_ln1118_1114_fu_5639_p2.
DSP Report: Generating DSP mul_ln1118_1442_fu_2952_p2, operation Mode is: A''*(B:0x3ff85).
DSP Report: register mul_ln1118_1442_fu_2952_p2 is absorbed into DSP mul_ln1118_1442_fu_2952_p2.
DSP Report: register mul_ln1118_1442_fu_2952_p2 is absorbed into DSP mul_ln1118_1442_fu_2952_p2.
DSP Report: operator mul_ln1118_1442_fu_2952_p2 is absorbed into DSP mul_ln1118_1442_fu_2952_p2.
DSP Report: Generating DSP mul_ln1118_1024_fu_5580_p2, operation Mode is: A''*(B:0x3ffab).
DSP Report: register mul_ln1118_1024_fu_5580_p2 is absorbed into DSP mul_ln1118_1024_fu_5580_p2.
DSP Report: register mul_ln1118_1024_fu_5580_p2 is absorbed into DSP mul_ln1118_1024_fu_5580_p2.
DSP Report: operator mul_ln1118_1024_fu_5580_p2 is absorbed into DSP mul_ln1118_1024_fu_5580_p2.
DSP Report: Generating DSP mul_ln1118_1525_fu_2974_p2, operation Mode is: A''*(B:0x3ff74).
DSP Report: register mul_ln1118_1525_fu_2974_p2 is absorbed into DSP mul_ln1118_1525_fu_2974_p2.
DSP Report: register mul_ln1118_1525_fu_2974_p2 is absorbed into DSP mul_ln1118_1525_fu_2974_p2.
DSP Report: operator mul_ln1118_1525_fu_2974_p2 is absorbed into DSP mul_ln1118_1525_fu_2974_p2.
DSP Report: Generating DSP mul_ln1118_1561_fu_6038_p2, operation Mode is: A''*(B:0x3ffa1).
DSP Report: register mul_ln1118_1561_fu_6038_p2 is absorbed into DSP mul_ln1118_1561_fu_6038_p2.
DSP Report: register mul_ln1118_1561_fu_6038_p2 is absorbed into DSP mul_ln1118_1561_fu_6038_p2.
DSP Report: operator mul_ln1118_1561_fu_6038_p2 is absorbed into DSP mul_ln1118_1561_fu_6038_p2.
DSP Report: Generating DSP mul_ln1118_1594_fu_5592_p2, operation Mode is: A''*(B:0x3ffae).
DSP Report: register mul_ln1118_1594_fu_5592_p2 is absorbed into DSP mul_ln1118_1594_fu_5592_p2.
DSP Report: register mul_ln1118_1594_fu_5592_p2 is absorbed into DSP mul_ln1118_1594_fu_5592_p2.
DSP Report: operator mul_ln1118_1594_fu_5592_p2 is absorbed into DSP mul_ln1118_1594_fu_5592_p2.
DSP Report: Generating DSP mul_ln1118_1463_fu_3470_p2, operation Mode is: A''*(B:0x3ffa4).
DSP Report: register mul_ln1118_1463_fu_3470_p2 is absorbed into DSP mul_ln1118_1463_fu_3470_p2.
DSP Report: register mul_ln1118_1463_fu_3470_p2 is absorbed into DSP mul_ln1118_1463_fu_3470_p2.
DSP Report: operator mul_ln1118_1463_fu_3470_p2 is absorbed into DSP mul_ln1118_1463_fu_3470_p2.
DSP Report: Generating DSP mul_ln1118_1482_fu_2978_p2, operation Mode is: A''*(B:0x3ffb9).
DSP Report: register mul_ln1118_1482_fu_2978_p2 is absorbed into DSP mul_ln1118_1482_fu_2978_p2.
DSP Report: register mul_ln1118_1482_fu_2978_p2 is absorbed into DSP mul_ln1118_1482_fu_2978_p2.
DSP Report: operator mul_ln1118_1482_fu_2978_p2 is absorbed into DSP mul_ln1118_1482_fu_2978_p2.
DSP Report: Generating DSP mul_ln1118_1426_fu_6094_p2, operation Mode is: A''*(B:0x45).
DSP Report: register data_71_V_read_1_reg_36504126_reg is absorbed into DSP mul_ln1118_1426_fu_6094_p2.
DSP Report: register zext_ln1118_1179_reg_36506877_reg is absorbed into DSP mul_ln1118_1426_fu_6094_p2.
DSP Report: operator mul_ln1118_1426_fu_6094_p2 is absorbed into DSP mul_ln1118_1426_fu_6094_p2.
DSP Report: Generating DSP add_ln703_1637_fu_36482771_p2, operation Mode is: PCIN+A''*(B:0x4d).
DSP Report: register data_62_V_read_1_reg_36504276_reg is absorbed into DSP add_ln703_1637_fu_36482771_p2.
DSP Report: register zext_ln1118_1010_reg_36506658_reg is absorbed into DSP add_ln703_1637_fu_36482771_p2.
DSP Report: operator add_ln703_1637_fu_36482771_p2 is absorbed into DSP add_ln703_1637_fu_36482771_p2.
DSP Report: operator mul_ln1118_1261_fu_4886_p2 is absorbed into DSP add_ln703_1637_fu_36482771_p2.
DSP Report: Generating DSP add_ln703_1637_fu_36482771_p2, operation Mode is: PCIN+A''*(B:0x46).
DSP Report: register data_68_V_read_1_reg_36504174_reg is absorbed into DSP add_ln703_1637_fu_36482771_p2.
DSP Report: register add_ln703_1637_fu_36482771_p2 is absorbed into DSP add_ln703_1637_fu_36482771_p2.
DSP Report: operator add_ln703_1637_fu_36482771_p2 is absorbed into DSP add_ln703_1637_fu_36482771_p2.
DSP Report: operator mul_ln1118_1369_fu_4902_p2 is absorbed into DSP add_ln703_1637_fu_36482771_p2.
DSP Report: Generating DSP mul_ln1118_1219_fu_3637_p2, operation Mode is: A''*(B:0x5f).
DSP Report: register data_60_V_read_1_reg_36504308_reg is absorbed into DSP mul_ln1118_1219_fu_3637_p2.
DSP Report: register zext_ln1118_981_reg_36506614_reg is absorbed into DSP mul_ln1118_1219_fu_3637_p2.
DSP Report: operator mul_ln1118_1219_fu_3637_p2 is absorbed into DSP mul_ln1118_1219_fu_3637_p2.
DSP Report: Generating DSP add_ln703_1635_fu_36482755_p2, operation Mode is: C+A''*(B:0x3ffa7).
DSP Report: register add_ln703_1635_fu_36482755_p2 is absorbed into DSP add_ln703_1635_fu_36482755_p2.
DSP Report: register add_ln703_1635_fu_36482755_p2 is absorbed into DSP add_ln703_1635_fu_36482755_p2.
DSP Report: operator add_ln703_1635_fu_36482755_p2 is absorbed into DSP add_ln703_1635_fu_36482755_p2.
DSP Report: operator mul_ln1118_1611_fu_6207_p2 is absorbed into DSP add_ln703_1635_fu_36482755_p2.
DSP Report: Generating DSP mul_ln1118_1318_fu_4862_p2, operation Mode is: A''*(B:0x3ffc6).
DSP Report: register mul_ln1118_1318_fu_4862_p2 is absorbed into DSP mul_ln1118_1318_fu_4862_p2.
DSP Report: register mul_ln1118_1318_fu_4862_p2 is absorbed into DSP mul_ln1118_1318_fu_4862_p2.
DSP Report: operator mul_ln1118_1318_fu_4862_p2 is absorbed into DSP mul_ln1118_1318_fu_4862_p2.
DSP Report: Generating DSP mul_ln1118_1646_fu_6301_p2, operation Mode is: A''*(B:0x3ffc7).
DSP Report: register mul_ln1118_1646_fu_6301_p2 is absorbed into DSP mul_ln1118_1646_fu_6301_p2.
DSP Report: register mul_ln1118_1646_fu_6301_p2 is absorbed into DSP mul_ln1118_1646_fu_6301_p2.
DSP Report: operator mul_ln1118_1646_fu_6301_p2 is absorbed into DSP mul_ln1118_1646_fu_6301_p2.
DSP Report: Generating DSP mul_ln1118_1096_fu_5022_p2, operation Mode is: A''*(B:0x32).
DSP Report: register data_54_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1096_fu_5022_p2.
DSP Report: register data_54_V_read_1_reg_36504402_reg is absorbed into DSP mul_ln1118_1096_fu_5022_p2.
DSP Report: operator mul_ln1118_1096_fu_5022_p2 is absorbed into DSP mul_ln1118_1096_fu_5022_p2.
DSP Report: Generating DSP add_ln703_1645_fu_36460246_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_1645_fu_36460246_p2 is absorbed into DSP add_ln703_1645_fu_36460246_p2.
DSP Report: register add_ln703_1645_fu_36460246_p2 is absorbed into DSP add_ln703_1645_fu_36460246_p2.
DSP Report: register add_ln703_1645_fu_36460246_p2 is absorbed into DSP add_ln703_1645_fu_36460246_p2.
DSP Report: register add_ln703_1645_fu_36460246_p2 is absorbed into DSP add_ln703_1645_fu_36460246_p2.
DSP Report: register add_ln703_1645_fu_36460246_p2 is absorbed into DSP add_ln703_1645_fu_36460246_p2.
DSP Report: operator add_ln703_1645_fu_36460246_p2 is absorbed into DSP add_ln703_1645_fu_36460246_p2.
DSP Report: Generating DSP add_ln703_1646_reg_36508614_reg, operation Mode is: C+A''*(B:0x35).
DSP Report: register data_53_V_read_int_reg_reg is absorbed into DSP add_ln703_1646_reg_36508614_reg.
DSP Report: register data_53_V_read_1_reg_36504419_reg is absorbed into DSP add_ln703_1646_reg_36508614_reg.
DSP Report: register add_ln703_1646_reg_36508614_reg is absorbed into DSP add_ln703_1646_reg_36508614_reg.
DSP Report: operator add_ln703_1646_fu_36460256_p2 is absorbed into DSP add_ln703_1646_reg_36508614_reg.
DSP Report: operator mul_ln1118_1081_fu_4973_p2 is absorbed into DSP add_ln703_1646_reg_36508614_reg.
DSP Report: Generating DSP add_ln703_1655_reg_36508619_reg, operation Mode is: C+(D'+A'')*(B:0x13).
DSP Report: register data_59_V_read_1_reg_36504322_reg is absorbed into DSP add_ln703_1655_reg_36508619_reg.
DSP Report: register data_82_V_read_int_reg_reg is absorbed into DSP add_ln703_1655_reg_36508619_reg.
DSP Report: register data_82_V_read_1_reg_36503950_reg is absorbed into DSP add_ln703_1655_reg_36508619_reg.
DSP Report: register add_ln703_1655_reg_36508619_reg is absorbed into DSP add_ln703_1655_reg_36508619_reg.
DSP Report: operator add_ln703_1655_fu_36460297_p2 is absorbed into DSP add_ln703_1655_reg_36508619_reg.
DSP Report: operator mul_ln703_1_fu_2854_p2 is absorbed into DSP add_ln703_1655_reg_36508619_reg.
DSP Report: operator add_ln703_1652_fu_36460262_p2 is absorbed into DSP add_ln703_1655_reg_36508619_reg.
DSP Report: Generating DSP add_ln703_1534_fu_36459888_p2, operation Mode is: C'+A''*(B:0x8c).
DSP Report: register data_78_V_read_int_reg_reg is absorbed into DSP add_ln703_1534_fu_36459888_p2.
DSP Report: register data_78_V_read_1_reg_36504017_reg is absorbed into DSP add_ln703_1534_fu_36459888_p2.
DSP Report: register add_ln703_1534_fu_36459888_p2 is absorbed into DSP add_ln703_1534_fu_36459888_p2.
DSP Report: operator add_ln703_1534_fu_36459888_p2 is absorbed into DSP add_ln703_1534_fu_36459888_p2.
DSP Report: operator mul_ln1118_1556_fu_3473_p2 is absorbed into DSP add_ln703_1534_fu_36459888_p2.
DSP Report: Generating DSP add_ln703_1535_fu_36459898_p2, operation Mode is: PCIN+A''*(B:0xc5).
DSP Report: register data_75_V_read_int_reg_reg is absorbed into DSP add_ln703_1535_fu_36459898_p2.
DSP Report: register data_75_V_read_1_reg_36504059_reg is absorbed into DSP add_ln703_1535_fu_36459898_p2.
DSP Report: operator add_ln703_1535_fu_36459898_p2 is absorbed into DSP add_ln703_1535_fu_36459898_p2.
DSP Report: operator mul_ln1118_1497_fu_6106_p2 is absorbed into DSP add_ln703_1535_fu_36459898_p2.
DSP Report: Generating DSP mul_ln1118_1502_fu_3310_p2, operation Mode is: ACIN''*(B:0x23).
DSP Report: register data_75_V_read_1_reg_36504059_reg is absorbed into DSP mul_ln1118_1502_fu_3310_p2.
DSP Report: register zext_ln1118_1250_reg_36506976_reg is absorbed into DSP mul_ln1118_1502_fu_3310_p2.
DSP Report: operator mul_ln1118_1502_fu_3310_p2 is absorbed into DSP mul_ln1118_1502_fu_3310_p2.
DSP Report: Generating DSP add_ln703_1649_fu_36482852_p2, operation Mode is: PCIN+A''*(B:0x33).
DSP Report: register data_66_V_read_1_reg_36504209_reg is absorbed into DSP add_ln703_1649_fu_36482852_p2.
DSP Report: register zext_ln1118_1087_reg_36506760_reg is absorbed into DSP add_ln703_1649_fu_36482852_p2.
DSP Report: operator add_ln703_1649_fu_36482852_p2 is absorbed into DSP add_ln703_1649_fu_36482852_p2.
DSP Report: operator mul_ln1118_1324_fu_4870_p2 is absorbed into DSP add_ln703_1649_fu_36482852_p2.
DSP Report: Generating DSP mul_ln1118_872_fu_2873_p2, operation Mode is: A''*(B:0x3ffb3).
DSP Report: register mul_ln1118_872_fu_2873_p2 is absorbed into DSP mul_ln1118_872_fu_2873_p2.
DSP Report: register mul_ln1118_872_fu_2873_p2 is absorbed into DSP mul_ln1118_872_fu_2873_p2.
DSP Report: operator mul_ln1118_872_fu_2873_p2 is absorbed into DSP mul_ln1118_872_fu_2873_p2.
DSP Report: Generating DSP mul_ln1118_1383_fu_4823_p2, operation Mode is: A''*(B:0xa9).
DSP Report: register data_69_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1383_fu_4823_p2.
DSP Report: register data_69_V_read_1_reg_36504158_reg is absorbed into DSP mul_ln1118_1383_fu_4823_p2.
DSP Report: operator mul_ln1118_1383_fu_4823_p2 is absorbed into DSP mul_ln1118_1383_fu_4823_p2.
DSP Report: Generating DSP add_ln703_1533_fu_36459878_p2, operation Mode is: PCIN+A''*(B:0x96).
DSP Report: register data_66_V_read_int_reg_reg is absorbed into DSP add_ln703_1533_fu_36459878_p2.
DSP Report: register data_66_V_read_1_reg_36504209_reg is absorbed into DSP add_ln703_1533_fu_36459878_p2.
DSP Report: operator add_ln703_1533_fu_36459878_p2 is absorbed into DSP add_ln703_1533_fu_36459878_p2.
DSP Report: operator mul_ln1118_1329_fu_5976_p2 is absorbed into DSP add_ln703_1533_fu_36459878_p2.
DSP Report: Generating DSP add_ln703_1525_fu_36459810_p2, operation Mode is: C+A''*(B:0x3ff21).
DSP Report: register add_ln703_1525_fu_36459810_p2 is absorbed into DSP add_ln703_1525_fu_36459810_p2.
DSP Report: register add_ln703_1525_fu_36459810_p2 is absorbed into DSP add_ln703_1525_fu_36459810_p2.
DSP Report: operator add_ln703_1525_fu_36459810_p2 is absorbed into DSP add_ln703_1525_fu_36459810_p2.
DSP Report: operator mul_ln1118_1458_fu_4972_p2 is absorbed into DSP add_ln703_1525_fu_36459810_p2.
DSP Report: Generating DSP mul_ln1118_1437_fu_4965_p2, operation Mode is: A''*(B:0x3ff35).
DSP Report: register mul_ln1118_1437_fu_4965_p2 is absorbed into DSP mul_ln1118_1437_fu_4965_p2.
DSP Report: register mul_ln1118_1437_fu_4965_p2 is absorbed into DSP mul_ln1118_1437_fu_4965_p2.
DSP Report: operator mul_ln1118_1437_fu_4965_p2 is absorbed into DSP mul_ln1118_1437_fu_4965_p2.
DSP Report: Generating DSP mul_ln1118_1213_fu_3820_p2, operation Mode is: A''*(B:0x3ff42).
DSP Report: register mul_ln1118_1213_fu_3820_p2 is absorbed into DSP mul_ln1118_1213_fu_3820_p2.
DSP Report: register mul_ln1118_1213_fu_3820_p2 is absorbed into DSP mul_ln1118_1213_fu_3820_p2.
DSP Report: operator mul_ln1118_1213_fu_3820_p2 is absorbed into DSP mul_ln1118_1213_fu_3820_p2.
DSP Report: Generating DSP mul_ln1118_1234_fu_3426_p2, operation Mode is: A''*(B:0x3ff76).
DSP Report: register mul_ln1118_1234_fu_3426_p2 is absorbed into DSP mul_ln1118_1234_fu_3426_p2.
DSP Report: register mul_ln1118_1234_fu_3426_p2 is absorbed into DSP mul_ln1118_1234_fu_3426_p2.
DSP Report: operator mul_ln1118_1234_fu_3426_p2 is absorbed into DSP mul_ln1118_1234_fu_3426_p2.
DSP Report: Generating DSP mul_ln1118_1110_fu_3624_p2, operation Mode is: A''*(B:0x8f).
DSP Report: register data_55_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1110_fu_3624_p2.
DSP Report: register data_55_V_read_1_reg_36504390_reg is absorbed into DSP mul_ln1118_1110_fu_3624_p2.
DSP Report: operator mul_ln1118_1110_fu_3624_p2 is absorbed into DSP mul_ln1118_1110_fu_3624_p2.
DSP Report: Generating DSP add_ln703_1531_fu_36459862_p2, operation Mode is: PCIN+A''*(B:0x9e).
DSP Report: register data_54_V_read_int_reg_reg is absorbed into DSP add_ln703_1531_fu_36459862_p2.
DSP Report: register data_54_V_read_1_reg_36504402_reg is absorbed into DSP add_ln703_1531_fu_36459862_p2.
DSP Report: operator add_ln703_1531_fu_36459862_p2 is absorbed into DSP add_ln703_1531_fu_36459862_p2.
DSP Report: operator mul_ln1118_1091_fu_3903_p2 is absorbed into DSP add_ln703_1531_fu_36459862_p2.
DSP Report: Generating DSP add_ln703_1531_fu_36459862_p2, operation Mode is: PCIN+A''*(B:0x91).
DSP Report: register data_45_V_read_int_reg_reg is absorbed into DSP add_ln703_1531_fu_36459862_p2.
DSP Report: register data_45_V_read_1_reg_36504544_reg is absorbed into DSP add_ln703_1531_fu_36459862_p2.
DSP Report: operator add_ln703_1531_fu_36459862_p2 is absorbed into DSP add_ln703_1531_fu_36459862_p2.
DSP Report: operator mul_ln1118_925_fu_5040_p2 is absorbed into DSP add_ln703_1531_fu_36459862_p2.
DSP Report: Generating DSP add_ln703_1531_fu_36459862_p2, operation Mode is: PCIN+A''*(B:0xc6).
DSP Report: register data_62_V_read_int_reg_reg is absorbed into DSP add_ln703_1531_fu_36459862_p2.
DSP Report: register data_62_V_read_1_reg_36504276_reg is absorbed into DSP add_ln703_1531_fu_36459862_p2.
DSP Report: operator add_ln703_1531_fu_36459862_p2 is absorbed into DSP add_ln703_1531_fu_36459862_p2.
DSP Report: operator mul_ln1118_1256_fu_6206_p2 is absorbed into DSP add_ln703_1531_fu_36459862_p2.
DSP Report: Generating DSP add_ln703_1531_fu_36459862_p2, operation Mode is: PCIN+A''*(B:0xb7).
DSP Report: register data_56_V_read_int_reg_reg is absorbed into DSP add_ln703_1531_fu_36459862_p2.
DSP Report: register data_56_V_read_1_reg_36504373_reg is absorbed into DSP add_ln703_1531_fu_36459862_p2.
DSP Report: operator add_ln703_1531_fu_36459862_p2 is absorbed into DSP add_ln703_1531_fu_36459862_p2.
DSP Report: operator mul_ln1118_1130_fu_3513_p2 is absorbed into DSP add_ln703_1531_fu_36459862_p2.
DSP Report: Generating DSP mul_ln1118_1578_fu_6175_p2, operation Mode is: A''*(B:0x3ffb9).
DSP Report: register mul_ln1118_1578_fu_6175_p2 is absorbed into DSP mul_ln1118_1578_fu_6175_p2.
DSP Report: register mul_ln1118_1578_fu_6175_p2 is absorbed into DSP mul_ln1118_1578_fu_6175_p2.
DSP Report: operator mul_ln1118_1578_fu_6175_p2 is absorbed into DSP mul_ln1118_1578_fu_6175_p2.
DSP Report: Generating DSP mul_ln1118_1727_fu_3987_p2, operation Mode is: A''*(B:0x3ffa3).
DSP Report: register mul_ln1118_1727_fu_3987_p2 is absorbed into DSP mul_ln1118_1727_fu_3987_p2.
DSP Report: register mul_ln1118_1727_fu_3987_p2 is absorbed into DSP mul_ln1118_1727_fu_3987_p2.
DSP Report: operator mul_ln1118_1727_fu_3987_p2 is absorbed into DSP mul_ln1118_1727_fu_3987_p2.
DSP Report: Generating DSP mul_ln1118_1545_fu_5989_p2, operation Mode is: A''*(B:0x3ffaf).
DSP Report: register mul_ln1118_1545_fu_5989_p2 is absorbed into DSP mul_ln1118_1545_fu_5989_p2.
DSP Report: register mul_ln1118_1545_fu_5989_p2 is absorbed into DSP mul_ln1118_1545_fu_5989_p2.
DSP Report: operator mul_ln1118_1545_fu_5989_p2 is absorbed into DSP mul_ln1118_1545_fu_5989_p2.
DSP Report: Generating DSP mul_ln1118_1333_fu_5669_p2, operation Mode is: A''*(B:0x3ffcd).
DSP Report: register mul_ln1118_1333_fu_5669_p2 is absorbed into DSP mul_ln1118_1333_fu_5669_p2.
DSP Report: register mul_ln1118_1333_fu_5669_p2 is absorbed into DSP mul_ln1118_1333_fu_5669_p2.
DSP Report: operator mul_ln1118_1333_fu_5669_p2 is absorbed into DSP mul_ln1118_1333_fu_5669_p2.
DSP Report: Generating DSP mul_ln1118_1370_fu_4283_p2, operation Mode is: A''*(B:0x3ffcf).
DSP Report: register mul_ln1118_1370_fu_4283_p2 is absorbed into DSP mul_ln1118_1370_fu_4283_p2.
DSP Report: register mul_ln1118_1370_fu_4283_p2 is absorbed into DSP mul_ln1118_1370_fu_4283_p2.
DSP Report: operator mul_ln1118_1370_fu_4283_p2 is absorbed into DSP mul_ln1118_1370_fu_4283_p2.
DSP Report: Generating DSP mul_ln1118_2047_fu_4011_p2, operation Mode is: A''*(B:0x3a).
DSP Report: register data_104_V_read_1_reg_36503588_reg is absorbed into DSP mul_ln1118_2047_fu_4011_p2.
DSP Report: register data_104_V_read_1_reg_36503588_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2047_fu_4011_p2.
DSP Report: operator mul_ln1118_2047_fu_4011_p2 is absorbed into DSP mul_ln1118_2047_fu_4011_p2.
DSP Report: Generating DSP add_ln703_3145_fu_36492193_p2, operation Mode is: PCIN+A''*(B:0x26).
DSP Report: register data_73_V_read_1_reg_36504094_reg is absorbed into DSP add_ln703_3145_fu_36492193_p2.
DSP Report: register zext_ln1118_1209_reg_36506914_reg is absorbed into DSP add_ln703_3145_fu_36492193_p2.
DSP Report: operator add_ln703_3145_fu_36492193_p2 is absorbed into DSP add_ln703_3145_fu_36492193_p2.
DSP Report: operator mul_ln1118_1457_fu_2942_p2 is absorbed into DSP add_ln703_3145_fu_36492193_p2.
DSP Report: Generating DSP add_ln703_3145_fu_36492193_p2, operation Mode is: PCIN+A''*(B:0x34).
DSP Report: register data_54_V_read_1_reg_36504402_reg is absorbed into DSP add_ln703_3145_fu_36492193_p2.
DSP Report: register zext_ln1118_875_reg_36506471_reg is absorbed into DSP add_ln703_3145_fu_36492193_p2.
DSP Report: operator add_ln703_3145_fu_36492193_p2 is absorbed into DSP add_ln703_3145_fu_36492193_p2.
DSP Report: operator mul_ln1118_1090_fu_2805_p2 is absorbed into DSP add_ln703_3145_fu_36492193_p2.
DSP Report: Generating DSP add_ln703_3145_reg_36510515_reg, operation Mode is: PCIN+A''*(B:0x2a).
DSP Report: register data_101_V_read_1_reg_36503642_reg is absorbed into DSP add_ln703_3145_reg_36510515_reg.
DSP Report: register data_101_V_read_1_reg_36503642_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3145_reg_36510515_reg.
DSP Report: register add_ln703_3145_reg_36510515_reg is absorbed into DSP add_ln703_3145_reg_36510515_reg.
DSP Report: operator add_ln703_3145_fu_36492193_p2 is absorbed into DSP add_ln703_3145_reg_36510515_reg.
DSP Report: operator mul_ln1118_1991_fu_3220_p2 is absorbed into DSP add_ln703_3145_reg_36510515_reg.
DSP Report: Generating DSP mul_ln1118_1076_fu_4446_p2, operation Mode is: A''*(B:0x3d).
DSP Report: register data_53_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1076_fu_4446_p2.
DSP Report: register data_53_V_read_1_reg_36504419_reg is absorbed into DSP mul_ln1118_1076_fu_4446_p2.
DSP Report: operator mul_ln1118_1076_fu_4446_p2 is absorbed into DSP mul_ln1118_1076_fu_4446_p2.
DSP Report: Generating DSP add_ln703_3141_reg_36509079_reg, operation Mode is: (PCIN+A'':B''+C')'.
DSP Report: register add_ln703_3141_reg_36509079_reg is absorbed into DSP add_ln703_3141_reg_36509079_reg.
DSP Report: register add_ln703_3141_reg_36509079_reg is absorbed into DSP add_ln703_3141_reg_36509079_reg.
DSP Report: register add_ln703_3141_reg_36509079_reg is absorbed into DSP add_ln703_3141_reg_36509079_reg.
DSP Report: register add_ln703_3141_reg_36509079_reg is absorbed into DSP add_ln703_3141_reg_36509079_reg.
DSP Report: register add_ln703_3141_reg_36509079_reg is absorbed into DSP add_ln703_3141_reg_36509079_reg.
DSP Report: register add_ln703_3141_reg_36509079_reg is absorbed into DSP add_ln703_3141_reg_36509079_reg.
DSP Report: operator add_ln703_3141_fu_36461618_p2 is absorbed into DSP add_ln703_3141_reg_36509079_reg.
DSP Report: Generating DSP mul_ln1118_1452_fu_2803_p2, operation Mode is: A''*(B:0x3ff54).
DSP Report: register mul_ln1118_1452_fu_2803_p2 is absorbed into DSP mul_ln1118_1452_fu_2803_p2.
DSP Report: register mul_ln1118_1452_fu_2803_p2 is absorbed into DSP mul_ln1118_1452_fu_2803_p2.
DSP Report: operator mul_ln1118_1452_fu_2803_p2 is absorbed into DSP mul_ln1118_1452_fu_2803_p2.
DSP Report: Generating DSP mul_ln1118_1250_fu_6269_p2, operation Mode is: A''*(B:0x3ff7a).
DSP Report: register mul_ln1118_1250_fu_6269_p2 is absorbed into DSP mul_ln1118_1250_fu_6269_p2.
DSP Report: register mul_ln1118_1250_fu_6269_p2 is absorbed into DSP mul_ln1118_1250_fu_6269_p2.
DSP Report: operator mul_ln1118_1250_fu_6269_p2 is absorbed into DSP mul_ln1118_1250_fu_6269_p2.
DSP Report: Generating DSP mul_ln1118_1432_fu_3845_p2, operation Mode is: A''*(B:0x3ff2e).
DSP Report: register mul_ln1118_1432_fu_3845_p2 is absorbed into DSP mul_ln1118_1432_fu_3845_p2.
DSP Report: register mul_ln1118_1432_fu_3845_p2 is absorbed into DSP mul_ln1118_1432_fu_3845_p2.
DSP Report: operator mul_ln1118_1432_fu_3845_p2 is absorbed into DSP mul_ln1118_1432_fu_3845_p2.
DSP Report: Generating DSP mul_ln1118_1602_fu_6104_p2, operation Mode is: A''*(B:0x10a).
DSP Report: register data_81_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1602_fu_6104_p2.
DSP Report: register data_81_V_read_1_reg_36503967_reg is absorbed into DSP mul_ln1118_1602_fu_6104_p2.
DSP Report: operator mul_ln1118_1602_fu_6104_p2 is absorbed into DSP mul_ln1118_1602_fu_6104_p2.
DSP Report: Generating DSP add_ln703_1856_fu_36460840_p2, operation Mode is: PCIN+A''*(B:0x13d).
DSP Report: register data_69_V_read_int_reg_reg is absorbed into DSP add_ln703_1856_fu_36460840_p2.
DSP Report: register data_69_V_read_1_reg_36504158_reg is absorbed into DSP add_ln703_1856_fu_36460840_p2.
DSP Report: operator add_ln703_1856_fu_36460840_p2 is absorbed into DSP add_ln703_1856_fu_36460840_p2.
DSP Report: operator mul_ln1118_1376_fu_2939_p2 is absorbed into DSP add_ln703_1856_fu_36460840_p2.
DSP Report: Generating DSP add_ln703_1856_fu_36460840_p2, operation Mode is: PCIN+A''*(B:0x18d).
DSP Report: register data_62_V_read_int_reg_reg is absorbed into DSP add_ln703_1856_fu_36460840_p2.
DSP Report: register data_62_V_read_1_reg_36504276_reg is absorbed into DSP add_ln703_1856_fu_36460840_p2.
DSP Report: operator add_ln703_1856_fu_36460840_p2 is absorbed into DSP add_ln703_1856_fu_36460840_p2.
DSP Report: operator mul_ln1118_1249_fu_5447_p2 is absorbed into DSP add_ln703_1856_fu_36460840_p2.
DSP Report: Generating DSP add_ln703_1856_reg_36508769_reg, operation Mode is: PCIN+A''*(B:0x19b).
DSP Report: register data_74_V_read_int_reg_reg is absorbed into DSP add_ln703_1856_reg_36508769_reg.
DSP Report: register data_74_V_read_1_reg_36504074_reg is absorbed into DSP add_ln703_1856_reg_36508769_reg.
DSP Report: register add_ln703_1856_reg_36508769_reg is absorbed into DSP add_ln703_1856_reg_36508769_reg.
DSP Report: operator add_ln703_1856_fu_36460840_p2 is absorbed into DSP add_ln703_1856_reg_36508769_reg.
DSP Report: operator mul_ln1118_1472_fu_3209_p2 is absorbed into DSP add_ln703_1856_reg_36508769_reg.
DSP Report: Generating DSP mul_ln1118_1143_fu_4999_p2, operation Mode is: A''*(B:0x168).
DSP Report: register data_57_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1143_fu_4999_p2.
DSP Report: register data_57_V_read_1_reg_36504354_reg is absorbed into DSP mul_ln1118_1143_fu_4999_p2.
DSP Report: operator mul_ln1118_1143_fu_4999_p2 is absorbed into DSP mul_ln1118_1143_fu_4999_p2.
DSP Report: Generating DSP add_ln703_1852_reg_36508764_reg, operation Mode is: PCIN+A''*(B:0x114).
DSP Report: register data_50_V_read_int_reg_reg is absorbed into DSP add_ln703_1852_reg_36508764_reg.
DSP Report: register data_50_V_read_1_reg_36504464_reg is absorbed into DSP add_ln703_1852_reg_36508764_reg.
DSP Report: register add_ln703_1852_reg_36508764_reg is absorbed into DSP add_ln703_1852_reg_36508764_reg.
DSP Report: operator add_ln703_1852_fu_36460814_p2 is absorbed into DSP add_ln703_1852_reg_36508764_reg.
DSP Report: operator mul_ln1118_1014_fu_4068_p2 is absorbed into DSP add_ln703_1852_reg_36508764_reg.
DSP Report: Generating DSP mul_ln1118_1884_fu_3909_p2, operation Mode is: A''*(B:0x3feb0).
DSP Report: register mul_ln1118_1884_fu_3909_p2 is absorbed into DSP mul_ln1118_1884_fu_3909_p2.
DSP Report: register mul_ln1118_1884_fu_3909_p2 is absorbed into DSP mul_ln1118_1884_fu_3909_p2.
DSP Report: operator mul_ln1118_1884_fu_3909_p2 is absorbed into DSP mul_ln1118_1884_fu_3909_p2.
DSP Report: Generating DSP mul_ln1118_1033_fu_6176_p2, operation Mode is: A''*(B:0x3b).
DSP Report: register data_51_V_read_1_reg_36504448_reg is absorbed into DSP mul_ln1118_1033_fu_6176_p2.
DSP Report: register zext_ln1118_832_reg_36506418_reg is absorbed into DSP mul_ln1118_1033_fu_6176_p2.
DSP Report: operator mul_ln1118_1033_fu_6176_p2 is absorbed into DSP mul_ln1118_1033_fu_6176_p2.
DSP Report: Generating DSP add_ln703_1888_fu_36484150_p2, operation Mode is: PCIN+A''*(B:0x2c).
DSP Report: register data_77_V_read_1_reg_36504031_reg is absorbed into DSP add_ln703_1888_fu_36484150_p2.
DSP Report: register zext_ln1118_1278_reg_36506996_reg is absorbed into DSP add_ln703_1888_fu_36484150_p2.
DSP Report: operator add_ln703_1888_fu_36484150_p2 is absorbed into DSP add_ln703_1888_fu_36484150_p2.
DSP Report: operator mul_ln1118_1533_fu_5410_p2 is absorbed into DSP add_ln703_1888_fu_36484150_p2.
DSP Report: Generating DSP add_ln703_1888_fu_36484150_p2, operation Mode is: PCIN+A''*(B:0x35).
DSP Report: register data_75_V_read_1_reg_36504059_reg is absorbed into DSP add_ln703_1888_fu_36484150_p2.
DSP Report: register zext_ln1118_1250_reg_36506976_reg is absorbed into DSP add_ln703_1888_fu_36484150_p2.
DSP Report: operator add_ln703_1888_fu_36484150_p2 is absorbed into DSP add_ln703_1888_fu_36484150_p2.
DSP Report: operator mul_ln1118_1489_fu_6375_p2 is absorbed into DSP add_ln703_1888_fu_36484150_p2.
DSP Report: Generating DSP add_ln703_1888_fu_36484150_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_1888_fu_36484150_p2 is absorbed into DSP add_ln703_1888_fu_36484150_p2.
DSP Report: register add_ln703_1888_fu_36484150_p2 is absorbed into DSP add_ln703_1888_fu_36484150_p2.
DSP Report: register add_ln703_1888_fu_36484150_p2 is absorbed into DSP add_ln703_1888_fu_36484150_p2.
DSP Report: register add_ln703_1888_fu_36484150_p2 is absorbed into DSP add_ln703_1888_fu_36484150_p2.
DSP Report: register add_ln703_1888_fu_36484150_p2 is absorbed into DSP add_ln703_1888_fu_36484150_p2.
DSP Report: operator add_ln703_1888_fu_36484150_p2 is absorbed into DSP add_ln703_1888_fu_36484150_p2.
DSP Report: Generating DSP mul_ln1118_1269_fu_2923_p2, operation Mode is: A''*(B:0x4d).
DSP Report: register data_63_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1269_fu_2923_p2.
DSP Report: register data_63_V_read_1_reg_36504259_reg is absorbed into DSP mul_ln1118_1269_fu_2923_p2.
DSP Report: operator mul_ln1118_1269_fu_2923_p2 is absorbed into DSP mul_ln1118_1269_fu_2923_p2.
DSP Report: Generating DSP add_ln703_1880_fu_36460856_p2, operation Mode is: PCIN+A''*(B:0x4e).
DSP Report: register data_59_V_read_int_reg_reg is absorbed into DSP add_ln703_1880_fu_36460856_p2.
DSP Report: register data_59_V_read_1_reg_36504322_reg is absorbed into DSP add_ln703_1880_fu_36460856_p2.
DSP Report: operator add_ln703_1880_fu_36460856_p2 is absorbed into DSP add_ln703_1880_fu_36460856_p2.
DSP Report: operator mul_ln1118_1184_fu_3803_p2 is absorbed into DSP add_ln703_1880_fu_36460856_p2.
DSP Report: Generating DSP mul_ln1118_1071_fu_3946_p2, operation Mode is: A''*(B:0x53).
DSP Report: register data_53_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1071_fu_3946_p2.
DSP Report: register data_53_V_read_1_reg_36504419_reg is absorbed into DSP mul_ln1118_1071_fu_3946_p2.
DSP Report: operator mul_ln1118_1071_fu_3946_p2 is absorbed into DSP mul_ln1118_1071_fu_3946_p2.
DSP Report: Generating DSP add_ln703_1879_fu_36460846_p2, operation Mode is: C+A''*(B:0x3ffad).
DSP Report: register add_ln703_1879_fu_36460846_p2 is absorbed into DSP add_ln703_1879_fu_36460846_p2.
DSP Report: register add_ln703_1879_fu_36460846_p2 is absorbed into DSP add_ln703_1879_fu_36460846_p2.
DSP Report: operator add_ln703_1879_fu_36460846_p2 is absorbed into DSP add_ln703_1879_fu_36460846_p2.
DSP Report: operator mul_ln1118_1788_fu_6232_p2 is absorbed into DSP add_ln703_1879_fu_36460846_p2.
DSP Report: Generating DSP mul_ln1118_1247_fu_4424_p2, operation Mode is: A''*(B:0x3fed8).
DSP Report: register mul_ln1118_1247_fu_4424_p2 is absorbed into DSP mul_ln1118_1247_fu_4424_p2.
DSP Report: register mul_ln1118_1247_fu_4424_p2 is absorbed into DSP mul_ln1118_1247_fu_4424_p2.
DSP Report: operator mul_ln1118_1247_fu_4424_p2 is absorbed into DSP mul_ln1118_1247_fu_4424_p2.
DSP Report: Generating DSP mul_ln1118_1470_fu_2959_p2, operation Mode is: A''*(B:0x3fee8).
DSP Report: register mul_ln1118_1470_fu_2959_p2 is absorbed into DSP mul_ln1118_1470_fu_2959_p2.
DSP Report: register mul_ln1118_1470_fu_2959_p2 is absorbed into DSP mul_ln1118_1470_fu_2959_p2.
DSP Report: operator mul_ln1118_1470_fu_2959_p2 is absorbed into DSP mul_ln1118_1470_fu_2959_p2.
DSP Report: Generating DSP mul_ln1118_1031_fu_2798_p2, operation Mode is: A''*(B:0x3fec3).
DSP Report: register mul_ln1118_1031_fu_2798_p2 is absorbed into DSP mul_ln1118_1031_fu_2798_p2.
DSP Report: register mul_ln1118_1031_fu_2798_p2 is absorbed into DSP mul_ln1118_1031_fu_2798_p2.
DSP Report: operator mul_ln1118_1031_fu_2798_p2 is absorbed into DSP mul_ln1118_1031_fu_2798_p2.
DSP Report: Generating DSP mul_ln1118_2794_fu_3732_p2, operation Mode is: A''*(B:0x3fe9f).
DSP Report: register mul_ln1118_2794_fu_3732_p2 is absorbed into DSP mul_ln1118_2794_fu_3732_p2.
DSP Report: register mul_ln1118_2794_fu_3732_p2 is absorbed into DSP mul_ln1118_2794_fu_3732_p2.
DSP Report: operator mul_ln1118_2794_fu_3732_p2 is absorbed into DSP mul_ln1118_2794_fu_3732_p2.
DSP Report: Generating DSP mul_ln1118_1258_fu_3724_p2, operation Mode is: A''*(B:0x14d).
DSP Report: register data_62_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1258_fu_3724_p2.
DSP Report: register data_62_V_read_1_reg_36504276_reg is absorbed into DSP mul_ln1118_1258_fu_3724_p2.
DSP Report: operator mul_ln1118_1258_fu_3724_p2 is absorbed into DSP mul_ln1118_1258_fu_3724_p2.
DSP Report: Generating DSP add_ln703_3327_reg_36509099_reg, operation Mode is: PCIN+A''*(B:0x1d6).
DSP Report: register data_58_V_read_int_reg_reg is absorbed into DSP add_ln703_3327_reg_36509099_reg.
DSP Report: register data_58_V_read_1_reg_36504337_reg is absorbed into DSP add_ln703_3327_reg_36509099_reg.
DSP Report: register add_ln703_3327_reg_36509099_reg is absorbed into DSP add_ln703_3327_reg_36509099_reg.
DSP Report: operator add_ln703_3327_fu_36461642_p2 is absorbed into DSP add_ln703_3327_reg_36509099_reg.
DSP Report: operator mul_ln1118_1172_fu_3979_p2 is absorbed into DSP add_ln703_3327_reg_36509099_reg.
DSP Report: Generating DSP add_ln703_3328_fu_36493349_p2, operation Mode is: PCIN+A''*(B:0x11e).
DSP Report: register data_57_V_read_1_reg_36504354_reg is absorbed into DSP add_ln703_3328_fu_36493349_p2.
DSP Report: register zext_ln1118_931_reg_36506535_reg is absorbed into DSP add_ln703_3328_fu_36493349_p2.
DSP Report: operator add_ln703_3328_fu_36493349_p2 is absorbed into DSP add_ln703_3328_fu_36493349_p2.
DSP Report: operator mul_ln1118_1152_fu_2828_p2 is absorbed into DSP add_ln703_3328_fu_36493349_p2.
DSP Report: Generating DSP mul_ln1118_1563_fu_5924_p2, operation Mode is: A''*(B:0x3ff74).
DSP Report: register mul_ln1118_1563_fu_5924_p2 is absorbed into DSP mul_ln1118_1563_fu_5924_p2.
DSP Report: register mul_ln1118_1563_fu_5924_p2 is absorbed into DSP mul_ln1118_1563_fu_5924_p2.
DSP Report: operator mul_ln1118_1563_fu_5924_p2 is absorbed into DSP mul_ln1118_1563_fu_5924_p2.
DSP Report: Generating DSP mul_ln1118_1613_fu_3812_p2, operation Mode is: A''*(B:0x3ff76).
DSP Report: register mul_ln1118_1613_fu_3812_p2 is absorbed into DSP mul_ln1118_1613_fu_3812_p2.
DSP Report: register mul_ln1118_1613_fu_3812_p2 is absorbed into DSP mul_ln1118_1613_fu_3812_p2.
DSP Report: operator mul_ln1118_1613_fu_3812_p2 is absorbed into DSP mul_ln1118_1613_fu_3812_p2.
DSP Report: Generating DSP mul_ln1118_1445_fu_4967_p2, operation Mode is: A''*(B:0xad).
DSP Report: register data_72_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1445_fu_4967_p2.
DSP Report: register data_72_V_read_1_reg_36504111_reg is absorbed into DSP mul_ln1118_1445_fu_4967_p2.
DSP Report: operator mul_ln1118_1445_fu_4967_p2 is absorbed into DSP mul_ln1118_1445_fu_4967_p2.
DSP Report: Generating DSP add_ln703_2218_reg_36508944_reg, operation Mode is: PCIN+A''*(B:0xa3).
DSP Report: register data_48_V_read_int_reg_reg is absorbed into DSP add_ln703_2218_reg_36508944_reg.
DSP Report: register data_48_V_read_1_reg_36504494_reg is absorbed into DSP add_ln703_2218_reg_36508944_reg.
DSP Report: register add_ln703_2218_reg_36508944_reg is absorbed into DSP add_ln703_2218_reg_36508944_reg.
DSP Report: operator add_ln703_2218_fu_36461278_p2 is absorbed into DSP add_ln703_2218_reg_36508944_reg.
DSP Report: operator mul_ln1118_990_fu_6562_p2 is absorbed into DSP add_ln703_2218_reg_36508944_reg.
DSP Report: Generating DSP mul_ln1118_1121_fu_4526_p2, operation Mode is: A''*(B:0x2a).
DSP Report: register data_55_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1121_fu_4526_p2.
DSP Report: register data_55_V_read_1_reg_36504390_reg is absorbed into DSP mul_ln1118_1121_fu_4526_p2.
DSP Report: operator mul_ln1118_1121_fu_4526_p2 is absorbed into DSP mul_ln1118_1121_fu_4526_p2.
DSP Report: Generating DSP add_ln703_1462_reg_36508479_reg, operation Mode is: C+A''*(B:0x3ffc6).
DSP Report: register add_ln703_1462_reg_36508479_reg is absorbed into DSP add_ln703_1462_reg_36508479_reg.
DSP Report: register add_ln703_1462_reg_36508479_reg is absorbed into DSP add_ln703_1462_reg_36508479_reg.
DSP Report: register add_ln703_1462_reg_36508479_reg is absorbed into DSP add_ln703_1462_reg_36508479_reg.
DSP Report: operator add_ln703_1462_fu_36459504_p2 is absorbed into DSP add_ln703_1462_reg_36508479_reg.
DSP Report: operator mul_ln1118_1448_fu_4969_p2 is absorbed into DSP add_ln703_1462_reg_36508479_reg.
DSP Report: Generating DSP mul_ln1118_1201_fu_5168_p2, operation Mode is: A''*(B:0x3ffcf).
DSP Report: register mul_ln1118_1201_fu_5168_p2 is absorbed into DSP mul_ln1118_1201_fu_5168_p2.
DSP Report: register mul_ln1118_1201_fu_5168_p2 is absorbed into DSP mul_ln1118_1201_fu_5168_p2.
DSP Report: operator mul_ln1118_1201_fu_5168_p2 is absorbed into DSP mul_ln1118_1201_fu_5168_p2.
DSP Report: Generating DSP mul_ln1118_1469_fu_6346_p2, operation Mode is: A''*(B:0x6f).
DSP Report: register data_73_V_read_1_reg_36504094_reg is absorbed into DSP mul_ln1118_1469_fu_6346_p2.
DSP Report: register data_73_V_read_1_reg_36504094_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1469_fu_6346_p2.
DSP Report: operator mul_ln1118_1469_fu_6346_p2 is absorbed into DSP mul_ln1118_1469_fu_6346_p2.
DSP Report: Generating DSP add_ln703_1461_fu_36482103_p2, operation Mode is: PCIN+A''*(B:0x4f).
DSP Report: register data_68_V_read_1_reg_36504174_reg is absorbed into DSP add_ln703_1461_fu_36482103_p2.
DSP Report: register add_ln703_1637_fu_36482771_p2 is absorbed into DSP add_ln703_1461_fu_36482103_p2.
DSP Report: operator add_ln703_1461_fu_36482103_p2 is absorbed into DSP add_ln703_1461_fu_36482103_p2.
DSP Report: operator mul_ln1118_1373_fu_4905_p2 is absorbed into DSP add_ln703_1461_fu_36482103_p2.
DSP Report: Generating DSP mul_ln1118_1306_fu_2827_p2, operation Mode is: A''*(B:0x6a).
DSP Report: register data_64_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1306_fu_2827_p2.
DSP Report: register data_64_V_read_1_reg_36504242_reg is absorbed into DSP mul_ln1118_1306_fu_2827_p2.
DSP Report: operator mul_ln1118_1306_fu_2827_p2 is absorbed into DSP mul_ln1118_1306_fu_2827_p2.
DSP Report: Generating DSP add_ln703_1458_fu_36459498_p2, operation Mode is: PCIN+A''*(B:0x6c).
DSP Report: register data_56_V_read_int_reg_reg is absorbed into DSP add_ln703_1458_fu_36459498_p2.
DSP Report: register data_56_V_read_1_reg_36504373_reg is absorbed into DSP add_ln703_1458_fu_36459498_p2.
DSP Report: operator add_ln703_1458_fu_36459498_p2 is absorbed into DSP add_ln703_1458_fu_36459498_p2.
DSP Report: operator mul_ln1118_1140_fu_5809_p2 is absorbed into DSP add_ln703_1458_fu_36459498_p2.
DSP Report: Generating DSP add_ln703_1458_reg_36508474_reg, operation Mode is: PCIN+A''*(B:0x52).
DSP Report: register data_62_V_read_int_reg_reg is absorbed into DSP add_ln703_1458_reg_36508474_reg.
DSP Report: register data_62_V_read_1_reg_36504276_reg is absorbed into DSP add_ln703_1458_reg_36508474_reg.
DSP Report: register add_ln703_1458_reg_36508474_reg is absorbed into DSP add_ln703_1458_reg_36508474_reg.
DSP Report: operator add_ln703_1458_fu_36459498_p2 is absorbed into DSP add_ln703_1458_reg_36508474_reg.
DSP Report: operator mul_ln1118_1266_fu_5942_p2 is absorbed into DSP add_ln703_1458_reg_36508474_reg.
DSP Report: Generating DSP mul_ln1118_1161_fu_5593_p2, operation Mode is: A''*(B:0xa7).
DSP Report: register data_57_V_read_1_reg_36504354_reg is absorbed into DSP mul_ln1118_1161_fu_5593_p2.
DSP Report: register zext_ln1118_931_reg_36506535_reg is absorbed into DSP mul_ln1118_1161_fu_5593_p2.
DSP Report: operator mul_ln1118_1161_fu_5593_p2 is absorbed into DSP mul_ln1118_1161_fu_5593_p2.
DSP Report: Generating DSP add_ln703_1455_fu_36482074_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_1455_fu_36482074_p2 is absorbed into DSP add_ln703_1455_fu_36482074_p2.
DSP Report: register add_ln703_1455_fu_36482074_p2 is absorbed into DSP add_ln703_1455_fu_36482074_p2.
DSP Report: register add_ln703_1455_fu_36482074_p2 is absorbed into DSP add_ln703_1455_fu_36482074_p2.
DSP Report: register add_ln703_1455_fu_36482074_p2 is absorbed into DSP add_ln703_1455_fu_36482074_p2.
DSP Report: register add_ln703_1455_fu_36482074_p2 is absorbed into DSP add_ln703_1455_fu_36482074_p2.
DSP Report: operator add_ln703_1455_fu_36482074_p2 is absorbed into DSP add_ln703_1455_fu_36482074_p2.
DSP Report: Generating DSP mul_ln1118_1225_fu_4018_p2, operation Mode is: A''*(B:0x3ff44).
DSP Report: register mul_ln1118_1225_fu_4018_p2 is absorbed into DSP mul_ln1118_1225_fu_4018_p2.
DSP Report: register mul_ln1118_1225_fu_4018_p2 is absorbed into DSP mul_ln1118_1225_fu_4018_p2.
DSP Report: operator mul_ln1118_1225_fu_4018_p2 is absorbed into DSP mul_ln1118_1225_fu_4018_p2.
DSP Report: Generating DSP mul_ln1118_1030_fu_3479_p2, operation Mode is: A''*(B:0x3fff3).
DSP Report: register mul_ln1118_1030_fu_3479_p2 is absorbed into DSP mul_ln1118_1030_fu_3479_p2.
DSP Report: register mul_ln1118_1030_fu_3479_p2 is absorbed into DSP mul_ln1118_1030_fu_3479_p2.
DSP Report: operator mul_ln1118_1030_fu_3479_p2 is absorbed into DSP mul_ln1118_1030_fu_3479_p2.
DSP Report: Generating DSP add_ln703_964_fu_36456352_p2, operation Mode is: C+A''*(B:0x94).
DSP Report: register data_52_V_read_int_reg_reg is absorbed into DSP add_ln703_964_fu_36456352_p2.
DSP Report: register data_52_V_read_1_reg_36504437_reg is absorbed into DSP add_ln703_964_fu_36456352_p2.
DSP Report: operator add_ln703_964_fu_36456352_p2 is absorbed into DSP add_ln703_964_fu_36456352_p2.
DSP Report: operator mul_ln1118_1069_fu_5272_p2 is absorbed into DSP add_ln703_964_fu_36456352_p2.
DSP Report: Generating DSP add_ln703_965_reg_36508009_reg, operation Mode is: PCIN+A''*(B:0xbd).
DSP Report: register data_51_V_read_int_reg_reg is absorbed into DSP add_ln703_965_reg_36508009_reg.
DSP Report: register data_51_V_read_1_reg_36504448_reg is absorbed into DSP add_ln703_965_reg_36508009_reg.
DSP Report: register add_ln703_965_reg_36508009_reg is absorbed into DSP add_ln703_965_reg_36508009_reg.
DSP Report: operator add_ln703_965_fu_36456362_p2 is absorbed into DSP add_ln703_965_reg_36508009_reg.
DSP Report: operator mul_ln1118_1049_fu_4382_p2 is absorbed into DSP add_ln703_965_reg_36508009_reg.
DSP Report: Generating DSP mul_ln1118_1011_fu_4401_p2, operation Mode is: A''*(B:0x3ff29).
DSP Report: register mul_ln1118_1011_fu_4401_p2 is absorbed into DSP mul_ln1118_1011_fu_4401_p2.
DSP Report: register mul_ln1118_1011_fu_4401_p2 is absorbed into DSP mul_ln1118_1011_fu_4401_p2.
DSP Report: operator mul_ln1118_1011_fu_4401_p2 is absorbed into DSP mul_ln1118_1011_fu_4401_p2.
DSP Report: Generating DSP mul_ln1118_1392_fu_3332_p2, operation Mode is: A''*(B:0x14d).
DSP Report: register data_69_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1392_fu_3332_p2.
DSP Report: register data_69_V_read_1_reg_36504158_reg is absorbed into DSP mul_ln1118_1392_fu_3332_p2.
DSP Report: operator mul_ln1118_1392_fu_3332_p2 is absorbed into DSP mul_ln1118_1392_fu_3332_p2.
DSP Report: Generating DSP add_ln703_1452_reg_36508469_reg, operation Mode is: PCIN+A''*(B:0x13e).
DSP Report: register data_58_V_read_int_reg_reg is absorbed into DSP add_ln703_1452_reg_36508469_reg.
DSP Report: register data_58_V_read_1_reg_36504337_reg is absorbed into DSP add_ln703_1452_reg_36508469_reg.
DSP Report: register add_ln703_1452_reg_36508469_reg is absorbed into DSP add_ln703_1452_reg_36508469_reg.
DSP Report: operator add_ln703_1452_fu_36459482_p2 is absorbed into DSP add_ln703_1452_reg_36508469_reg.
DSP Report: operator mul_ln1118_1181_fu_2630_p2 is absorbed into DSP add_ln703_1452_reg_36508469_reg.
DSP Report: Generating DSP mul_ln1118_913_fu_3229_p2, operation Mode is: A''*(B:0x3ff92).
DSP Report: register mul_ln1118_913_fu_3229_p2 is absorbed into DSP mul_ln1118_913_fu_3229_p2.
DSP Report: register mul_ln1118_913_fu_3229_p2 is absorbed into DSP mul_ln1118_913_fu_3229_p2.
DSP Report: operator mul_ln1118_913_fu_3229_p2 is absorbed into DSP mul_ln1118_913_fu_3229_p2.
DSP Report: Generating DSP mul_ln1118_1027_fu_2797_p2, operation Mode is: A''*(B:0x3ff85).
DSP Report: register mul_ln1118_1027_fu_2797_p2 is absorbed into DSP mul_ln1118_1027_fu_2797_p2.
DSP Report: register mul_ln1118_1027_fu_2797_p2 is absorbed into DSP mul_ln1118_1027_fu_2797_p2.
DSP Report: operator mul_ln1118_1027_fu_2797_p2 is absorbed into DSP mul_ln1118_1027_fu_2797_p2.
DSP Report: Generating DSP mul_ln1118_1364_fu_4899_p2, operation Mode is: A''*(B:0x3fe7f).
DSP Report: register mul_ln1118_1364_fu_4899_p2 is absorbed into DSP mul_ln1118_1364_fu_4899_p2.
DSP Report: register mul_ln1118_1364_fu_4899_p2 is absorbed into DSP mul_ln1118_1364_fu_4899_p2.
DSP Report: operator mul_ln1118_1364_fu_4899_p2 is absorbed into DSP mul_ln1118_1364_fu_4899_p2.
DSP Report: Generating DSP mul_ln1118_1240_fu_2842_p2, operation Mode is: A''*(B:0x3ff68).
DSP Report: register mul_ln1118_1240_fu_2842_p2 is absorbed into DSP mul_ln1118_1240_fu_2842_p2.
DSP Report: register mul_ln1118_1240_fu_2842_p2 is absorbed into DSP mul_ln1118_1240_fu_2842_p2.
DSP Report: operator mul_ln1118_1240_fu_2842_p2 is absorbed into DSP mul_ln1118_1240_fu_2842_p2.
DSP Report: Generating DSP mul_ln1118_1301_fu_5960_p2, operation Mode is: A''*(B:0x3ff62).
DSP Report: register mul_ln1118_1301_fu_5960_p2 is absorbed into DSP mul_ln1118_1301_fu_5960_p2.
DSP Report: register mul_ln1118_1301_fu_5960_p2 is absorbed into DSP mul_ln1118_1301_fu_5960_p2.
DSP Report: operator mul_ln1118_1301_fu_5960_p2 is absorbed into DSP mul_ln1118_1301_fu_5960_p2.
DSP Report: Generating DSP mul_ln1118_1262_fu_6485_p2, operation Mode is: A''*(B:0x3feed).
DSP Report: register mul_ln1118_1262_fu_6485_p2 is absorbed into DSP mul_ln1118_1262_fu_6485_p2.
DSP Report: register mul_ln1118_1262_fu_6485_p2 is absorbed into DSP mul_ln1118_1262_fu_6485_p2.
DSP Report: operator mul_ln1118_1262_fu_6485_p2 is absorbed into DSP mul_ln1118_1262_fu_6485_p2.
DSP Report: Generating DSP mul_ln1118_1142_fu_2825_p2, operation Mode is: A''*(B:0x3ff16).
DSP Report: register mul_ln1118_1142_fu_2825_p2 is absorbed into DSP mul_ln1118_1142_fu_2825_p2.
DSP Report: register mul_ln1118_1142_fu_2825_p2 is absorbed into DSP mul_ln1118_1142_fu_2825_p2.
DSP Report: operator mul_ln1118_1142_fu_2825_p2 is absorbed into DSP mul_ln1118_1142_fu_2825_p2.
DSP Report: Generating DSP mul_ln1118_1322_fu_4212_p2, operation Mode is: A''*(B:0x3ff6c).
DSP Report: register mul_ln1118_1322_fu_4212_p2 is absorbed into DSP mul_ln1118_1322_fu_4212_p2.
DSP Report: register mul_ln1118_1322_fu_4212_p2 is absorbed into DSP mul_ln1118_1322_fu_4212_p2.
DSP Report: operator mul_ln1118_1322_fu_4212_p2 is absorbed into DSP mul_ln1118_1322_fu_4212_p2.
DSP Report: Generating DSP mul_ln1118_1375_fu_4906_p2, operation Mode is: A''*(B:0x3ff46).
DSP Report: register mul_ln1118_1375_fu_4906_p2 is absorbed into DSP mul_ln1118_1375_fu_4906_p2.
DSP Report: register mul_ln1118_1375_fu_4906_p2 is absorbed into DSP mul_ln1118_1375_fu_4906_p2.
DSP Report: operator mul_ln1118_1375_fu_4906_p2 is absorbed into DSP mul_ln1118_1375_fu_4906_p2.
DSP Report: Generating DSP mul_ln1118_938_fu_4921_p2, operation Mode is: A''*(B:0xaa).
DSP Report: register data_46_V_read_int_reg_reg is absorbed into DSP mul_ln1118_938_fu_4921_p2.
DSP Report: register data_46_V_read_1_reg_36504527_reg is absorbed into DSP mul_ln1118_938_fu_4921_p2.
DSP Report: operator mul_ln1118_938_fu_4921_p2 is absorbed into DSP mul_ln1118_938_fu_4921_p2.
DSP Report: Generating DSP add_ln703_2095_fu_36461070_p2, operation Mode is: PCIN+A''*(B:0xef).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP add_ln703_2095_fu_36461070_p2.
DSP Report: register data_34_V_read_1_reg_36504707_reg is absorbed into DSP add_ln703_2095_fu_36461070_p2.
DSP Report: operator add_ln703_2095_fu_36461070_p2 is absorbed into DSP add_ln703_2095_fu_36461070_p2.
DSP Report: operator mul_ln1118_699_fu_3619_p2 is absorbed into DSP add_ln703_2095_fu_36461070_p2.
DSP Report: Generating DSP add_ln703_2095_reg_36508854_reg, operation Mode is: PCIN+A''*(B:0x94).
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP add_ln703_2095_reg_36508854_reg.
DSP Report: register data_38_V_read_1_reg_36504654_reg is absorbed into DSP add_ln703_2095_reg_36508854_reg.
DSP Report: register add_ln703_2095_reg_36508854_reg is absorbed into DSP add_ln703_2095_reg_36508854_reg.
DSP Report: operator add_ln703_2095_fu_36461070_p2 is absorbed into DSP add_ln703_2095_reg_36508854_reg.
DSP Report: operator mul_ln1118_787_fu_6382_p2 is absorbed into DSP add_ln703_2095_reg_36508854_reg.
DSP Report: Generating DSP mul_ln1118_1418_fu_4357_p2, operation Mode is: A''*(B:0x3ff74).
DSP Report: register mul_ln1118_1418_fu_4357_p2 is absorbed into DSP mul_ln1118_1418_fu_4357_p2.
DSP Report: register mul_ln1118_1418_fu_4357_p2 is absorbed into DSP mul_ln1118_1418_fu_4357_p2.
DSP Report: operator mul_ln1118_1418_fu_4357_p2 is absorbed into DSP mul_ln1118_1418_fu_4357_p2.
DSP Report: Generating DSP mul_ln1118_1639_fu_3314_p2, operation Mode is: A''*(B:0x3ff5c).
DSP Report: register mul_ln1118_1639_fu_3314_p2 is absorbed into DSP mul_ln1118_1639_fu_3314_p2.
DSP Report: register mul_ln1118_1639_fu_3314_p2 is absorbed into DSP mul_ln1118_1639_fu_3314_p2.
DSP Report: operator mul_ln1118_1639_fu_3314_p2 is absorbed into DSP mul_ln1118_1639_fu_3314_p2.
DSP Report: Generating DSP add_ln703_1187_fu_36457728_p2, operation Mode is: C+A''*(B:0x1b).
DSP Report: register data_59_V_read_int_reg_reg is absorbed into DSP add_ln703_1187_fu_36457728_p2.
DSP Report: register data_59_V_read_1_reg_36504322_reg is absorbed into DSP add_ln703_1187_fu_36457728_p2.
DSP Report: operator add_ln703_1187_fu_36457728_p2 is absorbed into DSP add_ln703_1187_fu_36457728_p2.
DSP Report: operator mul_ln1118_1193_fu_2642_p2 is absorbed into DSP add_ln703_1187_fu_36457728_p2.
DSP Report: Generating DSP mul_ln1118_876_fu_5708_p2, operation Mode is: A''*(B:0x2a).
DSP Report: register data_42_V_read_int_reg_reg is absorbed into DSP mul_ln1118_876_fu_5708_p2.
DSP Report: register data_42_V_read_1_reg_36504594_reg is absorbed into DSP mul_ln1118_876_fu_5708_p2.
DSP Report: operator mul_ln1118_876_fu_5708_p2 is absorbed into DSP mul_ln1118_876_fu_5708_p2.
DSP Report: Generating DSP add_ln703_1186_reg_36508244_reg, operation Mode is: (PCIN+A'':B''+C')'.
DSP Report: register add_ln703_1186_reg_36508244_reg is absorbed into DSP add_ln703_1186_reg_36508244_reg.
DSP Report: register add_ln703_1186_reg_36508244_reg is absorbed into DSP add_ln703_1186_reg_36508244_reg.
DSP Report: register add_ln703_1186_reg_36508244_reg is absorbed into DSP add_ln703_1186_reg_36508244_reg.
DSP Report: register add_ln703_1186_reg_36508244_reg is absorbed into DSP add_ln703_1186_reg_36508244_reg.
DSP Report: register add_ln703_1186_reg_36508244_reg is absorbed into DSP add_ln703_1186_reg_36508244_reg.
DSP Report: register add_ln703_1186_reg_36508244_reg is absorbed into DSP add_ln703_1186_reg_36508244_reg.
DSP Report: operator add_ln703_1186_fu_36457722_p2 is absorbed into DSP add_ln703_1186_reg_36508244_reg.
DSP Report: Generating DSP mul_ln1118_1716_fu_2961_p2, operation Mode is: A''*(B:0x3ffb7).
DSP Report: register mul_ln1118_1716_fu_2961_p2 is absorbed into DSP mul_ln1118_1716_fu_2961_p2.
DSP Report: register mul_ln1118_1716_fu_2961_p2 is absorbed into DSP mul_ln1118_1716_fu_2961_p2.
DSP Report: operator mul_ln1118_1716_fu_2961_p2 is absorbed into DSP mul_ln1118_1716_fu_2961_p2.
DSP Report: Generating DSP add_ln703_1943_reg_36508779_reg, operation Mode is: C+A''*(B:0x8b).
DSP Report: register data_91_V_read_int_reg_reg is absorbed into DSP add_ln703_1943_reg_36508779_reg.
DSP Report: register data_91_V_read_1_reg_36503806_reg is absorbed into DSP add_ln703_1943_reg_36508779_reg.
DSP Report: register add_ln703_1943_reg_36508779_reg is absorbed into DSP add_ln703_1943_reg_36508779_reg.
DSP Report: operator add_ln703_1943_fu_36460872_p2 is absorbed into DSP add_ln703_1943_reg_36508779_reg.
DSP Report: operator mul_ln1118_1792_fu_5353_p2 is absorbed into DSP add_ln703_1943_reg_36508779_reg.
DSP Report: Generating DSP add_ln703_1944_fu_36484577_p2, operation Mode is: PCIN+A''*(B:0xb1).
DSP Report: register data_74_V_read_1_reg_36504074_reg is absorbed into DSP add_ln703_1944_fu_36484577_p2.
DSP Report: register zext_ln1118_1228_reg_36506936_reg is absorbed into DSP add_ln703_1944_fu_36484577_p2.
DSP Report: operator add_ln703_1944_fu_36484577_p2 is absorbed into DSP add_ln703_1944_fu_36484577_p2.
DSP Report: operator mul_ln1118_1475_fu_6353_p2 is absorbed into DSP add_ln703_1944_fu_36484577_p2.
DSP Report: Generating DSP mul_ln1118_1362_fu_3628_p2, operation Mode is: A''*(B:0x8c).
DSP Report: register data_68_V_read_1_reg_36504174_reg is absorbed into DSP mul_ln1118_1362_fu_3628_p2.
DSP Report: register add_ln703_1637_fu_36482771_p2 is absorbed into DSP mul_ln1118_1362_fu_3628_p2.
DSP Report: operator mul_ln1118_1362_fu_3628_p2 is absorbed into DSP mul_ln1118_1362_fu_3628_p2.
DSP Report: Generating DSP add_ln703_1942_fu_36484564_p2, operation Mode is: PCIN+A''*(B:0x91).
DSP Report: register data_64_V_read_1_reg_36504242_reg is absorbed into DSP add_ln703_1942_fu_36484564_p2.
DSP Report: register zext_ln1118_1047_reg_36506697_reg is absorbed into DSP add_ln703_1942_fu_36484564_p2.
DSP Report: operator add_ln703_1942_fu_36484564_p2 is absorbed into DSP add_ln703_1942_fu_36484564_p2.
DSP Report: operator mul_ln1118_1296_fu_3275_p2 is absorbed into DSP add_ln703_1942_fu_36484564_p2.
DSP Report: Generating DSP mul_ln1118_1327_fu_4851_p2, operation Mode is: A''*(B:0x4e).
DSP Report: register data_66_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1327_fu_4851_p2.
DSP Report: register data_66_V_read_1_reg_36504209_reg is absorbed into DSP mul_ln1118_1327_fu_4851_p2.
DSP Report: operator mul_ln1118_1327_fu_4851_p2 is absorbed into DSP mul_ln1118_1327_fu_4851_p2.
DSP Report: Generating DSP add_ln703_1946_reg_36508784_reg, operation Mode is: PCIN+A''*(B:0x5e).
DSP Report: register data_65_V_read_int_reg_reg is absorbed into DSP add_ln703_1946_reg_36508784_reg.
DSP Report: register data_65_V_read_1_reg_36504225_reg is absorbed into DSP add_ln703_1946_reg_36508784_reg.
DSP Report: register add_ln703_1946_reg_36508784_reg is absorbed into DSP add_ln703_1946_reg_36508784_reg.
DSP Report: operator add_ln703_1946_fu_36460878_p2 is absorbed into DSP add_ln703_1946_reg_36508784_reg.
DSP Report: operator mul_ln1118_1313_fu_3961_p2 is absorbed into DSP add_ln703_1946_reg_36508784_reg.
DSP Report: Generating DSP mul_ln1118_1338_fu_3611_p2, operation Mode is: A''*(B:0x3ffd6).
DSP Report: register mul_ln1118_1338_fu_3611_p2 is absorbed into DSP mul_ln1118_1338_fu_3611_p2.
DSP Report: register mul_ln1118_1338_fu_3611_p2 is absorbed into DSP mul_ln1118_1338_fu_3611_p2.
DSP Report: operator mul_ln1118_1338_fu_3611_p2 is absorbed into DSP mul_ln1118_1338_fu_3611_p2.
DSP Report: Generating DSP mul_ln1118_1617_fu_6453_p2, operation Mode is: A''*(B:0x3ffda).
DSP Report: register mul_ln1118_1617_fu_6453_p2 is absorbed into DSP mul_ln1118_1617_fu_6453_p2.
DSP Report: register mul_ln1118_1617_fu_6453_p2 is absorbed into DSP mul_ln1118_1617_fu_6453_p2.
DSP Report: operator mul_ln1118_1617_fu_6453_p2 is absorbed into DSP mul_ln1118_1617_fu_6453_p2.
DSP Report: Generating DSP add_ln703_2463_fu_36487959_p2, operation Mode is: C+A''*(B:0x52).
DSP Report: register data_119_V_read_1_reg_36503341_reg is absorbed into DSP add_ln703_2463_fu_36487959_p2.
DSP Report: register data_119_V_read_1_reg_36503341_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2463_fu_36487959_p2.
DSP Report: operator add_ln703_2463_fu_36487959_p2 is absorbed into DSP add_ln703_2463_fu_36487959_p2.
DSP Report: operator mul_ln1118_2358_fu_5292_p2 is absorbed into DSP add_ln703_2463_fu_36487959_p2.
DSP Report: Generating DSP mul_ln1118_1415_fu_5620_p2, operation Mode is: A''*(B:0x4f).
DSP Report: register data_71_V_read_1_reg_36504126_reg is absorbed into DSP mul_ln1118_1415_fu_5620_p2.
DSP Report: register zext_ln1118_1179_reg_36506877_reg is absorbed into DSP mul_ln1118_1415_fu_5620_p2.
DSP Report: operator mul_ln1118_1415_fu_5620_p2 is absorbed into DSP mul_ln1118_1415_fu_5620_p2.
DSP Report: Generating DSP add_ln703_1817_fu_36483780_p2, operation Mode is: PCIN+A''*(B:0x4a).
DSP Report: register data_59_V_read_1_reg_36504322_reg is absorbed into DSP add_ln703_1817_fu_36483780_p2.
DSP Report: register zext_ln1118_962_reg_36506576_reg is absorbed into DSP add_ln703_1817_fu_36483780_p2.
DSP Report: operator add_ln703_1817_fu_36483780_p2 is absorbed into DSP add_ln703_1817_fu_36483780_p2.
DSP Report: operator mul_ln1118_1187_fu_2843_p2 is absorbed into DSP add_ln703_1817_fu_36483780_p2.
DSP Report: Generating DSP add_ln703_1817_fu_36483780_p2, operation Mode is: PCIN+A''*(B:0x61).
DSP Report: register data_50_V_read_1_reg_36504464_reg is absorbed into DSP add_ln703_1817_fu_36483780_p2.
DSP Report: register zext_ln1118_809_reg_36506397_reg is absorbed into DSP add_ln703_1817_fu_36483780_p2.
DSP Report: operator add_ln703_1817_fu_36483780_p2 is absorbed into DSP add_ln703_1817_fu_36483780_p2.
DSP Report: operator mul_ln1118_1015_fu_5360_p2 is absorbed into DSP add_ln703_1817_fu_36483780_p2.
DSP Report: Generating DSP add_ln703_1817_fu_36483780_p2, operation Mode is: PCIN+A''*(B:0x79).
DSP Report: register data_60_V_read_1_reg_36504308_reg is absorbed into DSP add_ln703_1817_fu_36483780_p2.
DSP Report: register zext_ln1118_981_reg_36506614_reg is absorbed into DSP add_ln703_1817_fu_36483780_p2.
DSP Report: operator add_ln703_1817_fu_36483780_p2 is absorbed into DSP add_ln703_1817_fu_36483780_p2.
DSP Report: operator mul_ln1118_1208_fu_3323_p2 is absorbed into DSP add_ln703_1817_fu_36483780_p2.
DSP Report: Generating DSP mul_ln1118_1339_fu_4791_p2, operation Mode is: A''*(B:0x3ffda).
DSP Report: register mul_ln1118_1339_fu_4791_p2 is absorbed into DSP mul_ln1118_1339_fu_4791_p2.
DSP Report: register mul_ln1118_1339_fu_4791_p2 is absorbed into DSP mul_ln1118_1339_fu_4791_p2.
DSP Report: operator mul_ln1118_1339_fu_4791_p2 is absorbed into DSP mul_ln1118_1339_fu_4791_p2.
DSP Report: Generating DSP mul_ln1118_1449_fu_4970_p2, operation Mode is: A''*(B:0x3ffcb).
DSP Report: register mul_ln1118_1449_fu_4970_p2 is absorbed into DSP mul_ln1118_1449_fu_4970_p2.
DSP Report: register mul_ln1118_1449_fu_4970_p2 is absorbed into DSP mul_ln1118_1449_fu_4970_p2.
DSP Report: operator mul_ln1118_1449_fu_4970_p2 is absorbed into DSP mul_ln1118_1449_fu_4970_p2.
DSP Report: Generating DSP mul_ln1118_1393_reg_6348511_reg, operation Mode is: (A''*(B:0x5b))'.
DSP Report: register data_69_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1393_reg_6348511_reg.
DSP Report: register data_69_V_read_1_reg_36504158_reg is absorbed into DSP mul_ln1118_1393_reg_6348511_reg.
DSP Report: register mul_ln1118_1393_reg_6348511_reg is absorbed into DSP mul_ln1118_1393_reg_6348511_reg.
DSP Report: operator mul_ln1118_1393_fu_5409_p2 is absorbed into DSP mul_ln1118_1393_reg_6348511_reg.
DSP Report: Generating DSP add_ln703_1741_fu_36483309_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_1741_fu_36483309_p2 is absorbed into DSP add_ln703_1741_fu_36483309_p2.
DSP Report: register add_ln703_1741_fu_36483309_p2 is absorbed into DSP add_ln703_1741_fu_36483309_p2.
DSP Report: register add_ln703_1741_fu_36483309_p2 is absorbed into DSP add_ln703_1741_fu_36483309_p2.
DSP Report: register add_ln703_1741_fu_36483309_p2 is absorbed into DSP add_ln703_1741_fu_36483309_p2.
DSP Report: register add_ln703_1741_fu_36483309_p2 is absorbed into DSP add_ln703_1741_fu_36483309_p2.
DSP Report: operator add_ln703_1741_fu_36483309_p2 is absorbed into DSP add_ln703_1741_fu_36483309_p2.
DSP Report: Generating DSP mul_ln1118_918_fu_6107_p2, operation Mode is: A''*(B:0x34).
DSP Report: register data_44_V_read_int_reg_reg is absorbed into DSP mul_ln1118_918_fu_6107_p2.
DSP Report: register data_44_V_read_1_reg_36504561_reg is absorbed into DSP mul_ln1118_918_fu_6107_p2.
DSP Report: operator mul_ln1118_918_fu_6107_p2 is absorbed into DSP mul_ln1118_918_fu_6107_p2.
DSP Report: Generating DSP add_ln703_1749_fu_36460557_p2, operation Mode is: PCIN+A''*(B:0x3d).
DSP Report: register data_39_V_read_int_reg_reg is absorbed into DSP add_ln703_1749_fu_36460557_p2.
DSP Report: register data_39_V_read_1_reg_36504636_reg is absorbed into DSP add_ln703_1749_fu_36460557_p2.
DSP Report: operator add_ln703_1749_fu_36460557_p2 is absorbed into DSP add_ln703_1749_fu_36460557_p2.
DSP Report: operator mul_ln1118_821_fu_4134_p2 is absorbed into DSP add_ln703_1749_fu_36460557_p2.
DSP Report: Generating DSP mul_ln1118_1294_fu_3064_p2, operation Mode is: A''*(B:0x62).
DSP Report: register data_64_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1294_fu_3064_p2.
DSP Report: register data_64_V_read_1_reg_36504242_reg is absorbed into DSP mul_ln1118_1294_fu_3064_p2.
DSP Report: operator mul_ln1118_1294_fu_3064_p2 is absorbed into DSP mul_ln1118_1294_fu_3064_p2.
DSP Report: Generating DSP add_ln703_1431_fu_36459329_p2, operation Mode is: PCIN+A''*(B:0x5a).
DSP Report: register data_62_V_read_int_reg_reg is absorbed into DSP add_ln703_1431_fu_36459329_p2.
DSP Report: register data_62_V_read_1_reg_36504276_reg is absorbed into DSP add_ln703_1431_fu_36459329_p2.
DSP Report: operator add_ln703_1431_fu_36459329_p2 is absorbed into DSP add_ln703_1431_fu_36459329_p2.
DSP Report: operator mul_ln1118_1253_fu_6444_p2 is absorbed into DSP add_ln703_1431_fu_36459329_p2.
DSP Report: Generating DSP add_ln703_1431_fu_36459329_p2, operation Mode is: PCIN+A''*(B:0x47).
DSP Report: register data_57_V_read_int_reg_reg is absorbed into DSP add_ln703_1431_fu_36459329_p2.
DSP Report: register data_57_V_read_1_reg_36504354_reg is absorbed into DSP add_ln703_1431_fu_36459329_p2.
DSP Report: operator add_ln703_1431_fu_36459329_p2 is absorbed into DSP add_ln703_1431_fu_36459329_p2.
DSP Report: operator mul_ln1118_1147_fu_5614_p2 is absorbed into DSP add_ln703_1431_fu_36459329_p2.
DSP Report: Generating DSP add_ln703_1431_fu_36459329_p2, operation Mode is: PCIN+A''*(B:0x56).
DSP Report: register data_68_V_read_int_reg_reg is absorbed into DSP add_ln703_1431_fu_36459329_p2.
DSP Report: register data_68_V_read_1_reg_36504174_reg is absorbed into DSP add_ln703_1431_fu_36459329_p2.
DSP Report: operator add_ln703_1431_fu_36459329_p2 is absorbed into DSP add_ln703_1431_fu_36459329_p2.
DSP Report: operator mul_ln1118_1361_fu_6432_p2 is absorbed into DSP add_ln703_1431_fu_36459329_p2.
DSP Report: Generating DSP add_ln703_1431_reg_36508459_reg, operation Mode is: PCIN+A''*(B:0x69).
DSP Report: register data_67_V_read_int_reg_reg is absorbed into DSP add_ln703_1431_reg_36508459_reg.
DSP Report: register data_67_V_read_1_reg_36504192_reg is absorbed into DSP add_ln703_1431_reg_36508459_reg.
DSP Report: register add_ln703_1431_reg_36508459_reg is absorbed into DSP add_ln703_1431_reg_36508459_reg.
DSP Report: operator add_ln703_1431_fu_36459329_p2 is absorbed into DSP add_ln703_1431_reg_36508459_reg.
DSP Report: operator mul_ln1118_1344_fu_6622_p2 is absorbed into DSP add_ln703_1431_reg_36508459_reg.
DSP Report: Generating DSP mul_ln1118_1016_fu_5599_p2, operation Mode is: A''*(B:0x77).
DSP Report: register data_50_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1016_fu_5599_p2.
DSP Report: register data_50_V_read_1_reg_36504464_reg is absorbed into DSP mul_ln1118_1016_fu_5599_p2.
DSP Report: operator mul_ln1118_1016_fu_5599_p2 is absorbed into DSP mul_ln1118_1016_fu_5599_p2.
DSP Report: Generating DSP add_ln703_1422_fu_36459271_p2, operation Mode is: PCIN+A''*(B:0x5d).
DSP Report: register data_45_V_read_int_reg_reg is absorbed into DSP add_ln703_1422_fu_36459271_p2.
DSP Report: register data_45_V_read_1_reg_36504544_reg is absorbed into DSP add_ln703_1422_fu_36459271_p2.
DSP Report: operator add_ln703_1422_fu_36459271_p2 is absorbed into DSP add_ln703_1422_fu_36459271_p2.
DSP Report: operator mul_ln1118_922_fu_3172_p2 is absorbed into DSP add_ln703_1422_fu_36459271_p2.
DSP Report: Generating DSP add_ln703_1422_reg_36508449_reg, operation Mode is: PCIN+A''*(B:0x74).
DSP Report: register data_46_V_read_int_reg_reg is absorbed into DSP add_ln703_1422_reg_36508449_reg.
DSP Report: register data_46_V_read_1_reg_36504527_reg is absorbed into DSP add_ln703_1422_reg_36508449_reg.
DSP Report: register add_ln703_1422_reg_36508449_reg is absorbed into DSP add_ln703_1422_reg_36508449_reg.
DSP Report: operator add_ln703_1422_fu_36459271_p2 is absorbed into DSP add_ln703_1422_reg_36508449_reg.
DSP Report: operator mul_ln1118_942_fu_5808_p2 is absorbed into DSP add_ln703_1422_reg_36508449_reg.
DSP Report: Generating DSP mul_ln1118_845_fu_5961_p2, operation Mode is: A''*(B:0x58).
DSP Report: register data_41_V_read_int_reg_reg is absorbed into DSP mul_ln1118_845_fu_5961_p2.
DSP Report: register zext_ln1118_661_reg_36505565_reg is absorbed into DSP mul_ln1118_845_fu_5961_p2.
DSP Report: operator mul_ln1118_845_fu_5961_p2 is absorbed into DSP mul_ln1118_845_fu_5961_p2.
DSP Report: Generating DSP add_ln703_1420_reg_36508444_reg, operation Mode is: PCIN+A''*(B:0x8f).
DSP Report: register data_42_V_read_int_reg_reg is absorbed into DSP add_ln703_1420_reg_36508444_reg.
DSP Report: register data_42_V_read_1_reg_36504594_reg is absorbed into DSP add_ln703_1420_reg_36508444_reg.
DSP Report: register add_ln703_1420_reg_36508444_reg is absorbed into DSP add_ln703_1420_reg_36508444_reg.
DSP Report: operator add_ln703_1420_fu_36459255_p2 is absorbed into DSP add_ln703_1420_reg_36508444_reg.
DSP Report: operator mul_ln1118_867_fu_5674_p2 is absorbed into DSP add_ln703_1420_reg_36508444_reg.
DSP Report: Generating DSP mul_ln1118_1074_fu_5234_p2, operation Mode is: A''*(B:0x5a).
DSP Report: register data_53_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1074_fu_5234_p2.
DSP Report: register data_53_V_read_1_reg_36504419_reg is absorbed into DSP mul_ln1118_1074_fu_5234_p2.
DSP Report: operator mul_ln1118_1074_fu_5234_p2 is absorbed into DSP mul_ln1118_1074_fu_5234_p2.
DSP Report: Generating DSP add_ln703_1427_fu_36459297_p2, operation Mode is: PCIN+A''*(B:0x76).
DSP Report: register data_55_V_read_int_reg_reg is absorbed into DSP add_ln703_1427_fu_36459297_p2.
DSP Report: register data_55_V_read_1_reg_36504390_reg is absorbed into DSP add_ln703_1427_fu_36459297_p2.
DSP Report: operator add_ln703_1427_fu_36459297_p2 is absorbed into DSP add_ln703_1427_fu_36459297_p2.
DSP Report: operator mul_ln1118_1106_fu_4511_p2 is absorbed into DSP add_ln703_1427_fu_36459297_p2.
DSP Report: Generating DSP mul_ln1118_1056_fu_4387_p2, operation Mode is: A''*(B:0x6e).
DSP Report: register data_52_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1056_fu_4387_p2.
DSP Report: register zext_ln1118_844_reg_36505584_reg is absorbed into DSP mul_ln1118_1056_fu_4387_p2.
DSP Report: operator mul_ln1118_1056_fu_4387_p2 is absorbed into DSP mul_ln1118_1056_fu_4387_p2.
DSP Report: Generating DSP add_ln703_1425_fu_36459277_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_1425_fu_36459277_p2 is absorbed into DSP add_ln703_1425_fu_36459277_p2.
DSP Report: register add_ln703_1425_fu_36459277_p2 is absorbed into DSP add_ln703_1425_fu_36459277_p2.
DSP Report: register add_ln703_1425_fu_36459277_p2 is absorbed into DSP add_ln703_1425_fu_36459277_p2.
DSP Report: register add_ln703_1425_fu_36459277_p2 is absorbed into DSP add_ln703_1425_fu_36459277_p2.
DSP Report: register add_ln703_1425_fu_36459277_p2 is absorbed into DSP add_ln703_1425_fu_36459277_p2.
DSP Report: operator add_ln703_1425_fu_36459277_p2 is absorbed into DSP add_ln703_1425_fu_36459277_p2.
DSP Report: Generating DSP mul_ln1118_1274_fu_5403_p2, operation Mode is: A2*(B:0x16).
DSP Report: register data_63_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1274_fu_5403_p2.
DSP Report: operator mul_ln1118_1274_fu_5403_p2 is absorbed into DSP mul_ln1118_1274_fu_5403_p2.
DSP Report: Generating DSP add_ln703_1442_reg_36506215_reg, operation Mode is: C+A2*(B:0x3ffe6).
DSP Report: register add_ln703_1442_reg_36506215_reg is absorbed into DSP add_ln703_1442_reg_36506215_reg.
DSP Report: register add_ln703_1442_reg_36506215_reg is absorbed into DSP add_ln703_1442_reg_36506215_reg.
DSP Report: operator add_ln703_1442_fu_36440812_p2 is absorbed into DSP add_ln703_1442_reg_36506215_reg.
DSP Report: operator mul_ln1118_1416_fu_4272_p2 is absorbed into DSP add_ln703_1442_reg_36506215_reg.
DSP Report: Generating DSP mul_ln1118_1128_fu_4532_p2, operation Mode is: A''*(B:0x3ffdd).
DSP Report: register mul_ln1118_1128_fu_4532_p2 is absorbed into DSP mul_ln1118_1128_fu_4532_p2.
DSP Report: register mul_ln1118_1128_fu_4532_p2 is absorbed into DSP mul_ln1118_1128_fu_4532_p2.
DSP Report: operator mul_ln1118_1128_fu_4532_p2 is absorbed into DSP mul_ln1118_1128_fu_4532_p2.
DSP Report: Generating DSP mul_ln1118_1380_fu_3251_p2, operation Mode is: A''*(B:0x3ffd3).
DSP Report: register mul_ln1118_1380_fu_3251_p2 is absorbed into DSP mul_ln1118_1380_fu_3251_p2.
DSP Report: register mul_ln1118_1380_fu_3251_p2 is absorbed into DSP mul_ln1118_1380_fu_3251_p2.
DSP Report: operator mul_ln1118_1380_fu_3251_p2 is absorbed into DSP mul_ln1118_1380_fu_3251_p2.
DSP Report: Generating DSP add_ln703_1434_fu_36459335_p2, operation Mode is: C+A''*(B:0x62).
DSP Report: register data_72_V_read_int_reg_reg is absorbed into DSP add_ln703_1434_fu_36459335_p2.
DSP Report: register data_72_V_read_1_reg_36504111_reg is absorbed into DSP add_ln703_1434_fu_36459335_p2.
DSP Report: operator add_ln703_1434_fu_36459335_p2 is absorbed into DSP add_ln703_1434_fu_36459335_p2.
DSP Report: operator mul_ln1118_1434_fu_2950_p2 is absorbed into DSP add_ln703_1434_fu_36459335_p2.
DSP Report: Generating DSP mul_ln1118_1087_fu_5932_p2, operation Mode is: A''*(B:0x25).
DSP Report: register data_54_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1087_fu_5932_p2.
DSP Report: register data_54_V_read_1_reg_36504402_reg is absorbed into DSP mul_ln1118_1087_fu_5932_p2.
DSP Report: operator mul_ln1118_1087_fu_5932_p2 is absorbed into DSP mul_ln1118_1087_fu_5932_p2.
DSP Report: Generating DSP add_ln703_1440_fu_36459391_p2, operation Mode is: PCIN+A''*(B:0x37).
DSP Report: register data_61_V_read_int_reg_reg is absorbed into DSP add_ln703_1440_fu_36459391_p2.
DSP Report: register data_61_V_read_1_reg_36504293_reg is absorbed into DSP add_ln703_1440_fu_36459391_p2.
DSP Report: operator add_ln703_1440_fu_36459391_p2 is absorbed into DSP add_ln703_1440_fu_36459391_p2.
DSP Report: operator mul_ln1118_1231_fu_3422_p2 is absorbed into DSP add_ln703_1440_fu_36459391_p2.
DSP Report: Generating DSP mul_ln1118_1036_reg_6349098_reg, operation Mode is: (A''*(B:0x3feed))'.
DSP Report: register mul_ln1118_1036_reg_6349098_reg is absorbed into DSP mul_ln1118_1036_reg_6349098_reg.
DSP Report: register mul_ln1118_1036_reg_6349098_reg is absorbed into DSP mul_ln1118_1036_reg_6349098_reg.
DSP Report: register mul_ln1118_1036_reg_6349098_reg is absorbed into DSP mul_ln1118_1036_reg_6349098_reg.
DSP Report: operator mul_ln1118_1036_fu_5490_p2 is absorbed into DSP mul_ln1118_1036_reg_6349098_reg.
DSP Report: Generating DSP mul_ln1118_1585_fu_6034_p2, operation Mode is: A''*(B:0x5a).
DSP Report: register data_80_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1585_fu_6034_p2.
DSP Report: register data_80_V_read_1_reg_36503985_reg is absorbed into DSP mul_ln1118_1585_fu_6034_p2.
DSP Report: operator mul_ln1118_1585_fu_6034_p2 is absorbed into DSP mul_ln1118_1585_fu_6034_p2.
DSP Report: Generating DSP add_ln703_1822_fu_36460681_p2, operation Mode is: PCIN+A''*(B:0x79).
DSP Report: register data_74_V_read_int_reg_reg is absorbed into DSP add_ln703_1822_fu_36460681_p2.
DSP Report: register data_74_V_read_1_reg_36504074_reg is absorbed into DSP add_ln703_1822_fu_36460681_p2.
DSP Report: operator add_ln703_1822_fu_36460681_p2 is absorbed into DSP add_ln703_1822_fu_36460681_p2.
DSP Report: operator mul_ln1118_1473_fu_2960_p2 is absorbed into DSP add_ln703_1822_fu_36460681_p2.
DSP Report: Generating DSP add_ln703_1822_reg_36508729_reg, operation Mode is: PCIN+A''*(B:0x4b).
DSP Report: register data_78_V_read_int_reg_reg is absorbed into DSP add_ln703_1822_reg_36508729_reg.
DSP Report: register data_78_V_read_1_reg_36504017_reg is absorbed into DSP add_ln703_1822_reg_36508729_reg.
DSP Report: register add_ln703_1822_reg_36508729_reg is absorbed into DSP add_ln703_1822_reg_36508729_reg.
DSP Report: operator add_ln703_1822_fu_36460681_p2 is absorbed into DSP add_ln703_1822_reg_36508729_reg.
DSP Report: operator mul_ln1118_1553_fu_3168_p2 is absorbed into DSP add_ln703_1822_reg_36508729_reg.
DSP Report: Generating DSP mul_ln1118_1493_fu_2965_p2, operation Mode is: A''*(B:0x39).
DSP Report: register data_75_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1493_fu_2965_p2.
DSP Report: register data_75_V_read_1_reg_36504059_reg is absorbed into DSP mul_ln1118_1493_fu_2965_p2.
DSP Report: operator mul_ln1118_1493_fu_2965_p2 is absorbed into DSP mul_ln1118_1493_fu_2965_p2.
DSP Report: Generating DSP add_ln703_1830_fu_36460739_p2, operation Mode is: PCIN+A''*(B:0x31).
DSP Report: register data_68_V_read_int_reg_reg is absorbed into DSP add_ln703_1830_fu_36460739_p2.
DSP Report: register data_68_V_read_1_reg_36504174_reg is absorbed into DSP add_ln703_1830_fu_36460739_p2.
DSP Report: operator add_ln703_1830_fu_36460739_p2 is absorbed into DSP add_ln703_1830_fu_36460739_p2.
DSP Report: operator mul_ln1118_1360_fu_3215_p2 is absorbed into DSP add_ln703_1830_fu_36460739_p2.
DSP Report: Generating DSP add_ln703_1830_fu_36460739_p2, operation Mode is: PCIN+A''*(B:0x26).
DSP Report: register data_66_V_read_int_reg_reg is absorbed into DSP add_ln703_1830_fu_36460739_p2.
DSP Report: register data_66_V_read_1_reg_36504209_reg is absorbed into DSP add_ln703_1830_fu_36460739_p2.
DSP Report: operator add_ln703_1830_fu_36460739_p2 is absorbed into DSP add_ln703_1830_fu_36460739_p2.
DSP Report: operator mul_ln1118_1325_fu_5974_p2 is absorbed into DSP add_ln703_1830_fu_36460739_p2.
DSP Report: Generating DSP add_ln703_1830_reg_36508744_reg, operation Mode is: PCIN+A''*(B:0x32).
DSP Report: register data_73_V_read_int_reg_reg is absorbed into DSP add_ln703_1830_reg_36508744_reg.
DSP Report: register data_73_V_read_1_reg_36504094_reg is absorbed into DSP add_ln703_1830_reg_36508744_reg.
DSP Report: register add_ln703_1830_reg_36508744_reg is absorbed into DSP add_ln703_1830_reg_36508744_reg.
DSP Report: operator add_ln703_1830_fu_36460739_p2 is absorbed into DSP add_ln703_1830_reg_36508744_reg.
DSP Report: operator mul_ln1118_1454_fu_2957_p2 is absorbed into DSP add_ln703_1830_reg_36508744_reg.
DSP Report: Generating DSP mul_ln1118_1312_fu_4846_p2, operation Mode is: A''*(B:0x2b).
DSP Report: register data_65_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1312_fu_4846_p2.
DSP Report: register data_65_V_read_1_reg_36504225_reg is absorbed into DSP mul_ln1118_1312_fu_4846_p2.
DSP Report: operator mul_ln1118_1312_fu_4846_p2 is absorbed into DSP mul_ln1118_1312_fu_4846_p2.
DSP Report: Generating DSP add_ln703_1826_fu_36460703_p2, operation Mode is: C+A''*(B:0x3ffc6).
DSP Report: register add_ln703_1826_fu_36460703_p2 is absorbed into DSP add_ln703_1826_fu_36460703_p2.
DSP Report: register add_ln703_1826_fu_36460703_p2 is absorbed into DSP add_ln703_1826_fu_36460703_p2.
DSP Report: operator add_ln703_1826_fu_36460703_p2 is absorbed into DSP add_ln703_1826_fu_36460703_p2.
DSP Report: operator mul_ln1118_1790_fu_5352_p2 is absorbed into DSP add_ln703_1826_fu_36460703_p2.
DSP Report: Generating DSP mul_ln1118_1713_fu_5878_p2, operation Mode is: A''*(B:0x3ffd6).
DSP Report: register mul_ln1118_1713_fu_5878_p2 is absorbed into DSP mul_ln1118_1713_fu_5878_p2.
DSP Report: register mul_ln1118_1713_fu_5878_p2 is absorbed into DSP mul_ln1118_1713_fu_5878_p2.
DSP Report: operator mul_ln1118_1713_fu_5878_p2 is absorbed into DSP mul_ln1118_1713_fu_5878_p2.
DSP Report: Generating DSP mul_ln1118_1574_fu_5563_p2, operation Mode is: A''*(B:0x3ffed).
DSP Report: register mul_ln1118_1574_fu_5563_p2 is absorbed into DSP mul_ln1118_1574_fu_5563_p2.
DSP Report: register mul_ln1118_1574_fu_5563_p2 is absorbed into DSP mul_ln1118_1574_fu_5563_p2.
DSP Report: operator mul_ln1118_1574_fu_5563_p2 is absorbed into DSP mul_ln1118_1574_fu_5563_p2.
DSP Report: Generating DSP mul_ln1118_1412_fu_3897_p2, operation Mode is: A''*(B:0x6c).
DSP Report: register data_71_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1412_fu_3897_p2.
DSP Report: register data_71_V_read_1_reg_36504126_reg is absorbed into DSP mul_ln1118_1412_fu_3897_p2.
DSP Report: operator mul_ln1118_1412_fu_3897_p2 is absorbed into DSP mul_ln1118_1412_fu_3897_p2.
DSP Report: Generating DSP add_ln703_2124_fu_36461114_p2, operation Mode is: PCIN+A''*(B:0x74).
DSP Report: register data_61_V_read_int_reg_reg is absorbed into DSP add_ln703_2124_fu_36461114_p2.
DSP Report: register data_61_V_read_1_reg_36504293_reg is absorbed into DSP add_ln703_2124_fu_36461114_p2.
DSP Report: operator add_ln703_2124_fu_36461114_p2 is absorbed into DSP add_ln703_2124_fu_36461114_p2.
DSP Report: operator mul_ln1118_1227_fu_2653_p2 is absorbed into DSP add_ln703_2124_fu_36461114_p2.
DSP Report: Generating DSP add_ln703_2124_reg_36508874_reg, operation Mode is: PCIN+A''*(B:0x7a).
DSP Report: register data_65_V_read_int_reg_reg is absorbed into DSP add_ln703_2124_reg_36508874_reg.
DSP Report: register data_65_V_read_1_reg_36504225_reg is absorbed into DSP add_ln703_2124_reg_36508874_reg.
DSP Report: register add_ln703_2124_reg_36508874_reg is absorbed into DSP add_ln703_2124_reg_36508874_reg.
DSP Report: operator add_ln703_2124_fu_36461114_p2 is absorbed into DSP add_ln703_2124_reg_36508874_reg.
DSP Report: operator mul_ln1118_1308_fu_2829_p2 is absorbed into DSP add_ln703_2124_reg_36508874_reg.
DSP Report: Generating DSP mul_ln1118_1203_fu_3816_p2, operation Mode is: A''*(B:0x57).
DSP Report: register data_60_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1203_fu_3816_p2.
DSP Report: register data_60_V_read_1_reg_36504308_reg is absorbed into DSP mul_ln1118_1203_fu_3816_p2.
DSP Report: operator mul_ln1118_1203_fu_3816_p2 is absorbed into DSP mul_ln1118_1203_fu_3816_p2.
DSP Report: Generating DSP add_ln703_2122_reg_36508869_reg, operation Mode is: PCIN+A''*(B:0x6f).
DSP Report: register data_58_V_read_int_reg_reg is absorbed into DSP add_ln703_2122_reg_36508869_reg.
DSP Report: register data_58_V_read_1_reg_36504337_reg is absorbed into DSP add_ln703_2122_reg_36508869_reg.
DSP Report: register add_ln703_2122_reg_36508869_reg is absorbed into DSP add_ln703_2122_reg_36508869_reg.
DSP Report: operator add_ln703_2122_fu_36461098_p2 is absorbed into DSP add_ln703_2122_reg_36508869_reg.
DSP Report: operator mul_ln1118_1162_fu_3202_p2 is absorbed into DSP add_ln703_2122_reg_36508869_reg.
DSP Report: Generating DSP add_ln703_2120_fu_36461092_p2, operation Mode is: C+A''*(B:0x63).
DSP Report: register data_54_V_read_int_reg_reg is absorbed into DSP add_ln703_2120_fu_36461092_p2.
DSP Report: register data_54_V_read_1_reg_36504402_reg is absorbed into DSP add_ln703_2120_fu_36461092_p2.
DSP Report: operator add_ln703_2120_fu_36461092_p2 is absorbed into DSP add_ln703_2120_fu_36461092_p2.
DSP Report: operator mul_ln1118_1085_fu_3943_p2 is absorbed into DSP add_ln703_2120_fu_36461092_p2.
DSP Report: Generating DSP add_ln703_2120_reg_36508864_reg, operation Mode is: PCIN+A''*(B:0x6d).
DSP Report: register data_48_V_read_int_reg_reg is absorbed into DSP add_ln703_2120_reg_36508864_reg.
DSP Report: register data_48_V_read_1_reg_36504494_reg is absorbed into DSP add_ln703_2120_reg_36508864_reg.
DSP Report: register add_ln703_2120_reg_36508864_reg is absorbed into DSP add_ln703_2120_reg_36508864_reg.
DSP Report: operator add_ln703_2120_fu_36461092_p2 is absorbed into DSP add_ln703_2120_reg_36508864_reg.
DSP Report: operator mul_ln1118_976_fu_6242_p2 is absorbed into DSP add_ln703_2120_reg_36508864_reg.
DSP Report: Generating DSP mul_ln1118_1582_fu_6179_p2, operation Mode is: A''*(B:0x3ffb6).
DSP Report: register mul_ln1118_1582_fu_6179_p2 is absorbed into DSP mul_ln1118_1582_fu_6179_p2.
DSP Report: register mul_ln1118_1582_fu_6179_p2 is absorbed into DSP mul_ln1118_1582_fu_6179_p2.
DSP Report: operator mul_ln1118_1582_fu_6179_p2 is absorbed into DSP mul_ln1118_1582_fu_6179_p2.
DSP Report: Generating DSP mul_ln1118_1709_fu_3653_p2, operation Mode is: A''*(B:0x3ff98).
DSP Report: register mul_ln1118_1709_fu_3653_p2 is absorbed into DSP mul_ln1118_1709_fu_3653_p2.
DSP Report: register mul_ln1118_1709_fu_3653_p2 is absorbed into DSP mul_ln1118_1709_fu_3653_p2.
DSP Report: operator mul_ln1118_1709_fu_3653_p2 is absorbed into DSP mul_ln1118_1709_fu_3653_p2.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln703_1002_reg_36508054_reg' and it is trimmed from '26' to '18' bits. [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:22317]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln703_813_reg_36507864_reg' and it is trimmed from '27' to '18' bits. [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23167]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln703_998_reg_36508049_reg' and it is trimmed from '25' to '18' bits. [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23213]
DSP Report: Generating DSP add_ln703_1049_fu_36456852_p2, operation Mode is: C+A''*(B:0x3b).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP add_ln703_1049_fu_36456852_p2.
DSP Report: register data_23_V_read_1_reg_36504852_reg is absorbed into DSP add_ln703_1049_fu_36456852_p2.
DSP Report: operator add_ln703_1049_fu_36456852_p2 is absorbed into DSP add_ln703_1049_fu_36456852_p2.
DSP Report: operator mul_ln1118_484_fu_6084_p2 is absorbed into DSP add_ln703_1049_fu_36456852_p2.
DSP Report: Generating DSP mul_ln1118_1075_fu_2906_p2, operation Mode is: A''*(B:0x3ffc9).
DSP Report: register mul_ln1118_1075_fu_2906_p2 is absorbed into DSP mul_ln1118_1075_fu_2906_p2.
DSP Report: register mul_ln1118_1075_fu_2906_p2 is absorbed into DSP mul_ln1118_1075_fu_2906_p2.
DSP Report: operator mul_ln1118_1075_fu_2906_p2 is absorbed into DSP mul_ln1118_1075_fu_2906_p2.
DSP Report: Generating DSP mul_ln1118_870_reg_6349146_reg, operation Mode is: (A''*(B:0x3ffd1))'.
DSP Report: register mul_ln1118_870_reg_6349146_reg is absorbed into DSP mul_ln1118_870_reg_6349146_reg.
DSP Report: register mul_ln1118_870_reg_6349146_reg is absorbed into DSP mul_ln1118_870_reg_6349146_reg.
DSP Report: register mul_ln1118_870_reg_6349146_reg is absorbed into DSP mul_ln1118_870_reg_6349146_reg.
DSP Report: operator mul_ln1118_870_fu_5317_p2 is absorbed into DSP mul_ln1118_870_reg_6349146_reg.
DSP Report: Generating DSP mul_ln1118_847_fu_2826_p2, operation Mode is: A''*(B:0x36).
DSP Report: register data_41_V_read_int_reg_reg is absorbed into DSP mul_ln1118_847_fu_2826_p2.
DSP Report: register data_41_V_read_1_reg_36504605_reg is absorbed into DSP mul_ln1118_847_fu_2826_p2.
DSP Report: operator mul_ln1118_847_fu_2826_p2 is absorbed into DSP mul_ln1118_847_fu_2826_p2.
DSP Report: Generating DSP add_ln703_1053_fu_36456868_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_1053_fu_36456868_p2 is absorbed into DSP add_ln703_1053_fu_36456868_p2.
DSP Report: register add_ln703_1053_fu_36456868_p2 is absorbed into DSP add_ln703_1053_fu_36456868_p2.
DSP Report: register add_ln703_1053_fu_36456868_p2 is absorbed into DSP add_ln703_1053_fu_36456868_p2.
DSP Report: register add_ln703_1053_fu_36456868_p2 is absorbed into DSP add_ln703_1053_fu_36456868_p2.
DSP Report: register data_27_V_read_1_reg_36504807_reg is absorbed into DSP add_ln703_1053_fu_36456868_p2.
DSP Report: operator add_ln703_1053_fu_36456868_p2 is absorbed into DSP add_ln703_1053_fu_36456868_p2.
DSP Report: Generating DSP mul_ln1118_1038_fu_6381_p2, operation Mode is: A''*(B:0x59).
DSP Report: register data_51_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1038_fu_6381_p2.
DSP Report: register data_51_V_read_1_reg_36504448_reg is absorbed into DSP mul_ln1118_1038_fu_6381_p2.
DSP Report: operator mul_ln1118_1038_fu_6381_p2 is absorbed into DSP mul_ln1118_1038_fu_6381_p2.
DSP Report: Generating DSP add_ln703_1047_fu_36456846_p2, operation Mode is: PCIN+A''*(B:0x5a).
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP add_ln703_1047_fu_36456846_p2.
DSP Report: register zext_ln1118_530_reg_36505500_reg is absorbed into DSP add_ln703_1047_fu_36456846_p2.
DSP Report: operator add_ln703_1047_fu_36456846_p2 is absorbed into DSP add_ln703_1047_fu_36456846_p2.
DSP Report: operator mul_ln1118_686_fu_3727_p2 is absorbed into DSP add_ln703_1047_fu_36456846_p2.
DSP Report: Generating DSP add_ln703_1047_fu_36456846_p2, operation Mode is: PCIN+A''*(B:0x54).
DSP Report: register data_32_V_read_int_reg_reg is absorbed into DSP add_ln703_1047_fu_36456846_p2.
DSP Report: register data_32_V_read_1_reg_36504736_reg is absorbed into DSP add_ln703_1047_fu_36456846_p2.
DSP Report: operator add_ln703_1047_fu_36456846_p2 is absorbed into DSP add_ln703_1047_fu_36456846_p2.
DSP Report: operator mul_ln1118_668_fu_5520_p2 is absorbed into DSP add_ln703_1047_fu_36456846_p2.
DSP Report: Generating DSP add_ln703_1047_reg_36508094_reg, operation Mode is: PCIN+A''*(B:0x43).
DSP Report: register data_47_V_read_int_reg_reg is absorbed into DSP add_ln703_1047_reg_36508094_reg.
DSP Report: register data_47_V_read_1_reg_36504513_reg is absorbed into DSP add_ln703_1047_reg_36508094_reg.
DSP Report: register add_ln703_1047_reg_36508094_reg is absorbed into DSP add_ln703_1047_reg_36508094_reg.
DSP Report: operator add_ln703_1047_fu_36456846_p2 is absorbed into DSP add_ln703_1047_reg_36508094_reg.
DSP Report: operator mul_ln1118_962_fu_3343_p2 is absorbed into DSP add_ln703_1047_reg_36508094_reg.
DSP Report: Generating DSP mul_ln1118_773_fu_5815_p2, operation Mode is: A''*(B:0xb9).
DSP Report: register data_37_V_read_int_reg_reg is absorbed into DSP mul_ln1118_773_fu_5815_p2.
DSP Report: register data_37_V_read_1_reg_36504669_reg is absorbed into DSP mul_ln1118_773_fu_5815_p2.
DSP Report: operator mul_ln1118_773_fu_5815_p2 is absorbed into DSP mul_ln1118_773_fu_5815_p2.
DSP Report: Generating DSP add_ln703_1042_fu_36456820_p2, operation Mode is: PCIN+A''*(B:0xb3).
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP add_ln703_1042_fu_36456820_p2.
DSP Report: register data_38_V_read_1_reg_36504654_reg is absorbed into DSP add_ln703_1042_fu_36456820_p2.
DSP Report: operator add_ln703_1042_fu_36456820_p2 is absorbed into DSP add_ln703_1042_fu_36456820_p2.
DSP Report: operator mul_ln1118_795_fu_4307_p2 is absorbed into DSP add_ln703_1042_fu_36456820_p2.
DSP Report: Generating DSP mul_ln1118_526_fu_6393_p2, operation Mode is: A''*(B:0x72).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_526_fu_6393_p2.
DSP Report: register add_ln703_1041_fu_36456810_p2 is absorbed into DSP mul_ln1118_526_fu_6393_p2.
DSP Report: operator mul_ln1118_526_fu_6393_p2 is absorbed into DSP mul_ln1118_526_fu_6393_p2.
DSP Report: Generating DSP add_ln703_1041_fu_36456810_p2, operation Mode is: PCIN+A''*(B:0xa8).
DSP Report: register data_39_V_read_int_reg_reg is absorbed into DSP add_ln703_1041_fu_36456810_p2.
DSP Report: register data_39_V_read_1_reg_36504636_reg is absorbed into DSP add_ln703_1041_fu_36456810_p2.
DSP Report: operator add_ln703_1041_fu_36456810_p2 is absorbed into DSP add_ln703_1041_fu_36456810_p2.
DSP Report: operator mul_ln1118_809_fu_3733_p2 is absorbed into DSP add_ln703_1041_fu_36456810_p2.
DSP Report: Generating DSP add_ln703_1041_fu_36456810_p2, operation Mode is: PCIN+A''*(B:0xdc).
DSP Report: register data_49_V_read_int_reg_reg is absorbed into DSP add_ln703_1041_fu_36456810_p2.
DSP Report: register data_49_V_read_1_reg_36504480_reg is absorbed into DSP add_ln703_1041_fu_36456810_p2.
DSP Report: operator add_ln703_1041_fu_36456810_p2 is absorbed into DSP add_ln703_1041_fu_36456810_p2.
DSP Report: operator mul_ln1118_1001_fu_6483_p2 is absorbed into DSP add_ln703_1041_fu_36456810_p2.
DSP Report: Generating DSP mul_ln1118_873_fu_4979_p2, operation Mode is: A''*(B:0x46).
DSP Report: register data_42_V_read_int_reg_reg is absorbed into DSP mul_ln1118_873_fu_4979_p2.
DSP Report: register data_42_V_read_1_reg_36504594_reg is absorbed into DSP mul_ln1118_873_fu_4979_p2.
DSP Report: operator mul_ln1118_873_fu_4979_p2 is absorbed into DSP mul_ln1118_873_fu_4979_p2.
DSP Report: Generating DSP mul_ln1118_784_fu_4665_p2, operation Mode is: A''*(B:0x3ffdd).
DSP Report: register mul_ln1118_784_fu_4665_p2 is absorbed into DSP mul_ln1118_784_fu_4665_p2.
DSP Report: register mul_ln1118_784_fu_4665_p2 is absorbed into DSP mul_ln1118_784_fu_4665_p2.
DSP Report: operator mul_ln1118_784_fu_4665_p2 is absorbed into DSP mul_ln1118_784_fu_4665_p2.
DSP Report: Generating DSP mul_ln1118_935_fu_4395_p2, operation Mode is: A''*(B:0x3ffc7).
DSP Report: register mul_ln1118_935_fu_4395_p2 is absorbed into DSP mul_ln1118_935_fu_4395_p2.
DSP Report: register mul_ln1118_935_fu_4395_p2 is absorbed into DSP mul_ln1118_935_fu_4395_p2.
DSP Report: operator mul_ln1118_935_fu_4395_p2 is absorbed into DSP mul_ln1118_935_fu_4395_p2.
DSP Report: Generating DSP add_ln703_1016_fu_36456630_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_1016_fu_36456630_p2 is absorbed into DSP add_ln703_1016_fu_36456630_p2.
DSP Report: Generating DSP mul_ln1118_1068_fu_4289_p2, operation Mode is: A''*(B:0x3ffba).
DSP Report: register mul_ln1118_1068_fu_4289_p2 is absorbed into DSP mul_ln1118_1068_fu_4289_p2.
DSP Report: register mul_ln1118_1068_fu_4289_p2 is absorbed into DSP mul_ln1118_1068_fu_4289_p2.
DSP Report: operator mul_ln1118_1068_fu_4289_p2 is absorbed into DSP mul_ln1118_1068_fu_4289_p2.
DSP Report: Generating DSP mul_ln1118_993_fu_6212_p2, operation Mode is: A''*(B:0x3ff97).
DSP Report: register mul_ln1118_993_fu_6212_p2 is absorbed into DSP mul_ln1118_993_fu_6212_p2.
DSP Report: register mul_ln1118_993_fu_6212_p2 is absorbed into DSP mul_ln1118_993_fu_6212_p2.
DSP Report: operator mul_ln1118_993_fu_6212_p2 is absorbed into DSP mul_ln1118_993_fu_6212_p2.
DSP Report: Generating DSP mul_ln1118_916_fu_6105_p2, operation Mode is: A''*(B:0x3ff74).
DSP Report: register mul_ln1118_916_fu_6105_p2 is absorbed into DSP mul_ln1118_916_fu_6105_p2.
DSP Report: register mul_ln1118_916_fu_6105_p2 is absorbed into DSP mul_ln1118_916_fu_6105_p2.
DSP Report: operator mul_ln1118_916_fu_6105_p2 is absorbed into DSP mul_ln1118_916_fu_6105_p2.
DSP Report: Generating DSP mul_ln1118_1166_reg_6348677_reg, operation Mode is: (A''*(B:0xa8))'.
DSP Report: register data_58_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1166_reg_6348677_reg.
DSP Report: register data_58_V_read_1_reg_36504337_reg is absorbed into DSP mul_ln1118_1166_reg_6348677_reg.
DSP Report: register mul_ln1118_1166_reg_6348677_reg is absorbed into DSP mul_ln1118_1166_reg_6348677_reg.
DSP Report: operator mul_ln1118_1166_fu_2964_p2 is absorbed into DSP mul_ln1118_1166_reg_6348677_reg.
DSP Report: Generating DSP mul_ln1118_866_fu_5828_p2, operation Mode is: A''*(B:0x3ffb1).
DSP Report: register mul_ln1118_866_fu_5828_p2 is absorbed into DSP mul_ln1118_866_fu_5828_p2.
DSP Report: register mul_ln1118_866_fu_5828_p2 is absorbed into DSP mul_ln1118_866_fu_5828_p2.
DSP Report: operator mul_ln1118_866_fu_5828_p2 is absorbed into DSP mul_ln1118_866_fu_5828_p2.
DSP Report: Generating DSP mul_ln1118_887_fu_6613_p2, operation Mode is: A''*(B:0x3ffa7).
DSP Report: register mul_ln1118_887_fu_6613_p2 is absorbed into DSP mul_ln1118_887_fu_6613_p2.
DSP Report: register mul_ln1118_887_fu_6613_p2 is absorbed into DSP mul_ln1118_887_fu_6613_p2.
DSP Report: operator mul_ln1118_887_fu_6613_p2 is absorbed into DSP mul_ln1118_887_fu_6613_p2.
DSP Report: Generating DSP mul_ln1118_825_fu_3935_p2, operation Mode is: A''*(B:0x3ffa6).
DSP Report: register mul_ln1118_825_fu_3935_p2 is absorbed into DSP mul_ln1118_825_fu_3935_p2.
DSP Report: register mul_ln1118_825_fu_3935_p2 is absorbed into DSP mul_ln1118_825_fu_3935_p2.
DSP Report: operator mul_ln1118_825_fu_3935_p2 is absorbed into DSP mul_ln1118_825_fu_3935_p2.
DSP Report: Generating DSP add_ln703_795_fu_36455248_p2, operation Mode is: C+A''*(B:0xa7).
DSP Report: register data_48_V_read_int_reg_reg is absorbed into DSP add_ln703_795_fu_36455248_p2.
DSP Report: register data_48_V_read_1_reg_36504494_reg is absorbed into DSP add_ln703_795_fu_36455248_p2.
DSP Report: operator add_ln703_795_fu_36455248_p2 is absorbed into DSP add_ln703_795_fu_36455248_p2.
DSP Report: operator mul_ln1118_980_fu_5365_p2 is absorbed into DSP add_ln703_795_fu_36455248_p2.
DSP Report: Generating DSP mul_ln1118_921_fu_3285_p2, operation Mode is: A''*(B:0xb4).
DSP Report: register data_45_V_read_int_reg_reg is absorbed into DSP mul_ln1118_921_fu_3285_p2.
DSP Report: register data_45_V_read_1_reg_36504544_reg is absorbed into DSP mul_ln1118_921_fu_3285_p2.
DSP Report: operator mul_ln1118_921_fu_3285_p2 is absorbed into DSP mul_ln1118_921_fu_3285_p2.
DSP Report: Generating DSP mul_ln1118_1035_fu_4369_p2, operation Mode is: A''*(B:0x3ffb7).
DSP Report: register mul_ln1118_1035_fu_4369_p2 is absorbed into DSP mul_ln1118_1035_fu_4369_p2.
DSP Report: register mul_ln1118_1035_fu_4369_p2 is absorbed into DSP mul_ln1118_1035_fu_4369_p2.
DSP Report: operator mul_ln1118_1035_fu_4369_p2 is absorbed into DSP mul_ln1118_1035_fu_4369_p2.
DSP Report: Generating DSP mul_ln1118_1054_fu_4386_p2, operation Mode is: A''*(B:0x3ff93).
DSP Report: register mul_ln1118_1054_fu_4386_p2 is absorbed into DSP mul_ln1118_1054_fu_4386_p2.
DSP Report: register mul_ln1118_1054_fu_4386_p2 is absorbed into DSP mul_ln1118_1054_fu_4386_p2.
DSP Report: operator mul_ln1118_1054_fu_4386_p2 is absorbed into DSP mul_ln1118_1054_fu_4386_p2.
DSP Report: Generating DSP mul_ln1118_581_fu_6243_p2, operation Mode is: A''*(B:0x96).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mul_ln1118_581_fu_6243_p2.
DSP Report: register data_28_V_read_1_reg_36504791_reg is absorbed into DSP mul_ln1118_581_fu_6243_p2.
DSP Report: operator mul_ln1118_581_fu_6243_p2 is absorbed into DSP mul_ln1118_581_fu_6243_p2.
DSP Report: Generating DSP add_ln703_790_fu_36455206_p2, operation Mode is: C+A''*(B:0x3ff74).
DSP Report: register add_ln703_790_fu_36455206_p2 is absorbed into DSP add_ln703_790_fu_36455206_p2.
DSP Report: register add_ln703_790_fu_36455206_p2 is absorbed into DSP add_ln703_790_fu_36455206_p2.
DSP Report: operator add_ln703_790_fu_36455206_p2 is absorbed into DSP add_ln703_790_fu_36455206_p2.
DSP Report: operator mul_ln1118_617_fu_3257_p2 is absorbed into DSP add_ln703_790_fu_36455206_p2.
DSP Report: Generating DSP mul_ln1118_748_fu_4088_p2, operation Mode is: A''*(B:0xf6).
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP mul_ln1118_748_fu_4088_p2.
DSP Report: register data_36_V_read_1_reg_36504680_reg is absorbed into DSP mul_ln1118_748_fu_4088_p2.
DSP Report: operator mul_ln1118_748_fu_4088_p2 is absorbed into DSP mul_ln1118_748_fu_4088_p2.
DSP Report: Generating DSP add_ln703_794_fu_36455242_p2, operation Mode is: PCIN+A''*(B:0x85).
DSP Report: register data_32_V_read_int_reg_reg is absorbed into DSP add_ln703_794_fu_36455242_p2.
DSP Report: register zext_ln1118_516_reg_36505490_reg is absorbed into DSP add_ln703_794_fu_36455242_p2.
DSP Report: operator add_ln703_794_fu_36455242_p2 is absorbed into DSP add_ln703_794_fu_36455242_p2.
DSP Report: operator mul_ln1118_665_fu_4798_p2 is absorbed into DSP add_ln703_794_fu_36455242_p2.
DSP Report: Generating DSP add_ln703_794_fu_36455242_p2, operation Mode is: PCIN+A''*(B:0xd8).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP add_ln703_794_fu_36455242_p2.
DSP Report: register zext_ln1118_562_reg_36505524_reg is absorbed into DSP add_ln703_794_fu_36455242_p2.
DSP Report: operator add_ln703_794_fu_36455242_p2 is absorbed into DSP add_ln703_794_fu_36455242_p2.
DSP Report: operator mul_ln1118_725_fu_3329_p2 is absorbed into DSP add_ln703_794_fu_36455242_p2.
DSP Report: Generating DSP mul_ln1118_641_fu_5497_p2, operation Mode is: A''*(B:0x3ffe9).
DSP Report: register mul_ln1118_641_fu_5497_p2 is absorbed into DSP mul_ln1118_641_fu_5497_p2.
DSP Report: register mul_ln1118_641_fu_5497_p2 is absorbed into DSP mul_ln1118_641_fu_5497_p2.
DSP Report: operator mul_ln1118_641_fu_5497_p2 is absorbed into DSP mul_ln1118_641_fu_5497_p2.
DSP Report: Generating DSP mul_ln1118_958_fu_2606_p2, operation Mode is: A''*(B:0x29).
DSP Report: register data_47_V_read_int_reg_reg is absorbed into DSP mul_ln1118_958_fu_2606_p2.
DSP Report: register data_47_V_read_1_reg_36504513_reg is absorbed into DSP mul_ln1118_958_fu_2606_p2.
DSP Report: operator mul_ln1118_958_fu_2606_p2 is absorbed into DSP mul_ln1118_958_fu_2606_p2.
DSP Report: Generating DSP mul_ln1118_501_reg_6349537_reg, operation Mode is: (A2*(B:0x55))'.
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_501_reg_6349537_reg.
DSP Report: register mul_ln1118_501_reg_6349537_reg is absorbed into DSP mul_ln1118_501_reg_6349537_reg.
DSP Report: operator mul_ln1118_501_fu_6327_p2 is absorbed into DSP mul_ln1118_501_reg_6349537_reg.
DSP Report: Generating DSP mul_ln1118_769_fu_5665_p2, operation Mode is: A2*(B:0x4c).
DSP Report: register data_37_V_read_int_reg_reg is absorbed into DSP mul_ln1118_769_fu_5665_p2.
DSP Report: operator mul_ln1118_769_fu_5665_p2 is absorbed into DSP mul_ln1118_769_fu_5665_p2.
DSP Report: Generating DSP add_ln703_805_fu_36440742_p2, operation Mode is: PCIN+A2*(B:0x51).
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP add_ln703_805_fu_36440742_p2.
DSP Report: operator add_ln703_805_fu_36440742_p2 is absorbed into DSP add_ln703_805_fu_36440742_p2.
DSP Report: operator mul_ln1118_683_fu_2737_p2 is absorbed into DSP add_ln703_805_fu_36440742_p2.
DSP Report: Generating DSP add_ln703_805_reg_36506165_reg, operation Mode is: PCIN+A2*(B:0x65).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP add_ln703_805_reg_36506165_reg.
DSP Report: register add_ln703_805_reg_36506165_reg is absorbed into DSP add_ln703_805_reg_36506165_reg.
DSP Report: operator add_ln703_805_fu_36440742_p2 is absorbed into DSP add_ln703_805_reg_36506165_reg.
DSP Report: operator mul_ln1118_703_fu_5757_p2 is absorbed into DSP add_ln703_805_reg_36506165_reg.
DSP Report: Generating DSP mul_ln1118_561_fu_4807_p2, operation Mode is: A2*(B:0x7a).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_561_fu_4807_p2.
DSP Report: operator mul_ln1118_561_fu_4807_p2 is absorbed into DSP mul_ln1118_561_fu_4807_p2.
DSP Report: Generating DSP add_ln703_802_reg_36506160_reg, operation Mode is: PCIN+A2*(B:0x71).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP add_ln703_802_reg_36506160_reg.
DSP Report: register add_ln703_802_reg_36506160_reg is absorbed into DSP add_ln703_802_reg_36506160_reg.
DSP Report: operator add_ln703_802_fu_36440726_p2 is absorbed into DSP add_ln703_802_reg_36506160_reg.
DSP Report: operator mul_ln1118_525_fu_4996_p2 is absorbed into DSP add_ln703_802_reg_36506160_reg.
DSP Report: Generating DSP add_ln703_806_fu_36455312_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_806_fu_36455312_p2 is absorbed into DSP add_ln703_806_fu_36455312_p2.
DSP Report: Generating DSP mul_ln1118_1072_fu_4371_p2, operation Mode is: A''*(B:0x3ff85).
DSP Report: register mul_ln1118_1072_fu_4371_p2 is absorbed into DSP mul_ln1118_1072_fu_4371_p2.
DSP Report: register mul_ln1118_1072_fu_4371_p2 is absorbed into DSP mul_ln1118_1072_fu_4371_p2.
DSP Report: operator mul_ln1118_1072_fu_4371_p2 is absorbed into DSP mul_ln1118_1072_fu_4371_p2.
DSP Report: Generating DSP mul_ln1118_1086_fu_5471_p2, operation Mode is: A''*(B:0x3ffa2).
DSP Report: register mul_ln1118_1086_fu_5471_p2 is absorbed into DSP mul_ln1118_1086_fu_5471_p2.
DSP Report: register mul_ln1118_1086_fu_5471_p2 is absorbed into DSP mul_ln1118_1086_fu_5471_p2.
DSP Report: operator mul_ln1118_1086_fu_5471_p2 is absorbed into DSP mul_ln1118_1086_fu_5471_p2.
DSP Report: Generating DSP mul_ln1118_997_fu_4186_p2, operation Mode is: A''*(B:0x4d).
DSP Report: register data_49_V_read_int_reg_reg is absorbed into DSP mul_ln1118_997_fu_4186_p2.
DSP Report: register data_49_V_read_1_reg_36504480_reg is absorbed into DSP mul_ln1118_997_fu_4186_p2.
DSP Report: operator mul_ln1118_997_fu_4186_p2 is absorbed into DSP mul_ln1118_997_fu_4186_p2.
DSP Report: Generating DSP add_ln703_1001_fu_36456550_p2, operation Mode is: C+A''*(B:0x3ff86).
DSP Report: register add_ln703_1001_fu_36456550_p2 is absorbed into DSP add_ln703_1001_fu_36456550_p2.
DSP Report: register add_ln703_1001_fu_36456550_p2 is absorbed into DSP add_ln703_1001_fu_36456550_p2.
DSP Report: operator add_ln703_1001_fu_36456550_p2 is absorbed into DSP add_ln703_1001_fu_36456550_p2.
DSP Report: operator mul_ln1118_1104_fu_3618_p2 is absorbed into DSP add_ln703_1001_fu_36456550_p2.
DSP Report: Generating DSP add_ln703_1025_fu_36481069_p2, operation Mode is: PCIN+A2:B2+C.
DSP Report: register add_ln703_1025_fu_36481069_p2 is absorbed into DSP add_ln703_1025_fu_36481069_p2.
DSP Report: register add_ln703_1025_fu_36481069_p2 is absorbed into DSP add_ln703_1025_fu_36481069_p2.
DSP Report: operator add_ln703_1025_fu_36481069_p2 is absorbed into DSP add_ln703_1025_fu_36481069_p2.
DSP Report: Generating DSP mul_ln1118_744_fu_6537_p2, operation Mode is: A''*(B:0x3ff64).
DSP Report: register mul_ln1118_744_fu_6537_p2 is absorbed into DSP mul_ln1118_744_fu_6537_p2.
DSP Report: register mul_ln1118_744_fu_6537_p2 is absorbed into DSP mul_ln1118_744_fu_6537_p2.
DSP Report: operator mul_ln1118_744_fu_6537_p2 is absorbed into DSP mul_ln1118_744_fu_6537_p2.
DSP Report: Generating DSP mul_ln1118_786_fu_5384_p2, operation Mode is: A''*(B:0x3ff12).
DSP Report: register mul_ln1118_786_fu_5384_p2 is absorbed into DSP mul_ln1118_786_fu_5384_p2.
DSP Report: register mul_ln1118_786_fu_5384_p2 is absorbed into DSP mul_ln1118_786_fu_5384_p2.
DSP Report: operator mul_ln1118_786_fu_5384_p2 is absorbed into DSP mul_ln1118_786_fu_5384_p2.
DSP Report: Generating DSP mul_ln1118_905_fu_3205_p2, operation Mode is: A''*(B:0x3ffd1).
DSP Report: register mul_ln1118_905_fu_3205_p2 is absorbed into DSP mul_ln1118_905_fu_3205_p2.
DSP Report: register mul_ln1118_905_fu_3205_p2 is absorbed into DSP mul_ln1118_905_fu_3205_p2.
DSP Report: operator mul_ln1118_905_fu_3205_p2 is absorbed into DSP mul_ln1118_905_fu_3205_p2.
DSP Report: Generating DSP add_ln703_1118_fu_36457292_p2, operation Mode is: C+A''*(B:0x55).
DSP Report: register data_60_V_read_int_reg_reg is absorbed into DSP add_ln703_1118_fu_36457292_p2.
DSP Report: register data_60_V_read_1_reg_36504308_reg is absorbed into DSP add_ln703_1118_fu_36457292_p2.
DSP Report: operator add_ln703_1118_fu_36457292_p2 is absorbed into DSP add_ln703_1118_fu_36457292_p2.
DSP Report: operator mul_ln1118_1210_fu_5830_p2 is absorbed into DSP add_ln703_1118_fu_36457292_p2.
DSP Report: Generating DSP mul_ln1118_1148_fu_4393_p2, operation Mode is: A''*(B:0x49).
DSP Report: register data_57_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1148_fu_4393_p2.
DSP Report: register data_57_V_read_1_reg_36504354_reg is absorbed into DSP mul_ln1118_1148_fu_4393_p2.
DSP Report: operator mul_ln1118_1148_fu_4393_p2 is absorbed into DSP mul_ln1118_1148_fu_4393_p2.
DSP Report: Generating DSP add_ln703_1117_fu_36457282_p2, operation Mode is: PCIN+A''*(B:0x67).
DSP Report: register data_54_V_read_int_reg_reg is absorbed into DSP add_ln703_1117_fu_36457282_p2.
DSP Report: register data_54_V_read_1_reg_36504402_reg is absorbed into DSP add_ln703_1117_fu_36457282_p2.
DSP Report: operator add_ln703_1117_fu_36457282_p2 is absorbed into DSP add_ln703_1117_fu_36457282_p2.
DSP Report: operator mul_ln1118_1088_fu_4672_p2 is absorbed into DSP add_ln703_1117_fu_36457282_p2.
DSP Report: Generating DSP mul_ln1118_1071_fu_3946_p2, operation Mode is: A''*(B:0x53).
DSP Report: register data_53_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1071_fu_3946_p2.
DSP Report: register data_53_V_read_1_reg_36504419_reg is absorbed into DSP mul_ln1118_1071_fu_3946_p2.
DSP Report: operator mul_ln1118_1071_fu_3946_p2 is absorbed into DSP mul_ln1118_1071_fu_3946_p2.
DSP Report: Generating DSP add_ln703_1116_fu_36457276_p2, operation Mode is: PCIN+A''*(B:0x5a).
DSP Report: register data_50_V_read_int_reg_reg is absorbed into DSP add_ln703_1116_fu_36457276_p2.
DSP Report: register data_50_V_read_1_reg_36504464_reg is absorbed into DSP add_ln703_1116_fu_36457276_p2.
DSP Report: operator add_ln703_1116_fu_36457276_p2 is absorbed into DSP add_ln703_1116_fu_36457276_p2.
DSP Report: operator mul_ln1118_1017_fu_2687_p2 is absorbed into DSP add_ln703_1116_fu_36457276_p2.
DSP Report: Generating DSP add_ln703_1116_fu_36457276_p2, operation Mode is: PCIN+A''*(B:0x5b).
DSP Report: register data_48_V_read_int_reg_reg is absorbed into DSP add_ln703_1116_fu_36457276_p2.
DSP Report: register data_48_V_read_1_reg_36504494_reg is absorbed into DSP add_ln703_1116_fu_36457276_p2.
DSP Report: operator add_ln703_1116_fu_36457276_p2 is absorbed into DSP add_ln703_1116_fu_36457276_p2.
DSP Report: operator mul_ln1118_982_fu_6247_p2 is absorbed into DSP add_ln703_1116_fu_36457276_p2.
DSP Report: Generating DSP add_ln703_1116_reg_36508164_reg, operation Mode is: PCIN+A''*(B:0x71).
DSP Report: register data_52_V_read_int_reg_reg is absorbed into DSP add_ln703_1116_reg_36508164_reg.
DSP Report: register zext_ln1118_844_reg_36505584_reg is absorbed into DSP add_ln703_1116_reg_36508164_reg.
DSP Report: register add_ln703_1116_reg_36508164_reg is absorbed into DSP add_ln703_1116_reg_36508164_reg.
DSP Report: operator add_ln703_1116_fu_36457276_p2 is absorbed into DSP add_ln703_1116_reg_36508164_reg.
DSP Report: operator mul_ln1118_1057_fu_5510_p2 is absorbed into DSP add_ln703_1116_reg_36508164_reg.
DSP Report: Generating DSP mul_ln1118_934_fu_4513_p2, operation Mode is: A''*(B:0x3ffaf).
DSP Report: register mul_ln1118_934_fu_4513_p2 is absorbed into DSP mul_ln1118_934_fu_4513_p2.
DSP Report: register mul_ln1118_934_fu_4513_p2 is absorbed into DSP mul_ln1118_934_fu_4513_p2.
DSP Report: operator mul_ln1118_934_fu_4513_p2 is absorbed into DSP mul_ln1118_934_fu_4513_p2.
DSP Report: Generating DSP mul_ln1118_1286_fu_3060_p2, operation Mode is: A''*(B:0x3ffa1).
DSP Report: register mul_ln1118_1286_fu_3060_p2 is absorbed into DSP mul_ln1118_1286_fu_3060_p2.
DSP Report: register mul_ln1118_1286_fu_3060_p2 is absorbed into DSP mul_ln1118_1286_fu_3060_p2.
DSP Report: operator mul_ln1118_1286_fu_3060_p2 is absorbed into DSP mul_ln1118_1286_fu_3060_p2.
DSP Report: Generating DSP mul_ln1118_1304_fu_5963_p2, operation Mode is: A''*(B:0x3ffb4).
DSP Report: register mul_ln1118_1304_fu_5963_p2 is absorbed into DSP mul_ln1118_1304_fu_5963_p2.
DSP Report: register mul_ln1118_1304_fu_5963_p2 is absorbed into DSP mul_ln1118_1304_fu_5963_p2.
DSP Report: operator mul_ln1118_1304_fu_5963_p2 is absorbed into DSP mul_ln1118_1304_fu_5963_p2.
DSP Report: Generating DSP mul_ln1118_1063_fu_3969_p2, operation Mode is: A2*(B:0x6d).
DSP Report: register data_52_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1063_fu_3969_p2.
DSP Report: operator mul_ln1118_1063_fu_3969_p2 is absorbed into DSP mul_ln1118_1063_fu_3969_p2.
DSP Report: Generating DSP add_ln703_1205_reg_36506195_reg, operation Mode is: PCIN+A2*(B:0x7d).
DSP Report: register data_41_V_read_int_reg_reg is absorbed into DSP add_ln703_1205_reg_36506195_reg.
DSP Report: register add_ln703_1205_reg_36506195_reg is absorbed into DSP add_ln703_1205_reg_36506195_reg.
DSP Report: operator add_ln703_1205_fu_36440788_p2 is absorbed into DSP add_ln703_1205_reg_36506195_reg.
DSP Report: operator mul_ln1118_852_fu_4656_p2 is absorbed into DSP add_ln703_1205_reg_36506195_reg.
DSP Report: Generating DSP mul_ln1118_1154_fu_4923_p2, operation Mode is: A''*(B:0x3ffd4).
DSP Report: register mul_ln1118_1154_fu_4923_p2 is absorbed into DSP mul_ln1118_1154_fu_4923_p2.
DSP Report: register mul_ln1118_1154_fu_4923_p2 is absorbed into DSP mul_ln1118_1154_fu_4923_p2.
DSP Report: operator mul_ln1118_1154_fu_4923_p2 is absorbed into DSP mul_ln1118_1154_fu_4923_p2.
DSP Report: Generating DSP mul_ln1118_908_fu_3207_p2, operation Mode is: A''*(B:0x3ffd9).
DSP Report: register mul_ln1118_908_fu_3207_p2 is absorbed into DSP mul_ln1118_908_fu_3207_p2.
DSP Report: register mul_ln1118_908_fu_3207_p2 is absorbed into DSP mul_ln1118_908_fu_3207_p2.
DSP Report: operator mul_ln1118_908_fu_3207_p2 is absorbed into DSP mul_ln1118_908_fu_3207_p2.
DSP Report: Generating DSP mul_ln1118_895_fu_4077_p2, operation Mode is: A''*(B:0x3ffe3).
DSP Report: register mul_ln1118_895_fu_4077_p2 is absorbed into DSP mul_ln1118_895_fu_4077_p2.
DSP Report: register mul_ln1118_895_fu_4077_p2 is absorbed into DSP mul_ln1118_895_fu_4077_p2.
DSP Report: operator mul_ln1118_895_fu_4077_p2 is absorbed into DSP mul_ln1118_895_fu_4077_p2.
DSP Report: Generating DSP mul_ln1118_1136_fu_4472_p2, operation Mode is: A''*(B:0x3ff97).
DSP Report: register mul_ln1118_1136_fu_4472_p2 is absorbed into DSP mul_ln1118_1136_fu_4472_p2.
DSP Report: register mul_ln1118_1136_fu_4472_p2 is absorbed into DSP mul_ln1118_1136_fu_4472_p2.
DSP Report: operator mul_ln1118_1136_fu_4472_p2 is absorbed into DSP mul_ln1118_1136_fu_4472_p2.
DSP Report: Generating DSP mul_ln1118_970_fu_4225_p2, operation Mode is: A''*(B:0x3ffaa).
DSP Report: register mul_ln1118_970_fu_4225_p2 is absorbed into DSP mul_ln1118_970_fu_4225_p2.
DSP Report: register mul_ln1118_970_fu_4225_p2 is absorbed into DSP mul_ln1118_970_fu_4225_p2.
DSP Report: operator mul_ln1118_970_fu_4225_p2 is absorbed into DSP mul_ln1118_970_fu_4225_p2.
DSP Report: Generating DSP mul_ln1118_1008_fu_3537_p2, operation Mode is: A''*(B:0x3ff97).
DSP Report: register mul_ln1118_1008_fu_3537_p2 is absorbed into DSP mul_ln1118_1008_fu_3537_p2.
DSP Report: register mul_ln1118_1008_fu_3537_p2 is absorbed into DSP mul_ln1118_1008_fu_3537_p2.
DSP Report: operator mul_ln1118_1008_fu_3537_p2 is absorbed into DSP mul_ln1118_1008_fu_3537_p2.
DSP Report: Generating DSP mul_ln1118_675_fu_4680_p2, operation Mode is: A''*(B:0x6e).
DSP Report: register data_32_V_read_int_reg_reg is absorbed into DSP mul_ln1118_675_fu_4680_p2.
DSP Report: register data_32_V_read_1_reg_36504736_reg is absorbed into DSP mul_ln1118_675_fu_4680_p2.
DSP Report: operator mul_ln1118_675_fu_4680_p2 is absorbed into DSP mul_ln1118_675_fu_4680_p2.
DSP Report: Generating DSP add_ln703_1280_fu_36458375_p2, operation Mode is: PCIN+A''*(B:0x4d).
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP add_ln703_1280_fu_36458375_p2.
DSP Report: register data_31_V_read_1_reg_36504750_reg is absorbed into DSP add_ln703_1280_fu_36458375_p2.
DSP Report: operator add_ln703_1280_fu_36458375_p2 is absorbed into DSP add_ln703_1280_fu_36458375_p2.
DSP Report: operator mul_ln1118_653_fu_6096_p2 is absorbed into DSP add_ln703_1280_fu_36458375_p2.
DSP Report: Generating DSP mul_ln1118_515_fu_5819_p2, operation Mode is: A''*(B:0x4f).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_515_fu_5819_p2.
DSP Report: register zext_ln1118_388_reg_36505371_reg is absorbed into DSP mul_ln1118_515_fu_5819_p2.
DSP Report: operator mul_ln1118_515_fu_5819_p2 is absorbed into DSP mul_ln1118_515_fu_5819_p2.
DSP Report: Generating DSP add_ln703_1279_fu_36458365_p2, operation Mode is: C+A''*(B:0x3ffa5).
DSP Report: register add_ln703_1279_fu_36458365_p2 is absorbed into DSP add_ln703_1279_fu_36458365_p2.
DSP Report: register add_ln703_1279_fu_36458365_p2 is absorbed into DSP add_ln703_1279_fu_36458365_p2.
DSP Report: operator add_ln703_1279_fu_36458365_p2 is absorbed into DSP add_ln703_1279_fu_36458365_p2.
DSP Report: operator mul_ln1118_1302_fu_2824_p2 is absorbed into DSP add_ln703_1279_fu_36458365_p2.
DSP Report: Generating DSP mul_ln1118_1195_fu_2644_p2, operation Mode is: A''*(B:0x3ffbb).
DSP Report: register mul_ln1118_1195_fu_2644_p2 is absorbed into DSP mul_ln1118_1195_fu_2644_p2.
DSP Report: register mul_ln1118_1195_fu_2644_p2 is absorbed into DSP mul_ln1118_1195_fu_2644_p2.
DSP Report: operator mul_ln1118_1195_fu_2644_p2 is absorbed into DSP mul_ln1118_1195_fu_2644_p2.
DSP Report: Generating DSP mul_ln1118_1220_fu_6484_p2, operation Mode is: A''*(B:0x3ffb5).
DSP Report: register mul_ln1118_1220_fu_6484_p2 is absorbed into DSP mul_ln1118_1220_fu_6484_p2.
DSP Report: register mul_ln1118_1220_fu_6484_p2 is absorbed into DSP mul_ln1118_1220_fu_6484_p2.
DSP Report: operator mul_ln1118_1220_fu_6484_p2 is absorbed into DSP mul_ln1118_1220_fu_6484_p2.
DSP Report: Generating DSP mul_ln1118_1157_fu_5806_p2, operation Mode is: A''*(B:0x3ff93).
DSP Report: register mul_ln1118_1157_fu_5806_p2 is absorbed into DSP mul_ln1118_1157_fu_5806_p2.
DSP Report: register mul_ln1118_1157_fu_5806_p2 is absorbed into DSP mul_ln1118_1157_fu_5806_p2.
DSP Report: operator mul_ln1118_1157_fu_5806_p2 is absorbed into DSP mul_ln1118_1157_fu_5806_p2.
DSP Report: Generating DSP mul_ln1118_493_fu_5200_p2, operation Mode is: A''*(B:0x3ffb6).
DSP Report: register mul_ln1118_493_fu_5200_p2 is absorbed into DSP mul_ln1118_493_fu_5200_p2.
DSP Report: register mul_ln1118_493_fu_5200_p2 is absorbed into DSP mul_ln1118_493_fu_5200_p2.
DSP Report: operator mul_ln1118_493_fu_5200_p2 is absorbed into DSP mul_ln1118_493_fu_5200_p2.
DSP Report: Generating DSP mul_ln1118_1079_fu_2980_p2, operation Mode is: A''*(B:0x3ffaa).
DSP Report: register mul_ln1118_1079_fu_2980_p2 is absorbed into DSP mul_ln1118_1079_fu_2980_p2.
DSP Report: register mul_ln1118_1079_fu_2980_p2 is absorbed into DSP mul_ln1118_1079_fu_2980_p2.
DSP Report: operator mul_ln1118_1079_fu_2980_p2 is absorbed into DSP mul_ln1118_1079_fu_2980_p2.
DSP Report: Generating DSP mul_ln1118_1028_fu_5583_p2, operation Mode is: A''*(B:0x17).
DSP Report: register data_50_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1028_fu_5583_p2.
DSP Report: register data_50_V_read_1_reg_36504464_reg is absorbed into DSP mul_ln1118_1028_fu_5583_p2.
DSP Report: operator mul_ln1118_1028_fu_5583_p2 is absorbed into DSP mul_ln1118_1028_fu_5583_p2.
DSP Report: Generating DSP add_ln703_1362_fu_36458884_p2, operation Mode is: C+A''*(B:0x3ffe3).
DSP Report: register add_ln703_1362_fu_36458884_p2 is absorbed into DSP add_ln703_1362_fu_36458884_p2.
DSP Report: register add_ln703_1362_fu_36458884_p2 is absorbed into DSP add_ln703_1362_fu_36458884_p2.
DSP Report: operator add_ln703_1362_fu_36458884_p2 is absorbed into DSP add_ln703_1362_fu_36458884_p2.
DSP Report: operator mul_ln1118_778_fu_3809_p2 is absorbed into DSP add_ln703_1362_fu_36458884_p2.
DSP Report: Generating DSP add_ln703_1363_reg_36508399_reg, operation Mode is: C+A''*(B:0x2f).
DSP Report: register data_63_V_read_int_reg_reg is absorbed into DSP add_ln703_1363_reg_36508399_reg.
DSP Report: register data_63_V_read_1_reg_36504259_reg is absorbed into DSP add_ln703_1363_reg_36508399_reg.
DSP Report: register add_ln703_1363_reg_36508399_reg is absorbed into DSP add_ln703_1363_reg_36508399_reg.
DSP Report: operator add_ln703_1363_fu_36458894_p2 is absorbed into DSP add_ln703_1363_reg_36508399_reg.
DSP Report: operator mul_ln1118_1284_fu_4831_p2 is absorbed into DSP add_ln703_1363_reg_36508399_reg.
DSP Report: Generating DSP mul_ln1118_1117_fu_3633_p2, operation Mode is: A''*(B:0x26).
DSP Report: register data_55_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1117_fu_3633_p2.
DSP Report: register data_55_V_read_1_reg_36504390_reg is absorbed into DSP mul_ln1118_1117_fu_3633_p2.
DSP Report: operator mul_ln1118_1117_fu_3633_p2 is absorbed into DSP mul_ln1118_1117_fu_3633_p2.
DSP Report: Generating DSP add_ln703_1361_reg_36508394_reg, operation Mode is: (PCIN+A'':B''+C')'.
DSP Report: register add_ln703_1361_reg_36508394_reg is absorbed into DSP add_ln703_1361_reg_36508394_reg.
DSP Report: register add_ln703_1361_reg_36508394_reg is absorbed into DSP add_ln703_1361_reg_36508394_reg.
DSP Report: register add_ln703_1361_reg_36508394_reg is absorbed into DSP add_ln703_1361_reg_36508394_reg.
DSP Report: register add_ln703_1361_reg_36508394_reg is absorbed into DSP add_ln703_1361_reg_36508394_reg.
DSP Report: register data_54_V_read_1_reg_36504402_reg is absorbed into DSP add_ln703_1361_reg_36508394_reg.
DSP Report: register add_ln703_1361_reg_36508394_reg is absorbed into DSP add_ln703_1361_reg_36508394_reg.
DSP Report: operator add_ln703_1361_fu_36458878_p2 is absorbed into DSP add_ln703_1361_reg_36508394_reg.
DSP Report: Generating DSP mul_ln1118_881_fu_4023_p2, operation Mode is: A''*(B:0x23).
DSP Report: register data_42_V_read_int_reg_reg is absorbed into DSP mul_ln1118_881_fu_4023_p2.
DSP Report: register data_42_V_read_1_reg_36504594_reg is absorbed into DSP mul_ln1118_881_fu_4023_p2.
DSP Report: operator mul_ln1118_881_fu_4023_p2 is absorbed into DSP mul_ln1118_881_fu_4023_p2.
DSP Report: Generating DSP add_ln703_1359_fu_36458862_p2, operation Mode is: PCIN+A''*(B:0x2e).
DSP Report: register data_40_V_read_int_reg_reg is absorbed into DSP add_ln703_1359_fu_36458862_p2.
DSP Report: register data_40_V_read_1_reg_36504619_reg is absorbed into DSP add_ln703_1359_fu_36458862_p2.
DSP Report: operator add_ln703_1359_fu_36458862_p2 is absorbed into DSP add_ln703_1359_fu_36458862_p2.
DSP Report: operator mul_ln1118_837_fu_5954_p2 is absorbed into DSP add_ln703_1359_fu_36458862_p2.
DSP Report: Generating DSP mul_ln1118_991_fu_5329_p2, operation Mode is: A''*(B:0x3ffcb).
DSP Report: register mul_ln1118_991_fu_5329_p2 is absorbed into DSP mul_ln1118_991_fu_5329_p2.
DSP Report: register mul_ln1118_991_fu_5329_p2 is absorbed into DSP mul_ln1118_991_fu_5329_p2.
DSP Report: operator mul_ln1118_991_fu_5329_p2 is absorbed into DSP mul_ln1118_991_fu_5329_p2.
DSP Report: Generating DSP add_ln703_1358_fu_36458852_p2, operation Mode is: C+A''*(B:0x5f).
DSP Report: register data_67_V_read_int_reg_reg is absorbed into DSP add_ln703_1358_fu_36458852_p2.
DSP Report: register data_67_V_read_1_reg_36504192_reg is absorbed into DSP add_ln703_1358_fu_36458852_p2.
DSP Report: operator add_ln703_1358_fu_36458852_p2 is absorbed into DSP add_ln703_1358_fu_36458852_p2.
DSP Report: operator mul_ln1118_1354_fu_3021_p2 is absorbed into DSP add_ln703_1358_fu_36458852_p2.
DSP Report: Generating DSP mul_ln1118_1303_fu_4840_p2, operation Mode is: A''*(B:0x73).
DSP Report: register data_64_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1303_fu_4840_p2.
DSP Report: register data_64_V_read_1_reg_36504242_reg is absorbed into DSP mul_ln1118_1303_fu_4840_p2.
DSP Report: operator mul_ln1118_1303_fu_4840_p2 is absorbed into DSP mul_ln1118_1303_fu_4840_p2.
DSP Report: Generating DSP add_ln703_1355_fu_36458846_p2, operation Mode is: PCIN+A''*(B:0x6d).
DSP Report: register data_49_V_read_int_reg_reg is absorbed into DSP add_ln703_1355_fu_36458846_p2.
DSP Report: register data_49_V_read_1_reg_36504480_reg is absorbed into DSP add_ln703_1355_fu_36458846_p2.
DSP Report: operator add_ln703_1355_fu_36458846_p2 is absorbed into DSP add_ln703_1355_fu_36458846_p2.
DSP Report: operator mul_ln1118_1009_fu_3995_p2 is absorbed into DSP add_ln703_1355_fu_36458846_p2.
DSP Report: Generating DSP add_ln703_1355_reg_36508384_reg, operation Mode is: PCIN+A''*(B:0x74).
DSP Report: register data_59_V_read_int_reg_reg is absorbed into DSP add_ln703_1355_reg_36508384_reg.
DSP Report: register data_59_V_read_1_reg_36504322_reg is absorbed into DSP add_ln703_1355_reg_36508384_reg.
DSP Report: register add_ln703_1355_reg_36508384_reg is absorbed into DSP add_ln703_1355_reg_36508384_reg.
DSP Report: operator add_ln703_1355_fu_36458846_p2 is absorbed into DSP add_ln703_1355_reg_36508384_reg.
DSP Report: operator mul_ln1118_1197_fu_4663_p2 is absorbed into DSP add_ln703_1355_reg_36508384_reg.
DSP Report: Generating DSP mul_ln1118_858_fu_3876_p2, operation Mode is: A''*(B:0x3ffb3).
DSP Report: register mul_ln1118_858_fu_3876_p2 is absorbed into DSP mul_ln1118_858_fu_3876_p2.
DSP Report: register mul_ln1118_858_fu_3876_p2 is absorbed into DSP mul_ln1118_858_fu_3876_p2.
DSP Report: operator mul_ln1118_858_fu_3876_p2 is absorbed into DSP mul_ln1118_858_fu_3876_p2.
DSP Report: Generating DSP mul_ln1118_736_fu_4479_p2, operation Mode is: A''*(B:0xf7).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP mul_ln1118_736_fu_4479_p2.
DSP Report: register zext_ln1118_562_reg_36505524_reg is absorbed into DSP mul_ln1118_736_fu_4479_p2.
DSP Report: operator mul_ln1118_736_fu_4479_p2 is absorbed into DSP mul_ln1118_736_fu_4479_p2.
DSP Report: Generating DSP add_ln703_1075_fu_36457010_p2, operation Mode is: C+A''*(B:0x3ff65).
DSP Report: register add_ln703_1075_fu_36457010_p2 is absorbed into DSP add_ln703_1075_fu_36457010_p2.
DSP Report: register add_ln703_1075_fu_36457010_p2 is absorbed into DSP add_ln703_1075_fu_36457010_p2.
DSP Report: operator add_ln703_1075_fu_36457010_p2 is absorbed into DSP add_ln703_1075_fu_36457010_p2.
DSP Report: operator mul_ln1118_1156_fu_5337_p2 is absorbed into DSP add_ln703_1075_fu_36457010_p2.
DSP Report: Generating DSP mul_ln1118_930_fu_6418_p2, operation Mode is: A''*(B:0x3ff6f).
DSP Report: register mul_ln1118_930_fu_6418_p2 is absorbed into DSP mul_ln1118_930_fu_6418_p2.
DSP Report: register mul_ln1118_930_fu_6418_p2 is absorbed into DSP mul_ln1118_930_fu_6418_p2.
DSP Report: operator mul_ln1118_930_fu_6418_p2 is absorbed into DSP mul_ln1118_930_fu_6418_p2.
DSP Report: Generating DSP mul_ln1118_1264_fu_2685_p2, operation Mode is: A''*(B:0x91).
DSP Report: register data_62_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1264_fu_2685_p2.
DSP Report: register data_62_V_read_1_reg_36504276_reg is absorbed into DSP mul_ln1118_1264_fu_2685_p2.
DSP Report: operator mul_ln1118_1264_fu_2685_p2 is absorbed into DSP mul_ln1118_1264_fu_2685_p2.
DSP Report: Generating DSP mul_ln1118_761_fu_5805_p2, operation Mode is: A''*(B:0x3ffa3).
DSP Report: register mul_ln1118_761_fu_5805_p2 is absorbed into DSP mul_ln1118_761_fu_5805_p2.
DSP Report: register mul_ln1118_761_fu_5805_p2 is absorbed into DSP mul_ln1118_761_fu_5805_p2.
DSP Report: operator mul_ln1118_761_fu_5805_p2 is absorbed into DSP mul_ln1118_761_fu_5805_p2.
DSP Report: Generating DSP add_ln703_1346_fu_36458788_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_1346_fu_36458788_p2 is absorbed into DSP add_ln703_1346_fu_36458788_p2.
DSP Report: Generating DSP mul_ln1118_1221_fu_3037_p2, operation Mode is: A''*(B:0xdc).
DSP Report: register data_60_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1221_fu_3037_p2.
DSP Report: register data_60_V_read_1_reg_36504308_reg is absorbed into DSP mul_ln1118_1221_fu_3037_p2.
DSP Report: operator mul_ln1118_1221_fu_3037_p2 is absorbed into DSP mul_ln1118_1221_fu_3037_p2.
DSP Report: Generating DSP add_ln703_1344_fu_36458772_p2, operation Mode is: PCIN+A''*(B:0xbd).
DSP Report: register data_57_V_read_int_reg_reg is absorbed into DSP add_ln703_1344_fu_36458772_p2.
DSP Report: register data_57_V_read_1_reg_36504354_reg is absorbed into DSP add_ln703_1344_fu_36458772_p2.
DSP Report: operator add_ln703_1344_fu_36458772_p2 is absorbed into DSP add_ln703_1344_fu_36458772_p2.
DSP Report: operator mul_ln1118_1158_fu_5109_p2 is absorbed into DSP add_ln703_1344_fu_36458772_p2.
DSP Report: Generating DSP mul_ln1118_914_fu_3212_p2, operation Mode is: A''*(B:0xb8).
DSP Report: register data_44_V_read_int_reg_reg is absorbed into DSP mul_ln1118_914_fu_3212_p2.
DSP Report: register data_44_V_read_1_reg_36504561_reg is absorbed into DSP mul_ln1118_914_fu_3212_p2.
DSP Report: operator mul_ln1118_914_fu_3212_p2 is absorbed into DSP mul_ln1118_914_fu_3212_p2.
DSP Report: Generating DSP add_ln703_1342_fu_36458756_p2, operation Mode is: PCIN+A''*(B:0x85).
DSP Report: register data_43_V_read_int_reg_reg is absorbed into DSP add_ln703_1342_fu_36458756_p2.
DSP Report: register data_43_V_read_1_reg_36504577_reg is absorbed into DSP add_ln703_1342_fu_36458756_p2.
DSP Report: operator add_ln703_1342_fu_36458756_p2 is absorbed into DSP add_ln703_1342_fu_36458756_p2.
DSP Report: operator mul_ln1118_897_fu_4079_p2 is absorbed into DSP add_ln703_1342_fu_36458756_p2.
DSP Report: Generating DSP mul_ln1118_816_fu_6376_p2, operation Mode is: A''*(B:0xb5).
DSP Report: register data_39_V_read_int_reg_reg is absorbed into DSP mul_ln1118_816_fu_6376_p2.
DSP Report: register data_39_V_read_1_reg_36504636_reg is absorbed into DSP mul_ln1118_816_fu_6376_p2.
DSP Report: operator mul_ln1118_816_fu_6376_p2 is absorbed into DSP mul_ln1118_816_fu_6376_p2.
DSP Report: Generating DSP add_ln703_1341_fu_36458746_p2, operation Mode is: C+A''*(B:0x3ff6f).
DSP Report: register add_ln703_1341_fu_36458746_p2 is absorbed into DSP add_ln703_1341_fu_36458746_p2.
DSP Report: register add_ln703_1341_fu_36458746_p2 is absorbed into DSP add_ln703_1341_fu_36458746_p2.
DSP Report: operator add_ln703_1341_fu_36458746_p2 is absorbed into DSP add_ln703_1341_fu_36458746_p2.
DSP Report: operator mul_ln1118_1336_fu_3341_p2 is absorbed into DSP add_ln703_1341_fu_36458746_p2.
DSP Report: Generating DSP mul_ln1118_485_fu_6085_p2, operation Mode is: A''*(B:0x3ffda).
DSP Report: register mul_ln1118_485_fu_6085_p2 is absorbed into DSP mul_ln1118_485_fu_6085_p2.
DSP Report: register mul_ln1118_485_fu_6085_p2 is absorbed into DSP mul_ln1118_485_fu_6085_p2.
DSP Report: operator mul_ln1118_485_fu_6085_p2 is absorbed into DSP mul_ln1118_485_fu_6085_p2.
DSP Report: Generating DSP mul_ln1118_564_fu_4216_p2, operation Mode is: A''*(B:0x3ffd5).
DSP Report: register mul_ln1118_564_fu_4216_p2 is absorbed into DSP mul_ln1118_564_fu_4216_p2.
DSP Report: register mul_ln1118_564_fu_4216_p2 is absorbed into DSP mul_ln1118_564_fu_4216_p2.
DSP Report: operator mul_ln1118_564_fu_4216_p2 is absorbed into DSP mul_ln1118_564_fu_4216_p2.
DSP Report: Generating DSP mul_ln1118_833_fu_5063_p2, operation Mode is: A''*(B:0x3ffa3).
DSP Report: register mul_ln1118_833_fu_5063_p2 is absorbed into DSP mul_ln1118_833_fu_5063_p2.
DSP Report: register mul_ln1118_833_fu_5063_p2 is absorbed into DSP mul_ln1118_833_fu_5063_p2.
DSP Report: operator mul_ln1118_833_fu_5063_p2 is absorbed into DSP mul_ln1118_833_fu_5063_p2.
DSP Report: Generating DSP mul_ln1118_1006_fu_4341_p2, operation Mode is: A''*(B:0x3ffa5).
DSP Report: register mul_ln1118_1006_fu_4341_p2 is absorbed into DSP mul_ln1118_1006_fu_4341_p2.
DSP Report: register mul_ln1118_1006_fu_4341_p2 is absorbed into DSP mul_ln1118_1006_fu_4341_p2.
DSP Report: operator mul_ln1118_1006_fu_4341_p2 is absorbed into DSP mul_ln1118_1006_fu_4341_p2.
DSP Report: Generating DSP mul_ln1118_799_fu_3276_p2, operation Mode is: A''*(B:0x57).
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP mul_ln1118_799_fu_3276_p2.
DSP Report: register data_38_V_read_1_reg_36504654_reg is absorbed into DSP mul_ln1118_799_fu_3276_p2.
DSP Report: operator mul_ln1118_799_fu_3276_p2 is absorbed into DSP mul_ln1118_799_fu_3276_p2.
DSP Report: Generating DSP add_ln703_1172_fu_36457622_p2, operation Mode is: PCIN+A''*(B:0x47).
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP add_ln703_1172_fu_36457622_p2.
DSP Report: register zext_ln1118_530_reg_36505500_reg is absorbed into DSP add_ln703_1172_fu_36457622_p2.
DSP Report: operator add_ln703_1172_fu_36457622_p2 is absorbed into DSP add_ln703_1172_fu_36457622_p2.
DSP Report: operator mul_ln1118_692_fu_4503_p2 is absorbed into DSP add_ln703_1172_fu_36457622_p2.
DSP Report: Generating DSP mul_ln1118_673_fu_4376_p2, operation Mode is: A''*(B:0x6f).
DSP Report: register data_32_V_read_int_reg_reg is absorbed into DSP mul_ln1118_673_fu_4376_p2.
DSP Report: register data_32_V_read_1_reg_36504736_reg is absorbed into DSP mul_ln1118_673_fu_4376_p2.
DSP Report: operator mul_ln1118_673_fu_4376_p2 is absorbed into DSP mul_ln1118_673_fu_4376_p2.
DSP Report: Generating DSP add_ln703_1171_fu_36457612_p2, operation Mode is: C+A''*(B:0x3ff86).
DSP Report: register add_ln703_1171_fu_36457612_p2 is absorbed into DSP add_ln703_1171_fu_36457612_p2.
DSP Report: register add_ln703_1171_fu_36457612_p2 is absorbed into DSP add_ln703_1171_fu_36457612_p2.
DSP Report: operator add_ln703_1171_fu_36457612_p2 is absorbed into DSP add_ln703_1171_fu_36457612_p2.
DSP Report: operator mul_ln1118_1218_fu_5489_p2 is absorbed into DSP add_ln703_1171_fu_36457612_p2.
DSP Report: Generating DSP mul_ln1118_835_fu_4830_p2, operation Mode is: A''*(B:0x3ffce).
DSP Report: register mul_ln1118_835_fu_4830_p2 is absorbed into DSP mul_ln1118_835_fu_4830_p2.
DSP Report: register mul_ln1118_835_fu_4830_p2 is absorbed into DSP mul_ln1118_835_fu_4830_p2.
DSP Report: operator mul_ln1118_835_fu_4830_p2 is absorbed into DSP mul_ln1118_835_fu_4830_p2.
DSP Report: Generating DSP mul_ln1118_931_fu_6534_p2, operation Mode is: A''*(B:0x3ffc6).
DSP Report: register mul_ln1118_931_fu_6534_p2 is absorbed into DSP mul_ln1118_931_fu_6534_p2.
DSP Report: register mul_ln1118_931_fu_6534_p2 is absorbed into DSP mul_ln1118_931_fu_6534_p2.
DSP Report: operator mul_ln1118_931_fu_6534_p2 is absorbed into DSP mul_ln1118_931_fu_6534_p2.
DSP Report: Generating DSP mul_ln1118_473_fu_4067_p2, operation Mode is: A''*(B:0x3ffca).
DSP Report: register mul_ln1118_473_fu_4067_p2 is absorbed into DSP mul_ln1118_473_fu_4067_p2.
DSP Report: register mul_ln1118_473_fu_4067_p2 is absorbed into DSP mul_ln1118_473_fu_4067_p2.
DSP Report: operator mul_ln1118_473_fu_4067_p2 is absorbed into DSP mul_ln1118_473_fu_4067_p2.
DSP Report: Generating DSP mul_ln1118_627_fu_4359_p2, operation Mode is: A''*(B:0x3ffc9).
DSP Report: register mul_ln1118_627_fu_4359_p2 is absorbed into DSP mul_ln1118_627_fu_4359_p2.
DSP Report: register mul_ln1118_627_fu_4359_p2 is absorbed into DSP mul_ln1118_627_fu_4359_p2.
DSP Report: operator mul_ln1118_627_fu_4359_p2 is absorbed into DSP mul_ln1118_627_fu_4359_p2.
DSP Report: Generating DSP mul_ln1118_1062_fu_5746_p2, operation Mode is: A''*(B:0x3ffca).
DSP Report: register mul_ln1118_1062_fu_5746_p2 is absorbed into DSP mul_ln1118_1062_fu_5746_p2.
DSP Report: register mul_ln1118_1062_fu_5746_p2 is absorbed into DSP mul_ln1118_1062_fu_5746_p2.
DSP Report: operator mul_ln1118_1062_fu_5746_p2 is absorbed into DSP mul_ln1118_1062_fu_5746_p2.
DSP Report: Generating DSP mul_ln1118_512_fu_3375_p2, operation Mode is: A''*(B:0x3ffd6).
DSP Report: register mul_ln1118_512_fu_3375_p2 is absorbed into DSP mul_ln1118_512_fu_3375_p2.
DSP Report: register mul_ln1118_512_fu_3375_p2 is absorbed into DSP mul_ln1118_512_fu_3375_p2.
DSP Report: operator mul_ln1118_512_fu_3375_p2 is absorbed into DSP mul_ln1118_512_fu_3375_p2.
DSP Report: Generating DSP add_ln703_1397_fu_36459109_p2, operation Mode is: C+A''*(B:0x5b).
DSP Report: register data_50_V_read_int_reg_reg is absorbed into DSP add_ln703_1397_fu_36459109_p2.
DSP Report: register data_50_V_read_1_reg_36504464_reg is absorbed into DSP add_ln703_1397_fu_36459109_p2.
DSP Report: operator add_ln703_1397_fu_36459109_p2 is absorbed into DSP add_ln703_1397_fu_36459109_p2.
DSP Report: operator mul_ln1118_1022_fu_4060_p2 is absorbed into DSP add_ln703_1397_fu_36459109_p2.
DSP Report: Generating DSP add_ln703_1398_reg_36508429_reg, operation Mode is: PCIN+A''*(B:0x47).
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP add_ln703_1398_reg_36508429_reg.
DSP Report: register data_31_V_read_1_reg_36504750_reg is absorbed into DSP add_ln703_1398_reg_36508429_reg.
DSP Report: register add_ln703_1398_reg_36508429_reg is absorbed into DSP add_ln703_1398_reg_36508429_reg.
DSP Report: operator add_ln703_1398_fu_36459119_p2 is absorbed into DSP add_ln703_1398_reg_36508429_reg.
DSP Report: operator mul_ln1118_649_fu_4340_p2 is absorbed into DSP add_ln703_1398_reg_36508429_reg.
DSP Report: Generating DSP mul_ln1118_854_fu_3801_p2, operation Mode is: A''*(B:0x3ffe5).
DSP Report: register mul_ln1118_854_fu_3801_p2 is absorbed into DSP mul_ln1118_854_fu_3801_p2.
DSP Report: register mul_ln1118_854_fu_3801_p2 is absorbed into DSP mul_ln1118_854_fu_3801_p2.
DSP Report: operator mul_ln1118_854_fu_3801_p2 is absorbed into DSP mul_ln1118_854_fu_3801_p2.
DSP Report: Generating DSP mul_ln1118_778_fu_3809_p2, operation Mode is: A''*(B:0x3ffe3).
DSP Report: register mul_ln1118_778_fu_3809_p2 is absorbed into DSP mul_ln1118_778_fu_3809_p2.
DSP Report: register mul_ln1118_778_fu_3809_p2 is absorbed into DSP mul_ln1118_778_fu_3809_p2.
DSP Report: operator mul_ln1118_778_fu_3809_p2 is absorbed into DSP mul_ln1118_778_fu_3809_p2.
DSP Report: Generating DSP mul_ln1118_1155_fu_6192_p2, operation Mode is: ACIN''*(B:0x125).
DSP Report: register data_57_V_read_1_reg_36504354_reg is absorbed into DSP mul_ln1118_1155_fu_6192_p2.
DSP Report: register zext_ln1118_931_reg_36506535_reg is absorbed into DSP mul_ln1118_1155_fu_6192_p2.
DSP Report: operator mul_ln1118_1155_fu_6192_p2 is absorbed into DSP mul_ln1118_1155_fu_6192_p2.
DSP Report: Generating DSP add_ln703_1091_fu_36457124_p2, operation Mode is: C+A''*(B:0x36).
DSP Report: register data_37_V_read_int_reg_reg is absorbed into DSP add_ln703_1091_fu_36457124_p2.
DSP Report: register data_37_V_read_1_reg_36504669_reg is absorbed into DSP add_ln703_1091_fu_36457124_p2.
DSP Report: operator add_ln703_1091_fu_36457124_p2 is absorbed into DSP add_ln703_1091_fu_36457124_p2.
DSP Report: operator mul_ln1118_779_fu_4660_p2 is absorbed into DSP add_ln703_1091_fu_36457124_p2.
DSP Report: Generating DSP mul_ln1118_1046_fu_4379_p2, operation Mode is: A''*(B:0x3ff8d).
DSP Report: register mul_ln1118_1046_fu_4379_p2 is absorbed into DSP mul_ln1118_1046_fu_4379_p2.
DSP Report: register mul_ln1118_1046_fu_4379_p2 is absorbed into DSP mul_ln1118_1046_fu_4379_p2.
DSP Report: operator mul_ln1118_1046_fu_4379_p2 is absorbed into DSP mul_ln1118_1046_fu_4379_p2.
DSP Report: Generating DSP mul_ln1118_1065_fu_6624_p2, operation Mode is: A''*(B:0x3ff97).
DSP Report: register mul_ln1118_1065_fu_6624_p2 is absorbed into DSP mul_ln1118_1065_fu_6624_p2.
DSP Report: register mul_ln1118_1065_fu_6624_p2 is absorbed into DSP mul_ln1118_1065_fu_6624_p2.
DSP Report: operator mul_ln1118_1065_fu_6624_p2 is absorbed into DSP mul_ln1118_1065_fu_6624_p2.
DSP Report: Generating DSP mul_ln1118_714_fu_3635_p2, operation Mode is: A''*(B:0x5a).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP mul_ln1118_714_fu_3635_p2.
DSP Report: register mul_ln1118_714_fu_3635_p2 is absorbed into DSP mul_ln1118_714_fu_3635_p2.
DSP Report: operator mul_ln1118_714_fu_3635_p2 is absorbed into DSP mul_ln1118_714_fu_3635_p2.
DSP Report: Generating DSP add_ln703_1089_fu_36457108_p2, operation Mode is: C+A''*(B:0x3ff8d).
DSP Report: register add_ln703_1089_fu_36457108_p2 is absorbed into DSP add_ln703_1089_fu_36457108_p2.
DSP Report: register add_ln703_1089_fu_36457108_p2 is absorbed into DSP add_ln703_1089_fu_36457108_p2.
DSP Report: operator add_ln703_1089_fu_36457108_p2 is absorbed into DSP add_ln703_1089_fu_36457108_p2.
DSP Report: operator mul_ln1118_1176_fu_5500_p2 is absorbed into DSP add_ln703_1089_fu_36457108_p2.
DSP Report: Generating DSP mul_ln1118_1194_fu_3810_p2, operation Mode is: A''*(B:0x93).
DSP Report: register data_59_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1194_fu_3810_p2.
DSP Report: register data_59_V_read_1_reg_36504322_reg is absorbed into DSP mul_ln1118_1194_fu_3810_p2.
DSP Report: operator mul_ln1118_1194_fu_3810_p2 is absorbed into DSP mul_ln1118_1194_fu_3810_p2.
DSP Report: Generating DSP add_ln703_1081_fu_36457036_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_1081_fu_36457036_p2 is absorbed into DSP add_ln703_1081_fu_36457036_p2.
DSP Report: register add_ln703_1081_fu_36457036_p2 is absorbed into DSP add_ln703_1081_fu_36457036_p2.
DSP Report: register add_ln703_1081_fu_36457036_p2 is absorbed into DSP add_ln703_1081_fu_36457036_p2.
DSP Report: register add_ln703_1081_fu_36457036_p2 is absorbed into DSP add_ln703_1081_fu_36457036_p2.
DSP Report: register add_ln703_1081_fu_36457036_p2 is absorbed into DSP add_ln703_1081_fu_36457036_p2.
DSP Report: operator add_ln703_1081_fu_36457036_p2 is absorbed into DSP add_ln703_1081_fu_36457036_p2.
DSP Report: Generating DSP mul_ln1118_759_fu_2679_p2, operation Mode is: A''*(B:0xeb).
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP mul_ln1118_759_fu_2679_p2.
DSP Report: register data_36_V_read_1_reg_36504680_reg is absorbed into DSP mul_ln1118_759_fu_2679_p2.
DSP Report: operator mul_ln1118_759_fu_2679_p2 is absorbed into DSP mul_ln1118_759_fu_2679_p2.
DSP Report: Generating DSP add_ln703_1087_fu_36457092_p2, operation Mode is: PCIN+A''*(B:0xdd).
DSP Report: register data_47_V_read_int_reg_reg is absorbed into DSP add_ln703_1087_fu_36457092_p2.
DSP Report: register data_47_V_read_1_reg_36504513_reg is absorbed into DSP add_ln703_1087_fu_36457092_p2.
DSP Report: operator add_ln703_1087_fu_36457092_p2 is absorbed into DSP add_ln703_1087_fu_36457092_p2.
DSP Report: operator mul_ln1118_969_fu_6478_p2 is absorbed into DSP add_ln703_1087_fu_36457092_p2.
DSP Report: Generating DSP mul_ln1118_693_fu_4504_p2, operation Mode is: A''*(B:0x3ff83).
DSP Report: register mul_ln1118_693_fu_4504_p2 is absorbed into DSP mul_ln1118_693_fu_4504_p2.
DSP Report: register mul_ln1118_693_fu_4504_p2 is absorbed into DSP mul_ln1118_693_fu_4504_p2.
DSP Report: operator mul_ln1118_693_fu_4504_p2 is absorbed into DSP mul_ln1118_693_fu_4504_p2.
DSP Report: Generating DSP mul_ln1118_1007_fu_3651_p2, operation Mode is: A''*(B:0x3ffb1).
DSP Report: register mul_ln1118_1007_fu_3651_p2 is absorbed into DSP mul_ln1118_1007_fu_3651_p2.
DSP Report: register mul_ln1118_1007_fu_3651_p2 is absorbed into DSP mul_ln1118_1007_fu_3651_p2.
DSP Report: operator mul_ln1118_1007_fu_3651_p2 is absorbed into DSP mul_ln1118_1007_fu_3651_p2.
DSP Report: Generating DSP mul_ln1118_878_fu_3832_p2, operation Mode is: A''*(B:0x3ff96).
DSP Report: register mul_ln1118_878_fu_3832_p2 is absorbed into DSP mul_ln1118_878_fu_3832_p2.
DSP Report: register mul_ln1118_878_fu_3832_p2 is absorbed into DSP mul_ln1118_878_fu_3832_p2.
DSP Report: operator mul_ln1118_878_fu_3832_p2 is absorbed into DSP mul_ln1118_878_fu_3832_p2.
DSP Report: Generating DSP mul_ln1118_904_fu_5202_p2, operation Mode is: A''*(B:0x1d).
DSP Report: register data_44_V_read_int_reg_reg is absorbed into DSP mul_ln1118_904_fu_5202_p2.
DSP Report: register data_44_V_read_1_reg_36504561_reg is absorbed into DSP mul_ln1118_904_fu_5202_p2.
DSP Report: operator mul_ln1118_904_fu_5202_p2 is absorbed into DSP mul_ln1118_904_fu_5202_p2.
DSP Report: Generating DSP mul_ln1118_1053_fu_6394_p2, operation Mode is: A''*(B:0x3ffcb).
DSP Report: register mul_ln1118_1053_fu_6394_p2 is absorbed into DSP mul_ln1118_1053_fu_6394_p2.
DSP Report: register mul_ln1118_1053_fu_6394_p2 is absorbed into DSP mul_ln1118_1053_fu_6394_p2.
DSP Report: operator mul_ln1118_1053_fu_6394_p2 is absorbed into DSP mul_ln1118_1053_fu_6394_p2.
DSP Report: Generating DSP mul_ln1118_843_fu_2823_p2, operation Mode is: A''*(B:0x3ffdb).
DSP Report: register mul_ln1118_843_fu_2823_p2 is absorbed into DSP mul_ln1118_843_fu_2823_p2.
DSP Report: register mul_ln1118_843_fu_2823_p2 is absorbed into DSP mul_ln1118_843_fu_2823_p2.
DSP Report: operator mul_ln1118_843_fu_2823_p2 is absorbed into DSP mul_ln1118_843_fu_2823_p2.
DSP Report: Generating DSP add_ln703_974_fu_36456396_p2, operation Mode is: C+A''*(B:0x63).
DSP Report: register data_51_V_read_int_reg_reg is absorbed into DSP add_ln703_974_fu_36456396_p2.
DSP Report: register data_51_V_read_1_reg_36504448_reg is absorbed into DSP add_ln703_974_fu_36456396_p2.
DSP Report: operator add_ln703_974_fu_36456396_p2 is absorbed into DSP add_ln703_974_fu_36456396_p2.
DSP Report: operator mul_ln1118_1034_fu_4608_p2 is absorbed into DSP add_ln703_974_fu_36456396_p2.
DSP Report: Generating DSP mul_ln1118_1411_fu_5905_p2, operation Mode is: A''*(B:0x3ff8b).
DSP Report: register mul_ln1118_1411_fu_5905_p2 is absorbed into DSP mul_ln1118_1411_fu_5905_p2.
DSP Report: register mul_ln1118_1411_fu_5905_p2 is absorbed into DSP mul_ln1118_1411_fu_5905_p2.
DSP Report: operator mul_ln1118_1411_fu_5905_p2 is absorbed into DSP mul_ln1118_1411_fu_5905_p2.
DSP Report: Generating DSP mul_ln1118_937_fu_3050_p2, operation Mode is: A''*(B:0x3ffa6).
DSP Report: register mul_ln1118_937_fu_3050_p2 is absorbed into DSP mul_ln1118_937_fu_3050_p2.
DSP Report: register mul_ln1118_937_fu_3050_p2 is absorbed into DSP mul_ln1118_937_fu_3050_p2.
DSP Report: operator mul_ln1118_937_fu_3050_p2 is absorbed into DSP mul_ln1118_937_fu_3050_p2.
DSP Report: Generating DSP mul_ln1118_1226_fu_4459_p2, operation Mode is: A''*(B:0x3ffb7).
DSP Report: register mul_ln1118_1226_fu_4459_p2 is absorbed into DSP mul_ln1118_1226_fu_4459_p2.
DSP Report: register mul_ln1118_1226_fu_4459_p2 is absorbed into DSP mul_ln1118_1226_fu_4459_p2.
DSP Report: operator mul_ln1118_1226_fu_4459_p2 is absorbed into DSP mul_ln1118_1226_fu_4459_p2.
DSP Report: Generating DSP add_ln703_1558_fu_36460034_p2, operation Mode is: C+(A2*(B:0x2e))'.
DSP Report: register data_76_V_read_int_reg_reg is absorbed into DSP add_ln703_1558_fu_36460034_p2.
DSP Report: register mul_ln1118_1521_reg_6349655_reg is absorbed into DSP add_ln703_1558_fu_36460034_p2.
DSP Report: operator add_ln703_1558_fu_36460034_p2 is absorbed into DSP add_ln703_1558_fu_36460034_p2.
DSP Report: operator mul_ln1118_1521_fu_3677_p2 is absorbed into DSP add_ln703_1558_fu_36460034_p2.
DSP Report: Generating DSP mul_ln1118_1150_fu_4158_p2, operation Mode is: A''*(B:0x2c).
DSP Report: register data_57_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1150_fu_4158_p2.
DSP Report: register data_57_V_read_1_reg_36504354_reg is absorbed into DSP mul_ln1118_1150_fu_4158_p2.
DSP Report: operator mul_ln1118_1150_fu_4158_p2 is absorbed into DSP mul_ln1118_1150_fu_4158_p2.
DSP Report: Generating DSP add_ln703_1557_fu_36460024_p2, operation Mode is: PCIN+A''*(B:0x2a).
DSP Report: register data_40_V_read_int_reg_reg is absorbed into DSP add_ln703_1557_fu_36460024_p2.
DSP Report: register data_40_V_read_1_reg_36504619_reg is absorbed into DSP add_ln703_1557_fu_36460024_p2.
DSP Report: operator add_ln703_1557_fu_36460024_p2 is absorbed into DSP add_ln703_1557_fu_36460024_p2.
DSP Report: operator mul_ln1118_829_fu_4824_p2 is absorbed into DSP add_ln703_1557_fu_36460024_p2.
DSP Report: Generating DSP mul_ln1118_1094_fu_5020_p2, operation Mode is: A''*(B:0x3ffd7).
DSP Report: register mul_ln1118_1094_fu_5020_p2 is absorbed into DSP mul_ln1118_1094_fu_5020_p2.
DSP Report: register mul_ln1118_1094_fu_5020_p2 is absorbed into DSP mul_ln1118_1094_fu_5020_p2.
DSP Report: operator mul_ln1118_1094_fu_5020_p2 is absorbed into DSP mul_ln1118_1094_fu_5020_p2.
DSP Report: Generating DSP mul_ln1118_1112_fu_4517_p2, operation Mode is: A''*(B:0x5e).
DSP Report: register data_55_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1112_fu_4517_p2.
DSP Report: register data_55_V_read_1_reg_36504390_reg is absorbed into DSP mul_ln1118_1112_fu_4517_p2.
DSP Report: operator mul_ln1118_1112_fu_4517_p2 is absorbed into DSP mul_ln1118_1112_fu_4517_p2.
DSP Report: Generating DSP mul_ln1118_978_fu_5363_p2, operation Mode is: A''*(B:0x3ffb9).
DSP Report: register mul_ln1118_978_fu_5363_p2 is absorbed into DSP mul_ln1118_978_fu_5363_p2.
DSP Report: register mul_ln1118_978_fu_5363_p2 is absorbed into DSP mul_ln1118_978_fu_5363_p2.
DSP Report: operator mul_ln1118_978_fu_5363_p2 is absorbed into DSP mul_ln1118_978_fu_5363_p2.
DSP Report: Generating DSP mul_ln1118_864_fu_4377_p2, operation Mode is: A''*(B:0x5d).
DSP Report: register data_42_V_read_int_reg_reg is absorbed into DSP mul_ln1118_864_fu_4377_p2.
DSP Report: register data_42_V_read_1_reg_36504594_reg is absorbed into DSP mul_ln1118_864_fu_4377_p2.
DSP Report: operator mul_ln1118_864_fu_4377_p2 is absorbed into DSP mul_ln1118_864_fu_4377_p2.
DSP Report: Generating DSP add_ln703_972_fu_36456390_p2, operation Mode is: PCIN+A''*(B:0x6b).
DSP Report: register data_47_V_read_int_reg_reg is absorbed into DSP add_ln703_972_fu_36456390_p2.
DSP Report: register data_47_V_read_1_reg_36504513_reg is absorbed into DSP add_ln703_972_fu_36456390_p2.
DSP Report: operator add_ln703_972_fu_36456390_p2 is absorbed into DSP add_ln703_972_fu_36456390_p2.
DSP Report: operator mul_ln1118_956_fu_4622_p2 is absorbed into DSP add_ln703_972_fu_36456390_p2.
DSP Report: Generating DSP mul_ln1118_995_fu_2731_p2, operation Mode is: A''*(B:0x3ff8c).
DSP Report: register mul_ln1118_995_fu_2731_p2 is absorbed into DSP mul_ln1118_995_fu_2731_p2.
DSP Report: register mul_ln1118_995_fu_2731_p2 is absorbed into DSP mul_ln1118_995_fu_2731_p2.
DSP Report: operator mul_ln1118_995_fu_2731_p2 is absorbed into DSP mul_ln1118_995_fu_2731_p2.
DSP Report: Generating DSP mul_ln1118_892_fu_4611_p2, operation Mode is: A''*(B:0x87).
DSP Report: register data_43_V_read_int_reg_reg is absorbed into DSP mul_ln1118_892_fu_4611_p2.
DSP Report: register data_43_V_read_1_reg_36504577_reg is absorbed into DSP mul_ln1118_892_fu_4611_p2.
DSP Report: operator mul_ln1118_892_fu_4611_p2 is absorbed into DSP mul_ln1118_892_fu_4611_p2.
DSP Report: Generating DSP add_ln703_986_fu_36456470_p2, operation Mode is: C+A''*(B:0x3ff3d).
DSP Report: register add_ln703_986_fu_36456470_p2 is absorbed into DSP add_ln703_986_fu_36456470_p2.
DSP Report: register add_ln703_986_fu_36456470_p2 is absorbed into DSP add_ln703_986_fu_36456470_p2.
DSP Report: operator add_ln703_986_fu_36456470_p2 is absorbed into DSP add_ln703_986_fu_36456470_p2.
DSP Report: operator mul_ln1118_987_fu_4151_p2 is absorbed into DSP add_ln703_986_fu_36456470_p2.
DSP Report: Generating DSP mul_ln1118_891_fu_4610_p2, operation Mode is: A''*(B:0x3ffab).
DSP Report: register mul_ln1118_891_fu_4610_p2 is absorbed into DSP mul_ln1118_891_fu_4610_p2.
DSP Report: register mul_ln1118_891_fu_4610_p2 is absorbed into DSP mul_ln1118_891_fu_4610_p2.
DSP Report: operator mul_ln1118_891_fu_4610_p2 is absorbed into DSP mul_ln1118_891_fu_4610_p2.
DSP Report: Generating DSP mul_ln1118_695_fu_6508_p2, operation Mode is: A''*(B:0xd2).
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP mul_ln1118_695_fu_6508_p2.
DSP Report: register data_33_V_read_1_reg_36504720_reg is absorbed into DSP mul_ln1118_695_fu_6508_p2.
DSP Report: operator mul_ln1118_695_fu_6508_p2 is absorbed into DSP mul_ln1118_695_fu_6508_p2.
DSP Report: Generating DSP add_ln703_903_fu_36455980_p2, operation Mode is: PCIN+A''*(B:0x109).
DSP Report: register data_50_V_read_int_reg_reg is absorbed into DSP add_ln703_903_fu_36455980_p2.
DSP Report: register data_50_V_read_1_reg_36504464_reg is absorbed into DSP add_ln703_903_fu_36455980_p2.
DSP Report: operator add_ln703_903_fu_36455980_p2 is absorbed into DSP add_ln703_903_fu_36455980_p2.
DSP Report: operator mul_ln1118_1029_fu_5484_p2 is absorbed into DSP add_ln703_903_fu_36455980_p2.
DSP Report: Generating DSP add_ln703_903_reg_36507949_reg, operation Mode is: PCIN+A''*(B:0xd9).
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP add_ln703_903_reg_36507949_reg.
DSP Report: register data_29_V_read_1_reg_36504776_reg is absorbed into DSP add_ln703_903_reg_36507949_reg.
DSP Report: register add_ln703_903_reg_36507949_reg is absorbed into DSP add_ln703_903_reg_36507949_reg.
DSP Report: operator add_ln703_903_fu_36455980_p2 is absorbed into DSP add_ln703_903_reg_36507949_reg.
DSP Report: operator mul_ln1118_609_fu_2849_p2 is absorbed into DSP add_ln703_903_reg_36507949_reg.
DSP Report: Generating DSP mul_ln1118_632_fu_3480_p2, operation Mode is: A''*(B:0x105).
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP mul_ln1118_632_fu_3480_p2.
DSP Report: register data_30_V_read_1_reg_36504764_reg is absorbed into DSP mul_ln1118_632_fu_3480_p2.
DSP Report: operator mul_ln1118_632_fu_3480_p2 is absorbed into DSP mul_ln1118_632_fu_3480_p2.
DSP Report: Generating DSP add_ln703_897_fu_36455942_p2, operation Mode is: C+A''*(B:0x3fefd).
DSP Report: register add_ln703_897_fu_36455942_p2 is absorbed into DSP add_ln703_897_fu_36455942_p2.
DSP Report: register add_ln703_897_fu_36455942_p2 is absorbed into DSP add_ln703_897_fu_36455942_p2.
DSP Report: operator add_ln703_897_fu_36455942_p2 is absorbed into DSP add_ln703_897_fu_36455942_p2.
DSP Report: operator mul_ln1118_992_fu_5799_p2 is absorbed into DSP add_ln703_897_fu_36455942_p2.
DSP Report: Generating DSP mul_ln1118_762_fu_2624_p2, operation Mode is: A''*(B:0x3fe9c).
DSP Report: register mul_ln1118_762_fu_2624_p2 is absorbed into DSP mul_ln1118_762_fu_2624_p2.
DSP Report: register mul_ln1118_762_fu_2624_p2 is absorbed into DSP mul_ln1118_762_fu_2624_p2.
DSP Report: operator mul_ln1118_762_fu_2624_p2 is absorbed into DSP mul_ln1118_762_fu_2624_p2.
DSP Report: Generating DSP mul_ln1118_933_fu_6302_p2, operation Mode is: A''*(B:0x151).
DSP Report: register data_45_V_read_int_reg_reg is absorbed into DSP mul_ln1118_933_fu_6302_p2.
DSP Report: register data_45_V_read_1_reg_36504544_reg is absorbed into DSP mul_ln1118_933_fu_6302_p2.
DSP Report: operator mul_ln1118_933_fu_6302_p2 is absorbed into DSP mul_ln1118_933_fu_6302_p2.
DSP Report: Generating DSP add_ln703_901_fu_36455964_p2, operation Mode is: PCIN+A''*(B:0x15f).
DSP Report: register data_32_V_read_int_reg_reg is absorbed into DSP add_ln703_901_fu_36455964_p2.
DSP Report: register data_32_V_read_1_reg_36504736_reg is absorbed into DSP add_ln703_901_fu_36455964_p2.
DSP Report: operator add_ln703_901_fu_36455964_p2 is absorbed into DSP add_ln703_901_fu_36455964_p2.
DSP Report: operator mul_ln1118_677_fu_5673_p2 is absorbed into DSP add_ln703_901_fu_36455964_p2.
DSP Report: Generating DSP add_ln703_901_reg_36507944_reg, operation Mode is: PCIN+A''*(B:0x12c).
DSP Report: register data_39_V_read_int_reg_reg is absorbed into DSP add_ln703_901_reg_36507944_reg.
DSP Report: register data_39_V_read_1_reg_36504636_reg is absorbed into DSP add_ln703_901_reg_36507944_reg.
DSP Report: register add_ln703_901_reg_36507944_reg is absorbed into DSP add_ln703_901_reg_36507944_reg.
DSP Report: operator add_ln703_901_fu_36455964_p2 is absorbed into DSP add_ln703_901_reg_36507944_reg.
DSP Report: operator mul_ln1118_817_fu_2921_p2 is absorbed into DSP add_ln703_901_reg_36507944_reg.
DSP Report: Generating DSP mul_ln1118_953_fu_5105_p2, operation Mode is: A''*(B:0x9a).
DSP Report: register data_46_V_read_int_reg_reg is absorbed into DSP mul_ln1118_953_fu_5105_p2.
DSP Report: register data_46_V_read_1_reg_36504527_reg is absorbed into DSP mul_ln1118_953_fu_5105_p2.
DSP Report: operator mul_ln1118_953_fu_5105_p2 is absorbed into DSP mul_ln1118_953_fu_5105_p2.
DSP Report: Generating DSP add_ln703_909_fu_36456008_p2, operation Mode is: PCIN+A''*(B:0x85).
DSP Report: register data_42_V_read_int_reg_reg is absorbed into DSP add_ln703_909_fu_36456008_p2.
DSP Report: register data_42_V_read_1_reg_36504594_reg is absorbed into DSP add_ln703_909_fu_36456008_p2.
DSP Report: operator add_ln703_909_fu_36456008_p2 is absorbed into DSP add_ln703_909_fu_36456008_p2.
DSP Report: operator mul_ln1118_882_fu_4788_p2 is absorbed into DSP add_ln703_909_fu_36456008_p2.
DSP Report: Generating DSP add_ln703_909_reg_36507959_reg, operation Mode is: PCIN+A''*(B:0xcd).
DSP Report: register data_44_V_read_int_reg_reg is absorbed into DSP add_ln703_909_reg_36507959_reg.
DSP Report: register data_44_V_read_1_reg_36504561_reg is absorbed into DSP add_ln703_909_reg_36507959_reg.
DSP Report: register add_ln703_909_reg_36507959_reg is absorbed into DSP add_ln703_909_reg_36507959_reg.
DSP Report: operator add_ln703_909_fu_36456008_p2 is absorbed into DSP add_ln703_909_reg_36507959_reg.
DSP Report: operator mul_ln1118_915_fu_4095_p2 is absorbed into DSP add_ln703_909_reg_36507959_reg.
DSP Report: Generating DSP mul_ln1118_859_fu_2607_p2, operation Mode is: A''*(B:0x83).
DSP Report: register data_41_V_read_int_reg_reg is absorbed into DSP mul_ln1118_859_fu_2607_p2.
DSP Report: register zext_ln1118_661_reg_36505565_reg is absorbed into DSP mul_ln1118_859_fu_2607_p2.
DSP Report: operator mul_ln1118_859_fu_2607_p2 is absorbed into DSP mul_ln1118_859_fu_2607_p2.
DSP Report: Generating DSP add_ln703_907_fu_36455996_p2, operation Mode is: PCIN+A''*(B:0xc1).
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP add_ln703_907_fu_36455996_p2.
DSP Report: register data_38_V_read_1_reg_36504654_reg is absorbed into DSP add_ln703_907_fu_36455996_p2.
DSP Report: operator add_ln703_907_fu_36455996_p2 is absorbed into DSP add_ln703_907_fu_36455996_p2.
DSP Report: operator mul_ln1118_802_fu_5142_p2 is absorbed into DSP add_ln703_907_fu_36455996_p2.
DSP Report: Generating DSP add_ln703_907_reg_36507954_reg, operation Mode is: PCIN+A''*(B:0xd6).
DSP Report: register data_40_V_read_int_reg_reg is absorbed into DSP add_ln703_907_reg_36507954_reg.
DSP Report: register data_40_V_read_1_reg_36504619_reg is absorbed into DSP add_ln703_907_reg_36507954_reg.
DSP Report: register add_ln703_907_reg_36507954_reg is absorbed into DSP add_ln703_907_reg_36507954_reg.
DSP Report: operator add_ln703_907_fu_36455996_p2 is absorbed into DSP add_ln703_907_reg_36507954_reg.
DSP Report: operator mul_ln1118_838_fu_3947_p2 is absorbed into DSP add_ln703_907_reg_36507954_reg.
DSP Report: Generating DSP mul_ln1118_898_fu_6089_p2, operation Mode is: A''*(B:0x63).
DSP Report: register data_43_V_read_int_reg_reg is absorbed into DSP mul_ln1118_898_fu_6089_p2.
DSP Report: register data_43_V_read_1_reg_36504577_reg is absorbed into DSP mul_ln1118_898_fu_6089_p2.
DSP Report: operator mul_ln1118_898_fu_6089_p2 is absorbed into DSP mul_ln1118_898_fu_6089_p2.
DSP Report: Generating DSP add_ln703_911_fu_36456014_p2, operation Mode is: C+A''*(B:0x3ff9a).
DSP Report: register add_ln703_911_fu_36456014_p2 is absorbed into DSP add_ln703_911_fu_36456014_p2.
DSP Report: register add_ln703_911_fu_36456014_p2 is absorbed into DSP add_ln703_911_fu_36456014_p2.
DSP Report: operator add_ln703_911_fu_36456014_p2 is absorbed into DSP add_ln703_911_fu_36456014_p2.
DSP Report: operator mul_ln1118_973_fu_5358_p2 is absorbed into DSP add_ln703_911_fu_36456014_p2.
DSP Report: Generating DSP mul_ln1118_740_fu_6349_p2, operation Mode is: A''*(B:0x3ff83).
DSP Report: register mul_ln1118_740_fu_6349_p2 is absorbed into DSP mul_ln1118_740_fu_6349_p2.
DSP Report: register mul_ln1118_740_fu_6349_p2 is absorbed into DSP mul_ln1118_740_fu_6349_p2.
DSP Report: operator mul_ln1118_740_fu_6349_p2 is absorbed into DSP mul_ln1118_740_fu_6349_p2.
DSP Report: Generating DSP mul_ln1118_1020_fu_4570_p2, operation Mode is: A''*(B:0x3a).
DSP Report: register data_50_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1020_fu_4570_p2.
DSP Report: register data_50_V_read_1_reg_36504464_reg is absorbed into DSP mul_ln1118_1020_fu_4570_p2.
DSP Report: operator mul_ln1118_1020_fu_4570_p2 is absorbed into DSP mul_ln1118_1020_fu_4570_p2.
DSP Report: Generating DSP add_ln703_1150_fu_36457492_p2, operation Mode is: PCIN+A''*(B:0x2b).
DSP Report: register data_40_V_read_int_reg_reg is absorbed into DSP add_ln703_1150_fu_36457492_p2.
DSP Report: register data_40_V_read_1_reg_36504619_reg is absorbed into DSP add_ln703_1150_fu_36457492_p2.
DSP Report: operator add_ln703_1150_fu_36457492_p2 is absorbed into DSP add_ln703_1150_fu_36457492_p2.
DSP Report: operator mul_ln1118_830_fu_3939_p2 is absorbed into DSP add_ln703_1150_fu_36457492_p2.
DSP Report: Generating DSP add_ln703_1150_fu_36457492_p2, operation Mode is: PCIN+A''*(B:0x26).
DSP Report: register data_45_V_read_int_reg_reg is absorbed into DSP add_ln703_1150_fu_36457492_p2.
DSP Report: register data_45_V_read_1_reg_36504544_reg is absorbed into DSP add_ln703_1150_fu_36457492_p2.
DSP Report: operator add_ln703_1150_fu_36457492_p2 is absorbed into DSP add_ln703_1150_fu_36457492_p2.
DSP Report: operator mul_ln1118_926_fu_4358_p2 is absorbed into DSP add_ln703_1150_fu_36457492_p2.
DSP Report: Generating DSP mul_ln1118_1093_fu_6538_p2, operation Mode is: A''*(B:0x17).
DSP Report: register data_54_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1093_fu_6538_p2.
DSP Report: register data_54_V_read_1_reg_36504402_reg is absorbed into DSP mul_ln1118_1093_fu_6538_p2.
DSP Report: operator mul_ln1118_1093_fu_6538_p2 is absorbed into DSP mul_ln1118_1093_fu_6538_p2.
DSP Report: Generating DSP add_ln703_1155_fu_36457524_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_1155_fu_36457524_p2 is absorbed into DSP add_ln703_1155_fu_36457524_p2.
DSP Report: register add_ln703_1155_fu_36457524_p2 is absorbed into DSP add_ln703_1155_fu_36457524_p2.
DSP Report: register add_ln703_1155_fu_36457524_p2 is absorbed into DSP add_ln703_1155_fu_36457524_p2.
DSP Report: register add_ln703_1155_fu_36457524_p2 is absorbed into DSP add_ln703_1155_fu_36457524_p2.
DSP Report: register data_33_V_read_1_reg_36504720_reg is absorbed into DSP add_ln703_1155_fu_36457524_p2.
DSP Report: operator add_ln703_1155_fu_36457524_p2 is absorbed into DSP add_ln703_1155_fu_36457524_p2.
DSP Report: Generating DSP mul_ln1118_1132_fu_3856_p2, operation Mode is: A''*(B:0x23).
DSP Report: register data_56_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1132_fu_3856_p2.
DSP Report: register data_56_V_read_1_reg_36504373_reg is absorbed into DSP mul_ln1118_1132_fu_3856_p2.
DSP Report: operator mul_ln1118_1132_fu_3856_p2 is absorbed into DSP mul_ln1118_1132_fu_3856_p2.
DSP Report: Generating DSP add_ln703_1152_fu_36457498_p2, operation Mode is: PCIN+A''*(B:0x29).
DSP Report: register data_51_V_read_int_reg_reg is absorbed into DSP add_ln703_1152_fu_36457498_p2.
DSP Report: register data_51_V_read_1_reg_36504448_reg is absorbed into DSP add_ln703_1152_fu_36457498_p2.
DSP Report: operator add_ln703_1152_fu_36457498_p2 is absorbed into DSP add_ln703_1152_fu_36457498_p2.
DSP Report: operator mul_ln1118_1041_fu_4375_p2 is absorbed into DSP add_ln703_1152_fu_36457498_p2.
DSP Report: Generating DSP mul_ln1118_571_fu_6231_p2, operation Mode is: A''*(B:0x3fe81).
DSP Report: register mul_ln1118_571_fu_6231_p2 is absorbed into DSP mul_ln1118_571_fu_6231_p2.
DSP Report: register mul_ln1118_571_fu_6231_p2 is absorbed into DSP mul_ln1118_571_fu_6231_p2.
DSP Report: operator mul_ln1118_571_fu_6231_p2 is absorbed into DSP mul_ln1118_571_fu_6231_p2.
DSP Report: Generating DSP mul_ln1118_591_fu_5296_p2, operation Mode is: A''*(B:0x3fea8).
DSP Report: register mul_ln1118_591_fu_5296_p2 is absorbed into DSP mul_ln1118_591_fu_5296_p2.
DSP Report: register mul_ln1118_591_fu_5296_p2 is absorbed into DSP mul_ln1118_591_fu_5296_p2.
DSP Report: operator mul_ln1118_591_fu_5296_p2 is absorbed into DSP mul_ln1118_591_fu_5296_p2.
DSP Report: Generating DSP mul_ln1118_1026_fu_6074_p2, operation Mode is: A''*(B:0x3feb7).
DSP Report: register mul_ln1118_1026_fu_6074_p2 is absorbed into DSP mul_ln1118_1026_fu_6074_p2.
DSP Report: register mul_ln1118_1026_fu_6074_p2 is absorbed into DSP mul_ln1118_1026_fu_6074_p2.
DSP Report: operator mul_ln1118_1026_fu_6074_p2 is absorbed into DSP mul_ln1118_1026_fu_6074_p2.
DSP Report: Generating DSP mul_ln1118_1263_fu_5058_p2, operation Mode is: A''*(B:0x3fe39).
DSP Report: register mul_ln1118_1263_fu_5058_p2 is absorbed into DSP mul_ln1118_1263_fu_5058_p2.
DSP Report: register mul_ln1118_1263_fu_5058_p2 is absorbed into DSP mul_ln1118_1263_fu_5058_p2.
DSP Report: operator mul_ln1118_1263_fu_5058_p2 is absorbed into DSP mul_ln1118_1263_fu_5058_p2.
DSP Report: Generating DSP mul_ln1118_629_fu_6373_p2, operation Mode is: A''*(B:0x109).
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP mul_ln1118_629_fu_6373_p2.
DSP Report: register data_30_V_read_1_reg_36504764_reg is absorbed into DSP mul_ln1118_629_fu_6373_p2.
DSP Report: operator mul_ln1118_629_fu_6373_p2 is absorbed into DSP mul_ln1118_629_fu_6373_p2.
DSP Report: Generating DSP add_ln703_1251_fu_36458147_p2, operation Mode is: C+A''*(B:0x3fe38).
DSP Report: register add_ln703_1251_fu_36458147_p2 is absorbed into DSP add_ln703_1251_fu_36458147_p2.
DSP Report: register add_ln703_1251_fu_36458147_p2 is absorbed into DSP add_ln703_1251_fu_36458147_p2.
DSP Report: operator add_ln703_1251_fu_36458147_p2 is absorbed into DSP add_ln703_1251_fu_36458147_p2.
DSP Report: operator mul_ln1118_1282_fu_5952_p2 is absorbed into DSP add_ln703_1251_fu_36458147_p2.
DSP Report: Generating DSP mul_ln1118_801_fu_5026_p2, operation Mode is: A''*(B:0x3fef5).
DSP Report: register mul_ln1118_801_fu_5026_p2 is absorbed into DSP mul_ln1118_801_fu_5026_p2.
DSP Report: register mul_ln1118_801_fu_5026_p2 is absorbed into DSP mul_ln1118_801_fu_5026_p2.
DSP Report: operator mul_ln1118_801_fu_5026_p2 is absorbed into DSP mul_ln1118_801_fu_5026_p2.
DSP Report: Generating DSP mul_ln1118_579_fu_4231_p2, operation Mode is: A''*(B:0x3ffd5).
DSP Report: register mul_ln1118_579_fu_4231_p2 is absorbed into DSP mul_ln1118_579_fu_4231_p2.
DSP Report: register mul_ln1118_579_fu_4231_p2 is absorbed into DSP mul_ln1118_579_fu_4231_p2.
DSP Report: operator mul_ln1118_579_fu_4231_p2 is absorbed into DSP mul_ln1118_579_fu_4231_p2.
DSP Report: Generating DSP add_ln703_664_fu_36454390_p2, operation Mode is: C+A''*(B:0x59).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP add_ln703_664_fu_36454390_p2.
DSP Report: register data_35_V_read_1_reg_36504694_reg is absorbed into DSP add_ln703_664_fu_36454390_p2.
DSP Report: operator add_ln703_664_fu_36454390_p2 is absorbed into DSP add_ln703_664_fu_36454390_p2.
DSP Report: operator mul_ln1118_723_fu_6582_p2 is absorbed into DSP add_ln703_664_fu_36454390_p2.
DSP Report: Generating DSP mul_ln1118_663_fu_4909_p2, operation Mode is: A''*(B:0x3ffc6).
DSP Report: register mul_ln1118_663_fu_4909_p2 is absorbed into DSP mul_ln1118_663_fu_4909_p2.
DSP Report: register mul_ln1118_663_fu_4909_p2 is absorbed into DSP mul_ln1118_663_fu_4909_p2.
DSP Report: operator mul_ln1118_663_fu_4909_p2 is absorbed into DSP mul_ln1118_663_fu_4909_p2.
DSP Report: Generating DSP mul_ln1118_701_fu_3621_p2, operation Mode is: A''*(B:0x3ffce).
DSP Report: register mul_ln1118_701_fu_3621_p2 is absorbed into DSP mul_ln1118_701_fu_3621_p2.
DSP Report: register mul_ln1118_701_fu_3621_p2 is absorbed into DSP mul_ln1118_701_fu_3621_p2.
DSP Report: operator mul_ln1118_701_fu_3621_p2 is absorbed into DSP mul_ln1118_701_fu_3621_p2.
DSP Report: Generating DSP add_ln703_663_fu_36454380_p2, operation Mode is: C+A''*(B:0x65).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP add_ln703_663_fu_36454380_p2.
DSP Report: register add_ln703_1041_fu_36456810_p2 is absorbed into DSP add_ln703_663_fu_36454380_p2.
DSP Report: operator add_ln703_663_fu_36454380_p2 is absorbed into DSP add_ln703_663_fu_36454380_p2.
DSP Report: operator mul_ln1118_524_fu_5396_p2 is absorbed into DSP add_ln703_663_fu_36454380_p2.
DSP Report: Generating DSP mul_ln1118_1019_fu_4145_p2, operation Mode is: A''*(B:0x3ffb4).
DSP Report: register mul_ln1118_1019_fu_4145_p2 is absorbed into DSP mul_ln1118_1019_fu_4145_p2.
DSP Report: register mul_ln1118_1019_fu_4145_p2 is absorbed into DSP mul_ln1118_1019_fu_4145_p2.
DSP Report: operator mul_ln1118_1019_fu_4145_p2 is absorbed into DSP mul_ln1118_1019_fu_4145_p2.
DSP Report: Generating DSP mul_ln1118_689_fu_5741_p2, operation Mode is: A''*(B:0x3ffa8).
DSP Report: register mul_ln1118_689_fu_5741_p2 is absorbed into DSP mul_ln1118_689_fu_5741_p2.
DSP Report: register mul_ln1118_689_fu_5741_p2 is absorbed into DSP mul_ln1118_689_fu_5741_p2.
DSP Report: operator mul_ln1118_689_fu_5741_p2 is absorbed into DSP mul_ln1118_689_fu_5741_p2.
DSP Report: Generating DSP mul_ln1118_729_fu_6430_p2, operation Mode is: A''*(B:0x5f).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP mul_ln1118_729_fu_6430_p2.
DSP Report: register data_35_V_read_1_reg_36504694_reg is absorbed into DSP mul_ln1118_729_fu_6430_p2.
DSP Report: operator mul_ln1118_729_fu_6430_p2 is absorbed into DSP mul_ln1118_729_fu_6430_p2.
DSP Report: Generating DSP add_ln703_741_fu_36454883_p2, operation Mode is: PCIN+A''*(B:0x6a).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP add_ln703_741_fu_36454883_p2.
DSP Report: register add_ln703_1041_fu_36456810_p2 is absorbed into DSP add_ln703_741_fu_36454883_p2.
DSP Report: operator add_ln703_741_fu_36454883_p2 is absorbed into DSP add_ln703_741_fu_36454883_p2.
DSP Report: operator mul_ln1118_528_fu_4481_p2 is absorbed into DSP add_ln703_741_fu_36454883_p2.
DSP Report: Generating DSP add_ln703_741_fu_36454883_p2, operation Mode is: PCIN+A''*(B:0x6b).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP add_ln703_741_fu_36454883_p2.
DSP Report: register zext_ln1118_348_reg_36505344_reg is absorbed into DSP add_ln703_741_fu_36454883_p2.
DSP Report: operator add_ln703_741_fu_36454883_p2 is absorbed into DSP add_ln703_741_fu_36454883_p2.
DSP Report: operator mul_ln1118_465_fu_4980_p2 is absorbed into DSP add_ln703_741_fu_36454883_p2.
DSP Report: Generating DSP add_ln703_741_fu_36454883_p2, operation Mode is: PCIN+A''*(B:0x46).
DSP Report: register data_42_V_read_int_reg_reg is absorbed into DSP add_ln703_741_fu_36454883_p2.
DSP Report: register data_42_V_read_1_reg_36504594_reg is absorbed into DSP add_ln703_741_fu_36454883_p2.
DSP Report: operator add_ln703_741_fu_36454883_p2 is absorbed into DSP add_ln703_741_fu_36454883_p2.
DSP Report: operator mul_ln1118_873_fu_4979_p2 is absorbed into DSP add_ln703_741_fu_36454883_p2.
DSP Report: Generating DSP add_ln703_741_fu_36454883_p2, operation Mode is: PCIN+A''*(B:0x5f).
DSP Report: register data_41_V_read_int_reg_reg is absorbed into DSP add_ln703_741_fu_36454883_p2.
DSP Report: register zext_ln1118_661_reg_36505565_reg is absorbed into DSP add_ln703_741_fu_36454883_p2.
DSP Report: operator add_ln703_741_fu_36454883_p2 is absorbed into DSP add_ln703_741_fu_36454883_p2.
DSP Report: operator mul_ln1118_849_fu_4844_p2 is absorbed into DSP add_ln703_741_fu_36454883_p2.
DSP Report: Generating DSP mul_ln1118_947_fu_5297_p2, operation Mode is: A''*(B:0x3fec7).
DSP Report: register mul_ln1118_947_fu_5297_p2 is absorbed into DSP mul_ln1118_947_fu_5297_p2.
DSP Report: register mul_ln1118_947_fu_5297_p2 is absorbed into DSP mul_ln1118_947_fu_5297_p2.
DSP Report: operator mul_ln1118_947_fu_5297_p2 is absorbed into DSP mul_ln1118_947_fu_5297_p2.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_ln1118_1131_fu_3403_p2, operation Mode is: A''*(B:0x126).
DSP Report: register data_56_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1131_fu_3403_p2.
DSP Report: register data_56_V_read_1_reg_36504373_reg is absorbed into DSP mul_ln1118_1131_fu_3403_p2.
DSP Report: operator mul_ln1118_1131_fu_3403_p2 is absorbed into DSP mul_ln1118_1131_fu_3403_p2.
DSP Report: Generating DSP mul_ln1118_1214_fu_2654_p2, operation Mode is: A''*(B:0x3ff97).
DSP Report: register mul_ln1118_1214_fu_2654_p2 is absorbed into DSP mul_ln1118_1214_fu_2654_p2.
DSP Report: register mul_ln1118_1214_fu_2654_p2 is absorbed into DSP mul_ln1118_1214_fu_2654_p2.
DSP Report: operator mul_ln1118_1214_fu_2654_p2 is absorbed into DSP mul_ln1118_1214_fu_2654_p2.
DSP Report: Generating DSP mul_ln1118_1235_fu_4986_p2, operation Mode is: A''*(B:0x3ffb5).
DSP Report: register mul_ln1118_1235_fu_4986_p2 is absorbed into DSP mul_ln1118_1235_fu_4986_p2.
DSP Report: register mul_ln1118_1235_fu_4986_p2 is absorbed into DSP mul_ln1118_1235_fu_4986_p2.
DSP Report: operator mul_ln1118_1235_fu_4986_p2 is absorbed into DSP mul_ln1118_1235_fu_4986_p2.
DSP Report: Generating DSP mul_ln1118_1040_fu_5496_p2, operation Mode is: A''*(B:0x3ff91).
DSP Report: register mul_ln1118_1040_fu_5496_p2 is absorbed into DSP mul_ln1118_1040_fu_5496_p2.
DSP Report: register mul_ln1118_1040_fu_5496_p2 is absorbed into DSP mul_ln1118_1040_fu_5496_p2.
DSP Report: operator mul_ln1118_1040_fu_5496_p2 is absorbed into DSP mul_ln1118_1040_fu_5496_p2.
DSP Report: Generating DSP mul_ln1118_1298_fu_4837_p2, operation Mode is: A''*(B:0x43).
DSP Report: register data_64_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1298_fu_4837_p2.
DSP Report: register data_64_V_read_1_reg_36504242_reg is absorbed into DSP mul_ln1118_1298_fu_4837_p2.
DSP Report: operator mul_ln1118_1298_fu_4837_p2 is absorbed into DSP mul_ln1118_1298_fu_4837_p2.
DSP Report: Generating DSP add_ln703_1484_fu_36459580_p2, operation Mode is: PCIN+A''*(B:0x45).
DSP Report: register data_54_V_read_int_reg_reg is absorbed into DSP add_ln703_1484_fu_36459580_p2.
DSP Report: register data_54_V_read_1_reg_36504402_reg is absorbed into DSP add_ln703_1484_fu_36459580_p2.
DSP Report: operator add_ln703_1484_fu_36459580_p2 is absorbed into DSP add_ln703_1484_fu_36459580_p2.
DSP Report: operator mul_ln1118_1092_fu_6541_p2 is absorbed into DSP add_ln703_1484_fu_36459580_p2.
DSP Report: Generating DSP add_ln703_1484_fu_36459580_p2, operation Mode is: PCIN+A''*(B:0x6a).
DSP Report: register data_63_V_read_int_reg_reg is absorbed into DSP add_ln703_1484_fu_36459580_p2.
DSP Report: register data_63_V_read_1_reg_36504259_reg is absorbed into DSP add_ln703_1484_fu_36459580_p2.
DSP Report: operator add_ln703_1484_fu_36459580_p2 is absorbed into DSP add_ln703_1484_fu_36459580_p2.
DSP Report: operator mul_ln1118_1279_fu_5949_p2 is absorbed into DSP add_ln703_1484_fu_36459580_p2.
DSP Report: Generating DSP add_ln703_1482_fu_36459564_p2, operation Mode is: C+A''*(B:0x7a).
DSP Report: register data_47_V_read_int_reg_reg is absorbed into DSP add_ln703_1482_fu_36459564_p2.
DSP Report: register data_47_V_read_1_reg_36504513_reg is absorbed into DSP add_ln703_1482_fu_36459564_p2.
DSP Report: operator add_ln703_1482_fu_36459564_p2 is absorbed into DSP add_ln703_1482_fu_36459564_p2.
DSP Report: operator mul_ln1118_965_fu_4220_p2 is absorbed into DSP add_ln703_1482_fu_36459564_p2.
DSP Report: Generating DSP mul_ln1118_685_fu_5737_p2, operation Mode is: A''*(B:0x3ffea).
DSP Report: register mul_ln1118_685_fu_5737_p2 is absorbed into DSP mul_ln1118_685_fu_5737_p2.
DSP Report: register mul_ln1118_685_fu_5737_p2 is absorbed into DSP mul_ln1118_685_fu_5737_p2.
DSP Report: operator mul_ln1118_685_fu_5737_p2 is absorbed into DSP mul_ln1118_685_fu_5737_p2.
DSP Report: Generating DSP mul_ln1118_620_fu_5257_p2, operation Mode is: A''*(B:0x3ffe7).
DSP Report: register mul_ln1118_620_fu_5257_p2 is absorbed into DSP mul_ln1118_620_fu_5257_p2.
DSP Report: register mul_ln1118_620_fu_5257_p2 is absorbed into DSP mul_ln1118_620_fu_5257_p2.
DSP Report: operator mul_ln1118_620_fu_5257_p2 is absorbed into DSP mul_ln1118_620_fu_5257_p2.
DSP Report: Generating DSP mul_ln1118_981_fu_6246_p2, operation Mode is: A''*(B:0x2c).
DSP Report: register data_48_V_read_int_reg_reg is absorbed into DSP mul_ln1118_981_fu_6246_p2.
DSP Report: register data_48_V_read_1_reg_36504494_reg is absorbed into DSP mul_ln1118_981_fu_6246_p2.
DSP Report: operator mul_ln1118_981_fu_6246_p2 is absorbed into DSP mul_ln1118_981_fu_6246_p2.
DSP Report: Generating DSP add_ln703_883_fu_36455842_p2, operation Mode is: PCIN+A''*(B:0x2d).
DSP Report: register data_45_V_read_int_reg_reg is absorbed into DSP add_ln703_883_fu_36455842_p2.
DSP Report: register data_45_V_read_1_reg_36504544_reg is absorbed into DSP add_ln703_883_fu_36455842_p2.
DSP Report: operator add_ln703_883_fu_36455842_p2 is absorbed into DSP add_ln703_883_fu_36455842_p2.
DSP Report: operator mul_ln1118_923_fu_6388_p2 is absorbed into DSP add_ln703_883_fu_36455842_p2.
DSP Report: Generating DSP mul_ln1118_999_fu_4501_p2, operation Mode is: A''*(B:0x3ffcd).
DSP Report: register mul_ln1118_999_fu_4501_p2 is absorbed into DSP mul_ln1118_999_fu_4501_p2.
DSP Report: register mul_ln1118_999_fu_4501_p2 is absorbed into DSP mul_ln1118_999_fu_4501_p2.
DSP Report: operator mul_ln1118_999_fu_4501_p2 is absorbed into DSP mul_ln1118_999_fu_4501_p2.
DSP Report: Generating DSP mul_ln1118_730_fu_4091_p2, operation Mode is: A''*(B:0xde).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP mul_ln1118_730_fu_4091_p2.
DSP Report: register zext_ln1118_562_reg_36505524_reg is absorbed into DSP mul_ln1118_730_fu_4091_p2.
DSP Report: operator mul_ln1118_730_fu_4091_p2 is absorbed into DSP mul_ln1118_730_fu_4091_p2.
DSP Report: Generating DSP add_ln703_1134_fu_36457382_p2, operation Mode is: C+A''*(B:0x3ff53).
DSP Report: register add_ln703_1134_fu_36457382_p2 is absorbed into DSP add_ln703_1134_fu_36457382_p2.
DSP Report: register add_ln703_1134_fu_36457382_p2 is absorbed into DSP add_ln703_1134_fu_36457382_p2.
DSP Report: operator add_ln703_1134_fu_36457382_p2 is absorbed into DSP add_ln703_1134_fu_36457382_p2.
DSP Report: operator mul_ln1118_1111_fu_5636_p2 is absorbed into DSP add_ln703_1134_fu_36457382_p2.
DSP Report: Generating DSP mul_ln1118_754_fu_3174_p2, operation Mode is: A''*(B:0x122).
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP mul_ln1118_754_fu_3174_p2.
DSP Report: register data_36_V_read_1_reg_36504680_reg is absorbed into DSP mul_ln1118_754_fu_3174_p2.
DSP Report: operator mul_ln1118_754_fu_3174_p2 is absorbed into DSP mul_ln1118_754_fu_3174_p2.
DSP Report: Generating DSP mul_ln1118_1060_fu_2643_p2, operation Mode is: A''*(B:0x3ff96).
DSP Report: register mul_ln1118_1060_fu_2643_p2 is absorbed into DSP mul_ln1118_1060_fu_2643_p2.
DSP Report: register mul_ln1118_1060_fu_2643_p2 is absorbed into DSP mul_ln1118_1060_fu_2643_p2.
DSP Report: operator mul_ln1118_1060_fu_2643_p2 is absorbed into DSP mul_ln1118_1060_fu_2643_p2.
DSP Report: Generating DSP add_ln703_1141_fu_36457430_p2, operation Mode is: C+A''*(B:0x62).
DSP Report: register data_32_V_read_int_reg_reg is absorbed into DSP add_ln703_1141_fu_36457430_p2.
DSP Report: register data_32_V_read_1_reg_36504736_reg is absorbed into DSP add_ln703_1141_fu_36457430_p2.
DSP Report: operator add_ln703_1141_fu_36457430_p2 is absorbed into DSP add_ln703_1141_fu_36457430_p2.
DSP Report: operator mul_ln1118_671_fu_4605_p2 is absorbed into DSP add_ln703_1141_fu_36457430_p2.
DSP Report: Generating DSP mul_ln1118_1215_fu_5834_p2, operation Mode is: A''*(B:0xd2).
DSP Report: register data_60_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1215_fu_5834_p2.
DSP Report: register data_60_V_read_1_reg_36504308_reg is absorbed into DSP mul_ln1118_1215_fu_5834_p2.
DSP Report: operator mul_ln1118_1215_fu_5834_p2 is absorbed into DSP mul_ln1118_1215_fu_5834_p2.
DSP Report: Generating DSP add_ln703_1139_fu_36457418_p2, operation Mode is: PCIN+A''*(B:0x86).
DSP Report: register data_49_V_read_int_reg_reg is absorbed into DSP add_ln703_1139_fu_36457418_p2.
DSP Report: register data_49_V_read_1_reg_36504480_reg is absorbed into DSP add_ln703_1139_fu_36457418_p2.
DSP Report: operator add_ln703_1139_fu_36457418_p2 is absorbed into DSP add_ln703_1139_fu_36457418_p2.
DSP Report: operator mul_ln1118_1004_fu_2918_p2 is absorbed into DSP add_ln703_1139_fu_36457418_p2.
DSP Report: Generating DSP add_ln703_1139_fu_36457418_p2, operation Mode is: PCIN+A''*(B:0x83).
DSP Report: register data_48_V_read_int_reg_reg is absorbed into DSP add_ln703_1139_fu_36457418_p2.
DSP Report: register data_48_V_read_1_reg_36504494_reg is absorbed into DSP add_ln703_1139_fu_36457418_p2.
DSP Report: operator add_ln703_1139_fu_36457418_p2 is absorbed into DSP add_ln703_1139_fu_36457418_p2.
DSP Report: operator mul_ln1118_986_fu_4031_p2 is absorbed into DSP add_ln703_1139_fu_36457418_p2.
DSP Report: Generating DSP add_ln703_1139_reg_36508194_reg, operation Mode is: PCIN+A''*(B:0x92).
DSP Report: register data_59_V_read_int_reg_reg is absorbed into DSP add_ln703_1139_reg_36508194_reg.
DSP Report: register data_59_V_read_1_reg_36504322_reg is absorbed into DSP add_ln703_1139_reg_36508194_reg.
DSP Report: register add_ln703_1139_reg_36508194_reg is absorbed into DSP add_ln703_1139_reg_36508194_reg.
DSP Report: operator add_ln703_1139_fu_36457418_p2 is absorbed into DSP add_ln703_1139_reg_36508194_reg.
DSP Report: operator mul_ln1118_1190_fu_4655_p2 is absorbed into DSP add_ln703_1139_reg_36508194_reg.
DSP Report: Generating DSP mul_ln1118_717_fu_4522_p2, operation Mode is: A''*(B:0x3fff5).
DSP Report: register mul_ln1118_717_fu_4522_p2 is absorbed into DSP mul_ln1118_717_fu_4522_p2.
DSP Report: register mul_ln1118_717_fu_4522_p2 is absorbed into DSP mul_ln1118_717_fu_4522_p2.
DSP Report: operator mul_ln1118_717_fu_4522_p2 is absorbed into DSP mul_ln1118_717_fu_4522_p2.
DSP Report: Generating DSP add_ln703_913_fu_36456030_p2, operation Mode is: C+A''*(B:0x16).
DSP Report: register data_37_V_read_int_reg_reg is absorbed into DSP add_ln703_913_fu_36456030_p2.
DSP Report: register zext_ln1118_591_reg_36505552_reg is absorbed into DSP add_ln703_913_fu_36456030_p2.
DSP Report: operator add_ln703_913_fu_36456030_p2 is absorbed into DSP add_ln703_913_fu_36456030_p2.
DSP Report: operator mul_ln1118_782_fu_5824_p2 is absorbed into DSP add_ln703_913_fu_36456030_p2.
DSP Report: Generating DSP add_ln703_914_fu_36456040_p2, operation Mode is: PCIN+A''*(B:0x4b).
DSP Report: register data_49_V_read_int_reg_reg is absorbed into DSP add_ln703_914_fu_36456040_p2.
DSP Report: register data_49_V_read_1_reg_36504480_reg is absorbed into DSP add_ln703_914_fu_36456040_p2.
DSP Report: operator add_ln703_914_fu_36456040_p2 is absorbed into DSP add_ln703_914_fu_36456040_p2.
DSP Report: operator mul_ln1118_1010_fu_4419_p2 is absorbed into DSP add_ln703_914_fu_36456040_p2.
DSP Report: Generating DSP mul_ln1118_1077_fu_4901_p2, operation Mode is: A''*(B:0x6e).
DSP Report: register data_53_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1077_fu_4901_p2.
DSP Report: register data_53_V_read_1_reg_36504419_reg is absorbed into DSP mul_ln1118_1077_fu_4901_p2.
DSP Report: operator mul_ln1118_1077_fu_4901_p2 is absorbed into DSP mul_ln1118_1077_fu_4901_p2.
DSP Report: Generating DSP add_ln703_1547_fu_36459965_p2, operation Mode is: PCIN+A''*(B:0x5c).
DSP Report: register data_52_V_read_int_reg_reg is absorbed into DSP add_ln703_1547_fu_36459965_p2.
DSP Report: register zext_ln1118_844_reg_36505584_reg is absorbed into DSP add_ln703_1547_fu_36459965_p2.
DSP Report: operator add_ln703_1547_fu_36459965_p2 is absorbed into DSP add_ln703_1547_fu_36459965_p2.
DSP Report: operator mul_ln1118_1059_fu_5015_p2 is absorbed into DSP add_ln703_1547_fu_36459965_p2.
DSP Report: Generating DSP add_ln703_1547_fu_36459965_p2, operation Mode is: PCIN+A''*(B:0x4d).
DSP Report: register data_43_V_read_int_reg_reg is absorbed into DSP add_ln703_1547_fu_36459965_p2.
DSP Report: register data_43_V_read_1_reg_36504577_reg is absorbed into DSP add_ln703_1547_fu_36459965_p2.
DSP Report: operator add_ln703_1547_fu_36459965_p2 is absorbed into DSP add_ln703_1547_fu_36459965_p2.
DSP Report: operator mul_ln1118_890_fu_4609_p2 is absorbed into DSP add_ln703_1547_fu_36459965_p2.
DSP Report: Generating DSP add_ln703_1547_fu_36459965_p2, operation Mode is: PCIN+A''*(B:0x4c).
DSP Report: register data_67_V_read_int_reg_reg is absorbed into DSP add_ln703_1547_fu_36459965_p2.
DSP Report: register data_67_V_read_1_reg_36504192_reg is absorbed into DSP add_ln703_1547_fu_36459965_p2.
DSP Report: operator add_ln703_1547_fu_36459965_p2 is absorbed into DSP add_ln703_1547_fu_36459965_p2.
DSP Report: operator mul_ln1118_1348_fu_5858_p2 is absorbed into DSP add_ln703_1547_fu_36459965_p2.
DSP Report: Generating DSP add_ln703_1547_reg_36508554_reg, operation Mode is: PCIN+A''*(B:0x51).
DSP Report: register data_64_V_read_int_reg_reg is absorbed into DSP add_ln703_1547_reg_36508554_reg.
DSP Report: register data_64_V_read_1_reg_36504242_reg is absorbed into DSP add_ln703_1547_reg_36508554_reg.
DSP Report: register add_ln703_1547_reg_36508554_reg is absorbed into DSP add_ln703_1547_reg_36508554_reg.
DSP Report: operator add_ln703_1547_fu_36459965_p2 is absorbed into DSP add_ln703_1547_reg_36508554_reg.
DSP Report: operator mul_ln1118_1297_fu_3951_p2 is absorbed into DSP add_ln703_1547_reg_36508554_reg.
DSP Report: Generating DSP mul_ln1118_1043_fu_3490_p2, operation Mode is: A''*(B:0x3ff87).
DSP Report: register mul_ln1118_1043_fu_3490_p2 is absorbed into DSP mul_ln1118_1043_fu_3490_p2.
DSP Report: register mul_ln1118_1043_fu_3490_p2 is absorbed into DSP mul_ln1118_1043_fu_3490_p2.
DSP Report: operator mul_ln1118_1043_fu_3490_p2 is absorbed into DSP mul_ln1118_1043_fu_3490_p2.
DSP Report: Generating DSP mul_ln1118_851_fu_4029_p2, operation Mode is: A''*(B:0x3ffb6).
DSP Report: register mul_ln1118_851_fu_4029_p2 is absorbed into DSP mul_ln1118_851_fu_4029_p2.
DSP Report: register mul_ln1118_851_fu_4029_p2 is absorbed into DSP mul_ln1118_851_fu_4029_p2.
DSP Report: operator mul_ln1118_851_fu_4029_p2 is absorbed into DSP mul_ln1118_851_fu_4029_p2.
DSP Report: Generating DSP mul_ln1118_874_fu_4869_p2, operation Mode is: A''*(B:0x3ffb6).
DSP Report: register mul_ln1118_874_fu_4869_p2 is absorbed into DSP mul_ln1118_874_fu_4869_p2.
DSP Report: register mul_ln1118_874_fu_4869_p2 is absorbed into DSP mul_ln1118_874_fu_4869_p2.
DSP Report: operator mul_ln1118_874_fu_4869_p2 is absorbed into DSP mul_ln1118_874_fu_4869_p2.
DSP Report: Generating DSP add_ln703_1384_fu_36459019_p2, operation Mode is: C+A''*(B:0xea).
DSP Report: register data_61_V_read_int_reg_reg is absorbed into DSP add_ln703_1384_fu_36459019_p2.
DSP Report: register data_61_V_read_1_reg_36504293_reg is absorbed into DSP add_ln703_1384_fu_36459019_p2.
DSP Report: operator add_ln703_1384_fu_36459019_p2 is absorbed into DSP add_ln703_1384_fu_36459019_p2.
DSP Report: operator mul_ln1118_1238_fu_4184_p2 is absorbed into DSP add_ln703_1384_fu_36459019_p2.
DSP Report: Generating DSP mul_ln1118_1217_fu_3823_p2, operation Mode is: A''*(B:0x9e).
DSP Report: register data_60_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1217_fu_3823_p2.
DSP Report: register data_60_V_read_1_reg_36504308_reg is absorbed into DSP mul_ln1118_1217_fu_3823_p2.
DSP Report: operator mul_ln1118_1217_fu_3823_p2 is absorbed into DSP mul_ln1118_1217_fu_3823_p2.
DSP Report: Generating DSP mul_ln1118_819_fu_4132_p2, operation Mode is: A''*(B:0x3ff5d).
DSP Report: register mul_ln1118_819_fu_4132_p2 is absorbed into DSP mul_ln1118_819_fu_4132_p2.
DSP Report: register mul_ln1118_819_fu_4132_p2 is absorbed into DSP mul_ln1118_819_fu_4132_p2.
DSP Report: operator mul_ln1118_819_fu_4132_p2 is absorbed into DSP mul_ln1118_819_fu_4132_p2.
DSP Report: Generating DSP mul_ln1118_1175_fu_5992_p2, operation Mode is: A''*(B:0x9e).
DSP Report: register data_58_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1175_fu_5992_p2.
DSP Report: register data_58_V_read_1_reg_36504337_reg is absorbed into DSP mul_ln1118_1175_fu_5992_p2.
DSP Report: operator mul_ln1118_1175_fu_5992_p2 is absorbed into DSP mul_ln1118_1175_fu_5992_p2.
DSP Report: Generating DSP add_ln703_1166_fu_36457580_p2, operation Mode is: PCIN+A''*(B:0x95).
DSP Report: register data_51_V_read_int_reg_reg is absorbed into DSP add_ln703_1166_fu_36457580_p2.
DSP Report: register data_51_V_read_1_reg_36504448_reg is absorbed into DSP add_ln703_1166_fu_36457580_p2.
DSP Report: operator add_ln703_1166_fu_36457580_p2 is absorbed into DSP add_ln703_1166_fu_36457580_p2.
DSP Report: operator mul_ln1118_1045_fu_4378_p2 is absorbed into DSP add_ln703_1166_fu_36457580_p2.
DSP Report: Generating DSP add_ln703_1166_fu_36457580_p2, operation Mode is: PCIN+A''*(B:0xba).
DSP Report: register data_46_V_read_int_reg_reg is absorbed into DSP add_ln703_1166_fu_36457580_p2.
DSP Report: register data_46_V_read_1_reg_36504527_reg is absorbed into DSP add_ln703_1166_fu_36457580_p2.
DSP Report: operator add_ln703_1166_fu_36457580_p2 is absorbed into DSP add_ln703_1166_fu_36457580_p2.
DSP Report: operator mul_ln1118_949_fu_6182_p2 is absorbed into DSP add_ln703_1166_fu_36457580_p2.
DSP Report: Generating DSP add_ln703_1166_reg_36508219_reg, operation Mode is: PCIN+A''*(B:0x87).
DSP Report: register data_53_V_read_int_reg_reg is absorbed into DSP add_ln703_1166_reg_36508219_reg.
DSP Report: register data_53_V_read_1_reg_36504419_reg is absorbed into DSP add_ln703_1166_reg_36508219_reg.
DSP Report: register add_ln703_1166_reg_36508219_reg is absorbed into DSP add_ln703_1166_reg_36508219_reg.
DSP Report: operator add_ln703_1166_fu_36457580_p2 is absorbed into DSP add_ln703_1166_reg_36508219_reg.
DSP Report: operator mul_ln1118_1080_fu_4523_p2 is absorbed into DSP add_ln703_1166_reg_36508219_reg.
DSP Report: Generating DSP add_ln703_1568_fu_36460088_p2, operation Mode is: C'+A''*(B:0x19).
DSP Report: register data_58_V_read_int_reg_reg is absorbed into DSP add_ln703_1568_fu_36460088_p2.
DSP Report: register add_ln703_1568_fu_36460088_p2 is absorbed into DSP add_ln703_1568_fu_36460088_p2.
DSP Report: register data_58_V_read_1_reg_36504337_reg is absorbed into DSP add_ln703_1568_fu_36460088_p2.
DSP Report: operator add_ln703_1568_fu_36460088_p2 is absorbed into DSP add_ln703_1568_fu_36460088_p2.
DSP Report: operator mul_ln1118_1170_fu_2699_p2 is absorbed into DSP add_ln703_1568_fu_36460088_p2.
DSP Report: Generating DSP mul_ln1118_570_fu_4469_p2, operation Mode is: A''*(B:0x3ff1b).
DSP Report: register mul_ln1118_570_fu_4469_p2 is absorbed into DSP mul_ln1118_570_fu_4469_p2.
DSP Report: register mul_ln1118_570_fu_4469_p2 is absorbed into DSP mul_ln1118_570_fu_4469_p2.
DSP Report: operator mul_ln1118_570_fu_4469_p2 is absorbed into DSP mul_ln1118_570_fu_4469_p2.
DSP Report: Generating DSP add_ln703_1068_fu_36456962_p2, operation Mode is: C+A''*(B:0x3fefd).
DSP Report: register add_ln703_1068_fu_36456962_p2 is absorbed into DSP add_ln703_1068_fu_36456962_p2.
DSP Report: register add_ln703_1068_fu_36456962_p2 is absorbed into DSP add_ln703_1068_fu_36456962_p2.
DSP Report: operator add_ln703_1068_fu_36456962_p2 is absorbed into DSP add_ln703_1068_fu_36456962_p2.
DSP Report: operator mul_ln1118_1135_fu_6265_p2 is absorbed into DSP add_ln703_1068_fu_36456962_p2.
DSP Report: Generating DSP add_ln703_1054_fu_36456878_p2, operation Mode is: C+A''*(B:0x32).
DSP Report: register data_52_V_read_int_reg_reg is absorbed into DSP add_ln703_1054_fu_36456878_p2.
DSP Report: register data_52_V_read_1_reg_36504437_reg is absorbed into DSP add_ln703_1054_fu_36456878_p2.
DSP Report: operator add_ln703_1054_fu_36456878_p2 is absorbed into DSP add_ln703_1054_fu_36456878_p2.
DSP Report: operator mul_ln1118_1058_fu_4389_p2 is absorbed into DSP add_ln703_1054_fu_36456878_p2.
DSP Report: Generating DSP mul_ln1118_691_fu_6504_p2, operation Mode is: A''*(B:0xd8).
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP mul_ln1118_691_fu_6504_p2.
DSP Report: register data_33_V_read_1_reg_36504720_reg is absorbed into DSP mul_ln1118_691_fu_6504_p2.
DSP Report: operator mul_ln1118_691_fu_6504_p2 is absorbed into DSP mul_ln1118_691_fu_6504_p2.
DSP Report: Generating DSP add_ln703_1376_fu_36458961_p2, operation Mode is: PCIN+A''*(B:0x87).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP add_ln703_1376_fu_36458961_p2.
DSP Report: register zext_ln1118_367_reg_36505358_reg is absorbed into DSP add_ln703_1376_fu_36458961_p2.
DSP Report: operator add_ln703_1376_fu_36458961_p2 is absorbed into DSP add_ln703_1376_fu_36458961_p2.
DSP Report: operator mul_ln1118_488_fu_6088_p2 is absorbed into DSP add_ln703_1376_fu_36458961_p2.
DSP Report: Generating DSP add_ln703_1376_fu_36458961_p2, operation Mode is: PCIN+A''*(B:0x92).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP add_ln703_1376_fu_36458961_p2.
DSP Report: register data_25_V_read_1_reg_36504831_reg is absorbed into DSP add_ln703_1376_fu_36458961_p2.
DSP Report: operator add_ln703_1376_fu_36458961_p2 is absorbed into DSP add_ln703_1376_fu_36458961_p2.
DSP Report: operator mul_ln1118_530_fu_6466_p2 is absorbed into DSP add_ln703_1376_fu_36458961_p2.
DSP Report: Generating DSP mul_ln1118_737_reg_6349606_reg, operation Mode is: (A2*(B:0x3ffeb))'.
DSP Report: register mul_ln1118_737_reg_6349606_reg is absorbed into DSP mul_ln1118_737_reg_6349606_reg.
DSP Report: register mul_ln1118_737_reg_6349606_reg is absorbed into DSP mul_ln1118_737_reg_6349606_reg.
DSP Report: operator mul_ln1118_737_fu_5758_p2 is absorbed into DSP mul_ln1118_737_reg_6349606_reg.
DSP Report: Generating DSP mul_ln1118_1115_fu_6522_p2, operation Mode is: A''*(B:0x36).
DSP Report: register data_55_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1115_fu_6522_p2.
DSP Report: register data_55_V_read_1_reg_36504390_reg is absorbed into DSP mul_ln1118_1115_fu_6522_p2.
DSP Report: operator mul_ln1118_1115_fu_6522_p2 is absorbed into DSP mul_ln1118_1115_fu_6522_p2.
DSP Report: Generating DSP add_ln703_1291_fu_36458473_p2, operation Mode is: PCIN+A''*(B:0x2f).
DSP Report: register data_48_V_read_int_reg_reg is absorbed into DSP add_ln703_1291_fu_36458473_p2.
DSP Report: register data_48_V_read_1_reg_36504494_reg is absorbed into DSP add_ln703_1291_fu_36458473_p2.
DSP Report: operator add_ln703_1291_fu_36458473_p2 is absorbed into DSP add_ln703_1291_fu_36458473_p2.
DSP Report: operator mul_ln1118_989_fu_2810_p2 is absorbed into DSP add_ln703_1291_fu_36458473_p2.
DSP Report: Generating DSP mul_ln1118_760_fu_2622_p2, operation Mode is: A''*(B:0x27).
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP mul_ln1118_760_fu_2622_p2.
DSP Report: register zext_ln1118_575_reg_36505538_reg is absorbed into DSP mul_ln1118_760_fu_2622_p2.
DSP Report: operator mul_ln1118_760_fu_2622_p2 is absorbed into DSP mul_ln1118_760_fu_2622_p2.
DSP Report: Generating DSP add_ln703_1290_fu_36458463_p2, operation Mode is: C+A''*(B:0x3ffc6).
DSP Report: register add_ln703_1290_fu_36458463_p2 is absorbed into DSP add_ln703_1290_fu_36458463_p2.
DSP Report: register add_ln703_1290_fu_36458463_p2 is absorbed into DSP add_ln703_1290_fu_36458463_p2.
DSP Report: operator add_ln703_1290_fu_36458463_p2 is absorbed into DSP add_ln703_1290_fu_36458463_p2.
DSP Report: operator mul_ln1118_1241_fu_3268_p2 is absorbed into DSP add_ln703_1290_fu_36458463_p2.
DSP Report: Generating DSP add_ln703_1285_fu_36458417_p2, operation Mode is: C+A''*(B:0x4a).
DSP Report: register data_41_V_read_int_reg_reg is absorbed into DSP add_ln703_1285_fu_36458417_p2.
DSP Report: register zext_ln1118_661_reg_36505565_reg is absorbed into DSP add_ln703_1285_fu_36458417_p2.
DSP Report: operator add_ln703_1285_fu_36458417_p2 is absorbed into DSP add_ln703_1285_fu_36458417_p2.
DSP Report: operator mul_ln1118_856_fu_4644_p2 is absorbed into DSP add_ln703_1285_fu_36458417_p2.
DSP Report: Generating DSP mul_ln1118_1337_fu_2639_p2, operation Mode is: A''*(B:0x3ff73).
DSP Report: register mul_ln1118_1337_fu_2639_p2 is absorbed into DSP mul_ln1118_1337_fu_2639_p2.
DSP Report: register mul_ln1118_1337_fu_2639_p2 is absorbed into DSP mul_ln1118_1337_fu_2639_p2.
DSP Report: operator mul_ln1118_1337_fu_2639_p2 is absorbed into DSP mul_ln1118_1337_fu_2639_p2.
DSP Report: Generating DSP mul_ln1118_1223_fu_5681_p2, operation Mode is: A''*(B:0x3ff99).
DSP Report: register mul_ln1118_1223_fu_5681_p2 is absorbed into DSP mul_ln1118_1223_fu_5681_p2.
DSP Report: register mul_ln1118_1223_fu_5681_p2 is absorbed into DSP mul_ln1118_1223_fu_5681_p2.
DSP Report: operator mul_ln1118_1223_fu_5681_p2 is absorbed into DSP mul_ln1118_1223_fu_5681_p2.
DSP Report: Generating DSP mul_ln1118_899_fu_4081_p2, operation Mode is: A''*(B:0x3ff99).
DSP Report: register mul_ln1118_899_fu_4081_p2 is absorbed into DSP mul_ln1118_899_fu_4081_p2.
DSP Report: register mul_ln1118_899_fu_4081_p2 is absorbed into DSP mul_ln1118_899_fu_4081_p2.
DSP Report: operator mul_ln1118_899_fu_4081_p2 is absorbed into DSP mul_ln1118_899_fu_4081_p2.
DSP Report: Generating DSP mul_ln1118_1048_fu_5503_p2, operation Mode is: A''*(B:0x3ffac).
DSP Report: register mul_ln1118_1048_fu_5503_p2 is absorbed into DSP mul_ln1118_1048_fu_5503_p2.
DSP Report: register mul_ln1118_1048_fu_5503_p2 is absorbed into DSP mul_ln1118_1048_fu_5503_p2.
DSP Report: operator mul_ln1118_1048_fu_5503_p2 is absorbed into DSP mul_ln1118_1048_fu_5503_p2.
DSP Report: Generating DSP mul_ln1118_469_fu_3352_p2, operation Mode is: A''*(B:0x3ffe9).
DSP Report: register mul_ln1118_469_fu_3352_p2 is absorbed into DSP mul_ln1118_469_fu_3352_p2.
DSP Report: register mul_ln1118_469_fu_3352_p2 is absorbed into DSP mul_ln1118_469_fu_3352_p2.
DSP Report: operator mul_ln1118_469_fu_3352_p2 is absorbed into DSP mul_ln1118_469_fu_3352_p2.
DSP Report: Generating DSP add_ln703_588_fu_36453914_p2, operation Mode is: C+A''*(B:0x29).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP add_ln703_588_fu_36453914_p2.
DSP Report: register data_34_V_read_1_reg_36504707_reg is absorbed into DSP add_ln703_588_fu_36453914_p2.
DSP Report: operator add_ln703_588_fu_36453914_p2 is absorbed into DSP add_ln703_588_fu_36453914_p2.
DSP Report: operator mul_ln1118_704_fu_5634_p2 is absorbed into DSP add_ln703_588_fu_36453914_p2.
DSP Report: Generating DSP add_ln703_589_reg_36507669_reg, operation Mode is: PCIN+A''*(B:0x68).
DSP Report: register data_32_V_read_int_reg_reg is absorbed into DSP add_ln703_589_reg_36507669_reg.
DSP Report: register data_32_V_read_1_reg_36504736_reg is absorbed into DSP add_ln703_589_reg_36507669_reg.
DSP Report: register add_ln703_589_reg_36507669_reg is absorbed into DSP add_ln703_589_reg_36507669_reg.
DSP Report: operator add_ln703_589_fu_36453924_p2 is absorbed into DSP add_ln703_589_reg_36507669_reg.
DSP Report: operator mul_ln1118_666_fu_6320_p2 is absorbed into DSP add_ln703_589_reg_36507669_reg.
DSP Report: Generating DSP mul_ln1118_806_fu_5802_p2, operation Mode is: A''*(B:0x3ffac).
DSP Report: register mul_ln1118_806_fu_5802_p2 is absorbed into DSP mul_ln1118_806_fu_5802_p2.
DSP Report: register mul_ln1118_806_fu_5802_p2 is absorbed into DSP mul_ln1118_806_fu_5802_p2.
DSP Report: operator mul_ln1118_806_fu_5802_p2 is absorbed into DSP mul_ln1118_806_fu_5802_p2.
DSP Report: Generating DSP mul_ln1118_770_fu_4650_p2, operation Mode is: A''*(B:0x2b).
DSP Report: register data_37_V_read_int_reg_reg is absorbed into DSP mul_ln1118_770_fu_4650_p2.
DSP Report: register data_37_V_read_1_reg_36504669_reg is absorbed into DSP mul_ln1118_770_fu_4650_p2.
DSP Report: operator mul_ln1118_770_fu_4650_p2 is absorbed into DSP mul_ln1118_770_fu_4650_p2.
DSP Report: Generating DSP add_ln703_758_fu_36454992_p2, operation Mode is: PCIN+A''*(B:0x55).
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP add_ln703_758_fu_36454992_p2.
DSP Report: register data_36_V_read_1_reg_36504680_reg is absorbed into DSP add_ln703_758_fu_36454992_p2.
DSP Report: operator add_ln703_758_fu_36454992_p2 is absorbed into DSP add_ln703_758_fu_36454992_p2.
DSP Report: operator mul_ln1118_749_fu_3975_p2 is absorbed into DSP add_ln703_758_fu_36454992_p2.
DSP Report: Generating DSP add_ln703_758_fu_36454992_p2, operation Mode is: PCIN+A''*(B:0x66).
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP add_ln703_758_fu_36454992_p2.
DSP Report: register data_38_V_read_1_reg_36504654_reg is absorbed into DSP add_ln703_758_fu_36454992_p2.
DSP Report: operator add_ln703_758_fu_36454992_p2 is absorbed into DSP add_ln703_758_fu_36454992_p2.
DSP Report: operator mul_ln1118_791_fu_3123_p2 is absorbed into DSP add_ln703_758_fu_36454992_p2.
DSP Report: Generating DSP add_ln703_1328_fu_36458692_p2, operation Mode is: -C'+A''*(B:0x15)+1-1.
DSP Report: register data_55_V_read_int_reg_reg is absorbed into DSP add_ln703_1328_fu_36458692_p2.
DSP Report: register data_48_V_read_1_reg_36504494_reg is absorbed into DSP add_ln703_1328_fu_36458692_p2.
DSP Report: register data_55_V_read_1_reg_36504390_reg is absorbed into DSP add_ln703_1328_fu_36458692_p2.
DSP Report: operator add_ln703_1328_fu_36458692_p2 is absorbed into DSP add_ln703_1328_fu_36458692_p2.
DSP Report: operator mul_ln1118_1119_fu_4524_p2 is absorbed into DSP add_ln703_1328_fu_36458692_p2.
DSP Report: Generating DSP mul_ln1118_1099_fu_5023_p2, operation Mode is: A''*(B:0x3ffc3).
DSP Report: register mul_ln1118_1099_fu_5023_p2 is absorbed into DSP mul_ln1118_1099_fu_5023_p2.
DSP Report: register mul_ln1118_1099_fu_5023_p2 is absorbed into DSP mul_ln1118_1099_fu_5023_p2.
DSP Report: operator mul_ln1118_1099_fu_5023_p2 is absorbed into DSP mul_ln1118_1099_fu_5023_p2.
DSP Report: Generating DSP mul_ln1118_183_fu_5935_p2, operation Mode is: A''*(B:0x3ffd3).
DSP Report: register mul_ln1118_183_fu_5935_p2 is absorbed into DSP mul_ln1118_183_fu_5935_p2.
DSP Report: register mul_ln1118_183_fu_5935_p2 is absorbed into DSP mul_ln1118_183_fu_5935_p2.
DSP Report: operator mul_ln1118_183_fu_5935_p2 is absorbed into DSP mul_ln1118_183_fu_5935_p2.
DSP Report: Generating DSP add_ln703_887_fu_36455878_p2, operation Mode is: C'+A''*(B:0x17).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP add_ln703_887_fu_36455878_p2.
DSP Report: register data_24_V_read_1_reg_36504842_reg is absorbed into DSP add_ln703_887_fu_36455878_p2.
DSP Report: register add_ln703_887_fu_36455878_p2 is absorbed into DSP add_ln703_887_fu_36455878_p2.
DSP Report: operator add_ln703_887_fu_36455878_p2 is absorbed into DSP add_ln703_887_fu_36455878_p2.
DSP Report: operator mul_ln1118_505_fu_6099_p2 is absorbed into DSP add_ln703_887_fu_36455878_p2.
DSP Report: Generating DSP mul_ln1118_299_fu_3404_p2, operation Mode is: A''*(B:0x3ff6b).
DSP Report: register mul_ln1118_299_fu_3404_p2 is absorbed into DSP mul_ln1118_299_fu_3404_p2.
DSP Report: register mul_ln1118_299_fu_3404_p2 is absorbed into DSP mul_ln1118_299_fu_3404_p2.
DSP Report: operator mul_ln1118_299_fu_3404_p2 is absorbed into DSP mul_ln1118_299_fu_3404_p2.
DSP Report: Generating DSP add_ln703_1252_fu_36458157_p2, operation Mode is: C+A''*(B:0x12d).
DSP Report: register data_44_V_read_int_reg_reg is absorbed into DSP add_ln703_1252_fu_36458157_p2.
DSP Report: register data_44_V_read_1_reg_36504561_reg is absorbed into DSP add_ln703_1252_fu_36458157_p2.
DSP Report: operator add_ln703_1252_fu_36458157_p2 is absorbed into DSP add_ln703_1252_fu_36458157_p2.
DSP Report: operator mul_ln1118_912_fu_5209_p2 is absorbed into DSP add_ln703_1252_fu_36458157_p2.
DSP Report: Generating DSP mul_ln1118_869_fu_2646_p2, operation Mode is: A''*(B:0x4e).
DSP Report: register data_42_V_read_int_reg_reg is absorbed into DSP mul_ln1118_869_fu_2646_p2.
DSP Report: register data_42_V_read_1_reg_36504594_reg is absorbed into DSP mul_ln1118_869_fu_2646_p2.
DSP Report: operator mul_ln1118_869_fu_2646_p2 is absorbed into DSP mul_ln1118_869_fu_2646_p2.
DSP Report: Generating DSP add_ln703_1111_fu_36457250_p2, operation Mode is: PCIN+A''*(B:0x5b).
DSP Report: register data_41_V_read_int_reg_reg is absorbed into DSP add_ln703_1111_fu_36457250_p2.
DSP Report: register zext_ln1118_661_reg_36505565_reg is absorbed into DSP add_ln703_1111_fu_36457250_p2.
DSP Report: operator add_ln703_1111_fu_36457250_p2 is absorbed into DSP add_ln703_1111_fu_36457250_p2.
DSP Report: operator mul_ln1118_846_fu_3955_p2 is absorbed into DSP add_ln703_1111_fu_36457250_p2.
DSP Report: Generating DSP add_ln703_1111_fu_36457250_p2, operation Mode is: PCIN+A''*(B:0x52).
DSP Report: register data_39_V_read_int_reg_reg is absorbed into DSP add_ln703_1111_fu_36457250_p2.
DSP Report: register data_39_V_read_1_reg_36504636_reg is absorbed into DSP add_ln703_1111_fu_36457250_p2.
DSP Report: operator add_ln703_1111_fu_36457250_p2 is absorbed into DSP add_ln703_1111_fu_36457250_p2.
DSP Report: operator mul_ln1118_808_fu_4426_p2 is absorbed into DSP add_ln703_1111_fu_36457250_p2.
DSP Report: Generating DSP add_ln703_1111_fu_36457250_p2, operation Mode is: PCIN+A''*(B:0x75).
DSP Report: register data_45_V_read_int_reg_reg is absorbed into DSP add_ln703_1111_fu_36457250_p2.
DSP Report: register data_45_V_read_1_reg_36504544_reg is absorbed into DSP add_ln703_1111_fu_36457250_p2.
DSP Report: operator add_ln703_1111_fu_36457250_p2 is absorbed into DSP add_ln703_1111_fu_36457250_p2.
DSP Report: operator mul_ln1118_920_fu_5080_p2 is absorbed into DSP add_ln703_1111_fu_36457250_p2.
DSP Report: Generating DSP add_ln703_1111_reg_36508159_reg, operation Mode is: PCIN+A''*(B:0x4f).
DSP Report: register data_43_V_read_int_reg_reg is absorbed into DSP add_ln703_1111_reg_36508159_reg.
DSP Report: register data_43_V_read_1_reg_36504577_reg is absorbed into DSP add_ln703_1111_reg_36508159_reg.
DSP Report: register add_ln703_1111_reg_36508159_reg is absorbed into DSP add_ln703_1111_reg_36508159_reg.
DSP Report: operator add_ln703_1111_fu_36457250_p2 is absorbed into DSP add_ln703_1111_reg_36508159_reg.
DSP Report: operator mul_ln1118_888_fu_6614_p2 is absorbed into DSP add_ln703_1111_reg_36508159_reg.
DSP Report: Generating DSP mul_ln1118_961_fu_5335_p2, operation Mode is: A''*(B:0x3ff95).
DSP Report: register mul_ln1118_961_fu_5335_p2 is absorbed into DSP mul_ln1118_961_fu_5335_p2.
DSP Report: register mul_ln1118_961_fu_5335_p2 is absorbed into DSP mul_ln1118_961_fu_5335_p2.
DSP Report: operator mul_ln1118_961_fu_5335_p2 is absorbed into DSP mul_ln1118_961_fu_5335_p2.
DSP Report: Generating DSP mul_ln1118_1188_fu_3805_p2, operation Mode is: A''*(B:0x3ff8a).
DSP Report: register mul_ln1118_1188_fu_3805_p2 is absorbed into DSP mul_ln1118_1188_fu_3805_p2.
DSP Report: register mul_ln1118_1188_fu_3805_p2 is absorbed into DSP mul_ln1118_1188_fu_3805_p2.
DSP Report: operator mul_ln1118_1188_fu_3805_p2 is absorbed into DSP mul_ln1118_1188_fu_3805_p2.
DSP Report: Generating DSP mul_ln1118_621_fu_3260_p2, operation Mode is: A''*(B:0x56).
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP mul_ln1118_621_fu_3260_p2.
DSP Report: register mul_ln1118_621_fu_3260_p2 is absorbed into DSP mul_ln1118_621_fu_3260_p2.
DSP Report: operator mul_ln1118_621_fu_3260_p2 is absorbed into DSP mul_ln1118_621_fu_3260_p2.
DSP Report: Generating DSP add_ln703_1106_fu_36457208_p2, operation Mode is: C+A''*(B:0x3ffb1).
DSP Report: register add_ln703_1106_fu_36457208_p2 is absorbed into DSP add_ln703_1106_fu_36457208_p2.
DSP Report: register add_ln703_1106_fu_36457208_p2 is absorbed into DSP add_ln703_1106_fu_36457208_p2.
DSP Report: operator add_ln703_1106_fu_36457208_p2 is absorbed into DSP add_ln703_1106_fu_36457208_p2.
DSP Report: operator mul_ln1118_1232_fu_4648_p2 is absorbed into DSP add_ln703_1106_fu_36457208_p2.
DSP Report: Generating DSP add_ln703_1125_fu_36457344_p2, operation Mode is: C'+(A2*(B:0x1a))'.
DSP Report: register data_37_V_read_int_reg_reg is absorbed into DSP add_ln703_1125_fu_36457344_p2.
DSP Report: register add_ln703_1125_fu_36457344_p2 is absorbed into DSP add_ln703_1125_fu_36457344_p2.
DSP Report: register mul_ln1118_772_reg_6349622_reg is absorbed into DSP add_ln703_1125_fu_36457344_p2.
DSP Report: operator mul_ln1118_772_fu_3871_p2 is absorbed into DSP add_ln703_1125_fu_36457344_p2.
DSP Report: operator add_ln703_1125_fu_36457344_p2 is absorbed into DSP add_ln703_1125_fu_36457344_p2.
DSP Report: Generating DSP add_ln703_1124_fu_36457334_p2, operation Mode is: C'+A''*(B:0x23).
DSP Report: register data_51_V_read_int_reg_reg is absorbed into DSP add_ln703_1124_fu_36457334_p2.
DSP Report: register data_51_V_read_1_reg_36504448_reg is absorbed into DSP add_ln703_1124_fu_36457334_p2.
DSP Report: register add_ln703_1124_fu_36457334_p2 is absorbed into DSP add_ln703_1124_fu_36457334_p2.
DSP Report: operator add_ln703_1124_fu_36457334_p2 is absorbed into DSP add_ln703_1124_fu_36457334_p2.
DSP Report: operator mul_ln1118_1037_fu_5492_p2 is absorbed into DSP add_ln703_1124_fu_36457334_p2.
DSP Report: Generating DSP mul_ln1118_1000_fu_5488_p2, operation Mode is: A''*(B:0x25).
DSP Report: register data_49_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1000_fu_5488_p2.
DSP Report: register data_49_V_read_1_reg_36504480_reg is absorbed into DSP mul_ln1118_1000_fu_5488_p2.
DSP Report: operator mul_ln1118_1000_fu_5488_p2 is absorbed into DSP mul_ln1118_1000_fu_5488_p2.
DSP Report: Generating DSP add_ln703_1123_fu_36457328_p2, operation Mode is: PCIN+A''*(B:0x31).
DSP Report: register data_32_V_read_int_reg_reg is absorbed into DSP add_ln703_1123_fu_36457328_p2.
DSP Report: register data_32_V_read_1_reg_36504736_reg is absorbed into DSP add_ln703_1123_fu_36457328_p2.
DSP Report: operator add_ln703_1123_fu_36457328_p2 is absorbed into DSP add_ln703_1123_fu_36457328_p2.
DSP Report: operator mul_ln1118_667_fu_6204_p2 is absorbed into DSP add_ln703_1123_fu_36457328_p2.
DSP Report: Generating DSP add_ln703_1123_fu_36457328_p2, operation Mode is: PCIN+A''*(B:0x3a).
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP add_ln703_1123_fu_36457328_p2.
DSP Report: register data_31_V_read_1_reg_36504750_reg is absorbed into DSP add_ln703_1123_fu_36457328_p2.
DSP Report: operator add_ln703_1123_fu_36457328_p2 is absorbed into DSP add_ln703_1123_fu_36457328_p2.
DSP Report: operator mul_ln1118_643_fu_6386_p2 is absorbed into DSP add_ln703_1123_fu_36457328_p2.
DSP Report: Generating DSP add_ln703_1123_reg_36508174_reg, operation Mode is: PCIN+A''*(B:0x32).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP add_ln703_1123_reg_36508174_reg.
DSP Report: register data_34_V_read_1_reg_36504707_reg is absorbed into DSP add_ln703_1123_reg_36508174_reg.
DSP Report: register add_ln703_1123_reg_36508174_reg is absorbed into DSP add_ln703_1123_reg_36508174_reg.
DSP Report: operator add_ln703_1123_fu_36457328_p2 is absorbed into DSP add_ln703_1123_reg_36508174_reg.
DSP Report: operator mul_ln1118_706_fu_4516_p2 is absorbed into DSP add_ln703_1123_reg_36508174_reg.
DSP Report: Generating DSP mul_ln1118_827_fu_3937_p2, operation Mode is: A''*(B:0x3ffaa).
DSP Report: register mul_ln1118_827_fu_3937_p2 is absorbed into DSP mul_ln1118_827_fu_3937_p2.
DSP Report: register mul_ln1118_827_fu_3937_p2 is absorbed into DSP mul_ln1118_827_fu_3937_p2.
DSP Report: operator mul_ln1118_827_fu_3937_p2 is absorbed into DSP mul_ln1118_827_fu_3937_p2.
DSP Report: Generating DSP add_ln703_1102_fu_36457182_p2, operation Mode is: C+A''*(B:0xa1).
DSP Report: register data_55_V_read_int_reg_reg is absorbed into DSP add_ln703_1102_fu_36457182_p2.
DSP Report: register data_55_V_read_1_reg_36504390_reg is absorbed into DSP add_ln703_1102_fu_36457182_p2.
DSP Report: operator add_ln703_1102_fu_36457182_p2 is absorbed into DSP add_ln703_1102_fu_36457182_p2.
DSP Report: operator mul_ln1118_1108_fu_5912_p2 is absorbed into DSP add_ln703_1102_fu_36457182_p2.
DSP Report: Generating DSP mul_ln1118_944_fu_2782_p2, operation Mode is: A''*(B:0x8f).
DSP Report: register data_46_V_read_int_reg_reg is absorbed into DSP mul_ln1118_944_fu_2782_p2.
DSP Report: register data_46_V_read_1_reg_36504527_reg is absorbed into DSP mul_ln1118_944_fu_2782_p2.
DSP Report: operator mul_ln1118_944_fu_2782_p2 is absorbed into DSP mul_ln1118_944_fu_2782_p2.
DSP Report: Generating DSP add_ln703_1101_fu_36457172_p2, operation Mode is: PCIN+A''*(B:0xce).
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP add_ln703_1101_fu_36457172_p2.
DSP Report: register data_38_V_read_1_reg_36504654_reg is absorbed into DSP add_ln703_1101_fu_36457172_p2.
DSP Report: operator add_ln703_1101_fu_36457172_p2 is absorbed into DSP add_ln703_1101_fu_36457172_p2.
DSP Report: operator mul_ln1118_794_fu_4994_p2 is absorbed into DSP add_ln703_1101_fu_36457172_p2.
DSP Report: Generating DSP mul_ln1118_855_fu_4219_p2, operation Mode is: A''*(B:0x3ff45).
DSP Report: register mul_ln1118_855_fu_4219_p2 is absorbed into DSP mul_ln1118_855_fu_4219_p2.
DSP Report: register mul_ln1118_855_fu_4219_p2 is absorbed into DSP mul_ln1118_855_fu_4219_p2.
DSP Report: operator mul_ln1118_855_fu_4219_p2 is absorbed into DSP mul_ln1118_855_fu_4219_p2.
DSP Report: Generating DSP mul_ln1118_911_fu_6101_p2, operation Mode is: A''*(B:0x3ff27).
DSP Report: register mul_ln1118_911_fu_6101_p2 is absorbed into DSP mul_ln1118_911_fu_6101_p2.
DSP Report: register mul_ln1118_911_fu_6101_p2 is absorbed into DSP mul_ln1118_911_fu_6101_p2.
DSP Report: operator mul_ln1118_911_fu_6101_p2 is absorbed into DSP mul_ln1118_911_fu_6101_p2.
DSP Report: Generating DSP mul_ln1118_803_fu_3358_p2, operation Mode is: A''*(B:0x58).
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP mul_ln1118_803_fu_3358_p2.
DSP Report: register data_38_V_read_1_reg_36504654_reg is absorbed into DSP mul_ln1118_803_fu_3358_p2.
DSP Report: operator mul_ln1118_803_fu_3358_p2 is absorbed into DSP mul_ln1118_803_fu_3358_p2.
DSP Report: Generating DSP add_ln703_1321_fu_36458654_p2, operation Mode is: PCIN+A''*(B:0x65).
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP add_ln703_1321_fu_36458654_p2.
DSP Report: register data_36_V_read_1_reg_36504680_reg is absorbed into DSP add_ln703_1321_fu_36458654_p2.
DSP Report: operator add_ln703_1321_fu_36458654_p2 is absorbed into DSP add_ln703_1321_fu_36458654_p2.
DSP Report: operator mul_ln1118_763_fu_4643_p2 is absorbed into DSP add_ln703_1321_fu_36458654_p2.
DSP Report: Generating DSP add_ln703_1321_reg_36508339_reg, operation Mode is: PCIN+A''*(B:0x74).
DSP Report: register data_37_V_read_int_reg_reg is absorbed into DSP add_ln703_1321_reg_36508339_reg.
DSP Report: register zext_ln1118_591_reg_36505552_reg is absorbed into DSP add_ln703_1321_reg_36508339_reg.
DSP Report: register add_ln703_1321_reg_36508339_reg is absorbed into DSP add_ln703_1321_reg_36508339_reg.
DSP Report: operator add_ln703_1321_fu_36458654_p2 is absorbed into DSP add_ln703_1321_reg_36508339_reg.
DSP Report: operator mul_ln1118_783_fu_3814_p2 is absorbed into DSP add_ln703_1321_reg_36508339_reg.
DSP Report: Generating DSP mul_ln1118_741_fu_5117_p2, operation Mode is: A''*(B:0x56).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP mul_ln1118_741_fu_5117_p2.
DSP Report: register data_35_V_read_1_reg_36504694_reg is absorbed into DSP mul_ln1118_741_fu_5117_p2.
DSP Report: operator mul_ln1118_741_fu_5117_p2 is absorbed into DSP mul_ln1118_741_fu_5117_p2.
DSP Report: Generating DSP add_ln703_1319_reg_36508334_reg, operation Mode is: (PCIN+A'':B''+C')'.
DSP Report: register add_ln703_1319_reg_36508334_reg is absorbed into DSP add_ln703_1319_reg_36508334_reg.
DSP Report: register add_ln703_1319_reg_36508334_reg is absorbed into DSP add_ln703_1319_reg_36508334_reg.
DSP Report: register add_ln703_1319_reg_36508334_reg is absorbed into DSP add_ln703_1319_reg_36508334_reg.
DSP Report: register add_ln703_1319_reg_36508334_reg is absorbed into DSP add_ln703_1319_reg_36508334_reg.
DSP Report: register add_ln703_1319_reg_36508334_reg is absorbed into DSP add_ln703_1319_reg_36508334_reg.
DSP Report: register add_ln703_1319_reg_36508334_reg is absorbed into DSP add_ln703_1319_reg_36508334_reg.
DSP Report: operator add_ln703_1319_fu_36458638_p2 is absorbed into DSP add_ln703_1319_reg_36508334_reg.
DSP Report: Generating DSP mul_ln1118_860_fu_3071_p2, operation Mode is: A''*(B:0x3ffcc).
DSP Report: register mul_ln1118_860_fu_3071_p2 is absorbed into DSP mul_ln1118_860_fu_3071_p2.
DSP Report: register mul_ln1118_860_fu_3071_p2 is absorbed into DSP mul_ln1118_860_fu_3071_p2.
DSP Report: operator mul_ln1118_860_fu_3071_p2 is absorbed into DSP mul_ln1118_860_fu_3071_p2.
DSP Report: Generating DSP add_ln703_1325_fu_36458670_p2, operation Mode is: C+A''*(B:0x45).
DSP Report: register data_61_V_read_int_reg_reg is absorbed into DSP add_ln703_1325_fu_36458670_p2.
DSP Report: register data_61_V_read_1_reg_36504293_reg is absorbed into DSP add_ln703_1325_fu_36458670_p2.
DSP Report: operator add_ln703_1325_fu_36458670_p2 is absorbed into DSP add_ln703_1325_fu_36458670_p2.
DSP Report: operator mul_ln1118_1245_fu_5678_p2 is absorbed into DSP add_ln703_1325_fu_36458670_p2.
DSP Report: Generating DSP mul_ln1118_974_fu_6239_p2, operation Mode is: A''*(B:0x4c).
DSP Report: register data_47_V_read_int_reg_reg is absorbed into DSP mul_ln1118_974_fu_6239_p2.
DSP Report: register data_47_V_read_1_reg_36504513_reg is absorbed into DSP mul_ln1118_974_fu_6239_p2.
DSP Report: operator mul_ln1118_974_fu_6239_p2 is absorbed into DSP mul_ln1118_974_fu_6239_p2.
DSP Report: Generating DSP add_ln703_1324_fu_36458660_p2, operation Mode is: PCIN+A''*(B:0x57).
DSP Report: register data_46_V_read_int_reg_reg is absorbed into DSP add_ln703_1324_fu_36458660_p2.
DSP Report: register data_46_V_read_1_reg_36504527_reg is absorbed into DSP add_ln703_1324_fu_36458660_p2.
DSP Report: operator add_ln703_1324_fu_36458660_p2 is absorbed into DSP add_ln703_1324_fu_36458660_p2.
DSP Report: operator mul_ln1118_954_fu_4621_p2 is absorbed into DSP add_ln703_1324_fu_36458660_p2.
DSP Report: Generating DSP mul_ln1118_728_fu_6006_p2, operation Mode is: A''*(B:0x3ff09).
DSP Report: register mul_ln1118_728_fu_6006_p2 is absorbed into DSP mul_ln1118_728_fu_6006_p2.
DSP Report: register mul_ln1118_728_fu_6006_p2 is absorbed into DSP mul_ln1118_728_fu_6006_p2.
DSP Report: operator mul_ln1118_728_fu_6006_p2 is absorbed into DSP mul_ln1118_728_fu_6006_p2.
DSP Report: Generating DSP mul_ln1118_774_fu_5994_p2, operation Mode is: A''*(B:0x3ff64).
DSP Report: register mul_ln1118_774_fu_5994_p2 is absorbed into DSP mul_ln1118_774_fu_5994_p2.
DSP Report: register mul_ln1118_774_fu_5994_p2 is absorbed into DSP mul_ln1118_774_fu_5994_p2.
DSP Report: operator mul_ln1118_774_fu_5994_p2 is absorbed into DSP mul_ln1118_774_fu_5994_p2.
DSP Report: Generating DSP mul_ln1118_984_fu_6249_p2, operation Mode is: A''*(B:0x3ff76).
DSP Report: register mul_ln1118_984_fu_6249_p2 is absorbed into DSP mul_ln1118_984_fu_6249_p2.
DSP Report: register mul_ln1118_984_fu_6249_p2 is absorbed into DSP mul_ln1118_984_fu_6249_p2.
DSP Report: operator mul_ln1118_984_fu_6249_p2 is absorbed into DSP mul_ln1118_984_fu_6249_p2.
DSP Report: Generating DSP mul_ln1118_1003_fu_5247_p2, operation Mode is: A''*(B:0x3ff71).
DSP Report: register mul_ln1118_1003_fu_5247_p2 is absorbed into DSP mul_ln1118_1003_fu_5247_p2.
DSP Report: register mul_ln1118_1003_fu_5247_p2 is absorbed into DSP mul_ln1118_1003_fu_5247_p2.
DSP Report: operator mul_ln1118_1003_fu_5247_p2 is absorbed into DSP mul_ln1118_1003_fu_5247_p2.
DSP Report: Generating DSP mul_ln1118_964_fu_5344_p2, operation Mode is: A''*(B:0x3ff4d).
DSP Report: register mul_ln1118_964_fu_5344_p2 is absorbed into DSP mul_ln1118_964_fu_5344_p2.
DSP Report: register mul_ln1118_964_fu_5344_p2 is absorbed into DSP mul_ln1118_964_fu_5344_p2.
DSP Report: operator mul_ln1118_964_fu_5344_p2 is absorbed into DSP mul_ln1118_964_fu_5344_p2.
DSP Report: Generating DSP mul_ln1118_688_fu_6229_p2, operation Mode is: A''*(B:0x3ff09).
DSP Report: register mul_ln1118_688_fu_6229_p2 is absorbed into DSP mul_ln1118_688_fu_6229_p2.
DSP Report: register mul_ln1118_688_fu_6229_p2 is absorbed into DSP mul_ln1118_688_fu_6229_p2.
DSP Report: operator mul_ln1118_688_fu_6229_p2 is absorbed into DSP mul_ln1118_688_fu_6229_p2.
DSP Report: Generating DSP mul_ln1118_94_reg_6348741_reg, operation Mode is: (A2*(B:0x3ffca))'.
DSP Report: register mul_ln1118_94_reg_6348741_reg is absorbed into DSP mul_ln1118_94_reg_6348741_reg.
DSP Report: register mul_ln1118_94_reg_6348741_reg is absorbed into DSP mul_ln1118_94_reg_6348741_reg.
DSP Report: operator mul_ln1118_94_fu_5787_p2 is absorbed into DSP mul_ln1118_94_reg_6348741_reg.
DSP Report: Generating DSP mul_ln1118_1540_fu_6490_p2, operation Mode is: A''*(B:0x4e).
DSP Report: register data_77_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1540_fu_6490_p2.
DSP Report: register data_77_V_read_1_reg_36504031_reg is absorbed into DSP mul_ln1118_1540_fu_6490_p2.
DSP Report: operator mul_ln1118_1540_fu_6490_p2 is absorbed into DSP mul_ln1118_1540_fu_6490_p2.
DSP Report: Generating DSP add_ln703_1551_fu_36459997_p2, operation Mode is: PCIN+A''*(B:0x5b).
DSP Report: register data_79_V_read_int_reg_reg is absorbed into DSP add_ln703_1551_fu_36459997_p2.
DSP Report: register data_79_V_read_1_reg_36504001_reg is absorbed into DSP add_ln703_1551_fu_36459997_p2.
DSP Report: operator add_ln703_1551_fu_36459997_p2 is absorbed into DSP add_ln703_1551_fu_36459997_p2.
DSP Report: operator mul_ln1118_1571_fu_5036_p2 is absorbed into DSP add_ln703_1551_fu_36459997_p2.
DSP Report: Generating DSP mul_ln1118_651_fu_4106_p2, operation Mode is: A''*(B:0x3ffdb).
DSP Report: register mul_ln1118_651_fu_4106_p2 is absorbed into DSP mul_ln1118_651_fu_4106_p2.
DSP Report: register mul_ln1118_651_fu_4106_p2 is absorbed into DSP mul_ln1118_651_fu_4106_p2.
DSP Report: operator mul_ln1118_651_fu_4106_p2 is absorbed into DSP mul_ln1118_651_fu_4106_p2.
DSP Report: Generating DSP mul_ln1118_950_fu_6608_p2, operation Mode is: A''*(B:0x3ff96).
DSP Report: register mul_ln1118_950_fu_6608_p2 is absorbed into DSP mul_ln1118_950_fu_6608_p2.
DSP Report: register mul_ln1118_950_fu_6608_p2 is absorbed into DSP mul_ln1118_950_fu_6608_p2.
DSP Report: operator mul_ln1118_950_fu_6608_p2 is absorbed into DSP mul_ln1118_950_fu_6608_p2.
DSP Report: Generating DSP mul_ln1118_988_fu_4035_p2, operation Mode is: A''*(B:0x3ff9a).
DSP Report: register mul_ln1118_988_fu_4035_p2 is absorbed into DSP mul_ln1118_988_fu_4035_p2.
DSP Report: register mul_ln1118_988_fu_4035_p2 is absorbed into DSP mul_ln1118_988_fu_4035_p2.
DSP Report: operator mul_ln1118_988_fu_4035_p2 is absorbed into DSP mul_ln1118_988_fu_4035_p2.
DSP Report: Generating DSP mul_ln1118_910_fu_6100_p2, operation Mode is: A''*(B:0x3ffa2).
DSP Report: register mul_ln1118_910_fu_6100_p2 is absorbed into DSP mul_ln1118_910_fu_6100_p2.
DSP Report: register mul_ln1118_910_fu_6100_p2 is absorbed into DSP mul_ln1118_910_fu_6100_p2.
DSP Report: operator mul_ln1118_910_fu_6100_p2 is absorbed into DSP mul_ln1118_910_fu_6100_p2.
DSP Report: Generating DSP mul_ln1118_758_fu_4236_p2, operation Mode is: A''*(B:0x3ffeb).
DSP Report: register mul_ln1118_758_fu_4236_p2 is absorbed into DSP mul_ln1118_758_fu_4236_p2.
DSP Report: register mul_ln1118_758_fu_4236_p2 is absorbed into DSP mul_ln1118_758_fu_4236_p2.
DSP Report: operator mul_ln1118_758_fu_4236_p2 is absorbed into DSP mul_ln1118_758_fu_4236_p2.
DSP Report: Generating DSP add_ln703_823_fu_36455426_p2, operation Mode is: C+A''*(B:0x3d).
DSP Report: register data_42_V_read_int_reg_reg is absorbed into DSP add_ln703_823_fu_36455426_p2.
DSP Report: register data_42_V_read_1_reg_36504594_reg is absorbed into DSP add_ln703_823_fu_36455426_p2.
DSP Report: operator add_ln703_823_fu_36455426_p2 is absorbed into DSP add_ln703_823_fu_36455426_p2.
DSP Report: operator mul_ln1118_877_fu_5054_p2 is absorbed into DSP add_ln703_823_fu_36455426_p2.
DSP Report: Generating DSP mul_ln1118_834_fu_2814_p2, operation Mode is: A''*(B:0x35).
DSP Report: register data_40_V_read_int_reg_reg is absorbed into DSP mul_ln1118_834_fu_2814_p2.
DSP Report: register data_40_V_read_1_reg_36504619_reg is absorbed into DSP mul_ln1118_834_fu_2814_p2.
DSP Report: operator mul_ln1118_834_fu_2814_p2 is absorbed into DSP mul_ln1118_834_fu_2814_p2.
DSP Report: Generating DSP add_ln703_822_fu_36455416_p2, operation Mode is: PCIN+A''*(B:0x27).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP add_ln703_822_fu_36455416_p2.
DSP Report: register data_35_V_read_1_reg_36504694_reg is absorbed into DSP add_ln703_822_fu_36455416_p2.
DSP Report: operator add_ln703_822_fu_36455416_p2 is absorbed into DSP add_ln703_822_fu_36455416_p2.
DSP Report: operator mul_ln1118_735_fu_3481_p2 is absorbed into DSP add_ln703_822_fu_36455416_p2.
DSP Report: Generating DSP mul_ln1118_1478_fu_6103_p2, operation Mode is: A''*(B:0x3ffd3).
DSP Report: register mul_ln1118_1478_fu_6103_p2 is absorbed into DSP mul_ln1118_1478_fu_6103_p2.
DSP Report: register mul_ln1118_1478_fu_6103_p2 is absorbed into DSP mul_ln1118_1478_fu_6103_p2.
DSP Report: operator mul_ln1118_1478_fu_6103_p2 is absorbed into DSP mul_ln1118_1478_fu_6103_p2.
DSP Report: Generating DSP mul_ln1118_1498_fu_4098_p2, operation Mode is: A''*(B:0xd6).
DSP Report: register data_75_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1498_fu_4098_p2.
DSP Report: register data_75_V_read_1_reg_36504059_reg is absorbed into DSP mul_ln1118_1498_fu_4098_p2.
DSP Report: operator mul_ln1118_1498_fu_4098_p2 is absorbed into DSP mul_ln1118_1498_fu_4098_p2.
DSP Report: Generating DSP add_ln703_1476_fu_36459522_p2, operation Mode is: C+A''*(B:0x3ff4c).
DSP Report: register add_ln703_1476_fu_36459522_p2 is absorbed into DSP add_ln703_1476_fu_36459522_p2.
DSP Report: register add_ln703_1476_fu_36459522_p2 is absorbed into DSP add_ln703_1476_fu_36459522_p2.
DSP Report: operator add_ln703_1476_fu_36459522_p2 is absorbed into DSP add_ln703_1476_fu_36459522_p2.
DSP Report: operator mul_ln1118_1171_fu_5987_p2 is absorbed into DSP add_ln703_1476_fu_36459522_p2.
DSP Report: Generating DSP mul_ln1118_1431_fu_5907_p2, operation Mode is: A''*(B:0x3ffb6).
DSP Report: register mul_ln1118_1431_fu_5907_p2 is absorbed into DSP mul_ln1118_1431_fu_5907_p2.
DSP Report: register mul_ln1118_1431_fu_5907_p2 is absorbed into DSP mul_ln1118_1431_fu_5907_p2.
DSP Report: operator mul_ln1118_1431_fu_5907_p2 is absorbed into DSP mul_ln1118_1431_fu_5907_p2.
DSP Report: Generating DSP mul_ln1118_731_fu_3408_p2, operation Mode is: A''*(B:0x3fef1).
DSP Report: register mul_ln1118_731_fu_3408_p2 is absorbed into DSP mul_ln1118_731_fu_3408_p2.
DSP Report: register mul_ln1118_731_fu_3408_p2 is absorbed into DSP mul_ln1118_731_fu_3408_p2.
DSP Report: operator mul_ln1118_731_fu_3408_p2 is absorbed into DSP mul_ln1118_731_fu_3408_p2.
DSP Report: Generating DSP mul_ln1118_755_fu_5173_p2, operation Mode is: A''*(B:0x3fef1).
DSP Report: register mul_ln1118_755_fu_5173_p2 is absorbed into DSP mul_ln1118_755_fu_5173_p2.
DSP Report: register mul_ln1118_755_fu_5173_p2 is absorbed into DSP mul_ln1118_755_fu_5173_p2.
DSP Report: operator mul_ln1118_755_fu_5173_p2 is absorbed into DSP mul_ln1118_755_fu_5173_p2.
DSP Report: Generating DSP mul_ln1118_511_fu_4598_p2, operation Mode is: A''*(B:0x3fe76).
DSP Report: register mul_ln1118_511_fu_4598_p2 is absorbed into DSP mul_ln1118_511_fu_4598_p2.
DSP Report: register mul_ln1118_511_fu_4598_p2 is absorbed into DSP mul_ln1118_511_fu_4598_p2.
DSP Report: operator mul_ln1118_511_fu_4598_p2 is absorbed into DSP mul_ln1118_511_fu_4598_p2.
DSP Report: Generating DSP mul_ln1118_1191_fu_4933_p2, operation Mode is: A''*(B:0xd6).
DSP Report: register data_59_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1191_fu_4933_p2.
DSP Report: register data_59_V_read_1_reg_36504322_reg is absorbed into DSP mul_ln1118_1191_fu_4933_p2.
DSP Report: operator mul_ln1118_1191_fu_4933_p2 is absorbed into DSP mul_ln1118_1191_fu_4933_p2.
DSP Report: Generating DSP add_ln703_1382_fu_36459013_p2, operation Mode is: PCIN+A''*(B:0xa9).
DSP Report: register data_46_V_read_int_reg_reg is absorbed into DSP add_ln703_1382_fu_36459013_p2.
DSP Report: register data_46_V_read_1_reg_36504527_reg is absorbed into DSP add_ln703_1382_fu_36459013_p2.
DSP Report: operator add_ln703_1382_fu_36459013_p2 is absorbed into DSP add_ln703_1382_fu_36459013_p2.
DSP Report: operator mul_ln1118_948_fu_2966_p2 is absorbed into DSP add_ln703_1382_fu_36459013_p2.
DSP Report: Generating DSP add_ln703_1382_reg_36508414_reg, operation Mode is: PCIN+A''*(B:0xbd).
DSP Report: register data_58_V_read_int_reg_reg is absorbed into DSP add_ln703_1382_reg_36508414_reg.
DSP Report: register data_58_V_read_1_reg_36504337_reg is absorbed into DSP add_ln703_1382_reg_36508414_reg.
DSP Report: register add_ln703_1382_reg_36508414_reg is absorbed into DSP add_ln703_1382_reg_36508414_reg.
DSP Report: operator add_ln703_1382_fu_36459013_p2 is absorbed into DSP add_ln703_1382_reg_36508414_reg.
DSP Report: operator mul_ln1118_1173_fu_3488_p2 is absorbed into DSP add_ln703_1382_reg_36508414_reg.
DSP Report: Generating DSP mul_ln1118_797_fu_5726_p2, operation Mode is: A''*(B:0xd1).
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP mul_ln1118_797_fu_5726_p2.
DSP Report: register data_38_V_read_1_reg_36504654_reg is absorbed into DSP mul_ln1118_797_fu_5726_p2.
DSP Report: operator mul_ln1118_797_fu_5726_p2 is absorbed into DSP mul_ln1118_797_fu_5726_p2.
DSP Report: Generating DSP add_ln703_1380_fu_36458997_p2, operation Mode is: PCIN+A''*(B:0xe5).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP add_ln703_1380_fu_36458997_p2.
DSP Report: register data_34_V_read_1_reg_36504707_reg is absorbed into DSP add_ln703_1380_fu_36458997_p2.
DSP Report: operator add_ln703_1380_fu_36458997_p2 is absorbed into DSP add_ln703_1380_fu_36458997_p2.
DSP Report: operator mul_ln1118_712_fu_6524_p2 is absorbed into DSP add_ln703_1380_fu_36458997_p2.
DSP Report: Generating DSP add_ln703_1380_reg_36508409_reg, operation Mode is: PCIN+A''*(B:0xd6).
DSP Report: register data_37_V_read_int_reg_reg is absorbed into DSP add_ln703_1380_reg_36508409_reg.
DSP Report: register data_37_V_read_1_reg_36504669_reg is absorbed into DSP add_ln703_1380_reg_36508409_reg.
DSP Report: register add_ln703_1380_reg_36508409_reg is absorbed into DSP add_ln703_1380_reg_36508409_reg.
DSP Report: operator add_ln703_1380_fu_36458997_p2 is absorbed into DSP add_ln703_1380_reg_36508409_reg.
DSP Report: operator mul_ln1118_776_fu_3807_p2 is absorbed into DSP add_ln703_1380_reg_36508409_reg.
DSP Report: Generating DSP mul_ln1118_853_fu_5021_p2, operation Mode is: A''*(B:0x25).
DSP Report: register data_41_V_read_int_reg_reg is absorbed into DSP mul_ln1118_853_fu_5021_p2.
DSP Report: register data_41_V_read_1_reg_36504605_reg is absorbed into DSP mul_ln1118_853_fu_5021_p2.
DSP Report: operator mul_ln1118_853_fu_5021_p2 is absorbed into DSP mul_ln1118_853_fu_5021_p2.
DSP Report: Generating DSP add_ln703_1184_fu_36457706_p2, operation Mode is: PCIN+A''*(B:0x27).
DSP Report: register data_37_V_read_int_reg_reg is absorbed into DSP add_ln703_1184_fu_36457706_p2.
DSP Report: register data_37_V_read_1_reg_36504669_reg is absorbed into DSP add_ln703_1184_fu_36457706_p2.
DSP Report: operator add_ln703_1184_fu_36457706_p2 is absorbed into DSP add_ln703_1184_fu_36457706_p2.
DSP Report: operator mul_ln1118_777_fu_3808_p2 is absorbed into DSP add_ln703_1184_fu_36457706_p2.
DSP Report: Generating DSP mul_ln1118_968_fu_3349_p2, operation Mode is: A''*(B:0x3ffc3).
DSP Report: register mul_ln1118_968_fu_3349_p2 is absorbed into DSP mul_ln1118_968_fu_3349_p2.
DSP Report: register mul_ln1118_968_fu_3349_p2 is absorbed into DSP mul_ln1118_968_fu_3349_p2.
DSP Report: operator mul_ln1118_968_fu_3349_p2 is absorbed into DSP mul_ln1118_968_fu_3349_p2.
DSP Report: Generating DSP mul_ln1118_734_fu_5265_p2, operation Mode is: A''*(B:0x3ffc9).
DSP Report: register mul_ln1118_734_fu_5265_p2 is absorbed into DSP mul_ln1118_734_fu_5265_p2.
DSP Report: register mul_ln1118_734_fu_5265_p2 is absorbed into DSP mul_ln1118_734_fu_5265_p2.
DSP Report: operator mul_ln1118_734_fu_5265_p2 is absorbed into DSP mul_ln1118_734_fu_5265_p2.
DSP Report: Generating DSP add_ln703_1180_fu_36457680_p2, operation Mode is: C+A''*(B:0x5f).
DSP Report: register data_56_V_read_int_reg_reg is absorbed into DSP add_ln703_1180_fu_36457680_p2.
DSP Report: register data_56_V_read_1_reg_36504373_reg is absorbed into DSP add_ln703_1180_fu_36457680_p2.
DSP Report: operator add_ln703_1180_fu_36457680_p2 is absorbed into DSP add_ln703_1180_fu_36457680_p2.
DSP Report: operator mul_ln1118_1134_fu_3588_p2 is absorbed into DSP add_ln703_1180_fu_36457680_p2.
DSP Report: Generating DSP mul_ln1118_1113_fu_4518_p2, operation Mode is: A''*(B:0x53).
DSP Report: register data_55_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1113_fu_4518_p2.
DSP Report: register data_55_V_read_1_reg_36504390_reg is absorbed into DSP mul_ln1118_1113_fu_4518_p2.
DSP Report: operator mul_ln1118_1113_fu_4518_p2 is absorbed into DSP mul_ln1118_1113_fu_4518_p2.
DSP Report: Generating DSP add_ln703_1179_fu_36457670_p2, operation Mode is: PCIN+A''*(B:0x65).
DSP Report: register data_52_V_read_int_reg_reg is absorbed into DSP add_ln703_1179_fu_36457670_p2.
DSP Report: register zext_ln1118_844_reg_36505584_reg is absorbed into DSP add_ln703_1179_fu_36457670_p2.
DSP Report: operator add_ln703_1179_fu_36457670_p2 is absorbed into DSP add_ln703_1179_fu_36457670_p2.
DSP Report: operator mul_ln1118_1064_fu_2870_p2 is absorbed into DSP add_ln703_1179_fu_36457670_p2.
DSP Report: Generating DSP mul_ln1118_929_fu_6227_p2, operation Mode is: A''*(B:0x6c).
DSP Report: register data_45_V_read_int_reg_reg is absorbed into DSP mul_ln1118_929_fu_6227_p2.
DSP Report: register data_45_V_read_1_reg_36504544_reg is absorbed into DSP mul_ln1118_929_fu_6227_p2.
DSP Report: operator mul_ln1118_929_fu_6227_p2 is absorbed into DSP mul_ln1118_929_fu_6227_p2.
DSP Report: Generating DSP add_ln703_1178_fu_36457664_p2, operation Mode is: PCIN+A''*(B:0x58).
DSP Report: register data_43_V_read_int_reg_reg is absorbed into DSP add_ln703_1178_fu_36457664_p2.
DSP Report: register data_43_V_read_1_reg_36504577_reg is absorbed into DSP add_ln703_1178_fu_36457664_p2.
DSP Report: operator add_ln703_1178_fu_36457664_p2 is absorbed into DSP add_ln703_1178_fu_36457664_p2.
DSP Report: operator mul_ln1118_894_fu_3193_p2 is absorbed into DSP add_ln703_1178_fu_36457664_p2.
DSP Report: Generating DSP add_ln703_1178_fu_36457664_p2, operation Mode is: PCIN+A''*(B:0x59).
DSP Report: register data_39_V_read_int_reg_reg is absorbed into DSP add_ln703_1178_fu_36457664_p2.
DSP Report: register data_39_V_read_1_reg_36504636_reg is absorbed into DSP add_ln703_1178_fu_36457664_p2.
DSP Report: operator add_ln703_1178_fu_36457664_p2 is absorbed into DSP add_ln703_1178_fu_36457664_p2.
DSP Report: operator mul_ln1118_812_fu_5068_p2 is absorbed into DSP add_ln703_1178_fu_36457664_p2.
DSP Report: Generating DSP add_ln703_1178_reg_36508229_reg, operation Mode is: PCIN+A''*(B:0x5f).
DSP Report: register data_44_V_read_int_reg_reg is absorbed into DSP add_ln703_1178_reg_36508229_reg.
DSP Report: register data_44_V_read_1_reg_36504561_reg is absorbed into DSP add_ln703_1178_reg_36508229_reg.
DSP Report: register add_ln703_1178_reg_36508229_reg is absorbed into DSP add_ln703_1178_reg_36508229_reg.
DSP Report: operator add_ln703_1178_fu_36457664_p2 is absorbed into DSP add_ln703_1178_reg_36508229_reg.
DSP Report: operator mul_ln1118_909_fu_4335_p2 is absorbed into DSP add_ln703_1178_reg_36508229_reg.
DSP Report: Generating DSP mul_ln1118_1601_fu_3662_p2, operation Mode is: A''*(B:0x3fea5).
DSP Report: register mul_ln1118_1601_fu_3662_p2 is absorbed into DSP mul_ln1118_1601_fu_3662_p2.
DSP Report: register mul_ln1118_1601_fu_3662_p2 is absorbed into DSP mul_ln1118_1601_fu_3662_p2.
DSP Report: operator mul_ln1118_1601_fu_3662_p2 is absorbed into DSP mul_ln1118_1601_fu_3662_p2.
DSP Report: Generating DSP mul_ln1118_972_fu_6237_p2, operation Mode is: A''*(B:0x3ff77).
DSP Report: register mul_ln1118_972_fu_6237_p2 is absorbed into DSP mul_ln1118_972_fu_6237_p2.
DSP Report: register mul_ln1118_972_fu_6237_p2 is absorbed into DSP mul_ln1118_972_fu_6237_p2.
DSP Report: operator mul_ln1118_972_fu_6237_p2 is absorbed into DSP mul_ln1118_972_fu_6237_p2.
DSP Report: Generating DSP add_ln703_1338_fu_36458730_p2, operation Mode is: C+A''*(B:0x122).
DSP Report: register data_61_V_read_int_reg_reg is absorbed into DSP add_ln703_1338_fu_36458730_p2.
DSP Report: register data_61_V_read_1_reg_36504293_reg is absorbed into DSP add_ln703_1338_fu_36458730_p2.
DSP Report: operator add_ln703_1338_fu_36458730_p2 is absorbed into DSP add_ln703_1338_fu_36458730_p2.
DSP Report: operator mul_ln1118_1243_fu_3689_p2 is absorbed into DSP add_ln703_1338_fu_36458730_p2.
DSP Report: Generating DSP mul_ln1118_952_fu_3098_p2, operation Mode is: A''*(B:0x10d).
DSP Report: register data_46_V_read_int_reg_reg is absorbed into DSP mul_ln1118_952_fu_3098_p2.
DSP Report: register data_46_V_read_1_reg_36504527_reg is absorbed into DSP mul_ln1118_952_fu_3098_p2.
DSP Report: operator mul_ln1118_952_fu_3098_p2 is absorbed into DSP mul_ln1118_952_fu_3098_p2.
DSP Report: Generating DSP add_ln703_1337_fu_36458720_p2, operation Mode is: C+A''*(B:0x3feea).
DSP Report: register add_ln703_1337_fu_36458720_p2 is absorbed into DSP add_ln703_1337_fu_36458720_p2.
DSP Report: register add_ln703_1337_fu_36458720_p2 is absorbed into DSP add_ln703_1337_fu_36458720_p2.
DSP Report: operator add_ln703_1337_fu_36458720_p2 is absorbed into DSP add_ln703_1337_fu_36458720_p2.
DSP Report: operator mul_ln1118_739_fu_4821_p2 is absorbed into DSP add_ln703_1337_fu_36458720_p2.
DSP Report: Generating DSP mul_ln1118_1983_fu_4908_p2, operation Mode is: A''*(B:0x3fec5).
DSP Report: register mul_ln1118_1983_fu_4908_p2 is absorbed into DSP mul_ln1118_1983_fu_4908_p2.
DSP Report: register mul_ln1118_1983_fu_4908_p2 is absorbed into DSP mul_ln1118_1983_fu_4908_p2.
DSP Report: operator mul_ln1118_1983_fu_4908_p2 is absorbed into DSP mul_ln1118_1983_fu_4908_p2.
DSP Report: Generating DSP mul_ln1118_1320_fu_3963_p2, operation Mode is: A''*(B:0x3ffac).
DSP Report: register mul_ln1118_1320_fu_3963_p2 is absorbed into DSP mul_ln1118_1320_fu_3963_p2.
DSP Report: register mul_ln1118_1320_fu_3963_p2 is absorbed into DSP mul_ln1118_1320_fu_3963_p2.
DSP Report: operator mul_ln1118_1320_fu_3963_p2 is absorbed into DSP mul_ln1118_1320_fu_3963_p2.
DSP Report: Generating DSP mul_ln1118_1367_fu_3410_p2, operation Mode is: A''*(B:0x3ffd6).
DSP Report: register mul_ln1118_1367_fu_3410_p2 is absorbed into DSP mul_ln1118_1367_fu_3410_p2.
DSP Report: register mul_ln1118_1367_fu_3410_p2 is absorbed into DSP mul_ln1118_1367_fu_3410_p2.
DSP Report: operator mul_ln1118_1367_fu_3410_p2 is absorbed into DSP mul_ln1118_1367_fu_3410_p2.
DSP Report: Generating DSP mul_ln1118_1032_fu_5487_p2, operation Mode is: A''*(B:0x3fec2).
DSP Report: register mul_ln1118_1032_fu_5487_p2 is absorbed into DSP mul_ln1118_1032_fu_5487_p2.
DSP Report: register mul_ln1118_1032_fu_5487_p2 is absorbed into DSP mul_ln1118_1032_fu_5487_p2.
DSP Report: operator mul_ln1118_1032_fu_5487_p2 is absorbed into DSP mul_ln1118_1032_fu_5487_p2.
DSP Report: Generating DSP mul_ln1118_1123_fu_4528_p2, operation Mode is: A''*(B:0x3fe56).
DSP Report: register mul_ln1118_1123_fu_4528_p2 is absorbed into DSP mul_ln1118_1123_fu_4528_p2.
DSP Report: register mul_ln1118_1123_fu_4528_p2 is absorbed into DSP mul_ln1118_1123_fu_4528_p2.
DSP Report: operator mul_ln1118_1123_fu_4528_p2 is absorbed into DSP mul_ln1118_1123_fu_4528_p2.
DSP Report: Generating DSP mul_ln1118_822_fu_6143_p2, operation Mode is: A''*(B:0x3fee9).
DSP Report: register mul_ln1118_822_fu_6143_p2 is absorbed into DSP mul_ln1118_822_fu_6143_p2.
DSP Report: register mul_ln1118_822_fu_6143_p2 is absorbed into DSP mul_ln1118_822_fu_6143_p2.
DSP Report: operator mul_ln1118_822_fu_6143_p2 is absorbed into DSP mul_ln1118_822_fu_6143_p2.
DSP Report: Generating DSP mul_ln1118_841_fu_2821_p2, operation Mode is: A''*(B:0x3fef6).
DSP Report: register mul_ln1118_841_fu_2821_p2 is absorbed into DSP mul_ln1118_841_fu_2821_p2.
DSP Report: register mul_ln1118_841_fu_2821_p2 is absorbed into DSP mul_ln1118_841_fu_2821_p2.
DSP Report: operator mul_ln1118_841_fu_2821_p2 is absorbed into DSP mul_ln1118_841_fu_2821_p2.
DSP Report: Generating DSP mul_ln1118_902_fu_6093_p2, operation Mode is: A''*(B:0x3fe3b).
DSP Report: register mul_ln1118_902_fu_6093_p2 is absorbed into DSP mul_ln1118_902_fu_6093_p2.
DSP Report: register mul_ln1118_902_fu_6093_p2 is absorbed into DSP mul_ln1118_902_fu_6093_p2.
DSP Report: operator mul_ln1118_902_fu_6093_p2 is absorbed into DSP mul_ln1118_902_fu_6093_p2.
DSP Report: Generating DSP mul_ln1118_637_fu_3484_p2, operation Mode is: A''*(B:0x3fe51).
DSP Report: register mul_ln1118_637_fu_3484_p2 is absorbed into DSP mul_ln1118_637_fu_3484_p2.
DSP Report: register mul_ln1118_637_fu_3484_p2 is absorbed into DSP mul_ln1118_637_fu_3484_p2.
DSP Report: operator mul_ln1118_637_fu_3484_p2 is absorbed into DSP mul_ln1118_637_fu_3484_p2.
DSP Report: Generating DSP mul_ln1118_805_fu_3657_p2, operation Mode is: A''*(B:0x3fed8).
DSP Report: register mul_ln1118_805_fu_3657_p2 is absorbed into DSP mul_ln1118_805_fu_3657_p2.
DSP Report: register mul_ln1118_805_fu_3657_p2 is absorbed into DSP mul_ln1118_805_fu_3657_p2.
DSP Report: operator mul_ln1118_805_fu_3657_p2 is absorbed into DSP mul_ln1118_805_fu_3657_p2.
DSP Report: Generating DSP mul_ln1118_681_fu_2986_p2, operation Mode is: A''*(B:0x3fee8).
DSP Report: register mul_ln1118_681_fu_2986_p2 is absorbed into DSP mul_ln1118_681_fu_2986_p2.
DSP Report: register mul_ln1118_681_fu_2986_p2 is absorbed into DSP mul_ln1118_681_fu_2986_p2.
DSP Report: operator mul_ln1118_681_fu_2986_p2 is absorbed into DSP mul_ln1118_681_fu_2986_p2.
DSP Report: Generating DSP mul_ln1118_804_fu_6029_p2, operation Mode is: A''*(B:0x3fee3).
DSP Report: register mul_ln1118_804_fu_6029_p2 is absorbed into DSP mul_ln1118_804_fu_6029_p2.
DSP Report: register mul_ln1118_804_fu_6029_p2 is absorbed into DSP mul_ln1118_804_fu_6029_p2.
DSP Report: operator mul_ln1118_804_fu_6029_p2 is absorbed into DSP mul_ln1118_804_fu_6029_p2.
DSP Report: Generating DSP add_ln703_1226_fu_36457991_p2, operation Mode is: C+A''*(B:0x1d).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP add_ln703_1226_fu_36457991_p2.
DSP Report: register data_25_V_read_1_reg_36504831_reg is absorbed into DSP add_ln703_1226_fu_36457991_p2.
DSP Report: operator add_ln703_1226_fu_36457991_p2 is absorbed into DSP add_ln703_1226_fu_36457991_p2.
DSP Report: operator mul_ln1118_531_fu_5816_p2 is absorbed into DSP add_ln703_1226_fu_36457991_p2.
DSP Report: Generating DSP mul_ln1118_893_fu_4075_p2, operation Mode is: A''*(B:0x3ffe7).
DSP Report: register mul_ln1118_893_fu_4075_p2 is absorbed into DSP mul_ln1118_893_fu_4075_p2.
DSP Report: register mul_ln1118_893_fu_4075_p2 is absorbed into DSP mul_ln1118_893_fu_4075_p2.
DSP Report: operator mul_ln1118_893_fu_4075_p2 is absorbed into DSP mul_ln1118_893_fu_4075_p2.
DSP Report: Generating DSP mul_ln1118_432_fu_5482_p2, operation Mode is: A2*(B:0x1b).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_432_fu_5482_p2.
DSP Report: operator mul_ln1118_432_fu_5482_p2 is absorbed into DSP mul_ln1118_432_fu_5482_p2.
DSP Report: Generating DSP add_ln703_1221_reg_36506200_reg, operation Mode is: C+A2*(B:0x3ffed).
DSP Report: register add_ln703_1221_reg_36506200_reg is absorbed into DSP add_ln703_1221_reg_36506200_reg.
DSP Report: register add_ln703_1221_reg_36506200_reg is absorbed into DSP add_ln703_1221_reg_36506200_reg.
DSP Report: operator add_ln703_1221_fu_36440794_p2 is absorbed into DSP add_ln703_1221_reg_36506200_reg.
DSP Report: operator mul_ln1118_1044_fu_6144_p2 is absorbed into DSP add_ln703_1221_reg_36506200_reg.
DSP Report: Generating DSP mul_ln1118_1174_fu_5991_p2, operation Mode is: A''*(B:0x2c).
DSP Report: register data_58_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1174_fu_5991_p2.
DSP Report: register data_58_V_read_1_reg_36504337_reg is absorbed into DSP mul_ln1118_1174_fu_5991_p2.
DSP Report: operator mul_ln1118_1174_fu_5991_p2 is absorbed into DSP mul_ln1118_1174_fu_5991_p2.
DSP Report: Generating DSP add_ln703_1217_fu_36457924_p2, operation Mode is: PCIN+A''*(B:0x29).
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP add_ln703_1217_fu_36457924_p2.
DSP Report: register zext_ln1118_575_reg_36505538_reg is absorbed into DSP add_ln703_1217_fu_36457924_p2.
DSP Report: operator add_ln703_1217_fu_36457924_p2 is absorbed into DSP add_ln703_1217_fu_36457924_p2.
DSP Report: operator mul_ln1118_757_fu_5175_p2 is absorbed into DSP add_ln703_1217_fu_36457924_p2.
DSP Report: Generating DSP add_ln703_1217_fu_36457924_p2, operation Mode is: PCIN+A''*(B:0x31).
DSP Report: register data_42_V_read_int_reg_reg is absorbed into DSP add_ln703_1217_fu_36457924_p2.
DSP Report: register data_42_V_read_1_reg_36504594_reg is absorbed into DSP add_ln703_1217_fu_36457924_p2.
DSP Report: operator add_ln703_1217_fu_36457924_p2 is absorbed into DSP add_ln703_1217_fu_36457924_p2.
DSP Report: operator mul_ln1118_875_fu_5276_p2 is absorbed into DSP add_ln703_1217_fu_36457924_p2.
DSP Report: Generating DSP mul_ln1118_590_fu_3739_p2, operation Mode is: A''*(B:0x27).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mul_ln1118_590_fu_3739_p2.
DSP Report: register data_28_V_read_1_reg_36504791_reg is absorbed into DSP mul_ln1118_590_fu_3739_p2.
DSP Report: operator mul_ln1118_590_fu_3739_p2 is absorbed into DSP mul_ln1118_590_fu_3739_p2.
DSP Report: Generating DSP add_ln703_1215_fu_36457904_p2, operation Mode is: C+A''*(B:0x3ffd7).
DSP Report: register add_ln703_1215_fu_36457904_p2 is absorbed into DSP add_ln703_1215_fu_36457904_p2.
DSP Report: register add_ln703_1215_fu_36457904_p2 is absorbed into DSP add_ln703_1215_fu_36457904_p2.
DSP Report: operator add_ln703_1215_fu_36457904_p2 is absorbed into DSP add_ln703_1215_fu_36457904_p2.
DSP Report: operator mul_ln1118_1239_fu_2684_p2 is absorbed into DSP add_ln703_1215_fu_36457904_p2.
DSP Report: Generating DSP mul_ln1118_832_fu_2812_p2, operation Mode is: A''*(B:0x85).
DSP Report: register data_40_V_read_int_reg_reg is absorbed into DSP mul_ln1118_832_fu_2812_p2.
DSP Report: register data_40_V_read_1_reg_36504619_reg is absorbed into DSP mul_ln1118_832_fu_2812_p2.
DSP Report: operator mul_ln1118_832_fu_2812_p2 is absorbed into DSP mul_ln1118_832_fu_2812_p2.
DSP Report: Generating DSP mul_ln1118_713_fu_6525_p2, operation Mode is: A''*(B:0x3ff98).
DSP Report: register mul_ln1118_713_fu_6525_p2 is absorbed into DSP mul_ln1118_713_fu_6525_p2.
DSP Report: register mul_ln1118_713_fu_6525_p2 is absorbed into DSP mul_ln1118_713_fu_6525_p2.
DSP Report: operator mul_ln1118_713_fu_6525_p2 is absorbed into DSP mul_ln1118_713_fu_6525_p2.
DSP Report: Generating DSP mul_ln1118_733_fu_4281_p2, operation Mode is: A''*(B:0x3ffb1).
DSP Report: register mul_ln1118_733_fu_4281_p2 is absorbed into DSP mul_ln1118_733_fu_4281_p2.
DSP Report: register mul_ln1118_733_fu_4281_p2 is absorbed into DSP mul_ln1118_733_fu_4281_p2.
DSP Report: operator mul_ln1118_733_fu_4281_p2 is absorbed into DSP mul_ln1118_733_fu_4281_p2.
DSP Report: Generating DSP add_ln703_1198_fu_36457782_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_1198_fu_36457782_p2 is absorbed into DSP add_ln703_1198_fu_36457782_p2.
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln1118_395_reg_6349396_reg' and it is trimmed from '23' to '18' bits. [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:23476]
DSP Debug: swapped A/B pins for adder 0x77ea4670
DSP Report: Generating DSP mul_ln1118_277_fu_6532_p2, operation Mode is: A2*(B:0x3ffd4).
DSP Report: register mul_ln1118_277_fu_6532_p2 is absorbed into DSP mul_ln1118_277_fu_6532_p2.
DSP Report: operator mul_ln1118_277_fu_6532_p2 is absorbed into DSP mul_ln1118_277_fu_6532_p2.
DSP Report: Generating DSP mul_ln1118_121_fu_4776_p2, operation Mode is: A2*(B:0x3ffdd).
DSP Report: register mul_ln1118_121_fu_4776_p2 is absorbed into DSP mul_ln1118_121_fu_4776_p2.
DSP Report: operator mul_ln1118_121_fu_4776_p2 is absorbed into DSP mul_ln1118_121_fu_4776_p2.
DSP Report: Generating DSP mul_ln1118_184_fu_6355_p2, operation Mode is: A2*(B:0x3ffb5).
DSP Report: register mul_ln1118_184_fu_6355_p2 is absorbed into DSP mul_ln1118_184_fu_6355_p2.
DSP Report: operator mul_ln1118_184_fu_6355_p2 is absorbed into DSP mul_ln1118_184_fu_6355_p2.
DSP Report: Generating DSP mul_ln1118_359_fu_4758_p2, operation Mode is: A2*(B:0x59).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_359_fu_4758_p2.
DSP Report: operator mul_ln1118_359_fu_4758_p2 is absorbed into DSP mul_ln1118_359_fu_4758_p2.
DSP Report: Generating DSP add_ln703_304_fu_36439683_p2, operation Mode is: C+A2*(B:0x3ff97).
DSP Report: register add_ln703_304_fu_36439683_p2 is absorbed into DSP add_ln703_304_fu_36439683_p2.
DSP Report: operator add_ln703_304_fu_36439683_p2 is absorbed into DSP add_ln703_304_fu_36439683_p2.
DSP Report: operator mul_ln1118_206_fu_5768_p2 is absorbed into DSP add_ln703_304_fu_36439683_p2.
DSP Report: Generating DSP mul_ln1118_543_fu_5485_p2, operation Mode is: A2*(B:0x35).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_543_fu_5485_p2.
DSP Report: operator mul_ln1118_543_fu_5485_p2 is absorbed into DSP mul_ln1118_543_fu_5485_p2.
DSP Report: Generating DSP add_ln703_510_fu_36440480_p2, operation Mode is: PCIN+A2*(B:0x3a).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP add_ln703_510_fu_36440480_p2.
DSP Report: operator add_ln703_510_fu_36440480_p2 is absorbed into DSP add_ln703_510_fu_36440480_p2.
DSP Report: operator mul_ln1118_153_fu_5782_p2 is absorbed into DSP add_ln703_510_fu_36440480_p2.
DSP Report: Generating DSP mul_ln1118_387_fu_5857_p2, operation Mode is: A2*(B:0x3ffd5).
DSP Report: register mul_ln1118_387_fu_5857_p2 is absorbed into DSP mul_ln1118_387_fu_5857_p2.
DSP Report: operator mul_ln1118_387_fu_5857_p2 is absorbed into DSP mul_ln1118_387_fu_5857_p2.
DSP Report: Generating DSP mul_ln1118_563_fu_3154_p2, operation Mode is: A2*(B:0x64).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_563_fu_3154_p2.
DSP Report: operator mul_ln1118_563_fu_3154_p2 is absorbed into DSP mul_ln1118_563_fu_3154_p2.
DSP Report: Generating DSP add_ln703_505_reg_36506090_reg, operation Mode is: PCIN+A2*(B:0x4b).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP add_ln703_505_reg_36506090_reg.
DSP Report: register add_ln703_505_reg_36506090_reg is absorbed into DSP add_ln703_505_reg_36506090_reg.
DSP Report: operator add_ln703_505_fu_36440468_p2 is absorbed into DSP add_ln703_505_reg_36506090_reg.
DSP Report: operator mul_ln1118_425_fu_6223_p2 is absorbed into DSP add_ln703_505_reg_36506090_reg.
DSP Report: Generating DSP mul_ln1118_175_fu_5342_p2, operation Mode is: A2*(B:0x3ffd6).
DSP Report: register mul_ln1118_175_fu_5342_p2 is absorbed into DSP mul_ln1118_175_fu_5342_p2.
DSP Report: operator mul_ln1118_175_fu_5342_p2 is absorbed into DSP mul_ln1118_175_fu_5342_p2.
DSP Report: Generating DSP mul_ln1118_314_fu_5791_p2, operation Mode is: A2*(B:0x3ffda).
DSP Report: register mul_ln1118_314_fu_5791_p2 is absorbed into DSP mul_ln1118_314_fu_5791_p2.
DSP Report: operator mul_ln1118_314_fu_5791_p2 is absorbed into DSP mul_ln1118_314_fu_5791_p2.
DSP Report: Generating DSP mul_ln1118_124_fu_4779_p2, operation Mode is: A2*(B:0x3ff94).
DSP Report: register mul_ln1118_124_fu_4779_p2 is absorbed into DSP mul_ln1118_124_fu_4779_p2.
DSP Report: operator mul_ln1118_124_fu_4779_p2 is absorbed into DSP mul_ln1118_124_fu_4779_p2.
DSP Report: Generating DSP mul_ln1118_146_fu_4769_p2, operation Mode is: A2*(B:0x3ff93).
DSP Report: register mul_ln1118_146_fu_4769_p2 is absorbed into DSP mul_ln1118_146_fu_4769_p2.
DSP Report: operator mul_ln1118_146_fu_4769_p2 is absorbed into DSP mul_ln1118_146_fu_4769_p2.
DSP Report: Generating DSP mul_ln1118_742_fu_4753_p2, operation Mode is: A2*(B:0xb0).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP mul_ln1118_742_fu_4753_p2.
DSP Report: operator mul_ln1118_742_fu_4753_p2 is absorbed into DSP mul_ln1118_742_fu_4753_p2.
DSP Report: Generating DSP add_ln703_625_fu_36440614_p2, operation Mode is: PCIN+A2*(B:0x95).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP add_ln703_625_fu_36440614_p2.
DSP Report: operator add_ln703_625_fu_36440614_p2 is absorbed into DSP add_ln703_625_fu_36440614_p2.
DSP Report: operator mul_ln1118_557_fu_3300_p2 is absorbed into DSP add_ln703_625_fu_36440614_p2.
DSP Report: Generating DSP mul_ln1118_516_fu_4559_p2, operation Mode is: A''*(B:0x15).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_516_fu_4559_p2.
DSP Report: register data_24_V_read_1_reg_36504842_reg is absorbed into DSP mul_ln1118_516_fu_4559_p2.
DSP Report: operator mul_ln1118_516_fu_4559_p2 is absorbed into DSP mul_ln1118_516_fu_4559_p2.
DSP Report: Generating DSP add_ln703_604_fu_36454016_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_604_fu_36454016_p2 is absorbed into DSP add_ln703_604_fu_36454016_p2.
DSP Report: register add_ln703_604_fu_36454016_p2 is absorbed into DSP add_ln703_604_fu_36454016_p2.
DSP Report: register add_ln703_604_fu_36454016_p2 is absorbed into DSP add_ln703_604_fu_36454016_p2.
DSP Report: register add_ln703_604_fu_36454016_p2 is absorbed into DSP add_ln703_604_fu_36454016_p2.
DSP Report: register add_ln703_604_fu_36454016_p2 is absorbed into DSP add_ln703_604_fu_36454016_p2.
DSP Report: operator add_ln703_604_fu_36454016_p2 is absorbed into DSP add_ln703_604_fu_36454016_p2.
DSP Report: Generating DSP mul_ln1118_630_fu_6374_p2, operation Mode is: A''*(B:0x3ffd4).
DSP Report: register mul_ln1118_630_fu_6374_p2 is absorbed into DSP mul_ln1118_630_fu_6374_p2.
DSP Report: register mul_ln1118_630_fu_6374_p2 is absorbed into DSP mul_ln1118_630_fu_6374_p2.
DSP Report: operator mul_ln1118_630_fu_6374_p2 is absorbed into DSP mul_ln1118_630_fu_6374_p2.
DSP Report: Generating DSP mul_ln1118_397_fu_4461_p2, operation Mode is: A2*(B:0x3ffea).
DSP Report: register mul_ln1118_397_fu_4461_p2 is absorbed into DSP mul_ln1118_397_fu_4461_p2.
DSP Report: operator mul_ln1118_397_fu_4461_p2 is absorbed into DSP mul_ln1118_397_fu_4461_p2.
DSP Report: Generating DSP add_ln703_601_reg_36506120_reg, operation Mode is: C+A2*(B:0x39).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP add_ln703_601_reg_36506120_reg.
DSP Report: register add_ln703_601_reg_36506120_reg is absorbed into DSP add_ln703_601_reg_36506120_reg.
DSP Report: operator add_ln703_601_fu_36440608_p2 is absorbed into DSP add_ln703_601_reg_36506120_reg.
DSP Report: operator mul_ln1118_553_fu_3841_p2 is absorbed into DSP add_ln703_601_reg_36506120_reg.
DSP Report: Generating DSP add_ln703_602_fu_36454000_p2, operation Mode is: PCIN+A''*(B:0x39).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP add_ln703_602_fu_36454000_p2.
DSP Report: register add_ln703_602_fu_36454000_p2 is absorbed into DSP add_ln703_602_fu_36454000_p2.
DSP Report: operator add_ln703_602_fu_36454000_p2 is absorbed into DSP add_ln703_602_fu_36454000_p2.
DSP Report: operator mul_ln1118_454_fu_3224_p2 is absorbed into DSP add_ln703_602_fu_36454000_p2.
DSP Report: Generating DSP mul_ln1118_141_reg_6348884_reg, operation Mode is: (A2*(B:0xd5))'.
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_141_reg_6348884_reg.
DSP Report: register mul_ln1118_141_reg_6348884_reg is absorbed into DSP mul_ln1118_141_reg_6348884_reg.
DSP Report: operator mul_ln1118_141_fu_2715_p2 is absorbed into DSP mul_ln1118_141_reg_6348884_reg.
DSP Report: Generating DSP add_ln703_37_fu_36438179_p2, operation Mode is: (C:0xfffffffc4000)+A2*(B:0x9b).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP add_ln703_37_fu_36438179_p2.
DSP Report: operator add_ln703_37_fu_36438179_p2 is absorbed into DSP add_ln703_37_fu_36438179_p2.
DSP Report: operator mul_ln1118_36_fu_5792_p2 is absorbed into DSP add_ln703_37_fu_36438179_p2.
DSP Report: Generating DSP add_ln703_38_reg_36505630_reg, operation Mode is: PCIN+A2*(B:0x136).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP add_ln703_38_reg_36505630_reg.
DSP Report: register add_ln703_38_reg_36505630_reg is absorbed into DSP add_ln703_38_reg_36505630_reg.
DSP Report: operator add_ln703_38_fu_36438189_p2 is absorbed into DSP add_ln703_38_reg_36505630_reg.
DSP Report: operator mul_ln1118_16_fu_4500_p2 is absorbed into DSP add_ln703_38_reg_36505630_reg.
DSP Report: Generating DSP add_ln703_128_fu_36438825_p2, operation Mode is: C'+A2*(B:0x3b).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP add_ln703_128_fu_36438825_p2.
DSP Report: register add_ln703_128_fu_36438825_p2 is absorbed into DSP add_ln703_128_fu_36438825_p2.
DSP Report: operator add_ln703_128_fu_36438825_p2 is absorbed into DSP add_ln703_128_fu_36438825_p2.
DSP Report: operator mul_ln1118_120_fu_3769_p2 is absorbed into DSP add_ln703_128_fu_36438825_p2.
DSP Report: Generating DSP add_ln703_129_reg_36505720_reg, operation Mode is: C+A2*(B:0x57).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP add_ln703_129_reg_36505720_reg.
DSP Report: register add_ln703_129_reg_36505720_reg is absorbed into DSP add_ln703_129_reg_36505720_reg.
DSP Report: operator add_ln703_129_fu_36438835_p2 is absorbed into DSP add_ln703_129_reg_36505720_reg.
DSP Report: operator mul_ln1118_78_fu_4421_p2 is absorbed into DSP add_ln703_129_reg_36505720_reg.
DSP Report: Generating DSP mul_ln1118_377_fu_5968_p2, operation Mode is: A2*(B:0x3ffe7).
DSP Report: register mul_ln1118_377_fu_5968_p2 is absorbed into DSP mul_ln1118_377_fu_5968_p2.
DSP Report: operator mul_ln1118_377_fu_5968_p2 is absorbed into DSP mul_ln1118_377_fu_5968_p2.
DSP Report: Generating DSP mul_ln1118_358_fu_3042_p2, operation Mode is: A''*(B:0x3ffa1).
DSP Report: register mul_ln1118_358_fu_3042_p2 is absorbed into DSP mul_ln1118_358_fu_3042_p2.
DSP Report: register mul_ln1118_358_fu_3042_p2 is absorbed into DSP mul_ln1118_358_fu_3042_p2.
DSP Report: operator mul_ln1118_358_fu_3042_p2 is absorbed into DSP mul_ln1118_358_fu_3042_p2.
DSP Report: Generating DSP mul_ln1118_324_fu_4740_p2, operation Mode is: A''*(B:0x3ff9a).
DSP Report: register mul_ln1118_324_fu_4740_p2 is absorbed into DSP mul_ln1118_324_fu_4740_p2.
DSP Report: register mul_ln1118_324_fu_4740_p2 is absorbed into DSP mul_ln1118_324_fu_4740_p2.
DSP Report: operator mul_ln1118_324_fu_4740_p2 is absorbed into DSP mul_ln1118_324_fu_4740_p2.
DSP Report: Generating DSP mul_ln1118_342_fu_4884_p2, operation Mode is: A''*(B:0x3ff8c).
DSP Report: register mul_ln1118_342_fu_4884_p2 is absorbed into DSP mul_ln1118_342_fu_4884_p2.
DSP Report: register mul_ln1118_342_fu_4884_p2 is absorbed into DSP mul_ln1118_342_fu_4884_p2.
DSP Report: operator mul_ln1118_342_fu_4884_p2 is absorbed into DSP mul_ln1118_342_fu_4884_p2.
DSP Report: Generating DSP mul_ln1118_253_fu_5811_p2, operation Mode is: A''*(B:0x3ffac).
DSP Report: register mul_ln1118_253_fu_5811_p2 is absorbed into DSP mul_ln1118_253_fu_5811_p2.
DSP Report: register mul_ln1118_253_fu_5811_p2 is absorbed into DSP mul_ln1118_253_fu_5811_p2.
DSP Report: operator mul_ln1118_253_fu_5811_p2 is absorbed into DSP mul_ln1118_253_fu_5811_p2.
DSP Report: Generating DSP add_ln703_1263_fu_36458241_p2, operation Mode is: C+A''*(B:0x86).
DSP Report: register data_42_V_read_int_reg_reg is absorbed into DSP add_ln703_1263_fu_36458241_p2.
DSP Report: register data_42_V_read_1_reg_36504594_reg is absorbed into DSP add_ln703_1263_fu_36458241_p2.
DSP Report: operator add_ln703_1263_fu_36458241_p2 is absorbed into DSP add_ln703_1263_fu_36458241_p2.
DSP Report: operator mul_ln1118_879_fu_6474_p2 is absorbed into DSP add_ln703_1263_fu_36458241_p2.
DSP Report: Generating DSP mul_ln1118_607_fu_4734_p2, operation Mode is: A''*(B:0xc6).
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP mul_ln1118_607_fu_4734_p2.
DSP Report: register data_29_V_read_1_reg_36504776_reg is absorbed into DSP mul_ln1118_607_fu_4734_p2.
DSP Report: operator mul_ln1118_607_fu_4734_p2 is absorbed into DSP mul_ln1118_607_fu_4734_p2.
DSP Report: Generating DSP add_ln703_1262_fu_36458231_p2, operation Mode is: PCIN+A''*(B:0xc9).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP add_ln703_1262_fu_36458231_p2.
DSP Report: register zext_ln1118_158_reg_36505032_reg is absorbed into DSP add_ln703_1262_fu_36458231_p2.
DSP Report: operator add_ln703_1262_fu_36458231_p2 is absorbed into DSP add_ln703_1262_fu_36458231_p2.
DSP Report: operator mul_ln1118_230_fu_2621_p2 is absorbed into DSP add_ln703_1262_fu_36458231_p2.
DSP Report: Generating DSP mul_ln1118_722_fu_4482_p2, operation Mode is: A''*(B:0x3ff76).
DSP Report: register mul_ln1118_722_fu_4482_p2 is absorbed into DSP mul_ln1118_722_fu_4482_p2.
DSP Report: register mul_ln1118_722_fu_4482_p2 is absorbed into DSP mul_ln1118_722_fu_4482_p2.
DSP Report: operator mul_ln1118_722_fu_4482_p2 is absorbed into DSP mul_ln1118_722_fu_4482_p2.
DSP Report: Generating DSP mul_ln1118_112_fu_5343_p2, operation Mode is: A2*(B:0xc8).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_112_fu_5343_p2.
DSP Report: operator mul_ln1118_112_fu_5343_p2 is absorbed into DSP mul_ln1118_112_fu_5343_p2.
DSP Report: Generating DSP add_ln703_169_fu_36439075_p2, operation Mode is: PCIN+A2*(B:0xd6).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP add_ln703_169_fu_36439075_p2.
DSP Report: operator add_ln703_169_fu_36439075_p2 is absorbed into DSP add_ln703_169_fu_36439075_p2.
DSP Report: operator mul_ln1118_95_fu_3776_p2 is absorbed into DSP add_ln703_169_fu_36439075_p2.
DSP Report: Generating DSP mul_ln1118_156_fu_6263_p2, operation Mode is: A2*(B:0x56).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_156_fu_6263_p2.
DSP Report: operator mul_ln1118_156_fu_6263_p2 is absorbed into DSP mul_ln1118_156_fu_6263_p2.
DSP Report: Generating DSP add_ln703_173_fu_36439107_p2, operation Mode is: PCIN+A2*(B:0xa1).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP add_ln703_173_fu_36439107_p2.
DSP Report: operator add_ln703_173_fu_36439107_p2 is absorbed into DSP add_ln703_173_fu_36439107_p2.
DSP Report: operator mul_ln1118_178_fu_5775_p2 is absorbed into DSP add_ln703_173_fu_36439107_p2.
DSP Report: Generating DSP add_ln703_173_fu_36439107_p2, operation Mode is: PCIN+A2*(B:0x9c).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP add_ln703_173_fu_36439107_p2.
DSP Report: operator add_ln703_173_fu_36439107_p2 is absorbed into DSP add_ln703_173_fu_36439107_p2.
DSP Report: operator mul_ln1118_135_fu_5629_p2 is absorbed into DSP add_ln703_173_fu_36439107_p2.
DSP Report: Generating DSP add_ln703_173_fu_36439107_p2, operation Mode is: PCIN+A2*(B:0x5a).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP add_ln703_173_fu_36439107_p2.
DSP Report: operator add_ln703_173_fu_36439107_p2 is absorbed into DSP add_ln703_173_fu_36439107_p2.
DSP Report: operator mul_ln1118_72_fu_5971_p2 is absorbed into DSP add_ln703_173_fu_36439107_p2.
DSP Report: Generating DSP mul_ln1118_53_fu_2962_p2, operation Mode is: A2*(B:0x14a).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_53_fu_2962_p2.
DSP Report: operator mul_ln1118_53_fu_2962_p2 is absorbed into DSP mul_ln1118_53_fu_2962_p2.
DSP Report: Generating DSP add_ln703_53_fu_36438319_p2, operation Mode is: PCIN+A2:B2+C'.
DSP Report: register add_ln703_53_fu_36438319_p2 is absorbed into DSP add_ln703_53_fu_36438319_p2.
DSP Report: register add_ln703_53_fu_36438319_p2 is absorbed into DSP add_ln703_53_fu_36438319_p2.
DSP Report: register add_ln703_53_fu_36438319_p2 is absorbed into DSP add_ln703_53_fu_36438319_p2.
DSP Report: operator add_ln703_53_fu_36438319_p2 is absorbed into DSP add_ln703_53_fu_36438319_p2.
DSP Report: Generating DSP add_ln703_12_fu_36437953_p2, operation Mode is: (C:0xffffffff5800)+A2*(B:0x17e).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP add_ln703_12_fu_36437953_p2.
DSP Report: operator add_ln703_12_fu_36437953_p2 is absorbed into DSP add_ln703_12_fu_36437953_p2.
DSP Report: operator mul_ln1118_11_fu_4789_p2 is absorbed into DSP add_ln703_12_fu_36437953_p2.
DSP Report: Generating DSP mul_ln1118_199_reg_6349051_reg, operation Mode is: (A2*(B:0xde))'.
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_199_reg_6349051_reg.
DSP Report: register mul_ln1118_199_reg_6349051_reg is absorbed into DSP mul_ln1118_199_reg_6349051_reg.
DSP Report: operator mul_ln1118_199_fu_5047_p2 is absorbed into DSP mul_ln1118_199_reg_6349051_reg.
DSP Report: Generating DSP mul_ln1118_57_fu_3770_p2, operation Mode is: A2*(B:0x3ffad).
DSP Report: register mul_ln1118_57_fu_3770_p2 is absorbed into DSP mul_ln1118_57_fu_3770_p2.
DSP Report: operator mul_ln1118_57_fu_3770_p2 is absorbed into DSP mul_ln1118_57_fu_3770_p2.
DSP Report: Generating DSP mul_ln1118_34_fu_3778_p2, operation Mode is: A2*(B:0x52).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_34_fu_3778_p2.
DSP Report: operator mul_ln1118_34_fu_3778_p2 is absorbed into DSP mul_ln1118_34_fu_3778_p2.
DSP Report: Generating DSP add_ln703_87_fu_36438577_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_87_fu_36438577_p2 is absorbed into DSP add_ln703_87_fu_36438577_p2.
DSP Report: Generating DSP add_ln703_17_fu_36438003_p2, operation Mode is: (C:0xffffffffdc00)+A2*(B:0x16).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP add_ln703_17_fu_36438003_p2.
DSP Report: operator add_ln703_17_fu_36438003_p2 is absorbed into DSP add_ln703_17_fu_36438003_p2.
DSP Report: operator mul_ln1118_15_fu_5436_p2 is absorbed into DSP add_ln703_17_fu_36438003_p2.
DSP Report: Generating DSP add_ln703_87_reg_36505680_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register add_ln703_87_reg_36505680_reg is absorbed into DSP add_ln703_87_reg_36505680_reg.
DSP Report: operator add_ln703_87_fu_36438577_p2 is absorbed into DSP add_ln703_87_reg_36505680_reg.
DSP Report: Generating DSP mul_ln1118_76_reg_6348683_reg, operation Mode is: (A2*(B:0x3ffa5))'.
DSP Report: register mul_ln1118_76_reg_6348683_reg is absorbed into DSP mul_ln1118_76_reg_6348683_reg.
DSP Report: register mul_ln1118_76_reg_6348683_reg is absorbed into DSP mul_ln1118_76_reg_6348683_reg.
DSP Report: operator mul_ln1118_76_fu_2987_p2 is absorbed into DSP mul_ln1118_76_reg_6348683_reg.
DSP Report: Generating DSP add_ln703_346_fu_36439881_p2, operation Mode is: C+A2*(B:0x66).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP add_ln703_346_fu_36439881_p2.
DSP Report: operator add_ln703_346_fu_36439881_p2 is absorbed into DSP add_ln703_346_fu_36439881_p2.
DSP Report: operator mul_ln1118_228_fu_5730_p2 is absorbed into DSP add_ln703_346_fu_36439881_p2.
DSP Report: Generating DSP mul_ln1118_162_fu_4499_p2, operation Mode is: A2*(B:0x3ffd5).
DSP Report: register mul_ln1118_162_fu_4499_p2 is absorbed into DSP mul_ln1118_162_fu_4499_p2.
DSP Report: operator mul_ln1118_162_fu_4499_p2 is absorbed into DSP mul_ln1118_162_fu_4499_p2.
DSP Report: Generating DSP add_ln703_348_fu_36439887_p2, operation Mode is: C+A2*(B:0x68).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP add_ln703_348_fu_36439887_p2.
DSP Report: operator add_ln703_348_fu_36439887_p2 is absorbed into DSP add_ln703_348_fu_36439887_p2.
DSP Report: operator mul_ln1118_357_fu_4326_p2 is absorbed into DSP add_ln703_348_fu_36439887_p2.
DSP Report: Generating DSP mul_ln1118_376_fu_4066_p2, operation Mode is: A2*(B:0x2f).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_376_fu_4066_p2.
DSP Report: operator mul_ln1118_376_fu_4066_p2 is absorbed into DSP mul_ln1118_376_fu_4066_p2.
DSP Report: Generating DSP add_ln703_352_fu_36439913_p2, operation Mode is: PCIN+A2*(B:0x23).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP add_ln703_352_fu_36439913_p2.
DSP Report: operator add_ln703_352_fu_36439913_p2 is absorbed into DSP add_ln703_352_fu_36439913_p2.
DSP Report: operator mul_ln1118_322_fu_3061_p2 is absorbed into DSP add_ln703_352_fu_36439913_p2.
DSP Report: Generating DSP mul_ln1118_118_reg_6348814_reg, operation Mode is: (A2*(B:0x3ff9e))'.
DSP Report: register mul_ln1118_118_reg_6348814_reg is absorbed into DSP mul_ln1118_118_reg_6348814_reg.
DSP Report: register mul_ln1118_118_reg_6348814_reg is absorbed into DSP mul_ln1118_118_reg_6348814_reg.
DSP Report: operator mul_ln1118_118_fu_4342_p2 is absorbed into DSP mul_ln1118_118_reg_6348814_reg.
DSP Report: Generating DSP mul_ln1118_452_fu_2913_p2, operation Mode is: A''*(B:0x3ffb3).
DSP Report: register mul_ln1118_452_fu_2913_p2 is absorbed into DSP mul_ln1118_452_fu_2913_p2.
DSP Report: register mul_ln1118_452_fu_2913_p2 is absorbed into DSP mul_ln1118_452_fu_2913_p2.
DSP Report: operator mul_ln1118_452_fu_2913_p2 is absorbed into DSP mul_ln1118_452_fu_2913_p2.
DSP Report: Generating DSP mul_ln1118_533_fu_4441_p2, operation Mode is: A''*(B:0x3ffb4).
DSP Report: register mul_ln1118_533_fu_4441_p2 is absorbed into DSP mul_ln1118_533_fu_4441_p2.
DSP Report: register mul_ln1118_533_fu_4441_p2 is absorbed into DSP mul_ln1118_533_fu_4441_p2.
DSP Report: operator mul_ln1118_533_fu_4441_p2 is absorbed into DSP mul_ln1118_533_fu_4441_p2.
DSP Report: Generating DSP mul_ln1118_551_fu_6215_p2, operation Mode is: A''*(B:0x3ff73).
DSP Report: register mul_ln1118_551_fu_6215_p2 is absorbed into DSP mul_ln1118_551_fu_6215_p2.
DSP Report: register mul_ln1118_551_fu_6215_p2 is absorbed into DSP mul_ln1118_551_fu_6215_p2.
DSP Report: operator mul_ln1118_551_fu_6215_p2 is absorbed into DSP mul_ln1118_551_fu_6215_p2.
DSP Report: Generating DSP mul_ln1118_491_fu_4082_p2, operation Mode is: A''*(B:0x3ff71).
DSP Report: register mul_ln1118_491_fu_4082_p2 is absorbed into DSP mul_ln1118_491_fu_4082_p2.
DSP Report: register mul_ln1118_491_fu_4082_p2 is absorbed into DSP mul_ln1118_491_fu_4082_p2.
DSP Report: operator mul_ln1118_491_fu_4082_p2 is absorbed into DSP mul_ln1118_491_fu_4082_p2.
DSP Report: Generating DSP mul_ln1118_349_fu_4322_p2, operation Mode is: A2*(B:0x3ffdb).
DSP Report: register mul_ln1118_349_fu_4322_p2 is absorbed into DSP mul_ln1118_349_fu_4322_p2.
DSP Report: operator mul_ln1118_349_fu_4322_p2 is absorbed into DSP mul_ln1118_349_fu_4322_p2.
DSP Report: Generating DSP mul_ln1118_443_fu_6502_p2, operation Mode is: A2*(B:0x3ffdb).
DSP Report: register mul_ln1118_443_fu_6502_p2 is absorbed into DSP mul_ln1118_443_fu_6502_p2.
DSP Report: operator mul_ln1118_443_fu_6502_p2 is absorbed into DSP mul_ln1118_443_fu_6502_p2.
DSP Report: Generating DSP mul_ln1118_333_fu_3105_p2, operation Mode is: A2*(B:0x3ffc9).
DSP Report: register mul_ln1118_333_fu_3105_p2 is absorbed into DSP mul_ln1118_333_fu_3105_p2.
DSP Report: operator mul_ln1118_333_fu_3105_p2 is absorbed into DSP mul_ln1118_333_fu_3105_p2.
DSP Report: Generating DSP add_ln703_408_fu_36440135_p2, operation Mode is: C+A2*(B:0x68).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP add_ln703_408_fu_36440135_p2.
DSP Report: operator add_ln703_408_fu_36440135_p2 is absorbed into DSP add_ln703_408_fu_36440135_p2.
DSP Report: operator mul_ln1118_363_fu_3755_p2 is absorbed into DSP add_ln703_408_fu_36440135_p2.
DSP Report: Generating DSP mul_ln1118_308_fu_4765_p2, operation Mode is: A2*(B:0x3ffac).
DSP Report: register mul_ln1118_308_fu_4765_p2 is absorbed into DSP mul_ln1118_308_fu_4765_p2.
DSP Report: operator mul_ln1118_308_fu_4765_p2 is absorbed into DSP mul_ln1118_308_fu_4765_p2.
DSP Report: Generating DSP add_ln703_11_fu_36437943_p2, operation Mode is: (C:0xfffffffaa000)+A2*(B:0x5a).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP add_ln703_11_fu_36437943_p2.
DSP Report: operator add_ln703_11_fu_36437943_p2 is absorbed into DSP add_ln703_11_fu_36437943_p2.
DSP Report: operator mul_ln1118_10_fu_5794_p2 is absorbed into DSP add_ln703_11_fu_36437943_p2.
DSP Report: Generating DSP mul_ln1118_245_fu_5104_p2, operation Mode is: A''*(B:0x3ff7b).
DSP Report: register mul_ln1118_245_fu_5104_p2 is absorbed into DSP mul_ln1118_245_fu_5104_p2.
DSP Report: register mul_ln1118_245_fu_5104_p2 is absorbed into DSP mul_ln1118_245_fu_5104_p2.
DSP Report: operator mul_ln1118_245_fu_5104_p2 is absorbed into DSP mul_ln1118_245_fu_5104_p2.
DSP Report: Generating DSP mul_ln1118_119_fu_3337_p2, operation Mode is: A2*(B:0x57).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_119_fu_3337_p2.
DSP Report: operator mul_ln1118_119_fu_3337_p2 is absorbed into DSP mul_ln1118_119_fu_3337_p2.
DSP Report: Generating DSP add_ln703_134_fu_36438867_p2, operation Mode is: PCIN+A2*(B:0xfd).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP add_ln703_134_fu_36438867_p2.
DSP Report: operator add_ln703_134_fu_36438867_p2 is absorbed into DSP add_ln703_134_fu_36438867_p2.
DSP Report: operator mul_ln1118_143_fu_2754_p2 is absorbed into DSP add_ln703_134_fu_36438867_p2.
DSP Report: Generating DSP mul_ln1118_84_fu_5777_p2, operation Mode is: A2*(B:0x128).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_84_fu_5777_p2.
DSP Report: operator mul_ln1118_84_fu_5777_p2 is absorbed into DSP mul_ln1118_84_fu_5777_p2.
DSP Report: Generating DSP add_ln703_131_fu_36438841_p2, operation Mode is: C+A2*(B:0x3fe38).
DSP Report: register add_ln703_131_fu_36438841_p2 is absorbed into DSP add_ln703_131_fu_36438841_p2.
DSP Report: operator add_ln703_131_fu_36438841_p2 is absorbed into DSP add_ln703_131_fu_36438841_p2.
DSP Report: operator mul_ln1118_18_fu_4749_p2 is absorbed into DSP add_ln703_131_fu_36438841_p2.
DSP Report: Generating DSP add_ln703_131_fu_36438841_p2, operation Mode is: PCIN+A:B.
DSP Report: operator add_ln703_131_fu_36438841_p2 is absorbed into DSP add_ln703_131_fu_36438841_p2.
DSP Report: Generating DSP mul_ln1118_79_fu_6055_p2, operation Mode is: A2*(B:0xb8).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_79_fu_6055_p2.
DSP Report: operator mul_ln1118_79_fu_6055_p2 is absorbed into DSP mul_ln1118_79_fu_6055_p2.
DSP Report: Generating DSP add_ln703_133_fu_36438857_p2, operation Mode is: C+A2*(B:0x3ff0e).
DSP Report: register add_ln703_133_fu_36438857_p2 is absorbed into DSP add_ln703_133_fu_36438857_p2.
DSP Report: operator add_ln703_133_fu_36438857_p2 is absorbed into DSP add_ln703_133_fu_36438857_p2.
DSP Report: operator mul_ln1118_59_fu_5784_p2 is absorbed into DSP add_ln703_133_fu_36438857_p2.
DSP Report: Generating DSP mul_ln1118_38_fu_2776_p2, operation Mode is: A2*(B:0x3fed5).
DSP Report: register mul_ln1118_38_fu_2776_p2 is absorbed into DSP mul_ln1118_38_fu_2776_p2.
DSP Report: operator mul_ln1118_38_fu_2776_p2 is absorbed into DSP mul_ln1118_38_fu_2776_p2.
DSP Report: Generating DSP mul_ln1118_203_fu_3754_p2, operation Mode is: A2*(B:0x3ffc3).
DSP Report: register mul_ln1118_203_fu_3754_p2 is absorbed into DSP mul_ln1118_203_fu_3754_p2.
DSP Report: operator mul_ln1118_203_fu_3754_p2 is absorbed into DSP mul_ln1118_203_fu_3754_p2.
DSP Report: Generating DSP mul_ln1118_161_fu_6561_p2, operation Mode is: A2*(B:0x3ffb6).
DSP Report: register mul_ln1118_161_fu_6561_p2 is absorbed into DSP mul_ln1118_161_fu_6561_p2.
DSP Report: operator mul_ln1118_161_fu_6561_p2 is absorbed into DSP mul_ln1118_161_fu_6561_p2.
DSP Report: Generating DSP mul_ln1118_99_fu_3729_p2, operation Mode is: A2*(B:0x3ff9b).
DSP Report: register mul_ln1118_99_fu_3729_p2 is absorbed into DSP mul_ln1118_99_fu_3729_p2.
DSP Report: operator mul_ln1118_99_fu_3729_p2 is absorbed into DSP mul_ln1118_99_fu_3729_p2.
DSP Report: Generating DSP mul_ln1118_139_fu_3757_p2, operation Mode is: A2*(B:0x3ffaa).
DSP Report: register mul_ln1118_139_fu_3757_p2 is absorbed into DSP mul_ln1118_139_fu_3757_p2.
DSP Report: operator mul_ln1118_139_fu_3757_p2 is absorbed into DSP mul_ln1118_139_fu_3757_p2.
DSP Report: Generating DSP add_ln703_540_fu_36453644_p2, operation Mode is: C+A''*(B:0x63).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP add_ln703_540_fu_36453644_p2.
DSP Report: register add_ln703_540_fu_36453644_p2 is absorbed into DSP add_ln703_540_fu_36453644_p2.
DSP Report: operator add_ln703_540_fu_36453644_p2 is absorbed into DSP add_ln703_540_fu_36453644_p2.
DSP Report: operator mul_ln1118_568_fu_6228_p2 is absorbed into DSP add_ln703_540_fu_36453644_p2.
DSP Report: Generating DSP mul_ln1118_470_fu_2886_p2, operation Mode is: A''*(B:0x3ffb9).
DSP Report: register mul_ln1118_470_fu_2886_p2 is absorbed into DSP mul_ln1118_470_fu_2886_p2.
DSP Report: register mul_ln1118_470_fu_2886_p2 is absorbed into DSP mul_ln1118_470_fu_2886_p2.
DSP Report: operator mul_ln1118_470_fu_2886_p2 is absorbed into DSP mul_ln1118_470_fu_2886_p2.
DSP Report: Generating DSP mul_ln1118_490_fu_6090_p2, operation Mode is: A''*(B:0x3ffaa).
DSP Report: register mul_ln1118_490_fu_6090_p2 is absorbed into DSP mul_ln1118_490_fu_6090_p2.
DSP Report: register mul_ln1118_490_fu_6090_p2 is absorbed into DSP mul_ln1118_490_fu_6090_p2.
DSP Report: operator mul_ln1118_490_fu_6090_p2 is absorbed into DSP mul_ln1118_490_fu_6090_p2.
DSP Report: Generating DSP mul_ln1118_367_fu_3047_p2, operation Mode is: A''*(B:0x55).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_367_fu_3047_p2.
DSP Report: register zext_ln1118_263_reg_36505207_reg is absorbed into DSP mul_ln1118_367_fu_3047_p2.
DSP Report: operator mul_ln1118_367_fu_3047_p2 is absorbed into DSP mul_ln1118_367_fu_3047_p2.
DSP Report: Generating DSP add_ln703_538_fu_36453628_p2, operation Mode is: PCIN+A''*(B:0x7b).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP add_ln703_538_fu_36453628_p2.
DSP Report: register add_ln703_602_fu_36454000_p2 is absorbed into DSP add_ln703_538_fu_36453628_p2.
DSP Report: operator add_ln703_538_fu_36453628_p2 is absorbed into DSP add_ln703_538_fu_36453628_p2.
DSP Report: operator mul_ln1118_451_fu_6367_p2 is absorbed into DSP add_ln703_538_fu_36453628_p2.
DSP Report: Generating DSP mul_ln1118_395_fu_5238_p2, operation Mode is: A2*(B:0x57).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_395_fu_5238_p2.
DSP Report: operator mul_ln1118_395_fu_5238_p2 is absorbed into DSP mul_ln1118_395_fu_5238_p2.
DSP Report: Generating DSP mul_ln1118_307_fu_4703_p2, operation Mode is: A''*(B:0x3ff4a).
DSP Report: register mul_ln1118_307_fu_4703_p2 is absorbed into DSP mul_ln1118_307_fu_4703_p2.
DSP Report: register mul_ln1118_307_fu_4703_p2 is absorbed into DSP mul_ln1118_307_fu_4703_p2.
DSP Report: operator mul_ln1118_307_fu_4703_p2 is absorbed into DSP mul_ln1118_307_fu_4703_p2.
DSP Report: Generating DSP mul_ln1118_332_fu_6494_p2, operation Mode is: A''*(B:0x3ff94).
DSP Report: register mul_ln1118_332_fu_6494_p2 is absorbed into DSP mul_ln1118_332_fu_6494_p2.
DSP Report: register mul_ln1118_332_fu_6494_p2 is absorbed into DSP mul_ln1118_332_fu_6494_p2.
DSP Report: operator mul_ln1118_332_fu_6494_p2 is absorbed into DSP mul_ln1118_332_fu_6494_p2.
DSP Report: Generating DSP mul_ln1118_284_fu_4591_p2, operation Mode is: A''*(B:0x3ff2c).
DSP Report: register mul_ln1118_284_fu_4591_p2 is absorbed into DSP mul_ln1118_284_fu_4591_p2.
DSP Report: register mul_ln1118_284_fu_4591_p2 is absorbed into DSP mul_ln1118_284_fu_4591_p2.
DSP Report: operator mul_ln1118_284_fu_4591_p2 is absorbed into DSP mul_ln1118_284_fu_4591_p2.
DSP Report: Generating DSP mul_ln1118_65_fu_5790_p2, operation Mode is: A2*(B:0x3ffeb).
DSP Report: register mul_ln1118_65_fu_5790_p2 is absorbed into DSP mul_ln1118_65_fu_5790_p2.
DSP Report: operator mul_ln1118_65_fu_5790_p2 is absorbed into DSP mul_ln1118_65_fu_5790_p2.
DSP Report: Generating DSP mul_ln1118_458_fu_4217_p2, operation Mode is: A''*(B:0x3ffb4).
DSP Report: register mul_ln1118_458_fu_4217_p2 is absorbed into DSP mul_ln1118_458_fu_4217_p2.
DSP Report: register mul_ln1118_458_fu_4217_p2 is absorbed into DSP mul_ln1118_458_fu_4217_p2.
DSP Report: operator mul_ln1118_458_fu_4217_p2 is absorbed into DSP mul_ln1118_458_fu_4217_p2.
DSP Report: Generating DSP mul_ln1118_538_fu_2709_p2, operation Mode is: A''*(B:0x3ff85).
DSP Report: register mul_ln1118_533_fu_4441_p2 is absorbed into DSP mul_ln1118_538_fu_2709_p2.
DSP Report: register mul_ln1118_533_fu_4441_p2 is absorbed into DSP mul_ln1118_538_fu_2709_p2.
DSP Report: operator mul_ln1118_538_fu_2709_p2 is absorbed into DSP mul_ln1118_538_fu_2709_p2.
DSP Report: Generating DSP mul_ln1118_439_fu_5281_p2, operation Mode is: A''*(B:0x3ffa6).
DSP Report: register mul_ln1118_439_fu_5281_p2 is absorbed into DSP mul_ln1118_439_fu_5281_p2.
DSP Report: register mul_ln1118_439_fu_5281_p2 is absorbed into DSP mul_ln1118_439_fu_5281_p2.
DSP Report: operator mul_ln1118_439_fu_5281_p2 is absorbed into DSP mul_ln1118_439_fu_5281_p2.
DSP Report: Generating DSP mul_ln1118_346_fu_2871_p2, operation Mode is: A''*(B:0x3ffb3).
DSP Report: register mul_ln1118_346_fu_2871_p2 is absorbed into DSP mul_ln1118_346_fu_2871_p2.
DSP Report: register mul_ln1118_346_fu_2871_p2 is absorbed into DSP mul_ln1118_346_fu_2871_p2.
DSP Report: operator mul_ln1118_346_fu_2871_p2 is absorbed into DSP mul_ln1118_346_fu_2871_p2.
DSP Report: Generating DSP add_ln703_843_fu_36455585_p2, operation Mode is: C+A''*(B:0xad).
DSP Report: register data_43_V_read_int_reg_reg is absorbed into DSP add_ln703_843_fu_36455585_p2.
DSP Report: register data_43_V_read_1_reg_36504577_reg is absorbed into DSP add_ln703_843_fu_36455585_p2.
DSP Report: operator add_ln703_843_fu_36455585_p2 is absorbed into DSP add_ln703_843_fu_36455585_p2.
DSP Report: operator mul_ln1118_900_fu_6091_p2 is absorbed into DSP add_ln703_843_fu_36455585_p2.
DSP Report: Generating DSP mul_ln1118_195_fu_5066_p2, operation Mode is: A2*(B:0x3ffea).
DSP Report: register mul_ln1118_195_fu_5066_p2 is absorbed into DSP mul_ln1118_195_fu_5066_p2.
DSP Report: operator mul_ln1118_195_fu_5066_p2 is absorbed into DSP mul_ln1118_195_fu_5066_p2.
DSP Report: Generating DSP add_ln703_185_reg_36505780_reg, operation Mode is: C+A2*(B:0x3ffbd).
DSP Report: register add_ln703_185_reg_36505780_reg is absorbed into DSP add_ln703_185_reg_36505780_reg.
DSP Report: register add_ln703_185_reg_36505780_reg is absorbed into DSP add_ln703_185_reg_36505780_reg.
DSP Report: operator add_ln703_185_fu_36439155_p2 is absorbed into DSP add_ln703_185_reg_36505780_reg.
DSP Report: operator mul_ln1118_219_fu_5651_p2 is absorbed into DSP add_ln703_185_reg_36505780_reg.
DSP Report: Generating DSP mul_ln1118_108_reg_6348785_reg, operation Mode is: (A2*(B:0x61))'.
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_108_reg_6348785_reg.
DSP Report: register mul_ln1118_108_reg_6348785_reg is absorbed into DSP mul_ln1118_108_reg_6348785_reg.
DSP Report: operator mul_ln1118_108_fu_4257_p2 is absorbed into DSP mul_ln1118_108_reg_6348785_reg.
DSP Report: Generating DSP mul_ln1118_90_reg_6348728_reg, operation Mode is: (A2*(B:0x3ff8a))'.
DSP Report: register mul_ln1118_90_reg_6348728_reg is absorbed into DSP mul_ln1118_90_reg_6348728_reg.
DSP Report: register mul_ln1118_90_reg_6348728_reg is absorbed into DSP mul_ln1118_90_reg_6348728_reg.
DSP Report: operator mul_ln1118_90_fu_5783_p2 is absorbed into DSP mul_ln1118_90_reg_6348728_reg.
DSP Report: Generating DSP mul_ln1118_152_fu_5781_p2, operation Mode is: A2*(B:0x3ffe7).
DSP Report: register mul_ln1118_152_fu_5781_p2 is absorbed into DSP mul_ln1118_152_fu_5781_p2.
DSP Report: operator mul_ln1118_152_fu_5781_p2 is absorbed into DSP mul_ln1118_152_fu_5781_p2.
DSP Report: Generating DSP mul_ln1118_131_fu_2775_p2, operation Mode is: A2*(B:0x3ffe3).
DSP Report: register mul_ln1118_131_fu_2775_p2 is absorbed into DSP mul_ln1118_131_fu_2775_p2.
DSP Report: operator mul_ln1118_131_fu_2775_p2 is absorbed into DSP mul_ln1118_131_fu_2775_p2.
DSP Report: Generating DSP add_ln703_168_fu_36451990_p2, operation Mode is: PCIN+A:B+C'.
DSP Report: register add_ln703_167_reg_36505760_reg is absorbed into DSP add_ln703_168_fu_36451990_p2.
DSP Report: operator add_ln703_168_fu_36451990_p2 is absorbed into DSP add_ln703_168_fu_36451990_p2.
DSP Report: Generating DSP add_ln703_66_reg_36505645_reg, operation Mode is: C+A2*(B:0x32).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP add_ln703_66_reg_36505645_reg.
DSP Report: register add_ln703_66_reg_36505645_reg is absorbed into DSP add_ln703_66_reg_36505645_reg.
DSP Report: operator add_ln703_66_fu_36438421_p2 is absorbed into DSP add_ln703_66_reg_36505645_reg.
DSP Report: operator mul_ln1118_49_fu_6019_p2 is absorbed into DSP add_ln703_66_reg_36505645_reg.
DSP Report: Generating DSP add_ln703_168_fu_36451990_p2, operation Mode is: PCIN+A:B.
DSP Report: operator add_ln703_168_fu_36451990_p2 is absorbed into DSP add_ln703_168_fu_36451990_p2.
DSP Report: Generating DSP mul_ln1118_288_fu_2669_p2, operation Mode is: A''*(B:0x3ff91).
DSP Report: register mul_ln1118_288_fu_2669_p2 is absorbed into DSP mul_ln1118_288_fu_2669_p2.
DSP Report: register mul_ln1118_288_fu_2669_p2 is absorbed into DSP mul_ln1118_288_fu_2669_p2.
DSP Report: operator mul_ln1118_288_fu_2669_p2 is absorbed into DSP mul_ln1118_288_fu_2669_p2.
DSP Report: Generating DSP mul_ln1118_170_fu_4331_p2, operation Mode is: A2*(B:0x3ff8e).
DSP Report: register mul_ln1118_170_fu_4331_p2 is absorbed into DSP mul_ln1118_170_fu_4331_p2.
DSP Report: operator mul_ln1118_170_fu_4331_p2 is absorbed into DSP mul_ln1118_170_fu_4331_p2.
DSP Report: Generating DSP mul_ln1118_190_fu_6221_p2, operation Mode is: A2*(B:0x3ffbd).
DSP Report: register mul_ln1118_190_fu_6221_p2 is absorbed into DSP mul_ln1118_190_fu_6221_p2.
DSP Report: operator mul_ln1118_190_fu_6221_p2 is absorbed into DSP mul_ln1118_190_fu_6221_p2.
DSP Report: Generating DSP mul_ln1118_104_fu_3096_p2, operation Mode is: A2*(B:0x3ff8d).
DSP Report: register mul_ln1118_104_fu_3096_p2 is absorbed into DSP mul_ln1118_104_fu_3096_p2.
DSP Report: operator mul_ln1118_104_fu_3096_p2 is absorbed into DSP mul_ln1118_104_fu_3096_p2.
DSP Report: Generating DSP mul_ln1118_98_fu_4719_p2, operation Mode is: A2*(B:0x3ffe5).
DSP Report: register mul_ln1118_98_fu_4719_p2 is absorbed into DSP mul_ln1118_98_fu_4719_p2.
DSP Report: operator mul_ln1118_98_fu_4719_p2 is absorbed into DSP mul_ln1118_98_fu_4719_p2.
DSP Report: Generating DSP add_ln703_337_fu_36439843_p2, operation Mode is: C+A2*(B:0x32).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP add_ln703_337_fu_36439843_p2.
DSP Report: operator add_ln703_337_fu_36439843_p2 is absorbed into DSP add_ln703_337_fu_36439843_p2.
DSP Report: operator mul_ln1118_250_fu_3758_p2 is absorbed into DSP add_ln703_337_fu_36439843_p2.
DSP Report: Generating DSP mul_ln1118_320_fu_3148_p2, operation Mode is: A2*(B:0x49).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_320_fu_3148_p2.
DSP Report: operator mul_ln1118_320_fu_3148_p2 is absorbed into DSP mul_ln1118_320_fu_3148_p2.
DSP Report: Generating DSP mul_ln1118_226_fu_5930_p2, operation Mode is: A2*(B:0x3ffca).
DSP Report: register mul_ln1118_226_fu_5930_p2 is absorbed into DSP mul_ln1118_226_fu_5930_p2.
DSP Report: operator mul_ln1118_226_fu_5930_p2 is absorbed into DSP mul_ln1118_226_fu_5930_p2.
DSP Report: Generating DSP add_ln703_490_fu_36440384_p2, operation Mode is: C+A2*(B:0x16).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP add_ln703_490_fu_36440384_p2.
DSP Report: operator add_ln703_490_fu_36440384_p2 is absorbed into DSP add_ln703_490_fu_36440384_p2.
DSP Report: operator mul_ln1118_556_fu_3627_p2 is absorbed into DSP add_ln703_490_fu_36440384_p2.
DSP Report: Generating DSP mul_ln1118_330_fu_3305_p2, operation Mode is: A2*(B:0x3ff69).
DSP Report: register mul_ln1118_330_fu_3305_p2 is absorbed into DSP mul_ln1118_330_fu_3305_p2.
DSP Report: operator mul_ln1118_330_fu_3305_p2 is absorbed into DSP mul_ln1118_330_fu_3305_p2.
DSP Report: Generating DSP mul_ln1118_347_fu_4752_p2, operation Mode is: A2*(B:0x3ff12).
DSP Report: register mul_ln1118_347_fu_4752_p2 is absorbed into DSP mul_ln1118_347_fu_4752_p2.
DSP Report: operator mul_ln1118_347_fu_4752_p2 is absorbed into DSP mul_ln1118_347_fu_4752_p2.
DSP Report: Generating DSP mul_ln1118_420_fu_6340_p2, operation Mode is: A2*(B:0x3feb5).
DSP Report: register mul_ln1118_420_fu_6340_p2 is absorbed into DSP mul_ln1118_420_fu_6340_p2.
DSP Report: operator mul_ln1118_420_fu_6340_p2 is absorbed into DSP mul_ln1118_420_fu_6340_p2.
DSP Report: Generating DSP mul_ln1118_559_fu_6220_p2, operation Mode is: A''*(B:0x3fec7).
DSP Report: register mul_ln1118_559_fu_6220_p2 is absorbed into DSP mul_ln1118_559_fu_6220_p2.
DSP Report: register mul_ln1118_559_fu_6220_p2 is absorbed into DSP mul_ln1118_559_fu_6220_p2.
DSP Report: operator mul_ln1118_559_fu_6220_p2 is absorbed into DSP mul_ln1118_559_fu_6220_p2.
DSP Report: Generating DSP mul_ln1118_386_fu_5953_p2, operation Mode is: A''*(B:0x31).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_386_fu_5953_p2.
DSP Report: register zext_ln1118_276_reg_36505234_reg is absorbed into DSP mul_ln1118_386_fu_5953_p2.
DSP Report: operator mul_ln1118_386_fu_5953_p2 is absorbed into DSP mul_ln1118_386_fu_5953_p2.
DSP Report: Generating DSP add_ln703_688_fu_36454556_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_688_fu_36454556_p2 is absorbed into DSP add_ln703_688_fu_36454556_p2.
DSP Report: register add_ln703_688_fu_36454556_p2 is absorbed into DSP add_ln703_688_fu_36454556_p2.
DSP Report: register add_ln703_688_fu_36454556_p2 is absorbed into DSP add_ln703_688_fu_36454556_p2.
DSP Report: register add_ln703_688_fu_36454556_p2 is absorbed into DSP add_ln703_688_fu_36454556_p2.
DSP Report: register add_ln703_688_fu_36454556_p2 is absorbed into DSP add_ln703_688_fu_36454556_p2.
DSP Report: operator add_ln703_688_fu_36454556_p2 is absorbed into DSP add_ln703_688_fu_36454556_p2.
DSP Report: Generating DSP mul_ln1118_726_fu_2902_p2, operation Mode is: A''*(B:0x3ffc6).
DSP Report: register mul_ln1118_726_fu_2902_p2 is absorbed into DSP mul_ln1118_726_fu_2902_p2.
DSP Report: register mul_ln1118_726_fu_2902_p2 is absorbed into DSP mul_ln1118_726_fu_2902_p2.
DSP Report: operator mul_ln1118_726_fu_2902_p2 is absorbed into DSP mul_ln1118_726_fu_2902_p2.
DSP Report: Generating DSP add_ln703_685_fu_36454530_p2, operation Mode is: C+(A2*(B:0x6a))'.
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP add_ln703_685_fu_36454530_p2.
DSP Report: register mul_ln1118_619_reg_6349583_reg is absorbed into DSP add_ln703_685_fu_36454530_p2.
DSP Report: operator mul_ln1118_619_fu_2733_p2 is absorbed into DSP add_ln703_685_fu_36454530_p2.
DSP Report: operator add_ln703_685_fu_36454530_p2 is absorbed into DSP add_ln703_685_fu_36454530_p2.
DSP Report: Generating DSP add_ln703_686_fu_36454540_p2, operation Mode is: PCIN+A''*(B:0x77).
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP add_ln703_686_fu_36454540_p2.
DSP Report: register data_29_V_read_1_reg_36504776_reg is absorbed into DSP add_ln703_686_fu_36454540_p2.
DSP Report: operator add_ln703_686_fu_36454540_p2 is absorbed into DSP add_ln703_686_fu_36454540_p2.
DSP Report: operator mul_ln1118_600_fu_4467_p2 is absorbed into DSP add_ln703_686_fu_36454540_p2.
DSP Report: Generating DSP mul_ln1118_542_fu_5318_p2, operation Mode is: A2*(B:0x73).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_542_fu_5318_p2.
DSP Report: operator mul_ln1118_542_fu_5318_p2 is absorbed into DSP mul_ln1118_542_fu_5318_p2.
DSP Report: Generating DSP add_ln703_683_reg_36506140_reg, operation Mode is: PCIN+A2*(B:0x47).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP add_ln703_683_reg_36506140_reg.
DSP Report: register add_ln703_683_reg_36506140_reg is absorbed into DSP add_ln703_683_reg_36506140_reg.
DSP Report: operator add_ln703_683_fu_36440682_p2 is absorbed into DSP add_ln703_683_reg_36506140_reg.
DSP Report: operator mul_ln1118_444_fu_3932_p2 is absorbed into DSP add_ln703_683_reg_36506140_reg.
DSP Report: Generating DSP add_ln703_684_fu_36454520_p2, operation Mode is: PCIN+A''*(B:0x55).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP add_ln703_684_fu_36454520_p2.
DSP Report: register zext_ln1118_263_reg_36505207_reg is absorbed into DSP add_ln703_684_fu_36454520_p2.
DSP Report: operator add_ln703_684_fu_36454520_p2 is absorbed into DSP add_ln703_684_fu_36454520_p2.
DSP Report: operator mul_ln1118_367_fu_3047_p2 is absorbed into DSP add_ln703_684_fu_36454520_p2.
DSP Report: Generating DSP mul_ln1118_218_fu_4771_p2, operation Mode is: A2*(B:0x3fef9).
DSP Report: register mul_ln1118_218_fu_4771_p2 is absorbed into DSP mul_ln1118_218_fu_4771_p2.
DSP Report: operator mul_ln1118_218_fu_4771_p2 is absorbed into DSP mul_ln1118_218_fu_4771_p2.
DSP Report: Generating DSP mul_ln1118_241_fu_3751_p2, operation Mode is: A2*(B:0x3fee2).
DSP Report: register mul_ln1118_241_fu_3751_p2 is absorbed into DSP mul_ln1118_241_fu_3751_p2.
DSP Report: operator mul_ln1118_241_fu_3751_p2 is absorbed into DSP mul_ln1118_241_fu_3751_p2.
DSP Report: Generating DSP mul_ln1118_287_fu_5762_p2, operation Mode is: A2*(B:0x3ff49).
DSP Report: register mul_ln1118_287_fu_5762_p2 is absorbed into DSP mul_ln1118_287_fu_5762_p2.
DSP Report: operator mul_ln1118_287_fu_5762_p2 is absorbed into DSP mul_ln1118_287_fu_5762_p2.
DSP Report: Generating DSP mul_ln1118_312_fu_3045_p2, operation Mode is: A2*(B:0xd).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_312_fu_3045_p2.
DSP Report: operator mul_ln1118_312_fu_3045_p2 is absorbed into DSP mul_ln1118_312_fu_3045_p2.
DSP Report: Generating DSP add_ln703_255_fu_36439475_p2, operation Mode is: C+A2*(B:0x3ff9d).
DSP Report: register add_ln703_255_fu_36439475_p2 is absorbed into DSP add_ln703_255_fu_36439475_p2.
DSP Report: operator add_ln703_255_fu_36439475_p2 is absorbed into DSP add_ln703_255_fu_36439475_p2.
DSP Report: operator mul_ln1118_267_fu_6575_p2 is absorbed into DSP add_ln703_255_fu_36439475_p2.
DSP Report: Generating DSP mul_ln1118_194_fu_3009_p2, operation Mode is: A2*(B:0x3ff93).
DSP Report: register mul_ln1118_194_fu_3009_p2 is absorbed into DSP mul_ln1118_194_fu_3009_p2.
DSP Report: operator mul_ln1118_194_fu_3009_p2 is absorbed into DSP mul_ln1118_194_fu_3009_p2.
DSP Report: Generating DSP mul_ln1118_68_fu_4288_p2, operation Mode is: A2*(B:0x3ffa9).
DSP Report: register mul_ln1118_68_fu_4288_p2 is absorbed into DSP mul_ln1118_68_fu_4288_p2.
DSP Report: operator mul_ln1118_68_fu_4288_p2 is absorbed into DSP mul_ln1118_68_fu_4288_p2.
DSP Report: Generating DSP mul_ln1118_107_fu_4330_p2, operation Mode is: A2*(B:0x3ffd3).
DSP Report: register mul_ln1118_107_fu_4330_p2 is absorbed into DSP mul_ln1118_107_fu_4330_p2.
DSP Report: operator mul_ln1118_107_fu_4330_p2 is absorbed into DSP mul_ln1118_107_fu_4330_p2.
DSP Report: Generating DSP mul_ln1118_174_fu_5341_p2, operation Mode is: A2*(B:0x57).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_174_fu_5341_p2.
DSP Report: operator mul_ln1118_174_fu_5341_p2 is absorbed into DSP mul_ln1118_174_fu_5341_p2.
DSP Report: Generating DSP add_ln703_159_fu_36439013_p2, operation Mode is: C+A2*(B:0x3ffa6).
DSP Report: register add_ln703_159_fu_36439013_p2 is absorbed into DSP add_ln703_159_fu_36439013_p2.
DSP Report: operator add_ln703_159_fu_36439013_p2 is absorbed into DSP add_ln703_159_fu_36439013_p2.
DSP Report: operator mul_ln1118_130_fu_5613_p2 is absorbed into DSP add_ln703_159_fu_36439013_p2.
DSP Report: Generating DSP add_ln703_7_fu_36437913_p2, operation Mode is: (C:0xfffffffabc00)+A2*(B:0x3fe75).
DSP Report: register add_ln703_7_fu_36437913_p2 is absorbed into DSP add_ln703_7_fu_36437913_p2.
DSP Report: operator add_ln703_7_fu_36437913_p2 is absorbed into DSP add_ln703_7_fu_36437913_p2.
DSP Report: operator mul_ln1118_6_fu_3777_p2 is absorbed into DSP add_ln703_7_fu_36437913_p2.
DSP Report: Generating DSP mul_ln1118_27_fu_4777_p2, operation Mode is: A2*(B:0x3ff5b).
DSP Report: register mul_ln1118_27_fu_4777_p2 is absorbed into DSP mul_ln1118_27_fu_4777_p2.
DSP Report: operator mul_ln1118_27_fu_4777_p2 is absorbed into DSP mul_ln1118_27_fu_4777_p2.
DSP Report: Generating DSP mul_ln1118_562_fu_6224_p2, operation Mode is: A''*(B:0x87).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_562_fu_6224_p2.
DSP Report: register add_ln703_540_fu_36453644_p2 is absorbed into DSP mul_ln1118_562_fu_6224_p2.
DSP Report: operator mul_ln1118_562_fu_6224_p2 is absorbed into DSP mul_ln1118_562_fu_6224_p2.
DSP Report: Generating DSP add_ln703_675_fu_36454463_p2, operation Mode is: PCIN+A''*(B:0x96).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP add_ln703_675_fu_36454463_p2.
DSP Report: register sub_ln703_1_fu_36453039_p2 is absorbed into DSP add_ln703_675_fu_36454463_p2.
DSP Report: operator add_ln703_675_fu_36454463_p2 is absorbed into DSP add_ln703_675_fu_36454463_p2.
DSP Report: operator mul_ln1118_353_fu_5937_p2 is absorbed into DSP add_ln703_675_fu_36454463_p2.
DSP Report: Generating DSP add_ln703_675_fu_36454463_p2, operation Mode is: PCIN+A''*(B:0xb0).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP add_ln703_675_fu_36454463_p2.
DSP Report: register mul_ln1118_403_fu_4223_p2 is absorbed into DSP add_ln703_675_fu_36454463_p2.
DSP Report: operator add_ln703_675_fu_36454463_p2 is absorbed into DSP add_ln703_675_fu_36454463_p2.
DSP Report: operator mul_ln1118_408_fu_5641_p2 is absorbed into DSP add_ln703_675_fu_36454463_p2.
DSP Report: Generating DSP add_ln703_475_fu_36440300_p2, operation Mode is: PCIN+A2*(B:0x59).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP add_ln703_475_fu_36440300_p2.
DSP Report: operator add_ln703_475_fu_36440300_p2 is absorbed into DSP add_ln703_475_fu_36440300_p2.
DSP Report: operator mul_ln1118_379_fu_3579_p2 is absorbed into DSP add_ln703_475_fu_36440300_p2.
DSP Report: Generating DSP mul_ln1118_456_fu_4745_p2, operation Mode is: A2*(B:0x3ffad).
DSP Report: register mul_ln1118_456_fu_4745_p2 is absorbed into DSP mul_ln1118_456_fu_4745_p2.
DSP Report: operator mul_ln1118_456_fu_4745_p2 is absorbed into DSP mul_ln1118_456_fu_4745_p2.
DSP Report: Generating DSP add_ln703_477_fu_36453360_p2, operation Mode is: C'+((D'+A2)*(B:0x8e))'.
DSP Report: register add_ln703_476_reg_36506060_reg is absorbed into DSP add_ln703_477_fu_36453360_p2.
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP add_ln703_477_fu_36453360_p2.
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP add_ln703_477_fu_36453360_p2.
DSP Report: register mul_ln703_reg_6349663_reg is absorbed into DSP add_ln703_477_fu_36453360_p2.
DSP Report: operator add_ln703_477_fu_36453360_p2 is absorbed into DSP add_ln703_477_fu_36453360_p2.
DSP Report: operator mul_ln703_fu_3136_p2 is absorbed into DSP add_ln703_477_fu_36453360_p2.
DSP Report: operator add_ln703_474_fu_36440289_p2 is absorbed into DSP add_ln703_477_fu_36453360_p2.
DSP Report: Generating DSP mul_ln1118_479_fu_6079_p2, operation Mode is: A''*(B:0x86).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_479_fu_6079_p2.
DSP Report: register zext_ln1118_367_reg_36505358_reg is absorbed into DSP mul_ln1118_479_fu_6079_p2.
DSP Report: operator mul_ln1118_479_fu_6079_p2 is absorbed into DSP mul_ln1118_479_fu_6079_p2.
DSP Report: Generating DSP add_ln703_420_reg_36507584_reg, operation Mode is: PCIN+A''*(B:0xd1).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP add_ln703_420_reg_36507584_reg.
DSP Report: register add_ln703_602_fu_36454000_p2 is absorbed into DSP add_ln703_420_reg_36507584_reg.
DSP Report: register add_ln703_420_reg_36507584_reg is absorbed into DSP add_ln703_420_reg_36507584_reg.
DSP Report: operator add_ln703_420_fu_36453033_p2 is absorbed into DSP add_ln703_420_reg_36507584_reg.
DSP Report: operator mul_ln1118_441_fu_3495_p2 is absorbed into DSP add_ln703_420_reg_36507584_reg.
DSP Report: Generating DSP mul_ln1118_421_fu_4026_p2, operation Mode is: A''*(B:0x4e).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_421_fu_4026_p2.
DSP Report: register zext_ln1118_311_reg_36505286_reg is absorbed into DSP mul_ln1118_421_fu_4026_p2.
DSP Report: operator mul_ln1118_421_fu_4026_p2 is absorbed into DSP mul_ln1118_421_fu_4026_p2.
DSP Report: Generating DSP add_ln703_423_fu_36453055_p2, operation Mode is: PCIN+A''*(B:0x61).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP add_ln703_423_fu_36453055_p2.
DSP Report: register mul_ln1118_403_fu_4223_p2 is absorbed into DSP add_ln703_423_fu_36453055_p2.
DSP Report: operator add_ln703_423_fu_36453055_p2 is absorbed into DSP add_ln703_423_fu_36453055_p2.
DSP Report: operator mul_ln1118_403_fu_4223_p2 is absorbed into DSP add_ln703_423_fu_36453055_p2.
DSP Report: Generating DSP add_ln703_423_fu_36453055_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_423_fu_36453055_p2 is absorbed into DSP add_ln703_423_fu_36453055_p2.
DSP Report: register add_ln703_423_fu_36453055_p2 is absorbed into DSP add_ln703_423_fu_36453055_p2.
DSP Report: register add_ln703_423_fu_36453055_p2 is absorbed into DSP add_ln703_423_fu_36453055_p2.
DSP Report: register add_ln703_423_fu_36453055_p2 is absorbed into DSP add_ln703_423_fu_36453055_p2.
DSP Report: register data_22_V_read_1_reg_36504865_reg is absorbed into DSP add_ln703_423_fu_36453055_p2.
DSP Report: operator add_ln703_423_fu_36453055_p2 is absorbed into DSP add_ln703_423_fu_36453055_p2.
DSP Report: Generating DSP sub_ln703_1_fu_36453039_p2, operation Mode is: -C'+A''*(B:0x47)+1-1.
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP sub_ln703_1_fu_36453039_p2.
DSP Report: register sub_ln703_1_fu_36453039_p2 is absorbed into DSP sub_ln703_1_fu_36453039_p2.
DSP Report: register sub_ln703_1_fu_36453039_p2 is absorbed into DSP sub_ln703_1_fu_36453039_p2.
DSP Report: operator sub_ln703_1_fu_36453039_p2 is absorbed into DSP sub_ln703_1_fu_36453039_p2.
DSP Report: operator mul_ln1118_348_fu_2872_p2 is absorbed into DSP sub_ln703_1_fu_36453039_p2.
DSP Report: Generating DSP mul_ln1118_331_fu_5501_p2, operation Mode is: A''*(B:0xaa).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_331_fu_5501_p2.
DSP Report: register zext_ln1118_221_reg_36505125_reg is absorbed into DSP mul_ln1118_331_fu_5501_p2.
DSP Report: operator mul_ln1118_331_fu_5501_p2 is absorbed into DSP mul_ln1118_331_fu_5501_p2.
DSP Report: Generating DSP mul_ln1118_261_fu_2631_p2, operation Mode is: A''*(B:0xa7).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_261_fu_2631_p2.
DSP Report: register zext_ln1118_177_reg_36505062_reg is absorbed into DSP mul_ln1118_261_fu_2631_p2.
DSP Report: operator mul_ln1118_261_fu_2631_p2 is absorbed into DSP mul_ln1118_261_fu_2631_p2.
DSP Report: Generating DSP mul_ln1118_306_fu_4855_p2, operation Mode is: A''*(B:0x6f).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_306_fu_4855_p2.
DSP Report: register zext_ln1118_209_reg_36505101_reg is absorbed into DSP mul_ln1118_306_fu_4855_p2.
DSP Report: operator mul_ln1118_306_fu_4855_p2 is absorbed into DSP mul_ln1118_306_fu_4855_p2.
DSP Report: Generating DSP mul_ln1118_237_fu_3794_p2, operation Mode is: A''*(B:0xbe).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_237_fu_3794_p2.
DSP Report: register zext_ln1118_167_reg_36505041_reg is absorbed into DSP mul_ln1118_237_fu_3794_p2.
DSP Report: operator mul_ln1118_237_fu_3794_p2 is absorbed into DSP mul_ln1118_237_fu_3794_p2.
DSP Report: Generating DSP add_ln703_260_fu_36452367_p2, operation Mode is: PCIN+A''*(B:0x94).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP add_ln703_260_fu_36452367_p2.
DSP Report: register zext_ln1118_158_reg_36505032_reg is absorbed into DSP add_ln703_260_fu_36452367_p2.
DSP Report: operator add_ln703_260_fu_36452367_p2 is absorbed into DSP add_ln703_260_fu_36452367_p2.
DSP Report: operator mul_ln1118_212_fu_4635_p2 is absorbed into DSP add_ln703_260_fu_36452367_p2.
DSP Report: Generating DSP mul_ln1118_283_fu_2820_p2, operation Mode is: A''*(B:0xc1).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_283_fu_2820_p2.
DSP Report: register zext_ln1118_195_reg_36505078_reg is absorbed into DSP mul_ln1118_283_fu_2820_p2.
DSP Report: operator mul_ln1118_283_fu_2820_p2 is absorbed into DSP mul_ln1118_283_fu_2820_p2.
DSP Report: Generating DSP mul_ln1118_103_reg_6348769_reg, operation Mode is: (A2*(B:0xe6))'.
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_103_reg_6348769_reg.
DSP Report: register mul_ln1118_103_reg_6348769_reg is absorbed into DSP mul_ln1118_103_reg_6348769_reg.
DSP Report: operator mul_ln1118_103_fu_6202_p2 is absorbed into DSP mul_ln1118_103_reg_6348769_reg.
DSP Report: Generating DSP mul_ln1118_148_fu_3765_p2, operation Mode is: A2*(B:0x31).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_148_fu_3765_p2.
DSP Report: operator mul_ln1118_148_fu_3765_p2 is absorbed into DSP mul_ln1118_148_fu_3765_p2.
DSP Report: Generating DSP add_ln703_181_fu_36439139_p2, operation Mode is: PCIN+A2*(B:0x4e).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP add_ln703_181_fu_36439139_p2.
DSP Report: operator add_ln703_181_fu_36439139_p2 is absorbed into DSP add_ln703_181_fu_36439139_p2.
DSP Report: operator mul_ln1118_189_fu_3261_p2 is absorbed into DSP add_ln703_181_fu_36439139_p2.
DSP Report: Generating DSP mul_ln1118_169_fu_3833_p2, operation Mode is: A2*(B:0x46).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_169_fu_3833_p2.
DSP Report: operator mul_ln1118_169_fu_3833_p2 is absorbed into DSP mul_ln1118_169_fu_3833_p2.
DSP Report: Generating DSP add_ln703_180_fu_36439129_p2, operation Mode is: C+A2*(B:0x3ffa4).
DSP Report: register add_ln703_180_fu_36439129_p2 is absorbed into DSP add_ln703_180_fu_36439129_p2.
DSP Report: operator add_ln703_180_fu_36439129_p2 is absorbed into DSP add_ln703_180_fu_36439129_p2.
DSP Report: operator mul_ln1118_126_fu_3589_p2 is absorbed into DSP add_ln703_180_fu_36439129_p2.
DSP Report: Generating DSP add_ln703_183_fu_36452033_p2, operation Mode is: PCIN+A2:B2+C'.
DSP Report: register add_ln703_182_reg_36505775_reg is absorbed into DSP add_ln703_183_fu_36452033_p2.
DSP Report: register add_ln703_183_fu_36452033_p2 is absorbed into DSP add_ln703_183_fu_36452033_p2.
DSP Report: register mul_ln1118_84_reg_6348709_reg is absorbed into DSP add_ln703_183_fu_36452033_p2.
DSP Report: operator add_ln703_183_fu_36452033_p2 is absorbed into DSP add_ln703_183_fu_36452033_p2.
DSP Report: Generating DSP mul_ln1118_22_fu_3199_p2, operation Mode is: A2*(B:0x46).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_22_fu_3199_p2.
DSP Report: operator mul_ln1118_22_fu_3199_p2 is absorbed into DSP mul_ln1118_22_fu_3199_p2.
DSP Report: Generating DSP add_ln703_46_fu_36438261_p2, operation Mode is: PCIN+A2:B2+C'.
DSP Report: register add_ln703_46_fu_36438261_p2 is absorbed into DSP add_ln703_46_fu_36438261_p2.
DSP Report: register add_ln703_46_fu_36438261_p2 is absorbed into DSP add_ln703_46_fu_36438261_p2.
DSP Report: register add_ln703_46_fu_36438261_p2 is absorbed into DSP add_ln703_46_fu_36438261_p2.
DSP Report: operator add_ln703_46_fu_36438261_p2 is absorbed into DSP add_ln703_46_fu_36438261_p2.
DSP Report: Generating DSP add_ln703_fu_36437853_p2, operation Mode is: (C:0x34800)+A2*(B:0xb8).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP add_ln703_fu_36437853_p2.
DSP Report: operator add_ln703_fu_36437853_p2 is absorbed into DSP add_ln703_fu_36437853_p2.
DSP Report: operator mul_ln203_fu_5785_p2 is absorbed into DSP add_ln703_fu_36437853_p2.
DSP Report: Generating DSP add_ln703_46_fu_36438261_p2, operation Mode is: PCIN+A:B.
DSP Report: operator add_ln703_46_fu_36438261_p2 is absorbed into DSP add_ln703_46_fu_36438261_p2.
DSP Report: Generating DSP add_ln703_183_fu_36452033_p2, operation Mode is: PCIN+A2:B2.
DSP Report: register add_ln703_64_reg_36505640_reg is absorbed into DSP add_ln703_183_fu_36452033_p2.
DSP Report: register add_ln703_183_fu_36452033_p2 is absorbed into DSP add_ln703_183_fu_36452033_p2.
DSP Report: operator add_ln703_183_fu_36452033_p2 is absorbed into DSP add_ln703_183_fu_36452033_p2.
DSP Report: Generating DSP mul_ln1118_540_fu_4166_p2, operation Mode is: A''*(B:0x6a).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_540_fu_4166_p2.
DSP Report: register zext_ln1118_415_reg_36505413_reg is absorbed into DSP mul_ln1118_540_fu_4166_p2.
DSP Report: operator mul_ln1118_540_fu_4166_p2 is absorbed into DSP mul_ln1118_540_fu_4166_p2.
DSP Report: Generating DSP add_ln703_458_reg_36507599_reg, operation Mode is: (PCIN+A'':B''+C')'.
DSP Report: register add_ln703_458_reg_36507599_reg is absorbed into DSP add_ln703_458_reg_36507599_reg.
DSP Report: register add_ln703_458_reg_36507599_reg is absorbed into DSP add_ln703_458_reg_36507599_reg.
DSP Report: register add_ln703_458_reg_36507599_reg is absorbed into DSP add_ln703_458_reg_36507599_reg.
DSP Report: register add_ln703_458_reg_36507599_reg is absorbed into DSP add_ln703_458_reg_36507599_reg.
DSP Report: register add_ln703_458_reg_36507599_reg is absorbed into DSP add_ln703_458_reg_36507599_reg.
DSP Report: register add_ln703_458_reg_36507599_reg is absorbed into DSP add_ln703_458_reg_36507599_reg.
DSP Report: operator add_ln703_458_fu_36453265_p2 is absorbed into DSP add_ln703_458_reg_36507599_reg.
DSP Report: Generating DSP mul_ln1118_217_fu_3764_p2, operation Mode is: A2*(B:0x3ff86).
DSP Report: register mul_ln1118_217_fu_3764_p2 is absorbed into DSP mul_ln1118_217_fu_3764_p2.
DSP Report: operator mul_ln1118_217_fu_3764_p2 is absorbed into DSP mul_ln1118_217_fu_3764_p2.
DSP Report: Generating DSP mul_ln1118_173_fu_3759_p2, operation Mode is: A2*(B:0x3ff9e).
DSP Report: register mul_ln1118_173_fu_3759_p2 is absorbed into DSP mul_ln1118_173_fu_3759_p2.
DSP Report: operator mul_ln1118_173_fu_3759_p2 is absorbed into DSP mul_ln1118_173_fu_3759_p2.
DSP Report: Generating DSP mul_ln1118_129_fu_6081_p2, operation Mode is: A2*(B:0x3ffed).
DSP Report: register mul_ln1118_129_fu_6081_p2 is absorbed into DSP mul_ln1118_129_fu_6081_p2.
DSP Report: operator mul_ln1118_129_fu_6081_p2 is absorbed into DSP mul_ln1118_129_fu_6081_p2.
DSP Report: Generating DSP mul_ln1118_266_fu_2698_p2, operation Mode is: A2*(B:0x55).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_266_fu_2698_p2.
DSP Report: operator mul_ln1118_266_fu_2698_p2 is absorbed into DSP mul_ln1118_266_fu_2698_p2.
DSP Report: Generating DSP mul_ln1118_48_fu_2932_p2, operation Mode is: A2*(B:0x3ff68).
DSP Report: register mul_ln1118_48_fu_2932_p2 is absorbed into DSP mul_ln1118_48_fu_2932_p2.
DSP Report: operator mul_ln1118_48_fu_2932_p2 is absorbed into DSP mul_ln1118_48_fu_2932_p2.
DSP Report: Generating DSP mul_ln1118_193_fu_3632_p2, operation Mode is: A2*(B:0x3ff73).
DSP Report: register mul_ln1118_193_fu_3632_p2 is absorbed into DSP mul_ln1118_193_fu_3632_p2.
DSP Report: operator mul_ln1118_193_fu_3632_p2 is absorbed into DSP mul_ln1118_193_fu_3632_p2.
DSP Report: Generating DSP mul_ln1118_311_fu_5577_p2, operation Mode is: A''*(B:0x3ffba).
DSP Report: register mul_ln1118_311_fu_5577_p2 is absorbed into DSP mul_ln1118_311_fu_5577_p2.
DSP Report: register mul_ln1118_311_fu_5577_p2 is absorbed into DSP mul_ln1118_311_fu_5577_p2.
DSP Report: operator mul_ln1118_311_fu_5577_p2 is absorbed into DSP mul_ln1118_311_fu_5577_p2.
DSP Report: Generating DSP add_ln703_556_fu_36453774_p2, operation Mode is: C+A''*(B:0xbd).
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP add_ln703_556_fu_36453774_p2.
DSP Report: register data_30_V_read_1_reg_36504764_reg is absorbed into DSP add_ln703_556_fu_36453774_p2.
DSP Report: operator add_ln703_556_fu_36453774_p2 is absorbed into DSP add_ln703_556_fu_36453774_p2.
DSP Report: operator mul_ln1118_618_fu_5256_p2 is absorbed into DSP add_ln703_556_fu_36453774_p2.
DSP Report: Generating DSP mul_ln1118_385_fu_4491_p2, operation Mode is: A2*(B:0x27).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_385_fu_4491_p2.
DSP Report: operator mul_ln1118_385_fu_4491_p2 is absorbed into DSP mul_ln1118_385_fu_4491_p2.
DSP Report: Generating DSP add_ln703_564_fu_36440540_p2, operation Mode is: C+A2*(B:0x3ffda).
DSP Report: register add_ln703_564_fu_36440540_p2 is absorbed into DSP add_ln703_564_fu_36440540_p2.
DSP Report: operator add_ln703_564_fu_36440540_p2 is absorbed into DSP add_ln703_564_fu_36440540_p2.
DSP Report: operator mul_ln1118_599_fu_2732_p2 is absorbed into DSP add_ln703_564_fu_36440540_p2.
DSP Report: Generating DSP mul_ln1118_461_fu_3743_p2, operation Mode is: A2*(B:0x56).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_461_fu_3743_p2.
DSP Report: operator mul_ln1118_461_fu_3743_p2 is absorbed into DSP mul_ln1118_461_fu_3743_p2.
DSP Report: Generating DSP mul_ln1118_366_fu_4762_p2, operation Mode is: A2*(B:0x3ffce).
DSP Report: register mul_ln1118_366_fu_4762_p2 is absorbed into DSP mul_ln1118_366_fu_4762_p2.
DSP Report: operator mul_ln1118_366_fu_4762_p2 is absorbed into DSP mul_ln1118_366_fu_4762_p2.
DSP Report: Generating DSP mul_ln1118_582_fu_4466_p2, operation Mode is: A''*(B:0x3ff72).
DSP Report: register mul_ln1118_582_fu_4466_p2 is absorbed into DSP mul_ln1118_582_fu_4466_p2.
DSP Report: register mul_ln1118_582_fu_4466_p2 is absorbed into DSP mul_ln1118_582_fu_4466_p2.
DSP Report: operator mul_ln1118_582_fu_4466_p2 is absorbed into DSP mul_ln1118_582_fu_4466_p2.
DSP Report: Generating DSP mul_ln1118_271_fu_4440_p2, operation Mode is: A2*(B:0x37).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_271_fu_4440_p2.
DSP Report: operator mul_ln1118_271_fu_4440_p2 is absorbed into DSP mul_ln1118_271_fu_4440_p2.
DSP Report: Generating DSP add_ln703_1554_reg_36506225_reg, operation Mode is: PCIN+A2*(B:0x36).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP add_ln703_1554_reg_36506225_reg.
DSP Report: register add_ln703_1554_reg_36506225_reg is absorbed into DSP add_ln703_1554_reg_36506225_reg.
DSP Report: operator add_ln703_1554_fu_36440830_p2 is absorbed into DSP add_ln703_1554_reg_36506225_reg.
DSP Report: operator mul_ln1118_71_fu_4196_p2 is absorbed into DSP add_ln703_1554_reg_36506225_reg.
DSP Report: Generating DSP mul_ln1118_614_fu_4464_p2, operation Mode is: A''*(B:0x58).
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP mul_ln1118_614_fu_4464_p2.
DSP Report: register add_ln703_780_fu_36455138_p2 is absorbed into DSP mul_ln1118_614_fu_4464_p2.
DSP Report: operator mul_ln1118_614_fu_4464_p2 is absorbed into DSP mul_ln1118_614_fu_4464_p2.
DSP Report: Generating DSP add_ln703_780_fu_36455138_p2, operation Mode is: PCIN+A''*(B:0x77).
DSP Report: register data_32_V_read_int_reg_reg is absorbed into DSP add_ln703_780_fu_36455138_p2.
DSP Report: register data_32_V_read_1_reg_36504736_reg is absorbed into DSP add_ln703_780_fu_36455138_p2.
DSP Report: operator add_ln703_780_fu_36455138_p2 is absorbed into DSP add_ln703_780_fu_36455138_p2.
DSP Report: operator mul_ln1118_662_fu_3914_p2 is absorbed into DSP add_ln703_780_fu_36455138_p2.
DSP Report: Generating DSP mul_ln1118_919_fu_5188_p2, operation Mode is: A''*(B:0x6d).
DSP Report: register data_45_V_read_int_reg_reg is absorbed into DSP mul_ln1118_919_fu_5188_p2.
DSP Report: register data_45_V_read_1_reg_36504544_reg is absorbed into DSP mul_ln1118_919_fu_5188_p2.
DSP Report: operator mul_ln1118_919_fu_5188_p2 is absorbed into DSP mul_ln1118_919_fu_5188_p2.
DSP Report: Generating DSP add_ln703_779_fu_36455128_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_779_fu_36455128_p2 is absorbed into DSP add_ln703_779_fu_36455128_p2.
DSP Report: register add_ln703_779_fu_36455128_p2 is absorbed into DSP add_ln703_779_fu_36455128_p2.
DSP Report: register add_ln703_779_fu_36455128_p2 is absorbed into DSP add_ln703_779_fu_36455128_p2.
DSP Report: register add_ln703_779_fu_36455128_p2 is absorbed into DSP add_ln703_779_fu_36455128_p2.
DSP Report: register add_ln703_779_fu_36455128_p2 is absorbed into DSP add_ln703_779_fu_36455128_p2.
DSP Report: operator add_ln703_779_fu_36455128_p2 is absorbed into DSP add_ln703_779_fu_36455128_p2.
DSP Report: Generating DSP mul_ln1118_541_fu_6309_p2, operation Mode is: A''*(B:0x6e).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_541_fu_6309_p2.
DSP Report: register zext_ln1118_415_reg_36505413_reg is absorbed into DSP mul_ln1118_541_fu_6309_p2.
DSP Report: operator mul_ln1118_541_fu_6309_p2 is absorbed into DSP mul_ln1118_541_fu_6309_p2.
DSP Report: Generating DSP add_ln703_776_fu_36455102_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_776_fu_36455102_p2 is absorbed into DSP add_ln703_776_fu_36455102_p2.
DSP Report: register add_ln703_776_fu_36455102_p2 is absorbed into DSP add_ln703_776_fu_36455102_p2.
DSP Report: register add_ln703_776_fu_36455102_p2 is absorbed into DSP add_ln703_776_fu_36455102_p2.
DSP Report: register add_ln703_776_fu_36455102_p2 is absorbed into DSP add_ln703_776_fu_36455102_p2.
DSP Report: register add_ln703_776_fu_36455102_p2 is absorbed into DSP add_ln703_776_fu_36455102_p2.
DSP Report: operator add_ln703_776_fu_36455102_p2 is absorbed into DSP add_ln703_776_fu_36455102_p2.
DSP Report: Generating DSP add_ln703_777_reg_36507839_reg, operation Mode is: C+A''*(B:0x79).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP add_ln703_777_reg_36507839_reg.
DSP Report: register add_ln703_602_fu_36454000_p2 is absorbed into DSP add_ln703_777_reg_36507839_reg.
DSP Report: register add_ln703_777_reg_36507839_reg is absorbed into DSP add_ln703_777_reg_36507839_reg.
DSP Report: operator add_ln703_777_fu_36455112_p2 is absorbed into DSP add_ln703_777_reg_36507839_reg.
DSP Report: operator mul_ln1118_442_fu_6168_p2 is absorbed into DSP add_ln703_777_reg_36507839_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln703_289_reg_36505910_reg' and it is trimmed from '27' to '18' bits. [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:22777]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln1118_7_reg_36505014_reg' and it is trimmed from '22' to '18' bits. [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s.v:22315]
DSP Report: Generating DSP mul_ln1118_303_fu_4763_p2, operation Mode is: A2*(B:0x79).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_303_fu_4763_p2.
DSP Report: operator mul_ln1118_303_fu_4763_p2 is absorbed into DSP mul_ln1118_303_fu_4763_p2.
DSP Report: Generating DSP add_ln703_630_fu_36440660_p2, operation Mode is: PCIN+A2*(B:0x5f).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP add_ln703_630_fu_36440660_p2.
DSP Report: operator add_ln703_630_fu_36440660_p2 is absorbed into DSP add_ln703_630_fu_36440660_p2.
DSP Report: operator mul_ln1118_186_fu_6118_p2 is absorbed into DSP add_ln703_630_fu_36440660_p2.
DSP Report: Generating DSP add_ln703_630_fu_36440660_p2, operation Mode is: PCIN+A2*(B:0x6a).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP add_ln703_630_fu_36440660_p2.
DSP Report: operator add_ln703_630_fu_36440660_p2 is absorbed into DSP add_ln703_630_fu_36440660_p2.
DSP Report: operator mul_ln1118_166_fu_2641_p2 is absorbed into DSP add_ln703_630_fu_36440660_p2.
DSP Report: Generating DSP add_ln703_630_reg_36506130_reg, operation Mode is: PCIN+A2*(B:0x4d).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP add_ln703_630_reg_36506130_reg.
DSP Report: register add_ln703_630_reg_36506130_reg is absorbed into DSP add_ln703_630_reg_36506130_reg.
DSP Report: operator add_ln703_630_fu_36440660_p2 is absorbed into DSP add_ln703_630_reg_36506130_reg.
DSP Report: operator mul_ln1118_281_fu_4754_p2 is absorbed into DSP add_ln703_630_reg_36506130_reg.
DSP Report: Generating DSP mul_ln1118_534_fu_4895_p2, operation Mode is: A''*(B:0xd0).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_534_fu_4895_p2.
DSP Report: register data_25_V_read_1_reg_36504831_reg is absorbed into DSP mul_ln1118_534_fu_4895_p2.
DSP Report: operator mul_ln1118_534_fu_4895_p2 is absorbed into DSP mul_ln1118_534_fu_4895_p2.
DSP Report: Generating DSP add_ln703_622_fu_36454166_p2, operation Mode is: PCIN+A''*(B:0x9f).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP add_ln703_622_fu_36454166_p2.
DSP Report: register zext_ln1118_367_reg_36505358_reg is absorbed into DSP add_ln703_622_fu_36454166_p2.
DSP Report: operator add_ln703_622_fu_36454166_p2 is absorbed into DSP add_ln703_622_fu_36454166_p2.
DSP Report: operator mul_ln1118_498_fu_3203_p2 is absorbed into DSP add_ln703_622_fu_36454166_p2.
DSP Report: Generating DSP add_ln703_622_fu_36454166_p2, operation Mode is: PCIN+A''*(B:0x8e).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP add_ln703_622_fu_36454166_p2.
DSP Report: register zext_ln1118_348_reg_36505344_reg is absorbed into DSP add_ln703_622_fu_36454166_p2.
DSP Report: operator add_ln703_622_fu_36454166_p2 is absorbed into DSP add_ln703_622_fu_36454166_p2.
DSP Report: operator mul_ln1118_477_fu_5185_p2 is absorbed into DSP add_ln703_622_fu_36454166_p2.
DSP Report: Generating DSP add_ln703_622_reg_36507699_reg, operation Mode is: PCIN+A''*(B:0xa2).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP add_ln703_622_reg_36507699_reg.
DSP Report: register add_ln703_622_reg_36507699_reg is absorbed into DSP add_ln703_622_reg_36507699_reg.
DSP Report: register add_ln703_622_reg_36507699_reg is absorbed into DSP add_ln703_622_reg_36507699_reg.
DSP Report: operator add_ln703_622_fu_36454166_p2 is absorbed into DSP add_ln703_622_reg_36507699_reg.
DSP Report: operator mul_ln1118_520_fu_2861_p2 is absorbed into DSP add_ln703_622_reg_36507699_reg.
DSP Report: Generating DSP mul_ln1118_345_fu_6404_p2, operation Mode is: A''*(B:0x9c).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_345_fu_6404_p2.
DSP Report: register zext_ln1118_221_reg_36505125_reg is absorbed into DSP mul_ln1118_345_fu_6404_p2.
DSP Report: operator mul_ln1118_345_fu_6404_p2 is absorbed into DSP mul_ln1118_345_fu_6404_p2.
DSP Report: Generating DSP add_ln703_619_fu_36454140_p2, operation Mode is: PCIN+A''*(B:0xcb).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP add_ln703_619_fu_36454140_p2.
DSP Report: register zext_ln1118_167_reg_36505041_reg is absorbed into DSP add_ln703_619_fu_36454140_p2.
DSP Report: operator add_ln703_619_fu_36454140_p2 is absorbed into DSP add_ln703_619_fu_36454140_p2.
DSP Report: operator mul_ln1118_258_fu_5812_p2 is absorbed into DSP add_ln703_619_fu_36454140_p2.
DSP Report: Generating DSP add_ln703_619_fu_36454140_p2, operation Mode is: PCIN+A''*(B:0x8d).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP add_ln703_619_fu_36454140_p2.
DSP Report: register zext_ln1118_158_reg_36505032_reg is absorbed into DSP add_ln703_619_fu_36454140_p2.
DSP Report: operator add_ln703_619_fu_36454140_p2 is absorbed into DSP add_ln703_619_fu_36454140_p2.
DSP Report: operator mul_ln1118_234_fu_3793_p2 is absorbed into DSP add_ln703_619_fu_36454140_p2.
DSP Report: Generating DSP add_ln703_619_reg_36507694_reg, operation Mode is: PCIN+A''*(B:0xa1).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP add_ln703_619_reg_36507694_reg.
DSP Report: register zext_ln1118_209_reg_36505101_reg is absorbed into DSP add_ln703_619_reg_36507694_reg.
DSP Report: register add_ln703_619_reg_36507694_reg is absorbed into DSP add_ln703_619_reg_36507694_reg.
DSP Report: operator add_ln703_619_fu_36454140_p2 is absorbed into DSP add_ln703_619_reg_36507694_reg.
DSP Report: operator mul_ln1118_328_fu_5184_p2 is absorbed into DSP add_ln703_619_reg_36507694_reg.
DSP Report: Generating DSP mul_ln1118_400_fu_5072_p2, operation Mode is: A''*(B:0x3ff66).
DSP Report: register mul_ln1118_400_fu_5072_p2 is absorbed into DSP mul_ln1118_400_fu_5072_p2.
DSP Report: register mul_ln1118_400_fu_5072_p2 is absorbed into DSP mul_ln1118_400_fu_5072_p2.
DSP Report: operator mul_ln1118_400_fu_5072_p2 is absorbed into DSP mul_ln1118_400_fu_5072_p2.
DSP Report: Generating DSP mul_ln1118_438_fu_2608_p2, operation Mode is: A''*(B:0x3ff6f).
DSP Report: register mul_ln1118_438_fu_2608_p2 is absorbed into DSP mul_ln1118_438_fu_2608_p2.
DSP Report: register mul_ln1118_438_fu_2608_p2 is absorbed into DSP mul_ln1118_438_fu_2608_p2.
DSP Report: operator mul_ln1118_438_fu_2608_p2 is absorbed into DSP mul_ln1118_438_fu_2608_p2.
DSP Report: Generating DSP mul_ln1118_593_fu_4509_p2, operation Mode is: A''*(B:0x3ff61).
DSP Report: register mul_ln1118_593_fu_4509_p2 is absorbed into DSP mul_ln1118_593_fu_4509_p2.
DSP Report: register mul_ln1118_593_fu_4509_p2 is absorbed into DSP mul_ln1118_593_fu_4509_p2.
DSP Report: operator mul_ln1118_593_fu_4509_p2 is absorbed into DSP mul_ln1118_593_fu_4509_p2.
DSP Report: Generating DSP mul_ln1118_679_fu_6549_p2, operation Mode is: A''*(B:0x3ff03).
DSP Report: register mul_ln1118_679_fu_6549_p2 is absorbed into DSP mul_ln1118_679_fu_6549_p2.
DSP Report: register mul_ln1118_679_fu_6549_p2 is absorbed into DSP mul_ln1118_679_fu_6549_p2.
DSP Report: operator mul_ln1118_679_fu_6549_p2 is absorbed into DSP mul_ln1118_679_fu_6549_p2.
DSP Report: Generating DSP mul_ln1118_62_fu_2769_p2, operation Mode is: A2*(B:0xd9).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_62_fu_2769_p2.
DSP Report: operator mul_ln1118_62_fu_2769_p2 is absorbed into DSP mul_ln1118_62_fu_2769_p2.
DSP Report: Generating DSP add_ln703_93_fu_36438619_p2, operation Mode is: PCIN+A2*(B:0x46).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP add_ln703_93_fu_36438619_p2.
DSP Report: operator add_ln703_93_fu_36438619_p2 is absorbed into DSP add_ln703_93_fu_36438619_p2.
DSP Report: operator mul_ln1118_82_fu_4368_p2 is absorbed into DSP add_ln703_93_fu_36438619_p2.
DSP Report: Generating DSP add_ln703_93_fu_36438619_p2, operation Mode is: PCIN+A2*(B:0xee).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP add_ln703_93_fu_36438619_p2.
DSP Report: operator add_ln703_93_fu_36438619_p2 is absorbed into DSP add_ln703_93_fu_36438619_p2.
DSP Report: operator mul_ln1118_41_fu_3048_p2 is absorbed into DSP add_ln703_93_fu_36438619_p2.
DSP Report: Generating DSP mul_ln1118_380_fu_3054_p2, operation Mode is: A''*(B:0x3ff5b).
DSP Report: register mul_ln1118_380_fu_3054_p2 is absorbed into DSP mul_ln1118_380_fu_3054_p2.
DSP Report: register mul_ln1118_380_fu_3054_p2 is absorbed into DSP mul_ln1118_380_fu_3054_p2.
DSP Report: operator mul_ln1118_380_fu_3054_p2 is absorbed into DSP mul_ln1118_380_fu_3054_p2.
DSP Report: Generating DSP mul_ln1118_352_fu_3926_p2, operation Mode is: A''*(B:0x3ff83).
DSP Report: register mul_ln1118_352_fu_3926_p2 is absorbed into DSP mul_ln1118_352_fu_3926_p2.
DSP Report: register mul_ln1118_352_fu_3926_p2 is absorbed into DSP mul_ln1118_352_fu_3926_p2.
DSP Report: operator mul_ln1118_352_fu_3926_p2 is absorbed into DSP mul_ln1118_352_fu_3926_p2.
DSP Report: Generating DSP mul_ln1118_482_fu_4073_p2, operation Mode is: A''*(B:0x3ffad).
DSP Report: register mul_ln1118_482_fu_4073_p2 is absorbed into DSP mul_ln1118_482_fu_4073_p2.
DSP Report: register mul_ln1118_482_fu_4073_p2 is absorbed into DSP mul_ln1118_482_fu_4073_p2.
DSP Report: operator mul_ln1118_482_fu_4073_p2 is absorbed into DSP mul_ln1118_482_fu_4073_p2.
DSP Report: Generating DSP mul_ln1118_423_fu_4589_p2, operation Mode is: A2*(B:0x65).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_423_fu_4589_p2.
DSP Report: operator mul_ln1118_423_fu_4589_p2 is absorbed into DSP mul_ln1118_423_fu_4589_p2.
DSP Report: Generating DSP add_ln703_559_reg_36506105_reg, operation Mode is: PCIN+A2*(B:0x58).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP add_ln703_559_reg_36506105_reg.
DSP Report: register add_ln703_559_reg_36506105_reg is absorbed into DSP add_ln703_559_reg_36506105_reg.
DSP Report: operator add_ln703_559_fu_36440528_p2 is absorbed into DSP add_ln703_559_reg_36506105_reg.
DSP Report: operator mul_ln1118_407_fu_3747_p2 is absorbed into DSP add_ln703_559_reg_36506105_reg.
DSP Report: Generating DSP mul_ln1118_503_fu_3206_p2, operation Mode is: A''*(B:0x3ff9e).
DSP Report: register mul_ln1118_503_fu_3206_p2 is absorbed into DSP mul_ln1118_503_fu_3206_p2.
DSP Report: register mul_ln1118_503_fu_3206_p2 is absorbed into DSP mul_ln1118_503_fu_3206_p2.
DSP Report: operator mul_ln1118_503_fu_3206_p2 is absorbed into DSP mul_ln1118_503_fu_3206_p2.
DSP Report: Generating DSP mul_ln1118_409_reg_6349421_reg, operation Mode is: (A2*(B:0x83))'.
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_409_reg_6349421_reg.
DSP Report: register mul_ln1118_409_reg_6349421_reg is absorbed into DSP mul_ln1118_409_reg_6349421_reg.
DSP Report: operator mul_ln1118_409_fu_5760_p2 is absorbed into DSP mul_ln1118_409_reg_6349421_reg.
DSP Report: Generating DSP mul_ln1118_221_fu_3530_p2, operation Mode is: A2*(B:0x3fed5).
DSP Report: register mul_ln1118_221_fu_3530_p2 is absorbed into DSP mul_ln1118_221_fu_3530_p2.
DSP Report: operator mul_ln1118_221_fu_3530_p2 is absorbed into DSP mul_ln1118_221_fu_3530_p2.
DSP Report: Generating DSP mul_ln1118_176_fu_3762_p2, operation Mode is: A2*(B:0x3ff16).
DSP Report: register mul_ln1118_176_fu_3762_p2 is absorbed into DSP mul_ln1118_176_fu_3762_p2.
DSP Report: operator mul_ln1118_176_fu_3762_p2 is absorbed into DSP mul_ln1118_176_fu_3762_p2.
DSP Report: Generating DSP mul_ln1118_196_fu_3413_p2, operation Mode is: A2*(B:0x3fec5).
DSP Report: register mul_ln1118_196_fu_3413_p2 is absorbed into DSP mul_ln1118_196_fu_3413_p2.
DSP Report: operator mul_ln1118_196_fu_3413_p2 is absorbed into DSP mul_ln1118_196_fu_3413_p2.
DSP Report: Generating DSP mul_ln1118_243_fu_4759_p2, operation Mode is: A2*(B:0x3ffa4).
DSP Report: register mul_ln1118_243_fu_4759_p2 is absorbed into DSP mul_ln1118_243_fu_4759_p2.
DSP Report: operator mul_ln1118_243_fu_4759_p2 is absorbed into DSP mul_ln1118_243_fu_4759_p2.
DSP Report: Generating DSP mul_ln1118_355_fu_3319_p2, operation Mode is: A2*(B:0x3ffd3).
DSP Report: register mul_ln1118_355_fu_3319_p2 is absorbed into DSP mul_ln1118_355_fu_3319_p2.
DSP Report: operator mul_ln1118_355_fu_3319_p2 is absorbed into DSP mul_ln1118_355_fu_3319_p2.
DSP Report: Generating DSP add_ln703_294_fu_36439615_p2, operation Mode is: C+A2*(B:0x31).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP add_ln703_294_fu_36439615_p2.
DSP Report: operator add_ln703_294_fu_36439615_p2 is absorbed into DSP add_ln703_294_fu_36439615_p2.
DSP Report: operator mul_ln1118_335_fu_2637_p2 is absorbed into DSP add_ln703_294_fu_36439615_p2.
DSP Report: Generating DSP mul_ln1118_269_fu_5712_p2, operation Mode is: A2*(B:0x3ff42).
DSP Report: register mul_ln1118_269_fu_5712_p2 is absorbed into DSP mul_ln1118_269_fu_5712_p2.
DSP Report: operator mul_ln1118_269_fu_5712_p2 is absorbed into DSP mul_ln1118_269_fu_5712_p2.
DSP Report: Generating DSP add_ln703_380_fu_36452828_p2, operation Mode is: PCIN+A2:B2+C'.
DSP Report: register add_ln703_380_fu_36452828_p2 is absorbed into DSP add_ln703_380_fu_36452828_p2.
DSP Report: register add_ln703_380_fu_36452828_p2 is absorbed into DSP add_ln703_380_fu_36452828_p2.
DSP Report: register add_ln703_380_fu_36452828_p2 is absorbed into DSP add_ln703_380_fu_36452828_p2.
DSP Report: operator add_ln703_380_fu_36452828_p2 is absorbed into DSP add_ln703_380_fu_36452828_p2.
DSP Report: Generating DSP mul_ln1118_154_reg_6348926_reg, operation Mode is: (A2*(B:0x3fe6f))'.
DSP Report: register mul_ln1118_154_reg_6348926_reg is absorbed into DSP mul_ln1118_154_reg_6348926_reg.
DSP Report: register mul_ln1118_154_reg_6348926_reg is absorbed into DSP mul_ln1118_154_reg_6348926_reg.
DSP Report: operator mul_ln1118_154_fu_3771_p2 is absorbed into DSP mul_ln1118_154_reg_6348926_reg.
DSP Report: Generating DSP mul_ln1118_69_fu_4074_p2, operation Mode is: A2*(B:0x3ff8a).
DSP Report: register mul_ln1118_69_fu_4074_p2 is absorbed into DSP mul_ln1118_69_fu_4074_p2.
DSP Report: operator mul_ln1118_69_fu_4074_p2 is absorbed into DSP mul_ln1118_69_fu_4074_p2.
DSP Report: Generating DSP mul_ln1118_92_fu_2767_p2, operation Mode is: A2*(B:0x3ff91).
DSP Report: register mul_ln1118_92_fu_2767_p2 is absorbed into DSP mul_ln1118_92_fu_2767_p2.
DSP Report: operator mul_ln1118_92_fu_2767_p2 is absorbed into DSP mul_ln1118_92_fu_2767_p2.
DSP Report: Generating DSP mul_ln1118_110_fu_6559_p2, operation Mode is: A2*(B:0x3ff07).
DSP Report: register mul_ln1118_110_fu_6559_p2 is absorbed into DSP mul_ln1118_110_fu_6559_p2.
DSP Report: operator mul_ln1118_110_fu_6559_p2 is absorbed into DSP mul_ln1118_110_fu_6559_p2.
DSP Report: Generating DSP mul_ln1118_51_fu_5605_p2, operation Mode is: A2*(B:0x3fe88).
DSP Report: register mul_ln1118_51_fu_5605_p2 is absorbed into DSP mul_ln1118_51_fu_5605_p2.
DSP Report: operator mul_ln1118_51_fu_5605_p2 is absorbed into DSP mul_ln1118_51_fu_5605_p2.
DSP Report: Generating DSP mul_ln1118_30_fu_4780_p2, operation Mode is: A2*(B:0x3ff5f).
DSP Report: register mul_ln1118_30_fu_4780_p2 is absorbed into DSP mul_ln1118_30_fu_4780_p2.
DSP Report: operator mul_ln1118_30_fu_4780_p2 is absorbed into DSP mul_ln1118_30_fu_4780_p2.
DSP Report: Generating DSP add_ln703_10_fu_36437933_p2, operation Mode is: (C:0x31800)+A2*(B:0x3fe63).
DSP Report: register add_ln703_10_fu_36437933_p2 is absorbed into DSP add_ln703_10_fu_36437933_p2.
DSP Report: operator add_ln703_10_fu_36437933_p2 is absorbed into DSP add_ln703_10_fu_36437933_p2.
DSP Report: operator mul_ln1118_9_fu_4786_p2 is absorbed into DSP add_ln703_10_fu_36437933_p2.
DSP Report: Generating DSP mul_ln1118_133_fu_3024_p2, operation Mode is: A2*(B:0x3fee5).
DSP Report: register mul_ln1118_133_fu_3024_p2 is absorbed into DSP mul_ln1118_133_fu_3024_p2.
DSP Report: operator mul_ln1118_133_fu_3024_p2 is absorbed into DSP mul_ln1118_133_fu_3024_p2.
DSP Report: Generating DSP add_ln703_380_fu_36452828_p2, operation Mode is: PCIN+A:B+C'.
DSP Report: register add_ln703_380_fu_36452828_p2 is absorbed into DSP add_ln703_380_fu_36452828_p2.
DSP Report: operator add_ln703_380_fu_36452828_p2 is absorbed into DSP add_ln703_380_fu_36452828_p2.
DSP Report: Generating DSP mul_ln1118_177_fu_4383_p2, operation Mode is: A''*(B:0x3ffd7).
DSP Report: register mul_ln1118_177_fu_4383_p2 is absorbed into DSP mul_ln1118_177_fu_4383_p2.
DSP Report: register mul_ln1118_177_fu_4383_p2 is absorbed into DSP mul_ln1118_177_fu_4383_p2.
DSP Report: operator mul_ln1118_177_fu_4383_p2 is absorbed into DSP mul_ln1118_177_fu_4383_p2.
DSP Report: Generating DSP mul_ln1118_336_fu_4043_p2, operation Mode is: A''*(B:0x2d).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_336_fu_4043_p2.
DSP Report: register zext_ln1118_221_reg_36505125_reg is absorbed into DSP mul_ln1118_336_fu_4043_p2.
DSP Report: operator mul_ln1118_336_fu_4043_p2 is absorbed into DSP mul_ln1118_336_fu_4043_p2.
DSP Report: Generating DSP add_ln703_396_fu_36452928_p2, operation Mode is: PCIN+A''*(B:0x2e).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP add_ln703_396_fu_36452928_p2.
DSP Report: register data_20_V_read_1_reg_36504890_reg is absorbed into DSP add_ln703_396_fu_36452928_p2.
DSP Report: operator add_ln703_396_fu_36452928_p2 is absorbed into DSP add_ln703_396_fu_36452928_p2.
DSP Report: operator mul_ln1118_427_fu_4571_p2 is absorbed into DSP add_ln703_396_fu_36452928_p2.
DSP Report: Generating DSP mul_ln1118_315_fu_5323_p2, operation Mode is: A2*(B:0x5a).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_315_fu_5323_p2.
DSP Report: operator mul_ln1118_315_fu_5323_p2 is absorbed into DSP mul_ln1118_315_fu_5323_p2.
DSP Report: Generating DSP add_ln703_393_fu_36440071_p2, operation Mode is: PCIN+A2*(B:0x61).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP add_ln703_393_fu_36440071_p2.
DSP Report: operator add_ln703_393_fu_36440071_p2 is absorbed into DSP add_ln703_393_fu_36440071_p2.
DSP Report: operator mul_ln1118_389_fu_5062_p2 is absorbed into DSP add_ln703_393_fu_36440071_p2.
DSP Report: Generating DSP mul_ln1118_290_fu_5763_p2, operation Mode is: A2*(B:0x53).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_290_fu_5763_p2.
DSP Report: operator mul_ln1118_290_fu_5763_p2 is absorbed into DSP mul_ln1118_290_fu_5763_p2.
DSP Report: Generating DSP add_ln703_391_fu_36440051_p2, operation Mode is: PCIN+A2:B2+C'.
DSP Report: register add_ln703_391_fu_36440051_p2 is absorbed into DSP add_ln703_391_fu_36440051_p2.
DSP Report: register add_ln703_391_fu_36440051_p2 is absorbed into DSP add_ln703_391_fu_36440051_p2.
DSP Report: register add_ln703_391_fu_36440051_p2 is absorbed into DSP add_ln703_391_fu_36440051_p2.
DSP Report: operator add_ln703_391_fu_36440051_p2 is absorbed into DSP add_ln703_391_fu_36440051_p2.
DSP Report: Generating DSP mul_ln1118_197_fu_2971_p2, operation Mode is: A''*(B:0x91).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_197_fu_2971_p2.
DSP Report: register zext_ln1118_141_reg_36505019_reg is absorbed into DSP mul_ln1118_197_fu_2971_p2.
DSP Report: operator mul_ln1118_197_fu_2971_p2 is absorbed into DSP mul_ln1118_197_fu_2971_p2.
DSP Report: Generating DSP add_ln703_390_fu_36452903_p2, operation Mode is: PCIN+A''*(B:0x99).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP add_ln703_390_fu_36452903_p2.
DSP Report: register zext_ln1118_177_reg_36505062_reg is absorbed into DSP add_ln703_390_fu_36452903_p2.
DSP Report: operator add_ln703_390_fu_36452903_p2 is absorbed into DSP add_ln703_390_fu_36452903_p2.
DSP Report: operator mul_ln1118_270_fu_4653_p2 is absorbed into DSP add_ln703_390_fu_36452903_p2.
DSP Report: Generating DSP add_ln703_390_fu_36452903_p2, operation Mode is: PCIN+A''*(B:0xa9).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP add_ln703_390_fu_36452903_p2.
DSP Report: register zext_ln1118_328_reg_36505312_reg is absorbed into DSP add_ln703_390_fu_36452903_p2.
DSP Report: operator add_ln703_390_fu_36452903_p2 is absorbed into DSP add_ln703_390_fu_36452903_p2.
DSP Report: operator mul_ln1118_447_fu_6056_p2 is absorbed into DSP add_ln703_390_fu_36452903_p2.
DSP Report: Generating DSP add_ln703_390_fu_36452903_p2, operation Mode is: PCIN+A''*(B:0x92).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP add_ln703_390_fu_36452903_p2.
DSP Report: register zext_ln1118_167_reg_36505041_reg is absorbed into DSP add_ln703_390_fu_36452903_p2.
DSP Report: operator add_ln703_390_fu_36452903_p2 is absorbed into DSP add_ln703_390_fu_36452903_p2.
DSP Report: operator mul_ln1118_244_fu_2626_p2 is absorbed into DSP add_ln703_390_fu_36452903_p2.
DSP Report: Generating DSP add_ln703_390_fu_36452903_p2, operation Mode is: PCIN+A''*(B:0x83).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP add_ln703_390_fu_36452903_p2.
DSP Report: register zext_ln1118_263_reg_36505207_reg is absorbed into DSP add_ln703_390_fu_36452903_p2.
DSP Report: operator add_ln703_390_fu_36452903_p2 is absorbed into DSP add_ln703_390_fu_36452903_p2.
DSP Report: operator mul_ln1118_369_fu_5056_p2 is absorbed into DSP add_ln703_390_fu_36452903_p2.
DSP Report: Generating DSP mul_ln1118_52_fu_2640_p2, operation Mode is: A2*(B:0xc4).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_52_fu_2640_p2.
DSP Report: operator mul_ln1118_52_fu_2640_p2 is absorbed into DSP mul_ln1118_52_fu_2640_p2.
DSP Report: Generating DSP add_ln703_86_fu_36438571_p2, operation Mode is: PCIN+A2*(B:0x76).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP add_ln703_86_fu_36438571_p2.
DSP Report: operator add_ln703_86_fu_36438571_p2 is absorbed into DSP add_ln703_86_fu_36438571_p2.
DSP Report: operator mul_ln1118_70_fu_4142_p2 is absorbed into DSP add_ln703_86_fu_36438571_p2.
DSP Report: Generating DSP add_ln703_86_fu_36438571_p2, operation Mode is: PCIN+A2*(B:0xd1).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP add_ln703_86_fu_36438571_p2.
DSP Report: operator add_ln703_86_fu_36438571_p2 is absorbed into DSP add_ln703_86_fu_36438571_p2.
DSP Report: operator mul_ln1118_93_fu_3774_p2 is absorbed into DSP add_ln703_86_fu_36438571_p2.
DSP Report: Generating DSP add_ln703_30_fu_36438117_p2, operation Mode is: (C:0x1c800)+A2*(B:0xab).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP add_ln703_30_fu_36438117_p2.
DSP Report: operator add_ln703_30_fu_36438117_p2 is absorbed into DSP add_ln703_30_fu_36438117_p2.
DSP Report: operator mul_ln1118_26_fu_2764_p2 is absorbed into DSP add_ln703_30_fu_36438117_p2.
DSP Report: Generating DSP add_ln703_31_fu_36438127_p2, operation Mode is: C+A2*(B:0x118).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP add_ln703_31_fu_36438127_p2.
DSP Report: operator add_ln703_31_fu_36438127_p2 is absorbed into DSP add_ln703_31_fu_36438127_p2.
DSP Report: operator mul_ln203_2_fu_5793_p2 is absorbed into DSP add_ln703_31_fu_36438127_p2.
DSP Report: Generating DSP add_ln703_86_reg_36505675_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register add_ln703_86_reg_36505675_reg is absorbed into DSP add_ln703_86_reg_36505675_reg.
DSP Report: operator add_ln703_86_fu_36438571_p2 is absorbed into DSP add_ln703_86_reg_36505675_reg.
DSP Report: Generating DSP mul_ln1118_188_fu_5972_p2, operation Mode is: A2*(B:0x86).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_188_fu_5972_p2.
DSP Report: operator mul_ln1118_188_fu_5972_p2 is absorbed into DSP mul_ln1118_188_fu_5972_p2.
DSP Report: Generating DSP add_ln703_176_reg_36505770_reg, operation Mode is: PCIN+A2*(B:0xdd).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP add_ln703_176_reg_36505770_reg.
DSP Report: register add_ln703_176_reg_36505770_reg is absorbed into DSP add_ln703_176_reg_36505770_reg.
DSP Report: operator add_ln703_176_fu_36439123_p2 is absorbed into DSP add_ln703_176_reg_36505770_reg.
DSP Report: operator mul_ln1118_168_fu_5655_p2 is absorbed into DSP add_ln703_176_reg_36505770_reg.
DSP Report: Generating DSP mul_ln1118_135_reg_6348864_reg, operation Mode is: (A2*(B:0x9c))'.
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_135_reg_6348864_reg.
DSP Report: register mul_ln1118_135_reg_6348864_reg is absorbed into DSP mul_ln1118_135_reg_6348864_reg.
DSP Report: operator mul_ln1118_135_fu_5629_p2 is absorbed into DSP mul_ln1118_135_reg_6348864_reg.
DSP Report: Generating DSP mul_ln1118_64_fu_5789_p2, operation Mode is: A2*(B:0xcb).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_64_fu_5789_p2.
DSP Report: operator mul_ln1118_64_fu_5789_p2 is absorbed into DSP mul_ln1118_64_fu_5789_p2.
DSP Report: Generating DSP mul_ln1118_125_fu_2768_p2, operation Mode is: A2*(B:0x9a).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_125_fu_2768_p2.
DSP Report: operator mul_ln1118_125_fu_2768_p2 is absorbed into DSP mul_ln1118_125_fu_2768_p2.
DSP Report: Generating DSP add_ln703_111_fu_36438733_p2, operation Mode is: PCIN+(A:0x0):B2+C.
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP add_ln703_111_fu_36438733_p2.
DSP Report: operator add_ln703_111_fu_36438733_p2 is absorbed into DSP add_ln703_111_fu_36438733_p2.
DSP Report: Generating DSP add_ln703_22_fu_36438045_p2, operation Mode is: (C:0xfffffffe1800)+A2*(B:0xfa).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP add_ln703_22_fu_36438045_p2.
DSP Report: operator add_ln703_22_fu_36438045_p2 is absorbed into DSP add_ln703_22_fu_36438045_p2.
DSP Report: operator mul_ln1118_21_fu_2877_p2 is absorbed into DSP add_ln703_22_fu_36438045_p2.
DSP Report: Generating DSP add_ln703_44_fu_36438245_p2, operation Mode is: PCIN+A2*(B:0xeb).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP add_ln703_44_fu_36438245_p2.
DSP Report: operator add_ln703_44_fu_36438245_p2 is absorbed into DSP add_ln703_44_fu_36438245_p2.
DSP Report: operator mul_ln1118_43_fu_3692_p2 is absorbed into DSP add_ln703_44_fu_36438245_p2.
DSP Report: Generating DSP mul_ln1118_222_fu_4120_p2, operation Mode is: A2*(B:0x51).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_222_fu_4120_p2.
DSP Report: operator mul_ln1118_222_fu_4120_p2 is absorbed into DSP mul_ln1118_222_fu_4120_p2.
DSP Report: Generating DSP add_ln703_1539_fu_36440824_p2, operation Mode is: PCIN+A2*(B:0x5f).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP add_ln703_1539_fu_36440824_p2.
DSP Report: operator add_ln703_1539_fu_36440824_p2 is absorbed into DSP add_ln703_1539_fu_36440824_p2.
DSP Report: operator mul_ln1118_111_fu_5773_p2 is absorbed into DSP add_ln703_1539_fu_36440824_p2.
DSP Report: Generating DSP add_ln703_1539_reg_36506220_reg, operation Mode is: PCIN+A2*(B:0x4e).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP add_ln703_1539_reg_36506220_reg.
DSP Report: register add_ln703_1539_reg_36506220_reg is absorbed into DSP add_ln703_1539_reg_36506220_reg.
DSP Report: operator add_ln703_1539_fu_36440824_p2 is absorbed into DSP add_ln703_1539_reg_36506220_reg.
DSP Report: operator mul_ln1118_134_fu_5716_p2 is absorbed into DSP add_ln703_1539_reg_36506220_reg.
DSP Report: Generating DSP mul_ln1118_370_fu_5945_p2, operation Mode is: A''*(B:0x1d).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_370_fu_5945_p2.
DSP Report: register zext_ln1118_263_reg_36505207_reg is absorbed into DSP mul_ln1118_370_fu_5945_p2.
DSP Report: operator mul_ln1118_370_fu_5945_p2 is absorbed into DSP mul_ln1118_370_fu_5945_p2.
DSP Report: Generating DSP add_ln703_1565_fu_36460076_p2, operation Mode is: PCIN+A''*(B:0x17).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP add_ln703_1565_fu_36460076_p2.
DSP Report: register data_28_V_read_1_reg_36504791_reg is absorbed into DSP add_ln703_1565_fu_36460076_p2.
DSP Report: operator add_ln703_1565_fu_36460076_p2 is absorbed into DSP add_ln703_1565_fu_36460076_p2.
DSP Report: operator mul_ln1118_586_fu_5106_p2 is absorbed into DSP add_ln703_1565_fu_36460076_p2.
DSP Report: Generating DSP mul_ln1118_42_fu_5345_p2, operation Mode is: A2*(B:0x3febd).
DSP Report: register mul_ln1118_42_fu_5345_p2 is absorbed into DSP mul_ln1118_42_fu_5345_p2.
DSP Report: operator mul_ln1118_42_fu_5345_p2 is absorbed into DSP mul_ln1118_42_fu_5345_p2.
DSP Report: Generating DSP add_ln703_21_fu_36438035_p2, operation Mode is: (C:0xffffffff9800)+A2*(B:0x3fe58).
DSP Report: register add_ln703_21_fu_36438035_p2 is absorbed into DSP add_ln703_21_fu_36438035_p2.
DSP Report: operator add_ln703_21_fu_36438035_p2 is absorbed into DSP add_ln703_21_fu_36438035_p2.
DSP Report: operator mul_ln1118_20_fu_2682_p2 is absorbed into DSP add_ln703_21_fu_36438035_p2.
DSP Report: Generating DSP mul_ln1118_83_fu_5776_p2, operation Mode is: A2*(B:0x3fe68).
DSP Report: register mul_ln1118_83_fu_5776_p2 is absorbed into DSP mul_ln1118_83_fu_5776_p2.
DSP Report: operator mul_ln1118_83_fu_5776_p2 is absorbed into DSP mul_ln1118_83_fu_5776_p2.
DSP Report: Generating DSP mul_ln1118_102_fu_3115_p2, operation Mode is: A2*(B:0x3fe74).
DSP Report: register mul_ln1118_102_fu_3115_p2 is absorbed into DSP mul_ln1118_102_fu_3115_p2.
DSP Report: operator mul_ln1118_102_fu_3115_p2 is absorbed into DSP mul_ln1118_102_fu_3115_p2.
DSP Report: Generating DSP mul_ln1118_63_fu_4782_p2, operation Mode is: A2*(B:0x3febc).
DSP Report: register mul_ln1118_63_fu_4782_p2 is absorbed into DSP mul_ln1118_63_fu_4782_p2.
DSP Report: operator mul_ln1118_63_fu_4782_p2 is absorbed into DSP mul_ln1118_63_fu_4782_p2.
DSP Report: Generating DSP mul_ln1118_167_fu_4402_p2, operation Mode is: A2*(B:0x3fe7f).
DSP Report: register mul_ln1118_167_fu_4402_p2 is absorbed into DSP mul_ln1118_167_fu_4402_p2.
DSP Report: operator mul_ln1118_167_fu_4402_p2 is absorbed into DSP mul_ln1118_167_fu_4402_p2.
DSP Report: Generating DSP mul_ln1118_187_fu_2617_p2, operation Mode is: A2*(B:0x3feb0).
DSP Report: register mul_ln1118_187_fu_2617_p2 is absorbed into DSP mul_ln1118_187_fu_2617_p2.
DSP Report: operator mul_ln1118_187_fu_2617_p2 is absorbed into DSP mul_ln1118_187_fu_2617_p2.
DSP Report: Generating DSP mul_ln1118_259_fu_3063_p2, operation Mode is: A2*(B:0x3ff2f).
DSP Report: register mul_ln1118_259_fu_3063_p2 is absorbed into DSP mul_ln1118_259_fu_3063_p2.
DSP Report: operator mul_ln1118_259_fu_3063_p2 is absorbed into DSP mul_ln1118_259_fu_3063_p2.
DSP Report: Generating DSP mul_ln1118_211_fu_5772_p2, operation Mode is: A2*(B:0x3fecf).
DSP Report: register mul_ln1118_211_fu_5772_p2 is absorbed into DSP mul_ln1118_211_fu_5772_p2.
DSP Report: operator mul_ln1118_211_fu_5772_p2 is absorbed into DSP mul_ln1118_211_fu_5772_p2.
DSP Report: Generating DSP mul_ln1118_235_fu_3390_p2, operation Mode is: A2*(B:0x3fe86).
DSP Report: register mul_ln1118_235_fu_3390_p2 is absorbed into DSP mul_ln1118_235_fu_3390_p2.
DSP Report: operator mul_ln1118_235_fu_3390_p2 is absorbed into DSP mul_ln1118_235_fu_3390_p2.
DSP Report: Generating DSP mul_ln1118_147_reg_6348903_reg, operation Mode is: (A2*(B:0x3fed3))'.
DSP Report: register mul_ln1118_147_reg_6348903_reg is absorbed into DSP mul_ln1118_147_reg_6348903_reg.
DSP Report: register mul_ln1118_147_reg_6348903_reg is absorbed into DSP mul_ln1118_147_reg_6348903_reg.
DSP Report: operator mul_ln1118_147_fu_4770_p2 is absorbed into DSP mul_ln1118_147_reg_6348903_reg.
DSP Report: Generating DSP mul_ln1118_521_fu_3860_p2, operation Mode is: A''*(B:0x3fed1).
DSP Report: register mul_ln1118_503_fu_3206_p2 is absorbed into DSP mul_ln1118_521_fu_3860_p2.
DSP Report: register mul_ln1118_503_fu_3206_p2 is absorbed into DSP mul_ln1118_521_fu_3860_p2.
DSP Report: operator mul_ln1118_521_fu_3860_p2 is absorbed into DSP mul_ln1118_521_fu_3860_p2.
DSP Report: Generating DSP mul_ln1118_764_fu_3797_p2, operation Mode is: A''*(B:0x3feca).
DSP Report: register mul_ln1118_764_fu_3797_p2 is absorbed into DSP mul_ln1118_764_fu_3797_p2.
DSP Report: register mul_ln1118_764_fu_3797_p2 is absorbed into DSP mul_ln1118_764_fu_3797_p2.
DSP Report: operator mul_ln1118_764_fu_3797_p2 is absorbed into DSP mul_ln1118_764_fu_3797_p2.
DSP Report: Generating DSP mul_ln1118_478_fu_3748_p2, operation Mode is: A2*(B:0x3ff28).
DSP Report: register mul_ln1118_478_fu_3748_p2 is absorbed into DSP mul_ln1118_478_fu_3748_p2.
DSP Report: operator mul_ln1118_478_fu_3748_p2 is absorbed into DSP mul_ln1118_478_fu_3748_p2.
DSP Report: Generating DSP mul_ln1118_499_fu_3240_p2, operation Mode is: A2*(B:0x3ff3f).
DSP Report: register mul_ln1118_499_fu_3240_p2 is absorbed into DSP mul_ln1118_499_fu_3240_p2.
DSP Report: operator mul_ln1118_499_fu_3240_p2 is absorbed into DSP mul_ln1118_499_fu_3240_p2.
DSP Report: Generating DSP mul_ln1118_362_fu_3930_p2, operation Mode is: A''*(B:0x3ff21).
DSP Report: register mul_ln1118_355_fu_3319_p2 is absorbed into DSP mul_ln1118_362_fu_3930_p2.
DSP Report: register mul_ln1118_362_fu_3930_p2 is absorbed into DSP mul_ln1118_362_fu_3930_p2.
DSP Report: operator mul_ln1118_362_fu_3930_p2 is absorbed into DSP mul_ln1118_362_fu_3930_p2.
DSP Report: Generating DSP mul_ln1118_304_fu_3857_p2, operation Mode is: A''*(B:0x3ff14).
DSP Report: register mul_ln1118_304_fu_3857_p2 is absorbed into DSP mul_ln1118_304_fu_3857_p2.
DSP Report: register mul_ln1118_304_fu_3857_p2 is absorbed into DSP mul_ln1118_304_fu_3857_p2.
DSP Report: operator mul_ln1118_304_fu_3857_p2 is absorbed into DSP mul_ln1118_304_fu_3857_p2.
DSP Report: Generating DSP mul_ln1118_329_fu_6184_p2, operation Mode is: A''*(B:0x3ff13).
DSP Report: register mul_ln1118_329_fu_6184_p2 is absorbed into DSP mul_ln1118_329_fu_6184_p2.
DSP Report: register mul_ln1118_329_fu_6184_p2 is absorbed into DSP mul_ln1118_329_fu_6184_p2.
DSP Report: operator mul_ln1118_329_fu_6184_p2 is absorbed into DSP mul_ln1118_329_fu_6184_p2.
DSP Report: Generating DSP mul_ln1118_282_fu_6500_p2, operation Mode is: A''*(B:0x3fed3).
DSP Report: register mul_ln1118_282_fu_6500_p2 is absorbed into DSP mul_ln1118_282_fu_6500_p2.
DSP Report: register mul_ln1118_282_fu_6500_p2 is absorbed into DSP mul_ln1118_282_fu_6500_p2.
DSP Report: operator mul_ln1118_282_fu_6500_p2 is absorbed into DSP mul_ln1118_282_fu_6500_p2.
DSP Report: Generating DSP mul_ln1118_201_fu_5764_p2, operation Mode is: A2*(B:0x3fe46).
DSP Report: register mul_ln1118_201_fu_5764_p2 is absorbed into DSP mul_ln1118_201_fu_5764_p2.
DSP Report: operator mul_ln1118_201_fu_5764_p2 is absorbed into DSP mul_ln1118_201_fu_5764_p2.
DSP Report: Generating DSP mul_ln1118_224_fu_5554_p2, operation Mode is: A2*(B:0x3fe76).
DSP Report: register mul_ln1118_224_fu_5554_p2 is absorbed into DSP mul_ln1118_224_fu_5554_p2.
DSP Report: operator mul_ln1118_224_fu_5554_p2 is absorbed into DSP mul_ln1118_224_fu_5554_p2.
DSP Report: Generating DSP mul_ln1118_158_fu_5990_p2, operation Mode is: A2*(B:0x3ff4b).
DSP Report: register mul_ln1118_158_fu_5990_p2 is absorbed into DSP mul_ln1118_158_fu_5990_p2.
DSP Report: operator mul_ln1118_158_fu_5990_p2 is absorbed into DSP mul_ln1118_158_fu_5990_p2.
DSP Report: Generating DSP mul_ln1118_180_fu_5346_p2, operation Mode is: A2*(B:0x3ff5f).
DSP Report: register mul_ln1118_180_fu_5346_p2 is absorbed into DSP mul_ln1118_180_fu_5346_p2.
DSP Report: operator mul_ln1118_180_fu_5346_p2 is absorbed into DSP mul_ln1118_180_fu_5346_p2.
DSP Report: Generating DSP mul_ln1118_248_fu_3756_p2, operation Mode is: A2*(B:0x3fe59).
DSP Report: register mul_ln1118_248_fu_3756_p2 is absorbed into DSP mul_ln1118_248_fu_3756_p2.
DSP Report: operator mul_ln1118_248_fu_3756_p2 is absorbed into DSP mul_ln1118_248_fu_3756_p2.
DSP Report: Generating DSP mul_ln1118_274_fu_5493_p2, operation Mode is: A2*(B:0x3feb7).
DSP Report: register mul_ln1118_274_fu_5493_p2 is absorbed into DSP mul_ln1118_274_fu_5493_p2.
DSP Report: operator mul_ln1118_274_fu_5493_p2 is absorbed into DSP mul_ln1118_274_fu_5493_p2.
DSP Report: Generating DSP mul_ln1118_55_fu_3768_p2, operation Mode is: A2*(B:0x3fe52).
DSP Report: register mul_ln1118_55_fu_3768_p2 is absorbed into DSP mul_ln1118_55_fu_3768_p2.
DSP Report: operator mul_ln1118_55_fu_3768_p2 is absorbed into DSP mul_ln1118_55_fu_3768_p2.
DSP Report: Generating DSP mul_ln1118_74_fu_5825_p2, operation Mode is: A2*(B:0x3fea9).
DSP Report: register mul_ln1118_74_fu_5825_p2 is absorbed into DSP mul_ln1118_74_fu_5825_p2.
DSP Report: operator mul_ln1118_74_fu_5825_p2 is absorbed into DSP mul_ln1118_74_fu_5825_p2.
DSP Report: Generating DSP mul_ln1118_114_fu_2758_p2, operation Mode is: A2*(B:0x3ffa2).
DSP Report: register mul_ln1118_114_fu_2758_p2 is absorbed into DSP mul_ln1118_114_fu_2758_p2.
DSP Report: operator mul_ln1118_114_fu_2758_p2 is absorbed into DSP mul_ln1118_114_fu_2758_p2.
DSP Report: Generating DSP mul_ln1118_137_fu_3522_p2, operation Mode is: A2*(B:0x3ff9b).
DSP Report: register mul_ln1118_137_fu_3522_p2 is absorbed into DSP mul_ln1118_137_fu_3522_p2.
DSP Report: operator mul_ln1118_137_fu_3522_p2 is absorbed into DSP mul_ln1118_137_fu_3522_p2.
DSP Report: Generating DSP mul_ln1118_96_fu_2771_p2, operation Mode is: A2*(B:0x3ff65).
DSP Report: register mul_ln1118_96_fu_2771_p2 is absorbed into DSP mul_ln1118_96_fu_2771_p2.
DSP Report: operator mul_ln1118_96_fu_2771_p2 is absorbed into DSP mul_ln1118_96_fu_2771_p2.
DSP Report: Generating DSP add_ln703_33_fu_36438143_p2, operation Mode is: (C:0xfffffffd7800)+A2*(B:0x3feab).
DSP Report: register add_ln703_33_fu_36438143_p2 is absorbed into DSP add_ln703_33_fu_36438143_p2.
DSP Report: operator add_ln703_33_fu_36438143_p2 is absorbed into DSP add_ln703_33_fu_36438143_p2.
DSP Report: operator mul_ln1118_32_fu_5788_p2 is absorbed into DSP add_ln703_33_fu_36438143_p2.
DSP Report: Generating DSP add_ln703_34_fu_36438153_p2, operation Mode is: C+A2*(B:0x3fdef).
DSP Report: register add_ln703_34_fu_36438153_p2 is absorbed into DSP add_ln703_34_fu_36438153_p2.
DSP Report: operator add_ln703_34_fu_36438153_p2 is absorbed into DSP add_ln703_34_fu_36438153_p2.
DSP Report: operator mul_ln1118_12_fu_3785_p2 is absorbed into DSP add_ln703_34_fu_36438153_p2.
DSP Report: Generating DSP mul_ln1118_356_fu_5050_p2, operation Mode is: A''*(B:0x126).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_356_fu_5050_p2.
DSP Report: register data_16_V_read_1_reg_36504931_reg is absorbed into DSP mul_ln1118_356_fu_5050_p2.
DSP Report: operator mul_ln1118_356_fu_5050_p2 is absorbed into DSP mul_ln1118_356_fu_5050_p2.
DSP Report: Generating DSP add_ln703_312_fu_36452550_p2, operation Mode is: C+A''*(B:0x3fe90).
DSP Report: register add_ln703_312_fu_36452550_p2 is absorbed into DSP add_ln703_312_fu_36452550_p2.
DSP Report: register add_ln703_312_fu_36452550_p2 is absorbed into DSP add_ln703_312_fu_36452550_p2.
DSP Report: operator add_ln703_312_fu_36452550_p2 is absorbed into DSP add_ln703_312_fu_36452550_p2.
DSP Report: operator mul_ln1118_294_fu_6002_p2 is absorbed into DSP add_ln703_312_fu_36452550_p2.
DSP Report: Generating DSP mul_ln1118_467_fu_4897_p2, operation Mode is: A''*(B:0x3fe95).
DSP Report: register mul_ln1118_467_fu_4897_p2 is absorbed into DSP mul_ln1118_467_fu_4897_p2.
DSP Report: register mul_ln1118_467_fu_4897_p2 is absorbed into DSP mul_ln1118_467_fu_4897_p2.
DSP Report: operator mul_ln1118_467_fu_4897_p2 is absorbed into DSP mul_ln1118_467_fu_4897_p2.
DSP Report: Generating DSP mul_ln1118_374_fu_2632_p2, operation Mode is: A2*(B:0x2e).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_374_fu_2632_p2.
DSP Report: operator mul_ln1118_374_fu_2632_p2 is absorbed into DSP mul_ln1118_374_fu_2632_p2.
DSP Report: Generating DSP add_ln703_326_fu_36439783_p2, operation Mode is: PCIN+A2*(B:0x16).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP add_ln703_326_fu_36439783_p2.
DSP Report: operator add_ln703_326_fu_36439783_p2 is absorbed into DSP add_ln703_326_fu_36439783_p2.
DSP Report: operator mul_ln1118_295_fu_2746_p2 is absorbed into DSP add_ln703_326_fu_36439783_p2.
DSP Report: Generating DSP add_ln703_323_fu_36439757_p2, operation Mode is: C'+A2*(B:0x25).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP add_ln703_323_fu_36439757_p2.
DSP Report: register add_ln703_323_fu_36439757_p2 is absorbed into DSP add_ln703_323_fu_36439757_p2.
DSP Report: operator add_ln703_323_fu_36439757_p2 is absorbed into DSP add_ln703_323_fu_36439757_p2.
DSP Report: operator mul_ln1118_249_fu_5769_p2 is absorbed into DSP add_ln703_323_fu_36439757_p2.
DSP Report: Generating DSP mul_ln1118_151_fu_4774_p2, operation Mode is: A2*(B:0x1b).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_151_fu_4774_p2.
DSP Report: operator mul_ln1118_151_fu_4774_p2 is absorbed into DSP mul_ln1118_151_fu_4774_p2.
DSP Report: Generating DSP add_ln703_274_fu_36439513_p2, operation Mode is: C+A2*(B:0x39).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP add_ln703_274_fu_36439513_p2.
DSP Report: operator add_ln703_274_fu_36439513_p2 is absorbed into DSP add_ln703_274_fu_36439513_p2.
DSP Report: operator mul_ln1118_240_fu_4756_p2 is absorbed into DSP add_ln703_274_fu_36439513_p2.
DSP Report: Generating DSP mul_ln1118_286_fu_2743_p2, operation Mode is: A2*(B:0x46).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_286_fu_2743_p2.
DSP Report: operator mul_ln1118_286_fu_2743_p2 is absorbed into DSP mul_ln1118_286_fu_2743_p2.
DSP Report: Generating DSP add_ln703_278_fu_36439549_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_278_fu_36439549_p2 is absorbed into DSP add_ln703_278_fu_36439549_p2.
DSP Report: Generating DSP mul_ln1118_192_fu_5285_p2, operation Mode is: A2*(B:0x17).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_192_fu_5285_p2.
DSP Report: operator mul_ln1118_192_fu_5285_p2 is absorbed into DSP mul_ln1118_192_fu_5285_p2.
DSP Report: Generating DSP add_ln703_276_fu_36439529_p2, operation Mode is: PCIN+A2:B2+C'.
DSP Report: register add_ln703_276_fu_36439529_p2 is absorbed into DSP add_ln703_276_fu_36439529_p2.
DSP Report: register add_ln703_276_fu_36439529_p2 is absorbed into DSP add_ln703_276_fu_36439529_p2.
DSP Report: register add_ln703_276_fu_36439529_p2 is absorbed into DSP add_ln703_276_fu_36439529_p2.
DSP Report: operator add_ln703_276_fu_36439529_p2 is absorbed into DSP add_ln703_276_fu_36439529_p2.
DSP Report: Generating DSP add_ln703_278_reg_36505900_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register add_ln703_278_reg_36505900_reg is absorbed into DSP add_ln703_278_reg_36505900_reg.
DSP Report: operator add_ln703_278_fu_36439549_p2 is absorbed into DSP add_ln703_278_reg_36505900_reg.
DSP Report: Generating DSP mul_ln1118_375_fu_5578_p2, operation Mode is: A2*(B:0x16).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_375_fu_5578_p2.
DSP Report: operator mul_ln1118_375_fu_5578_p2 is absorbed into DSP mul_ln1118_375_fu_5578_p2.
DSP Report: Generating DSP add_ln703_341_fu_36439875_p2, operation Mode is: PCIN+(A:0x0):B2+C'.
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP add_ln703_341_fu_36439875_p2.
DSP Report: register add_ln703_341_fu_36439875_p2 is absorbed into DSP add_ln703_341_fu_36439875_p2.
DSP Report: operator add_ln703_341_fu_36439875_p2 is absorbed into DSP add_ln703_341_fu_36439875_p2.
DSP Report: Generating DSP add_ln703_341_reg_36505975_reg, operation Mode is: (PCIN+A2:B2+C')'.
DSP Report: register add_ln703_341_reg_36505975_reg is absorbed into DSP add_ln703_341_reg_36505975_reg.
DSP Report: register add_ln703_341_reg_36505975_reg is absorbed into DSP add_ln703_341_reg_36505975_reg.
DSP Report: register add_ln703_341_reg_36505975_reg is absorbed into DSP add_ln703_341_reg_36505975_reg.
DSP Report: register add_ln703_341_reg_36505975_reg is absorbed into DSP add_ln703_341_reg_36505975_reg.
DSP Report: operator add_ln703_341_fu_36439875_p2 is absorbed into DSP add_ln703_341_reg_36505975_reg.
DSP Report: Generating DSP mul_ln1118_160_fu_4264_p2, operation Mode is: A2*(B:0x3ff86).
DSP Report: register mul_ln1118_160_fu_4264_p2 is absorbed into DSP mul_ln1118_160_fu_4264_p2.
DSP Report: operator mul_ln1118_160_fu_4264_p2 is absorbed into DSP mul_ln1118_160_fu_4264_p2.
DSP Report: Generating DSP mul_ln1118_340_fu_4071_p2, operation Mode is: A2*(B:0x3ff9e).
DSP Report: register mul_ln1118_340_fu_4071_p2 is absorbed into DSP mul_ln1118_340_fu_4071_p2.
DSP Report: operator mul_ln1118_340_fu_4071_p2 is absorbed into DSP mul_ln1118_340_fu_4071_p2.
DSP Report: Generating DSP mul_ln1118_296_fu_2747_p2, operation Mode is: A2*(B:0x5c).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_296_fu_2747_p2.
DSP Report: operator mul_ln1118_296_fu_2747_p2 is absorbed into DSP mul_ln1118_296_fu_2747_p2.
DSP Report: Generating DSP add_ln703_333_fu_36439821_p2, operation Mode is: C+A2*(B:0x3ff89).
DSP Report: register add_ln703_333_fu_36439821_p2 is absorbed into DSP add_ln703_333_fu_36439821_p2.
DSP Report: operator add_ln703_333_fu_36439821_p2 is absorbed into DSP add_ln703_333_fu_36439821_p2.
DSP Report: operator mul_ln1118_394_fu_3985_p2 is absorbed into DSP add_ln703_333_fu_36439821_p2.
DSP Report: Generating DSP mul_ln1118_116_fu_5347_p2, operation Mode is: A2*(B:0x3ff9f).
DSP Report: register mul_ln1118_116_fu_5347_p2 is absorbed into DSP mul_ln1118_116_fu_5347_p2.
DSP Report: operator mul_ln1118_116_fu_5347_p2 is absorbed into DSP mul_ln1118_116_fu_5347_p2.
DSP Report: Generating DSP mul_ln1118_433_fu_5206_p2, operation Mode is: A''*(B:0x95).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_433_fu_5206_p2.
DSP Report: register zext_ln1118_311_reg_36505286_reg is absorbed into DSP mul_ln1118_433_fu_5206_p2.
DSP Report: operator mul_ln1118_433_fu_5206_p2 is absorbed into DSP mul_ln1118_433_fu_5206_p2.
DSP Report: Generating DSP mul_ln1118_321_fu_3894_p2, operation Mode is: A''*(B:0x3ff96).
DSP Report: register mul_ln1118_321_fu_3894_p2 is absorbed into DSP mul_ln1118_321_fu_3894_p2.
DSP Report: register mul_ln1118_321_fu_3894_p2 is absorbed into DSP mul_ln1118_321_fu_3894_p2.
DSP Report: operator mul_ln1118_321_fu_3894_p2 is absorbed into DSP mul_ln1118_321_fu_3894_p2.
DSP Report: Generating DSP mul_ln1118_341_fu_4883_p2, operation Mode is: A''*(B:0x3ffb6).
DSP Report: register mul_ln1118_341_fu_4883_p2 is absorbed into DSP mul_ln1118_341_fu_4883_p2.
DSP Report: register mul_ln1118_341_fu_4883_p2 is absorbed into DSP mul_ln1118_341_fu_4883_p2.
DSP Report: operator mul_ln1118_341_fu_4883_p2 is absorbed into DSP mul_ln1118_341_fu_4883_p2.
DSP Report: Generating DSP add_ln703_533_fu_36453592_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_533_fu_36453592_p2 is absorbed into DSP add_ln703_533_fu_36453592_p2.
DSP Report: Generating DSP mul_ln1118_413_fu_6167_p2, operation Mode is: A''*(B:0xa4).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_413_fu_6167_p2.
DSP Report: register zext_ln1118_293_reg_36505265_reg is absorbed into DSP mul_ln1118_413_fu_6167_p2.
DSP Report: operator mul_ln1118_413_fu_6167_p2 is absorbed into DSP mul_ln1118_413_fu_6167_p2.
DSP Report: Generating DSP add_ln703_531_fu_36453576_p2, operation Mode is: C+A''*(B:0x3ff77).
DSP Report: register add_ln703_531_fu_36453576_p2 is absorbed into DSP add_ln703_531_fu_36453576_p2.
DSP Report: register add_ln703_531_fu_36453576_p2 is absorbed into DSP add_ln703_531_fu_36453576_p2.
DSP Report: operator add_ln703_531_fu_36453576_p2 is absorbed into DSP add_ln703_531_fu_36453576_p2.
DSP Report: operator mul_ln1118_532_fu_3782_p2 is absorbed into DSP add_ln703_531_fu_36453576_p2.
DSP Report: Generating DSP mul_ln1118_297_fu_5887_p2, operation Mode is: A''*(B:0x3ff5b).
DSP Report: register mul_ln1118_297_fu_5887_p2 is absorbed into DSP mul_ln1118_297_fu_5887_p2.
DSP Report: register mul_ln1118_297_fu_5887_p2 is absorbed into DSP mul_ln1118_297_fu_5887_p2.
DSP Report: operator mul_ln1118_297_fu_5887_p2 is absorbed into DSP mul_ln1118_297_fu_5887_p2.
DSP Report: Generating DSP mul_ln1118_513_fu_4128_p2, operation Mode is: A''*(B:0x3ff3b).
DSP Report: register mul_ln1118_513_fu_4128_p2 is absorbed into DSP mul_ln1118_513_fu_4128_p2.
DSP Report: register mul_ln1118_513_fu_4128_p2 is absorbed into DSP mul_ln1118_513_fu_4128_p2.
DSP Report: operator mul_ln1118_513_fu_4128_p2 is absorbed into DSP mul_ln1118_513_fu_4128_p2.
DSP Report: Generating DSP mul_ln1118_275_fu_2917_p2, operation Mode is: A''*(B:0x3ff3c).
DSP Report: register mul_ln1118_275_fu_2917_p2 is absorbed into DSP mul_ln1118_275_fu_2917_p2.
DSP Report: register mul_ln1118_275_fu_2917_p2 is absorbed into DSP mul_ln1118_275_fu_2917_p2.
DSP Report: operator mul_ln1118_275_fu_2917_p2 is absorbed into DSP mul_ln1118_275_fu_2917_p2.
DSP Report: Generating DSP mul_ln1118_207_reg_6349073_reg, operation Mode is: (A2*(B:0x3fdde))'.
DSP Report: register mul_ln1118_207_reg_6349073_reg is absorbed into DSP mul_ln1118_207_reg_6349073_reg.
DSP Report: register mul_ln1118_207_reg_6349073_reg is absorbed into DSP mul_ln1118_207_reg_6349073_reg.
DSP Report: operator mul_ln1118_207_fu_2751_p2 is absorbed into DSP mul_ln1118_207_reg_6349073_reg.
DSP Report: Generating DSP mul_ln1118_231_fu_5584_p2, operation Mode is: A2*(B:0x3fe1a).
DSP Report: register mul_ln1118_231_fu_5584_p2 is absorbed into DSP mul_ln1118_231_fu_5584_p2.
DSP Report: operator mul_ln1118_231_fu_5584_p2 is absorbed into DSP mul_ln1118_231_fu_5584_p2.
DSP Report: Generating DSP mul_ln1118_164_fu_6342_p2, operation Mode is: A2*(B:0x1eb).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_164_fu_6342_p2.
DSP Report: operator mul_ln1118_164_fu_6342_p2 is absorbed into DSP mul_ln1118_164_fu_6342_p2.
DSP Report: Generating DSP add_ln703_197_reg_36505795_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_197_reg_36505795_reg is absorbed into DSP add_ln703_197_reg_36505795_reg.
DSP Report: operator add_ln703_197_fu_36439189_p2 is absorbed into DSP add_ln703_197_reg_36505795_reg.
DSP Report: Generating DSP mul_ln1118_255_fu_2755_p2, operation Mode is: A2*(B:0x3fec2).
DSP Report: register mul_ln1118_255_fu_2755_p2 is absorbed into DSP mul_ln1118_255_fu_2755_p2.
DSP Report: operator mul_ln1118_255_fu_2755_p2 is absorbed into DSP mul_ln1118_255_fu_2755_p2.
DSP Report: Generating DSP mul_ln1118_278_fu_5309_p2, operation Mode is: A2*(B:0x3feb8).
DSP Report: register mul_ln1118_278_fu_5309_p2 is absorbed into DSP mul_ln1118_278_fu_5309_p2.
DSP Report: operator mul_ln1118_278_fu_5309_p2 is absorbed into DSP mul_ln1118_278_fu_5309_p2.
DSP Report: Generating DSP mul_ln1118_326_fu_3324_p2, operation Mode is: A2*(B:0x3ff61).
DSP Report: register mul_ln1118_326_fu_3324_p2 is absorbed into DSP mul_ln1118_326_fu_3324_p2.
DSP Report: operator mul_ln1118_326_fu_3324_p2 is absorbed into DSP mul_ln1118_326_fu_3324_p2.
DSP Report: Generating DSP mul_ln1118_474_fu_2739_p2, operation Mode is: A2*(B:0x3ff0a).
DSP Report: register mul_ln1118_474_fu_2739_p2 is absorbed into DSP mul_ln1118_474_fu_2739_p2.
DSP Report: operator mul_ln1118_474_fu_2739_p2 is absorbed into DSP mul_ln1118_474_fu_2739_p2.
DSP Report: Generating DSP mul_ln1118_301_fu_2749_p2, operation Mode is: A2*(B:0x3ff53).
DSP Report: register mul_ln1118_301_fu_2749_p2 is absorbed into DSP mul_ln1118_301_fu_2749_p2.
DSP Report: operator mul_ln1118_301_fu_2749_p2 is absorbed into DSP mul_ln1118_301_fu_2749_p2.
DSP Report: Generating DSP add_ln703_436_fu_36440183_p2, operation Mode is: C+A2*(B:0x3feee).
DSP Report: register add_ln703_436_fu_36440183_p2 is absorbed into DSP add_ln703_436_fu_36440183_p2.
DSP Report: operator add_ln703_436_fu_36440183_p2 is absorbed into DSP add_ln703_436_fu_36440183_p2.
DSP Report: operator mul_ln1118_495_fu_4757_p2 is absorbed into DSP add_ln703_436_fu_36440183_p2.
DSP Report: Generating DSP add_ln703_449_fu_36453187_p2, operation Mode is: C+A''*(B:0xeb).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP add_ln703_449_fu_36453187_p2.
DSP Report: register zext_ln1118_367_reg_36505358_reg is absorbed into DSP add_ln703_449_fu_36453187_p2.
DSP Report: operator add_ln703_449_fu_36453187_p2 is absorbed into DSP add_ln703_449_fu_36453187_p2.
DSP Report: operator mul_ln1118_492_fu_4083_p2 is absorbed into DSP add_ln703_449_fu_36453187_p2.
DSP Report: Generating DSP mul_ln1118_414_fu_6288_p2, operation Mode is: A''*(B:0x3ff55).
DSP Report: register mul_ln1118_414_fu_6288_p2 is absorbed into DSP mul_ln1118_414_fu_6288_p2.
DSP Report: register mul_ln1118_414_fu_6288_p2 is absorbed into DSP mul_ln1118_414_fu_6288_p2.
DSP Report: operator mul_ln1118_414_fu_6288_p2 is absorbed into DSP mul_ln1118_414_fu_6288_p2.
DSP Report: Generating DSP mul_ln1118_323_fu_5999_p2, operation Mode is: A''*(B:0xd2).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_323_fu_5999_p2.
DSP Report: register zext_ln1118_209_reg_36505101_reg is absorbed into DSP mul_ln1118_323_fu_5999_p2.
DSP Report: operator mul_ln1118_323_fu_5999_p2 is absorbed into DSP mul_ln1118_323_fu_5999_p2.
DSP Report: Generating DSP add_ln703_448_fu_36453177_p2, operation Mode is: PCIN+A''*(B:0x12c).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP add_ln703_448_fu_36453177_p2.
DSP Report: register data_24_V_read_1_reg_36504842_reg is absorbed into DSP add_ln703_448_fu_36453177_p2.
DSP Report: operator add_ln703_448_fu_36453177_p2 is absorbed into DSP add_ln703_448_fu_36453177_p2.
DSP Report: operator mul_ln1118_514_fu_4826_p2 is absorbed into DSP add_ln703_448_fu_36453177_p2.
DSP Report: Generating DSP add_ln703_448_fu_36453177_p2, operation Mode is: PCIN+A''*(B:0x16a).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP add_ln703_448_fu_36453177_p2.
DSP Report: register data_13_V_read_1_reg_36504944_reg is absorbed into DSP add_ln703_448_fu_36453177_p2.
DSP Report: operator add_ln703_448_fu_36453177_p2 is absorbed into DSP add_ln703_448_fu_36453177_p2.
DSP Report: operator mul_ln1118_298_fu_4626_p2 is absorbed into DSP add_ln703_448_fu_36453177_p2.
DSP Report: Generating DSP add_ln703_448_fu_36453177_p2, operation Mode is: PCIN+A''*(B:0x131).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP add_ln703_448_fu_36453177_p2.
DSP Report: register data_22_V_read_1_reg_36504865_reg is absorbed into DSP add_ln703_448_fu_36453177_p2.
DSP Report: operator add_ln703_448_fu_36453177_p2 is absorbed into DSP add_ln703_448_fu_36453177_p2.
DSP Report: operator mul_ln1118_472_fu_6075_p2 is absorbed into DSP add_ln703_448_fu_36453177_p2.
DSP Report: Generating DSP mul_ln1118_204_fu_5336_p2, operation Mode is: A2*(B:0x157).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_204_fu_5336_p2.
DSP Report: operator mul_ln1118_204_fu_5336_p2 is absorbed into DSP mul_ln1118_204_fu_5336_p2.
DSP Report: Generating DSP add_ln703_231_reg_36505845_reg, operation Mode is: PCIN+A2*(B:0x154).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP add_ln703_231_reg_36505845_reg.
DSP Report: register add_ln703_231_reg_36505845_reg is absorbed into DSP add_ln703_231_reg_36505845_reg.
DSP Report: operator add_ln703_231_fu_36439345_p2 is absorbed into DSP add_ln703_231_reg_36505845_reg.
DSP Report: operator mul_ln1118_182_fu_4773_p2 is absorbed into DSP add_ln703_231_reg_36505845_reg.
DSP Report: Generating DSP mul_ln1118_252_fu_2753_p2, operation Mode is: A2*(B:0xf5).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_252_fu_2753_p2.
DSP Report: operator mul_ln1118_252_fu_2753_p2 is absorbed into DSP mul_ln1118_252_fu_2753_p2.
DSP Report: Generating DSP add_ln703_235_fu_36439371_p2, operation Mode is: PCIN+A2*(B:0x1ae).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP add_ln703_235_fu_36439371_p2.
DSP Report: operator add_ln703_235_fu_36439371_p2 is absorbed into DSP add_ln703_235_fu_36439371_p2.
DSP Report: operator mul_ln1118_276_fu_6210_p2 is absorbed into DSP add_ln703_235_fu_36439371_p2.
DSP Report: Generating DSP add_ln703_235_fu_36439371_p2, operation Mode is: PCIN+A2*(B:0x157).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP add_ln703_235_fu_36439371_p2.
DSP Report: operator add_ln703_235_fu_36439371_p2 is absorbed into DSP add_ln703_235_fu_36439371_p2.
DSP Report: operator mul_ln1118_229_fu_3682_p2 is absorbed into DSP add_ln703_235_fu_36439371_p2.
DSP Report: Generating DSP add_ln703_235_reg_36505850_reg, operation Mode is: PCIN+A2*(B:0xa2).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP add_ln703_235_reg_36505850_reg.
DSP Report: register add_ln703_235_reg_36505850_reg is absorbed into DSP add_ln703_235_reg_36505850_reg.
DSP Report: operator add_ln703_235_fu_36439371_p2 is absorbed into DSP add_ln703_235_reg_36505850_reg.
DSP Report: operator mul_ln1118_163_fu_5625_p2 is absorbed into DSP add_ln703_235_reg_36505850_reg.
DSP Report: Generating DSP add_ln703_18_fu_36438013_p2, operation Mode is: (C:0x45800)+A2*(B:0x1d4).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP add_ln703_18_fu_36438013_p2.
DSP Report: operator add_ln703_18_fu_36438013_p2 is absorbed into DSP add_ln703_18_fu_36438013_p2.
DSP Report: operator mul_ln203_4_fu_2993_p2 is absorbed into DSP add_ln703_18_fu_36438013_p2.
DSP Report: Generating DSP add_ln703_36_reg_36505625_reg, operation Mode is: C+A2*(B:0x16d).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP add_ln703_36_reg_36505625_reg.
DSP Report: register add_ln703_36_reg_36505625_reg is absorbed into DSP add_ln703_36_reg_36505625_reg.
DSP Report: operator add_ln703_36_fu_36438173_p2 is absorbed into DSP add_ln703_36_reg_36505625_reg.
DSP Report: operator mul_ln1118_35_fu_6366_p2 is absorbed into DSP add_ln703_36_reg_36505625_reg.
DSP Report: Generating DSP mul_ln1118_77_reg_6348687_reg, operation Mode is: (A2*(B:0x12c))'.
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_77_reg_6348687_reg.
DSP Report: register mul_ln1118_77_reg_6348687_reg is absorbed into DSP mul_ln1118_77_reg_6348687_reg.
DSP Report: operator mul_ln1118_77_fu_4226_p2 is absorbed into DSP mul_ln1118_77_reg_6348687_reg.
DSP Report: Generating DSP add_ln703_125_fu_36451867_p2, operation Mode is: PCIN+(A2*(B:0x183))'.
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP add_ln703_125_fu_36451867_p2.
DSP Report: register mul_ln1118_58_reg_6348631_reg is absorbed into DSP add_ln703_125_fu_36451867_p2.
DSP Report: operator add_ln703_125_fu_36451867_p2 is absorbed into DSP add_ln703_125_fu_36451867_p2.
DSP Report: operator mul_ln1118_58_fu_2765_p2 is absorbed into DSP add_ln703_125_fu_36451867_p2.
DSP Report: Generating DSP mul_ln1118_119_fu_3337_p2, operation Mode is: A2*(B:0x57).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_119_fu_3337_p2.
DSP Report: operator mul_ln1118_119_fu_3337_p2 is absorbed into DSP mul_ln1118_119_fu_3337_p2.
DSP Report: Generating DSP add_ln703_124_fu_36438819_p2, operation Mode is: PCIN+A2*(B:0x85).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP add_ln703_124_fu_36438819_p2.
DSP Report: operator add_ln703_124_fu_36438819_p2 is absorbed into DSP add_ln703_124_fu_36438819_p2.
DSP Report: operator mul_ln1118_100_fu_4841_p2 is absorbed into DSP add_ln703_124_fu_36438819_p2.
DSP Report: Generating DSP add_ln703_124_reg_36505715_reg, operation Mode is: PCIN+A2*(B:0xac).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP add_ln703_124_reg_36505715_reg.
DSP Report: register add_ln703_124_reg_36505715_reg is absorbed into DSP add_ln703_124_reg_36505715_reg.
DSP Report: operator add_ln703_124_fu_36438819_p2 is absorbed into DSP add_ln703_124_reg_36505715_reg.
DSP Report: operator mul_ln1118_140_fu_5278_p2 is absorbed into DSP add_ln703_124_reg_36505715_reg.
DSP Report: Generating DSP mul_ln1118_580_fu_4232_p2, operation Mode is: A''*(B:0x3ff91).
DSP Report: register mul_ln1118_580_fu_4232_p2 is absorbed into DSP mul_ln1118_580_fu_4232_p2.
DSP Report: register mul_ln1118_580_fu_4232_p2 is absorbed into DSP mul_ln1118_580_fu_4232_p2.
DSP Report: operator mul_ln1118_580_fu_4232_p2 is absorbed into DSP mul_ln1118_580_fu_4232_p2.
DSP Report: Generating DSP mul_ln1118_502_fu_5203_p2, operation Mode is: A''*(B:0x3ffbd).
DSP Report: register mul_ln1118_503_fu_3206_p2 is absorbed into DSP mul_ln1118_502_fu_5203_p2.
DSP Report: register mul_ln1118_503_fu_3206_p2 is absorbed into DSP mul_ln1118_502_fu_5203_p2.
DSP Report: operator mul_ln1118_502_fu_5203_p2 is absorbed into DSP mul_ln1118_502_fu_5203_p2.
DSP Report: Generating DSP mul_ln1118_264_fu_5214_p2, operation Mode is: A2*(B:0x3ff98).
DSP Report: register mul_ln1118_264_fu_5214_p2 is absorbed into DSP mul_ln1118_264_fu_5214_p2.
DSP Report: operator mul_ln1118_264_fu_5214_p2 is absorbed into DSP mul_ln1118_264_fu_5214_p2.
DSP Report: Generating DSP mul_ln1118_460_fu_4748_p2, operation Mode is: A2*(B:0x3ff85).
DSP Report: register mul_ln1118_460_fu_4748_p2 is absorbed into DSP mul_ln1118_460_fu_4748_p2.
DSP Report: operator mul_ln1118_460_fu_4748_p2 is absorbed into DSP mul_ln1118_460_fu_4748_p2.
DSP Report: Generating DSP mul_ln1118_215_fu_5774_p2, operation Mode is: A2*(B:0x3ffb6).
DSP Report: register mul_ln1118_215_fu_5774_p2 is absorbed into DSP mul_ln1118_215_fu_5774_p2.
DSP Report: operator mul_ln1118_215_fu_5774_p2 is absorbed into DSP mul_ln1118_215_fu_5774_p2.
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 has port PCOUT[47] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 has port PCOUT[46] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 has port PCOUT[45] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 has port PCOUT[44] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 has port PCOUT[43] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 has port PCOUT[42] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 has port PCOUT[41] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 has port PCOUT[40] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 has port PCOUT[39] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 has port PCOUT[38] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 has port PCOUT[37] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 has port PCOUT[36] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 has port PCOUT[35] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 has port PCOUT[34] driven by constant 0
DSP Report: Generating DSP mul_ln1118_639_fu_4613_p2, operation Mode is: A''*(B:0x3fe9a).
DSP Report: register mul_ln1118_639_fu_4613_p2 is absorbed into DSP mul_ln1118_639_fu_4613_p2.
DSP Report: register mul_ln1118_639_fu_4613_p2 is absorbed into DSP mul_ln1118_639_fu_4613_p2.
DSP Report: operator mul_ln1118_639_fu_4613_p2 is absorbed into DSP mul_ln1118_639_fu_4613_p2.
DSP Report: Generating DSP mul_ln1118_615_fu_2657_p2, operation Mode is: A''*(B:0x3ff27).
DSP Report: register mul_ln1118_615_fu_2657_p2 is absorbed into DSP mul_ln1118_615_fu_2657_p2.
DSP Report: register mul_ln1118_615_fu_2657_p2 is absorbed into DSP mul_ln1118_615_fu_2657_p2.
DSP Report: operator mul_ln1118_615_fu_2657_p2 is absorbed into DSP mul_ln1118_615_fu_2657_p2.
DSP Report: Generating DSP mul_ln1118_789_fu_3928_p2, operation Mode is: A''*(B:0x3ff9b).
DSP Report: register mul_ln1118_789_fu_3928_p2 is absorbed into DSP mul_ln1118_789_fu_3928_p2.
DSP Report: register mul_ln1118_789_fu_3928_p2 is absorbed into DSP mul_ln1118_789_fu_3928_p2.
DSP Report: operator mul_ln1118_789_fu_3928_p2 is absorbed into DSP mul_ln1118_789_fu_3928_p2.
DSP Report: Generating DSP mul_ln1118_767_fu_4647_p2, operation Mode is: A''*(B:0x3ff22).
DSP Report: register mul_ln1118_767_fu_4647_p2 is absorbed into DSP mul_ln1118_767_fu_4647_p2.
DSP Report: register mul_ln1118_767_fu_4647_p2 is absorbed into DSP mul_ln1118_767_fu_4647_p2.
DSP Report: operator mul_ln1118_767_fu_4647_p2 is absorbed into DSP mul_ln1118_767_fu_4647_p2.
DSP Report: Generating DSP mul_ln1118_480_fu_4070_p2, operation Mode is: A''*(B:0x3ff4e).
DSP Report: register mul_ln1118_480_fu_4070_p2 is absorbed into DSP mul_ln1118_480_fu_4070_p2.
DSP Report: register mul_ln1118_480_fu_4070_p2 is absorbed into DSP mul_ln1118_480_fu_4070_p2.
DSP Report: operator mul_ln1118_480_fu_4070_p2 is absorbed into DSP mul_ln1118_480_fu_4070_p2.
DSP Report: Generating DSP mul_ln1118_383_fu_3056_p2, operation Mode is: A''*(B:0x51).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_383_fu_3056_p2.
DSP Report: register zext_ln1118_276_reg_36505234_reg is absorbed into DSP mul_ln1118_383_fu_3056_p2.
DSP Report: operator mul_ln1118_383_fu_3056_p2 is absorbed into DSP mul_ln1118_383_fu_3056_p2.
DSP Report: Generating DSP add_ln703_772_fu_36455086_p2, operation Mode is: C+A''*(B:0x3ff99).
DSP Report: register add_ln703_772_fu_36455086_p2 is absorbed into DSP add_ln703_772_fu_36455086_p2.
DSP Report: register add_ln703_772_fu_36455086_p2 is absorbed into DSP add_ln703_772_fu_36455086_p2.
DSP Report: operator add_ln703_772_fu_36455086_p2 is absorbed into DSP add_ln703_772_fu_36455086_p2.
DSP Report: operator mul_ln1118_842_fu_2822_p2 is absorbed into DSP add_ln703_772_fu_36455086_p2.
DSP Report: Generating DSP mul_ln1118_788_fu_3471_p2, operation Mode is: A''*(B:0x9d).
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP mul_ln1118_788_fu_3471_p2.
DSP Report: register data_38_V_read_1_reg_36504654_reg is absorbed into DSP mul_ln1118_788_fu_3471_p2.
DSP Report: operator mul_ln1118_788_fu_3471_p2 is absorbed into DSP mul_ln1118_788_fu_3471_p2.
DSP Report: Generating DSP add_ln703_770_fu_36455070_p2, operation Mode is: PCIN+A''*(B:0xb0).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP add_ln703_770_fu_36455070_p2.
DSP Report: register data_28_V_read_1_reg_36504791_reg is absorbed into DSP add_ln703_770_fu_36455070_p2.
DSP Report: operator add_ln703_770_fu_36455070_p2 is absorbed into DSP add_ln703_770_fu_36455070_p2.
DSP Report: operator mul_ln1118_578_fu_2853_p2 is absorbed into DSP add_ln703_770_fu_36455070_p2.
DSP Report: Generating DSP add_ln703_770_reg_36507829_reg, operation Mode is: PCIN+A''*(B:0xe4).
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP add_ln703_770_reg_36507829_reg.
DSP Report: register data_31_V_read_1_reg_36504750_reg is absorbed into DSP add_ln703_770_reg_36507829_reg.
DSP Report: register add_ln703_770_reg_36507829_reg is absorbed into DSP add_ln703_770_reg_36507829_reg.
DSP Report: operator add_ln703_770_fu_36455070_p2 is absorbed into DSP add_ln703_770_reg_36507829_reg.
DSP Report: operator mul_ln1118_638_fu_5494_p2 is absorbed into DSP add_ln703_770_reg_36507829_reg.
DSP Report: Generating DSP mul_ln1118_903_fu_4085_p2, operation Mode is: A''*(B:0x13).
DSP Report: register data_44_V_read_int_reg_reg is absorbed into DSP mul_ln1118_903_fu_4085_p2.
DSP Report: register data_44_V_read_1_reg_36504561_reg is absorbed into DSP mul_ln1118_903_fu_4085_p2.
DSP Report: operator mul_ln1118_903_fu_4085_p2 is absorbed into DSP mul_ln1118_903_fu_4085_p2.
DSP Report: Generating DSP add_ln703_785_fu_36455170_p2, operation Mode is: C+A''*(B:0x3ffe7).
DSP Report: register add_ln703_785_fu_36455170_p2 is absorbed into DSP add_ln703_785_fu_36455170_p2.
DSP Report: register add_ln703_785_fu_36455170_p2 is absorbed into DSP add_ln703_785_fu_36455170_p2.
DSP Report: operator add_ln703_785_fu_36455170_p2 is absorbed into DSP add_ln703_785_fu_36455170_p2.
DSP Report: operator mul_ln1118_682_fu_6225_p2 is absorbed into DSP add_ln703_785_fu_36455170_p2.
DSP Report: Generating DSP mul_ln1118_700_fu_5631_p2, operation Mode is: A''*(B:0x2d).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP mul_ln1118_700_fu_5631_p2.
DSP Report: register data_34_V_read_1_reg_36504707_reg is absorbed into DSP mul_ln1118_700_fu_5631_p2.
DSP Report: operator mul_ln1118_700_fu_5631_p2 is absorbed into DSP mul_ln1118_700_fu_5631_p2.
DSP Report: Generating DSP add_ln703_783_fu_36455154_p2, operation Mode is: C+A''*(B:0x3ffd9).
DSP Report: register add_ln703_783_fu_36455154_p2 is absorbed into DSP add_ln703_783_fu_36455154_p2.
DSP Report: register add_ln703_783_fu_36455154_p2 is absorbed into DSP add_ln703_783_fu_36455154_p2.
DSP Report: operator add_ln703_783_fu_36455154_p2 is absorbed into DSP add_ln703_783_fu_36455154_p2.
DSP Report: operator mul_ln1118_766_fu_2628_p2 is absorbed into DSP add_ln703_783_fu_36455154_p2.
DSP Report: Generating DSP mul_ln1118_334_fu_3049_p2, operation Mode is: A''*(B:0x6a).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_334_fu_3049_p2.
DSP Report: register zext_ln1118_221_reg_36505125_reg is absorbed into DSP mul_ln1118_334_fu_3049_p2.
DSP Report: operator mul_ln1118_334_fu_3049_p2 is absorbed into DSP mul_ln1118_334_fu_3049_p2.
DSP Report: Generating DSP add_ln703_941_fu_36456200_p2, operation Mode is: C+A''*(B:0x3ff9c).
DSP Report: register add_ln703_941_fu_36456200_p2 is absorbed into DSP add_ln703_941_fu_36456200_p2.
DSP Report: register add_ln703_941_fu_36456200_p2 is absorbed into DSP add_ln703_941_fu_36456200_p2.
DSP Report: operator add_ln703_941_fu_36456200_p2 is absorbed into DSP add_ln703_941_fu_36456200_p2.
DSP Report: operator mul_ln1118_865_fu_4834_p2 is absorbed into DSP add_ln703_941_fu_36456200_p2.
DSP Report: Generating DSP mul_ln1118_616_fu_3256_p2, operation Mode is: A''*(B:0x3ffa8).
DSP Report: register mul_ln1118_616_fu_3256_p2 is absorbed into DSP mul_ln1118_616_fu_3256_p2.
DSP Report: register mul_ln1118_616_fu_3256_p2 is absorbed into DSP mul_ln1118_616_fu_3256_p2.
DSP Report: operator mul_ln1118_616_fu_3256_p2 is absorbed into DSP mul_ln1118_616_fu_3256_p2.
DSP Report: Generating DSP mul_ln1118_979_fu_4234_p2, operation Mode is: A''*(B:0x2d).
DSP Report: register data_48_V_read_int_reg_reg is absorbed into DSP mul_ln1118_979_fu_4234_p2.
DSP Report: register data_48_V_read_1_reg_36504494_reg is absorbed into DSP mul_ln1118_979_fu_4234_p2.
DSP Report: operator mul_ln1118_979_fu_4234_p2 is absorbed into DSP mul_ln1118_979_fu_4234_p2.
DSP Report: Generating DSP mul_ln1118_350_fu_4399_p2, operation Mode is: A''*(B:0x3ffed).
DSP Report: register mul_ln1118_350_fu_4399_p2 is absorbed into DSP mul_ln1118_350_fu_4399_p2.
DSP Report: register mul_ln1118_350_fu_4399_p2 is absorbed into DSP mul_ln1118_350_fu_4399_p2.
DSP Report: operator mul_ln1118_350_fu_4399_p2 is absorbed into DSP mul_ln1118_350_fu_4399_p2.
DSP Report: Generating DSP mul_ln1118_364_fu_3933_p2, operation Mode is: A''*(B:0x3ffea).
DSP Report: register mul_ln1118_364_fu_3933_p2 is absorbed into DSP mul_ln1118_364_fu_3933_p2.
DSP Report: register mul_ln1118_364_fu_3933_p2 is absorbed into DSP mul_ln1118_364_fu_3933_p2.
DSP Report: operator mul_ln1118_364_fu_3933_p2 is absorbed into DSP mul_ln1118_364_fu_3933_p2.
DSP Report: Generating DSP add_ln703_951_fu_36456264_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_951_fu_36456264_p2 is absorbed into DSP add_ln703_951_fu_36456264_p2.
DSP Report: Generating DSP mul_ln1118_702_fu_5633_p2, operation Mode is: A''*(B:0x1b).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP mul_ln1118_702_fu_5633_p2.
DSP Report: register data_34_V_read_1_reg_36504707_reg is absorbed into DSP mul_ln1118_702_fu_5633_p2.
DSP Report: operator mul_ln1118_702_fu_5633_p2 is absorbed into DSP mul_ln1118_702_fu_5633_p2.
DSP Report: Generating DSP add_ln703_956_fu_36456306_p2, operation Mode is: PCIN+A''*(B:0x19).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP add_ln703_956_fu_36456306_p2.
DSP Report: register data_14_V_read_1_reg_36504939_reg is absorbed into DSP add_ln703_956_fu_36456306_p2.
DSP Report: operator add_ln703_956_fu_36456306_p2 is absorbed into DSP add_ln703_956_fu_36456306_p2.
DSP Report: operator mul_ln1118_309_fu_4046_p2 is absorbed into DSP add_ln703_956_fu_36456306_p2.
DSP Report: Generating DSP mul_ln1118_640_fu_4374_p2, operation Mode is: A''*(B:0x3fec6).
DSP Report: register mul_ln1118_640_fu_4374_p2 is absorbed into DSP mul_ln1118_640_fu_4374_p2.
DSP Report: register mul_ln1118_640_fu_4374_p2 is absorbed into DSP mul_ln1118_640_fu_4374_p2.
DSP Report: operator mul_ln1118_640_fu_4374_p2 is absorbed into DSP mul_ln1118_640_fu_4374_p2.
DSP Report: Generating DSP mul_ln1118_886_fu_6154_p2, operation Mode is: A''*(B:0x3fece).
DSP Report: register mul_ln1118_886_fu_6154_p2 is absorbed into DSP mul_ln1118_886_fu_6154_p2.
DSP Report: register mul_ln1118_886_fu_6154_p2 is absorbed into DSP mul_ln1118_886_fu_6154_p2.
DSP Report: operator mul_ln1118_886_fu_6154_p2 is absorbed into DSP mul_ln1118_886_fu_6154_p2.
DSP Report: Generating DSP mul_ln1118_664_reg_6349590_reg, operation Mode is: (A2*(B:0x3ff39))'.
DSP Report: register mul_ln1118_664_reg_6349590_reg is absorbed into DSP mul_ln1118_664_reg_6349590_reg.
DSP Report: register mul_ln1118_664_reg_6349590_reg is absorbed into DSP mul_ln1118_664_reg_6349590_reg.
DSP Report: operator mul_ln1118_664_fu_5753_p2 is absorbed into DSP mul_ln1118_664_reg_6349590_reg.
DSP Report: Generating DSP mul_ln1118_285_fu_4477_p2, operation Mode is: A''*(B:0x3ff75).
DSP Report: register mul_ln1118_285_fu_4477_p2 is absorbed into DSP mul_ln1118_285_fu_4477_p2.
DSP Report: register mul_ln1118_285_fu_4477_p2 is absorbed into DSP mul_ln1118_285_fu_4477_p2.
DSP Report: operator mul_ln1118_285_fu_4477_p2 is absorbed into DSP mul_ln1118_285_fu_4477_p2.
DSP Report: Generating DSP mul_ln1118_405_fu_5797_p2, operation Mode is: A''*(B:0x3ff4f).
DSP Report: register mul_ln1118_405_fu_5797_p2 is absorbed into DSP mul_ln1118_405_fu_5797_p2.
DSP Report: register mul_ln1118_405_fu_5797_p2 is absorbed into DSP mul_ln1118_405_fu_5797_p2.
DSP Report: operator mul_ln1118_405_fu_5797_p2 is absorbed into DSP mul_ln1118_405_fu_5797_p2.
DSP Report: Generating DSP mul_ln1118_239_fu_5807_p2, operation Mode is: A''*(B:0x3ff48).
DSP Report: register mul_ln1118_239_fu_5807_p2 is absorbed into DSP mul_ln1118_239_fu_5807_p2.
DSP Report: register mul_ln1118_239_fu_5807_p2 is absorbed into DSP mul_ln1118_239_fu_5807_p2.
DSP Report: operator mul_ln1118_239_fu_5807_p2 is absorbed into DSP mul_ln1118_239_fu_5807_p2.
DSP Report: Generating DSP mul_ln1118_768_fu_2911_p2, operation Mode is: A''*(B:0x3ff15).
DSP Report: register mul_ln1118_768_fu_2911_p2 is absorbed into DSP mul_ln1118_768_fu_2911_p2.
DSP Report: register mul_ln1118_768_fu_2911_p2 is absorbed into DSP mul_ln1118_768_fu_2911_p2.
DSP Report: operator mul_ln1118_768_fu_2911_p2 is absorbed into DSP mul_ln1118_768_fu_2911_p2.
DSP Report: Generating DSP mul_ln1118_957_fu_2605_p2, operation Mode is: A''*(B:0x3ff79).
DSP Report: register mul_ln1118_957_fu_2605_p2 is absorbed into DSP mul_ln1118_957_fu_2605_p2.
DSP Report: register mul_ln1118_957_fu_2605_p2 is absorbed into DSP mul_ln1118_957_fu_2605_p2.
DSP Report: operator mul_ln1118_957_fu_2605_p2 is absorbed into DSP mul_ln1118_957_fu_2605_p2.
DSP Report: Generating DSP add_ln703_930_reg_36506180_reg, operation Mode is: C+A2*(B:0xac).
DSP Report: register data_41_V_read_int_reg_reg is absorbed into DSP add_ln703_930_reg_36506180_reg.
DSP Report: register add_ln703_930_reg_36506180_reg is absorbed into DSP add_ln703_930_reg_36506180_reg.
DSP Report: operator add_ln703_930_fu_36440760_p2 is absorbed into DSP add_ln703_930_reg_36506180_reg.
DSP Report: operator mul_ln1118_844_fu_5914_p2 is absorbed into DSP add_ln703_930_reg_36506180_reg.
DSP Report: Generating DSP mul_ln1118_996_fu_4301_p2, operation Mode is: A''*(B:0x3ff28).
DSP Report: register mul_ln1118_996_fu_4301_p2 is absorbed into DSP mul_ln1118_996_fu_4301_p2.
DSP Report: register mul_ln1118_996_fu_4301_p2 is absorbed into DSP mul_ln1118_996_fu_4301_p2.
DSP Report: operator mul_ln1118_996_fu_4301_p2 is absorbed into DSP mul_ln1118_996_fu_4301_p2.
DSP Report: Generating DSP mul_ln1118_724_fu_5931_p2, operation Mode is: A''*(B:0x3ff71).
DSP Report: register mul_ln1118_724_fu_5931_p2 is absorbed into DSP mul_ln1118_724_fu_5931_p2.
DSP Report: register mul_ln1118_724_fu_5931_p2 is absorbed into DSP mul_ln1118_724_fu_5931_p2.
DSP Report: operator mul_ln1118_724_fu_5931_p2 is absorbed into DSP mul_ln1118_724_fu_5931_p2.
DSP Report: Generating DSP mul_ln1118_150_reg_6348913_reg, operation Mode is: (A2*(B:0x3ff36))'.
DSP Report: register mul_ln1118_150_reg_6348913_reg is absorbed into DSP mul_ln1118_150_reg_6348913_reg.
DSP Report: register mul_ln1118_150_reg_6348913_reg is absorbed into DSP mul_ln1118_150_reg_6348913_reg.
DSP Report: operator mul_ln1118_150_fu_3767_p2 is absorbed into DSP mul_ln1118_150_reg_6348913_reg.
DSP Report: Generating DSP add_ln703_862_fu_36455720_p2, operation Mode is: C+A''*(B:0x1a).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP add_ln703_862_fu_36455720_p2.
DSP Report: register data_28_V_read_1_reg_36504791_reg is absorbed into DSP add_ln703_862_fu_36455720_p2.
DSP Report: operator add_ln703_862_fu_36455720_p2 is absorbed into DSP add_ln703_862_fu_36455720_p2.
DSP Report: operator mul_ln1118_594_fu_6069_p2 is absorbed into DSP add_ln703_862_fu_36455720_p2.
DSP Report: Generating DSP mul_ln1118_820_fu_6141_p2, operation Mode is: A''*(B:0x3ffe3).
DSP Report: register mul_ln1118_820_fu_6141_p2 is absorbed into DSP mul_ln1118_820_fu_6141_p2.
DSP Report: register mul_ln1118_820_fu_6141_p2 is absorbed into DSP mul_ln1118_820_fu_6141_p2.
DSP Report: operator mul_ln1118_820_fu_6141_p2 is absorbed into DSP mul_ln1118_820_fu_6141_p2.
DSP Report: Generating DSP mul_ln1118_419_fu_6596_p2, operation Mode is: A''*(B:0x1b).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_419_fu_6596_p2.
DSP Report: register data_19_V_read_1_reg_36504901_reg is absorbed into DSP mul_ln1118_419_fu_6596_p2.
DSP Report: operator mul_ln1118_419_fu_6596_p2 is absorbed into DSP mul_ln1118_419_fu_6596_p2.
DSP Report: Generating DSP mul_ln1118_659_fu_4256_p2, operation Mode is: A''*(B:0x3ffeb).
DSP Report: register mul_ln1118_659_fu_4256_p2 is absorbed into DSP mul_ln1118_659_fu_4256_p2.
DSP Report: register mul_ln1118_659_fu_4256_p2 is absorbed into DSP mul_ln1118_659_fu_4256_p2.
DSP Report: operator mul_ln1118_659_fu_4256_p2 is absorbed into DSP mul_ln1118_659_fu_4256_p2.
DSP Report: Generating DSP add_ln703_858_fu_36455688_p2, operation Mode is: C+A''*(B:0x31).
DSP Report: register data_42_V_read_int_reg_reg is absorbed into DSP add_ln703_858_fu_36455688_p2.
DSP Report: register data_42_V_read_1_reg_36504594_reg is absorbed into DSP add_ln703_858_fu_36455688_p2.
DSP Report: operator add_ln703_858_fu_36455688_p2 is absorbed into DSP add_ln703_858_fu_36455688_p2.
DSP Report: operator mul_ln1118_875_fu_5276_p2 is absorbed into DSP add_ln703_858_fu_36455688_p2.
DSP Report: Generating DSP mul_ln1118_401_fu_4190_p2, operation Mode is: A''*(B:0x3ffd1).
DSP Report: register mul_ln1118_401_fu_4190_p2 is absorbed into DSP mul_ln1118_401_fu_4190_p2.
DSP Report: register mul_ln1118_401_fu_4190_p2 is absorbed into DSP mul_ln1118_401_fu_4190_p2.
DSP Report: operator mul_ln1118_401_fu_4190_p2 is absorbed into DSP mul_ln1118_401_fu_4190_p2.
DSP Report: Generating DSP mul_ln1118_611_fu_3161_p2, operation Mode is: A''*(B:0x33).
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP mul_ln1118_611_fu_3161_p2.
DSP Report: register mul_ln1118_611_fu_3161_p2 is absorbed into DSP mul_ln1118_611_fu_3161_p2.
DSP Report: operator mul_ln1118_611_fu_3161_p2 is absorbed into DSP mul_ln1118_611_fu_3161_p2.
DSP Report: Generating DSP mul_ln1118_719_fu_3178_p2, operation Mode is: A''*(B:0x3ffdd).
DSP Report: register mul_ln1118_719_fu_3178_p2 is absorbed into DSP mul_ln1118_719_fu_3178_p2.
DSP Report: register mul_ln1118_719_fu_3178_p2 is absorbed into DSP mul_ln1118_719_fu_3178_p2.
DSP Report: operator mul_ln1118_719_fu_3178_p2 is absorbed into DSP mul_ln1118_719_fu_3178_p2.
DSP Report: Generating DSP mul_ln1118_917_fu_5213_p2, operation Mode is: A''*(B:0x3ffba).
DSP Report: register mul_ln1118_917_fu_5213_p2 is absorbed into DSP mul_ln1118_917_fu_5213_p2.
DSP Report: register mul_ln1118_917_fu_5213_p2 is absorbed into DSP mul_ln1118_917_fu_5213_p2.
DSP Report: operator mul_ln1118_917_fu_5213_p2 is absorbed into DSP mul_ln1118_917_fu_5213_p2.
DSP Report: Generating DSP mul_ln1118_975_fu_6240_p2, operation Mode is: A''*(B:0x3ff96).
DSP Report: register mul_ln1118_975_fu_6240_p2 is absorbed into DSP mul_ln1118_975_fu_6240_p2.
DSP Report: register mul_ln1118_975_fu_6240_p2 is absorbed into DSP mul_ln1118_975_fu_6240_p2.
DSP Report: operator mul_ln1118_975_fu_6240_p2 is absorbed into DSP mul_ln1118_975_fu_6240_p2.
DSP Report: Generating DSP mul_ln1118_861_fu_5895_p2, operation Mode is: A2*(B:0x65).
DSP Report: register data_41_V_read_int_reg_reg is absorbed into DSP mul_ln1118_861_fu_5895_p2.
DSP Report: operator mul_ln1118_861_fu_5895_p2 is absorbed into DSP mul_ln1118_861_fu_5895_p2.
DSP Report: Generating DSP add_ln703_853_reg_36506175_reg, operation Mode is: PCIN+A2*(B:0x57).
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP add_ln703_853_reg_36506175_reg.
DSP Report: register add_ln703_853_reg_36506175_reg is absorbed into DSP add_ln703_853_reg_36506175_reg.
DSP Report: operator add_ln703_853_fu_36440754_p2 is absorbed into DSP add_ln703_853_reg_36506175_reg.
DSP Report: operator mul_ln1118_635_fu_3740_p2 is absorbed into DSP add_ln703_853_reg_36506175_reg.
DSP Report: Generating DSP add_ln703_854_fu_36455666_p2, operation Mode is: PCIN+A''*(B:0x47).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP add_ln703_854_fu_36455666_p2.
DSP Report: register zext_ln1118_263_reg_36505207_reg is absorbed into DSP add_ln703_854_fu_36455666_p2.
DSP Report: operator add_ln703_854_fu_36455666_p2 is absorbed into DSP add_ln703_854_fu_36455666_p2.
DSP Report: operator mul_ln1118_381_fu_5950_p2 is absorbed into DSP add_ln703_854_fu_36455666_p2.
DSP Report: Generating DSP mul_ln1118_705_fu_6517_p2, operation Mode is: A''*(B:0x3ffdb).
DSP Report: register mul_ln1118_705_fu_6517_p2 is absorbed into DSP mul_ln1118_705_fu_6517_p2.
DSP Report: register mul_ln1118_705_fu_6517_p2 is absorbed into DSP mul_ln1118_705_fu_6517_p2.
DSP Report: operator mul_ln1118_705_fu_6517_p2 is absorbed into DSP mul_ln1118_705_fu_6517_p2.
DSP Report: Generating DSP mul_ln1118_868_fu_5313_p2, operation Mode is: A''*(B:0x3ffc6).
DSP Report: register mul_ln1118_868_fu_5313_p2 is absorbed into DSP mul_ln1118_868_fu_5313_p2.
DSP Report: register mul_ln1118_868_fu_5313_p2 is absorbed into DSP mul_ln1118_868_fu_5313_p2.
DSP Report: operator mul_ln1118_868_fu_5313_p2 is absorbed into DSP mul_ln1118_868_fu_5313_p2.
DSP Report: Generating DSP mul_ln1118_642_fu_6385_p2, operation Mode is: A''*(B:0x3ffce).
DSP Report: register mul_ln1118_642_fu_6385_p2 is absorbed into DSP mul_ln1118_642_fu_6385_p2.
DSP Report: register mul_ln1118_642_fu_6385_p2 is absorbed into DSP mul_ln1118_642_fu_6385_p2.
DSP Report: operator mul_ln1118_642_fu_6385_p2 is absorbed into DSP mul_ln1118_642_fu_6385_p2.
DSP Report: Generating DSP mul_ln1118_956_fu_4622_p2, operation Mode is: A''*(B:0x6b).
DSP Report: register data_47_V_read_int_reg_reg is absorbed into DSP mul_ln1118_956_fu_4622_p2.
DSP Report: register data_47_V_read_1_reg_36504513_reg is absorbed into DSP mul_ln1118_956_fu_4622_p2.
DSP Report: operator mul_ln1118_956_fu_4622_p2 is absorbed into DSP mul_ln1118_956_fu_4622_p2.
DSP Report: Generating DSP add_ln703_875_fu_36455794_p2, operation Mode is: PCIN+A''*(B:0x49).
DSP Report: register data_39_V_read_int_reg_reg is absorbed into DSP add_ln703_875_fu_36455794_p2.
DSP Report: register data_39_V_read_1_reg_36504636_reg is absorbed into DSP add_ln703_875_fu_36455794_p2.
DSP Report: operator add_ln703_875_fu_36455794_p2 is absorbed into DSP add_ln703_875_fu_36455794_p2.
DSP Report: operator mul_ln1118_807_fu_2612_p2 is absorbed into DSP add_ln703_875_fu_36455794_p2.
DSP Report: Generating DSP add_ln703_875_reg_36507919_reg, operation Mode is: PCIN+A''*(B:0x55).
DSP Report: register data_46_V_read_int_reg_reg is absorbed into DSP add_ln703_875_reg_36507919_reg.
DSP Report: register data_46_V_read_1_reg_36504527_reg is absorbed into DSP add_ln703_875_reg_36507919_reg.
DSP Report: register add_ln703_875_reg_36507919_reg is absorbed into DSP add_ln703_875_reg_36507919_reg.
DSP Report: operator add_ln703_875_fu_36455794_p2 is absorbed into DSP add_ln703_875_reg_36507919_reg.
DSP Report: operator mul_ln1118_943_fu_3437_p2 is absorbed into DSP add_ln703_875_reg_36507919_reg.
DSP Report: Generating DSP mul_ln1118_708_fu_5638_p2, operation Mode is: A''*(B:0x5c).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP mul_ln1118_708_fu_5638_p2.
DSP Report: register mul_ln1118_708_fu_5638_p2 is absorbed into DSP mul_ln1118_708_fu_5638_p2.
DSP Report: operator mul_ln1118_708_fu_5638_p2 is absorbed into DSP mul_ln1118_708_fu_5638_p2.
DSP Report: Generating DSP add_ln703_651_fu_36454296_p2, operation Mode is: PCIN+A''*(B:0x73).
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP add_ln703_651_fu_36454296_p2.
DSP Report: register zext_ln1118_530_reg_36505500_reg is absorbed into DSP add_ln703_651_fu_36454296_p2.
DSP Report: operator add_ln703_651_fu_36454296_p2 is absorbed into DSP add_ln703_651_fu_36454296_p2.
DSP Report: operator mul_ln1118_687_fu_5739_p2 is absorbed into DSP add_ln703_651_fu_36454296_p2.
DSP Report: Generating DSP add_ln703_145_reg_36505740_reg, operation Mode is: C+A2*(B:0xca).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP add_ln703_145_reg_36505740_reg.
DSP Report: register add_ln703_145_reg_36505740_reg is absorbed into DSP add_ln703_145_reg_36505740_reg.
DSP Report: operator add_ln703_145_fu_36438937_p2 is absorbed into DSP add_ln703_145_reg_36505740_reg.
DSP Report: operator mul_ln1118_155_fu_4361_p2 is absorbed into DSP add_ln703_145_reg_36505740_reg.
DSP Report: Generating DSP mul_ln1118_585_fu_4924_p2, operation Mode is: A''*(B:0x3feef).
DSP Report: register mul_ln1118_585_fu_4924_p2 is absorbed into DSP mul_ln1118_585_fu_4924_p2.
DSP Report: register mul_ln1118_585_fu_4924_p2 is absorbed into DSP mul_ln1118_585_fu_4924_p2.
DSP Report: operator mul_ln1118_585_fu_4924_p2 is absorbed into DSP mul_ln1118_585_fu_4924_p2.
DSP Report: Generating DSP mul_ln1118_645_fu_6625_p2, operation Mode is: A''*(B:0x3fe98).
DSP Report: register mul_ln1118_645_fu_6625_p2 is absorbed into DSP mul_ln1118_645_fu_6625_p2.
DSP Report: register mul_ln1118_645_fu_6625_p2 is absorbed into DSP mul_ln1118_645_fu_6625_p2.
DSP Report: operator mul_ln1118_645_fu_6625_p2 is absorbed into DSP mul_ln1118_645_fu_6625_p2.
DSP Report: Generating DSP mul_ln1118_623_fu_6365_p2, operation Mode is: A''*(B:0x3fda0).
DSP Report: register mul_ln1118_615_fu_2657_p2 is absorbed into DSP mul_ln1118_623_fu_6365_p2.
DSP Report: register mul_ln1118_615_fu_2657_p2 is absorbed into DSP mul_ln1118_623_fu_6365_p2.
DSP Report: operator mul_ln1118_623_fu_6365_p2 is absorbed into DSP mul_ln1118_623_fu_6365_p2.
DSP Report: Generating DSP mul_ln1118_709_fu_6521_p2, operation Mode is: A''*(B:0x3ffd9).
DSP Report: register mul_ln1118_709_fu_6521_p2 is absorbed into DSP mul_ln1118_709_fu_6521_p2.
DSP Report: register mul_ln1118_709_fu_6521_p2 is absorbed into DSP mul_ln1118_709_fu_6521_p2.
DSP Report: operator mul_ln1118_709_fu_6521_p2 is absorbed into DSP mul_ln1118_709_fu_6521_p2.
DSP Report: Generating DSP mul_ln1118_711_fu_4521_p2, operation Mode is: A''*(B:0x68).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP mul_ln1118_711_fu_4521_p2.
DSP Report: register mul_ln1118_708_fu_5638_p2 is absorbed into DSP mul_ln1118_711_fu_4521_p2.
DSP Report: operator mul_ln1118_711_fu_4521_p2 is absorbed into DSP mul_ln1118_711_fu_4521_p2.
DSP Report: Generating DSP add_ln703_716_fu_36454702_p2, operation Mode is: PCIN+A''*(B:0xcc).
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP add_ln703_716_fu_36454702_p2.
DSP Report: register data_29_V_read_1_reg_36504776_reg is absorbed into DSP add_ln703_716_fu_36454702_p2.
DSP Report: operator add_ln703_716_fu_36454702_p2 is absorbed into DSP add_ln703_716_fu_36454702_p2.
DSP Report: operator mul_ln1118_605_fu_4428_p2 is absorbed into DSP add_ln703_716_fu_36454702_p2.
DSP Report: Generating DSP add_ln703_716_fu_36454702_p2, operation Mode is: PCIN+A''*(B:0xb6).
DSP Report: register data_40_V_read_int_reg_reg is absorbed into DSP add_ln703_716_fu_36454702_p2.
DSP Report: register data_40_V_read_1_reg_36504619_reg is absorbed into DSP add_ln703_716_fu_36454702_p2.
DSP Report: operator add_ln703_716_fu_36454702_p2 is absorbed into DSP add_ln703_716_fu_36454702_p2.
DSP Report: operator mul_ln1118_831_fu_3940_p2 is absorbed into DSP add_ln703_716_fu_36454702_p2.
DSP Report: Generating DSP add_ln703_716_fu_36454702_p2, operation Mode is: PCIN+A''*(B:0xdf).
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP add_ln703_716_fu_36454702_p2.
DSP Report: register data_38_V_read_1_reg_36504654_reg is absorbed into DSP add_ln703_716_fu_36454702_p2.
DSP Report: operator add_ln703_716_fu_36454702_p2 is absorbed into DSP add_ln703_716_fu_36454702_p2.
DSP Report: operator mul_ln1118_796_fu_5879_p2 is absorbed into DSP add_ln703_716_fu_36454702_p2.
DSP Report: Generating DSP add_ln703_716_fu_36454702_p2, operation Mode is: PCIN+A''*(B:0x6f).
DSP Report: register data_41_V_read_int_reg_reg is absorbed into DSP add_ln703_716_fu_36454702_p2.
DSP Report: register zext_ln1118_661_reg_36505565_reg is absorbed into DSP add_ln703_716_fu_36454702_p2.
DSP Report: operator add_ln703_716_fu_36454702_p2 is absorbed into DSP add_ln703_716_fu_36454702_p2.
DSP Report: operator mul_ln1118_850_fu_4845_p2 is absorbed into DSP add_ln703_716_fu_36454702_p2.
DSP Report: Generating DSP mul_ln1118_775_fu_5817_p2, operation Mode is: A''*(B:0x3ff6e).
DSP Report: register mul_ln1118_775_fu_5817_p2 is absorbed into DSP mul_ln1118_775_fu_5817_p2.
DSP Report: register mul_ln1118_775_fu_5817_p2 is absorbed into DSP mul_ln1118_775_fu_5817_p2.
DSP Report: operator mul_ln1118_775_fu_5817_p2 is absorbed into DSP mul_ln1118_775_fu_5817_p2.
DSP Report: Generating DSP mul_ln1118_811_fu_5176_p2, operation Mode is: A''*(B:0x10e).
DSP Report: register data_39_V_read_int_reg_reg is absorbed into DSP mul_ln1118_811_fu_5176_p2.
DSP Report: register data_39_V_read_1_reg_36504636_reg is absorbed into DSP mul_ln1118_811_fu_5176_p2.
DSP Report: operator mul_ln1118_811_fu_5176_p2 is absorbed into DSP mul_ln1118_811_fu_5176_p2.
DSP Report: Generating DSP mul_ln1118_487_fu_6087_p2, operation Mode is: A''*(B:0x3ff17).
DSP Report: register mul_ln1118_487_fu_6087_p2 is absorbed into DSP mul_ln1118_487_fu_6087_p2.
DSP Report: register mul_ln1118_487_fu_6087_p2 is absorbed into DSP mul_ln1118_487_fu_6087_p2.
DSP Report: operator mul_ln1118_487_fu_6087_p2 is absorbed into DSP mul_ln1118_487_fu_6087_p2.
DSP Report: Generating DSP add_ln703_708_fu_36454637_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_708_fu_36454637_p2 is absorbed into DSP add_ln703_708_fu_36454637_p2.
DSP Report: Generating DSP mul_ln1118_716_fu_4094_p2, operation Mode is: A''*(B:0x63).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP mul_ln1118_716_fu_4094_p2.
DSP Report: register mul_ln1118_708_fu_5638_p2 is absorbed into DSP mul_ln1118_716_fu_4094_p2.
DSP Report: operator mul_ln1118_716_fu_4094_p2 is absorbed into DSP mul_ln1118_716_fu_4094_p2.
DSP Report: Generating DSP add_ln703_596_fu_36453965_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_596_fu_36453965_p2 is absorbed into DSP add_ln703_596_fu_36453965_p2.
DSP Report: register add_ln703_596_fu_36453965_p2 is absorbed into DSP add_ln703_596_fu_36453965_p2.
DSP Report: register add_ln703_596_fu_36453965_p2 is absorbed into DSP add_ln703_596_fu_36453965_p2.
DSP Report: register add_ln703_596_fu_36453965_p2 is absorbed into DSP add_ln703_596_fu_36453965_p2.
DSP Report: register add_ln703_596_fu_36453965_p2 is absorbed into DSP add_ln703_596_fu_36453965_p2.
DSP Report: operator add_ln703_596_fu_36453965_p2 is absorbed into DSP add_ln703_596_fu_36453965_p2.
DSP Report: Generating DSP mul_ln1118_654_fu_3725_p2, operation Mode is: A''*(B:0x3ffa2).
DSP Report: register mul_ln1118_654_fu_3725_p2 is absorbed into DSP mul_ln1118_654_fu_3725_p2.
DSP Report: register mul_ln1118_654_fu_3725_p2 is absorbed into DSP mul_ln1118_654_fu_3725_p2.
DSP Report: operator mul_ln1118_654_fu_3725_p2 is absorbed into DSP mul_ln1118_654_fu_3725_p2.
DSP Report: Generating DSP mul_ln1118_592_fu_4620_p2, operation Mode is: A''*(B:0x3ff96).
DSP Report: register mul_ln1118_592_fu_4620_p2 is absorbed into DSP mul_ln1118_592_fu_4620_p2.
DSP Report: register mul_ln1118_592_fu_4620_p2 is absorbed into DSP mul_ln1118_592_fu_4620_p2.
DSP Report: operator mul_ln1118_592_fu_4620_p2 is absorbed into DSP mul_ln1118_592_fu_4620_p2.
DSP Report: Generating DSP add_ln703_595_fu_36453955_p2, operation Mode is: C+A''*(B:0xec).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP add_ln703_595_fu_36453955_p2.
DSP Report: register zext_ln1118_562_reg_36505524_reg is absorbed into DSP add_ln703_595_fu_36453955_p2.
DSP Report: operator add_ln703_595_fu_36453955_p2 is absorbed into DSP add_ln703_595_fu_36453955_p2.
DSP Report: operator mul_ln1118_738_fu_4932_p2 is absorbed into DSP add_ln703_595_fu_36453955_p2.
DSP Report: Generating DSP mul_ln1118_494_fu_3750_p2, operation Mode is: A2*(B:0xd4).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_494_fu_3750_p2.
DSP Report: operator mul_ln1118_494_fu_3750_p2 is absorbed into DSP mul_ln1118_494_fu_3750_p2.
DSP Report: Generating DSP add_ln703_592_reg_36506115_reg, operation Mode is: C+A2*(B:0x3ff32).
DSP Report: register add_ln703_592_reg_36506115_reg is absorbed into DSP add_ln703_592_reg_36506115_reg.
DSP Report: register add_ln703_592_reg_36506115_reg is absorbed into DSP add_ln703_592_reg_36506115_reg.
DSP Report: operator add_ln703_592_fu_36440602_p2 is absorbed into DSP add_ln703_592_reg_36506115_reg.
DSP Report: operator mul_ln1118_676_fu_2736_p2 is absorbed into DSP add_ln703_592_reg_36506115_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3065_fu_440_p2, operation Mode is: A''*(B:0x2cc).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_21_ret_reg_832_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3065_fu_440_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/data_21_V_read22_reg_18000_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3065_fu_440_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3065_fu_440_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3065_fu_440_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3044_fu_429_p2, operation Mode is: A''*(B:0x26f).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_12_ret_reg_797_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3044_fu_429_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/data_12_V_read13_reg_18017_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3044_fu_429_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3044_fu_429_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3044_fu_429_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3047_fu_425_p2, operation Mode is: A''*(B:0x71).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_14_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3047_fu_425_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_13_ret_reg_802_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3047_fu_425_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3047_fu_425_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3047_fu_425_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4407_fu_17546_p2, operation Mode is: PCIN+A2*(B:0xe6).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_19_ret_reg_827_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4407_fu_17546_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4407_fu_17546_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4407_fu_17546_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3060_fu_387_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4407_fu_17546_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4408_reg_18087_reg, operation Mode is: C+A''*(B:0x152).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_21_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4408_reg_18087_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_20_ret_reg_727_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4408_reg_18087_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4408_reg_18087_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4408_reg_18087_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4408_fu_17556_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4408_reg_18087_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3062_fu_431_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4408_reg_18087_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3058_fu_427_p2, operation Mode is: A''*(B:0x1ee).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_19_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3058_fu_427_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_18_ret_reg_822_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3058_fu_427_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3058_fu_427_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3058_fu_427_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4406_reg_18082_reg, operation Mode is: PCIN+A''*(B:0x16d).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_16_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4406_reg_18082_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_15_ret_reg_732_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4406_reg_18082_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4406_reg_18082_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4406_reg_18082_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4406_fu_17540_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4406_reg_18082_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3051_fu_405_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4406_reg_18082_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3050_fu_435_p2, operation Mode is: A2*(B:0x1ca).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_14_ret_reg_807_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3050_fu_435_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3050_fu_435_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3050_fu_435_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4404_fu_17534_p2, operation Mode is: C+A''*(B:0x223).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_17_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4404_fu_17534_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_16_ret_reg_812_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4404_fu_17534_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4404_fu_17534_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4404_fu_17534_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3053_fu_378_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4404_fu_17534_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4404_reg_18077_reg, operation Mode is: PCIN+A2*(B:0x36b).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_18_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4404_reg_18077_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_17_ret_reg_817_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4404_reg_18077_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4404_reg_18077_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4404_reg_18077_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4404_fu_17534_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4404_reg_18077_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3055_fu_407_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4404_reg_18077_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4410_fu_17814_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4410_fu_17814_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4410_fu_17814_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3023_reg_14769_reg, operation Mode is: (A''*(B:0x2e6))'.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_6_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3023_reg_14769_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_5_ret_reg_742_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3023_reg_14769_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3023_reg_14769_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3023_reg_14769_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3023_fu_434_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3023_reg_14769_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3032_fu_450_p2, operation Mode is: A''*(B:0x1e4).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_9_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3032_fu_450_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_8_ret_reg_782_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3032_fu_450_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3032_fu_450_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3032_fu_450_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4371_fu_17328_p2, operation Mode is: PCIN+A''*(B:0x21a).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_7_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4371_fu_17328_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_6_ret_reg_772_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4371_fu_17328_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4371_fu_17328_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4371_fu_17328_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3026_fu_428_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4371_fu_17328_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3038_fu_445_p2, operation Mode is: A''*(B:0x113).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_11_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3038_fu_445_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_10_ret_reg_737_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3038_fu_445_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3038_fu_445_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3038_fu_445_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4375_fu_17350_p2, operation Mode is: PCIN+A''*(B:0xf6).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_8_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4375_fu_17350_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_7_ret_reg_777_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4375_fu_17350_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4375_fu_17350_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4375_fu_17350_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3029_fu_418_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4375_fu_17350_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3035_fu_386_p2, operation Mode is: A2*(B:0x5f).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_9_ret_reg_787_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3035_fu_386_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3035_fu_386_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3035_fu_386_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4374_fu_17340_p2, operation Mode is: PCIN+A''*(B:0xa1).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_12_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4374_fu_17340_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_11_ret_reg_792_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4374_fu_17340_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4374_fu_17340_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4374_fu_17340_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3041_fu_443_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4374_fu_17340_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4375_reg_18042_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4375_reg_18042_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4375_reg_18042_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4375_fu_17350_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4375_reg_18042_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3019_fu_413_p2, operation Mode is: A''*(B:0x3ff3d).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_3408_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3019_fu_413_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_2407_ret_reg_757_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3019_fu_413_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3019_fu_413_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3019_fu_413_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3017_fu_404_p2, operation Mode is: ACIN''*(B:0x195).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_2407_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3017_fu_404_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_1406_ret_reg_752_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3017_fu_404_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3017_fu_404_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3017_fu_404_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_fu_17190_p2, operation Mode is: (C:0x800)+A''*(B:0x159).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_1406_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_fu_17190_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_0_ret_reg_747_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_fu_17190_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_fu_17190_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_fu_17190_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_fu_394_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_fu_17190_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4362_fu_17264_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4362_fu_17264_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4362_fu_17264_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3072_fu_420_p2, operation Mode is: A''*(B:0x34).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_24_ret_reg_847_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3072_fu_420_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/data_24_V_read_5_reg_17979_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3072_fu_420_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3072_fu_420_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3072_fu_420_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4412_fu_17830_p2, operation Mode is: PCIN+A''*(B:0x273).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_23_ret_reg_842_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4412_fu_17830_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/data_23_V_read24_reg_17985_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4412_fu_17830_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4412_fu_17830_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4412_fu_17830_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3070_fu_438_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4412_fu_17830_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4413_fu_17840_p2, operation Mode is: C+A''*(B:0x312).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_22_ret_reg_837_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4413_fu_17840_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/data_22_V_read23_reg_17993_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4413_fu_17840_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4413_fu_17840_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4413_fu_17840_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3068_fu_417_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4413_fu_17840_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4414_fu_17850_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4414_fu_17850_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4414_fu_17850_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3066_fu_390_p2, operation Mode is: A''*(B:0x284).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_21_ret_reg_832_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3066_fu_390_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/data_21_V_read22_reg_18000_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3066_fu_390_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3066_fu_390_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3066_fu_390_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4415_fu_17860_p2, operation Mode is: PCIN+A''*(B:0x3fdcf).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_20_ret_reg_727_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4415_fu_17860_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/data_20_V_read21_reg_18006_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4415_fu_17860_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4415_fu_17860_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4415_fu_17860_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3063_fu_385_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4415_fu_17860_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3069_fu_437_p2, operation Mode is: ACIN2*(B:0x3ffcf).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/data_22_V_read23_reg_17993_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3069_fu_437_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3069_fu_437_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3069_fu_437_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4417_fu_17876_p2, operation Mode is: PCIN+A''*(B:0xfb).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_23_ret_reg_842_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4417_fu_17876_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/data_23_V_read24_reg_17985_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4417_fu_17876_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4417_fu_17876_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4417_fu_17876_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3071_fu_397_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4417_fu_17876_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4418_fu_17886_p2, operation Mode is: C+A''*(B:0x168).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_24_ret_reg_847_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4418_fu_17886_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/data_24_V_read_5_reg_17979_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4418_fu_17886_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4418_fu_17886_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4418_fu_17886_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3073_fu_380_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4418_fu_17886_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3039_fu_446_p2, operation Mode is: A''*(B:0x17f).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_10_ret_reg_737_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3039_fu_446_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/sext_ln1116_14_cast_reg_18022_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3039_fu_446_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3039_fu_446_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3039_fu_446_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3048_fu_398_p2, operation Mode is: A''*(B:0x8f).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_14_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3048_fu_398_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_13_ret_reg_802_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3048_fu_398_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3048_fu_398_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3048_fu_398_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4399_fu_17512_p2, operation Mode is: C+A''*(B:0x33).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_16_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4399_fu_17512_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_15_ret_reg_732_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4399_fu_17512_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4399_fu_17512_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4399_fu_17512_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3052_fu_377_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4399_fu_17512_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3056_fu_410_p2, operation Mode is: A''*(B:0x3ff4e).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_18_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3056_fu_410_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_17_ret_reg_817_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3056_fu_410_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3056_fu_410_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3056_fu_410_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4396_fu_17486_p2, operation Mode is: PCIN+A''*(B:0x3ff26).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_17_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4396_fu_17486_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_16_ret_reg_812_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4396_fu_17486_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4396_fu_17486_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4396_fu_17486_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3054_fu_409_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4396_fu_17486_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4400_reg_18072_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4400_reg_18072_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4400_reg_18072_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4400_fu_17522_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4400_reg_18072_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3022_fu_396_p2, operation Mode is: A2*(B:0x21d).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_4_ret_reg_767_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3022_fu_396_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3022_fu_396_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3022_fu_396_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3024_fu_379_p2, operation Mode is: ACIN2*(B:0x97).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_5_ret_reg_742_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3024_fu_379_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3024_fu_379_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3024_fu_379_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4368_fu_17312_p2, operation Mode is: PCIN+A2*(B:0xbe).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_9_ret_reg_787_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4368_fu_17312_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4368_fu_17312_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4368_fu_17312_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3036_fu_376_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4368_fu_17312_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3033_fu_384_p2, operation Mode is: A''*(B:0x3ffed).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_9_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3033_fu_384_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_8_ret_reg_782_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3033_fu_384_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3033_fu_384_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3033_fu_384_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4367_fu_17302_p2, operation Mode is: PCIN+A''*(B:0x3ffd7).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_8_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4367_fu_17302_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_7_ret_reg_777_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4367_fu_17302_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4367_fu_17302_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4367_fu_17302_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3030_fu_381_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4367_fu_17302_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4368_fu_17312_p2, operation Mode is: PCIN+A:B.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4368_fu_17312_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4368_fu_17312_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4364_fu_17280_p2, operation Mode is: C+A''*(B:0x12f).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_7_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4364_fu_17280_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_6_ret_reg_772_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4364_fu_17280_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4364_fu_17280_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4364_fu_17280_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3027_fu_421_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4364_fu_17280_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3016_fu_436_p2, operation Mode is: ACIN2*(B:0x156).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_0_ret_reg_747_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3016_fu_436_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3016_fu_436_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3016_fu_436_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4358_fu_17228_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4358_fu_17228_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4358_fu_17228_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4364_fu_17280_p2, operation Mode is: PCIN+A:B.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4364_fu_17280_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4364_fu_17280_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4369_reg_18032_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4369_reg_18032_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4369_reg_18032_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4369_fu_17322_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4369_reg_18032_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4401_fu_17773_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4401_fu_17773_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4401_fu_17773_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3045_fu_448_p2, operation Mode is: A''*(B:0x89).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_13_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3045_fu_448_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_12_ret_reg_797_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3045_fu_448_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3045_fu_448_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3045_fu_448_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4393_fu_17470_p2, operation Mode is: PCIN+A''*(B:0xf6).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_12_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4393_fu_17470_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_11_ret_reg_792_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4393_fu_17470_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4393_fu_17470_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4393_fu_17470_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3042_fu_408_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4393_fu_17470_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4394_reg_18067_reg, operation Mode is: C+A''*(B:0x1ee).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_19_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4394_reg_18067_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_18_ret_reg_822_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4394_reg_18067_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4394_reg_18067_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4394_reg_18067_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4394_fu_17480_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4394_reg_18067_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3058_fu_427_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4394_reg_18067_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4401_fu_17773_p2, operation Mode is: PCIN+A:B.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4401_fu_17773_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4401_fu_17773_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3057_fu_406_p2, operation Mode is: A''*(B:0x18c).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_17_ret_reg_817_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3057_fu_406_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/data_17_V_read_4_reg_18012_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3057_fu_406_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3057_fu_406_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3057_fu_406_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4388_fu_17454_p2, operation Mode is: C'+A''*(B:0x3ffe6).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_12_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4388_fu_17454_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_11_ret_reg_792_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4388_fu_17454_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4388_fu_17454_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4388_fu_17454_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4388_fu_17454_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4388_fu_17454_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3043_fu_391_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4388_fu_17454_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3031_fu_422_p2, operation Mode is: A''*(B:0x2b).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_8_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3031_fu_422_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_7_ret_reg_777_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3031_fu_422_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3031_fu_422_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3031_fu_422_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4387_fu_17430_p2, operation Mode is: PCIN+A''*(B:0x26).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_6_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4387_fu_17430_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_5_ret_reg_742_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4387_fu_17430_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4387_fu_17430_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4387_fu_17430_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3025_fu_419_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4387_fu_17430_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3049_fu_432_p2, operation Mode is: A''*(B:0x3ff94).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_14_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3049_fu_432_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_13_ret_reg_802_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3049_fu_432_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3049_fu_432_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3049_fu_432_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3040_fu_388_p2, operation Mode is: A''*(B:0x45).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_11_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3040_fu_388_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_10_ret_reg_737_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3040_fu_388_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3040_fu_388_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3040_fu_388_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4384_fu_17408_p2, operation Mode is: PCIN+A''*(B:0x4f).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_9_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4384_fu_17408_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_8_ret_reg_782_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4384_fu_17408_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4384_fu_17408_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4384_fu_17408_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3034_fu_423_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4384_fu_17408_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4386_reg_18057_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4386_reg_18057_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4386_reg_18057_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4386_fu_17424_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4386_reg_18057_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3021_fu_433_p2, operation Mode is: A''*(B:0x6e).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_4_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3021_fu_433_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_3408_ret_reg_762_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3021_fu_433_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3021_fu_433_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3021_fu_433_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4381_fu_17392_p2, operation Mode is: PCIN+A''*(B:0xf9).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_13_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4381_fu_17392_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_12_ret_reg_797_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4381_fu_17392_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4381_fu_17392_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4381_fu_17392_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3046_fu_402_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4381_fu_17392_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3037_fu_415_p2, operation Mode is: A2*(B:0xdf).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_9_ret_reg_787_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3037_fu_415_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3037_fu_415_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3037_fu_415_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4380_fu_17382_p2, operation Mode is: PCIN+A''*(B:0x8e).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_7_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4380_fu_17382_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_6_ret_reg_772_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4380_fu_17382_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4380_fu_17382_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4380_fu_17382_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3028_fu_439_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4380_fu_17382_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3020_fu_444_p2, operation Mode is: A''*(B:0x9a).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_3408_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3020_fu_444_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_2407_ret_reg_757_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3020_fu_444_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3020_fu_444_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3020_fu_444_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4378_fu_17366_p2, operation Mode is: PCIN+A''*(B:0x3e3ec).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_1406_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4378_fu_17366_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_0_ret_reg_747_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4378_fu_17366_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4378_fu_17366_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4378_fu_17366_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3156_fu_383_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4378_fu_17366_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4378_fu_17366_p2, operation Mode is: PCIN+(A:0x0):B.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4378_fu_17366_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4378_fu_17366_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3018_fu_441_p2, operation Mode is: A''*(B:0x3f495).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_2407_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3018_fu_441_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_1406_ret_reg_752_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3018_fu_441_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3018_fu_441_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3018_fu_441_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4377_fu_17356_p2, operation Mode is: PCIN+A2*(B:0x3ee0f).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_4_ret_reg_767_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4377_fu_17356_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4377_fu_17356_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4377_fu_17356_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3158_fu_400_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4377_fu_17356_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4425_reg_18092_reg, operation Mode is: C+A''*(B:0x3ffed).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_19_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4425_reg_18092_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_18_ret_reg_822_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4425_reg_18092_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4425_reg_18092_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4425_reg_18092_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4425_fu_17572_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4425_reg_18092_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3059_fu_426_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4425_reg_18092_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3064_fu_414_p2, operation Mode is: ACIN''*(B:0x52).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_20_ret_reg_727_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3064_fu_414_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/data_20_V_read21_reg_18006_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3064_fu_414_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3064_fu_414_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3064_fu_414_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4423_fu_17928_p2, operation Mode is: PCIN+A''*(B:0x8b).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_22_ret_reg_837_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4423_fu_17928_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/data_22_V_read23_reg_17993_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4423_fu_17928_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4423_fu_17928_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4423_fu_17928_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3210_fu_412_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4423_fu_17928_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4426_fu_17941_p2, operation Mode is: PCIN+A:B.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4426_fu_17941_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4426_fu_17941_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/acc_2_V_fu_17951_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/acc_2_V_fu_17951_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/acc_2_V_fu_17951_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3067_fu_411_p2, operation Mode is: A''*(B:0xc2).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/kernel_data_V_21_ret_reg_832_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3067_fu_411_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/data_21_V_read22_reg_18000_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3067_fu_411_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3067_fu_411_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3067_fu_411_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4421_fu_17912_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4421_fu_17912_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4421_fu_17912_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4421_fu_17912_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4421_fu_17912_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4421_fu_17912_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4421_fu_17912_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4421_fu_17912_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4421_fu_17912_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4421_fu_17912_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4421_fu_17912_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4421_fu_17912_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4421_fu_17912_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/acc_2_V_fu_17951_p2, operation Mode is: PCIN+A:B.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/acc_2_V_fu_17951_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/acc_2_V_fu_17951_p2.
DSP Report: Generating DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_fu_270_p2, operation Mode is: A*B''.
DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_fu_270_p2 is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_fu_270_p2.
DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_fu_270_p2 is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_fu_270_p2.
DSP Report: operator grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_fu_270_p2 is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_fu_270_p2.
DSP Report: Generating DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_1_fu_273_p2, operation Mode is: A*B''.
DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_1_fu_273_p2 is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_1_fu_273_p2.
DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_1_fu_273_p2 is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_1_fu_273_p2.
DSP Report: operator grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_1_fu_273_p2 is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_1_fu_273_p2.
DSP Report: Generating DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_2_fu_272_p2, operation Mode is: A*B''.
DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_2_fu_272_p2 is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_2_fu_272_p2.
DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_2_fu_272_p2 is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_2_fu_272_p2.
DSP Report: operator grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_2_fu_272_p2 is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_2_fu_272_p2.
DSP Report: Generating DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_3_fu_271_p2, operation Mode is: A*B''.
DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_3_fu_271_p2 is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_3_fu_271_p2.
DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_3_fu_271_p2 is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_3_fu_271_p2.
DSP Report: operator grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_3_fu_271_p2 is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_3_fu_271_p2.
DSP Report: Generating DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_4_fu_269_p2, operation Mode is: A*B2.
DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_4_fu_269_p2 is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_4_fu_269_p2.
DSP Report: operator grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_4_fu_269_p2 is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_4_fu_269_p2.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer19_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "layer19_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer2_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "layer2_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "layer2_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer2_out_V_data_1_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "layer2_out_V_data_1_V_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "layer2_out_V_data_1_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer2_out_V_data_2_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "layer2_out_V_data_2_V_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "layer2_out_V_data_2_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer4_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "layer4_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer4_out_V_data_1_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "layer4_out_V_data_1_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer4_out_V_data_2_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "layer4_out_V_data_2_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer20_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "layer20_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer20_out_V_data_1_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "layer20_out_V_data_1_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer20_out_V_data_2_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "layer20_out_V_data_2_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer10_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "layer10_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer11_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "layer11_out_V_data_0_V_U/mem_reg"
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln703_4151_reg_58630_reg' and it is trimmed from '26' to '18' bits. [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s.v:1028]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln703_4059_reg_58529_reg' and it is trimmed from '24' to '18' bits. [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s.v:1010]
DSP Report: Generating DSP mul_ln703_105_fu_627_p2, operation Mode is: A''*(B:0x14b).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln703_105_fu_627_p2.
DSP Report: register data_26_V_read_2_reg_58318_reg is absorbed into DSP mul_ln703_105_fu_627_p2.
DSP Report: operator mul_ln703_105_fu_627_p2 is absorbed into DSP mul_ln703_105_fu_627_p2.
DSP Report: Generating DSP add_ln703_4088_fu_57683_p2, operation Mode is: PCIN+A''*(B:0x121).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP add_ln703_4088_fu_57683_p2.
DSP Report: register data_15_V_read_2_reg_58402_reg is absorbed into DSP add_ln703_4088_fu_57683_p2.
DSP Report: operator add_ln703_4088_fu_57683_p2 is absorbed into DSP add_ln703_4088_fu_57683_p2.
DSP Report: operator mul_ln703_57_fu_525_p2 is absorbed into DSP add_ln703_4088_fu_57683_p2.
DSP Report: Generating DSP mul_ln703_96_fu_617_p2, operation Mode is: A''*(B:0x3fe32).
DSP Report: register mul_ln703_96_fu_617_p2 is absorbed into DSP mul_ln703_96_fu_617_p2.
DSP Report: register mul_ln703_96_fu_617_p2 is absorbed into DSP mul_ln703_96_fu_617_p2.
DSP Report: operator mul_ln703_96_fu_617_p2 is absorbed into DSP mul_ln703_96_fu_617_p2.
DSP Report: Generating DSP mul_ln703_83_fu_610_p2, operation Mode is: A''*(B:0xe6).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln703_83_fu_610_p2.
DSP Report: register data_21_V_read_2_reg_58357_reg is absorbed into DSP mul_ln703_83_fu_610_p2.
DSP Report: operator mul_ln703_83_fu_610_p2 is absorbed into DSP mul_ln703_83_fu_610_p2.
DSP Report: Generating DSP add_ln703_4093_fu_57715_p2, operation Mode is: PCIN+A''*(B:0xca).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP add_ln703_4093_fu_57715_p2.
DSP Report: register data_13_V_read_2_reg_58418_reg is absorbed into DSP add_ln703_4093_fu_57715_p2.
DSP Report: operator add_ln703_4093_fu_57715_p2 is absorbed into DSP add_ln703_4093_fu_57715_p2.
DSP Report: operator mul_ln703_50_fu_577_p2 is absorbed into DSP add_ln703_4093_fu_57715_p2.
DSP Report: Generating DSP add_ln703_4093_fu_57715_p2, operation Mode is: PCIN+A''*(B:0xc6).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP add_ln703_4093_fu_57715_p2.
DSP Report: register data_19_V_read_2_reg_58370_reg is absorbed into DSP add_ln703_4093_fu_57715_p2.
DSP Report: operator add_ln703_4093_fu_57715_p2 is absorbed into DSP add_ln703_4093_fu_57715_p2.
DSP Report: operator mul_ln703_73_fu_593_p2 is absorbed into DSP add_ln703_4093_fu_57715_p2.
DSP Report: Generating DSP mul_ln703_42_fu_595_p2, operation Mode is: A''*(B:0x3ff4e).
DSP Report: register mul_ln703_42_fu_595_p2 is absorbed into DSP mul_ln703_42_fu_595_p2.
DSP Report: register mul_ln703_42_fu_595_p2 is absorbed into DSP mul_ln703_42_fu_595_p2.
DSP Report: operator mul_ln703_42_fu_595_p2 is absorbed into DSP mul_ln703_42_fu_595_p2.
DSP Report: Generating DSP mul_ln703_110_fu_639_p2, operation Mode is: A''*(B:0x3ff44).
DSP Report: register mul_ln703_110_fu_639_p2 is absorbed into DSP mul_ln703_110_fu_639_p2.
DSP Report: register mul_ln703_110_fu_639_p2 is absorbed into DSP mul_ln703_110_fu_639_p2.
DSP Report: operator mul_ln703_110_fu_639_p2 is absorbed into DSP mul_ln703_110_fu_639_p2.
DSP Report: Generating DSP mul_ln703_61_fu_625_p2, operation Mode is: A''*(B:0x3ffc9).
DSP Report: register mul_ln703_61_fu_625_p2 is absorbed into DSP mul_ln703_61_fu_625_p2.
DSP Report: register mul_ln703_61_fu_625_p2 is absorbed into DSP mul_ln703_61_fu_625_p2.
DSP Report: operator mul_ln703_61_fu_625_p2 is absorbed into DSP mul_ln703_61_fu_625_p2.
DSP Report: Generating DSP mul_ln703_101_fu_507_p2, operation Mode is: A''*(B:0x4d).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln703_101_fu_507_p2.
DSP Report: register data_25_V_read_2_reg_58325_reg is absorbed into DSP mul_ln703_101_fu_507_p2.
DSP Report: operator mul_ln703_101_fu_507_p2 is absorbed into DSP mul_ln703_101_fu_507_p2.
DSP Report: Generating DSP add_ln703_4097_fu_57731_p2, operation Mode is: PCIN+A''*(B:0x6a).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP add_ln703_4097_fu_57731_p2.
DSP Report: register data_12_V_read_2_reg_58430_reg is absorbed into DSP add_ln703_4097_fu_57731_p2.
DSP Report: operator add_ln703_4097_fu_57731_p2 is absorbed into DSP add_ln703_4097_fu_57731_p2.
DSP Report: operator mul_ln703_46_fu_516_p2 is absorbed into DSP add_ln703_4097_fu_57731_p2.
DSP Report: Generating DSP mul_ln703_78_fu_508_p2, operation Mode is: A''*(B:0x3ff87).
DSP Report: register mul_ln703_78_fu_508_p2 is absorbed into DSP mul_ln703_78_fu_508_p2.
DSP Report: register mul_ln703_78_fu_508_p2 is absorbed into DSP mul_ln703_78_fu_508_p2.
DSP Report: operator mul_ln703_78_fu_508_p2 is absorbed into DSP mul_ln703_78_fu_508_p2.
DSP Report: Generating DSP mul_ln703_52_fu_551_p2, operation Mode is: A''*(B:0x3ffb6).
DSP Report: register mul_ln703_52_fu_551_p2 is absorbed into DSP mul_ln703_52_fu_551_p2.
DSP Report: register mul_ln703_52_fu_551_p2 is absorbed into DSP mul_ln703_52_fu_551_p2.
DSP Report: operator mul_ln703_52_fu_551_p2 is absorbed into DSP mul_ln703_52_fu_551_p2.
DSP Report: Generating DSP add_ln703_4096_fu_57721_p2, operation Mode is: C+A''*(B:0xe5).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP add_ln703_4096_fu_57721_p2.
DSP Report: register data_23_V_read_2_reg_58340_reg is absorbed into DSP add_ln703_4096_fu_57721_p2.
DSP Report: operator add_ln703_4096_fu_57721_p2 is absorbed into DSP add_ln703_4096_fu_57721_p2.
DSP Report: operator mul_ln703_92_fu_587_p2 is absorbed into DSP add_ln703_4096_fu_57721_p2.
DSP Report: Generating DSP mul_ln703_22_fu_553_p2, operation Mode is: A''*(B:0x13f).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln703_22_fu_553_p2.
DSP Report: register data_6_V_read_2_reg_58479_reg is absorbed into DSP mul_ln703_22_fu_553_p2.
DSP Report: operator mul_ln703_22_fu_553_p2 is absorbed into DSP mul_ln703_22_fu_553_p2.
DSP Report: Generating DSP add_ln703_4087_fu_57677_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_4087_fu_57677_p2 is absorbed into DSP add_ln703_4087_fu_57677_p2.
DSP Report: register add_ln703_4087_fu_57677_p2 is absorbed into DSP add_ln703_4087_fu_57677_p2.
DSP Report: register add_ln703_4087_fu_57677_p2 is absorbed into DSP add_ln703_4087_fu_57677_p2.
DSP Report: register add_ln703_4087_fu_57677_p2 is absorbed into DSP add_ln703_4087_fu_57677_p2.
DSP Report: register add_ln703_4087_fu_57677_p2 is absorbed into DSP add_ln703_4087_fu_57677_p2.
DSP Report: operator add_ln703_4087_fu_57677_p2 is absorbed into DSP add_ln703_4087_fu_57677_p2.
DSP Report: Generating DSP mul_ln703_37_fu_571_p2, operation Mode is: A''*(B:0x3fe8b).
DSP Report: register mul_ln703_37_fu_571_p2 is absorbed into DSP mul_ln703_37_fu_571_p2.
DSP Report: register mul_ln703_37_fu_571_p2 is absorbed into DSP mul_ln703_37_fu_571_p2.
DSP Report: operator mul_ln703_37_fu_571_p2 is absorbed into DSP mul_ln703_37_fu_571_p2.
DSP Report: Generating DSP mul_ln703_4_fu_532_p2, operation Mode is: A2*(B:0x3ff74).
DSP Report: register mul_ln703_4_fu_532_p2 is absorbed into DSP mul_ln703_4_fu_532_p2.
DSP Report: operator mul_ln703_4_fu_532_p2 is absorbed into DSP mul_ln703_4_fu_532_p2.
DSP Report: Generating DSP add_ln703_4032_fu_56349_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_4032_fu_56349_p2 is absorbed into DSP add_ln703_4032_fu_56349_p2.
DSP Report: Generating DSP add_ln703_4018_fu_56243_p2, operation Mode is: (C:0xfffffffea000)+A2*(B:0x56).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP add_ln703_4018_fu_56243_p2.
DSP Report: operator add_ln703_4018_fu_56243_p2 is absorbed into DSP add_ln703_4018_fu_56243_p2.
DSP Report: operator mul_ln703_fu_599_p2 is absorbed into DSP add_ln703_4018_fu_56243_p2.
DSP Report: Generating DSP add_ln703_4032_reg_58509_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_4032_reg_58509_reg is absorbed into DSP add_ln703_4032_reg_58509_reg.
DSP Report: operator add_ln703_4032_fu_56349_p2 is absorbed into DSP add_ln703_4032_reg_58509_reg.
DSP Report: Generating DSP add_ln703_4033_fu_57377_p2, operation Mode is: C+A''*(B:0x9e).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP add_ln703_4033_fu_57377_p2.
DSP Report: register data_4_V_read_2_reg_58484_reg is absorbed into DSP add_ln703_4033_fu_57377_p2.
DSP Report: operator add_ln703_4033_fu_57377_p2 is absorbed into DSP add_ln703_4033_fu_57377_p2.
DSP Report: operator mul_ln703_16_fu_533_p2 is absorbed into DSP add_ln703_4033_fu_57377_p2.
DSP Report: Generating DSP add_ln703_4087_fu_57677_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_4087_fu_57677_p2 is absorbed into DSP add_ln703_4087_fu_57677_p2.
DSP Report: Generating DSP mul_ln703_29_fu_512_p2, operation Mode is: A''*(B:0xab).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln703_29_fu_512_p2.
DSP Report: register data_8_V_read11_reg_58463_reg is absorbed into DSP mul_ln703_29_fu_512_p2.
DSP Report: operator mul_ln703_29_fu_512_p2 is absorbed into DSP mul_ln703_29_fu_512_p2.
DSP Report: Generating DSP add_ln703_4087_reg_58560_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register add_ln703_4087_reg_58560_reg is absorbed into DSP add_ln703_4087_reg_58560_reg.
DSP Report: operator add_ln703_4087_fu_57677_p2 is absorbed into DSP add_ln703_4087_reg_58560_reg.
DSP Report: Generating DSP mul_ln703_38_fu_608_p2, operation Mode is: A''*(B:0x8a).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln703_38_fu_608_p2.
DSP Report: register data_10_V_read_2_reg_58447_reg is absorbed into DSP mul_ln703_38_fu_608_p2.
DSP Report: operator mul_ln703_38_fu_608_p2 is absorbed into DSP mul_ln703_38_fu_608_p2.
DSP Report: Generating DSP mul_ln703_58_fu_541_p2, operation Mode is: A''*(B:0xba).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln703_58_fu_541_p2.
DSP Report: register data_15_V_read_2_reg_58402_reg is absorbed into DSP mul_ln703_58_fu_541_p2.
DSP Report: operator mul_ln703_58_fu_541_p2 is absorbed into DSP mul_ln703_58_fu_541_p2.
DSP Report: Generating DSP add_ln703_4063_fu_57483_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_4063_fu_57483_p2 is absorbed into DSP add_ln703_4063_fu_57483_p2.
DSP Report: Generating DSP mul_ln703_53_fu_638_p2, operation Mode is: A''*(B:0x3ffaa).
DSP Report: register mul_ln703_53_fu_638_p2 is absorbed into DSP mul_ln703_53_fu_638_p2.
DSP Report: register mul_ln703_53_fu_638_p2 is absorbed into DSP mul_ln703_53_fu_638_p2.
DSP Report: operator mul_ln703_53_fu_638_p2 is absorbed into DSP mul_ln703_53_fu_638_p2.
DSP Report: Generating DSP add_ln703_4067_fu_57515_p2, operation Mode is: C+A''*(B:0x3ffd3).
DSP Report: register add_ln703_4067_fu_57515_p2 is absorbed into DSP add_ln703_4067_fu_57515_p2.
DSP Report: register add_ln703_4067_fu_57515_p2 is absorbed into DSP add_ln703_4067_fu_57515_p2.
DSP Report: operator add_ln703_4067_fu_57515_p2 is absorbed into DSP add_ln703_4067_fu_57515_p2.
DSP Report: operator mul_ln703_70_fu_517_p2 is absorbed into DSP add_ln703_4067_fu_57515_p2.
DSP Report: Generating DSP mul_ln703_62_fu_629_p2, operation Mode is: A''*(B:0x3ff87).
DSP Report: register mul_ln703_62_fu_629_p2 is absorbed into DSP mul_ln703_62_fu_629_p2.
DSP Report: register mul_ln703_62_fu_629_p2 is absorbed into DSP mul_ln703_62_fu_629_p2.
DSP Report: operator mul_ln703_62_fu_629_p2 is absorbed into DSP mul_ln703_62_fu_629_p2.
DSP Report: Generating DSP mul_ln703_26_fu_511_p2, operation Mode is: A''*(B:0x8e).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln703_26_fu_511_p2.
DSP Report: register data_7_V_read_2_reg_58470_reg is absorbed into DSP mul_ln703_26_fu_511_p2.
DSP Report: operator mul_ln703_26_fu_511_p2 is absorbed into DSP mul_ln703_26_fu_511_p2.
DSP Report: Generating DSP mul_ln703_66_fu_616_p2, operation Mode is: A''*(B:0x3ff45).
DSP Report: register mul_ln703_66_fu_616_p2 is absorbed into DSP mul_ln703_66_fu_616_p2.
DSP Report: register mul_ln703_66_fu_616_p2 is absorbed into DSP mul_ln703_66_fu_616_p2.
DSP Report: operator mul_ln703_66_fu_616_p2 is absorbed into DSP mul_ln703_66_fu_616_p2.
DSP Report: Generating DSP mul_ln703_5_fu_572_p2, operation Mode is: A2*(B:0x3ff72).
DSP Report: register mul_ln703_5_fu_572_p2 is absorbed into DSP mul_ln703_5_fu_572_p2.
DSP Report: operator mul_ln703_5_fu_572_p2 is absorbed into DSP mul_ln703_5_fu_572_p2.
DSP Report: Generating DSP add_ln703_4042_fu_56393_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_4042_fu_56393_p2 is absorbed into DSP add_ln703_4042_fu_56393_p2.
DSP Report: Generating DSP add_ln703_4042_reg_58514_reg, operation Mode is: PCIN+A2*(B:0x58).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP add_ln703_4042_reg_58514_reg.
DSP Report: register add_ln703_4042_reg_58514_reg is absorbed into DSP add_ln703_4042_reg_58514_reg.
DSP Report: operator add_ln703_4042_fu_56393_p2 is absorbed into DSP add_ln703_4042_reg_58514_reg.
DSP Report: operator mul_ln703_13_fu_519_p2 is absorbed into DSP add_ln703_4042_reg_58514_reg.
DSP Report: Generating DSP add_ln703_4061_fu_57467_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_4061_fu_57467_p2 is absorbed into DSP add_ln703_4061_fu_57467_p2.
DSP Report: Generating DSP mul_ln703_34_fu_583_p2, operation Mode is: A''*(B:0x55).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln703_34_fu_583_p2.
DSP Report: register data_9_V_read_2_reg_58453_reg is absorbed into DSP mul_ln703_34_fu_583_p2.
DSP Report: operator mul_ln703_34_fu_583_p2 is absorbed into DSP mul_ln703_34_fu_583_p2.
DSP Report: Generating DSP add_ln703_4052_fu_57443_p2, operation Mode is: C+A''*(B:0x3ffaf).
DSP Report: register add_ln703_4052_fu_57443_p2 is absorbed into DSP add_ln703_4052_fu_57443_p2.
DSP Report: register add_ln703_4052_fu_57443_p2 is absorbed into DSP add_ln703_4052_fu_57443_p2.
DSP Report: operator add_ln703_4052_fu_57443_p2 is absorbed into DSP add_ln703_4052_fu_57443_p2.
DSP Report: operator mul_ln703_30_fu_596_p2 is absorbed into DSP add_ln703_4052_fu_57443_p2.
DSP Report: Generating DSP add_ln703_4061_fu_57467_p2, operation Mode is: PCIN+A:B.
DSP Report: operator add_ln703_4061_fu_57467_p2 is absorbed into DSP add_ln703_4061_fu_57467_p2.
DSP Report: Generating DSP mul_ln703_111_fu_635_p2, operation Mode is: A''*(B:0x3ff2e).
DSP Report: register mul_ln703_111_fu_635_p2 is absorbed into DSP mul_ln703_111_fu_635_p2.
DSP Report: register mul_ln703_111_fu_635_p2 is absorbed into DSP mul_ln703_111_fu_635_p2.
DSP Report: operator mul_ln703_111_fu_635_p2 is absorbed into DSP mul_ln703_111_fu_635_p2.
DSP Report: Generating DSP add_ln703_4107_fu_57799_p2, operation Mode is: C+A''*(B:0x1b3).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP add_ln703_4107_fu_57799_p2.
DSP Report: register data_26_V_read_2_reg_58318_reg is absorbed into DSP add_ln703_4107_fu_57799_p2.
DSP Report: operator add_ln703_4107_fu_57799_p2 is absorbed into DSP add_ln703_4107_fu_57799_p2.
DSP Report: operator mul_ln703_106_fu_561_p2 is absorbed into DSP add_ln703_4107_fu_57799_p2.
DSP Report: Generating DSP add_ln703_4108_reg_58585_reg, operation Mode is: PCIN+A''*(B:0x191).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP add_ln703_4108_reg_58585_reg.
DSP Report: register data_19_V_read_2_reg_58370_reg is absorbed into DSP add_ln703_4108_reg_58585_reg.
DSP Report: register add_ln703_4108_reg_58585_reg is absorbed into DSP add_ln703_4108_reg_58585_reg.
DSP Report: operator add_ln703_4108_fu_57809_p2 is absorbed into DSP add_ln703_4108_reg_58585_reg.
DSP Report: operator mul_ln703_74_fu_578_p2 is absorbed into DSP add_ln703_4108_reg_58585_reg.
DSP Report: Generating DSP add_ln703_4111_fu_57821_p2, operation Mode is: C'+A''*(B:0x2f).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP add_ln703_4111_fu_57821_p2.
DSP Report: register data_20_V_read_2_reg_58363_reg is absorbed into DSP add_ln703_4111_fu_57821_p2.
DSP Report: register add_ln703_4111_fu_57821_p2 is absorbed into DSP add_ln703_4111_fu_57821_p2.
DSP Report: operator add_ln703_4111_fu_57821_p2 is absorbed into DSP add_ln703_4111_fu_57821_p2.
DSP Report: operator mul_ln703_79_fu_546_p2 is absorbed into DSP add_ln703_4111_fu_57821_p2.
DSP Report: Generating DSP add_ln703_4112_reg_58595_reg, operation Mode is: C+A''*(B:0x3ffcd).
DSP Report: register add_ln703_4112_reg_58595_reg is absorbed into DSP add_ln703_4112_reg_58595_reg.
DSP Report: register add_ln703_4112_reg_58595_reg is absorbed into DSP add_ln703_4112_reg_58595_reg.
DSP Report: register add_ln703_4112_reg_58595_reg is absorbed into DSP add_ln703_4112_reg_58595_reg.
DSP Report: operator add_ln703_4112_fu_57831_p2 is absorbed into DSP add_ln703_4112_reg_58595_reg.
DSP Report: operator mul_ln703_88_fu_503_p2 is absorbed into DSP add_ln703_4112_reg_58595_reg.
DSP Report: Generating DSP mul_ln703_97_fu_618_p2, operation Mode is: A''*(B:0x49).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln703_97_fu_618_p2.
DSP Report: register data_24_V_read_2_reg_58332_reg is absorbed into DSP mul_ln703_97_fu_618_p2.
DSP Report: operator mul_ln703_97_fu_618_p2 is absorbed into DSP mul_ln703_97_fu_618_p2.
DSP Report: Generating DSP add_ln703_4110_reg_58590_reg, operation Mode is: PCIN+A''*(B:0xdd).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP add_ln703_4110_reg_58590_reg.
DSP Report: register data_23_V_read_2_reg_58340_reg is absorbed into DSP add_ln703_4110_reg_58590_reg.
DSP Report: register add_ln703_4110_reg_58590_reg is absorbed into DSP add_ln703_4110_reg_58590_reg.
DSP Report: operator add_ln703_4110_fu_57815_p2 is absorbed into DSP add_ln703_4110_reg_58590_reg.
DSP Report: operator mul_ln703_93_fu_518_p2 is absorbed into DSP add_ln703_4110_reg_58590_reg.
DSP Report: Generating DSP mul_ln703_84_fu_580_p2, operation Mode is: A''*(B:0x3fef7).
DSP Report: register mul_ln703_84_fu_580_p2 is absorbed into DSP mul_ln703_84_fu_580_p2.
DSP Report: register mul_ln703_84_fu_580_p2 is absorbed into DSP mul_ln703_84_fu_580_p2.
DSP Report: operator mul_ln703_84_fu_580_p2 is absorbed into DSP mul_ln703_84_fu_580_p2.
DSP Report: Generating DSP mul_ln703_94_fu_632_p2, operation Mode is: A''*(B:0x3fadb).
DSP Report: register mul_ln703_94_fu_632_p2 is absorbed into DSP mul_ln703_94_fu_632_p2.
DSP Report: register mul_ln703_94_fu_632_p2 is absorbed into DSP mul_ln703_94_fu_632_p2.
DSP Report: operator mul_ln703_94_fu_632_p2 is absorbed into DSP mul_ln703_94_fu_632_p2.
DSP Report: Generating DSP mul_ln703_59_fu_585_p2, operation Mode is: A''*(B:0x3fc91).
DSP Report: register mul_ln703_59_fu_585_p2 is absorbed into DSP mul_ln703_59_fu_585_p2.
DSP Report: register mul_ln703_59_fu_585_p2 is absorbed into DSP mul_ln703_59_fu_585_p2.
DSP Report: operator mul_ln703_59_fu_585_p2 is absorbed into DSP mul_ln703_59_fu_585_p2.
DSP Report: Generating DSP mul_ln703_6_fu_605_p2, operation Mode is: A2*(B:0xd6).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln703_6_fu_605_p2.
DSP Report: operator mul_ln703_6_fu_605_p2 is absorbed into DSP mul_ln703_6_fu_605_p2.
DSP Report: Generating DSP add_ln703_4043_fu_56399_p2, operation Mode is: PCIN+A2*(B:0x6d).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP add_ln703_4043_fu_56399_p2.
DSP Report: operator add_ln703_4043_fu_56399_p2 is absorbed into DSP add_ln703_4043_fu_56399_p2.
DSP Report: operator mul_ln703_20_fu_628_p2 is absorbed into DSP add_ln703_4043_fu_56399_p2.
DSP Report: Generating DSP add_ln703_4043_fu_56399_p2, operation Mode is: C+A2*(B:0x3fed3).
DSP Report: register add_ln703_4043_fu_56399_p2 is absorbed into DSP add_ln703_4043_fu_56399_p2.
DSP Report: operator add_ln703_4043_fu_56399_p2 is absorbed into DSP add_ln703_4043_fu_56399_p2.
DSP Report: operator mul_ln703_1_fu_505_p2 is absorbed into DSP add_ln703_4043_fu_56399_p2.
DSP Report: Generating DSP add_ln703_4023_fu_56285_p2, operation Mode is: (C:0x9c00)+A2*(B:0x3d).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP add_ln703_4023_fu_56285_p2.
DSP Report: operator add_ln703_4023_fu_56285_p2 is absorbed into DSP add_ln703_4023_fu_56285_p2.
DSP Report: operator mul_ln703_10_fu_567_p2 is absorbed into DSP add_ln703_4023_fu_56285_p2.
DSP Report: Generating DSP add_ln703_4043_fu_56399_p2, operation Mode is: PCIN+A:B.
DSP Report: operator add_ln703_4043_fu_56399_p2 is absorbed into DSP add_ln703_4043_fu_56399_p2.
DSP Report: Generating DSP mul_ln703_17_fu_592_p2, operation Mode is: A2*(B:0x26).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln703_17_fu_592_p2.
DSP Report: operator mul_ln703_17_fu_592_p2 is absorbed into DSP mul_ln703_17_fu_592_p2.
DSP Report: Generating DSP add_ln703_4045_fu_56415_p2, operation Mode is: C+A2*(B:0x3ffd3).
DSP Report: register add_ln703_4045_fu_56415_p2 is absorbed into DSP add_ln703_4045_fu_56415_p2.
DSP Report: operator add_ln703_4045_fu_56415_p2 is absorbed into DSP add_ln703_4045_fu_56415_p2.
DSP Report: operator mul_ln703_27_fu_565_p2 is absorbed into DSP add_ln703_4045_fu_56415_p2.
DSP Report: Generating DSP add_ln703_4046_fu_56425_p2, operation Mode is: C+A2*(B:0x45).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP add_ln703_4046_fu_56425_p2.
DSP Report: operator add_ln703_4046_fu_56425_p2 is absorbed into DSP add_ln703_4046_fu_56425_p2.
DSP Report: operator mul_ln703_23_fu_598_p2 is absorbed into DSP add_ln703_4046_fu_56425_p2.
DSP Report: Generating DSP mul_ln703_14_fu_559_p2, operation Mode is: A2*(B:0x3fe46).
DSP Report: register mul_ln703_14_fu_559_p2 is absorbed into DSP mul_ln703_14_fu_559_p2.
DSP Report: operator mul_ln703_14_fu_559_p2 is absorbed into DSP mul_ln703_14_fu_559_p2.
DSP Report: Generating DSP add_ln703_4118_fu_57859_p2, operation Mode is: PCIN+A:B+C'.
DSP Report: register add_ln703_4118_fu_57859_p2 is absorbed into DSP add_ln703_4118_fu_57859_p2.
DSP Report: operator add_ln703_4118_fu_57859_p2 is absorbed into DSP add_ln703_4118_fu_57859_p2.
DSP Report: Generating DSP mul_ln703_35_fu_591_p2, operation Mode is: A''*(B:0x3c1).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln703_35_fu_591_p2.
DSP Report: register data_9_V_read_2_reg_58453_reg is absorbed into DSP mul_ln703_35_fu_591_p2.
DSP Report: operator mul_ln703_35_fu_591_p2 is absorbed into DSP mul_ln703_35_fu_591_p2.
DSP Report: Generating DSP add_ln703_4116_fu_57843_p2, operation Mode is: C+A''*(B:0x3fd49).
DSP Report: register add_ln703_4116_fu_57843_p2 is absorbed into DSP add_ln703_4116_fu_57843_p2.
DSP Report: register add_ln703_4116_fu_57843_p2 is absorbed into DSP add_ln703_4116_fu_57843_p2.
DSP Report: operator add_ln703_4116_fu_57843_p2 is absorbed into DSP add_ln703_4116_fu_57843_p2.
DSP Report: operator mul_ln703_107_fu_626_p2 is absorbed into DSP add_ln703_4116_fu_57843_p2.
DSP Report: Generating DSP add_ln703_4118_reg_58600_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register add_ln703_4118_reg_58600_reg is absorbed into DSP add_ln703_4118_reg_58600_reg.
DSP Report: operator add_ln703_4118_fu_57859_p2 is absorbed into DSP add_ln703_4118_reg_58600_reg.
DSP Report: Generating DSP mul_ln703_89_fu_597_p2, operation Mode is: A''*(B:0x1cc).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln703_89_fu_597_p2.
DSP Report: register data_22_V_read_2_reg_58348_reg is absorbed into DSP mul_ln703_89_fu_597_p2.
DSP Report: operator mul_ln703_89_fu_597_p2 is absorbed into DSP mul_ln703_89_fu_597_p2.
DSP Report: Generating DSP add_ln703_4120_fu_57871_p2, operation Mode is: PCIN+A''*(B:0x10c).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP add_ln703_4120_fu_57871_p2.
DSP Report: register data_10_V_read_2_reg_58447_reg is absorbed into DSP add_ln703_4120_fu_57871_p2.
DSP Report: operator add_ln703_4120_fu_57871_p2 is absorbed into DSP add_ln703_4120_fu_57871_p2.
DSP Report: operator mul_ln703_39_fu_550_p2 is absorbed into DSP add_ln703_4120_fu_57871_p2.
DSP Report: Generating DSP mul_ln703_85_fu_540_p2, operation Mode is: A''*(B:0x3fec2).
DSP Report: register mul_ln703_85_fu_540_p2 is absorbed into DSP mul_ln703_85_fu_540_p2.
DSP Report: register mul_ln703_85_fu_540_p2 is absorbed into DSP mul_ln703_85_fu_540_p2.
DSP Report: operator mul_ln703_85_fu_540_p2 is absorbed into DSP mul_ln703_85_fu_540_p2.
DSP Report: Generating DSP mul_ln703_67_fu_603_p2, operation Mode is: A''*(B:0x3ffd3).
DSP Report: register mul_ln703_67_fu_603_p2 is absorbed into DSP mul_ln703_67_fu_603_p2.
DSP Report: register mul_ln703_67_fu_603_p2 is absorbed into DSP mul_ln703_67_fu_603_p2.
DSP Report: operator mul_ln703_67_fu_603_p2 is absorbed into DSP mul_ln703_67_fu_603_p2.
DSP Report: Generating DSP mul_ln703_63_fu_548_p2, operation Mode is: A''*(B:0x2c).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln703_63_fu_548_p2.
DSP Report: register data_16_V_read_2_reg_58395_reg is absorbed into DSP mul_ln703_63_fu_548_p2.
DSP Report: operator mul_ln703_63_fu_548_p2 is absorbed into DSP mul_ln703_63_fu_548_p2.
DSP Report: Generating DSP mul_ln703_43_fu_579_p2, operation Mode is: A''*(B:0x3ffdd).
DSP Report: register mul_ln703_43_fu_579_p2 is absorbed into DSP mul_ln703_43_fu_579_p2.
DSP Report: register mul_ln703_43_fu_579_p2 is absorbed into DSP mul_ln703_43_fu_579_p2.
DSP Report: operator mul_ln703_43_fu_579_p2 is absorbed into DSP mul_ln703_43_fu_579_p2.
DSP Report: Generating DSP add_ln703_4128_fu_57909_p2, operation Mode is: C+A''*(B:0x5c).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP add_ln703_4128_fu_57909_p2.
DSP Report: register data_12_V_read_2_reg_58430_reg is absorbed into DSP add_ln703_4128_fu_57909_p2.
DSP Report: operator add_ln703_4128_fu_57909_p2 is absorbed into DSP add_ln703_4128_fu_57909_p2.
DSP Report: operator mul_ln703_47_fu_590_p2 is absorbed into DSP add_ln703_4128_fu_57909_p2.
DSP Report: Generating DSP mul_ln703_102_fu_637_p2, operation Mode is: A''*(B:0x3ff9e).
DSP Report: register mul_ln703_102_fu_637_p2 is absorbed into DSP mul_ln703_102_fu_637_p2.
DSP Report: register mul_ln703_102_fu_637_p2 is absorbed into DSP mul_ln703_102_fu_637_p2.
DSP Report: operator mul_ln703_102_fu_637_p2 is absorbed into DSP mul_ln703_102_fu_637_p2.
DSP Report: Generating DSP mul_ln703_98_fu_563_p2, operation Mode is: A''*(B:0x95).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln703_98_fu_563_p2.
DSP Report: register data_24_V_read_2_reg_58332_reg is absorbed into DSP mul_ln703_98_fu_563_p2.
DSP Report: operator mul_ln703_98_fu_563_p2 is absorbed into DSP mul_ln703_98_fu_563_p2.
DSP Report: Generating DSP mul_ln703_75_fu_549_p2, operation Mode is: A''*(B:0x3ffad).
DSP Report: register mul_ln703_75_fu_549_p2 is absorbed into DSP mul_ln703_75_fu_549_p2.
DSP Report: register mul_ln703_75_fu_549_p2 is absorbed into DSP mul_ln703_75_fu_549_p2.
DSP Report: operator mul_ln703_75_fu_549_p2 is absorbed into DSP mul_ln703_75_fu_549_p2.
DSP Report: Generating DSP add_ln703_4126_fu_57893_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_4126_fu_57893_p2 is absorbed into DSP add_ln703_4126_fu_57893_p2.
DSP Report: Generating DSP mul_ln703_80_fu_547_p2, operation Mode is: A''*(B:0xc3).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln703_80_fu_547_p2.
DSP Report: register data_20_V_read_2_reg_58363_reg is absorbed into DSP mul_ln703_80_fu_547_p2.
DSP Report: operator mul_ln703_80_fu_547_p2 is absorbed into DSP mul_ln703_80_fu_547_p2.
DSP Report: Generating DSP add_ln703_4124_fu_57877_p2, operation Mode is: PCIN+A''*(B:0x173).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP add_ln703_4124_fu_57877_p2.
DSP Report: register data_27_V_read_2_reg_58311_reg is absorbed into DSP add_ln703_4124_fu_57877_p2.
DSP Report: operator add_ln703_4124_fu_57877_p2 is absorbed into DSP add_ln703_4124_fu_57877_p2.
DSP Report: operator mul_ln703_112_fu_531_p2 is absorbed into DSP add_ln703_4124_fu_57877_p2.
DSP Report: Generating DSP add_ln703_4134_fu_58243_p2, operation Mode is: PCIN+A2:B2+C.
DSP Report: register add_ln703_4133_reg_58615_reg is absorbed into DSP add_ln703_4134_fu_58243_p2.
DSP Report: register add_ln703_4134_fu_58243_p2 is absorbed into DSP add_ln703_4134_fu_58243_p2.
DSP Report: operator add_ln703_4134_fu_58243_p2 is absorbed into DSP add_ln703_4134_fu_58243_p2.
DSP Report: Generating DSP mul_ln703_31_fu_530_p2, operation Mode is: A''*(B:0x3fe97).
DSP Report: register mul_ln703_31_fu_530_p2 is absorbed into DSP mul_ln703_31_fu_530_p2.
DSP Report: register mul_ln703_31_fu_530_p2 is absorbed into DSP mul_ln703_31_fu_530_p2.
DSP Report: operator mul_ln703_31_fu_530_p2 is absorbed into DSP mul_ln703_31_fu_530_p2.
DSP Report: Generating DSP add_ln703_4119_reg_58605_reg, operation Mode is: C+A''*(B:0x33b).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP add_ln703_4119_reg_58605_reg.
DSP Report: register data_14_V_read_2_reg_58411_reg is absorbed into DSP add_ln703_4119_reg_58605_reg.
DSP Report: register add_ln703_4119_reg_58605_reg is absorbed into DSP add_ln703_4119_reg_58605_reg.
DSP Report: operator add_ln703_4119_fu_57865_p2 is absorbed into DSP add_ln703_4119_reg_58605_reg.
DSP Report: operator mul_ln703_54_fu_574_p2 is absorbed into DSP add_ln703_4119_reg_58605_reg.
DSP Report: Generating DSP add_ln703_4134_fu_58243_p2, operation Mode is: PCIN+A:B.
DSP Report: operator add_ln703_4134_fu_58243_p2 is absorbed into DSP add_ln703_4134_fu_58243_p2.
DSP Report: Generating DSP mul_ln703_55_fu_621_p2, operation Mode is: A''*(B:0x3faea).
DSP Report: register mul_ln703_55_fu_621_p2 is absorbed into DSP mul_ln703_55_fu_621_p2.
DSP Report: register mul_ln703_55_fu_621_p2 is absorbed into DSP mul_ln703_55_fu_621_p2.
DSP Report: operator mul_ln703_55_fu_621_p2 is absorbed into DSP mul_ln703_55_fu_621_p2.
DSP Report: Generating DSP mul_ln703_76_fu_520_p2, operation Mode is: A''*(B:0x3fdd6).
DSP Report: register mul_ln703_76_fu_520_p2 is absorbed into DSP mul_ln703_76_fu_520_p2.
DSP Report: register mul_ln703_76_fu_520_p2 is absorbed into DSP mul_ln703_76_fu_520_p2.
DSP Report: operator mul_ln703_76_fu_520_p2 is absorbed into DSP mul_ln703_76_fu_520_p2.
DSP Report: Generating DSP add_ln703_4026_fu_56311_p2, operation Mode is: (C:0xfffffffd4400)+A2*(B:0x3ffeb).
DSP Report: register add_ln703_4026_fu_56311_p2 is absorbed into DSP add_ln703_4026_fu_56311_p2.
DSP Report: operator add_ln703_4026_fu_56311_p2 is absorbed into DSP add_ln703_4026_fu_56311_p2.
DSP Report: operator mul_ln703_11_fu_573_p2 is absorbed into DSP add_ln703_4026_fu_56311_p2.
DSP Report: Generating DSP mul_ln703_7_fu_569_p2, operation Mode is: A2*(B:0xe2).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln703_7_fu_569_p2.
DSP Report: operator mul_ln703_7_fu_569_p2 is absorbed into DSP mul_ln703_7_fu_569_p2.
DSP Report: Generating DSP add_ln703_4025_fu_56301_p2, operation Mode is: PCIN+A2*(B:0x11c).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP add_ln703_4025_fu_56301_p2.
DSP Report: operator add_ln703_4025_fu_56301_p2 is absorbed into DSP add_ln703_4025_fu_56301_p2.
DSP Report: operator mul_ln703_9_fu_600_p2 is absorbed into DSP add_ln703_4025_fu_56301_p2.
DSP Report: Generating DSP mul_ln703_18_fu_523_p2, operation Mode is: A2*(B:0x10b).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln703_18_fu_523_p2.
DSP Report: operator mul_ln703_18_fu_523_p2 is absorbed into DSP mul_ln703_18_fu_523_p2.
DSP Report: Generating DSP mul_ln703_32_fu_623_p2, operation Mode is: A2*(B:0x3ff9f).
DSP Report: register mul_ln703_32_fu_623_p2 is absorbed into DSP mul_ln703_32_fu_623_p2.
DSP Report: operator mul_ln703_32_fu_623_p2 is absorbed into DSP mul_ln703_32_fu_623_p2.
DSP Report: Generating DSP mul_ln703_24_fu_641_p2, operation Mode is: A2*(B:0x15).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln703_24_fu_641_p2.
DSP Report: operator mul_ln703_24_fu_641_p2 is absorbed into DSP mul_ln703_24_fu_641_p2.
DSP Report: Generating DSP add_ln703_4058_fu_56473_p2, operation Mode is: C+A2*(B:0x3ffe7).
DSP Report: register add_ln703_4058_fu_56473_p2 is absorbed into DSP add_ln703_4058_fu_56473_p2.
DSP Report: operator add_ln703_4058_fu_56473_p2 is absorbed into DSP add_ln703_4058_fu_56473_p2.
DSP Report: operator mul_ln703_28_fu_604_p2 is absorbed into DSP add_ln703_4058_fu_56473_p2.
DSP Report: Generating DSP add_ln703_4057_fu_56463_p2, operation Mode is: C'+A2*(B:0x27).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP add_ln703_4057_fu_56463_p2.
DSP Report: register add_ln703_4057_fu_56463_p2 is absorbed into DSP add_ln703_4057_fu_56463_p2.
DSP Report: operator add_ln703_4057_fu_56463_p2 is absorbed into DSP add_ln703_4057_fu_56463_p2.
DSP Report: operator mul_ln703_36_fu_527_p2 is absorbed into DSP add_ln703_4057_fu_56463_p2.
DSP Report: Generating DSP add_ln703_4136_fu_57963_p2, operation Mode is: PCIN+A2:B2+C'.
DSP Report: register add_ln703_4136_fu_57963_p2 is absorbed into DSP add_ln703_4136_fu_57963_p2.
DSP Report: register add_ln703_4136_fu_57963_p2 is absorbed into DSP add_ln703_4136_fu_57963_p2.
DSP Report: register add_ln703_4056_reg_58524_reg is absorbed into DSP add_ln703_4136_fu_57963_p2.
DSP Report: operator add_ln703_4136_fu_57963_p2 is absorbed into DSP add_ln703_4136_fu_57963_p2.
DSP Report: Generating DSP mul_ln703_90_fu_620_p2, operation Mode is: A''*(B:0x5b1).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln703_90_fu_620_p2.
DSP Report: register data_22_V_read_2_reg_58348_reg is absorbed into DSP mul_ln703_90_fu_620_p2.
DSP Report: operator mul_ln703_90_fu_620_p2 is absorbed into DSP mul_ln703_90_fu_620_p2.
DSP Report: Generating DSP add_ln703_4137_reg_58620_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_4137_reg_58620_reg is absorbed into DSP add_ln703_4137_reg_58620_reg.
DSP Report: operator add_ln703_4137_fu_57973_p2 is absorbed into DSP add_ln703_4137_reg_58620_reg.
DSP Report: Generating DSP mul_ln703_60_fu_624_p2, operation Mode is: A''*(B:0x3fe42).
DSP Report: register mul_ln703_60_fu_624_p2 is absorbed into DSP mul_ln703_60_fu_624_p2.
DSP Report: register mul_ln703_60_fu_624_p2 is absorbed into DSP mul_ln703_60_fu_624_p2.
DSP Report: operator mul_ln703_60_fu_624_p2 is absorbed into DSP mul_ln703_60_fu_624_p2.
DSP Report: Generating DSP mul_ln703_113_fu_514_p2, operation Mode is: A''*(B:0x14b).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln703_113_fu_514_p2.
DSP Report: register data_27_V_read_2_reg_58311_reg is absorbed into DSP mul_ln703_113_fu_514_p2.
DSP Report: operator mul_ln703_113_fu_514_p2 is absorbed into DSP mul_ln703_113_fu_514_p2.
DSP Report: Generating DSP add_ln703_4140_fu_57991_p2, operation Mode is: PCIN+A''*(B:0x13c).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP add_ln703_4140_fu_57991_p2.
DSP Report: register data_10_V_read_2_reg_58447_reg is absorbed into DSP add_ln703_4140_fu_57991_p2.
DSP Report: operator add_ln703_4140_fu_57991_p2 is absorbed into DSP add_ln703_4140_fu_57991_p2.
DSP Report: operator mul_ln703_40_fu_634_p2 is absorbed into DSP add_ln703_4140_fu_57991_p2.
DSP Report: Generating DSP add_ln703_4140_fu_57991_p2, operation Mode is: PCIN+A''*(B:0x144).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP add_ln703_4140_fu_57991_p2.
DSP Report: register data_23_V_read_2_reg_58340_reg is absorbed into DSP add_ln703_4140_fu_57991_p2.
DSP Report: operator add_ln703_4140_fu_57991_p2 is absorbed into DSP add_ln703_4140_fu_57991_p2.
DSP Report: operator mul_ln703_95_fu_640_p2 is absorbed into DSP add_ln703_4140_fu_57991_p2.
DSP Report: Generating DSP mul_ln703_86_fu_502_p2, operation Mode is: A''*(B:0x3fe73).
DSP Report: register mul_ln703_86_fu_502_p2 is absorbed into DSP mul_ln703_86_fu_502_p2.
DSP Report: register mul_ln703_86_fu_502_p2 is absorbed into DSP mul_ln703_86_fu_502_p2.
DSP Report: operator mul_ln703_86_fu_502_p2 is absorbed into DSP mul_ln703_86_fu_502_p2.
DSP Report: Generating DSP mul_ln703_99_fu_564_p2, operation Mode is: A''*(B:0x2b).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln703_99_fu_564_p2.
DSP Report: register data_24_V_read_2_reg_58332_reg is absorbed into DSP mul_ln703_99_fu_564_p2.
DSP Report: operator mul_ln703_99_fu_564_p2 is absorbed into DSP mul_ln703_99_fu_564_p2.
DSP Report: Generating DSP add_ln703_4149_fu_58051_p2, operation Mode is: PCIN+A''*(B:0x2a).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP add_ln703_4149_fu_58051_p2.
DSP Report: register data_18_V_read21_reg_58378_reg is absorbed into DSP add_ln703_4149_fu_58051_p2.
DSP Report: operator add_ln703_4149_fu_58051_p2 is absorbed into DSP add_ln703_4149_fu_58051_p2.
DSP Report: operator mul_ln703_71_fu_544_p2 is absorbed into DSP add_ln703_4149_fu_58051_p2.
DSP Report: Generating DSP add_ln703_4149_fu_58051_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_4149_fu_58051_p2 is absorbed into DSP add_ln703_4149_fu_58051_p2.
DSP Report: register add_ln703_4149_fu_58051_p2 is absorbed into DSP add_ln703_4149_fu_58051_p2.
DSP Report: register add_ln703_4149_fu_58051_p2 is absorbed into DSP add_ln703_4149_fu_58051_p2.
DSP Report: register add_ln703_4149_fu_58051_p2 is absorbed into DSP add_ln703_4149_fu_58051_p2.
DSP Report: register add_ln703_4149_fu_58051_p2 is absorbed into DSP add_ln703_4149_fu_58051_p2.
DSP Report: operator add_ln703_4149_fu_58051_p2 is absorbed into DSP add_ln703_4149_fu_58051_p2.
DSP Report: Generating DSP mul_ln703_48_fu_521_p2, operation Mode is: A''*(B:0x27).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln703_48_fu_521_p2.
DSP Report: register data_12_V_read_2_reg_58430_reg is absorbed into DSP mul_ln703_48_fu_521_p2.
DSP Report: operator mul_ln703_48_fu_521_p2 is absorbed into DSP mul_ln703_48_fu_521_p2.
DSP Report: Generating DSP add_ln703_4147_fu_58035_p2, operation Mode is: C+A''*(B:0x3ffda).
DSP Report: register add_ln703_4147_fu_58035_p2 is absorbed into DSP add_ln703_4147_fu_58035_p2.
DSP Report: register add_ln703_4147_fu_58035_p2 is absorbed into DSP add_ln703_4147_fu_58035_p2.
DSP Report: operator add_ln703_4147_fu_58035_p2 is absorbed into DSP add_ln703_4147_fu_58035_p2.
DSP Report: operator mul_ln703_64_fu_542_p2 is absorbed into DSP add_ln703_4147_fu_58035_p2.
DSP Report: Generating DSP mul_ln703_103_fu_536_p2, operation Mode is: A''*(B:0x3ff6f).
DSP Report: register mul_ln703_103_fu_536_p2 is absorbed into DSP mul_ln703_103_fu_536_p2.
DSP Report: register mul_ln703_103_fu_536_p2 is absorbed into DSP mul_ln703_103_fu_536_p2.
DSP Report: operator mul_ln703_103_fu_536_p2 is absorbed into DSP mul_ln703_103_fu_536_p2.
DSP Report: Generating DSP mul_ln703_81_fu_613_p2, operation Mode is: A''*(B:0xa5).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln703_81_fu_613_p2.
DSP Report: register data_20_V_read_2_reg_58363_reg is absorbed into DSP mul_ln703_81_fu_613_p2.
DSP Report: operator mul_ln703_81_fu_613_p2 is absorbed into DSP mul_ln703_81_fu_613_p2.
DSP Report: Generating DSP mul_ln703_51_fu_513_p2, operation Mode is: A''*(B:0x3ffad).
DSP Report: register mul_ln703_51_fu_513_p2 is absorbed into DSP mul_ln703_51_fu_513_p2.
DSP Report: register mul_ln703_51_fu_513_p2 is absorbed into DSP mul_ln703_51_fu_513_p2.
DSP Report: operator mul_ln703_51_fu_513_p2 is absorbed into DSP mul_ln703_51_fu_513_p2.
DSP Report: Generating DSP mul_ln703_44_fu_557_p2, operation Mode is: A''*(B:0x3ffcb).
DSP Report: register mul_ln703_44_fu_557_p2 is absorbed into DSP mul_ln703_44_fu_557_p2.
DSP Report: register mul_ln703_44_fu_557_p2 is absorbed into DSP mul_ln703_44_fu_557_p2.
DSP Report: operator mul_ln703_44_fu_557_p2 is absorbed into DSP mul_ln703_44_fu_557_p2.
DSP Report: Generating DSP add_ln703_4145_fu_58019_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_4145_fu_58019_p2 is absorbed into DSP add_ln703_4145_fu_58019_p2.
DSP Report: Generating DSP mul_ln703_108_fu_524_p2, operation Mode is: A''*(B:0x3ff5e).
DSP Report: register mul_ln703_108_fu_524_p2 is absorbed into DSP mul_ln703_108_fu_524_p2.
DSP Report: register mul_ln703_108_fu_524_p2 is absorbed into DSP mul_ln703_108_fu_524_p2.
DSP Report: operator mul_ln703_108_fu_524_p2 is absorbed into DSP mul_ln703_108_fu_524_p2.
DSP Report: Generating DSP add_ln703_4152_fu_58260_p2, operation Mode is: PCIN+A2:B2+C'.
DSP Report: register add_ln703_4152_fu_58260_p2 is absorbed into DSP add_ln703_4152_fu_58260_p2.
DSP Report: register add_ln703_4152_fu_58260_p2 is absorbed into DSP add_ln703_4152_fu_58260_p2.
DSP Report: register add_ln703_4141_reg_58625_reg is absorbed into DSP add_ln703_4152_fu_58260_p2.
DSP Report: operator add_ln703_4152_fu_58260_p2 is absorbed into DSP add_ln703_4152_fu_58260_p2.
DSP Report: Generating DSP mul_ln703_49_fu_576_p2, operation Mode is: A''*(B:0x3ff92).
DSP Report: register mul_ln703_49_fu_576_p2 is absorbed into DSP mul_ln703_49_fu_576_p2.
DSP Report: register mul_ln703_49_fu_576_p2 is absorbed into DSP mul_ln703_49_fu_576_p2.
DSP Report: operator mul_ln703_49_fu_576_p2 is absorbed into DSP mul_ln703_49_fu_576_p2.
DSP Report: Generating DSP mul_ln703_56_fu_601_p2, operation Mode is: A''*(B:0x6f).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln703_56_fu_601_p2.
DSP Report: register data_14_V_read_2_reg_58411_reg is absorbed into DSP mul_ln703_56_fu_601_p2.
DSP Report: operator mul_ln703_56_fu_601_p2 is absorbed into DSP mul_ln703_56_fu_601_p2.
DSP Report: Generating DSP add_ln703_4079_fu_57619_p2, operation Mode is: C+A''*(B:0x3ff9e).
DSP Report: register add_ln703_4079_fu_57619_p2 is absorbed into DSP add_ln703_4079_fu_57619_p2.
DSP Report: register add_ln703_4079_fu_57619_p2 is absorbed into DSP add_ln703_4079_fu_57619_p2.
DSP Report: operator add_ln703_4079_fu_57619_p2 is absorbed into DSP add_ln703_4079_fu_57619_p2.
DSP Report: operator mul_ln703_82_fu_506_p2 is absorbed into DSP add_ln703_4079_fu_57619_p2.
DSP Report: Generating DSP add_ln703_4083_fu_57651_p2, operation Mode is: C+A''*(B:0x37).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP add_ln703_4083_fu_57651_p2.
DSP Report: register data_17_V_read_2_reg_58385_reg is absorbed into DSP add_ln703_4083_fu_57651_p2.
DSP Report: operator add_ln703_4083_fu_57651_p2 is absorbed into DSP add_ln703_4083_fu_57651_p2.
DSP Report: operator mul_ln703_68_fu_606_p2 is absorbed into DSP add_ln703_4083_fu_57651_p2.
DSP Report: Generating DSP mul_ln703_72_fu_558_p2, operation Mode is: A''*(B:0x3ffca).
DSP Report: register mul_ln703_72_fu_558_p2 is absorbed into DSP mul_ln703_72_fu_558_p2.
DSP Report: register mul_ln703_72_fu_558_p2 is absorbed into DSP mul_ln703_72_fu_558_p2.
DSP Report: operator mul_ln703_72_fu_558_p2 is absorbed into DSP mul_ln703_72_fu_558_p2.
DSP Report: Generating DSP mul_ln703_25_fu_602_p2, operation Mode is: A''*(B:0x3fec4).
DSP Report: register mul_ln703_25_fu_602_p2 is absorbed into DSP mul_ln703_25_fu_602_p2.
DSP Report: register mul_ln703_25_fu_602_p2 is absorbed into DSP mul_ln703_25_fu_602_p2.
DSP Report: operator mul_ln703_25_fu_602_p2 is absorbed into DSP mul_ln703_25_fu_602_p2.
DSP Report: Generating DSP mul_ln703_45_fu_515_p2, operation Mode is: A''*(B:0x3fe73).
DSP Report: register mul_ln703_45_fu_515_p2 is absorbed into DSP mul_ln703_45_fu_515_p2.
DSP Report: register mul_ln703_45_fu_515_p2 is absorbed into DSP mul_ln703_45_fu_515_p2.
DSP Report: operator mul_ln703_45_fu_515_p2 is absorbed into DSP mul_ln703_45_fu_515_p2.
DSP Report: Generating DSP mul_ln703_65_fu_581_p2, operation Mode is: A''*(B:0x3ff57).
DSP Report: register mul_ln703_65_fu_581_p2 is absorbed into DSP mul_ln703_65_fu_581_p2.
DSP Report: register mul_ln703_65_fu_581_p2 is absorbed into DSP mul_ln703_65_fu_581_p2.
DSP Report: operator mul_ln703_65_fu_581_p2 is absorbed into DSP mul_ln703_65_fu_581_p2.
DSP Report: Generating DSP mul_ln703_87_fu_526_p2, operation Mode is: A''*(B:0x3ff77).
DSP Report: register mul_ln703_87_fu_526_p2 is absorbed into DSP mul_ln703_87_fu_526_p2.
DSP Report: register mul_ln703_87_fu_526_p2 is absorbed into DSP mul_ln703_87_fu_526_p2.
DSP Report: operator mul_ln703_87_fu_526_p2 is absorbed into DSP mul_ln703_87_fu_526_p2.
DSP Report: Generating DSP mul_ln703_41_fu_594_p2, operation Mode is: A''*(B:0x3ff2e).
DSP Report: register mul_ln703_41_fu_594_p2 is absorbed into DSP mul_ln703_41_fu_594_p2.
DSP Report: register mul_ln703_41_fu_594_p2 is absorbed into DSP mul_ln703_41_fu_594_p2.
DSP Report: operator mul_ln703_41_fu_594_p2 is absorbed into DSP mul_ln703_41_fu_594_p2.
DSP Report: Generating DSP mul_ln703_77_fu_545_p2, operation Mode is: A''*(B:0x185).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln703_77_fu_545_p2.
DSP Report: register data_19_V_read_2_reg_58370_reg is absorbed into DSP mul_ln703_77_fu_545_p2.
DSP Report: operator mul_ln703_77_fu_545_p2 is absorbed into DSP mul_ln703_77_fu_545_p2.
DSP Report: Generating DSP add_ln703_4073_fu_57567_p2, operation Mode is: C+A''*(B:0x3fea4).
DSP Report: register add_ln703_4073_fu_57567_p2 is absorbed into DSP add_ln703_4073_fu_57567_p2.
DSP Report: register add_ln703_4073_fu_57567_p2 is absorbed into DSP add_ln703_4073_fu_57567_p2.
DSP Report: operator add_ln703_4073_fu_57567_p2 is absorbed into DSP add_ln703_4073_fu_57567_p2.
DSP Report: operator mul_ln703_91_fu_538_p2 is absorbed into DSP add_ln703_4073_fu_57567_p2.
DSP Report: Generating DSP mul_ln703_33_fu_611_p2, operation Mode is: A''*(B:0x2a3).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln703_33_fu_611_p2.
DSP Report: register data_8_V_read11_reg_58463_reg is absorbed into DSP mul_ln703_33_fu_611_p2.
DSP Report: operator mul_ln703_33_fu_611_p2 is absorbed into DSP mul_ln703_33_fu_611_p2.
DSP Report: Generating DSP mul_ln703_12_reg_13647_reg, operation Mode is: (A2*(B:0x3ff26))'.
DSP Report: register mul_ln703_12_reg_13647_reg is absorbed into DSP mul_ln703_12_reg_13647_reg.
DSP Report: register mul_ln703_12_reg_13647_reg is absorbed into DSP mul_ln703_12_reg_13647_reg.
DSP Report: operator mul_ln703_12_fu_631_p2 is absorbed into DSP mul_ln703_12_reg_13647_reg.
DSP Report: Generating DSP add_ln703_4020_fu_56263_p2, operation Mode is: (C:0x3f400)+A2*(B:0x68).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP add_ln703_4020_fu_56263_p2.
DSP Report: operator add_ln703_4020_fu_56263_p2 is absorbed into DSP add_ln703_4020_fu_56263_p2.
DSP Report: operator mul_ln703_8_fu_586_p2 is absorbed into DSP add_ln703_4020_fu_56263_p2.
DSP Report: Generating DSP add_ln703_4021_reg_58504_reg, operation Mode is: C+A2*(B:0x3ff5b).
DSP Report: register add_ln703_4021_reg_58504_reg is absorbed into DSP add_ln703_4021_reg_58504_reg.
DSP Report: register add_ln703_4021_reg_58504_reg is absorbed into DSP add_ln703_4021_reg_58504_reg.
DSP Report: operator add_ln703_4021_fu_56273_p2 is absorbed into DSP add_ln703_4021_reg_58504_reg.
DSP Report: operator mul_ln703_3_fu_622_p2 is absorbed into DSP add_ln703_4021_reg_58504_reg.
DSP Report: Generating DSP mul_ln703_15_fu_619_p2, operation Mode is: A''*(B:0x3ff52).
DSP Report: register mul_ln703_15_fu_619_p2 is absorbed into DSP mul_ln703_15_fu_619_p2.
DSP Report: register mul_ln703_15_fu_619_p2 is absorbed into DSP mul_ln703_15_fu_619_p2.
DSP Report: operator mul_ln703_15_fu_619_p2 is absorbed into DSP mul_ln703_15_fu_619_p2.
DSP Report: Generating DSP add_ln703_4070_fu_57541_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_4070_fu_57541_p2 is absorbed into DSP add_ln703_4070_fu_57541_p2.
DSP Report: Generating DSP mul_ln703_21_fu_556_p2, operation Mode is: A''*(B:0x68).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln703_21_fu_556_p2.
DSP Report: register zext_ln703_60_reg_58494_reg is absorbed into DSP mul_ln703_21_fu_556_p2.
DSP Report: operator mul_ln703_21_fu_556_p2 is absorbed into DSP mul_ln703_21_fu_556_p2.
DSP Report: Generating DSP add_ln703_4035_fu_57393_p2, operation Mode is: C+A''*(B:0x3ff5c).
DSP Report: register add_ln703_4035_fu_57393_p2 is absorbed into DSP add_ln703_4035_fu_57393_p2.
DSP Report: register add_ln703_4035_fu_57393_p2 is absorbed into DSP add_ln703_4035_fu_57393_p2.
DSP Report: operator add_ln703_4035_fu_57393_p2 is absorbed into DSP add_ln703_4035_fu_57393_p2.
DSP Report: operator mul_ln703_19_fu_589_p2 is absorbed into DSP add_ln703_4035_fu_57393_p2.
DSP Report: Generating DSP add_ln703_4070_fu_57541_p2, operation Mode is: PCIN+A:B.
DSP Report: operator add_ln703_4070_fu_57541_p2 is absorbed into DSP add_ln703_4070_fu_57541_p2.
DSP Report: Generating DSP mul_ln703_114_fu_543_p2, operation Mode is: A''*(B:0x1d).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln703_114_fu_543_p2.
DSP Report: register data_27_V_read_2_reg_58311_reg is absorbed into DSP mul_ln703_114_fu_543_p2.
DSP Report: operator mul_ln703_114_fu_543_p2 is absorbed into DSP mul_ln703_114_fu_543_p2.
DSP Report: Generating DSP add_ln703_4154_fu_58077_p2, operation Mode is: PCIN+A''*(B:0x4a).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP add_ln703_4154_fu_58077_p2.
DSP Report: register data_24_V_read_2_reg_58332_reg is absorbed into DSP add_ln703_4154_fu_58077_p2.
DSP Report: operator add_ln703_4154_fu_58077_p2 is absorbed into DSP add_ln703_4154_fu_58077_p2.
DSP Report: operator mul_ln703_100_fu_537_p2 is absorbed into DSP add_ln703_4154_fu_58077_p2.
DSP Report: Generating DSP add_ln703_4155_reg_58635_reg, operation Mode is: C+A''*(B:0x3ff79).
DSP Report: register add_ln703_4155_reg_58635_reg is absorbed into DSP add_ln703_4155_reg_58635_reg.
DSP Report: register add_ln703_4155_reg_58635_reg is absorbed into DSP add_ln703_4155_reg_58635_reg.
DSP Report: register add_ln703_4155_reg_58635_reg is absorbed into DSP add_ln703_4155_reg_58635_reg.
DSP Report: operator add_ln703_4155_fu_58087_p2 is absorbed into DSP add_ln703_4155_reg_58635_reg.
DSP Report: operator mul_ln703_104_fu_562_p2 is absorbed into DSP add_ln703_4155_reg_58635_reg.
DSP Report: Generating DSP mul_ln703_109_fu_529_p2, operation Mode is: A''*(B:0x134).
DSP Report: register data_26_V_read_2_reg_58318_reg is absorbed into DSP mul_ln703_109_fu_529_p2.
DSP Report: register zext_ln703_224_reg_58540_reg is absorbed into DSP mul_ln703_109_fu_529_p2.
DSP Report: operator mul_ln703_109_fu_529_p2 is absorbed into DSP mul_ln703_109_fu_529_p2.
WARNING: [Synth 8-7129] Port ap_rst in module dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_ln1118_2946_fu_972_p2, operation Mode is: A2*(B:0x3fed5).
DSP Report: register mul_ln1118_2946_fu_972_p2 is absorbed into DSP mul_ln1118_2946_fu_972_p2.
DSP Report: operator mul_ln1118_2946_fu_972_p2 is absorbed into DSP mul_ln1118_2946_fu_972_p2.
DSP Report: Generating DSP mul_ln1118_2955_fu_943_p2, operation Mode is: A2*(B:0x3fe16).
DSP Report: register mul_ln1118_2955_fu_943_p2 is absorbed into DSP mul_ln1118_2955_fu_943_p2.
DSP Report: operator mul_ln1118_2955_fu_943_p2 is absorbed into DSP mul_ln1118_2955_fu_943_p2.
DSP Report: Generating DSP mul_ln1118_2958_fu_905_p2, operation Mode is: A2*(B:0x111).
DSP Report: register data_64_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2958_fu_905_p2.
DSP Report: operator mul_ln1118_2958_fu_905_p2 is absorbed into DSP mul_ln1118_2958_fu_905_p2.
DSP Report: Generating DSP add_ln703_4256_fu_70231_p2, operation Mode is: PCIN+A2*(B:0x177).
DSP Report: register data_52_V_read_int_reg_reg is absorbed into DSP add_ln703_4256_fu_70231_p2.
DSP Report: operator add_ln703_4256_fu_70231_p2 is absorbed into DSP add_ln703_4256_fu_70231_p2.
DSP Report: operator mul_ln1118_2939_fu_985_p2 is absorbed into DSP add_ln703_4256_fu_70231_p2.
DSP Report: Generating DSP add_ln703_4256_reg_71158_reg, operation Mode is: PCIN+A2*(B:0x12f).
DSP Report: register data_54_V_read_int_reg_reg is absorbed into DSP add_ln703_4256_reg_71158_reg.
DSP Report: register add_ln703_4256_reg_71158_reg is absorbed into DSP add_ln703_4256_reg_71158_reg.
DSP Report: operator add_ln703_4256_fu_70231_p2 is absorbed into DSP add_ln703_4256_reg_71158_reg.
DSP Report: operator mul_ln1118_2942_fu_884_p2 is absorbed into DSP add_ln703_4256_reg_71158_reg.
DSP Report: Generating DSP add_ln703_4260_fu_70253_p2, operation Mode is: C'+A2*(B:0xb5).
DSP Report: register data_55_V_read_int_reg_reg is absorbed into DSP add_ln703_4260_fu_70253_p2.
DSP Report: register add_ln703_4260_fu_70253_p2 is absorbed into DSP add_ln703_4260_fu_70253_p2.
DSP Report: operator add_ln703_4260_fu_70253_p2 is absorbed into DSP add_ln703_4260_fu_70253_p2.
DSP Report: operator mul_ln1118_2944_fu_998_p2 is absorbed into DSP add_ln703_4260_fu_70253_p2.
DSP Report: Generating DSP mul_ln1118_2960_fu_920_p2, operation Mode is: A2*(B:0x3ff1d).
DSP Report: register mul_ln1118_2960_fu_920_p2 is absorbed into DSP mul_ln1118_2960_fu_920_p2.
DSP Report: operator mul_ln1118_2960_fu_920_p2 is absorbed into DSP mul_ln1118_2960_fu_920_p2.
DSP Report: Generating DSP mul_ln1118_2966_fu_902_p2, operation Mode is: A2*(B:0x3ff0f).
DSP Report: register mul_ln1118_2966_fu_902_p2 is absorbed into DSP mul_ln1118_2966_fu_902_p2.
DSP Report: operator mul_ln1118_2966_fu_902_p2 is absorbed into DSP mul_ln1118_2966_fu_902_p2.
DSP Report: Generating DSP mul_ln1118_2950_fu_981_p2, operation Mode is: A2*(B:0x3ff7d).
DSP Report: register mul_ln1118_2950_fu_981_p2 is absorbed into DSP mul_ln1118_2950_fu_981_p2.
DSP Report: operator mul_ln1118_2950_fu_981_p2 is absorbed into DSP mul_ln1118_2950_fu_981_p2.
DSP Report: Generating DSP add_ln703_4271_fu_70317_p2, operation Mode is: C+A2*(B:0x15).
DSP Report: register data_61_V_read_int_reg_reg is absorbed into DSP add_ln703_4271_fu_70317_p2.
DSP Report: operator add_ln703_4271_fu_70317_p2 is absorbed into DSP add_ln703_4271_fu_70317_p2.
DSP Report: operator mul_ln1118_2953_fu_941_p2 is absorbed into DSP add_ln703_4271_fu_70317_p2.
DSP Report: Generating DSP mul_ln1118_2952_fu_982_p2, operation Mode is: A2*(B:0x3ffea).
DSP Report: register mul_ln1118_2952_fu_982_p2 is absorbed into DSP mul_ln1118_2952_fu_982_p2.
DSP Report: operator mul_ln1118_2952_fu_982_p2 is absorbed into DSP mul_ln1118_2952_fu_982_p2.
DSP Report: Generating DSP add_ln703_4270_reg_71183_reg, operation Mode is: C+A2*(B:0x63).
DSP Report: register data_72_V_read_int_reg_reg is absorbed into DSP add_ln703_4270_reg_71183_reg.
DSP Report: register add_ln703_4270_reg_71183_reg is absorbed into DSP add_ln703_4270_reg_71183_reg.
DSP Report: operator add_ln703_4270_fu_70311_p2 is absorbed into DSP add_ln703_4270_reg_71183_reg.
DSP Report: operator mul_ln1118_2973_fu_932_p2 is absorbed into DSP add_ln703_4270_reg_71183_reg.
DSP Report: Generating DSP add_ln703_4266_fu_70285_p2, operation Mode is: -C'+A2*(B:0xf4)+1-1.
DSP Report: register data_70_V_read_int_reg_reg is absorbed into DSP add_ln703_4266_fu_70285_p2.
DSP Report: register add_ln703_4266_fu_70285_p2 is absorbed into DSP add_ln703_4266_fu_70285_p2.
DSP Report: operator add_ln703_4266_fu_70285_p2 is absorbed into DSP add_ln703_4266_fu_70285_p2.
DSP Report: operator mul_ln1118_2970_fu_922_p2 is absorbed into DSP add_ln703_4266_fu_70285_p2.
DSP Report: Generating DSP add_ln703_4267_fu_70295_p2, operation Mode is: C+A2*(B:0xcc).
DSP Report: register data_69_V_read_int_reg_reg is absorbed into DSP add_ln703_4267_fu_70295_p2.
DSP Report: operator add_ln703_4267_fu_70295_p2 is absorbed into DSP add_ln703_4267_fu_70295_p2.
DSP Report: operator mul_ln1118_2968_fu_1018_p2 is absorbed into DSP add_ln703_4267_fu_70295_p2.
DSP Report: Generating DSP mul_ln1118_2964_fu_915_p2, operation Mode is: A2*(B:0xe2).
DSP Report: register data_67_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2964_fu_915_p2.
DSP Report: operator mul_ln1118_2964_fu_915_p2 is absorbed into DSP mul_ln1118_2964_fu_915_p2.
DSP Report: Generating DSP add_ln703_4265_fu_70279_p2, operation Mode is: PCIN+A2*(B:0xba).
DSP Report: register data_57_V_read_int_reg_reg is absorbed into DSP add_ln703_4265_fu_70279_p2.
DSP Report: operator add_ln703_4265_fu_70279_p2 is absorbed into DSP add_ln703_4265_fu_70279_p2.
DSP Report: operator mul_ln1118_2947_fu_912_p2 is absorbed into DSP add_ln703_4265_fu_70279_p2.
DSP Report: Generating DSP add_ln703_4265_fu_70279_p2, operation Mode is: PCIN+A2*(B:0xb4).
DSP Report: register data_66_V_read_int_reg_reg is absorbed into DSP add_ln703_4265_fu_70279_p2.
DSP Report: operator add_ln703_4265_fu_70279_p2 is absorbed into DSP add_ln703_4265_fu_70279_p2.
DSP Report: operator mul_ln1118_2962_fu_926_p2 is absorbed into DSP add_ln703_4265_fu_70279_p2.
DSP Report: Generating DSP mul_ln1118_2927_fu_984_p2, operation Mode is: A2*(B:0x3ffb6).
DSP Report: register mul_ln1118_2927_fu_984_p2 is absorbed into DSP mul_ln1118_2927_fu_984_p2.
DSP Report: operator mul_ln1118_2927_fu_984_p2 is absorbed into DSP mul_ln1118_2927_fu_984_p2.
DSP Report: Generating DSP mul_ln1118_2925_fu_900_p2, operation Mode is: A2*(B:0x3ffa6).
DSP Report: register mul_ln1118_2925_fu_900_p2 is absorbed into DSP mul_ln1118_2925_fu_900_p2.
DSP Report: operator mul_ln1118_2925_fu_900_p2 is absorbed into DSP mul_ln1118_2925_fu_900_p2.
DSP Report: Generating DSP mul_ln1118_2905_fu_914_p2, operation Mode is: A2*(B:0x3ff95).
DSP Report: register mul_ln1118_2905_fu_914_p2 is absorbed into DSP mul_ln1118_2905_fu_914_p2.
DSP Report: operator mul_ln1118_2905_fu_914_p2 is absorbed into DSP mul_ln1118_2905_fu_914_p2.
DSP Report: Generating DSP mul_ln1118_2908_fu_918_p2, operation Mode is: A2*(B:0x3ff9d).
DSP Report: register mul_ln1118_2908_fu_918_p2 is absorbed into DSP mul_ln1118_2908_fu_918_p2.
DSP Report: operator mul_ln1118_2908_fu_918_p2 is absorbed into DSP mul_ln1118_2908_fu_918_p2.
DSP Report: Generating DSP mul_ln1118_2938_fu_909_p2, operation Mode is: A2*(B:0x3fff3).
DSP Report: register mul_ln1118_2938_fu_909_p2 is absorbed into DSP mul_ln1118_2938_fu_909_p2.
DSP Report: operator mul_ln1118_2938_fu_909_p2 is absorbed into DSP mul_ln1118_2938_fu_909_p2.
DSP Report: Generating DSP add_ln703_4247_fu_70193_p2, operation Mode is: C+A2*(B:0x1d).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP add_ln703_4247_fu_70193_p2.
DSP Report: operator add_ln703_4247_fu_70193_p2 is absorbed into DSP add_ln703_4247_fu_70193_p2.
DSP Report: operator mul_ln1118_2913_fu_991_p2 is absorbed into DSP add_ln703_4247_fu_70193_p2.
DSP Report: Generating DSP add_ln703_4245_fu_70177_p2, operation Mode is: C+A2*(B:0x33).
DSP Report: register data_37_V_read_int_reg_reg is absorbed into DSP add_ln703_4245_fu_70177_p2.
DSP Report: operator add_ln703_4245_fu_70177_p2 is absorbed into DSP add_ln703_4245_fu_70177_p2.
DSP Report: operator mul_ln1118_2917_fu_967_p2 is absorbed into DSP add_ln703_4245_fu_70177_p2.
DSP Report: Generating DSP add_ln703_4246_reg_71143_reg, operation Mode is: PCIN+A2*(B:0x2b).
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP add_ln703_4246_reg_71143_reg.
DSP Report: register add_ln703_4246_reg_71143_reg is absorbed into DSP add_ln703_4246_reg_71143_reg.
DSP Report: operator add_ln703_4246_fu_70187_p2 is absorbed into DSP add_ln703_4246_reg_71143_reg.
DSP Report: operator mul_ln1118_2915_fu_968_p2 is absorbed into DSP add_ln703_4246_reg_71143_reg.
DSP Report: Generating DSP mul_ln1118_2911_fu_938_p2, operation Mode is: A2*(B:0x56).
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2911_fu_938_p2.
DSP Report: operator mul_ln1118_2911_fu_938_p2 is absorbed into DSP mul_ln1118_2911_fu_938_p2.
DSP Report: Generating DSP add_ln703_4243_fu_70171_p2, operation Mode is: PCIN+A2*(B:0x58).
DSP Report: register data_39_V_read_int_reg_reg is absorbed into DSP add_ln703_4243_fu_70171_p2.
DSP Report: operator add_ln703_4243_fu_70171_p2 is absorbed into DSP add_ln703_4243_fu_70171_p2.
DSP Report: operator mul_ln1118_2921_fu_889_p2 is absorbed into DSP add_ln703_4243_fu_70171_p2.
DSP Report: Generating DSP add_ln703_4243_fu_70171_p2, operation Mode is: PCIN+A2*(B:0x3b).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP add_ln703_4243_fu_70171_p2.
DSP Report: operator add_ln703_4243_fu_70171_p2 is absorbed into DSP add_ln703_4243_fu_70171_p2.
DSP Report: operator mul_ln1118_2901_fu_973_p2 is absorbed into DSP add_ln703_4243_fu_70171_p2.
DSP Report: Generating DSP mul_ln1118_2903_fu_1015_p2, operation Mode is: A2*(B:0x7b).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2903_fu_1015_p2.
DSP Report: operator mul_ln1118_2903_fu_1015_p2 is absorbed into DSP mul_ln1118_2903_fu_1015_p2.
DSP Report: Generating DSP add_ln703_4239_fu_70135_p2, operation Mode is: PCIN+A2*(B:0x73).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP add_ln703_4239_fu_70135_p2.
DSP Report: operator add_ln703_4239_fu_70135_p2 is absorbed into DSP add_ln703_4239_fu_70135_p2.
DSP Report: operator mul_ln1118_2902_fu_875_p2 is absorbed into DSP add_ln703_4239_fu_70135_p2.
DSP Report: Generating DSP mul_ln1118_2933_fu_1008_p2, operation Mode is: A2*(B:0x3ff86).
DSP Report: register mul_ln1118_2933_fu_1008_p2 is absorbed into DSP mul_ln1118_2933_fu_1008_p2.
DSP Report: operator mul_ln1118_2933_fu_1008_p2 is absorbed into DSP mul_ln1118_2933_fu_1008_p2.
DSP Report: Generating DSP mul_ln1118_2892_fu_1005_p2, operation Mode is: A2*(B:0x3fecb).
DSP Report: register mul_ln1118_2892_fu_1005_p2 is absorbed into DSP mul_ln1118_2892_fu_1005_p2.
DSP Report: operator mul_ln1118_2892_fu_1005_p2 is absorbed into DSP mul_ln1118_2892_fu_1005_p2.
DSP Report: Generating DSP add_ln703_4181_reg_71058_reg, operation Mode is: (PCIN+A2:B2+C')'.
DSP Report: register add_ln703_4181_reg_71058_reg is absorbed into DSP add_ln703_4181_reg_71058_reg.
DSP Report: register add_ln703_4181_reg_71058_reg is absorbed into DSP add_ln703_4181_reg_71058_reg.
DSP Report: register add_ln703_4181_reg_71058_reg is absorbed into DSP add_ln703_4181_reg_71058_reg.
DSP Report: register add_ln703_4181_reg_71058_reg is absorbed into DSP add_ln703_4181_reg_71058_reg.
DSP Report: operator add_ln703_4181_fu_69805_p2 is absorbed into DSP add_ln703_4181_reg_71058_reg.
DSP Report: Generating DSP mul_ln1118_2898_fu_936_p2, operation Mode is: A2*(B:0xb4).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2898_fu_936_p2.
DSP Report: operator mul_ln1118_2898_fu_936_p2 is absorbed into DSP mul_ln1118_2898_fu_936_p2.
DSP Report: Generating DSP add_ln703_4183_fu_69811_p2, operation Mode is: C+A2*(B:0x3ff73).
DSP Report: register add_ln703_4183_fu_69811_p2 is absorbed into DSP add_ln703_4183_fu_69811_p2.
DSP Report: operator add_ln703_4183_fu_69811_p2 is absorbed into DSP add_ln703_4183_fu_69811_p2.
DSP Report: operator mul_ln1118_2887_fu_930_p2 is absorbed into DSP add_ln703_4183_fu_69811_p2.
DSP Report: Generating DSP add_ln703_4184_reg_71063_reg, operation Mode is: C+A2*(B:0x164).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP add_ln703_4184_reg_71063_reg.
DSP Report: register add_ln703_4184_reg_71063_reg is absorbed into DSP add_ln703_4184_reg_71063_reg.
DSP Report: operator add_ln703_4184_fu_69821_p2 is absorbed into DSP add_ln703_4184_reg_71063_reg.
DSP Report: operator mul_ln1118_2894_fu_964_p2 is absorbed into DSP add_ln703_4184_reg_71063_reg.
DSP Report: Generating DSP mul_ln1118_2890_fu_1012_p2, operation Mode is: A2*(B:0x6f).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2890_fu_1012_p2.
DSP Report: operator mul_ln1118_2890_fu_1012_p2 is absorbed into DSP mul_ln1118_2890_fu_1012_p2.
DSP Report: Generating DSP mul_ln1118_2885_fu_888_p2, operation Mode is: A2*(B:0x3ffd5).
DSP Report: register mul_ln1118_2885_fu_888_p2 is absorbed into DSP mul_ln1118_2885_fu_888_p2.
DSP Report: operator mul_ln1118_2885_fu_888_p2 is absorbed into DSP mul_ln1118_2885_fu_888_p2.
DSP Report: Generating DSP mul_ln1118_2882_fu_948_p2, operation Mode is: A2*(B:0x3a).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2882_fu_948_p2.
DSP Report: operator mul_ln1118_2882_fu_948_p2 is absorbed into DSP mul_ln1118_2882_fu_948_p2.
DSP Report: Generating DSP add_ln703_4178_fu_69799_p2, operation Mode is: PCIN+A2*(B:0x4f).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP add_ln703_4178_fu_69799_p2.
DSP Report: operator add_ln703_4178_fu_69799_p2 is absorbed into DSP add_ln703_4178_fu_69799_p2.
DSP Report: operator mul_ln1118_2880_fu_946_p2 is absorbed into DSP add_ln703_4178_fu_69799_p2.
DSP Report: Generating DSP add_ln703_4178_reg_71053_reg, operation Mode is: (PCIN+(A:0x0):B2+C')'.
DSP Report: register add_ln703_4178_reg_71053_reg is absorbed into DSP add_ln703_4178_reg_71053_reg.
DSP Report: register add_ln703_4178_reg_71053_reg is absorbed into DSP add_ln703_4178_reg_71053_reg.
DSP Report: register add_ln703_4178_reg_71053_reg is absorbed into DSP add_ln703_4178_reg_71053_reg.
DSP Report: operator add_ln703_4178_fu_69799_p2 is absorbed into DSP add_ln703_4178_reg_71053_reg.
DSP Report: Generating DSP mul_ln1118_2873_fu_878_p2, operation Mode is: A2*(B:0x129).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2873_fu_878_p2.
DSP Report: operator mul_ln1118_2873_fu_878_p2 is absorbed into DSP mul_ln1118_2873_fu_878_p2.
DSP Report: Generating DSP mul_ln1118_2878_fu_1000_p2, operation Mode is: A2*(B:0x3ff48).
DSP Report: register mul_ln1118_2878_fu_1000_p2 is absorbed into DSP mul_ln1118_2878_fu_1000_p2.
DSP Report: operator mul_ln1118_2878_fu_1000_p2 is absorbed into DSP mul_ln1118_2878_fu_1000_p2.
DSP Report: Generating DSP mul_ln1118_2874_fu_921_p2, operation Mode is: A2*(B:0x62).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2874_fu_921_p2.
DSP Report: operator mul_ln1118_2874_fu_921_p2 is absorbed into DSP mul_ln1118_2874_fu_921_p2.
DSP Report: Generating DSP add_ln703_4176_fu_69783_p2, operation Mode is: PCIN+A2*(B:0x9c).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP add_ln703_4176_fu_69783_p2.
DSP Report: operator add_ln703_4176_fu_69783_p2 is absorbed into DSP add_ln703_4176_fu_69783_p2.
DSP Report: operator mul_ln1118_2876_fu_876_p2 is absorbed into DSP add_ln703_4176_fu_69783_p2.
DSP Report: Generating DSP mul_ln1118_2871_fu_895_p2, operation Mode is: A2*(B:0x3fe83).
DSP Report: register mul_ln1118_2871_fu_895_p2 is absorbed into DSP mul_ln1118_2871_fu_895_p2.
DSP Report: operator mul_ln1118_2871_fu_895_p2 is absorbed into DSP mul_ln1118_2871_fu_895_p2.
DSP Report: Generating DSP mul_ln1118_fu_1014_p2, operation Mode is: A2*(B:0x3ffed).
DSP Report: register mul_ln1118_fu_1014_p2 is absorbed into DSP mul_ln1118_fu_1014_p2.
DSP Report: operator mul_ln1118_fu_1014_p2 is absorbed into DSP mul_ln1118_fu_1014_p2.
DSP Report: Generating DSP add_ln703_4163_fu_69733_p2, operation Mode is: C+A2*(B:0x13).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP add_ln703_4163_fu_69733_p2.
DSP Report: operator add_ln703_4163_fu_69733_p2 is absorbed into DSP add_ln703_4163_fu_69733_p2.
DSP Report: operator mul_ln1118_2869_fu_893_p2 is absorbed into DSP add_ln703_4163_fu_69733_p2.
DSP Report: Generating DSP mul_ln1118_2867_fu_978_p2, operation Mode is: A2*(B:0x117).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2867_fu_978_p2.
DSP Report: operator mul_ln1118_2867_fu_978_p2 is absorbed into DSP mul_ln1118_2867_fu_978_p2.
DSP Report: Generating DSP add_ln703_4164_reg_71023_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_4164_reg_71023_reg is absorbed into DSP add_ln703_4164_reg_71023_reg.
DSP Report: operator add_ln703_4164_fu_69743_p2 is absorbed into DSP add_ln703_4164_reg_71023_reg.
DSP Report: Generating DSP mul_ln1118_2935_fu_1003_p2, operation Mode is: A2*(B:0x124).
DSP Report: register data_49_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2935_fu_1003_p2.
DSP Report: operator mul_ln1118_2935_fu_1003_p2 is absorbed into DSP mul_ln1118_2935_fu_1003_p2.
DSP Report: Generating DSP add_ln703_4226_reg_71113_reg, operation Mode is: PCIN+A2*(B:0x123).
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP add_ln703_4226_reg_71113_reg.
DSP Report: register add_ln703_4226_reg_71113_reg is absorbed into DSP add_ln703_4226_reg_71113_reg.
DSP Report: operator add_ln703_4226_fu_70065_p2 is absorbed into DSP add_ln703_4226_reg_71113_reg.
DSP Report: operator mul_ln1118_2919_fu_1001_p2 is absorbed into DSP add_ln703_4226_reg_71113_reg.
DSP Report: Generating DSP mul_ln1118_2931_fu_976_p2, operation Mode is: A2*(B:0x3ff18).
DSP Report: register mul_ln1118_2931_fu_976_p2 is absorbed into DSP mul_ln1118_2931_fu_976_p2.
DSP Report: operator mul_ln1118_2931_fu_976_p2 is absorbed into DSP mul_ln1118_2931_fu_976_p2.
DSP Report: Generating DSP mul_ln1118_2900_fu_887_p2, operation Mode is: A2*(B:0xda).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2900_fu_887_p2.
DSP Report: operator mul_ln1118_2900_fu_887_p2 is absorbed into DSP mul_ln1118_2900_fu_887_p2.
DSP Report: Generating DSP add_ln703_4230_fu_70087_p2, operation Mode is: PCIN+A2*(B:0xb4).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP add_ln703_4230_fu_70087_p2.
DSP Report: operator add_ln703_4230_fu_70087_p2 is absorbed into DSP add_ln703_4230_fu_70087_p2.
DSP Report: operator mul_ln1118_2914_fu_1007_p2 is absorbed into DSP add_ln703_4230_fu_70087_p2.
DSP Report: Generating DSP mul_ln1118_2937_fu_954_p2, operation Mode is: A2*(B:0x3ff27).
DSP Report: register mul_ln1118_2937_fu_954_p2 is absorbed into DSP mul_ln1118_2937_fu_954_p2.
DSP Report: operator mul_ln1118_2937_fu_954_p2 is absorbed into DSP mul_ln1118_2937_fu_954_p2.
DSP Report: Generating DSP mul_ln1118_2932_fu_879_p2, operation Mode is: A2*(B:0x3fe62).
DSP Report: register mul_ln1118_2932_fu_879_p2 is absorbed into DSP mul_ln1118_2932_fu_879_p2.
DSP Report: operator mul_ln1118_2932_fu_879_p2 is absorbed into DSP mul_ln1118_2932_fu_879_p2.
DSP Report: Generating DSP add_ln703_4276_fu_70333_p2, operation Mode is: C+A2*(B:0x3fdd6).
DSP Report: register add_ln703_4276_fu_70333_p2 is absorbed into DSP add_ln703_4276_fu_70333_p2.
DSP Report: operator add_ln703_4276_fu_70333_p2 is absorbed into DSP add_ln703_4276_fu_70333_p2.
DSP Report: operator mul_ln1118_2954_fu_942_p2 is absorbed into DSP add_ln703_4276_fu_70333_p2.
DSP Report: Generating DSP mul_ln1118_2957_fu_919_p2, operation Mode is: A2*(B:0x3ff77).
DSP Report: register mul_ln1118_2957_fu_919_p2 is absorbed into DSP mul_ln1118_2957_fu_919_p2.
DSP Report: operator mul_ln1118_2957_fu_919_p2 is absorbed into DSP mul_ln1118_2957_fu_919_p2.
DSP Report: Generating DSP mul_ln1118_2956_fu_952_p2, operation Mode is: A2*(B:0x16f).
DSP Report: register data_62_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2956_fu_952_p2.
DSP Report: operator mul_ln1118_2956_fu_952_p2 is absorbed into DSP mul_ln1118_2956_fu_952_p2.
DSP Report: Generating DSP mul_ln1118_2969_fu_873_p2, operation Mode is: A2*(B:0x3ff4d).
DSP Report: register mul_ln1118_2969_fu_873_p2 is absorbed into DSP mul_ln1118_2969_fu_873_p2.
DSP Report: operator mul_ln1118_2969_fu_873_p2 is absorbed into DSP mul_ln1118_2969_fu_873_p2.
DSP Report: Generating DSP mul_ln1118_2941_fu_883_p2, operation Mode is: A2*(B:0x3ff48).
DSP Report: register mul_ln1118_2941_fu_883_p2 is absorbed into DSP mul_ln1118_2941_fu_883_p2.
DSP Report: operator mul_ln1118_2941_fu_883_p2 is absorbed into DSP mul_ln1118_2941_fu_883_p2.
DSP Report: Generating DSP mul_ln1118_2967_fu_950_p2, operation Mode is: A2*(B:0xb1).
DSP Report: register data_68_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2967_fu_950_p2.
DSP Report: operator mul_ln1118_2967_fu_950_p2 is absorbed into DSP mul_ln1118_2967_fu_950_p2.
DSP Report: Generating DSP add_ln703_4286_fu_70393_p2, operation Mode is: PCIN+A2*(B:0xef).
DSP Report: register data_65_V_read_int_reg_reg is absorbed into DSP add_ln703_4286_fu_70393_p2.
DSP Report: operator add_ln703_4286_fu_70393_p2 is absorbed into DSP add_ln703_4286_fu_70393_p2.
DSP Report: operator mul_ln1118_2961_fu_925_p2 is absorbed into DSP add_ln703_4286_fu_70393_p2.
DSP Report: Generating DSP add_ln703_4286_fu_70393_p2, operation Mode is: PCIN+A2*(B:0x98).
DSP Report: register data_64_V_read_int_reg_reg is absorbed into DSP add_ln703_4286_fu_70393_p2.
DSP Report: operator add_ln703_4286_fu_70393_p2 is absorbed into DSP add_ln703_4286_fu_70393_p2.
DSP Report: operator mul_ln1118_2959_fu_1017_p2 is absorbed into DSP add_ln703_4286_fu_70393_p2.
DSP Report: Generating DSP add_ln703_4286_reg_71208_reg, operation Mode is: PCIN+A2*(B:0x9c).
DSP Report: register data_66_V_read_int_reg_reg is absorbed into DSP add_ln703_4286_reg_71208_reg.
DSP Report: register add_ln703_4286_reg_71208_reg is absorbed into DSP add_ln703_4286_reg_71208_reg.
DSP Report: operator add_ln703_4286_fu_70393_p2 is absorbed into DSP add_ln703_4286_reg_71208_reg.
DSP Report: operator mul_ln1118_2963_fu_1002_p2 is absorbed into DSP add_ln703_4286_reg_71208_reg.
DSP Report: Generating DSP mul_ln1118_2943_fu_987_p2, operation Mode is: A2*(B:0xa4).
DSP Report: register data_54_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2943_fu_987_p2.
DSP Report: operator mul_ln1118_2943_fu_987_p2 is absorbed into DSP mul_ln1118_2943_fu_987_p2.
DSP Report: Generating DSP add_ln703_4282_fu_70357_p2, operation Mode is: C+A2*(B:0x3ff42).
DSP Report: register add_ln703_4282_fu_70357_p2 is absorbed into DSP add_ln703_4282_fu_70357_p2.
DSP Report: operator add_ln703_4282_fu_70357_p2 is absorbed into DSP add_ln703_4282_fu_70357_p2.
DSP Report: operator mul_ln1118_2974_fu_995_p2 is absorbed into DSP add_ln703_4282_fu_70357_p2.
DSP Report: Generating DSP mul_ln1118_2971_fu_977_p2, operation Mode is: A2*(B:0x3ff5c).
DSP Report: register mul_ln1118_2971_fu_977_p2 is absorbed into DSP mul_ln1118_2971_fu_977_p2.
DSP Report: operator mul_ln1118_2971_fu_977_p2 is absorbed into DSP mul_ln1118_2971_fu_977_p2.
DSP Report: Generating DSP mul_ln1118_2945_fu_962_p2, operation Mode is: A2*(B:0x3ffb9).
DSP Report: register mul_ln1118_2945_fu_962_p2 is absorbed into DSP mul_ln1118_2945_fu_962_p2.
DSP Report: operator mul_ln1118_2945_fu_962_p2 is absorbed into DSP mul_ln1118_2945_fu_962_p2.
DSP Report: Generating DSP mul_ln1118_2965_fu_999_p2, operation Mode is: A2*(B:0x3ff89).
DSP Report: register mul_ln1118_2965_fu_999_p2 is absorbed into DSP mul_ln1118_2965_fu_999_p2.
DSP Report: operator mul_ln1118_2965_fu_999_p2 is absorbed into DSP mul_ln1118_2965_fu_999_p2.
DSP Report: Generating DSP add_ln703_4292_fu_70425_p2, operation Mode is: C+A2*(B:0x74).
DSP Report: register data_57_V_read_int_reg_reg is absorbed into DSP add_ln703_4292_fu_70425_p2.
DSP Report: operator add_ln703_4292_fu_70425_p2 is absorbed into DSP add_ln703_4292_fu_70425_p2.
DSP Report: operator mul_ln1118_2948_fu_1011_p2 is absorbed into DSP add_ln703_4292_fu_70425_p2.
DSP Report: Generating DSP mul_ln1118_2940_fu_965_p2, operation Mode is: A2*(B:0x3ffbb).
DSP Report: register mul_ln1118_2940_fu_965_p2 is absorbed into DSP mul_ln1118_2940_fu_965_p2.
DSP Report: operator mul_ln1118_2940_fu_965_p2 is absorbed into DSP mul_ln1118_2940_fu_965_p2.
DSP Report: Generating DSP add_ln703_4289_fu_70399_p2, operation Mode is: C+A2*(B:0xa8).
DSP Report: register data_74_V_read_int_reg_reg is absorbed into DSP add_ln703_4289_fu_70399_p2.
DSP Report: operator add_ln703_4289_fu_70399_p2 is absorbed into DSP add_ln703_4289_fu_70399_p2.
DSP Report: operator mul_ln1118_2975_fu_956_p2 is absorbed into DSP add_ln703_4289_fu_70399_p2.
DSP Report: Generating DSP add_ln703_4290_reg_71213_reg, operation Mode is: PCIN+A2*(B:0xb8).
DSP Report: register data_71_V_read_int_reg_reg is absorbed into DSP add_ln703_4290_reg_71213_reg.
DSP Report: register add_ln703_4290_reg_71213_reg is absorbed into DSP add_ln703_4290_reg_71213_reg.
DSP Report: operator add_ln703_4290_fu_70409_p2 is absorbed into DSP add_ln703_4290_reg_71213_reg.
DSP Report: operator mul_ln1118_2972_fu_880_p2 is absorbed into DSP add_ln703_4290_reg_71213_reg.
DSP Report: Generating DSP mul_ln1118_2949_fu_1016_p2, operation Mode is: A2*(B:0x3ffda).
DSP Report: register mul_ln1118_2949_fu_1016_p2 is absorbed into DSP mul_ln1118_2949_fu_1016_p2.
DSP Report: operator mul_ln1118_2949_fu_1016_p2 is absorbed into DSP mul_ln1118_2949_fu_1016_p2.
DSP Report: Generating DSP mul_ln1118_2936_fu_953_p2, operation Mode is: A2*(B:0x3ffed).
DSP Report: register mul_ln1118_2936_fu_953_p2 is absorbed into DSP mul_ln1118_2936_fu_953_p2.
DSP Report: operator mul_ln1118_2936_fu_953_p2 is absorbed into DSP mul_ln1118_2936_fu_953_p2.
DSP Report: Generating DSP add_ln703_4298_fu_70467_p2, operation Mode is: C+A2*(B:0x25).
DSP Report: register data_48_V_read_int_reg_reg is absorbed into DSP add_ln703_4298_fu_70467_p2.
DSP Report: operator add_ln703_4298_fu_70467_p2 is absorbed into DSP add_ln703_4298_fu_70467_p2.
DSP Report: operator mul_ln1118_2934_fu_986_p2 is absorbed into DSP add_ln703_4298_fu_70467_p2.
DSP Report: Generating DSP add_ln703_4295_fu_70441_p2, operation Mode is: C+A2*(B:0x6d).
DSP Report: register data_59_V_read_int_reg_reg is absorbed into DSP add_ln703_4295_fu_70441_p2.
DSP Report: operator add_ln703_4295_fu_70441_p2 is absorbed into DSP add_ln703_4295_fu_70441_p2.
DSP Report: operator mul_ln1118_2951_fu_945_p2 is absorbed into DSP add_ln703_4295_fu_70441_p2.
DSP Report: Generating DSP mul_ln1118_2916_fu_903_p2, operation Mode is: A2*(B:0x3ff44).
DSP Report: register mul_ln1118_2916_fu_903_p2 is absorbed into DSP mul_ln1118_2916_fu_903_p2.
DSP Report: operator mul_ln1118_2916_fu_903_p2 is absorbed into DSP mul_ln1118_2916_fu_903_p2.
DSP Report: Generating DSP mul_ln1118_2930_fu_975_p2, operation Mode is: A2*(B:0x3ff6f).
DSP Report: register mul_ln1118_2930_fu_975_p2 is absorbed into DSP mul_ln1118_2930_fu_975_p2.
DSP Report: operator mul_ln1118_2930_fu_975_p2 is absorbed into DSP mul_ln1118_2930_fu_975_p2.
DSP Report: Generating DSP mul_ln1118_2912_fu_892_p2, operation Mode is: A2*(B:0x3ff77).
DSP Report: register mul_ln1118_2912_fu_892_p2 is absorbed into DSP mul_ln1118_2912_fu_892_p2.
DSP Report: operator mul_ln1118_2912_fu_892_p2 is absorbed into DSP mul_ln1118_2912_fu_892_p2.
DSP Report: Generating DSP add_ln703_4212_fu_69975_p2, operation Mode is: C+A2*(B:0x129).
DSP Report: register data_40_V_read_int_reg_reg is absorbed into DSP add_ln703_4212_fu_69975_p2.
DSP Report: operator add_ln703_4212_fu_69975_p2 is absorbed into DSP add_ln703_4212_fu_69975_p2.
DSP Report: operator mul_ln1118_2923_fu_877_p2 is absorbed into DSP add_ln703_4212_fu_69975_p2.
DSP Report: Generating DSP mul_ln1118_2918_fu_1019_p2, operation Mode is: A2*(B:0x3ffe9).
DSP Report: register mul_ln1118_2918_fu_1019_p2 is absorbed into DSP mul_ln1118_2918_fu_1019_p2.
DSP Report: operator mul_ln1118_2918_fu_1019_p2 is absorbed into DSP mul_ln1118_2918_fu_1019_p2.
DSP Report: Generating DSP add_ln703_4221_fu_70043_p2, operation Mode is: C+A2*(B:0x3a).
DSP Report: register data_43_V_read_int_reg_reg is absorbed into DSP add_ln703_4221_fu_70043_p2.
DSP Report: operator add_ln703_4221_fu_70043_p2 is absorbed into DSP add_ln703_4221_fu_70043_p2.
DSP Report: operator mul_ln1118_2926_fu_958_p2 is absorbed into DSP add_ln703_4221_fu_70043_p2.
DSP Report: Generating DSP mul_ln1118_2924_fu_997_p2, operation Mode is: A2*(B:0x5c).
DSP Report: register data_42_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2924_fu_997_p2.
DSP Report: operator mul_ln1118_2924_fu_997_p2 is absorbed into DSP mul_ln1118_2924_fu_997_p2.
DSP Report: Generating DSP add_ln703_4220_fu_70033_p2, operation Mode is: C+A2*(B:0x69).
DSP Report: register data_39_V_read_int_reg_reg is absorbed into DSP add_ln703_4220_fu_70033_p2.
DSP Report: operator add_ln703_4220_fu_70033_p2 is absorbed into DSP add_ln703_4220_fu_70033_p2.
DSP Report: operator mul_ln1118_2922_fu_913_p2 is absorbed into DSP add_ln703_4220_fu_70033_p2.
DSP Report: Generating DSP mul_ln1118_2920_fu_872_p2, operation Mode is: A2*(B:0x3ff95).
DSP Report: register mul_ln1118_2920_fu_872_p2 is absorbed into DSP mul_ln1118_2920_fu_872_p2.
DSP Report: operator mul_ln1118_2920_fu_872_p2 is absorbed into DSP mul_ln1118_2920_fu_872_p2.
DSP Report: Generating DSP mul_ln1118_2928_fu_1004_p2, operation Mode is: A2*(B:0xcb).
DSP Report: register data_44_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2928_fu_1004_p2.
DSP Report: operator mul_ln1118_2928_fu_1004_p2 is absorbed into DSP mul_ln1118_2928_fu_1004_p2.
DSP Report: Generating DSP add_ln703_4217_fu_70007_p2, operation Mode is: PCIN+A2*(B:0xa5).
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP add_ln703_4217_fu_70007_p2.
DSP Report: operator add_ln703_4217_fu_70007_p2 is absorbed into DSP add_ln703_4217_fu_70007_p2.
DSP Report: operator mul_ln1118_2909_fu_885_p2 is absorbed into DSP add_ln703_4217_fu_70007_p2.
DSP Report: Generating DSP mul_ln1118_2875_fu_934_p2, operation Mode is: A2*(B:0x3ffe5).
DSP Report: register mul_ln1118_2875_fu_934_p2 is absorbed into DSP mul_ln1118_2875_fu_934_p2.
DSP Report: operator mul_ln1118_2875_fu_934_p2 is absorbed into DSP mul_ln1118_2875_fu_934_p2.
DSP Report: Generating DSP add_ln703_4168_fu_69755_p2, operation Mode is: C+A2*(B:0x61).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP add_ln703_4168_fu_69755_p2.
DSP Report: operator add_ln703_4168_fu_69755_p2 is absorbed into DSP add_ln703_4168_fu_69755_p2.
DSP Report: operator mul_ln1118_2877_fu_980_p2 is absorbed into DSP add_ln703_4168_fu_69755_p2.
DSP Report: Generating DSP mul_ln1118_2868_fu_939_p2, operation Mode is: A2*(B:0xc4).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2868_fu_939_p2.
DSP Report: operator mul_ln1118_2868_fu_939_p2 is absorbed into DSP mul_ln1118_2868_fu_939_p2.
DSP Report: Generating DSP add_ln703_4158_fu_69695_p2, operation Mode is: (C:0xfffffffe8400)+A2*(B:0x29).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP add_ln703_4158_fu_69695_p2.
DSP Report: operator add_ln703_4158_fu_69695_p2 is absorbed into DSP add_ln703_4158_fu_69695_p2.
DSP Report: operator mul_ln1118_2866_fu_990_p2 is absorbed into DSP add_ln703_4158_fu_69695_p2.
DSP Report: Generating DSP mul_ln1118_2870_fu_992_p2, operation Mode is: A2*(B:0x3ffd9).
DSP Report: register mul_ln1118_2870_fu_992_p2 is absorbed into DSP mul_ln1118_2870_fu_992_p2.
DSP Report: operator mul_ln1118_2870_fu_992_p2 is absorbed into DSP mul_ln1118_2870_fu_992_p2.
DSP Report: Generating DSP add_ln703_4161_reg_71018_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_4161_reg_71018_reg is absorbed into DSP add_ln703_4161_reg_71018_reg.
DSP Report: operator add_ln703_4161_fu_69721_p2 is absorbed into DSP add_ln703_4161_reg_71018_reg.
DSP Report: Generating DSP mul_ln1118_2881_fu_947_p2, operation Mode is: A2*(B:0xd1).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2881_fu_947_p2.
DSP Report: operator mul_ln1118_2881_fu_947_p2 is absorbed into DSP mul_ln1118_2881_fu_947_p2.
DSP Report: Generating DSP mul_ln1118_2872_fu_911_p2, operation Mode is: A2*(B:0x11a).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2872_fu_911_p2.
DSP Report: operator mul_ln1118_2872_fu_911_p2 is absorbed into DSP mul_ln1118_2872_fu_911_p2.
DSP Report: Generating DSP add_ln703_4165_reg_71028_reg, operation Mode is: C+A2*(B:0x3fedd).
DSP Report: register add_ln703_4165_reg_71028_reg is absorbed into DSP add_ln703_4165_reg_71028_reg.
DSP Report: register add_ln703_4165_reg_71028_reg is absorbed into DSP add_ln703_4165_reg_71028_reg.
DSP Report: operator add_ln703_4165_fu_69749_p2 is absorbed into DSP add_ln703_4165_reg_71028_reg.
DSP Report: operator mul_ln1118_2879_fu_908_p2 is absorbed into DSP add_ln703_4165_reg_71028_reg.
DSP Report: Generating DSP add_ln703_4196_fu_69881_p2, operation Mode is: C+A2*(B:0x9c).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP add_ln703_4196_fu_69881_p2.
DSP Report: operator add_ln703_4196_fu_69881_p2 is absorbed into DSP add_ln703_4196_fu_69881_p2.
DSP Report: operator mul_ln1118_2895_fu_928_p2 is absorbed into DSP add_ln703_4196_fu_69881_p2.
DSP Report: Generating DSP add_ln703_4197_reg_71083_reg, operation Mode is: PCIN+A2*(B:0xeb).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP add_ln703_4197_reg_71083_reg.
DSP Report: register add_ln703_4197_reg_71083_reg is absorbed into DSP add_ln703_4197_reg_71083_reg.
DSP Report: operator add_ln703_4197_fu_69891_p2 is absorbed into DSP add_ln703_4197_reg_71083_reg.
DSP Report: operator mul_ln1118_2888_fu_931_p2 is absorbed into DSP add_ln703_4197_reg_71083_reg.
DSP Report: Generating DSP mul_ln1118_2883_fu_898_p2, operation Mode is: A2*(B:0xb3).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2883_fu_898_p2.
DSP Report: operator mul_ln1118_2883_fu_898_p2 is absorbed into DSP mul_ln1118_2883_fu_898_p2.
DSP Report: Generating DSP add_ln703_4195_reg_71078_reg, operation Mode is: C+A2*(B:0x3ff17).
DSP Report: register add_ln703_4195_reg_71078_reg is absorbed into DSP add_ln703_4195_reg_71078_reg.
DSP Report: register add_ln703_4195_reg_71078_reg is absorbed into DSP add_ln703_4195_reg_71078_reg.
DSP Report: operator add_ln703_4195_fu_69875_p2 is absorbed into DSP add_ln703_4195_reg_71078_reg.
DSP Report: operator mul_ln1118_2896_fu_907_p2 is absorbed into DSP add_ln703_4195_reg_71078_reg.
DSP Report: Generating DSP mul_ln1118_2904_fu_897_p2, operation Mode is: A''*(B:0x10f).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2904_fu_897_p2.
DSP Report: register data_28_V_read_2_reg_71013_reg is absorbed into DSP mul_ln1118_2904_fu_897_p2.
DSP Report: operator mul_ln1118_2904_fu_897_p2 is absorbed into DSP mul_ln1118_2904_fu_897_p2.
DSP Report: Generating DSP add_ln703_4205_fu_69943_p2, operation Mode is: C+A2*(B:0x1a).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP add_ln703_4205_fu_69943_p2.
DSP Report: operator add_ln703_4205_fu_69943_p2 is absorbed into DSP add_ln703_4205_fu_69943_p2.
DSP Report: operator mul_ln1118_2899_fu_886_p2 is absorbed into DSP add_ln703_4205_fu_69943_p2.
DSP Report: Generating DSP mul_ln1118_2897_fu_935_p2, operation Mode is: A2*(B:0x16).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2897_fu_935_p2.
DSP Report: operator mul_ln1118_2897_fu_935_p2 is absorbed into DSP mul_ln1118_2897_fu_935_p2.
DSP Report: Generating DSP add_ln703_4203_fu_69923_p2, operation Mode is: PCIN+A2*(B:0x1b).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP add_ln703_4203_fu_69923_p2.
DSP Report: operator add_ln703_4203_fu_69923_p2 is absorbed into DSP add_ln703_4203_fu_69923_p2.
DSP Report: operator mul_ln1118_2893_fu_1006_p2 is absorbed into DSP add_ln703_4203_fu_69923_p2.
DSP Report: Generating DSP mul_ln1118_2889_fu_951_p2, operation Mode is: A2*(B:0x3ffea).
DSP Report: register mul_ln1118_2889_fu_951_p2 is absorbed into DSP mul_ln1118_2889_fu_951_p2.
DSP Report: operator mul_ln1118_2889_fu_951_p2 is absorbed into DSP mul_ln1118_2889_fu_951_p2.
DSP Report: Generating DSP add_ln703_4201_fu_69907_p2, operation Mode is: C+A2*(B:0x25).
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP add_ln703_4201_fu_69907_p2.
DSP Report: operator add_ln703_4201_fu_69907_p2 is absorbed into DSP add_ln703_4201_fu_69907_p2.
DSP Report: operator mul_ln1118_2906_fu_1013_p2 is absorbed into DSP add_ln703_4201_fu_69907_p2.
DSP Report: Generating DSP mul_ln1118_2886_fu_929_p2, operation Mode is: A2*(B:0x26).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2886_fu_929_p2.
DSP Report: operator mul_ln1118_2886_fu_929_p2 is absorbed into DSP mul_ln1118_2886_fu_929_p2.
DSP Report: Generating DSP add_ln703_4200_fu_69897_p2, operation Mode is: PCIN+A2*(B:0x45).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP add_ln703_4200_fu_69897_p2.
DSP Report: operator add_ln703_4200_fu_69897_p2 is absorbed into DSP add_ln703_4200_fu_69897_p2.
DSP Report: operator mul_ln1118_2979_fu_979_p2 is absorbed into DSP add_ln703_4200_fu_69897_p2.
DSP Report: Generating DSP mul_ln1118_2884_fu_974_p2, operation Mode is: A2*(B:0x3ff30).
DSP Report: register mul_ln1118_2884_fu_974_p2 is absorbed into DSP mul_ln1118_2884_fu_974_p2.
DSP Report: operator mul_ln1118_2884_fu_974_p2 is absorbed into DSP mul_ln1118_2884_fu_974_p2.
DSP Report: Generating DSP mul_ln1118_2891_fu_906_p2, operation Mode is: A2*(B:0x3ff24).
DSP Report: register mul_ln1118_2891_fu_906_p2 is absorbed into DSP mul_ln1118_2891_fu_906_p2.
DSP Report: operator mul_ln1118_2891_fu_906_p2 is absorbed into DSP mul_ln1118_2891_fu_906_p2.
DSP Report: Generating DSP mul_ln1118_2929_fu_923_p2, operation Mode is: A2*(B:0x3fd0d).
DSP Report: register mul_ln1118_2929_fu_923_p2 is absorbed into DSP mul_ln1118_2929_fu_923_p2.
DSP Report: operator mul_ln1118_2929_fu_923_p2 is absorbed into DSP mul_ln1118_2929_fu_923_p2.
DSP Report: Generating DSP mul_ln1118_2910_fu_949_p2, operation Mode is: A2*(B:0x3fe79).
DSP Report: register mul_ln1118_2910_fu_949_p2 is absorbed into DSP mul_ln1118_2910_fu_949_p2.
DSP Report: operator mul_ln1118_2910_fu_949_p2 is absorbed into DSP mul_ln1118_2910_fu_949_p2.
DSP Report: Generating DSP mul_ln1118_2907_fu_944_p2, operation Mode is: A''*(B:0x3fcd3).
DSP Report: register mul_ln1118_2907_fu_944_p2 is absorbed into DSP mul_ln1118_2907_fu_944_p2.
DSP Report: register mul_ln1118_2907_fu_944_p2 is absorbed into DSP mul_ln1118_2907_fu_944_p2.
DSP Report: operator mul_ln1118_2907_fu_944_p2 is absorbed into DSP mul_ln1118_2907_fu_944_p2.
WARNING: [Synth 8-7129] Port ap_rst in module dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0 is either unconnected or has no load
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"myhls__GCB2/layer5_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "myhls__GCB2/layer5_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "myhls__GCB2/layer5_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"myhls__GCB2/layer5_out_V_data_1_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "myhls__GCB2/layer5_out_V_data_1_V_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "myhls__GCB2/layer5_out_V_data_1_V_U/mem_reg"
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:19 ; elapsed = 00:05:47 . Memory (MB): peak = 4350.848 ; gain = 2341.008 ; free physical = 582538 ; free virtual = 788641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+-------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name              | RTL Object                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|layer19_out_V_data_0_V_U | mem_reg                         | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|layer2_out_V_data_0_V_U  | mem_reg                         | 0 K x 38(READ_FIRST)   | W |   | 0 K x 38(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|layer2_out_V_data_1_V_U  | mem_reg                         | 0 K x 38(READ_FIRST)   | W |   | 0 K x 38(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|layer2_out_V_data_2_V_U  | mem_reg                         | 0 K x 38(READ_FIRST)   | W |   | 0 K x 38(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|layer4_out_V_data_0_V_U  | mem_reg                         | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|layer4_out_V_data_1_V_U  | mem_reg                         | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|layer4_out_V_data_2_V_U  | mem_reg                         | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|layer20_out_V_data_0_V_U | mem_reg                         | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|layer20_out_V_data_1_V_U | mem_reg                         | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|layer20_out_V_data_2_V_U | mem_reg                         | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|layer10_out_V_data_0_V_U | mem_reg                         | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|layer11_out_V_data_0_V_U | mem_reg                         | 144 x 16(READ_FIRST)   | W |   | 144 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|myhls__GCB2              | layer5_out_V_data_0_V_U/mem_reg | 0 K x 40(READ_FIRST)   | W |   | 0 K x 40(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|myhls__GCB2              | layer5_out_V_data_1_V_U/mem_reg | 0 K x 40(READ_FIRST)   | W |   | 0 K x 40(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|layer7_out_V_data_0_V_U  | mem_reg                         | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|layer7_out_V_data_1_V_U  | mem_reg                         | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|layer21_out_V_data_0_V_U | mem_reg                         | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|layer21_out_V_data_1_V_U | mem_reg                         | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|layer8_out_V_data_0_V_U  | mem_reg                         | 0 K x 39(READ_FIRST)   | W |   | 0 K x 39(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
+-------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+-------------------------------------------------------------------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                              | DSP Mapping                       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------------------------------------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x6c)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A:B+C                        | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3feef)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3b)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x2b)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x7d)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x6a)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x5a)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x5a)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x74)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | C+A''*(B:0x5b)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x6e)                    | 16     | 7      | 26     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xb9)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xc1)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xa8)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x95)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xdf)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xdb)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xde)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xbe)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xee)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xd2)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x99)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x122)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x1c3)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3feca)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fed2)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe97)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3feec)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x87)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x119)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x145)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x106)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xc5)                 | 16     | 8      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xc7)                 | 16     | 8      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xeb)                 | 16     | 8      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (PCIN+A'':B''+C')'                | 6      | 18     | 17     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3fdd1)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fde7)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff7b)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3fedf)                 | 17     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe57)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe5a)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe63)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x36)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (PCIN+A:B+C)'                     | 5      | 18     | 23     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (A''*(B:0x10e))'                  | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myhls                                                                    | PCIN+A:B+C                        | 18     | 18     | 32     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (PCIN+A:B+C)'                     | 14     | 18     | 36     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x2d)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x5e)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x67)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x45)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A2:B2+C                      | 8      | 18     | 27     | -      | -1     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff2e)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff2a)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff45)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff12)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff07)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x2d)                    | 16     | 6      | 19     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (A''*(B:0x75))'                   | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 5      | 18     | 19     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffbd)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff65)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff38)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x15)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x4f)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fedd)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fed5)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3feb4)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffaf)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff9e)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff8e)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffbb)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff6a)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff11)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff0f)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff05)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff5b)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff36)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff61)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff6e)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff51)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff0d)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffcb)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffac)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb5)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xb3)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x9c)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xad)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ffa5)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x29)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x35)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe5f)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fefd)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3feaf)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (A''*(B:0x55))'                   | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x62)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x58)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x76)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x5f)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 5      | 18     | 19     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb5)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xb9)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xfb)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xbe)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xa1)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ffcb)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffc5)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | -C'+(A''*(B:0x2b))'+1-1           | 16     | 6      | 21     | -      | 23     | 2    | 0    | 1    | -    | -     | 1    | 0    | 
|myhls                                                                    | A''*(B:0x3ffd3)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffd6)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x4f)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x43)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff41)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x109)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x126)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x126)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffeb)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x2f)                    | 16     | 6      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fedd)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3feeb)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x62)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x4f)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x49)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ffd5)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffd5)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffd1)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffd1)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x46)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x54)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb6)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff5a)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff67)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff87)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffa9)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffdd)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x2a)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x32)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffe6)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffeb)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff3b)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe2d)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fece)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff0b)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff61)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3ffb3)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb5)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffcc)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffc5)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffd7)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffd9)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fff5)                   | 17     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x16)                    | 16     | 5      | 21     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x1b)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x19)                 | 16     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x1a)                    | 16     | 5      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x11c)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff32)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A:B+C                        | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xc1)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xb1)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A''*(B:0xd6)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xd1)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xa2)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ff6b)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x1a)                    | 16     | 5      | 21     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x13)                 | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3fe92)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe6b)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x13b)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3ff2b)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff49)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A:B+C                        | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff75)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xab)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xb4)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff2b)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff62)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff76)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff7d)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffdd)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A:B+C'                       | 5      | 18     | 23     | -      | -1     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x118)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x133)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x116)                   | 16     | 9      | 26     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff42)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff4e)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff46)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff1c)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x43)                    | 16     | 7      | 25     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x6c)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ffbb)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff8f)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffbb)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x37)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A:B+C                        | 5      | 18     | 23     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3b)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 4      | 18     | 19     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xc4)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xba)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A''*(B:0xa7)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x91)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xd3)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xdd)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x12f)                   | 16     | 9      | 32     | -      | 33     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3fdd3)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe87)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fef4)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (A''*(B:0x1b))'                   | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 3      | 18     | 21     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C'+A''*(B:0x17)                   | 16     | 5      | 17     | -      | 22     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff9b)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C'+A''*(B:0x5c)                   | 16     | 7      | 21     | -      | 24     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb7)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x2b)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 4      | 18     | 17     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3feef)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fee7)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffa9)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x5f)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x53)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb9)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff8e)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffbd)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x87)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffae)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb4)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x9d)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffea)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3fe84)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x116)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A''*(B:0x10f)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3fefd)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x45)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x49)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x56)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe7f)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fee2)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe61)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fdb9)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xc3)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xb9)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xf2)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x9b)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xcb)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x8d)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xb6)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xd3)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A''*(B:0xc4)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xec)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff4d)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3ff6f)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff53)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fefa)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C'+A''*(B:0x16)                   | 16     | 5      | 16     | -      | 22     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x26)                    | 16     | 6      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x36)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 4      | 18     | 19     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C'+A''*(B:0x27)                   | 16     | 6      | 17     | -      | 23     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xc1)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xd0)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xde)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 6      | 18     | 20     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x47)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x65)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3ff9c)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff9a)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0xe1)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xd7)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xb9)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x96)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x141)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff4d)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff4b)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A:B+C                        | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff6e)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff48)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff3a)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff18)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffe5)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x163)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x10e)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x13b)                   | 16     | 9      | 26     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fef6)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x51)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x62)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x64)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x43)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x53)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x74)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2:B2+C'                     | 1      | 18     | 20     | -      | -1     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 5      | 18     | 23     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff6d)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x111)                   | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x134)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x116)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x119)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x10a)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x66)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffdb)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A:B+C'                       | 6      | 18     | 24     | -      | -1     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe9e)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe21)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe07)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fea3)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3fd9d)                 | 17     | 11     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x2f)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffe9)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffe3)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A:B+C                        | 5      | 18     | 23     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x33)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 4      | 18     | 19     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x1a)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 3      | 18     | 18     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x39)                    | 16     | 6      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x3d)                    | 16     | 6      | 22     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x43)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x57)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x51)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x63)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xb2)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 6      | 18     | 18     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb6)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff92)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xd1)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x87)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x91)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xab)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x9a)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x56)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x63)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x57)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x74)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x5b)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x1b)                    | 16     | 5      | 22     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x2d)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x13)                    | 16     | 5      | 23     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffd3)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffd1)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff36)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x97)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (PCIN+(A:0xa2)*B'')'              | 8      | 16     | -      | -      | 25     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ff79)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff61)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff69)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3ff6a)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffae)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff85)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffa9)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb3)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffbd)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff87)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff99)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffa4)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff85)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x87)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xd6)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xa5)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xec)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x43)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (PCIN+(A:0x0):B''+C')'            | 30     | 16     | 23     | -      | -1     | 0    | 2    | 1    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x96)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xad)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ff98)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffba)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff8a)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffab)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb3)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff5e)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff0b)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffa7)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x86)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A''*(B:0x9e)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff97)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff8a)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x9b)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xac)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff29)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff38)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff7a)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff6b)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xc8)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xa6)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xca)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3ff6e)                 | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff8e)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff86)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x95)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xf9)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x91)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 6      | 18     | 20     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3feed)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3feb9)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+(A''*(B:0x27))'                 | 16     | 6      | 23     | -      | 23     | 2    | 0    | 0    | -    | -     | 1    | 0    | 
|myhls                                                                    | A''*(B:0x3ff48)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffd1)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffd2)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff57)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff79)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | (A''*(B:0x3ff55))'                | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xb4)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3ff19)                 | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ff2e)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x8b)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+(D'+A'')*(B:0x85)            | 16     | 8      | -      | 16     | 25     | 2    | 0    | -    | 1    | 0     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x5c)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x65)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xbc)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C'+A''*(B:0x54)                   | 16     | 7      | 16     | -      | 24     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffdd)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x52)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffaf)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0xcc)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x8a)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xbd)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xb7)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xb3)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xe6)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xbb)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x98)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xde)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x99)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ff42)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff2a)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xf5)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xda)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff8a)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3ffd9)                 | 17     | 7      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffc6)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x10b)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff55)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff6c)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A:B+C                        | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffc7)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x5e)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x6f)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x55)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x56)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ff43)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x49)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3ffa4)                 | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x5d)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff76)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff0c)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe68)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x8d)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xb5)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x87)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ff1d)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff03)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff15)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff31)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff48)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffda)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xb2)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xaa)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x95)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xfa)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xa8)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3fd33)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | (A''*(B:0x3fe7c))'                | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myhls                                                                    | A''*(B:0x3fe8d)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe4f)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x9c)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff2c)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff63)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff2f)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff3c)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3feca)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffbb)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff94)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff89)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff24)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3ffa9)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff99)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (D'+A'')*(B:0x1b)                 | 16     | 5      | -      | 16     | 22     | 2    | 0    | -    | 1    | 0     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffe9)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A:B+C                        | 5      | 18     | 23     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3d)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 4      | 18     | 17     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x35)                    | 16     | 6      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x98)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xb8)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ff85)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffa2)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffe3)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffea)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffeb)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3a)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A''*(B:0x2c)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x25)                 | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ffc6)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3d)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x33)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3feed)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3feaa)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x49)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x74)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x4a)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb7)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff63)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff33)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff63)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff50)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x3a)                    | 16     | 6      | 23     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ffc9)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffd2)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff51)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffda)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffd6)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fdc9)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fd11)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fed3)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x64)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x71)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x2c)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x47)                 | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xbe)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff9a)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff95)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x89)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x98)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | (A''*(B:0x3ff51))'                | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myhls                                                                    | A''*(B:0x3ff43)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff4b)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff27)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff30)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3ff94)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffa2)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x6c)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x6f)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff8b)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff5a)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff0a)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff7a)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fea2)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fec9)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fef2)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fec2)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x62)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x6f)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x4b)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x5e)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x53)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3ffaa)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb4)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0xe6)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffd1)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffd6)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x75)                    | 16     | 7      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x45)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0x51)                  | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ff9b)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x8c)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xaf)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x91)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x9e)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xad)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff7a)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff5f)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3ff2b)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x152)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x105)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff72)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff6f)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff6c)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xa3)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3ffa6)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A:B+C                        | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb1)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff4e)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff6f)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff06)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x2d)                       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A:B2+C'                      | 1      | 18     | 17     | -      | -1     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A2*(B:0x2e)                     | 16     | 6      | 22     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x155)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x192)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x1d6)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x117)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x139)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x126)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x11c)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x199)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x87)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x51)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x89)                 | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff36)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff2c)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3feec)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x9d)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x47)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x1dc)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x74)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x93)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff0c)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3fe49)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A:B+C                        | 12     | 18     | 30     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x55)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x4a)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x5b)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 6      | 18     | 20     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x209)                   | 16     | 10     | 32     | -      | 33     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x15)                    | 16     | 5      | 19     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3a)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x25)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A:B''+C'                     | 1      | 18     | 23     | -      | -1     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x33)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 4      | 18     | 20     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffa2)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x98)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0xec)                  | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ff7a)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x143)                   | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x10d)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x9d)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff75)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff0f)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff75)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffba)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffbd)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffa9)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0xca)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0xaf)                  | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A2*(B:0x3ffea)                    | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A2*(B:0x3a)                     | 16     | 6      | 22     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A2*(B:0x4b)                     | 16     | 7      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff58)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3ffa2)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff15)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | -C'+A''*(B:0x2c)+1-1              | 16     | 6      | 16     | -      | 23     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffc6)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x6e)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff94)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ffe3)                    | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A2*(B:0x59)                     | 16     | 7      | 22     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A2*(B:0x75)                  | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x136)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x73)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (PCIN+A'':B''+C')'                | 5      | 18     | 19     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3fec2)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fedc)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | (C:0xfffffffabc00)+A2*(B:0x3ff17) | 17     | 9      | 20     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ff95)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3fec4)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ffc5)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ff27)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ff46)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3febf)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3ffe3)                 | 17     | 6      | 19     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x4c)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3ffa5)                 | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | (C:0xfffffffff000)+A2*(B:0x3ffe9) | 17     | 6      | 13     | -      | 22     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x32)                       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ff1e)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ff7d)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A2*(B:0x47)                     | 16     | 7      | 22     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0xce)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0xf6)                  | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ff2e)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ff62)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ff2d)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ff03)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | -C'+A2*(B:0x25)+1-1               | 16     | 6      | 22     | -      | 23     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ffa5)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ff9b)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ff5d)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | (C:0xffffffff6c00)+A2*(B:0x3ff83) | 17     | 8      | 17     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A2*(B:0x3fece)                  | 17     | 10     | 24     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ff76)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x94)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ffce)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A2*(B:0x57)                     | 16     | 7      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0xc1)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0xd6)                  | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (A2*(B:0x25))'                    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x7b)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0x6d)                  | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0xc2)                  | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0x1a)                  | 16     | 5      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0x32)                  | 16     | 6      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (C:0x44400)+A2*(B:0xbc)           | 16     | 8      | 19     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A2*(B:0x13b)                    | 16     | 9      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (PCIN+A:B)'                       | 7      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x8d)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0x119)                 | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | PCIN+A:B+C                        | 7      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x16d)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ffd9)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | (C:0x73400)+A2*(B:0x3ff11)        | 17     | 9      | 19     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ffb5)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A2*(B:0x3ff61)                  | 17     | 9      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ff64)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ff62)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2:B2+C                      | 10     | 18     | 28     | -      | -1     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ff92)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A2*(B:0x96)                     | 16     | 8      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0x86)                  | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A2*(B:0x3ff1c)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ff3d)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A:B+C'                       | 10     | 18     | 28     | -      | -1     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff28)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff62)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ff30)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ffb7)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | (C:0xffffffff3000)+A2*(B:0x3ff62) | 17     | 9      | 17     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A2*(B:0x3fed2)                  | 17     | 10     | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ff3c)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff52)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ffe7)                    | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ffdd)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A2*(B:0x27)                     | 16     | 6      | 23     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | (C:0xfffffffda400)+A2*(B:0x3ffea) | 17     | 6      | 19     | -      | 22     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A:B                          | 4      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff36)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff3a)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff49)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff39)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff61)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff4f)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | (C:0x3400)+A2*(B:0x3fedd)         | 17     | 10     | 14     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3fe99)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fef3)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ffbd)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A2*(B:0xd6)                     | 16     | 8      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x89)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ffcd)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x61)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ffe5)                    | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x1c2)                      | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A2*(B:0x3feaa)                  | 17     | 10     | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0xb4)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0xf1)                  | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ff66)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A2*(B:0x175)                    | 16     | 9      | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A2*(B:0x3ff5d)                  | 17     | 9      | 22     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0xf9)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0x13e)                 | 16     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (C:0xac00)+A2*(B:0x18a)           | 16     | 9      | 16     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A:B                          | 7      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x8f)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0xd6)                  | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0xe5)                  | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (A2*(B:0x1cb))'                   | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myhls                                                                    | A2*(B:0x3ff69)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A2:B2+C'                     | 4      | 18     | 19     | -      | -1     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff33)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x9b)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3ff32)                 | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff4c)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff68)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff74)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffc5)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x6e)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0x63)                  | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ffbd)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A2*(B:0x85)                     | 16     | 8      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3ff15)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x89)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xe7)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff7d)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff65)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff15)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff56)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff56)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x49)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A2*(B:0x3ff83)                  | 17     | 8      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ffb2)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A2*(B:0x86)                     | 16     | 8      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ff48)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffab)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffa6)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3ffc7)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffe6)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x39)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x27)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff8f)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff9c)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3ff8f)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffa9)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff8f)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff8e)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff8c)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x83)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x9c)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xf5)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xcd)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff50)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x146)                   | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x112)                      | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A2*(B:0x3fee5)                  | 17     | 10     | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ffd4)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ffd5)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A:B2+C'                      | 1      | 18     | 17     | -      | -1     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x21c)                     | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff79)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x97)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0x94)                  | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ff76)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe97)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A:B+C                        | 11     | 18     | 29     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe9c)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ff67)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ff2d)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A:B+C'                       | 11     | 18     | 29     | -      | -1     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff49)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff5e)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x47)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x63)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3ff9b)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0xc8)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xc2)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | (A2*(B:0x3ff14))'                 | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x63)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0x68)                  | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (C:0x18400)+A2*(B:0x1b)           | 16     | 5      | 17     | -      | 21     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A:B                          | 3      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A2*(B:0x97)                     | 16     | 8      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x5a)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0x93)                  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A2*(B:0x3ffe9)                    | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A2*(B:0x34)                     | 16     | 6      | 22     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x72)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A2*(B:0x46)                  | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | (A2*(B:0x3ff27))'                 | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xbd)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0xc6)                    | 16     | 8      | 22     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xc4)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3ff5c)                 | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb2)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3ffa9)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffa6)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x3a)                       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0x6c)                  | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xd8)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xa7)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ffb2)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A2*(B:0xb9)                     | 16     | 8      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0x83)                  | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0xb2)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ff5d)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ff65)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A:B+C                        | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ff92)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ffd5)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0xab)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A:B2+(C:0x13c00)             | 1      | 18     | 17     | -      | -1     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (PCIN+A:B+C)'                     | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x11d)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0xe7)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0x83)                  | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ff25)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x65)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A:B''+C'                     | 1      | 18     | 21     | -      | -1     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x52)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x3ffb7)                 | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3ffdd)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x75)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x61)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x26)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3ffcb)                 | 17     | 7      | 23     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffca)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffe6)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x3ffdd)                 | 17     | 7      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x66)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x4e)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x75)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffa6)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff83)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x91)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A''*(B:0xa7)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xa5)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x13)                    | 16     | 5      | 21     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x2b)                       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0x34)                  | 16     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ff2f)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xaa)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3ff3c)                 | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0xcb)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0xb3)                  | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x9d)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ffb9)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A:B+(C:0x64400)              | 4      | 18     | 19     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3ffb1)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A:B+C                        | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0            | A2*(B:0x3fed9)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0            | A2*(B:0x135)                      | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0            | A2*(B:0x3ff2e)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0            | (PCIN+A:B+C)'                     | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0            | A2*(B:0xd6)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0            | PCIN+A2*(B:0xbf)                  | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0            | A2*(B:0x3ff57)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0            | A2*(B:0x3ffeb)                    | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0            | C+A2*(B:0x3d)                     | 16     | 6      | 22     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0            | A2*(B:0x3ffce)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0            | A2*(B:0x3ffcb)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0            | C+A2*(B:0x65)                     | 16     | 7      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0            | PCIN+A2*(B:0x45)                  | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0            | A2*(B:0x53)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0            | PCIN+A2*(B:0xb2)                  | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0            | A''*(B:0x3feab)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0            | (C:0xb400)+A2*(B:0x3ffdb)         | 17     | 7      | 16     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0            | A2*(B:0x3ffbd)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0            | A2*(B:0x45)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0            | PCIN+A2*(B:0x7a)                  | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0            | (A2*(B:0x3ff33))'                 | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0            | A2*(B:0x13c)                      | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0            | C+A2*(B:0x3fee5)                  | 17     | 10     | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0            | A2*(B:0x33)                       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0            | PCIN+A2*(B:0x2e)                  | 16     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0            | A2*(B:0xf3)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0            | C+A2*(B:0x3ff0b)                  | 17     | 9      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0            | A''*(B:0x144)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0            | A2*(B:0x59)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0            | C+A2*(B:0x3ffa5)                  | 17     | 8      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0            | A2*(B:0x3ff91)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0            | A2*(B:0x9b)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0            | C+A2*(B:0x3ff07)                  | 17     | 9      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0            | A2*(B:0x3ff75)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0            | C+A2*(B:0x1bb)                    | 16     | 9      | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0            | A''*(B:0x25e)                     | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0            | C+A2*(B:0x1f3)                    | 16     | 9      | 26     | -      | 27     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0            | A2*(B:0x3ffcc)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0            | A2*(B:0x3ffc9)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0            | C+A2*(B:0x8d)                     | 16     | 8      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0            | A2*(B:0x91)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0            | PCIN+A2*(B:0x8c)                  | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ff75)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x1b)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 3      | 18     | 17     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x4a)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x68)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x8b)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xc8)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xf6)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ff91)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x73)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x47)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x5c)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x6a)                 | 16     | 7      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x74)                 | 16     | 7      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x65)                 | 16     | 7      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x6d)                 | 16     | 7      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x5c)                 | 16     | 7      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ff68)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ff05)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ff22)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x123)                   | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ffc3)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ffda)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ffd1)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x71)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x7a)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x76)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ff58)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3ff62)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ff5e)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | C+A''*(B:0x13a)                   | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x91)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xb9)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xb6)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x98)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xda)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x8d)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x9f)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xd4)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xb6)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x1a)                    | 16     | 5      | 19     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ff28)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ff47)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ff19)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3fe56)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x117)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x157)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ff2d)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ff71)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xf9)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | C+A''*(B:0x3ff6f)                 | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ff54)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ffbb)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ff89)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ff94)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x63)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x77)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x49)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 5      | 18     | 19     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ffac)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ff45)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ff2c)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ff56)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ff1a)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ff47)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ff36)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x123)                   | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x35)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 4      | 18     | 16     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ffcc)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ffcc)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3ffd4)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xb)                       | 16     | 4      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | C+A''*(B:0x3fff3)                 | 17     | 5      | 20     | -      | 21     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x1d)                    | 16     | 5      | 21     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x23)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | PCIN+A:B+C                        | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | -C'+A''*(B:0x33)+1-1              | 16     | 6      | 22     | -      | 23     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ffa4)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ffb1)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xd3)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x83)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xa8)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xcb)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xc4)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x93)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x56)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3ffed)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x23)                    | 16     | 6      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ffb2)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ff9f)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ff8f)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x8c)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0xbc)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xc9)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xc3)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x6d)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | C+A''*(B:0x57)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (PCIN+A:B+C')'                    | 6      | 18     | 25     | -      | -1     | 0    | 0    | 1    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x15c)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ff7b)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | PCIN+A:B+C                        | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x1a2)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x10d)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x13c)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | PCIN+A''*(B:0x156)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x17a)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | C+A''*(B:0x3fee6)                 | 17     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3fe1b)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3fe6b)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3fe7c)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x46)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x56)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x53)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x11e)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x1a7)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ff27)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ff6a)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ff0a)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ff7b)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | (A''*(B:0x3ff9a))'                | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ffba)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ffa9)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ff51)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ff17)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3feae)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ff4d)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3fed9)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x91)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xc5)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xdf)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ffa7)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ff83)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3ffce)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x49)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x58)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x47)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ffca)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x72)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x61)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | PCIN+A''*(B:0x57)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ff8b)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x53)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x7d)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ffa7)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x96)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xc2)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xf3)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xad)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ff51)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ff6c)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ff53)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ff3d)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xc6)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xd5)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ff64)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x2b)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x23)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x29)                 | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x27)                 | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x71)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ffce)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (PCIN+A:B+C)'                     | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ffbd)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xae)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xd5)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x91)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x8a)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x97)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x96)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | PCIN+A:B                          | 7      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x197)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x11d)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x123)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x35)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x33)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | -C'+A''*(B:0xd8)+1-1              | 16     | 8      | 23     | -      | 25     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x86)                    | 16     | 8      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0xa6)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x83)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x95)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xb4)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xa5)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 6      | 18     | 20     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ffd6)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x45)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x4b)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x54)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x53)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xe2)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xa4)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x34)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | C+A''*(B:0x3ffcf)                 | 17     | 7      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ffdd)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ffdd)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x69)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x55)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x5c)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x52)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x6f)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x67)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x52)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x75)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x74)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ff91)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ff8a)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xdd)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xde)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xa6)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xf6)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (PCIN+A'':B''+C')'                | 6      | 18     | 22     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x13)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x1d)                 | 16     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xb1)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xa7)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xce)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xbf)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | C+A''*(B:0x3ff30)                 | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3ffce)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ffce)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x6b)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x52)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ffdb)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ff9f)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x2c)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | C+A''*(B:0x3ffd6)                 | 17     | 7      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x2b)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x2d)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x2d)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x2c)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x31)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | A''*(B:0x3ffeb)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB0  | PCIN+A:B+C                        | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x19)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x1d)                 | 16     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x9c)                    | 16     | 8      | 27     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB5  | A''*(B:0x3ff56)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB5  | A''*(B:0x3ff74)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (PCIN+A:B+C)'                     | 9      | 18     | 27     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x4a)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x5d)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | ACIN''*(B:0x31)                   | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB5  | C+A''*(B:0x3ffd1)                 | 17     | 7      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB5  | A''*(B:0x3ffd2)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB5  | A''*(B:0x3ff9c)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB5  | A''*(B:0x3ffb6)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB5  | A''*(B:0x3ffb1)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB5  | A''*(B:0x3ff9b)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB5  | A''*(B:0x3ff83)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB5  | A''*(B:0x3ff1d)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB5  | A''*(B:0x3ff13)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB5  | A''*(B:0x3ff27)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB5  | A''*(B:0x3ff6d)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB5  | A''*(B:0x3ff33)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB5  | A''*(B:0x3ff03)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB5  | A''*(B:0x3ff07)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x16)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB5  | A''*(B:0x3ffe5)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB5  | A''*(B:0x3ffe5)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB5  | A''*(B:0x3ffcb)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB5  | PCIN+A:B+C                        | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 3      | 18     | 17     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB5  | A''*(B:0x3ffe7)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C'+A''*(B:0x16)                   | 16     | 5      | 22     | -      | 23     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB5  | A''*(B:0x3ffaf)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (D'+A'')*(B:0x47)                 | 16     | 7      | -      | 16     | 24     | 2    | 0    | -    | 1    | 0     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x7a)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x6e)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x2d)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 4      | 18     | 16     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xe2)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x8d)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB5  | A''*(B:0x3ff5c)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB5  | A''*(B:0x3ff11)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB5  | A''*(B:0x3ff4f)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB5  | A''*(B:0x3ff4b)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB5  | A''*(B:0x8e)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB5  | C+A''*(B:0x3ff45)                 | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x45)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 5      | 18     | 16     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB5  | A''*(B:0x3ffd6)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB5  | A''*(B:0x166)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB5  | PCIN+A''*(B:0x115)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB5  | A''*(B:0x3ff45)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB5  | C+A''*(B:0xf3)                    | 16     | 8      | 26     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB5  | A''*(B:0x3ff47)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB5  | A''*(B:0x3ff32)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB5  | A''*(B:0x3ff5c)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB5  | A''*(B:0x3ff45)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB5  | A''*(B:0x3ff4e)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x127)                   | 16     | 9      | 26     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB5  | A''*(B:0x3ffe5)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x23)                    | 16     | 6      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB5  | A''*(B:0x3fe83)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB5  | A''*(B:0x3fed1)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB5  | A''*(B:0x3ff9f)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB5  | A''*(B:0x3ff68)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x10a)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB5  | A''*(B:0x3ff54)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x10d)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x130)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x1ad)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x39)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x1a4)                   | 16     | 9      | 27     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x4b)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB6  | A''*(B:0x3ffda)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (PCIN+A:B+C)'                     | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB6  | A''*(B:0x3ffd9)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB6  | A''*(B:0x3ffc9)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB6  | A''*(B:0x3ff71)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x111)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x126)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB6  | A''*(B:0x3fe45)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB6  | A''*(B:0x3ff93)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB6  | A''*(B:0x3ffa7)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ff8a)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ffa5)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ff3c)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ff1f)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ff5d)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ff52)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ff06)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ff1d)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ffb7)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ff92)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x62)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x53)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x4e)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ff59)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | C+A''*(B:0x3fef6)                 | 17     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x73)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x7a)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x46)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x51)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 5      | 18     | 19     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x79)                    | 16     | 7      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ff93)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0xcd)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (A2*(B:0x2e))'                    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (A''*(B:0x13))'                   | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 3      | 18     | 18     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ff99)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ff98)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ff87)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ff9c)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ffa2)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ff05)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ff3f)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ff18)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ff8c)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ffa3)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ffd9)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x6b)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x4d)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x4b)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x7a)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ff76)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ff55)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ff5a)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ff4c)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ff0b)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ff8e)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ff8a)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x158)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | PCIN+A''*(B:0x11a)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x15a)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x103)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x26)                    | 16     | 6      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x25)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x27)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x6c)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ffd7)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (PCIN+A:B+C)'                     | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ffd5)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ff95)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ffb4)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ffa5)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ff97)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ffa8)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x9a)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ff89)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x95)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | (A''*(B:0x3ffa8))'                | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ffca)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ffe3)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3fe98)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3fe4b)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3fed3)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3fee5)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3feab)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3fed5)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3fefd)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3fe91)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x73)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ff5a)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x107)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ff57)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ff19)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (PCIN+A:B+C)'                     | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x154)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x137)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3fef1)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3feb6)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3fe75)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3fee2)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3fedb)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ffd1)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x17a)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x164)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x17e)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x11b)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | PCIN+A''*(B:0x13a)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3fe47)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3fe89)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3fef7)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3fec1)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3fee7)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3fe92)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ffe5)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x2d)                    | 16     | 6      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x1b)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 3      | 18     | 16     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ff5e)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ff8c)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ffb3)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x9f)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x97)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ffce)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x53)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ffb7)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ffa7)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ff89)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ff9b)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ffd3)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ffd7)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ffc7)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ffc3)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ffb7)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ffba)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x46)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x5b)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | C+A''*(B:0x3ff9f)                 | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x68)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x6a)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x6e)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x74)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3fee5)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3fe98)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3fed8)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3fe2c)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3fe7a)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3feed)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ffd3)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ffdb)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x55)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ffcf)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ffd5)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x61)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ffda)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3fe93)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3fef2)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3fe28)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x36)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x2d)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xe5)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ff98)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ff85)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (PCIN+A:B+C)'                     | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xb4)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | C+A''*(B:0x3ff6a)                 | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x3ff5b)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | A''*(B:0x49)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | C+A''*(B:0x3ff99)                 | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB7  | (A''*(B:0x3ffb1))'                | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x172)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (PCIN+A:B+C)'                     | 14     | 18     | 32     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x19)                    | 16     | 5      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x26)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x3a)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x32)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x2c)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x4c)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 5      | 18     | 16     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x5e)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 5      | 18     | 17     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3ff9b)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xf2)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xd3)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x95)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xd5)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xa1)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xc6)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x93)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x13)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | C+A''*(B:0x3ffe7)                 | 17     | 6      | 21     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x2f)                    | 16     | 6      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3ffd7)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3d)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x32)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3ffd5)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x1a)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 3      | 18     | 18     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3ffed)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x19)                    | 16     | 5      | 21     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x16)                 | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x189)                   | 16     | 9      | 26     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3fef5)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3fee9)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3fe75)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3fe7a)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3fe9c)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3fe7e)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3feeb)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3fe53)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3fe0b)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3fe39)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3feb7)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3fedd)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xaf)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x9a)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x99)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xc5)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xb3)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xc5)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xde)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xbc)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xa6)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xc4)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x9a)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2:B2+C'                     | 6      | 18     | 18     | -      | -1     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x98)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x85)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xc5)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3ff58)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3ff4d)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x92)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xac)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x98)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | -C'+A''*(B:0x29)+1-1              | 16     | 6      | 21     | -      | 23     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x6d)                    | 16     | 7      | 24     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3ffb3)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x43)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x51)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3fe98)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3fe83)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3ff29)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3ff45)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3ff4f)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3ff24)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3ff43)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x13d)                   | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x183)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3ff7d)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3ff7d)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3ff36)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3ff5d)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3ff41)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3fead)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3fe8a)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3feb1)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3fef6)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3fee9)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3fe78)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3ffcd)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3ff91)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3ff8c)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3ffba)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3ffca)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | C+A''*(B:0x3ffe9)                 | 17     | 6      | 21     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3ffe3)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3ffc9)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3febf)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3fe96)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3feb7)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3fea0)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3fecc)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3fefd)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3feb8)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x162)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x13a)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x122)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x159)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x179)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3ff46)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3ff59)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3febe)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xfa)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xe4)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xd3)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xa1)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xe6)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x51)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x4e)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x2c)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x1b)                 | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x3b)                    | 16     | 6      | 24     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x56)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x5d)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x5d)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | C+A''*(B:0x3ff9b)                 | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x97)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xd7)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xe8)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 6      | 18     | 18     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xf9)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xe6)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xaf)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xe2)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3ffbb)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3ff9c)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x19)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x25)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xe4)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xf1)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xec)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x11b)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x114)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x131)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xbf)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xaf)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xc1)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 6      | 18     | 17     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xb2)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | C+A''*(B:0x3ff4c)                 | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3ff74)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x43)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x4b)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x17)                    | 16     | 5      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x17)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x16)                 | 16     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3b)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x2c)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x36)                 | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3ffdb)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3ffd2)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3ffc3)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3ffa8)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3ffa7)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3ffab)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0xcd)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3ffe7)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3ffe9)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x37)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 4      | 18     | 17     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x3a)                    | 16     | 6      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x27)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x23)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3ffd1)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3ffc5)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x76)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x7a)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x49)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3ff94)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3ffa1)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x6d)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x6c)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3ff8f)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3ff98)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3ffa7)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3ffa9)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xf7)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xb1)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x8c)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xf5)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xca)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x117)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xd6)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x89)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x83)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xa6)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xd1)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x8f)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xb2)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x8a)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x8a)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xea)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3ffcf)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x53)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x75)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x5d)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x6b)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x75)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x6e)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 5      | 18     | 16     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x66)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 5      | 18     | 16     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (PCIN+A:B+C)'                     | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x57)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xc2)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xec)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xe3)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xac)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 6      | 18     | 22     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x2b)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | C+A''*(B:0x3ffda)                 | 17     | 7      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x29)                    | 16     | 6      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3ffc6)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB8  | A''*(B:0x3ff49)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ff45)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ff6c)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3ff58)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ff4c)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x147)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ff37)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ff2e)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (PCIN+A:B+C)'                     | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ffb7)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ffa5)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ffb9)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ffa6)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ffad)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ff92)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x181)                   | 16     | 9      | 26     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x77)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ff50)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ff27)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xc9)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | C+A''*(B:0x3ff53)                 | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xaf)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xdc)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x86)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ffa9)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ff8b)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ffaa)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ffb7)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xa4)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ffb7)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ff98)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (PCIN+A:B+C)'                     | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x63)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | C+A''*(B:0x3ff87)                 | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ffa2)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ff8d)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ffd9)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 3      | 18     | 16     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x45)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x5b)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x73)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ff85)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ffd9)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ffc5)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x29)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x25)                 | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | PCIN+A:B                          | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ffd9)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | C+A''*(B:0x3ffed)                 | 17     | 6      | 21     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x2f)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x35)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x23)                 | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ffcf)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x5d)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x4e)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x51)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x6d)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x6b)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x7a)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x4e)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x5e)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ff86)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ffa4)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ff94)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0xec)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ff9f)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ff96)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ffbb)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0xbb)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3ff9c)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xa3)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x5b)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | PCIN+A:B+C                        | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x5e)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x46)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ffe6)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ffed)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x33)                    | 16     | 6      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x2d)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | C+A''*(B:0x3ffc5)                 | 17     | 7      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ffc7)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ffcd)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3ffc3)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x27)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x2e)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x37)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x35)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C'+A''*(B:0x29)                   | 16     | 6      | 18     | -      | 23     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ff50)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ff7d)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xba)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | PCIN+A''*(B:0xb6)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xbd)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x175)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ff75)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ff5c)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x10f)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x18c)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x128)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x15e)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3fef6)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x13f)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x16c)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x11a)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x138)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x17e)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x9f)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xa8)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ff4c)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ffb9)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ff9e)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ffac)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3ff9d)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ff8c)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x1d)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x13)                 | 16     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ffe6)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ffb3)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xd6)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ff95)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | PCIN+A:B+C                        | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xee)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x8c)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x8d)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xc5)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xd6)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0xb9)                    | 16     | 8      | 25     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x17)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 3      | 18     | 17     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x15)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | PCIN+A''*(B:0x27)                 | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ffce)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ffcb)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ffd5)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ffda)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x5a)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x61)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x77)                    | 16     | 7      | 25     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+(D'+A'')*(B:0x9c)               | 16     | 8      | 25     | 16     | 26     | 2    | 0    | 0    | 1    | 0     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x5a)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | C+A''*(B:0x3ffbd)                 | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ff97)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x47)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x59)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x5e)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x4f)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x47)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ffab)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ff91)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ff94)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ffb2)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x46)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x61)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ffbb)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ff99)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3ff9e)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ffb7)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xf2)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x86)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xf9)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xbf)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x8c)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ff03)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ff1c)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xc3)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | C+A''*(B:0x3ff67)                 | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0xa3)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xb3)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xe8)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x8d)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x5a)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | C+A''*(B:0x3ffb3)                 | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ff8f)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ffb4)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0xa3)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x99)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ff6a)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xae)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xbc)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ff43)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ff4a)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x86)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xb1)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ff50)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ff85)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ffac)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x9f)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | PCIN+A''*(B:0xfa)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ff33)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ff4d)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ff77)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ff67)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ff64)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ff64)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ff67)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ff19)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+ACIN''*(B:0x107)                | 16     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0xd0)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xaf)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ffb9)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x15)                    | 16     | 5      | 24     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x1d)                 | 16     | 5      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xae)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x94)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xb7)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ff4b)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x95)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x8b)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ff68)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x35)                    | 16     | 6      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x156)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ff7d)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x119)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ff6e)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ff50)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3fff3)                   | 17     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | C+A''*(B:0x19)                    | 16     | 5      | 21     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+(D'+A'')*(B:0x13)            | 16     | 5      | -      | 16     | 23     | 2    | 0    | -    | 1    | 0     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | ACIN''*(B:0x2b)                   | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x32)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x3d)                 | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x27)                 | 16     | 6      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ffd2)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ffda)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (PCIN+A:B+C)'                     | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB9  | A''*(B:0x3ffca)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ff87)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ffa1)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ffa7)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x143)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x1a9)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x11c)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x3fe87)                 | 17     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3fece)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3fed4)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3fefb)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xc9)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xd1)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ffad)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ff9d)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ff96)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ff8d)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C'+A''*(B:0xb4)                   | 16     | 8      | 25     | -      | 25     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x87)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 6      | 18     | 17     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x15)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x16)                 | 16     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C'+A''*(B:0x1d)                   | 16     | 5      | 16     | -      | 22     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x2c)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x2f)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3ffd7)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x73)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x62)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ff92)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x49)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x66)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ff98)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x53)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x61)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x5c)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x68)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x166)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x125)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ff5a)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ff54)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0xf5)                    | 16     | 8      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x196)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x127)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x11e)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x10f)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3ff75)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ff7a)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x92)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x9a)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x49)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 5      | 18     | 21     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x7b)                    | 16     | 7      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ff8b)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ffac)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x6f)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x4b)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x65)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ff83)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ff8a)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ff97)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ff97)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ffb3)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ffab)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ffba)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ff8c)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ffeb)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ffe3)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ffc5)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ffd6)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x39)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x2b)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ffce)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ffda)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ffc6)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ffc6)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ffdb)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ffda)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x4d)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x67)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x73)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x64)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ff8b)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0xad)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xf2)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xe9)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x99)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x8f)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xd1)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | PCIN+A''*(B:0xd8)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xba)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | C+A''*(B:0x3ff6c)                 | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xc2)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xb0)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x93)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xda)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x83)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x4c)                    | 16     | 7      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x65)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | C+A''*(B:0x3ff96)                 | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ff91)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ffb6)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ff8c)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ffa6)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ff9d)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3febd)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x2e)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | C+A''*(B:0x3ffcc)                 | 17     | 7      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ffcf)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | C+A''*(B:0x52)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x76)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | PCIN+A''*(B:0x6d)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x68)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x54)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x45)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ffed)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x1d)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | PCIN+A:B+C                        | 4      | 18     | 22     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xe2)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xef)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xe5)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xa5)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xc6)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ff9d)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0xd0)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xb1)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xc2)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x92)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x57)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x55)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x55)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x68)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | C+A''*(B:0x3ffaa)                 | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ffb7)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x57)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x6d)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x63)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x79)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x74)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x2b)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x2c)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ffc3)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x74)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ffd4)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | PCIN+A:B+C                        | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x1a)                    | 16     | 5      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x17)                    | 16     | 5      | 22     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x2f)                    | 16     | 6      | 22     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (PCIN+A:B+C)'                     | 6      | 18     | 23     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xb2)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xcc)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xa8)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xaf)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xbf)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3fed8)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3fed2)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x58)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | C+A''*(B:0x3ff93)                 | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | C+A''*(B:0xb8)                    | 16     | 8      | 24     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x17c)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x14d)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x195)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x148)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x15)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 3      | 18     | 16     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | (A''*(B:0x3ffe9))'                | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | C+A''*(B:0x3d)                    | 16     | 6      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ffcb)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x23)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x33)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x68)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x64)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x64)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 5      | 18     | 16     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x6b)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | C+A''*(B:0x3ffb3)                 | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x1d)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 3      | 18     | 17     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ff5e)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ff33)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ff5d)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ff57)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ff4c)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ffdd)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ffd6)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ffd2)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ffcc)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (A''*(B:0x19))'                   | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 3      | 18     | 16     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+(A''*(B:0x13))'                 | 16     | 5      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C'+A''*(B:0x58)                   | 16     | 7      | 23     | -      | 24     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3fed7)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3fea4)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x75)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x64)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x65)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x66)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x6c)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3ffea)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ffcf)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ffd9)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x33)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A:B+C'                       | 5      | 18     | 18     | -      | -1     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ffb9)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ffa8)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ffa1)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ffaa)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | A''*(B:0x3ff96)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3ffad)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | C+A''*(B:0x3ffc5)                 | 17     | 7      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x63)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x7d)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 5      | 18     | 18     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x5a)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB12 | C+A''*(B:0x3ff91)                 | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x1a)                    | 16     | 5      | 21     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ffe6)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x2a)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x3d)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ffd5)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ffe7)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x3d)                    | 16     | 6      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x31)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x29)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ffcc)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ffc3)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ff8a)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ffba)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x97)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x127)                | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x15a)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x1a1)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x115)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+(A''*(B:0x34))'                 | 16     | 6      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ffcb)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x32)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x2d)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x54)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x6d)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x57)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x63)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x5a)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x5f)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x56)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | C+A''*(B:0x3ff9c)                 | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ffa3)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ff85)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ffab)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ff74)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ffa1)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ffae)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ffa4)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ffb9)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x45)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x4d)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x46)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x5f)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | C+A''*(B:0x3ffa7)                 | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ffc6)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ffc7)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x32)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 4      | 18     | 17     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x35)                    | 16     | 6      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+(D'+A'')*(B:0x13)               | 16     | 5      | 21     | 16     | 23     | 2    | 0    | 0    | 1    | 0     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | C'+A''*(B:0x8c)                   | 16     | 8      | 24     | -      | 25     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xc5)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | ACIN''*(B:0x23)                   | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x33)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ffb3)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xa9)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x96)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | C+A''*(B:0x3ff21)                 | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ff35)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ff42)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ff76)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x8f)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x9e)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x91)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xc6)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xb7)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ffb9)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ffa3)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ffaf)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ffcd)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ffcf)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3a)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x26)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x34)                 | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x2a)                 | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3d)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (PCIN+A'':B''+C')'                | 4      | 18     | 18     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ff54)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ff7a)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ff2e)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x10a)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x13d)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x18d)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | PCIN+A''*(B:0x19b)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x168)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | PCIN+A''*(B:0x114)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3feb0)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3b)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x2c)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x35)                 | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 4      | 18     | 20     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x4d)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x4e)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x53)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | C+A''*(B:0x3ffad)                 | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3fed8)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3fee8)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3fec3)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3fe9f)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x14d)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x1d6)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x11e)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ff74)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ff76)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xad)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xa3)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x2a)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | C+A''*(B:0x3ffc6)                 | 17     | 7      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ffcf)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x6f)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x4f)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x6a)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x6c)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x52)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xa7)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 6      | 18     | 21     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ff44)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3fff3)                   | 17     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | C+A''*(B:0x94)                    | 16     | 8      | 21     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | PCIN+A''*(B:0xbd)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ff29)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x14d)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x13e)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ff92)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ff85)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3fe7f)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ff68)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ff62)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3feed)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ff16)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ff6c)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ff46)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xaa)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xef)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x94)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ff74)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ff5c)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x1b)                    | 16     | 5      | 21     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x2a)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (PCIN+A'':B''+C')'                | 4      | 18     | 19     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ffb7)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x8b)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | PCIN+A''*(B:0xb1)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x8c)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | PCIN+A''*(B:0x91)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x4e)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x5e)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ffd6)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ffda)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x52)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x4f)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x4a)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | PCIN+A''*(B:0x61)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x79)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ffda)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ffcb)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (A''*(B:0x5b))'                   | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 5      | 18     | 18     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x34)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x3d)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x62)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x5a)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x47)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x56)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x69)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x77)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x5d)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x74)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x58)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x8f)                 | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x5a)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x76)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x6e)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 5      | 18     | 18     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x16)                       | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | C+A2*(B:0x3ffe6)                  | 17     | 6      | 21     | -      | 22     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ffdd)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ffd3)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x62)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x25)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | PCIN+A''*(B:0x37)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | (A''*(B:0x3feed))'                | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x5a)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | PCIN+A''*(B:0x79)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | PCIN+A''*(B:0x4b)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x39)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x31)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x26)                 | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x32)                 | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x2b)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | C+A''*(B:0x3ffc6)                 | 17     | 7      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ffd6)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ffed)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x6c)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | PCIN+A''*(B:0x74)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x7a)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x57)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x6f)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x63)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x6d)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ffb6)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB15 | A''*(B:0x3ff98)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x3b)                    | 16     | 6      | 23     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ffc9)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | (A''*(B:0x3ffd1))'                | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x36)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 4      | 18     | 16     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x59)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x5a)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x54)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x43)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xb9)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xb3)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x72)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xa8)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xdc)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x46)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ffdd)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ffc7)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | PCIN+A:B+C                        | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ffba)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ff97)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ff74)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (A''*(B:0xa8))'                   | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ffb1)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ffa7)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ffa6)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0xa7)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xb4)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ffb7)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ff93)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x96)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | C+A''*(B:0x3ff74)                 | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xf6)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x85)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xd8)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ffe9)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x29)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (A2*(B:0x55))'                    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x4c)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0x51)                  | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0x65)                  | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x7a)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0x71)                  | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | PCIN+A:B+C                        | 6      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ff85)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ffa2)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x4d)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | C+A''*(B:0x3ff86)                 | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | PCIN+A2:B2+C                      | 12     | 18     | 30     | -      | -1     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ff64)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ff12)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ffd1)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x55)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x49)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x67)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x53)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x5a)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x5b)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x71)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ffaf)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ffa1)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ffb4)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x6d)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0x7d)                  | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ffd4)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ffd9)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ffe3)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ff97)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ffaa)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ff97)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x6e)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x4d)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x4f)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | C+A''*(B:0x3ffa5)                 | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ffbb)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ffb5)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ff93)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ffb6)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ffaa)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x17)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | C+A''*(B:0x3ffe3)                 | 17     | 6      | 22     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x2f)                    | 16     | 6      | 22     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x26)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (PCIN+A'':B''+C')'                | 4      | 18     | 16     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x23)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x2e)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ffcb)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x5f)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x73)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x6d)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x74)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ffb3)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xf7)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | C+A''*(B:0x3ff65)                 | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ff6f)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x91)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ffa3)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | PCIN+A:B+C                        | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xdc)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | PCIN+A''*(B:0xbd)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xb8)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x85)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xb5)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | C+A''*(B:0x3ff6f)                 | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ffda)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ffd5)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ffa3)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ffa5)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x57)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x47)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x6f)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | C+A''*(B:0x3ff86)                 | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ffce)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ffc6)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ffca)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ffc9)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ffca)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ffd6)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x5b)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x47)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ffe5)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ffe3)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | ACIN''*(B:0x125)                  | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x36)                    | 16     | 6      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ff8d)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ff97)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x5a)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | C+A''*(B:0x3ff8d)                 | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x93)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 6      | 18     | 21     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xeb)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xdd)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ff83)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ffb1)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ff96)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x1d)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ffcb)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ffdb)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x63)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ff8b)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ffa6)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ffb7)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+(A2*(B:0x2e))'                  | 16     | 6      | 22     | -      | 23     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x2c)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x2a)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ffd7)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x5e)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ffb9)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x5d)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x6b)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ff8c)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x87)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | C+A''*(B:0x3ff3d)                 | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ffab)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xd2)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x109)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xd9)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x105)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | C+A''*(B:0x3fefd)                 | 17     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3fe9c)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x151)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x15f)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x12c)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x9a)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x85)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xcd)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x83)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xc1)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xd6)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x63)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | C+A''*(B:0x3ff9a)                 | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ff83)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3a)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x2b)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x26)                 | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x17)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 3      | 18     | 16     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x23)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x29)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3fe81)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3fea8)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3feb7)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3fe39)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x109)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | C+A''*(B:0x3fe38)                 | 17     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3fef5)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ffd5)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x59)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ffc6)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ffce)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x65)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ffb4)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3ffa8)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x5f)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x6a)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x6b)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x46)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x5f)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB19 | A''*(B:0x3fec7)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x126)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB20 | A''*(B:0x3ff97)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB20 | A''*(B:0x3ffb5)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB20 | A''*(B:0x3ff91)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x43)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x45)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x6a)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x7a)                    | 16     | 7      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB20 | A''*(B:0x3ffea)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB20 | A''*(B:0x3ffe7)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x2c)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x2d)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB20 | A''*(B:0x3ffcd)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xde)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB20 | C+A''*(B:0x3ff53)                 | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x122)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB20 | A''*(B:0x3ff96)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x62)                    | 16     | 7      | 24     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xd2)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x86)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x83)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x92)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB20 | A''*(B:0x3fff5)                   | 17     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x16)                    | 16     | 5      | 21     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x4b)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x6e)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x5c)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x4d)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x4c)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x51)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB20 | A''*(B:0x3ff87)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB20 | A''*(B:0x3ffb6)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB20 | A''*(B:0x3ffb6)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0xea)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x9e)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB20 | A''*(B:0x3ff5d)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x9e)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x95)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xba)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x87)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C'+A''*(B:0x19)                   | 16     | 5      | 21     | -      | 22     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB20 | A''*(B:0x3ff1b)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB20 | C+A''*(B:0x3fefd)                 | 17     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x32)                    | 16     | 6      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xd8)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x87)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x92)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB20 | (A2*(B:0x3ffeb))'                 | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x36)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x2f)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x27)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB20 | C+A''*(B:0x3ffc6)                 | 17     | 7      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x4a)                    | 16     | 7      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB20 | A''*(B:0x3ff73)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB20 | A''*(B:0x3ff99)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB20 | A''*(B:0x3ff99)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB20 | A''*(B:0x3ffac)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB20 | A''*(B:0x3ffe9)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x29)                    | 16     | 6      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x68)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB20 | A''*(B:0x3ffac)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x2b)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x55)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x66)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | -C'+A''*(B:0x15)+1-1              | 16     | 5      | 16     | -      | 22     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB20 | A''*(B:0x3ffc3)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB23 | A''*(B:0x3ffd3)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C'+A''*(B:0x17)                   | 16     | 5      | 18     | -      | 22     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB23 | A''*(B:0x3ff6b)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x12d)                   | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x4e)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x5b)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x52)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x75)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x4f)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB23 | A''*(B:0x3ff95)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB23 | A''*(B:0x3ff8a)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x56)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB23 | C+A''*(B:0x3ffb1)                 | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C'+(A2*(B:0x1a))'                 | 16     | 5      | 21     | -      | 22     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C'+A''*(B:0x23)                   | 16     | 6      | 23     | -      | 24     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x25)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x31)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x3a)                 | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB23 | PCIN+A''*(B:0x32)                 | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB23 | A''*(B:0x3ffaa)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0xa1)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x8f)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xce)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB23 | A''*(B:0x3ff45)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB23 | A''*(B:0x3ff27)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x58)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x65)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x74)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x56)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (PCIN+A'':B''+C')'                | 5      | 18     | 16     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB23 | A''*(B:0x3ffcc)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x45)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x4c)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x57)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB23 | A''*(B:0x3ff09)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB23 | A''*(B:0x3ff64)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB23 | A''*(B:0x3ff76)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB23 | A''*(B:0x3ff71)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB23 | A''*(B:0x3ff4d)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB23 | A''*(B:0x3ff09)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB23 | (A2*(B:0x3ffca))'                 | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x4e)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x5b)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB23 | A''*(B:0x3ffdb)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB23 | A''*(B:0x3ff96)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB23 | A''*(B:0x3ff9a)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB23 | A''*(B:0x3ffa2)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3ffeb)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x3d)                    | 16     | 6      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x35)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x27)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB23 | A''*(B:0x3ffd3)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xd6)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB23 | C+A''*(B:0x3ff4c)                 | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB23 | A''*(B:0x3ffb6)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB23 | A''*(B:0x3fef1)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3fef1)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB23 | A''*(B:0x3fe76)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xd6)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xa9)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB23 | PCIN+A''*(B:0xbd)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xd1)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB23 | PCIN+A''*(B:0xe5)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xd6)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x25)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x27)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB23 | A''*(B:0x3ffc3)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB23 | A''*(B:0x3ffc9)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x5f)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x53)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x65)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x6c)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x58)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x59)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x5f)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB23 | A''*(B:0x3fea5)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB23 | A''*(B:0x3ff77)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x122)                   | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x10d)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB23 | C+A''*(B:0x3feea)                 | 17     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB23 | A''*(B:0x3fec5)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB23 | A''*(B:0x3ffac)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB23 | A''*(B:0x3ffd6)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB23 | A''*(B:0x3fec2)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB23 | A''*(B:0x3fe56)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB23 | A''*(B:0x3fee9)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB23 | A''*(B:0x3fef6)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB23 | A''*(B:0x3fe3b)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB23 | A''*(B:0x3fe51)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB23 | A''*(B:0x3fed8)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB23 | A''*(B:0x3fee8)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB23 | A''*(B:0x3fee3)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x1d)                    | 16     | 5      | 23     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB23 | A''*(B:0x3ffe7)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x1b)                       | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB23 | C+A2*(B:0x3ffed)                  | 17     | 6      | 21     | -      | 22     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB23 | A''*(B:0x2c)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x29)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x31)                 | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x27)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB23 | C+A''*(B:0x3ffd7)                 | 17     | 7      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x85)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3ff98)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB23 | A''*(B:0x3ffb1)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB23 | PCIN+A:B+C                        | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A2*(B:0x3ffd4)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A2*(B:0x3ffdd)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A2*(B:0x3ffb5)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x59)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | C+A2*(B:0x3ff97)                  | 17     | 8      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x35)                       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0x3a)                  | 16     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A2*(B:0x3ffd5)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x64)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0x4b)                  | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A2*(B:0x3ffd6)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A2*(B:0x3ffda)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A2*(B:0x3ff94)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A2*(B:0x3ff93)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0xb0)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0x95)                  | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A''*(B:0x15)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 3      | 18     | 19     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A''*(B:0x3ffd4)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A2*(B:0x3ffea)                    | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A2*(B:0x39)                     | 16     | 6      | 22     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x39)                 | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (A2*(B:0xd5))'                    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (C:0xfffffffc4000)+A2*(B:0x9b)    | 16     | 8      | 19     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0x136)                 | 16     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C'+A2*(B:0x3b)                    | 16     | 6      | 17     | -      | 23     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A2*(B:0x57)                     | 16     | 7      | 23     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A2*(B:0x3ffe7)                    | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3ffa1)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A''*(B:0x3ff9a)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A''*(B:0x3ff8c)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A''*(B:0x3ffac)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x86)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xc6)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xc9)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A''*(B:0x3ff76)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0xc8)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0xd6)                  | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x56)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0xa1)                  | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0x9c)                  | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0x5a)                  | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x14a)                      | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | PCIN+A2:B2+C'                     | 6      | 18     | 18     | -      | -1     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (C:0xffffffff5800)+A2*(B:0x17e)   | 16     | 9      | 17     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | (A2*(B:0xde))'                    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A2*(B:0x3ffad)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x52)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | PCIN+A:B+C                        | 5      | 18     | 21     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (C:0xffffffffdc00)+A2*(B:0x16)    | 16     | 5      | 15     | -      | 22     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (PCIN+A:B)'                       | 4      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | (A2*(B:0x3ffa5))'                 | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A2*(B:0x66)                     | 16     | 7      | 24     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A2*(B:0x3ffd5)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A2*(B:0x68)                     | 16     | 7      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x2f)                       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0x23)                  | 16     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | (A2*(B:0x3ff9e))'                 | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A''*(B:0x3ffb3)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3ffb4)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A''*(B:0x3ff73)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A''*(B:0x3ff71)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x3ffdb)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A2*(B:0x3ffdb)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A2*(B:0x3ffc9)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A2*(B:0x68)                     | 16     | 7      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A2*(B:0x3ffac)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (C:0xfffffffaa000)+A2*(B:0x5a)    | 16     | 7      | 20     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A''*(B:0x3ff7b)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x57)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0xfd)                  | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x128)                      | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | C+A2*(B:0x3fe38)                  | 17     | 10     | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A:B                          | 2      | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0xb8)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | C+A2*(B:0x3ff0e)                  | 17     | 9      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A2*(B:0x3fed5)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A2*(B:0x3ffc3)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A2*(B:0x3ffb6)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A2*(B:0x3ff9b)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A2*(B:0x3ffaa)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x63)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A''*(B:0x3ffb9)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A''*(B:0x3ffaa)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x55)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x7b)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x57)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A''*(B:0x3ff4a)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A''*(B:0x3ff94)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A''*(B:0x3ff2c)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A2*(B:0x3ffeb)                    | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A''*(B:0x3ffb4)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3ff85)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A''*(B:0x3ffa6)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A''*(B:0x3ffb3)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0xad)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A2*(B:0x3ffea)                    | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | C+A2*(B:0x3ffbd)                  | 17     | 8      | 22     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (A2*(B:0x61))'                    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | (A2*(B:0x3ff8a))'                 | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A2*(B:0x3ffe7)                    | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A2*(B:0x3ffe3)                    | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | PCIN+A:B+C'                       | 6      | 18     | 24     | -      | -1     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A2*(B:0x32)                     | 16     | 6      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | PCIN+A:B                          | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A''*(B:0x3ff91)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A2*(B:0x3ff8e)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A2*(B:0x3ffbd)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A2*(B:0x3ff8d)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A2*(B:0x3ffe5)                    | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | C+A2*(B:0x32)                     | 16     | 6      | 22     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x49)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A2*(B:0x3ffca)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A2*(B:0x16)                     | 16     | 5      | 21     | -      | 22     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A2*(B:0x3ff69)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A2*(B:0x3ff12)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A2*(B:0x3feb5)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A''*(B:0x3fec7)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x31)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 4      | 18     | 18     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A''*(B:0x3ffc6)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+(A2*(B:0x6a))'                  | 16     | 7      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x77)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x73)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0x47)                  | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x55)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A2*(B:0x3fef9)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A2*(B:0x3fee2)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A2*(B:0x3ff49)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0xd)                        | 16     | 4      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | C+A2*(B:0x3ff9d)                  | 17     | 8      | 20     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A2*(B:0x3ff93)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A2*(B:0x3ffa9)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A2*(B:0x3ffd3)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x57)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | C+A2*(B:0x3ffa6)                  | 17     | 8      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | (C:0xfffffffabc00)+A2*(B:0x3fe75) | 17     | 10     | 20     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A2*(B:0x3ff5b)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x87)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x96)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xb0)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0x59)                  | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A2*(B:0x3ffad)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C'+((D'+A2)*(B:0x8e))'            | 16     | 8      | 25     | 16     | 26     | 1    | 0    | 1    | 1    | 0     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x86)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xd1)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x4e)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x61)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 4      | 18     | 16     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | -C'+A''*(B:0x47)+1-1              | 16     | 7      | 23     | -      | 24     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A''*(B:0xaa)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xa7)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x6f)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A''*(B:0xbe)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x94)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A''*(B:0xc1)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (A2*(B:0xe6))'                    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x31)                       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | PCIN+A2*(B:0x4e)                  | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x46)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | C+A2*(B:0x3ffa4)                  | 17     | 8      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | PCIN+A2:B2+C'                     | 7      | 18     | 25     | -      | -1     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x46)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | PCIN+A2:B2+C'                     | 2      | 18     | 17     | -      | -1     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (C:0x34800)+A2*(B:0xb8)           | 16     | 8      | 18     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | PCIN+A:B                          | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | PCIN+A2:B2                        | 8      | 18     | -      | -      | -1     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x6a)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (PCIN+A'':B''+C')'                | 5      | 18     | 16     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A2*(B:0x3ff86)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A2*(B:0x3ff9e)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A2*(B:0x3ffed)                    | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x55)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A2*(B:0x3ff68)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A2*(B:0x3ff73)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A''*(B:0x3ffba)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0xbd)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x27)                       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | C+A2*(B:0x3ffda)                  | 17     | 7      | 22     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A2*(B:0x56)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A2*(B:0x3ffce)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB24 | A''*(B:0x3ff72)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x37)                       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0x36)                  | 16     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x58)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x77)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x6d)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 5      | 18     | 17     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x6e)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 5      | 18     | 16     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x79)                    | 16     | 7      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x79)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0x5f)                  | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0x6a)                  | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0x4d)                  | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xd0)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x9f)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x8e)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xa2)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x9c)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xcb)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x8d)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | PCIN+A''*(B:0xa1)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3ff66)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A''*(B:0x3ff6f)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A''*(B:0x3ff61)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A''*(B:0x3ff03)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0xd9)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0x46)                  | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0xee)                  | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A''*(B:0x3ff5b)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3ff83)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A''*(B:0x3ffad)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x65)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0x58)                  | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3ff9e)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (A2*(B:0x83))'                    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A2*(B:0x3fed5)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A2*(B:0x3ff16)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A2*(B:0x3fec5)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A2*(B:0x3ffa4)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x3ffd3)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A2*(B:0x31)                     | 16     | 6      | 21     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A2*(B:0x3ff42)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2:B2+C'                     | 11     | 18     | 29     | -      | -1     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | (A2*(B:0x3fe6f))'                 | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A2*(B:0x3ff8a)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A2*(B:0x3ff91)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A2*(B:0x3ff07)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A2*(B:0x3fe88)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A2*(B:0x3ff5f)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | (C:0x31800)+A2*(B:0x3fe63)        | 17     | 10     | 18     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A2*(B:0x3fee5)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | PCIN+A:B+C'                       | 11     | 18     | 29     | -      | -1     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A''*(B:0x3ffd7)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x2d)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x2e)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A2*(B:0x5a)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0x61)                  | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x53)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | PCIN+A2:B2+C'                     | 5      | 18     | 20     | -      | -1     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x91)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x99)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xa9)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x92)                 | 16     | 8      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x83)                 | 16     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0xc4)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0x76)                  | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0xd1)                  | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (C:0x1c800)+A2*(B:0xab)           | 16     | 8      | 17     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A2*(B:0x118)                    | 16     | 9      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (PCIN+A:B)'                       | 7      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x86)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0xdd)                  | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (A2*(B:0x9c))'                    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0xcb)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x9a)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+(A:0x0):B2+C                 | 30     | 16     | 23     | -      | -1     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (C:0xfffffffe1800)+A2*(B:0xfa)    | 16     | 8      | 18     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0xeb)                  | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x51)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0x5f)                  | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0x4e)                  | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x1d)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x17)                 | 16     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A2*(B:0x3febd)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | (C:0xffffffff9800)+A2*(B:0x3fe58) | 17     | 10     | 16     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A2*(B:0x3fe68)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A2*(B:0x3fe74)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A2*(B:0x3febc)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A2*(B:0x3fe7f)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A2*(B:0x3feb0)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A2*(B:0x3ff2f)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A2*(B:0x3fecf)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A2*(B:0x3fe86)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | (A2*(B:0x3fed3))'                 | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3fed1)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A''*(B:0x3feca)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A2*(B:0x3ff28)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A2*(B:0x3ff3f)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3ff21)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A''*(B:0x3ff14)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A''*(B:0x3ff13)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A''*(B:0x3fed3)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A2*(B:0x3fe46)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A2*(B:0x3fe76)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A2*(B:0x3ff4b)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A2*(B:0x3ff5f)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A2*(B:0x3fe59)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A2*(B:0x3feb7)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A2*(B:0x3fe52)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A2*(B:0x3fea9)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A2*(B:0x3ffa2)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A2*(B:0x3ff9b)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A2*(B:0x3ff65)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | (C:0xfffffffd7800)+A2*(B:0x3feab) | 17     | 10     | 19     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | C+A2*(B:0x3fdef)                  | 17     | 11     | 26     | -      | 27     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x126)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | C+A''*(B:0x3fe90)                 | 17     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A''*(B:0x3fe95)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x2e)                       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0x16)                  | 16     | 5      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C'+A2*(B:0x25)                    | 16     | 6      | 20     | -      | 23     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x1b)                       | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A2*(B:0x39)                     | 16     | 6      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x46)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | PCIN+A:B+C                        | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x17)                       | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | PCIN+A2:B2+C'                     | 3      | 18     | 17     | -      | -1     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (PCIN+A:B)'                       | 4      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x16)                       | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+(A:0x0):B2+C'                | 30     | 16     | 17     | -      | -1     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | (PCIN+A2:B2+C')'                  | 2      | 18     | 21     | -      | -1     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A2*(B:0x3ff86)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A2*(B:0x3ff9e)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x5c)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A2*(B:0x3ff89)                  | 17     | 8      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A2*(B:0x3ff9f)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x95)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A''*(B:0x3ff96)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A''*(B:0x3ffb6)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | PCIN+A:B+C                        | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0xa4)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | C+A''*(B:0x3ff77)                 | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A''*(B:0x3ff5b)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3ff3b)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A''*(B:0x3ff3c)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | (A2*(B:0x3fdde))'                 | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A2*(B:0x3fe1a)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x1eb)                      | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (PCIN+A:B+C)'                     | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A2*(B:0x3fec2)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A2*(B:0x3feb8)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A2*(B:0x3ff61)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A2*(B:0x3ff0a)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A2*(B:0x3ff53)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | C+A2*(B:0x3feee)                  | 17     | 10     | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0xeb)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A''*(B:0x3ff55)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A''*(B:0xd2)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x12c)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x16a)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x131)                | 16     | 9      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x157)                      | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0x154)                 | 16     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0xf5)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0x1ae)                 | 16     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0x157)                 | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0xa2)                  | 16     | 8      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (C:0x45800)+A2*(B:0x1d4)          | 16     | 9      | 19     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A2*(B:0x16d)                    | 16     | 9      | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | (A2*(B:0x12c))'                   | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+(A2*(B:0x183))'              | 16     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x57)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0x85)                  | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0xac)                  | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A''*(B:0x3ff91)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3ffbd)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A2*(B:0x3ff98)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A2*(B:0x3ff85)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB28 | A2*(B:0x3ffb6)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB29 | A''*(B:0x3fe9a)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3ff27)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB29 | A''*(B:0x3ff9b)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB29 | A''*(B:0x3ff22)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB29 | A''*(B:0x3ff4e)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x51)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB29 | C+A''*(B:0x3ff99)                 | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x9d)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xb0)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xe4)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x13)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB29 | C+A''*(B:0x3ffe7)                 | 17     | 6      | 21     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x2d)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB29 | C+A''*(B:0x3ffd9)                 | 17     | 7      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x6a)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB29 | C+A''*(B:0x3ff9c)                 | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3ffa8)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x2d)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB29 | A''*(B:0x3ffed)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB29 | A''*(B:0x3ffea)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB29 | PCIN+A:B+C                        | 5      | 18     | 23     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x1b)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x19)                 | 16     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB29 | A''*(B:0x3fec6)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB29 | A''*(B:0x3fece)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB29 | (A2*(B:0x3ff39))'                 | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB29 | A''*(B:0x3ff75)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB29 | A''*(B:0x3ff4f)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB29 | A''*(B:0x3ff48)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB29 | A''*(B:0x3ff15)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB29 | A''*(B:0x3ff79)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A2*(B:0xac)                     | 16     | 8      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB29 | A''*(B:0x3ff28)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB29 | A''*(B:0x3ff71)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB29 | (A2*(B:0x3ff36))'                 | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x1a)                    | 16     | 5      | 21     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB29 | A''*(B:0x3ffe3)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x1b)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB29 | A''*(B:0x3ffeb)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A''*(B:0x31)                    | 16     | 6      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB29 | A''*(B:0x3ffd1)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x33)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB29 | A''*(B:0x3ffdd)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB29 | A''*(B:0x3ffba)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB29 | A''*(B:0x3ff96)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0x65)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A2*(B:0x57)                  | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x47)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB29 | A''*(B:0x3ffdb)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB29 | A''*(B:0x3ffc6)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB29 | A''*(B:0x3ffce)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x6b)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x49)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x55)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x5c)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x73)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | C+A2*(B:0xca)                     | 16     | 8      | 32     | -      | 33     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB29 | A''*(B:0x3feef)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB29 | A''*(B:0x3fe98)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x3fda0)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB29 | A''*(B:0x3ffd9)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x68)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xcc)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xb6)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0xdf)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A''*(B:0x6f)                 | 16     | 7      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB29 | A''*(B:0x3ff6e)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x10e)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB29 | A''*(B:0x3ff17)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB29 | PCIN+A:B+C                        | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A''*(B:0x63)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | PCIN+A'':B''+C'                   | 5      | 18     | 21     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB29 | A''*(B:0x3ffa2)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB29 | A''*(B:0x3ff96)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB29 | C+A''*(B:0xec)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s       | A2*(B:0xd4)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s__GB29 | C+A2*(B:0x3ff32)                  | 17     | 9      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | A''*(B:0x2cc)                     | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | A''*(B:0x26f)                     | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | A''*(B:0x71)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | PCIN+A2*(B:0xe6)                  | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | C+A''*(B:0x152)                   | 16     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | A''*(B:0x1ee)                     | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | PCIN+A''*(B:0x16d)                | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | A2*(B:0x1ca)                      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | C+A''*(B:0x223)                   | 16     | 11     | 27     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | PCIN+A2*(B:0x36b)                 | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | PCIN+A:B+C                        | 9      | 18     | 27     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | (A''*(B:0x2e6))'                  | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | A''*(B:0x1e4)                     | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | PCIN+A''*(B:0x21a)                | 16     | 11     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | A''*(B:0x113)                     | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | PCIN+A''*(B:0xf6)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | A2*(B:0x5f)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | PCIN+A''*(B:0xa1)                 | 16     | 9      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0         | (PCIN+A:B)'                       | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | A''*(B:0x3ff3d)                   | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | ACIN''*(B:0x195)                  | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | (C:0x800)+A''*(B:0x159)           | 16     | 10     | 12     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | PCIN+A:B+C                        | 7      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | A''*(B:0x34)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | PCIN+A''*(B:0x273)                | 16     | 11     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | C+A''*(B:0x312)                   | 16     | 11     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | PCIN+A:B+C                        | 9      | 18     | 29     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | A''*(B:0x284)                     | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | PCIN+A''*(B:0x3fdcf)              | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0         | ACIN2*(B:0x3ffcf)                 | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | PCIN+A''*(B:0xfb)                 | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | C+A''*(B:0x168)                   | 16     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | A''*(B:0x17f)                     | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | A''*(B:0x8f)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | C+A''*(B:0x33)                    | 16     | 7      | 21     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | A''*(B:0x3ff4e)                   | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | PCIN+A''*(B:0x3ff26)              | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0         | (PCIN+A:B+C)'                     | 7      | 18     | 23     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | A2*(B:0x21d)                      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | ACIN2*(B:0x97)                    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | PCIN+A2*(B:0xbe)                  | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | A''*(B:0x3ffed)                   | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | PCIN+A''*(B:0x3ffd7)              | 16     | 7      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | PCIN+A:B                          | 4      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | C+A''*(B:0x12f)                   | 16     | 10     | 26     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | ACIN2*(B:0x156)                   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | PCIN+A:B+C                        | 4      | 18     | 21     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | PCIN+A:B                          | 7      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0         | (PCIN+A:B+C)'                     | 8      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | PCIN+A:B+C                        | 9      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | A''*(B:0x89)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | PCIN+A''*(B:0xf6)                 | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | C+A''*(B:0x1ee)                   | 16     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | PCIN+A:B                          | 8      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | A''*(B:0x18c)                     | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | C'+A''*(B:0x3ffe6)                | 16     | 6      | 22     | -      | 23     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | A''*(B:0x2b)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | PCIN+A''*(B:0x26)                 | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | A''*(B:0x3ff94)                   | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | A''*(B:0x45)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | PCIN+A''*(B:0x4f)                 | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0         | (PCIN+A:B+C)'                     | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | A''*(B:0x6e)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | PCIN+A''*(B:0xf9)                 | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | A2*(B:0xdf)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | PCIN+A''*(B:0x8e)                 | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | A''*(B:0x9a)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | PCIN+A''*(B:0x3e3ec)              | 16     | 14     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0         | PCIN+(A:0x0):B                    | 30     | 17     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | A''*(B:0x3f495)                   | 16     | 13     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | PCIN+A2*(B:0x3ee0f)               | 16     | 14     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | C+A''*(B:0x3ffed)                 | 16     | 6      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | ACIN''*(B:0x52)                   | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | PCIN+A''*(B:0x8b)                 | 16     | 9      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | PCIN+A:B                          | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | PCIN+A:B+C                        | 12     | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | A''*(B:0xc2)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | PCIN+A'':B''+C'                   | 7      | 18     | 25     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s     | PCIN+A:B                          | 7      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s            | A*B''                             | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s            | A*B''                             | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s            | A*B''                             | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s            | A*B''                             | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s     | A*B2                              | 18     | 18     | -      | -      | 36     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x14b)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | PCIN+A''*(B:0x121)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x3fe32)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0xe6)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | PCIN+A''*(B:0xca)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | PCIN+A''*(B:0xc6)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x3ff4e)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x3ff44)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x3ffc9)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x4d)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | PCIN+A''*(B:0x6a)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x3ff87)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x3ffb6)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | C+A''*(B:0xe5)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x13f)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | PCIN+A'':B''+C'                   | 5      | 18     | 21     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x3fe8b)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A2*(B:0x3ff74)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | PCIN+A:B+C                        | 4      | 18     | 23     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | (C:0xfffffffea000)+A2*(B:0x56)    | 16     | 7      | 18     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | (PCIN+A:B+C)'                     | 6      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | C+A''*(B:0x9e)                    | 16     | 8      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | PCIN+A:B+C                        | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0xab)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | (PCIN+A:B)'                       | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x8a)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0xba)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | PCIN+A:B+C                        | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x3ffaa)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | C+A''*(B:0x3ffd3)                 | 17     | 7      | 20     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x3ff87)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x8e)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x3ff45)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A2*(B:0x3ff72)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | PCIN+A:B+C                        | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | PCIN+A2*(B:0x58)                  | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | PCIN+A:B+C                        | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x55)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | C+A''*(B:0x3ffaf)                 | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | PCIN+A:B                          | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x3ff2e)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | C+A''*(B:0x1b3)                   | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | PCIN+A''*(B:0x191)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | C'+A''*(B:0x2f)                   | 16     | 6      | 18     | -      | 22     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | C+A''*(B:0x3ffcd)                 | 17     | 7      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x49)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | PCIN+A''*(B:0xdd)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x3fef7)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x3fadb)                   | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x3fc91)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A2*(B:0xd6)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | PCIN+A2*(B:0x6d)                  | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | C+A2*(B:0x3fed3)                  | 17     | 10     | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | (C:0x9c00)+A2*(B:0x3d)            | 16     | 6      | 16     | -      | 22     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | PCIN+A:B                          | 4      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A2*(B:0x26)                       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | C+A2*(B:0x3ffd3)                  | 17     | 7      | 22     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | C+A2*(B:0x45)                     | 16     | 7      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A2*(B:0x3fe46)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | PCIN+A:B+C'                       | 10     | 18     | 28     | -      | -1     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x3c1)                     | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | C+A''*(B:0x3fd49)                 | 17     | 11     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | (PCIN+A:B)'                       | 9      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x1cc)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | PCIN+A''*(B:0x10c)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x3fec2)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x3ffd3)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x2c)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x3ffdd)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | C+A''*(B:0x5c)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x3ff9e)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x95)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x3ffad)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | PCIN+A:B+C                        | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0xc3)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | PCIN+A''*(B:0x173)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | PCIN+A2:B2+C                      | 9      | 18     | 27     | -      | -1     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x3fe97)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | C+A''*(B:0x33b)                   | 16     | 10     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | PCIN+A:B                          | 9      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x3faea)                   | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x3fdd6)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | (C:0xfffffffd4400)+A2*(B:0x3ffeb) | 17     | 6      | 19     | -      | 22     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A2*(B:0xe2)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | PCIN+A2*(B:0x11c)                 | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A2*(B:0x10b)                      | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A2*(B:0x3ff9f)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A2*(B:0x15)                       | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | C+A2*(B:0x3ffe7)                  | 17     | 6      | 21     | -      | 22     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | C'+A2*(B:0x27)                    | 16     | 6      | 18     | -      | 23     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | PCIN+A2:B2+C'                     | 9      | 18     | 27     | -      | -1     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x5b1)                     | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | (PCIN+A:B+C)'                     | 9      | 18     | 27     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x3fe42)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x14b)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | PCIN+A''*(B:0x13c)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | PCIN+A''*(B:0x144)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x3fe73)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x2b)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | PCIN+A''*(B:0x2a)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | PCIN+A'':B''+C'                   | 3      | 18     | 19     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x27)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | C+A''*(B:0x3ffda)                 | 17     | 7      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x3ff6f)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0xa5)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x3ffad)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x3ffcb)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | PCIN+A:B+C                        | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x3ff5e)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | PCIN+A2:B2+C'                     | 8      | 18     | 27     | -      | -1     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x3ff92)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x6f)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | C+A''*(B:0x3ff9e)                 | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | C+A''*(B:0x37)                    | 16     | 6      | 21     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x3ffca)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x3fec4)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x3fe73)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x3ff57)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x3ff77)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x3ff2e)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x185)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | C+A''*(B:0x3fea4)                 | 17     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x2a3)                     | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | (A2*(B:0x3ff26))'                 | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | (C:0x3f400)+A2*(B:0x68)           | 16     | 7      | 18     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | C+A2*(B:0x3ff5b)                  | 17     | 9      | 23     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x3ff52)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | PCIN+A:B+C                        | 9      | 18     | 27     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x68)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | C+A''*(B:0x3ff5c)                 | 17     | 9      | 23     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | PCIN+A:B                          | 7      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x1d)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | PCIN+A''*(B:0x4a)                 | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | C+A''*(B:0x3ff79)                 | 17     | 9      | 23     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s        | A''*(B:0x134)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x3fed5)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x3fe16)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x111)                      | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | PCIN+A2*(B:0x177)                 | 16     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | PCIN+A2*(B:0x12f)                 | 16     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | C'+A2*(B:0xb5)                    | 16     | 8      | 20     | -      | 25     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x3ff1d)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x3ff0f)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x3ff7d)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | C+A2*(B:0x15)                     | 16     | 5      | 20     | -      | 22     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x3ffea)                    | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | C+A2*(B:0x63)                     | 16     | 7      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | -C'+A2*(B:0xf4)+1-1               | 16     | 8      | 23     | -      | 25     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | C+A2*(B:0xcc)                     | 16     | 8      | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0xe2)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | PCIN+A2*(B:0xba)                  | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | PCIN+A2*(B:0xb4)                  | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x3ffb6)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x3ffa6)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x3ff95)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x3ff9d)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x3fff3)                    | 17     | 5      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | C+A2*(B:0x1d)                     | 16     | 5      | 21     | -      | 22     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | C+A2*(B:0x33)                     | 16     | 6      | 22     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | PCIN+A2*(B:0x2b)                  | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x56)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | PCIN+A2*(B:0x58)                  | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | PCIN+A2*(B:0x3b)                  | 16     | 6      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x7b)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | PCIN+A2*(B:0x73)                  | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x3ff86)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x3fecb)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | (PCIN+A2:B2+C')'                  | 2      | 18     | 24     | -      | -1     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0xb4)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | C+A2*(B:0x3ff73)                  | 17     | 9      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | C+A2*(B:0x164)                    | 16     | 9      | 25     | -      | 27     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x6f)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x3ffd5)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x3a)                       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | PCIN+A2*(B:0x4f)                  | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | (PCIN+(A:0x0):B2+C')'             | 30     | 18     | 21     | -      | -1     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x129)                      | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x3ff48)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x62)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | PCIN+A2*(B:0x9c)                  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x3fe83)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x3ffed)                    | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | C+A2*(B:0x13)                     | 16     | 5      | 22     | -      | 22     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x117)                      | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | (PCIN+A:B+C)'                     | 7      | 18     | 22     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x124)                      | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | PCIN+A2*(B:0x123)                 | 16     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x3ff18)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0xda)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | PCIN+A2*(B:0xb4)                  | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x3ff27)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x3fe62)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | C+A2*(B:0x3fdd6)                  | 17     | 11     | 26     | -      | 27     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x3ff77)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x16f)                      | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x3ff4d)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x3ff48)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0xb1)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | PCIN+A2*(B:0xef)                  | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | PCIN+A2*(B:0x98)                  | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | PCIN+A2*(B:0x9c)                  | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0xa4)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | C+A2*(B:0x3ff42)                  | 17     | 9      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x3ff5c)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x3ffb9)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x3ff89)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | C+A2*(B:0x74)                     | 16     | 7      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x3ffbb)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | C+A2*(B:0xa8)                     | 16     | 8      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | PCIN+A2*(B:0xb8)                  | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x3ffda)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x3ffed)                    | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | C+A2*(B:0x25)                     | 16     | 6      | 22     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | C+A2*(B:0x6d)                     | 16     | 7      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x3ff44)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x3ff6f)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x3ff77)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | C+A2*(B:0x129)                    | 16     | 9      | 26     | -      | 27     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x3ffe9)                    | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | C+A2*(B:0x3a)                     | 16     | 6      | 22     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x5c)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | C+A2*(B:0x69)                     | 16     | 7      | 24     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x3ff95)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0xcb)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | PCIN+A2*(B:0xa5)                  | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x3ffe5)                    | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | C+A2*(B:0x61)                     | 16     | 7      | 24     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0xc4)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | (C:0xfffffffe8400)+A2*(B:0x29)    | 16     | 6      | 18     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x3ffd9)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | (PCIN+A:B+C)'                     | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0xd1)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x11a)                      | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | C+A2*(B:0x3fedd)                  | 17     | 10     | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | C+A2*(B:0x9c)                     | 16     | 8      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | PCIN+A2*(B:0xeb)                  | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0xb3)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | C+A2*(B:0x3ff17)                  | 17     | 9      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A''*(B:0x10f)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | C+A2*(B:0x1a)                     | 16     | 5      | 21     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x16)                       | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | PCIN+A2*(B:0x1b)                  | 16     | 5      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x3ffea)                    | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | C+A2*(B:0x25)                     | 16     | 6      | 22     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x26)                       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | PCIN+A2*(B:0x45)                  | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x3ff30)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x3ff24)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x3fd0d)                    | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A2*(B:0x3fe79)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0          | A''*(B:0x3fcd3)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
+-------------------------------------------------------------------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:30 ; elapsed = 00:05:59 . Memory (MB): peak = 4350.848 ; gain = 2341.008 ; free physical = 562099 ; free virtual = 769000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name              | RTL Object                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|layer19_out_V_data_0_V_U | mem_reg                         | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|layer2_out_V_data_0_V_U  | mem_reg                         | 0 K x 38(READ_FIRST)   | W |   | 0 K x 38(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|layer2_out_V_data_1_V_U  | mem_reg                         | 0 K x 38(READ_FIRST)   | W |   | 0 K x 38(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|layer2_out_V_data_2_V_U  | mem_reg                         | 0 K x 38(READ_FIRST)   | W |   | 0 K x 38(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|layer4_out_V_data_0_V_U  | mem_reg                         | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|layer4_out_V_data_1_V_U  | mem_reg                         | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|layer4_out_V_data_2_V_U  | mem_reg                         | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|layer20_out_V_data_0_V_U | mem_reg                         | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|layer20_out_V_data_1_V_U | mem_reg                         | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|layer20_out_V_data_2_V_U | mem_reg                         | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|layer10_out_V_data_0_V_U | mem_reg                         | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|layer11_out_V_data_0_V_U | mem_reg                         | 144 x 16(READ_FIRST)   | W |   | 144 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|myhls__GCB2              | layer5_out_V_data_0_V_U/mem_reg | 0 K x 40(READ_FIRST)   | W |   | 0 K x 40(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|myhls__GCB2              | layer5_out_V_data_1_V_U/mem_reg | 0 K x 40(READ_FIRST)   | W |   | 0 K x 40(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|layer7_out_V_data_0_V_U  | mem_reg                         | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|layer7_out_V_data_1_V_U  | mem_reg                         | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|layer21_out_V_data_0_V_U | mem_reg                         | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|layer21_out_V_data_1_V_U | mem_reg                         | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|layer8_out_V_data_0_V_U  | mem_reg                         | 0 K x 39(READ_FIRST)   | W |   | 0 K x 39(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
+-------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance i_5_0/softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/invert_table4_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_invert_tAem_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer19_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer2_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer2_out_V_data_0_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer2_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer2_out_V_data_1_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer2_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer2_out_V_data_2_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer4_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer4_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer4_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer20_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer20_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer20_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer10_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer11_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_2/layer5_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_2/layer5_out_V_data_0_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_2/layer5_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_2/layer5_out_V_data_1_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_7_3/layer7_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_7_3/layer7_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_7_3/layer21_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_7_3/layer21_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_7_3/layer8_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_7_3/layer8_out_V_data_0_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:44 ; elapsed = 00:06:15 . Memory (MB): peak = 4358.852 ; gain = 2349.012 ; free physical = 581642 ; free virtual = 788591
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/invert_table4_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_invert_tAem_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer19_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_0_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_1_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_2_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer4_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer4_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer4_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer20_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer20_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer20_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer10_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer11_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer5_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer5_out_V_data_0_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer5_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer5_out_V_data_1_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer7_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer7_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer21_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer21_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer8_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer8_out_V_data_0_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:14 ; elapsed = 00:06:48 . Memory (MB): peak = 4570.039 ; gain = 2560.199 ; free physical = 570570 ; free virtual = 777188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:15 ; elapsed = 00:06:49 . Memory (MB): peak = 4570.039 ; gain = 2560.199 ; free physical = 569914 ; free virtual = 776406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:27 ; elapsed = 00:07:01 . Memory (MB): peak = 4570.039 ; gain = 2560.199 ; free physical = 582124 ; free virtual = 788303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:27 ; elapsed = 00:07:02 . Memory (MB): peak = 4570.039 ; gain = 2560.199 ; free physical = 582178 ; free virtual = 788365
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:28 ; elapsed = 00:07:03 . Memory (MB): peak = 4570.039 ; gain = 2560.199 ; free physical = 582172 ; free virtual = 788359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:30 ; elapsed = 00:07:04 . Memory (MB): peak = 4570.039 ; gain = 2560.199 ; free physical = 582033 ; free virtual = 788257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                                                                                                                                                                                                                                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|myhls       | conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_189/line_buffer_Array_V_0_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[26][15]     | 23     | 16    | NO           | NO                 | YES               | 0      | 16      | 
|myhls       | conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_189/line_buffer_Array_V_1403_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[26][15]  | 23     | 16    | NO           | NO                 | YES               | 0      | 16      | 
|myhls       | conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_189/line_buffer_Array_V_2404_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[26][15]  | 23     | 16    | NO           | NO                 | YES               | 0      | 16      | 
|myhls       | conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_189/line_buffer_Array_V_3405_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[26][15]  | 24     | 16    | NO           | NO                 | YES               | 0      | 16      | 
|myhls       | pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config11_U0/line_buffer_Array_V_3_0_0_U/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config11_s_line_buffer_Arrayzec_core_U/ShiftRegMem_reg[23][15]                                                                                                                                                                        | 24     | 16    | NO           | NO                 | NO                | 0      | 16      | 
|myhls       | dense_array_ap_ufixed_28u_array_ap_fixed_28_9_5_3_0_5u_config16_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s_fu_563/data_23_V_read_2_reg_58340_pp0_iter1_reg_reg[15]                                                                                                                                                                                | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/and_ln284_2_reg_1945_pp0_iter3_reg_reg[0]                                                                                                                                                                              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/call_ret1_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_fu_334/line_buffer_Array_V_2_0_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[27][15] | 28     | 16    | NO           | NO                 | YES               | 0      | 16      | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/call_ret1_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_fu_334/line_buffer_Array_V_2_1_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[27][15] | 28     | 16    | NO           | NO                 | YES               | 0      | 16      | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/call_ret1_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_fu_334/line_buffer_Array_V_2_2_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[27][15] | 28     | 16    | NO           | NO                 | YES               | 0      | 16      | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/call_ret1_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_fu_334/line_buffer_Array_V_2_3_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[27][15] | 28     | 16    | NO           | NO                 | YES               | 0      | 16      | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/call_ret1_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_fu_334/line_buffer_Array_V_2_0_1_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[27][15] | 28     | 16    | NO           | NO                 | YES               | 0      | 16      | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/call_ret1_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_fu_334/line_buffer_Array_V_2_1_1_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[27][15] | 28     | 16    | NO           | NO                 | YES               | 0      | 16      | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/call_ret1_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_fu_334/line_buffer_Array_V_2_2_1_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[27][15] | 28     | 16    | NO           | NO                 | YES               | 0      | 16      | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/call_ret1_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_fu_334/line_buffer_Array_V_2_3_1_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[27][15] | 28     | 16    | NO           | NO                 | YES               | 0      | 16      | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/call_ret1_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_fu_334/line_buffer_Array_V_2_0_2_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[27][15] | 28     | 16    | NO           | NO                 | YES               | 0      | 16      | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/call_ret1_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_fu_334/line_buffer_Array_V_2_1_2_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[27][15] | 28     | 16    | NO           | NO                 | YES               | 0      | 16      | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/call_ret1_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_fu_334/line_buffer_Array_V_2_2_2_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[27][15] | 28     | 16    | NO           | NO                 | YES               | 0      | 16      | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/call_ret1_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_fu_334/line_buffer_Array_V_2_3_2_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[27][15] | 28     | 16    | NO           | NO                 | YES               | 0      | 16      | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/icmp_ln84_reg_475_pp0_iter4_reg_reg[0]                                                                                                                                                                                                                                                                   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myhls       | conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s_fu_207/and_ln284_4_reg_1366_pp0_iter3_reg_reg[0]                                                                                                                                                                              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myhls       | conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s_fu_207/call_ret_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_2u_config8_s_fu_236/line_buffer_Array_V_1_0_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[27][15]  | 24     | 16    | NO           | NO                 | YES               | 0      | 16      | 
|myhls       | conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s_fu_207/call_ret_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_2u_config8_s_fu_236/line_buffer_Array_V_1_1_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[27][15]  | 24     | 16    | NO           | NO                 | YES               | 0      | 16      | 
|myhls       | conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s_fu_207/call_ret_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_2u_config8_s_fu_236/line_buffer_Array_V_1_2_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[27][15]  | 24     | 16    | NO           | NO                 | YES               | 0      | 16      | 
|myhls       | conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s_fu_207/call_ret_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_2u_config8_s_fu_236/line_buffer_Array_V_1_3_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[27][15]  | 24     | 16    | NO           | NO                 | YES               | 0      | 16      | 
|myhls       | conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s_fu_207/call_ret_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_2u_config8_s_fu_236/line_buffer_Array_V_1_0_1_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[27][15]  | 24     | 16    | NO           | NO                 | YES               | 0      | 16      | 
|myhls       | conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s_fu_207/call_ret_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_2u_config8_s_fu_236/line_buffer_Array_V_1_1_1_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[27][15]  | 24     | 16    | NO           | NO                 | YES               | 0      | 16      | 
|myhls       | conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s_fu_207/call_ret_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_2u_config8_s_fu_236/line_buffer_Array_V_1_2_1_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[27][15]  | 24     | 16    | NO           | NO                 | YES               | 0      | 16      | 
|myhls       | conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s_fu_207/call_ret_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_2u_config8_s_fu_236/line_buffer_Array_V_1_3_1_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[27][15]  | 24     | 16    | NO           | NO                 | YES               | 0      | 16      | 
|myhls       | conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_U0/icmp_ln84_reg_341_pp0_iter5_reg_reg[0]                                                                                                                                                                                                                                                                   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name            | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | ShiftRegMem_reg[27] | 16     | 16         | 0      | 16      | 0      | 0      | 0      | 
|dsrl__1     | ShiftRegMem_reg[23] | 16     | 16         | 0      | 16      | 0      | 0      | 0      | 
+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          | 11374|
|3     |DSP48E2         |  1715|
|4     |DSP_ALU         |  1688|
|5     |DSP_A_B_DATA    |  1688|
|6     |DSP_C_DATA      |  1688|
|7     |DSP_MULTIPLIER  |  1688|
|8     |DSP_M_DATA      |  1688|
|9     |DSP_OUTPUT      |  1688|
|10    |DSP_PREADD      |  1688|
|11    |DSP_PREADD_DATA |  1688|
|12    |LUT1            |  5469|
|13    |LUT2            | 49843|
|14    |LUT3            | 20380|
|15    |LUT4            | 19325|
|16    |LUT5            |  5120|
|17    |LUT6            |  6574|
|18    |RAMB18E2        |    23|
|19    |RAMB36E2        |     6|
|20    |SRL16E          |    20|
|21    |SRLC32E         |   400|
|22    |FDRE            | 39563|
|23    |FDSE            |   731|
|24    |IBUF            |    25|
|25    |OBUF            |    89|
+------+----------------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
|      |Instance                                                                                          |Module                                                                                                                                                                                                                                                                        |Cells  |
+------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
|1     |top                                                                                               |                                                                                                                                                                                                                                                                              | 174162|
|2     |  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0                           |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_s                                                                                                                                                                                                          |   2894|
|3     |    grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171             |compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s                                                                                                                                                                                                        |   2851|
|4     |      call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_189                   |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s                                                                                                                                                                                                                      |    193|
|5     |        line_buffer_Array_V_0_0_U                                                                 |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_182                                                                                                                                                                                          |     48|
|6     |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_189                                                                                                                                                                                     |     48|
|7     |        line_buffer_Array_V_1403_0_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_183                                                                                                                                                                                          |     48|
|8     |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_188                                                                                                                                                                                     |     48|
|9     |        line_buffer_Array_V_2404_0_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_184                                                                                                                                                                                          |     48|
|10    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_187                                                                                                                                                                                     |     48|
|11    |        line_buffer_Array_V_3405_0_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_185                                                                                                                                                                                          |     49|
|12    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_186                                                                                                                                                                                     |     49|
|13    |      grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160                 |dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0                                                                                                                                                                                                              |   1630|
|14    |        add_ln703_4407_fu_17546_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3048_fu_398_p2_funnel__11     |      8|
|15    |        mul_ln1118_3050_fu_435_p2                                                                 |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3048_fu_398_p2_funnel__27     |      8|
|16    |        mul_ln1118_3023_reg_14769_reg                                                             |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3023_reg_14769_reg_funnel     |      8|
|17    |        mul_ln1118_3032_fu_450_p2                                                                 |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3048_fu_398_p2_funnel__10     |      8|
|18    |        add_ln703_4371_fu_17328_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4371_fu_17328_p2_funnel        |      8|
|19    |        mul_ln1118_3038_fu_445_p2                                                                 |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3048_fu_398_p2_funnel__16     |      8|
|20    |        add_ln703_4375_fu_17350_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4375_fu_17350_p2_funnel        |      8|
|21    |        mul_ln1118_3035_fu_386_p2                                                                 |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3048_fu_398_p2_funnel__15     |      8|
|22    |        add_ln703_4374_fu_17340_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3048_fu_398_p2_funnel__31     |      8|
|23    |        mul_ln1118_3019_fu_413_p2                                                                 |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3033_fu_384_p2_funnel__3      |      8|
|24    |        mul_ln1118_3017_fu_404_p2                                                                 |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4367_fu_17302_p2_funnel__2     |      8|
|25    |        add_ln703_fu_17190_p2                                                                     |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4413_fu_17840_p2_funnel__1     |      8|
|26    |        add_ln703_4362_fu_17264_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4358_fu_17228_p2_funnel__4     |      8|
|27    |        mul_ln1118_3072_fu_420_p2                                                                 |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3048_fu_398_p2_funnel__19     |      8|
|28    |        add_ln703_4412_fu_17830_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3048_fu_398_p2_funnel__23     |      8|
|29    |        add_ln703_4413_fu_17840_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4413_fu_17840_p2_funnel        |      8|
|30    |        add_ln703_4414_fu_17850_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4358_fu_17228_p2_funnel__2     |      8|
|31    |        mul_ln1118_3066_fu_390_p2                                                                 |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3048_fu_398_p2_funnel__18     |      8|
|32    |        add_ln703_4415_fu_17860_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3048_fu_398_p2_funnel__12     |      8|
|33    |        mul_ln1118_3069_fu_437_p2                                                                 |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3024_fu_379_p2_funnel__1      |      8|
|34    |        add_ln703_4417_fu_17876_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3048_fu_398_p2_funnel__13     |      8|
|35    |        add_ln703_4418_fu_17886_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4399_fu_17512_p2_funnel__1     |      8|
|36    |        mul_ln1118_3039_fu_446_p2                                                                 |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3048_fu_398_p2_funnel__14     |      8|
|37    |        mul_ln1118_3048_fu_398_p2                                                                 |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3048_fu_398_p2_funnel         |      8|
|38    |        add_ln703_4399_fu_17512_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4399_fu_17512_p2_funnel        |      8|
|39    |        mul_ln1118_3056_fu_410_p2                                                                 |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3033_fu_384_p2_funnel__2      |      8|
|40    |        add_ln703_4396_fu_17486_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4367_fu_17302_p2_funnel__1     |      8|
|41    |        add_ln703_4400_reg_18072_reg                                                              |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4386_reg_18057_reg_funnel__1   |      8|
|42    |        mul_ln1118_3022_fu_396_p2                                                                 |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3048_fu_398_p2_funnel__3      |      8|
|43    |        mul_ln1118_3024_fu_379_p2                                                                 |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3024_fu_379_p2_funnel         |      8|
|44    |        add_ln703_4368_fu_17312_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3048_fu_398_p2_funnel__21     |      8|
|45    |        mul_ln1118_3033_fu_384_p2                                                                 |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3033_fu_384_p2_funnel         |      8|
|46    |        add_ln703_4367_fu_17302_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4367_fu_17302_p2_funnel        |      8|
|47    |        add_ln703_4368_fu_17312_p2__0                                                             |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4368_fu_17312_p2__0_funnel     |      8|
|48    |        add_ln703_4364_fu_17280_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4399_fu_17512_p2_funnel__2     |      8|
|49    |        mul_ln1118_3016_fu_436_p2                                                                 |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3024_fu_379_p2_funnel__2      |      8|
|50    |        add_ln703_4358_fu_17228_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4358_fu_17228_p2_funnel        |      8|
|51    |        add_ln703_4364_fu_17280_p2__0                                                             |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4368_fu_17312_p2__0_funnel__2  |      8|
|52    |        add_ln703_4369_reg_18032_reg                                                              |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4386_reg_18057_reg_funnel__2   |      8|
|53    |        add_ln703_4401_fu_17773_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4358_fu_17228_p2_funnel__1     |      8|
|54    |        mul_ln1118_3045_fu_448_p2                                                                 |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3033_fu_384_p2_funnel__1      |      8|
|55    |        add_ln703_4393_fu_17470_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4367_fu_17302_p2_funnel__4     |      8|
|56    |        add_ln703_4394_reg_18067_reg                                                              |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4375_fu_17350_p2_funnel__2     |      8|
|57    |        add_ln703_4401_fu_17773_p2__0                                                             |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4368_fu_17312_p2__0_funnel__3  |      8|
|58    |        mul_ln1118_3057_fu_406_p2                                                                 |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3048_fu_398_p2_funnel__17     |      8|
|59    |        add_ln703_4388_fu_17454_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3048_fu_398_p2_funnel__5      |      8|
|60    |        mul_ln1118_3031_fu_422_p2                                                                 |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3048_fu_398_p2_funnel__29     |      8|
|61    |        add_ln703_4387_fu_17430_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3048_fu_398_p2_funnel__28     |      8|
|62    |        mul_ln1118_3049_fu_432_p2                                                                 |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3048_fu_398_p2_funnel__20     |      8|
|63    |        mul_ln1118_3040_fu_388_p2                                                                 |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3048_fu_398_p2_funnel__7      |      8|
|64    |        add_ln703_4384_fu_17408_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3048_fu_398_p2_funnel__6      |      8|
|65    |        add_ln703_4386_reg_18057_reg                                                              |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4386_reg_18057_reg_funnel      |      8|
|66    |        mul_ln1118_3021_fu_433_p2                                                                 |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3048_fu_398_p2_funnel__4      |      8|
|67    |        add_ln703_4381_fu_17392_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3048_fu_398_p2_funnel__8      |      8|
|68    |        mul_ln1118_3037_fu_415_p2                                                                 |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3048_fu_398_p2_funnel__9      |      8|
|69    |        add_ln703_4380_fu_17382_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3048_fu_398_p2_funnel__1      |      8|
|70    |        mul_ln1118_3020_fu_444_p2                                                                 |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3048_fu_398_p2_funnel__22     |      8|
|71    |        add_ln703_4378_fu_17366_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3048_fu_398_p2_funnel__24     |      8|
|72    |        add_ln703_4378_fu_17366_p2__0                                                             |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4368_fu_17312_p2__0_funnel__5  |      8|
|73    |        mul_ln1118_3018_fu_441_p2                                                                 |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3048_fu_398_p2_funnel__26     |      8|
|74    |        add_ln703_4377_fu_17356_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3048_fu_398_p2_funnel__30     |      8|
|75    |        add_ln703_4425_reg_18092_reg                                                              |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4375_fu_17350_p2_funnel__1     |      8|
|76    |        mul_ln1118_3064_fu_414_p2                                                                 |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4367_fu_17302_p2_funnel__3     |      8|
|77    |        add_ln703_4423_fu_17928_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3048_fu_398_p2_funnel__25     |      8|
|78    |        add_ln703_4426_fu_17941_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4368_fu_17312_p2__0_funnel__1  |      8|
|79    |        acc_2_V_fu_17951_p2                                                                       |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4358_fu_17228_p2_funnel__3     |      8|
|80    |        mul_ln1118_3067_fu_411_p2                                                                 |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/mul_ln1118_3048_fu_398_p2_funnel__2      |      8|
|81    |        add_ln703_4421_fu_17912_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4421_fu_17912_p2_funnel        |      8|
|82    |        acc_2_V_fu_17951_p2__0                                                                    |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4368_fu_17312_p2__0_funnel__4  |      8|
|83    |  conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_U0                          |conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_s                                                                                                                                                                                                         |   3585|
|84    |    grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s_fu_207             |compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s                                                                                                                                                                                                        |   3539|
|85    |      call_ret_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_2u_config8_s_fu_236                   |shift_line_buffer_array_ap_ufixed_16_6_4_0_0_2u_config8_s                                                                                                                                                                                                                     |    257|
|86    |        line_buffer_Array_V_1_0_0_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_166                                                                                                                                                                                          |     32|
|87    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_181                                                                                                                                                                                     |     32|
|88    |        line_buffer_Array_V_1_0_1_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_167                                                                                                                                                                                          |     32|
|89    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_180                                                                                                                                                                                     |     32|
|90    |        line_buffer_Array_V_1_1_0_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_168                                                                                                                                                                                          |     32|
|91    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_179                                                                                                                                                                                     |     32|
|92    |        line_buffer_Array_V_1_1_1_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_169                                                                                                                                                                                          |     32|
|93    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_178                                                                                                                                                                                     |     32|
|94    |        line_buffer_Array_V_1_2_0_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_170                                                                                                                                                                                          |     32|
|95    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_177                                                                                                                                                                                     |     32|
|96    |        line_buffer_Array_V_1_2_1_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_171                                                                                                                                                                                          |     32|
|97    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_176                                                                                                                                                                                     |     32|
|98    |        line_buffer_Array_V_1_3_0_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_172                                                                                                                                                                                          |     32|
|99    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_175                                                                                                                                                                                     |     32|
|100   |        line_buffer_Array_V_1_3_1_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_173                                                                                                                                                                                          |     33|
|101   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_174                                                                                                                                                                                     |     33|
|102   |      grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0_fu_182                    |dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0                                                                                                                                                                                                                 |   1929|
|103   |        mul_ln1118_3015_fu_571_p2                                                                 |\conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s_fu_207/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0_fu_182/mul_ln1118_3009_fu_541_p2_funnel__4        |      8|
|104   |        mul_ln1118_3001_fu_572_p2                                                                 |\conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s_fu_207/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0_fu_182/mul_ln1118_3009_fu_541_p2_funnel__1        |      8|
|105   |        mul_ln1118_3005_fu_575_p2                                                                 |\conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s_fu_207/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0_fu_182/mul_ln1118_3009_fu_541_p2_funnel__22       |      8|
|106   |        mul_ln1118_3003_fu_574_p2                                                                 |\conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s_fu_207/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0_fu_182/mul_ln1118_3009_fu_541_p2_funnel__5        |      8|
|107   |        add_ln703_4339_fu_9289_p2                                                                 |\conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s_fu_207/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0_fu_182/mul_ln1118_3009_fu_541_p2_funnel__11       |      8|
|108   |        mul_ln1118_3012_fu_550_p2                                                                 |\conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s_fu_207/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0_fu_182/mul_ln1118_3009_fu_541_p2_funnel__27       |      8|
|109   |        mul_ln1118_3010_fu_586_p2                                                                 |\conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s_fu_207/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0_fu_182/mul_ln1118_3009_fu_541_p2_funnel__19       |      8|
|110   |        add_ln703_4347_fu_9341_p2                                                                 |\conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s_fu_207/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0_fu_182/add_ln703_4321_fu_9217_p2_funnel__2        |      8|
|111   |        mul_ln1118_3009_fu_541_p2                                                                 |\conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s_fu_207/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0_fu_182/mul_ln1118_3009_fu_541_p2_funnel           |      8|
|112   |        mul_ln1118_3007_fu_576_p2                                                                 |\conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s_fu_207/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0_fu_182/mul_ln1118_3009_fu_541_p2_funnel__12       |      8|
|113   |        add_ln703_4344_fu_9315_p2                                                                 |\conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s_fu_207/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0_fu_182/add_ln703_4321_fu_9217_p2_funnel__4        |      8|
|114   |        add_ln703_4345_fu_9325_p2                                                                 |\conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s_fu_207/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0_fu_182/mul_ln1118_3009_fu_541_p2_funnel__15       |      8|
|115   |        mul_ln1118_3004_fu_561_p2                                                                 |\conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s_fu_207/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0_fu_182/mul_ln1118_3009_fu_541_p2_funnel__21       |      8|
|116   |        add_ln703_4343_fu_9305_p2                                                                 |\conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s_fu_207/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0_fu_182/mul_ln1118_3009_fu_541_p2_funnel__18       |      8|
|117   |        add_ln703_fu_9129_p2                                                                      |\conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s_fu_207/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0_fu_182/add_ln703_4321_fu_9217_p2_funnel__3        |      8|
|118   |        mul_ln1118_2978_fu_549_p2                                                                 |\conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s_fu_207/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0_fu_182/mul_ln1118_3009_fu_541_p2_funnel__10       |      8|
|119   |        mul_ln1118_2977_fu_565_p2                                                                 |\conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s_fu_207/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0_fu_182/mul_ln1118_3009_fu_541_p2_funnel__13       |      8|
|120   |        add_ln703_4308_fu_9157_p2                                                                 |\conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s_fu_207/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0_fu_182/mul_ln1118_3009_fu_541_p2_funnel__2        |      8|
|121   |        mul_ln1118_2979_reg_8352_reg                                                              |\conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s_fu_207/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0_fu_182/mul_ln1118_2979_reg_8352_reg_funnel        |      8|
|122   |        mul_ln1118_2984_fu_581_p2                                                                 |\conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s_fu_207/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0_fu_182/mul_ln1118_3009_fu_541_p2_funnel__26       |      8|
|123   |        add_ln703_4311_reg_9615_reg                                                               |\conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s_fu_207/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0_fu_182/mul_ln1118_2979_reg_8352_reg_funnel__1     |      8|
|124   |        mul_ln1118_2983_fu_569_p2                                                                 |\conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s_fu_207/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0_fu_182/mul_ln1118_3009_fu_541_p2_funnel__25       |      8|
|125   |        add_ln703_4314_fu_9189_p2                                                                 |\conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s_fu_207/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0_fu_182/mul_ln1118_3009_fu_541_p2_funnel__23       |      8|
|126   |        mul_ln1118_2985_fu_548_p2                                                                 |\conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s_fu_207/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0_fu_182/mul_ln1118_3009_fu_541_p2_funnel__6        |      8|
|127   |        add_ln703_4313_fu_9179_p2                                                                 |\conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s_fu_207/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0_fu_182/add_ln703_4321_fu_9217_p2_funnel__1        |      8|
|128   |        mul_ln1118_2986_fu_546_p2                                                                 |\conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s_fu_207/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0_fu_182/mul_ln1118_3009_fu_541_p2_funnel__20       |      8|
|129   |        mul_ln1118_2987_fu_579_p2                                                                 |\conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s_fu_207/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0_fu_182/mul_ln1118_3009_fu_541_p2_funnel__24       |      8|
|130   |        add_ln703_4321_fu_9217_p2                                                                 |\conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s_fu_207/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0_fu_182/add_ln703_4321_fu_9217_p2_funnel           |      8|
|131   |        mul_ln1118_2990_fu_551_p2                                                                 |\conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s_fu_207/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0_fu_182/mul_ln1118_3009_fu_541_p2_funnel__17       |      8|
|132   |        mul_ln1118_2989_fu_562_p2                                                                 |\conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s_fu_207/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0_fu_182/mul_ln1118_3009_fu_541_p2_funnel__9        |      8|
|133   |        add_ln703_4320_reg_9630_reg                                                               |\conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s_fu_207/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0_fu_182/mul_ln1118_2979_reg_8352_reg_funnel__4     |      8|
|134   |        mul_ln1118_2988_fu_573_p2                                                                 |\conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s_fu_207/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0_fu_182/mul_ln1118_3009_fu_541_p2_funnel__8        |      8|
|135   |        add_ln703_4318_reg_9625_reg                                                               |\conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s_fu_207/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0_fu_182/mul_ln1118_2979_reg_8352_reg_funnel__3     |      8|
|136   |        mul_ln1118_2994_fu_555_p2                                                                 |\conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s_fu_207/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0_fu_182/mul_ln1118_3009_fu_541_p2_funnel__3        |      8|
|137   |        add_ln703_4327_reg_9640_reg                                                               |\conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s_fu_207/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0_fu_182/mul_ln1118_2979_reg_8352_reg_funnel__2     |      8|
|138   |        mul_ln1118_2997_fu_543_p2                                                                 |\conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s_fu_207/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0_fu_182/mul_ln1118_3009_fu_541_p2_funnel__7        |      8|
|139   |        mul_ln1118_3000_fu_583_p2                                                                 |\conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s_fu_207/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0_fu_182/mul_ln1118_3009_fu_541_p2_funnel__14       |      8|
|140   |        add_ln703_4331_reg_9650_reg                                                               |\conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s_fu_207/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0_fu_182/mul_ln1118_2979_reg_8352_reg_funnel__5     |      8|
|141   |        mul_ln1118_2998_fu_568_p2                                                                 |\conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s_fu_207/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0_fu_182/mul_ln1118_3009_fu_541_p2_funnel__16       |      8|
|142   |        add_ln703_4329_reg_9645_reg                                                               |\conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s_fu_207/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0_fu_182/add_ln703_4329_reg_9645_reg_funnel         |      8|
|143   |  conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0                          |conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_s                                                                                                                                                                                                         |   8313|
|144   |    grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285             |compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s                                                                                                                                                                                                        |   8271|
|145   |      call_ret1_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_fu_334                  |shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s                                                                                                                                                                                                                     |    387|
|146   |        line_buffer_Array_V_2_0_0_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb                                                                                                                                                                                              |     32|
|147   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_165                                                                                                                                                                                     |     32|
|148   |        line_buffer_Array_V_2_0_1_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_144                                                                                                                                                                                          |     32|
|149   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_164                                                                                                                                                                                     |     32|
|150   |        line_buffer_Array_V_2_0_2_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_145                                                                                                                                                                                          |     32|
|151   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_163                                                                                                                                                                                     |     32|
|152   |        line_buffer_Array_V_2_1_0_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_146                                                                                                                                                                                          |     32|
|153   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_162                                                                                                                                                                                     |     32|
|154   |        line_buffer_Array_V_2_1_1_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_147                                                                                                                                                                                          |     32|
|155   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_161                                                                                                                                                                                     |     32|
|156   |        line_buffer_Array_V_2_1_2_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_148                                                                                                                                                                                          |     32|
|157   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_160                                                                                                                                                                                     |     32|
|158   |        line_buffer_Array_V_2_2_0_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_149                                                                                                                                                                                          |     32|
|159   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_159                                                                                                                                                                                     |     32|
|160   |        line_buffer_Array_V_2_2_1_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_150                                                                                                                                                                                          |     32|
|161   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_158                                                                                                                                                                                     |     32|
|162   |        line_buffer_Array_V_2_2_2_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_151                                                                                                                                                                                          |     32|
|163   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_157                                                                                                                                                                                     |     32|
|164   |        line_buffer_Array_V_2_3_0_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_152                                                                                                                                                                                          |     32|
|165   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_156                                                                                                                                                                                     |     32|
|166   |        line_buffer_Array_V_2_3_1_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_153                                                                                                                                                                                          |     32|
|167   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_155                                                                                                                                                                                     |     32|
|168   |        line_buffer_Array_V_2_3_2_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_154                                                                                                                                                                                          |     35|
|169   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core                                                                                                                                                                                         |     35|
|170   |      grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255                  |dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0                                                                                                                                                                                                               |   5929|
|171   |        mul_ln1118_2946_fu_972_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__10     |      8|
|172   |        mul_ln1118_2955_fu_943_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__8      |      8|
|173   |        mul_ln1118_2958_fu_905_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__49     |      8|
|174   |        add_ln703_4256_fu_70231_p2                                                                |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__11     |      8|
|175   |        add_ln703_4256_reg_71158_reg                                                              |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/add_ln703_4226_reg_71113_reg_funnel__2   |      8|
|176   |        add_ln703_4260_fu_70253_p2                                                                |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__17     |      8|
|177   |        mul_ln1118_2960_fu_920_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__64     |      8|
|178   |        mul_ln1118_2966_fu_902_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__55     |      8|
|179   |        mul_ln1118_2950_fu_981_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__53     |      8|
|180   |        add_ln703_4271_fu_70317_p2                                                                |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/add_ln703_4183_fu_69811_p2_funnel__17    |      8|
|181   |        mul_ln1118_2952_fu_982_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__68     |      8|
|182   |        add_ln703_4270_reg_71183_reg                                                              |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/add_ln703_4184_reg_71063_reg_funnel__3   |      8|
|183   |        add_ln703_4266_fu_70285_p2                                                                |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__57     |      8|
|184   |        add_ln703_4267_fu_70295_p2                                                                |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/add_ln703_4184_reg_71063_reg_funnel__2   |      8|
|185   |        mul_ln1118_2964_fu_915_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__52     |      8|
|186   |        add_ln703_4265_fu_70279_p2                                                                |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__51     |      8|
|187   |        add_ln703_4265_fu_70279_p2__0                                                             |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/add_ln703_4226_reg_71113_reg_funnel__6   |      8|
|188   |        mul_ln1118_2927_fu_984_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__13     |      8|
|189   |        mul_ln1118_2925_fu_900_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__14     |      8|
|190   |        mul_ln1118_2905_fu_914_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__45     |      8|
|191   |        mul_ln1118_2908_fu_918_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__43     |      8|
|192   |        mul_ln1118_2938_fu_909_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__69     |      8|
|193   |        add_ln703_4247_fu_70193_p2                                                                |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/add_ln703_4183_fu_69811_p2_funnel__1     |      8|
|194   |        add_ln703_4245_fu_70177_p2                                                                |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/add_ln703_4183_fu_69811_p2_funnel__15    |      8|
|195   |        add_ln703_4246_reg_71143_reg                                                              |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/add_ln703_4226_reg_71113_reg_funnel__7   |      8|
|196   |        mul_ln1118_2911_fu_938_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__59     |      8|
|197   |        add_ln703_4243_fu_70171_p2                                                                |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__48     |      8|
|198   |        add_ln703_4243_fu_70171_p2__0                                                             |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__41     |      8|
|199   |        mul_ln1118_2903_fu_1015_p2                                                                |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__25     |      8|
|200   |        add_ln703_4239_fu_70135_p2                                                                |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__24     |      8|
|201   |        mul_ln1118_2933_fu_1008_p2                                                                |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__22     |      8|
|202   |        mul_ln1118_2892_fu_1005_p2                                                                |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__9      |      8|
|203   |        mul_ln1118_2898_fu_936_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__6      |      8|
|204   |        add_ln703_4183_fu_69811_p2                                                                |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/add_ln703_4183_fu_69811_p2_funnel        |      8|
|205   |        add_ln703_4184_reg_71063_reg                                                              |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/add_ln703_4184_reg_71063_reg_funnel      |      8|
|206   |        mul_ln1118_2890_fu_1012_p2                                                                |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__61     |      8|
|207   |        mul_ln1118_2885_fu_888_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__58     |      8|
|208   |        mul_ln1118_2882_fu_948_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__20     |      8|
|209   |        add_ln703_4178_fu_69799_p2                                                                |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__71     |      8|
|210   |        mul_ln1118_2873_fu_878_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/add_ln703_4226_reg_71113_reg_funnel__8   |      8|
|211   |        mul_ln1118_2878_fu_1000_p2                                                                |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__19     |      8|
|212   |        mul_ln1118_2874_fu_921_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__30     |      8|
|213   |        add_ln703_4176_fu_69783_p2                                                                |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/add_ln703_4226_reg_71113_reg_funnel__3   |      8|
|214   |        mul_ln1118_2871_fu_895_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__29     |      8|
|215   |        mul_ln1118_fu_1014_p2                                                                     |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__27     |      8|
|216   |        add_ln703_4163_fu_69733_p2                                                                |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/add_ln703_4183_fu_69811_p2_funnel__6     |      8|
|217   |        mul_ln1118_2867_fu_978_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__4      |      8|
|218   |        mul_ln1118_2935_fu_1003_p2                                                                |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__3      |      8|
|219   |        add_ln703_4226_reg_71113_reg                                                              |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/add_ln703_4226_reg_71113_reg_funnel      |      8|
|220   |        mul_ln1118_2931_fu_976_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__1      |      8|
|221   |        mul_ln1118_2900_fu_887_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel         |      8|
|222   |        add_ln703_4230_fu_70087_p2                                                                |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__75     |      8|
|223   |        mul_ln1118_2937_fu_954_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__74     |      8|
|224   |        mul_ln1118_2932_fu_879_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__63     |      8|
|225   |        add_ln703_4276_fu_70333_p2                                                                |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/add_ln703_4184_reg_71063_reg_funnel__4   |      8|
|226   |        mul_ln1118_2957_fu_919_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__60     |      8|
|227   |        mul_ln1118_2956_fu_952_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__56     |      8|
|228   |        mul_ln1118_2969_fu_873_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__54     |      8|
|229   |        mul_ln1118_2941_fu_883_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__50     |      8|
|230   |        mul_ln1118_2967_fu_950_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__44     |      8|
|231   |        add_ln703_4286_fu_70393_p2                                                                |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__42     |      8|
|232   |        add_ln703_4286_fu_70393_p2__0                                                             |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__40     |      8|
|233   |        add_ln703_4286_reg_71208_reg                                                              |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/add_ln703_4226_reg_71113_reg_funnel__5   |      8|
|234   |        mul_ln1118_2943_fu_987_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__37     |      8|
|235   |        add_ln703_4282_fu_70357_p2                                                                |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/add_ln703_4183_fu_69811_p2_funnel__7     |      8|
|236   |        mul_ln1118_2971_fu_977_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__32     |      8|
|237   |        mul_ln1118_2945_fu_962_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__67     |      8|
|238   |        mul_ln1118_2965_fu_999_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__65     |      8|
|239   |        add_ln703_4292_fu_70425_p2                                                                |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/add_ln703_4183_fu_69811_p2_funnel__4     |      8|
|240   |        mul_ln1118_2940_fu_965_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__39     |      8|
|241   |        add_ln703_4289_fu_70399_p2                                                                |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/add_ln703_4183_fu_69811_p2_funnel__11    |      8|
|242   |        add_ln703_4290_reg_71213_reg                                                              |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/add_ln703_4226_reg_71113_reg_funnel__4   |      8|
|243   |        mul_ln1118_2949_fu_1016_p2                                                                |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__35     |      8|
|244   |        mul_ln1118_2936_fu_953_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__38     |      8|
|245   |        add_ln703_4298_fu_70467_p2                                                                |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/add_ln703_4183_fu_69811_p2_funnel__10    |      8|
|246   |        add_ln703_4295_fu_70441_p2                                                                |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/add_ln703_4183_fu_69811_p2_funnel__9     |      8|
|247   |        mul_ln1118_2916_fu_903_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__7      |      8|
|248   |        mul_ln1118_2930_fu_975_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__23     |      8|
|249   |        mul_ln1118_2912_fu_892_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__12     |      8|
|250   |        add_ln703_4212_fu_69975_p2                                                                |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/add_ln703_4183_fu_69811_p2_funnel__13    |      8|
|251   |        mul_ln1118_2918_fu_1019_p2                                                                |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__36     |      8|
|252   |        add_ln703_4221_fu_70043_p2                                                                |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/add_ln703_4183_fu_69811_p2_funnel__8     |      8|
|253   |        mul_ln1118_2924_fu_997_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__72     |      8|
|254   |        add_ln703_4220_fu_70033_p2                                                                |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/add_ln703_4183_fu_69811_p2_funnel__2     |      8|
|255   |        mul_ln1118_2920_fu_872_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__47     |      8|
|256   |        mul_ln1118_2928_fu_1004_p2                                                                |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__73     |      8|
|257   |        add_ln703_4217_fu_70007_p2                                                                |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__62     |      8|
|258   |        mul_ln1118_2875_fu_934_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__26     |      8|
|259   |        add_ln703_4168_fu_69755_p2                                                                |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/add_ln703_4183_fu_69811_p2_funnel__14    |      8|
|260   |        mul_ln1118_2868_fu_939_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__66     |      8|
|261   |        add_ln703_4158_fu_69695_p2                                                                |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/add_ln703_4183_fu_69811_p2_funnel__3     |      8|
|262   |        mul_ln1118_2870_fu_992_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__16     |      8|
|263   |        mul_ln1118_2881_fu_947_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/add_ln703_4226_reg_71113_reg_funnel__1   |      8|
|264   |        mul_ln1118_2872_fu_911_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__15     |      8|
|265   |        add_ln703_4165_reg_71028_reg                                                              |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/add_ln703_4184_reg_71063_reg_funnel__1   |      8|
|266   |        add_ln703_4196_fu_69881_p2                                                                |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/add_ln703_4183_fu_69811_p2_funnel__16    |      8|
|267   |        add_ln703_4197_reg_71083_reg                                                              |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/add_ln703_4226_reg_71113_reg_funnel__9   |      8|
|268   |        mul_ln1118_2883_fu_898_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__70     |      8|
|269   |        add_ln703_4195_reg_71078_reg                                                              |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/add_ln703_4184_reg_71063_reg_funnel__5   |      8|
|270   |        add_ln703_4205_fu_69943_p2                                                                |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/add_ln703_4183_fu_69811_p2_funnel__12    |      8|
|271   |        mul_ln1118_2897_fu_935_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__34     |      8|
|272   |        add_ln703_4203_fu_69923_p2                                                                |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__31     |      8|
|273   |        mul_ln1118_2889_fu_951_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__28     |      8|
|274   |        add_ln703_4201_fu_69907_p2                                                                |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/add_ln703_4183_fu_69811_p2_funnel__5     |      8|
|275   |        mul_ln1118_2886_fu_929_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__2      |      8|
|276   |        add_ln703_4200_fu_69897_p2                                                                |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__46     |      8|
|277   |        mul_ln1118_2884_fu_974_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__33     |      8|
|278   |        mul_ln1118_2891_fu_906_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__21     |      8|
|279   |        mul_ln1118_2929_fu_923_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__18     |      8|
|280   |        mul_ln1118_2910_fu_949_p2                                                                 |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/mul_ln1118_2900_fu_887_p2_funnel__5      |      8|
|281   |  dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0                             |dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_s                                                                                                                                                                                                            | 141413|
|282   |    grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416                |dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s                                                                                                                                                                                                            | 137624|
|283   |      add_ln703_3220_fu_36492646_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__183                                                                                     |      8|
|284   |      mul_ln1118_2022_reg_6348475_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_2707_reg_36510045_reg_funnel__1                                                                                 |      8|
|285   |      mul_ln1118_1829_fu_5366_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__30                                                                                     |      8|
|286   |      mul_ln1118_1944_fu_3686_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__20                                                                                     |      8|
|287   |      mul_ln1118_1888_fu_3912_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__71                                                                                     |      8|
|288   |      mul_ln1118_2103_fu_5306_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__84                                                                                     |      8|
|289   |      mul_ln1118_2489_fu_3671_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__37                                                                                     |      8|
|290   |      mul_ln1118_2087_fu_4090_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__27                                                                                     |      8|
|291   |      mul_ln1118_2108_fu_5973_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__29                                                                                     |      8|
|292   |      mul_ln1118_1972_fu_3191_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__49                                                                                     |      8|
|293   |      add_ln703_2573_fu_36488726_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__68                                                                                     |      8|
|294   |      add_ln703_2573_fu_36488726_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__85                                                                                     |      8|
|295   |      mul_ln1118_2193_fu_3380_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__15                                                                                     |      8|
|296   |      mul_ln1118_2036_fu_3029_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__8                                                                                      |      8|
|297   |      mul_ln1118_1700_fu_5452_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__76                                                                                     |      8|
|298   |      add_ln703_3505_fu_36494391_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_3505_fu_36494391_p2_funnel                                                                                      |      8|
|299   |      mul_ln1118_2796_fu_3226_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__53                                                                                     |      8|
|300   |      add_ln703_3504_fu_36494381_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__43                                                                                     |      8|
|301   |      mul_ln1118_1682_fu_5434_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__7                                                                                      |      8|
|302   |      add_ln703_3820_fu_36496441_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_3505_fu_36494391_p2_funnel__3                                                                                   |      8|
|303   |      mul_ln1118_2017_fu_4684_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__24                                                                                     |      8|
|304   |      add_ln703_3819_fu_36496431_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__39                                                                                     |      8|
|305   |      mul_ln1118_2821_fu_2666_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__47                                                                                     |      8|
|306   |      mul_ln1118_1800_fu_4709_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__89                                                                                     |      8|
|307   |      add_ln703_3818_fu_36496421_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__66                                                                                     |      8|
|308   |      mul_ln1118_2862_fu_3032_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__13                                                                                     |      8|
|309   |      mul_ln1118_2234_fu_3962_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__77                                                                                     |      8|
|310   |      add_ln703_3810_fu_36496373_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__33                                                                                     |      8|
|311   |      add_ln703_3810_fu_36496373_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__72                                                                                     |      8|
|312   |      add_ln703_3810_reg_36511255_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_3810_reg_36511255_reg_funnel                                                                                    |      8|
|313   |      mul_ln1118_2740_fu_6536_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__32                                                                                     |      8|
|314   |      mul_ln1118_2677_fu_6442_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__25                                                                                     |      8|
|315   |      mul_ln1118_2700_fu_5691_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__26                                                                                     |      8|
|316   |      mul_ln1118_2781_fu_3716_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__22                                                                                     |      8|
|317   |      mul_ln1118_1729_fu_5385_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__19                                                                                     |      8|
|318   |      add_ln703_3806_fu_36496337_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__12                                                                                     |      8|
|319   |      mul_ln1118_2800_fu_4391_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__54                                                                                     |      8|
|320   |      mul_ln1118_2619_fu_4204_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__48                                                                                     |      8|
|321   |      add_ln703_2799_fu_36490096_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__82                                                                                     |      8|
|322   |      add_ln703_2799_fu_36490096_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__79                                                                                     |      8|
|323   |      add_ln703_2799_reg_36510155_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_3810_reg_36511255_reg_funnel__6                                                                                 |      8|
|324   |      mul_ln1118_2727_fu_5913_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__69                                                                                     |      8|
|325   |      mul_ln1118_2161_fu_6164_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__80                                                                                     |      8|
|326   |      add_ln703_2796_reg_36510150_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_2796_reg_36510150_reg_funnel                                                                                    |      8|
|327   |      mul_ln1118_2184_fu_5049_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__55                                                                                     |      8|
|328   |      mul_ln1118_2788_fu_4354_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__42                                                                                     |      8|
|329   |      add_ln703_2783_fu_36489970_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__59                                                                                     |      8|
|330   |      add_ln703_2783_fu_36489970_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__44                                                                                     |      8|
|331   |      mul_ln1118_2846_fu_3535_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__16                                                                                     |      8|
|332   |      add_ln703_2782_fu_36489960_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__61                                                                                     |      8|
|333   |      add_ln703_2782_fu_36489960_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__2                                                                                      |      8|
|334   |      add_ln703_2783_fu_36489970_p2__1                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_2783_fu_36489970_p2__1_funnel                                                                                   |      8|
|335   |      mul_ln1118_2259_fu_5677_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__28                                                                                     |      8|
|336   |      add_ln703_3969_fu_36497341_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__87                                                                                     |      8|
|337   |      add_ln703_3969_reg_36511435_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_3810_reg_36511255_reg_funnel__2                                                                                 |      8|
|338   |      mul_ln1118_2011_fu_4019_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__18                                                                                     |      8|
|339   |      add_ln703_2598_fu_36488894_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__45                                                                                     |      8|
|340   |      add_ln703_2706_fu_36489516_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__17                                                                                     |      8|
|341   |      add_ln703_2707_reg_36510045_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_2707_reg_36510045_reg_funnel                                                                                    |      8|
|342   |      mul_ln1118_2683_fu_5735_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__14                                                                                     |      8|
|343   |      add_ln703_2705_reg_36510040_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_3810_reg_36511255_reg_funnel__1                                                                                 |      8|
|344   |      mul_ln1118_2282_fu_2655_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__10                                                                                     |      8|
|345   |      add_ln703_2704_fu_36489504_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__5                                                                                      |      8|
|346   |      mul_ln1118_2640_fu_4258_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__4                                                                                      |      8|
|347   |      add_ln703_2703_fu_36489494_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_2703_fu_36489494_p2_funnel                                                                                      |      8|
|348   |      mul_ln1118_1424_fu_5127_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__31                                                                                     |      8|
|349   |      mul_ln1118_2606_fu_3575_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__75                                                                                     |      8|
|350   |      add_ln703_2521_fu_36488350_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__74                                                                                     |      8|
|351   |      add_ln703_2521_fu_36488350_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__67                                                                                     |      8|
|352   |      add_ln703_2521_reg_36509840_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_3810_reg_36511255_reg_funnel__3                                                                                 |      8|
|353   |      mul_ln1118_2860_fu_4312_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__64                                                                                     |      8|
|354   |      add_ln703_3686_fu_36495567_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__62                                                                                     |      8|
|355   |      mul_ln1118_1704_fu_5456_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__60                                                                                     |      8|
|356   |      add_ln703_3824_fu_36496473_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_3505_fu_36494391_p2_funnel__5                                                                                   |      8|
|357   |      mul_ln1118_1929_fu_5179_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__52                                                                                     |      8|
|358   |      mul_ln1118_2007_fu_3236_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__51                                                                                     |      8|
|359   |      add_ln703_2889_fu_36490646_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_3505_fu_36494391_p2_funnel__4                                                                                   |      8|
|360   |      add_ln703_3599_fu_36494982_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_3505_fu_36494391_p2_funnel__2                                                                                   |      8|
|361   |      mul_ln1118_2434_fu_4535_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__78                                                                                     |      8|
|362   |      add_ln703_3596_fu_36494976_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__73                                                                                     |      8|
|363   |      add_ln703_3596_fu_36494976_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__11                                                                                     |      8|
|364   |      add_ln703_3596_fu_36494976_p2__1                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__1                                                                                      |      8|
|365   |      add_ln703_3596_reg_36511035_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_3810_reg_36511255_reg_funnel__5                                                                                 |      8|
|366   |      mul_ln1118_1678_fu_4874_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__46                                                                                     |      8|
|367   |      add_ln703_3591_fu_36494944_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__58                                                                                     |      8|
|368   |      mul_ln1118_2309_fu_3146_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__92                                                                                     |      8|
|369   |      mul_ln1118_2476_fu_6112_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__23                                                                                     |      8|
|370   |      mul_ln1118_2859_fu_4311_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__83                                                                                     |      8|
|371   |      add_ln703_3582_fu_36494890_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__65                                                                                     |      8|
|372   |      add_ln703_3582_reg_36511015_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_3810_reg_36511255_reg_funnel__4                                                                                 |      8|
|373   |      mul_ln1118_2718_fu_5710_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__81                                                                                     |      8|
|374   |      add_ln703_3580_reg_36511010_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_3580_reg_36511010_reg_funnel                                                                                    |      8|
|375   |      mul_ln1118_2396_fu_3517_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel                                                                                         |      8|
|376   |      add_ln703_3531_fu_36494569_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__91                                                                                     |      8|
|377   |      mul_ln1118_2112_fu_4150_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__90                                                                                     |      8|
|378   |      add_ln703_3571_fu_36494846_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__88                                                                                     |      8|
|379   |      add_ln703_3571_reg_36510995_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_3810_reg_36511255_reg_funnel__7                                                                                 |      8|
|380   |      mul_ln1118_1427_fu_6594_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__86                                                                                     |      8|
|381   |      add_ln703_3569_reg_36510990_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_2707_reg_36510045_reg_funnel__2                                                                                 |      8|
|382   |      mul_ln1118_2342_fu_5867_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__70                                                                                     |      8|
|383   |      mul_ln1118_2596_fu_2883_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__57                                                                                     |      8|
|384   |      mul_ln1118_2572_fu_6449_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__50                                                                                     |      8|
|385   |      add_ln703_2832_fu_36490256_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__41                                                                                     |      8|
|386   |      mul_ln1118_2006_fu_3235_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__40                                                                                     |      8|
|387   |      mul_ln1118_2706_fu_5589_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__38                                                                                     |      8|
|388   |      mul_ln1118_1892_fu_5039_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__35                                                                                     |      8|
|389   |      add_ln703_2021_fu_36485089_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_3505_fu_36494391_p2_funnel__1                                                                                   |      8|
|390   |      mul_ln1118_2471_fu_3791_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__21                                                                                     |      8|
|391   |      add_ln703_3152_fu_36492221_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__6                                                                                      |      8|
|392   |      mul_ln1118_2166_fu_2795_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__63                                                                                     |      8|
|393   |      add_ln703_3150_fu_36492209_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__56                                                                                     |      8|
|394   |      mul_ln1118_2601_fu_3570_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__36                                                                                     |      8|
|395   |      mul_ln1118_1718_fu_5074_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__34                                                                                     |      8|
|396   |      add_ln703_3155_fu_36492233_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_3155_fu_36492233_p2_funnel                                                                                      |      8|
|397   |      mul_ln1118_2731_fu_3386_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__3                                                                                      |      8|
|398   |      add_ln703_3163_fu_36492292_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2396_fu_3517_p2_funnel__9                                                                                      |      8|
|399   |      mul_ln1118_1837_reg_6348719_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1837_reg_6348719_reg_funnel                                                                                    |      8|
|400   |      add_ln703_2012_fu_36485035_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_2012_fu_36485035_p2_funnel                                                                                      |      8|
|401   |      add_ln703_2012_reg_36509485_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_2012_reg_36509485_reg_funnel                                                                                    |      8|
|402   |      mul_ln1118_1971_fu_6387_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_2020_fu_36485079_p2__0_funnel__3                                                                                |      8|
|403   |      mul_ln1118_1813_fu_4720_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_2020_fu_36485079_p2__0_funnel__2                                                                                |      8|
|404   |      add_ln703_2020_fu_36485079_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_2020_fu_36485079_p2__0_funnel__1                                                                                |      8|
|405   |      add_ln703_2020_fu_36485079_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_2020_fu_36485079_p2__0_funnel                                                                                   |      8|
|406   |      add_ln703_2031_fu_36498285_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_2031_fu_36498285_p2_funnel                                                                                      |      8|
|407   |      add_ln703_2528_fu_36488398_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__117                                                                                     |      8|
|408   |      mul_ln1118_1886_reg_6349164_reg                                                             |mul_ln1118_1886_reg_6349164_reg_funnel                                                                                                                                                                                                                                        |      8|
|409   |      add_ln703_2786_fu_36489996_p2                                                               |add_ln703_2786_fu_36489996_p2_funnel                                                                                                                                                                                                                                          |      8|
|410   |      mul_ln1118_2505_fu_4918_p2                                                                  |mul_ln1118_2719_fu_5165_p2_funnel__12                                                                                                                                                                                                                                         |      8|
|411   |      mul_ln1118_2319_fu_6024_p2                                                                  |mul_ln1118_2719_fu_5165_p2_funnel__19                                                                                                                                                                                                                                         |      8|
|412   |      mul_ln1118_2122_fu_4519_p2                                                                  |mul_ln1118_2719_fu_5165_p2_funnel__25                                                                                                                                                                                                                                         |      8|
|413   |      mul_ln1118_2451_fu_4554_p2                                                                  |mul_ln1118_2719_fu_5165_p2_funnel__15                                                                                                                                                                                                                                         |      8|
|414   |      mul_ln1118_1724_fu_4365_p2                                                                  |mul_ln1118_2719_fu_5165_p2_funnel__27                                                                                                                                                                                                                                         |      8|
|415   |      mul_ln1118_2490_fu_6480_p2                                                                  |mul_ln1118_2719_fu_5165_p2_funnel__3                                                                                                                                                                                                                                          |      8|
|416   |      mul_ln1118_2513_fu_6607_p2                                                                  |mul_ln1118_2719_fu_5165_p2_funnel__7                                                                                                                                                                                                                                          |      8|
|417   |      mul_ln1118_2453_fu_4556_p2                                                                  |mul_ln1118_2719_fu_5165_p2_funnel__10                                                                                                                                                                                                                                         |      8|
|418   |      mul_ln1118_2104_fu_5307_p2                                                                  |mul_ln1118_2719_fu_5165_p2_funnel__6                                                                                                                                                                                                                                          |      8|
|419   |      mul_ln1118_2123_fu_5043_p2                                                                  |mul_ln1118_2719_fu_5165_p2_funnel__22                                                                                                                                                                                                                                         |      8|
|420   |      mul_ln1118_2027_fu_5670_p2                                                                  |mul_ln1118_2719_fu_5165_p2_funnel__23                                                                                                                                                                                                                                         |      8|
|421   |      mul_ln1118_1674_fu_4866_p2                                                                  |mul_ln1118_2719_fu_5165_p2_funnel__21                                                                                                                                                                                                                                         |      8|
|422   |      mul_ln1118_2578_fu_4827_p2                                                                  |mul_ln1118_2719_fu_5165_p2_funnel__11                                                                                                                                                                                                                                         |      8|
|423   |      mul_ln1118_2626_fu_3093_p2                                                                  |mul_ln1118_2719_fu_5165_p2_funnel__8                                                                                                                                                                                                                                          |      8|
|424   |      mul_ln1118_2647_fu_5470_p2                                                                  |mul_ln1118_2719_fu_5165_p2_funnel__24                                                                                                                                                                                                                                         |      8|
|425   |      mul_ln1118_2472_fu_4100_p2                                                                  |mul_ln1118_2719_fu_5165_p2_funnel__20                                                                                                                                                                                                                                         |      8|
|426   |      mul_ln1118_2511_fu_5242_p2                                                                  |mul_ln1118_2719_fu_5165_p2_funnel__4                                                                                                                                                                                                                                          |      8|
|427   |      mul_ln1118_2324_fu_3976_p2                                                                  |mul_ln1118_2719_fu_5165_p2_funnel__26                                                                                                                                                                                                                                         |      8|
|428   |      mul_ln1118_2346_fu_5871_p2                                                                  |mul_ln1118_2719_fu_5165_p2_funnel__2                                                                                                                                                                                                                                          |      8|
|429   |      mul_ln1118_2450_fu_4553_p2                                                                  |mul_ln1118_2719_fu_5165_p2_funnel__9                                                                                                                                                                                                                                          |      8|
|430   |      mul_ln1118_2432_fu_4533_p2                                                                  |mul_ln1118_2719_fu_5165_p2_funnel__1                                                                                                                                                                                                                                          |      8|
|431   |      mul_ln1118_2374_fu_5900_p2                                                                  |mul_ln1118_2719_fu_5165_p2_funnel__14                                                                                                                                                                                                                                         |      8|
|432   |      mul_ln1118_2656_fu_4287_p2                                                                  |mul_ln1118_2719_fu_5165_p2_funnel__18                                                                                                                                                                                                                                         |      8|
|433   |      mul_ln1118_2719_fu_5165_p2                                                                  |mul_ln1118_2719_fu_5165_p2_funnel                                                                                                                                                                                                                                             |      8|
|434   |      mul_ln1118_2331_fu_5037_p2                                                                  |mul_ln1118_2719_fu_5165_p2_funnel__17                                                                                                                                                                                                                                         |      8|
|435   |      mul_ln1118_2495_fu_4433_p2                                                                  |mul_ln1118_2719_fu_5165_p2_funnel__13                                                                                                                                                                                                                                         |      8|
|436   |      add_ln703_3633_fu_36495201_p2                                                               |mul_ln1118_2719_fu_5165_p2_funnel__5                                                                                                                                                                                                                                          |      8|
|437   |      add_ln703_3633_reg_36511070_reg                                                             |add_ln703_3633_reg_36511070_reg_funnel                                                                                                                                                                                                                                        |      8|
|438   |      mul_ln1118_2716_fu_5707_p2                                                                  |mul_ln1118_2719_fu_5165_p2_funnel__16                                                                                                                                                                                                                                         |      8|
|439   |      mul_ln1118_2026_reg_6348706_reg                                                             |add_ln703_2944_reg_36509029_reg_funnel__2                                                                                                                                                                                                                                     |      8|
|440   |      mul_ln1118_2515_fu_4339_p2                                                                  |add_ln703_3331_fu_36493371_p2_funnel__1                                                                                                                                                                                                                                       |      8|
|441   |      add_ln703_3458_fu_36494110_p2                                                               |add_ln703_3331_fu_36493371_p2_funnel__19                                                                                                                                                                                                                                      |      8|
|442   |      add_ln703_3458_reg_36510875_reg                                                             |add_ln703_2442_reg_36509760_reg_funnel__2                                                                                                                                                                                                                                     |      8|
|443   |      mul_ln1118_2308_fu_6197_p2                                                                  |add_ln703_3331_fu_36493371_p2_funnel__17                                                                                                                                                                                                                                      |      8|
|444   |      add_ln703_3455_fu_36494084_p2                                                               |add_ln703_3455_fu_36494084_p2_funnel                                                                                                                                                                                                                                          |      8|
|445   |      mul_ln1118_2857_fu_3546_p2                                                                  |add_ln703_3331_fu_36493371_p2_funnel__23                                                                                                                                                                                                                                      |      8|
|446   |      mul_ln1118_2217_fu_5672_p2                                                                  |add_ln703_3331_fu_36493371_p2_funnel__21                                                                                                                                                                                                                                      |      8|
|447   |      add_ln703_2442_fu_36487823_p2                                                               |add_ln703_3331_fu_36493371_p2_funnel__14                                                                                                                                                                                                                                      |      8|
|448   |      add_ln703_2442_fu_36487823_p2__0                                                            |add_ln703_3331_fu_36493371_p2_funnel__15                                                                                                                                                                                                                                      |      8|
|449   |      add_ln703_2442_reg_36509760_reg                                                             |add_ln703_2442_reg_36509760_reg_funnel                                                                                                                                                                                                                                        |      8|
|450   |      mul_ln1118_2518_fu_4988_p2                                                                  |add_ln703_3331_fu_36493371_p2_funnel__4                                                                                                                                                                                                                                       |      8|
|451   |      mul_ln1118_2653_fu_2623_p2                                                                  |add_ln703_3331_fu_36493371_p2_funnel__16                                                                                                                                                                                                                                      |      8|
|452   |      add_ln703_3648_fu_36495287_p2                                                               |add_ln703_3648_fu_36495287_p2_funnel                                                                                                                                                                                                                                          |      8|
|453   |      mul_ln1118_2818_fu_6605_p2                                                                  |add_ln703_3331_fu_36493371_p2_funnel__11                                                                                                                                                                                                                                      |      8|
|454   |      mul_ln1118_2173_fu_3357_p2                                                                  |add_ln703_3331_fu_36493371_p2_funnel__10                                                                                                                                                                                                                                      |      8|
|455   |      add_ln703_2254_reg_36508979_reg                                                             |add_ln703_2944_reg_36509029_reg_funnel__1                                                                                                                                                                                                                                     |      8|
|456   |      add_ln703_2888_fu_36490640_p2                                                               |add_ln703_2888_fu_36490640_p2_funnel                                                                                                                                                                                                                                          |      8|
|457   |      mul_ln1118_2176_fu_2806_p2                                                                  |add_ln703_3331_fu_36493371_p2_funnel__6                                                                                                                                                                                                                                       |      8|
|458   |      mul_ln1118_1974_fu_3194_p2                                                                  |add_ln703_3331_fu_36493371_p2_funnel__7                                                                                                                                                                                                                                       |      8|
|459   |      add_ln703_3331_fu_36493371_p2                                                               |add_ln703_3331_fu_36493371_p2_funnel                                                                                                                                                                                                                                          |      8|
|460   |      add_ln703_3331_fu_36493371_p2__0                                                            |add_ln703_3331_fu_36493371_p2__0_funnel                                                                                                                                                                                                                                       |      8|
|461   |      mul_ln1118_2499_fu_5293_p2                                                                  |add_ln703_3331_fu_36493371_p2_funnel__18                                                                                                                                                                                                                                      |      8|
|462   |      add_ln703_3887_fu_36496829_p2                                                               |add_ln703_2888_fu_36490640_p2_funnel__1                                                                                                                                                                                                                                       |      8|
|463   |      mul_ln1118_1898_fu_3924_p2                                                                  |add_ln703_3331_fu_36493371_p2_funnel__22                                                                                                                                                                                                                                      |      8|
|464   |      mul_ln1118_2130_fu_2893_p2                                                                  |add_ln703_3331_fu_36493371_p2_funnel__3                                                                                                                                                                                                                                       |      8|
|465   |      mul_ln1118_1853_fu_2779_p2                                                                  |add_ln703_3331_fu_36493371_p2_funnel__9                                                                                                                                                                                                                                       |      8|
|466   |      add_ln703_2941_fu_36490980_p2                                                               |add_ln703_3331_fu_36493371_p2_funnel__8                                                                                                                                                                                                                                       |      8|
|467   |      add_ln703_2941_reg_36510315_reg                                                             |add_ln703_2442_reg_36509760_reg_funnel__1                                                                                                                                                                                                                                     |      8|
|468   |      mul_ln1118_2163_fu_2792_p2                                                                  |add_ln703_3331_fu_36493371_p2_funnel__2                                                                                                                                                                                                                                       |      8|
|469   |      mul_ln1118_1345_fu_4250_p2                                                                  |add_ln703_3331_fu_36493371_p2_funnel__13                                                                                                                                                                                                                                      |      8|
|470   |      mul_ln1118_1495_fu_2995_p2                                                                  |add_ln703_3331_fu_36493371_p2_funnel__5                                                                                                                                                                                                                                       |      8|
|471   |      mul_ln1118_1107_fu_4512_p2                                                                  |add_ln703_3331_fu_36493371_p2_funnel__20                                                                                                                                                                                                                                      |      8|
|472   |      add_ln703_2944_reg_36509029_reg                                                             |add_ln703_2944_reg_36509029_reg_funnel                                                                                                                                                                                                                                        |      8|
|473   |      mul_ln1118_2447_fu_4549_p2                                                                  |add_ln703_3331_fu_36493371_p2_funnel__12                                                                                                                                                                                                                                      |      8|
|474   |      mul_ln1118_1521_reg_6349655_pp0_iter1_reg_reg                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1521_reg_6349655_pp0_iter1_reg_reg_funnel                                                                      |      8|
|475   |      mul_ln1118_1368_reg_6349323_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1368_reg_6349323_reg_funnel                                                                                    |      8|
|476   |      add_ln703_1681_fu_36483059_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1681_fu_36483059_p2_funnel                                                                                      |      8|
|477   |      mul_ln1118_2742_fu_5455_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__13                                                                                     |      8|
|478   |      mul_ln1118_2636_fu_3612_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__72                                                                                     |      8|
|479   |      mul_ln1118_2702_fu_5693_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__68                                                                                     |      8|
|480   |      mul_ln1118_2139_fu_4033_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__65                                                                                     |      8|
|481   |      mul_ln1118_2565_fu_4484_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__63                                                                                     |      8|
|482   |      mul_ln1118_2708_fu_5699_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__49                                                                                     |      8|
|483   |      mul_ln1118_2553_fu_6257_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__86                                                                                     |      8|
|484   |      mul_ln1118_2645_fu_3367_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__90                                                                                     |      8|
|485   |      mul_ln1118_2088_fu_5728_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__106                                                                                    |      8|
|486   |      mul_ln1118_2250_fu_5198_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__105                                                                                    |      8|
|487   |      mul_ln1118_2208_fu_4471_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__102                                                                                    |      8|
|488   |      mul_ln1118_2429_fu_5133_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__100                                                                                    |      8|
|489   |      add_ln703_2592_fu_36488852_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__96                                                                                     |      8|
|490   |      mul_ln1118_2037_fu_4604_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__93                                                                                     |      8|
|491   |      add_ln703_3754_reg_36509129_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_2700_reg_36510030_reg_funnel__1                                                                                 |      8|
|492   |      mul_ln1118_2835_fu_5101_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__111                                                                                    |      8|
|493   |      mul_ln1118_2855_fu_3667_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__110                                                                                    |      8|
|494   |      mul_ln1118_2713_fu_4555_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__109                                                                                    |      8|
|495   |      mul_ln1118_2735_fu_6512_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__108                                                                                    |      8|
|496   |      mul_ln1118_2755_fu_3993_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__107                                                                                    |      8|
|497   |      mul_ln1118_2366_fu_6493_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__98                                                                                     |      8|
|498   |      mul_ln1118_2320_fu_5402_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__95                                                                                     |      8|
|499   |      mul_ln1118_2593_fu_5462_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__91                                                                                     |      8|
|500   |      add_ln703_2700_fu_36489478_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__89                                                                                     |      8|
|501   |      add_ln703_2700_fu_36489478_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__88                                                                                     |      8|
|502   |      add_ln703_2700_reg_36510030_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_2700_reg_36510030_reg_funnel                                                                                    |      8|
|503   |      add_ln703_3065_fu_36491708_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_3882_fu_36496791_p2_funnel__7                                                                                   |      8|
|504   |      mul_ln1118_2668_fu_5711_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__79                                                                                     |      8|
|505   |      add_ln703_3064_fu_36491698_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__76                                                                                     |      8|
|506   |      mul_ln1118_2831_fu_6290_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__104                                                                                    |      8|
|507   |      mul_ln1118_2624_fu_3597_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__103                                                                                    |      8|
|508   |      add_ln703_3063_reg_36510440_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_2661_reg_36509970_reg_funnel__1                                                                                 |      8|
|509   |      mul_ln1118_1326_fu_4222_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__97                                                                                     |      8|
|510   |      mul_ln1118_2622_fu_3087_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__94                                                                                     |      8|
|511   |      mul_ln1118_2644_fu_3982_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__19                                                                                     |      8|
|512   |      mul_ln1118_2407_fu_5594_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__17                                                                                     |      8|
|513   |      mul_ln1118_2620_fu_6486_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__15                                                                                     |      8|
|514   |      mul_ln1118_2025_fu_3162_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__14                                                                                     |      8|
|515   |      add_ln703_2827_fu_36490218_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_3882_fu_36496791_p2_funnel__1                                                                                   |      8|
|516   |      mul_ln1118_2121_fu_4002_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__11                                                                                     |      8|
|517   |      mul_ln1118_2506_fu_2976_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__10                                                                                     |      8|
|518   |      mul_ln1118_1670_reg_6349626_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1368_reg_6349323_reg_funnel__1                                                                                 |      8|
|519   |      mul_ln1118_1576_fu_2796_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__45                                                                                     |      8|
|520   |      mul_ln1118_1275_fu_2867_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__43                                                                                     |      8|
|521   |      mul_ln1118_2544_fu_4404_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__42                                                                                     |      8|
|522   |      mul_ln1118_2562_fu_5260_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__41                                                                                     |      8|
|523   |      mul_ln1118_2458_fu_3960_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__38                                                                                     |      8|
|524   |      mul_ln1118_2479_fu_4400_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__37                                                                                     |      8|
|525   |      mul_ln1118_2418_fu_3016_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__57                                                                                     |      8|
|526   |      mul_ln1118_2438_fu_4539_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__55                                                                                     |      8|
|527   |      mul_ln1118_2334_fu_5664_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__52                                                                                     |      8|
|528   |      mul_ln1118_2379_fu_5266_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__87                                                                                     |      8|
|529   |      mul_ln1118_1806_fu_3356_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__40                                                                                     |      8|
|530   |      mul_ln1118_2843_fu_5642_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel                                                                                         |      8|
|531   |      mul_ln1118_2463_fu_4567_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__29                                                                                     |      8|
|532   |      mul_ln1118_2141_fu_3895_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__81                                                                                     |      8|
|533   |      mul_ln1118_2404_fu_3035_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__69                                                                                     |      8|
|534   |      add_ln703_2661_reg_36509970_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_2661_reg_36509970_reg_funnel                                                                                    |      8|
|535   |      mul_ln1118_2202_fu_5115_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__83                                                                                     |      8|
|536   |      add_ln703_2656_fu_36489256_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__116                                                                                    |      8|
|537   |      mul_ln1118_2384_fu_3247_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__61                                                                                     |      8|
|538   |      mul_ln1118_2739_fu_3715_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__112                                                                                    |      8|
|539   |      mul_ln1118_2799_fu_3744_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__71                                                                                     |      8|
|540   |      mul_ln1118_2676_fu_4045_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__115                                                                                    |      8|
|541   |      mul_ln1118_2699_fu_5690_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__77                                                                                     |      8|
|542   |      mul_ln1118_946_fu_5557_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__60                                                                                     |      8|
|543   |      mul_ln1118_2589_fu_4602_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__73                                                                                     |      8|
|544   |      add_ln703_3844_fu_36496573_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__44                                                                                     |      8|
|545   |      mul_ln1118_2801_fu_3752_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__12                                                                                     |      8|
|546   |      add_ln703_3843_fu_36496563_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__18                                                                                     |      8|
|547   |      add_ln703_3843_fu_36496563_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__64                                                                                     |      8|
|548   |      mul_ln1118_2581_fu_2946_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__36                                                                                     |      8|
|549   |      mul_ln1118_2605_fu_3574_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__101                                                                                    |      8|
|550   |      mul_ln1118_2672_fu_4321_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__99                                                                                     |      8|
|551   |      mul_ln1118_2775_fu_6527_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__85                                                                                     |      8|
|552   |      mul_ln1118_2649_fu_2935_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__80                                                                                     |      8|
|553   |      mul_ln1118_2535_fu_6425_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__75                                                                                     |      8|
|554   |      mul_ln1118_815_fu_4430_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__67                                                                                     |      8|
|555   |      add_ln703_2267_fu_36486702_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_3882_fu_36496791_p2_funnel__5                                                                                   |      8|
|556   |      mul_ln1118_1401_fu_3427_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__62                                                                                     |      8|
|557   |      add_ln703_3161_fu_36492272_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1681_fu_36483059_p2_funnel__1                                                                                   |      8|
|558   |      mul_ln1118_1052_fu_2800_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__59                                                                                     |      8|
|559   |      mul_ln1118_2558_fu_5326_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__54                                                                                     |      8|
|560   |      mul_ln1118_2582_fu_5630_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__51                                                                                     |      8|
|561   |      mul_ln1118_2836_fu_5389_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__50                                                                                     |      8|
|562   |      add_ln703_3408_fu_36493816_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__46                                                                                     |      8|
|563   |      mul_ln1118_2373_fu_5899_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__39                                                                                     |      8|
|564   |      add_ln703_3412_fu_36493842_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_3882_fu_36496791_p2_funnel__3                                                                                   |      8|
|565   |      mul_ln1118_2539_fu_4396_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__32                                                                                     |      8|
|566   |      mul_ln1118_2131_fu_4457_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__28                                                                                     |      8|
|567   |      mul_ln1118_2034_fu_4646_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__7                                                                                      |      8|
|568   |      mul_ln1118_2073_fu_5269_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__1                                                                                      |      8|
|569   |      mul_ln1118_2738_fu_3284_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__9                                                                                      |      8|
|570   |      mul_ln1118_2516_fu_5430_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__25                                                                                     |      8|
|571   |      mul_ln1118_2584_fu_4390_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__24                                                                                     |      8|
|572   |      mul_ln1118_2375_fu_5311_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__21                                                                                     |      8|
|573   |      mul_ln1118_2717_fu_6335_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__84                                                                                     |      8|
|574   |      mul_ln1118_2607_fu_3576_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__78                                                                                     |      8|
|575   |      mul_ln1118_2092_fu_6363_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__74                                                                                     |      8|
|576   |      add_ln703_3498_fu_36461664_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__70                                                                                     |      8|
|577   |      add_ln703_3497_fu_36461654_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_3882_fu_36496791_p2_funnel__6                                                                                   |      8|
|578   |      mul_ln1118_2433_fu_4534_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__16                                                                                     |      8|
|579   |      add_ln703_3503_fu_36494371_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__47                                                                                     |      8|
|580   |      add_ln703_3503_fu_36494371_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__6                                                                                      |      8|
|581   |      add_ln703_3503_fu_36494371_p2__1                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__35                                                                                     |      8|
|582   |      mul_ln1118_2829_fu_6617_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__5                                                                                      |      8|
|583   |      mul_ln1118_2848_fu_4557_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__92                                                                                     |      8|
|584   |      mul_ln1118_2789_fu_4761_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__26                                                                                     |      8|
|585   |      mul_ln1118_2809_fu_3241_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__20                                                                                     |      8|
|586   |      mul_ln1118_2748_fu_2846_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__56                                                                                     |      8|
|587   |      mul_ln1118_2769_fu_5308_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__82                                                                                     |      8|
|588   |      mul_ln1118_2612_fu_3076_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__8                                                                                      |      8|
|589   |      mul_ln1118_2741_fu_3825_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__23                                                                                     |      8|
|590   |      mul_ln1118_2635_fu_3106_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__3                                                                                      |      8|
|591   |      mul_ln1118_2823_fu_4796_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__22                                                                                     |      8|
|592   |      mul_ln1118_2480_fu_6026_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__66                                                                                     |      8|
|593   |      add_ln703_3882_fu_36496791_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_3882_fu_36496791_p2_funnel                                                                                      |      8|
|594   |      mul_ln1118_836_fu_2816_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__113                                                                                    |      8|
|595   |      mul_ln1118_2597_fu_4155_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__114                                                                                    |      8|
|596   |      mul_ln1118_2707_fu_6323_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__27                                                                                     |      8|
|597   |      mul_ln1118_2573_fu_3917_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__30                                                                                     |      8|
|598   |      mul_ln1118_2559_fu_4929_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__33                                                                                     |      8|
|599   |      add_ln703_3467_fu_36494158_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__34                                                                                     |      8|
|600   |      mul_ln1118_2679_fu_5545_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__53                                                                                     |      8|
|601   |      mul_ln1118_2564_fu_6268_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__58                                                                                     |      8|
|602   |      mul_ln1118_2590_fu_4944_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__31                                                                                     |      8|
|603   |      add_ln703_3879_reg_36511335_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_2661_reg_36509970_reg_funnel__2                                                                                 |      8|
|604   |      mul_ln1118_2657_fu_5923_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__2                                                                                      |      8|
|605   |      add_ln703_3876_fu_36496763_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_3882_fu_36496791_p2_funnel__2                                                                                   |      8|
|606   |      mul_ln1118_2783_fu_3718_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__4                                                                                      |      8|
|607   |      mul_ln1118_2757_fu_3543_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_2843_fu_5642_p2_funnel__48                                                                                     |      8|
|608   |      add_ln703_3421_fu_36493880_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_3882_fu_36496791_p2_funnel__4                                                                                   |      8|
|609   |      mul_ln1118_2057_reg_6349233_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1368_reg_6349323_reg_funnel__2                                                                                 |      8|
|610   |      mul_ln1118_1760_reg_6349348_reg                                                             |mul_ln1118_1760_reg_6349348_reg_funnel                                                                                                                                                                                                                                        |      8|
|611   |      add_ln703_1928_fu_36484464_p2                                                               |add_ln703_1928_fu_36484464_p2_funnel                                                                                                                                                                                                                                          |      8|
|612   |      add_ln703_1926_fu_36484444_p2                                                               |add_ln703_1916_fu_36484356_p2_funnel__2                                                                                                                                                                                                                                       |      8|
|613   |      mul_ln1118_1861_fu_3309_p2                                                                  |add_ln703_1916_fu_36484356_p2_funnel__1                                                                                                                                                                                                                                       |      8|
|614   |      add_ln703_1916_fu_36484356_p2                                                               |add_ln703_1916_fu_36484356_p2_funnel                                                                                                                                                                                                                                          |      8|
|615   |      mul_ln1118_1940_reg_6348574_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_2471_reg_36509024_reg_funnel__1                                                                                 |      8|
|616   |      add_ln703_2471_reg_36509024_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_2471_reg_36509024_reg_funnel                                                                                    |      8|
|617   |      mul_ln1118_1632_fu_4891_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1299_fu_2656_p2_funnel__30                                                                                     |      8|
|618   |      mul_ln1118_1200_fu_3683_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1299_fu_2656_p2_funnel__27                                                                                     |      8|
|619   |      add_ln703_2470_fu_36488001_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1299_fu_2656_p2_funnel__24                                                                                     |      8|
|620   |      mul_ln1118_1486_fu_2982_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1299_fu_2656_p2_funnel__21                                                                                     |      8|
|621   |      add_ln703_2458_fu_36487927_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1299_fu_2656_p2_funnel__4                                                                                      |      8|
|622   |      mul_ln1118_1430_fu_3368_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1299_fu_2656_p2_funnel__32                                                                                     |      8|
|623   |      add_ln703_2456_fu_36487907_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_2141_fu_36485882_p2_funnel__3                                                                                   |      8|
|624   |      mul_ln1118_1287_fu_3195_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1299_fu_2656_p2_funnel__34                                                                                     |      8|
|625   |      add_ln703_2454_fu_36487891_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1677_fu_36483027_p2_funnel__1                                                                                   |      8|
|626   |      mul_ln1118_1246_fu_6409_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1299_fu_2656_p2_funnel__28                                                                                     |      8|
|627   |      add_ln703_1465_fu_36482132_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_2141_fu_36485882_p2_funnel__1                                                                                   |      8|
|628   |      mul_ln1118_2031_fu_5597_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1299_fu_2656_p2_funnel__11                                                                                     |      8|
|629   |      mul_ln1118_2251_fu_6016_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1299_fu_2656_p2_funnel__7                                                                                      |      8|
|630   |      mul_ln1118_1815_fu_4722_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1299_fu_2656_p2_funnel__14                                                                                     |      8|
|631   |      mul_ln1118_1973_fu_3710_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1299_fu_2656_p2_funnel__19                                                                                     |      8|
|632   |      mul_ln1118_2012_fu_4916_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1299_fu_2656_p2_funnel__9                                                                                      |      8|
|633   |      mul_ln1118_1299_fu_2656_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1299_fu_2656_p2_funnel                                                                                         |      8|
|634   |      mul_ln1118_1557_fu_3456_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1299_fu_2656_p2_funnel__3                                                                                      |      8|
|635   |      mul_ln1118_1289_fu_5701_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1299_fu_2656_p2_funnel__1                                                                                      |      8|
|636   |      mul_ln1118_1549_fu_3091_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1299_fu_2656_p2_funnel__15                                                                                     |      8|
|637   |      mul_ln1118_1248_reg_6349357_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_2471_reg_36509024_reg_funnel__2                                                                                 |      8|
|638   |      add_ln703_2141_fu_36485882_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_2141_fu_36485882_p2_funnel                                                                                      |      8|
|639   |      add_ln703_2142_fu_36485892_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_2142_fu_36485892_p2_funnel                                                                                      |      8|
|640   |      add_ln703_2128_fu_36485786_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1299_fu_2656_p2_funnel__12                                                                                     |      8|
|641   |      mul_ln1118_1942_fu_5014_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1299_fu_2656_p2_funnel__25                                                                                     |      8|
|642   |      mul_ln1118_1959_fu_3394_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1299_fu_2656_p2_funnel__29                                                                                     |      8|
|643   |      mul_ln1118_1552_fu_4964_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1299_fu_2656_p2_funnel__17                                                                                     |      8|
|644   |      add_ln703_1783_fu_36483538_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1299_fu_2656_p2_funnel__6                                                                                      |      8|
|645   |      add_ln703_1783_fu_36483538_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1299_fu_2656_p2_funnel__35                                                                                     |      8|
|646   |      mul_ln1118_1672_fu_3237_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1299_fu_2656_p2_funnel__8                                                                                      |      8|
|647   |      add_ln703_1781_reg_36508704_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1781_reg_36508704_reg_funnel                                                                                    |      8|
|648   |      mul_ln1118_1735_fu_6347_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1299_fu_2656_p2_funnel__23                                                                                     |      8|
|649   |      mul_ln1118_1343_fu_4882_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1299_fu_2656_p2_funnel__5                                                                                      |      8|
|650   |      mul_ln1118_1453_fu_2937_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1299_fu_2656_p2_funnel__10                                                                                     |      8|
|651   |      mul_ln1118_1324_fu_4870_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1299_fu_2656_p2_funnel__22                                                                                     |      8|
|652   |      add_ln703_1786_fu_36483554_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1786_fu_36483554_p2_funnel                                                                                      |      8|
|653   |      mul_ln1118_1750_fu_5886_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1299_fu_2656_p2_funnel__31                                                                                     |      8|
|654   |      mul_ln1118_1768_fu_5572_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1299_fu_2656_p2_funnel__16                                                                                     |      8|
|655   |      mul_ln1118_1514_fu_2712_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1299_fu_2656_p2_funnel__2                                                                                      |      8|
|656   |      mul_ln1118_1604_fu_2840_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1299_fu_2656_p2_funnel__36                                                                                     |      8|
|657   |      mul_ln1118_1292_fu_5170_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1299_fu_2656_p2_funnel__13                                                                                     |      8|
|658   |      mul_ln1118_1359_fu_5349_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1299_fu_2656_p2_funnel__33                                                                                     |      8|
|659   |      add_ln703_1677_fu_36483027_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1677_fu_36483027_p2_funnel                                                                                      |      8|
|660   |      add_ln703_1676_fu_36483017_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1299_fu_2656_p2_funnel__26                                                                                     |      8|
|661   |      mul_ln1118_1645_fu_3516_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1299_fu_2656_p2_funnel__20                                                                                     |      8|
|662   |      add_ln703_1674_fu_36482997_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_2141_fu_36485882_p2_funnel__2                                                                                   |      8|
|663   |      mul_ln1118_1462_fu_2947_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1299_fu_2656_p2_funnel__18                                                                                     |      8|
|664   |      add_ln703_1673_fu_36482987_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1677_fu_36483027_p2_funnel__2                                                                                   |      8|
|665   |      mul_ln1118_1393_reg_6348511_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1393_reg_6348511_reg_funnel                                                                                    |      8|
|666   |      add_ln703_1741_fu_36483309_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1741_fu_36483309_p2_funnel                                                                                      |      8|
|667   |      mul_ln1118_918_fu_6107_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1830_fu_36460739_p2_funnel__19                                                                                  |      8|
|668   |      add_ln703_1749_fu_36460557_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1830_fu_36460739_p2_funnel__13                                                                                  |      8|
|669   |      mul_ln1118_1294_fu_3064_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1830_fu_36460739_p2_funnel__21                                                                                  |      8|
|670   |      add_ln703_1431_fu_36459329_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1830_fu_36460739_p2_funnel__28                                                                                  |      8|
|671   |      add_ln703_1431_fu_36459329_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1830_fu_36460739_p2_funnel__4                                                                                   |      8|
|672   |      add_ln703_1431_fu_36459329_p2__1                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1830_fu_36460739_p2_funnel__7                                                                                   |      8|
|673   |      add_ln703_1431_reg_36508459_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1420_reg_36508444_reg_funnel__4                                                                                 |      8|
|674   |      mul_ln1118_1016_fu_5599_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1830_fu_36460739_p2_funnel__9                                                                                   |      8|
|675   |      add_ln703_1422_fu_36459271_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1830_fu_36460739_p2_funnel__17                                                                                  |      8|
|676   |      add_ln703_1422_reg_36508449_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1420_reg_36508444_reg_funnel__5                                                                                 |      8|
|677   |      mul_ln1118_845_fu_5961_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1830_fu_36460739_p2_funnel__1                                                                                   |      8|
|678   |      add_ln703_1420_reg_36508444_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1420_reg_36508444_reg_funnel                                                                                    |      8|
|679   |      mul_ln1118_1074_fu_5234_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1830_fu_36460739_p2_funnel__11                                                                                  |      8|
|680   |      add_ln703_1427_fu_36459297_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1830_fu_36460739_p2_funnel__15                                                                                  |      8|
|681   |      mul_ln1118_1056_fu_4387_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1830_fu_36460739_p2_funnel__18                                                                                  |      8|
|682   |      add_ln703_1425_fu_36459277_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1741_fu_36483309_p2_funnel__1                                                                                   |      8|
|683   |      mul_ln1118_1274_fu_5403_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__138                                                                                     |      8|
|684   |      add_ln703_1442_reg_36506215_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_399_reg_36506015_reg_funnel__18                                                                                 |      8|
|685   |      mul_ln1118_1128_fu_4532_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1830_fu_36460739_p2_funnel__26                                                                                  |      8|
|686   |      mul_ln1118_1380_fu_3251_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1830_fu_36460739_p2_funnel__20                                                                                  |      8|
|687   |      add_ln703_1434_fu_36459335_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_2120_fu_36461092_p2_funnel__1                                                                                   |      8|
|688   |      mul_ln1118_1087_fu_5932_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1830_fu_36460739_p2_funnel__14                                                                                  |      8|
|689   |      add_ln703_1440_fu_36459391_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1830_fu_36460739_p2_funnel__2                                                                                   |      8|
|690   |      mul_ln1118_1036_reg_6349098_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1393_reg_6348511_reg_funnel__1                                                                                 |      8|
|691   |      mul_ln1118_1585_fu_6034_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1830_fu_36460739_p2_funnel__8                                                                                   |      8|
|692   |      add_ln703_1822_fu_36460681_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1830_fu_36460739_p2_funnel__23                                                                                  |      8|
|693   |      add_ln703_1822_reg_36508729_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1420_reg_36508444_reg_funnel__1                                                                                 |      8|
|694   |      mul_ln1118_1493_fu_2965_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1830_fu_36460739_p2_funnel__24                                                                                  |      8|
|695   |      add_ln703_1830_fu_36460739_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1830_fu_36460739_p2_funnel                                                                                      |      8|
|696   |      add_ln703_1830_fu_36460739_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1830_fu_36460739_p2_funnel__6                                                                                   |      8|
|697   |      add_ln703_1830_reg_36508744_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1420_reg_36508444_reg_funnel__3                                                                                 |      8|
|698   |      mul_ln1118_1312_fu_4846_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1830_fu_36460739_p2_funnel__25                                                                                  |      8|
|699   |      add_ln703_1826_fu_36460703_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_2120_fu_36461092_p2_funnel__2                                                                                   |      8|
|700   |      mul_ln1118_1713_fu_5878_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1830_fu_36460739_p2_funnel__12                                                                                  |      8|
|701   |      mul_ln1118_1574_fu_5563_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1830_fu_36460739_p2_funnel__22                                                                                  |      8|
|702   |      mul_ln1118_1412_fu_3897_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1830_fu_36460739_p2_funnel__5                                                                                   |      8|
|703   |      add_ln703_2124_fu_36461114_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1830_fu_36460739_p2_funnel__3                                                                                   |      8|
|704   |      add_ln703_2124_reg_36508874_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1420_reg_36508444_reg_funnel__6                                                                                 |      8|
|705   |      mul_ln1118_1203_fu_3816_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1830_fu_36460739_p2_funnel__10                                                                                  |      8|
|706   |      add_ln703_2122_reg_36508869_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1420_reg_36508444_reg_funnel__2                                                                                 |      8|
|707   |      add_ln703_2120_fu_36461092_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_2120_fu_36461092_p2_funnel                                                                                      |      8|
|708   |      add_ln703_2120_reg_36508864_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1420_reg_36508444_reg_funnel__7                                                                                 |      8|
|709   |      mul_ln1118_1582_fu_6179_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1830_fu_36460739_p2_funnel__27                                                                                  |      8|
|710   |      mul_ln1118_1709_fu_3653_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1830_fu_36460739_p2_funnel__16                                                                                  |      8|
|711   |      mul_ln1118_932_reg_6349525_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_848_reg_6348529_reg_funnel__1                                                                                  |      8|
|712   |      mul_ln1118_971_fu_5356_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_983_fu_4238_p2_funnel__35                                                                                      |      8|
|713   |      add_ln703_2215_reg_36508939_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_848_reg_6348529_reg_funnel__3                                                                                  |      8|
|714   |      mul_ln1118_1781_fu_6344_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_983_fu_4238_p2_funnel__43                                                                                      |      8|
|715   |      mul_ln1118_1647_fu_3622_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_983_fu_4238_p2_funnel__45                                                                                      |      8|
|716   |      add_ln703_2220_reg_36508949_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_2220_reg_36508949_reg_funnel                                                                                    |      8|
|717   |      mul_ln1118_1650_fu_6465_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_983_fu_4238_p2_funnel__7                                                                                       |      8|
|718   |      add_ln703_3939_fu_36497167_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_983_fu_4238_p2_funnel__11                                                                                      |      8|
|719   |      mul_ln1118_595_fu_5955_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_983_fu_4238_p2_funnel__8                                                                                       |      8|
|720   |      add_ln703_1991_fu_36484895_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_983_fu_4238_p2_funnel__12                                                                                      |      8|
|721   |      mul_ln1118_1524_fu_4985_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_983_fu_4238_p2_funnel__30                                                                                      |      8|
|722   |      add_ln703_1993_fu_36460902_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1823_fu_36460687_p2_funnel__2                                                                                   |      8|
|723   |      mul_ln1118_1736_fu_3441_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_983_fu_4238_p2_funnel__19                                                                                      |      8|
|724   |      add_ln703_1990_fu_36484885_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1823_fu_36460687_p2_funnel__1                                                                                   |      8|
|725   |      mul_ln1118_1786_fu_4699_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_983_fu_4238_p2_funnel__24                                                                                      |      8|
|726   |      add_ln703_1719_fu_36483233_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_983_fu_4238_p2_funnel__21                                                                                      |      8|
|727   |      add_ln703_1719_fu_36483233_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_983_fu_4238_p2_funnel__33                                                                                      |      8|
|728   |      mul_ln1118_1531_fu_5000_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_983_fu_4238_p2_funnel__28                                                                                      |      8|
|729   |      add_ln703_1717_reg_36508659_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_3098_reg_36509064_reg_funnel__5                                                                                 |      8|
|730   |      mul_ln1118_1307_fu_3958_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_983_fu_4238_p2_funnel__38                                                                                      |      8|
|731   |      add_ln703_1716_fu_36460427_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_983_fu_4238_p2_funnel__4                                                                                       |      8|
|732   |      add_ln703_1716_fu_36460427_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_983_fu_4238_p2_funnel__6                                                                                       |      8|
|733   |      add_ln703_1716_reg_36508654_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_3098_reg_36509064_reg_funnel__2                                                                                 |      8|
|734   |      mul_ln1118_1267_fu_4054_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_983_fu_4238_p2_funnel__22                                                                                      |      8|
|735   |      mul_ln1118_1708_fu_5233_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_983_fu_4238_p2_funnel__26                                                                                      |      8|
|736   |      mul_ln1118_1943_fu_6612_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_983_fu_4238_p2_funnel__14                                                                                      |      8|
|737   |      add_ln703_2112_fu_36485696_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_983_fu_4238_p2_funnel__17                                                                                      |      8|
|738   |      mul_ln1118_885_fu_3128_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_983_fu_4238_p2_funnel__2                                                                                       |      8|
|739   |      add_ln703_1745_fu_36460541_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1823_fu_36460687_p2_funnel__3                                                                                   |      8|
|740   |      mul_ln1118_1651_fu_5181_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_983_fu_4238_p2_funnel__15                                                                                      |      8|
|741   |      mul_ln1118_1252_fu_5017_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_983_fu_4238_p2_funnel__42                                                                                      |      8|
|742   |      mul_ln1118_1055_fu_2801_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_983_fu_4238_p2_funnel__39                                                                                      |      8|
|743   |      mul_ln1118_1379_fu_5458_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_983_fu_4238_p2_funnel__48                                                                                      |      8|
|744   |      add_ln703_1802_fu_36483667_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1802_fu_36483667_p2_funnel                                                                                      |      8|
|745   |      mul_ln1118_1146_fu_6300_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_983_fu_4238_p2_funnel__10                                                                                      |      8|
|746   |      add_ln703_1823_fu_36460687_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1823_fu_36460687_p2_funnel                                                                                      |      8|
|747   |      add_ln703_1824_reg_36508734_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_3098_reg_36509064_reg_funnel__3                                                                                 |      8|
|748   |      mul_ln1118_959_fu_5110_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_983_fu_4238_p2_funnel__13                                                                                      |      8|
|749   |      add_ln703_1813_reg_36508724_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_3098_reg_36509064_reg_funnel__1                                                                                 |      8|
|750   |      mul_ln1118_960_fu_5559_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_983_fu_4238_p2_funnel__1                                                                                       |      8|
|751   |      mul_ln1118_721_fu_2940_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_983_fu_4238_p2_funnel__27                                                                                      |      8|
|752   |      add_ln703_2118_reg_36508859_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_848_reg_6348529_reg_funnel__2                                                                                  |      8|
|753   |      mul_ln1118_765_fu_3798_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_983_fu_4238_p2_funnel__37                                                                                      |      8|
|754   |      mul_ln1118_924_fu_3477_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_983_fu_4238_p2_funnel__32                                                                                      |      8|
|755   |      mul_ln1118_1149_fu_3702_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_983_fu_4238_p2_funnel__44                                                                                      |      8|
|756   |      mul_ln1118_2815_fu_4412_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_983_fu_4238_p2_funnel__46                                                                                      |      8|
|757   |      mul_ln1118_2555_fu_2728_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_983_fu_4238_p2_funnel__47                                                                                      |      8|
|758   |      mul_ln1118_983_fu_4238_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_983_fu_4238_p2_funnel                                                                                          |      8|
|759   |      add_ln703_3098_reg_36509064_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_3098_reg_36509064_reg_funnel                                                                                    |      8|
|760   |      mul_ln1118_2473_fu_3631_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_983_fu_4238_p2_funnel__3                                                                                       |      8|
|761   |      mul_ln1118_2414_fu_3259_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_983_fu_4238_p2_funnel__5                                                                                       |      8|
|762   |      mul_ln1118_2394_fu_5927_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_983_fu_4238_p2_funnel__9                                                                                       |      8|
|763   |      mul_ln1118_1804_fu_5359_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_983_fu_4238_p2_funnel__20                                                                                      |      8|
|764   |      mul_ln1118_1960_fu_3457_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_983_fu_4238_p2_funnel__23                                                                                      |      8|
|765   |      mul_ln1118_2510_fu_2688_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_983_fu_4238_p2_funnel__31                                                                                      |      8|
|766   |      mul_ln1118_2390_fu_5103_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_983_fu_4238_p2_funnel__36                                                                                      |      8|
|767   |      add_ln703_3105_fu_36491962_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_983_fu_4238_p2_funnel__40                                                                                      |      8|
|768   |      mul_ln1118_2107_fu_3000_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_983_fu_4238_p2_funnel__41                                                                                      |      8|
|769   |      add_ln703_3102_fu_36491936_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_983_fu_4238_p2_funnel__34                                                                                      |      8|
|770   |      add_ln703_3102_reg_36510470_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_3098_reg_36509064_reg_funnel__4                                                                                 |      8|
|771   |      mul_ln1118_1970_fu_6383_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_983_fu_4238_p2_funnel__29                                                                                      |      8|
|772   |      mul_ln1118_848_reg_6348529_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_848_reg_6348529_reg_funnel                                                                                     |      8|
|773   |      mul_ln1118_1039_fu_5495_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_983_fu_4238_p2_funnel__18                                                                                      |      8|
|774   |      mul_ln1118_1129_fu_3090_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_983_fu_4238_p2_funnel__25                                                                                      |      8|
|775   |      mul_ln1118_198_fu_2614_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_983_fu_4238_p2_funnel__16                                                                                      |      8|
|776   |      mul_ln1118_870_reg_6349146_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1363_reg_36508399_reg_funnel__2                                                                                 |      8|
|777   |      mul_ln1118_847_fu_2826_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__143                                                                                     |      8|
|778   |      add_ln703_1053_fu_36456868_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1155_fu_36457524_p2_funnel__1                                                                                   |      8|
|779   |      mul_ln1118_1038_fu_6381_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__8                                                                                       |      8|
|780   |      add_ln703_1047_fu_36456846_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__4                                                                                       |      8|
|781   |      add_ln703_1047_fu_36456846_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__145                                                                                     |      8|
|782   |      add_ln703_1047_reg_36508094_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_909_reg_36507959_reg_funnel__4                                                                                  |      8|
|783   |      mul_ln1118_773_fu_5815_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__138                                                                                     |      8|
|784   |      add_ln703_1042_fu_36456820_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__68                                                                                      |      8|
|785   |      mul_ln1118_526_fu_6393_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__126                                                                                     |      8|
|786   |      add_ln703_1041_fu_36456810_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__61                                                                                      |      8|
|787   |      add_ln703_1041_fu_36456810_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__122                                                                                     |      8|
|788   |      mul_ln1118_873_fu_4979_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__121                                                                                     |      8|
|789   |      mul_ln1118_784_fu_4665_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__51                                                                                      |      8|
|790   |      mul_ln1118_935_fu_4395_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__6                                                                                       |      8|
|791   |      add_ln703_1016_fu_36456630_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1016_fu_36456630_p2_funnel                                                                                      |      8|
|792   |      mul_ln1118_1068_fu_4289_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__115                                                                                     |      8|
|793   |      mul_ln1118_993_fu_6212_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__38                                                                                      |      8|
|794   |      mul_ln1118_916_fu_6105_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__15                                                                                      |      8|
|795   |      mul_ln1118_1166_reg_6348677_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1363_reg_36508399_reg_funnel__1                                                                                 |      8|
|796   |      mul_ln1118_866_fu_5828_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__113                                                                                     |      8|
|797   |      mul_ln1118_887_fu_6613_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__91                                                                                      |      8|
|798   |      mul_ln1118_825_fu_3935_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__82                                                                                      |      8|
|799   |      add_ln703_795_fu_36455248_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1091_fu_36457124_p2_funnel__13                                                                                  |      8|
|800   |      mul_ln1118_921_fu_3285_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__111                                                                                     |      8|
|801   |      mul_ln1118_1035_fu_4369_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__105                                                                                     |      8|
|802   |      mul_ln1118_1054_fu_4386_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__72                                                                                      |      8|
|803   |      mul_ln1118_581_fu_6243_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__21                                                                                      |      8|
|804   |      add_ln703_790_fu_36455206_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1091_fu_36457124_p2_funnel__17                                                                                  |      8|
|805   |      mul_ln1118_748_fu_4088_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__28                                                                                      |      8|
|806   |      add_ln703_794_fu_36455242_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__78                                                                                      |      8|
|807   |      add_ln703_794_fu_36455242_p2__0                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__27                                                                                      |      8|
|808   |      mul_ln1118_641_fu_5497_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__49                                                                                      |      8|
|809   |      mul_ln1118_958_fu_2606_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__106                                                                                     |      8|
|810   |      mul_ln1118_501_reg_6349537_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_399_reg_36506015_reg_funnel__11                                                                                 |      8|
|811   |      mul_ln1118_769_fu_5665_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__107                                                                                     |      8|
|812   |      add_ln703_805_fu_36440742_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__52                                                                                      |      8|
|813   |      add_ln703_805_reg_36506165_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_272_reg_36505895_reg_funnel__7                                                                                  |      8|
|814   |      mul_ln1118_561_fu_4807_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__70                                                                                      |      8|
|815   |      add_ln703_802_reg_36506160_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_272_reg_36505895_reg_funnel__9                                                                                  |      8|
|816   |      add_ln703_806_fu_36455312_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1016_fu_36456630_p2_funnel__1                                                                                   |      8|
|817   |      mul_ln1118_1072_fu_4371_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__97                                                                                      |      8|
|818   |      mul_ln1118_1086_fu_5471_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__86                                                                                      |      8|
|819   |      mul_ln1118_997_fu_4186_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__40                                                                                      |      8|
|820   |      add_ln703_1001_fu_36456550_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1091_fu_36457124_p2_funnel__12                                                                                  |      8|
|821   |      add_ln703_1025_fu_36481069_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1025_fu_36481069_p2_funnel                                                                                      |      8|
|822   |      mul_ln1118_744_fu_6537_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__125                                                                                     |      8|
|823   |      mul_ln1118_786_fu_5384_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__123                                                                                     |      8|
|824   |      mul_ln1118_905_fu_3205_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__103                                                                                     |      8|
|825   |      add_ln703_1118_fu_36457292_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1091_fu_36457124_p2_funnel__14                                                                                  |      8|
|826   |      mul_ln1118_1148_fu_4393_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__41                                                                                      |      8|
|827   |      add_ln703_1117_fu_36457282_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__26                                                                                      |      8|
|828   |      mul_ln1118_1071_fu_3946_p2__0                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__58                                                                                      |      8|
|829   |      add_ln703_1116_fu_36457276_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__79                                                                                      |      8|
|830   |      add_ln703_1116_fu_36457276_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__43                                                                                      |      8|
|831   |      add_ln703_1116_reg_36508164_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_909_reg_36507959_reg_funnel__6                                                                                  |      8|
|832   |      mul_ln1118_934_fu_4513_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__69                                                                                      |      8|
|833   |      mul_ln1118_1286_fu_3060_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__119                                                                                     |      8|
|834   |      mul_ln1118_1304_fu_5963_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__17                                                                                      |      8|
|835   |      mul_ln1118_1063_fu_3969_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__113                                                                                     |      8|
|836   |      add_ln703_1205_reg_36506195_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_272_reg_36505895_reg_funnel__24                                                                                 |      8|
|837   |      mul_ln1118_1154_fu_4923_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__62                                                                                      |      8|
|838   |      mul_ln1118_908_fu_3207_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__104                                                                                     |      8|
|839   |      mul_ln1118_895_fu_4077_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__46                                                                                      |      8|
|840   |      mul_ln1118_1136_fu_4472_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__112                                                                                     |      8|
|841   |      mul_ln1118_970_fu_4225_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__14                                                                                      |      8|
|842   |      mul_ln1118_1008_fu_3537_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__81                                                                                      |      8|
|843   |      mul_ln1118_675_fu_4680_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__57                                                                                      |      8|
|844   |      add_ln703_1280_fu_36458375_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__116                                                                                     |      8|
|845   |      mul_ln1118_515_fu_5819_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__35                                                                                      |      8|
|846   |      add_ln703_1279_fu_36458365_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1091_fu_36457124_p2_funnel__3                                                                                   |      8|
|847   |      mul_ln1118_1195_fu_2644_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__23                                                                                      |      8|
|848   |      mul_ln1118_1220_fu_6484_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__94                                                                                      |      8|
|849   |      mul_ln1118_1157_fu_5806_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__99                                                                                      |      8|
|850   |      mul_ln1118_493_fu_5200_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__101                                                                                     |      8|
|851   |      mul_ln1118_1079_fu_2980_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__33                                                                                      |      8|
|852   |      mul_ln1118_1028_fu_5583_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__109                                                                                     |      8|
|853   |      add_ln703_1362_fu_36458884_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1091_fu_36457124_p2_funnel__19                                                                                  |      8|
|854   |      add_ln703_1363_reg_36508399_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1363_reg_36508399_reg_funnel                                                                                    |      8|
|855   |      mul_ln1118_1117_fu_3633_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__56                                                                                      |      8|
|856   |      add_ln703_1361_reg_36508394_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1361_reg_36508394_reg_funnel                                                                                    |      8|
|857   |      mul_ln1118_881_fu_4023_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__107                                                                                     |      8|
|858   |      add_ln703_1359_fu_36458862_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__139                                                                                     |      8|
|859   |      mul_ln1118_991_fu_5329_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__50                                                                                      |      8|
|860   |      add_ln703_1358_fu_36458852_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1091_fu_36457124_p2_funnel__5                                                                                   |      8|
|861   |      mul_ln1118_1303_fu_4840_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__135                                                                                     |      8|
|862   |      add_ln703_1355_fu_36458846_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__3                                                                                       |      8|
|863   |      add_ln703_1355_reg_36508384_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_909_reg_36507959_reg_funnel__1                                                                                  |      8|
|864   |      mul_ln1118_858_fu_3876_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__18                                                                                      |      8|
|865   |      mul_ln1118_736_fu_4479_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__129                                                                                     |      8|
|866   |      add_ln703_1075_fu_36457010_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1091_fu_36457124_p2_funnel__8                                                                                   |      8|
|867   |      mul_ln1118_930_fu_6418_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__132                                                                                     |      8|
|868   |      mul_ln1118_1264_fu_2685_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__140                                                                                     |      8|
|869   |      mul_ln1118_761_fu_5805_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__1                                                                                       |      8|
|870   |      add_ln703_1346_fu_36458788_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1016_fu_36456630_p2_funnel__2                                                                                   |      8|
|871   |      mul_ln1118_1221_fu_3037_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__76                                                                                      |      8|
|872   |      add_ln703_1344_fu_36458772_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1344_fu_36458772_p2_funnel                                                                                      |      8|
|873   |      mul_ln1118_914_fu_3212_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__131                                                                                     |      8|
|874   |      add_ln703_1342_fu_36458756_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__65                                                                                      |      8|
|875   |      mul_ln1118_816_fu_6376_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__128                                                                                     |      8|
|876   |      add_ln703_1341_fu_36458746_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1091_fu_36457124_p2_funnel__7                                                                                   |      8|
|877   |      mul_ln1118_485_fu_6085_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__42                                                                                      |      8|
|878   |      mul_ln1118_564_fu_4216_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__89                                                                                      |      8|
|879   |      mul_ln1118_833_fu_5063_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__85                                                                                      |      8|
|880   |      mul_ln1118_1006_fu_4341_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__2                                                                                       |      8|
|881   |      mul_ln1118_799_fu_3276_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__53                                                                                      |      8|
|882   |      add_ln703_1172_fu_36457622_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__63                                                                                      |      8|
|883   |      mul_ln1118_673_fu_4376_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__60                                                                                      |      8|
|884   |      add_ln703_1171_fu_36457612_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1091_fu_36457124_p2_funnel__6                                                                                   |      8|
|885   |      mul_ln1118_835_fu_4830_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__96                                                                                      |      8|
|886   |      mul_ln1118_931_fu_6534_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__136                                                                                     |      8|
|887   |      mul_ln1118_473_fu_4067_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__92                                                                                      |      8|
|888   |      mul_ln1118_627_fu_4359_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__36                                                                                      |      8|
|889   |      mul_ln1118_1062_fu_5746_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__11                                                                                      |      8|
|890   |      mul_ln1118_512_fu_3375_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__102                                                                                     |      8|
|891   |      add_ln703_1397_fu_36459109_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1091_fu_36457124_p2_funnel__16                                                                                  |      8|
|892   |      add_ln703_1398_reg_36508429_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_909_reg_36507959_reg_funnel__2                                                                                  |      8|
|893   |      mul_ln1118_854_fu_3801_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__118                                                                                     |      8|
|894   |      mul_ln1118_778_fu_3809_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__93                                                                                      |      8|
|895   |      mul_ln1118_1155_fu_6192_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1155_fu_6192_p2_funnel                                                                                         |      8|
|896   |      add_ln703_1091_fu_36457124_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1091_fu_36457124_p2_funnel                                                                                      |      8|
|897   |      mul_ln1118_1046_fu_4379_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__141                                                                                     |      8|
|898   |      mul_ln1118_1065_fu_6624_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__114                                                                                     |      8|
|899   |      mul_ln1118_714_fu_3635_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__117                                                                                     |      8|
|900   |      add_ln703_1089_fu_36457108_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1091_fu_36457124_p2_funnel__15                                                                                  |      8|
|901   |      mul_ln1118_1194_fu_3810_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__70                                                                                      |      8|
|902   |      add_ln703_1081_fu_36457036_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1155_fu_36457524_p2_funnel__2                                                                                   |      8|
|903   |      mul_ln1118_759_fu_2679_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__134                                                                                     |      8|
|904   |      add_ln703_1087_fu_36457092_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__124                                                                                     |      8|
|905   |      mul_ln1118_693_fu_4504_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__34                                                                                      |      8|
|906   |      mul_ln1118_1007_fu_3651_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__12                                                                                      |      8|
|907   |      mul_ln1118_878_fu_3832_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__37                                                                                      |      8|
|908   |      mul_ln1118_904_fu_5202_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__108                                                                                     |      8|
|909   |      mul_ln1118_1053_fu_6394_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__80                                                                                      |      8|
|910   |      mul_ln1118_843_fu_2823_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__120                                                                                     |      8|
|911   |      add_ln703_974_fu_36456396_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1091_fu_36457124_p2_funnel__4                                                                                   |      8|
|912   |      mul_ln1118_1411_fu_5905_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__31                                                                                      |      8|
|913   |      mul_ln1118_937_fu_3050_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel                                                                                          |      8|
|914   |      mul_ln1118_1226_fu_4459_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__55                                                                                      |      8|
|915   |      add_ln703_1558_fu_36460034_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_685_fu_36454530_p2_funnel__2                                                                                    |      8|
|916   |      mul_ln1118_1150_fu_4158_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__90                                                                                      |      8|
|917   |      add_ln703_1557_fu_36460024_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__47                                                                                      |      8|
|918   |      mul_ln1118_1094_fu_5020_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__110                                                                                     |      8|
|919   |      mul_ln1118_1112_fu_4517_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__29                                                                                      |      8|
|920   |      mul_ln1118_978_fu_5363_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__95                                                                                      |      8|
|921   |      mul_ln1118_864_fu_4377_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__9                                                                                       |      8|
|922   |      add_ln703_972_fu_36456390_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__52                                                                                      |      8|
|923   |      mul_ln1118_995_fu_2731_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__74                                                                                      |      8|
|924   |      mul_ln1118_892_fu_4611_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__20                                                                                      |      8|
|925   |      add_ln703_986_fu_36456470_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1091_fu_36457124_p2_funnel__11                                                                                  |      8|
|926   |      mul_ln1118_891_fu_4610_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__13                                                                                      |      8|
|927   |      mul_ln1118_695_fu_6508_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__87                                                                                      |      8|
|928   |      add_ln703_903_fu_36455980_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__7                                                                                       |      8|
|929   |      add_ln703_903_reg_36507949_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_909_reg_36507959_reg_funnel__5                                                                                  |      8|
|930   |      mul_ln1118_632_fu_3480_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__75                                                                                      |      8|
|931   |      add_ln703_897_fu_36455942_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1091_fu_36457124_p2_funnel__10                                                                                  |      8|
|932   |      mul_ln1118_762_fu_2624_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__67                                                                                      |      8|
|933   |      mul_ln1118_933_fu_6302_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__98                                                                                      |      8|
|934   |      add_ln703_901_fu_36455964_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__19                                                                                      |      8|
|935   |      add_ln703_901_reg_36507944_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_909_reg_36507959_reg_funnel__3                                                                                  |      8|
|936   |      mul_ln1118_953_fu_5105_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__77                                                                                      |      8|
|937   |      add_ln703_909_fu_36456008_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__25                                                                                      |      8|
|938   |      add_ln703_909_reg_36507959_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_909_reg_36507959_reg_funnel                                                                                     |      8|
|939   |      mul_ln1118_859_fu_2607_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__32                                                                                      |      8|
|940   |      add_ln703_907_fu_36455996_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__142                                                                                     |      8|
|941   |      add_ln703_907_reg_36507954_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_909_reg_36507959_reg_funnel__7                                                                                  |      8|
|942   |      mul_ln1118_898_fu_6089_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__39                                                                                      |      8|
|943   |      add_ln703_911_fu_36456014_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1091_fu_36457124_p2_funnel__18                                                                                  |      8|
|944   |      mul_ln1118_740_fu_6349_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__71                                                                                      |      8|
|945   |      mul_ln1118_1020_fu_4570_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__54                                                                                      |      8|
|946   |      add_ln703_1150_fu_36457492_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__127                                                                                     |      8|
|947   |      add_ln703_1150_fu_36457492_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__133                                                                                     |      8|
|948   |      mul_ln1118_1093_fu_6538_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__137                                                                                     |      8|
|949   |      add_ln703_1155_fu_36457524_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1155_fu_36457524_p2_funnel                                                                                      |      8|
|950   |      mul_ln1118_1132_fu_3856_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__130                                                                                     |      8|
|951   |      add_ln703_1152_fu_36457498_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__64                                                                                      |      8|
|952   |      mul_ln1118_571_fu_6231_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__44                                                                                      |      8|
|953   |      mul_ln1118_591_fu_5296_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__144                                                                                     |      8|
|954   |      mul_ln1118_1026_fu_6074_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__73                                                                                      |      8|
|955   |      mul_ln1118_1263_fu_5058_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__5                                                                                       |      8|
|956   |      mul_ln1118_629_fu_6373_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__45                                                                                      |      8|
|957   |      add_ln703_1251_fu_36458147_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1091_fu_36457124_p2_funnel__9                                                                                   |      8|
|958   |      mul_ln1118_801_fu_5026_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__59                                                                                      |      8|
|959   |      mul_ln1118_579_fu_4231_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__48                                                                                      |      8|
|960   |      add_ln703_664_fu_36454390_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1091_fu_36457124_p2_funnel__1                                                                                   |      8|
|961   |      mul_ln1118_663_fu_4909_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__84                                                                                      |      8|
|962   |      mul_ln1118_701_fu_3621_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__24                                                                                      |      8|
|963   |      add_ln703_663_fu_36454380_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1091_fu_36457124_p2_funnel__2                                                                                   |      8|
|964   |      mul_ln1118_1019_fu_4145_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__83                                                                                      |      8|
|965   |      mul_ln1118_689_fu_5741_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__16                                                                                      |      8|
|966   |      mul_ln1118_729_fu_6430_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__88                                                                                      |      8|
|967   |      add_ln703_741_fu_36454883_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__10                                                                                      |      8|
|968   |      add_ln703_741_fu_36454883_p2__0                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__66                                                                                      |      8|
|969   |      add_ln703_741_fu_36454883_p2__1                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__22                                                                                      |      8|
|970   |      add_ln703_741_fu_36454883_p2__2                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__30                                                                                      |      8|
|971   |      mul_ln1118_947_fu_5297_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_937_fu_3050_p2_funnel__100                                                                                     |      8|
|972   |      mul_ln1118_737_reg_6349606_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_399_reg_36506015_reg_funnel__9                                                                                  |      8|
|973   |      mul_ln1118_1115_fu_6522_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_758_fu_36454992_p2__0_funnel__13                                                                                |      8|
|974   |      add_ln703_1291_fu_36458473_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_758_fu_36454992_p2__0_funnel__1                                                                                 |      8|
|975   |      mul_ln1118_760_fu_2622_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_758_fu_36454992_p2__0_funnel__3                                                                                 |      8|
|976   |      add_ln703_1290_fu_36458463_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_588_fu_36453914_p2_funnel__1                                                                                    |      8|
|977   |      add_ln703_1285_fu_36458417_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_588_fu_36453914_p2_funnel__2                                                                                    |      8|
|978   |      mul_ln1118_1337_fu_2639_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_758_fu_36454992_p2__0_funnel__6                                                                                 |      8|
|979   |      mul_ln1118_1223_fu_5681_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_758_fu_36454992_p2__0_funnel__2                                                                                 |      8|
|980   |      mul_ln1118_899_fu_4081_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_758_fu_36454992_p2__0_funnel__5                                                                                 |      8|
|981   |      mul_ln1118_1048_fu_5503_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_758_fu_36454992_p2__0_funnel__10                                                                                |      8|
|982   |      mul_ln1118_469_fu_3352_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_758_fu_36454992_p2__0_funnel__12                                                                                |      8|
|983   |      add_ln703_588_fu_36453914_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_588_fu_36453914_p2_funnel                                                                                       |      8|
|984   |      add_ln703_589_reg_36507669_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_589_reg_36507669_reg_funnel                                                                                     |      8|
|985   |      mul_ln1118_806_fu_5802_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_758_fu_36454992_p2__0_funnel__11                                                                                |      8|
|986   |      mul_ln1118_770_fu_4650_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_758_fu_36454992_p2__0_funnel__7                                                                                 |      8|
|987   |      add_ln703_758_fu_36454992_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_758_fu_36454992_p2__0_funnel__9                                                                                 |      8|
|988   |      add_ln703_758_fu_36454992_p2__0                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_758_fu_36454992_p2__0_funnel                                                                                    |      8|
|989   |      add_ln703_1328_fu_36458692_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_758_fu_36454992_p2__0_funnel__8                                                                                 |      8|
|990   |      mul_ln1118_1099_fu_5023_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_758_fu_36454992_p2__0_funnel__4                                                                                 |      8|
|991   |      mul_ln1118_818_reg_6348659_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_818_reg_6348659_reg_funnel                                                                                     |      8|
|992   |      mul_ln1118_1051_fu_3497_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_661_fu_4028_p2_funnel__17                                                                                      |      8|
|993   |      mul_ln1118_613_fu_5141_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_661_fu_4028_p2_funnel__23                                                                                      |      8|
|994   |      mul_ln1118_661_fu_4028_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_661_fu_4028_p2_funnel                                                                                          |      8|
|995   |      mul_ln1118_863_fu_5057_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_661_fu_4028_p2_funnel__7                                                                                       |      8|
|996   |      mul_ln1118_715_fu_4525_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_661_fu_4028_p2_funnel__22                                                                                      |      8|
|997   |      mul_ln1118_951_fu_3165_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_661_fu_4028_p2_funnel__4                                                                                       |      8|
|998   |      mul_ln1118_589_fu_2781_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_661_fu_4028_p2_funnel__16                                                                                      |      8|
|999   |      add_ln703_1394_fu_36459083_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_661_fu_4028_p2_funnel__18                                                                                      |      8|
|1000  |      mul_ln1118_1352_fu_3140_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_661_fu_4028_p2_funnel__14                                                                                      |      8|
|1001  |      mul_ln1118_628_fu_4360_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_661_fu_4028_p2_funnel__13                                                                                      |      8|
|1002  |      mul_ln1118_674_fu_4833_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_661_fu_4028_p2_funnel__20                                                                                      |      8|
|1003  |      mul_ln1118_606_fu_5993_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_661_fu_4028_p2_funnel__2                                                                                       |      8|
|1004  |      mul_ln1118_652_fu_3994_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_661_fu_4028_p2_funnel__12                                                                                      |      8|
|1005  |      mul_ln1118_800_fu_4847_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_661_fu_4028_p2_funnel__15                                                                                      |      8|
|1006  |      mul_ln1118_813_fu_6602_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_661_fu_4028_p2_funnel__10                                                                                      |      8|
|1007  |      mul_ln1118_1025_fu_6073_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_661_fu_4028_p2_funnel__19                                                                                      |      8|
|1008  |      mul_ln1118_612_fu_4153_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_661_fu_4028_p2_funnel__1                                                                                       |      8|
|1009  |      add_ln703_1738_fu_36460529_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_661_fu_4028_p2_funnel__6                                                                                       |      8|
|1010  |      mul_ln1118_1355_fu_5666_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_661_fu_4028_p2_funnel__21                                                                                      |      8|
|1011  |      add_ln703_1737_fu_36460519_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_661_fu_4028_p2_funnel__25                                                                                      |      8|
|1012  |      add_ln703_1737_fu_36460519_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_661_fu_4028_p2_funnel__11                                                                                      |      8|
|1013  |      mul_ln1118_720_fu_5268_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_661_fu_4028_p2_funnel__5                                                                                       |      8|
|1014  |      mul_ln1118_660_fu_4143_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_661_fu_4028_p2_funnel__24                                                                                      |      8|
|1015  |      add_ln703_1724_fu_36460439_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1724_fu_36460439_p2_funnel                                                                                      |      8|
|1016  |      mul_ln1118_650_fu_4221_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_661_fu_4028_p2_funnel__3                                                                                       |      8|
|1017  |      mul_ln1118_489_fu_4080_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_661_fu_4028_p2_funnel__9                                                                                       |      8|
|1018  |      add_ln703_1206_fu_36457840_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1724_fu_36460439_p2_funnel__1                                                                                   |      8|
|1019  |      mul_ln1118_550_fu_3124_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__44                                                                                      |      8|
|1020  |      add_ln703_1203_reg_36506190_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_272_reg_36505895_reg_funnel__23                                                                                 |      8|
|1021  |      mul_ln1118_1281_fu_4829_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_661_fu_4028_p2_funnel__8                                                                                       |      8|
|1022  |      mul_ln1118_747_fu_3317_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__95                                                                                      |      8|
|1023  |      add_ln703_668_reg_36506135_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_399_reg_36506015_reg_funnel__24                                                                                 |      8|
|1024  |      add_ln703_1409_fu_36459193_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__216                                                                                     |      8|
|1025  |      mul_ln1118_449_fu_4898_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__180                                                                                     |      8|
|1026  |      add_ln703_1373_reg_36506210_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_272_reg_36505895_reg_funnel__25                                                                                 |      8|
|1027  |      add_ln703_1125_fu_36457344_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_272_reg_36505895_reg_funnel__6                                                                                  |      8|
|1028  |      add_ln703_1124_fu_36457334_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__15                                                                                     |      8|
|1029  |      mul_ln1118_1000_fu_5488_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__44                                                                                     |      8|
|1030  |      add_ln703_1123_fu_36457328_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__45                                                                                     |      8|
|1031  |      add_ln703_1123_fu_36457328_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__24                                                                                     |      8|
|1032  |      add_ln703_1123_reg_36508174_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1123_reg_36508174_reg_funnel                                                                                    |      8|
|1033  |      mul_ln1118_827_fu_3937_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__46                                                                                     |      8|
|1034  |      add_ln703_1102_fu_36457182_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1476_fu_36459522_p2_funnel__5                                                                                   |      8|
|1035  |      mul_ln1118_944_fu_2782_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__42                                                                                     |      8|
|1036  |      add_ln703_1101_fu_36457172_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__28                                                                                     |      8|
|1037  |      mul_ln1118_855_fu_4219_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__4                                                                                      |      8|
|1038  |      mul_ln1118_911_fu_6101_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__56                                                                                     |      8|
|1039  |      mul_ln1118_803_fu_3358_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__61                                                                                     |      8|
|1040  |      add_ln703_1321_fu_36458654_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__59                                                                                     |      8|
|1041  |      add_ln703_1321_reg_36508339_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1123_reg_36508174_reg_funnel__4                                                                                 |      8|
|1042  |      mul_ln1118_741_fu_5117_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__43                                                                                     |      8|
|1043  |      add_ln703_1319_reg_36508334_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1319_reg_36508334_reg_funnel                                                                                    |      8|
|1044  |      mul_ln1118_860_fu_3071_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__41                                                                                     |      8|
|1045  |      add_ln703_1325_fu_36458670_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1476_fu_36459522_p2_funnel__4                                                                                   |      8|
|1046  |      mul_ln1118_974_fu_6239_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__40                                                                                     |      8|
|1047  |      add_ln703_1324_fu_36458660_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__27                                                                                     |      8|
|1048  |      mul_ln1118_728_fu_6006_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__21                                                                                     |      8|
|1049  |      mul_ln1118_774_fu_5994_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__20                                                                                     |      8|
|1050  |      mul_ln1118_984_fu_6249_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__19                                                                                     |      8|
|1051  |      mul_ln1118_1003_fu_5247_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__18                                                                                     |      8|
|1052  |      mul_ln1118_964_fu_5344_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__16                                                                                     |      8|
|1053  |      mul_ln1118_688_fu_6229_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__13                                                                                     |      8|
|1054  |      mul_ln1118_94_reg_6348741_reg                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_399_reg_36506015_reg_funnel__36                                                                                 |      8|
|1055  |      mul_ln1118_1540_fu_6490_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__47                                                                                     |      8|
|1056  |      add_ln703_1551_fu_36459997_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__54                                                                                     |      8|
|1057  |      mul_ln1118_651_fu_4106_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__7                                                                                      |      8|
|1058  |      mul_ln1118_950_fu_6608_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__26                                                                                     |      8|
|1059  |      mul_ln1118_988_fu_4035_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__25                                                                                     |      8|
|1060  |      mul_ln1118_910_fu_6100_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__22                                                                                     |      8|
|1061  |      mul_ln1118_758_fu_4236_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__58                                                                                     |      8|
|1062  |      add_ln703_823_fu_36455426_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1476_fu_36459522_p2_funnel__8                                                                                   |      8|
|1063  |      mul_ln1118_834_fu_2814_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__52                                                                                     |      8|
|1064  |      add_ln703_822_fu_36455416_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__48                                                                                     |      8|
|1065  |      mul_ln1118_1478_fu_6103_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__30                                                                                     |      8|
|1066  |      mul_ln1118_1498_fu_4098_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__35                                                                                     |      8|
|1067  |      add_ln703_1476_fu_36459522_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1476_fu_36459522_p2_funnel                                                                                      |      8|
|1068  |      mul_ln1118_1431_fu_5907_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__34                                                                                     |      8|
|1069  |      mul_ln1118_731_fu_3408_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__23                                                                                     |      8|
|1070  |      mul_ln1118_755_fu_5173_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__29                                                                                     |      8|
|1071  |      mul_ln1118_511_fu_4598_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__11                                                                                     |      8|
|1072  |      mul_ln1118_1191_fu_4933_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__66                                                                                     |      8|
|1073  |      add_ln703_1382_fu_36459013_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__71                                                                                     |      8|
|1074  |      add_ln703_1382_reg_36508414_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1123_reg_36508174_reg_funnel__1                                                                                 |      8|
|1075  |      mul_ln1118_797_fu_5726_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__2                                                                                      |      8|
|1076  |      add_ln703_1380_fu_36458997_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__37                                                                                     |      8|
|1077  |      add_ln703_1380_reg_36508409_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1123_reg_36508174_reg_funnel__2                                                                                 |      8|
|1078  |      mul_ln1118_853_fu_5021_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__39                                                                                     |      8|
|1079  |      add_ln703_1184_fu_36457706_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__36                                                                                     |      8|
|1080  |      mul_ln1118_968_fu_3349_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__32                                                                                     |      8|
|1081  |      mul_ln1118_734_fu_5265_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__17                                                                                     |      8|
|1082  |      add_ln703_1180_fu_36457680_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1476_fu_36459522_p2_funnel__3                                                                                   |      8|
|1083  |      mul_ln1118_1113_fu_4518_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__14                                                                                     |      8|
|1084  |      add_ln703_1179_fu_36457670_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__12                                                                                     |      8|
|1085  |      mul_ln1118_929_fu_6227_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__33                                                                                     |      8|
|1086  |      add_ln703_1178_fu_36457664_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__38                                                                                     |      8|
|1087  |      add_ln703_1178_fu_36457664_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__31                                                                                     |      8|
|1088  |      add_ln703_1178_reg_36508229_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1123_reg_36508174_reg_funnel__3                                                                                 |      8|
|1089  |      mul_ln1118_1601_fu_3662_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__8                                                                                      |      8|
|1090  |      mul_ln1118_972_fu_6237_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__10                                                                                     |      8|
|1091  |      add_ln703_1338_fu_36458730_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1476_fu_36459522_p2_funnel__2                                                                                   |      8|
|1092  |      mul_ln1118_952_fu_3098_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__9                                                                                      |      8|
|1093  |      add_ln703_1337_fu_36458720_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1476_fu_36459522_p2_funnel__1                                                                                   |      8|
|1094  |      mul_ln1118_1983_fu_4908_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__6                                                                                      |      8|
|1095  |      mul_ln1118_1320_fu_3963_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__5                                                                                      |      8|
|1096  |      mul_ln1118_1367_fu_3410_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__3                                                                                      |      8|
|1097  |      mul_ln1118_1032_fu_5487_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__1                                                                                      |      8|
|1098  |      mul_ln1118_1123_fu_4528_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel                                                                                         |      8|
|1099  |      mul_ln1118_822_fu_6143_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__70                                                                                     |      8|
|1100  |      mul_ln1118_841_fu_2821_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__68                                                                                     |      8|
|1101  |      mul_ln1118_902_fu_6093_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__65                                                                                     |      8|
|1102  |      mul_ln1118_637_fu_3484_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__63                                                                                     |      8|
|1103  |      mul_ln1118_805_fu_3657_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__62                                                                                     |      8|
|1104  |      mul_ln1118_681_fu_2986_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__57                                                                                     |      8|
|1105  |      mul_ln1118_804_fu_6029_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__55                                                                                     |      8|
|1106  |      add_ln703_1226_fu_36457991_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1476_fu_36459522_p2_funnel__6                                                                                   |      8|
|1107  |      mul_ln1118_893_fu_4075_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__60                                                                                     |      8|
|1108  |      mul_ln1118_432_fu_5482_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__212                                                                                     |      8|
|1109  |      add_ln703_1221_reg_36506200_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_399_reg_36506015_reg_funnel__20                                                                                 |      8|
|1110  |      mul_ln1118_1174_fu_5991_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__53                                                                                     |      8|
|1111  |      add_ln703_1217_fu_36457924_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__51                                                                                     |      8|
|1112  |      add_ln703_1217_fu_36457924_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__50                                                                                     |      8|
|1113  |      mul_ln1118_590_fu_3739_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__49                                                                                     |      8|
|1114  |      add_ln703_1215_fu_36457904_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1476_fu_36459522_p2_funnel__7                                                                                   |      8|
|1115  |      mul_ln1118_832_fu_2812_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__69                                                                                     |      8|
|1116  |      mul_ln1118_713_fu_6525_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__67                                                                                     |      8|
|1117  |      mul_ln1118_733_fu_4281_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_1123_fu_4528_p2_funnel__64                                                                                     |      8|
|1118  |      add_ln703_1198_fu_36457782_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1198_fu_36457782_p2_funnel                                                                                      |      8|
|1119  |      mul_ln1118_277_fu_6532_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__235                                                                                     |      8|
|1120  |      mul_ln1118_121_fu_4776_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__86                                                                                      |      8|
|1121  |      mul_ln1118_184_fu_6355_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__154                                                                                     |      8|
|1122  |      mul_ln1118_359_fu_4758_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__23                                                                                      |      8|
|1123  |      add_ln703_304_fu_36439683_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__22                                                                                     |      8|
|1124  |      mul_ln1118_543_fu_5485_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__219                                                                                     |      8|
|1125  |      add_ln703_510_fu_36440480_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__18                                                                                      |      8|
|1126  |      mul_ln1118_387_fu_5857_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__59                                                                                      |      8|
|1127  |      mul_ln1118_563_fu_3154_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__38                                                                                      |      8|
|1128  |      add_ln703_505_reg_36506090_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_272_reg_36505895_reg_funnel__21                                                                                 |      8|
|1129  |      mul_ln1118_175_fu_5342_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__174                                                                                     |      8|
|1130  |      mul_ln1118_314_fu_5791_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__102                                                                                     |      8|
|1131  |      mul_ln1118_124_fu_4779_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__42                                                                                      |      8|
|1132  |      mul_ln1118_146_fu_4769_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__162                                                                                     |      8|
|1133  |      mul_ln1118_742_fu_4753_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__227                                                                                     |      8|
|1134  |      add_ln703_625_fu_36440614_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__256                                                                                     |      8|
|1135  |      mul_ln1118_397_fu_4461_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__187                                                                                     |      8|
|1136  |      add_ln703_601_reg_36506120_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_399_reg_36506015_reg_funnel__35                                                                                 |      8|
|1137  |      mul_ln1118_141_reg_6348884_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_399_reg_36506015_reg_funnel__1                                                                                  |      8|
|1138  |      add_ln703_37_fu_36438179_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__37                                                                                     |      8|
|1139  |      add_ln703_38_reg_36505630_reg                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_272_reg_36505895_reg_funnel__5                                                                                  |      8|
|1140  |      add_ln703_128_fu_36438825_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__122                                                                                     |      8|
|1141  |      add_ln703_129_reg_36505720_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_399_reg_36506015_reg_funnel__21                                                                                 |      8|
|1142  |      mul_ln1118_377_fu_5968_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__168                                                                                     |      8|
|1143  |      mul_ln1118_358_fu_3042_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_614_fu_4464_p2_funnel__39                                                                                      |      8|
|1144  |      mul_ln1118_324_fu_4740_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_614_fu_4464_p2_funnel__5                                                                                       |      8|
|1145  |      mul_ln1118_342_fu_4884_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_614_fu_4464_p2_funnel__9                                                                                       |      8|
|1146  |      mul_ln1118_253_fu_5811_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_614_fu_4464_p2_funnel__34                                                                                      |      8|
|1147  |      add_ln703_1263_fu_36458241_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1263_fu_36458241_p2_funnel                                                                                      |      8|
|1148  |      mul_ln1118_607_fu_4734_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_614_fu_4464_p2_funnel__18                                                                                      |      8|
|1149  |      add_ln703_1262_fu_36458231_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_614_fu_4464_p2_funnel__26                                                                                      |      8|
|1150  |      mul_ln1118_722_fu_4482_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_614_fu_4464_p2_funnel__41                                                                                      |      8|
|1151  |      mul_ln1118_112_fu_5343_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__81                                                                                      |      8|
|1152  |      add_ln703_169_fu_36439075_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__137                                                                                     |      8|
|1153  |      mul_ln1118_156_fu_6263_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__236                                                                                     |      8|
|1154  |      add_ln703_173_fu_36439107_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__170                                                                                     |      8|
|1155  |      add_ln703_173_fu_36439107_p2__0                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__167                                                                                     |      8|
|1156  |      add_ln703_173_fu_36439107_p2__1                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__135                                                                                     |      8|
|1157  |      mul_ln1118_53_fu_2962_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__238                                                                                     |      8|
|1158  |      add_ln703_53_fu_36438319_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_183_fu_36452033_p2__0_funnel__1                                                                                 |      8|
|1159  |      add_ln703_12_fu_36437953_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__31                                                                                     |      8|
|1160  |      mul_ln1118_199_reg_6349051_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_399_reg_36506015_reg_funnel__15                                                                                 |      8|
|1161  |      mul_ln1118_57_fu_3770_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__195                                                                                     |      8|
|1162  |      mul_ln1118_34_fu_3778_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__234                                                                                     |      8|
|1163  |      add_ln703_87_fu_36438577_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_87_fu_36438577_p2_funnel                                                                                        |      8|
|1164  |      add_ln703_17_fu_36438003_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__15                                                                                     |      8|
|1165  |      add_ln703_87_reg_36505680_reg                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_87_reg_36505680_reg_funnel                                                                                      |      8|
|1166  |      mul_ln1118_76_reg_6348683_reg                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_399_reg_36506015_reg_funnel__13                                                                                 |      8|
|1167  |      add_ln703_346_fu_36439881_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__29                                                                                     |      8|
|1168  |      mul_ln1118_162_fu_4499_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__232                                                                                     |      8|
|1169  |      add_ln703_348_fu_36439887_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__18                                                                                     |      8|
|1170  |      mul_ln1118_376_fu_4066_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__186                                                                                     |      8|
|1171  |      add_ln703_352_fu_36439913_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__221                                                                                     |      8|
|1172  |      mul_ln1118_118_reg_6348814_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_399_reg_36506015_reg_funnel__4                                                                                  |      8|
|1173  |      mul_ln1118_452_fu_2913_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_614_fu_4464_p2_funnel__46                                                                                      |      8|
|1174  |      mul_ln1118_533_fu_4441_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_614_fu_4464_p2_funnel__2                                                                                       |      8|
|1175  |      mul_ln1118_551_fu_6215_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_614_fu_4464_p2_funnel__25                                                                                      |      8|
|1176  |      mul_ln1118_491_fu_4082_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_614_fu_4464_p2_funnel__37                                                                                      |      8|
|1177  |      mul_ln1118_349_fu_4322_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__190                                                                                     |      8|
|1178  |      mul_ln1118_443_fu_6502_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__120                                                                                     |      8|
|1179  |      mul_ln1118_333_fu_3105_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__182                                                                                     |      8|
|1180  |      add_ln703_408_fu_36440135_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__56                                                                                     |      8|
|1181  |      mul_ln1118_308_fu_4765_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__83                                                                                      |      8|
|1182  |      add_ln703_11_fu_36437943_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__21                                                                                     |      8|
|1183  |      mul_ln1118_245_fu_5104_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_614_fu_4464_p2_funnel__3                                                                                       |      8|
|1184  |      mul_ln1118_119_fu_3337_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__148                                                                                     |      8|
|1185  |      add_ln703_134_fu_36438867_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__11                                                                                      |      8|
|1186  |      mul_ln1118_84_fu_5777_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__161                                                                                     |      8|
|1187  |      add_ln703_131_fu_36438841_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__48                                                                                     |      8|
|1188  |      add_ln703_131_fu_36438841_p2__0                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_46_fu_36438261_p2__0_funnel__1                                                                                  |      8|
|1189  |      mul_ln1118_79_fu_6055_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__163                                                                                     |      8|
|1190  |      add_ln703_133_fu_36438857_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__16                                                                                     |      8|
|1191  |      mul_ln1118_38_fu_2776_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__80                                                                                      |      8|
|1192  |      mul_ln1118_203_fu_3754_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__5                                                                                       |      8|
|1193  |      mul_ln1118_161_fu_6561_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__67                                                                                      |      8|
|1194  |      mul_ln1118_99_fu_3729_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__177                                                                                     |      8|
|1195  |      mul_ln1118_139_fu_3757_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__252                                                                                     |      8|
|1196  |      add_ln703_540_fu_36453644_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1263_fu_36458241_p2_funnel__3                                                                                   |      8|
|1197  |      mul_ln1118_470_fu_2886_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_614_fu_4464_p2_funnel__14                                                                                      |      8|
|1198  |      mul_ln1118_490_fu_6090_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_614_fu_4464_p2_funnel__40                                                                                      |      8|
|1199  |      mul_ln1118_367_fu_3047_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_614_fu_4464_p2_funnel__32                                                                                      |      8|
|1200  |      add_ln703_538_fu_36453628_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_614_fu_4464_p2_funnel__12                                                                                      |      8|
|1201  |      mul_ln1118_395_fu_5238_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__131                                                                                     |      8|
|1202  |      mul_ln1118_307_fu_4703_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_614_fu_4464_p2_funnel__11                                                                                      |      8|
|1203  |      mul_ln1118_332_fu_6494_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_614_fu_4464_p2_funnel__22                                                                                      |      8|
|1204  |      mul_ln1118_284_fu_4591_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_614_fu_4464_p2_funnel__35                                                                                      |      8|
|1205  |      mul_ln1118_65_fu_5790_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__166                                                                                     |      8|
|1206  |      mul_ln1118_458_fu_4217_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_614_fu_4464_p2_funnel__38                                                                                      |      8|
|1207  |      mul_ln1118_538_fu_2709_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_614_fu_4464_p2_funnel__6                                                                                       |      8|
|1208  |      mul_ln1118_439_fu_5281_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_614_fu_4464_p2_funnel__4                                                                                       |      8|
|1209  |      mul_ln1118_346_fu_2871_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_614_fu_4464_p2_funnel__42                                                                                      |      8|
|1210  |      add_ln703_843_fu_36455585_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1263_fu_36458241_p2_funnel__1                                                                                   |      8|
|1211  |      mul_ln1118_195_fu_5066_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__78                                                                                      |      8|
|1212  |      add_ln703_185_reg_36505780_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_399_reg_36506015_reg_funnel__30                                                                                 |      8|
|1213  |      mul_ln1118_108_reg_6348785_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_399_reg_36506015_reg_funnel__6                                                                                  |      8|
|1214  |      mul_ln1118_90_reg_6348728_reg                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_399_reg_36506015_reg_funnel__37                                                                                 |      8|
|1215  |      mul_ln1118_152_fu_5781_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__82                                                                                      |      8|
|1216  |      mul_ln1118_131_fu_2775_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__116                                                                                     |      8|
|1217  |      add_ln703_168_fu_36451990_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_46_fu_36438261_p2__0_funnel__2                                                                                  |      8|
|1218  |      add_ln703_66_reg_36505645_reg                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_399_reg_36506015_reg_funnel__29                                                                                 |      8|
|1219  |      add_ln703_168_fu_36451990_p2__0                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_46_fu_36438261_p2__0_funnel__3                                                                                  |      8|
|1220  |      mul_ln1118_288_fu_2669_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_614_fu_4464_p2_funnel__17                                                                                      |      8|
|1221  |      mul_ln1118_170_fu_4331_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__136                                                                                     |      8|
|1222  |      mul_ln1118_190_fu_6221_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__2                                                                                       |      8|
|1223  |      mul_ln1118_104_fu_3096_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__75                                                                                      |      8|
|1224  |      mul_ln1118_98_fu_4719_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__13                                                                                      |      8|
|1225  |      add_ln703_337_fu_36439843_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__57                                                                                     |      8|
|1226  |      mul_ln1118_320_fu_3148_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__53                                                                                      |      8|
|1227  |      mul_ln1118_226_fu_5930_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__111                                                                                     |      8|
|1228  |      add_ln703_490_fu_36440384_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__35                                                                                     |      8|
|1229  |      mul_ln1118_330_fu_3305_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__200                                                                                     |      8|
|1230  |      mul_ln1118_347_fu_4752_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__25                                                                                      |      8|
|1231  |      mul_ln1118_420_fu_6340_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__249                                                                                     |      8|
|1232  |      mul_ln1118_559_fu_6220_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_614_fu_4464_p2_funnel__24                                                                                      |      8|
|1233  |      mul_ln1118_386_fu_5953_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_614_fu_4464_p2_funnel__29                                                                                      |      8|
|1234  |      add_ln703_688_fu_36454556_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_688_fu_36454556_p2_funnel                                                                                       |      8|
|1235  |      mul_ln1118_726_fu_2902_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_614_fu_4464_p2_funnel__30                                                                                      |      8|
|1236  |      add_ln703_685_fu_36454530_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_685_fu_36454530_p2_funnel__1                                                                                    |      8|
|1237  |      add_ln703_686_fu_36454540_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_614_fu_4464_p2_funnel__31                                                                                      |      8|
|1238  |      mul_ln1118_542_fu_5318_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__181                                                                                     |      8|
|1239  |      add_ln703_683_reg_36506140_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_272_reg_36505895_reg_funnel__27                                                                                 |      8|
|1240  |      add_ln703_684_fu_36454520_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_614_fu_4464_p2_funnel__8                                                                                       |      8|
|1241  |      mul_ln1118_218_fu_4771_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__48                                                                                      |      8|
|1242  |      mul_ln1118_241_fu_3751_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__157                                                                                     |      8|
|1243  |      mul_ln1118_287_fu_5762_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__94                                                                                      |      8|
|1244  |      mul_ln1118_312_fu_3045_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__134                                                                                     |      8|
|1245  |      add_ln703_255_fu_36439475_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__20                                                                                     |      8|
|1246  |      mul_ln1118_194_fu_3009_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__240                                                                                     |      8|
|1247  |      mul_ln1118_68_fu_4288_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__178                                                                                     |      8|
|1248  |      mul_ln1118_107_fu_4330_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__246                                                                                     |      8|
|1249  |      mul_ln1118_174_fu_5341_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__41                                                                                      |      8|
|1250  |      add_ln703_159_fu_36439013_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__26                                                                                     |      8|
|1251  |      add_ln703_7_fu_36437913_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__39                                                                                     |      8|
|1252  |      mul_ln1118_27_fu_4777_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__192                                                                                     |      8|
|1253  |      mul_ln1118_562_fu_6224_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_614_fu_4464_p2_funnel__47                                                                                      |      8|
|1254  |      add_ln703_675_fu_36454463_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_614_fu_4464_p2_funnel__43                                                                                      |      8|
|1255  |      add_ln703_675_fu_36454463_p2__0                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_614_fu_4464_p2_funnel__16                                                                                      |      8|
|1256  |      add_ln703_475_fu_36440300_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__130                                                                                     |      8|
|1257  |      mul_ln1118_456_fu_4745_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__21                                                                                      |      8|
|1258  |      add_ln703_477_fu_36453360_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_477_fu_36453360_p2_funnel                                                                                       |      8|
|1259  |      mul_ln1118_479_fu_6079_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_614_fu_4464_p2_funnel__23                                                                                      |      8|
|1260  |      add_ln703_420_reg_36507584_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_420_reg_36507584_reg_funnel                                                                                     |      8|
|1261  |      mul_ln1118_421_fu_4026_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_614_fu_4464_p2_funnel__15                                                                                      |      8|
|1262  |      add_ln703_423_fu_36453055_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_614_fu_4464_p2_funnel__10                                                                                      |      8|
|1263  |      add_ln703_423_fu_36453055_p2__0                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_688_fu_36454556_p2_funnel__1                                                                                    |      8|
|1264  |      sub_ln703_1_fu_36453039_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_614_fu_4464_p2_funnel__27                                                                                      |      8|
|1265  |      mul_ln1118_331_fu_5501_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_614_fu_4464_p2_funnel__28                                                                                      |      8|
|1266  |      mul_ln1118_261_fu_2631_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_614_fu_4464_p2_funnel__1                                                                                       |      8|
|1267  |      mul_ln1118_306_fu_4855_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_614_fu_4464_p2_funnel__48                                                                                      |      8|
|1268  |      mul_ln1118_237_fu_3794_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_614_fu_4464_p2_funnel__45                                                                                      |      8|
|1269  |      add_ln703_260_fu_36452367_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_614_fu_4464_p2_funnel__20                                                                                      |      8|
|1270  |      mul_ln1118_283_fu_2820_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_614_fu_4464_p2_funnel__44                                                                                      |      8|
|1271  |      mul_ln1118_103_reg_6348769_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_399_reg_36506015_reg_funnel__2                                                                                  |      8|
|1272  |      mul_ln1118_148_fu_3765_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__92                                                                                      |      8|
|1273  |      add_ln703_181_fu_36439139_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__89                                                                                      |      8|
|1274  |      mul_ln1118_169_fu_3833_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__261                                                                                     |      8|
|1275  |      add_ln703_180_fu_36439129_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__27                                                                                     |      8|
|1276  |      add_ln703_183_fu_36452033_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_183_fu_36452033_p2__0_funnel__3                                                                                 |      8|
|1277  |      mul_ln1118_22_fu_3199_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__123                                                                                     |      8|
|1278  |      add_ln703_46_fu_36438261_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_183_fu_36452033_p2__0_funnel__2                                                                                 |      8|
|1279  |      add_ln703_fu_36437853_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__54                                                                                     |      8|
|1280  |      add_ln703_46_fu_36438261_p2__0                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_46_fu_36438261_p2__0_funnel                                                                                     |      8|
|1281  |      add_ln703_183_fu_36452033_p2__0                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_183_fu_36452033_p2__0_funnel                                                                                    |      8|
|1282  |      mul_ln1118_540_fu_4166_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_614_fu_4464_p2_funnel__19                                                                                      |      8|
|1283  |      add_ln703_458_reg_36507599_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_458_reg_36507599_reg_funnel                                                                                     |      8|
|1284  |      mul_ln1118_217_fu_3764_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__226                                                                                     |      8|
|1285  |      mul_ln1118_173_fu_3759_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__147                                                                                     |      8|
|1286  |      mul_ln1118_129_fu_6081_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__172                                                                                     |      8|
|1287  |      mul_ln1118_266_fu_2698_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__153                                                                                     |      8|
|1288  |      mul_ln1118_48_fu_2932_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__128                                                                                     |      8|
|1289  |      mul_ln1118_193_fu_3632_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__71                                                                                      |      8|
|1290  |      mul_ln1118_311_fu_5577_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_614_fu_4464_p2_funnel__7                                                                                       |      8|
|1291  |      add_ln703_556_fu_36453774_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1263_fu_36458241_p2_funnel__2                                                                                   |      8|
|1292  |      mul_ln1118_385_fu_4491_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__222                                                                                     |      8|
|1293  |      add_ln703_564_fu_36440540_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__24                                                                                     |      8|
|1294  |      mul_ln1118_461_fu_3743_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__24                                                                                      |      8|
|1295  |      mul_ln1118_366_fu_4762_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__156                                                                                     |      8|
|1296  |      mul_ln1118_582_fu_4466_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_614_fu_4464_p2_funnel__33                                                                                      |      8|
|1297  |      mul_ln1118_271_fu_4440_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__124                                                                                     |      8|
|1298  |      add_ln703_1554_reg_36506225_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_272_reg_36505895_reg_funnel__10                                                                                 |      8|
|1299  |      mul_ln1118_614_fu_4464_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_614_fu_4464_p2_funnel                                                                                          |      8|
|1300  |      add_ln703_780_fu_36455138_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_614_fu_4464_p2_funnel__13                                                                                      |      8|
|1301  |      mul_ln1118_919_fu_5188_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_614_fu_4464_p2_funnel__36                                                                                      |      8|
|1302  |      add_ln703_779_fu_36455128_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_688_fu_36454556_p2_funnel__2                                                                                    |      8|
|1303  |      mul_ln1118_541_fu_6309_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_614_fu_4464_p2_funnel__21                                                                                      |      8|
|1304  |      add_ln703_776_fu_36455102_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_688_fu_36454556_p2_funnel__3                                                                                    |      8|
|1305  |      add_ln703_777_reg_36507839_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_777_reg_36507839_reg_funnel                                                                                     |      8|
|1306  |      mul_ln1118_497_fu_6078_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__4                                                                                       |      8|
|1307  |      add_ln703_480_reg_36506065_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_272_reg_36505895_reg_funnel__2                                                                                  |      8|
|1308  |      mul_ln1118_344_fu_3745_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__16                                                                                      |      8|
|1309  |      add_ln703_487_fu_36440358_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__55                                                                                     |      8|
|1310  |      add_ln703_486_fu_36440348_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__49                                                                                     |      8|
|1311  |      mul_ln1118_388_fu_3950_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__266                                                                                     |      8|
|1312  |      add_ln703_382_fu_36440035_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__13                                                                                     |      8|
|1313  |      add_ln703_383_reg_36506005_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_272_reg_36505895_reg_funnel__12                                                                                 |      8|
|1314  |      add_ln703_9_fu_36437923_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel                                                                                         |      8|
|1315  |      mul_ln1118_50_fu_4366_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__191                                                                                     |      8|
|1316  |      mul_ln1118_29_fu_5354_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__101                                                                                     |      8|
|1317  |      mul_ln1118_91_fu_3772_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__220                                                                                     |      8|
|1318  |      mul_ln1118_220_fu_6241_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__253                                                                                     |      8|
|1319  |      mul_ln1118_242_fu_3321_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__194                                                                                     |      8|
|1320  |      mul_ln1118_483_fu_4755_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__66                                                                                      |      8|
|1321  |      add_ln703_28_fu_36438101_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__5                                                                                      |      8|
|1322  |      mul_ln1118_7_fu_2772_p2                                                                     |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__64                                                                                      |      8|
|1323  |      mul_ln1118_402_fu_4750_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__87                                                                                      |      8|
|1324  |      mul_ln1118_440_fu_4473_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__230                                                                                     |      8|
|1325  |      add_ln703_376_fu_36440013_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__9                                                                                      |      8|
|1326  |      mul_ln1118_260_fu_4161_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__97                                                                                      |      8|
|1327  |      add_ln703_375_fu_36440003_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__159                                                                                     |      8|
|1328  |      mul_ln1118_382_fu_2984_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__241                                                                                     |      8|
|1329  |      mul_ln1118_208_fu_4764_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__112                                                                                     |      8|
|1330  |      mul_ln1118_232_fu_3931_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__28                                                                                      |      8|
|1331  |      mul_ln1118_256_fu_2756_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__54                                                                                      |      8|
|1332  |      sub_ln703_fu_36439233_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__223                                                                                     |      8|
|1333  |      mul_ln1118_144_fu_4767_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__255                                                                                     |      8|
|1334  |      mul_ln1118_122_fu_3340_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__108                                                                                     |      8|
|1335  |      mul_ln1118_80_fu_6236_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__65                                                                                      |      8|
|1336  |      add_ln703_39_fu_36438195_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__33                                                                                     |      8|
|1337  |      add_ln703_40_fu_36438205_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__36                                                                                     |      8|
|1338  |      mul_ln1118_60_fu_3773_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__3                                                                                       |      8|
|1339  |      mul_ln1118_185_fu_5006_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__244                                                                                     |      8|
|1340  |      add_ln703_249_fu_36439447_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__50                                                                                     |      8|
|1341  |      mul_ln1118_280_fu_5759_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__100                                                                                     |      8|
|1342  |      add_ln703_248_fu_36439437_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__73                                                                                      |      8|
|1343  |      mul_ln1118_165_reg_6348960_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_399_reg_36506015_reg_funnel__7                                                                                  |      8|
|1344  |      mul_ln1118_61_fu_5786_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__17                                                                                      |      8|
|1345  |      add_ln703_141_fu_36438925_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__150                                                                                     |      8|
|1346  |      add_ln703_141_fu_36438925_p2__0                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__105                                                                                     |      8|
|1347  |      add_ln703_141_fu_36438925_p2__1                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__46                                                                                      |      8|
|1348  |      add_ln703_141_fu_36438925_p2__2                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_399_reg_36506015_reg_funnel__32                                                                                 |      8|
|1349  |      add_ln703_41_fu_36438215_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__3                                                                                      |      8|
|1350  |      add_ln703_42_fu_36438225_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__44                                                                                     |      8|
|1351  |      mul_ln1118_209_fu_5771_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__76                                                                                      |      8|
|1352  |      add_ln703_246_reg_36505870_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_272_reg_36505895_reg_funnel__15                                                                                 |      8|
|1353  |      add_ln703_247_fu_36452310_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_247_fu_36452310_p2_funnel                                                                                       |      8|
|1354  |      mul_ln1118_732_fu_2710_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_743_fu_2788_p2_funnel__3                                                                                       |      8|
|1355  |      mul_ln1118_33_fu_4783_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__68                                                                                      |      8|
|1356  |      add_ln703_14_fu_36437973_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__17                                                                                     |      8|
|1357  |      mul_ln1118_115_fu_2759_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__77                                                                                      |      8|
|1358  |      add_ln703_148_fu_36438949_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__43                                                                                     |      8|
|1359  |      mul_ln1118_138_fu_6214_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__32                                                                                      |      8|
|1360  |      mul_ln1118_97_fu_2690_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__164                                                                                     |      8|
|1361  |      add_ln703_1368_fu_36458900_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1368_fu_36458900_p2_funnel                                                                                      |      8|
|1362  |      mul_ln1118_181_fu_4772_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__58                                                                                      |      8|
|1363  |      add_ln703_320_fu_36439741_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__51                                                                                     |      8|
|1364  |      add_ln703_321_reg_36505940_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_272_reg_36505895_reg_funnel__18                                                                                 |      8|
|1365  |      mul_ln1118_202_fu_5765_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__132                                                                                     |      8|
|1366  |      mul_ln1118_225_fu_6271_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__207                                                                                     |      8|
|1367  |      add_ln703_1368_fu_36458900_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_48_fu_36438277_p2__0_funnel__1                                                                                  |      8|
|1368  |      mul_ln1118_213_fu_2619_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_743_fu_2788_p2_funnel__6                                                                                       |      8|
|1369  |      mul_ln1118_238_fu_3795_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_743_fu_2788_p2_funnel__5                                                                                       |      8|
|1370  |      mul_ln1118_85_fu_2760_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__259                                                                                     |      8|
|1371  |      mul_ln1118_66_fu_4785_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__14                                                                                      |      8|
|1372  |      add_ln703_23_fu_36438055_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__40                                                                                     |      8|
|1373  |      add_ln703_24_fu_36438065_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__10                                                                                     |      8|
|1374  |      mul_ln1118_44_fu_5199_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__103                                                                                     |      8|
|1375  |      mul_ln1118_127_fu_6391_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_743_fu_2788_p2_funnel__9                                                                                       |      8|
|1376  |      mul_ln1118_46_fu_4658_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__158                                                                                     |      8|
|1377  |      mul_ln1118_25_fu_4144_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__96                                                                                      |      8|
|1378  |      add_ln703_76_fu_36438497_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__12                                                                                     |      8|
|1379  |      add_ln703_4_fu_36437873_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__25                                                                                     |      8|
|1380  |      add_ln703_76_fu_36438497_p2__0                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_48_fu_36438277_p2__0_funnel__2                                                                                  |      8|
|1381  |      mul_ln1118_936_fu_5959_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_743_fu_2788_p2_funnel__2                                                                                       |      8|
|1382  |      mul_ln1118_558_fu_6219_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_743_fu_2788_p2_funnel__14                                                                                      |      8|
|1383  |      mul_ln1118_743_fu_2788_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_743_fu_2788_p2_funnel                                                                                          |      8|
|1384  |      mul_ln1118_785_fu_6070_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_743_fu_2788_p2_funnel__13                                                                                      |      8|
|1385  |      mul_ln1118_75_fu_4380_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_743_fu_2788_p2_funnel__1                                                                                       |      8|
|1386  |      mul_ln1118_227_fu_2620_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_743_fu_2788_p2_funnel__7                                                                                       |      8|
|1387  |      add_ln703_16_fu_36437993_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__45                                                                                     |      8|
|1388  |      mul_ln1118_56_fu_4775_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__127                                                                                     |      8|
|1389  |      mul_ln1118_117_fu_6390_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_743_fu_2788_p2_funnel__11                                                                                      |      8|
|1390  |      mul_ln1118_455_fu_4640_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__260                                                                                     |      8|
|1391  |      add_ln703_440_fu_36440209_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__42                                                                                     |      8|
|1392  |      mul_ln1118_398_fu_3742_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__133                                                                                     |      8|
|1393  |      mul_ln1118_378_fu_4710_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__62                                                                                      |      8|
|1394  |      mul_ln1118_437_fu_4546_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__209                                                                                     |      8|
|1395  |      mul_ln1118_343_fu_5325_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__126                                                                                     |      8|
|1396  |      mul_ln1118_214_fu_3761_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__85                                                                                      |      8|
|1397  |      add_ln703_399_reg_36506015_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_399_reg_36506015_reg_funnel                                                                                     |      8|
|1398  |      mul_ln1118_459_fu_3741_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__43                                                                                      |      8|
|1399  |      add_ln703_402_fu_36440093_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__63                                                                                      |      8|
|1400  |      mul_ln1118_422_fu_5766_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__196                                                                                     |      8|
|1401  |      add_ln703_401_fu_36440083_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__2                                                                                      |      8|
|1402  |      add_ln703_74_fu_36438481_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__30                                                                                     |      8|
|1403  |      mul_ln1118_45_fu_3673_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__27                                                                                      |      8|
|1404  |      add_ln703_48_fu_36438277_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__218                                                                                     |      8|
|1405  |      add_ln703_3_fu_36437863_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__6                                                                                      |      8|
|1406  |      add_ln703_48_fu_36438277_p2__0                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_48_fu_36438277_p2__0_funnel                                                                                     |      8|
|1407  |      mul_ln1118_171_fu_4332_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__114                                                                                     |      8|
|1408  |      add_ln703_154_fu_36438985_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__45                                                                                      |      8|
|1409  |      add_ln703_154_reg_36505750_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_272_reg_36505895_reg_funnel__20                                                                                 |      8|
|1410  |      mul_ln1118_128_reg_6348842_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_399_reg_36506015_reg_funnel__34                                                                                 |      8|
|1411  |      mul_ln1118_89_fu_3339_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__201                                                                                     |      8|
|1412  |      add_ln703_80_fu_36438529_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_80_fu_36438529_p2_funnel                                                                                        |      8|
|1413  |      mul_ln1118_552_fu_6216_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_743_fu_2788_p2_funnel__12                                                                                      |      8|
|1414  |      mul_ln1118_205_fu_4633_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_743_fu_2788_p2_funnel__15                                                                                      |      8|
|1415  |      add_ln703_1259_fu_36458209_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1259_fu_36458209_p2_funnel                                                                                      |      8|
|1416  |      mul_ln1118_435_fu_4417_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_743_fu_2788_p2_funnel__10                                                                                      |      8|
|1417  |      mul_ln1118_535_fu_5305_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_743_fu_2788_p2_funnel__8                                                                                       |      8|
|1418  |      mul_ln1118_415_fu_5600_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_743_fu_2788_p2_funnel__4                                                                                       |      8|
|1419  |      mul_ln1118_361_fu_2748_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__57                                                                                      |      8|
|1420  |      add_ln703_483_fu_36440332_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__179                                                                                     |      8|
|1421  |      mul_ln1118_418_fu_6339_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__247                                                                                     |      8|
|1422  |      add_ln703_482_fu_36440322_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__32                                                                                     |      8|
|1423  |      mul_ln1118_368_fu_5338_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__6                                                                                       |      8|
|1424  |      add_ln703_501_fu_36440442_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__19                                                                                     |      8|
|1425  |      mul_ln1118_132_fu_3478_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__204                                                                                     |      8|
|1426  |      add_ln703_499_fu_36440426_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__58                                                                                     |      8|
|1427  |      mul_ln1118_464_fu_5756_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__193                                                                                     |      8|
|1428  |      mul_ln1118_246_fu_6341_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__251                                                                                     |      8|
|1429  |      add_ln703_720_reg_36506155_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_399_reg_36506015_reg_funnel__10                                                                                 |      8|
|1430  |      mul_ln1118_313_fu_2972_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__197                                                                                     |      8|
|1431  |      mul_ln1118_417_fu_2745_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__15                                                                                      |      8|
|1432  |      add_ln703_472_reg_36506055_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_272_reg_36505895_reg_funnel__3                                                                                  |      8|
|1433  |      mul_ln1118_475_fu_2740_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__51                                                                                      |      8|
|1434  |      mul_ln1118_496_fu_5361_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__31                                                                                      |      8|
|1435  |      mul_ln1118_113_reg_6348801_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_399_reg_36506015_reg_funnel__28                                                                                 |      8|
|1436  |      mul_ln1118_54_fu_5779_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__231                                                                                     |      8|
|1437  |      add_ln703_56_fu_36438345_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__169                                                                                     |      8|
|1438  |      add_ln703_13_fu_36437963_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__52                                                                                     |      8|
|1439  |      add_ln703_56_fu_36438345_p2__0                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_56_fu_36438345_p2__0_funnel                                                                                     |      8|
|1440  |      add_ln703_67_reg_36505650_reg                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_399_reg_36506015_reg_funnel__14                                                                                 |      8|
|1441  |      mul_ln1118_200_fu_3267_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__20                                                                                      |      8|
|1442  |      add_ln703_219_reg_36505825_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_272_reg_36505895_reg_funnel__19                                                                                 |      8|
|1443  |      mul_ln1118_157_fu_5273_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__189                                                                                     |      8|
|1444  |      add_ln703_222_fu_36439297_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__7                                                                                      |      8|
|1445  |      mul_ln1118_273_fu_5566_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__160                                                                                     |      8|
|1446  |      add_ln703_221_fu_36439287_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__91                                                                                      |      8|
|1447  |      mul_ln1118_136_reg_6348868_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_399_reg_36506015_reg_funnel__25                                                                                 |      8|
|1448  |      mul_ln1118_293_fu_3898_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_560_fu_6222_p2_funnel__15                                                                                      |      8|
|1449  |      add_ln703_315_fu_36452576_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_944_fu_36456216_p2_funnel__5                                                                                    |      8|
|1450  |      mul_ln1118_373_fu_5948_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_560_fu_6222_p2_funnel__21                                                                                      |      8|
|1451  |      add_ln703_314_fu_36452566_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_944_fu_36456216_p2_funnel__4                                                                                    |      8|
|1452  |      mul_ln1118_697_fu_4508_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_560_fu_6222_p2_funnel__17                                                                                      |      8|
|1453  |      mul_ln1118_575_fu_4227_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_560_fu_6222_p2_funnel__1                                                                                       |      8|
|1454  |      mul_ln1118_680_fu_4215_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_560_fu_6222_p2_funnel__20                                                                                      |      8|
|1455  |      mul_ln1118_351_fu_2742_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__171                                                                                     |      8|
|1456  |      add_ln703_429_reg_36506030_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_272_reg_36505895_reg_funnel__16                                                                                 |      8|
|1457  |      mul_ln1118_365_fu_3934_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_560_fu_6222_p2_funnel__19                                                                                      |      8|
|1458  |      add_ln703_433_fu_36453126_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_560_fu_6222_p2_funnel__16                                                                                      |      8|
|1459  |      mul_ln1118_216_fu_3763_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__93                                                                                      |      8|
|1460  |      add_ln703_271_fu_36439497_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__41                                                                                     |      8|
|1461  |      add_ln703_272_reg_36505895_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_272_reg_36505895_reg_funnel                                                                                     |      8|
|1462  |      mul_ln1118_172_fu_5770_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__74                                                                                      |      8|
|1463  |      mul_ln1118_106_fu_3613_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__237                                                                                     |      8|
|1464  |      mul_ln1118_67_fu_3780_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__109                                                                                     |      8|
|1465  |      add_ln703_270_fu_36439491_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_270_fu_36439491_p2_funnel                                                                                       |      8|
|1466  |      mul_ln1118_88_fu_2763_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__104                                                                                     |      8|
|1467  |      mul_ln1118_47_fu_6560_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__50                                                                                      |      8|
|1468  |      mul_ln1118_26_fu_2764_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__34                                                                                      |      8|
|1469  |      add_ln703_26_fu_36438081_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_26_fu_36438081_p2_funnel                                                                                        |      8|
|1470  |      add_ln703_270_reg_36505890_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_270_reg_36505890_reg_funnel                                                                                     |      8|
|1471  |      mul_ln1118_384_fu_3057_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_560_fu_6222_p2_funnel__13                                                                                      |      8|
|1472  |      mul_ln1118_567_fu_3736_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__264                                                                                     |      8|
|1473  |      add_ln703_709_reg_36506150_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_272_reg_36505895_reg_funnel__14                                                                                 |      8|
|1474  |      mul_ln1118_251_fu_3799_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_560_fu_6222_p2_funnel__22                                                                                      |      8|
|1475  |      mul_ln1118_471_fu_3354_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_560_fu_6222_p2_funnel__14                                                                                      |      8|
|1476  |      add_ln703_552_fu_36453742_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_552_fu_36453742_p2_funnel                                                                                       |      8|
|1477  |      mul_ln1118_434_fu_2878_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_560_fu_6222_p2_funnel__12                                                                                      |      8|
|1478  |      add_ln703_550_fu_36453722_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_944_fu_36456216_p2_funnel__8                                                                                    |      8|
|1479  |      mul_ln1118_598_fu_5688_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_560_fu_6222_p2_funnel__2                                                                                       |      8|
|1480  |      add_ln703_944_fu_36456216_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_944_fu_36456216_p2_funnel                                                                                       |      8|
|1481  |      mul_ln1118_560_fu_6222_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_560_fu_6222_p2_funnel                                                                                          |      8|
|1482  |      mul_ln1118_940_fu_6334_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_560_fu_6222_p2_funnel__23                                                                                      |      8|
|1483  |      add_ln703_946_fu_36456232_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_944_fu_36456216_p2_funnel__3                                                                                    |      8|
|1484  |      mul_ln1118_790_fu_3813_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_560_fu_6222_p2_funnel__11                                                                                      |      8|
|1485  |      mul_ln1118_718_fu_5511_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_560_fu_6222_p2_funnel__10                                                                                      |      8|
|1486  |      add_ln703_635_fu_36454210_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_944_fu_36456216_p2_funnel__2                                                                                    |      8|
|1487  |      add_ln703_633_fu_36454194_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_944_fu_36456216_p2_funnel__1                                                                                    |      8|
|1488  |      mul_ln1118_634_fu_6378_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_560_fu_6222_p2_funnel__9                                                                                       |      8|
|1489  |      add_ln703_632_fu_36454184_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_560_fu_6222_p2_funnel__8                                                                                       |      8|
|1490  |      mul_ln1118_504_fu_6098_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_560_fu_6222_p2_funnel__7                                                                                       |      8|
|1491  |      mul_ln1118_462_fu_4642_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_560_fu_6222_p2_funnel__6                                                                                       |      8|
|1492  |      mul_ln1118_792_fu_4659_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_560_fu_6222_p2_funnel__5                                                                                       |      8|
|1493  |      add_ln703_678_fu_36454485_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_560_fu_6222_p2_funnel__4                                                                                       |      8|
|1494  |      add_ln703_678_fu_36454485_p2__0                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_560_fu_6222_p2_funnel__3                                                                                       |      8|
|1495  |      add_ln703_606_fu_36454036_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_944_fu_36456216_p2_funnel__6                                                                                    |      8|
|1496  |      mul_ln1118_750_fu_5865_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__12                                                                                      |      8|
|1497  |      add_ln703_690_fu_36440688_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__213                                                                                     |      8|
|1498  |      mul_ln1118_142_fu_5340_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__142                                                                                     |      8|
|1499  |      mul_ln1118_210_fu_2616_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_560_fu_6222_p2_funnel__18                                                                                      |      8|
|1500  |      add_ln703_614_fu_36454094_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_944_fu_36456216_p2_funnel__7                                                                                    |      8|
|1501  |      mul_ln1118_325_fu_3524_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__84                                                                                      |      8|
|1502  |      add_ln703_300_fu_36439657_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__151                                                                                     |      8|
|1503  |      mul_ln1118_254_fu_4766_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__33                                                                                      |      8|
|1504  |      mul_ln1118_17_fu_4681_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__26                                                                                      |      8|
|1505  |      add_ln703_62_fu_36438389_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_270_fu_36439491_p2_funnel__1                                                                                    |      8|
|1506  |      mul_ln1118_37_fu_3781_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__79                                                                                      |      8|
|1507  |      add_ln703_299_fu_36439647_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_270_fu_36439491_p2_funnel__2                                                                                    |      8|
|1508  |      mul_ln1118_303_fu_4763_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__37                                                                                      |      8|
|1509  |      add_ln703_630_fu_36440660_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__242                                                                                     |      8|
|1510  |      add_ln703_630_fu_36440660_p2__0                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__173                                                                                     |      8|
|1511  |      add_ln703_630_reg_36506130_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_272_reg_36505895_reg_funnel__13                                                                                 |      8|
|1512  |      mul_ln1118_62_fu_2769_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__214                                                                                     |      8|
|1513  |      add_ln703_93_fu_36438619_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__125                                                                                     |      8|
|1514  |      add_ln703_93_fu_36438619_p2__0                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__143                                                                                     |      8|
|1515  |      mul_ln1118_423_fu_4589_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__139                                                                                     |      8|
|1516  |      add_ln703_559_reg_36506105_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_272_reg_36505895_reg_funnel__1                                                                                  |      8|
|1517  |      mul_ln1118_409_reg_6349421_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_399_reg_36506015_reg_funnel__8                                                                                  |      8|
|1518  |      mul_ln1118_221_fu_3530_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__254                                                                                     |      8|
|1519  |      mul_ln1118_176_fu_3762_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__141                                                                                     |      8|
|1520  |      mul_ln1118_196_fu_3413_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__47                                                                                      |      8|
|1521  |      mul_ln1118_243_fu_4759_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__99                                                                                      |      8|
|1522  |      mul_ln1118_355_fu_3319_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__30                                                                                      |      8|
|1523  |      add_ln703_294_fu_36439615_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__14                                                                                     |      8|
|1524  |      mul_ln1118_269_fu_5712_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__106                                                                                     |      8|
|1525  |      add_ln703_380_fu_36452828_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_391_fu_36440051_p2_funnel__1                                                                                    |      8|
|1526  |      mul_ln1118_154_reg_6348926_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_399_reg_36506015_reg_funnel__16                                                                                 |      8|
|1527  |      mul_ln1118_69_fu_4074_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__210                                                                                     |      8|
|1528  |      mul_ln1118_92_fu_2767_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__146                                                                                     |      8|
|1529  |      mul_ln1118_110_fu_6559_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__61                                                                                      |      8|
|1530  |      mul_ln1118_51_fu_5605_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__248                                                                                     |      8|
|1531  |      mul_ln1118_30_fu_4780_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__121                                                                                     |      8|
|1532  |      add_ln703_10_fu_36437933_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__11                                                                                     |      8|
|1533  |      mul_ln1118_133_fu_3024_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__40                                                                                      |      8|
|1534  |      add_ln703_380_fu_36452828_p2__0                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_380_fu_36452828_p2__0_funnel                                                                                    |      8|
|1535  |      mul_ln1118_177_fu_4383_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_177_fu_4383_p2_funnel                                                                                          |      8|
|1536  |      mul_ln1118_336_fu_4043_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_177_fu_4383_p2_funnel__1                                                                                       |      8|
|1537  |      add_ln703_396_fu_36452928_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_177_fu_4383_p2_funnel__3                                                                                       |      8|
|1538  |      mul_ln1118_315_fu_5323_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__211                                                                                     |      8|
|1539  |      add_ln703_393_fu_36440071_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__140                                                                                     |      8|
|1540  |      mul_ln1118_290_fu_5763_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__208                                                                                     |      8|
|1541  |      add_ln703_391_fu_36440051_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_391_fu_36440051_p2_funnel                                                                                       |      8|
|1542  |      mul_ln1118_197_fu_2971_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_177_fu_4383_p2_funnel__4                                                                                       |      8|
|1543  |      add_ln703_390_fu_36452903_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_177_fu_4383_p2_funnel__16                                                                                      |      8|
|1544  |      add_ln703_390_fu_36452903_p2__0                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_177_fu_4383_p2_funnel__9                                                                                       |      8|
|1545  |      add_ln703_390_fu_36452903_p2__1                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_177_fu_4383_p2_funnel__7                                                                                       |      8|
|1546  |      add_ln703_390_fu_36452903_p2__2                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_177_fu_4383_p2_funnel__5                                                                                       |      8|
|1547  |      mul_ln1118_52_fu_2640_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__203                                                                                     |      8|
|1548  |      add_ln703_86_fu_36438571_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__19                                                                                      |      8|
|1549  |      add_ln703_86_fu_36438571_p2__0                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_399_reg_36506015_reg_funnel__27                                                                                 |      8|
|1550  |      add_ln703_30_fu_36438117_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__23                                                                                     |      8|
|1551  |      add_ln703_31_fu_36438127_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__4                                                                                      |      8|
|1552  |      mul_ln1118_188_fu_5972_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__155                                                                                     |      8|
|1553  |      add_ln703_176_reg_36505770_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_272_reg_36505895_reg_funnel__4                                                                                  |      8|
|1554  |      mul_ln1118_135_reg_6348864_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_399_reg_36506015_reg_funnel__31                                                                                 |      8|
|1555  |      mul_ln1118_64_fu_5789_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__88                                                                                      |      8|
|1556  |      mul_ln1118_125_fu_2768_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__228                                                                                     |      8|
|1557  |      add_ln703_111_fu_36438733_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_111_fu_36438733_p2_funnel                                                                                       |      8|
|1558  |      add_ln703_22_fu_36438045_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__8                                                                                      |      8|
|1559  |      add_ln703_44_fu_36438245_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__233                                                                                     |      8|
|1560  |      mul_ln1118_222_fu_4120_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__119                                                                                     |      8|
|1561  |      add_ln703_1539_fu_36440824_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__202                                                                                     |      8|
|1562  |      add_ln703_1539_reg_36506220_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_272_reg_36505895_reg_funnel__8                                                                                  |      8|
|1563  |      mul_ln1118_370_fu_5945_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_177_fu_4383_p2_funnel__30                                                                                      |      8|
|1564  |      add_ln703_1565_fu_36460076_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_177_fu_4383_p2_funnel__29                                                                                      |      8|
|1565  |      mul_ln1118_42_fu_5345_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__262                                                                                     |      8|
|1566  |      add_ln703_21_fu_36438035_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__34                                                                                     |      8|
|1567  |      mul_ln1118_83_fu_5776_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__152                                                                                     |      8|
|1568  |      mul_ln1118_102_fu_3115_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__217                                                                                     |      8|
|1569  |      mul_ln1118_63_fu_4782_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__199                                                                                     |      8|
|1570  |      mul_ln1118_167_fu_4402_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__49                                                                                      |      8|
|1571  |      mul_ln1118_187_fu_2617_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__9                                                                                       |      8|
|1572  |      mul_ln1118_259_fu_3063_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__98                                                                                      |      8|
|1573  |      mul_ln1118_211_fu_5772_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__165                                                                                     |      8|
|1574  |      mul_ln1118_235_fu_3390_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__36                                                                                      |      8|
|1575  |      mul_ln1118_147_reg_6348903_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_399_reg_36506015_reg_funnel__33                                                                                 |      8|
|1576  |      mul_ln1118_521_fu_3860_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_177_fu_4383_p2_funnel__15                                                                                      |      8|
|1577  |      mul_ln1118_764_fu_3797_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_177_fu_4383_p2_funnel__13                                                                                      |      8|
|1578  |      mul_ln1118_478_fu_3748_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__175                                                                                     |      8|
|1579  |      mul_ln1118_499_fu_3240_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__245                                                                                     |      8|
|1580  |      mul_ln1118_362_fu_3930_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_177_fu_4383_p2_funnel__22                                                                                      |      8|
|1581  |      mul_ln1118_304_fu_3857_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_177_fu_4383_p2_funnel__10                                                                                      |      8|
|1582  |      mul_ln1118_329_fu_6184_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_177_fu_4383_p2_funnel__2                                                                                       |      8|
|1583  |      mul_ln1118_282_fu_6500_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_177_fu_4383_p2_funnel__27                                                                                      |      8|
|1584  |      mul_ln1118_201_fu_5764_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__215                                                                                     |      8|
|1585  |      mul_ln1118_224_fu_5554_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__225                                                                                     |      8|
|1586  |      mul_ln1118_158_fu_5990_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__185                                                                                     |      8|
|1587  |      mul_ln1118_180_fu_5346_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__250                                                                                     |      8|
|1588  |      mul_ln1118_248_fu_3756_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel                                                                                          |      8|
|1589  |      mul_ln1118_274_fu_5493_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__149                                                                                     |      8|
|1590  |      mul_ln1118_55_fu_3768_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__110                                                                                     |      8|
|1591  |      mul_ln1118_74_fu_5825_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__206                                                                                     |      8|
|1592  |      mul_ln1118_114_fu_2758_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__265                                                                                     |      8|
|1593  |      mul_ln1118_137_fu_3522_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__72                                                                                      |      8|
|1594  |      mul_ln1118_96_fu_2771_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__129                                                                                     |      8|
|1595  |      add_ln703_33_fu_36438143_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__47                                                                                     |      8|
|1596  |      add_ln703_34_fu_36438153_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__1                                                                                      |      8|
|1597  |      mul_ln1118_356_fu_5050_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_177_fu_4383_p2_funnel__20                                                                                      |      8|
|1598  |      add_ln703_312_fu_36452550_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_449_fu_36453187_p2_funnel__2                                                                                    |      8|
|1599  |      mul_ln1118_467_fu_4897_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_177_fu_4383_p2_funnel__19                                                                                      |      8|
|1600  |      mul_ln1118_374_fu_2632_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__29                                                                                      |      8|
|1601  |      add_ln703_326_fu_36439783_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__224                                                                                     |      8|
|1602  |      add_ln703_323_fu_36439757_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__35                                                                                      |      8|
|1603  |      mul_ln1118_151_fu_4774_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__205                                                                                     |      8|
|1604  |      add_ln703_274_fu_36439513_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__38                                                                                     |      8|
|1605  |      mul_ln1118_286_fu_2743_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__10                                                                                      |      8|
|1606  |      add_ln703_278_fu_36439549_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_278_fu_36439549_p2_funnel                                                                                       |      8|
|1607  |      mul_ln1118_192_fu_5285_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__184                                                                                     |      8|
|1608  |      add_ln703_276_fu_36439529_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_391_fu_36440051_p2_funnel__2                                                                                    |      8|
|1609  |      add_ln703_278_reg_36505900_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_278_reg_36505900_reg_funnel                                                                                     |      8|
|1610  |      mul_ln1118_375_fu_5578_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__115                                                                                     |      8|
|1611  |      add_ln703_341_fu_36439875_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_341_fu_36439875_p2_funnel                                                                                       |      8|
|1612  |      add_ln703_341_reg_36505975_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_341_reg_36505975_reg_funnel                                                                                     |      8|
|1613  |      mul_ln1118_160_fu_4264_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__229                                                                                     |      8|
|1614  |      mul_ln1118_340_fu_4071_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__188                                                                                     |      8|
|1615  |      mul_ln1118_296_fu_2747_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__176                                                                                     |      8|
|1616  |      add_ln703_333_fu_36439821_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__28                                                                                     |      8|
|1617  |      mul_ln1118_116_fu_5347_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__118                                                                                     |      8|
|1618  |      mul_ln1118_433_fu_5206_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_177_fu_4383_p2_funnel__25                                                                                      |      8|
|1619  |      mul_ln1118_321_fu_3894_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_177_fu_4383_p2_funnel__26                                                                                      |      8|
|1620  |      mul_ln1118_341_fu_4883_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_177_fu_4383_p2_funnel__24                                                                                      |      8|
|1621  |      add_ln703_533_fu_36453592_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_278_fu_36439549_p2_funnel__1                                                                                    |      8|
|1622  |      mul_ln1118_413_fu_6167_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_177_fu_4383_p2_funnel__17                                                                                      |      8|
|1623  |      add_ln703_531_fu_36453576_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_449_fu_36453187_p2_funnel__1                                                                                    |      8|
|1624  |      mul_ln1118_297_fu_5887_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_177_fu_4383_p2_funnel__12                                                                                      |      8|
|1625  |      mul_ln1118_513_fu_4128_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_177_fu_4383_p2_funnel__6                                                                                       |      8|
|1626  |      mul_ln1118_275_fu_2917_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_177_fu_4383_p2_funnel__8                                                                                       |      8|
|1627  |      mul_ln1118_207_reg_6349073_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_399_reg_36506015_reg_funnel__5                                                                                  |      8|
|1628  |      mul_ln1118_231_fu_5584_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__39                                                                                      |      8|
|1629  |      mul_ln1118_164_fu_6342_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__1                                                                                       |      8|
|1630  |      add_ln703_197_reg_36505795_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_197_reg_36505795_reg_funnel                                                                                     |      8|
|1631  |      mul_ln1118_255_fu_2755_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__22                                                                                      |      8|
|1632  |      mul_ln1118_278_fu_5309_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__257                                                                                     |      8|
|1633  |      mul_ln1118_326_fu_3324_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__56                                                                                      |      8|
|1634  |      mul_ln1118_474_fu_2739_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__145                                                                                     |      8|
|1635  |      mul_ln1118_301_fu_2749_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__8                                                                                       |      8|
|1636  |      add_ln703_436_fu_36440183_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__46                                                                                     |      8|
|1637  |      add_ln703_449_fu_36453187_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_449_fu_36453187_p2_funnel                                                                                       |      8|
|1638  |      mul_ln1118_414_fu_6288_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_177_fu_4383_p2_funnel__11                                                                                      |      8|
|1639  |      mul_ln1118_323_fu_5999_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_177_fu_4383_p2_funnel__14                                                                                      |      8|
|1640  |      add_ln703_448_fu_36453177_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_177_fu_4383_p2_funnel__21                                                                                      |      8|
|1641  |      add_ln703_448_fu_36453177_p2__0                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_177_fu_4383_p2_funnel__28                                                                                      |      8|
|1642  |      add_ln703_448_fu_36453177_p2__1                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_177_fu_4383_p2_funnel__18                                                                                      |      8|
|1643  |      mul_ln1118_204_fu_5336_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__239                                                                                     |      8|
|1644  |      add_ln703_231_reg_36505845_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_272_reg_36505895_reg_funnel__11                                                                                 |      8|
|1645  |      mul_ln1118_252_fu_2753_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__60                                                                                      |      8|
|1646  |      add_ln703_235_fu_36439371_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__144                                                                                     |      8|
|1647  |      add_ln703_235_fu_36439371_p2__0                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__55                                                                                      |      8|
|1648  |      add_ln703_235_reg_36505850_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_272_reg_36505895_reg_funnel__26                                                                                 |      8|
|1649  |      add_ln703_18_fu_36438013_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_9_fu_36437923_p2_funnel__53                                                                                     |      8|
|1650  |      add_ln703_36_reg_36505625_reg                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_399_reg_36506015_reg_funnel__26                                                                                 |      8|
|1651  |      mul_ln1118_77_reg_6348687_reg                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_399_reg_36506015_reg_funnel__22                                                                                 |      8|
|1652  |      add_ln703_125_fu_36451867_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_125_fu_36451867_p2_funnel__1                                                                                    |      8|
|1653  |      mul_ln1118_119_fu_3337_p2__0                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__198                                                                                     |      8|
|1654  |      add_ln703_124_fu_36438819_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__258                                                                                     |      8|
|1655  |      add_ln703_124_reg_36505715_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_272_reg_36505895_reg_funnel__17                                                                                 |      8|
|1656  |      mul_ln1118_580_fu_4232_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_177_fu_4383_p2_funnel__23                                                                                      |      8|
|1657  |      mul_ln1118_502_fu_5203_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_177_fu_4383_p2_funnel__31                                                                                      |      8|
|1658  |      mul_ln1118_264_fu_5214_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__69                                                                                      |      8|
|1659  |      mul_ln1118_460_fu_4748_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__263                                                                                     |      8|
|1660  |      mul_ln1118_215_fu_5774_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__7                                                                                       |      8|
|1661  |      mul_ln1118_664_reg_6349590_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_399_reg_36506015_reg_funnel__12                                                                                 |      8|
|1662  |      mul_ln1118_285_fu_4477_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_487_fu_6087_p2_funnel__12                                                                                      |      8|
|1663  |      mul_ln1118_405_fu_5797_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_487_fu_6087_p2_funnel__16                                                                                      |      8|
|1664  |      mul_ln1118_239_fu_5807_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_487_fu_6087_p2_funnel__19                                                                                      |      8|
|1665  |      mul_ln1118_768_fu_2911_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_487_fu_6087_p2_funnel__13                                                                                      |      8|
|1666  |      mul_ln1118_957_fu_2605_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_487_fu_6087_p2_funnel__28                                                                                      |      8|
|1667  |      add_ln703_930_reg_36506180_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_399_reg_36506015_reg_funnel__17                                                                                 |      8|
|1668  |      mul_ln1118_996_fu_4301_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_487_fu_6087_p2_funnel__18                                                                                      |      8|
|1669  |      mul_ln1118_724_fu_5931_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_487_fu_6087_p2_funnel__14                                                                                      |      8|
|1670  |      mul_ln1118_150_reg_6348913_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_399_reg_36506015_reg_funnel__19                                                                                 |      8|
|1671  |      add_ln703_862_fu_36455720_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_862_fu_36455720_p2_funnel                                                                                       |      8|
|1672  |      mul_ln1118_820_fu_6141_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_487_fu_6087_p2_funnel__11                                                                                      |      8|
|1673  |      mul_ln1118_419_fu_6596_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_487_fu_6087_p2_funnel__15                                                                                      |      8|
|1674  |      mul_ln1118_659_fu_4256_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_487_fu_6087_p2_funnel__17                                                                                      |      8|
|1675  |      add_ln703_858_fu_36455688_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_862_fu_36455720_p2_funnel__1                                                                                    |      8|
|1676  |      mul_ln1118_401_fu_4190_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_487_fu_6087_p2_funnel__20                                                                                      |      8|
|1677  |      mul_ln1118_611_fu_3161_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_487_fu_6087_p2_funnel__23                                                                                      |      8|
|1678  |      mul_ln1118_719_fu_3178_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_487_fu_6087_p2_funnel__25                                                                                      |      8|
|1679  |      mul_ln1118_917_fu_5213_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_487_fu_6087_p2_funnel__26                                                                                      |      8|
|1680  |      mul_ln1118_975_fu_6240_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_487_fu_6087_p2_funnel__27                                                                                      |      8|
|1681  |      mul_ln1118_861_fu_5895_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__90                                                                                      |      8|
|1682  |      add_ln703_853_reg_36506175_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_272_reg_36505895_reg_funnel__22                                                                                 |      8|
|1683  |      add_ln703_854_fu_36455666_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_487_fu_6087_p2_funnel__21                                                                                      |      8|
|1684  |      mul_ln1118_705_fu_6517_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_487_fu_6087_p2_funnel__31                                                                                      |      8|
|1685  |      mul_ln1118_868_fu_5313_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_487_fu_6087_p2_funnel__32                                                                                      |      8|
|1686  |      mul_ln1118_642_fu_6385_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_487_fu_6087_p2_funnel__36                                                                                      |      8|
|1687  |      mul_ln1118_956_fu_4622_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_487_fu_6087_p2_funnel__22                                                                                      |      8|
|1688  |      add_ln703_875_fu_36455794_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_487_fu_6087_p2_funnel__30                                                                                      |      8|
|1689  |      add_ln703_875_reg_36507919_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_875_reg_36507919_reg_funnel                                                                                     |      8|
|1690  |      mul_ln1118_708_fu_5638_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_487_fu_6087_p2_funnel__4                                                                                       |      8|
|1691  |      add_ln703_651_fu_36454296_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_487_fu_6087_p2_funnel__2                                                                                       |      8|
|1692  |      add_ln703_145_reg_36505740_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_399_reg_36506015_reg_funnel__3                                                                                  |      8|
|1693  |      mul_ln1118_585_fu_4924_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_487_fu_6087_p2_funnel__6                                                                                       |      8|
|1694  |      mul_ln1118_645_fu_6625_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_487_fu_6087_p2_funnel__8                                                                                       |      8|
|1695  |      mul_ln1118_623_fu_6365_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_487_fu_6087_p2_funnel__10                                                                                      |      8|
|1696  |      mul_ln1118_709_fu_6521_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_487_fu_6087_p2_funnel__24                                                                                      |      8|
|1697  |      mul_ln1118_711_fu_4521_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_487_fu_6087_p2_funnel__7                                                                                       |      8|
|1698  |      add_ln703_716_fu_36454702_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_487_fu_6087_p2_funnel__9                                                                                       |      8|
|1699  |      add_ln703_716_fu_36454702_p2__0                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_487_fu_6087_p2_funnel__1                                                                                       |      8|
|1700  |      add_ln703_716_fu_36454702_p2__1                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_487_fu_6087_p2_funnel__3                                                                                       |      8|
|1701  |      add_ln703_716_fu_36454702_p2__2                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_487_fu_6087_p2_funnel__33                                                                                      |      8|
|1702  |      mul_ln1118_775_fu_5817_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_487_fu_6087_p2_funnel__37                                                                                      |      8|
|1703  |      mul_ln1118_811_fu_5176_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_487_fu_6087_p2_funnel__35                                                                                      |      8|
|1704  |      mul_ln1118_487_fu_6087_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_487_fu_6087_p2_funnel                                                                                          |      8|
|1705  |      add_ln703_708_fu_36454637_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_708_fu_36454637_p2_funnel                                                                                       |      8|
|1706  |      mul_ln1118_716_fu_4094_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_487_fu_6087_p2_funnel__5                                                                                       |      8|
|1707  |      add_ln703_596_fu_36453965_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_596_fu_36453965_p2_funnel                                                                                       |      8|
|1708  |      mul_ln1118_654_fu_3725_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_487_fu_6087_p2_funnel__34                                                                                      |      8|
|1709  |      mul_ln1118_592_fu_4620_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_487_fu_6087_p2_funnel__29                                                                                      |      8|
|1710  |      add_ln703_595_fu_36453955_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_862_fu_36455720_p2_funnel__2                                                                                    |      8|
|1711  |      mul_ln1118_494_fu_3750_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/mul_ln1118_248_fu_3756_p2_funnel__243                                                                                     |      8|
|1712  |      add_ln703_592_reg_36506115_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_399_reg_36506015_reg_funnel__23                                                                                 |      8|
|1713  |  dense_array_ap_ufixed_28u_array_ap_fixed_28_9_5_3_0_5u_config16_U0                              |dense_array_ap_ufixed_28u_array_ap_fixed_28_9_5_3_0_5u_config16_s                                                                                                                                                                                                             |   3811|
|1714  |    grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s_fu_563                  |dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s                                                                                                                                                                                                             |   3276|
|1715  |      mul_ln703_4_fu_532_p2                                                                       |\dense_array_ap_ufixed_28u_array_ap_fixed_28_9_5_3_0_5u_config16_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s_fu_563/add_ln703_4025_fu_56301_p2_funnel__16                                                                                        |      8|
|1716  |      add_ln703_4018_fu_56243_p2                                                                  |\dense_array_ap_ufixed_28u_array_ap_fixed_28_9_5_3_0_5u_config16_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s_fu_563/add_ln703_4045_fu_56415_p2_funnel__8                                                                                         |      8|
|1717  |      mul_ln703_5_fu_572_p2                                                                       |\dense_array_ap_ufixed_28u_array_ap_fixed_28_9_5_3_0_5u_config16_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s_fu_563/add_ln703_4025_fu_56301_p2_funnel__12                                                                                        |      8|
|1718  |      add_ln703_4042_reg_58514_reg                                                                |\dense_array_ap_ufixed_28u_array_ap_fixed_28_9_5_3_0_5u_config16_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s_fu_563/add_ln703_4042_reg_58514_reg_funnel                                                                                          |      8|
|1719  |      mul_ln703_6_fu_605_p2                                                                       |\dense_array_ap_ufixed_28u_array_ap_fixed_28_9_5_3_0_5u_config16_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s_fu_563/add_ln703_4025_fu_56301_p2_funnel__15                                                                                        |      8|
|1720  |      add_ln703_4043_fu_56399_p2                                                                  |\dense_array_ap_ufixed_28u_array_ap_fixed_28_9_5_3_0_5u_config16_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s_fu_563/add_ln703_4025_fu_56301_p2_funnel__14                                                                                        |      8|
|1721  |      add_ln703_4043_fu_56399_p2__0                                                               |\dense_array_ap_ufixed_28u_array_ap_fixed_28_9_5_3_0_5u_config16_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s_fu_563/add_ln703_4045_fu_56415_p2_funnel__3                                                                                         |      8|
|1722  |      add_ln703_4023_fu_56285_p2                                                                  |\dense_array_ap_ufixed_28u_array_ap_fixed_28_9_5_3_0_5u_config16_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s_fu_563/add_ln703_4045_fu_56415_p2_funnel__7                                                                                         |      8|
|1723  |      mul_ln703_17_fu_592_p2                                                                      |\dense_array_ap_ufixed_28u_array_ap_fixed_28_9_5_3_0_5u_config16_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s_fu_563/add_ln703_4025_fu_56301_p2_funnel__10                                                                                        |      8|
|1724  |      add_ln703_4045_fu_56415_p2                                                                  |\dense_array_ap_ufixed_28u_array_ap_fixed_28_9_5_3_0_5u_config16_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s_fu_563/add_ln703_4045_fu_56415_p2_funnel                                                                                            |      8|
|1725  |      add_ln703_4046_fu_56425_p2                                                                  |\dense_array_ap_ufixed_28u_array_ap_fixed_28_9_5_3_0_5u_config16_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s_fu_563/add_ln703_4045_fu_56415_p2_funnel__4                                                                                         |      8|
|1726  |      mul_ln703_14_fu_559_p2                                                                      |\dense_array_ap_ufixed_28u_array_ap_fixed_28_9_5_3_0_5u_config16_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s_fu_563/add_ln703_4025_fu_56301_p2_funnel__3                                                                                         |      8|
|1727  |      add_ln703_4134_fu_58243_p2__0                                                               |\dense_array_ap_ufixed_28u_array_ap_fixed_28_9_5_3_0_5u_config16_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s_fu_563/add_ln703_4134_fu_58243_p2__0_funnel                                                                                         |      8|
|1728  |      add_ln703_4026_fu_56311_p2                                                                  |\dense_array_ap_ufixed_28u_array_ap_fixed_28_9_5_3_0_5u_config16_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s_fu_563/add_ln703_4045_fu_56415_p2_funnel__2                                                                                         |      8|
|1729  |      mul_ln703_7_fu_569_p2                                                                       |\dense_array_ap_ufixed_28u_array_ap_fixed_28_9_5_3_0_5u_config16_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s_fu_563/add_ln703_4025_fu_56301_p2_funnel__6                                                                                         |      8|
|1730  |      add_ln703_4025_fu_56301_p2                                                                  |\dense_array_ap_ufixed_28u_array_ap_fixed_28_9_5_3_0_5u_config16_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s_fu_563/add_ln703_4025_fu_56301_p2_funnel                                                                                            |      8|
|1731  |      mul_ln703_18_fu_523_p2                                                                      |\dense_array_ap_ufixed_28u_array_ap_fixed_28_9_5_3_0_5u_config16_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s_fu_563/add_ln703_4025_fu_56301_p2_funnel__1                                                                                         |      8|
|1732  |      mul_ln703_32_fu_623_p2                                                                      |\dense_array_ap_ufixed_28u_array_ap_fixed_28_9_5_3_0_5u_config16_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s_fu_563/add_ln703_4025_fu_56301_p2_funnel__9                                                                                         |      8|
|1733  |      mul_ln703_24_fu_641_p2                                                                      |\dense_array_ap_ufixed_28u_array_ap_fixed_28_9_5_3_0_5u_config16_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s_fu_563/add_ln703_4025_fu_56301_p2_funnel__13                                                                                        |      8|
|1734  |      add_ln703_4058_fu_56473_p2                                                                  |\dense_array_ap_ufixed_28u_array_ap_fixed_28_9_5_3_0_5u_config16_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s_fu_563/add_ln703_4045_fu_56415_p2_funnel__6                                                                                         |      8|
|1735  |      add_ln703_4057_fu_56463_p2                                                                  |\dense_array_ap_ufixed_28u_array_ap_fixed_28_9_5_3_0_5u_config16_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s_fu_563/add_ln703_4025_fu_56301_p2_funnel__8                                                                                         |      8|
|1736  |      add_ln703_4152_fu_58260_p2                                                                  |\dense_array_ap_ufixed_28u_array_ap_fixed_28_9_5_3_0_5u_config16_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s_fu_563/add_ln703_4152_fu_58260_p2_funnel                                                                                            |      8|
|1737  |      mul_ln703_12_reg_13647_reg                                                                  |\dense_array_ap_ufixed_28u_array_ap_fixed_28_9_5_3_0_5u_config16_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s_fu_563/add_ln703_4155_reg_58635_reg_funnel__2                                                                                       |      8|
|1738  |      add_ln703_4020_fu_56263_p2                                                                  |\dense_array_ap_ufixed_28u_array_ap_fixed_28_9_5_3_0_5u_config16_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s_fu_563/add_ln703_4045_fu_56415_p2_funnel__5                                                                                         |      8|
|1739  |      add_ln703_4021_reg_58504_reg                                                                |\dense_array_ap_ufixed_28u_array_ap_fixed_28_9_5_3_0_5u_config16_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s_fu_563/add_ln703_4155_reg_58635_reg_funnel__1                                                                                       |      8|
|1740  |      mul_ln703_15_fu_619_p2                                                                      |\dense_array_ap_ufixed_28u_array_ap_fixed_28_9_5_3_0_5u_config16_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s_fu_563/add_ln703_4025_fu_56301_p2_funnel__7                                                                                         |      8|
|1741  |      add_ln703_4070_fu_57541_p2                                                                  |\dense_array_ap_ufixed_28u_array_ap_fixed_28_9_5_3_0_5u_config16_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s_fu_563/add_ln703_4070_fu_57541_p2_funnel                                                                                            |      8|
|1742  |      mul_ln703_21_fu_556_p2                                                                      |\dense_array_ap_ufixed_28u_array_ap_fixed_28_9_5_3_0_5u_config16_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s_fu_563/add_ln703_4025_fu_56301_p2_funnel__11                                                                                        |      8|
|1743  |      add_ln703_4035_fu_57393_p2                                                                  |\dense_array_ap_ufixed_28u_array_ap_fixed_28_9_5_3_0_5u_config16_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s_fu_563/add_ln703_4045_fu_56415_p2_funnel__1                                                                                         |      8|
|1744  |      add_ln703_4070_fu_57541_p2__0                                                               |\dense_array_ap_ufixed_28u_array_ap_fixed_28_9_5_3_0_5u_config16_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s_fu_563/add_ln703_4070_fu_57541_p2__0_funnel                                                                                         |      8|
|1745  |      mul_ln703_114_fu_543_p2                                                                     |\dense_array_ap_ufixed_28u_array_ap_fixed_28_9_5_3_0_5u_config16_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s_fu_563/add_ln703_4025_fu_56301_p2_funnel__5                                                                                         |      8|
|1746  |      add_ln703_4154_fu_58077_p2                                                                  |\dense_array_ap_ufixed_28u_array_ap_fixed_28_9_5_3_0_5u_config16_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s_fu_563/add_ln703_4025_fu_56301_p2_funnel__4                                                                                         |      8|
|1747  |      add_ln703_4155_reg_58635_reg                                                                |\dense_array_ap_ufixed_28u_array_ap_fixed_28_9_5_3_0_5u_config16_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s_fu_563/add_ln703_4155_reg_58635_reg_funnel                                                                                          |      8|
|1748  |      mul_ln703_109_fu_529_p2                                                                     |\dense_array_ap_ufixed_28u_array_ap_fixed_28_9_5_3_0_5u_config16_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s_fu_563/add_ln703_4025_fu_56301_p2_funnel__2                                                                                         |      8|
|1749  |  layer10_out_V_data_0_V_U                                                                        |fifo_w16_d576_A                                                                                                                                                                                                                                                               |    132|
|1750  |  layer11_out_V_data_0_V_U                                                                        |fifo_w16_d144_A                                                                                                                                                                                                                                                               |    568|
|1751  |  layer13_out_V_data_0_V_U                                                                        |fifo_w41_d1_A                                                                                                                                                                                                                                                                 |     99|
|1752  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_143                                                                                                                                                                                                                                                    |     90|
|1753  |  layer13_out_V_data_10_V_U                                                                       |fifo_w41_d1_A_0                                                                                                                                                                                                                                                               |    102|
|1754  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_142                                                                                                                                                                                                                                                    |     92|
|1755  |  layer13_out_V_data_11_V_U                                                                       |fifo_w41_d1_A_1                                                                                                                                                                                                                                                               |    101|
|1756  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_141                                                                                                                                                                                                                                                    |     92|
|1757  |  layer13_out_V_data_12_V_U                                                                       |fifo_w41_d1_A_2                                                                                                                                                                                                                                                               |    101|
|1758  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_140                                                                                                                                                                                                                                                    |     92|
|1759  |  layer13_out_V_data_13_V_U                                                                       |fifo_w41_d1_A_3                                                                                                                                                                                                                                                               |    102|
|1760  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_139                                                                                                                                                                                                                                                    |     91|
|1761  |  layer13_out_V_data_14_V_U                                                                       |fifo_w41_d1_A_4                                                                                                                                                                                                                                                               |     99|
|1762  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_138                                                                                                                                                                                                                                                    |     90|
|1763  |  layer13_out_V_data_15_V_U                                                                       |fifo_w41_d1_A_5                                                                                                                                                                                                                                                               |    102|
|1764  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_137                                                                                                                                                                                                                                                    |     92|
|1765  |  layer13_out_V_data_16_V_U                                                                       |fifo_w41_d1_A_6                                                                                                                                                                                                                                                               |    102|
|1766  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_136                                                                                                                                                                                                                                                    |     93|
|1767  |  layer13_out_V_data_17_V_U                                                                       |fifo_w41_d1_A_7                                                                                                                                                                                                                                                               |    102|
|1768  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_135                                                                                                                                                                                                                                                    |     92|
|1769  |  layer13_out_V_data_18_V_U                                                                       |fifo_w41_d1_A_8                                                                                                                                                                                                                                                               |    102|
|1770  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_134                                                                                                                                                                                                                                                    |     92|
|1771  |  layer13_out_V_data_19_V_U                                                                       |fifo_w41_d1_A_9                                                                                                                                                                                                                                                               |    100|
|1772  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_133                                                                                                                                                                                                                                                    |     90|
|1773  |  layer13_out_V_data_1_V_U                                                                        |fifo_w41_d1_A_10                                                                                                                                                                                                                                                              |    101|
|1774  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_132                                                                                                                                                                                                                                                    |     92|
|1775  |  layer13_out_V_data_20_V_U                                                                       |fifo_w41_d1_A_11                                                                                                                                                                                                                                                              |    102|
|1776  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_131                                                                                                                                                                                                                                                    |     92|
|1777  |  layer13_out_V_data_21_V_U                                                                       |fifo_w41_d1_A_12                                                                                                                                                                                                                                                              |    102|
|1778  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_130                                                                                                                                                                                                                                                    |     92|
|1779  |  layer13_out_V_data_22_V_U                                                                       |fifo_w41_d1_A_13                                                                                                                                                                                                                                                              |    101|
|1780  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_129                                                                                                                                                                                                                                                    |     91|
|1781  |  layer13_out_V_data_23_V_U                                                                       |fifo_w41_d1_A_14                                                                                                                                                                                                                                                              |    101|
|1782  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_128                                                                                                                                                                                                                                                    |     90|
|1783  |  layer13_out_V_data_24_V_U                                                                       |fifo_w41_d1_A_15                                                                                                                                                                                                                                                              |    103|
|1784  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_127                                                                                                                                                                                                                                                    |     92|
|1785  |  layer13_out_V_data_25_V_U                                                                       |fifo_w41_d1_A_16                                                                                                                                                                                                                                                              |    103|
|1786  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_126                                                                                                                                                                                                                                                    |     92|
|1787  |  layer13_out_V_data_26_V_U                                                                       |fifo_w41_d1_A_17                                                                                                                                                                                                                                                              |    103|
|1788  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_125                                                                                                                                                                                                                                                    |     90|
|1789  |  layer13_out_V_data_27_V_U                                                                       |fifo_w41_d1_A_18                                                                                                                                                                                                                                                              |    102|
|1790  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_124                                                                                                                                                                                                                                                    |     91|
|1791  |  layer13_out_V_data_2_V_U                                                                        |fifo_w41_d1_A_19                                                                                                                                                                                                                                                              |    101|
|1792  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_123                                                                                                                                                                                                                                                    |     92|
|1793  |  layer13_out_V_data_3_V_U                                                                        |fifo_w41_d1_A_20                                                                                                                                                                                                                                                              |    102|
|1794  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_122                                                                                                                                                                                                                                                    |     92|
|1795  |  layer13_out_V_data_4_V_U                                                                        |fifo_w41_d1_A_21                                                                                                                                                                                                                                                              |    122|
|1796  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_121                                                                                                                                                                                                                                                    |     91|
|1797  |  layer13_out_V_data_5_V_U                                                                        |fifo_w41_d1_A_22                                                                                                                                                                                                                                                              |    102|
|1798  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_120                                                                                                                                                                                                                                                    |     92|
|1799  |  layer13_out_V_data_6_V_U                                                                        |fifo_w41_d1_A_23                                                                                                                                                                                                                                                              |    101|
|1800  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_119                                                                                                                                                                                                                                                    |     92|
|1801  |  layer13_out_V_data_7_V_U                                                                        |fifo_w41_d1_A_24                                                                                                                                                                                                                                                              |    102|
|1802  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_118                                                                                                                                                                                                                                                    |     92|
|1803  |  layer13_out_V_data_8_V_U                                                                        |fifo_w41_d1_A_25                                                                                                                                                                                                                                                              |    102|
|1804  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_117                                                                                                                                                                                                                                                    |     92|
|1805  |  layer13_out_V_data_9_V_U                                                                        |fifo_w41_d1_A_26                                                                                                                                                                                                                                                              |    101|
|1806  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg                                                                                                                                                                                                                                                        |     92|
|1807  |  layer15_out_V_data_0_V_U                                                                        |fifo_w16_d1_A                                                                                                                                                                                                                                                                 |     28|
|1808  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_116                                                                                                                                                                                                                                                    |     17|
|1809  |  layer15_out_V_data_10_V_U                                                                       |fifo_w16_d1_A_27                                                                                                                                                                                                                                                              |     28|
|1810  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_115                                                                                                                                                                                                                                                    |     17|
|1811  |  layer15_out_V_data_11_V_U                                                                       |fifo_w16_d1_A_28                                                                                                                                                                                                                                                              |     27|
|1812  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_114                                                                                                                                                                                                                                                    |     17|
|1813  |  layer15_out_V_data_12_V_U                                                                       |fifo_w16_d1_A_29                                                                                                                                                                                                                                                              |     31|
|1814  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_113                                                                                                                                                                                                                                                    |     17|
|1815  |  layer15_out_V_data_13_V_U                                                                       |fifo_w16_d1_A_30                                                                                                                                                                                                                                                              |     27|
|1816  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_112                                                                                                                                                                                                                                                    |     17|
|1817  |  layer15_out_V_data_14_V_U                                                                       |fifo_w16_d1_A_31                                                                                                                                                                                                                                                              |     28|
|1818  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_111                                                                                                                                                                                                                                                    |     17|
|1819  |  layer15_out_V_data_15_V_U                                                                       |fifo_w16_d1_A_32                                                                                                                                                                                                                                                              |     27|
|1820  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_110                                                                                                                                                                                                                                                    |     17|
|1821  |  layer15_out_V_data_16_V_U                                                                       |fifo_w16_d1_A_33                                                                                                                                                                                                                                                              |     27|
|1822  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_109                                                                                                                                                                                                                                                    |     17|
|1823  |  layer15_out_V_data_17_V_U                                                                       |fifo_w16_d1_A_34                                                                                                                                                                                                                                                              |     27|
|1824  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_108                                                                                                                                                                                                                                                    |     17|
|1825  |  layer15_out_V_data_18_V_U                                                                       |fifo_w16_d1_A_35                                                                                                                                                                                                                                                              |     27|
|1826  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_107                                                                                                                                                                                                                                                    |     17|
|1827  |  layer15_out_V_data_19_V_U                                                                       |fifo_w16_d1_A_36                                                                                                                                                                                                                                                              |     28|
|1828  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_106                                                                                                                                                                                                                                                    |     17|
|1829  |  layer15_out_V_data_1_V_U                                                                        |fifo_w16_d1_A_37                                                                                                                                                                                                                                                              |     27|
|1830  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_105                                                                                                                                                                                                                                                    |     17|
|1831  |  layer15_out_V_data_20_V_U                                                                       |fifo_w16_d1_A_38                                                                                                                                                                                                                                                              |     28|
|1832  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_104                                                                                                                                                                                                                                                    |     17|
|1833  |  layer15_out_V_data_21_V_U                                                                       |fifo_w16_d1_A_39                                                                                                                                                                                                                                                              |     28|
|1834  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_103                                                                                                                                                                                                                                                    |     17|
|1835  |  layer15_out_V_data_22_V_U                                                                       |fifo_w16_d1_A_40                                                                                                                                                                                                                                                              |     28|
|1836  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_102                                                                                                                                                                                                                                                    |     17|
|1837  |  layer15_out_V_data_23_V_U                                                                       |fifo_w16_d1_A_41                                                                                                                                                                                                                                                              |     28|
|1838  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_101                                                                                                                                                                                                                                                    |     17|
|1839  |  layer15_out_V_data_24_V_U                                                                       |fifo_w16_d1_A_42                                                                                                                                                                                                                                                              |     29|
|1840  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_100                                                                                                                                                                                                                                                    |     17|
|1841  |  layer15_out_V_data_25_V_U                                                                       |fifo_w16_d1_A_43                                                                                                                                                                                                                                                              |     29|
|1842  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_99                                                                                                                                                                                                                                                     |     17|
|1843  |  layer15_out_V_data_26_V_U                                                                       |fifo_w16_d1_A_44                                                                                                                                                                                                                                                              |     29|
|1844  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_98                                                                                                                                                                                                                                                     |     17|
|1845  |  layer15_out_V_data_27_V_U                                                                       |fifo_w16_d1_A_45                                                                                                                                                                                                                                                              |     29|
|1846  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_97                                                                                                                                                                                                                                                     |     17|
|1847  |  layer15_out_V_data_2_V_U                                                                        |fifo_w16_d1_A_46                                                                                                                                                                                                                                                              |     25|
|1848  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_96                                                                                                                                                                                                                                                     |     17|
|1849  |  layer15_out_V_data_3_V_U                                                                        |fifo_w16_d1_A_47                                                                                                                                                                                                                                                              |     28|
|1850  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_95                                                                                                                                                                                                                                                     |     17|
|1851  |  layer15_out_V_data_4_V_U                                                                        |fifo_w16_d1_A_48                                                                                                                                                                                                                                                              |     26|
|1852  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_94                                                                                                                                                                                                                                                     |     17|
|1853  |  layer15_out_V_data_5_V_U                                                                        |fifo_w16_d1_A_49                                                                                                                                                                                                                                                              |     27|
|1854  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_93                                                                                                                                                                                                                                                     |     17|
|1855  |  layer15_out_V_data_6_V_U                                                                        |fifo_w16_d1_A_50                                                                                                                                                                                                                                                              |     27|
|1856  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_92                                                                                                                                                                                                                                                     |     17|
|1857  |  layer15_out_V_data_7_V_U                                                                        |fifo_w16_d1_A_51                                                                                                                                                                                                                                                              |     30|
|1858  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_91                                                                                                                                                                                                                                                     |     17|
|1859  |  layer15_out_V_data_8_V_U                                                                        |fifo_w16_d1_A_52                                                                                                                                                                                                                                                              |     28|
|1860  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_90                                                                                                                                                                                                                                                     |     17|
|1861  |  layer15_out_V_data_9_V_U                                                                        |fifo_w16_d1_A_53                                                                                                                                                                                                                                                              |     27|
|1862  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg                                                                                                                                                                                                                                                        |     17|
|1863  |  layer16_out_V_data_0_V_U                                                                        |fifo_w28_d1_A                                                                                                                                                                                                                                                                 |     53|
|1864  |    U_fifo_w28_d1_A_ram                                                                           |fifo_w28_d1_A_shiftReg_89                                                                                                                                                                                                                                                     |     43|
|1865  |  layer16_out_V_data_1_V_U                                                                        |fifo_w28_d1_A_54                                                                                                                                                                                                                                                              |     82|
|1866  |    U_fifo_w28_d1_A_ram                                                                           |fifo_w28_d1_A_shiftReg_88                                                                                                                                                                                                                                                     |     72|
|1867  |  layer16_out_V_data_2_V_U                                                                        |fifo_w28_d1_A_55                                                                                                                                                                                                                                                              |     54|
|1868  |    U_fifo_w28_d1_A_ram                                                                           |fifo_w28_d1_A_shiftReg_87                                                                                                                                                                                                                                                     |     43|
|1869  |  layer16_out_V_data_3_V_U                                                                        |fifo_w28_d1_A_56                                                                                                                                                                                                                                                              |     81|
|1870  |    U_fifo_w28_d1_A_ram                                                                           |fifo_w28_d1_A_shiftReg_86                                                                                                                                                                                                                                                     |     70|
|1871  |  layer16_out_V_data_4_V_U                                                                        |fifo_w28_d1_A_57                                                                                                                                                                                                                                                              |     39|
|1872  |    U_fifo_w28_d1_A_ram                                                                           |fifo_w28_d1_A_shiftReg                                                                                                                                                                                                                                                        |     29|
|1873  |  layer19_out_V_data_0_V_U                                                                        |fifo_w16_d784_A                                                                                                                                                                                                                                                               |    134|
|1874  |  layer20_out_V_data_0_V_U                                                                        |fifo_w16_d784_A_58                                                                                                                                                                                                                                                            |    137|
|1875  |  layer20_out_V_data_1_V_U                                                                        |fifo_w16_d784_A_59                                                                                                                                                                                                                                                            |    138|
|1876  |  layer20_out_V_data_2_V_U                                                                        |fifo_w16_d784_A_60                                                                                                                                                                                                                                                            |    137|
|1877  |  layer21_out_V_data_0_V_U                                                                        |fifo_w16_d784_A_61                                                                                                                                                                                                                                                            |    166|
|1878  |  layer21_out_V_data_1_V_U                                                                        |fifo_w16_d784_A_62                                                                                                                                                                                                                                                            |    132|
|1879  |  layer2_out_V_data_0_V_U                                                                         |fifo_w38_d576_A                                                                                                                                                                                                                                                               |    254|
|1880  |  layer2_out_V_data_1_V_U                                                                         |fifo_w38_d576_A_63                                                                                                                                                                                                                                                            |    252|
|1881  |  layer2_out_V_data_2_V_U                                                                         |fifo_w38_d576_A_64                                                                                                                                                                                                                                                            |    254|
|1882  |  layer4_out_V_data_0_V_U                                                                         |fifo_w16_d576_A_65                                                                                                                                                                                                                                                            |    131|
|1883  |  layer4_out_V_data_1_V_U                                                                         |fifo_w16_d576_A_66                                                                                                                                                                                                                                                            |    180|
|1884  |  layer4_out_V_data_2_V_U                                                                         |fifo_w16_d576_A_67                                                                                                                                                                                                                                                            |    131|
|1885  |  layer5_out_V_data_0_V_U                                                                         |fifo_w40_d576_A                                                                                                                                                                                                                                                               |    273|
|1886  |  layer5_out_V_data_1_V_U                                                                         |fifo_w40_d576_A_68                                                                                                                                                                                                                                                            |    273|
|1887  |  layer7_out_V_data_0_V_U                                                                         |fifo_w16_d576_A_69                                                                                                                                                                                                                                                            |    132|
|1888  |  layer7_out_V_data_1_V_U                                                                         |fifo_w16_d576_A_70                                                                                                                                                                                                                                                            |    132|
|1889  |  layer8_out_V_data_0_V_U                                                                         |fifo_w39_d576_A                                                                                                                                                                                                                                                               |    247|
|1890  |  pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config11_U0                                    |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config11_s                                                                                                                                                                                                                   |    632|
|1891  |    line_buffer_Array_V_3_0_0_U                                                                   |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config11_s_line_buffer_Arrayzec                                                                                                                                                                                              |     18|
|1892  |      pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config11_s_line_buffer_Arrayzec_core_U     |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config11_s_line_buffer_Arrayzec_core                                                                                                                                                                                         |     18|
|1893  |  relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config10_U0                           |relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config10_s                                                                                                                                                                                                          |     85|
|1894  |  relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_U0                         |relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config15_s                                                                                                                                                                                                        |    902|
|1895  |  relu_array_ap_fixed_2u_array_ap_ufixed_16_6_4_0_0_2u_relu_config7_U0                            |relu_array_ap_fixed_2u_array_ap_ufixed_16_6_4_0_0_2u_relu_config7_s                                                                                                                                                                                                           |     92|
|1896  |  relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_U0                            |relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_s                                                                                                                                                                                                           |    115|
|1897  |  softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0                                  |softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s                                                                                                                                                                                                                 |    997|
|1898  |    grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104               |softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s                                                                                                                                                                                                          |    686|
|1899  |      mul_ln1118_fu_270_p2                                                                        |\softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_1_fu_273_p2_funnel__2                                                                                              |      8|
|1900  |      mul_ln1118_1_fu_273_p2                                                                      |\softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_1_fu_273_p2_funnel                                                                                                 |      8|
|1901  |      mul_ln1118_2_fu_272_p2                                                                      |\softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_1_fu_273_p2_funnel__1                                                                                              |      8|
|1902  |      mul_ln1118_3_fu_271_p2                                                                      |\softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_1_fu_273_p2_funnel__3                                                                                              |      8|
|1903  |      mul_ln1118_4_fu_269_p2                                                                      |\softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_4_fu_269_p2_funnel                                                                                                 |      8|
|1904  |      invert_table4_U                                                                             |softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_invert_tAem                                                                                                                                                                                              |      6|
|1905  |        softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_invert_tAem_rom_U    |softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_invert_tAem_rom                                                                                                                                                                                          |      6|
|1906  |    regslice_both_res_V_data_0_V_U                                                                |regslice_both_71                                                                                                                                                                                                                                                              |     60|
|1907  |      ibuf_inst                                                                                   |ibuf_84                                                                                                                                                                                                                                                                       |     35|
|1908  |      obuf_inst                                                                                   |obuf_85                                                                                                                                                                                                                                                                       |     20|
|1909  |    regslice_both_res_V_data_1_V_U                                                                |regslice_both_72                                                                                                                                                                                                                                                              |     58|
|1910  |      ibuf_inst                                                                                   |ibuf_82                                                                                                                                                                                                                                                                       |     34|
|1911  |      obuf_inst                                                                                   |obuf_83                                                                                                                                                                                                                                                                       |     20|
|1912  |    regslice_both_res_V_data_2_V_U                                                                |regslice_both_73                                                                                                                                                                                                                                                              |     61|
|1913  |      ibuf_inst                                                                                   |ibuf_80                                                                                                                                                                                                                                                                       |     36|
|1914  |      obuf_inst                                                                                   |obuf_81                                                                                                                                                                                                                                                                       |     20|
|1915  |    regslice_both_res_V_data_3_V_U                                                                |regslice_both_74                                                                                                                                                                                                                                                              |     65|
|1916  |      ibuf_inst                                                                                   |ibuf_78                                                                                                                                                                                                                                                                       |     39|
|1917  |      obuf_inst                                                                                   |obuf_79                                                                                                                                                                                                                                                                       |     20|
|1918  |    regslice_both_res_V_data_4_V_U                                                                |regslice_both_75                                                                                                                                                                                                                                                              |     58|
|1919  |      ibuf_inst                                                                                   |ibuf_76                                                                                                                                                                                                                                                                       |     34|
|1920  |      obuf_inst                                                                                   |obuf_77                                                                                                                                                                                                                                                                       |     20|
|1921  |  start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0_U               |start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0                                                                                                                                                                                               |     13|
|1922  |  start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8CeG_U              |start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_39_20_5_3_0_1u_config8CeG                                                                                                                                                                                              |     11|
|1923  |  start_for_conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5Bew_U              |start_for_conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5Bew                                                                                                                                                                                              |     13|
|1924  |  start_for_dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0_U                 |start_for_dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0                                                                                                                                                                                                 |     11|
|1925  |  start_for_dense_array_ap_ufixed_28u_array_ap_fixed_28_9_5_3_0_5u_config16_U0_U                  |start_for_dense_array_ap_ufixed_28u_array_ap_fixed_28_9_5_3_0_5u_config16_U0                                                                                                                                                                                                  |     16|
|1926  |  start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config11_U0_U                        |start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config11_U0                                                                                                                                                                                                        |     11|
|1927  |  start_for_relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config10_U0_U               |start_for_relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config10_U0                                                                                                                                                                                               |     13|
|1928  |  start_for_relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config1DeQ_U              |start_for_relu_array_ap_fixed_28u_array_ap_ufixed_16_6_4_0_0_28u_relu_config1DeQ                                                                                                                                                                                              |     11|
|1929  |  start_for_relu_array_ap_fixed_2u_array_ap_ufixed_16_6_4_0_0_2u_relu_config7_U0_U                |start_for_relu_array_ap_fixed_2u_array_ap_ufixed_16_6_4_0_0_2u_relu_config7_U0                                                                                                                                                                                                |     11|
|1930  |  start_for_relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_U0_U                |start_for_relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_U0                                                                                                                                                                                                |     11|
|1931  |  start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0_U                      |start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0                                                                                                                                                                                                      |     12|
|1932  |  start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_2u_config21_U0_U                        |start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_2u_config21_U0                                                                                                                                                                                                        |      9|
|1933  |  start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config20_U0_U                        |start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config20_U0                                                                                                                                                                                                        |     12|
|1934  |  zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config19_U0                         |zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config19_s                                                                                                                                                                                                        |    181|
|1935  |    regslice_both_data_V_data_V_U                                                                 |regslice_both                                                                                                                                                                                                                                                                 |     75|
|1936  |      ibuf_inst                                                                                   |ibuf                                                                                                                                                                                                                                                                          |     35|
|1937  |      obuf_inst                                                                                   |obuf                                                                                                                                                                                                                                                                          |     40|
|1938  |  zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_2u_config21_U0                                    |zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_2u_config21_s                                                                                                                                                                                                                   |    122|
|1939  |  zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config20_U0                                    |zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config20_s                                                                                                                                                                                                                   |    114|
+------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:30 ; elapsed = 00:07:04 . Memory (MB): peak = 4570.039 ; gain = 2560.199 ; free physical = 582031 ; free virtual = 788256
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 189 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:33 ; elapsed = 00:07:06 . Memory (MB): peak = 4573.949 ; gain = 2564.109 ; free physical = 588766 ; free virtual = 795109
Synthesis Optimization Complete : Time (s): cpu = 00:03:33 ; elapsed = 00:07:06 . Memory (MB): peak = 4573.949 ; gain = 2564.109 ; free physical = 588794 ; free virtual = 795110
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4573.949 ; gain = 0.000 ; free physical = 570803 ; free virtual = 777797
INFO: [Netlist 29-17] Analyzing 14803 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 21 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0/q2_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4957.883 ; gain = 0.000 ; free physical = 586757 ; free virtual = 794153
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3429 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3403 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 25 instances

INFO: [Common 17-83] Releasing license: Synthesis
618 Infos, 151 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:41 ; elapsed = 00:08:28 . Memory (MB): peak = 4957.883 ; gain = 2948.105 ; free physical = 587492 ; free virtual = 794924
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 5021.914 ; gain = 64.031 ; free physical = 587245 ; free virtual = 794955

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a5eeae3

Time (s): cpu = 00:02:55 ; elapsed = 00:00:57 . Memory (MB): peak = 6589.312 ; gain = 1567.398 ; free physical = 575583 ; free virtual = 784100

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2032 load pin(s).
INFO: [Opt 31-925] Fixed cascade connection for DSP: conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4394_reg_18067_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4404_fu_17534_p2
INFO: [Opt 31-925] Fixed cascade connection for DSP: conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4408_reg_18087_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4413_fu_17840_p2
INFO: [Opt 31-925] Fixed cascade connection for DSP: conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_38_19_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_38_19_5_3_0_3u_config2_s_fu_171/grp_dense_latency_ap_fixed_ap_fixed_38_19_5_3_0_config2_mult_0_0_0_0_fu_160/add_ln703_4418_fu_17886_p2
INFO: [Opt 31-925] Fixed cascade connection for DSP: conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/add_ln703_4184_reg_71063_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_40_21_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_2u_config5_s_fu_285/grp_dense_latency_ap_ufixed_ap_fixed_40_21_5_3_0_config5_mult_0_0_0_fu_255/add_ln703_4267_fu_70295_p2
INFO: [Opt 31-925] Fixed cascade connection for DSP: dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1285_fu_36458417_p2
INFO: [Opt 31-925] Fixed cascade connection for DSP: dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1363_reg_36508399_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_1621_reg_36509270_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_2016_reg_36509495_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_24_fu_36438065_p2
INFO: [Opt 31-925] Fixed cascade connection for DSP: dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_2707_reg_36510045_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_3473_reg_36510895_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_34_fu_36438153_p2
INFO: [Opt 31-925] Fixed cascade connection for DSP: dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_28u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config13_s_fu_1416/add_ln703_40_fu_36438205_p2
INFO: [Opt 31-925] Fixed cascade connection for DSP: dense_array_ap_ufixed_28u_array_ap_fixed_28_9_5_3_0_5u_config16_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s_fu_563/add_ln703_4033_fu_57377_p2
INFO: [Opt 31-925] Fixed cascade connection for DSP: dense_array_ap_ufixed_28u_array_ap_fixed_28_9_5_3_0_5u_config16_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_9_5_3_0_config16_s_fu_563/add_ln703_4046_fu_56425_p2
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b8cbd9e7

Time (s): cpu = 00:00:50 ; elapsed = 00:00:19 . Memory (MB): peak = 6589.312 ; gain = 0.000 ; free physical = 587078 ; free virtual = 794978
INFO: [Opt 31-389] Phase Retarget created 1 cells and removed 16 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 6746464a

Time (s): cpu = 00:00:53 ; elapsed = 00:00:22 . Memory (MB): peak = 6589.312 ; gain = 0.000 ; free physical = 587339 ; free virtual = 795288
INFO: [Opt 31-389] Phase Constant propagation created 8 cells and removed 27 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 85c54669

Time (s): cpu = 00:01:04 ; elapsed = 00:00:33 . Memory (MB): peak = 6589.312 ; gain = 0.000 ; free physical = 581028 ; free virtual = 789520
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 85c54669

Time (s): cpu = 00:01:06 ; elapsed = 00:00:35 . Memory (MB): peak = 6589.312 ; gain = 0.000 ; free physical = 577133 ; free virtual = 785785
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 85c54669

Time (s): cpu = 00:01:09 ; elapsed = 00:00:39 . Memory (MB): peak = 6589.312 ; gain = 0.000 ; free physical = 569753 ; free virtual = 777863
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               1  |              16  |                                              0  |
|  Constant propagation         |               8  |              27  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 556c9592

Time (s): cpu = 00:01:24 ; elapsed = 00:00:52 . Memory (MB): peak = 6589.312 ; gain = 0.000 ; free physical = 587323 ; free virtual = 794536

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
CRITICAL WARNING: [Power 33-333] The Vccint supply current exceeds the maximum limit of the selected package.  See the packaging and pinout user guide for limit values.


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 29 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 25 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 25 Total Ports: 58
Ending PowerOpt Patch Enables Task | Checksum: 101dac8fc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 9951.949 ; gain = 0.000 ; free physical = 585641 ; free virtual = 795310
Ending Power Optimization Task | Checksum: 101dac8fc

Time (s): cpu = 00:04:15 ; elapsed = 00:02:22 . Memory (MB): peak = 9951.949 ; gain = 3362.637 ; free physical = 586032 ; free virtual = 795702

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 101dac8fc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9951.949 ; gain = 0.000 ; free physical = 586005 ; free virtual = 795674

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 9951.949 ; gain = 0.000 ; free physical = 585602 ; free virtual = 795271
Ending Netlist Obfuscation Task | Checksum: 12fd23975

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 9951.949 ; gain = 0.000 ; free physical = 585439 ; free virtual = 795108
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:08:45 ; elapsed = 00:04:22 . Memory (MB): peak = 9951.949 ; gain = 4994.066 ; free physical = 585422 ; free virtual = 795091
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Sun Jul 27 17:00:18 2025...
