ARM GAS  /tmp/ccnmLQRZ.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 6
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"arm_correlate_fast_q15.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.arm_correlate_fast_q15,"ax",%progbits
  17              		.align	1
  18              		.global	arm_correlate_fast_q15
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	arm_correlate_fast_q15:
  26              	.LFB145:
  27              		.file 1 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c"
   1:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** /* ----------------------------------------------------------------------
   2:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  * Project:      CMSIS DSP Library
   3:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  * Title:        arm_correlate_fast_q15.c
   4:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  * Description:  Fast Q15 Correlation
   5:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  *
   6:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  * $Date:        18. March 2019
   7:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  * $Revision:    V1.6.0
   8:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  *
   9:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  * Target Processor: Cortex-M cores
  10:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  * -------------------------------------------------------------------- */
  11:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** /*
  12:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
  13:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  *
  14:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  * SPDX-License-Identifier: Apache-2.0
  15:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  *
  16:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  * not use this file except in compliance with the License.
  18:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  * You may obtain a copy of the License at
  19:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  *
  20:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  *
  22:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  * Unless required by applicable law or agreed to in writing, software
  23:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  * See the License for the specific language governing permissions and
  26:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  * limitations under the License.
  27:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  */
  28:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
  29:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** #include "arm_math.h"
  30:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
  31:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** /**
ARM GAS  /tmp/ccnmLQRZ.s 			page 2


  32:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   @ingroup groupFilters
  33:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  */
  34:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
  35:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** /**
  36:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   @addtogroup Corr
  37:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   @{
  38:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  */
  39:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
  40:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** /**
  41:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   @brief         Correlation of Q15 sequences (fast version).
  42:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   @param[in]     pSrcA      points to the first input sequence
  43:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   @param[in]     srcALen    length of the first input sequence
  44:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   @param[in]     pSrcB      points to the second input sequence
  45:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   @param[in]     srcBLen    length of the second input sequence
  46:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   @param[out]    pDst       points to the location where the output result is written.  Length 2 * 
  47:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   @return        none
  48:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
  49:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   @par           Scaling and Overflow Behavior
  50:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****                    This fast version uses a 32-bit accumulator with 2.30 format.
  51:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****                    The accumulator maintains full precision of the intermediate multiplication resu
  52:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****                    There is no saturation on intermediate additions.
  53:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****                    Thus, if the accumulator overflows it wraps around and distorts the result.
  54:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****                    The input signals should be scaled down to avoid intermediate overflows.
  55:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****                    Scale down one of the inputs by 1/min(srcALen, srcBLen) to avoid overflow since 
  56:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****                    maximum of min(srcALen, srcBLen) number of additions is carried internally.
  57:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****                    The 2.30 accumulator is right shifted by 15 bits and then saturated to 1.15 form
  58:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
  59:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   @remark
  60:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****                    Refer to \ref arm_correlate_q15() for a slower implementation of this function w
  61:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  */
  62:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
  63:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** void arm_correlate_fast_q15(
  64:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   const q15_t * pSrcA,
  65:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         uint32_t srcALen,
  66:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   const q15_t * pSrcB,
  67:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         uint32_t srcBLen,
  68:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         q15_t * pDst)
  69:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** {
  28              		.loc 1 69 1
  29              		.cfi_startproc
  30              		@ args = 4, pretend = 0, frame = 792
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 90B4     		push	{r4, r7}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 4, -8
  37              		.cfi_offset 7, -4
  38 0002 ADF5467D 		sub	sp, sp, #792
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 800
  41 0006 00AF     		add	r7, sp, #0
  42              	.LCFI2:
  43              		.cfi_def_cfa_register 7
  44 0008 07F10C04 		add	r4, r7, #12
  45 000c 2060     		str	r0, [r4]
  46 000e 07F10800 		add	r0, r7, #8
ARM GAS  /tmp/ccnmLQRZ.s 			page 3


  47 0012 0160     		str	r1, [r0]
  48 0014 391D     		adds	r1, r7, #4
  49 0016 0A60     		str	r2, [r1]
  50 0018 3A46     		mov	r2, r7
  51 001a 1360     		str	r3, [r2]
  70:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   const q15_t *pIn1;                                   /* InputA pointer */
  71:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   const q15_t *pIn2;                                   /* InputB pointer */
  72:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         q15_t *pOut = pDst;                            /* Output pointer */
  52              		.loc 1 72 16
  53 001c D7F82033 		ldr	r3, [r7, #800]
  54 0020 C7F80C33 		str	r3, [r7, #780]
  73:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         q31_t sum, acc0, acc1, acc2, acc3;             /* Accumulators */
  74:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   const q15_t *px;                                     /* Intermediate inputA pointer */
  75:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   const q15_t *py;                                     /* Intermediate inputB pointer */
  76:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   const q15_t *pSrc1;                                  /* Intermediate pointers */
  77:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         q31_t x0, x1, x2, x3, c0;                      /* Temporary variables for holding input and
  78:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         uint32_t blockSize1, blockSize2, blockSize3;   /* Loop counters */
  79:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         uint32_t j, k, count, blkCnt;                  /* Loop counters */
  80:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         uint32_t outBlockSize;
  81:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         int32_t inc = 1;                               /* Destination address modifier */
  55              		.loc 1 81 17
  56 0024 0123     		movs	r3, #1
  57 0026 C7F8D432 		str	r3, [r7, #724]
  82:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
  83:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
  84:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* The algorithm implementation is based on the lengths of the inputs. */
  85:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* srcB is always made to slide across srcA. */
  86:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* So srcBLen is always considered as shorter or equal to srcALen */
  87:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* But CORR(x, y) is reverse of CORR(y, x) */
  88:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* So, when srcBLen > srcALen, output pointer is made to point to the end of the output buffer */
  89:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* and the destination pointer modifier, inc is set to -1 */
  90:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* If srcALen > srcBLen, zero pad has to be done to srcB to make the two inputs of same length */
  91:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* But to improve the performance,
  92:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * we include zeroes in the output instead of zero padding either of the the inputs*/
  93:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* If srcALen > srcBLen,
  94:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * (srcALen - srcBLen) zeroes has to included in the starting of the output buffer */
  95:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* If srcALen < srcBLen,
  96:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * (srcALen - srcBLen) zeroes has to included in the ending of the output buffer */
  97:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   if (srcALen >= srcBLen)
  58              		.loc 1 97 6
  59 002a 07F10802 		add	r2, r7, #8
  60 002e 3B46     		mov	r3, r7
  61 0030 1268     		ldr	r2, [r2]
  62 0032 1B68     		ldr	r3, [r3]
  63 0034 9A42     		cmp	r2, r3
  64 0036 24D3     		bcc	.L2
  98:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   {
  99:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Initialization of inputA pointer */
 100:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     pIn1 = pSrcA;
  65              		.loc 1 100 10
  66 0038 07F10C03 		add	r3, r7, #12
  67 003c 1B68     		ldr	r3, [r3]
  68 003e C7F81433 		str	r3, [r7, #788]
 101:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 102:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Initialization of inputB pointer */
 103:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     pIn2 = pSrcB;
  69              		.loc 1 103 10
ARM GAS  /tmp/ccnmLQRZ.s 			page 4


  70 0042 3B1D     		adds	r3, r7, #4
  71 0044 1B68     		ldr	r3, [r3]
  72 0046 C7F81033 		str	r3, [r7, #784]
 104:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 105:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Number of output samples is calculated */
 106:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     outBlockSize = (2U * srcALen) - 1U;
  73              		.loc 1 106 24
  74 004a 07F10803 		add	r3, r7, #8
  75 004e 1B68     		ldr	r3, [r3]
  76 0050 5B00     		lsls	r3, r3, #1
  77              		.loc 1 106 18
  78 0052 013B     		subs	r3, r3, #1
  79 0054 C7F8CC32 		str	r3, [r7, #716]
 107:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 108:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* When srcALen > srcBLen, zero padding is done to srcB
 109:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****      * to make their lengths equal.
 110:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****      * Instead, (outBlockSize - (srcALen + srcBLen - 1))
 111:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****      * number of output samples are made zero */
 112:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     j = outBlockSize - (srcALen + (srcBLen - 1U));
  80              		.loc 1 112 33
  81 0058 3A46     		mov	r2, r7
  82 005a 07F10803 		add	r3, r7, #8
  83 005e 1268     		ldr	r2, [r2]
  84 0060 1B68     		ldr	r3, [r3]
  85 0062 1344     		add	r3, r3, r2
  86              		.loc 1 112 22
  87 0064 D7F8CC22 		ldr	r2, [r7, #716]
  88 0068 D31A     		subs	r3, r2, r3
  89              		.loc 1 112 7
  90 006a 0133     		adds	r3, r3, #1
  91 006c C7F8D032 		str	r3, [r7, #720]
 113:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 114:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Updating the pointer position to non zero value */
 115:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     pOut += j;
  92              		.loc 1 115 10
  93 0070 D7F8D032 		ldr	r3, [r7, #720]
  94 0074 5B00     		lsls	r3, r3, #1
  95 0076 D7F80C23 		ldr	r2, [r7, #780]
  96 007a 1344     		add	r3, r3, r2
  97 007c C7F80C33 		str	r3, [r7, #780]
  98 0080 28E0     		b	.L3
  99              	.L2:
 116:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 117:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   }
 118:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   else
 119:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   {
 120:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Initialization of inputA pointer */
 121:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     pIn1 = pSrcB;
 100              		.loc 1 121 10
 101 0082 3B1D     		adds	r3, r7, #4
 102 0084 1B68     		ldr	r3, [r3]
 103 0086 C7F81433 		str	r3, [r7, #788]
 122:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 123:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Initialization of inputB pointer */
 124:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     pIn2 = pSrcA;
 104              		.loc 1 124 10
 105 008a 07F10C03 		add	r3, r7, #12
ARM GAS  /tmp/ccnmLQRZ.s 			page 5


 106 008e 1B68     		ldr	r3, [r3]
 107 0090 C7F81033 		str	r3, [r7, #784]
 125:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 126:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* srcBLen is always considered as shorter or equal to srcALen */
 127:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     j = srcBLen;
 108              		.loc 1 127 7
 109 0094 3B46     		mov	r3, r7
 110 0096 1B68     		ldr	r3, [r3]
 111 0098 C7F8D032 		str	r3, [r7, #720]
 128:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     srcBLen = srcALen;
 112              		.loc 1 128 13
 113 009c 3B46     		mov	r3, r7
 114 009e 07F10802 		add	r2, r7, #8
 115 00a2 1268     		ldr	r2, [r2]
 116 00a4 1A60     		str	r2, [r3]
 129:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     srcALen = j;
 117              		.loc 1 129 13
 118 00a6 07F10803 		add	r3, r7, #8
 119 00aa D7F8D022 		ldr	r2, [r7, #720]
 120 00ae 1A60     		str	r2, [r3]
 130:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 131:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* CORR(x, y) = Reverse order(CORR(y, x)) */
 132:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Hence set the destination pointer to point to the last output sample */
 133:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     pOut = pDst + ((srcALen + srcBLen) - 2U);
 121              		.loc 1 133 29
 122 00b0 07F10802 		add	r2, r7, #8
 123 00b4 3B46     		mov	r3, r7
 124 00b6 1268     		ldr	r2, [r2]
 125 00b8 1B68     		ldr	r3, [r3]
 126 00ba 1A44     		add	r2, r2, r3
 127              		.loc 1 133 17
 128 00bc A84B     		ldr	r3, .L88
 129 00be 1344     		add	r3, r3, r2
 130 00c0 5B00     		lsls	r3, r3, #1
 131              		.loc 1 133 10
 132 00c2 D7F82023 		ldr	r2, [r7, #800]
 133 00c6 1344     		add	r3, r3, r2
 134 00c8 C7F80C33 		str	r3, [r7, #780]
 134:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 135:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Destination address modifier is set to -1 */
 136:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     inc = -1;
 135              		.loc 1 136 9
 136 00cc 4FF0FF33 		mov	r3, #-1
 137 00d0 C7F8D432 		str	r3, [r7, #724]
 138              	.L3:
 137:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 138:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   }
 139:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 140:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* The function is internally
 141:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * divided into three stages according to the number of multiplications that has to be
 142:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * taken place between inputA samples and inputB samples. In the first stage of the
 143:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * algorithm, the multiplications increase by one for every iteration.
 144:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * In the second stage of the algorithm, srcBLen number of multiplications are done.
 145:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * In the third stage of the algorithm, the multiplications decrease by one
 146:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * for every iteration. */
 147:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 148:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* The algorithm is implemented in three stages.
ARM GAS  /tmp/ccnmLQRZ.s 			page 6


 149:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****      The loop counters of each stage is initiated here. */
 150:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   blockSize1 = srcBLen - 1U;
 139              		.loc 1 150 14
 140 00d4 3B46     		mov	r3, r7
 141 00d6 1B68     		ldr	r3, [r3]
 142 00d8 013B     		subs	r3, r3, #1
 143 00da C7F8E832 		str	r3, [r7, #744]
 151:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   blockSize2 = srcALen - (srcBLen - 1U);
 144              		.loc 1 151 24
 145 00de 07F10802 		add	r2, r7, #8
 146 00e2 3B46     		mov	r3, r7
 147 00e4 1268     		ldr	r2, [r2]
 148 00e6 1B68     		ldr	r3, [r3]
 149 00e8 D31A     		subs	r3, r2, r3
 150              		.loc 1 151 14
 151 00ea 0133     		adds	r3, r3, #1
 152 00ec C7F8C832 		str	r3, [r7, #712]
 152:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   blockSize3 = blockSize1;
 153              		.loc 1 152 14
 154 00f0 D7F8E832 		ldr	r3, [r7, #744]
 155 00f4 C7F8E432 		str	r3, [r7, #740]
 153:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 154:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* --------------------------
 155:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * Initializations of stage1
 156:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * -------------------------*/
 157:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 158:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* sum = x[0] * y[srcBlen - 1]
 159:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * sum = x[0] * y[srcBlen - 2] + x[1] * y[srcBlen - 1]
 160:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * ....
 161:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * sum = x[0] * y[0] + x[1] * y[1] +...+ x[srcBLen - 1] * y[srcBLen - 1]
 162:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    */
 163:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 164:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* In this stage the MAC operations are increased by 1 for every iteration.
 165:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****      The count variable holds the number of MAC operations performed */
 166:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   count = 1U;
 156              		.loc 1 166 9
 157 00f8 0123     		movs	r3, #1
 158 00fa C7F8DC32 		str	r3, [r7, #732]
 167:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 168:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* Working pointer of inputA */
 169:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   px = pIn1;
 159              		.loc 1 169 6
 160 00fe 07F17803 		add	r3, r7, #120
 161 0102 D7F81423 		ldr	r2, [r7, #788]
 162 0106 1A60     		str	r2, [r3]
 170:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 171:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* Working pointer of inputB */
 172:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   pSrc1 = pIn2 + (srcBLen - 1U);
 163              		.loc 1 172 16
 164 0108 3B46     		mov	r3, r7
 165 010a 1A68     		ldr	r2, [r3]
 166 010c 6FF00043 		mvn	r3, #-2147483648
 167 0110 1344     		add	r3, r3, r2
 168 0112 5B00     		lsls	r3, r3, #1
 169              		.loc 1 172 9
 170 0114 D7F81023 		ldr	r2, [r7, #784]
 171 0118 1344     		add	r3, r3, r2
ARM GAS  /tmp/ccnmLQRZ.s 			page 7


 172 011a C7F8F432 		str	r3, [r7, #756]
 173:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   py = pSrc1;
 173              		.loc 1 173 6
 174 011e 07F17403 		add	r3, r7, #116
 175 0122 D7F8F422 		ldr	r2, [r7, #756]
 176 0126 1A60     		str	r2, [r3]
 174:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 175:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* ------------------------
 176:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * Stage1 process
 177:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * ----------------------*/
 178:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 179:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* The first loop starts here */
 180:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   while (blockSize1 > 0U)
 177              		.loc 1 180 9
 178 0128 FCE0     		b	.L4
 179              	.L16:
 181:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   {
 182:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Accumulator is made zero for every iteration */
 183:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     sum = 0;
 180              		.loc 1 183 9
 181 012a 0023     		movs	r3, #0
 182 012c C7F80833 		str	r3, [r7, #776]
 184:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 185:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Apply loop unrolling and compute 4 MACs simultaneously. */
 186:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     k = count >> 2U;
 183              		.loc 1 186 7
 184 0130 D7F8DC32 		ldr	r3, [r7, #732]
 185 0134 9B08     		lsrs	r3, r3, #2
 186 0136 C7F8E032 		str	r3, [r7, #736]
 187:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 188:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 189:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****      ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 190:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     while (k > 0U)
 187              		.loc 1 190 11
 188 013a 8CE0     		b	.L5
 189              	.L12:
 190 013c 07F17803 		add	r3, r7, #120
 191 0140 C7F88C32 		str	r3, [r7, #652]
 192              	.LBB110:
 193              	.LBB111:
 194              		.file 2 "./Libraries/CMSIS/DSP/Include/arm_math.h"
   1:./Libraries/CMSIS/DSP/Include/arm_math.h **** /******************************************************************************
   2:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @file     arm_math.h
   3:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @brief    Public header file for CMSIS DSP Library
   4:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @version  V1.6.0
   5:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @date     18. March 2019
   6:./Libraries/CMSIS/DSP/Include/arm_math.h ****  ******************************************************************************/
   7:./Libraries/CMSIS/DSP/Include/arm_math.h **** /*
   8:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Copyright (c) 2010-2019 Arm Limited or its affiliates. All rights reserved.
   9:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  10:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * SPDX-License-Identifier: Apache-2.0
  11:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  12:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * not use this file except in compliance with the License.
  14:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * You may obtain a copy of the License at
  15:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  16:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * www.apache.org/licenses/LICENSE-2.0
ARM GAS  /tmp/ccnmLQRZ.s 			page 8


  17:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  18:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Unless required by applicable law or agreed to in writing, software
  19:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * See the License for the specific language governing permissions and
  22:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * limitations under the License.
  23:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
  24:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
  25:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
  26:./Libraries/CMSIS/DSP/Include/arm_math.h ****    \mainpage CMSIS DSP Software Library
  27:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  28:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Introduction
  29:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  30:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  31:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * This user manual describes the CMSIS DSP software library,
  32:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * a suite of common signal processing functions for use on Cortex-M processor based devices.
  33:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  34:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library is divided into a number of functions each covering a specific category:
  35:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Basic math functions
  36:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Fast math functions
  37:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Complex math functions
  38:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Filters
  39:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Matrix functions
  40:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Transform functions
  41:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Motor control functions
  42:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Statistical functions
  43:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Support functions
  44:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Interpolation functions
  45:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  46:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library has separate functions for operating on 8-bit integers, 16-bit integers,
  47:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * 32-bit integer and 32-bit floating-point values.
  48:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  49:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Using the Library
  50:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  51:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  52:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library installer contains prebuilt versions of the libraries in the <code>Lib</code> fold
  53:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7lfdp_math.lib (Cortex-M7, Little endian, Double Precision Floating Point Unit)
  54:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7bfdp_math.lib (Cortex-M7, Big endian, Double Precision Floating Point Unit)
  55:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7lfsp_math.lib (Cortex-M7, Little endian, Single Precision Floating Point Unit)
  56:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7bfsp_math.lib (Cortex-M7, Big endian and Single Precision Floating Point Unit on
  57:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7l_math.lib (Cortex-M7, Little endian)
  58:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7b_math.lib (Cortex-M7, Big endian)
  59:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4lf_math.lib (Cortex-M4, Little endian, Floating Point Unit)
  60:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4bf_math.lib (Cortex-M4, Big endian, Floating Point Unit)
  61:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4l_math.lib (Cortex-M4, Little endian)
  62:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4b_math.lib (Cortex-M4, Big endian)
  63:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM3l_math.lib (Cortex-M3, Little endian)
  64:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM3b_math.lib (Cortex-M3, Big endian)
  65:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM0l_math.lib (Cortex-M0 / Cortex-M0+, Little endian)
  66:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM0b_math.lib (Cortex-M0 / Cortex-M0+, Big endian)
  67:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MBLl_math.lib (Armv8-M Baseline, Little endian)
  68:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLl_math.lib (Armv8-M Mainline, Little endian)
  69:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLlfsp_math.lib (Armv8-M Mainline, Little endian, Single Precision Floating Point 
  70:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLld_math.lib (Armv8-M Mainline, Little endian, DSP instructions)
  71:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLldfsp_math.lib (Armv8-M Mainline, Little endian, DSP instructions, Single Precis
  72:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  73:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library functions are declared in the public file <code>arm_math.h</code> which is placed 
ARM GAS  /tmp/ccnmLQRZ.s 			page 9


  74:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Simply include this file and link the appropriate library in the application and begin calling
  75:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * public header file <code> arm_math.h</code> for Cortex-M cores with little endian and big endi
  76:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  77:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  78:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Examples
  79:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * --------
  80:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  81:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library ships with a number of examples which demonstrate how to use the library functions
  82:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  83:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Toolchain Support
  84:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  85:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  86:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library has been developed and tested with MDK version 5.14.0.0
  87:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library is being tested in GCC and IAR toolchains and updates on this activity will be mad
  88:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  89:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Building the Library
  90:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  91:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  92:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library installer contains a project file to rebuild libraries on MDK toolchain in the <co
  93:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM_math.uvprojx
  94:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  95:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  96:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The libraries can be built by opening the arm_cortexM_math.uvprojx project in MDK-ARM, selecti
  97:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  98:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Preprocessor Macros
  99:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
 100:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 101:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Each library project have different preprocessor macros.
 102:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 103:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_BIG_ENDIAN:
 104:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 105:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_BIG_ENDIAN to build the library for big endian targets. By default libra
 106:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 107:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_MATRIX_CHECK:
 108:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 109:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_MATRIX_CHECK for checking on the input and output sizes of matrices
 110:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 111:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_ROUNDING:
 112:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 113:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_ROUNDING for rounding on support functions
 114:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 115:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_LOOPUNROLL:
 116:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 117:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_LOOPUNROLL to enable manual loop unrolling in DSP functions
 118:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 119:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_NEON:
 120:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 121:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_NEON to enable Neon versions of the DSP functions.
 122:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * It is not enabled by default when Neon is available because performances are 
 123:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * dependent on the compiler and target architecture.
 124:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 125:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_NEON_EXPERIMENTAL:
 126:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 127:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_NEON_EXPERIMENTAL to enable experimental Neon versions of 
 128:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * of some DSP functions. Experimental Neon versions currently do not have better
 129:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * performances than the scalar versions.
 130:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
ARM GAS  /tmp/ccnmLQRZ.s 			page 10


 131:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * <hr>
 132:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * CMSIS-DSP in ARM::CMSIS Pack
 133:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * -----------------------------
 134:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 135:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The following files relevant to CMSIS-DSP are present in the <b>ARM::CMSIS</b> Pack directorie
 136:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |File/Folder                      |Content                                                    
 137:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |---------------------------------|-----------------------------------------------------------
 138:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\Documentation\\DSP     | This documentation                                        
 139:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\DSP_Lib_TestSuite | DSP_Lib test suite                                        
 140:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Examples          | Example projects demonstrating the usage of the library fu
 141:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Include           | DSP_Lib include files                                     
 142:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Lib               | DSP_Lib binaries                                          
 143:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Projects          | Projects to rebuild DSP_Lib binaries                      
 144:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Source            | DSP_Lib source files                                      
 145:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 146:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * <hr>
 147:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Revision History of CMSIS-DSP
 148:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
 149:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Please refer to \ref ChangeLog_pg.
 150:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 151:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 152:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 153:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 154:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupMath Basic Math Functions
 155:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 156:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 157:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 158:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupFastMath Fast Math Functions
 159:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * This set of functions provides a fast approximation to sine, cosine, and square root.
 160:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * As compared to most of the other functions in the CMSIS math library, the fast math functions
 161:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * operate on individual values and not arrays.
 162:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * There are separate functions for Q15, Q31, and floating-point data.
 163:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 164:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 165:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 166:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 167:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupCmplxMath Complex Math Functions
 168:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * This set of functions operates on complex data vectors.
 169:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * The data in the complex arrays is stored in an interleaved fashion
 170:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * (real, imag, real, imag, ...).
 171:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * In the API functions, the number of samples in a complex array refers
 172:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * to the number of complex values; the array contains twice this number of
 173:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * real values.
 174:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 175:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 176:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 177:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupFilters Filtering Functions
 178:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 179:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 180:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 181:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupMatrix Matrix Functions
 182:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 183:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * This set of functions provides basic matrix math operations.
 184:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * The functions operate on matrix data structures.  For example,
 185:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * the type
 186:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * definition for the floating-point matrix structure is shown
 187:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * below:
ARM GAS  /tmp/ccnmLQRZ.s 			page 11


 188:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 189:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     typedef struct
 190:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     {
 191:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *       uint16_t numRows;     // number of rows of the matrix.
 192:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *       uint16_t numCols;     // number of columns of the matrix.
 193:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *       float32_t *pData;     // points to the data of the matrix.
 194:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     } arm_matrix_instance_f32;
 195:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 196:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * There are similar definitions for Q15 and Q31 data types.
 197:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 198:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * The structure specifies the size of the matrix and then points to
 199:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * an array of data.  The array is of size <code>numRows X numCols</code>
 200:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * and the values are arranged in row order.  That is, the
 201:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * matrix element (i, j) is stored at:
 202:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 203:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     pData[i*numCols + j]
 204:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 205:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 206:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * \par Init Functions
 207:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * There is an associated initialization function for each type of matrix
 208:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * data structure.
 209:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * The initialization function sets the values of the internal structure fields.
 210:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Refer to \ref arm_mat_init_f32(), \ref arm_mat_init_q31() and \ref arm_mat_init_q15()
 211:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * for floating-point, Q31 and Q15 types,  respectively.
 212:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 213:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * \par
 214:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Use of the initialization function is optional. However, if initialization function is used
 215:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * then the instance structure cannot be placed into a const data section.
 216:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * To place the instance structure in a const data
 217:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * section, manually initialize the data structure.  For example:
 218:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 219:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <code>arm_matrix_instance_f32 S = {nRows, nColumns, pData};</code>
 220:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <code>arm_matrix_instance_q31 S = {nRows, nColumns, pData};</code>
 221:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <code>arm_matrix_instance_q15 S = {nRows, nColumns, pData};</code>
 222:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 223:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * where <code>nRows</code> specifies the number of rows, <code>nColumns</code>
 224:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * specifies the number of columns, and <code>pData</code> points to the
 225:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * data array.
 226:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 227:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * \par Size Checking
 228:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * By default all of the matrix functions perform size checking on the input and
 229:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * output matrices. For example, the matrix addition function verifies that the
 230:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * two input matrices and the output matrix all have the same number of rows and
 231:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * columns. If the size check fails the functions return:
 232:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 233:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     ARM_MATH_SIZE_MISMATCH
 234:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 235:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Otherwise the functions return
 236:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 237:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     ARM_MATH_SUCCESS
 238:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 239:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * There is some overhead associated with this matrix size checking.
 240:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * The matrix size checking is enabled via the \#define
 241:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 242:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     ARM_MATH_MATRIX_CHECK
 243:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 244:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * within the library project settings.  By default this macro is defined
ARM GAS  /tmp/ccnmLQRZ.s 			page 12


 245:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * and size checking is enabled. By changing the project settings and
 246:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * undefining this macro size checking is eliminated and the functions
 247:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * run a bit faster. With size checking disabled the functions always
 248:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * return <code>ARM_MATH_SUCCESS</code>.
 249:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 250:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 251:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 252:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupTransforms Transform Functions
 253:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 254:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 255:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 256:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupController Controller Functions
 257:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 258:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 259:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 260:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupStats Statistics Functions
 261:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 262:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 263:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 264:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupSupport Support Functions
 265:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 266:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 267:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 268:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupInterpolation Interpolation Functions
 269:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * These functions perform 1- and 2-dimensional interpolation of data.
 270:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Linear interpolation is used for 1-dimensional data and
 271:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * bilinear interpolation is used for 2-dimensional data.
 272:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 273:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 274:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 275:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupExamples Examples
 276:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 277:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 278:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 279:./Libraries/CMSIS/DSP/Include/arm_math.h **** #ifndef _ARM_MATH_H
 280:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define _ARM_MATH_H
 281:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 282:./Libraries/CMSIS/DSP/Include/arm_math.h **** /* Compiler specific diagnostic adjustment */
 283:./Libraries/CMSIS/DSP/Include/arm_math.h **** #if   defined ( __CC_ARM )
 284:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 285:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ARMCC_VERSION ) && ( __ARMCC_VERSION >= 6010050 )
 286:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 287:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __GNUC__ )
 288:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic push
 289:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic ignored "-Wsign-conversion"
 290:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic ignored "-Wconversion"
 291:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic ignored "-Wunused-parameter"
 292:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 293:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ICCARM__ )
 294:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 295:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TI_ARM__ )
 296:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 297:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __CSMC__ )
 298:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 299:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TASKING__ )
 300:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 301:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( _MSC_VER )
ARM GAS  /tmp/ccnmLQRZ.s 			page 13


 302:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 303:./Libraries/CMSIS/DSP/Include/arm_math.h **** #else
 304:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #error Unknown compiler
 305:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 306:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 307:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 308:./Libraries/CMSIS/DSP/Include/arm_math.h **** /* Included for instrinsics definitions */
 309:./Libraries/CMSIS/DSP/Include/arm_math.h **** #if !defined ( _MSC_VER )
 310:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include "cmsis_compiler.h"
 311:./Libraries/CMSIS/DSP/Include/arm_math.h **** #else
 312:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include <stdint.h>
 313:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define __STATIC_FORCEINLINE static __forceinline
 314:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define __ALIGNED(x) __declspec(align(x))
 315:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define LOW_OPTIMIZATION_ENTER
 316:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define LOW_OPTIMIZATION_EXIT
 317:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define IAR_ONLY_LOW_OPTIMIZATION_ENTER 
 318:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define IAR_ONLY_LOW_OPTIMIZATION_EXIT
 319:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 320:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 321:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include "string.h"
 322:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include "math.h"
 323:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include "float.h"
 324:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 325:./Libraries/CMSIS/DSP/Include/arm_math.h **** /* evaluate ARM DSP feature */
 326:./Libraries/CMSIS/DSP/Include/arm_math.h **** #if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
 327:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define ARM_MATH_DSP                   1
 328:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 329:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 330:./Libraries/CMSIS/DSP/Include/arm_math.h **** #if defined(__ARM_NEON)
 331:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include <arm_neon.h>
 332:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 333:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 334:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 335:./Libraries/CMSIS/DSP/Include/arm_math.h **** #ifdef   __cplusplus
 336:./Libraries/CMSIS/DSP/Include/arm_math.h **** extern "C"
 337:./Libraries/CMSIS/DSP/Include/arm_math.h **** {
 338:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 339:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 340:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 341:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 342:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Macros required for reciprocal calculation in Normalized LMS
 343:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 344:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 345:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define DELTA_Q31          (0x100)
 346:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define DELTA_Q15          0x5
 347:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define INDEX_MASK         0x0000003F
 348:./Libraries/CMSIS/DSP/Include/arm_math.h **** #ifndef PI
 349:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define PI               3.14159265358979f
 350:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 351:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 352:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 353:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Macros required for SINE and COSINE Fast math approximations
 354:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 355:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 356:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define FAST_MATH_TABLE_SIZE  512
 357:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define FAST_MATH_Q31_SHIFT   (32 - 10)
 358:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define FAST_MATH_Q15_SHIFT   (16 - 10)
ARM GAS  /tmp/ccnmLQRZ.s 			page 14


 359:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define CONTROLLER_Q31_SHIFT  (32 - 9)
 360:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define TABLE_SPACING_Q31     0x400000
 361:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define TABLE_SPACING_Q15     0x80
 362:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 363:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 364:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Macros required for SINE and COSINE Controller functions
 365:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 366:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /* 1.31(q31) Fixed value of 2/360 */
 367:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /* -1 to +1 is divided into 360 values so total spacing is (2/360) */
 368:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define INPUT_SPACING         0xB60B61
 369:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 370:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 371:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 372:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Error status returned by some functions in the library.
 373:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 374:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 375:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef enum
 376:./Libraries/CMSIS/DSP/Include/arm_math.h ****   {
 377:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_SUCCESS        =  0,        /**< No error */
 378:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_ARGUMENT_ERROR = -1,        /**< One or more arguments are incorrect */
 379:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_LENGTH_ERROR   = -2,        /**< Length of data buffer is incorrect */
 380:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_SIZE_MISMATCH  = -3,        /**< Size of matrices is not compatible with the operation
 381:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_NANINF         = -4,        /**< Not-a-number (NaN) or infinity is generated */
 382:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_SINGULAR       = -5,        /**< Input matrix is singular and cannot be inverted */
 383:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_TEST_FAILURE   = -6         /**< Test Failed */
 384:./Libraries/CMSIS/DSP/Include/arm_math.h ****   } arm_status;
 385:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 386:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 387:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 8-bit fractional data type in 1.7 format.
 388:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 389:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int8_t q7_t;
 390:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 391:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 392:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 16-bit fractional data type in 1.15 format.
 393:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 394:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int16_t q15_t;
 395:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 396:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 397:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 32-bit fractional data type in 1.31 format.
 398:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 399:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int32_t q31_t;
 400:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 401:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 402:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 64-bit fractional data type in 1.63 format.
 403:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 404:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int64_t q63_t;
 405:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 406:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 407:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 32-bit floating-point type definition.
 408:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 409:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef float float32_t;
 410:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 411:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 412:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 64-bit floating-point type definition.
 413:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 414:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef double float64_t;
 415:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
ARM GAS  /tmp/ccnmLQRZ.s 			page 15


 416:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 417:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 418:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief definition to read/write two 16 bit values.
 419:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @deprecated
 420:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 421:./Libraries/CMSIS/DSP/Include/arm_math.h **** #if   defined ( __CC_ARM )
 422:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t __packed
 423:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ARMCC_VERSION ) && ( __ARMCC_VERSION >= 6010050 )
 424:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 425:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __GNUC__ )
 426:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 427:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ICCARM__ )
 428:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t __packed
 429:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TI_ARM__ )
 430:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 431:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __CSMC__ )
 432:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 433:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TASKING__ )
 434:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE __un(aligned) int32_t
 435:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined(_MSC_VER )
 436:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 437:./Libraries/CMSIS/DSP/Include/arm_math.h **** #else
 438:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #error Unknown compiler
 439:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 440:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 441:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define __SIMD32(addr)        (*(__SIMD32_TYPE **) & (addr))
 442:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define __SIMD32_CONST(addr)  ( (__SIMD32_TYPE * )   (addr))
 443:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define _SIMD32_OFFSET(addr)  (*(__SIMD32_TYPE * )   (addr))
 444:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define __SIMD64(addr)        (*(      int64_t **) & (addr))
 445:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 446:./Libraries/CMSIS/DSP/Include/arm_math.h **** /* SIMD replacement */
 447:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 448:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 449:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 450:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Read 2 Q15 from Q15 pointer.
 451:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 452:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        Q31 value
 453:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 454:./Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE q31_t read_q15x2 (
 455:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15)
 456:./Libraries/CMSIS/DSP/Include/arm_math.h **** {
 457:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val;
 458:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 459:./Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (&val, pQ15, 4);
 460:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 461:./Libraries/CMSIS/DSP/Include/arm_math.h ****   return (val);
 462:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 463:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 464:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 465:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Read 2 Q15 from Q15 pointer and increment pointer afterwards.
 466:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 467:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        Q31 value
 468:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 469:./Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE q31_t read_q15x2_ia (
 470:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 471:./Libraries/CMSIS/DSP/Include/arm_math.h **** {
 472:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val;
ARM GAS  /tmp/ccnmLQRZ.s 			page 16


 473:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (&val, *pQ15, 4);
 195              		.loc 2 474 3
 196 0144 D7F88C32 		ldr	r3, [r7, #652]
 197 0148 1B68     		ldr	r3, [r3]
 198 014a 1B68     		ldr	r3, [r3]	@ unaligned
 199 014c 1A46     		mov	r2, r3
 200 014e 07F12003 		add	r3, r7, #32
 201 0152 1A60     		str	r2, [r3]
 475:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 202              		.loc 2 475 9
 203 0154 D7F88C32 		ldr	r3, [r7, #652]
 204 0158 1B68     		ldr	r3, [r3]
 205 015a 1A1D     		adds	r2, r3, #4
 206 015c D7F88C32 		ldr	r3, [r7, #652]
 207 0160 1A60     		str	r2, [r3]
 476:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 477:./Libraries/CMSIS/DSP/Include/arm_math.h ****   return (val);
 208              		.loc 2 477 10
 209 0162 07F12003 		add	r3, r7, #32
 210 0166 1B68     		ldr	r3, [r3]
 211              	.LBE111:
 212              	.LBE110:
 191:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 192:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* x[0] * y[srcBLen - 4] , x[1] * y[srcBLen - 3] */
 193:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       sum = __SMLAD(read_q15x2_ia ((q15_t **) &px), read_q15x2_ia ((q15_t **) &py), sum);
 213              		.loc 1 193 13
 214 0168 1946     		mov	r1, r3
 215 016a 07F17403 		add	r3, r7, #116
 216 016e C7F89032 		str	r3, [r7, #656]
 217              	.LBB112:
 218              	.LBB113:
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 219              		.loc 2 474 3
 220 0172 D7F89032 		ldr	r3, [r7, #656]
 221 0176 1B68     		ldr	r3, [r3]
 222 0178 1B68     		ldr	r3, [r3]	@ unaligned
 223 017a 1A46     		mov	r2, r3
 224 017c 07F11C03 		add	r3, r7, #28
 225 0180 1A60     		str	r2, [r3]
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 226              		.loc 2 475 9
 227 0182 D7F89032 		ldr	r3, [r7, #656]
 228 0186 1B68     		ldr	r3, [r3]
 229 0188 1A1D     		adds	r2, r3, #4
 230 018a D7F89032 		ldr	r3, [r7, #656]
 231 018e 1A60     		str	r2, [r3]
 232              		.loc 2 477 10
 233 0190 07F11C03 		add	r3, r7, #28
 234 0194 1B68     		ldr	r3, [r3]
 235              	.LBE113:
 236              	.LBE112:
 237              		.loc 1 193 13
 238 0196 1A46     		mov	r2, r3
 239 0198 D7F80833 		ldr	r3, [r7, #776]
 240 019c C7F8A012 		str	r1, [r7, #672]
 241 01a0 C7F89C22 		str	r2, [r7, #668]
ARM GAS  /tmp/ccnmLQRZ.s 			page 17


 242 01a4 C7F89832 		str	r3, [r7, #664]
 243              	.LBB114:
 244              	.LBB115:
 245              		.file 3 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h"
   1:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*
   8:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  10:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  12:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  16:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  18:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * limitations under the License.
  23:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
  24:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  25:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  28:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  34:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  38:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  39:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  43:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  46:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  49:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif                                           
  52:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
ARM GAS  /tmp/ccnmLQRZ.s 			page 18


  54:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  55:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __USED
  56:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  58:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  61:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  64:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  67:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  70:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  78:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  86:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  94:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 102:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 110:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
ARM GAS  /tmp/ccnmLQRZ.s 			page 19


 111:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 113:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 116:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 119:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 120:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 122:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 124:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 125:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            in the used linker script.
 129:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 130:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 131:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 133:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 135:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 136:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 141:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 142:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 146:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 151:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
 155:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
 156:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  
 157:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
 161:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
 162:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  
 163:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   _start();
 164:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 165:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 166:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccnmLQRZ.s 			page 20


 168:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 169:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 172:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 173:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 176:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 177:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 180:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 181:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 184:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 185:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 189:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 190:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 191:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 192:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 196:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 198:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 200:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 201:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 202:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 203:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 207:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 209:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 210:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 211:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 212:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 213:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 214:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register
 215:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 216:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Control Register value
 217:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 218:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 219:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 220:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 221:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 222:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 223:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 224:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccnmLQRZ.s 			page 21


 225:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 226:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 227:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 228:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 229:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 230:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 231:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 232:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 233:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 234:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 235:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 236:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 237:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 238:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 239:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 240:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 241:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 242:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 243:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 244:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register
 245:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 246:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 247:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 248:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 249:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 250:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 251:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 252:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 253:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 254:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 255:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 256:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 257:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 258:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 259:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 260:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 261:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 262:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 263:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 264:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 265:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 266:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 267:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 268:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 269:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 270:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               IPSR Register value
 271:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 272:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 273:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 274:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 275:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 278:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 279:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 280:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 281:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccnmLQRZ.s 			page 22


 282:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 283:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 284:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               APSR Register value
 285:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 286:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 287:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 288:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 289:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 290:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 291:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 292:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 293:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 294:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 295:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 296:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 297:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 298:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               xPSR Register value
 299:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 300:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 301:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 302:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 303:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 304:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 305:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 306:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 307:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 308:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 309:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 310:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 311:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 312:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 313:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 314:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 315:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 316:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 317:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 318:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 319:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 320:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 321:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 322:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 323:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 324:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 325:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 326:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 327:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 328:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 329:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 330:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 331:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 332:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 333:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 334:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 335:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 336:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 337:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 338:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccnmLQRZ.s 			page 23


 339:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 340:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 341:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 342:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 343:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 344:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 345:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 346:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 347:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 348:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 349:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 350:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 352:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 353:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 354:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 355:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 356:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 357:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 358:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 359:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 360:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 361:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 362:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 363:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 364:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 365:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 366:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 367:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 368:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 369:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 370:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 371:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 372:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 373:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 374:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 375:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 376:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 377:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 378:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 379:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 380:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 381:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 382:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 383:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 384:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 385:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 386:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 387:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 388:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 389:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 390:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 391:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 392:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 393:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 394:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 395:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
ARM GAS  /tmp/ccnmLQRZ.s 			page 24


 396:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 397:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 398:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 399:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 400:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 401:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 402:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 403:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 404:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 405:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 406:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 407:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 408:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 409:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 410:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 411:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 412:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 413:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 414:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 415:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 416:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 417:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 418:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 419:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 420:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 421:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               SP Register value
 422:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 423:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 424:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 425:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 426:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 427:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 428:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 429:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 430:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 431:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 432:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 433:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 434:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 435:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 436:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 437:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 438:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 439:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 440:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 441:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 442:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 443:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 444:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 445:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 446:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 447:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 448:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 449:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 450:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 451:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 452:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccnmLQRZ.s 			page 25


 453:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 454:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 455:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 456:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 457:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 458:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 459:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 460:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 461:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 462:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 463:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 464:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 465:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 466:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 467:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 468:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 469:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 470:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 471:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 472:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 473:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 474:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 475:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 476:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 477:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 478:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 479:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 480:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 481:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 482:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 483:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 484:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 485:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 486:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 487:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 488:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 489:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 490:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 491:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 492:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 493:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 494:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 495:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 496:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 497:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 498:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 499:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 500:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 501:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 502:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 503:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 504:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 505:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 506:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 507:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 508:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 509:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccnmLQRZ.s 			page 26


 510:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 511:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 512:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 513:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 514:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 515:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 516:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 517:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 518:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 519:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 520:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 521:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 522:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 523:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 524:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 525:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 526:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 527:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 528:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 529:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 530:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 531:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 532:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 533:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 534:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 535:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 536:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 537:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 538:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 539:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 540:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 541:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 542:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 543:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 544:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 545:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 546:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 547:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 548:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 549:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 550:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 551:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 552:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 553:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 554:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 555:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 556:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 557:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 558:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 559:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 560:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 561:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 562:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 563:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 564:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 565:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 566:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
ARM GAS  /tmp/ccnmLQRZ.s 			page 27


 567:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 568:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 569:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 570:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 571:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 572:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 573:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 574:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 575:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 576:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 577:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 578:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 579:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 580:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 581:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 582:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 583:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 584:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 585:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 586:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 587:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 588:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 589:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 590:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 591:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 592:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 593:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 594:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 595:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 596:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 597:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 598:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 599:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 600:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 601:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 602:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 603:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 604:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 605:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 606:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 607:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 608:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 609:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 610:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 611:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 612:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 613:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 614:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 615:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 616:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 617:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 618:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 619:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 620:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 621:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 622:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 623:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccnmLQRZ.s 			page 28


 624:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 625:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 626:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 627:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 628:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 629:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 630:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 631:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 632:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 633:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 634:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 635:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 636:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 637:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 638:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 639:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 640:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 641:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 642:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 643:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 644:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 645:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 646:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 647:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 648:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 649:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 650:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 651:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 652:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 654:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 655:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 656:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 657:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 658:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 659:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 660:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 661:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 662:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 663:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 664:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 665:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 666:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 667:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 668:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 669:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 670:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 671:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 672:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 673:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 674:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 675:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 676:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 677:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 678:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 679:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 680:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccnmLQRZ.s 			page 29


 681:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 682:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 683:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 684:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 685:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 686:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 687:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 688:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 689:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 690:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 691:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 692:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 693:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 694:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 695:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 696:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 697:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 698:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 699:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 700:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 701:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 702:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 703:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 704:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 705:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 706:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 707:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 708:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 709:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 710:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 711:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 712:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 713:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 714:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 715:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 716:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 717:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 718:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 719:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 720:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 721:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 722:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 723:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 724:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 725:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 726:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 727:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 728:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 729:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 730:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 731:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 732:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 733:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 734:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 735:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 736:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 737:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccnmLQRZ.s 			page 30


 738:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 741:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 742:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 743:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 744:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 745:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 746:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 747:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 748:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 749:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 750:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 751:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 752:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 753:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 754:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 755:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 756:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 757:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 758:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 759:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 760:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 761:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 762:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 763:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 764:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 765:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 766:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 767:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 768:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 769:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 770:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 771:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 772:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 773:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 774:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 775:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 776:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 777:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 778:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 779:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 780:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 781:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 782:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 783:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 784:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 785:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 786:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 787:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 788:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 789:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 790:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 791:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 792:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 793:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 794:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
ARM GAS  /tmp/ccnmLQRZ.s 			page 31


 795:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 796:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 797:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 798:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 799:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 800:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 801:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 802:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 803:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 804:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 805:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 806:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 807:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 808:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 809:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 810:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 811:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 812:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 813:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 814:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 815:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 816:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 817:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 818:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 819:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 820:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 821:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 822:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 823:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 824:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 825:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 826:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 827:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 828:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 829:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 830:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 831:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 832:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 833:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 834:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 835:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 836:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 837:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 838:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 839:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 840:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 841:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 842:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 843:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 844:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 845:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 846:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 847:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 848:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 849:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(0U);
 850:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 851:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccnmLQRZ.s 			page 32


 852:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 853:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 854:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 855:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 856:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 857:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 858:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 859:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 860:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 861:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 862:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 863:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 864:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 865:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 866:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 867:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 868:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 869:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 870:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 871:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 872:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)fpscr;
 873:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 874:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 875:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 876:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 877:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 878:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 879:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 880:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 881:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 882:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Access to dedicated instructions
 883:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 884:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** */
 885:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 886:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 887:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 888:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 889:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 890:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 891:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 892:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 893:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 894:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 895:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 896:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 897:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 898:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 899:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 900:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   No Operation
 901:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 902:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 903:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 904:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 905:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 906:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 907:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 908:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccnmLQRZ.s 			page 33


 909:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 910:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 911:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 912:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 913:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Event
 914:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 915:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 916:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 917:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 918:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 919:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 920:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 921:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Send Event
 922:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 923:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 924:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 925:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 926:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 927:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 928:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 929:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 930:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 931:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            after the instruction has been completed.
 932:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 933:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 934:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 935:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 936:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 937:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 938:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 939:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 940:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 941:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 942:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 943:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 944:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 945:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 946:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 947:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 948:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 949:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 950:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 951:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 952:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 953:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 954:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 955:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 956:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 957:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 958:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 959:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 960:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 961:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 962:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 963:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 964:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 965:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
ARM GAS  /tmp/ccnmLQRZ.s 			page 34


 966:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 967:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 968:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 969:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 970:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 971:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 972:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 973:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 974:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 975:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 976:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 977:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 978:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 979:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 980:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 981:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 982:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 983:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 984:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 985:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 986:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 987:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 988:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 989:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 990:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 991:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 992:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 994:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 995:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 996:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 997:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 998:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 999:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
1000:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
1002:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1003:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1004:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
1005:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1006:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   int16_t result;
1007:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1008:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1009:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
1010:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1012:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1013:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1015:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
1016:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
1017:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
1018:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
1019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Rotated value
1020:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1021:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
1022:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccnmLQRZ.s 			page 35


1023:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   op2 %= 32U;
1024:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (op2 == 0U)
1025:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1026:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     return op1;
1027:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
1029:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1030:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1032:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1033:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Breakpoint
1034:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
1035:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
1036:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
1037:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
1038:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1039:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
1040:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1041:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1042:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1043:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
1044:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
1045:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
1046:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
1047:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1048:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
1049:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1050:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1051:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1052:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1053:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1054:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1055:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
1056:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1057:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
1058:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1059:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
1060:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
1061:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1062:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     result <<= 1U;
1063:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     result |= value & 1U;
1064:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     s--;
1065:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1066:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
1067:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1068:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
1069:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1070:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1071:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1072:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1073:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Count leading zeros
1074:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
1075:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
1076:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
1077:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1078:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
1079:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccnmLQRZ.s 			page 36


1080:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
1081:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
1082:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
1083:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
1084:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
1085:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      is non-zero".
1086:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
1087:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      single CLZ instruction.
1088:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    */
1089:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (value == 0U)
1090:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1091:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     return 32U;
1092:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1093:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_clz(value);
1094:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1095:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1096:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1097:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1098:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1099:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1100:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1101:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1102:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
1103:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
1104:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1105:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1106:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1107:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
1108:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1109:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1110:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1111:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1112:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
1113:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1114:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1115:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1116:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1117:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
1118:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1119:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
1120:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1121:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1122:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1123:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1124:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
1125:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
1126:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1127:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1128:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1129:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
1130:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1131:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1132:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1133:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1134:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
1135:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1136:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
ARM GAS  /tmp/ccnmLQRZ.s 			page 37


1137:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1138:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1139:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
1140:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1141:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1142:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1143:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1144:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1145:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1146:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
1147:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
1148:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1149:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1150:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1151:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
1152:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1153:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1154:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1155:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
1156:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1157:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1158:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1159:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1160:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1161:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
1162:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
1163:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1164:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1165:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1166:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1167:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1168:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
1169:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1170:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1171:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1172:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
1173:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1174:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1175:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1176:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1177:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1178:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
1179:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
1180:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1181:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1182:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1183:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1184:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1185:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
1186:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1187:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1188:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1189:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
1190:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1191:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1192:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1193:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccnmLQRZ.s 			page 38


1194:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1195:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
1196:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
1197:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1198:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1199:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1200:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1201:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1202:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
1203:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1204:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1205:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1206:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
1207:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1208:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1209:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1210:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1211:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1212:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
1213:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
1214:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1215:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
1216:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1217:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
1218:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1219:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1220:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1221:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1222:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1223:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1224:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1225:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1226:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1227:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1228:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1229:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1230:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Signed Saturate
1231:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates a signed value.
1232:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
1233:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
1234:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1235:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1236:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SSAT(ARG1,ARG2) \
1237:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __extension__ \
1238:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1239:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1240:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1241:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1242:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1243:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1244:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1245:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1246:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
1247:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
1248:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
1249:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
1250:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
ARM GAS  /tmp/ccnmLQRZ.s 			page 39


1251:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1252:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __USAT(ARG1,ARG2) \
1253:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  __extension__ \
1254:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1255:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1256:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1257:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1258:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1259:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1260:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1261:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1262:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
1263:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
1264:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
1265:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
1266:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Rotated value
1267:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1268:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
1269:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1270:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1271:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1272:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1273:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1274:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1275:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1278:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
1279:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
1280:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1281:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1282:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1283:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
1284:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1285:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1286:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1287:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1288:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
1289:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1290:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1291:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1292:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1293:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1294:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1295:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
1296:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1297:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1298:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1299:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1300:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
1301:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
1302:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1303:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1304:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1305:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
1306:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1307:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
ARM GAS  /tmp/ccnmLQRZ.s 			page 40


1308:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1309:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1310:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
1311:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1312:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1313:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1314:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1315:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1316:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1317:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1318:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1319:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1320:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1321:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1322:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
1323:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
1324:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1325:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1326:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1327:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
1328:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1329:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1330:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1331:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
1332:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1333:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1334:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1335:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1336:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1337:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
1338:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
1339:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1340:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1341:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1342:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
1343:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1344:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1345:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1346:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1347:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1348:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1349:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
1350:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
1351:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1352:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1353:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1354:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
1355:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1356:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1357:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1358:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1359:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1360:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1361:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
1362:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
1363:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1364:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
ARM GAS  /tmp/ccnmLQRZ.s 			page 41


1365:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1366:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
1367:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1368:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
1369:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1370:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1371:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1372:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1373:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1374:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1375:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1376:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Signed Saturate
1377:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates a signed value.
1378:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1379:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
1380:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1381:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1382:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
1383:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1384:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
1385:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1386:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
1387:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
1388:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     if (val > max)
1389:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1390:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return max;
1391:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1392:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     else if (val < min)
1393:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1394:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return min;
1395:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1396:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1397:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return val;
1398:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1399:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1400:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1401:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
1402:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
1403:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1404:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
1405:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1406:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1407:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
1408:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1409:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (sat <= 31U)
1410:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1411:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
1412:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
1413:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1414:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return max;
1415:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1416:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     else if (val < 0)
1417:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1418:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return 0U;
1419:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1420:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1421:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (uint32_t)val;
ARM GAS  /tmp/ccnmLQRZ.s 			page 42


1422:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1423:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1424:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1425:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1426:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1427:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1428:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1429:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1430:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1431:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1432:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
1433:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
1434:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1435:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1436:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1437:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
1438:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1439:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1440:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1441:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) );
1442:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);
1443:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1444:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1445:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1446:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1447:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
1448:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
1449:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1450:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1451:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1452:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
1453:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1454:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1455:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1456:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) );
1457:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);
1458:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1459:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1460:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1461:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1462:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
1463:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
1464:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1465:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1466:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1467:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
1468:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1469:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1470:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1471:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) );
1472:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1473:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1474:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1475:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1476:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1477:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
1478:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
ARM GAS  /tmp/ccnmLQRZ.s 			page 43


1479:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1480:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1481:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1482:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
1483:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1484:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1485:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1486:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1487:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1488:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1489:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
1490:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
1491:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1492:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1493:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1494:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
1495:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1496:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1497:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1498:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1499:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1500:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1501:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
1502:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
1503:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1504:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1505:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1506:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
1507:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1508:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1509:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1510:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1511:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1512:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1513:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
1514:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
1515:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1516:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1517:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1518:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
1519:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1520:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1521:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1522:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) );
1523:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);
1524:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1525:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1526:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1527:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1528:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
1529:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
1530:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1531:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1532:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1533:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
1534:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1535:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
ARM GAS  /tmp/ccnmLQRZ.s 			page 44


1536:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1537:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) );
1538:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);
1539:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1540:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1541:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1542:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1543:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
1544:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
1545:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1546:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1547:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1548:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
1549:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1550:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1551:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1552:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) );
1553:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1554:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1555:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1556:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1557:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1558:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
1559:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
1560:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1561:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1562:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1563:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1564:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1565:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
1566:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1567:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1568:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1569:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1570:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1571:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1572:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1573:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1574:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1575:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
1576:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
1577:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1578:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1579:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1580:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1581:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1582:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
1583:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1584:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1585:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1586:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1587:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1588:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1589:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1590:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1591:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1592:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
ARM GAS  /tmp/ccnmLQRZ.s 			page 45


1593:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
1594:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1595:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1596:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1597:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1598:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1599:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
1600:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1601:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1602:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1603:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1604:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1605:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1606:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1607:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1608:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1609:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1610:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
1611:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1612:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1613:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ###################  Compiler specific Intrinsics  ########################### */
1614:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
1615:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Access to dedicated SIMD instructions
1616:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
1617:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** */
1618:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1619:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
1620:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1621:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)
1622:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1623:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1624:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1625:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1626:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1627:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1628:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1629:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)
1630:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1631:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1632:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1633:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1634:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1635:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1636:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1637:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)
1638:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1639:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1640:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1641:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1642:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1643:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1644:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1645:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)
1646:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1647:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1648:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1649:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
ARM GAS  /tmp/ccnmLQRZ.s 			page 46


1650:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1651:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1652:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1653:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)
1654:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1655:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1656:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1657:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1658:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1659:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1660:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1661:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)
1662:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1663:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1664:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1665:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1666:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1667:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1668:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1669:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1670:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)
1671:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1672:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1673:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1674:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1675:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1676:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1677:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1678:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)
1679:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1680:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1681:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1682:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1683:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1684:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1685:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1686:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
1687:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1688:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1689:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1690:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1691:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1692:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1693:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1694:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)
1695:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1696:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1697:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1698:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1699:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1700:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1701:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1702:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
1703:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1704:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1705:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1706:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
ARM GAS  /tmp/ccnmLQRZ.s 			page 47


1707:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1708:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1709:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1710:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
1711:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1712:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1713:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1714:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1715:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1716:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1717:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1718:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1719:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)
1720:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1721:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1722:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1723:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1724:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1725:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1726:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1727:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)
1728:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1729:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1730:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1731:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1732:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1733:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1734:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1735:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)
1736:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1737:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1738:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1741:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1742:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1743:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)
1744:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1745:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1746:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1747:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1748:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1749:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1750:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1751:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)
1752:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1753:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1754:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1755:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1756:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1757:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1758:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1759:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)
1760:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1761:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1762:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1763:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
ARM GAS  /tmp/ccnmLQRZ.s 			page 48


1764:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1765:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1766:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1767:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)
1768:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1769:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1770:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1771:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1772:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1773:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1774:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1775:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
1776:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1777:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1778:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1779:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1780:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1781:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1782:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1783:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
1784:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1785:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1786:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1787:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1788:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1789:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1790:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1791:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)
1792:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1793:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1794:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1795:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1796:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1797:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1798:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1799:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
1800:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1801:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1802:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1803:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1804:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1805:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1806:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1807:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
1808:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1809:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1810:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1811:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1812:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1813:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1814:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1815:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SASX(uint32_t op1, uint32_t op2)
1816:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1817:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1818:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1819:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1820:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
ARM GAS  /tmp/ccnmLQRZ.s 			page 49


1821:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1822:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1823:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QASX(uint32_t op1, uint32_t op2)
1824:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1825:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1826:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1827:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1828:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1829:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1830:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1831:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
1832:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1833:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1834:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1835:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1836:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1837:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1838:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1839:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UASX(uint32_t op1, uint32_t op2)
1840:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1841:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1842:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1843:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1844:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1845:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1846:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1847:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)
1848:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1849:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1850:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1851:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1852:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1853:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1854:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1855:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)
1856:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1857:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1858:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1859:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1860:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1861:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1862:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1863:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)
1864:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1865:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1866:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1867:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1868:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1869:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1870:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1871:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)
1872:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1873:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1874:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1875:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1876:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1877:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccnmLQRZ.s 			page 50


1878:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1879:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)
1880:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1881:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1882:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1883:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1884:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1885:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1886:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1887:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAX(uint32_t op1, uint32_t op2)
1888:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1889:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1890:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1891:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1892:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1893:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1894:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1895:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)
1896:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1897:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1898:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1899:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1900:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1901:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1902:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1903:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)
1904:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1905:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1906:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1907:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1908:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1909:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1910:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1911:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)
1912:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1913:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1914:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1915:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1916:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1917:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1918:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1919:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)
1920:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1921:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1922:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1923:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1924:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1925:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1926:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1927:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SSAT16(ARG1,ARG2) \
1928:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1929:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1930:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1931:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1932:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1933:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1934:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __USAT16(ARG1,ARG2) \
ARM GAS  /tmp/ccnmLQRZ.s 			page 51


1935:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1936:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1937:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("usat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1938:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1939:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1940:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1941:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTB16(uint32_t op1)
1942:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1943:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1944:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1945:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
1946:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1947:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1948:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1949:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
1950:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1951:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1952:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1953:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1954:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1955:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1956:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1957:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1)
1958:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1959:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1960:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1961:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
1962:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1963:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1964:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1965:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
1966:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1967:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1968:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1969:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1970:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1971:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1972:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1973:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)
1974:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1975:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1976:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1977:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1978:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1979:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1980:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1981:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)
1982:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1983:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1984:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1985:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1986:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1987:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1988:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1989:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)
1990:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1991:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /tmp/ccnmLQRZ.s 			page 52


1992:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 246              		.loc 3 1993 3
 247 01a8 D7F8A032 		ldr	r3, [r7, #672]
 248 01ac D7F89C22 		ldr	r2, [r7, #668]
 249 01b0 D7F89812 		ldr	r1, [r7, #664]
 250              		.syntax unified
 251              	@ 1993 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 252 01b4 23FB0213 		smlad r3, r3, r2, r1
 253              	@ 0 "" 2
 254              		.thumb
 255              		.syntax unified
 256 01b8 C7F89432 		str	r3, [r7, #660]
1994:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 257              		.loc 3 1994 9
 258 01bc D7F89432 		ldr	r3, [r7, #660]
 259              	.LBE115:
 260              	.LBE114:
 261              		.loc 1 193 11
 262 01c0 C7F80833 		str	r3, [r7, #776]
 263 01c4 07F17803 		add	r3, r7, #120
 264 01c8 C7F8A432 		str	r3, [r7, #676]
 265              	.LBB116:
 266              	.LBB117:
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 267              		.loc 2 474 3
 268 01cc D7F8A432 		ldr	r3, [r7, #676]
 269 01d0 1B68     		ldr	r3, [r3]
 270 01d2 1B68     		ldr	r3, [r3]	@ unaligned
 271 01d4 1A46     		mov	r2, r3
 272 01d6 07F11803 		add	r3, r7, #24
 273 01da 1A60     		str	r2, [r3]
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 274              		.loc 2 475 9
 275 01dc D7F8A432 		ldr	r3, [r7, #676]
 276 01e0 1B68     		ldr	r3, [r3]
 277 01e2 1A1D     		adds	r2, r3, #4
 278 01e4 D7F8A432 		ldr	r3, [r7, #676]
 279 01e8 1A60     		str	r2, [r3]
 280              		.loc 2 477 10
 281 01ea 07F11803 		add	r3, r7, #24
 282 01ee 1B68     		ldr	r3, [r3]
 283              	.LBE117:
 284              	.LBE116:
 194:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* x[3] * y[srcBLen - 1] , x[2] * y[srcBLen - 2] */
 195:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       sum = __SMLAD(read_q15x2_ia ((q15_t **) &px), read_q15x2_ia ((q15_t **) &py), sum);
 285              		.loc 1 195 13
 286 01f0 1946     		mov	r1, r3
 287 01f2 07F17403 		add	r3, r7, #116
 288 01f6 C7F8A832 		str	r3, [r7, #680]
 289              	.LBB118:
 290              	.LBB119:
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 291              		.loc 2 474 3
 292 01fa D7F8A832 		ldr	r3, [r7, #680]
 293 01fe 1B68     		ldr	r3, [r3]
 294 0200 1B68     		ldr	r3, [r3]	@ unaligned
ARM GAS  /tmp/ccnmLQRZ.s 			page 53


 295 0202 1A46     		mov	r2, r3
 296 0204 07F11403 		add	r3, r7, #20
 297 0208 1A60     		str	r2, [r3]
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 298              		.loc 2 475 9
 299 020a D7F8A832 		ldr	r3, [r7, #680]
 300 020e 1B68     		ldr	r3, [r3]
 301 0210 1A1D     		adds	r2, r3, #4
 302 0212 D7F8A832 		ldr	r3, [r7, #680]
 303 0216 1A60     		str	r2, [r3]
 304              		.loc 2 477 10
 305 0218 07F11403 		add	r3, r7, #20
 306 021c 1B68     		ldr	r3, [r3]
 307              	.LBE119:
 308              	.LBE118:
 309              		.loc 1 195 13
 310 021e 1A46     		mov	r2, r3
 311 0220 D7F80833 		ldr	r3, [r7, #776]
 312 0224 C7F8B812 		str	r1, [r7, #696]
 313 0228 C7F8B422 		str	r2, [r7, #692]
 314 022c C7F8B032 		str	r3, [r7, #688]
 315              	.LBB120:
 316              	.LBB121:
1993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 317              		.loc 3 1993 3
 318 0230 D7F8B832 		ldr	r3, [r7, #696]
 319 0234 D7F8B422 		ldr	r2, [r7, #692]
 320 0238 D7F8B012 		ldr	r1, [r7, #688]
 321              		.syntax unified
 322              	@ 1993 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 323 023c 23FB0213 		smlad r3, r3, r2, r1
 324              	@ 0 "" 2
 325              		.thumb
 326              		.syntax unified
 327 0240 C7F8AC32 		str	r3, [r7, #684]
 328              		.loc 3 1994 9
 329 0244 D7F8AC32 		ldr	r3, [r7, #684]
 330              	.LBE121:
 331              	.LBE120:
 332              		.loc 1 195 11
 333 0248 C7F80833 		str	r3, [r7, #776]
 196:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 197:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Decrement loop counter */
 198:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       k--;
 334              		.loc 1 198 8
 335 024c D7F8E032 		ldr	r3, [r7, #736]
 336 0250 013B     		subs	r3, r3, #1
 337 0252 C7F8E032 		str	r3, [r7, #736]
 338              	.L5:
 190:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 339              		.loc 1 190 11
 340 0256 D7F8E032 		ldr	r3, [r7, #736]
 341 025a 002B     		cmp	r3, #0
 342 025c 7FF46EAF 		bne	.L12
 199:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     }
 200:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 201:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* If the count is not a multiple of 4, compute any remaining MACs here.
ARM GAS  /tmp/ccnmLQRZ.s 			page 54


 202:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****        No loop unrolling is used. */
 203:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     k = count % 0x4U;
 343              		.loc 1 203 7
 344 0260 D7F8DC32 		ldr	r3, [r7, #732]
 345 0264 03F00303 		and	r3, r3, #3
 346 0268 C7F8E032 		str	r3, [r7, #736]
 204:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 205:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     while (k > 0U)
 347              		.loc 1 205 11
 348 026c 2EE0     		b	.L13
 349              	.L15:
 206:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 207:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Perform the multiply-accumulates */
 208:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* x[0] * y[srcBLen - 1] */
 209:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       sum = __SMLAD(*px++, *py++, sum);
 350              		.loc 1 209 24
 351 026e 07F17803 		add	r3, r7, #120
 352 0272 1B68     		ldr	r3, [r3]
 353 0274 991C     		adds	r1, r3, #2
 354 0276 07F17802 		add	r2, r7, #120
 355 027a 1160     		str	r1, [r2]
 356              		.loc 1 209 21
 357 027c B3F90030 		ldrsh	r3, [r3]
 358              		.loc 1 209 13
 359 0280 1846     		mov	r0, r3
 360              		.loc 1 209 31
 361 0282 07F17403 		add	r3, r7, #116
 362 0286 1B68     		ldr	r3, [r3]
 363 0288 991C     		adds	r1, r3, #2
 364 028a 07F17402 		add	r2, r7, #116
 365 028e 1160     		str	r1, [r2]
 366              		.loc 1 209 28
 367 0290 B3F90030 		ldrsh	r3, [r3]
 368              		.loc 1 209 13
 369 0294 1A46     		mov	r2, r3
 370 0296 D7F80833 		ldr	r3, [r7, #776]
 371 029a C7F88802 		str	r0, [r7, #648]
 372 029e C7F88422 		str	r2, [r7, #644]
 373 02a2 C7F88032 		str	r3, [r7, #640]
 374              	.LBB122:
 375              	.LBB123:
1993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 376              		.loc 3 1993 3
 377 02a6 D7F88832 		ldr	r3, [r7, #648]
 378 02aa D7F88422 		ldr	r2, [r7, #644]
 379 02ae D7F88012 		ldr	r1, [r7, #640]
 380              		.syntax unified
 381              	@ 1993 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 382 02b2 23FB0213 		smlad r3, r3, r2, r1
 383              	@ 0 "" 2
 384              		.thumb
 385              		.syntax unified
 386 02b6 C7F87C32 		str	r3, [r7, #636]
 387              		.loc 3 1994 9
 388 02ba D7F87C32 		ldr	r3, [r7, #636]
 389              	.LBE123:
 390              	.LBE122:
ARM GAS  /tmp/ccnmLQRZ.s 			page 55


 391              		.loc 1 209 11
 392 02be C7F80833 		str	r3, [r7, #776]
 210:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 211:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Decrement the loop counter */
 212:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       k--;
 393              		.loc 1 212 8
 394 02c2 D7F8E032 		ldr	r3, [r7, #736]
 395 02c6 013B     		subs	r3, r3, #1
 396 02c8 C7F8E032 		str	r3, [r7, #736]
 397              	.L13:
 205:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 398              		.loc 1 205 11
 399 02cc D7F8E032 		ldr	r3, [r7, #736]
 400 02d0 002B     		cmp	r3, #0
 401 02d2 CCD1     		bne	.L15
 213:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     }
 214:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 215:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Store the result in the accumulator in the destination buffer. */
 216:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     *pOut = (q15_t) (sum >> 15);
 402              		.loc 1 216 26
 403 02d4 D7F80833 		ldr	r3, [r7, #776]
 404 02d8 DB13     		asrs	r3, r3, #15
 405              		.loc 1 216 13
 406 02da 1AB2     		sxth	r2, r3
 407              		.loc 1 216 11
 408 02dc D7F80C33 		ldr	r3, [r7, #780]
 409 02e0 1A80     		strh	r2, [r3]	@ movhi
 217:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Destination pointer is updated according to the address modifier, inc */
 218:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     pOut += inc;
 410              		.loc 1 218 10
 411 02e2 D7F8D432 		ldr	r3, [r7, #724]
 412 02e6 5B00     		lsls	r3, r3, #1
 413 02e8 D7F80C23 		ldr	r2, [r7, #780]
 414 02ec 1344     		add	r3, r3, r2
 415 02ee C7F80C33 		str	r3, [r7, #780]
 219:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 220:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Update the inputA and inputB pointers for next MAC calculation */
 221:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     py = pSrc1 - count;
 416              		.loc 1 221 16
 417 02f2 D7F8DC32 		ldr	r3, [r7, #732]
 418 02f6 5B00     		lsls	r3, r3, #1
 419 02f8 5B42     		rsbs	r3, r3, #0
 420 02fa D7F8F422 		ldr	r2, [r7, #756]
 421 02fe 1A44     		add	r2, r2, r3
 422              		.loc 1 221 8
 423 0300 07F17403 		add	r3, r7, #116
 424 0304 1A60     		str	r2, [r3]
 222:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     px = pIn1;
 425              		.loc 1 222 8
 426 0306 07F17803 		add	r3, r7, #120
 427 030a D7F81423 		ldr	r2, [r7, #788]
 428 030e 1A60     		str	r2, [r3]
 223:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 224:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Increment MAC count */
 225:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     count++;
 429              		.loc 1 225 10
 430 0310 D7F8DC32 		ldr	r3, [r7, #732]
ARM GAS  /tmp/ccnmLQRZ.s 			page 56


 431 0314 0133     		adds	r3, r3, #1
 432 0316 C7F8DC32 		str	r3, [r7, #732]
 226:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 227:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Decrement loop counter */
 228:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     blockSize1--;
 433              		.loc 1 228 15
 434 031a D7F8E832 		ldr	r3, [r7, #744]
 435 031e 013B     		subs	r3, r3, #1
 436 0320 C7F8E832 		str	r3, [r7, #744]
 437              	.L4:
 180:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   {
 438              		.loc 1 180 9
 439 0324 D7F8E832 		ldr	r3, [r7, #744]
 440 0328 002B     		cmp	r3, #0
 441 032a 7FF4FEAE 		bne	.L16
 229:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   }
 230:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 231:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* --------------------------
 232:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * Initializations of stage2
 233:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * ------------------------*/
 234:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 235:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* sum = x[0] * y[0] + x[1] * y[1] +...+ x[srcBLen-1] * y[srcBLen-1]
 236:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * sum = x[1] * y[0] + x[2] * y[1] +...+ x[srcBLen] * y[srcBLen-1]
 237:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * ....
 238:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * sum = x[srcALen-srcBLen-2] * y[0] + x[srcALen-srcBLen-1] * y[1] +...+ x[srcALen-1] * y[srcBLen
 239:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    */
 240:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 241:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* Working pointer of inputA */
 242:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   px = pIn1;
 442              		.loc 1 242 6
 443 032e 07F17803 		add	r3, r7, #120
 444 0332 D7F81423 		ldr	r2, [r7, #788]
 445 0336 1A60     		str	r2, [r3]
 243:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 244:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* Working pointer of inputB */
 245:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   py = pIn2;
 446              		.loc 1 245 6
 447 0338 07F17403 		add	r3, r7, #116
 448 033c D7F81023 		ldr	r2, [r7, #784]
 449 0340 1A60     		str	r2, [r3]
 246:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 247:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* count is the index by which the pointer pIn1 to be incremented */
 248:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   count = 0U;
 450              		.loc 1 248 9
 451 0342 0023     		movs	r3, #0
 452 0344 C7F8DC32 		str	r3, [r7, #732]
 249:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 250:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* --------------------
 251:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * Stage2 process
 252:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * -------------------*/
 253:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 254:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* Stage2 depends on srcBLen as in this stage srcBLen number of MACS are performed.
 255:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * So, to loop unroll over blockSize2,
 256:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * srcBLen should be greater than or equal to 4 */
 257:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   if (srcBLen >= 4U)
 453              		.loc 1 257 6
 454 0348 3B46     		mov	r3, r7
ARM GAS  /tmp/ccnmLQRZ.s 			page 57


 455 034a 1B68     		ldr	r3, [r3]
 456 034c 032B     		cmp	r3, #3
 457 034e 40F2F685 		bls	.L17
 258:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   {
 259:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Loop unroll over blockSize2, by 4 */
 260:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     blkCnt = blockSize2 >> 2U;
 458              		.loc 1 260 12
 459 0352 D7F8C832 		ldr	r3, [r7, #712]
 460 0356 9B08     		lsrs	r3, r3, #2
 461 0358 C7F8D832 		str	r3, [r7, #728]
 261:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 262:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     while (blkCnt > 0U)
 462              		.loc 1 262 11
 463 035c 00F012BD 		b	.L18
 464              	.L89:
 465              		.align	2
 466              	.L88:
 467 0360 FEFFFF7F 		.word	2147483646
 468              	.L63:
 263:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 264:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Set all accumulators to zero */
 265:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       acc0 = 0;
 469              		.loc 1 265 12
 470 0364 0023     		movs	r3, #0
 471 0366 C7F80433 		str	r3, [r7, #772]
 266:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       acc1 = 0;
 472              		.loc 1 266 12
 473 036a 0023     		movs	r3, #0
 474 036c C7F80033 		str	r3, [r7, #768]
 267:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       acc2 = 0;
 475              		.loc 1 267 12
 476 0370 0023     		movs	r3, #0
 477 0372 C7F8FC32 		str	r3, [r7, #764]
 268:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       acc3 = 0;
 478              		.loc 1 268 12
 479 0376 0023     		movs	r3, #0
 480 0378 C7F8F832 		str	r3, [r7, #760]
 269:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 270:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* read x[0], x[1] samples */
 271:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       x0 = read_q15x2 ((q15_t *) px);
 481              		.loc 1 271 12
 482 037c 07F17803 		add	r3, r7, #120
 483 0380 1B68     		ldr	r3, [r3]
 484 0382 C7F87432 		str	r3, [r7, #628]
 485 0386 D7F87432 		ldr	r3, [r7, #628]
 486 038a 1B68     		ldr	r3, [r3]	@ unaligned
 487 038c 1A46     		mov	r2, r3
 488              	.LBB124:
 489              	.LBB125:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 490              		.loc 2 459 3
 491 038e 07F12803 		add	r3, r7, #40
 492 0392 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 493              		.loc 2 461 10
 494 0394 07F12803 		add	r3, r7, #40
 495 0398 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/ccnmLQRZ.s 			page 58


 496              	.LBE125:
 497              	.LBE124:
 498              		.loc 1 271 12
 499 039a C7F8F032 		str	r3, [r7, #752]
 272:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* read x[1], x[2] samples */
 273:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       x1 = read_q15x2 ((q15_t *) px + 1);
 500              		.loc 1 273 24
 501 039e 07F17803 		add	r3, r7, #120
 502 03a2 1B68     		ldr	r3, [r3]
 503              		.loc 1 273 12
 504 03a4 0233     		adds	r3, r3, #2
 505 03a6 C7F87832 		str	r3, [r7, #632]
 506 03aa D7F87832 		ldr	r3, [r7, #632]
 507 03ae 1B68     		ldr	r3, [r3]	@ unaligned
 508 03b0 1A46     		mov	r2, r3
 509              	.LBB126:
 510              	.LBB127:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 511              		.loc 2 459 3
 512 03b2 07F12403 		add	r3, r7, #36
 513 03b6 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 514              		.loc 2 461 10
 515 03b8 07F12403 		add	r3, r7, #36
 516 03bc 1B68     		ldr	r3, [r3]
 517              	.LBE127:
 518              	.LBE126:
 519              		.loc 1 273 12
 520 03be C7F8EC32 		str	r3, [r7, #748]
 274:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 	  px += 2U;
 521              		.loc 1 274 7
 522 03c2 07F17803 		add	r3, r7, #120
 523 03c6 1B68     		ldr	r3, [r3]
 524 03c8 1A1D     		adds	r2, r3, #4
 525 03ca 07F17803 		add	r3, r7, #120
 526 03ce 1A60     		str	r2, [r3]
 275:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 276:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Apply loop unrolling and compute 4 MACs simultaneously. */
 277:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       k = srcBLen >> 2U;
 527              		.loc 1 277 9
 528 03d0 3B46     		mov	r3, r7
 529 03d2 1B68     		ldr	r3, [r3]
 530 03d4 9B08     		lsrs	r3, r3, #2
 531 03d6 C7F8E032 		str	r3, [r7, #736]
 532              	.L35:
 533 03da 07F5EE73 		add	r3, r7, #476
 534 03de 07F17402 		add	r2, r7, #116
 535 03e2 1A60     		str	r2, [r3]
 536              	.LBB128:
 537              	.LBB129:
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 538              		.loc 2 474 3 discriminator 1
 539 03e4 07F5EE73 		add	r3, r7, #476
 540 03e8 1B68     		ldr	r3, [r3]
 541 03ea 1B68     		ldr	r3, [r3]
 542 03ec 1B68     		ldr	r3, [r3]	@ unaligned
 543 03ee 1A46     		mov	r2, r3
ARM GAS  /tmp/ccnmLQRZ.s 			page 59


 544 03f0 07F14003 		add	r3, r7, #64
 545 03f4 1A60     		str	r2, [r3]
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 546              		.loc 2 475 9 discriminator 1
 547 03f6 07F5EE73 		add	r3, r7, #476
 548 03fa 1B68     		ldr	r3, [r3]
 549 03fc 1B68     		ldr	r3, [r3]
 550 03fe 1A1D     		adds	r2, r3, #4
 551 0400 07F5EE73 		add	r3, r7, #476
 552 0404 1B68     		ldr	r3, [r3]
 553 0406 1A60     		str	r2, [r3]
 554              		.loc 2 477 10 discriminator 1
 555 0408 07F14003 		add	r3, r7, #64
 556 040c 1B68     		ldr	r3, [r3]
 557              	.LBE129:
 558              	.LBE128:
 278:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 279:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 280:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****        ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 281:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       do
 282:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       {
 283:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read the first two inputB samples using SIMD:
 284:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****          * y[0] and y[1] */
 285:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         c0 = read_q15x2_ia ((q15_t **) &py);
 559              		.loc 1 285 14 discriminator 1
 560 040e C7F8C432 		str	r3, [r7, #708]
 286:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 287:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* acc0 +=  x[0] * y[0] + x[1] * y[1] */
 288:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc0 = __SMLAD(x0, c0, acc0);
 561              		.loc 1 288 16 discriminator 1
 562 0412 D7F8F002 		ldr	r0, [r7, #752]
 563 0416 D7F8C412 		ldr	r1, [r7, #708]
 564 041a D7F80423 		ldr	r2, [r7, #772]
 565 041e 07F5F673 		add	r3, r7, #492
 566 0422 1860     		str	r0, [r3]
 567 0424 07F5F473 		add	r3, r7, #488
 568 0428 1960     		str	r1, [r3]
 569 042a 07F5F273 		add	r3, r7, #484
 570 042e 1A60     		str	r2, [r3]
 571              	.LBB130:
 572              	.LBB131:
1993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 573              		.loc 3 1993 3 discriminator 1
 574 0430 07F5F673 		add	r3, r7, #492
 575 0434 1B68     		ldr	r3, [r3]
 576 0436 07F5F472 		add	r2, r7, #488
 577 043a 1268     		ldr	r2, [r2]
 578 043c 07F5F271 		add	r1, r7, #484
 579 0440 0968     		ldr	r1, [r1]
 580              		.syntax unified
 581              	@ 1993 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 582 0442 23FB0212 		smlad r2, r3, r2, r1
 583              	@ 0 "" 2
 584              		.thumb
 585              		.syntax unified
 586 0446 07F5F073 		add	r3, r7, #480
 587 044a 1A60     		str	r2, [r3]
ARM GAS  /tmp/ccnmLQRZ.s 			page 60


 588              		.loc 3 1994 9 discriminator 1
 589 044c 07F5F073 		add	r3, r7, #480
 590 0450 1B68     		ldr	r3, [r3]
 591              	.LBE131:
 592              	.LBE130:
 593              		.loc 1 288 14 discriminator 1
 594 0452 C7F80433 		str	r3, [r7, #772]
 289:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 290:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* acc1 +=  x[1] * y[0] + x[2] * y[1] */
 291:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc1 = __SMLAD(x1, c0, acc1);
 595              		.loc 1 291 16 discriminator 1
 596 0456 D7F8EC02 		ldr	r0, [r7, #748]
 597 045a D7F8C412 		ldr	r1, [r7, #708]
 598 045e D7F80023 		ldr	r2, [r7, #768]
 599 0462 07F5FE73 		add	r3, r7, #508
 600 0466 1860     		str	r0, [r3]
 601 0468 07F5FC73 		add	r3, r7, #504
 602 046c 1960     		str	r1, [r3]
 603 046e 07F5FA73 		add	r3, r7, #500
 604 0472 1A60     		str	r2, [r3]
 605              	.LBB132:
 606              	.LBB133:
1993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 607              		.loc 3 1993 3 discriminator 1
 608 0474 07F5FE73 		add	r3, r7, #508
 609 0478 1B68     		ldr	r3, [r3]
 610 047a 07F5FC72 		add	r2, r7, #504
 611 047e 1268     		ldr	r2, [r2]
 612 0480 07F5FA71 		add	r1, r7, #500
 613 0484 0968     		ldr	r1, [r1]
 614              		.syntax unified
 615              	@ 1993 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 616 0486 23FB0212 		smlad r2, r3, r2, r1
 617              	@ 0 "" 2
 618              		.thumb
 619              		.syntax unified
 620 048a 07F5F873 		add	r3, r7, #496
 621 048e 1A60     		str	r2, [r3]
 622              		.loc 3 1994 9 discriminator 1
 623 0490 07F5F873 		add	r3, r7, #496
 624 0494 1B68     		ldr	r3, [r3]
 625              	.LBE133:
 626              	.LBE132:
 627              		.loc 1 291 14 discriminator 1
 628 0496 C7F80033 		str	r3, [r7, #768]
 292:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 293:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read x[2], x[3] */
 294:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         x2 = read_q15x2 ((q15_t *) px);
 629              		.loc 1 294 14 discriminator 1
 630 049a 07F17803 		add	r3, r7, #120
 631 049e 1A68     		ldr	r2, [r3]
 632 04a0 07F50073 		add	r3, r7, #512
 633 04a4 1A60     		str	r2, [r3]
 634 04a6 07F50073 		add	r3, r7, #512
 635 04aa 1B68     		ldr	r3, [r3]
 636 04ac 1B68     		ldr	r3, [r3]	@ unaligned
 637 04ae 1A46     		mov	r2, r3
ARM GAS  /tmp/ccnmLQRZ.s 			page 61


 638              	.LBB134:
 639              	.LBB135:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 640              		.loc 2 459 3 discriminator 1
 641 04b0 07F13C03 		add	r3, r7, #60
 642 04b4 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 643              		.loc 2 461 10 discriminator 1
 644 04b6 07F13C03 		add	r3, r7, #60
 645 04ba 1B68     		ldr	r3, [r3]
 646              	.LBE135:
 647              	.LBE134:
 648              		.loc 1 294 14 discriminator 1
 649 04bc C7F8C032 		str	r3, [r7, #704]
 295:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 296:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read x[3], x[4] */
 297:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         x3 = read_q15x2 ((q15_t *) px + 1);
 650              		.loc 1 297 26 discriminator 1
 651 04c0 07F17803 		add	r3, r7, #120
 652 04c4 1B68     		ldr	r3, [r3]
 653              		.loc 1 297 14 discriminator 1
 654 04c6 9A1C     		adds	r2, r3, #2
 655 04c8 07F50173 		add	r3, r7, #516
 656 04cc 1A60     		str	r2, [r3]
 657 04ce 07F50173 		add	r3, r7, #516
 658 04d2 1B68     		ldr	r3, [r3]
 659 04d4 1B68     		ldr	r3, [r3]	@ unaligned
 660 04d6 1A46     		mov	r2, r3
 661              	.LBB136:
 662              	.LBB137:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 663              		.loc 2 459 3 discriminator 1
 664 04d8 07F13803 		add	r3, r7, #56
 665 04dc 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 666              		.loc 2 461 10 discriminator 1
 667 04de 07F13803 		add	r3, r7, #56
 668 04e2 1B68     		ldr	r3, [r3]
 669              	.LBE137:
 670              	.LBE136:
 671              		.loc 1 297 14 discriminator 1
 672 04e4 C7F8BC32 		str	r3, [r7, #700]
 298:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 299:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* acc2 +=  x[2] * y[0] + x[3] * y[1] */
 300:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc2 = __SMLAD(x2, c0, acc2);
 673              		.loc 1 300 16 discriminator 1
 674 04e8 D7F8C002 		ldr	r0, [r7, #704]
 675 04ec D7F8C412 		ldr	r1, [r7, #708]
 676 04f0 D7F8FC22 		ldr	r2, [r7, #764]
 677 04f4 07F50573 		add	r3, r7, #532
 678 04f8 1860     		str	r0, [r3]
 679 04fa 07F50473 		add	r3, r7, #528
 680 04fe 1960     		str	r1, [r3]
 681 0500 07F50373 		add	r3, r7, #524
 682 0504 1A60     		str	r2, [r3]
 683              	.LBB138:
 684              	.LBB139:
ARM GAS  /tmp/ccnmLQRZ.s 			page 62


1993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 685              		.loc 3 1993 3 discriminator 1
 686 0506 07F50573 		add	r3, r7, #532
 687 050a 1B68     		ldr	r3, [r3]
 688 050c 07F50472 		add	r2, r7, #528
 689 0510 1268     		ldr	r2, [r2]
 690 0512 07F50371 		add	r1, r7, #524
 691 0516 0968     		ldr	r1, [r1]
 692              		.syntax unified
 693              	@ 1993 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 694 0518 23FB0212 		smlad r2, r3, r2, r1
 695              	@ 0 "" 2
 696              		.thumb
 697              		.syntax unified
 698 051c 07F50273 		add	r3, r7, #520
 699 0520 1A60     		str	r2, [r3]
 700              		.loc 3 1994 9 discriminator 1
 701 0522 07F50273 		add	r3, r7, #520
 702 0526 1B68     		ldr	r3, [r3]
 703              	.LBE139:
 704              	.LBE138:
 705              		.loc 1 300 14 discriminator 1
 706 0528 C7F8FC32 		str	r3, [r7, #764]
 301:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 302:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* acc3 +=  x[3] * y[0] + x[4] * y[1] */
 303:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc3 = __SMLAD(x3, c0, acc3);
 707              		.loc 1 303 16 discriminator 1
 708 052c D7F8BC12 		ldr	r1, [r7, #700]
 709 0530 D7F8C422 		ldr	r2, [r7, #708]
 710 0534 D7F8F832 		ldr	r3, [r7, #760]
 711 0538 C7F82412 		str	r1, [r7, #548]
 712 053c C7F82022 		str	r2, [r7, #544]
 713 0540 C7F81C32 		str	r3, [r7, #540]
 714              	.LBB140:
 715              	.LBB141:
1993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 716              		.loc 3 1993 3 discriminator 1
 717 0544 D7F82432 		ldr	r3, [r7, #548]
 718 0548 D7F82022 		ldr	r2, [r7, #544]
 719 054c D7F81C12 		ldr	r1, [r7, #540]
 720              		.syntax unified
 721              	@ 1993 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 722 0550 23FB0212 		smlad r2, r3, r2, r1
 723              	@ 0 "" 2
 724              		.thumb
 725              		.syntax unified
 726 0554 07F50673 		add	r3, r7, #536
 727 0558 1A60     		str	r2, [r3]
 728              		.loc 3 1994 9 discriminator 1
 729 055a 07F50673 		add	r3, r7, #536
 730 055e 1B68     		ldr	r3, [r3]
 731              	.LBE141:
 732              	.LBE140:
 733              		.loc 1 303 14 discriminator 1
 734 0560 C7F8F832 		str	r3, [r7, #760]
 735 0564 07F17403 		add	r3, r7, #116
 736 0568 C7F82832 		str	r3, [r7, #552]
ARM GAS  /tmp/ccnmLQRZ.s 			page 63


 737              	.LBB142:
 738              	.LBB143:
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 739              		.loc 2 474 3 discriminator 1
 740 056c D7F82832 		ldr	r3, [r7, #552]
 741 0570 1B68     		ldr	r3, [r3]
 742 0572 1B68     		ldr	r3, [r3]	@ unaligned
 743 0574 1A46     		mov	r2, r3
 744 0576 07F13403 		add	r3, r7, #52
 745 057a 1A60     		str	r2, [r3]
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 746              		.loc 2 475 9 discriminator 1
 747 057c D7F82832 		ldr	r3, [r7, #552]
 748 0580 1B68     		ldr	r3, [r3]
 749 0582 1A1D     		adds	r2, r3, #4
 750 0584 D7F82832 		ldr	r3, [r7, #552]
 751 0588 1A60     		str	r2, [r3]
 752              		.loc 2 477 10 discriminator 1
 753 058a 07F13403 		add	r3, r7, #52
 754 058e 1B68     		ldr	r3, [r3]
 755              	.LBE143:
 756              	.LBE142:
 304:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 305:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read y[2] and y[3] */
 306:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         c0 = read_q15x2_ia ((q15_t **) &py);
 757              		.loc 1 306 14 discriminator 1
 758 0590 C7F8C432 		str	r3, [r7, #708]
 307:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 308:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* acc0 +=  x[2] * y[2] + x[3] * y[3] */
 309:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc0 = __SMLAD(x2, c0, acc0);
 759              		.loc 1 309 16 discriminator 1
 760 0594 D7F8C012 		ldr	r1, [r7, #704]
 761 0598 D7F8C422 		ldr	r2, [r7, #708]
 762 059c D7F80433 		ldr	r3, [r7, #772]
 763 05a0 C7F83812 		str	r1, [r7, #568]
 764 05a4 C7F83422 		str	r2, [r7, #564]
 765 05a8 C7F83032 		str	r3, [r7, #560]
 766              	.LBB144:
 767              	.LBB145:
1993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 768              		.loc 3 1993 3 discriminator 1
 769 05ac D7F83832 		ldr	r3, [r7, #568]
 770 05b0 D7F83422 		ldr	r2, [r7, #564]
 771 05b4 D7F83012 		ldr	r1, [r7, #560]
 772              		.syntax unified
 773              	@ 1993 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 774 05b8 23FB0213 		smlad r3, r3, r2, r1
 775              	@ 0 "" 2
 776              		.thumb
 777              		.syntax unified
 778 05bc C7F82C32 		str	r3, [r7, #556]
 779              		.loc 3 1994 9 discriminator 1
 780 05c0 D7F82C32 		ldr	r3, [r7, #556]
 781              	.LBE145:
 782              	.LBE144:
 783              		.loc 1 309 14 discriminator 1
 784 05c4 C7F80433 		str	r3, [r7, #772]
ARM GAS  /tmp/ccnmLQRZ.s 			page 64


 310:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 311:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* acc1 +=  x[3] * y[2] + x[4] * y[3] */
 312:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc1 = __SMLAD(x3, c0, acc1);
 785              		.loc 1 312 16 discriminator 1
 786 05c8 D7F8BC12 		ldr	r1, [r7, #700]
 787 05cc D7F8C422 		ldr	r2, [r7, #708]
 788 05d0 D7F80033 		ldr	r3, [r7, #768]
 789 05d4 C7F84812 		str	r1, [r7, #584]
 790 05d8 C7F84422 		str	r2, [r7, #580]
 791 05dc C7F84032 		str	r3, [r7, #576]
 792              	.LBB146:
 793              	.LBB147:
1993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 794              		.loc 3 1993 3 discriminator 1
 795 05e0 D7F84832 		ldr	r3, [r7, #584]
 796 05e4 D7F84422 		ldr	r2, [r7, #580]
 797 05e8 D7F84012 		ldr	r1, [r7, #576]
 798              		.syntax unified
 799              	@ 1993 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 800 05ec 23FB0213 		smlad r3, r3, r2, r1
 801              	@ 0 "" 2
 802              		.thumb
 803              		.syntax unified
 804 05f0 C7F83C32 		str	r3, [r7, #572]
 805              		.loc 3 1994 9 discriminator 1
 806 05f4 D7F83C32 		ldr	r3, [r7, #572]
 807              	.LBE147:
 808              	.LBE146:
 809              		.loc 1 312 14 discriminator 1
 810 05f8 C7F80033 		str	r3, [r7, #768]
 313:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 314:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read x[4], x[5] */
 315:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         x0 = read_q15x2 ((q15_t *) px + 2);
 811              		.loc 1 315 26 discriminator 1
 812 05fc 07F17803 		add	r3, r7, #120
 813 0600 1B68     		ldr	r3, [r3]
 814              		.loc 1 315 14 discriminator 1
 815 0602 0433     		adds	r3, r3, #4
 816 0604 C7F84C32 		str	r3, [r7, #588]
 817 0608 D7F84C32 		ldr	r3, [r7, #588]
 818 060c 1B68     		ldr	r3, [r3]	@ unaligned
 819 060e 1A46     		mov	r2, r3
 820              	.LBB148:
 821              	.LBB149:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 822              		.loc 2 459 3 discriminator 1
 823 0610 07F13003 		add	r3, r7, #48
 824 0614 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 825              		.loc 2 461 10 discriminator 1
 826 0616 07F13003 		add	r3, r7, #48
 827 061a 1B68     		ldr	r3, [r3]
 828              	.LBE149:
 829              	.LBE148:
 830              		.loc 1 315 14 discriminator 1
 831 061c C7F8F032 		str	r3, [r7, #752]
 316:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
ARM GAS  /tmp/ccnmLQRZ.s 			page 65


 317:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read x[5], x[6] */
 318:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         x1 = read_q15x2 ((q15_t *) px + 3);
 832              		.loc 1 318 26 discriminator 1
 833 0620 07F17803 		add	r3, r7, #120
 834 0624 1B68     		ldr	r3, [r3]
 835              		.loc 1 318 14 discriminator 1
 836 0626 0633     		adds	r3, r3, #6
 837 0628 C7F85032 		str	r3, [r7, #592]
 838 062c D7F85032 		ldr	r3, [r7, #592]
 839 0630 1B68     		ldr	r3, [r3]	@ unaligned
 840 0632 1A46     		mov	r2, r3
 841              	.LBB150:
 842              	.LBB151:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 843              		.loc 2 459 3 discriminator 1
 844 0634 07F12C03 		add	r3, r7, #44
 845 0638 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 846              		.loc 2 461 10 discriminator 1
 847 063a 07F12C03 		add	r3, r7, #44
 848 063e 1B68     		ldr	r3, [r3]
 849              	.LBE151:
 850              	.LBE150:
 851              		.loc 1 318 14 discriminator 1
 852 0640 C7F8EC32 		str	r3, [r7, #748]
 319:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 		px += 4U;
 853              		.loc 1 319 6 discriminator 1
 854 0644 07F17803 		add	r3, r7, #120
 855 0648 1B68     		ldr	r3, [r3]
 856 064a 03F10802 		add	r2, r3, #8
 857 064e 07F17803 		add	r3, r7, #120
 858 0652 1A60     		str	r2, [r3]
 320:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 321:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* acc2 +=  x[4] * y[2] + x[5] * y[3] */
 322:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc2 = __SMLAD(x0, c0, acc2);
 859              		.loc 1 322 16 discriminator 1
 860 0654 D7F8F012 		ldr	r1, [r7, #752]
 861 0658 D7F8C422 		ldr	r2, [r7, #708]
 862 065c D7F8FC32 		ldr	r3, [r7, #764]
 863 0660 C7F86012 		str	r1, [r7, #608]
 864 0664 C7F85C22 		str	r2, [r7, #604]
 865 0668 C7F85832 		str	r3, [r7, #600]
 866              	.LBB152:
 867              	.LBB153:
1993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 868              		.loc 3 1993 3 discriminator 1
 869 066c D7F86032 		ldr	r3, [r7, #608]
 870 0670 D7F85C22 		ldr	r2, [r7, #604]
 871 0674 D7F85812 		ldr	r1, [r7, #600]
 872              		.syntax unified
 873              	@ 1993 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 874 0678 23FB0213 		smlad r3, r3, r2, r1
 875              	@ 0 "" 2
 876              		.thumb
 877              		.syntax unified
 878 067c C7F85432 		str	r3, [r7, #596]
 879              		.loc 3 1994 9 discriminator 1
ARM GAS  /tmp/ccnmLQRZ.s 			page 66


 880 0680 D7F85432 		ldr	r3, [r7, #596]
 881              	.LBE153:
 882              	.LBE152:
 883              		.loc 1 322 14 discriminator 1
 884 0684 C7F8FC32 		str	r3, [r7, #764]
 323:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 324:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* acc3 +=  x[5] * y[2] + x[6] * y[3] */
 325:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc3 = __SMLAD(x1, c0, acc3);
 885              		.loc 1 325 16 discriminator 1
 886 0688 D7F8EC12 		ldr	r1, [r7, #748]
 887 068c D7F8C422 		ldr	r2, [r7, #708]
 888 0690 D7F8F832 		ldr	r3, [r7, #760]
 889 0694 C7F87012 		str	r1, [r7, #624]
 890 0698 C7F86C22 		str	r2, [r7, #620]
 891 069c C7F86832 		str	r3, [r7, #616]
 892              	.LBB154:
 893              	.LBB155:
1993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 894              		.loc 3 1993 3 discriminator 1
 895 06a0 D7F87032 		ldr	r3, [r7, #624]
 896 06a4 D7F86C22 		ldr	r2, [r7, #620]
 897 06a8 D7F86812 		ldr	r1, [r7, #616]
 898              		.syntax unified
 899              	@ 1993 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 900 06ac 23FB0213 		smlad r3, r3, r2, r1
 901              	@ 0 "" 2
 902              		.thumb
 903              		.syntax unified
 904 06b0 C7F86432 		str	r3, [r7, #612]
 905              		.loc 3 1994 9 discriminator 1
 906 06b4 D7F86432 		ldr	r3, [r7, #612]
 907              	.LBE155:
 908              	.LBE154:
 909              		.loc 1 325 14 discriminator 1
 910 06b8 C7F8F832 		str	r3, [r7, #760]
 326:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 327:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       } while (--k);
 911              		.loc 1 327 7 discriminator 1
 912 06bc D7F8E032 		ldr	r3, [r7, #736]
 913 06c0 013B     		subs	r3, r3, #1
 914 06c2 C7F8E032 		str	r3, [r7, #736]
 915 06c6 D7F8E032 		ldr	r3, [r7, #736]
 916 06ca 002B     		cmp	r3, #0
 917 06cc 7FF485AE 		bne	.L35
 328:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 329:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* For the next MAC operations, SIMD is not used
 330:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****        * So, the 16 bit pointer if inputB, py is updated */
 331:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 332:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
 333:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****        ** No loop unrolling is used. */
 334:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       k = srcBLen % 0x4U;
 918              		.loc 1 334 9
 919 06d0 3B46     		mov	r3, r7
 920 06d2 1B68     		ldr	r3, [r3]
 921 06d4 03F00303 		and	r3, r3, #3
 922 06d8 C7F8E032 		str	r3, [r7, #736]
 335:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
ARM GAS  /tmp/ccnmLQRZ.s 			page 67


 336:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       if (k == 1U)
 923              		.loc 1 336 10
 924 06dc D7F8E032 		ldr	r3, [r7, #736]
 925 06e0 012B     		cmp	r3, #1
 926 06e2 40F0AE80 		bne	.L36
 337:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       {
 338:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read y[4] */
 339:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         c0 = *py;
 927              		.loc 1 339 14
 928 06e6 07F17403 		add	r3, r7, #116
 929 06ea 1B68     		ldr	r3, [r3]
 930 06ec B3F90030 		ldrsh	r3, [r3]
 931              		.loc 1 339 12
 932 06f0 C7F8C432 		str	r3, [r7, #708]
 340:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 341:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** #ifdef  ARM_MATH_BIG_ENDIAN
 342:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         c0 = c0 << 16U;
 343:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** #else
 344:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         c0 = c0 & 0x0000FFFF;
 933              		.loc 1 344 12
 934 06f4 D7F8C432 		ldr	r3, [r7, #708]
 935 06f8 9BB2     		uxth	r3, r3
 936 06fa C7F8C432 		str	r3, [r7, #708]
 345:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** #endif /* #ifdef  ARM_MATH_BIG_ENDIAN */
 346:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 347:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read x[7] */
 348:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         x3 = read_q15x2 ((q15_t *) px);
 937              		.loc 1 348 14
 938 06fe 07F17803 		add	r3, r7, #120
 939 0702 1A68     		ldr	r2, [r3]
 940 0704 07F5CC73 		add	r3, r7, #408
 941 0708 1A60     		str	r2, [r3]
 942 070a 07F5CC73 		add	r3, r7, #408
 943 070e 1B68     		ldr	r3, [r3]
 944 0710 1B68     		ldr	r3, [r3]	@ unaligned
 945 0712 1A46     		mov	r2, r3
 946              	.LBB156:
 947              	.LBB157:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 948              		.loc 2 459 3
 949 0714 07F14403 		add	r3, r7, #68
 950 0718 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 951              		.loc 2 461 10
 952 071a 07F14403 		add	r3, r7, #68
 953 071e 1B68     		ldr	r3, [r3]
 954              	.LBE157:
 955              	.LBE156:
 956              		.loc 1 348 14
 957 0720 C7F8BC32 		str	r3, [r7, #700]
 349:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 		px++;
 958              		.loc 1 349 5
 959 0724 07F17803 		add	r3, r7, #120
 960 0728 1B68     		ldr	r3, [r3]
 961 072a 9A1C     		adds	r2, r3, #2
 962 072c 07F17803 		add	r3, r7, #120
 963 0730 1A60     		str	r2, [r3]
ARM GAS  /tmp/ccnmLQRZ.s 			page 68


 350:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 351:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Perform the multiply-accumulates */
 352:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc0 = __SMLAD (x0, c0, acc0);
 964              		.loc 1 352 16
 965 0732 D7F8F002 		ldr	r0, [r7, #752]
 966 0736 D7F8C412 		ldr	r1, [r7, #708]
 967 073a D7F80423 		ldr	r2, [r7, #772]
 968 073e 07F5D473 		add	r3, r7, #424
 969 0742 1860     		str	r0, [r3]
 970 0744 07F5D273 		add	r3, r7, #420
 971 0748 1960     		str	r1, [r3]
 972 074a 07F5D073 		add	r3, r7, #416
 973 074e 1A60     		str	r2, [r3]
 974              	.LBB158:
 975              	.LBB159:
1993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 976              		.loc 3 1993 3
 977 0750 07F5D473 		add	r3, r7, #424
 978 0754 1B68     		ldr	r3, [r3]
 979 0756 07F5D272 		add	r2, r7, #420
 980 075a 1268     		ldr	r2, [r2]
 981 075c 07F5D071 		add	r1, r7, #416
 982 0760 0968     		ldr	r1, [r1]
 983              		.syntax unified
 984              	@ 1993 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 985 0762 23FB0212 		smlad r2, r3, r2, r1
 986              	@ 0 "" 2
 987              		.thumb
 988              		.syntax unified
 989 0766 07F5CE73 		add	r3, r7, #412
 990 076a 1A60     		str	r2, [r3]
 991              		.loc 3 1994 9
 992 076c 07F5CE73 		add	r3, r7, #412
 993 0770 1B68     		ldr	r3, [r3]
 994              	.LBE159:
 995              	.LBE158:
 996              		.loc 1 352 14
 997 0772 C7F80433 		str	r3, [r7, #772]
 353:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc1 = __SMLAD (x1, c0, acc1);
 998              		.loc 1 353 16
 999 0776 D7F8EC02 		ldr	r0, [r7, #748]
 1000 077a D7F8C412 		ldr	r1, [r7, #708]
 1001 077e D7F80023 		ldr	r2, [r7, #768]
 1002 0782 07F5DC73 		add	r3, r7, #440
 1003 0786 1860     		str	r0, [r3]
 1004 0788 07F5DA73 		add	r3, r7, #436
 1005 078c 1960     		str	r1, [r3]
 1006 078e 07F5D873 		add	r3, r7, #432
 1007 0792 1A60     		str	r2, [r3]
 1008              	.LBB160:
 1009              	.LBB161:
1993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1010              		.loc 3 1993 3
 1011 0794 07F5DC73 		add	r3, r7, #440
 1012 0798 1B68     		ldr	r3, [r3]
 1013 079a 07F5DA72 		add	r2, r7, #436
 1014 079e 1268     		ldr	r2, [r2]
ARM GAS  /tmp/ccnmLQRZ.s 			page 69


 1015 07a0 07F5D871 		add	r1, r7, #432
 1016 07a4 0968     		ldr	r1, [r1]
 1017              		.syntax unified
 1018              	@ 1993 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1019 07a6 23FB0212 		smlad r2, r3, r2, r1
 1020              	@ 0 "" 2
 1021              		.thumb
 1022              		.syntax unified
 1023 07aa 07F5D673 		add	r3, r7, #428
 1024 07ae 1A60     		str	r2, [r3]
 1025              		.loc 3 1994 9
 1026 07b0 07F5D673 		add	r3, r7, #428
 1027 07b4 1B68     		ldr	r3, [r3]
 1028              	.LBE161:
 1029              	.LBE160:
 1030              		.loc 1 353 14
 1031 07b6 C7F80033 		str	r3, [r7, #768]
 354:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc2 = __SMLADX(x1, c0, acc2);
 1032              		.loc 1 354 16
 1033 07ba D7F8EC02 		ldr	r0, [r7, #748]
 1034 07be D7F8C412 		ldr	r1, [r7, #708]
 1035 07c2 D7F8FC22 		ldr	r2, [r7, #764]
 1036 07c6 07F5E473 		add	r3, r7, #456
 1037 07ca 1860     		str	r0, [r3]
 1038 07cc 07F5E273 		add	r3, r7, #452
 1039 07d0 1960     		str	r1, [r3]
 1040 07d2 07F5E073 		add	r3, r7, #448
 1041 07d6 1A60     		str	r2, [r3]
 1042              	.LBB162:
 1043              	.LBB163:
1995:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1996:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1997:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)
1998:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1999:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
2000:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 1044              		.loc 3 2001 3
 1045 07d8 07F5E473 		add	r3, r7, #456
 1046 07dc 1B68     		ldr	r3, [r3]
 1047 07de 07F5E272 		add	r2, r7, #452
 1048 07e2 1268     		ldr	r2, [r2]
 1049 07e4 07F5E071 		add	r1, r7, #448
 1050 07e8 0968     		ldr	r1, [r1]
 1051              		.syntax unified
 1052              	@ 2001 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1053 07ea 23FB1212 		smladx r2, r3, r2, r1
 1054              	@ 0 "" 2
 1055              		.thumb
 1056              		.syntax unified
 1057 07ee 07F5DE73 		add	r3, r7, #444
 1058 07f2 1A60     		str	r2, [r3]
2002:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1059              		.loc 3 2002 9
 1060 07f4 07F5DE73 		add	r3, r7, #444
 1061 07f8 1B68     		ldr	r3, [r3]
 1062              	.LBE163:
ARM GAS  /tmp/ccnmLQRZ.s 			page 70


 1063              	.LBE162:
 1064              		.loc 1 354 14
 1065 07fa C7F8FC32 		str	r3, [r7, #764]
 355:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc3 = __SMLADX(x3, c0, acc3);
 1066              		.loc 1 355 16
 1067 07fe D7F8BC02 		ldr	r0, [r7, #700]
 1068 0802 D7F8C412 		ldr	r1, [r7, #708]
 1069 0806 D7F8F822 		ldr	r2, [r7, #760]
 1070 080a 07F5EC73 		add	r3, r7, #472
 1071 080e 1860     		str	r0, [r3]
 1072 0810 07F5EA73 		add	r3, r7, #468
 1073 0814 1960     		str	r1, [r3]
 1074 0816 07F5E873 		add	r3, r7, #464
 1075 081a 1A60     		str	r2, [r3]
 1076              	.LBB164:
 1077              	.LBB165:
2001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1078              		.loc 3 2001 3
 1079 081c 07F5EC73 		add	r3, r7, #472
 1080 0820 1B68     		ldr	r3, [r3]
 1081 0822 07F5EA72 		add	r2, r7, #468
 1082 0826 1268     		ldr	r2, [r2]
 1083 0828 07F5E871 		add	r1, r7, #464
 1084 082c 0968     		ldr	r1, [r1]
 1085              		.syntax unified
 1086              	@ 2001 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1087 082e 23FB1212 		smladx r2, r3, r2, r1
 1088              	@ 0 "" 2
 1089              		.thumb
 1090              		.syntax unified
 1091 0832 07F5E673 		add	r3, r7, #460
 1092 0836 1A60     		str	r2, [r3]
 1093              		.loc 3 2002 9
 1094 0838 07F5E673 		add	r3, r7, #460
 1095 083c 1B68     		ldr	r3, [r3]
 1096              	.LBE165:
 1097              	.LBE164:
 1098              		.loc 1 355 14
 1099 083e C7F8F832 		str	r3, [r7, #760]
 1100              	.L36:
 356:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       }
 357:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 358:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       if (k == 2U)
 1101              		.loc 1 358 10
 1102 0842 D7F8E032 		ldr	r3, [r7, #736]
 1103 0846 022B     		cmp	r3, #2
 1104 0848 40F0C980 		bne	.L42
 359:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       {
 360:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read y[4], y[5] */
 361:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         c0 = read_q15x2 ((q15_t *) py);
 1105              		.loc 1 361 14
 1106 084c 07F17403 		add	r3, r7, #116
 1107 0850 1A68     		ldr	r2, [r3]
 1108 0852 07F5A673 		add	r3, r7, #332
 1109 0856 1A60     		str	r2, [r3]
 1110 0858 07F5A673 		add	r3, r7, #332
 1111 085c 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/ccnmLQRZ.s 			page 71


 1112 085e 1B68     		ldr	r3, [r3]	@ unaligned
 1113 0860 1A46     		mov	r2, r3
 1114              	.LBB166:
 1115              	.LBB167:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1116              		.loc 2 459 3
 1117 0862 07F15003 		add	r3, r7, #80
 1118 0866 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1119              		.loc 2 461 10
 1120 0868 07F15003 		add	r3, r7, #80
 1121 086c 1B68     		ldr	r3, [r3]
 1122              	.LBE167:
 1123              	.LBE166:
 1124              		.loc 1 361 14
 1125 086e C7F8C432 		str	r3, [r7, #708]
 362:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 363:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read x[7], x[8] */
 364:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         x3 = read_q15x2 ((q15_t *) px);
 1126              		.loc 1 364 14
 1127 0872 07F17803 		add	r3, r7, #120
 1128 0876 1A68     		ldr	r2, [r3]
 1129 0878 07F5A873 		add	r3, r7, #336
 1130 087c 1A60     		str	r2, [r3]
 1131 087e 07F5A873 		add	r3, r7, #336
 1132 0882 1B68     		ldr	r3, [r3]
 1133 0884 1B68     		ldr	r3, [r3]	@ unaligned
 1134 0886 1A46     		mov	r2, r3
 1135              	.LBB168:
 1136              	.LBB169:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1137              		.loc 2 459 3
 1138 0888 07F14C03 		add	r3, r7, #76
 1139 088c 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1140              		.loc 2 461 10
 1141 088e 07F14C03 		add	r3, r7, #76
 1142 0892 1B68     		ldr	r3, [r3]
 1143              	.LBE169:
 1144              	.LBE168:
 1145              		.loc 1 364 14
 1146 0894 C7F8BC32 		str	r3, [r7, #700]
 365:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 366:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read x[9] */
 367:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         x2 = read_q15x2 ((q15_t *) px + 1);
 1147              		.loc 1 367 26
 1148 0898 07F17803 		add	r3, r7, #120
 1149 089c 1B68     		ldr	r3, [r3]
 1150              		.loc 1 367 14
 1151 089e 9A1C     		adds	r2, r3, #2
 1152 08a0 07F5AA73 		add	r3, r7, #340
 1153 08a4 1A60     		str	r2, [r3]
 1154 08a6 07F5AA73 		add	r3, r7, #340
 1155 08aa 1B68     		ldr	r3, [r3]
 1156 08ac 1B68     		ldr	r3, [r3]	@ unaligned
 1157 08ae 1A46     		mov	r2, r3
 1158              	.LBB170:
ARM GAS  /tmp/ccnmLQRZ.s 			page 72


 1159              	.LBB171:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1160              		.loc 2 459 3
 1161 08b0 07F14803 		add	r3, r7, #72
 1162 08b4 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1163              		.loc 2 461 10
 1164 08b6 07F14803 		add	r3, r7, #72
 1165 08ba 1B68     		ldr	r3, [r3]
 1166              	.LBE171:
 1167              	.LBE170:
 1168              		.loc 1 367 14
 1169 08bc C7F8C032 		str	r3, [r7, #704]
 368:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 		px += 2U;
 1170              		.loc 1 368 6
 1171 08c0 07F17803 		add	r3, r7, #120
 1172 08c4 1B68     		ldr	r3, [r3]
 1173 08c6 1A1D     		adds	r2, r3, #4
 1174 08c8 07F17803 		add	r3, r7, #120
 1175 08cc 1A60     		str	r2, [r3]
 369:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 370:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Perform the multiply-accumulates */
 371:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc0 = __SMLAD(x0, c0, acc0);
 1176              		.loc 1 371 16
 1177 08ce D7F8F002 		ldr	r0, [r7, #752]
 1178 08d2 D7F8C412 		ldr	r1, [r7, #708]
 1179 08d6 D7F80423 		ldr	r2, [r7, #772]
 1180 08da 07F5B273 		add	r3, r7, #356
 1181 08de 1860     		str	r0, [r3]
 1182 08e0 07F5B073 		add	r3, r7, #352
 1183 08e4 1960     		str	r1, [r3]
 1184 08e6 07F5AE73 		add	r3, r7, #348
 1185 08ea 1A60     		str	r2, [r3]
 1186              	.LBB172:
 1187              	.LBB173:
1993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1188              		.loc 3 1993 3
 1189 08ec 07F5B273 		add	r3, r7, #356
 1190 08f0 1B68     		ldr	r3, [r3]
 1191 08f2 07F5B072 		add	r2, r7, #352
 1192 08f6 1268     		ldr	r2, [r2]
 1193 08f8 07F5AE71 		add	r1, r7, #348
 1194 08fc 0968     		ldr	r1, [r1]
 1195              		.syntax unified
 1196              	@ 1993 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1197 08fe 23FB0212 		smlad r2, r3, r2, r1
 1198              	@ 0 "" 2
 1199              		.thumb
 1200              		.syntax unified
 1201 0902 07F5AC73 		add	r3, r7, #344
 1202 0906 1A60     		str	r2, [r3]
1994:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1203              		.loc 3 1994 9
 1204 0908 07F5AC73 		add	r3, r7, #344
 1205 090c 1B68     		ldr	r3, [r3]
 1206              	.LBE173:
 1207              	.LBE172:
ARM GAS  /tmp/ccnmLQRZ.s 			page 73


 1208              		.loc 1 371 14
 1209 090e C7F80433 		str	r3, [r7, #772]
 372:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc1 = __SMLAD(x1, c0, acc1);
 1210              		.loc 1 372 16
 1211 0912 D7F8EC02 		ldr	r0, [r7, #748]
 1212 0916 D7F8C412 		ldr	r1, [r7, #708]
 1213 091a D7F80023 		ldr	r2, [r7, #768]
 1214 091e 07F5BA73 		add	r3, r7, #372
 1215 0922 1860     		str	r0, [r3]
 1216 0924 07F5B873 		add	r3, r7, #368
 1217 0928 1960     		str	r1, [r3]
 1218 092a 07F5B673 		add	r3, r7, #364
 1219 092e 1A60     		str	r2, [r3]
 1220              	.LBB174:
 1221              	.LBB175:
1993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1222              		.loc 3 1993 3
 1223 0930 07F5BA73 		add	r3, r7, #372
 1224 0934 1B68     		ldr	r3, [r3]
 1225 0936 07F5B872 		add	r2, r7, #368
 1226 093a 1268     		ldr	r2, [r2]
 1227 093c 07F5B671 		add	r1, r7, #364
 1228 0940 0968     		ldr	r1, [r1]
 1229              		.syntax unified
 1230              	@ 1993 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1231 0942 23FB0212 		smlad r2, r3, r2, r1
 1232              	@ 0 "" 2
 1233              		.thumb
 1234              		.syntax unified
 1235 0946 07F5B473 		add	r3, r7, #360
 1236 094a 1A60     		str	r2, [r3]
1994:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1237              		.loc 3 1994 9
 1238 094c 07F5B473 		add	r3, r7, #360
 1239 0950 1B68     		ldr	r3, [r3]
 1240              	.LBE175:
 1241              	.LBE174:
 1242              		.loc 1 372 14
 1243 0952 C7F80033 		str	r3, [r7, #768]
 373:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc2 = __SMLAD(x3, c0, acc2);
 1244              		.loc 1 373 16
 1245 0956 D7F8BC02 		ldr	r0, [r7, #700]
 1246 095a D7F8C412 		ldr	r1, [r7, #708]
 1247 095e D7F8FC22 		ldr	r2, [r7, #764]
 1248 0962 07F5C273 		add	r3, r7, #388
 1249 0966 1860     		str	r0, [r3]
 1250 0968 07F5C073 		add	r3, r7, #384
 1251 096c 1960     		str	r1, [r3]
 1252 096e 07F5BE73 		add	r3, r7, #380
 1253 0972 1A60     		str	r2, [r3]
 1254              	.LBB176:
 1255              	.LBB177:
1993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1256              		.loc 3 1993 3
 1257 0974 07F5C273 		add	r3, r7, #388
 1258 0978 1B68     		ldr	r3, [r3]
 1259 097a 07F5C072 		add	r2, r7, #384
ARM GAS  /tmp/ccnmLQRZ.s 			page 74


 1260 097e 1268     		ldr	r2, [r2]
 1261 0980 07F5BE71 		add	r1, r7, #380
 1262 0984 0968     		ldr	r1, [r1]
 1263              		.syntax unified
 1264              	@ 1993 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1265 0986 23FB0212 		smlad r2, r3, r2, r1
 1266              	@ 0 "" 2
 1267              		.thumb
 1268              		.syntax unified
 1269 098a 07F5BC73 		add	r3, r7, #376
 1270 098e 1A60     		str	r2, [r3]
1994:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1271              		.loc 3 1994 9
 1272 0990 07F5BC73 		add	r3, r7, #376
 1273 0994 1B68     		ldr	r3, [r3]
 1274              	.LBE177:
 1275              	.LBE176:
 1276              		.loc 1 373 14
 1277 0996 C7F8FC32 		str	r3, [r7, #764]
 374:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc3 = __SMLAD(x2, c0, acc3);
 1278              		.loc 1 374 16
 1279 099a D7F8C002 		ldr	r0, [r7, #704]
 1280 099e D7F8C412 		ldr	r1, [r7, #708]
 1281 09a2 D7F8F822 		ldr	r2, [r7, #760]
 1282 09a6 07F5CA73 		add	r3, r7, #404
 1283 09aa 1860     		str	r0, [r3]
 1284 09ac 07F5C873 		add	r3, r7, #400
 1285 09b0 1960     		str	r1, [r3]
 1286 09b2 07F5C673 		add	r3, r7, #396
 1287 09b6 1A60     		str	r2, [r3]
 1288              	.LBB178:
 1289              	.LBB179:
1993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1290              		.loc 3 1993 3
 1291 09b8 07F5CA73 		add	r3, r7, #404
 1292 09bc 1B68     		ldr	r3, [r3]
 1293 09be 07F5C872 		add	r2, r7, #400
 1294 09c2 1268     		ldr	r2, [r2]
 1295 09c4 07F5C671 		add	r1, r7, #396
 1296 09c8 0968     		ldr	r1, [r1]
 1297              		.syntax unified
 1298              	@ 1993 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1299 09ca 23FB0212 		smlad r2, r3, r2, r1
 1300              	@ 0 "" 2
 1301              		.thumb
 1302              		.syntax unified
 1303 09ce 07F5C473 		add	r3, r7, #392
 1304 09d2 1A60     		str	r2, [r3]
1994:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1305              		.loc 3 1994 9
 1306 09d4 07F5C473 		add	r3, r7, #392
 1307 09d8 1B68     		ldr	r3, [r3]
 1308              	.LBE179:
 1309              	.LBE178:
 1310              		.loc 1 374 14
 1311 09da C7F8F832 		str	r3, [r7, #760]
 1312              	.L42:
ARM GAS  /tmp/ccnmLQRZ.s 			page 75


 375:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       }
 376:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 377:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       if (k == 3U)
 1313              		.loc 1 377 10
 1314 09de D7F8E032 		ldr	r3, [r7, #736]
 1315 09e2 032B     		cmp	r3, #3
 1316 09e4 40F07A81 		bne	.L50
 1317 09e8 07F1BC03 		add	r3, r7, #188
 1318 09ec 07F17402 		add	r2, r7, #116
 1319 09f0 1A60     		str	r2, [r3]
 1320              	.LBB180:
 1321              	.LBB181:
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 1322              		.loc 2 474 3
 1323 09f2 07F1BC03 		add	r3, r7, #188
 1324 09f6 1B68     		ldr	r3, [r3]
 1325 09f8 1B68     		ldr	r3, [r3]
 1326 09fa 1B68     		ldr	r3, [r3]	@ unaligned
 1327 09fc 1A46     		mov	r2, r3
 1328 09fe 07F16003 		add	r3, r7, #96
 1329 0a02 1A60     		str	r2, [r3]
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1330              		.loc 2 475 9
 1331 0a04 07F1BC03 		add	r3, r7, #188
 1332 0a08 1B68     		ldr	r3, [r3]
 1333 0a0a 1B68     		ldr	r3, [r3]
 1334 0a0c 1A1D     		adds	r2, r3, #4
 1335 0a0e 07F1BC03 		add	r3, r7, #188
 1336 0a12 1B68     		ldr	r3, [r3]
 1337 0a14 1A60     		str	r2, [r3]
 1338              		.loc 2 477 10
 1339 0a16 07F16003 		add	r3, r7, #96
 1340 0a1a 1B68     		ldr	r3, [r3]
 1341              	.LBE181:
 1342              	.LBE180:
 378:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       {
 379:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read y[4], y[5] */
 380:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         c0 = read_q15x2_ia ((q15_t **) &py);
 1343              		.loc 1 380 14
 1344 0a1c C7F8C432 		str	r3, [r7, #708]
 381:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 382:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read x[7], x[8] */
 383:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         x3 = read_q15x2 ((q15_t *) px);
 1345              		.loc 1 383 14
 1346 0a20 07F17803 		add	r3, r7, #120
 1347 0a24 1A68     		ldr	r2, [r3]
 1348 0a26 07F1C003 		add	r3, r7, #192
 1349 0a2a 1A60     		str	r2, [r3]
 1350 0a2c 07F1C003 		add	r3, r7, #192
 1351 0a30 1B68     		ldr	r3, [r3]
 1352 0a32 1B68     		ldr	r3, [r3]	@ unaligned
 1353 0a34 1A46     		mov	r2, r3
 1354              	.LBB182:
 1355              	.LBB183:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1356              		.loc 2 459 3
 1357 0a36 07F15C03 		add	r3, r7, #92
ARM GAS  /tmp/ccnmLQRZ.s 			page 76


 1358 0a3a 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1359              		.loc 2 461 10
 1360 0a3c 07F15C03 		add	r3, r7, #92
 1361 0a40 1B68     		ldr	r3, [r3]
 1362              	.LBE183:
 1363              	.LBE182:
 1364              		.loc 1 383 14
 1365 0a42 C7F8BC32 		str	r3, [r7, #700]
 384:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 385:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read x[9] */
 386:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         x2 = read_q15x2 ((q15_t *) px + 1);
 1366              		.loc 1 386 26
 1367 0a46 07F17803 		add	r3, r7, #120
 1368 0a4a 1B68     		ldr	r3, [r3]
 1369              		.loc 1 386 14
 1370 0a4c 9A1C     		adds	r2, r3, #2
 1371 0a4e 07F1C403 		add	r3, r7, #196
 1372 0a52 1A60     		str	r2, [r3]
 1373 0a54 07F1C403 		add	r3, r7, #196
 1374 0a58 1B68     		ldr	r3, [r3]
 1375 0a5a 1B68     		ldr	r3, [r3]	@ unaligned
 1376 0a5c 1A46     		mov	r2, r3
 1377              	.LBB184:
 1378              	.LBB185:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1379              		.loc 2 459 3
 1380 0a5e 07F15803 		add	r3, r7, #88
 1381 0a62 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1382              		.loc 2 461 10
 1383 0a64 07F15803 		add	r3, r7, #88
 1384 0a68 1B68     		ldr	r3, [r3]
 1385              	.LBE185:
 1386              	.LBE184:
 1387              		.loc 1 386 14
 1388 0a6a C7F8C032 		str	r3, [r7, #704]
 387:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 388:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Perform the multiply-accumulates */
 389:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc0 = __SMLAD(x0, c0, acc0);
 1389              		.loc 1 389 16
 1390 0a6e D7F8F002 		ldr	r0, [r7, #752]
 1391 0a72 D7F8C412 		ldr	r1, [r7, #708]
 1392 0a76 D7F80423 		ldr	r2, [r7, #772]
 1393 0a7a 07F1D403 		add	r3, r7, #212
 1394 0a7e 1860     		str	r0, [r3]
 1395 0a80 07F1D003 		add	r3, r7, #208
 1396 0a84 1960     		str	r1, [r3]
 1397 0a86 07F1CC03 		add	r3, r7, #204
 1398 0a8a 1A60     		str	r2, [r3]
 1399              	.LBB186:
 1400              	.LBB187:
1993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1401              		.loc 3 1993 3
 1402 0a8c 07F1D403 		add	r3, r7, #212
 1403 0a90 1B68     		ldr	r3, [r3]
 1404 0a92 07F1D002 		add	r2, r7, #208
ARM GAS  /tmp/ccnmLQRZ.s 			page 77


 1405 0a96 1268     		ldr	r2, [r2]
 1406 0a98 07F1CC01 		add	r1, r7, #204
 1407 0a9c 0968     		ldr	r1, [r1]
 1408              		.syntax unified
 1409              	@ 1993 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1410 0a9e 23FB0212 		smlad r2, r3, r2, r1
 1411              	@ 0 "" 2
 1412              		.thumb
 1413              		.syntax unified
 1414 0aa2 07F1C803 		add	r3, r7, #200
 1415 0aa6 1A60     		str	r2, [r3]
1994:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1416              		.loc 3 1994 9
 1417 0aa8 07F1C803 		add	r3, r7, #200
 1418 0aac 1B68     		ldr	r3, [r3]
 1419              	.LBE187:
 1420              	.LBE186:
 1421              		.loc 1 389 14
 1422 0aae C7F80433 		str	r3, [r7, #772]
 390:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc1 = __SMLAD(x1, c0, acc1);
 1423              		.loc 1 390 16
 1424 0ab2 D7F8EC02 		ldr	r0, [r7, #748]
 1425 0ab6 D7F8C412 		ldr	r1, [r7, #708]
 1426 0aba D7F80023 		ldr	r2, [r7, #768]
 1427 0abe 07F1E403 		add	r3, r7, #228
 1428 0ac2 1860     		str	r0, [r3]
 1429 0ac4 07F1E003 		add	r3, r7, #224
 1430 0ac8 1960     		str	r1, [r3]
 1431 0aca 07F1DC03 		add	r3, r7, #220
 1432 0ace 1A60     		str	r2, [r3]
 1433              	.LBB188:
 1434              	.LBB189:
1993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1435              		.loc 3 1993 3
 1436 0ad0 07F1E403 		add	r3, r7, #228
 1437 0ad4 1B68     		ldr	r3, [r3]
 1438 0ad6 07F1E002 		add	r2, r7, #224
 1439 0ada 1268     		ldr	r2, [r2]
 1440 0adc 07F1DC01 		add	r1, r7, #220
 1441 0ae0 0968     		ldr	r1, [r1]
 1442              		.syntax unified
 1443              	@ 1993 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1444 0ae2 23FB0212 		smlad r2, r3, r2, r1
 1445              	@ 0 "" 2
 1446              		.thumb
 1447              		.syntax unified
 1448 0ae6 07F1D803 		add	r3, r7, #216
 1449 0aea 1A60     		str	r2, [r3]
1994:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1450              		.loc 3 1994 9
 1451 0aec 07F1D803 		add	r3, r7, #216
 1452 0af0 1B68     		ldr	r3, [r3]
 1453              	.LBE189:
 1454              	.LBE188:
 1455              		.loc 1 390 14
 1456 0af2 C7F80033 		str	r3, [r7, #768]
 391:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc2 = __SMLAD(x3, c0, acc2);
ARM GAS  /tmp/ccnmLQRZ.s 			page 78


 1457              		.loc 1 391 16
 1458 0af6 D7F8BC02 		ldr	r0, [r7, #700]
 1459 0afa D7F8C412 		ldr	r1, [r7, #708]
 1460 0afe D7F8FC22 		ldr	r2, [r7, #764]
 1461 0b02 07F1F403 		add	r3, r7, #244
 1462 0b06 1860     		str	r0, [r3]
 1463 0b08 07F1F003 		add	r3, r7, #240
 1464 0b0c 1960     		str	r1, [r3]
 1465 0b0e 07F1EC03 		add	r3, r7, #236
 1466 0b12 1A60     		str	r2, [r3]
 1467              	.LBB190:
 1468              	.LBB191:
1993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1469              		.loc 3 1993 3
 1470 0b14 07F1F403 		add	r3, r7, #244
 1471 0b18 1B68     		ldr	r3, [r3]
 1472 0b1a 07F1F002 		add	r2, r7, #240
 1473 0b1e 1268     		ldr	r2, [r2]
 1474 0b20 07F1EC01 		add	r1, r7, #236
 1475 0b24 0968     		ldr	r1, [r1]
 1476              		.syntax unified
 1477              	@ 1993 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1478 0b26 23FB0212 		smlad r2, r3, r2, r1
 1479              	@ 0 "" 2
 1480              		.thumb
 1481              		.syntax unified
 1482 0b2a 07F1E803 		add	r3, r7, #232
 1483 0b2e 1A60     		str	r2, [r3]
1994:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1484              		.loc 3 1994 9
 1485 0b30 07F1E803 		add	r3, r7, #232
 1486 0b34 1B68     		ldr	r3, [r3]
 1487              	.LBE191:
 1488              	.LBE190:
 1489              		.loc 1 391 14
 1490 0b36 C7F8FC32 		str	r3, [r7, #764]
 392:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc3 = __SMLAD(x2, c0, acc3);
 1491              		.loc 1 392 16
 1492 0b3a D7F8C002 		ldr	r0, [r7, #704]
 1493 0b3e D7F8C412 		ldr	r1, [r7, #708]
 1494 0b42 D7F8F822 		ldr	r2, [r7, #760]
 1495 0b46 07F58273 		add	r3, r7, #260
 1496 0b4a 1860     		str	r0, [r3]
 1497 0b4c 07F58073 		add	r3, r7, #256
 1498 0b50 1960     		str	r1, [r3]
 1499 0b52 07F1FC03 		add	r3, r7, #252
 1500 0b56 1A60     		str	r2, [r3]
 1501              	.LBB192:
 1502              	.LBB193:
1993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1503              		.loc 3 1993 3
 1504 0b58 07F58273 		add	r3, r7, #260
 1505 0b5c 1B68     		ldr	r3, [r3]
 1506 0b5e 07F58072 		add	r2, r7, #256
 1507 0b62 1268     		ldr	r2, [r2]
 1508 0b64 07F1FC01 		add	r1, r7, #252
 1509 0b68 0968     		ldr	r1, [r1]
ARM GAS  /tmp/ccnmLQRZ.s 			page 79


 1510              		.syntax unified
 1511              	@ 1993 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1512 0b6a 23FB0212 		smlad r2, r3, r2, r1
 1513              	@ 0 "" 2
 1514              		.thumb
 1515              		.syntax unified
 1516 0b6e 07F1F803 		add	r3, r7, #248
 1517 0b72 1A60     		str	r2, [r3]
1994:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1518              		.loc 3 1994 9
 1519 0b74 07F1F803 		add	r3, r7, #248
 1520 0b78 1B68     		ldr	r3, [r3]
 1521              	.LBE193:
 1522              	.LBE192:
 1523              		.loc 1 392 14
 1524 0b7a C7F8F832 		str	r3, [r7, #760]
 393:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 394:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         c0 = (*py);
 1525              		.loc 1 394 15
 1526 0b7e 07F17403 		add	r3, r7, #116
 1527 0b82 1B68     		ldr	r3, [r3]
 1528 0b84 B3F90030 		ldrsh	r3, [r3]
 1529              		.loc 1 394 12
 1530 0b88 C7F8C432 		str	r3, [r7, #708]
 395:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read y[6] */
 396:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** #ifdef  ARM_MATH_BIG_ENDIAN
 397:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         c0 = c0 << 16U;
 398:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** #else
 399:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         c0 = c0 & 0x0000FFFF;
 1531              		.loc 1 399 12
 1532 0b8c D7F8C432 		ldr	r3, [r7, #708]
 1533 0b90 9BB2     		uxth	r3, r3
 1534 0b92 C7F8C432 		str	r3, [r7, #708]
 400:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** #endif /* #ifdef  ARM_MATH_BIG_ENDIAN */
 401:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 402:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read x[10] */
 403:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         x3 = read_q15x2 ((q15_t *) px + 2);
 1535              		.loc 1 403 26
 1536 0b96 07F17803 		add	r3, r7, #120
 1537 0b9a 1B68     		ldr	r3, [r3]
 1538              		.loc 1 403 14
 1539 0b9c 1A1D     		adds	r2, r3, #4
 1540 0b9e 07F58473 		add	r3, r7, #264
 1541 0ba2 1A60     		str	r2, [r3]
 1542 0ba4 07F58473 		add	r3, r7, #264
 1543 0ba8 1B68     		ldr	r3, [r3]
 1544 0baa 1B68     		ldr	r3, [r3]	@ unaligned
 1545 0bac 1A46     		mov	r2, r3
 1546              	.LBB194:
 1547              	.LBB195:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1548              		.loc 2 459 3
 1549 0bae 07F15403 		add	r3, r7, #84
 1550 0bb2 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1551              		.loc 2 461 10
 1552 0bb4 07F15403 		add	r3, r7, #84
ARM GAS  /tmp/ccnmLQRZ.s 			page 80


 1553 0bb8 1B68     		ldr	r3, [r3]
 1554              	.LBE195:
 1555              	.LBE194:
 1556              		.loc 1 403 14
 1557 0bba C7F8BC32 		str	r3, [r7, #700]
 404:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 		px += 3U;
 1558              		.loc 1 404 6
 1559 0bbe 07F17803 		add	r3, r7, #120
 1560 0bc2 1B68     		ldr	r3, [r3]
 1561 0bc4 9A1D     		adds	r2, r3, #6
 1562 0bc6 07F17803 		add	r3, r7, #120
 1563 0bca 1A60     		str	r2, [r3]
 405:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 406:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Perform the multiply-accumulates */
 407:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc0 = __SMLADX(x1, c0, acc0);
 1564              		.loc 1 407 16
 1565 0bcc D7F8EC02 		ldr	r0, [r7, #748]
 1566 0bd0 D7F8C412 		ldr	r1, [r7, #708]
 1567 0bd4 D7F80423 		ldr	r2, [r7, #772]
 1568 0bd8 07F58C73 		add	r3, r7, #280
 1569 0bdc 1860     		str	r0, [r3]
 1570 0bde 07F58A73 		add	r3, r7, #276
 1571 0be2 1960     		str	r1, [r3]
 1572 0be4 07F58873 		add	r3, r7, #272
 1573 0be8 1A60     		str	r2, [r3]
 1574              	.LBB196:
 1575              	.LBB197:
2001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1576              		.loc 3 2001 3
 1577 0bea 07F58C73 		add	r3, r7, #280
 1578 0bee 1B68     		ldr	r3, [r3]
 1579 0bf0 07F58A72 		add	r2, r7, #276
 1580 0bf4 1268     		ldr	r2, [r2]
 1581 0bf6 07F58871 		add	r1, r7, #272
 1582 0bfa 0968     		ldr	r1, [r1]
 1583              		.syntax unified
 1584              	@ 2001 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1585 0bfc 23FB1212 		smladx r2, r3, r2, r1
 1586              	@ 0 "" 2
 1587              		.thumb
 1588              		.syntax unified
 1589 0c00 07F58673 		add	r3, r7, #268
 1590 0c04 1A60     		str	r2, [r3]
 1591              		.loc 3 2002 9
 1592 0c06 07F58673 		add	r3, r7, #268
 1593 0c0a 1B68     		ldr	r3, [r3]
 1594              	.LBE197:
 1595              	.LBE196:
 1596              		.loc 1 407 14
 1597 0c0c C7F80433 		str	r3, [r7, #772]
 408:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc1 = __SMLAD (x2, c0, acc1);
 1598              		.loc 1 408 16
 1599 0c10 D7F8C002 		ldr	r0, [r7, #704]
 1600 0c14 D7F8C412 		ldr	r1, [r7, #708]
 1601 0c18 D7F80023 		ldr	r2, [r7, #768]
 1602 0c1c 07F59473 		add	r3, r7, #296
 1603 0c20 1860     		str	r0, [r3]
ARM GAS  /tmp/ccnmLQRZ.s 			page 81


 1604 0c22 07F59273 		add	r3, r7, #292
 1605 0c26 1960     		str	r1, [r3]
 1606 0c28 07F59073 		add	r3, r7, #288
 1607 0c2c 1A60     		str	r2, [r3]
 1608              	.LBB198:
 1609              	.LBB199:
1993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1610              		.loc 3 1993 3
 1611 0c2e 07F59473 		add	r3, r7, #296
 1612 0c32 1B68     		ldr	r3, [r3]
 1613 0c34 07F59272 		add	r2, r7, #292
 1614 0c38 1268     		ldr	r2, [r2]
 1615 0c3a 07F59071 		add	r1, r7, #288
 1616 0c3e 0968     		ldr	r1, [r1]
 1617              		.syntax unified
 1618              	@ 1993 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1619 0c40 23FB0212 		smlad r2, r3, r2, r1
 1620              	@ 0 "" 2
 1621              		.thumb
 1622              		.syntax unified
 1623 0c44 07F58E73 		add	r3, r7, #284
 1624 0c48 1A60     		str	r2, [r3]
1994:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1625              		.loc 3 1994 9
 1626 0c4a 07F58E73 		add	r3, r7, #284
 1627 0c4e 1B68     		ldr	r3, [r3]
 1628              	.LBE199:
 1629              	.LBE198:
 1630              		.loc 1 408 14
 1631 0c50 C7F80033 		str	r3, [r7, #768]
 409:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc2 = __SMLADX(x2, c0, acc2);
 1632              		.loc 1 409 16
 1633 0c54 D7F8C002 		ldr	r0, [r7, #704]
 1634 0c58 D7F8C412 		ldr	r1, [r7, #708]
 1635 0c5c D7F8FC22 		ldr	r2, [r7, #764]
 1636 0c60 07F59C73 		add	r3, r7, #312
 1637 0c64 1860     		str	r0, [r3]
 1638 0c66 07F59A73 		add	r3, r7, #308
 1639 0c6a 1960     		str	r1, [r3]
 1640 0c6c 07F59873 		add	r3, r7, #304
 1641 0c70 1A60     		str	r2, [r3]
 1642              	.LBB200:
 1643              	.LBB201:
2001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1644              		.loc 3 2001 3
 1645 0c72 07F59C73 		add	r3, r7, #312
 1646 0c76 1B68     		ldr	r3, [r3]
 1647 0c78 07F59A72 		add	r2, r7, #308
 1648 0c7c 1268     		ldr	r2, [r2]
 1649 0c7e 07F59871 		add	r1, r7, #304
 1650 0c82 0968     		ldr	r1, [r1]
 1651              		.syntax unified
 1652              	@ 2001 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1653 0c84 23FB1212 		smladx r2, r3, r2, r1
 1654              	@ 0 "" 2
 1655              		.thumb
 1656              		.syntax unified
ARM GAS  /tmp/ccnmLQRZ.s 			page 82


 1657 0c88 07F59673 		add	r3, r7, #300
 1658 0c8c 1A60     		str	r2, [r3]
 1659              		.loc 3 2002 9
 1660 0c8e 07F59673 		add	r3, r7, #300
 1661 0c92 1B68     		ldr	r3, [r3]
 1662              	.LBE201:
 1663              	.LBE200:
 1664              		.loc 1 409 14
 1665 0c94 C7F8FC32 		str	r3, [r7, #764]
 410:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc3 = __SMLADX(x3, c0, acc3);
 1666              		.loc 1 410 16
 1667 0c98 D7F8BC02 		ldr	r0, [r7, #700]
 1668 0c9c D7F8C412 		ldr	r1, [r7, #708]
 1669 0ca0 D7F8F822 		ldr	r2, [r7, #760]
 1670 0ca4 07F5A473 		add	r3, r7, #328
 1671 0ca8 1860     		str	r0, [r3]
 1672 0caa 07F5A273 		add	r3, r7, #324
 1673 0cae 1960     		str	r1, [r3]
 1674 0cb0 07F5A073 		add	r3, r7, #320
 1675 0cb4 1A60     		str	r2, [r3]
 1676              	.LBB202:
 1677              	.LBB203:
2001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1678              		.loc 3 2001 3
 1679 0cb6 07F5A473 		add	r3, r7, #328
 1680 0cba 1B68     		ldr	r3, [r3]
 1681 0cbc 07F5A272 		add	r2, r7, #324
 1682 0cc0 1268     		ldr	r2, [r2]
 1683 0cc2 07F5A071 		add	r1, r7, #320
 1684 0cc6 0968     		ldr	r1, [r1]
 1685              		.syntax unified
 1686              	@ 2001 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1687 0cc8 23FB1212 		smladx r2, r3, r2, r1
 1688              	@ 0 "" 2
 1689              		.thumb
 1690              		.syntax unified
 1691 0ccc 07F59E73 		add	r3, r7, #316
 1692 0cd0 1A60     		str	r2, [r3]
 1693              		.loc 3 2002 9
 1694 0cd2 07F59E73 		add	r3, r7, #316
 1695 0cd6 1B68     		ldr	r3, [r3]
 1696              	.LBE203:
 1697              	.LBE202:
 1698              		.loc 1 410 14
 1699 0cd8 C7F8F832 		str	r3, [r7, #760]
 1700              	.L50:
 411:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       }
 412:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 413:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Store the result in the accumulator in the destination buffer. */
 414:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       *pOut = (q15_t) (acc0 >> 15);
 1701              		.loc 1 414 29
 1702 0cdc D7F80433 		ldr	r3, [r7, #772]
 1703 0ce0 DB13     		asrs	r3, r3, #15
 1704              		.loc 1 414 15
 1705 0ce2 1AB2     		sxth	r2, r3
 1706              		.loc 1 414 13
 1707 0ce4 D7F80C33 		ldr	r3, [r7, #780]
ARM GAS  /tmp/ccnmLQRZ.s 			page 83


 1708 0ce8 1A80     		strh	r2, [r3]	@ movhi
 415:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Destination pointer is updated according to the address modifier, inc */
 416:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       pOut += inc;
 1709              		.loc 1 416 12
 1710 0cea D7F8D432 		ldr	r3, [r7, #724]
 1711 0cee 5B00     		lsls	r3, r3, #1
 1712 0cf0 D7F80C23 		ldr	r2, [r7, #780]
 1713 0cf4 1344     		add	r3, r3, r2
 1714 0cf6 C7F80C33 		str	r3, [r7, #780]
 417:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 418:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       *pOut = (q15_t) (acc1 >> 15);
 1715              		.loc 1 418 29
 1716 0cfa D7F80033 		ldr	r3, [r7, #768]
 1717 0cfe DB13     		asrs	r3, r3, #15
 1718              		.loc 1 418 15
 1719 0d00 1AB2     		sxth	r2, r3
 1720              		.loc 1 418 13
 1721 0d02 D7F80C33 		ldr	r3, [r7, #780]
 1722 0d06 1A80     		strh	r2, [r3]	@ movhi
 419:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       pOut += inc;
 1723              		.loc 1 419 12
 1724 0d08 D7F8D432 		ldr	r3, [r7, #724]
 1725 0d0c 5B00     		lsls	r3, r3, #1
 1726 0d0e D7F80C23 		ldr	r2, [r7, #780]
 1727 0d12 1344     		add	r3, r3, r2
 1728 0d14 C7F80C33 		str	r3, [r7, #780]
 420:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 421:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       *pOut = (q15_t) (acc2 >> 15);
 1729              		.loc 1 421 29
 1730 0d18 D7F8FC32 		ldr	r3, [r7, #764]
 1731 0d1c DB13     		asrs	r3, r3, #15
 1732              		.loc 1 421 15
 1733 0d1e 1AB2     		sxth	r2, r3
 1734              		.loc 1 421 13
 1735 0d20 D7F80C33 		ldr	r3, [r7, #780]
 1736 0d24 1A80     		strh	r2, [r3]	@ movhi
 422:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       pOut += inc;
 1737              		.loc 1 422 12
 1738 0d26 D7F8D432 		ldr	r3, [r7, #724]
 1739 0d2a 5B00     		lsls	r3, r3, #1
 1740 0d2c D7F80C23 		ldr	r2, [r7, #780]
 1741 0d30 1344     		add	r3, r3, r2
 1742 0d32 C7F80C33 		str	r3, [r7, #780]
 423:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 424:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       *pOut = (q15_t) (acc3 >> 15);
 1743              		.loc 1 424 29
 1744 0d36 D7F8F832 		ldr	r3, [r7, #760]
 1745 0d3a DB13     		asrs	r3, r3, #15
 1746              		.loc 1 424 15
 1747 0d3c 1AB2     		sxth	r2, r3
 1748              		.loc 1 424 13
 1749 0d3e D7F80C33 		ldr	r3, [r7, #780]
 1750 0d42 1A80     		strh	r2, [r3]	@ movhi
 425:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       pOut += inc;
 1751              		.loc 1 425 12
 1752 0d44 D7F8D432 		ldr	r3, [r7, #724]
 1753 0d48 5B00     		lsls	r3, r3, #1
ARM GAS  /tmp/ccnmLQRZ.s 			page 84


 1754 0d4a D7F80C23 		ldr	r2, [r7, #780]
 1755 0d4e 1344     		add	r3, r3, r2
 1756 0d50 C7F80C33 		str	r3, [r7, #780]
 426:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 427:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Increment the pointer pIn1 index, count by 4 */
 428:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       count += 4U;
 1757              		.loc 1 428 13
 1758 0d54 D7F8DC32 		ldr	r3, [r7, #732]
 1759 0d58 0433     		adds	r3, r3, #4
 1760 0d5a C7F8DC32 		str	r3, [r7, #732]
 429:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 430:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
 431:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       px = pIn1 + count;
 1761              		.loc 1 431 17
 1762 0d5e D7F8DC32 		ldr	r3, [r7, #732]
 1763 0d62 5B00     		lsls	r3, r3, #1
 1764 0d64 D7F81423 		ldr	r2, [r7, #788]
 1765 0d68 1A44     		add	r2, r2, r3
 1766              		.loc 1 431 10
 1767 0d6a 07F17803 		add	r3, r7, #120
 1768 0d6e 1A60     		str	r2, [r3]
 432:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       py = pIn2;
 1769              		.loc 1 432 10
 1770 0d70 07F17403 		add	r3, r7, #116
 1771 0d74 D7F81023 		ldr	r2, [r7, #784]
 1772 0d78 1A60     		str	r2, [r3]
 433:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 434:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Decrement loop counter */
 435:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       blkCnt--;
 1773              		.loc 1 435 13
 1774 0d7a D7F8D832 		ldr	r3, [r7, #728]
 1775 0d7e 013B     		subs	r3, r3, #1
 1776 0d80 C7F8D832 		str	r3, [r7, #728]
 1777              	.L18:
 262:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 1778              		.loc 1 262 11
 1779 0d84 D7F8D832 		ldr	r3, [r7, #728]
 1780 0d88 002B     		cmp	r3, #0
 1781 0d8a 7FF4EBAA 		bne	.L63
 436:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     }
 437:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 438:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* If the blockSize2 is not a multiple of 4, compute any remaining output samples here.
 439:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****      ** No loop unrolling is used. */
 440:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     blkCnt = blockSize2 % 0x4U;
 1782              		.loc 1 440 12
 1783 0d8e D7F8C832 		ldr	r3, [r7, #712]
 1784 0d92 03F00303 		and	r3, r3, #3
 1785 0d96 C7F8D832 		str	r3, [r7, #728]
 441:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 442:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     while (blkCnt > 0U)
 1786              		.loc 1 442 11
 1787 0d9a CAE0     		b	.L64
 1788              	.L69:
 443:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 444:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Accumulator is made zero for every iteration */
 445:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       sum = 0;
 1789              		.loc 1 445 11
ARM GAS  /tmp/ccnmLQRZ.s 			page 85


 1790 0d9c 0023     		movs	r3, #0
 1791 0d9e C7F80833 		str	r3, [r7, #776]
 446:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 447:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Apply loop unrolling and compute 4 MACs simultaneously. */
 448:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       k = srcBLen >> 2U;
 1792              		.loc 1 448 9
 1793 0da2 3B46     		mov	r3, r7
 1794 0da4 1B68     		ldr	r3, [r3]
 1795 0da6 9B08     		lsrs	r3, r3, #2
 1796 0da8 C7F8E032 		str	r3, [r7, #736]
 449:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 450:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 451:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****        ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 452:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       while (k > 0U)
 1797              		.loc 1 452 13
 1798 0dac 6CE0     		b	.L65
 1799              	.L66:
 453:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       {
 454:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Perform the multiply-accumulates */
 455:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         sum += ((q31_t) *px++ * *py++);
 1800              		.loc 1 455 28
 1801 0dae 07F17803 		add	r3, r7, #120
 1802 0db2 1B68     		ldr	r3, [r3]
 1803 0db4 991C     		adds	r1, r3, #2
 1804 0db6 07F17802 		add	r2, r7, #120
 1805 0dba 1160     		str	r1, [r2]
 1806              		.loc 1 455 25
 1807 0dbc B3F90030 		ldrsh	r3, [r3]
 1808              		.loc 1 455 17
 1809 0dc0 1846     		mov	r0, r3
 1810              		.loc 1 455 36
 1811 0dc2 07F17403 		add	r3, r7, #116
 1812 0dc6 1B68     		ldr	r3, [r3]
 1813 0dc8 991C     		adds	r1, r3, #2
 1814 0dca 07F17402 		add	r2, r7, #116
 1815 0dce 1160     		str	r1, [r2]
 1816              		.loc 1 455 33
 1817 0dd0 B3F90030 		ldrsh	r3, [r3]
 1818              		.loc 1 455 31
 1819 0dd4 03FB00F3 		mul	r3, r3, r0
 1820              		.loc 1 455 13
 1821 0dd8 D7F80823 		ldr	r2, [r7, #776]
 1822 0ddc 1344     		add	r3, r3, r2
 1823 0dde C7F80833 		str	r3, [r7, #776]
 456:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         sum += ((q31_t) *px++ * *py++);
 1824              		.loc 1 456 28
 1825 0de2 07F17803 		add	r3, r7, #120
 1826 0de6 1B68     		ldr	r3, [r3]
 1827 0de8 991C     		adds	r1, r3, #2
 1828 0dea 07F17802 		add	r2, r7, #120
 1829 0dee 1160     		str	r1, [r2]
 1830              		.loc 1 456 25
 1831 0df0 B3F90030 		ldrsh	r3, [r3]
 1832              		.loc 1 456 17
 1833 0df4 1846     		mov	r0, r3
 1834              		.loc 1 456 36
 1835 0df6 07F17403 		add	r3, r7, #116
ARM GAS  /tmp/ccnmLQRZ.s 			page 86


 1836 0dfa 1B68     		ldr	r3, [r3]
 1837 0dfc 991C     		adds	r1, r3, #2
 1838 0dfe 07F17402 		add	r2, r7, #116
 1839 0e02 1160     		str	r1, [r2]
 1840              		.loc 1 456 33
 1841 0e04 B3F90030 		ldrsh	r3, [r3]
 1842              		.loc 1 456 31
 1843 0e08 03FB00F3 		mul	r3, r3, r0
 1844              		.loc 1 456 13
 1845 0e0c D7F80823 		ldr	r2, [r7, #776]
 1846 0e10 1344     		add	r3, r3, r2
 1847 0e12 C7F80833 		str	r3, [r7, #776]
 457:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         sum += ((q31_t) *px++ * *py++);
 1848              		.loc 1 457 28
 1849 0e16 07F17803 		add	r3, r7, #120
 1850 0e1a 1B68     		ldr	r3, [r3]
 1851 0e1c 991C     		adds	r1, r3, #2
 1852 0e1e 07F17802 		add	r2, r7, #120
 1853 0e22 1160     		str	r1, [r2]
 1854              		.loc 1 457 25
 1855 0e24 B3F90030 		ldrsh	r3, [r3]
 1856              		.loc 1 457 17
 1857 0e28 1846     		mov	r0, r3
 1858              		.loc 1 457 36
 1859 0e2a 07F17403 		add	r3, r7, #116
 1860 0e2e 1B68     		ldr	r3, [r3]
 1861 0e30 991C     		adds	r1, r3, #2
 1862 0e32 07F17402 		add	r2, r7, #116
 1863 0e36 1160     		str	r1, [r2]
 1864              		.loc 1 457 33
 1865 0e38 B3F90030 		ldrsh	r3, [r3]
 1866              		.loc 1 457 31
 1867 0e3c 03FB00F3 		mul	r3, r3, r0
 1868              		.loc 1 457 13
 1869 0e40 D7F80823 		ldr	r2, [r7, #776]
 1870 0e44 1344     		add	r3, r3, r2
 1871 0e46 C7F80833 		str	r3, [r7, #776]
 458:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         sum += ((q31_t) *px++ * *py++);
 1872              		.loc 1 458 28
 1873 0e4a 07F17803 		add	r3, r7, #120
 1874 0e4e 1B68     		ldr	r3, [r3]
 1875 0e50 991C     		adds	r1, r3, #2
 1876 0e52 07F17802 		add	r2, r7, #120
 1877 0e56 1160     		str	r1, [r2]
 1878              		.loc 1 458 25
 1879 0e58 B3F90030 		ldrsh	r3, [r3]
 1880              		.loc 1 458 17
 1881 0e5c 1846     		mov	r0, r3
 1882              		.loc 1 458 36
 1883 0e5e 07F17403 		add	r3, r7, #116
 1884 0e62 1B68     		ldr	r3, [r3]
 1885 0e64 991C     		adds	r1, r3, #2
 1886 0e66 07F17402 		add	r2, r7, #116
 1887 0e6a 1160     		str	r1, [r2]
 1888              		.loc 1 458 33
 1889 0e6c B3F90030 		ldrsh	r3, [r3]
 1890              		.loc 1 458 31
ARM GAS  /tmp/ccnmLQRZ.s 			page 87


 1891 0e70 03FB00F3 		mul	r3, r3, r0
 1892              		.loc 1 458 13
 1893 0e74 D7F80823 		ldr	r2, [r7, #776]
 1894 0e78 1344     		add	r3, r3, r2
 1895 0e7a C7F80833 		str	r3, [r7, #776]
 459:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 460:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Decrement loop counter */
 461:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         k--;
 1896              		.loc 1 461 10
 1897 0e7e D7F8E032 		ldr	r3, [r7, #736]
 1898 0e82 013B     		subs	r3, r3, #1
 1899 0e84 C7F8E032 		str	r3, [r7, #736]
 1900              	.L65:
 452:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       {
 1901              		.loc 1 452 13
 1902 0e88 D7F8E032 		ldr	r3, [r7, #736]
 1903 0e8c 002B     		cmp	r3, #0
 1904 0e8e 8ED1     		bne	.L66
 462:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       }
 463:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 464:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
 465:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****        ** No loop unrolling is used. */
 466:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       k = srcBLen % 0x4U;
 1905              		.loc 1 466 9
 1906 0e90 3B46     		mov	r3, r7
 1907 0e92 1B68     		ldr	r3, [r3]
 1908 0e94 03F00303 		and	r3, r3, #3
 1909 0e98 C7F8E032 		str	r3, [r7, #736]
 467:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 468:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       while (k > 0U)
 1910              		.loc 1 468 13
 1911 0e9c 1EE0     		b	.L67
 1912              	.L68:
 469:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       {
 470:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Perform the multiply-accumulates */
 471:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         sum += ((q31_t) * px++ * *py++);
 1913              		.loc 1 471 29
 1914 0e9e 07F17803 		add	r3, r7, #120
 1915 0ea2 1B68     		ldr	r3, [r3]
 1916 0ea4 991C     		adds	r1, r3, #2
 1917 0ea6 07F17802 		add	r2, r7, #120
 1918 0eaa 1160     		str	r1, [r2]
 1919              		.loc 1 471 25
 1920 0eac B3F90030 		ldrsh	r3, [r3]
 1921              		.loc 1 471 17
 1922 0eb0 1846     		mov	r0, r3
 1923              		.loc 1 471 37
 1924 0eb2 07F17403 		add	r3, r7, #116
 1925 0eb6 1B68     		ldr	r3, [r3]
 1926 0eb8 991C     		adds	r1, r3, #2
 1927 0eba 07F17402 		add	r2, r7, #116
 1928 0ebe 1160     		str	r1, [r2]
 1929              		.loc 1 471 34
 1930 0ec0 B3F90030 		ldrsh	r3, [r3]
 1931              		.loc 1 471 32
 1932 0ec4 03FB00F3 		mul	r3, r3, r0
 1933              		.loc 1 471 13
ARM GAS  /tmp/ccnmLQRZ.s 			page 88


 1934 0ec8 D7F80823 		ldr	r2, [r7, #776]
 1935 0ecc 1344     		add	r3, r3, r2
 1936 0ece C7F80833 		str	r3, [r7, #776]
 472:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 473:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Decrement loop counter */
 474:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         k--;
 1937              		.loc 1 474 10
 1938 0ed2 D7F8E032 		ldr	r3, [r7, #736]
 1939 0ed6 013B     		subs	r3, r3, #1
 1940 0ed8 C7F8E032 		str	r3, [r7, #736]
 1941              	.L67:
 468:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       {
 1942              		.loc 1 468 13
 1943 0edc D7F8E032 		ldr	r3, [r7, #736]
 1944 0ee0 002B     		cmp	r3, #0
 1945 0ee2 DCD1     		bne	.L68
 475:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       }
 476:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 477:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Store the result in the accumulator in the destination buffer. */
 478:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       *pOut = (q15_t) (sum >> 15);
 1946              		.loc 1 478 28
 1947 0ee4 D7F80833 		ldr	r3, [r7, #776]
 1948 0ee8 DB13     		asrs	r3, r3, #15
 1949              		.loc 1 478 15
 1950 0eea 1AB2     		sxth	r2, r3
 1951              		.loc 1 478 13
 1952 0eec D7F80C33 		ldr	r3, [r7, #780]
 1953 0ef0 1A80     		strh	r2, [r3]	@ movhi
 479:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Destination pointer is updated according to the address modifier, inc */
 480:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       pOut += inc;
 1954              		.loc 1 480 12
 1955 0ef2 D7F8D432 		ldr	r3, [r7, #724]
 1956 0ef6 5B00     		lsls	r3, r3, #1
 1957 0ef8 D7F80C23 		ldr	r2, [r7, #780]
 1958 0efc 1344     		add	r3, r3, r2
 1959 0efe C7F80C33 		str	r3, [r7, #780]
 481:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 482:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Increment the pointer pIn1 index, count by 1 */
 483:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       count++;
 1960              		.loc 1 483 12
 1961 0f02 D7F8DC32 		ldr	r3, [r7, #732]
 1962 0f06 0133     		adds	r3, r3, #1
 1963 0f08 C7F8DC32 		str	r3, [r7, #732]
 484:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 485:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
 486:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       px = pIn1 + count;
 1964              		.loc 1 486 17
 1965 0f0c D7F8DC32 		ldr	r3, [r7, #732]
 1966 0f10 5B00     		lsls	r3, r3, #1
 1967 0f12 D7F81423 		ldr	r2, [r7, #788]
 1968 0f16 1A44     		add	r2, r2, r3
 1969              		.loc 1 486 10
 1970 0f18 07F17803 		add	r3, r7, #120
 1971 0f1c 1A60     		str	r2, [r3]
 487:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       py = pIn2;
 1972              		.loc 1 487 10
 1973 0f1e 07F17403 		add	r3, r7, #116
ARM GAS  /tmp/ccnmLQRZ.s 			page 89


 1974 0f22 D7F81023 		ldr	r2, [r7, #784]
 1975 0f26 1A60     		str	r2, [r3]
 488:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 489:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Decrement loop counter */
 490:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       blkCnt--;
 1976              		.loc 1 490 13
 1977 0f28 D7F8D832 		ldr	r3, [r7, #728]
 1978 0f2c 013B     		subs	r3, r3, #1
 1979 0f2e C7F8D832 		str	r3, [r7, #728]
 1980              	.L64:
 442:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 1981              		.loc 1 442 11
 1982 0f32 D7F8D832 		ldr	r3, [r7, #728]
 1983 0f36 002B     		cmp	r3, #0
 1984 0f38 7FF430AF 		bne	.L69
 1985 0f3c 5AE0     		b	.L70
 1986              	.L17:
 491:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     }
 492:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   }
 493:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   else
 494:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   {
 495:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* If the srcBLen is not a multiple of 4,
 496:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****      * the blockSize2 loop cannot be unrolled by 4 */
 497:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     blkCnt = blockSize2;
 1987              		.loc 1 497 12
 1988 0f3e D7F8C832 		ldr	r3, [r7, #712]
 1989 0f42 C7F8D832 		str	r3, [r7, #728]
 498:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 499:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     while (blkCnt > 0U)
 1990              		.loc 1 499 11
 1991 0f46 51E0     		b	.L71
 1992              	.L74:
 500:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 501:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Accumulator is made zero for every iteration */
 502:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       sum = 0;
 1993              		.loc 1 502 11
 1994 0f48 0023     		movs	r3, #0
 1995 0f4a C7F80833 		str	r3, [r7, #776]
 503:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 504:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* srcBLen number of MACS should be performed */
 505:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       k = srcBLen;
 1996              		.loc 1 505 9
 1997 0f4e 3B46     		mov	r3, r7
 1998 0f50 1B68     		ldr	r3, [r3]
 1999 0f52 C7F8E032 		str	r3, [r7, #736]
 506:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 507:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       while (k > 0U)
 2000              		.loc 1 507 13
 2001 0f56 1EE0     		b	.L72
 2002              	.L73:
 508:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       {
 509:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Perform the multiply-accumulate */
 510:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         sum += ((q31_t) *px++ * *py++);
 2003              		.loc 1 510 28
 2004 0f58 07F17803 		add	r3, r7, #120
 2005 0f5c 1B68     		ldr	r3, [r3]
 2006 0f5e 991C     		adds	r1, r3, #2
ARM GAS  /tmp/ccnmLQRZ.s 			page 90


 2007 0f60 07F17802 		add	r2, r7, #120
 2008 0f64 1160     		str	r1, [r2]
 2009              		.loc 1 510 25
 2010 0f66 B3F90030 		ldrsh	r3, [r3]
 2011              		.loc 1 510 17
 2012 0f6a 1846     		mov	r0, r3
 2013              		.loc 1 510 36
 2014 0f6c 07F17403 		add	r3, r7, #116
 2015 0f70 1B68     		ldr	r3, [r3]
 2016 0f72 991C     		adds	r1, r3, #2
 2017 0f74 07F17402 		add	r2, r7, #116
 2018 0f78 1160     		str	r1, [r2]
 2019              		.loc 1 510 33
 2020 0f7a B3F90030 		ldrsh	r3, [r3]
 2021              		.loc 1 510 31
 2022 0f7e 03FB00F3 		mul	r3, r3, r0
 2023              		.loc 1 510 13
 2024 0f82 D7F80823 		ldr	r2, [r7, #776]
 2025 0f86 1344     		add	r3, r3, r2
 2026 0f88 C7F80833 		str	r3, [r7, #776]
 511:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 512:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Decrement loop counter */
 513:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         k--;
 2027              		.loc 1 513 10
 2028 0f8c D7F8E032 		ldr	r3, [r7, #736]
 2029 0f90 013B     		subs	r3, r3, #1
 2030 0f92 C7F8E032 		str	r3, [r7, #736]
 2031              	.L72:
 507:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       {
 2032              		.loc 1 507 13
 2033 0f96 D7F8E032 		ldr	r3, [r7, #736]
 2034 0f9a 002B     		cmp	r3, #0
 2035 0f9c DCD1     		bne	.L73
 514:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       }
 515:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 516:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Store the result in the accumulator in the destination buffer. */
 517:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       *pOut = (q15_t) (sum >> 15);
 2036              		.loc 1 517 28
 2037 0f9e D7F80833 		ldr	r3, [r7, #776]
 2038 0fa2 DB13     		asrs	r3, r3, #15
 2039              		.loc 1 517 15
 2040 0fa4 1AB2     		sxth	r2, r3
 2041              		.loc 1 517 13
 2042 0fa6 D7F80C33 		ldr	r3, [r7, #780]
 2043 0faa 1A80     		strh	r2, [r3]	@ movhi
 518:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Destination pointer is updated according to the address modifier, inc */
 519:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       pOut += inc;
 2044              		.loc 1 519 12
 2045 0fac D7F8D432 		ldr	r3, [r7, #724]
 2046 0fb0 5B00     		lsls	r3, r3, #1
 2047 0fb2 D7F80C23 		ldr	r2, [r7, #780]
 2048 0fb6 1344     		add	r3, r3, r2
 2049 0fb8 C7F80C33 		str	r3, [r7, #780]
 520:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 521:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Increment MAC count */
 522:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       count++;
 2050              		.loc 1 522 12
ARM GAS  /tmp/ccnmLQRZ.s 			page 91


 2051 0fbc D7F8DC32 		ldr	r3, [r7, #732]
 2052 0fc0 0133     		adds	r3, r3, #1
 2053 0fc2 C7F8DC32 		str	r3, [r7, #732]
 523:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 524:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
 525:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       px = pIn1 + count;
 2054              		.loc 1 525 17
 2055 0fc6 D7F8DC32 		ldr	r3, [r7, #732]
 2056 0fca 5B00     		lsls	r3, r3, #1
 2057 0fcc D7F81423 		ldr	r2, [r7, #788]
 2058 0fd0 1A44     		add	r2, r2, r3
 2059              		.loc 1 525 10
 2060 0fd2 07F17803 		add	r3, r7, #120
 2061 0fd6 1A60     		str	r2, [r3]
 526:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       py = pIn2;
 2062              		.loc 1 526 10
 2063 0fd8 07F17403 		add	r3, r7, #116
 2064 0fdc D7F81023 		ldr	r2, [r7, #784]
 2065 0fe0 1A60     		str	r2, [r3]
 527:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 528:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Decrement loop counter */
 529:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       blkCnt--;
 2066              		.loc 1 529 13
 2067 0fe2 D7F8D832 		ldr	r3, [r7, #728]
 2068 0fe6 013B     		subs	r3, r3, #1
 2069 0fe8 C7F8D832 		str	r3, [r7, #728]
 2070              	.L71:
 499:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 2071              		.loc 1 499 11
 2072 0fec D7F8D832 		ldr	r3, [r7, #728]
 2073 0ff0 002B     		cmp	r3, #0
 2074 0ff2 A9D1     		bne	.L74
 2075              	.L70:
 530:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     }
 531:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   }
 532:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 533:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* --------------------------
 534:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * Initializations of stage3
 535:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * -------------------------*/
 536:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 537:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* sum += x[srcALen-srcBLen+1] * y[0] + x[srcALen-srcBLen+2] * y[1] +...+ x[srcALen-1] * y[srcBLe
 538:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * sum += x[srcALen-srcBLen+2] * y[0] + x[srcALen-srcBLen+3] * y[1] +...+ x[srcALen-1] * y[srcBLe
 539:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * ....
 540:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * sum +=  x[srcALen-2] * y[0] + x[srcALen-1] * y[1]
 541:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * sum +=  x[srcALen-1] * y[0]
 542:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    */
 543:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 544:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* In this stage the MAC operations are decreased by 1 for every iteration.
 545:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****      The count variable holds the number of MAC operations performed */
 546:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   count = srcBLen - 1U;
 2076              		.loc 1 546 9
 2077 0ff4 3B46     		mov	r3, r7
 2078 0ff6 1B68     		ldr	r3, [r3]
 2079 0ff8 013B     		subs	r3, r3, #1
 2080 0ffa C7F8DC32 		str	r3, [r7, #732]
 547:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 548:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* Working pointer of inputA */
ARM GAS  /tmp/ccnmLQRZ.s 			page 92


 549:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   pSrc1 = (pIn1 + srcALen) - (srcBLen - 1U);
 2081              		.loc 1 549 28
 2082 0ffe 07F10802 		add	r2, r7, #8
 2083 1002 3B46     		mov	r3, r7
 2084 1004 1268     		ldr	r2, [r2]
 2085 1006 1B68     		ldr	r3, [r3]
 2086 1008 D31A     		subs	r3, r2, r3
 2087 100a 0133     		adds	r3, r3, #1
 2088 100c 5B00     		lsls	r3, r3, #1
 2089              		.loc 1 549 9
 2090 100e D7F81423 		ldr	r2, [r7, #788]
 2091 1012 1344     		add	r3, r3, r2
 2092 1014 C7F8F432 		str	r3, [r7, #756]
 550:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   px = pSrc1;
 2093              		.loc 1 550 6
 2094 1018 07F17803 		add	r3, r7, #120
 2095 101c D7F8F422 		ldr	r2, [r7, #756]
 2096 1020 1A60     		str	r2, [r3]
 551:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 552:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* Working pointer of inputB */
 553:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   py = pIn2;
 2097              		.loc 1 553 6
 2098 1022 07F17403 		add	r3, r7, #116
 2099 1026 D7F81023 		ldr	r2, [r7, #784]
 2100 102a 1A60     		str	r2, [r3]
 554:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 555:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* -------------------
 556:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * Stage3 process
 557:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * ------------------*/
 558:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 559:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   while (blockSize3 > 0U)
 2101              		.loc 1 559 9
 2102 102c 24E1     		b	.L75
 2103              	.L87:
 560:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   {
 561:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Accumulator is made zero for every iteration */
 562:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     sum = 0;
 2104              		.loc 1 562 9
 2105 102e 0023     		movs	r3, #0
 2106 1030 C7F80833 		str	r3, [r7, #776]
 563:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 564:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Apply loop unrolling and compute 4 MACs simultaneously. */
 565:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     k = count >> 2U;
 2107              		.loc 1 565 7
 2108 1034 D7F8DC32 		ldr	r3, [r7, #732]
 2109 1038 9B08     		lsrs	r3, r3, #2
 2110 103a C7F8E032 		str	r3, [r7, #736]
 566:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 567:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 568:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****      ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 569:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     while (k > 0U)
 2111              		.loc 1 569 11
 2112 103e ACE0     		b	.L76
 2113              	.L83:
 2114 1040 07F18C03 		add	r3, r7, #140
 2115 1044 07F17802 		add	r2, r7, #120
 2116 1048 1A60     		str	r2, [r3]
ARM GAS  /tmp/ccnmLQRZ.s 			page 93


 2117              	.LBB204:
 2118              	.LBB205:
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 2119              		.loc 2 474 3
 2120 104a 07F18C03 		add	r3, r7, #140
 2121 104e 1B68     		ldr	r3, [r3]
 2122 1050 1B68     		ldr	r3, [r3]
 2123 1052 1B68     		ldr	r3, [r3]	@ unaligned
 2124 1054 1A46     		mov	r2, r3
 2125 1056 07F17003 		add	r3, r7, #112
 2126 105a 1A60     		str	r2, [r3]
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2127              		.loc 2 475 9
 2128 105c 07F18C03 		add	r3, r7, #140
 2129 1060 1B68     		ldr	r3, [r3]
 2130 1062 1B68     		ldr	r3, [r3]
 2131 1064 1A1D     		adds	r2, r3, #4
 2132 1066 07F18C03 		add	r3, r7, #140
 2133 106a 1B68     		ldr	r3, [r3]
 2134 106c 1A60     		str	r2, [r3]
 2135              		.loc 2 477 10
 2136 106e 07F17003 		add	r3, r7, #112
 2137 1072 1B68     		ldr	r3, [r3]
 2138              	.LBE205:
 2139              	.LBE204:
 570:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 571:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Perform the multiply-accumulates */
 572:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* sum += x[srcALen - srcBLen + 4] * y[3] , sum += x[srcALen - srcBLen + 3] * y[2] */
 573:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       sum = __SMLAD(read_q15x2_ia ((q15_t **) &px), read_q15x2_ia ((q15_t **) &py), sum);
 2140              		.loc 1 573 13
 2141 1074 1846     		mov	r0, r3
 2142 1076 07F19003 		add	r3, r7, #144
 2143 107a 07F17402 		add	r2, r7, #116
 2144 107e 1A60     		str	r2, [r3]
 2145              	.LBB206:
 2146              	.LBB207:
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 2147              		.loc 2 474 3
 2148 1080 07F19003 		add	r3, r7, #144
 2149 1084 1B68     		ldr	r3, [r3]
 2150 1086 1B68     		ldr	r3, [r3]
 2151 1088 1B68     		ldr	r3, [r3]	@ unaligned
 2152 108a 1A46     		mov	r2, r3
 2153 108c 07F16C03 		add	r3, r7, #108
 2154 1090 1A60     		str	r2, [r3]
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2155              		.loc 2 475 9
 2156 1092 07F19003 		add	r3, r7, #144
 2157 1096 1B68     		ldr	r3, [r3]
 2158 1098 1B68     		ldr	r3, [r3]
 2159 109a 1A1D     		adds	r2, r3, #4
 2160 109c 07F19003 		add	r3, r7, #144
 2161 10a0 1B68     		ldr	r3, [r3]
 2162 10a2 1A60     		str	r2, [r3]
 2163              		.loc 2 477 10
 2164 10a4 07F16C03 		add	r3, r7, #108
 2165 10a8 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/ccnmLQRZ.s 			page 94


 2166              	.LBE207:
 2167              	.LBE206:
 2168              		.loc 1 573 13
 2169 10aa 1946     		mov	r1, r3
 2170 10ac D7F80823 		ldr	r2, [r7, #776]
 2171 10b0 07F1A003 		add	r3, r7, #160
 2172 10b4 1860     		str	r0, [r3]
 2173 10b6 07F19C03 		add	r3, r7, #156
 2174 10ba 1960     		str	r1, [r3]
 2175 10bc 07F19803 		add	r3, r7, #152
 2176 10c0 1A60     		str	r2, [r3]
 2177              	.LBB208:
 2178              	.LBB209:
1993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2179              		.loc 3 1993 3
 2180 10c2 07F1A003 		add	r3, r7, #160
 2181 10c6 1B68     		ldr	r3, [r3]
 2182 10c8 07F19C02 		add	r2, r7, #156
 2183 10cc 1268     		ldr	r2, [r2]
 2184 10ce 07F19801 		add	r1, r7, #152
 2185 10d2 0968     		ldr	r1, [r1]
 2186              		.syntax unified
 2187              	@ 1993 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2188 10d4 23FB0212 		smlad r2, r3, r2, r1
 2189              	@ 0 "" 2
 2190              		.thumb
 2191              		.syntax unified
 2192 10d8 07F19403 		add	r3, r7, #148
 2193 10dc 1A60     		str	r2, [r3]
1994:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2194              		.loc 3 1994 9
 2195 10de 07F19403 		add	r3, r7, #148
 2196 10e2 1B68     		ldr	r3, [r3]
 2197              	.LBE209:
 2198              	.LBE208:
 2199              		.loc 1 573 11
 2200 10e4 C7F80833 		str	r3, [r7, #776]
 2201 10e8 07F1A403 		add	r3, r7, #164
 2202 10ec 07F17802 		add	r2, r7, #120
 2203 10f0 1A60     		str	r2, [r3]
 2204              	.LBB210:
 2205              	.LBB211:
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 2206              		.loc 2 474 3
 2207 10f2 07F1A403 		add	r3, r7, #164
 2208 10f6 1B68     		ldr	r3, [r3]
 2209 10f8 1B68     		ldr	r3, [r3]
 2210 10fa 1B68     		ldr	r3, [r3]	@ unaligned
 2211 10fc 1A46     		mov	r2, r3
 2212 10fe 07F16803 		add	r3, r7, #104
 2213 1102 1A60     		str	r2, [r3]
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2214              		.loc 2 475 9
 2215 1104 07F1A403 		add	r3, r7, #164
 2216 1108 1B68     		ldr	r3, [r3]
 2217 110a 1B68     		ldr	r3, [r3]
 2218 110c 1A1D     		adds	r2, r3, #4
ARM GAS  /tmp/ccnmLQRZ.s 			page 95


 2219 110e 07F1A403 		add	r3, r7, #164
 2220 1112 1B68     		ldr	r3, [r3]
 2221 1114 1A60     		str	r2, [r3]
 2222              		.loc 2 477 10
 2223 1116 07F16803 		add	r3, r7, #104
 2224 111a 1B68     		ldr	r3, [r3]
 2225              	.LBE211:
 2226              	.LBE210:
 574:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* sum += x[srcALen - srcBLen + 2] * y[1] , sum += x[srcALen - srcBLen + 1] * y[0] */
 575:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       sum = __SMLAD(read_q15x2_ia ((q15_t **) &px), read_q15x2_ia ((q15_t **) &py), sum);
 2227              		.loc 1 575 13
 2228 111c 1846     		mov	r0, r3
 2229 111e 07F1A803 		add	r3, r7, #168
 2230 1122 07F17402 		add	r2, r7, #116
 2231 1126 1A60     		str	r2, [r3]
 2232              	.LBB212:
 2233              	.LBB213:
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 2234              		.loc 2 474 3
 2235 1128 07F1A803 		add	r3, r7, #168
 2236 112c 1B68     		ldr	r3, [r3]
 2237 112e 1B68     		ldr	r3, [r3]
 2238 1130 1B68     		ldr	r3, [r3]	@ unaligned
 2239 1132 1A46     		mov	r2, r3
 2240 1134 07F16403 		add	r3, r7, #100
 2241 1138 1A60     		str	r2, [r3]
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2242              		.loc 2 475 9
 2243 113a 07F1A803 		add	r3, r7, #168
 2244 113e 1B68     		ldr	r3, [r3]
 2245 1140 1B68     		ldr	r3, [r3]
 2246 1142 1A1D     		adds	r2, r3, #4
 2247 1144 07F1A803 		add	r3, r7, #168
 2248 1148 1B68     		ldr	r3, [r3]
 2249 114a 1A60     		str	r2, [r3]
 2250              		.loc 2 477 10
 2251 114c 07F16403 		add	r3, r7, #100
 2252 1150 1B68     		ldr	r3, [r3]
 2253              	.LBE213:
 2254              	.LBE212:
 2255              		.loc 1 575 13
 2256 1152 1946     		mov	r1, r3
 2257 1154 D7F80823 		ldr	r2, [r7, #776]
 2258 1158 07F1B803 		add	r3, r7, #184
 2259 115c 1860     		str	r0, [r3]
 2260 115e 07F1B403 		add	r3, r7, #180
 2261 1162 1960     		str	r1, [r3]
 2262 1164 07F1B003 		add	r3, r7, #176
 2263 1168 1A60     		str	r2, [r3]
 2264              	.LBB214:
 2265              	.LBB215:
1993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2266              		.loc 3 1993 3
 2267 116a 07F1B803 		add	r3, r7, #184
 2268 116e 1B68     		ldr	r3, [r3]
 2269 1170 07F1B402 		add	r2, r7, #180
 2270 1174 1268     		ldr	r2, [r2]
ARM GAS  /tmp/ccnmLQRZ.s 			page 96


 2271 1176 07F1B001 		add	r1, r7, #176
 2272 117a 0968     		ldr	r1, [r1]
 2273              		.syntax unified
 2274              	@ 1993 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2275 117c 23FB0212 		smlad r2, r3, r2, r1
 2276              	@ 0 "" 2
 2277              		.thumb
 2278              		.syntax unified
 2279 1180 07F1AC03 		add	r3, r7, #172
 2280 1184 1A60     		str	r2, [r3]
1994:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2281              		.loc 3 1994 9
 2282 1186 07F1AC03 		add	r3, r7, #172
 2283 118a 1B68     		ldr	r3, [r3]
 2284              	.LBE215:
 2285              	.LBE214:
 2286              		.loc 1 575 11
 2287 118c C7F80833 		str	r3, [r7, #776]
 576:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 577:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Decrement loop counter */
 578:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       k--;
 2288              		.loc 1 578 8
 2289 1190 D7F8E032 		ldr	r3, [r7, #736]
 2290 1194 013B     		subs	r3, r3, #1
 2291 1196 C7F8E032 		str	r3, [r7, #736]
 2292              	.L76:
 569:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 2293              		.loc 1 569 11
 2294 119a D7F8E032 		ldr	r3, [r7, #736]
 2295 119e 002B     		cmp	r3, #0
 2296 11a0 7FF44EAF 		bne	.L83
 579:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     }
 580:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 581:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* If the count is not a multiple of 4, compute any remaining MACs here.
 582:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****      ** No loop unrolling is used. */
 583:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     k = count % 0x4U;
 2297              		.loc 1 583 7
 2298 11a4 D7F8DC32 		ldr	r3, [r7, #732]
 2299 11a8 03F00303 		and	r3, r3, #3
 2300 11ac C7F8E032 		str	r3, [r7, #736]
 584:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 585:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     while (k > 0U)
 2301              		.loc 1 585 11
 2302 11b0 36E0     		b	.L84
 2303              	.L86:
 586:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 587:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Perform the multiply-accumulates */
 588:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       sum = __SMLAD(*px++, *py++, sum);
 2304              		.loc 1 588 24
 2305 11b2 07F17803 		add	r3, r7, #120
 2306 11b6 1B68     		ldr	r3, [r3]
 2307 11b8 991C     		adds	r1, r3, #2
 2308 11ba 07F17802 		add	r2, r7, #120
 2309 11be 1160     		str	r1, [r2]
 2310              		.loc 1 588 21
 2311 11c0 B3F90030 		ldrsh	r3, [r3]
 2312              		.loc 1 588 13
ARM GAS  /tmp/ccnmLQRZ.s 			page 97


 2313 11c4 1846     		mov	r0, r3
 2314              		.loc 1 588 31
 2315 11c6 07F17403 		add	r3, r7, #116
 2316 11ca 1B68     		ldr	r3, [r3]
 2317 11cc 991C     		adds	r1, r3, #2
 2318 11ce 07F17402 		add	r2, r7, #116
 2319 11d2 1160     		str	r1, [r2]
 2320              		.loc 1 588 28
 2321 11d4 B3F90030 		ldrsh	r3, [r3]
 2322              		.loc 1 588 13
 2323 11d8 1946     		mov	r1, r3
 2324 11da D7F80823 		ldr	r2, [r7, #776]
 2325 11de 07F18803 		add	r3, r7, #136
 2326 11e2 1860     		str	r0, [r3]
 2327 11e4 07F18403 		add	r3, r7, #132
 2328 11e8 1960     		str	r1, [r3]
 2329 11ea 07F18003 		add	r3, r7, #128
 2330 11ee 1A60     		str	r2, [r3]
 2331              	.LBB216:
 2332              	.LBB217:
1993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2333              		.loc 3 1993 3
 2334 11f0 07F18803 		add	r3, r7, #136
 2335 11f4 1B68     		ldr	r3, [r3]
 2336 11f6 07F18402 		add	r2, r7, #132
 2337 11fa 1268     		ldr	r2, [r2]
 2338 11fc 07F18001 		add	r1, r7, #128
 2339 1200 0968     		ldr	r1, [r1]
 2340              		.syntax unified
 2341              	@ 1993 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2342 1202 23FB0212 		smlad r2, r3, r2, r1
 2343              	@ 0 "" 2
 2344              		.thumb
 2345              		.syntax unified
 2346 1206 07F17C03 		add	r3, r7, #124
 2347 120a 1A60     		str	r2, [r3]
1994:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2348              		.loc 3 1994 9
 2349 120c 07F17C03 		add	r3, r7, #124
 2350 1210 1B68     		ldr	r3, [r3]
 2351              	.LBE217:
 2352              	.LBE216:
 2353              		.loc 1 588 11
 2354 1212 C7F80833 		str	r3, [r7, #776]
 589:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 590:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Decrement loop counter */
 591:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       k--;
 2355              		.loc 1 591 8
 2356 1216 D7F8E032 		ldr	r3, [r7, #736]
 2357 121a 013B     		subs	r3, r3, #1
 2358 121c C7F8E032 		str	r3, [r7, #736]
 2359              	.L84:
 585:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 2360              		.loc 1 585 11
 2361 1220 D7F8E032 		ldr	r3, [r7, #736]
 2362 1224 002B     		cmp	r3, #0
 2363 1226 C4D1     		bne	.L86
ARM GAS  /tmp/ccnmLQRZ.s 			page 98


 592:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     }
 593:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 594:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Store the result in the accumulator in the destination buffer. */
 595:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     *pOut = (q15_t) (sum >> 15);
 2364              		.loc 1 595 26
 2365 1228 D7F80833 		ldr	r3, [r7, #776]
 2366 122c DB13     		asrs	r3, r3, #15
 2367              		.loc 1 595 13
 2368 122e 1AB2     		sxth	r2, r3
 2369              		.loc 1 595 11
 2370 1230 D7F80C33 		ldr	r3, [r7, #780]
 2371 1234 1A80     		strh	r2, [r3]	@ movhi
 596:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Destination pointer is updated according to the address modifier, inc */
 597:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     pOut += inc;
 2372              		.loc 1 597 10
 2373 1236 D7F8D432 		ldr	r3, [r7, #724]
 2374 123a 5B00     		lsls	r3, r3, #1
 2375 123c D7F80C23 		ldr	r2, [r7, #780]
 2376 1240 1344     		add	r3, r3, r2
 2377 1242 C7F80C33 		str	r3, [r7, #780]
 598:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 599:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Update the inputA and inputB pointers for next MAC calculation */
 600:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     px = ++pSrc1;
 2378              		.loc 1 600 8
 2379 1246 D7F8F432 		ldr	r3, [r7, #756]
 2380 124a 0233     		adds	r3, r3, #2
 2381 124c C7F8F432 		str	r3, [r7, #756]
 2382 1250 07F17803 		add	r3, r7, #120
 2383 1254 D7F8F422 		ldr	r2, [r7, #756]
 2384 1258 1A60     		str	r2, [r3]
 601:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     py = pIn2;
 2385              		.loc 1 601 8
 2386 125a 07F17403 		add	r3, r7, #116
 2387 125e D7F81023 		ldr	r2, [r7, #784]
 2388 1262 1A60     		str	r2, [r3]
 602:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 603:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Decrement the MAC count */
 604:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     count--;
 2389              		.loc 1 604 10
 2390 1264 D7F8DC32 		ldr	r3, [r7, #732]
 2391 1268 013B     		subs	r3, r3, #1
 2392 126a C7F8DC32 		str	r3, [r7, #732]
 605:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 606:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Decrement the loop counter */
 607:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     blockSize3--;
 2393              		.loc 1 607 15
 2394 126e D7F8E432 		ldr	r3, [r7, #740]
 2395 1272 013B     		subs	r3, r3, #1
 2396 1274 C7F8E432 		str	r3, [r7, #740]
 2397              	.L75:
 559:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   {
 2398              		.loc 1 559 9
 2399 1278 D7F8E432 		ldr	r3, [r7, #740]
 2400 127c 002B     		cmp	r3, #0
 2401 127e 7FF4D6AE 		bne	.L87
 608:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   }
 609:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
ARM GAS  /tmp/ccnmLQRZ.s 			page 99


 610:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** }
 2402              		.loc 1 610 1
 2403 1282 00BF     		nop
 2404 1284 00BF     		nop
 2405 1286 07F54677 		add	r7, r7, #792
 2406              	.LCFI3:
 2407              		.cfi_def_cfa_offset 8
 2408 128a BD46     		mov	sp, r7
 2409              	.LCFI4:
 2410              		.cfi_def_cfa_register 13
 2411              		@ sp needed
 2412 128c 90BC     		pop	{r4, r7}
 2413              	.LCFI5:
 2414              		.cfi_restore 7
 2415              		.cfi_restore 4
 2416              		.cfi_def_cfa_offset 0
 2417 128e 7047     		bx	lr
 2418              		.cfi_endproc
 2419              	.LFE145:
 2421              		.text
 2422              	.Letext0:
 2423              		.file 4 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 2424              		.file 5 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 2425              		.file 6 "/usr/include/newlib/sys/_types.h"
 2426              		.file 7 "/usr/include/newlib/sys/reent.h"
 2427              		.file 8 "/usr/include/newlib/sys/lock.h"
 2428              		.file 9 "/usr/include/newlib/math.h"
ARM GAS  /tmp/ccnmLQRZ.s 			page 100


DEFINED SYMBOLS
                            *ABS*:0000000000000000 arm_correlate_fast_q15.c
     /tmp/ccnmLQRZ.s:17     .text.arm_correlate_fast_q15:0000000000000000 $t
     /tmp/ccnmLQRZ.s:25     .text.arm_correlate_fast_q15:0000000000000000 arm_correlate_fast_q15
     /tmp/ccnmLQRZ.s:467    .text.arm_correlate_fast_q15:0000000000000360 $d
     /tmp/ccnmLQRZ.s:470    .text.arm_correlate_fast_q15:0000000000000364 $t

NO UNDEFINED SYMBOLS
