// Seed: 3079259760
module module_0 (
    input  tri   id_0,
    input  tri1  id_1,
    input  tri1  id_2,
    input  wand  id_3,
    input  uwire id_4,
    input  wire  id_5,
    output tri   id_6
);
  wire id_8;
  wire [!  1 : 1] id_9;
endmodule
module module_1 #(
    parameter id_3 = 32'd61
) (
    input  tri0 id_0,
    input  tri0 id_1,
    input  tri  id_2,
    input  tri0 _id_3,
    input  tri  id_4,
    output tri0 id_5,
    output tri0 id_6
);
  parameter id_8 = (1);
  reg [(  -1 'b0 ) : 1] id_9;
  wire id_10;
  wire id_11;
  final if (1) id_9 = -1;
  wire  id_12 [id_3 : 1];
  logic id_13;
  ;
  assign id_6 = -1'h0;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_2,
      id_4,
      id_1,
      id_4,
      id_6
  );
endmodule
