#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000028284f65000 .scope module, "test_tb" "test_tb" 2 4;
 .timescale -9 -9;
v0000028284f1a050_0 .var "A", 0 0;
v0000028284f1a0f0_0 .net "B", 0 0, L_0000028284f171b0;  1 drivers
S_0000028284f65190 .scope module, "inst_1" "test" 2 9, 3 1 0, S_0000028284f65000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "B";
L_0000028284f171b0 .functor BUFZ 1, v0000028284f1a050_0, C4<0>, C4<0>, C4<0>;
v0000028284f17310_0 .net "A", 0 0, v0000028284f1a050_0;  1 drivers
v0000028284f16e00_0 .net "B", 0 0, L_0000028284f171b0;  alias, 1 drivers
    .scope S_0000028284f65000;
T_0 ;
    %vpi_call 2 13 "$dumpfile", "test_tb.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000028284f65000 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028284f1a050_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028284f1a050_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028284f1a050_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 25 "$display", "Test Complete" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test_tb.v";
    "./test.v";
