
---------- Begin Simulation Statistics ----------
final_tick                               2541822632500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 204740                       # Simulator instruction rate (inst/s)
host_mem_usage                                 744068                       # Number of bytes of host memory used
host_op_rate                                   204739                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    20.51                       # Real time elapsed on the host
host_tick_rate                              576083484                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4198234                       # Number of instructions simulated
sim_ops                                       4198234                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011813                       # Number of seconds simulated
sim_ticks                                 11812787500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.623001                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  377669                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               846355                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2415                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             74332                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            802279                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53241                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278872                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225631                       # Number of indirect misses.
system.cpu.branchPred.lookups                  973809                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   63853                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26584                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4198234                       # Number of instructions committed
system.cpu.committedOps                       4198234                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.624258                       # CPI: cycles per instruction
system.cpu.discardedOps                        187670                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   607859                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1452285                       # DTB hits
system.cpu.dtb.data_misses                       7696                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405934                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       849166                       # DTB read hits
system.cpu.dtb.read_misses                       6904                       # DTB read misses
system.cpu.dtb.write_accesses                  201925                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      603119                       # DTB write hits
system.cpu.dtb.write_misses                       792                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18026                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3371680                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1026183                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           658419                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16721548                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177801                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  954173                       # ITB accesses
system.cpu.itb.fetch_acv                          809                       # ITB acv
system.cpu.itb.fetch_hits                      947666                       # ITB hits
system.cpu.itb.fetch_misses                      6507                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.45%      9.45% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.86% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4213     69.34%     79.20% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.99% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.05% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.10% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.75%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6076                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14419                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2431     47.42%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2678     52.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5126                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2418     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2418     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4853                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10907837000     92.31%     92.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9058500      0.08%     92.38% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17776000      0.15%     92.53% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               882229500      7.47%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11816901000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994652                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902913                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946742                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591837                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743590                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7977434500     67.51%     67.51% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3839466500     32.49%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23611951                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85456      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542706     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839902     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593015     14.13%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104827      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4198234                       # Class of committed instruction
system.cpu.quiesceCycles                        13624                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6890403                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          436                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155488                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312581                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541822632500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541822632500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22809454                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22809454                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22809454                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22809454                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116971.558974                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116971.558974                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116971.558974                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116971.558974                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13044490                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13044490                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13044490                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13044490                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66894.820513                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66894.820513                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66894.820513                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66894.820513                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22459957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22459957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116978.942708                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116978.942708                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12844993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12844993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66901.005208                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66901.005208                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541822632500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.269518                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539407672000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.269518                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204345                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204345                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541822632500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128011                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34840                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86472                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34155                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29002                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29002                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87062                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40842                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260534                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260534                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208928                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 469836                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11102208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11102208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6688256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6688689                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17802161                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157321                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002784                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052691                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156883     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     438      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157321                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820068039                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375712750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541822632500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          461596000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541822632500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541822632500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541822632500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541822632500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541822632500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541822632500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541822632500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541822632500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541822632500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541822632500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541822632500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541822632500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541822632500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541822632500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541822632500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541822632500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541822632500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541822632500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541822632500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541822632500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541822632500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541822632500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541822632500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541822632500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541822632500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541822632500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541822632500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541822632500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5568000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4469760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10037760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5568000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5568000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2229760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2229760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87000                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69840                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156840                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34840                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34840                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471353607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         378383172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             849736779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471353607                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471353607                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188758157                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188758157                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188758157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471353607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        378383172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1038494936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118804.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77136.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69307.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000168010750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7310                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7310                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406185                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111578                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156840                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121096                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156840                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121096                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10397                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2292                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5725                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2004314250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  732215000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4750120500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13686.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32436.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103718                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80069                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.40                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156840                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121096                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81431                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.435608                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.088486                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.435060                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34517     42.39%     42.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24252     29.78%     72.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9904     12.16%     84.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4674      5.74%     90.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2355      2.89%     92.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1382      1.70%     94.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          921      1.13%     95.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          586      0.72%     96.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2840      3.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81431                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7310                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.032148                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.424216                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.604455                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1292     17.67%     17.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5531     75.66%     93.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           302      4.13%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            79      1.08%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            47      0.64%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            22      0.30%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            9      0.12%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            6      0.08%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           14      0.19%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7310                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7310                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.248837                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.232768                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.755729                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6505     88.99%     88.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              107      1.46%     90.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              454      6.21%     96.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              174      2.38%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               68      0.93%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7310                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9372352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  665408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7601856                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10037760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7750144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       793.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       643.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    849.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    656.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11812782500                       # Total gap between requests
system.mem_ctrls.avgGap                      42501.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4936704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4435648                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7601856                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417911860.346256136894                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 375495453.549807786942                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 643527702.500362396240                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87000                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69840                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2503885000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2246235500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290036709000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28780.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32162.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2395097.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            314631240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167219085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           558990600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308486340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5167934070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        184165920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7633836135                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.234950                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    427060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10991307500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            266814660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141811560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           486612420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          311540040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5106203640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        236149440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7481540640                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.342523                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    561792750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10856574750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541822632500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1006454                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11805587500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541822632500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1627277                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1627277                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1627277                       # number of overall hits
system.cpu.icache.overall_hits::total         1627277                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87063                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87063                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87063                       # number of overall misses
system.cpu.icache.overall_misses::total         87063                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5352381000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5352381000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5352381000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5352381000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1714340                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1714340                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1714340                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1714340                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050785                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050785                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050785                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050785                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61477.102788                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61477.102788                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61477.102788                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61477.102788                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86472                       # number of writebacks
system.cpu.icache.writebacks::total             86472                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87063                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87063                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87063                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87063                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5265319000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5265319000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5265319000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5265319000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050785                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050785                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050785                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050785                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60477.114274                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60477.114274                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60477.114274                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60477.114274                       # average overall mshr miss latency
system.cpu.icache.replacements                  86472                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1627277                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1627277                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87063                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87063                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5352381000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5352381000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1714340                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1714340                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050785                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050785                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61477.102788                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61477.102788                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87063                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87063                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5265319000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5265319000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050785                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050785                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60477.114274                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60477.114274                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541822632500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.801207                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1650563                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86550                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.070630                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.801207                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995705                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995705                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          385                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3515742                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3515742                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541822632500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1313143                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1313143                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1313143                       # number of overall hits
system.cpu.dcache.overall_hits::total         1313143                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105641                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105641                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105641                       # number of overall misses
system.cpu.dcache.overall_misses::total        105641                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6774119500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6774119500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6774119500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6774119500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1418784                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1418784                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1418784                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1418784                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074459                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074459                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074459                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074459                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64123.962287                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64123.962287                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64123.962287                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64123.962287                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34664                       # number of writebacks
system.cpu.dcache.writebacks::total             34664                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36684                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36684                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36684                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36684                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68957                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68957                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68957                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68957                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4392606000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4392606000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4392606000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4392606000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21600000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21600000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048603                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048603                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048603                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048603                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63700.654031                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63700.654031                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63700.654031                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63700.654031                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104347.826087                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104347.826087                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68816                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       781843                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          781843                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49156                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49156                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3297545000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3297545000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       830999                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       830999                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059153                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059153                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67083.265522                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67083.265522                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9215                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9215                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39941                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39941                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2672151500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2672151500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048064                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048064                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66902.468641                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66902.468641                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data       200000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       200000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531300                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531300                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56485                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56485                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3476574500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3476574500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587785                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587785                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096098                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096098                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61548.632380                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61548.632380                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27469                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27469                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29016                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29016                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1720454500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1720454500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049365                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049365                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59293.303695                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59293.303695                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10284                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10284                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63882500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63882500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080472                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080472                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70980.555556                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70980.555556                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62982500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62982500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080472                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080472                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69980.555556                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69980.555556                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11118                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11118                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11118                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11118                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541822632500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.430695                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1374720                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68816                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.976750                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.430695                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978936                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978936                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          745                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2952012                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2952012                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2625359042500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 271099                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745092                       # Number of bytes of host memory used
host_op_rate                                   271099                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   217.59                       # Real time elapsed on the host
host_tick_rate                              373553905                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    58987345                       # Number of instructions simulated
sim_ops                                      58987345                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.081280                       # Number of seconds simulated
sim_ticks                                 81280100000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             63.920063                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 5670933                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8871914                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1109                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            534063                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           7875602                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             192668                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          631641                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           438973                       # Number of indirect misses.
system.cpu.branchPred.lookups                10072332                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  392113                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        39396                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    54047747                       # Number of instructions committed
system.cpu.committedOps                      54047747                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.005617                       # CPI: cycles per instruction
system.cpu.discardedOps                        934101                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 15091568                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     15617860                       # DTB hits
system.cpu.dtb.data_misses                       1550                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 10623801                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     10938951                       # DTB read hits
system.cpu.dtb.read_misses                       1304                       # DTB read misses
system.cpu.dtb.write_accesses                 4467767                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                     4678909                       # DTB write hits
system.cpu.dtb.write_misses                       246                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              123497                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           38058669                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          11372725                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4859749                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        89437829                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.332710                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                18024049                       # ITB accesses
system.cpu.itb.fetch_acv                          129                       # ITB acv
system.cpu.itb.fetch_hits                    18022937                       # ITB hits
system.cpu.itb.fetch_misses                      1112                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   131      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.02%      0.27% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4942      9.69%      9.96% # number of callpals executed
system.cpu.kern.callpal::rdps                     298      0.58%     10.55% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     10.55% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     10.55% # number of callpals executed
system.cpu.kern.callpal::rti                      392      0.77%     11.32% # number of callpals executed
system.cpu.kern.callpal::callsys                  113      0.22%     11.54% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.01%     11.55% # number of callpals executed
system.cpu.kern.callpal::rdunique               45101     88.45%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  50991                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      52635                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1915     35.11%     35.11% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      37      0.68%     35.79% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      83      1.52%     37.31% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3419     62.69%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5454                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1913     48.48%     48.48% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       37      0.94%     49.42% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       83      2.10%     51.52% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1913     48.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3946                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              78589877500     96.69%     96.69% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                63457500      0.08%     96.77% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                92402000      0.11%     96.88% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2537057500      3.12%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          81282794500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998956                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.559520                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.723506                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 349                      
system.cpu.kern.mode_good::user                   349                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               523                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 349                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.667304                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.800459                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6480654500      7.97%      7.97% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          74802140000     92.03%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      131                       # number of times the context was actually changed
system.cpu.numCycles                        162446822                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              897361      1.66%      1.66% # Class of committed instruction
system.cpu.op_class_0::IntAlu                37601990     69.57%     71.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                  28367      0.05%     71.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 65990      0.12%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 57311      0.11%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::MemRead               10605601     19.62%     91.14% # Class of committed instruction
system.cpu.op_class_0::MemWrite               4549402      8.42%     99.55% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             53844      0.10%     99.65% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           103092      0.19%     99.84% # Class of committed instruction
system.cpu.op_class_0::IprAccess                84779      0.16%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 54047747                       # Class of committed instruction
system.cpu.quiesceCycles                       113378                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        73008993                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   995328                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 119                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        124                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1301643                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2603202                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  83536410000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  83536410000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        15594                       # number of demand (read+write) misses
system.iocache.demand_misses::total             15594                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        15594                       # number of overall misses
system.iocache.overall_misses::total            15594                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1841979623                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1841979623                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1841979623                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1841979623                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        15594                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           15594                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        15594                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          15594                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118121.048031                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118121.048031                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118121.048031                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118121.048031                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            58                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    2                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           29                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          15552                       # number of writebacks
system.iocache.writebacks::total                15552                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        15594                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        15594                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        15594                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        15594                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1061391663                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1061391663                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1061391663                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1061391663                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68064.105618                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68064.105618                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68064.105618                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68064.105618                       # average overall mshr miss latency
system.iocache.replacements                     15594                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           42                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               42                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4852475                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4852475                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115535.119048                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115535.119048                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2752475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2752475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65535.119048                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65535.119048                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1837127148                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1837127148                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118128.031636                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118128.031636                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1058639188                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1058639188                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68070.935442                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68070.935442                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  83536410000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  15594                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                15594                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               140346                       # Number of tag accesses
system.iocache.tags.data_accesses              140346                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  83536410000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 761                       # Transaction distribution
system.membus.trans_dist::ReadResp            1274657                       # Transaction distribution
system.membus.trans_dist::WriteReq                735                       # Transaction distribution
system.membus.trans_dist::WriteResp               735                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31509                       # Transaction distribution
system.membus.trans_dist::WritebackClean      1254979                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15069                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               10                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12143                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12143                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1254980                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18916                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         15552                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           33                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      3764939                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      3764939                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        93028                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        96020                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3892147                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    160637376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    160637376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3027                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3006336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3009363                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               164642067                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               75                       # Total snoops (count)
system.membus.snoopTraffic                       2688                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1303097                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000115                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010728                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1302947     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     150      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1303097                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2575500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          7876592059                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy             268974                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          169137250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  83536410000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         6413332750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  83536410000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  83536410000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  83536410000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  83536410000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  83536410000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  83536410000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  83536410000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  83536410000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  83536410000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  83536410000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  83536410000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  83536410000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  83536410000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  83536410000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  83536410000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  83536410000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  83536410000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  83536410000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  83536410000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  83536410000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  83536410000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  83536410000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  83536410000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  83536410000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  83536410000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  83536410000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  83536410000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  83536410000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       80318720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1985088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           82303808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     80318720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      80318720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2016576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2016576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         1254980                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           31017                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1285997                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        31509                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              31509                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         988172013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          24422805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1012594817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    988172013                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        988172013                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       24810206                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             24810206                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       24810206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        988172013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         24422805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1037405023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    979165.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    468471.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     30379.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000085124500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        56149                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        56149                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2219929                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             926637                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1285997                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1286449                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1285997                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1286449                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 787147                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                307284                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            139087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            156842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             40858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             65405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            277652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             44908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            391901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             49771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            143582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4517                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6118188500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2494250000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15471626000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12264.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31014.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        44                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   395692                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  876686                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.53                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1285997                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1286449                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  489754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  26225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  29201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  52201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  59804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  56869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  57491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  56504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  68544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  55823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  55994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  56354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  56254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  56082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  56153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  56150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  56139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  56196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  56184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    189                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       205641                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    459.996985                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   320.708461                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   334.609647                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        32092     15.61%     15.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        37822     18.39%     34.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        25835     12.56%     46.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        22048     10.72%     57.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        20567     10.00%     67.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18429      8.96%     76.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11570      5.63%     81.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5666      2.76%     84.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        31612     15.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       205641                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        56149                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       8.884397                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.302502                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          50539     90.01%     90.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5450      9.71%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           107      0.19%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            29      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             8      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         56149                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        56149                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.438690                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.369436                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.581590                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            27364     48.73%     48.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1655      2.95%     51.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10191     18.15%     69.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            10375     18.48%     88.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             5959     10.61%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              307      0.55%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              110      0.20%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               66      0.12%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               51      0.09%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               35      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               13      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               10      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                9      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         56149                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               31926400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                50377408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                62666560                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                82303808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             82332736                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       392.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       771.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1012.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1012.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   81280100000                       # Total gap between requests
system.mem_ctrls.avgGap                      31596.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     29982144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1944256                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     62666560                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 368874349.317975759506                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 23920443.011265981942                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 770995114.425302147865                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      1254980                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        31017                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1286449                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  14442041250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1029584750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1979259890750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     11507.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33194.21                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1538545.17                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            241082100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            128119200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           391421940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          276007500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6416226960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       6518001300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      25725325920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        39696184920                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        488.387501                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  66817914750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2714140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11754844250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1227673020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            652500915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3171052500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4835750580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6416226960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      36384449760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        574654560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        53262308295                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        655.293341                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1194079000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2714140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  77378737250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  83536410000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  803                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 803                       # Transaction distribution
system.iobus.trans_dist::WriteReq               16287                       # Transaction distribution
system.iobus.trans_dist::WriteResp              16287                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2992                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   34180                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1360                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          652                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3027                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   998691                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               355000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                45500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            15636000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2257000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            81241623                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1166500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              913500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               95000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     83476410000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  83536410000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     17307593                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17307593                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17307593                       # number of overall hits
system.cpu.icache.overall_hits::total        17307593                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1254980                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1254980                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1254980                       # number of overall misses
system.cpu.icache.overall_misses::total       1254980                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  48718861500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  48718861500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  48718861500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  48718861500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     18562573                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     18562573                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     18562573                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     18562573                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.067608                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.067608                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.067608                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.067608                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 38820.428612                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38820.428612                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 38820.428612                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38820.428612                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1254979                       # number of writebacks
system.cpu.icache.writebacks::total           1254979                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1254980                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1254980                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1254980                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1254980                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  47463881500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  47463881500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  47463881500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  47463881500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.067608                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.067608                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.067608                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.067608                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 37820.428612                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37820.428612                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 37820.428612                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37820.428612                       # average overall mshr miss latency
system.cpu.icache.replacements                1254979                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17307593                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17307593                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1254980                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1254980                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  48718861500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  48718861500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     18562573                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     18562573                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.067608                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.067608                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 38820.428612                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38820.428612                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1254980                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1254980                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  47463881500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  47463881500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.067608                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.067608                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 37820.428612                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37820.428612                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  83536410000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999859                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            18562554                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1254979                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.791127                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999859                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          121                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          280                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          38380126                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         38380126                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  83536410000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     15474786                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15474786                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     15474786                       # number of overall hits
system.cpu.dcache.overall_hits::total        15474786                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        41858                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          41858                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        41858                       # number of overall misses
system.cpu.dcache.overall_misses::total         41858                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2715081500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2715081500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2715081500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2715081500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     15516644                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     15516644                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     15516644                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     15516644                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002698                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002698                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002698                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002698                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64864.100053                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64864.100053                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64864.100053                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64864.100053                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        15957                       # number of writebacks
system.cpu.dcache.writebacks::total             15957                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11212                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11212                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11212                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11212                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        30646                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30646                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        30646                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        30646                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1496                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1496                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1980150500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1980150500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1980150500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1980150500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    149795000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    149795000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001975                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001975                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001975                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001975                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64613.668994                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64613.668994                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64613.668994                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64613.668994                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 100130.347594                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 100130.347594                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  30984                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     10860190                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10860190                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        20246                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20246                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1400070000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1400070000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     10880436                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10880436                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001861                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001861                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69152.919095                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69152.919095                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1752                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1752                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18494                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18494                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1262751000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1262751000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    149795000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    149795000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001700                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001700                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68278.955337                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68278.955337                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196839.684625                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196839.684625                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4614596                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4614596                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21612                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21612                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1315011500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1315011500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4636208                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4636208                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004662                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004662                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60846.358505                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60846.358505                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9460                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9460                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        12152                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12152                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          735                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          735                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    717399500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    717399500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002621                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002621                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59035.508558                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59035.508558                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        13871                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        13871                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          383                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          383                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     29545000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     29545000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        14254                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        14254                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026870                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026870                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77140.992167                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77140.992167                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          381                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          381                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     29054000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     29054000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026729                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026729                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76257.217848                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76257.217848                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        14102                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        14102                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        14102                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        14102                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  83536410000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.939088                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15524388                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             31017                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            500.512235                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.939088                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999941                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999941                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          959                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          31121017                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         31121017                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2943826468500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 242960                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745092                       # Number of bytes of host memory used
host_op_rate                                   242960                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1556.03                       # Real time elapsed on the host
host_tick_rate                              204666552                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   378052501                       # Number of instructions simulated
sim_ops                                     378052501                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.318467                       # Number of seconds simulated
sim_ticks                                318467426000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             18.411245                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                15782633                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             85722791                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect            2666544                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           5202634                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          79107824                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            7630546                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        53431990                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         45801444                       # Number of indirect misses.
system.cpu.branchPred.lookups                97529640                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 6967219                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted      1197180                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   319065156                       # Number of instructions committed
system.cpu.committedOps                     319065156                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.996253                       # CPI: cycles per instruction
system.cpu.discardedOps                      28855233                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 32339507                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                    105640376                       # DTB hits
system.cpu.dtb.data_misses                     148890                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 23221484                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     63698860                       # DTB read hits
system.cpu.dtb.read_misses                     148879                       # DTB read misses
system.cpu.dtb.write_accesses                 9118023                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    41941516                       # DTB write hits
system.cpu.dtb.write_misses                        11                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            51768280                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          267746941                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          75165201                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         63158366                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        43389753                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.500938                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               112034665                       # ITB accesses
system.cpu.itb.fetch_acv                       714631                       # ITB acv
system.cpu.itb.fetch_hits                   112034604                       # ITB hits
system.cpu.itb.fetch_misses                        61                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                     8      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                897999     32.48%     32.48% # number of callpals executed
system.cpu.kern.callpal::rdps                     656      0.02%     32.51% # number of callpals executed
system.cpu.kern.callpal::rti                   893172     32.31%     64.82% # number of callpals executed
system.cpu.kern.callpal::callsys               892841     32.30%     97.12% # number of callpals executed
system.cpu.kern.callpal::rdunique               79740      2.88%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                2764416                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    2764834                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                   894173     49.91%     49.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     326      0.02%     49.93% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  896998     50.07%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total              1791497                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                    894173     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      326      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                   894173     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total               1788672                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             257917063500     80.99%     80.99% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               204350500      0.06%     81.05% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             60346168500     18.95%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         318467582500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.996851                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.998423                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel              893058                      
system.cpu.kern.mode_good::user                893057                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel            893181                       # number of protection mode switches
system.cpu.kern.mode_switch::user              893057                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.999862                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.999931                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       147158941500     46.21%     46.21% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         171308801500     53.79%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                        8                       # number of times the context was actually changed
system.cpu.numCycles                        636934852                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            14389983      4.51%      4.51% # Class of committed instruction
system.cpu.op_class_0::IntAlu               139917550     43.85%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2995      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              26870479      8.42%     56.78% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               3442259      1.08%     57.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               3840127      1.20%     59.07% # Class of committed instruction
system.cpu.op_class_0::FloatMult             10323427      3.24%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                702856      0.22%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               150570      0.05%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::MemRead               44127006     13.83%     76.40% # Class of committed instruction
system.cpu.op_class_0::MemWrite              35929625     11.26%     87.66% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          16284109      5.10%     92.77% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          6012492      1.88%     94.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess             17071678      5.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                319065156                       # Class of committed instruction
system.cpu.tickCycles                       593545099                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       579426                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1158854                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 318467426000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 318467426000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 318467426000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 318467426000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             565322                       # Transaction distribution
system.membus.trans_dist::WriteReq                326                       # Transaction distribution
system.membus.trans_dist::WriteResp               326                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        16130                       # Transaction distribution
system.membus.trans_dist::WritebackClean       475323                       # Transaction distribution
system.membus.trans_dist::CleanEvict            87974                       # Transaction distribution
system.membus.trans_dist::ReadExReq             14105                       # Transaction distribution
system.membus.trans_dist::ReadExResp            14105                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         475323                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         89999                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1425969                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1425969                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          652                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       312312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       312964                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1738933                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     60841344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     60841344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      7694976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      7697584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                68538928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            579753                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000003                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.001857                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  579751    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       2      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              579753                       # Request fanout histogram
system.membus.reqLayer0.occupancy              815000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3241786500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          562775250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 318467426000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2384729000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 318467426000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 318467426000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 318467426000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 318467426000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 318467426000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 318467426000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 318467426000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 318467426000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 318467426000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 318467426000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 318467426000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 318467426000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 318467426000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 318467426000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 318467426000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 318467426000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 318467426000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 318467426000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 318467426000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 318467426000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 318467426000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 318467426000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 318467426000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 318467426000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 318467426000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 318467426000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 318467426000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 318467426000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       30420672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        6662656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           37083328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     30420672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      30420672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1032320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1032320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          475323                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          104104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              579427                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        16130                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              16130                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          95522083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          20920997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             116443080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     95522083                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         95522083                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3241525                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3241525                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3241525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         95522083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         20920997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            119684605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     44690.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     22074.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    100172.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002378885250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2678                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2678                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              814136                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              42046                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      579427                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     491452                       # Number of write requests accepted
system.mem_ctrls.readBursts                    579427                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   491452                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 457181                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                446762                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1361                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2043018250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  611230000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4335130750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16712.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35462.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    36636                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   31529                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 29.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.55                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                579427                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               491452                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   95834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   26355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        98781                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    108.166550                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    86.861886                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   102.650880                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        73595     74.50%     74.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        15107     15.29%     89.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7027      7.11%     96.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1624      1.64%     98.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          692      0.70%     99.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          322      0.33%     99.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          146      0.15%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          112      0.11%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          156      0.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        98781                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2678                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.646004                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.537957                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     47.476784                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            719     26.85%     26.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           946     35.32%     62.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           140      5.23%     67.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           175      6.53%     73.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           171      6.39%     80.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           137      5.12%     85.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           83      3.10%     88.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           82      3.06%     91.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           67      2.50%     94.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           41      1.53%     95.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           48      1.79%     97.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           23      0.86%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           23      0.86%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           14      0.52%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            3      0.11%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            5      0.19%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2678                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2678                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.687453                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.655073                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.063785                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1829     68.30%     68.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               52      1.94%     70.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              642     23.97%     94.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              115      4.29%     98.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               40      1.49%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2678                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                7823744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                29259584                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2860096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                37083328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             31452928                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        24.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         8.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    116.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     98.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  318466077000                       # Total gap between requests
system.mem_ctrls.avgGap                     297387.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1412736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      6411008                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2860096                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 4436045.525108115748                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 20130812.373884670436                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 8980811.745562952012                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       475323                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       104104                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       491452                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    745545000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   3589585750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 7890416075000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      1568.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34480.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16055313.79                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    40.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            445657380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            236891490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           499835700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          150863220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     25140005280.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      49086864420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      80955184800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       156515302290                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        491.464086                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 209928070750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  10634520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  97904835250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            259560420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            137982405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           373000740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           82413360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     25140005280.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      35318570850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      92549537280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       153861070335                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        483.129695                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 240251696750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  10634520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  67581209250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 318467426000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 326                       # Transaction distribution
system.iobus.trans_dist::WriteResp                326                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          652                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          652                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     652                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               815000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              326000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    318467426000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 318467426000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    142687666                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        142687666                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    142687666                       # number of overall hits
system.cpu.icache.overall_hits::total       142687666                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       475322                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         475322                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       475322                       # number of overall misses
system.cpu.icache.overall_misses::total        475322                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  11582268000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  11582268000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  11582268000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  11582268000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    143162988                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    143162988                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    143162988                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    143162988                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003320                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003320                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003320                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003320                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24367.203706                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24367.203706                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24367.203706                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24367.203706                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       475323                       # number of writebacks
system.cpu.icache.writebacks::total            475323                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       475322                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       475322                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       475322                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       475322                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  11106945000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  11106945000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  11106945000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  11106945000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003320                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003320                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003320                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003320                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 23367.201602                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23367.201602                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 23367.201602                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23367.201602                       # average overall mshr miss latency
system.cpu.icache.replacements                 475323                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    142687666                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       142687666                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       475322                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        475322                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  11582268000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  11582268000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    143162988                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    143162988                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003320                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003320                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24367.203706                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24367.203706                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       475322                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       475322                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  11106945000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  11106945000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003320                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003320                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 23367.201602                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23367.201602                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 318467426000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           143191647                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            475835                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            300.927101                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          451                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         286801299                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        286801299                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 318467426000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    103516940                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        103516940                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    103516940                       # number of overall hits
system.cpu.dcache.overall_hits::total       103516940                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       107853                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         107853                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       107853                       # number of overall misses
system.cpu.dcache.overall_misses::total        107853                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7095858000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7095858000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7095858000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7095858000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    103624793                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    103624793                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    103624793                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    103624793                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001041                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001041                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001041                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001041                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65791.939028                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65791.939028                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65791.939028                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65791.939028                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        16130                       # number of writebacks
system.cpu.dcache.writebacks::total             16130                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         3949                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3949                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         3949                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3949                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       103904                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       103904                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       103904                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       103904                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          326                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          326                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6866908000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6866908000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6866908000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6866908000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001003                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001003                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001003                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001003                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66088.966739                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66088.966739                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66088.966739                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66088.966739                       # average overall mshr miss latency
system.cpu.dcache.replacements                 104104                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     62489114                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        62489114                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        89838                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         89838                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6179307500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6179307500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     62578952                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     62578952                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001436                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001436                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68782.781228                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68782.781228                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           39                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           39                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        89799                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        89799                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6085471500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6085471500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001435                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001435                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67767.697859                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67767.697859                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     41027826                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       41027826                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        18015                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        18015                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    916550500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    916550500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     41045841                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     41045841                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000439                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000439                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50877.074660                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50877.074660                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         3910                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3910                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        14105                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14105                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          326                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          326                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    781436500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    781436500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000344                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000344                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55401.382488                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55401.382488                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         1908                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1908                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          200                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          200                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     15458500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     15458500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         2108                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2108                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.094877                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.094877                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77292.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77292.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          200                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          200                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     15258500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     15258500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.094877                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.094877                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76292.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76292.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         2108                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2108                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         2108                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2108                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 318467426000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           103663466                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            105128                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            986.069040                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          162                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          651                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          192                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         207362122                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        207362122                       # Number of data accesses

---------- End Simulation Statistics   ----------
