Data File: C:\VLSI\ブリッジアーキテクチャ\2019\RBArchDesign\Data\data_wave.txt
Binding: Tstart=100.000000, Tend=1.000000, Trate=0.950000, Iterate=100
Pro Floorplan: Tstart=10.000000, Tend=0.100000, Trate=0.950000, Iterate=1000
Final Floorplan: Tstart=10.000000, Tend=0.100000, Trate=0.990000, Iterate=1000
Clock Cycles = 24
Clock Pediod = 29
CPU time = 4546 seconds
