Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Oct  3 20:18:51 2024
| Host         : goossens-Precision-5530 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   594 |
|    Minimum number of control sets                        |   594 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   868 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   594 |
| >= 0 to < 4        |    16 |
| >= 4 to < 6        |    77 |
| >= 6 to < 8        |    12 |
| >= 8 to < 10       |    29 |
| >= 10 to < 12      |    11 |
| >= 12 to < 14      |    16 |
| >= 14 to < 16      |    16 |
| >= 16              |   417 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             616 |          387 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             340 |          172 |
| Yes          | No                    | No                     |           10732 |         3356 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |           11260 |         4500 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                          Enable Signal                                                                                          |                                                                     Set/Reset Signal                                                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/push                                                                                                                       |                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/push_0                                                                                                                    |                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                            |                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rdata/pop_0                                                                                                                             | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/push_0                                                                                                                    |                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                            |                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                  | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/push                                                                                                                       |                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/rs_rdata/pop_0                                                                                                                             | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                         | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop_1                                                                                                               | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                  | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push                                                                                                                |                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push                                                                                                                |                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop_1                                                                                                               | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                      |                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_predicate_pred7540_state7_i_1_n_0                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__3_n_0                                                                                                             | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_predicate_pred6969_state7_i_1_n_0                                   |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__5_n_0                                                                                                | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_ready_int                                                          | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                |                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/push                                                                                                                      |                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__5_n_0                                                                                                | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/f_state_is_full_reg_3177                                              |                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                       | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1__6_n_0                                                                                               | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/f_state_is_full_reg_3177                                              |                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/WEBWE[0]                                                              | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/push                                                                                                                      |                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                |                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/WEBWE[0]                                                              | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1__6_n_0                                                                                               | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_predicate_pred7950_state5_i_1_n_0                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[3][0]                                                                                                     | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_predicate_pred7540_state7_i_1_n_0                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_predicate_pred6969_state7_i_1_n_0                                   |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_predicate_pred7546_state5_i_1_n_0                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__4_n_0                                                                                                             | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_predicate_pred7950_state5_i_1_n_0                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_predicate_pred7956_state7_i_1_n_0                                   |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_predicate_pred7956_state7_i_1_n_0                                   |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/c_23_fu_1584                                                          | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/c_20_fu_1572                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/raddr_reg[3][0]                                                                                                     | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/dout_vld_reg[0]                                                                                                     | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/c_23_fu_1584                                                          | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/c_20_fu_1572                  |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_ready_int                                                          | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[3][0]                                                                                                     | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_predicate_pred7546_state5_i_1_n_0                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/raddr_reg[3][0]                                                                                                     | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__4_n_0                                                                                                             | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__3_n_0                                                                                                             | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0                   |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/dout_vld_reg[0]                                                                                                     | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__7_n_0                                                                                                            | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_predicate_pred7216_state7_i_1_n_0                                   |                4 |              5 |         1.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/E[0]                                                                                                                | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_predicate_pred7604_state7_i_1_n_0                                   |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__5_n_0                                                                                              | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                           | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__6_n_0                                                                                             | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                             | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                                                                    | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_predicate_pred7688_state7_i_1_n_0                                   |                4 |              5 |         1.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                                                | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                                                                    | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__3_n_0                                                                                                           | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/E[0]                                                                                                                           | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__7_n_0                                                                                                            | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__3_n_0                                                                                                           | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__4_n_0                                                                                                           | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__4_n_0                                                                                                           | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/E[0]                                                                                                                           | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                                                | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/E[0]                                                                                                                | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_predicate_pred7604_state7_i_1_n_0                                   |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_predicate_pred7216_state7_i_1_n_0                                   |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__6_n_0                                                                                             | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                               | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                              | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_predicate_pred8125_state7_i_1_n_0                                   |                5 |              5 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                           | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_predicate_pred7688_state7_i_1_n_0                                   |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__5_n_0                                                                                              | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                             | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_predicate_pred8125_state7_i_1_n_0                                   |                4 |              5 |         1.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                     | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                      |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_predicate_pred7137_state7_i_1_n_0                                   |                4 |              6 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/m_state_is_full_1_fu_14641                                                                                     |                                                                                                                                                         |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                        |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn_0                                                        |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn_0                                                        |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/m_state_is_full_1_fu_14641                                                                                     |                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_predicate_pred7137_state7_i_1_n_0                                   |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_predicate_pred8040_state7_i_1_n_0                                   |                6 |              7 |         1.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_predicate_pred7986_state5_i_1_n_0                                   |                5 |              7 |         1.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_predicate_pred7986_state5_i_1_n_0                                   |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_predicate_pred8040_state7_i_1_n_0                                   |                5 |              7 |         1.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                        | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_predicate_pred7968_state7_i_1_n_0                                   |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/shl_ln108_2_reg_33145[31]_i_1_n_0                                      |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_predicate_pred7968_state7_i_1_n_0                                   |                7 |              8 |         1.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/shl_ln108_2_reg_33145[15]_i_1_n_0                                      |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.last_loop                                                                                               | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/shl_ln108_2_reg_33145[15]_i_1_n_0                                      |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/shl_ln108_2_reg_33145[31]_i_1_n_0                                      |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                        | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/E[0]                                                                                                              | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.last_loop                                                                                              | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/E[0]                                                                                                              | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_0[0]                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/control_s_axi_U/int_start_pc/p_0_in0_out[16]                                                                                                                     |                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/control_s_axi_U/int_start_pc/p_0_in0_out[24]                                                                                                                     |                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/E[0]                                                                                                              | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_0[0]                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/p_0_in0_out[24]                                                                                                                     |                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.last_loop                                                                                              | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.last_loop                                                                                               | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/p_0_in0_out[16]                                                                                                                     |                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                        | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/E[0]                                                                                                              | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                    |                                                                                                                                                         |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_predicate_pred7039_state7_i_1_n_0                                   |                7 |              9 |         1.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_predicate_pred7039_state7_i_1_n_0                                   |                5 |              9 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr[8]_i_1_n_0                                                                                                           | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                    |                                                                                                                                                         |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                    |                                                                                                                                                         |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr[8]_i_1_n_0                                                                                                           | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                    |                                                                                                                                                         |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_predicate_pred7922_state5_i_1_n_0                                   |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_15_in                                                                                                             | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf[11]_i_1__0_n_0                                                       |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/full_n_reg[0]                                                                                                      | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf[11]_i_1_n_0                                                         |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_15_in                                                                                                             | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf[11]_i_1__0_n_0                                                       |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_predicate_pred7922_state5_i_1_n_0                                   |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/full_n_reg[0]                                                                                                      | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf[11]_i_1_n_0                                                         |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_predicate_pred7109_state7_i_1_n_0                                   |                8 |             11 |         1.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_predicate_pred7109_state7_i_1_n_0                                   |                6 |             11 |         1.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                  |                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                |                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                      |                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_predicate_pred7942_state7_i_1_n_0                                   |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                  |                                                                                                                                                         |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                |                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                  |                                                                                                                                                         |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                      |                                                                                                                                                         |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                |                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_predicate_pred7942_state7_i_1_n_0                                   |                9 |             12 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199_ap_start_reg_reg[0] |                                                                                                                                                         |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199_ap_start_reg_reg[0] |                                                                                                                                                         |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_predicate_pred7916_state7_i_1_n_0                                   |                9 |             13 |         1.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_predicate_pred7916_state7_i_1_n_0                                   |                8 |             13 |         1.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                            |                                                                                                                                                         |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                             |                                                                                                                                                         |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_predicate_pred7186_state5_i_1_n_0                                   |                7 |             14 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                    |                                                                                                                                                         |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_predicate_pred7186_state5_i_1_n_0                                   |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_from_i_relative_pc_1_fu_1040                                                                                 |                                                                                                                                                         |               12 |             15 |         1.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/ap_CS_fsm_state4                                                                                                                                                 |                                                                                                                                                         |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/control_s_axi_U/int_start_pc/p_0_in0_out[8]                                                                                                                      |                                                                                                                                                         |                3 |             15 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/control_s_axi_U/int_start_pc/start_pc_ce0_local                                                                                                                  |                                                                                                                                                         |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/ap_CS_fsm_state3                                                                                                                                                 |                                                                                                                                                         |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/ap_CS_fsm_state2                                                                                                                                                 |                                                                                                                                                         |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/p_0_in0_out[8]                                                                                                                      |                                                                                                                                                         |                3 |             15 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/start_pc_ce0_local                                                                                                                  |                                                                                                                                                         |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_from_i_relative_pc_1_fu_1040                                                                                 |                                                                                                                                                         |               14 |             15 |         1.07 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/ap_CS_fsm_state4                                                                                                                                                 |                                                                                                                                                         |                3 |             15 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/ap_CS_fsm_state3                                                                                                                                                 |                                                                                                                                                         |                2 |             15 |         7.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/ap_CS_fsm_state2                                                                                                                                                 |                                                                                                                                                         |                3 |             15 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_predicate_pred7534_state5_i_1_n_0                                   |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/shl_ln95_2_reg_33150[31]_i_1_n_0                                       |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/shl_ln95_2_reg_33150[15]_i_1_n_0                                       |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_predicate_pred7534_state5_i_1_n_0                                   |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/shl_ln95_2_reg_33150[15]_i_1_n_0                                       |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/shl_ln95_2_reg_33150[31]_i_1_n_0                                       |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/d_to_f_is_valid_2_reg_31980                                                                                    | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/d_to_f_is_valid_2_reg_3198    |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/control_s_axi_U/int_start_pc/p_0_in0_out[0]                                                                                                                      |                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/control_s_axi_U/aw_hs                                                                                                                                            |                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/d_to_f_is_valid_2_reg_31980                                                                                    | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/d_to_f_is_valid_2_reg_3198    |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/p_0_in0_out[0]                                                                                                                      |                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/control_s_axi_U/aw_hs                                                                                                                                            |                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                       |                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_predicate_pred7528_state7_i_1_n_0                                   |               10 |             17 |         1.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_7[0]                                      |                                                                                                                                                         |               10 |             17 |         1.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_predicate_pred7574_state5_i_1_n_0                                   |                4 |             17 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_7[0]                                      |                                                                                                                                                         |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_predicate_pred7528_state7_i_1_n_0                                   |                8 |             17 |         2.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_predicate_pred7574_state5_i_1_n_0                                   |               11 |             17 |         1.55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                       |                                                                                                                                                         |               10 |             21 |         2.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_predicate_pred7962_state5_i_1_n_0                                   |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_predicate_pred7962_state5_i_1_n_0                                   |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                         |                                                                                                                                                         |                9 |             24 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_predicate_pred7102_state5_i_1_n_0                                   |                8 |             29 |         3.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_predicate_pred7102_state5_i_1_n_0                                   |               12 |             29 |         2.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_18[0]                                         | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_23[0]                                         | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_22[0]                                         | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_21[0]                                         | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_20[0]                                         | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_2[0]                                          | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_19[0]                                         | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/accessing_hart_reg_31899_pp0_iter3_reg_reg[1]__0[0]                   |                                                                                                                                                         |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_17[0]                                         | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_16[0]                                         | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_15[0]                                         | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_14[0]                                         | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_25[0]                                         | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_24[0]                                         | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__1_7[0]                                          | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__1_6[0]                                          | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__1_5[0]                                          | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/accessing_hart_reg_31899_pp0_iter3_reg_reg[0]__0[0]                   |                                                                                                                                                         |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_3[0]                                          | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep[0]                                               |                                                                                                                                                         |               22 |             32 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__1_4[0]                                          | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7974_state5_reg_0[0]                                 |                                                                                                                                                         |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_26[0]                                         | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_27[0]                                         | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_28[0]                                         | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_29[0]                                         | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_31[0]                                         | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred8107_state5_reg[0]                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7998_state5_reg[0]                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                               |                                                                                                                                                         |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                               |                                                                                                                                                         |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/p_2472_in                                                                                                      |                                                                                                                                                         |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_to_w_is_load_1_reg_31930_pp0_iter3_reg_reg[0]_1[0]                  |                                                                                                                                                         |               21 |             32 |         1.52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_to_w_is_load_1_reg_31930_pp0_iter3_reg_reg[0]_0[0]                  |                                                                                                                                                         |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred8239_state5_reg[0]                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred8227_state5_reg[0]                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred8215_state5_reg[0]                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred8191_state5_reg[0]                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred8167_state5_reg[0]                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred8155_state5_reg[0]                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred8131_state5_reg[0]                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_13[0]                                         | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred8083_state5_reg[0]                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred8064_state7_reg[0]                                   |                                                                                                                                                         |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred8046_state5_reg[0]                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred8034_state5_reg[0]                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7998_state5_reg[0]                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_1[0]                                          | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_0[0]                                          | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__1_8[0]                                          | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_10[0]                                         | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2[0]                                            | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_11[0]                                         | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_12[0]                                         | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7962_state5_reg[0]                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7354_state5_reg[0]                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7318_state5_reg[0]                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7288_state7_reg[0]                                   |                                                                                                                                                         |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7258_state5_reg[0]                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7222_state5_reg[0]                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7192_state7_reg[0]                                   |                                                                                                                                                         |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7186_state5_reg[0]                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7144_state5_reg[0]                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7130_state5_reg[0]                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7046_state5_reg[0]                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7366_state5_reg[0]                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7032_state5_reg[0]                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7004_state5_reg[0]                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred6976_state5_reg[0]                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred6962_state5_reg[0]                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred6934_state5_reg[0]                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred6878_state5_reg[0]                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred6856_state7_reg[0]                                   |                                                                                                                                                         |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred6792_state5_reg[0]                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred6778_state5_reg[0]                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7706_state5_reg[0]                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7898_state5_reg[0]                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7874_state5_reg[0]                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7862_state5_reg[0]                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7838_state5_reg[0]                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7802_state5_reg[0]                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7790_state5_reg[0]                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7778_state5_reg[0]                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7766_state5_reg[0]                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7742_state5_reg[0]                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7730_state5_reg[0]                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred6764_state5_reg[0]                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7676_state7_reg[0]                                   |                                                                                                                                                         |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7646_state5_reg[0]                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7622_state5_reg[0]                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7610_state5_reg[0]                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7580_state7_reg[0]                                   |                                                                                                                                                         |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7522_state5_reg[0]                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7474_state5_reg[0]                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7450_state5_reg[0]                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7438_state5_reg[0]                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_4[0]                                          | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_49[0]                                         | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_48[0]                                         | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_47[0]                                         | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_46[0]                                         | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_45[0]                                         | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_44[0]                                         | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_43[0]                                         | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_42[0]                                         | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_41[0]                                         | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_40[0]                                         | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_5[0]                                          | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_39[0]                                         | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_38[0]                                         | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_37[0]                                         | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_36[0]                                         | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_35[0]                                         | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_34[0]                                         | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_33[0]                                         | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_32[0]                                         | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7910_state5_reg[0]                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_59[0]                                         | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred6721_state5_reg[0]                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred6735_state5_reg[0]                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred6743_state7_reg[0]                                   |                                                                                                                                                         |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_9[0]                                          | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_8[0]                                          | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_7[0]                                          | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_61[0]                                         | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_60[0]                                         | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_6[0]                                          | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_30[0]                                         | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_58[0]                                         | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_57[0]                                         | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_56[0]                                         | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_55[0]                                         | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_54[0]                                         | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_53[0]                                         | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_52[0]                                         | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_51[0]                                         | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_50[0]                                         | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_4[0]                                          | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_50[0]                                         | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_5[0]                                          | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_49[0]                                         | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_47[0]                                         | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_46[0]                                         | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_45[0]                                         | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_44[0]                                         | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_43[0]                                         | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_42[0]                                         | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_40[0]                                         | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_51[0]                                         | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_39[0]                                         | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_38[0]                                         | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_37[0]                                         | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_36[0]                                         | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_35[0]                                         | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_34[0]                                         | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_33[0]                                         | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_32[0]                                         | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_31[0]                                         | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_60[0]                                         | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred6792_state5_reg[0]                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred6778_state5_reg[0]                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred6764_state5_reg[0]                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred6721_state5_reg[0]                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred6735_state5_reg[0]                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred6743_state7_reg[0]                                   |                                                                                                                                                         |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_9[0]                                          | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_8[0]                                          | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_7[0]                                          | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_61[0]                                         | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_30[0]                                         | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_6[0]                                          | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_59[0]                                         | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_58[0]                                         | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_57[0]                                         | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_56[0]                                         | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_55[0]                                         | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_54[0]                                         | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_53[0]                                         | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_52[0]                                         | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_14[0]                                         | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_26[0]                                         | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_24[0]                                         | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_23[0]                                         | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_22[0]                                         | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_21[0]                                         | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_20[0]                                         | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_2[0]                                          | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_19[0]                                         | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_16[0]                                         | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_15[0]                                         | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_25[0]                                         | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_18[0]                                         | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/int_start_pc_ce1                                                                                                                    |                                                                                                                                                         |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_13[0]                                         | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_17[0]                                         | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                |                                                                                                                                                         |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/control_s_axi_U/int_running_hart_set[31]_i_1_n_0                                                                                                                 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/control_s_axi_U/int_ip_num[31]_i_1_n_0                                                                                                                           | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram[31]_i_1_n_0                                                                                                                         | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram[63]_i_1_n_0                                                                                                                         | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__1_5[0]                                          | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_3[0]                                          | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_29[0]                                         | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_28[0]                                         | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_27[0]                                         | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_48[0]                                         | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__1_4[0]                                          | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep[0]                                               |                                                                                                                                                         |               22 |             32 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/accessing_hart_reg_31899_pp0_iter3_reg_reg[1]__0[0]                   |                                                                                                                                                         |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/accessing_hart_reg_31899_pp0_iter3_reg_reg[0]__0[0]                   |                                                                                                                                                         |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_41[0]                                         | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__1_6[0]                                          | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__1_7[0]                                          | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__1_8[0]                                          | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2[0]                                            | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_0[0]                                          | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_1[0]                                          | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_10[0]                                         | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_11[0]                                         | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__2_12[0]                                         | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7874_state5_reg[0]                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred8083_state5_reg[0]                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred8064_state7_reg[0]                                   |                                                                                                                                                         |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred8046_state5_reg[0]                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred8034_state5_reg[0]                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7974_state5_reg_0[0]                                 |                                                                                                                                                         |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7962_state5_reg[0]                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7910_state5_reg[0]                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7898_state5_reg[0]                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred8107_state5_reg[0]                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7862_state5_reg[0]                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7838_state5_reg[0]                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7802_state5_reg[0]                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7790_state5_reg[0]                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7778_state5_reg[0]                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7766_state5_reg[0]                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7742_state5_reg[0]                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7730_state5_reg[0]                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_to_w_is_load_1_reg_31930_pp0_iter3_reg_reg[0]_1[0]                  |                                                                                                                                                         |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/p_2472_in                                                                                                      |                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                |                                                                                                                                                         |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/control_s_axi_U/int_running_hart_set[31]_i_1_n_0                                                                                                                 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/control_s_axi_U/int_ip_num[31]_i_1_n_0                                                                                                                           | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/control_s_axi_U/int_data_ram[63]_i_1_n_0                                                                                                                         | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/control_s_axi_U/int_data_ram[31]_i_1_n_0                                                                                                                         | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/control_s_axi_U/int_start_pc/int_start_pc_ce1                                                                                                                    |                                                                                                                                                         |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred6856_state7_reg[0]                                   |                                                                                                                                                         |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred6878_state5_reg[0]                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_to_w_is_load_1_reg_31930_pp0_iter3_reg_reg[0]_0[0]                  |                                                                                                                                                         |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred8239_state5_reg[0]                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred8227_state5_reg[0]                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred8215_state5_reg[0]                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred8191_state5_reg[0]                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred8167_state5_reg[0]                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred8155_state5_reg[0]                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred8131_state5_reg[0]                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7144_state5_reg[0]                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7366_state5_reg[0]                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7354_state5_reg[0]                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7318_state5_reg[0]                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7288_state7_reg[0]                                   |                                                                                                                                                         |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7258_state5_reg[0]                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7222_state5_reg[0]                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7192_state7_reg[0]                                   |                                                                                                                                                         |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7186_state5_reg[0]                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7676_state7_reg[0]                                   |                                                                                                                                                         |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7706_state5_reg[0]                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7130_state5_reg[0]                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7046_state5_reg[0]                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7032_state5_reg[0]                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7004_state5_reg[0]                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred6976_state5_reg[0]                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred6962_state5_reg[0]                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred6934_state5_reg[0]                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7438_state5_reg[0]                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7622_state5_reg[0]                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7610_state5_reg[0]                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7580_state7_reg[0]                                   |                                                                                                                                                         |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7522_state5_reg[0]                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7474_state5_reg[0]                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7646_state5_reg[0]                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_predicate_pred7450_state5_reg[0]                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_6[0]                                      |                                                                                                                                                         |               18 |             33 |         1.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                             |                                                                                                                                                         |                6 |             33 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                           |                                                                                                                                                         |               11 |             33 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                           |                                                                                                                                                         |               16 |             33 |         2.06 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                             |                                                                                                                                                         |                8 |             33 |         4.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                           |                                                                                                                                                         |               10 |             33 |         3.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_6[0]                                      |                                                                                                                                                         |               19 |             33 |         1.74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                           |                                                                                                                                                         |               13 |             33 |         2.54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                    |                                                                                                                                                         |                8 |             33 |         4.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                    |                                                                                                                                                         |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                               |                                                                                                                                                         |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                         |                                                                                                                                                         |               14 |             35 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/dout_vld_reg_1[0]                                                                                                              |                                                                                                                                                         |               11 |             36 |         3.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/dout_vld_reg_1[0]                                                                                                              |                                                                                                                                                         |               12 |             36 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                                                                   |                                                                                                                                                         |                5 |             37 |         7.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                                                                   |                                                                                                                                                         |                5 |             37 |         7.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/E[0]                                                                                                   | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                5 |             37 |         7.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/E[0]                                                                                                   | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                5 |             37 |         7.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/f_state_fetch_pc_5_fu_27760                                                                                    |                                                                                                                                                         |               12 |             38 |         3.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/f_state_fetch_pc_5_fu_27760                                                                                    |                                                                                                                                                         |               11 |             38 |         3.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/empty_46_reg_3254                                                     |                                                                                                                                                         |               17 |             41 |         2.41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/empty_46_reg_3254                                                     |                                                                                                                                                         |                9 |             41 |         4.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                    |                                                                                                                                                         |               13 |             47 |         3.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                             |                                                                                                                                                         |                9 |             47 |         5.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |               43 |             49 |         1.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |               39 |             49 |         1.26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                         |               11 |             52 |         4.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                      |                                                                                                                                                         |               12 |             52 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                  |                                                                                                                                                         |                9 |             52 |         5.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                         |               12 |             52 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |               11 |             53 |         4.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                                               | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                7 |             53 |         7.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                                               | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |               11 |             53 |         4.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                8 |             53 |         6.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep_0[0]                                             |                                                                                                                                                         |               18 |             60 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep_0[0]                                             |                                                                                                                                                         |               17 |             60 |         3.53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                                                 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/E[0]                                                                                                               | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/push_0                                                                                                         |                                                                                                                                                         |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/push_0                                                                                                         |                                                                                                                                                         |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/E[0]                                                                                                               | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                                                 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/push                                                                  |                                                                                                                                                         |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/push                                                                  |                                                                                                                                                         |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/fifo_wrsp/E[0]                                                                                                                           | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |               15 |             64 |         4.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/ap_CS_fsm_state8                                                                                                                                                 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                8 |             64 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                                                             |                                                                                                                                                         |               20 |             64 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep_6[0]                                             |                                                                                                                                                         |               26 |             64 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/E[0]                                                                                                                          | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |               14 |             64 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/load_p1                                                                                                            |                                                                                                                                                         |               21 |             64 |         3.05 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_3_reg_331240                                                      | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               16 |             64 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep_6[0]                                             |                                                                                                                                                         |               24 |             64 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/tmp_valid_reg_0[0]                                                                                                                       |                                                                                                                                                         |               17 |             64 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_3_reg_331240                                                      | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_fu_996                    |               16 |             64 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/E[0]                                                                                                                          | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |               18 |             64 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                       | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |               30 |             64 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/load_p1                                                                                                            |                                                                                                                                                         |               21 |             64 |         3.05 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                                                             |                                                                                                                                                         |               19 |             64 |         3.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/E[0]                                                                                                                           | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |               23 |             64 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/tmp_valid_reg_0[0]                                                                                                                      |                                                                                                                                                         |               17 |             64 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/ap_CS_fsm_state8                                                                                                                                                 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                8 |             64 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/tmp_valid_reg_0[0]                                                                                                                      |                                                                                                                                                         |               19 |             64 |         3.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/tmp_valid_reg_0[0]                                                                                                                       |                                                                                                                                                         |               27 |             64 |         2.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                                    |                                                                                                                                                         |                9 |             66 |         7.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_vld_reg_0[0]                                                                                      |                                                                                                                                                         |               16 |             66 |         4.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                              |                                                                                                                                                         |               19 |             66 |         3.47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/E[0]                                                                                                    | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                9 |             66 |         7.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                              |                                                                                                                                                         |               21 |             66 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/E[0]                                                                                                    | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |                9 |             66 |         7.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_vld_reg_0[0]                                                                                      |                                                                                                                                                         |               18 |             66 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                                    |                                                                                                                                                         |                9 |             66 |         7.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                      |                                                                                                                                                         |               18 |             68 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                      |                                                                                                                                                         |               16 |             68 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                         |               16 |             68 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                      |                                                                                                                                                         |               13 |             68 |         5.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                      |                                                                                                                                                         |               14 |             68 |         4.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                         |               14 |             68 |         4.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                         |               16 |             68 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                         |               18 |             68 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/ost_ctrl_valid                                                                                                            | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |               18 |             71 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/ost_ctrl_valid                                                                                                            | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |               20 |             71 |         3.55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/ost_ctrl_valid                                                                                                             | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |               18 |             71 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/ost_ctrl_valid                                                                                                             | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |               18 |             71 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/full_n_reg[0]                                                                                                      | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |               15 |             77 |         5.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_15_in                                                                                                             | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |               16 |             77 |         4.81 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/full_n_reg[0]                                                                                                      | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |               16 |             77 |         4.81 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_15_in                                                                                                             | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |               16 |             77 |         4.81 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/ap_CS_fsm_state5                                                                                                                                                 |                                                                                                                                                         |               22 |             89 |         4.05 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/ap_CS_fsm_state5                                                                                                                                                 |                                                                                                                                                         |               27 |             89 |         3.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/next_req                                                                                                           | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |               31 |            104 |         3.35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                                                            | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |               27 |            104 |         3.85 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/next_req                                                                                                           | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |               29 |            104 |         3.59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                                                            | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |               34 |            104 |         3.06 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |               59 |            126 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                      |               65 |            126 |         1.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/p_2182_in                                                             |                                                                                                                                                         |               38 |            126 |         3.32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/p_2182_in                                                             |                                                                                                                                                         |               42 |            126 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_3_reg_331240                                                      |                                                                                                                                                         |               52 |            192 |         3.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/nbc_3_reg_331240                                                      |                                                                                                                                                         |               52 |            192 |         3.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 |                                                                                                                                                         |              160 |            398 |         2.49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter6_reg0_out                                 |                                                                                                                                                         |              150 |            398 |         2.65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_ready_int                                                          |                                                                                                                                                         |              116 |            419 |         3.61 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_ready_int                                                          |                                                                                                                                                         |              116 |            419 |         3.61 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/p_2145_in                                                                                                      |                                                                                                                                                         |              130 |            455 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/p_2145_in                                                                                                      |                                                                                                                                                         |              141 |            455 |         3.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 |                                                                                                                                                         |              388 |            621 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_8[0]                                      |                                                                                                                                                         |              255 |            822 |         3.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_8[0]                                      |                                                                                                                                                         |              230 |            822 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/p_2168_in                                                             |                                                                                                                                                         |              221 |           1115 |         5.05 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/p_2168_in                                                             |                                                                                                                                                         |              273 |           1115 |         4.08 |
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


