TimeQuest Timing Analyzer report for AP9
Fri Mar 17 16:13:29 2017
Quartus II 32-bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'clock_divider:U5|reg1Mhz'
 12. Slow 1200mV 85C Model Setup: 'clock_divider:U5|reg25Mhz'
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'ps2_keyboard:U3|dec_keyboard:U2|f3'
 15. Slow 1200mV 85C Model Setup: 'PS2_CLK'
 16. Slow 1200mV 85C Model Setup: 'clock_divider:U5|reg1Khz'
 17. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 18. Slow 1200mV 85C Model Hold: 'clock_divider:U5|reg25Mhz'
 19. Slow 1200mV 85C Model Hold: 'PS2_CLK'
 20. Slow 1200mV 85C Model Hold: 'clock_divider:U5|reg1Khz'
 21. Slow 1200mV 85C Model Hold: 'clock_divider:U5|reg1Mhz'
 22. Slow 1200mV 85C Model Hold: 'ps2_keyboard:U3|dec_keyboard:U2|f3'
 23. Slow 1200mV 85C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|scan_ready'
 24. Slow 1200mV 85C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|ready_set'
 25. Slow 1200mV 85C Model Removal: 'ps2_keyboard:U3|keyboard:U1|ready_set'
 26. Slow 1200mV 85C Model Removal: 'ps2_keyboard:U3|keyboard:U1|scan_ready'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'PS2_CLK'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_divider:U5|reg1Mhz'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_divider:U5|reg25Mhz'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'ps2_keyboard:U3|dec_keyboard:U2|f3'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_divider:U5|reg1Khz'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|ready_set'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|scan_ready'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 85C Model Metastability Report
 40. Slow 1200mV 0C Model Fmax Summary
 41. Slow 1200mV 0C Model Setup Summary
 42. Slow 1200mV 0C Model Hold Summary
 43. Slow 1200mV 0C Model Recovery Summary
 44. Slow 1200mV 0C Model Removal Summary
 45. Slow 1200mV 0C Model Minimum Pulse Width Summary
 46. Slow 1200mV 0C Model Setup: 'clock_divider:U5|reg1Mhz'
 47. Slow 1200mV 0C Model Setup: 'clock_divider:U5|reg25Mhz'
 48. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 49. Slow 1200mV 0C Model Setup: 'ps2_keyboard:U3|dec_keyboard:U2|f3'
 50. Slow 1200mV 0C Model Setup: 'PS2_CLK'
 51. Slow 1200mV 0C Model Setup: 'clock_divider:U5|reg1Khz'
 52. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 53. Slow 1200mV 0C Model Hold: 'clock_divider:U5|reg25Mhz'
 54. Slow 1200mV 0C Model Hold: 'PS2_CLK'
 55. Slow 1200mV 0C Model Hold: 'clock_divider:U5|reg1Khz'
 56. Slow 1200mV 0C Model Hold: 'clock_divider:U5|reg1Mhz'
 57. Slow 1200mV 0C Model Hold: 'ps2_keyboard:U3|dec_keyboard:U2|f3'
 58. Slow 1200mV 0C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|scan_ready'
 59. Slow 1200mV 0C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|ready_set'
 60. Slow 1200mV 0C Model Removal: 'ps2_keyboard:U3|keyboard:U1|ready_set'
 61. Slow 1200mV 0C Model Removal: 'ps2_keyboard:U3|keyboard:U1|scan_ready'
 62. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 63. Slow 1200mV 0C Model Minimum Pulse Width: 'PS2_CLK'
 64. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg1Mhz'
 65. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg25Mhz'
 66. Slow 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|dec_keyboard:U2|f3'
 67. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg1Khz'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|ready_set'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|scan_ready'
 70. Setup Times
 71. Hold Times
 72. Clock to Output Times
 73. Minimum Clock to Output Times
 74. Slow 1200mV 0C Model Metastability Report
 75. Fast 1200mV 0C Model Setup Summary
 76. Fast 1200mV 0C Model Hold Summary
 77. Fast 1200mV 0C Model Recovery Summary
 78. Fast 1200mV 0C Model Removal Summary
 79. Fast 1200mV 0C Model Minimum Pulse Width Summary
 80. Fast 1200mV 0C Model Setup: 'clock_divider:U5|reg1Mhz'
 81. Fast 1200mV 0C Model Setup: 'clock_divider:U5|reg25Mhz'
 82. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 83. Fast 1200mV 0C Model Setup: 'ps2_keyboard:U3|dec_keyboard:U2|f3'
 84. Fast 1200mV 0C Model Setup: 'PS2_CLK'
 85. Fast 1200mV 0C Model Setup: 'clock_divider:U5|reg1Khz'
 86. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 87. Fast 1200mV 0C Model Hold: 'clock_divider:U5|reg25Mhz'
 88. Fast 1200mV 0C Model Hold: 'PS2_CLK'
 89. Fast 1200mV 0C Model Hold: 'clock_divider:U5|reg1Khz'
 90. Fast 1200mV 0C Model Hold: 'ps2_keyboard:U3|dec_keyboard:U2|f3'
 91. Fast 1200mV 0C Model Hold: 'clock_divider:U5|reg1Mhz'
 92. Fast 1200mV 0C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|scan_ready'
 93. Fast 1200mV 0C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|ready_set'
 94. Fast 1200mV 0C Model Removal: 'ps2_keyboard:U3|keyboard:U1|ready_set'
 95. Fast 1200mV 0C Model Removal: 'ps2_keyboard:U3|keyboard:U1|scan_ready'
 96. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 97. Fast 1200mV 0C Model Minimum Pulse Width: 'PS2_CLK'
 98. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg1Mhz'
 99. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg25Mhz'
100. Fast 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|dec_keyboard:U2|f3'
101. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg1Khz'
102. Fast 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|ready_set'
103. Fast 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|scan_ready'
104. Setup Times
105. Hold Times
106. Clock to Output Times
107. Minimum Clock to Output Times
108. Fast 1200mV 0C Model Metastability Report
109. Multicorner Timing Analysis Summary
110. Setup Times
111. Hold Times
112. Clock to Output Times
113. Minimum Clock to Output Times
114. Board Trace Model Assignments
115. Input Transition Times
116. Signal Integrity Metrics (Slow 1200mv 0c Model)
117. Signal Integrity Metrics (Slow 1200mv 85c Model)
118. Signal Integrity Metrics (Fast 1200mv 0c Model)
119. Setup Transfers
120. Hold Transfers
121. Recovery Transfers
122. Removal Transfers
123. Report TCCS
124. Report RSKM
125. Unconstrained Paths
126. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition ;
; Revision Name      ; AP9                                                             ;
; Device Family      ; Cyclone IV E                                                    ;
; Device Name        ; EP4CE115F29C7                                                   ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Enabled                                                         ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                         ;
+----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------+
; Clock Name                             ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                    ;
+----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------+
; CLOCK_50                               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                               ;
; clock_divider:U5|reg1Khz               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divider:U5|reg1Khz }               ;
; clock_divider:U5|reg1Mhz               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divider:U5|reg1Mhz }               ;
; clock_divider:U5|reg25Mhz              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divider:U5|reg25Mhz }              ;
; PS2_CLK                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { PS2_CLK }                                ;
; ps2_keyboard:U3|dec_keyboard:U2|f3     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ps2_keyboard:U3|dec_keyboard:U2|f3 }     ;
; ps2_keyboard:U3|keyboard:U1|ready_set  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ps2_keyboard:U3|keyboard:U1|ready_set }  ;
; ps2_keyboard:U3|keyboard:U1|scan_ready ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ps2_keyboard:U3|keyboard:U1|scan_ready } ;
+----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                         ; Note                                                          ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
; 22.07 MHz  ; 22.07 MHz       ; clock_divider:U5|reg1Mhz           ;                                                               ;
; 88.79 MHz  ; 88.79 MHz       ; CLOCK_50                           ;                                                               ;
; 147.75 MHz ; 147.75 MHz      ; clock_divider:U5|reg25Mhz          ;                                                               ;
; 359.58 MHz ; 250.0 MHz       ; PS2_CLK                            ; limit due to minimum period restriction (max I/O toggle rate) ;
; 704.72 MHz ; 437.64 MHz      ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; limit due to minimum period restriction (tmin)                ;
; 710.73 MHz ; 437.64 MHz      ; clock_divider:U5|reg1Khz           ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                          ;
+------------------------------------+---------+---------------+
; Clock                              ; Slack   ; End Point TNS ;
+------------------------------------+---------+---------------+
; clock_divider:U5|reg1Mhz           ; -44.313 ; -4087.896     ;
; clock_divider:U5|reg25Mhz          ; -20.201 ; -1031.701     ;
; CLOCK_50                           ; -10.854 ; -4189.023     ;
; ps2_keyboard:U3|dec_keyboard:U2|f3 ; -4.166  ; -28.686       ;
; PS2_CLK                            ; -1.781  ; -35.716       ;
; clock_divider:U5|reg1Khz           ; -0.407  ; -0.457        ;
+------------------------------------+---------+---------------+


+-------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                          ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; CLOCK_50                           ; -2.066 ; -5.765        ;
; clock_divider:U5|reg25Mhz          ; -0.573 ; -4.684        ;
; PS2_CLK                            ; -0.186 ; -0.186        ;
; clock_divider:U5|reg1Khz           ; 0.104  ; 0.000         ;
; clock_divider:U5|reg1Mhz           ; 0.405  ; 0.000         ;
; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.405  ; 0.000         ;
+------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                          ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; ps2_keyboard:U3|keyboard:U1|scan_ready ; -3.841 ; -3.841        ;
; ps2_keyboard:U3|keyboard:U1|ready_set  ; -0.025 ; -0.025        ;
+----------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                          ;
+----------------------------------------+-------+---------------+
; Clock                                  ; Slack ; End Point TNS ;
+----------------------------------------+-------+---------------+
; ps2_keyboard:U3|keyboard:U1|ready_set  ; 0.122 ; 0.000         ;
; ps2_keyboard:U3|keyboard:U1|scan_ready ; 4.318 ; 0.000         ;
+----------------------------------------+-------+---------------+


+-----------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary               ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; CLOCK_50                               ; -3.000 ; -2146.903     ;
; PS2_CLK                                ; -3.000 ; -32.555       ;
; clock_divider:U5|reg1Mhz               ; -1.285 ; -531.990      ;
; clock_divider:U5|reg25Mhz              ; -1.285 ; -196.605      ;
; ps2_keyboard:U3|dec_keyboard:U2|f3     ; -1.285 ; -12.850       ;
; clock_divider:U5|reg1Khz               ; -1.285 ; -3.855        ;
; ps2_keyboard:U3|keyboard:U1|ready_set  ; -1.285 ; -1.285        ;
; ps2_keyboard:U3|keyboard:U1|scan_ready ; -1.285 ; -1.285        ;
+----------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divider:U5|reg1Mhz'                                                                                                                                             ;
+---------+--------------------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack   ; From Node                                        ; To Node                                 ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -44.313 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.081     ; 45.230     ;
; -44.276 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.081     ; 45.193     ;
; -44.101 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.081     ; 45.018     ;
; -44.054 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.077     ; 44.975     ;
; -44.021 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.081     ; 44.938     ;
; -44.004 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.081     ; 44.921     ;
; -43.992 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.081     ; 44.909     ;
; -43.856 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.081     ; 44.773     ;
; -43.655 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[7]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.081     ; 44.572     ;
; -43.487 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.081     ; 44.404     ;
; -43.463 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[4]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.077     ; 44.384     ;
; -43.441 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.084     ; 44.355     ;
; -43.396 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[5]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.077     ; 44.317     ;
; -43.396 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.084     ; 44.310     ;
; -43.394 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[2]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.082     ; 44.310     ;
; -43.343 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[1]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.080     ; 44.261     ;
; -43.201 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.084     ; 44.115     ;
; -43.165 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.079     ; 44.084     ;
; -43.154 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.080     ; 44.072     ;
; -43.147 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.077     ; 44.068     ;
; -43.144 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.084     ; 44.058     ;
; -43.120 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.079     ; 44.039     ;
; -43.109 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.084     ; 44.023     ;
; -43.102 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.077     ; 44.023     ;
; -43.092 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.084     ; 44.006     ;
; -42.988 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.085     ; 43.901     ;
; -42.978 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.081     ; 43.895     ;
; -42.958 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[0]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.083     ; 43.873     ;
; -42.956 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.084     ; 43.870     ;
; -42.954 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m3[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.084     ; 43.868     ;
; -42.949 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.077     ; 43.870     ;
; -42.943 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.085     ; 43.856     ;
; -42.933 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.081     ; 43.850     ;
; -42.932 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m3[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.084     ; 43.846     ;
; -42.925 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.079     ; 43.844     ;
; -42.924 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.084     ; 43.838     ;
; -42.907 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.077     ; 43.828     ;
; -42.904 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.077     ; 43.825     ;
; -42.886 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.083     ; 43.801     ;
; -42.879 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.084     ; 43.793     ;
; -42.878 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.075     ; 43.801     ;
; -42.868 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.079     ; 43.787     ;
; -42.860 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.073     ; 43.785     ;
; -42.850 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.077     ; 43.771     ;
; -42.841 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.083     ; 43.756     ;
; -42.833 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.079     ; 43.752     ;
; -42.820 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.081     ; 43.737     ;
; -42.816 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.079     ; 43.735     ;
; -42.815 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.077     ; 43.736     ;
; -42.798 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.077     ; 43.719     ;
; -42.791 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[9]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.075     ; 43.714     ;
; -42.775 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.081     ; 43.692     ;
; -42.755 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[7]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.084     ; 43.669     ;
; -42.748 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.085     ; 43.661     ;
; -42.746 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[9]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.075     ; 43.669     ;
; -42.738 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.081     ; 43.655     ;
; -42.709 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.077     ; 43.630     ;
; -42.701 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.081     ; 43.618     ;
; -42.695 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[11] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.078     ; 43.615     ;
; -42.691 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.085     ; 43.604     ;
; -42.691 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.077     ; 43.612     ;
; -42.684 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.084     ; 43.598     ;
; -42.681 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.081     ; 43.598     ;
; -42.680 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.079     ; 43.599     ;
; -42.662 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.073     ; 43.587     ;
; -42.662 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.077     ; 43.583     ;
; -42.656 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.085     ; 43.569     ;
; -42.652 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.077     ; 43.573     ;
; -42.650 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[11] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.078     ; 43.570     ;
; -42.648 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[13] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.083     ; 43.563     ;
; -42.646 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.083     ; 43.561     ;
; -42.646 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.081     ; 43.563     ;
; -42.639 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.085     ; 43.552     ;
; -42.637 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.080     ; 43.555     ;
; -42.629 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.081     ; 43.546     ;
; -42.627 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.084     ; 43.541     ;
; -42.626 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[3]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.082     ; 43.542     ;
; -42.617 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.077     ; 43.538     ;
; -42.603 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[13] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.083     ; 43.518     ;
; -42.600 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.077     ; 43.521     ;
; -42.599 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.079     ; 43.518     ;
; -42.592 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.084     ; 43.506     ;
; -42.591 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.084     ; 43.505     ;
; -42.589 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.083     ; 43.504     ;
; -42.581 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[4]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.080     ; 43.499     ;
; -42.580 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.081     ; 43.497     ;
; -42.575 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.084     ; 43.489     ;
; -42.554 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.083     ; 43.469     ;
; -42.551 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[9]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.075     ; 43.474     ;
; -42.547 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[7]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.077     ; 43.468     ;
; -42.537 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.083     ; 43.452     ;
; -42.533 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.077     ; 43.454     ;
; -42.530 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[5]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.080     ; 43.448     ;
; -42.523 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.081     ; 43.440     ;
; -42.504 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[9]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.071     ; 43.431     ;
; -42.503 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.085     ; 43.416     ;
; -42.502 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[7]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.077     ; 43.423     ;
; -42.494 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[2]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.085     ; 43.407     ;
; -42.494 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[9]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.075     ; 43.417     ;
; -42.493 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.081     ; 43.410     ;
+---------+--------------------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divider:U5|reg25Mhz'                                                                                                                                                  ;
+---------+------------------------------------------------------------+------------------------------------+--------------------------+---------------------------+--------------+------------+------------+
; Slack   ; From Node                                                  ; To Node                            ; Launch Clock             ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------+------------------------------------+--------------------------+---------------------------+--------------+------------+------------+
; -20.201 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.064      ; 22.263     ;
; -20.201 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.064      ; 22.263     ;
; -20.201 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.064      ; 22.263     ;
; -20.201 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.064      ; 22.263     ;
; -19.979 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.064      ; 22.041     ;
; -19.979 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.064      ; 22.041     ;
; -19.979 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.064      ; 22.041     ;
; -19.979 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.064      ; 22.041     ;
; -19.837 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.070      ; 21.905     ;
; -19.837 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.070      ; 21.905     ;
; -19.833 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.064      ; 21.895     ;
; -19.833 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.064      ; 21.895     ;
; -19.833 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.064      ; 21.895     ;
; -19.833 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.064      ; 21.895     ;
; -19.699 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.064      ; 21.761     ;
; -19.699 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.064      ; 21.761     ;
; -19.699 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.064      ; 21.761     ;
; -19.699 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.064      ; 21.761     ;
; -19.615 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.070      ; 21.683     ;
; -19.615 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.070      ; 21.683     ;
; -19.581 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.073      ; 21.652     ;
; -19.517 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.078      ; 21.593     ;
; -19.517 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.078      ; 21.593     ;
; -19.517 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.078      ; 21.593     ;
; -19.517 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.078      ; 21.593     ;
; -19.506 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.078      ; 21.582     ;
; -19.506 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.078      ; 21.582     ;
; -19.505 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.081      ; 21.584     ;
; -19.505 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.081      ; 21.584     ;
; -19.505 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.081      ; 21.584     ;
; -19.505 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.081      ; 21.584     ;
; -19.505 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.081      ; 21.584     ;
; -19.505 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.081      ; 21.584     ;
; -19.505 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.081      ; 21.584     ;
; -19.505 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.081      ; 21.584     ;
; -19.505 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.081      ; 21.584     ;
; -19.469 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.070      ; 21.537     ;
; -19.469 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.070      ; 21.537     ;
; -19.446 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.081      ; 21.525     ;
; -19.446 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.081      ; 21.525     ;
; -19.359 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.073      ; 21.430     ;
; -19.335 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.070      ; 21.403     ;
; -19.335 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.070      ; 21.403     ;
; -19.295 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.078      ; 21.371     ;
; -19.295 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.078      ; 21.371     ;
; -19.295 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.078      ; 21.371     ;
; -19.295 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.078      ; 21.371     ;
; -19.284 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|XP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.078      ; 21.360     ;
; -19.284 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.078      ; 21.360     ;
; -19.283 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.081      ; 21.362     ;
; -19.283 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.081      ; 21.362     ;
; -19.283 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.081      ; 21.362     ;
; -19.283 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.081      ; 21.362     ;
; -19.283 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.081      ; 21.362     ;
; -19.283 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.081      ; 21.362     ;
; -19.283 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.081      ; 21.362     ;
; -19.283 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.081      ; 21.362     ;
; -19.283 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.081      ; 21.362     ;
; -19.242 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.079      ; 21.319     ;
; -19.242 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.079      ; 21.319     ;
; -19.242 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.079      ; 21.319     ;
; -19.242 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.079      ; 21.319     ;
; -19.242 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[8]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.079      ; 21.319     ;
; -19.242 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.079      ; 21.319     ;
; -19.242 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.079      ; 21.319     ;
; -19.242 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.079      ; 21.319     ;
; -19.242 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.079      ; 21.319     ;
; -19.224 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.081      ; 21.303     ;
; -19.224 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.081      ; 21.303     ;
; -19.213 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.073      ; 21.284     ;
; -19.174 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.080      ; 21.252     ;
; -19.174 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.080      ; 21.252     ;
; -19.174 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.080      ; 21.252     ;
; -19.174 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.080      ; 21.252     ;
; -19.149 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.078      ; 21.225     ;
; -19.149 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.078      ; 21.225     ;
; -19.149 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.078      ; 21.225     ;
; -19.149 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.078      ; 21.225     ;
; -19.138 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|XP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.078      ; 21.214     ;
; -19.138 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.078      ; 21.214     ;
; -19.137 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.081      ; 21.216     ;
; -19.137 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.081      ; 21.216     ;
; -19.137 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.081      ; 21.216     ;
; -19.137 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.081      ; 21.216     ;
; -19.137 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.081      ; 21.216     ;
; -19.137 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.081      ; 21.216     ;
; -19.137 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.081      ; 21.216     ;
; -19.137 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.081      ; 21.216     ;
; -19.137 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.081      ; 21.216     ;
; -19.079 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.073      ; 21.150     ;
; -19.078 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.081      ; 21.157     ;
; -19.078 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.081      ; 21.157     ;
; -19.038 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.080      ; 21.116     ;
; -19.020 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|XP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.079      ; 21.097     ;
; -19.020 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|XP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.079      ; 21.097     ;
; -19.020 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|XP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.079      ; 21.097     ;
; -19.020 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|XP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.079      ; 21.097     ;
; -19.020 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|XP[8]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.079      ; 21.097     ;
; -19.020 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.079      ; 21.097     ;
; -19.020 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 1.079      ; 21.097     ;
+---------+------------------------------------------------------------+------------------------------------+--------------------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                    ;
+---------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                               ; To Node                                                                                                                             ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -10.854 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.831     ; 9.551      ;
; -10.854 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.831     ; 9.551      ;
; -10.853 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.825     ; 9.556      ;
; -10.846 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.775     ; 9.599      ;
; -10.846 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.775     ; 9.599      ;
; -10.844 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.769     ; 9.603      ;
; -10.831 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.831     ; 9.528      ;
; -10.831 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.831     ; 9.528      ;
; -10.830 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.825     ; 9.533      ;
; -10.823 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.775     ; 9.576      ;
; -10.823 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.775     ; 9.576      ;
; -10.821 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.769     ; 9.580      ;
; -10.800 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.831     ; 9.497      ;
; -10.800 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.831     ; 9.497      ;
; -10.799 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.825     ; 9.502      ;
; -10.792 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.775     ; 9.545      ;
; -10.792 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.775     ; 9.545      ;
; -10.790 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.769     ; 9.549      ;
; -10.784 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.831     ; 9.481      ;
; -10.784 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.831     ; 9.481      ;
; -10.783 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.825     ; 9.486      ;
; -10.776 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.775     ; 9.529      ;
; -10.776 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.775     ; 9.529      ;
; -10.774 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.813     ; 9.489      ;
; -10.774 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.813     ; 9.489      ;
; -10.774 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.781     ; 9.521      ;
; -10.774 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.781     ; 9.521      ;
; -10.774 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.769     ; 9.533      ;
; -10.772 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.807     ; 9.493      ;
; -10.772 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.775     ; 9.525      ;
; -10.751 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.813     ; 9.466      ;
; -10.751 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.813     ; 9.466      ;
; -10.751 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.781     ; 9.498      ;
; -10.751 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.781     ; 9.498      ;
; -10.749 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.807     ; 9.470      ;
; -10.749 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.775     ; 9.502      ;
; -10.743 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a28~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.799     ; 9.472      ;
; -10.743 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a28~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.799     ; 9.472      ;
; -10.741 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a28~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.793     ; 9.476      ;
; -10.741 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.832     ; 9.437      ;
; -10.741 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.832     ; 9.437      ;
; -10.740 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.826     ; 9.442      ;
; -10.733 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.776     ; 9.485      ;
; -10.733 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.776     ; 9.485      ;
; -10.731 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.770     ; 9.489      ;
; -10.720 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.813     ; 9.435      ;
; -10.720 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.813     ; 9.435      ;
; -10.720 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.781     ; 9.467      ;
; -10.720 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.781     ; 9.467      ;
; -10.720 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a28~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.799     ; 9.449      ;
; -10.720 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a28~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.799     ; 9.449      ;
; -10.718 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.807     ; 9.439      ;
; -10.718 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.775     ; 9.471      ;
; -10.718 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a28~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.793     ; 9.453      ;
; -10.713 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a23~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.806     ; 9.435      ;
; -10.713 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a23~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.806     ; 9.435      ;
; -10.712 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a23~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.800     ; 9.440      ;
; -10.704 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.813     ; 9.419      ;
; -10.704 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.813     ; 9.419      ;
; -10.704 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.781     ; 9.451      ;
; -10.704 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.781     ; 9.451      ;
; -10.702 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.807     ; 9.423      ;
; -10.702 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.775     ; 9.455      ;
; -10.693 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a4~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.799     ; 9.422      ;
; -10.693 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a4~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.799     ; 9.422      ;
; -10.691 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a4~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.793     ; 9.426      ;
; -10.690 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a23~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.806     ; 9.412      ;
; -10.690 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a23~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.806     ; 9.412      ;
; -10.689 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a28~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.799     ; 9.418      ;
; -10.689 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a28~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.799     ; 9.418      ;
; -10.689 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a23~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.800     ; 9.417      ;
; -10.687 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a28~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.793     ; 9.422      ;
; -10.687 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.831     ; 9.384      ;
; -10.687 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.831     ; 9.384      ;
; -10.686 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.825     ; 9.389      ;
; -10.679 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.775     ; 9.432      ;
; -10.679 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.775     ; 9.432      ;
; -10.677 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.769     ; 9.436      ;
; -10.673 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a28~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.799     ; 9.402      ;
; -10.673 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a28~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.799     ; 9.402      ;
; -10.671 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a28~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.793     ; 9.406      ;
; -10.670 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a4~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.799     ; 9.399      ;
; -10.670 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a4~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.799     ; 9.399      ;
; -10.668 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a4~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.793     ; 9.403      ;
; -10.661 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.831     ; 9.358      ;
; -10.661 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.831     ; 9.358      ;
; -10.661 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.814     ; 9.375      ;
; -10.661 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.814     ; 9.375      ;
; -10.661 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.782     ; 9.407      ;
; -10.661 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.782     ; 9.407      ;
; -10.660 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a3~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.823     ; 9.365      ;
; -10.660 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a3~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.823     ; 9.365      ;
; -10.660 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.825     ; 9.363      ;
; -10.659 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.808     ; 9.379      ;
; -10.659 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.776     ; 9.411      ;
; -10.658 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a3~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.817     ; 9.369      ;
; -10.657 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a22~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.817     ; 9.368      ;
; -10.657 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a22~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.817     ; 9.368      ;
; -10.655 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a22~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.811     ; 9.372      ;
; -10.653 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[8] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.832     ; 9.349      ;
+---------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ps2_keyboard:U3|dec_keyboard:U2|f3'                                                                                                                                                   ;
+--------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                      ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -4.166 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.293      ; 5.447      ;
; -4.085 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.287      ; 5.360      ;
; -4.066 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.287      ; 5.341      ;
; -4.065 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.287      ; 5.340      ;
; -4.015 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.293      ; 5.296      ;
; -3.829 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.287      ; 5.104      ;
; -3.787 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.293      ; 5.068      ;
; -3.780 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.287      ; 5.055      ;
; -3.749 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.287      ; 5.024      ;
; -3.653 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.293      ; 4.934      ;
; -3.636 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.287      ; 4.911      ;
; -3.466 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.293      ; 4.747      ;
; -3.425 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.293      ; 4.706      ;
; -3.261 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.293      ; 4.542      ;
; -3.233 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.293      ; 4.514      ;
; -3.215 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.293      ; 4.496      ;
; -3.164 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.293      ; 4.445      ;
; -3.109 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.293      ; 4.390      ;
; -3.096 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.293      ; 4.377      ;
; -3.036 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.293      ; 4.317      ;
; -2.973 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.293      ; 4.254      ;
; -2.947 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.293      ; 4.228      ;
; -2.918 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.293      ; 4.199      ;
; -2.896 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.293      ; 4.177      ;
; -2.891 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.293      ; 4.172      ;
; -2.890 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.293      ; 4.171      ;
; -2.882 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.293      ; 4.163      ;
; -2.874 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.293      ; 4.155      ;
; -2.820 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.293      ; 4.101      ;
; -2.780 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.293      ; 4.061      ;
; -2.669 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.293      ; 3.950      ;
; -2.646 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.287      ; 3.921      ;
; -2.581 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.287      ; 3.856      ;
; -2.491 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.287      ; 3.766      ;
; -2.464 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.287      ; 3.739      ;
; -2.412 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.287      ; 3.687      ;
; -2.371 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.287      ; 3.646      ;
; -2.369 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.287      ; 3.644      ;
; -2.340 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.287      ; 3.615      ;
; -2.331 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.287      ; 3.606      ;
; -2.305 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.287      ; 3.580      ;
; -2.284 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.287      ; 3.559      ;
; -2.256 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.287      ; 3.531      ;
; -2.230 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.287      ; 3.505      ;
; -2.181 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.287      ; 3.456      ;
; -2.153 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.287      ; 3.428      ;
; -2.126 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.293      ; 3.407      ;
; -2.083 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.287      ; 3.358      ;
; -2.024 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.293      ; 3.305      ;
; -1.969 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.287      ; 3.244      ;
; -1.952 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.293      ; 3.233      ;
; -1.881 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.293      ; 3.162      ;
; -1.797 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.287      ; 3.072      ;
; -1.754 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.287      ; 3.029      ;
; -1.750 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.287      ; 3.025      ;
; -1.746 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.293      ; 3.027      ;
; -1.713 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.287      ; 2.988      ;
; -1.690 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.293      ; 2.971      ;
; -1.536 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.293      ; 2.817      ;
; -1.455 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.287      ; 2.730      ;
; -1.436 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.287      ; 2.711      ;
; -1.394 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.287      ; 2.669      ;
; -1.386 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.287      ; 2.661      ;
; -1.320 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.287      ; 2.595      ;
; -1.297 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.287      ; 2.572      ;
; -1.256 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.287      ; 2.531      ;
; -1.254 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.287      ; 2.529      ;
; -1.245 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.287      ; 2.520      ;
; -1.239 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.287      ; 2.514      ;
; -1.195 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.287      ; 2.470      ;
; -1.182 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.287      ; 2.457      ;
; -1.091 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.287      ; 2.366      ;
; -1.091 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.287      ; 2.366      ;
; -0.964 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.287      ; 2.239      ;
; -0.923 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.287      ; 2.198      ;
; -0.666 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.287      ; 1.941      ;
; -0.665 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.287      ; 1.940      ;
; -0.664 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.287      ; 1.939      ;
; -0.576 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.293      ; 1.857      ;
; -0.426 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.287      ; 1.701      ;
; -0.419 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.078     ; 1.339      ;
; -0.418 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.078     ; 1.338      ;
; -0.417 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.078     ; 1.337      ;
; -0.414 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.078     ; 1.334      ;
; -0.370 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.072     ; 1.296      ;
; -0.370 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.072     ; 1.296      ;
; -0.369 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.072     ; 1.295      ;
; -0.369 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.072     ; 1.295      ;
; -0.076 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.078     ; 0.996      ;
; 0.131  ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.078     ; 0.789      ;
; 0.155  ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.078     ; 0.765      ;
; 0.186  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.078     ; 0.734      ;
+--------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PS2_CLK'                                                                                                                          ;
+--------+---------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.781 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.048     ; 2.751      ;
; -1.781 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.048     ; 2.751      ;
; -1.781 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.048     ; 2.751      ;
; -1.781 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.048     ; 2.751      ;
; -1.781 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.048     ; 2.751      ;
; -1.781 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.048     ; 2.751      ;
; -1.781 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.048     ; 2.751      ;
; -1.781 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.048     ; 2.751      ;
; -1.781 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.048     ; 2.751      ;
; -1.774 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.048     ; 2.744      ;
; -1.774 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.048     ; 2.744      ;
; -1.774 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.048     ; 2.744      ;
; -1.774 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.048     ; 2.744      ;
; -1.774 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.048     ; 2.744      ;
; -1.774 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.048     ; 2.744      ;
; -1.774 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.048     ; 2.744      ;
; -1.774 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.048     ; 2.744      ;
; -1.774 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.048     ; 2.744      ;
; -1.767 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.143     ; 2.642      ;
; -1.760 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.143     ; 2.635      ;
; -1.650 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.048     ; 2.620      ;
; -1.650 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.048     ; 2.620      ;
; -1.650 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.048     ; 2.620      ;
; -1.650 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.048     ; 2.620      ;
; -1.650 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.048     ; 2.620      ;
; -1.650 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.048     ; 2.620      ;
; -1.650 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.048     ; 2.620      ;
; -1.650 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.048     ; 2.620      ;
; -1.650 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.048     ; 2.620      ;
; -1.636 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.143     ; 2.511      ;
; -1.580 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.027     ; 2.571      ;
; -1.580 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.027     ; 2.571      ;
; -1.580 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.027     ; 2.571      ;
; -1.580 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.027     ; 2.571      ;
; -1.580 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.027     ; 2.571      ;
; -1.580 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.027     ; 2.571      ;
; -1.580 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.027     ; 2.571      ;
; -1.580 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.027     ; 2.571      ;
; -1.577 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.027     ; 2.568      ;
; -1.577 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.027     ; 2.568      ;
; -1.577 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.027     ; 2.568      ;
; -1.577 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.027     ; 2.568      ;
; -1.577 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.027     ; 2.568      ;
; -1.577 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.027     ; 2.568      ;
; -1.577 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.027     ; 2.568      ;
; -1.577 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.027     ; 2.568      ;
; -1.533 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.048     ; 2.503      ;
; -1.533 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.048     ; 2.503      ;
; -1.533 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.048     ; 2.503      ;
; -1.533 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.048     ; 2.503      ;
; -1.533 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.048     ; 2.503      ;
; -1.533 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.048     ; 2.503      ;
; -1.533 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.048     ; 2.503      ;
; -1.533 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.048     ; 2.503      ;
; -1.533 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.048     ; 2.503      ;
; -1.519 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.143     ; 2.394      ;
; -1.455 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.027     ; 2.446      ;
; -1.455 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.027     ; 2.446      ;
; -1.455 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.027     ; 2.446      ;
; -1.455 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.027     ; 2.446      ;
; -1.455 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.027     ; 2.446      ;
; -1.455 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.027     ; 2.446      ;
; -1.455 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.027     ; 2.446      ;
; -1.455 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.027     ; 2.446      ;
; -1.411 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.047     ; 2.382      ;
; -1.366 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.047     ; 2.337      ;
; -1.360 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.216     ; 2.162      ;
; -1.351 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.047     ; 2.322      ;
; -1.328 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.027     ; 2.319      ;
; -1.328 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.027     ; 2.319      ;
; -1.328 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.027     ; 2.319      ;
; -1.328 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.027     ; 2.319      ;
; -1.328 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.027     ; 2.319      ;
; -1.328 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.027     ; 2.319      ;
; -1.328 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.027     ; 2.319      ;
; -1.328 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.027     ; 2.319      ;
; -1.192 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.047     ; 2.163      ;
; -1.156 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.047     ; 2.127      ;
; -1.152 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.047     ; 2.123      ;
; -1.119 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.047     ; 2.090      ;
; -1.108 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.121     ; 2.005      ;
; -1.108 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.121     ; 2.005      ;
; -1.108 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.121     ; 2.005      ;
; -1.108 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.121     ; 2.005      ;
; -1.108 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.121     ; 2.005      ;
; -1.108 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.121     ; 2.005      ;
; -1.108 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.121     ; 2.005      ;
; -1.108 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.121     ; 2.005      ;
; -1.108 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.121     ; 2.005      ;
; -0.953 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.141     ; 1.830      ;
; -0.953 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.141     ; 1.830      ;
; -0.953 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.141     ; 1.830      ;
; -0.953 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.141     ; 1.830      ;
; -0.901 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.112     ; 1.807      ;
; -0.901 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.112     ; 1.807      ;
; -0.901 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.112     ; 1.807      ;
; -0.901 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.112     ; 1.807      ;
; -0.901 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.112     ; 1.807      ;
; -0.901 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.112     ; 1.807      ;
; -0.901 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.112     ; 1.807      ;
+--------+---------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divider:U5|reg1Khz'                                                                                                                                             ;
+--------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                           ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; -0.407 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.079     ; 1.326      ;
; -0.246 ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.079     ; 1.165      ;
; -0.050 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.079     ; 0.969      ;
; 0.154  ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|state ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.079     ; 0.765      ;
; 0.277  ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; 0.500        ; 2.582      ; 2.813      ;
; 0.475  ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; 0.500        ; 2.582      ; 2.615      ;
; 0.475  ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; 0.500        ; 2.582      ; 2.615      ;
+--------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                                        ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -2.066 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[0]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.048      ; 1.430      ;
; -1.809 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[1]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.048      ; 1.687      ;
; -1.590 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[0]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 3.048      ; 1.406      ;
; -1.507 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[2]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.048      ; 1.989      ;
; -1.370 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[1]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 3.048      ; 1.626      ;
; -1.005 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[2]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 3.048      ; 1.991      ;
; -0.215 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_0_dff                                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.048      ; 3.281      ;
; -0.144 ; clock_divider:U5|reg1Khz                                                                                                                         ; clock_divider:U5|reg1Khz                                                                                                                                       ; clock_divider:U5|reg1Khz  ; CLOCK_50    ; 0.000        ; 3.038      ; 3.342      ;
; -0.087 ; CLOCK_50                                                                                                                                         ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[0]                                            ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 3.048      ; 3.147      ;
; -0.024 ; clock_divider:U5|reg1Mhz                                                                                                                         ; clock_divider:U5|reg1Mhz                                                                                                                                       ; clock_divider:U5|reg1Mhz  ; CLOCK_50    ; 0.000        ; 3.037      ; 3.461      ;
; 0.035  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_1_dff                                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.048      ; 3.531      ;
; 0.170  ; CLOCK_50                                                                                                                                         ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[1]                                            ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 3.048      ; 3.404      ;
; 0.288  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[0]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.048      ; 3.784      ;
; 0.304  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_0_dff                                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 3.048      ; 3.300      ;
; 0.390  ; clock_divider:U5|reg1Khz                                                                                                                         ; clock_divider:U5|reg1Khz                                                                                                                                       ; clock_divider:U5|reg1Khz  ; CLOCK_50    ; -0.500       ; 3.038      ; 3.376      ;
; 0.402  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|full_dff                                   ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|full_dff                                                 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[1]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[1]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[2]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[2]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[3]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[3]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[4]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[4]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[5]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[5]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[6]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[6]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[7]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[7]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[8]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[8]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[9]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[9]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[10]                           ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[10]                                         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[11]                           ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[11]                                         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.403  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[0]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[0]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_0_dff                             ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_0_dff                                           ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.408  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|rd_ptr_lsb                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|rd_ptr_lsb                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.674      ;
; 0.408  ; clock_divider:U5|counter1Khz[0]                                                                                                                  ; clock_divider:U5|counter1Khz[0]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.674      ;
; 0.430  ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|address_reg_a[2]                                                           ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2]                                                                     ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.082      ; 0.698      ;
; 0.436  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[3]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[4]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.703      ;
; 0.436  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[5]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[6]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.703      ;
; 0.441  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[11] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[11]               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.708      ;
; 0.442  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[10]    ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[10]                  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.709      ;
; 0.460  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_2_dff                                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.048      ; 3.956      ;
; 0.472  ; CLOCK_50                                                                                                                                         ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[2]                                            ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 3.048      ; 3.706      ;
; 0.493  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[4]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a7~portb_address_reg0  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.366      ; 1.081      ;
; 0.521  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[3]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a7~portb_address_reg0  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.366      ; 1.109      ;
; 0.533  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[8]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.045      ; 4.026      ;
; 0.541  ; CLOCK_50                                                                                                                                         ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[0]                                            ; CLOCK_50                  ; CLOCK_50    ; -0.500       ; 3.048      ; 3.295      ;
; 0.550  ; clock_divider:U5|reg1Mhz                                                                                                                         ; clock_divider:U5|reg1Mhz                                                                                                                                       ; clock_divider:U5|reg1Mhz  ; CLOCK_50    ; -0.500       ; 3.037      ; 3.535      ;
; 0.573  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_1_dff                                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 3.048      ; 3.569      ;
; 0.574  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|wrreq_delaya[1]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|empty_dff                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.840      ;
; 0.599  ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|address_reg_a[1]                                                           ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1]                                                                     ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.866      ;
; 0.618  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a3~porta_address_reg0  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.431      ; 1.271      ;
; 0.619  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_1_dff                             ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_0_dff                                           ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.885      ;
; 0.635  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a3~porta_address_reg0  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.431      ; 1.288      ;
; 0.635  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a3~porta_address_reg0  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.431      ; 1.288      ;
; 0.635  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|wrreq_delaya[1]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|wrreq_delaya[0]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.901      ;
; 0.640  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[3]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[3]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.907      ;
; 0.641  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[5]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[5]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.908      ;
; 0.641  ; clock_divider:U5|counter1Mhz[6]                                                                                                                  ; clock_divider:U5|counter1Mhz[6]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.907      ;
; 0.645  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[2]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[2]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.912      ;
; 0.645  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[7]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[7]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.912      ;
; 0.645  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[2]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[3]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.912      ;
; 0.645  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[4]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[5]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.912      ;
; 0.645  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[7]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[8]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.912      ;
; 0.645  ; clock_divider:U5|counter1Mhz[2]                                                                                                                  ; clock_divider:U5|counter1Mhz[2]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.911      ;
; 0.646  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[4]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[4]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.913      ;
; 0.646  ; clock_divider:U5|counter1Mhz[7]                                                                                                                  ; clock_divider:U5|counter1Mhz[7]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.912      ;
; 0.646  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[0]                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.045      ; 4.139      ;
; 0.646  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[1]                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.045      ; 4.139      ;
; 0.646  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[2]                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.045      ; 4.139      ;
; 0.646  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[3]                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.045      ; 4.139      ;
; 0.646  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[4]                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.045      ; 4.139      ;
; 0.646  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[5]                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.045      ; 4.139      ;
; 0.646  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[6]                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.045      ; 4.139      ;
; 0.646  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[7]                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.045      ; 4.139      ;
; 0.646  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[8]                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.045      ; 4.139      ;
; 0.646  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[9]                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.045      ; 4.139      ;
; 0.646  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[10]                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.045      ; 4.139      ;
; 0.647  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a3~porta_address_reg0  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.431      ; 1.300      ;
; 0.647  ; clock_divider:U5|counter1Mhz[5]                                                                                                                  ; clock_divider:U5|counter1Mhz[5]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.913      ;
; 0.650  ; clock_divider:U5|counter1Mhz[8]                                                                                                                  ; clock_divider:U5|counter1Mhz[8]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.916      ;
; 0.654  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.431      ; 1.307      ;
; 0.654  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.353      ; 4.491      ;
; 0.654  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a3~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.380      ; 4.518      ;
; 0.655  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a3~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.374      ; 4.513      ;
; 0.655  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a3~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.374      ; 4.513      ;
; 0.656  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.922      ;
; 0.656  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[3]  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[3]                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.923      ;
; 0.657  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.923      ;
; 0.657  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.923      ;
; 0.657  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[1]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[1]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.924      ;
; 0.657  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[2]  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[2]                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.924      ;
; 0.657  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[10] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[10]               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.924      ;
; 0.657  ; clock_divider:U5|counter1Khz[14]                                                                                                                 ; clock_divider:U5|counter1Khz[14]                                                                                                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.079      ; 0.922      ;
; 0.658  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[6]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[6]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.925      ;
; 0.658  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[8]  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[8]                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.925      ;
; 0.658  ; clock_divider:U5|counter1Khz[12]                                                                                                                 ; clock_divider:U5|counter1Khz[12]                                                                                                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.079      ; 0.923      ;
; 0.659  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.925      ;
; 0.659  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]                      ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.925      ;
; 0.659  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[9]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[9]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.926      ;
; 0.659  ; clock_divider:U5|counter1Khz[16]                                                                                                                 ; clock_divider:U5|counter1Khz[16]                                                                                                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.079      ; 0.924      ;
; 0.660  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.926      ;
; 0.660  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.926      ;
; 0.660  ; clock_divider:U5|counter1Khz[10]                                                                                                                 ; clock_divider:U5|counter1Khz[10]                                                                                                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.079      ; 0.925      ;
; 0.661  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.927      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divider:U5|reg25Mhz'                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                             ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; -0.573 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[8]                                                ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[8] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 2.137      ; 1.280      ;
; -0.535 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[8]                                                ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[8] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 2.137      ; 1.318      ;
; -0.535 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[9]                                                ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[9] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 2.138      ; 1.319      ;
; -0.490 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[8]                                                ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[8] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 2.124      ; 1.350      ;
; -0.488 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[9]                                                ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[9] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 2.138      ; 1.366      ;
; -0.478 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0]                                                ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[0] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 2.136      ; 1.374      ;
; -0.351 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[9]                                                ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[9] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 2.137      ; 1.502      ;
; -0.288 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[11]                               ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3]                                                  ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.473      ; 1.391      ;
; -0.251 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[6]                                ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.481      ; 1.436      ;
; -0.247 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[10]                               ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2]                                                  ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.473      ; 1.432      ;
; -0.243 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[8]                                ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0]                                                  ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.484      ; 1.447      ;
; -0.115 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[9]                                ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1]                                                  ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.484      ; 1.575      ;
; -0.090 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[0]                                 ; vga:U4|TEXT_DRAWER:U3|XP[4]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.483      ; 1.599      ;
; 0.126  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[1]                                 ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[1]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.487      ; 1.819      ;
; 0.174  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[0]                                ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.481      ; 1.861      ;
; 0.230  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[5]                                ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.481      ; 1.917      ;
; 0.246  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[0]                                 ; vga:U4|TEXT_DRAWER:U3|XP[3]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.482      ; 1.934      ;
; 0.311  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[3]                                ; vga:U4|TEXT_DRAWER:U3|CHARADDR[6]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.466      ; 1.983      ;
; 0.313  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[3]                                ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.466      ; 1.985      ;
; 0.404  ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE                                                         ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; vga:U4|TEXT_DRAWER:U3|STATE[1]                                                           ; vga:U4|TEXT_DRAWER:U3|STATE[1]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]                                                         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[13]                                                        ; vga:U4|TEXT_DRAWER:U3|OUTDATA[13]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]                                                         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]                                                         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[3]                                                         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[3]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]                                                         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[5]                                                         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[5]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.405  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[16]                                                        ; vga:U4|TEXT_DRAWER:U3|OUTDATA[16]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]                                                         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[7]                                                         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[7]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[8]                                                         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[8]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[9]                                                         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[9]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[10]                                                        ; vga:U4|TEXT_DRAWER:U3|OUTDATA[10]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[11]                                                        ; vga:U4|TEXT_DRAWER:U3|OUTDATA[11]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[12]                                                        ; vga:U4|TEXT_DRAWER:U3|OUTDATA[12]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[14]                                                        ; vga:U4|TEXT_DRAWER:U3|OUTDATA[14]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[15]                                                        ; vga:U4|TEXT_DRAWER:U3|OUTDATA[15]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.669      ;
; 0.406  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]                                                        ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 0.669      ;
; 0.406  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]                                                        ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 0.669      ;
; 0.406  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]                                                        ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 0.669      ;
; 0.406  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]                                                        ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 0.669      ;
; 0.409  ; vga:U4|TEXT_DRAWER:U3|STATE[0]                                                           ; vga:U4|TEXT_DRAWER:U3|STATE[0]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.674      ;
; 0.417  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12]                               ; vga:U4|TEXT_DRAWER:U3|XP[4]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.470      ; 2.093      ;
; 0.443  ; vga:U4|TEXT_DRAWER:U3|PIXCNT[3]                                                          ; vga:U4|TEXT_DRAWER:U3|PIXCNT[3]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.708      ;
; 0.444  ; vga:U4|TEXT_DRAWER:U3|STATE[2]                                                           ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.709      ;
; 0.452  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9]                                                  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.717      ;
; 0.465  ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]                                                           ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.730      ;
; 0.482  ; vga:U4|TEXT_DRAWER:U3|STATE[0]                                                           ; vga:U4|TEXT_DRAWER:U3|STATE[1]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.747      ;
; 0.552  ; vga:U4|lpm_rom0:U5|altsyncram:altsyncram_component|altsyncram_nd71:auto_generated|q_a[5] ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]                                                   ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.789      ; 2.057      ;
; 0.553  ; vga:U4|lpm_rom0:U5|altsyncram:altsyncram_component|altsyncram_nd71:auto_generated|q_a[5] ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]                                                   ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.789      ; 2.058      ;
; 0.553  ; vga:U4|lpm_rom0:U5|altsyncram:altsyncram_component|altsyncram_nd71:auto_generated|q_a[5] ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]                                                   ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.789      ; 2.058      ;
; 0.554  ; vga:U4|lpm_rom0:U5|altsyncram:altsyncram_component|altsyncram_nd71:auto_generated|q_a[5] ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]                                                   ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.789      ; 2.059      ;
; 0.576  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12]                               ; vga:U4|TEXT_DRAWER:U3|PREVSIZE                                                      ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.469      ; 2.251      ;
; 0.591  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[1]                                 ; vga:U4|TEXT_DRAWER:U3|XP[5]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.487      ; 2.284      ;
; 0.591  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[1]                                 ; vga:U4|TEXT_DRAWER:U3|XP[4]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.487      ; 2.284      ;
; 0.596  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|HSYNC                                                    ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.860      ;
; 0.599  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0]                                                ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[4] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 2.089      ; 2.404      ;
; 0.599  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0]                                                ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[5] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 2.089      ; 2.404      ;
; 0.600  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0]                                                ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[1] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 2.089      ; 2.405      ;
; 0.600  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0]                                                ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[3] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 2.089      ; 2.405      ;
; 0.601  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0]                                                ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[0] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 2.089      ; 2.406      ;
; 0.602  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0]                                                ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[6] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 2.089      ; 2.407      ;
; 0.603  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0]                                                ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[2] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 2.089      ; 2.408      ;
; 0.603  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0]                                                ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[7] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 2.089      ; 2.408      ;
; 0.617  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[4]                                ; vga:U4|TEXT_DRAWER:U3|CHARADDR[7]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.466      ; 2.289      ;
; 0.617  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[0]                                 ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.485      ; 2.308      ;
; 0.619  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[4]                                ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.466      ; 2.291      ;
; 0.628  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12]                               ; vga:U4|TEXT_DRAWER:U3|YP[7]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.469      ; 2.303      ;
; 0.649  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12]                               ; vga:U4|TEXT_DRAWER:U3|XP[8]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.470      ; 2.325      ;
; 0.649  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12]                               ; vga:U4|TEXT_DRAWER:U3|XP[5]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.470      ; 2.325      ;
; 0.650  ; vga:U4|lpm_rom0:U5|altsyncram:altsyncram_component|altsyncram_nd71:auto_generated|q_a[4] ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]                                                   ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.789      ; 2.155      ;
; 0.651  ; vga:U4|lpm_rom0:U5|altsyncram:altsyncram_component|altsyncram_nd71:auto_generated|q_a[4] ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]                                                   ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.789      ; 2.156      ;
; 0.651  ; vga:U4|lpm_rom0:U5|altsyncram:altsyncram_component|altsyncram_nd71:auto_generated|q_a[4] ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]                                                   ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.789      ; 2.156      ;
; 0.652  ; vga:U4|lpm_rom0:U5|altsyncram:altsyncram_component|altsyncram_nd71:auto_generated|q_a[4] ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]                                                   ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.789      ; 2.157      ;
; 0.658  ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]                                                           ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.923      ;
; 0.659  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[2]                                ; vga:U4|TEXT_DRAWER:U3|CHARADDR[5]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.466      ; 2.331      ;
; 0.659  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[2]                                ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.466      ; 2.331      ;
; 0.659  ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]                                                          ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.924      ;
; 0.659  ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]                                                           ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.924      ;
; 0.660  ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]                                                           ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.925      ;
; 0.663  ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]                                                          ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.928      ;
; 0.666  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12]                               ; vga:U4|TEXT_DRAWER:U3|YP[4]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.472      ; 2.344      ;
; 0.666  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[1]                                                  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[1]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.930      ;
; 0.667  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4]                                                  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.932      ;
; 0.669  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7]                                                  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.934      ;
; 0.670  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[4]                                                  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[4]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.934      ;
; 0.672  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6]                                                  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.937      ;
; 0.675  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12]                               ; vga:U4|TEXT_DRAWER:U3|XP[6]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.470      ; 2.351      ;
; 0.678  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12]                               ; vga:U4|TEXT_DRAWER:U3|XP[7]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.470      ; 2.354      ;
; 0.680  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[3]                                                  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[3]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.944      ;
; 0.681  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1]                                                  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.946      ;
; 0.682  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6]                                                  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.946      ;
; 0.683  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7]                                                  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.947      ;
; 0.685  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[0]                                                  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[0]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.949      ;
; 0.685  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2]                                                  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.949      ;
; 0.687  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5]                                                  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.952      ;
; 0.688  ; vga:U4|lpm_rom0:U5|altsyncram:altsyncram_component|altsyncram_nd71:auto_generated|q_a[2] ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]                                                   ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.789      ; 2.193      ;
; 0.689  ; vga:U4|lpm_rom0:U5|altsyncram:altsyncram_component|altsyncram_nd71:auto_generated|q_a[2] ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]                                                   ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.789      ; 2.194      ;
; 0.689  ; vga:U4|lpm_rom0:U5|altsyncram:altsyncram_component|altsyncram_nd71:auto_generated|q_a[2] ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]                                                   ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.789      ; 2.194      ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PS2_CLK'                                                                                                                                                     ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                  ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -0.186 ; ps2_keyboard:U3|keyboard:U1|ready_set  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; ps2_keyboard:U3|keyboard:U1|ready_set ; PS2_CLK     ; 0.000        ; 3.645      ; 3.897      ;
; 0.350  ; ps2_keyboard:U3|keyboard:U1|ready_set  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; ps2_keyboard:U3|keyboard:U1|ready_set ; PS2_CLK     ; -0.500       ; 3.645      ; 3.933      ;
; 0.440  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 0.669      ;
; 0.445  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 0.674      ;
; 0.463  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.048      ; 0.697      ;
; 0.483  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.048      ; 0.717      ;
; 0.484  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.048      ; 0.718      ;
; 0.485  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.048      ; 0.719      ;
; 0.607  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.048      ; 0.841      ;
; 0.610  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.048      ; 0.844      ;
; 0.643  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.047      ; 0.876      ;
; 0.686  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.048      ; 0.920      ;
; 0.761  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.048      ; 0.995      ;
; 0.776  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5] ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.079      ; 1.041      ;
; 0.795  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2] ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.079      ; 1.060      ;
; 0.824  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7] ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.079      ; 1.089      ;
; 0.825  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1] ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.079      ; 1.090      ;
; 0.826  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3] ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.079      ; 1.091      ;
; 0.827  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6] ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.079      ; 1.092      ;
; 0.884  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.141      ; 1.211      ;
; 1.000  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0] ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.079      ; 1.265      ;
; 1.010  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.141      ; 1.337      ;
; 1.075  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4] ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.079      ; 1.340      ;
; 1.126  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.141      ; 1.453      ;
; 1.129  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.141      ; 1.456      ;
; 1.143  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.047      ; 1.376      ;
; 1.146  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.047      ; 1.379      ;
; 1.148  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.047      ; 1.381      ;
; 1.167  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.047      ; 1.400      ;
; 1.269  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.047      ; 1.502      ;
; 1.272  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.047      ; 1.505      ;
; 1.274  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.047      ; 1.507      ;
; 1.385  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.047      ; 1.618      ;
; 1.388  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.047      ; 1.621      ;
; 1.388  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.047      ; 1.621      ;
; 1.391  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.047      ; 1.624      ;
; 1.393  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.047      ; 1.626      ;
; 1.399  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.047      ; 1.632      ;
; 1.646  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.029      ; 1.861      ;
; 1.646  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.029      ; 1.861      ;
; 1.646  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.029      ; 1.861      ;
; 1.646  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.029      ; 1.861      ;
; 1.646  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.029      ; 1.861      ;
; 1.646  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.029      ; 1.861      ;
; 1.646  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.029      ; 1.861      ;
; 1.646  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.029      ; 1.861      ;
; 1.678  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; -0.002     ; 1.862      ;
; 1.678  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; -0.002     ; 1.862      ;
; 1.678  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; -0.002     ; 1.862      ;
; 1.678  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; -0.002     ; 1.862      ;
; 1.720  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.146      ; 2.052      ;
; 1.720  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.146      ; 2.052      ;
; 1.720  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.146      ; 2.052      ;
; 1.720  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.146      ; 2.052      ;
; 1.720  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.146      ; 2.052      ;
; 1.720  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.146      ; 2.052      ;
; 1.720  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.146      ; 2.052      ;
; 1.720  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.146      ; 2.052      ;
; 1.720  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.146      ; 2.052      ;
; 1.755  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.047      ; 1.988      ;
; 1.958  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.117      ; 2.261      ;
; 2.078  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.087      ; 2.351      ;
; 2.078  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.087      ; 2.351      ;
; 2.078  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.087      ; 2.351      ;
; 2.078  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.087      ; 2.351      ;
; 2.078  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.087      ; 2.351      ;
; 2.078  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.087      ; 2.351      ;
; 2.078  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.087      ; 2.351      ;
; 2.078  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.087      ; 2.351      ;
; 2.084  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.117      ; 2.387      ;
; 2.104  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.216      ; 2.506      ;
; 2.104  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.216      ; 2.506      ;
; 2.104  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.216      ; 2.506      ;
; 2.104  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.216      ; 2.506      ;
; 2.104  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.216      ; 2.506      ;
; 2.104  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.216      ; 2.506      ;
; 2.104  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.216      ; 2.506      ;
; 2.104  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.216      ; 2.506      ;
; 2.104  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.216      ; 2.506      ;
; 2.191  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.087      ; 2.464      ;
; 2.191  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.087      ; 2.464      ;
; 2.191  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.087      ; 2.464      ;
; 2.191  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.087      ; 2.464      ;
; 2.191  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.087      ; 2.464      ;
; 2.191  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.087      ; 2.464      ;
; 2.191  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.087      ; 2.464      ;
; 2.191  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.087      ; 2.464      ;
; 2.200  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.117      ; 2.503      ;
; 2.203  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.117      ; 2.506      ;
; 2.230  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.216      ; 2.632      ;
; 2.230  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.216      ; 2.632      ;
; 2.230  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.216      ; 2.632      ;
; 2.230  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.216      ; 2.632      ;
; 2.230  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.216      ; 2.632      ;
; 2.230  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.216      ; 2.632      ;
; 2.230  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.216      ; 2.632      ;
; 2.230  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.216      ; 2.632      ;
; 2.230  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.216      ; 2.632      ;
; 2.310  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.087      ; 2.583      ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divider:U5|reg1Khz'                                                                                                                                             ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                           ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; 0.104 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; -0.500       ; 2.803      ; 2.603      ;
; 0.124 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; -0.500       ; 2.803      ; 2.623      ;
; 0.124 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; -0.500       ; 2.803      ; 2.623      ;
; 0.409 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|state ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.079      ; 0.674      ;
; 0.607 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.079      ; 0.872      ;
; 0.798 ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.079      ; 1.063      ;
; 0.923 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.079      ; 1.188      ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divider:U5|reg1Mhz'                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                          ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.405 ; cpu_v32_5:U1|control_unit_v:control_v_dut|processing_instruction                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|processing_instruction ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; cpu_v32_5:U1|control_unit_v:control_v_dut|useDec                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|useDec                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; cpu_v32_5:U1|control_unit_v:control_v_dut|useCarry                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|useCarry               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[11]                                                ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[11]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[0]                                                 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[0]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; cpu_v32_5:U1|control_unit_v:control_v_dut|videoflag                                        ; cpu_v32_5:U1|control_unit_v:control_v_dut|videoflag              ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; cpu_v32_5:U1|control_unit_v:control_v_dut|wire_RW                                          ; cpu_v32_5:U1|control_unit_v:control_v_dut|wire_RW                ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.078      ; 0.669      ;
; 0.406 ; cpu_v32_5:U1|control_unit_v:control_v_dut|enable_alu                                       ; cpu_v32_5:U1|control_unit_v:control_v_dut|enable_alu             ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[10]                                                ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[10]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[15]                                                ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[15]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[9]                                                 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[9]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[12]                                                ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[12]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[6]                                                 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[6]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[17]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[17]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.077      ; 0.669      ;
; 0.436 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 0.701      ;
; 0.469 ; cpu_v32_5:U1|control_unit_v:control_v_dut|IR[0]                                            ; cpu_v32_5:U1|control_unit_v:control_v_dut|useCarry               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.078      ; 0.733      ;
; 0.646 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 0.911      ;
; 0.649 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 0.914      ;
; 0.649 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 0.914      ;
; 0.652 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 0.919      ;
; 0.653 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 0.918      ;
; 0.653 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 0.920      ;
; 0.654 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 0.921      ;
; 0.661 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 0.926      ;
; 0.669 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 0.936      ;
; 0.669 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[12]                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[12]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.077      ; 0.932      ;
; 0.670 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[11]                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[11]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.077      ; 0.933      ;
; 0.672 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 0.937      ;
; 0.673 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 0.940      ;
; 0.682 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[0]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[0]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 0.949      ;
; 0.690 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[7]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[7]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 0.957      ;
; 0.710 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[1]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[1]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 0.977      ;
; 0.744 ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][3]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[3]         ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.077      ; 1.007      ;
; 0.769 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[9]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.822      ; 1.307      ;
; 0.772 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[6]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.822      ; 1.310      ;
; 0.828 ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[3]                             ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[3]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 1.094      ;
; 0.832 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[0]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.819      ; 1.367      ;
; 0.858 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.123      ;
; 0.913 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[2]                                                 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[2]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.077      ; 1.176      ;
; 0.963 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.228      ;
; 0.966 ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][2]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[2]         ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.077      ; 1.229      ;
; 0.969 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 1.236      ;
; 0.969 ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][1]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[1]         ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.078      ; 1.233      ;
; 0.970 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 1.237      ;
; 0.976 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.241      ;
; 0.976 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.241      ;
; 0.977 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[0] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[0]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.819      ; 1.512      ;
; 0.978 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.243      ;
; 0.980 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.245      ;
; 0.980 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.245      ;
; 0.981 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[7]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 1.248      ;
; 0.981 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.246      ;
; 0.981 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.246      ;
; 0.985 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.250      ;
; 0.989 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[0] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[4]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.820      ; 1.525      ;
; 0.990 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[0] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[4]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.820      ; 1.526      ;
; 0.995 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[0]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[1]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 1.262      ;
; 0.996 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 1.263      ;
; 1.000 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[0]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 1.267      ;
; 1.000 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 1.267      ;
; 1.001 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 1.268      ;
; 1.003 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[0] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[9]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.820      ; 1.539      ;
; 1.005 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 1.272      ;
; 1.028 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[1]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 1.295      ;
; 1.030 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[10]                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[10]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.077      ; 1.293      ;
; 1.036 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[1]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.819      ; 1.571      ;
; 1.042 ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[2]                             ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[2]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 1.308      ;
; 1.045 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[0]                                            ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[0]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.116      ; 1.347      ;
; 1.046 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[0]                                                 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[0]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.107      ; 1.339      ;
; 1.081 ; cpu_v32_5:U1|control_unit_v:control_v_dut|opcode[1]                                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[16]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.340      ;
; 1.084 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.349      ;
; 1.088 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[15]                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[15]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.078      ; 1.352      ;
; 1.089 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.354      ;
; 1.090 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[7]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 1.357      ;
; 1.091 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 1.358      ;
; 1.096 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 1.363      ;
; 1.099 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.364      ;
; 1.100 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[12]                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[12]   ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.114      ; 1.400      ;
; 1.102 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.367      ;
; 1.102 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.367      ;
; 1.103 ; cpu_v32_5:U1|control_unit_v:control_v_dut|processing_instruction                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[0]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.116      ; 1.405      ;
; 1.104 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[5]                                                 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[5]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.077      ; 1.367      ;
; 1.104 ; cpu_v32_5:U1|control_unit_v:control_v_dut|processing_instruction                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[8]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.116      ; 1.406      ;
; 1.106 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.371      ;
; 1.107 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.372      ;
; 1.111 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.376      ;
; 1.121 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[0]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 1.388      ;
; 1.122 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[7]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 1.389      ;
; 1.126 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[0]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 1.393      ;
; 1.126 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 1.393      ;
; 1.131 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 1.398      ;
; 1.131 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[11]                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[11]   ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.114      ; 1.431      ;
; 1.140 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[0] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[7]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.820      ; 1.676      ;
; 1.141 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[0] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[7]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.820      ; 1.677      ;
; 1.149 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[1]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 1.416      ;
; 1.153 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[10]  ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.821      ; 1.690      ;
; 1.154 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[1]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 1.421      ;
; 1.154 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[10]                ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.821      ; 1.691      ;
; 1.156 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[7]                                                 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[7]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.115      ; 1.457      ;
; 1.164 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[3][5]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.077      ; 1.427      ;
+-------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ps2_keyboard:U3|dec_keyboard:U2|f3'                                                                                                                                                   ;
+-------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                      ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.405 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.078      ; 0.669      ;
; 0.432 ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.078      ; 0.696      ;
; 0.637 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.078      ; 0.901      ;
; 0.729 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.620      ; 1.565      ;
; 0.853 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.078      ; 1.117      ;
; 0.854 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.626      ; 1.696      ;
; 0.939 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.084      ; 1.209      ;
; 0.940 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.084      ; 1.210      ;
; 0.940 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.084      ; 1.210      ;
; 0.940 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.084      ; 1.210      ;
; 0.968 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.078      ; 1.232      ;
; 0.969 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.078      ; 1.233      ;
; 0.970 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.078      ; 1.234      ;
; 0.994 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.620      ; 1.830      ;
; 0.995 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.620      ; 1.831      ;
; 0.996 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.620      ; 1.832      ;
; 1.183 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.620      ; 2.019      ;
; 1.276 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.620      ; 2.112      ;
; 1.382 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.620      ; 2.218      ;
; 1.382 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.620      ; 2.218      ;
; 1.434 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.620      ; 2.270      ;
; 1.443 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.620      ; 2.279      ;
; 1.463 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.620      ; 2.299      ;
; 1.482 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.620      ; 2.318      ;
; 1.504 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.620      ; 2.340      ;
; 1.511 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.620      ; 2.347      ;
; 1.521 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.620      ; 2.357      ;
; 1.538 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.620      ; 2.374      ;
; 1.540 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.620      ; 2.376      ;
; 1.549 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.620      ; 2.385      ;
; 1.565 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.620      ; 2.401      ;
; 1.611 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.620      ; 2.447      ;
; 1.611 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.620      ; 2.447      ;
; 1.612 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.620      ; 2.448      ;
; 1.614 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.620      ; 2.450      ;
; 1.665 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.620      ; 2.501      ;
; 1.673 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.620      ; 2.509      ;
; 1.676 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.620      ; 2.512      ;
; 1.706 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.620      ; 2.542      ;
; 1.726 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.620      ; 2.562      ;
; 1.745 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.626      ; 2.587      ;
; 1.768 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.620      ; 2.604      ;
; 1.773 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.620      ; 2.609      ;
; 1.812 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.620      ; 2.648      ;
; 1.813 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.620      ; 2.649      ;
; 1.853 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.620      ; 2.689      ;
; 1.897 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.620      ; 2.733      ;
; 1.906 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.626      ; 2.748      ;
; 1.917 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.620      ; 2.753      ;
; 1.922 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.620      ; 2.758      ;
; 1.922 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.620      ; 2.758      ;
; 1.942 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.620      ; 2.778      ;
; 1.949 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.626      ; 2.791      ;
; 1.959 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.620      ; 2.795      ;
; 1.989 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.626      ; 2.831      ;
; 1.992 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.620      ; 2.828      ;
; 2.052 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.620      ; 2.888      ;
; 2.052 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.626      ; 2.894      ;
; 2.053 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.620      ; 2.889      ;
; 2.068 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.620      ; 2.904      ;
; 2.101 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.620      ; 2.937      ;
; 2.114 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.626      ; 2.956      ;
; 2.152 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.626      ; 2.994      ;
; 2.208 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.620      ; 3.044      ;
; 2.218 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.626      ; 3.060      ;
; 2.235 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.620      ; 3.071      ;
; 2.251 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.620      ; 3.087      ;
; 2.265 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.626      ; 3.107      ;
; 2.272 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.620      ; 3.108      ;
; 2.301 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.626      ; 3.143      ;
; 2.307 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.626      ; 3.149      ;
; 2.332 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.626      ; 3.174      ;
; 2.345 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.626      ; 3.187      ;
; 2.369 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.626      ; 3.211      ;
; 2.392 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.626      ; 3.234      ;
; 2.475 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.626      ; 3.317      ;
; 2.490 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.626      ; 3.332      ;
; 2.533 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.626      ; 3.375      ;
; 2.537 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.626      ; 3.379      ;
; 2.541 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.626      ; 3.383      ;
; 2.587 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.626      ; 3.429      ;
; 2.596 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.626      ; 3.438      ;
; 2.616 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.626      ; 3.458      ;
; 2.648 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.626      ; 3.490      ;
; 2.683 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.626      ; 3.525      ;
; 2.695 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.626      ; 3.537      ;
; 2.825 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.626      ; 3.667      ;
; 2.845 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.626      ; 3.687      ;
; 2.848 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.626      ; 3.690      ;
; 2.876 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.626      ; 3.718      ;
; 3.027 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.626      ; 3.869      ;
+-------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|scan_ready'                                                                                                                     ;
+--------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                           ; Launch Clock             ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; -3.841 ; ps2_keyboard:U3|dec_keyboard:U2|f2 ; ps2_keyboard:U3|dec_keyboard:U2|f ; clock_divider:U5|reg1Khz ; ps2_keyboard:U3|keyboard:U1|scan_ready ; 0.500        ; -2.803     ; 1.546      ;
+--------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|ready_set'                                                                                                                                            ;
+--------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                           ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.025 ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; 0.500        ; 1.994      ; 2.769      ;
; 0.498  ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; 1.000        ; 1.994      ; 2.746      ;
+--------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ps2_keyboard:U3|keyboard:U1|ready_set'                                                                                                                                            ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                           ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.122 ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; 0.000        ; 2.097      ; 2.637      ;
; 0.642 ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; -0.500       ; 2.097      ; 2.657      ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ps2_keyboard:U3|keyboard:U1|scan_ready'                                                                                                                     ;
+-------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                           ; Launch Clock             ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; 4.318 ; ps2_keyboard:U3|dec_keyboard:U2|f2 ; ps2_keyboard:U3|dec_keyboard:U2|f ; clock_divider:U5|reg1Khz ; ps2_keyboard:U3|keyboard:U1|scan_ready ; -0.500       ; -2.582     ; 1.432      ;
+-------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                 ;
+--------+--------------+----------------+------------+----------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------+----------+------------+---------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a1                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a12                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a120                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a120~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a120~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a120~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a121                    ;
+--------+--------------+----------------+------------+----------+------------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PS2_CLK'                                                                        ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; PS2_CLK ; Rise       ; PS2_CLK                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|ready_set    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ;
; 0.068  ; 0.256        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ;
; 0.068  ; 0.256        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ;
; 0.068  ; 0.256        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ;
; 0.068  ; 0.256        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ;
; 0.068  ; 0.256        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ;
; 0.068  ; 0.256        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ;
; 0.068  ; 0.256        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ;
; 0.068  ; 0.256        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ;
; 0.068  ; 0.256        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ;
; 0.081  ; 0.269        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ;
; 0.092  ; 0.280        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ;
; 0.092  ; 0.280        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ;
; 0.092  ; 0.280        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ;
; 0.092  ; 0.280        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ;
; 0.092  ; 0.280        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ;
; 0.092  ; 0.280        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ;
; 0.092  ; 0.280        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ;
; 0.092  ; 0.280        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ;
; 0.098  ; 0.286        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ;
; 0.098  ; 0.286        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ;
; 0.098  ; 0.286        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ;
; 0.098  ; 0.286        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ;
; 0.103  ; 0.291        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|ready_set    ;
; 0.221  ; 0.221        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[0]|clk                     ;
; 0.221  ; 0.221        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[1]|clk                     ;
; 0.221  ; 0.221        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[2]|clk                     ;
; 0.221  ; 0.221        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[3]|clk                     ;
; 0.221  ; 0.221        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[4]|clk                     ;
; 0.221  ; 0.221        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[5]|clk                     ;
; 0.221  ; 0.221        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[6]|clk                     ;
; 0.221  ; 0.221        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[7]|clk                     ;
; 0.221  ; 0.221        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[8]|clk                     ;
; 0.234  ; 0.234        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|READ_CHAR|clk                      ;
; 0.245  ; 0.245        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[0]|clk                   ;
; 0.245  ; 0.245        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[1]|clk                   ;
; 0.245  ; 0.245        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[2]|clk                   ;
; 0.245  ; 0.245        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[3]|clk                   ;
; 0.245  ; 0.245        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[4]|clk                   ;
; 0.245  ; 0.245        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[5]|clk                   ;
; 0.245  ; 0.245        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[6]|clk                   ;
; 0.245  ; 0.245        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[7]|clk                   ;
; 0.251  ; 0.251        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[0]|clk                       ;
; 0.251  ; 0.251        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[1]|clk                       ;
; 0.251  ; 0.251        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[2]|clk                       ;
; 0.251  ; 0.251        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[3]|clk                       ;
; 0.256  ; 0.256        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|ready_set|clk                      ;
; 0.319  ; 0.319        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; PS2_CLK~input|o                          ;
; 0.486  ; 0.706        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|ready_set    ;
; 0.491  ; 0.711        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ;
; 0.491  ; 0.711        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ;
; 0.491  ; 0.711        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ;
; 0.491  ; 0.711        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ;
; 0.497  ; 0.717        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ;
; 0.497  ; 0.717        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ;
; 0.497  ; 0.717        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ;
; 0.497  ; 0.717        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ;
; 0.497  ; 0.717        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ;
; 0.497  ; 0.717        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ;
; 0.497  ; 0.717        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ;
; 0.497  ; 0.717        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; PS2_CLK~input|i                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; PS2_CLK~input|i                          ;
; 0.507  ; 0.727        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ;
; 0.519  ; 0.739        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ;
; 0.519  ; 0.739        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ;
; 0.519  ; 0.739        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ;
; 0.519  ; 0.739        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ;
; 0.519  ; 0.739        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ;
; 0.519  ; 0.739        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ;
; 0.519  ; 0.739        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ;
; 0.519  ; 0.739        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ;
; 0.519  ; 0.739        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ;
; 0.681  ; 0.681        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; PS2_CLK~input|o                          ;
; 0.742  ; 0.742        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; U3|U1|ready_set|clk                      ;
; 0.747  ; 0.747        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; U3|U1|INCNT[0]|clk                       ;
; 0.747  ; 0.747        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; U3|U1|INCNT[1]|clk                       ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_divider:U5|reg1Mhz'                                                                           ;
+--------+--------------+----------------+------------+--------------------------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                    ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+------------+--------------------------+------------+---------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[10]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[11]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[12]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[13]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[14]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[15]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[2]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[3]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[4]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[5]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[6]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[7]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[8]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[9]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[10]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[11]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[12]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[13]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[14]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[15]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[17]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[2]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[3]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[4]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[5]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[6]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[7]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[8]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[9]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|enable_alu_prev  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[11]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[13]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[1]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[3]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[7]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[8]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[9]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|resetStage       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[0]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[10]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[11]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[12]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[13]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[14]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[15]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[16]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[17]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[18]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[19]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[1]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[20]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[21]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[22]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[23]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[24]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[25]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[26]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[27]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[28]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[29]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[2]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[30]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[31]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[3]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[4]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[5]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[6]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[7]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[8]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[9]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[10] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[11] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[12] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[13] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[14] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[15] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[2]  ;
+--------+--------------+----------------+------------+--------------------------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_divider:U5|reg25Mhz'                                                               ;
+--------+--------------+----------------+------------+---------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                     ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------+---------------------------+------------+---------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[4]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[5]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[6]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[7]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[8]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[9]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[0]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[10]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[11]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[12]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[13]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[14]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[15]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[16]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[17]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[18]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[19]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[1]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[20]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[2]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[3]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[4]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[5]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[6]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[7]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[8]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[9]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNAUX[3]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[10]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[11]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[12]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[13]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[14]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[15]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[16]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[3]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[5]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[7]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[8]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[9]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[0]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[3]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVSIZE        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[4]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[5]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|STATE[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|STATE[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|STATE[2]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[6]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[7]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[8]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[6]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[7]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|HSYNC ;
+--------+--------------+----------------+------------+---------------------------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ps2_keyboard:U3|dec_keyboard:U2|f3'                                                                            ;
+--------+--------------+----------------+------------------+------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+------------------------------------+------------+----------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ;
; 0.240  ; 0.428        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ;
; 0.240  ; 0.428        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ;
; 0.240  ; 0.428        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ;
; 0.240  ; 0.428        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ;
; 0.240  ; 0.428        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ;
; 0.240  ; 0.428        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ;
; 0.240  ; 0.428        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ;
; 0.240  ; 0.428        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ;
; 0.240  ; 0.428        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ;
; 0.240  ; 0.428        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ;
; 0.346  ; 0.566        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ;
; 0.346  ; 0.566        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ;
; 0.346  ; 0.566        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ;
; 0.346  ; 0.566        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ;
; 0.346  ; 0.566        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ;
; 0.346  ; 0.566        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ;
; 0.346  ; 0.566        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ;
; 0.346  ; 0.566        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ;
; 0.346  ; 0.566        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ;
; 0.346  ; 0.566        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ;
; 0.390  ; 0.390        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|inclk[0]                    ;
; 0.390  ; 0.390        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|outclk                      ;
; 0.393  ; 0.393        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[0]|clk                       ;
; 0.393  ; 0.393        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[1]|clk                       ;
; 0.393  ; 0.393        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[2]|clk                       ;
; 0.393  ; 0.393        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[3]|clk                       ;
; 0.393  ; 0.393        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[4]|clk                       ;
; 0.393  ; 0.393        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[5]|clk                       ;
; 0.393  ; 0.393        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[6]|clk                       ;
; 0.393  ; 0.393        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[7]|clk                       ;
; 0.393  ; 0.393        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[0]|clk                              ;
; 0.393  ; 0.393        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[1]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3|q                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3|q                                   ;
; 0.602  ; 0.602        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[0]|clk                       ;
; 0.602  ; 0.602        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[1]|clk                       ;
; 0.602  ; 0.602        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[2]|clk                       ;
; 0.602  ; 0.602        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[3]|clk                       ;
; 0.602  ; 0.602        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[4]|clk                       ;
; 0.602  ; 0.602        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[5]|clk                       ;
; 0.602  ; 0.602        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[6]|clk                       ;
; 0.602  ; 0.602        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[7]|clk                       ;
; 0.602  ; 0.602        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[0]|clk                              ;
; 0.602  ; 0.602        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[1]|clk                              ;
; 0.605  ; 0.605        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|inclk[0]                    ;
; 0.605  ; 0.605        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|outclk                      ;
+--------+--------------+----------------+------------------+------------------------------------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_divider:U5|reg1Khz'                                                                     ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f2    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f3    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|state ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f2    ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f3    ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|state ;
; 0.305  ; 0.493        ; 0.188          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f2    ;
; 0.305  ; 0.493        ; 0.188          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f3    ;
; 0.305  ; 0.493        ; 0.188          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|state ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|inclk[0]           ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|outclk             ;
; 0.491  ; 0.491        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f2|clk                          ;
; 0.491  ; 0.491        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f3|clk                          ;
; 0.491  ; 0.491        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|state|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz|q                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz|q                          ;
; 0.509  ; 0.509        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f2|clk                          ;
; 0.509  ; 0.509        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f3|clk                          ;
; 0.509  ; 0.509        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|state|clk                       ;
; 0.516  ; 0.516        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|inclk[0]           ;
; 0.516  ; 0.516        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|outclk             ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|ready_set'                                                                      ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+----------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_ready ;
; 0.274  ; 0.462        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_ready ;
; 0.314  ; 0.534        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_ready ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|scan_ready|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|ready_set|q                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|ready_set|q                      ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|scan_ready|clk                   ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|scan_ready'                                                                 ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+-----------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|f ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|f ;
; 0.324  ; 0.544        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|f ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U2|f|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U1|scan_ready|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U1|scan_ready|q                ;
; 0.580  ; 0.580        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U2|f|clk                       ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; CLOCK_50  ; CLOCK_50                  ; 5.450 ; 5.611 ; Rise       ; CLOCK_50                  ;
; KEY[*]    ; PS2_CLK                   ; 3.751 ; 4.217 ; Rise       ; PS2_CLK                   ;
;  KEY[0]   ; PS2_CLK                   ; 3.751 ; 4.217 ; Rise       ; PS2_CLK                   ;
; PS2_DAT   ; PS2_CLK                   ; 3.562 ; 4.079 ; Rise       ; PS2_CLK                   ;
; KEY[*]    ; clock_divider:U5|reg25Mhz ; 3.170 ; 3.559 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  KEY[0]   ; clock_divider:U5|reg25Mhz ; 3.170 ; 3.559 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; CLOCK_50  ; CLOCK_50                  ; 0.087  ; -0.061 ; Rise       ; CLOCK_50                  ;
; KEY[*]    ; PS2_CLK                   ; -1.822 ; -2.247 ; Rise       ; PS2_CLK                   ;
;  KEY[0]   ; PS2_CLK                   ; -1.822 ; -2.247 ; Rise       ; PS2_CLK                   ;
; PS2_DAT   ; PS2_CLK                   ; -1.557 ; -2.049 ; Rise       ; PS2_CLK                   ;
; KEY[*]    ; clock_divider:U5|reg25Mhz ; 0.056  ; -0.307 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  KEY[0]   ; clock_divider:U5|reg25Mhz ; 0.056  ; -0.307 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                            ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; LEDR[*]   ; clock_divider:U5|reg1Mhz  ; 13.777 ; 13.668 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[0]  ; clock_divider:U5|reg1Mhz  ; 9.561  ; 9.615  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[1]  ; clock_divider:U5|reg1Mhz  ; 10.033 ; 9.967  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[2]  ; clock_divider:U5|reg1Mhz  ; 10.836 ; 10.766 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[3]  ; clock_divider:U5|reg1Mhz  ; 9.407  ; 9.452  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[4]  ; clock_divider:U5|reg1Mhz  ; 11.654 ; 11.441 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[5]  ; clock_divider:U5|reg1Mhz  ; 9.869  ; 9.826  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[6]  ; clock_divider:U5|reg1Mhz  ; 10.039 ; 10.030 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[7]  ; clock_divider:U5|reg1Mhz  ; 10.417 ; 10.346 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[8]  ; clock_divider:U5|reg1Mhz  ; 11.170 ; 11.033 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[9]  ; clock_divider:U5|reg1Mhz  ; 13.777 ; 13.668 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[10] ; clock_divider:U5|reg1Mhz  ; 9.246  ; 9.241  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[11] ; clock_divider:U5|reg1Mhz  ; 10.397 ; 10.305 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[12] ; clock_divider:U5|reg1Mhz  ; 9.886  ; 10.015 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[13] ; clock_divider:U5|reg1Mhz  ; 10.232 ; 10.266 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[14] ; clock_divider:U5|reg1Mhz  ; 9.742  ; 9.667  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[15] ; clock_divider:U5|reg1Mhz  ; 10.153 ; 10.254 ; Fall       ; clock_divider:U5|reg1Mhz  ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ;        ; 5.308  ; Rise       ; clock_divider:U5|reg25Mhz ;
; VGA_B[*]  ; clock_divider:U5|reg25Mhz ; 10.846 ; 10.677 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[0] ; clock_divider:U5|reg25Mhz ; 9.654  ; 9.568  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[1] ; clock_divider:U5|reg25Mhz ; 10.060 ; 9.952  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[2] ; clock_divider:U5|reg25Mhz ; 10.799 ; 10.640 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[3] ; clock_divider:U5|reg25Mhz ; 9.688  ; 9.588  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[4] ; clock_divider:U5|reg25Mhz ; 9.712  ; 9.615  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[5] ; clock_divider:U5|reg25Mhz ; 10.146 ; 9.994  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[6] ; clock_divider:U5|reg25Mhz ; 10.846 ; 10.677 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[7] ; clock_divider:U5|reg25Mhz ; 10.173 ; 10.033 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[8] ; clock_divider:U5|reg25Mhz ; 10.341 ; 10.230 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[9] ; clock_divider:U5|reg25Mhz ; 9.996  ; 10.006 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ; 5.355  ;        ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_G[*]  ; clock_divider:U5|reg25Mhz ; 10.204 ; 10.133 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[0] ; clock_divider:U5|reg25Mhz ; 9.259  ; 9.137  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[1] ; clock_divider:U5|reg25Mhz ; 9.155  ; 9.014  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[2] ; clock_divider:U5|reg25Mhz ; 9.271  ; 9.150  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[3] ; clock_divider:U5|reg25Mhz ; 9.149  ; 9.009  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[4] ; clock_divider:U5|reg25Mhz ; 8.749  ; 8.653  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[5] ; clock_divider:U5|reg25Mhz ; 8.730  ; 8.634  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[6] ; clock_divider:U5|reg25Mhz ; 8.914  ; 8.795  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[7] ; clock_divider:U5|reg25Mhz ; 9.218  ; 9.068  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[8] ; clock_divider:U5|reg25Mhz ; 9.441  ; 9.393  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[9] ; clock_divider:U5|reg25Mhz ; 10.204 ; 10.133 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_HS    ; clock_divider:U5|reg25Mhz ; 11.583 ; 11.446 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_R[*]  ; clock_divider:U5|reg25Mhz ; 11.878 ; 11.506 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[0] ; clock_divider:U5|reg25Mhz ; 10.908 ; 10.988 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[1] ; clock_divider:U5|reg25Mhz ; 10.241 ; 10.141 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[2] ; clock_divider:U5|reg25Mhz ; 9.928  ; 9.827  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[3] ; clock_divider:U5|reg25Mhz ; 9.900  ; 9.807  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[4] ; clock_divider:U5|reg25Mhz ; 10.836 ; 10.760 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[5] ; clock_divider:U5|reg25Mhz ; 9.605  ; 9.520  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[6] ; clock_divider:U5|reg25Mhz ; 10.727 ; 10.660 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[7] ; clock_divider:U5|reg25Mhz ; 10.983 ; 10.904 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[8] ; clock_divider:U5|reg25Mhz ; 10.888 ; 10.739 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[9] ; clock_divider:U5|reg25Mhz ; 11.878 ; 11.506 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_VS    ; clock_divider:U5|reg25Mhz ; 11.457 ; 11.439 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                    ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; LEDR[*]   ; clock_divider:U5|reg1Mhz  ; 8.893  ; 8.886  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[0]  ; clock_divider:U5|reg1Mhz  ; 9.198  ; 9.247  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[1]  ; clock_divider:U5|reg1Mhz  ; 9.648  ; 9.583  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[2]  ; clock_divider:U5|reg1Mhz  ; 10.420 ; 10.351 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[3]  ; clock_divider:U5|reg1Mhz  ; 9.047  ; 9.089  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[4]  ; clock_divider:U5|reg1Mhz  ; 11.204 ; 10.998 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[5]  ; clock_divider:U5|reg1Mhz  ; 9.491  ; 9.448  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[6]  ; clock_divider:U5|reg1Mhz  ; 9.655  ; 9.645  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[7]  ; clock_divider:U5|reg1Mhz  ; 10.017 ; 9.947  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[8]  ; clock_divider:U5|reg1Mhz  ; 10.739 ; 10.606 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[9]  ; clock_divider:U5|reg1Mhz  ; 13.297 ; 13.195 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[10] ; clock_divider:U5|reg1Mhz  ; 8.893  ; 8.886  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[11] ; clock_divider:U5|reg1Mhz  ; 9.998  ; 9.908  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[12] ; clock_divider:U5|reg1Mhz  ; 9.509  ; 9.631  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[13] ; clock_divider:U5|reg1Mhz  ; 9.840  ; 9.871  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[14] ; clock_divider:U5|reg1Mhz  ; 9.370  ; 9.297  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[15] ; clock_divider:U5|reg1Mhz  ; 9.818  ; 9.917  ; Fall       ; clock_divider:U5|reg1Mhz  ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ;        ; 5.120  ; Rise       ; clock_divider:U5|reg25Mhz ;
; VGA_B[*]  ; clock_divider:U5|reg25Mhz ; 9.283  ; 9.196  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[0] ; clock_divider:U5|reg25Mhz ; 9.283  ; 9.196  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[1] ; clock_divider:U5|reg25Mhz ; 9.673  ; 9.565  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[2] ; clock_divider:U5|reg25Mhz ; 10.381 ; 10.225 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[3] ; clock_divider:U5|reg25Mhz ; 9.316  ; 9.216  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[4] ; clock_divider:U5|reg25Mhz ; 9.339  ; 9.241  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[5] ; clock_divider:U5|reg25Mhz ; 9.755  ; 9.605  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[6] ; clock_divider:U5|reg25Mhz ; 10.426 ; 10.260 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[7] ; clock_divider:U5|reg25Mhz ; 9.781  ; 9.642  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[8] ; clock_divider:U5|reg25Mhz ; 9.940  ; 9.829  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[9] ; clock_divider:U5|reg25Mhz ; 9.609  ; 9.615  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ; 5.161  ;        ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_G[*]  ; clock_divider:U5|reg25Mhz ; 8.396  ; 8.299  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[0] ; clock_divider:U5|reg25Mhz ; 8.902  ; 8.781  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[1] ; clock_divider:U5|reg25Mhz ; 8.801  ; 8.662  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[2] ; clock_divider:U5|reg25Mhz ; 8.914  ; 8.794  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[3] ; clock_divider:U5|reg25Mhz ; 8.796  ; 8.656  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[4] ; clock_divider:U5|reg25Mhz ; 8.413  ; 8.317  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[5] ; clock_divider:U5|reg25Mhz ; 8.396  ; 8.299  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[6] ; clock_divider:U5|reg25Mhz ; 8.570  ; 8.451  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[7] ; clock_divider:U5|reg25Mhz ; 8.864  ; 8.715  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[8] ; clock_divider:U5|reg25Mhz ; 9.077  ; 9.027  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[9] ; clock_divider:U5|reg25Mhz ; 9.810  ; 9.737  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_HS    ; clock_divider:U5|reg25Mhz ; 11.131 ; 10.996 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_R[*]  ; clock_divider:U5|reg25Mhz ; 9.235  ; 9.149  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[0] ; clock_divider:U5|reg25Mhz ; 10.485 ; 10.557 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[1] ; clock_divider:U5|reg25Mhz ; 9.846  ; 9.745  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[2] ; clock_divider:U5|reg25Mhz ; 9.546  ; 9.445  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[3] ; clock_divider:U5|reg25Mhz ; 9.517  ; 9.424  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[4] ; clock_divider:U5|reg25Mhz ; 10.416 ; 10.339 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[5] ; clock_divider:U5|reg25Mhz ; 9.235  ; 9.149  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[6] ; clock_divider:U5|reg25Mhz ; 10.312 ; 10.244 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[7] ; clock_divider:U5|reg25Mhz ; 10.558 ; 10.477 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[8] ; clock_divider:U5|reg25Mhz ; 10.466 ; 10.319 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[9] ; clock_divider:U5|reg25Mhz ; 11.500 ; 11.126 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_VS    ; clock_divider:U5|reg25Mhz ; 11.013 ; 10.992 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                 ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                         ; Note                                                          ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
; 24.46 MHz  ; 24.46 MHz       ; clock_divider:U5|reg1Mhz           ;                                                               ;
; 93.72 MHz  ; 93.72 MHz       ; CLOCK_50                           ;                                                               ;
; 162.76 MHz ; 162.76 MHz      ; clock_divider:U5|reg25Mhz          ;                                                               ;
; 391.7 MHz  ; 250.0 MHz       ; PS2_CLK                            ; limit due to minimum period restriction (max I/O toggle rate) ;
; 777.0 MHz  ; 437.64 MHz      ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; limit due to minimum period restriction (tmin)                ;
; 788.02 MHz ; 437.64 MHz      ; clock_divider:U5|reg1Khz           ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                           ;
+------------------------------------+---------+---------------+
; Clock                              ; Slack   ; End Point TNS ;
+------------------------------------+---------+---------------+
; clock_divider:U5|reg1Mhz           ; -39.885 ; -3729.671     ;
; clock_divider:U5|reg25Mhz          ; -18.203 ; -924.836      ;
; CLOCK_50                           ; -9.795  ; -3732.515     ;
; ps2_keyboard:U3|dec_keyboard:U2|f3 ; -3.858  ; -26.458       ;
; PS2_CLK                            ; -1.553  ; -30.736       ;
; clock_divider:U5|reg1Khz           ; -0.269  ; -0.269        ;
+------------------------------------+---------+---------------+


+-------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                           ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; CLOCK_50                           ; -1.895 ; -5.330        ;
; clock_divider:U5|reg25Mhz          ; -0.395 ; -3.350        ;
; PS2_CLK                            ; -0.169 ; -0.169        ;
; clock_divider:U5|reg1Khz           ; 0.172  ; 0.000         ;
; clock_divider:U5|reg1Mhz           ; 0.354  ; 0.000         ;
; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.355  ; 0.000         ;
+------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                           ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; ps2_keyboard:U3|keyboard:U1|scan_ready ; -3.371 ; -3.371        ;
; ps2_keyboard:U3|keyboard:U1|ready_set  ; 0.087  ; 0.000         ;
+----------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                           ;
+----------------------------------------+-------+---------------+
; Clock                                  ; Slack ; End Point TNS ;
+----------------------------------------+-------+---------------+
; ps2_keyboard:U3|keyboard:U1|ready_set  ; 0.102 ; 0.000         ;
; ps2_keyboard:U3|keyboard:U1|scan_ready ; 3.915 ; 0.000         ;
+----------------------------------------+-------+---------------+


+-----------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; CLOCK_50                               ; -3.000 ; -2114.079     ;
; PS2_CLK                                ; -3.000 ; -32.555       ;
; clock_divider:U5|reg1Mhz               ; -1.285 ; -531.990      ;
; clock_divider:U5|reg25Mhz              ; -1.285 ; -196.605      ;
; ps2_keyboard:U3|dec_keyboard:U2|f3     ; -1.285 ; -12.850       ;
; clock_divider:U5|reg1Khz               ; -1.285 ; -3.855        ;
; ps2_keyboard:U3|keyboard:U1|ready_set  ; -1.285 ; -1.285        ;
; ps2_keyboard:U3|keyboard:U1|scan_ready ; -1.285 ; -1.285        ;
+----------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divider:U5|reg1Mhz'                                                                                                                                              ;
+---------+--------------------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack   ; From Node                                        ; To Node                                 ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -39.885 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.075     ; 40.809     ;
; -39.853 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.075     ; 40.777     ;
; -39.704 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.075     ; 40.628     ;
; -39.650 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.069     ; 40.580     ;
; -39.621 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.075     ; 40.545     ;
; -39.606 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.075     ; 40.530     ;
; -39.599 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.075     ; 40.523     ;
; -39.479 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.075     ; 40.403     ;
; -39.281 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[7]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.075     ; 40.205     ;
; -39.139 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.075     ; 40.063     ;
; -39.109 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[4]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.069     ; 40.039     ;
; -39.066 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.079     ; 39.986     ;
; -39.064 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[5]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.069     ; 39.994     ;
; -39.053 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[2]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.075     ; 39.977     ;
; -39.020 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.079     ; 39.940     ;
; -39.019 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[1]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.073     ; 39.945     ;
; -38.870 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.079     ; 39.790     ;
; -38.834 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.075     ; 39.758     ;
; -38.816 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.073     ; 39.742     ;
; -38.800 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.079     ; 39.720     ;
; -38.789 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.072     ; 39.716     ;
; -38.788 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.075     ; 39.712     ;
; -38.772 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.079     ; 39.692     ;
; -38.765 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.079     ; 39.685     ;
; -38.743 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.072     ; 39.670     ;
; -38.653 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[0]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.076     ; 39.576     ;
; -38.645 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.079     ; 39.565     ;
; -38.643 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.080     ; 39.562     ;
; -38.638 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.075     ; 39.562     ;
; -38.625 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.076     ; 39.548     ;
; -38.620 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m3[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.077     ; 39.542     ;
; -38.604 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.072     ; 39.531     ;
; -38.597 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.080     ; 39.516     ;
; -38.595 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m3[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.077     ; 39.517     ;
; -38.593 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.072     ; 39.520     ;
; -38.584 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.069     ; 39.514     ;
; -38.579 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.076     ; 39.502     ;
; -38.574 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.079     ; 39.494     ;
; -38.568 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.075     ; 39.492     ;
; -38.558 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.072     ; 39.485     ;
; -38.542 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.078     ; 39.463     ;
; -38.540 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.075     ; 39.464     ;
; -38.539 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.066     ; 39.472     ;
; -38.533 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.075     ; 39.457     ;
; -38.528 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.079     ; 39.448     ;
; -38.523 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.072     ; 39.450     ;
; -38.496 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.078     ; 39.417     ;
; -38.495 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.072     ; 39.422     ;
; -38.489 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.076     ; 39.412     ;
; -38.488 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.072     ; 39.415     ;
; -38.447 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[7]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.079     ; 39.367     ;
; -38.447 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.080     ; 39.366     ;
; -38.443 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.076     ; 39.366     ;
; -38.429 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.076     ; 39.352     ;
; -38.414 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[9]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.071     ; 39.342     ;
; -38.413 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.075     ; 39.337     ;
; -38.408 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.072     ; 39.335     ;
; -38.393 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.074     ; 39.318     ;
; -38.378 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.079     ; 39.298     ;
; -38.377 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.080     ; 39.296     ;
; -38.375 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.070     ; 39.304     ;
; -38.368 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.072     ; 39.295     ;
; -38.368 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[9]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.071     ; 39.296     ;
; -38.359 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.076     ; 39.282     ;
; -38.354 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.066     ; 39.287     ;
; -38.349 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.080     ; 39.268     ;
; -38.346 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.078     ; 39.267     ;
; -38.342 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.080     ; 39.261     ;
; -38.338 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.072     ; 39.265     ;
; -38.331 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[3]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.075     ; 39.255     ;
; -38.331 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.076     ; 39.254     ;
; -38.325 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[11] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.073     ; 39.251     ;
; -38.324 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.076     ; 39.247     ;
; -38.324 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.073     ; 39.250     ;
; -38.310 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.072     ; 39.237     ;
; -38.309 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[4]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.073     ; 39.235     ;
; -38.308 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.079     ; 39.228     ;
; -38.305 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.079     ; 39.225     ;
; -38.303 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.072     ; 39.230     ;
; -38.293 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.076     ; 39.216     ;
; -38.292 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.072     ; 39.219     ;
; -38.290 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[13] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.078     ; 39.211     ;
; -38.280 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.079     ; 39.200     ;
; -38.279 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[11] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.073     ; 39.205     ;
; -38.276 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.078     ; 39.197     ;
; -38.273 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.079     ; 39.193     ;
; -38.264 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[5]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.073     ; 39.190     ;
; -38.248 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.078     ; 39.169     ;
; -38.244 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[13] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.078     ; 39.165     ;
; -38.241 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.078     ; 39.162     ;
; -38.239 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.070     ; 39.168     ;
; -38.226 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[7]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.072     ; 39.153     ;
; -38.223 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.076     ; 39.146     ;
; -38.222 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.080     ; 39.141     ;
; -38.219 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[2]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.079     ; 39.139     ;
; -38.218 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[9]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.071     ; 39.146     ;
; -38.215 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[7]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.075     ; 39.139     ;
; -38.204 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.076     ; 39.127     ;
; -38.195 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.076     ; 39.118     ;
; -38.188 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.076     ; 39.111     ;
+---------+--------------------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divider:U5|reg25Mhz'                                                                                                                                                   ;
+---------+------------------------------------------------------------+------------------------------------+--------------------------+---------------------------+--------------+------------+------------+
; Slack   ; From Node                                                  ; To Node                            ; Launch Clock             ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------+------------------------------------+--------------------------+---------------------------+--------------+------------+------------+
; -18.203 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.962      ; 20.164     ;
; -18.203 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.962      ; 20.164     ;
; -18.203 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.962      ; 20.164     ;
; -18.203 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.962      ; 20.164     ;
; -18.038 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.962      ; 19.999     ;
; -18.038 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.962      ; 19.999     ;
; -18.038 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.962      ; 19.999     ;
; -18.038 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.962      ; 19.999     ;
; -17.891 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.962      ; 19.852     ;
; -17.891 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.962      ; 19.852     ;
; -17.891 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.962      ; 19.852     ;
; -17.891 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.962      ; 19.852     ;
; -17.847 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.969      ; 19.815     ;
; -17.847 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.969      ; 19.815     ;
; -17.776 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.962      ; 19.737     ;
; -17.776 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.962      ; 19.737     ;
; -17.776 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.962      ; 19.737     ;
; -17.776 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.962      ; 19.737     ;
; -17.682 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.969      ; 19.650     ;
; -17.682 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.969      ; 19.650     ;
; -17.606 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.972      ; 19.577     ;
; -17.555 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.977      ; 19.531     ;
; -17.555 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.977      ; 19.531     ;
; -17.555 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.977      ; 19.531     ;
; -17.555 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.977      ; 19.531     ;
; -17.548 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.980      ; 19.527     ;
; -17.548 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.980      ; 19.527     ;
; -17.548 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.980      ; 19.527     ;
; -17.548 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.980      ; 19.527     ;
; -17.548 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.980      ; 19.527     ;
; -17.548 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.980      ; 19.527     ;
; -17.548 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.980      ; 19.527     ;
; -17.548 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.980      ; 19.527     ;
; -17.548 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.980      ; 19.527     ;
; -17.537 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.977      ; 19.513     ;
; -17.537 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.977      ; 19.513     ;
; -17.535 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.969      ; 19.503     ;
; -17.535 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.969      ; 19.503     ;
; -17.494 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.980      ; 19.473     ;
; -17.494 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.980      ; 19.473     ;
; -17.441 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.972      ; 19.412     ;
; -17.420 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.969      ; 19.388     ;
; -17.420 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.969      ; 19.388     ;
; -17.390 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.977      ; 19.366     ;
; -17.390 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.977      ; 19.366     ;
; -17.390 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.977      ; 19.366     ;
; -17.390 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.977      ; 19.366     ;
; -17.383 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.980      ; 19.362     ;
; -17.383 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.980      ; 19.362     ;
; -17.383 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.980      ; 19.362     ;
; -17.383 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.980      ; 19.362     ;
; -17.383 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.980      ; 19.362     ;
; -17.383 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.980      ; 19.362     ;
; -17.383 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.980      ; 19.362     ;
; -17.383 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.980      ; 19.362     ;
; -17.383 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.980      ; 19.362     ;
; -17.372 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|XP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.977      ; 19.348     ;
; -17.372 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.977      ; 19.348     ;
; -17.329 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.980      ; 19.308     ;
; -17.329 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.980      ; 19.308     ;
; -17.294 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.972      ; 19.265     ;
; -17.293 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.978      ; 19.270     ;
; -17.293 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.978      ; 19.270     ;
; -17.293 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.978      ; 19.270     ;
; -17.293 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.978      ; 19.270     ;
; -17.293 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[8]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.978      ; 19.270     ;
; -17.293 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.978      ; 19.270     ;
; -17.293 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.978      ; 19.270     ;
; -17.293 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.978      ; 19.270     ;
; -17.293 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.978      ; 19.270     ;
; -17.243 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.977      ; 19.219     ;
; -17.243 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.977      ; 19.219     ;
; -17.243 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.977      ; 19.219     ;
; -17.243 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.977      ; 19.219     ;
; -17.236 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.980      ; 19.215     ;
; -17.236 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.980      ; 19.215     ;
; -17.236 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.980      ; 19.215     ;
; -17.236 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.980      ; 19.215     ;
; -17.236 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.980      ; 19.215     ;
; -17.236 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.980      ; 19.215     ;
; -17.236 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.980      ; 19.215     ;
; -17.236 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.980      ; 19.215     ;
; -17.236 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.980      ; 19.215     ;
; -17.225 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|XP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.977      ; 19.201     ;
; -17.225 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.977      ; 19.201     ;
; -17.212 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.980      ; 19.191     ;
; -17.212 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.980      ; 19.191     ;
; -17.212 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.980      ; 19.191     ;
; -17.212 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.980      ; 19.191     ;
; -17.182 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.980      ; 19.161     ;
; -17.182 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.980      ; 19.161     ;
; -17.179 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.972      ; 19.150     ;
; -17.128 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.977      ; 19.104     ;
; -17.128 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.977      ; 19.104     ;
; -17.128 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.977      ; 19.104     ;
; -17.128 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.977      ; 19.104     ;
; -17.128 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|XP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.978      ; 19.105     ;
; -17.128 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|XP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.978      ; 19.105     ;
; -17.128 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|XP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.978      ; 19.105     ;
; -17.128 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|XP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.978      ; 19.105     ;
+---------+------------------------------------------------------------+------------------------------------+--------------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                                                                                             ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -9.795 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.607     ; 8.708      ;
; -9.795 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.602     ; 8.713      ;
; -9.795 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.607     ; 8.708      ;
; -9.784 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.549     ; 8.755      ;
; -9.784 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.544     ; 8.760      ;
; -9.784 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.549     ; 8.755      ;
; -9.773 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.609     ; 8.684      ;
; -9.773 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.604     ; 8.689      ;
; -9.773 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.609     ; 8.684      ;
; -9.765 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.549     ; 8.736      ;
; -9.765 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.544     ; 8.741      ;
; -9.765 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.549     ; 8.736      ;
; -9.743 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.549     ; 8.714      ;
; -9.743 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.544     ; 8.719      ;
; -9.743 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.549     ; 8.714      ;
; -9.737 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.590     ; 8.667      ;
; -9.737 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.585     ; 8.672      ;
; -9.737 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.590     ; 8.667      ;
; -9.731 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.555     ; 8.696      ;
; -9.731 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.550     ; 8.701      ;
; -9.731 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.555     ; 8.696      ;
; -9.726 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.549     ; 8.697      ;
; -9.726 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.544     ; 8.702      ;
; -9.726 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.549     ; 8.697      ;
; -9.721 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a23~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.581     ; 8.660      ;
; -9.721 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a23~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.576     ; 8.665      ;
; -9.721 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a23~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.581     ; 8.660      ;
; -9.720 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.607     ; 8.633      ;
; -9.720 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.602     ; 8.638      ;
; -9.720 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.607     ; 8.633      ;
; -9.718 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.590     ; 8.648      ;
; -9.718 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.585     ; 8.653      ;
; -9.718 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.590     ; 8.648      ;
; -9.712 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.555     ; 8.677      ;
; -9.712 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.550     ; 8.682      ;
; -9.712 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.555     ; 8.677      ;
; -9.702 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a28~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.574     ; 8.648      ;
; -9.702 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a28~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.569     ; 8.653      ;
; -9.702 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a28~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.574     ; 8.648      ;
; -9.702 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a23~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.581     ; 8.641      ;
; -9.702 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a23~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.576     ; 8.646      ;
; -9.702 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a23~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.581     ; 8.641      ;
; -9.700 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.607     ; 8.613      ;
; -9.700 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.602     ; 8.618      ;
; -9.700 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.607     ; 8.613      ;
; -9.698 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.607     ; 8.611      ;
; -9.698 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.602     ; 8.616      ;
; -9.698 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.607     ; 8.611      ;
; -9.696 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.590     ; 8.626      ;
; -9.696 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.585     ; 8.631      ;
; -9.696 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.590     ; 8.626      ;
; -9.692 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[8] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.609     ; 8.603      ;
; -9.692 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[8] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.604     ; 8.608      ;
; -9.692 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[8] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.609     ; 8.603      ;
; -9.690 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.555     ; 8.655      ;
; -9.690 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.550     ; 8.660      ;
; -9.690 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.555     ; 8.655      ;
; -9.686 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a23~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.583     ; 8.623      ;
; -9.686 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a23~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.578     ; 8.628      ;
; -9.686 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a23~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.583     ; 8.623      ;
; -9.683 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a28~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.574     ; 8.629      ;
; -9.683 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a28~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.569     ; 8.634      ;
; -9.683 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a28~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.574     ; 8.629      ;
; -9.681 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.607     ; 8.594      ;
; -9.681 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.602     ; 8.599      ;
; -9.681 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.607     ; 8.594      ;
; -9.680 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a23~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.581     ; 8.619      ;
; -9.680 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a23~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.576     ; 8.624      ;
; -9.680 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a23~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.581     ; 8.619      ;
; -9.679 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.590     ; 8.609      ;
; -9.679 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.585     ; 8.614      ;
; -9.679 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.590     ; 8.609      ;
; -9.678 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a23~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.581     ; 8.617      ;
; -9.678 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a23~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.576     ; 8.622      ;
; -9.678 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a23~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.581     ; 8.617      ;
; -9.673 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.555     ; 8.638      ;
; -9.673 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.550     ; 8.643      ;
; -9.673 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.555     ; 8.638      ;
; -9.669 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.551     ; 8.638      ;
; -9.669 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.546     ; 8.643      ;
; -9.669 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.551     ; 8.638      ;
; -9.665 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a23~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.583     ; 8.602      ;
; -9.665 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a23~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.578     ; 8.607      ;
; -9.665 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a23~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.583     ; 8.602      ;
; -9.663 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a23~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.581     ; 8.602      ;
; -9.663 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a23~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.576     ; 8.607      ;
; -9.663 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a23~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.581     ; 8.602      ;
; -9.661 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a28~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.574     ; 8.607      ;
; -9.661 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a28~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.569     ; 8.612      ;
; -9.661 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a28~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.574     ; 8.607      ;
; -9.660 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.609     ; 8.571      ;
; -9.660 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.604     ; 8.576      ;
; -9.660 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.609     ; 8.571      ;
; -9.657 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a4~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.575     ; 8.602      ;
; -9.657 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a4~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.570     ; 8.607      ;
; -9.657 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a4~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.575     ; 8.602      ;
; -9.652 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.607     ; 8.565      ;
; -9.652 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.602     ; 8.570      ;
; -9.652 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.607     ; 8.565      ;
; -9.644 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a28~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.574     ; 8.590      ;
+--------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ps2_keyboard:U3|dec_keyboard:U2|f3'                                                                                                                                                    ;
+--------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                      ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -3.858 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.159      ; 5.006      ;
; -3.773 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.153      ; 4.915      ;
; -3.770 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.153      ; 4.912      ;
; -3.756 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.153      ; 4.898      ;
; -3.710 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.159      ; 4.858      ;
; -3.538 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.153      ; 4.680      ;
; -3.496 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.159      ; 4.644      ;
; -3.483 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.153      ; 4.625      ;
; -3.454 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.153      ; 4.596      ;
; -3.410 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.159      ; 4.558      ;
; -3.302 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.153      ; 4.444      ;
; -3.258 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.159      ; 4.406      ;
; -3.231 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.159      ; 4.379      ;
; -3.035 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.159      ; 4.183      ;
; -3.020 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.159      ; 4.168      ;
; -3.013 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.159      ; 4.161      ;
; -2.892 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.159      ; 4.040      ;
; -2.882 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.159      ; 4.030      ;
; -2.866 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.159      ; 4.014      ;
; -2.800 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.159      ; 3.948      ;
; -2.727 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.159      ; 3.875      ;
; -2.705 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.159      ; 3.853      ;
; -2.696 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.159      ; 3.844      ;
; -2.670 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.159      ; 3.818      ;
; -2.669 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.159      ; 3.817      ;
; -2.661 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.159      ; 3.809      ;
; -2.660 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.159      ; 3.808      ;
; -2.655 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.159      ; 3.803      ;
; -2.580 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.159      ; 3.728      ;
; -2.577 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.159      ; 3.725      ;
; -2.478 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.159      ; 3.626      ;
; -2.395 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.153      ; 3.537      ;
; -2.351 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.153      ; 3.493      ;
; -2.271 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.153      ; 3.413      ;
; -2.249 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.153      ; 3.391      ;
; -2.220 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.153      ; 3.362      ;
; -2.217 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.153      ; 3.359      ;
; -2.185 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.153      ; 3.327      ;
; -2.183 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.153      ; 3.325      ;
; -2.164 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.153      ; 3.306      ;
; -2.161 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.153      ; 3.303      ;
; -2.124 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.153      ; 3.266      ;
; -2.100 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.153      ; 3.242      ;
; -2.051 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.153      ; 3.193      ;
; -1.991 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.159      ; 3.139      ;
; -1.990 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.153      ; 3.132      ;
; -1.967 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.153      ; 3.109      ;
; -1.897 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.153      ; 3.039      ;
; -1.880 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.159      ; 3.028      ;
; -1.825 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.159      ; 2.973      ;
; -1.812 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.153      ; 2.954      ;
; -1.729 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.159      ; 2.877      ;
; -1.661 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.153      ; 2.803      ;
; -1.626 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.159      ; 2.774      ;
; -1.612 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.153      ; 2.754      ;
; -1.609 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.159      ; 2.757      ;
; -1.601 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.153      ; 2.743      ;
; -1.568 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.153      ; 2.710      ;
; -1.427 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.159      ; 2.575      ;
; -1.363 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.153      ; 2.505      ;
; -1.318 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.153      ; 2.460      ;
; -1.312 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.153      ; 2.454      ;
; -1.243 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.153      ; 2.385      ;
; -1.229 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.153      ; 2.371      ;
; -1.206 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.153      ; 2.348      ;
; -1.184 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.153      ; 2.326      ;
; -1.162 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.153      ; 2.304      ;
; -1.161 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.153      ; 2.303      ;
; -1.160 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.153      ; 2.302      ;
; -1.111 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.153      ; 2.253      ;
; -1.069 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.153      ; 2.211      ;
; -1.041 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.153      ; 2.183      ;
; -1.041 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.153      ; 2.183      ;
; -0.909 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.153      ; 2.051      ;
; -0.822 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.153      ; 1.964      ;
; -0.629 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.153      ; 1.771      ;
; -0.628 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.153      ; 1.770      ;
; -0.627 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.153      ; 1.769      ;
; -0.526 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.159      ; 1.674      ;
; -0.392 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.153      ; 1.534      ;
; -0.287 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.071     ; 1.215      ;
; -0.286 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.071     ; 1.214      ;
; -0.285 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.071     ; 1.213      ;
; -0.264 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.071     ; 1.192      ;
; -0.240 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.065     ; 1.174      ;
; -0.240 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.065     ; 1.174      ;
; -0.240 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.065     ; 1.174      ;
; -0.239 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.065     ; 1.173      ;
; 0.030  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.071     ; 0.898      ;
; 0.218  ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.071     ; 0.710      ;
; 0.245  ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.071     ; 0.683      ;
; 0.269  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.071     ; 0.659      ;
+--------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PS2_CLK'                                                                                                                           ;
+--------+---------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.553 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 2.526      ;
; -1.553 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 2.526      ;
; -1.553 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 2.526      ;
; -1.553 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 2.526      ;
; -1.553 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 2.526      ;
; -1.553 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 2.526      ;
; -1.553 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 2.526      ;
; -1.553 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 2.526      ;
; -1.553 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 2.526      ;
; -1.548 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 2.521      ;
; -1.548 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 2.521      ;
; -1.548 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 2.521      ;
; -1.548 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 2.521      ;
; -1.548 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 2.521      ;
; -1.548 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 2.521      ;
; -1.548 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 2.521      ;
; -1.548 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 2.521      ;
; -1.548 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 2.521      ;
; -1.536 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.134     ; 2.421      ;
; -1.535 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.134     ; 2.420      ;
; -1.445 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 2.418      ;
; -1.445 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 2.418      ;
; -1.445 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 2.418      ;
; -1.445 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 2.418      ;
; -1.445 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 2.418      ;
; -1.445 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 2.418      ;
; -1.445 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 2.418      ;
; -1.445 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 2.418      ;
; -1.445 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 2.418      ;
; -1.419 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.134     ; 2.304      ;
; -1.348 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.022     ; 2.345      ;
; -1.348 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.022     ; 2.345      ;
; -1.348 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.022     ; 2.345      ;
; -1.348 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.022     ; 2.345      ;
; -1.348 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.022     ; 2.345      ;
; -1.348 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.022     ; 2.345      ;
; -1.348 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.022     ; 2.345      ;
; -1.348 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.022     ; 2.345      ;
; -1.347 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.022     ; 2.344      ;
; -1.347 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.022     ; 2.344      ;
; -1.347 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.022     ; 2.344      ;
; -1.347 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.022     ; 2.344      ;
; -1.347 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.022     ; 2.344      ;
; -1.347 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.022     ; 2.344      ;
; -1.347 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.022     ; 2.344      ;
; -1.347 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.022     ; 2.344      ;
; -1.335 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 2.308      ;
; -1.335 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 2.308      ;
; -1.335 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 2.308      ;
; -1.335 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 2.308      ;
; -1.335 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 2.308      ;
; -1.335 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 2.308      ;
; -1.335 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 2.308      ;
; -1.335 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 2.308      ;
; -1.335 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 2.308      ;
; -1.301 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.134     ; 2.186      ;
; -1.236 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.022     ; 2.233      ;
; -1.236 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.022     ; 2.233      ;
; -1.236 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.022     ; 2.233      ;
; -1.236 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.022     ; 2.233      ;
; -1.236 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.022     ; 2.233      ;
; -1.236 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.022     ; 2.233      ;
; -1.236 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.022     ; 2.233      ;
; -1.236 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.022     ; 2.233      ;
; -1.227 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.043     ; 2.203      ;
; -1.194 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.043     ; 2.170      ;
; -1.190 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.203     ; 2.006      ;
; -1.155 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.043     ; 2.131      ;
; -1.126 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.022     ; 2.123      ;
; -1.126 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.022     ; 2.123      ;
; -1.126 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.022     ; 2.123      ;
; -1.126 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.022     ; 2.123      ;
; -1.126 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.022     ; 2.123      ;
; -1.126 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.022     ; 2.123      ;
; -1.126 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.022     ; 2.123      ;
; -1.126 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.022     ; 2.123      ;
; -1.037 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.043     ; 2.013      ;
; -1.005 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.043     ; 1.981      ;
; -0.984 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.043     ; 1.960      ;
; -0.964 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.115     ; 1.868      ;
; -0.964 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.115     ; 1.868      ;
; -0.964 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.115     ; 1.868      ;
; -0.964 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.115     ; 1.868      ;
; -0.964 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.115     ; 1.868      ;
; -0.964 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.115     ; 1.868      ;
; -0.964 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.115     ; 1.868      ;
; -0.964 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.115     ; 1.868      ;
; -0.964 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.115     ; 1.868      ;
; -0.954 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.043     ; 1.930      ;
; -0.781 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.131     ; 1.669      ;
; -0.781 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.131     ; 1.669      ;
; -0.781 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.131     ; 1.669      ;
; -0.781 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.131     ; 1.669      ;
; -0.746 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.102     ; 1.663      ;
; -0.746 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.102     ; 1.663      ;
; -0.746 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.102     ; 1.663      ;
; -0.746 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.102     ; 1.663      ;
; -0.746 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.102     ; 1.663      ;
; -0.746 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.102     ; 1.663      ;
; -0.746 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.102     ; 1.663      ;
+--------+---------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divider:U5|reg1Khz'                                                                                                                                              ;
+--------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                           ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; -0.269 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.072     ; 1.196      ;
; -0.122 ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.072     ; 1.049      ;
; 0.053  ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.072     ; 0.874      ;
; 0.212  ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; 0.500        ; 2.286      ; 2.583      ;
; 0.244  ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|state ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.072     ; 0.683      ;
; 0.364  ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; 0.500        ; 2.286      ; 2.431      ;
; 0.364  ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; 0.500        ; 2.286      ; 2.431      ;
+--------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                                       ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -1.895 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[0]                                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.763      ; 1.282      ;
; -1.664 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[1]                                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.763      ; 1.513      ;
; -1.403 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[2]                                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.763      ; 1.774      ;
; -1.401 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[0]                                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.763      ; 1.276      ;
; -1.197 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[1]                                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.763      ; 1.480      ;
; -0.839 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[2]                                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.763      ; 1.838      ;
; -0.232 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_0_dff                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.764      ; 2.946      ;
; -0.115 ; clock_divider:U5|reg1Khz                                                                                                                         ; clock_divider:U5|reg1Khz                                                                                                                                      ; clock_divider:U5|reg1Khz  ; CLOCK_50    ; 0.000        ; 2.752      ; 3.051      ;
; -0.061 ; CLOCK_50                                                                                                                                         ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[0]                                           ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 2.763      ; 2.873      ;
; -0.015 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_1_dff                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.764      ; 3.163      ;
; -0.006 ; clock_divider:U5|reg1Mhz                                                                                                                         ; clock_divider:U5|reg1Mhz                                                                                                                                      ; clock_divider:U5|reg1Mhz  ; CLOCK_50    ; 0.000        ; 2.752      ; 3.160      ;
; 0.170  ; CLOCK_50                                                                                                                                         ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[1]                                           ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 2.763      ; 3.104      ;
; 0.195  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[0]                                         ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.764      ; 3.373      ;
; 0.354  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|full_dff                                   ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|full_dff                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[0]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[0]                                         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[1]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[1]                                         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[2]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[2]                                         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[3]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[3]                                         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[4]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[4]                                         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[5]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[5]                                         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[6]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[6]                                         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[7]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[7]                                         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[8]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[8]                                         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[9]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[9]                                         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[10]                           ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[10]                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[11]                           ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[11]                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_0_dff                             ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_0_dff                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.358  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_2_dff                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.764      ; 3.536      ;
; 0.365  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|rd_ptr_lsb                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|rd_ptr_lsb                                              ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.608      ;
; 0.366  ; clock_divider:U5|counter1Khz[0]                                                                                                                  ; clock_divider:U5|counter1Khz[0]                                                                                                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.071      ; 0.608      ;
; 0.368  ; clock_divider:U5|reg1Khz                                                                                                                         ; clock_divider:U5|reg1Khz                                                                                                                                      ; clock_divider:U5|reg1Khz  ; CLOCK_50    ; -0.500       ; 2.752      ; 3.034      ;
; 0.380  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_0_dff                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.764      ; 3.058      ;
; 0.397  ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|address_reg_a[2]                                                           ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2]                                                                    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.073      ; 0.641      ;
; 0.399  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[11] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[11]              ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.642      ;
; 0.400  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[10]    ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[10]                 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.643      ;
; 0.404  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[3]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[4]                                         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.647      ;
; 0.404  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[5]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[6]                                         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.647      ;
; 0.427  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[8]                                         ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.758      ; 3.599      ;
; 0.431  ; CLOCK_50                                                                                                                                         ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[2]                                           ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 2.763      ; 3.365      ;
; 0.454  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[4]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a7~portb_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.322      ; 0.977      ;
; 0.510  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[3]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a7~portb_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.322      ; 1.033      ;
; 0.521  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|wrreq_delaya[1]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|empty_dff                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.764      ;
; 0.547  ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|address_reg_a[1]                                                           ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1]                                                                    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.073      ; 0.791      ;
; 0.553  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[0]                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.758      ; 3.725      ;
; 0.553  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[1]                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.758      ; 3.725      ;
; 0.553  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[2]                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.758      ; 3.725      ;
; 0.553  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[3]                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.758      ; 3.725      ;
; 0.553  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[4]                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.758      ; 3.725      ;
; 0.553  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[5]                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.758      ; 3.725      ;
; 0.553  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[6]                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.758      ; 3.725      ;
; 0.553  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[7]                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.758      ; 3.725      ;
; 0.553  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[8]                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.758      ; 3.725      ;
; 0.553  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[9]                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.758      ; 3.725      ;
; 0.553  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[10]                 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.758      ; 3.725      ;
; 0.556  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a3~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.049      ; 4.049      ;
; 0.556  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a3~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.054      ; 4.054      ;
; 0.556  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a3~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.049      ; 4.049      ;
; 0.558  ; clock_divider:U5|reg1Mhz                                                                                                                         ; clock_divider:U5|reg1Mhz                                                                                                                                      ; clock_divider:U5|reg1Mhz  ; CLOCK_50    ; -0.500       ; 2.752      ; 3.224      ;
; 0.560  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_we_reg                                 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.028      ; 4.032      ;
; 0.564  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[14]                         ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.023      ; 3.998      ;
; 0.564  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[15]                         ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.023      ; 3.998      ;
; 0.574  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|full_dff                                                ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.756      ; 3.744      ;
; 0.575  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_1_dff                             ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_0_dff                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.818      ;
; 0.582  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|wrreq_delaya[1]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|wrreq_delaya[0]                                         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.825      ;
; 0.585  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[3]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[3]                  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.828      ;
; 0.586  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[5]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[5]                  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.829      ;
; 0.586  ; clock_divider:U5|counter1Mhz[6]                                                                                                                  ; clock_divider:U5|counter1Mhz[6]                                                                                                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.829      ;
; 0.590  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[2]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[2]                  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.833      ;
; 0.590  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[7]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[7]                  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.833      ;
; 0.590  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[4]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[5]                                         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.833      ;
; 0.590  ; clock_divider:U5|counter1Mhz[2]                                                                                                                  ; clock_divider:U5|counter1Mhz[2]                                                                                                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.833      ;
; 0.590  ; clock_divider:U5|counter1Mhz[7]                                                                                                                  ; clock_divider:U5|counter1Mhz[7]                                                                                                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.833      ;
; 0.591  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[4]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[4]                  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.834      ;
; 0.591  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[2]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[3]                                         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.834      ;
; 0.591  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[7]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[8]                                         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.834      ;
; 0.591  ; clock_divider:U5|counter1Mhz[5]                                                                                                                  ; clock_divider:U5|counter1Mhz[5]                                                                                                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.834      ;
; 0.591  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_we_reg                                 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.035      ; 4.070      ;
; 0.592  ; clock_divider:U5|counter1Mhz[8]                                                                                                                  ; clock_divider:U5|counter1Mhz[8]                                                                                                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.835      ;
; 0.599  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                      ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.600  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]                      ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.600  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[2]  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[2]               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.600  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[3]  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[3]               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.601  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]                      ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.844      ;
; 0.601  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[6]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[6]                  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.844      ;
; 0.601  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[10] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[10]              ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.844      ;
; 0.601  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[8]  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[8]               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.844      ;
; 0.601  ; clock_divider:U5|counter1Khz[14]                                                                                                                 ; clock_divider:U5|counter1Khz[14]                                                                                                                              ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.070      ; 0.842      ;
; 0.602  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]                      ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.845      ;
; 0.602  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]                     ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.845      ;
; 0.602  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[1]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[1]                  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.845      ;
; 0.602  ; clock_divider:U5|counter1Khz[16]                                                                                                                 ; clock_divider:U5|counter1Khz[16]                                                                                                                              ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.070      ; 0.843      ;
; 0.602  ; clock_divider:U5|counter1Khz[12]                                                                                                                 ; clock_divider:U5|counter1Khz[12]                                                                                                                              ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.070      ; 0.843      ;
; 0.604  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]                      ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.604  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]                      ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.604  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]                      ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.604  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a3~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.383      ; 1.188      ;
; 0.604  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[9]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[9]                  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.605  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                      ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.848      ;
; 0.605  ; clock_divider:U5|counter1Khz[10]                                                                                                                 ; clock_divider:U5|counter1Khz[10]                                                                                                                              ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.070      ; 0.846      ;
; 0.606  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]                      ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.849      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divider:U5|reg25Mhz'                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                             ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; -0.395 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[8]                                                ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[8] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.865      ; 1.171      ;
; -0.372 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[8]                                                ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[8] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.865      ; 1.194      ;
; -0.359 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[9]                                                ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[9] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.866      ; 1.208      ;
; -0.334 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0]                                                ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[0] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.865      ; 1.232      ;
; -0.333 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[9]                                                ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[9] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.866      ; 1.234      ;
; -0.306 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[8]                                                ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[8] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.857      ; 1.252      ;
; -0.241 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[6]                                ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.338      ; 1.288      ;
; -0.235 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[11]                               ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3]                                                  ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.331      ; 1.287      ;
; -0.212 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[9]                                                ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[9] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.865      ; 1.354      ;
; -0.207 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[8]                                ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0]                                                  ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.341      ; 1.325      ;
; -0.199 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[10]                               ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2]                                                  ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.331      ; 1.323      ;
; -0.090 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[9]                                ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1]                                                  ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.341      ; 1.442      ;
; -0.067 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[0]                                 ; vga:U4|TEXT_DRAWER:U3|XP[4]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.339      ; 1.463      ;
; 0.102  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[1]                                 ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[1]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.345      ; 1.638      ;
; 0.147  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[0]                                ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.338      ; 1.676      ;
; 0.210  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[5]                                ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.338      ; 1.739      ;
; 0.243  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[0]                                 ; vga:U4|TEXT_DRAWER:U3|XP[3]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.338      ; 1.772      ;
; 0.331  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[3]                                ; vga:U4|TEXT_DRAWER:U3|CHARADDR[6]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.322      ; 1.844      ;
; 0.334  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[3]                                ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.322      ; 1.847      ;
; 0.356  ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE                                                         ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; vga:U4|TEXT_DRAWER:U3|STATE[1]                                                           ; vga:U4|TEXT_DRAWER:U3|STATE[1]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]                                                         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[13]                                                        ; vga:U4|TEXT_DRAWER:U3|OUTDATA[13]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[16]                                                        ; vga:U4|TEXT_DRAWER:U3|OUTDATA[16]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]                                                         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]                                                         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[3]                                                         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[3]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]                                                         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[5]                                                         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[5]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]                                                         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[7]                                                         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[7]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[8]                                                         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[8]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[9]                                                         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[9]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[10]                                                        ; vga:U4|TEXT_DRAWER:U3|OUTDATA[10]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[11]                                                        ; vga:U4|TEXT_DRAWER:U3|OUTDATA[11]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[12]                                                        ; vga:U4|TEXT_DRAWER:U3|OUTDATA[12]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[14]                                                        ; vga:U4|TEXT_DRAWER:U3|OUTDATA[14]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[15]                                                        ; vga:U4|TEXT_DRAWER:U3|OUTDATA[15]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.357  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]                                                        ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.069      ; 0.597      ;
; 0.357  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]                                                        ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.069      ; 0.597      ;
; 0.357  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]                                                        ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.069      ; 0.597      ;
; 0.357  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]                                                        ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.069      ; 0.597      ;
; 0.367  ; vga:U4|TEXT_DRAWER:U3|STATE[0]                                                           ; vga:U4|TEXT_DRAWER:U3|STATE[0]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.608      ;
; 0.369  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12]                               ; vga:U4|TEXT_DRAWER:U3|XP[4]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.330      ; 1.890      ;
; 0.402  ; vga:U4|TEXT_DRAWER:U3|PIXCNT[3]                                                          ; vga:U4|TEXT_DRAWER:U3|PIXCNT[3]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.643      ;
; 0.403  ; vga:U4|TEXT_DRAWER:U3|STATE[2]                                                           ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.644      ;
; 0.409  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9]                                                  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.650      ;
; 0.420  ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]                                                           ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.661      ;
; 0.446  ; vga:U4|TEXT_DRAWER:U3|STATE[0]                                                           ; vga:U4|TEXT_DRAWER:U3|STATE[1]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.687      ;
; 0.523  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[1]                                 ; vga:U4|TEXT_DRAWER:U3|XP[5]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.345      ; 2.059      ;
; 0.523  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[1]                                 ; vga:U4|TEXT_DRAWER:U3|XP[4]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.345      ; 2.059      ;
; 0.537  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12]                               ; vga:U4|TEXT_DRAWER:U3|PREVSIZE                                                      ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.329      ; 2.057      ;
; 0.540  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[4]                                ; vga:U4|TEXT_DRAWER:U3|CHARADDR[7]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.322      ; 2.053      ;
; 0.541  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[4]                                ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.322      ; 2.054      ;
; 0.552  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|HSYNC                                                    ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.793      ;
; 0.569  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12]                               ; vga:U4|TEXT_DRAWER:U3|YP[7]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.329      ; 2.089      ;
; 0.576  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[2]                                ; vga:U4|TEXT_DRAWER:U3|CHARADDR[5]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.322      ; 2.089      ;
; 0.576  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[2]                                ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.322      ; 2.089      ;
; 0.581  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12]                               ; vga:U4|TEXT_DRAWER:U3|XP[5]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.330      ; 2.102      ;
; 0.582  ; vga:U4|lpm_rom0:U5|altsyncram:altsyncram_component|altsyncram_nd71:auto_generated|q_a[5] ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]                                                   ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.564      ; 1.847      ;
; 0.583  ; vga:U4|lpm_rom0:U5|altsyncram:altsyncram_component|altsyncram_nd71:auto_generated|q_a[5] ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]                                                   ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.564      ; 1.848      ;
; 0.584  ; vga:U4|lpm_rom0:U5|altsyncram:altsyncram_component|altsyncram_nd71:auto_generated|q_a[5] ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]                                                   ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.564      ; 1.849      ;
; 0.585  ; vga:U4|lpm_rom0:U5|altsyncram:altsyncram_component|altsyncram_nd71:auto_generated|q_a[5] ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]                                                   ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.564      ; 1.850      ;
; 0.586  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[0]                                 ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.341      ; 2.118      ;
; 0.591  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12]                               ; vga:U4|TEXT_DRAWER:U3|YP[4]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.332      ; 2.114      ;
; 0.594  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12]                               ; vga:U4|TEXT_DRAWER:U3|XP[6]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.330      ; 2.115      ;
; 0.594  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12]                               ; vga:U4|TEXT_DRAWER:U3|XP[7]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.330      ; 2.115      ;
; 0.595  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12]                               ; vga:U4|TEXT_DRAWER:U3|XP[8]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.330      ; 2.116      ;
; 0.602  ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]                                                           ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.843      ;
; 0.603  ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]                                                           ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.844      ;
; 0.604  ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]                                                          ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.845      ;
; 0.605  ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]                                                           ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.846      ;
; 0.607  ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]                                                          ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.848      ;
; 0.609  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[1]                                                  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[1]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.850      ;
; 0.610  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4]                                                  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.851      ;
; 0.612  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[4]                                                  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[4]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.853      ;
; 0.612  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7]                                                  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.853      ;
; 0.614  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6]                                                  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.855      ;
; 0.619  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[3]                                                  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[3]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.860      ;
; 0.621  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6]                                                  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.862      ;
; 0.623  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1]                                                  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.864      ;
; 0.624  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7]                                                  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.865      ;
; 0.624  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2]                                                  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.865      ;
; 0.626  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[0]                                                  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[0]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.867      ;
; 0.627  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5]                                                  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.868      ;
; 0.633  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[8]                                                  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[8]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.874      ;
; 0.640  ; vga:U4|TEXT_DRAWER:U3|PIXCNT[0]                                                          ; vga:U4|TEXT_DRAWER:U3|PIXCNT[0]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.881      ;
; 0.650  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2]                                                  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.891      ;
; 0.651  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3]                                                  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.892      ;
; 0.659  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]                                                         ; vga:U4|TEXT_DRAWER:U3|DATA[2]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.900      ;
; 0.659  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[10]                                                        ; vga:U4|TEXT_DRAWER:U3|DATA[10]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.900      ;
; 0.659  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[15]                                                        ; vga:U4|TEXT_DRAWER:U3|DATA[15]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.900      ;
; 0.660  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]                                                         ; vga:U4|TEXT_DRAWER:U3|DATA[1]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.901      ;
; 0.660  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[11]                                                        ; vga:U4|TEXT_DRAWER:U3|DATA[11]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.901      ;
; 0.661  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[13]                                                        ; vga:U4|TEXT_DRAWER:U3|DATA[13]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.902      ;
; 0.661  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[3]                                                         ; vga:U4|TEXT_DRAWER:U3|DATA[3]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.902      ;
; 0.661  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]                                                         ; vga:U4|TEXT_DRAWER:U3|DATA[6]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.902      ;
; 0.661  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[7]                                                         ; vga:U4|TEXT_DRAWER:U3|DATA[7]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.902      ;
; 0.661  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[9]                                                         ; vga:U4|TEXT_DRAWER:U3|DATA[9]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.902      ;
; 0.661  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[12]                                                        ; vga:U4|TEXT_DRAWER:U3|DATA[12]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.902      ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PS2_CLK'                                                                                                                                                      ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                  ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -0.169 ; ps2_keyboard:U3|keyboard:U1|ready_set  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; ps2_keyboard:U3|keyboard:U1|ready_set ; PS2_CLK     ; 0.000        ; 3.413      ; 3.648      ;
; 0.198  ; ps2_keyboard:U3|keyboard:U1|ready_set  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; ps2_keyboard:U3|keyboard:U1|ready_set ; PS2_CLK     ; -0.500       ; 3.413      ; 3.515      ;
; 0.387  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.039      ; 0.597      ;
; 0.398  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.039      ; 0.608      ;
; 0.427  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 0.641      ;
; 0.445  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 0.659      ;
; 0.445  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 0.659      ;
; 0.446  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 0.660      ;
; 0.556  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 0.770      ;
; 0.558  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 0.772      ;
; 0.591  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 0.805      ;
; 0.639  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 0.853      ;
; 0.708  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 0.922      ;
; 0.715  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5] ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.076      ; 0.962      ;
; 0.732  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2] ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.076      ; 0.979      ;
; 0.762  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7] ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.076      ; 1.009      ;
; 0.763  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3] ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.076      ; 1.010      ;
; 0.763  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1] ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.076      ; 1.010      ;
; 0.765  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6] ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.076      ; 1.012      ;
; 0.788  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.131      ; 1.090      ;
; 0.903  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.131      ; 1.205      ;
; 0.917  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0] ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.076      ; 1.164      ;
; 0.997  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4] ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.076      ; 1.244      ;
; 1.013  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.131      ; 1.315      ;
; 1.014  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.131      ; 1.316      ;
; 1.029  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.243      ;
; 1.033  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.247      ;
; 1.033  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.247      ;
; 1.060  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.274      ;
; 1.144  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.358      ;
; 1.148  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.362      ;
; 1.148  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.362      ;
; 1.254  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.468      ;
; 1.255  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.469      ;
; 1.258  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.472      ;
; 1.259  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.473      ;
; 1.259  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.473      ;
; 1.268  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.482      ;
; 1.500  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.026      ; 1.697      ;
; 1.500  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.026      ; 1.697      ;
; 1.500  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.026      ; 1.697      ;
; 1.500  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.026      ; 1.697      ;
; 1.500  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.026      ; 1.697      ;
; 1.500  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.026      ; 1.697      ;
; 1.500  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.026      ; 1.697      ;
; 1.500  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.026      ; 1.697      ;
; 1.551  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; -0.004     ; 1.718      ;
; 1.551  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; -0.004     ; 1.718      ;
; 1.551  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; -0.004     ; 1.718      ;
; 1.551  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; -0.004     ; 1.718      ;
; 1.553  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.133      ; 1.857      ;
; 1.553  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.133      ; 1.857      ;
; 1.553  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.133      ; 1.857      ;
; 1.553  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.133      ; 1.857      ;
; 1.553  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.133      ; 1.857      ;
; 1.553  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.133      ; 1.857      ;
; 1.553  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.133      ; 1.857      ;
; 1.553  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.133      ; 1.857      ;
; 1.553  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.133      ; 1.857      ;
; 1.584  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.041      ; 1.796      ;
; 1.785  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.107      ; 2.063      ;
; 1.890  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.107      ; 2.168      ;
; 1.896  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.081      ; 2.148      ;
; 1.896  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.081      ; 2.148      ;
; 1.896  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.081      ; 2.148      ;
; 1.896  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.081      ; 2.148      ;
; 1.896  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.081      ; 2.148      ;
; 1.896  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.081      ; 2.148      ;
; 1.896  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.081      ; 2.148      ;
; 1.896  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.081      ; 2.148      ;
; 1.908  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.199      ; 2.278      ;
; 1.908  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.199      ; 2.278      ;
; 1.908  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.199      ; 2.278      ;
; 1.908  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.199      ; 2.278      ;
; 1.908  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.199      ; 2.278      ;
; 1.908  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.199      ; 2.278      ;
; 1.908  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.199      ; 2.278      ;
; 1.908  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.199      ; 2.278      ;
; 1.908  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.199      ; 2.278      ;
; 1.988  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.107      ; 2.266      ;
; 1.993  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.107      ; 2.271      ;
; 2.004  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.081      ; 2.256      ;
; 2.004  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.081      ; 2.256      ;
; 2.004  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.081      ; 2.256      ;
; 2.004  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.081      ; 2.256      ;
; 2.004  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.081      ; 2.256      ;
; 2.004  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.081      ; 2.256      ;
; 2.004  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.081      ; 2.256      ;
; 2.004  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.081      ; 2.256      ;
; 2.023  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.199      ; 2.393      ;
; 2.023  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.199      ; 2.393      ;
; 2.023  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.199      ; 2.393      ;
; 2.023  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.199      ; 2.393      ;
; 2.023  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.199      ; 2.393      ;
; 2.023  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.199      ; 2.393      ;
; 2.023  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.199      ; 2.393      ;
; 2.023  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.199      ; 2.393      ;
; 2.023  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.199      ; 2.393      ;
; 2.102  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.081      ; 2.354      ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divider:U5|reg1Khz'                                                                                                                                              ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                           ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; 0.172 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; -0.500       ; 2.486      ; 2.339      ;
; 0.209 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; -0.500       ; 2.486      ; 2.376      ;
; 0.209 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; -0.500       ; 2.486      ; 2.376      ;
; 0.365 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|state ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.072      ; 0.608      ;
; 0.562 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.072      ; 0.805      ;
; 0.736 ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.072      ; 0.979      ;
; 0.848 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.072      ; 1.091      ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divider:U5|reg1Mhz'                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                          ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.354 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[0]                                                 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[0]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; cpu_v32_5:U1|control_unit_v:control_v_dut|videoflag                                        ; cpu_v32_5:U1|control_unit_v:control_v_dut|videoflag              ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; cpu_v32_5:U1|control_unit_v:control_v_dut|wire_RW                                          ; cpu_v32_5:U1|control_unit_v:control_v_dut|wire_RW                ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; cpu_v32_5:U1|control_unit_v:control_v_dut|processing_instruction                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|processing_instruction ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; cpu_v32_5:U1|control_unit_v:control_v_dut|useDec                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|useDec                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; cpu_v32_5:U1|control_unit_v:control_v_dut|useCarry                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|useCarry               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[11]                                                ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[11]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[15]                                                ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[15]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[9]                                                 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[9]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[12]                                                ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[12]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[17]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[17]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; cpu_v32_5:U1|control_unit_v:control_v_dut|enable_alu                                       ; cpu_v32_5:U1|control_unit_v:control_v_dut|enable_alu             ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[10]                                                ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[10]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[6]                                                 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[6]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.392 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.635      ;
; 0.431 ; cpu_v32_5:U1|control_unit_v:control_v_dut|IR[0]                                            ; cpu_v32_5:U1|control_unit_v:control_v_dut|useCarry               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.673      ;
; 0.590 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.833      ;
; 0.592 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.835      ;
; 0.592 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.835      ;
; 0.596 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.839      ;
; 0.596 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 0.840      ;
; 0.597 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 0.841      ;
; 0.597 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 0.841      ;
; 0.604 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.847      ;
; 0.610 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[12]                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[12]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.852      ;
; 0.611 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 0.855      ;
; 0.611 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[11]                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[11]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.853      ;
; 0.613 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 0.857      ;
; 0.613 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.856      ;
; 0.625 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[0]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[0]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 0.869      ;
; 0.628 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[7]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[7]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 0.872      ;
; 0.649 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[1]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[1]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 0.893      ;
; 0.659 ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][3]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[3]         ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.901      ;
; 0.739 ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[3]                             ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[3]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.074      ; 0.984      ;
; 0.793 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.036      ;
; 0.804 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[2]                                                 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[2]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.070      ; 1.045      ;
; 0.829 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[9]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.679      ; 1.209      ;
; 0.831 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[6]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.679      ; 1.211      ;
; 0.846 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[0]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.677      ; 1.224      ;
; 0.865 ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][2]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[2]         ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 1.107      ;
; 0.866 ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][1]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[1]         ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 1.108      ;
; 0.877 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.120      ;
; 0.880 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.123      ;
; 0.880 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.123      ;
; 0.882 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.125      ;
; 0.883 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.127      ;
; 0.884 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.127      ;
; 0.884 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.128      ;
; 0.885 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[7]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.129      ;
; 0.891 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.134      ;
; 0.891 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.134      ;
; 0.891 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.134      ;
; 0.893 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.136      ;
; 0.898 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[0]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[1]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.142      ;
; 0.899 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.143      ;
; 0.901 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.145      ;
; 0.909 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[0]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.153      ;
; 0.910 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.154      ;
; 0.912 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.156      ;
; 0.930 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[0]                                            ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[0]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.104      ; 1.205      ;
; 0.935 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[1]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.179      ;
; 0.946 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[10]                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[10]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 1.188      ;
; 0.953 ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[2]                             ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[2]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.074      ; 1.198      ;
; 0.970 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[0]                                                 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[0]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.098      ; 1.239      ;
; 0.976 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.219      ;
; 0.982 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[7]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.226      ;
; 0.983 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.227      ;
; 0.987 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.230      ;
; 0.990 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.233      ;
; 0.990 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.233      ;
; 0.990 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.233      ;
; 0.990 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[15]                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[15]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 1.232      ;
; 0.992 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.235      ;
; 0.992 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[0] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[0]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.677      ; 1.370      ;
; 0.994 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.238      ;
; 0.994 ; cpu_v32_5:U1|control_unit_v:control_v_dut|processing_instruction                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[0]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.104      ; 1.269      ;
; 0.995 ; cpu_v32_5:U1|control_unit_v:control_v_dut|opcode[1]                                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[16]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.067      ; 1.233      ;
; 0.996 ; cpu_v32_5:U1|control_unit_v:control_v_dut|processing_instruction                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[8]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.104      ; 1.271      ;
; 1.001 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.244      ;
; 1.003 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.246      ;
; 1.008 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[0]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.252      ;
; 1.009 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[7]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.253      ;
; 1.011 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.255      ;
; 1.015 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[12]                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[12]   ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.102      ; 1.288      ;
; 1.019 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[0]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.263      ;
; 1.022 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.266      ;
; 1.024 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[0] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[4]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.678      ; 1.403      ;
; 1.025 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[11]                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[11]   ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.102      ; 1.298      ;
; 1.025 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[0] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[4]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.678      ; 1.404      ;
; 1.029 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[5]                                                 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[5]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.070      ; 1.270      ;
; 1.031 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[4]                                                 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[4]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.070      ; 1.272      ;
; 1.033 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[7]                                                 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[7]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.102      ; 1.306      ;
; 1.034 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[1]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.278      ;
; 1.038 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[0] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[9]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.678      ; 1.417      ;
; 1.045 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[1]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.289      ;
; 1.056 ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[5][5]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|m3[5]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.090      ; 1.317      ;
; 1.059 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[1]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.677      ; 1.437      ;
; 1.066 ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[0]                             ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[0]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.068      ; 1.305      ;
; 1.068 ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[5][6]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|m3[6]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.090      ; 1.329      ;
; 1.075 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|resetStage                                                ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.172      ; 0.938      ;
+-------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ps2_keyboard:U3|dec_keyboard:U2|f3'                                                                                                                                                    ;
+-------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                      ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.355 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.071      ; 0.597      ;
; 0.397 ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.071      ; 0.639      ;
; 0.586 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.071      ; 0.828      ;
; 0.780 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.456      ; 1.437      ;
; 0.785 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.071      ; 1.027      ;
; 0.853 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.078      ; 1.102      ;
; 0.854 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.078      ; 1.103      ;
; 0.854 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.078      ; 1.103      ;
; 0.854 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.078      ; 1.103      ;
; 0.877 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.071      ; 1.119      ;
; 0.878 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.071      ; 1.120      ;
; 0.879 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.071      ; 1.121      ;
; 0.898 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.463      ; 1.562      ;
; 1.002 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.456      ; 1.659      ;
; 1.003 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.456      ; 1.660      ;
; 1.004 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.456      ; 1.661      ;
; 1.214 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.456      ; 1.871      ;
; 1.264 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.456      ; 1.921      ;
; 1.353 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.456      ; 2.010      ;
; 1.353 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.456      ; 2.010      ;
; 1.411 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.456      ; 2.068      ;
; 1.431 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.456      ; 2.088      ;
; 1.451 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.456      ; 2.108      ;
; 1.453 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.456      ; 2.110      ;
; 1.454 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.456      ; 2.111      ;
; 1.472 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.456      ; 2.129      ;
; 1.483 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.456      ; 2.140      ;
; 1.488 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.456      ; 2.145      ;
; 1.506 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.456      ; 2.163      ;
; 1.509 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.456      ; 2.166      ;
; 1.515 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.456      ; 2.172      ;
; 1.556 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.456      ; 2.213      ;
; 1.572 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.456      ; 2.229      ;
; 1.577 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.456      ; 2.234      ;
; 1.607 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.456      ; 2.264      ;
; 1.607 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.456      ; 2.264      ;
; 1.623 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.456      ; 2.280      ;
; 1.624 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.456      ; 2.281      ;
; 1.664 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.463      ; 2.328      ;
; 1.669 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.456      ; 2.326      ;
; 1.675 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.456      ; 2.332      ;
; 1.691 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.456      ; 2.348      ;
; 1.730 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.456      ; 2.387      ;
; 1.752 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.456      ; 2.409      ;
; 1.776 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.456      ; 2.433      ;
; 1.788 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.463      ; 2.452      ;
; 1.788 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.456      ; 2.445      ;
; 1.824 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.456      ; 2.481      ;
; 1.832 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.463      ; 2.496      ;
; 1.838 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.456      ; 2.495      ;
; 1.843 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.456      ; 2.500      ;
; 1.855 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.456      ; 2.512      ;
; 1.887 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.456      ; 2.544      ;
; 1.891 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.456      ; 2.548      ;
; 1.903 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.456      ; 2.560      ;
; 1.905 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.463      ; 2.569      ;
; 1.941 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.456      ; 2.598      ;
; 1.972 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.463      ; 2.636      ;
; 1.974 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.456      ; 2.631      ;
; 1.992 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.463      ; 2.656      ;
; 2.019 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.456      ; 2.676      ;
; 2.046 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.456      ; 2.703      ;
; 2.053 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.463      ; 2.717      ;
; 2.067 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.463      ; 2.731      ;
; 2.110 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.456      ; 2.767      ;
; 2.131 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.456      ; 2.788      ;
; 2.149 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.463      ; 2.813      ;
; 2.158 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.456      ; 2.815      ;
; 2.180 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.456      ; 2.837      ;
; 2.192 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.463      ; 2.856      ;
; 2.213 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.463      ; 2.877      ;
; 2.220 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.463      ; 2.884      ;
; 2.240 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.463      ; 2.904      ;
; 2.262 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.463      ; 2.926      ;
; 2.274 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.463      ; 2.938      ;
; 2.348 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.463      ; 3.012      ;
; 2.351 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.463      ; 3.015      ;
; 2.361 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.463      ; 3.025      ;
; 2.402 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.463      ; 3.066      ;
; 2.416 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.463      ; 3.080      ;
; 2.461 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.463      ; 3.125      ;
; 2.467 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.463      ; 3.131      ;
; 2.469 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.463      ; 3.133      ;
; 2.531 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.463      ; 3.195      ;
; 2.532 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.463      ; 3.196      ;
; 2.534 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.463      ; 3.198      ;
; 2.659 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.463      ; 3.323      ;
; 2.684 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.463      ; 3.348      ;
; 2.701 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.463      ; 3.365      ;
; 2.739 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.463      ; 3.403      ;
; 2.850 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.463      ; 3.514      ;
+-------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|scan_ready'                                                                                                                      ;
+--------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                           ; Launch Clock             ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; -3.371 ; ps2_keyboard:U3|dec_keyboard:U2|f2 ; ps2_keyboard:U3|dec_keyboard:U2|f ; clock_divider:U5|reg1Khz ; ps2_keyboard:U3|keyboard:U1|scan_ready ; 0.500        ; -2.486     ; 1.394      ;
+--------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|ready_set'                                                                                                                                            ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                           ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.087 ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; 0.500        ; 1.853      ; 2.498      ;
; 0.549 ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; 1.000        ; 1.853      ; 2.536      ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ps2_keyboard:U3|keyboard:U1|ready_set'                                                                                                                                             ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                           ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.102 ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; 0.000        ; 1.948      ; 2.434      ;
; 0.563 ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; -0.500       ; 1.948      ; 2.395      ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ps2_keyboard:U3|keyboard:U1|scan_ready'                                                                                                                      ;
+-------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                           ; Launch Clock             ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; 3.915 ; ps2_keyboard:U3|dec_keyboard:U2|f2 ; ps2_keyboard:U3|dec_keyboard:U2|f ; clock_divider:U5|reg1Khz ; ps2_keyboard:U3|keyboard:U1|scan_ready ; -0.500       ; -2.286     ; 1.310      ;
+-------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                  ;
+--------+--------------+----------------+------------+----------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------+----------+------------+---------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a1                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a12                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a120                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a120~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a120~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a120~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a121                    ;
+--------+--------------+----------------+------------+----------+------------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PS2_CLK'                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; PS2_CLK ; Rise       ; PS2_CLK                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|ready_set    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ;
; 0.187  ; 0.373        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ;
; 0.187  ; 0.373        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ;
; 0.187  ; 0.373        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ;
; 0.187  ; 0.373        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ;
; 0.187  ; 0.373        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ;
; 0.187  ; 0.373        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ;
; 0.187  ; 0.373        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ;
; 0.187  ; 0.373        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ;
; 0.187  ; 0.373        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ;
; 0.207  ; 0.393        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ;
; 0.212  ; 0.398        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ;
; 0.212  ; 0.398        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ;
; 0.212  ; 0.398        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ;
; 0.212  ; 0.398        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ;
; 0.212  ; 0.398        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ;
; 0.212  ; 0.398        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ;
; 0.212  ; 0.398        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ;
; 0.212  ; 0.398        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ;
; 0.213  ; 0.399        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ;
; 0.213  ; 0.399        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ;
; 0.213  ; 0.399        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ;
; 0.213  ; 0.399        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ;
; 0.215  ; 0.401        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|ready_set    ;
; 0.328  ; 0.328        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; PS2_CLK~input|o                          ;
; 0.335  ; 0.335        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[0]|clk                     ;
; 0.335  ; 0.335        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[1]|clk                     ;
; 0.335  ; 0.335        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[2]|clk                     ;
; 0.335  ; 0.335        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[3]|clk                     ;
; 0.335  ; 0.335        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[4]|clk                     ;
; 0.335  ; 0.335        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[5]|clk                     ;
; 0.335  ; 0.335        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[6]|clk                     ;
; 0.335  ; 0.335        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[7]|clk                     ;
; 0.335  ; 0.335        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[8]|clk                     ;
; 0.355  ; 0.355        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|READ_CHAR|clk                      ;
; 0.360  ; 0.360        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[0]|clk                   ;
; 0.360  ; 0.360        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[1]|clk                   ;
; 0.360  ; 0.360        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[2]|clk                   ;
; 0.360  ; 0.360        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[3]|clk                   ;
; 0.360  ; 0.360        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[4]|clk                   ;
; 0.360  ; 0.360        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[5]|clk                   ;
; 0.360  ; 0.360        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[6]|clk                   ;
; 0.360  ; 0.360        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[7]|clk                   ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[0]|clk                       ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[1]|clk                       ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[2]|clk                       ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[3]|clk                       ;
; 0.363  ; 0.363        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|ready_set|clk                      ;
; 0.379  ; 0.597        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|ready_set    ;
; 0.380  ; 0.598        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ;
; 0.380  ; 0.598        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ;
; 0.380  ; 0.598        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ;
; 0.380  ; 0.598        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ;
; 0.382  ; 0.600        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ;
; 0.382  ; 0.600        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ;
; 0.382  ; 0.600        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ;
; 0.382  ; 0.600        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ;
; 0.382  ; 0.600        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ;
; 0.382  ; 0.600        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ;
; 0.382  ; 0.600        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ;
; 0.382  ; 0.600        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ;
; 0.387  ; 0.605        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ;
; 0.407  ; 0.625        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ;
; 0.407  ; 0.625        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ;
; 0.407  ; 0.625        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ;
; 0.407  ; 0.625        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ;
; 0.407  ; 0.625        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ;
; 0.407  ; 0.625        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ;
; 0.407  ; 0.625        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ;
; 0.407  ; 0.625        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ;
; 0.407  ; 0.625        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; PS2_CLK~input|i                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; PS2_CLK~input|i                          ;
; 0.637  ; 0.637        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; U3|U1|ready_set|clk                      ;
; 0.638  ; 0.638        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; U3|U1|INCNT[0]|clk                       ;
; 0.638  ; 0.638        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; U3|U1|INCNT[1]|clk                       ;
; 0.638  ; 0.638        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; U3|U1|INCNT[2]|clk                       ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg1Mhz'                                                                            ;
+--------+--------------+----------------+------------+--------------------------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                    ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+------------+--------------------------+------------+---------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[10]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[11]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[12]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[13]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[14]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[15]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[2]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[3]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[4]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[5]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[6]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[7]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[8]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[9]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[10]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[11]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[12]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[13]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[14]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[15]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[17]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[2]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[3]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[4]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[5]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[6]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[7]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[8]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[9]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|enable_alu_prev  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[11]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[13]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[1]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[3]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[7]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[8]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[9]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|resetStage       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[0]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[10]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[11]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[12]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[13]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[14]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[15]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[16]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[17]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[18]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[19]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[1]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[20]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[21]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[22]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[23]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[24]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[25]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[26]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[27]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[28]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[29]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[2]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[30]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[31]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[3]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[4]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[5]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[6]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[7]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[8]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[9]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[10] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[11] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[12] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[13] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[14] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[15] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[2]  ;
+--------+--------------+----------------+------------+--------------------------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg25Mhz'                                                                ;
+--------+--------------+----------------+------------+---------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                     ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------+---------------------------+------------+---------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[4]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[5]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[6]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[7]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[8]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[9]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[0]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[10]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[11]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[12]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[13]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[14]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[15]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[16]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[17]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[18]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[19]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[1]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[20]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[2]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[3]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[4]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[5]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[6]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[7]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[8]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[9]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNAUX[3]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[10]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[11]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[12]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[13]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[14]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[15]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[16]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[3]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[5]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[7]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[8]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[9]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[0]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[3]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVSIZE        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[4]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[5]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|STATE[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|STATE[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|STATE[2]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[6]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[7]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[8]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[6]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[7]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|HSYNC ;
+--------+--------------+----------------+------------+---------------------------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|dec_keyboard:U2|f3'                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+------------------------------------+------------+----------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ;
; 0.276  ; 0.494        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ;
; 0.276  ; 0.494        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ;
; 0.276  ; 0.494        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ;
; 0.276  ; 0.494        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ;
; 0.277  ; 0.495        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ;
; 0.277  ; 0.495        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ;
; 0.277  ; 0.495        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ;
; 0.277  ; 0.495        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ;
; 0.277  ; 0.495        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ;
; 0.277  ; 0.495        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ;
; 0.319  ; 0.505        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ;
; 0.319  ; 0.505        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ;
; 0.319  ; 0.505        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ;
; 0.319  ; 0.505        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ;
; 0.319  ; 0.505        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ;
; 0.319  ; 0.505        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ;
; 0.319  ; 0.505        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ;
; 0.319  ; 0.505        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ;
; 0.319  ; 0.505        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ;
; 0.319  ; 0.505        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|inclk[0]                    ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|outclk                      ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[1]|clk                       ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[2]|clk                       ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[5]|clk                       ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[7]|clk                       ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[0]|clk                              ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[1]|clk                              ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[0]|clk                       ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[3]|clk                       ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[4]|clk                       ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[6]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3|q                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3|q                                   ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[0]|clk                       ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[1]|clk                       ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[2]|clk                       ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[3]|clk                       ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[4]|clk                       ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[5]|clk                       ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[6]|clk                       ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[7]|clk                       ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[0]|clk                              ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[1]|clk                              ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|inclk[0]                    ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|outclk                      ;
+--------+--------------+----------------+------------------+------------------------------------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg1Khz'                                                                      ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f2    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f3    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|state ;
; 0.260  ; 0.446        ; 0.186          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f2    ;
; 0.260  ; 0.446        ; 0.186          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f3    ;
; 0.260  ; 0.446        ; 0.186          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|state ;
; 0.335  ; 0.553        ; 0.218          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f2    ;
; 0.335  ; 0.553        ; 0.218          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f3    ;
; 0.335  ; 0.553        ; 0.218          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|state ;
; 0.474  ; 0.474        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f2|clk                          ;
; 0.474  ; 0.474        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f3|clk                          ;
; 0.474  ; 0.474        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|state|clk                       ;
; 0.483  ; 0.483        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|inclk[0]           ;
; 0.483  ; 0.483        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|outclk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz|q                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz|q                          ;
; 0.517  ; 0.517        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|inclk[0]           ;
; 0.517  ; 0.517        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|outclk             ;
; 0.526  ; 0.526        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f2|clk                          ;
; 0.526  ; 0.526        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f3|clk                          ;
; 0.526  ; 0.526        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|state|clk                       ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|ready_set'                                                                       ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+----------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_ready ;
; 0.255  ; 0.473        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_ready ;
; 0.340  ; 0.526        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_ready ;
; 0.487  ; 0.487        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|scan_ready|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|ready_set|q                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|ready_set|q                      ;
; 0.512  ; 0.512        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|scan_ready|clk                   ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|scan_ready'                                                                  ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+-----------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|f ;
; 0.285  ; 0.471        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|f ;
; 0.311  ; 0.529        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|f ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U2|f|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U1|scan_ready|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U1|scan_ready|q                ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U2|f|clk                       ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; CLOCK_50  ; CLOCK_50                  ; 5.065 ; 5.315 ; Rise       ; CLOCK_50                  ;
; KEY[*]    ; PS2_CLK                   ; 3.276 ; 3.581 ; Rise       ; PS2_CLK                   ;
;  KEY[0]   ; PS2_CLK                   ; 3.276 ; 3.581 ; Rise       ; PS2_CLK                   ;
; PS2_DAT   ; PS2_CLK                   ; 3.141 ; 3.431 ; Rise       ; PS2_CLK                   ;
; KEY[*]    ; clock_divider:U5|reg25Mhz ; 2.982 ; 3.123 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  KEY[0]   ; clock_divider:U5|reg25Mhz ; 2.982 ; 3.123 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; CLOCK_50  ; CLOCK_50                  ; 0.061  ; -0.154 ; Rise       ; CLOCK_50                  ;
; KEY[*]    ; PS2_CLK                   ; -1.523 ; -1.769 ; Rise       ; PS2_CLK                   ;
;  KEY[0]   ; PS2_CLK                   ; -1.523 ; -1.769 ; Rise       ; PS2_CLK                   ;
; PS2_DAT   ; PS2_CLK                   ; -1.277 ; -1.618 ; Rise       ; PS2_CLK                   ;
; KEY[*]    ; clock_divider:U5|reg25Mhz ; 0.021  ; -0.220 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  KEY[0]   ; clock_divider:U5|reg25Mhz ; 0.021  ; -0.220 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                            ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; LEDR[*]   ; clock_divider:U5|reg1Mhz  ; 12.454 ; 12.166 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[0]  ; clock_divider:U5|reg1Mhz  ; 8.614  ; 8.568  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[1]  ; clock_divider:U5|reg1Mhz  ; 9.057  ; 8.880  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[2]  ; clock_divider:U5|reg1Mhz  ; 9.805  ; 9.606  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[3]  ; clock_divider:U5|reg1Mhz  ; 8.480  ; 8.420  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[4]  ; clock_divider:U5|reg1Mhz  ; 10.557 ; 10.231 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[5]  ; clock_divider:U5|reg1Mhz  ; 8.901  ; 8.757  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[6]  ; clock_divider:U5|reg1Mhz  ; 9.059  ; 8.943  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[7]  ; clock_divider:U5|reg1Mhz  ; 9.415  ; 9.249  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[8]  ; clock_divider:U5|reg1Mhz  ; 10.110 ; 9.864  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[9]  ; clock_divider:U5|reg1Mhz  ; 12.454 ; 12.166 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[10] ; clock_divider:U5|reg1Mhz  ; 8.315  ; 8.245  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[11] ; clock_divider:U5|reg1Mhz  ; 9.391  ; 9.215  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[12] ; clock_divider:U5|reg1Mhz  ; 8.913  ; 8.941  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[13] ; clock_divider:U5|reg1Mhz  ; 9.232  ; 9.161  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[14] ; clock_divider:U5|reg1Mhz  ; 8.784  ; 8.639  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[15] ; clock_divider:U5|reg1Mhz  ; 9.086  ; 9.079  ; Fall       ; clock_divider:U5|reg1Mhz  ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ;        ; 4.856  ; Rise       ; clock_divider:U5|reg25Mhz ;
; VGA_B[*]  ; clock_divider:U5|reg25Mhz ; 9.854  ; 9.538  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[0] ; clock_divider:U5|reg25Mhz ; 8.709  ; 8.553  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[1] ; clock_divider:U5|reg25Mhz ; 9.083  ; 8.913  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[2] ; clock_divider:U5|reg25Mhz ; 9.811  ; 9.504  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[3] ; clock_divider:U5|reg25Mhz ; 8.733  ; 8.585  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[4] ; clock_divider:U5|reg25Mhz ; 8.758  ; 8.610  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[5] ; clock_divider:U5|reg25Mhz ; 9.158  ; 8.939  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[6] ; clock_divider:U5|reg25Mhz ; 9.854  ; 9.538  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[7] ; clock_divider:U5|reg25Mhz ; 9.186  ; 8.977  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[8] ; clock_divider:U5|reg25Mhz ; 9.342  ; 9.162  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[9] ; clock_divider:U5|reg25Mhz ; 8.982  ; 8.890  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ; 4.796  ;        ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_G[*]  ; clock_divider:U5|reg25Mhz ; 9.209  ; 9.075  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[0] ; clock_divider:U5|reg25Mhz ; 8.341  ; 8.168  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[1] ; clock_divider:U5|reg25Mhz ; 8.239  ; 8.059  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[2] ; clock_divider:U5|reg25Mhz ; 8.358  ; 8.181  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[3] ; clock_divider:U5|reg25Mhz ; 8.229  ; 8.053  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[4] ; clock_divider:U5|reg25Mhz ; 7.857  ; 7.738  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[5] ; clock_divider:U5|reg25Mhz ; 7.841  ; 7.721  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[6] ; clock_divider:U5|reg25Mhz ; 8.010  ; 7.861  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[7] ; clock_divider:U5|reg25Mhz ; 8.297  ; 8.109  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[8] ; clock_divider:U5|reg25Mhz ; 8.504  ; 8.397  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[9] ; clock_divider:U5|reg25Mhz ; 9.209  ; 9.075  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_HS    ; clock_divider:U5|reg25Mhz ; 10.514 ; 10.261 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_R[*]  ; clock_divider:U5|reg25Mhz ; 10.653 ; 10.186 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[0] ; clock_divider:U5|reg25Mhz ; 9.884  ; 9.827  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[1] ; clock_divider:U5|reg25Mhz ; 9.254  ; 9.066  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[2] ; clock_divider:U5|reg25Mhz ; 8.960  ; 8.784  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[3] ; clock_divider:U5|reg25Mhz ; 8.935  ; 8.760  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[4] ; clock_divider:U5|reg25Mhz ; 9.817  ; 9.615  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[5] ; clock_divider:U5|reg25Mhz ; 8.653  ; 8.510  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[6] ; clock_divider:U5|reg25Mhz ; 9.701  ; 9.546  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[7] ; clock_divider:U5|reg25Mhz ; 9.932  ; 9.762  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[8] ; clock_divider:U5|reg25Mhz ; 9.864  ; 9.619  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[9] ; clock_divider:U5|reg25Mhz ; 10.653 ; 10.186 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_VS    ; clock_divider:U5|reg25Mhz ; 10.379 ; 10.236 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                    ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; LEDR[*]   ; clock_divider:U5|reg1Mhz  ; 7.977  ; 7.909  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[0]  ; clock_divider:U5|reg1Mhz  ; 8.267  ; 8.221  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[1]  ; clock_divider:U5|reg1Mhz  ; 8.689  ; 8.519  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[2]  ; clock_divider:U5|reg1Mhz  ; 9.408  ; 9.216  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[3]  ; clock_divider:U5|reg1Mhz  ; 8.136  ; 8.077  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[4]  ; clock_divider:U5|reg1Mhz  ; 10.129 ; 9.816  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[5]  ; clock_divider:U5|reg1Mhz  ; 8.540  ; 8.401  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[6]  ; clock_divider:U5|reg1Mhz  ; 8.692  ; 8.580  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[7]  ; clock_divider:U5|reg1Mhz  ; 9.034  ; 8.874  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[8]  ; clock_divider:U5|reg1Mhz  ; 9.700  ; 9.463  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[9]  ; clock_divider:U5|reg1Mhz  ; 11.998 ; 11.724 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[10] ; clock_divider:U5|reg1Mhz  ; 7.977  ; 7.909  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[11] ; clock_divider:U5|reg1Mhz  ; 9.011  ; 8.841  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[12] ; clock_divider:U5|reg1Mhz  ; 8.552  ; 8.578  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[13] ; clock_divider:U5|reg1Mhz  ; 8.858  ; 8.789  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[14] ; clock_divider:U5|reg1Mhz  ; 8.429  ; 8.289  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[15] ; clock_divider:U5|reg1Mhz  ; 8.765  ; 8.760  ; Fall       ; clock_divider:U5|reg1Mhz  ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ;        ; 4.666  ; Rise       ; clock_divider:U5|reg25Mhz ;
; VGA_B[*]  ; clock_divider:U5|reg25Mhz ; 8.357  ; 8.203  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[0] ; clock_divider:U5|reg25Mhz ; 8.357  ; 8.203  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[1] ; clock_divider:U5|reg25Mhz ; 8.715  ; 8.549  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[2] ; clock_divider:U5|reg25Mhz ; 9.413  ; 9.114  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[3] ; clock_divider:U5|reg25Mhz ; 8.379  ; 8.233  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[4] ; clock_divider:U5|reg25Mhz ; 8.403  ; 8.257  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[5] ; clock_divider:U5|reg25Mhz ; 8.786  ; 8.572  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[6] ; clock_divider:U5|reg25Mhz ; 9.454  ; 9.146  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[7] ; clock_divider:U5|reg25Mhz ; 8.813  ; 8.609  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[8] ; clock_divider:U5|reg25Mhz ; 8.961  ; 8.784  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[9] ; clock_divider:U5|reg25Mhz ; 8.619  ; 8.526  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ; 4.605  ;        ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_G[*]  ; clock_divider:U5|reg25Mhz ; 7.523  ; 7.404  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[0] ; clock_divider:U5|reg25Mhz ; 8.002  ; 7.831  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[1] ; clock_divider:U5|reg25Mhz ; 7.903  ; 7.727  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[2] ; clock_divider:U5|reg25Mhz ; 8.018  ; 7.844  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[3] ; clock_divider:U5|reg25Mhz ; 7.893  ; 7.720  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[4] ; clock_divider:U5|reg25Mhz ; 7.538  ; 7.420  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[5] ; clock_divider:U5|reg25Mhz ; 7.523  ; 7.404  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[6] ; clock_divider:U5|reg25Mhz ; 7.683  ; 7.537  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[7] ; clock_divider:U5|reg25Mhz ; 7.961  ; 7.776  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[8] ; clock_divider:U5|reg25Mhz ; 8.158  ; 8.052  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[9] ; clock_divider:U5|reg25Mhz ; 8.835  ; 8.702  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_HS    ; clock_divider:U5|reg25Mhz ; 10.086 ; 9.840  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_R[*]  ; clock_divider:U5|reg25Mhz ; 8.301  ; 8.160  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[0] ; clock_divider:U5|reg25Mhz ; 9.482  ; 9.424  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[1] ; clock_divider:U5|reg25Mhz ; 8.878  ; 8.694  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[2] ; clock_divider:U5|reg25Mhz ; 8.597  ; 8.423  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[3] ; clock_divider:U5|reg25Mhz ; 8.571  ; 8.400  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[4] ; clock_divider:U5|reg25Mhz ; 9.418  ; 9.220  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[5] ; clock_divider:U5|reg25Mhz ; 8.301  ; 8.160  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[6] ; clock_divider:U5|reg25Mhz ; 9.307  ; 9.154  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[7] ; clock_divider:U5|reg25Mhz ; 9.529  ; 9.361  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[8] ; clock_divider:U5|reg25Mhz ; 9.462  ; 9.224  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[9] ; clock_divider:U5|reg25Mhz ; 10.293 ; 9.828  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_VS    ; clock_divider:U5|reg25Mhz ; 9.959  ; 9.818  ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                           ;
+------------------------------------+---------+---------------+
; Clock                              ; Slack   ; End Point TNS ;
+------------------------------------+---------+---------------+
; clock_divider:U5|reg1Mhz           ; -21.083 ; -1881.081     ;
; clock_divider:U5|reg25Mhz          ; -9.172  ; -430.081      ;
; CLOCK_50                           ; -5.530  ; -1939.408     ;
; ps2_keyboard:U3|dec_keyboard:U2|f3 ; -1.407  ; -7.654        ;
; PS2_CLK                            ; -0.349  ; -5.578        ;
; clock_divider:U5|reg1Khz           ; 0.315   ; 0.000         ;
+------------------------------------+---------+---------------+


+-------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                           ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; CLOCK_50                           ; -1.095 ; -3.190        ;
; clock_divider:U5|reg25Mhz          ; -0.331 ; -4.117        ;
; PS2_CLK                            ; -0.083 ; -0.083        ;
; clock_divider:U5|reg1Khz           ; 0.020  ; 0.000         ;
; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.124  ; 0.000         ;
; clock_divider:U5|reg1Mhz           ; 0.180  ; 0.000         ;
+------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                           ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; ps2_keyboard:U3|keyboard:U1|scan_ready ; -1.855 ; -1.855        ;
; ps2_keyboard:U3|keyboard:U1|ready_set  ; 0.134  ; 0.000         ;
+----------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                           ;
+----------------------------------------+-------+---------------+
; Clock                                  ; Slack ; End Point TNS ;
+----------------------------------------+-------+---------------+
; ps2_keyboard:U3|keyboard:U1|ready_set  ; 0.053 ; 0.000         ;
; ps2_keyboard:U3|keyboard:U1|scan_ready ; 2.559 ; 0.000         ;
+----------------------------------------+-------+---------------+


+-----------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; CLOCK_50                               ; -3.000 ; -1116.536     ;
; PS2_CLK                                ; -3.000 ; -41.006       ;
; clock_divider:U5|reg1Mhz               ; -1.000 ; -414.000      ;
; clock_divider:U5|reg25Mhz              ; -1.000 ; -153.000      ;
; ps2_keyboard:U3|dec_keyboard:U2|f3     ; -1.000 ; -10.000       ;
; clock_divider:U5|reg1Khz               ; -1.000 ; -3.000        ;
; ps2_keyboard:U3|keyboard:U1|ready_set  ; -1.000 ; -1.000        ;
; ps2_keyboard:U3|keyboard:U1|scan_ready ; -1.000 ; -1.000        ;
+----------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divider:U5|reg1Mhz'                                                                                                                                              ;
+---------+--------------------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack   ; From Node                                        ; To Node                                 ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -21.083 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.048     ; 22.022     ;
; -21.066 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.048     ; 22.005     ;
; -20.981 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.048     ; 21.920     ;
; -20.952 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.045     ; 21.894     ;
; -20.937 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.048     ; 21.876     ;
; -20.925 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.048     ; 21.864     ;
; -20.924 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.048     ; 21.863     ;
; -20.854 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.048     ; 21.793     ;
; -20.753 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[7]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.048     ; 21.692     ;
; -20.711 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[4]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.045     ; 21.653     ;
; -20.704 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.051     ; 21.640     ;
; -20.687 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.051     ; 21.623     ;
; -20.682 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.048     ; 21.621     ;
; -20.674 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[5]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.045     ; 21.616     ;
; -20.647 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 21.588     ;
; -20.632 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[2]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.050     ; 21.569     ;
; -20.630 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 21.571     ;
; -20.610 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[1]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.048     ; 21.549     ;
; -20.602 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.051     ; 21.538     ;
; -20.573 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.048     ; 21.512     ;
; -20.558 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.051     ; 21.494     ;
; -20.546 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.051     ; 21.482     ;
; -20.545 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.051     ; 21.481     ;
; -20.545 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 21.486     ;
; -20.528 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.041     ; 21.474     ;
; -20.516 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.043     ; 21.460     ;
; -20.511 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.041     ; 21.457     ;
; -20.501 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 21.442     ;
; -20.489 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[0]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.051     ; 21.425     ;
; -20.489 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 21.430     ;
; -20.488 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 21.429     ;
; -20.475 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.051     ; 21.411     ;
; -20.472 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.041     ; 21.418     ;
; -20.458 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m3[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.051     ; 21.394     ;
; -20.455 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.041     ; 21.401     ;
; -20.454 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.053     ; 21.388     ;
; -20.454 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m3[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.051     ; 21.390     ;
; -20.450 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 21.391     ;
; -20.437 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.053     ; 21.371     ;
; -20.433 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 21.374     ;
; -20.426 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.041     ; 21.372     ;
; -20.418 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 21.359     ;
; -20.416 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.051     ; 21.352     ;
; -20.403 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.050     ; 21.340     ;
; -20.399 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.051     ; 21.335     ;
; -20.397 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.038     ; 21.346     ;
; -20.386 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.050     ; 21.323     ;
; -20.382 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.041     ; 21.328     ;
; -20.374 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[7]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.051     ; 21.310     ;
; -20.372 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 21.313     ;
; -20.370 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.041     ; 21.316     ;
; -20.370 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.041     ; 21.316     ;
; -20.369 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[9]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.040     ; 21.316     ;
; -20.369 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.041     ; 21.315     ;
; -20.355 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 21.296     ;
; -20.352 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.053     ; 21.286     ;
; -20.352 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[9]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.040     ; 21.299     ;
; -20.348 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 21.289     ;
; -20.341 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.038     ; 21.290     ;
; -20.332 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[4]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.048     ; 21.271     ;
; -20.326 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.041     ; 21.272     ;
; -20.323 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.050     ; 21.260     ;
; -20.319 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.043     ; 21.263     ;
; -20.317 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[7]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 21.258     ;
; -20.315 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[11] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.044     ; 21.258     ;
; -20.314 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.051     ; 21.250     ;
; -20.314 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.041     ; 21.260     ;
; -20.313 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.041     ; 21.259     ;
; -20.308 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.053     ; 21.242     ;
; -20.304 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 21.245     ;
; -20.303 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.051     ; 21.239     ;
; -20.301 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[13] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.051     ; 21.237     ;
; -20.301 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.050     ; 21.238     ;
; -20.299 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.041     ; 21.245     ;
; -20.298 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[11] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.044     ; 21.241     ;
; -20.296 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.053     ; 21.230     ;
; -20.295 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[3]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.050     ; 21.232     ;
; -20.295 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[5]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.048     ; 21.234     ;
; -20.295 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.053     ; 21.229     ;
; -20.292 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 21.233     ;
; -20.291 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 21.232     ;
; -20.285 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.048     ; 21.224     ;
; -20.284 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[13] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.051     ; 21.220     ;
; -20.275 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[4]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.043     ; 21.219     ;
; -20.272 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.047     ; 21.212     ;
; -20.270 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 21.211     ;
; -20.270 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.051     ; 21.206     ;
; -20.267 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[9]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.040     ; 21.214     ;
; -20.258 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.051     ; 21.194     ;
; -20.257 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.051     ; 21.193     ;
; -20.257 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.050     ; 21.194     ;
; -20.253 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[2]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.053     ; 21.187     ;
; -20.246 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.046     ; 21.187     ;
; -20.245 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.050     ; 21.182     ;
; -20.244 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.050     ; 21.181     ;
; -20.243 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.041     ; 21.189     ;
; -20.241 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.043     ; 21.185     ;
; -20.239 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[7]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.041     ; 21.185     ;
; -20.238 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[5]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.043     ; 21.182     ;
; -20.238 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[9]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.037     ; 21.188     ;
+---------+--------------------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divider:U5|reg25Mhz'                                                                                                                                                  ;
+--------+------------------------------------------------------------+------------------------------------+--------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                            ; Launch Clock             ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------------------------+--------------------------+---------------------------+--------------+------------+------------+
; -9.172 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.609      ; 10.768     ;
; -9.172 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.609      ; 10.768     ;
; -9.172 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.609      ; 10.768     ;
; -9.172 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.609      ; 10.768     ;
; -9.021 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.609      ; 10.617     ;
; -9.021 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.609      ; 10.617     ;
; -9.021 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.609      ; 10.617     ;
; -9.021 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.609      ; 10.617     ;
; -8.976 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.609      ; 10.572     ;
; -8.976 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.609      ; 10.572     ;
; -8.976 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.609      ; 10.572     ;
; -8.976 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.609      ; 10.572     ;
; -8.931 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.619      ; 10.537     ;
; -8.931 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.619      ; 10.537     ;
; -8.895 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.609      ; 10.491     ;
; -8.895 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.609      ; 10.491     ;
; -8.895 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.609      ; 10.491     ;
; -8.895 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.609      ; 10.491     ;
; -8.803 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.621      ; 10.411     ;
; -8.780 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.619      ; 10.386     ;
; -8.780 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.619      ; 10.386     ;
; -8.757 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.625      ; 10.369     ;
; -8.757 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.625      ; 10.369     ;
; -8.757 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.625      ; 10.369     ;
; -8.757 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.625      ; 10.369     ;
; -8.757 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.625      ; 10.369     ;
; -8.757 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.625      ; 10.369     ;
; -8.757 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.625      ; 10.369     ;
; -8.757 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.625      ; 10.369     ;
; -8.757 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.625      ; 10.369     ;
; -8.755 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.624      ; 10.366     ;
; -8.755 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.624      ; 10.366     ;
; -8.755 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.624      ; 10.366     ;
; -8.755 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.624      ; 10.366     ;
; -8.739 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.624      ; 10.350     ;
; -8.739 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.624      ; 10.350     ;
; -8.735 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.619      ; 10.341     ;
; -8.735 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.619      ; 10.341     ;
; -8.716 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.625      ; 10.328     ;
; -8.716 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.625      ; 10.328     ;
; -8.654 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.619      ; 10.260     ;
; -8.654 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.619      ; 10.260     ;
; -8.652 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.621      ; 10.260     ;
; -8.614 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.624      ; 10.225     ;
; -8.614 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.624      ; 10.225     ;
; -8.614 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.624      ; 10.225     ;
; -8.614 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.624      ; 10.225     ;
; -8.614 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[8]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.624      ; 10.225     ;
; -8.614 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.624      ; 10.225     ;
; -8.614 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.624      ; 10.225     ;
; -8.614 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.624      ; 10.225     ;
; -8.614 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.624      ; 10.225     ;
; -8.607 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.621      ; 10.215     ;
; -8.606 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.625      ; 10.218     ;
; -8.606 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.625      ; 10.218     ;
; -8.606 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.625      ; 10.218     ;
; -8.606 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.625      ; 10.218     ;
; -8.606 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.625      ; 10.218     ;
; -8.606 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.625      ; 10.218     ;
; -8.606 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.625      ; 10.218     ;
; -8.606 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.625      ; 10.218     ;
; -8.606 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.625      ; 10.218     ;
; -8.604 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.624      ; 10.215     ;
; -8.604 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.624      ; 10.215     ;
; -8.604 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.624      ; 10.215     ;
; -8.604 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.624      ; 10.215     ;
; -8.596 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.625      ; 10.208     ;
; -8.596 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.625      ; 10.208     ;
; -8.596 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.625      ; 10.208     ;
; -8.596 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.625      ; 10.208     ;
; -8.588 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|XP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.624      ; 10.199     ;
; -8.588 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.624      ; 10.199     ;
; -8.565 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.625      ; 10.177     ;
; -8.565 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.625      ; 10.177     ;
; -8.561 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.625      ; 10.173     ;
; -8.561 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.625      ; 10.173     ;
; -8.561 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.625      ; 10.173     ;
; -8.561 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.625      ; 10.173     ;
; -8.561 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.625      ; 10.173     ;
; -8.561 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.625      ; 10.173     ;
; -8.561 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.625      ; 10.173     ;
; -8.561 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.625      ; 10.173     ;
; -8.561 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.625      ; 10.173     ;
; -8.559 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.624      ; 10.170     ;
; -8.559 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.624      ; 10.170     ;
; -8.559 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.624      ; 10.170     ;
; -8.559 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.624      ; 10.170     ;
; -8.543 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|XP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.624      ; 10.154     ;
; -8.543 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.624      ; 10.154     ;
; -8.526 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.621      ; 10.134     ;
; -8.524 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.625      ; 10.136     ;
; -8.520 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.625      ; 10.132     ;
; -8.520 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.625      ; 10.132     ;
; -8.504 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|STATE[0]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.625      ; 10.116     ;
; -8.483 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.624      ; 10.094     ;
; -8.483 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.624      ; 10.094     ;
; -8.483 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.624      ; 10.094     ;
; -8.483 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.624      ; 10.094     ;
; -8.481 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.625      ; 10.093     ;
; -8.481 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.625      ; 10.093     ;
+--------+------------------------------------------------------------+------------------------------------+--------------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                                                                                             ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -5.530 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.125     ; 4.904      ;
; -5.530 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.125     ; 4.904      ;
; -5.528 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.122     ; 4.905      ;
; -5.509 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.125     ; 4.883      ;
; -5.509 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.125     ; 4.883      ;
; -5.507 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.122     ; 4.884      ;
; -5.498 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.164     ; 4.833      ;
; -5.498 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.164     ; 4.833      ;
; -5.496 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.161     ; 4.834      ;
; -5.495 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.125     ; 4.869      ;
; -5.495 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.125     ; 4.869      ;
; -5.493 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.122     ; 4.870      ;
; -5.488 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.130     ; 4.857      ;
; -5.488 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.130     ; 4.857      ;
; -5.486 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.127     ; 4.858      ;
; -5.485 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.125     ; 4.859      ;
; -5.485 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.125     ; 4.859      ;
; -5.483 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.122     ; 4.860      ;
; -5.477 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.164     ; 4.812      ;
; -5.477 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.164     ; 4.812      ;
; -5.476 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a28~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.149     ; 4.826      ;
; -5.476 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a28~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.149     ; 4.826      ;
; -5.475 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.161     ; 4.813      ;
; -5.474 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a28~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.146     ; 4.827      ;
; -5.467 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.130     ; 4.836      ;
; -5.467 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.130     ; 4.836      ;
; -5.466 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.180     ; 4.785      ;
; -5.466 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.180     ; 4.785      ;
; -5.465 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.127     ; 4.837      ;
; -5.464 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.177     ; 4.786      ;
; -5.463 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.164     ; 4.798      ;
; -5.463 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.164     ; 4.798      ;
; -5.461 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.161     ; 4.799      ;
; -5.455 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a28~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.149     ; 4.805      ;
; -5.455 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a28~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.149     ; 4.805      ;
; -5.453 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.130     ; 4.822      ;
; -5.453 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.130     ; 4.822      ;
; -5.453 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.164     ; 4.788      ;
; -5.453 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.164     ; 4.788      ;
; -5.453 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a28~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.146     ; 4.806      ;
; -5.452 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.183     ; 4.768      ;
; -5.452 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.183     ; 4.768      ;
; -5.451 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.127     ; 4.823      ;
; -5.451 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.161     ; 4.789      ;
; -5.450 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.180     ; 4.769      ;
; -5.450 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.125     ; 4.824      ;
; -5.450 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.125     ; 4.824      ;
; -5.448 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.128     ; 4.819      ;
; -5.448 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.128     ; 4.819      ;
; -5.448 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.122     ; 4.825      ;
; -5.446 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a4~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.149     ; 4.796      ;
; -5.446 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a4~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.149     ; 4.796      ;
; -5.446 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.125     ; 4.820      ;
; -5.444 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a4~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.146     ; 4.797      ;
; -5.443 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.130     ; 4.812      ;
; -5.443 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.130     ; 4.812      ;
; -5.441 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a28~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.149     ; 4.791      ;
; -5.441 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a28~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.149     ; 4.791      ;
; -5.441 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.127     ; 4.813      ;
; -5.440 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.128     ; 4.811      ;
; -5.440 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.128     ; 4.811      ;
; -5.439 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a28~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.146     ; 4.792      ;
; -5.438 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.125     ; 4.812      ;
; -5.431 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a28~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.149     ; 4.781      ;
; -5.431 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a28~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.149     ; 4.781      ;
; -5.430 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.128     ; 4.801      ;
; -5.430 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.128     ; 4.801      ;
; -5.429 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a28~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.146     ; 4.782      ;
; -5.428 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.125     ; 4.802      ;
; -5.426 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[8] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.183     ; 4.742      ;
; -5.426 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[8] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.183     ; 4.742      ;
; -5.425 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a22~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.166     ; 4.758      ;
; -5.425 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a22~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.166     ; 4.758      ;
; -5.425 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a4~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.149     ; 4.775      ;
; -5.425 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a4~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.149     ; 4.775      ;
; -5.424 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[8] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.180     ; 4.743      ;
; -5.423 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a22~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.163     ; 4.759      ;
; -5.423 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a3~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.173     ; 4.749      ;
; -5.423 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a3~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.173     ; 4.749      ;
; -5.423 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a4~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.146     ; 4.776      ;
; -5.421 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a23~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.154     ; 4.766      ;
; -5.421 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a23~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.154     ; 4.766      ;
; -5.421 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a3~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.170     ; 4.750      ;
; -5.419 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a23~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.151     ; 4.767      ;
; -5.418 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.162     ; 4.755      ;
; -5.418 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.162     ; 4.755      ;
; -5.418 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.164     ; 4.753      ;
; -5.418 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.164     ; 4.753      ;
; -5.417 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.159     ; 4.757      ;
; -5.417 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.159     ; 4.757      ;
; -5.416 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.159     ; 4.756      ;
; -5.416 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.167     ; 4.748      ;
; -5.416 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.167     ; 4.748      ;
; -5.416 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.161     ; 4.754      ;
; -5.415 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.156     ; 4.758      ;
; -5.414 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.164     ; 4.749      ;
; -5.412 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a22~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.169     ; 4.742      ;
; -5.412 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a22~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.169     ; 4.742      ;
; -5.411 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a4~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.149     ; 4.761      ;
; -5.411 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a4~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.149     ; 4.761      ;
+--------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ps2_keyboard:U3|dec_keyboard:U2|f3'                                                                                                                                                    ;
+--------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                      ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -1.407 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.328      ; 2.712      ;
; -1.352 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.322      ; 2.651      ;
; -1.334 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.328      ; 2.639      ;
; -1.321 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.322      ; 2.620      ;
; -1.311 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.322      ; 2.610      ;
; -1.238 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.322      ; 2.537      ;
; -1.233 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.328      ; 2.538      ;
; -1.197 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.322      ; 2.496      ;
; -1.174 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.328      ; 2.479      ;
; -1.147 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.322      ; 2.446      ;
; -1.126 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.328      ; 2.431      ;
; -1.117 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.322      ; 2.416      ;
; -1.107 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.328      ; 2.412      ;
; -0.962 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.328      ; 2.267      ;
; -0.938 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.328      ; 2.243      ;
; -0.899 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.328      ; 2.204      ;
; -0.884 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.328      ; 2.189      ;
; -0.881 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.328      ; 2.186      ;
; -0.855 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.328      ; 2.160      ;
; -0.845 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.328      ; 2.150      ;
; -0.815 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.328      ; 2.120      ;
; -0.814 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.328      ; 2.119      ;
; -0.795 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.328      ; 2.100      ;
; -0.795 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.328      ; 2.100      ;
; -0.785 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.328      ; 2.090      ;
; -0.776 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.328      ; 2.081      ;
; -0.768 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.328      ; 2.073      ;
; -0.764 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.328      ; 2.069      ;
; -0.742 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.328      ; 2.047      ;
; -0.677 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.328      ; 1.982      ;
; -0.675 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.322      ; 1.974      ;
; -0.666 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.328      ; 1.971      ;
; -0.615 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.322      ; 1.914      ;
; -0.569 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.322      ; 1.868      ;
; -0.557 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.322      ; 1.856      ;
; -0.555 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.322      ; 1.854      ;
; -0.525 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.322      ; 1.824      ;
; -0.510 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.322      ; 1.809      ;
; -0.475 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.322      ; 1.774      ;
; -0.458 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.322      ; 1.757      ;
; -0.451 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.322      ; 1.750      ;
; -0.450 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.328      ; 1.755      ;
; -0.447 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.322      ; 1.746      ;
; -0.436 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.322      ; 1.735      ;
; -0.429 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.322      ; 1.728      ;
; -0.418 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.322      ; 1.717      ;
; -0.406 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.322      ; 1.705      ;
; -0.370 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.328      ; 1.675      ;
; -0.353 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.328      ; 1.658      ;
; -0.336 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.322      ; 1.635      ;
; -0.316 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.322      ; 1.615      ;
; -0.294 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.328      ; 1.599      ;
; -0.249 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.322      ; 1.548      ;
; -0.242 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.322      ; 1.541      ;
; -0.241 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.328      ; 1.546      ;
; -0.230 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.322      ; 1.529      ;
; -0.208 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.322      ; 1.507      ;
; -0.182 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.328      ; 1.487      ;
; -0.126 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.328      ; 1.431      ;
; -0.088 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.322      ; 1.387      ;
; -0.085 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.322      ; 1.384      ;
; -0.063 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.322      ; 1.362      ;
; -0.030 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.322      ; 1.329      ;
; -0.003 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.322      ; 1.302      ;
; 0.017  ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.322      ; 1.282      ;
; 0.022  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.322      ; 1.277      ;
; 0.037  ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.322      ; 1.262      ;
; 0.044  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.322      ; 1.255      ;
; 0.056  ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.322      ; 1.243      ;
; 0.071  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.322      ; 1.228      ;
; 0.071  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.322      ; 1.228      ;
; 0.076  ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.322      ; 1.223      ;
; 0.095  ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.322      ; 1.204      ;
; 0.164  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.322      ; 1.135      ;
; 0.183  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.322      ; 1.116      ;
; 0.301  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.034     ; 0.652      ;
; 0.301  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.034     ; 0.652      ;
; 0.301  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.034     ; 0.652      ;
; 0.301  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.040     ; 0.646      ;
; 0.302  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.034     ; 0.651      ;
; 0.320  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.322      ; 0.979      ;
; 0.321  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.322      ; 0.978      ;
; 0.321  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.322      ; 0.978      ;
; 0.323  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.040     ; 0.624      ;
; 0.324  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.040     ; 0.623      ;
; 0.324  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.040     ; 0.623      ;
; 0.363  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.328      ; 0.942      ;
; 0.431  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.322      ; 0.868      ;
; 0.468  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.040     ; 0.479      ;
; 0.575  ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.040     ; 0.372      ;
; 0.588  ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.040     ; 0.359      ;
; 0.597  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.040     ; 0.350      ;
+--------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PS2_CLK'                                                                                                                                                    ;
+--------+---------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                  ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -0.349 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.068     ; 1.288      ;
; -0.344 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.068     ; 1.283      ;
; -0.329 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.023     ; 1.313      ;
; -0.329 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.023     ; 1.313      ;
; -0.329 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.023     ; 1.313      ;
; -0.329 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.023     ; 1.313      ;
; -0.329 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.023     ; 1.313      ;
; -0.329 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.023     ; 1.313      ;
; -0.329 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.023     ; 1.313      ;
; -0.329 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.023     ; 1.313      ;
; -0.329 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.023     ; 1.313      ;
; -0.328 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.023     ; 1.312      ;
; -0.328 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.023     ; 1.312      ;
; -0.328 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.023     ; 1.312      ;
; -0.328 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.023     ; 1.312      ;
; -0.328 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.023     ; 1.312      ;
; -0.328 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.023     ; 1.312      ;
; -0.328 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.023     ; 1.312      ;
; -0.328 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.023     ; 1.312      ;
; -0.328 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.023     ; 1.312      ;
; -0.276 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.068     ; 1.215      ;
; -0.276 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.023     ; 1.260      ;
; -0.276 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.023     ; 1.260      ;
; -0.276 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.023     ; 1.260      ;
; -0.276 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.023     ; 1.260      ;
; -0.276 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.023     ; 1.260      ;
; -0.276 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.023     ; 1.260      ;
; -0.276 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.023     ; 1.260      ;
; -0.276 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.023     ; 1.260      ;
; -0.276 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.023     ; 1.260      ;
; -0.230 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.222      ;
; -0.230 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.222      ;
; -0.230 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.222      ;
; -0.230 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.222      ;
; -0.230 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.222      ;
; -0.230 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.222      ;
; -0.230 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.222      ;
; -0.230 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.222      ;
; -0.226 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.024     ; 1.209      ;
; -0.225 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.068     ; 1.164      ;
; -0.225 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.217      ;
; -0.225 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.217      ;
; -0.225 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.217      ;
; -0.225 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.217      ;
; -0.225 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.217      ;
; -0.225 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.217      ;
; -0.225 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.217      ;
; -0.225 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.217      ;
; -0.217 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.023     ; 1.201      ;
; -0.217 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.023     ; 1.201      ;
; -0.217 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.023     ; 1.201      ;
; -0.217 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.023     ; 1.201      ;
; -0.217 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.023     ; 1.201      ;
; -0.217 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.023     ; 1.201      ;
; -0.217 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.023     ; 1.201      ;
; -0.217 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.023     ; 1.201      ;
; -0.217 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.023     ; 1.201      ;
; -0.202 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.024     ; 1.185      ;
; -0.169 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.161      ;
; -0.169 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.161      ;
; -0.169 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.161      ;
; -0.169 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.161      ;
; -0.169 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.161      ;
; -0.169 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.161      ;
; -0.169 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.161      ;
; -0.169 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.161      ;
; -0.163 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.024     ; 1.146      ;
; -0.152 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.091     ; 1.068      ;
; -0.110 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.102      ;
; -0.110 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.102      ;
; -0.110 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.102      ;
; -0.110 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.102      ;
; -0.110 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.102      ;
; -0.110 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.102      ;
; -0.110 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.102      ;
; -0.110 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.102      ;
; -0.108 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.024     ; 1.091      ;
; -0.090 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.024     ; 1.073      ;
; -0.078 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.024     ; 1.061      ;
; -0.063 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.024     ; 1.046      ;
; -0.014 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.046     ; 0.975      ;
; -0.014 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.046     ; 0.975      ;
; -0.014 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.046     ; 0.975      ;
; -0.014 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.046     ; 0.975      ;
; -0.014 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.046     ; 0.975      ;
; -0.014 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.046     ; 0.975      ;
; -0.014 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.046     ; 0.975      ;
; -0.014 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.046     ; 0.975      ;
; -0.014 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.046     ; 0.975      ;
; 0.014  ; ps2_keyboard:U3|keyboard:U1|ready_set ; ps2_keyboard:U3|keyboard:U1|ready_set    ; ps2_keyboard:U3|keyboard:U1|ready_set ; PS2_CLK     ; 0.500        ; 1.643      ; 2.221      ;
; 0.067  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.057     ; 0.883      ;
; 0.067  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.057     ; 0.883      ;
; 0.067  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.057     ; 0.883      ;
; 0.067  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.057     ; 0.883      ;
; 0.094  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.044     ; 0.869      ;
; 0.094  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.044     ; 0.869      ;
; 0.094  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.044     ; 0.869      ;
; 0.094  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.044     ; 0.869      ;
; 0.094  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.044     ; 0.869      ;
; 0.094  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.044     ; 0.869      ;
+--------+---------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divider:U5|reg1Khz'                                                                                                                                             ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                           ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; 0.315 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.043     ; 0.629      ;
; 0.389 ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.043     ; 0.555      ;
; 0.484 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.043     ; 0.460      ;
; 0.515 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; 0.500        ; 1.472      ; 1.454      ;
; 0.585 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|state ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.043     ; 0.359      ;
; 0.631 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; 0.500        ; 1.472      ; 1.338      ;
; 0.631 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; 0.500        ; 1.472      ; 1.338      ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                                        ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -1.095 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[0]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.557      ; 0.681      ;
; -0.970 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[1]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.557      ; 0.806      ;
; -0.809 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[2]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.557      ; 0.967      ;
; -0.632 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[0]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 1.557      ; 0.644      ;
; -0.528 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[1]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 1.557      ; 0.748      ;
; -0.371 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[2]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 1.557      ; 0.905      ;
; -0.194 ; clock_divider:U5|reg1Khz                                                                                                                         ; clock_divider:U5|reg1Khz                                                                                                                                       ; clock_divider:U5|reg1Khz  ; CLOCK_50    ; 0.000        ; 1.550      ; 1.575      ;
; -0.063 ; clock_divider:U5|reg1Mhz                                                                                                                         ; clock_divider:U5|reg1Mhz                                                                                                                                       ; clock_divider:U5|reg1Mhz  ; CLOCK_50    ; 0.000        ; 1.549      ; 1.705      ;
; -0.059 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_0_dff                                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.558      ; 1.718      ;
; -0.056 ; CLOCK_50                                                                                                                                         ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[0]                                            ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 1.557      ; 1.585      ;
; 0.031  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_1_dff                                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.558      ; 1.808      ;
; 0.069  ; CLOCK_50                                                                                                                                         ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[1]                                            ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 1.557      ; 1.710      ;
; 0.132  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[0]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.558      ; 1.909      ;
; 0.172  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_2_dff                                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.558      ; 1.949      ;
; 0.181  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[0]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[0]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[3]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[3]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[4]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[4]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[5]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[5]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[6]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[6]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[8]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[8]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_0_dff                             ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_0_dff                                           ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.182  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|full_dff                                   ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|full_dff                                                 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[1]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[1]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[2]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[2]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[7]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[7]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[9]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[9]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[10]                           ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[10]                                         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[11]                           ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[11]                                         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.188  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|rd_ptr_lsb                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|rd_ptr_lsb                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.189  ; clock_divider:U5|counter1Khz[0]                                                                                                                  ; clock_divider:U5|counter1Khz[0]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.190  ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|address_reg_a[2]                                                           ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2]                                                                     ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.316      ;
; 0.194  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[3]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[4]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.320      ;
; 0.194  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[5]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[6]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.320      ;
; 0.198  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[11] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[11]               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.324      ;
; 0.199  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[10]    ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[10]                  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.325      ;
; 0.210  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[4]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a7~portb_address_reg0  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.182      ; 0.496      ;
; 0.223  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[3]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a7~portb_address_reg0  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.182      ; 0.509      ;
; 0.230  ; CLOCK_50                                                                                                                                         ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[2]                                            ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 1.557      ; 1.871      ;
; 0.261  ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|address_reg_a[1]                                                           ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1]                                                                     ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.387      ;
; 0.263  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|wrreq_delaya[1]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|empty_dff                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.389      ;
; 0.279  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a3~porta_address_reg0  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.217      ; 0.600      ;
; 0.281  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_1_dff                             ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_0_dff                                           ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.407      ;
; 0.282  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a3~porta_address_reg0  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.217      ; 0.603      ;
; 0.282  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_0_dff                                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 1.558      ; 1.559      ;
; 0.283  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a3~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.708      ; 2.230      ;
; 0.284  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a3~porta_address_reg0  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.217      ; 0.605      ;
; 0.284  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|wrreq_delaya[1]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|wrreq_delaya[0]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.410      ;
; 0.284  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a3~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.706      ; 2.229      ;
; 0.284  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a3~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.706      ; 2.229      ;
; 0.287  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.218      ; 0.609      ;
; 0.291  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a3~porta_address_reg0  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.217      ; 0.612      ;
; 0.291  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[3]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[3]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.417      ;
; 0.292  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[5]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[5]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.293  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[7]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[7]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293  ; clock_divider:U5|counter1Mhz[6]                                                                                                                  ; clock_divider:U5|counter1Mhz[6]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.418      ;
; 0.294  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[2]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[2]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.420      ;
; 0.294  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[4]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[4]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.420      ;
; 0.294  ; clock_divider:U5|counter1Mhz[2]                                                                                                                  ; clock_divider:U5|counter1Mhz[2]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.419      ;
; 0.294  ; clock_divider:U5|counter1Mhz[7]                                                                                                                  ; clock_divider:U5|counter1Mhz[7]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.419      ;
; 0.295  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[2]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[3]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.421      ;
; 0.295  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[4]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[5]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.421      ;
; 0.295  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[7]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[8]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.421      ;
; 0.295  ; clock_divider:U5|counter1Mhz[5]                                                                                                                  ; clock_divider:U5|counter1Mhz[5]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.420      ;
; 0.296  ; clock_divider:U5|counter1Mhz[8]                                                                                                                  ; clock_divider:U5|counter1Mhz[8]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.421      ;
; 0.299  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]                      ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[1]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[1]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[3]  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[3]                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299  ; clock_divider:U5|counter1Khz[16]                                                                                                                 ; clock_divider:U5|counter1Khz[16]                                                                                                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.424      ;
; 0.300  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[6]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[6]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[2]  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[2]                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[10] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[10]               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[8]  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[8]                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300  ; clock_divider:U5|counter1Mhz[1]                                                                                                                  ; clock_divider:U5|counter1Mhz[1]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300  ; clock_divider:U5|counter1Mhz[4]                                                                                                                  ; clock_divider:U5|counter1Mhz[4]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300  ; clock_divider:U5|counter1Khz[12]                                                                                                                 ; clock_divider:U5|counter1Khz[12]                                                                                                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300  ; clock_divider:U5|counter1Khz[14]                                                                                                                 ; clock_divider:U5|counter1Khz[14]                                                                                                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.301  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[8]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[8]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[9]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[9]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301  ; clock_divider:U5|counter1Khz[10]                                                                                                                 ; clock_divider:U5|counter1Khz[10]                                                                                                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.302  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[10]        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[10]                      ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.428      ;
; 0.302  ; clock_divider:U5|counter1Khz[15]                                                                                                                 ; clock_divider:U5|counter1Khz[15]                                                                                                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302  ; clock_divider:U5|counter1Khz[9]                                                                                                                  ; clock_divider:U5|counter1Khz[9]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302  ; clock_divider:U5|counter1Khz[3]                                                                                                                  ; clock_divider:U5|counter1Khz[3]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.303  ; clock_divider:U5|counter1Khz[13]                                                                                                                 ; clock_divider:U5|counter1Khz[13]                                                                                                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.428      ;
; 0.303  ; clock_divider:U5|counter1Khz[11]                                                                                                                 ; clock_divider:U5|counter1Khz[11]                                                                                                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.428      ;
; 0.306  ; clock_divider:U5|counter1Khz[1]                                                                                                                  ; clock_divider:U5|counter1Khz[1]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.431      ;
; 0.306  ; clock_divider:U5|counter1Khz[2]                                                                                                                  ; clock_divider:U5|counter1Khz[2]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.431      ;
; 0.307  ; clock_divider:U5|counter1Khz[8]                                                                                                                  ; clock_divider:U5|counter1Khz[8]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.432      ;
; 0.308  ; clock_divider:U5|counter1Khz[5]                                                                                                                  ; clock_divider:U5|counter1Khz[5]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.433      ;
; 0.309  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[0]  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[0]                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.435      ;
; 0.311  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.437      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divider:U5|reg25Mhz'                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                             ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; -0.331 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[8]                                                ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[8] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.296      ; 0.579      ;
; -0.319 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[8]                                                ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[8] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.296      ; 0.591      ;
; -0.314 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[9]                                                ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[9] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.297      ; 0.597      ;
; -0.309 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[11]                               ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3]                                                  ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.844      ; 0.639      ;
; -0.300 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[6]                                ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.853      ; 0.657      ;
; -0.298 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[9]                                                ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[9] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.297      ; 0.613      ;
; -0.296 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0]                                                ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[0] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.296      ; 0.614      ;
; -0.292 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[8]                                ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0]                                                  ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.854      ; 0.666      ;
; -0.281 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[10]                               ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2]                                                  ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.844      ; 0.667      ;
; -0.273 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[8]                                                ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[8] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.285      ; 0.626      ;
; -0.246 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[9]                                ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1]                                                  ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.854      ; 0.712      ;
; -0.242 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[9]                                                ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[9] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.296      ; 0.668      ;
; -0.211 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[0]                                 ; vga:U4|TEXT_DRAWER:U3|XP[4]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.853      ; 0.746      ;
; -0.114 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[0]                                ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.853      ; 0.843      ;
; -0.105 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[1]                                 ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[1]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.856      ; 0.855      ;
; -0.086 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[5]                                ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.853      ; 0.871      ;
; -0.077 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[0]                                 ; vga:U4|TEXT_DRAWER:U3|XP[3]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.853      ; 0.880      ;
; -0.012 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[3]                                ; vga:U4|TEXT_DRAWER:U3|CHARADDR[6]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.838      ; 0.930      ;
; -0.011 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[3]                                ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.838      ; 0.931      ;
; 0.047  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12]                               ; vga:U4|TEXT_DRAWER:U3|XP[4]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.841      ; 0.992      ;
; 0.113  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12]                               ; vga:U4|TEXT_DRAWER:U3|PREVSIZE                                                      ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.841      ; 1.058      ;
; 0.116  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[1]                                 ; vga:U4|TEXT_DRAWER:U3|XP[5]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.856      ; 1.076      ;
; 0.117  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[1]                                 ; vga:U4|TEXT_DRAWER:U3|XP[4]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.856      ; 1.077      ;
; 0.137  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[0]                                 ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.854      ; 1.095      ;
; 0.150  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12]                               ; vga:U4|TEXT_DRAWER:U3|YP[7]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.841      ; 1.095      ;
; 0.153  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12]                               ; vga:U4|TEXT_DRAWER:U3|XP[8]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.841      ; 1.098      ;
; 0.153  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12]                               ; vga:U4|TEXT_DRAWER:U3|XP[5]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.841      ; 1.098      ;
; 0.158  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[4]                                ; vga:U4|TEXT_DRAWER:U3|CHARADDR[7]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.838      ; 1.100      ;
; 0.159  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[4]                                ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.838      ; 1.101      ;
; 0.164  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12]                               ; vga:U4|TEXT_DRAWER:U3|XP[6]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.841      ; 1.109      ;
; 0.164  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12]                               ; vga:U4|TEXT_DRAWER:U3|XP[7]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.841      ; 1.109      ;
; 0.172  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12]                               ; vga:U4|TEXT_DRAWER:U3|YP[4]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.842      ; 1.118      ;
; 0.179  ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE                                                         ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; vga:U4|TEXT_DRAWER:U3|STATE[1]                                                           ; vga:U4|TEXT_DRAWER:U3|STATE[1]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]                                                         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[13]                                                        ; vga:U4|TEXT_DRAWER:U3|OUTDATA[13]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[16]                                                        ; vga:U4|TEXT_DRAWER:U3|OUTDATA[16]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]                                                         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]                                                         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[3]                                                         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[3]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]                                                         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[5]                                                         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[5]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]                                                         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[7]                                                         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[7]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[8]                                                         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[8]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[9]                                                         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[9]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[10]                                                        ; vga:U4|TEXT_DRAWER:U3|OUTDATA[10]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[11]                                                        ; vga:U4|TEXT_DRAWER:U3|OUTDATA[11]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[12]                                                        ; vga:U4|TEXT_DRAWER:U3|OUTDATA[12]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[14]                                                        ; vga:U4|TEXT_DRAWER:U3|OUTDATA[14]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[15]                                                        ; vga:U4|TEXT_DRAWER:U3|OUTDATA[15]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.180  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]                                                        ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]                                                        ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]                                                        ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]                                                        ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.307      ;
; 0.181  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[2]                                ; vga:U4|TEXT_DRAWER:U3|CHARADDR[5]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.838      ; 1.123      ;
; 0.181  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[2]                                ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.838      ; 1.123      ;
; 0.186  ; vga:U4|TEXT_DRAWER:U3|STATE[0]                                                           ; vga:U4|TEXT_DRAWER:U3|STATE[0]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.314      ;
; 0.197  ; vga:U4|TEXT_DRAWER:U3|PIXCNT[3]                                                          ; vga:U4|TEXT_DRAWER:U3|PIXCNT[3]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.325      ;
; 0.197  ; vga:U4|TEXT_DRAWER:U3|STATE[2]                                                           ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.325      ;
; 0.203  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9]                                                  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.330      ;
; 0.208  ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]                                                           ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.336      ;
; 0.214  ; vga:U4|TEXT_DRAWER:U3|STATE[0]                                                           ; vga:U4|TEXT_DRAWER:U3|STATE[1]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.342      ;
; 0.224  ; vga:U4|lpm_rom0:U5|altsyncram:altsyncram_component|altsyncram_nd71:auto_generated|q_a[5] ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]                                                   ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.121      ; 0.959      ;
; 0.224  ; vga:U4|lpm_rom0:U5|altsyncram:altsyncram_component|altsyncram_nd71:auto_generated|q_a[5] ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]                                                   ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.121      ; 0.959      ;
; 0.225  ; vga:U4|lpm_rom0:U5|altsyncram:altsyncram_component|altsyncram_nd71:auto_generated|q_a[5] ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]                                                   ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.121      ; 0.960      ;
; 0.225  ; vga:U4|lpm_rom0:U5|altsyncram:altsyncram_component|altsyncram_nd71:auto_generated|q_a[5] ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]                                                   ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.121      ; 0.960      ;
; 0.246  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[1]                                ; vga:U4|TEXT_DRAWER:U3|CHARADDR[4]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.838      ; 1.188      ;
; 0.246  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[5]                                ; vga:U4|TEXT_DRAWER:U3|CHARADDR[8]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.838      ; 1.188      ;
; 0.247  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[1]                                ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.838      ; 1.189      ;
; 0.256  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|HSYNC                                                    ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.383      ;
; 0.262  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12]                               ; vga:U4|TEXT_DRAWER:U3|LNAUX[3]                                                      ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.826      ; 1.192      ;
; 0.267  ; vga:U4|lpm_rom0:U5|altsyncram:altsyncram_component|altsyncram_nd71:auto_generated|q_a[4] ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]                                                   ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.121      ; 1.002      ;
; 0.267  ; vga:U4|lpm_rom0:U5|altsyncram:altsyncram_component|altsyncram_nd71:auto_generated|q_a[4] ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]                                                   ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.121      ; 1.002      ;
; 0.268  ; vga:U4|lpm_rom0:U5|altsyncram:altsyncram_component|altsyncram_nd71:auto_generated|q_a[4] ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]                                                   ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.121      ; 1.003      ;
; 0.268  ; vga:U4|lpm_rom0:U5|altsyncram:altsyncram_component|altsyncram_nd71:auto_generated|q_a[4] ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]                                                   ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.121      ; 1.003      ;
; 0.272  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0]                                                ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[5] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.252      ; 1.138      ;
; 0.273  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0]                                                ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[3] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.252      ; 1.139      ;
; 0.273  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0]                                                ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[4] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.252      ; 1.139      ;
; 0.274  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0]                                                ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[0] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.252      ; 1.140      ;
; 0.274  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0]                                                ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[1] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.252      ; 1.140      ;
; 0.275  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0]                                                ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[6] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.252      ; 1.141      ;
; 0.276  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0]                                                ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[2] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.252      ; 1.142      ;
; 0.276  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0]                                                ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[7] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.252      ; 1.142      ;
; 0.281  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[6]                                ; vga:U4|TEXT_DRAWER:U3|CHARADDR[9]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.838      ; 1.223      ;
; 0.282  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12]                               ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[4]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.842      ; 1.228      ;
; 0.283  ; vga:U4|lpm_rom0:U5|altsyncram:altsyncram_component|altsyncram_nd71:auto_generated|q_a[2] ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]                                                   ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.121      ; 1.018      ;
; 0.283  ; vga:U4|lpm_rom0:U5|altsyncram:altsyncram_component|altsyncram_nd71:auto_generated|q_a[2] ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]                                                   ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.121      ; 1.018      ;
; 0.284  ; vga:U4|lpm_rom0:U5|altsyncram:altsyncram_component|altsyncram_nd71:auto_generated|q_a[2] ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]                                                   ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.121      ; 1.019      ;
; 0.284  ; vga:U4|lpm_rom0:U5|altsyncram:altsyncram_component|altsyncram_nd71:auto_generated|q_a[2] ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]                                                   ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.121      ; 1.019      ;
; 0.292  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[0]                                ; vga:U4|TEXT_DRAWER:U3|CHARADDR[3]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.838      ; 1.234      ;
; 0.297  ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]                                                           ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.425      ;
; 0.298  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12]                               ; vga:U4|TEXT_DRAWER:U3|YP[3]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.838      ; 1.240      ;
; 0.298  ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]                                                          ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.426      ;
; 0.298  ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]                                                           ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.426      ;
; 0.299  ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]                                                          ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.427      ;
; 0.299  ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]                                                           ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.427      ;
; 0.301  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[1]                                                  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[1]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.429      ;
; 0.303  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[4]                                                  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[4]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.431      ;
; 0.304  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4]                                                  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.431      ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PS2_CLK'                                                                                                                                                      ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                  ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -0.083 ; ps2_keyboard:U3|keyboard:U1|ready_set  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; ps2_keyboard:U3|keyboard:U1|ready_set ; PS2_CLK     ; 0.000        ; 1.718      ; 1.844      ;
; 0.201  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.307      ;
; 0.208  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.314      ;
; 0.208  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.024      ; 0.316      ;
; 0.217  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.024      ; 0.325      ;
; 0.217  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.024      ; 0.325      ;
; 0.218  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.024      ; 0.326      ;
; 0.277  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.024      ; 0.385      ;
; 0.279  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.024      ; 0.387      ;
; 0.289  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.024      ; 0.397      ;
; 0.312  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.024      ; 0.420      ;
; 0.339  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.024      ; 0.447      ;
; 0.342  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5] ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.036      ; 0.462      ;
; 0.350  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2] ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.036      ; 0.470      ;
; 0.359  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7] ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.036      ; 0.479      ;
; 0.360  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3] ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.036      ; 0.480      ;
; 0.360  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1] ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.036      ; 0.480      ;
; 0.363  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6] ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.036      ; 0.483      ;
; 0.439  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0] ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.036      ; 0.559      ;
; 0.441  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.057      ; 0.582      ;
; 0.493  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4] ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.036      ; 0.613      ;
; 0.497  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.057      ; 0.638      ;
; 0.547  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.057      ; 0.688      ;
; 0.547  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.024      ; 0.655      ;
; 0.549  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.057      ; 0.690      ;
; 0.550  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.024      ; 0.658      ;
; 0.553  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.024      ; 0.661      ;
; 0.553  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.024      ; 0.661      ;
; 0.596  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.024      ; 0.704      ;
; 0.599  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.024      ; 0.707      ;
; 0.602  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.024      ; 0.710      ;
; 0.661  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.024      ; 0.769      ;
; 0.661  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.024      ; 0.769      ;
; 0.663  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.024      ; 0.771      ;
; 0.664  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.024      ; 0.772      ;
; 0.666  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.024      ; 0.774      ;
; 0.667  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.024      ; 0.775      ;
; 0.667  ; ps2_keyboard:U3|keyboard:U1|ready_set  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; ps2_keyboard:U3|keyboard:U1|ready_set ; PS2_CLK     ; -0.500       ; 1.718      ; 2.094      ;
; 0.740  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.025      ; 0.849      ;
; 0.740  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.025      ; 0.849      ;
; 0.740  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.025      ; 0.849      ;
; 0.740  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.025      ; 0.849      ;
; 0.740  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.025      ; 0.849      ;
; 0.740  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.025      ; 0.849      ;
; 0.740  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.025      ; 0.849      ;
; 0.740  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.025      ; 0.849      ;
; 0.756  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.012      ; 0.852      ;
; 0.756  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.012      ; 0.852      ;
; 0.756  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.012      ; 0.852      ;
; 0.756  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.012      ; 0.852      ;
; 0.762  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.089      ; 0.935      ;
; 0.762  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.089      ; 0.935      ;
; 0.762  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.089      ; 0.935      ;
; 0.762  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.089      ; 0.935      ;
; 0.762  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.089      ; 0.935      ;
; 0.762  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.089      ; 0.935      ;
; 0.762  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.089      ; 0.935      ;
; 0.762  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.089      ; 0.935      ;
; 0.762  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.089      ; 0.935      ;
; 0.789  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.042      ; 0.915      ;
; 0.898  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.064      ; 1.046      ;
; 0.954  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.064      ; 1.102      ;
; 0.985  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.041      ; 1.110      ;
; 0.985  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.041      ; 1.110      ;
; 0.985  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.041      ; 1.110      ;
; 0.985  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.041      ; 1.110      ;
; 0.985  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.041      ; 1.110      ;
; 0.985  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.041      ; 1.110      ;
; 0.985  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.041      ; 1.110      ;
; 0.985  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.041      ; 1.110      ;
; 0.988  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.111      ; 1.183      ;
; 0.988  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.111      ; 1.183      ;
; 0.988  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.111      ; 1.183      ;
; 0.988  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.111      ; 1.183      ;
; 0.988  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.111      ; 1.183      ;
; 0.988  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.111      ; 1.183      ;
; 0.988  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.111      ; 1.183      ;
; 0.988  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.111      ; 1.183      ;
; 0.988  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.111      ; 1.183      ;
; 1.004  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.064      ; 1.152      ;
; 1.006  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.064      ; 1.154      ;
; 1.034  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.041      ; 1.159      ;
; 1.034  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.041      ; 1.159      ;
; 1.034  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.041      ; 1.159      ;
; 1.034  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.041      ; 1.159      ;
; 1.034  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.041      ; 1.159      ;
; 1.034  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.041      ; 1.159      ;
; 1.034  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.041      ; 1.159      ;
; 1.034  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.041      ; 1.159      ;
; 1.037  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.111      ; 1.232      ;
; 1.037  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.111      ; 1.232      ;
; 1.037  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.111      ; 1.232      ;
; 1.037  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.111      ; 1.232      ;
; 1.037  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.111      ; 1.232      ;
; 1.037  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.111      ; 1.232      ;
; 1.037  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.111      ; 1.232      ;
; 1.037  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.111      ; 1.232      ;
; 1.037  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.111      ; 1.232      ;
; 1.099  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.041      ; 1.224      ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divider:U5|reg1Khz'                                                                                                                                              ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                           ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; 0.020 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; -0.500       ; 1.591      ; 1.205      ;
; 0.055 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; -0.500       ; 1.591      ; 1.240      ;
; 0.055 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; -0.500       ; 1.591      ; 1.240      ;
; 0.187 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|state ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.043      ; 0.314      ;
; 0.270 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.043      ; 0.397      ;
; 0.350 ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.043      ; 0.477      ;
; 0.410 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.043      ; 0.537      ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ps2_keyboard:U3|dec_keyboard:U2|f3'                                                                                                                                                    ;
+-------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                      ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.124 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.494      ; 0.732      ;
; 0.176 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.500      ; 0.790      ;
; 0.183 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.040      ; 0.307      ;
; 0.190 ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.040      ; 0.314      ;
; 0.250 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.494      ; 0.858      ;
; 0.251 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.494      ; 0.859      ;
; 0.251 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.494      ; 0.859      ;
; 0.285 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.040      ; 0.409      ;
; 0.320 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.494      ; 0.928      ;
; 0.367 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.494      ; 0.975      ;
; 0.384 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.040      ; 0.508      ;
; 0.422 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.494      ; 1.030      ;
; 0.422 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.494      ; 1.030      ;
; 0.424 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.046      ; 0.554      ;
; 0.424 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.046      ; 0.554      ;
; 0.424 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.046      ; 0.554      ;
; 0.424 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.046      ; 0.554      ;
; 0.450 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.494      ; 1.058      ;
; 0.453 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.040      ; 0.577      ;
; 0.453 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.494      ; 1.061      ;
; 0.454 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.040      ; 0.578      ;
; 0.454 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.040      ; 0.578      ;
; 0.455 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.494      ; 1.063      ;
; 0.470 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.494      ; 1.078      ;
; 0.480 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.494      ; 1.088      ;
; 0.495 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.494      ; 1.103      ;
; 0.500 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.494      ; 1.108      ;
; 0.502 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.494      ; 1.110      ;
; 0.523 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.494      ; 1.131      ;
; 0.524 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.494      ; 1.132      ;
; 0.526 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.494      ; 1.134      ;
; 0.530 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.494      ; 1.138      ;
; 0.530 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.494      ; 1.138      ;
; 0.548 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.494      ; 1.156      ;
; 0.550 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.494      ; 1.158      ;
; 0.555 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.494      ; 1.163      ;
; 0.561 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.494      ; 1.169      ;
; 0.566 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.494      ; 1.174      ;
; 0.573 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.494      ; 1.181      ;
; 0.575 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.500      ; 1.189      ;
; 0.583 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.494      ; 1.191      ;
; 0.603 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.494      ; 1.211      ;
; 0.604 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.494      ; 1.212      ;
; 0.631 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.494      ; 1.239      ;
; 0.636 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.494      ; 1.244      ;
; 0.641 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.494      ; 1.249      ;
; 0.650 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.500      ; 1.264      ;
; 0.650 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.494      ; 1.258      ;
; 0.654 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.494      ; 1.262      ;
; 0.657 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.494      ; 1.265      ;
; 0.669 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.500      ; 1.283      ;
; 0.676 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.494      ; 1.284      ;
; 0.677 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.494      ; 1.285      ;
; 0.685 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.494      ; 1.293      ;
; 0.696 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.494      ; 1.304      ;
; 0.702 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.500      ; 1.316      ;
; 0.732 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.494      ; 1.340      ;
; 0.741 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.494      ; 1.349      ;
; 0.743 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.494      ; 1.351      ;
; 0.751 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.500      ; 1.365      ;
; 0.769 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.494      ; 1.377      ;
; 0.775 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.500      ; 1.389      ;
; 0.776 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.494      ; 1.384      ;
; 0.790 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.500      ; 1.404      ;
; 0.797 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.500      ; 1.411      ;
; 0.804 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.500      ; 1.418      ;
; 0.812 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.494      ; 1.420      ;
; 0.819 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.500      ; 1.433      ;
; 0.823 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.500      ; 1.437      ;
; 0.826 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.494      ; 1.434      ;
; 0.829 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.494      ; 1.437      ;
; 0.852 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.500      ; 1.466      ;
; 0.855 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.500      ; 1.469      ;
; 0.869 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.500      ; 1.483      ;
; 0.897 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.500      ; 1.511      ;
; 0.915 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.500      ; 1.529      ;
; 0.929 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.500      ; 1.543      ;
; 0.938 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.500      ; 1.552      ;
; 0.952 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.500      ; 1.566      ;
; 0.965 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.500      ; 1.579      ;
; 0.990 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.500      ; 1.604      ;
; 0.990 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.500      ; 1.604      ;
; 0.993 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.500      ; 1.607      ;
; 1.011 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.500      ; 1.625      ;
; 1.013 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.500      ; 1.627      ;
; 1.016 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.500      ; 1.630      ;
; 1.079 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.500      ; 1.693      ;
; 1.082 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.500      ; 1.696      ;
; 1.128 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.500      ; 1.742      ;
; 1.128 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.500      ; 1.742      ;
; 1.180 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.500      ; 1.794      ;
+-------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divider:U5|reg1Mhz'                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                          ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.180 ; cpu_v32_5:U1|control_unit_v:control_v_dut|processing_instruction                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|processing_instruction ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; cpu_v32_5:U1|control_unit_v:control_v_dut|useDec                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|useDec                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; cpu_v32_5:U1|control_unit_v:control_v_dut|useCarry                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|useCarry               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[0]                                                 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[0]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[12]                                                ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[12]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[17]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[17]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; cpu_v32_5:U1|control_unit_v:control_v_dut|videoflag                                        ; cpu_v32_5:U1|control_unit_v:control_v_dut|videoflag              ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; cpu_v32_5:U1|control_unit_v:control_v_dut|wire_RW                                          ; cpu_v32_5:U1|control_unit_v:control_v_dut|wire_RW                ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; cpu_v32_5:U1|control_unit_v:control_v_dut|enable_alu                                       ; cpu_v32_5:U1|control_unit_v:control_v_dut|enable_alu             ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[11]                                                ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[11]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[10]                                                ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[10]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[15]                                                ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[15]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[9]                                                 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[9]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[6]                                                 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[6]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.196 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.322      ;
; 0.206 ; cpu_v32_5:U1|control_unit_v:control_v_dut|IR[0]                                            ; cpu_v32_5:U1|control_unit_v:control_v_dut|useCarry               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.333      ;
; 0.293 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.420      ;
; 0.295 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.421      ;
; 0.298 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.424      ;
; 0.299 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.425      ;
; 0.301 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[12]                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[12]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.429      ;
; 0.303 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[11]                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[11]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.430      ;
; 0.306 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.432      ;
; 0.306 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.432      ;
; 0.308 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.434      ;
; 0.311 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[0]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[0]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.437      ;
; 0.319 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[7]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[7]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.445      ;
; 0.331 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[1]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[1]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.457      ;
; 0.331 ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][3]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[3]         ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.458      ;
; 0.361 ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[3]                             ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[3]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.489      ;
; 0.389 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.515      ;
; 0.410 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[2]                                                 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[2]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.536      ;
; 0.432 ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][2]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[2]         ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.559      ;
; 0.435 ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][1]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[1]         ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.562      ;
; 0.442 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.568      ;
; 0.447 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.573      ;
; 0.447 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.573      ;
; 0.450 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.576      ;
; 0.452 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.578      ;
; 0.453 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.579      ;
; 0.453 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[10]                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[10]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.580      ;
; 0.453 ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[2]                             ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[2]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.581      ;
; 0.455 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.581      ;
; 0.455 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.581      ;
; 0.456 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[7]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.582      ;
; 0.456 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.582      ;
; 0.457 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.583      ;
; 0.458 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.584      ;
; 0.463 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[9]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.539      ; 0.616      ;
; 0.464 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.590      ;
; 0.464 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[0]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[1]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.590      ;
; 0.464 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[6]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.539      ; 0.617      ;
; 0.466 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.592      ;
; 0.467 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[0]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.593      ;
; 0.467 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.593      ;
; 0.468 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[0]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.540      ; 0.622      ;
; 0.469 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.595      ;
; 0.473 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[0]                                                 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[0]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.061      ; 0.618      ;
; 0.474 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[0]                                            ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[0]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.066      ; 0.624      ;
; 0.480 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[1]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.606      ;
; 0.483 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[15]                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[15]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.610      ;
; 0.493 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[12]                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[12]   ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.066      ; 0.643      ;
; 0.498 ; cpu_v32_5:U1|control_unit_v:control_v_dut|processing_instruction                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[0]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.066      ; 0.648      ;
; 0.500 ; cpu_v32_5:U1|control_unit_v:control_v_dut|processing_instruction                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[8]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.066      ; 0.650      ;
; 0.501 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[11]                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[11]   ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.066      ; 0.651      ;
; 0.505 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.631      ;
; 0.506 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[3][5]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.633      ;
; 0.506 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[3][7]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.633      ;
; 0.506 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[3][1]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.633      ;
; 0.508 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.634      ;
; 0.510 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[7]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.636      ;
; 0.510 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.636      ;
; 0.513 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.639      ;
; 0.513 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.639      ;
; 0.515 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[5]                                                 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[5]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.641      ;
; 0.516 ; cpu_v32_5:U1|control_unit_v:control_v_dut|opcode[1]                                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[16]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.036      ; 0.636      ;
; 0.518 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.644      ;
; 0.518 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[7]                                                 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[7]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.067      ; 0.669      ;
; 0.519 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.645      ;
; 0.521 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.647      ;
; 0.521 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.647      ;
; 0.524 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.650      ;
; 0.529 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[4]                                                 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[4]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.655      ;
; 0.530 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[0]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.656      ;
; 0.530 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[7]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.656      ;
; 0.530 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[0] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[0]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.540      ; 0.684      ;
; 0.532 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.658      ;
; 0.533 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[0]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.659      ;
; 0.533 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[9]                                            ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[9]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.066      ; 0.683      ;
; 0.535 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.661      ;
; 0.538 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.664      ;
; 0.543 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[1]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.669      ;
; 0.544 ; cpu_v32_5:U1|control_unit_v:control_v_dut|opcode[1]                                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[11]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.670      ;
; 0.546 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[1]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.672      ;
; 0.546 ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[0]                             ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[0]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.038      ; 0.668      ;
; 0.546 ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[5][5]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|m3[5]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.061      ; 0.691      ;
+-------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|scan_ready'                                                                                                                      ;
+--------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                           ; Launch Clock             ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; -1.855 ; ps2_keyboard:U3|dec_keyboard:U2|f2 ; ps2_keyboard:U3|dec_keyboard:U2|f ; clock_divider:U5|reg1Khz ; ps2_keyboard:U3|keyboard:U1|scan_ready ; 0.500        ; -1.591     ; 0.761      ;
+--------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|ready_set'                                                                                                                                            ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                           ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.134 ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; 0.500        ; 0.979      ; 1.457      ;
; 0.765 ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; 1.000        ; 0.979      ; 1.326      ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ps2_keyboard:U3|keyboard:U1|ready_set'                                                                                                                                             ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                           ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.053 ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; 0.000        ; 1.031      ; 1.273      ;
; 0.674 ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; -0.500       ; 1.031      ; 1.394      ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ps2_keyboard:U3|keyboard:U1|scan_ready'                                                                                                                      ;
+-------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                           ; Launch Clock             ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; 2.559 ; ps2_keyboard:U3|dec_keyboard:U2|f2 ; ps2_keyboard:U3|dec_keyboard:U2|f ; clock_divider:U5|reg1Khz ; ps2_keyboard:U3|keyboard:U1|scan_ready ; -0.500       ; -1.472     ; 0.681      ;
+-------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                  ;
+--------+--------------+----------------+------------+----------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------+----------+------------+---------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|address_reg_a[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|address_reg_a[1]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|address_reg_a[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a1                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11~porta_we_reg        ;
+--------+--------------+----------------+------------+----------+------------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PS2_CLK'                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; PS2_CLK ; Rise       ; PS2_CLK                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|ready_set    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ;
; -0.428 ; -0.244       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ;
; -0.422 ; -0.238       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ;
; -0.422 ; -0.238       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ;
; -0.422 ; -0.238       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ;
; -0.422 ; -0.238       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ;
; -0.422 ; -0.238       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ;
; -0.422 ; -0.238       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ;
; -0.422 ; -0.238       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ;
; -0.422 ; -0.238       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ;
; -0.422 ; -0.238       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ;
; -0.413 ; -0.229       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ;
; -0.413 ; -0.229       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ;
; -0.413 ; -0.229       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ;
; -0.413 ; -0.229       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ;
; -0.413 ; -0.229       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ;
; -0.413 ; -0.229       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ;
; -0.413 ; -0.229       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ;
; -0.413 ; -0.229       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ;
; -0.405 ; -0.221       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ;
; -0.405 ; -0.221       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ;
; -0.405 ; -0.221       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ;
; -0.405 ; -0.221       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ;
; -0.397 ; -0.213       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|ready_set    ;
; -0.248 ; -0.248       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|READ_CHAR|clk                      ;
; -0.242 ; -0.242       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[0]|clk                     ;
; -0.242 ; -0.242       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[1]|clk                     ;
; -0.242 ; -0.242       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[2]|clk                     ;
; -0.242 ; -0.242       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[3]|clk                     ;
; -0.242 ; -0.242       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[4]|clk                     ;
; -0.242 ; -0.242       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[5]|clk                     ;
; -0.242 ; -0.242       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[6]|clk                     ;
; -0.242 ; -0.242       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[7]|clk                     ;
; -0.242 ; -0.242       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[8]|clk                     ;
; -0.233 ; -0.233       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[0]|clk                   ;
; -0.233 ; -0.233       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[1]|clk                   ;
; -0.233 ; -0.233       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[2]|clk                   ;
; -0.233 ; -0.233       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[3]|clk                   ;
; -0.233 ; -0.233       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[4]|clk                   ;
; -0.233 ; -0.233       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[5]|clk                   ;
; -0.233 ; -0.233       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[6]|clk                   ;
; -0.233 ; -0.233       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[7]|clk                   ;
; -0.225 ; -0.225       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[0]|clk                       ;
; -0.225 ; -0.225       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[1]|clk                       ;
; -0.225 ; -0.225       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[2]|clk                       ;
; -0.225 ; -0.225       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[3]|clk                       ;
; -0.217 ; -0.217       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|ready_set|clk                      ;
; -0.052 ; -0.052       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; PS2_CLK~input|o                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; PS2_CLK~input|i                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; PS2_CLK~input|i                          ;
; 0.990  ; 1.206        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|ready_set    ;
; 0.998  ; 1.214        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ;
; 0.998  ; 1.214        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ;
; 0.998  ; 1.214        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ;
; 0.998  ; 1.214        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ;
; 1.005  ; 1.221        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ;
; 1.005  ; 1.221        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ;
; 1.005  ; 1.221        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ;
; 1.005  ; 1.221        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ;
; 1.005  ; 1.221        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ;
; 1.005  ; 1.221        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ;
; 1.005  ; 1.221        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ;
; 1.005  ; 1.221        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ;
; 1.015  ; 1.231        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ;
; 1.015  ; 1.231        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ;
; 1.015  ; 1.231        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ;
; 1.015  ; 1.231        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ;
; 1.015  ; 1.231        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ;
; 1.015  ; 1.231        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ;
; 1.015  ; 1.231        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ;
; 1.015  ; 1.231        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ;
; 1.015  ; 1.231        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ;
; 1.021  ; 1.237        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ;
; 1.052  ; 1.052        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; PS2_CLK~input|o                          ;
; 1.212  ; 1.212        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; U3|U1|ready_set|clk                      ;
; 1.220  ; 1.220        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; U3|U1|INCNT[0]|clk                       ;
; 1.220  ; 1.220        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; U3|U1|INCNT[1]|clk                       ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg1Mhz'                                                                            ;
+--------+--------------+----------------+------------+--------------------------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                    ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+------------+--------------------------+------------+---------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[10]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[11]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[12]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[13]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[14]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[15]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[4]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[5]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[6]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[7]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[8]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[9]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[10]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[11]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[12]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[13]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[14]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[15]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[17]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[4]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[5]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[6]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[7]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[8]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[9]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|enable_alu_prev  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[11]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[13]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[8]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[9]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|resetStage       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[10]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[11]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[12]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[13]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[14]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[15]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[16]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[17]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[18]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[19]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[20]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[21]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[22]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[23]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[24]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[25]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[26]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[27]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[28]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[29]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[30]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[31]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[8]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[9]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[2]  ;
+--------+--------------+----------------+------------+--------------------------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg25Mhz'                                                                ;
+--------+--------------+----------------+------------+---------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                     ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------+---------------------------+------------+---------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[8]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[9]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[10]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[11]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[12]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[13]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[14]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[15]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[16]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[17]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[18]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[19]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[20]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[8]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[9]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNAUX[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[10]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[11]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[12]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[13]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[14]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[15]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[16]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[5]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[7]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[8]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[9]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVSIZE        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|STATE[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|STATE[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|STATE[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[6]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[7]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[8]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[6]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[7]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|HSYNC ;
+--------+--------------+----------------+------------+---------------------------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|dec_keyboard:U2|f3'                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+------------------------------------+------------+----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ;
; 0.153  ; 0.337        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ;
; 0.153  ; 0.337        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ;
; 0.153  ; 0.337        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ;
; 0.153  ; 0.337        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ;
; 0.153  ; 0.337        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ;
; 0.153  ; 0.337        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ;
; 0.153  ; 0.337        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ;
; 0.153  ; 0.337        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ;
; 0.153  ; 0.337        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ;
; 0.153  ; 0.337        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ;
; 0.333  ; 0.333        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[0]|clk                       ;
; 0.333  ; 0.333        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[1]|clk                       ;
; 0.333  ; 0.333        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[2]|clk                       ;
; 0.333  ; 0.333        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[3]|clk                       ;
; 0.333  ; 0.333        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[4]|clk                       ;
; 0.333  ; 0.333        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[5]|clk                       ;
; 0.333  ; 0.333        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[6]|clk                       ;
; 0.333  ; 0.333        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[7]|clk                       ;
; 0.333  ; 0.333        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[0]|clk                              ;
; 0.333  ; 0.333        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[1]|clk                              ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|inclk[0]                    ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|outclk                      ;
; 0.438  ; 0.654        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ;
; 0.438  ; 0.654        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ;
; 0.438  ; 0.654        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ;
; 0.438  ; 0.654        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ;
; 0.438  ; 0.654        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ;
; 0.438  ; 0.654        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ;
; 0.438  ; 0.654        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ;
; 0.438  ; 0.654        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ;
; 0.438  ; 0.654        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ;
; 0.438  ; 0.654        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3|q                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3|q                                   ;
; 0.646  ; 0.646        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|inclk[0]                    ;
; 0.646  ; 0.646        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|outclk                      ;
; 0.660  ; 0.660        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[0]|clk                       ;
; 0.660  ; 0.660        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[1]|clk                       ;
; 0.660  ; 0.660        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[2]|clk                       ;
; 0.660  ; 0.660        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[3]|clk                       ;
; 0.660  ; 0.660        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[4]|clk                       ;
; 0.660  ; 0.660        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[5]|clk                       ;
; 0.660  ; 0.660        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[6]|clk                       ;
; 0.660  ; 0.660        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[7]|clk                       ;
; 0.660  ; 0.660        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[0]|clk                              ;
; 0.660  ; 0.660        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[1]|clk                              ;
+--------+--------------+----------------+------------------+------------------------------------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg1Khz'                                                                      ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f2    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f3    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|state ;
; 0.194  ; 0.410        ; 0.216          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f2    ;
; 0.194  ; 0.410        ; 0.216          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f3    ;
; 0.194  ; 0.410        ; 0.216          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|state ;
; 0.404  ; 0.588        ; 0.184          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f2    ;
; 0.404  ; 0.588        ; 0.184          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f3    ;
; 0.404  ; 0.588        ; 0.184          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|state ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f2|clk                          ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f3|clk                          ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|state|clk                       ;
; 0.424  ; 0.424        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|inclk[0]           ;
; 0.424  ; 0.424        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|outclk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz|q                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz|q                          ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|inclk[0]           ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|outclk             ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f2|clk                          ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f3|clk                          ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|state|clk                       ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|ready_set'                                                                       ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_ready ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_ready ;
; 0.366  ; 0.366        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|scan_ready|clk                   ;
; 0.407  ; 0.623        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_ready ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|ready_set|q                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|ready_set|q                      ;
; 0.629  ; 0.629        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|scan_ready|clk                   ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|scan_ready'                                                                  ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+-----------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|f ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|f ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|f ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U2|f|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U1|scan_ready|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U1|scan_ready|q                ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U2|f|clk                       ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; CLOCK_50  ; CLOCK_50                  ; 2.868 ; 3.267 ; Rise       ; CLOCK_50                  ;
; KEY[*]    ; PS2_CLK                   ; 2.022 ; 2.741 ; Rise       ; PS2_CLK                   ;
;  KEY[0]   ; PS2_CLK                   ; 2.022 ; 2.741 ; Rise       ; PS2_CLK                   ;
; PS2_DAT   ; PS2_CLK                   ; 1.832 ; 2.828 ; Rise       ; PS2_CLK                   ;
; KEY[*]    ; clock_divider:U5|reg25Mhz ; 1.320 ; 2.126 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  KEY[0]   ; clock_divider:U5|reg25Mhz ; 1.320 ; 2.126 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; CLOCK_50  ; CLOCK_50                  ; 0.056  ; -0.357 ; Rise       ; CLOCK_50                  ;
; KEY[*]    ; PS2_CLK                   ; -1.078 ; -1.794 ; Rise       ; PS2_CLK                   ;
;  KEY[0]   ; PS2_CLK                   ; -1.078 ; -1.794 ; Rise       ; PS2_CLK                   ;
; PS2_DAT   ; PS2_CLK                   ; -0.897 ; -1.794 ; Rise       ; PS2_CLK                   ;
; KEY[*]    ; clock_divider:U5|reg25Mhz ; 0.237  ; -0.378 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  KEY[0]   ; clock_divider:U5|reg25Mhz ; 0.237  ; -0.378 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; LEDR[*]   ; clock_divider:U5|reg1Mhz  ; 7.349 ; 7.738 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[0]  ; clock_divider:U5|reg1Mhz  ; 5.063 ; 5.267 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[1]  ; clock_divider:U5|reg1Mhz  ; 5.244 ; 5.447 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[2]  ; clock_divider:U5|reg1Mhz  ; 5.655 ; 5.913 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[3]  ; clock_divider:U5|reg1Mhz  ; 4.967 ; 5.168 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[4]  ; clock_divider:U5|reg1Mhz  ; 6.040 ; 6.318 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[5]  ; clock_divider:U5|reg1Mhz  ; 5.176 ; 5.374 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[6]  ; clock_divider:U5|reg1Mhz  ; 5.265 ; 5.496 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[7]  ; clock_divider:U5|reg1Mhz  ; 5.468 ; 5.713 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[8]  ; clock_divider:U5|reg1Mhz  ; 5.823 ; 6.094 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[9]  ; clock_divider:U5|reg1Mhz  ; 7.349 ; 7.738 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[10] ; clock_divider:U5|reg1Mhz  ; 4.894 ; 5.072 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[11] ; clock_divider:U5|reg1Mhz  ; 5.479 ; 5.697 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[12] ; clock_divider:U5|reg1Mhz  ; 5.269 ; 5.531 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[13] ; clock_divider:U5|reg1Mhz  ; 5.389 ; 5.645 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[14] ; clock_divider:U5|reg1Mhz  ; 5.150 ; 5.334 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[15] ; clock_divider:U5|reg1Mhz  ; 5.592 ; 5.787 ; Fall       ; clock_divider:U5|reg1Mhz  ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ;       ; 2.902 ; Rise       ; clock_divider:U5|reg25Mhz ;
; VGA_B[*]  ; clock_divider:U5|reg25Mhz ; 5.793 ; 5.920 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[0] ; clock_divider:U5|reg25Mhz ; 5.256 ; 5.314 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[1] ; clock_divider:U5|reg25Mhz ; 5.482 ; 5.568 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[2] ; clock_divider:U5|reg25Mhz ; 5.789 ; 5.903 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[3] ; clock_divider:U5|reg25Mhz ; 5.300 ; 5.355 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[4] ; clock_divider:U5|reg25Mhz ; 5.312 ; 5.371 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[5] ; clock_divider:U5|reg25Mhz ; 5.479 ; 5.554 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[6] ; clock_divider:U5|reg25Mhz ; 5.793 ; 5.920 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[7] ; clock_divider:U5|reg25Mhz ; 5.508 ; 5.582 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[8] ; clock_divider:U5|reg25Mhz ; 5.616 ; 5.717 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[9] ; clock_divider:U5|reg25Mhz ; 5.470 ; 5.555 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ; 3.063 ;       ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_G[*]  ; clock_divider:U5|reg25Mhz ; 5.565 ; 5.676 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[0] ; clock_divider:U5|reg25Mhz ; 5.066 ; 5.087 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[1] ; clock_divider:U5|reg25Mhz ; 5.003 ; 5.002 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[2] ; clock_divider:U5|reg25Mhz ; 5.076 ; 5.096 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[3] ; clock_divider:U5|reg25Mhz ; 4.997 ; 4.998 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[4] ; clock_divider:U5|reg25Mhz ; 4.836 ; 4.826 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[5] ; clock_divider:U5|reg25Mhz ; 4.832 ; 4.819 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[6] ; clock_divider:U5|reg25Mhz ; 4.890 ; 4.880 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[7] ; clock_divider:U5|reg25Mhz ; 5.045 ; 5.048 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[8] ; clock_divider:U5|reg25Mhz ; 5.181 ; 5.231 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[9] ; clock_divider:U5|reg25Mhz ; 5.565 ; 5.676 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_HS    ; clock_divider:U5|reg25Mhz ; 6.246 ; 6.414 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_R[*]  ; clock_divider:U5|reg25Mhz ; 6.871 ; 6.711 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[0] ; clock_divider:U5|reg25Mhz ; 5.929 ; 6.124 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[1] ; clock_divider:U5|reg25Mhz ; 5.526 ; 5.631 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[2] ; clock_divider:U5|reg25Mhz ; 5.371 ; 5.452 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[3] ; clock_divider:U5|reg25Mhz ; 5.353 ; 5.432 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[4] ; clock_divider:U5|reg25Mhz ; 5.821 ; 5.966 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[5] ; clock_divider:U5|reg25Mhz ; 5.217 ; 5.277 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[6] ; clock_divider:U5|reg25Mhz ; 5.801 ; 5.949 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[7] ; clock_divider:U5|reg25Mhz ; 5.904 ; 6.075 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[8] ; clock_divider:U5|reg25Mhz ; 5.882 ; 6.003 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[9] ; clock_divider:U5|reg25Mhz ; 6.871 ; 6.711 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_VS    ; clock_divider:U5|reg25Mhz ; 6.204 ; 6.399 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; LEDR[*]   ; clock_divider:U5|reg1Mhz  ; 4.709 ; 4.879 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[0]  ; clock_divider:U5|reg1Mhz  ; 4.873 ; 5.068 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[1]  ; clock_divider:U5|reg1Mhz  ; 5.044 ; 5.239 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[2]  ; clock_divider:U5|reg1Mhz  ; 5.439 ; 5.686 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[3]  ; clock_divider:U5|reg1Mhz  ; 4.778 ; 4.971 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[4]  ; clock_divider:U5|reg1Mhz  ; 5.808 ; 6.075 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[5]  ; clock_divider:U5|reg1Mhz  ; 4.979 ; 5.169 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[6]  ; clock_divider:U5|reg1Mhz  ; 5.065 ; 5.287 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[7]  ; clock_divider:U5|reg1Mhz  ; 5.260 ; 5.494 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[8]  ; clock_divider:U5|reg1Mhz  ; 5.599 ; 5.860 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[9]  ; clock_divider:U5|reg1Mhz  ; 7.101 ; 7.477 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[10] ; clock_divider:U5|reg1Mhz  ; 4.709 ; 4.879 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[11] ; clock_divider:U5|reg1Mhz  ; 5.270 ; 5.479 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[12] ; clock_divider:U5|reg1Mhz  ; 5.070 ; 5.321 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[13] ; clock_divider:U5|reg1Mhz  ; 5.183 ; 5.429 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[14] ; clock_divider:U5|reg1Mhz  ; 4.954 ; 5.132 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[15] ; clock_divider:U5|reg1Mhz  ; 5.416 ; 5.605 ; Fall       ; clock_divider:U5|reg1Mhz  ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ;       ; 2.808 ; Rise       ; clock_divider:U5|reg25Mhz ;
; VGA_B[*]  ; clock_divider:U5|reg25Mhz ; 5.061 ; 5.115 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[0] ; clock_divider:U5|reg25Mhz ; 5.061 ; 5.115 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[1] ; clock_divider:U5|reg25Mhz ; 5.278 ; 5.359 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[2] ; clock_divider:U5|reg25Mhz ; 5.572 ; 5.680 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[3] ; clock_divider:U5|reg25Mhz ; 5.103 ; 5.154 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[4] ; clock_divider:U5|reg25Mhz ; 5.115 ; 5.169 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[5] ; clock_divider:U5|reg25Mhz ; 5.274 ; 5.344 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[6] ; clock_divider:U5|reg25Mhz ; 5.576 ; 5.695 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[7] ; clock_divider:U5|reg25Mhz ; 5.302 ; 5.371 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[8] ; clock_divider:U5|reg25Mhz ; 5.404 ; 5.499 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[9] ; clock_divider:U5|reg25Mhz ; 5.269 ; 5.348 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ; 2.959 ;       ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_G[*]  ; clock_divider:U5|reg25Mhz ; 4.654 ; 4.639 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[0] ; clock_divider:U5|reg25Mhz ; 4.877 ; 4.895 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[1] ; clock_divider:U5|reg25Mhz ; 4.817 ; 4.813 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[2] ; clock_divider:U5|reg25Mhz ; 4.888 ; 4.905 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[3] ; clock_divider:U5|reg25Mhz ; 4.810 ; 4.809 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[4] ; clock_divider:U5|reg25Mhz ; 4.658 ; 4.645 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[5] ; clock_divider:U5|reg25Mhz ; 4.654 ; 4.639 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[6] ; clock_divider:U5|reg25Mhz ; 4.708 ; 4.696 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[7] ; clock_divider:U5|reg25Mhz ; 4.858 ; 4.859 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[8] ; clock_divider:U5|reg25Mhz ; 4.988 ; 5.034 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[9] ; clock_divider:U5|reg25Mhz ; 5.357 ; 5.461 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_HS    ; clock_divider:U5|reg25Mhz ; 6.008 ; 6.167 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_R[*]  ; clock_divider:U5|reg25Mhz ; 5.022 ; 5.077 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[0] ; clock_divider:U5|reg25Mhz ; 5.705 ; 5.890 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[1] ; clock_divider:U5|reg25Mhz ; 5.318 ; 5.416 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[2] ; clock_divider:U5|reg25Mhz ; 5.170 ; 5.246 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[3] ; clock_divider:U5|reg25Mhz ; 5.151 ; 5.225 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[4] ; clock_divider:U5|reg25Mhz ; 5.600 ; 5.738 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[5] ; clock_divider:U5|reg25Mhz ; 5.022 ; 5.077 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[6] ; clock_divider:U5|reg25Mhz ; 5.582 ; 5.722 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[7] ; clock_divider:U5|reg25Mhz ; 5.680 ; 5.842 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[8] ; clock_divider:U5|reg25Mhz ; 5.660 ; 5.774 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[9] ; clock_divider:U5|reg25Mhz ; 6.670 ; 6.505 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_VS    ; clock_divider:U5|reg25Mhz ; 5.971 ; 6.156 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                      ;
+-----------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                   ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                        ; -44.313   ; -2.066  ; -3.841   ; 0.053   ; -3.000              ;
;  CLOCK_50                               ; -10.854   ; -2.066  ; N/A      ; N/A     ; -3.000              ;
;  PS2_CLK                                ; -1.781    ; -0.186  ; N/A      ; N/A     ; -3.000              ;
;  clock_divider:U5|reg1Khz               ; -0.407    ; 0.020   ; N/A      ; N/A     ; -1.285              ;
;  clock_divider:U5|reg1Mhz               ; -44.313   ; 0.180   ; N/A      ; N/A     ; -1.285              ;
;  clock_divider:U5|reg25Mhz              ; -20.201   ; -0.573  ; N/A      ; N/A     ; -1.285              ;
;  ps2_keyboard:U3|dec_keyboard:U2|f3     ; -4.166    ; 0.124   ; N/A      ; N/A     ; -1.285              ;
;  ps2_keyboard:U3|keyboard:U1|ready_set  ; N/A       ; N/A     ; -0.025   ; 0.053   ; -1.285              ;
;  ps2_keyboard:U3|keyboard:U1|scan_ready ; N/A       ; N/A     ; -3.841   ; 2.559   ; -1.285              ;
; Design-wide TNS                         ; -9373.479 ; -10.635 ; -3.866   ; 0.0     ; -2927.328           ;
;  CLOCK_50                               ; -4189.023 ; -5.765  ; N/A      ; N/A     ; -2146.903           ;
;  PS2_CLK                                ; -35.716   ; -0.186  ; N/A      ; N/A     ; -41.006             ;
;  clock_divider:U5|reg1Khz               ; -0.457    ; 0.000   ; N/A      ; N/A     ; -3.855              ;
;  clock_divider:U5|reg1Mhz               ; -4087.896 ; 0.000   ; N/A      ; N/A     ; -531.990            ;
;  clock_divider:U5|reg25Mhz              ; -1031.701 ; -4.684  ; N/A      ; N/A     ; -196.605            ;
;  ps2_keyboard:U3|dec_keyboard:U2|f3     ; -28.686   ; 0.000   ; N/A      ; N/A     ; -12.850             ;
;  ps2_keyboard:U3|keyboard:U1|ready_set  ; N/A       ; N/A     ; -0.025   ; 0.000   ; -1.285              ;
;  ps2_keyboard:U3|keyboard:U1|scan_ready ; N/A       ; N/A     ; -3.841   ; 0.000   ; -1.285              ;
+-----------------------------------------+-----------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; CLOCK_50  ; CLOCK_50                  ; 5.450 ; 5.611 ; Rise       ; CLOCK_50                  ;
; KEY[*]    ; PS2_CLK                   ; 3.751 ; 4.217 ; Rise       ; PS2_CLK                   ;
;  KEY[0]   ; PS2_CLK                   ; 3.751 ; 4.217 ; Rise       ; PS2_CLK                   ;
; PS2_DAT   ; PS2_CLK                   ; 3.562 ; 4.079 ; Rise       ; PS2_CLK                   ;
; KEY[*]    ; clock_divider:U5|reg25Mhz ; 3.170 ; 3.559 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  KEY[0]   ; clock_divider:U5|reg25Mhz ; 3.170 ; 3.559 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; CLOCK_50  ; CLOCK_50                  ; 0.087  ; -0.061 ; Rise       ; CLOCK_50                  ;
; KEY[*]    ; PS2_CLK                   ; -1.078 ; -1.769 ; Rise       ; PS2_CLK                   ;
;  KEY[0]   ; PS2_CLK                   ; -1.078 ; -1.769 ; Rise       ; PS2_CLK                   ;
; PS2_DAT   ; PS2_CLK                   ; -0.897 ; -1.618 ; Rise       ; PS2_CLK                   ;
; KEY[*]    ; clock_divider:U5|reg25Mhz ; 0.237  ; -0.220 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  KEY[0]   ; clock_divider:U5|reg25Mhz ; 0.237  ; -0.220 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                            ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; LEDR[*]   ; clock_divider:U5|reg1Mhz  ; 13.777 ; 13.668 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[0]  ; clock_divider:U5|reg1Mhz  ; 9.561  ; 9.615  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[1]  ; clock_divider:U5|reg1Mhz  ; 10.033 ; 9.967  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[2]  ; clock_divider:U5|reg1Mhz  ; 10.836 ; 10.766 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[3]  ; clock_divider:U5|reg1Mhz  ; 9.407  ; 9.452  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[4]  ; clock_divider:U5|reg1Mhz  ; 11.654 ; 11.441 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[5]  ; clock_divider:U5|reg1Mhz  ; 9.869  ; 9.826  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[6]  ; clock_divider:U5|reg1Mhz  ; 10.039 ; 10.030 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[7]  ; clock_divider:U5|reg1Mhz  ; 10.417 ; 10.346 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[8]  ; clock_divider:U5|reg1Mhz  ; 11.170 ; 11.033 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[9]  ; clock_divider:U5|reg1Mhz  ; 13.777 ; 13.668 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[10] ; clock_divider:U5|reg1Mhz  ; 9.246  ; 9.241  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[11] ; clock_divider:U5|reg1Mhz  ; 10.397 ; 10.305 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[12] ; clock_divider:U5|reg1Mhz  ; 9.886  ; 10.015 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[13] ; clock_divider:U5|reg1Mhz  ; 10.232 ; 10.266 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[14] ; clock_divider:U5|reg1Mhz  ; 9.742  ; 9.667  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[15] ; clock_divider:U5|reg1Mhz  ; 10.153 ; 10.254 ; Fall       ; clock_divider:U5|reg1Mhz  ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ;        ; 5.308  ; Rise       ; clock_divider:U5|reg25Mhz ;
; VGA_B[*]  ; clock_divider:U5|reg25Mhz ; 10.846 ; 10.677 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[0] ; clock_divider:U5|reg25Mhz ; 9.654  ; 9.568  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[1] ; clock_divider:U5|reg25Mhz ; 10.060 ; 9.952  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[2] ; clock_divider:U5|reg25Mhz ; 10.799 ; 10.640 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[3] ; clock_divider:U5|reg25Mhz ; 9.688  ; 9.588  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[4] ; clock_divider:U5|reg25Mhz ; 9.712  ; 9.615  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[5] ; clock_divider:U5|reg25Mhz ; 10.146 ; 9.994  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[6] ; clock_divider:U5|reg25Mhz ; 10.846 ; 10.677 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[7] ; clock_divider:U5|reg25Mhz ; 10.173 ; 10.033 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[8] ; clock_divider:U5|reg25Mhz ; 10.341 ; 10.230 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[9] ; clock_divider:U5|reg25Mhz ; 9.996  ; 10.006 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ; 5.355  ;        ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_G[*]  ; clock_divider:U5|reg25Mhz ; 10.204 ; 10.133 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[0] ; clock_divider:U5|reg25Mhz ; 9.259  ; 9.137  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[1] ; clock_divider:U5|reg25Mhz ; 9.155  ; 9.014  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[2] ; clock_divider:U5|reg25Mhz ; 9.271  ; 9.150  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[3] ; clock_divider:U5|reg25Mhz ; 9.149  ; 9.009  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[4] ; clock_divider:U5|reg25Mhz ; 8.749  ; 8.653  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[5] ; clock_divider:U5|reg25Mhz ; 8.730  ; 8.634  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[6] ; clock_divider:U5|reg25Mhz ; 8.914  ; 8.795  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[7] ; clock_divider:U5|reg25Mhz ; 9.218  ; 9.068  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[8] ; clock_divider:U5|reg25Mhz ; 9.441  ; 9.393  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[9] ; clock_divider:U5|reg25Mhz ; 10.204 ; 10.133 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_HS    ; clock_divider:U5|reg25Mhz ; 11.583 ; 11.446 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_R[*]  ; clock_divider:U5|reg25Mhz ; 11.878 ; 11.506 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[0] ; clock_divider:U5|reg25Mhz ; 10.908 ; 10.988 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[1] ; clock_divider:U5|reg25Mhz ; 10.241 ; 10.141 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[2] ; clock_divider:U5|reg25Mhz ; 9.928  ; 9.827  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[3] ; clock_divider:U5|reg25Mhz ; 9.900  ; 9.807  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[4] ; clock_divider:U5|reg25Mhz ; 10.836 ; 10.760 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[5] ; clock_divider:U5|reg25Mhz ; 9.605  ; 9.520  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[6] ; clock_divider:U5|reg25Mhz ; 10.727 ; 10.660 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[7] ; clock_divider:U5|reg25Mhz ; 10.983 ; 10.904 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[8] ; clock_divider:U5|reg25Mhz ; 10.888 ; 10.739 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[9] ; clock_divider:U5|reg25Mhz ; 11.878 ; 11.506 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_VS    ; clock_divider:U5|reg25Mhz ; 11.457 ; 11.439 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; LEDR[*]   ; clock_divider:U5|reg1Mhz  ; 4.709 ; 4.879 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[0]  ; clock_divider:U5|reg1Mhz  ; 4.873 ; 5.068 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[1]  ; clock_divider:U5|reg1Mhz  ; 5.044 ; 5.239 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[2]  ; clock_divider:U5|reg1Mhz  ; 5.439 ; 5.686 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[3]  ; clock_divider:U5|reg1Mhz  ; 4.778 ; 4.971 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[4]  ; clock_divider:U5|reg1Mhz  ; 5.808 ; 6.075 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[5]  ; clock_divider:U5|reg1Mhz  ; 4.979 ; 5.169 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[6]  ; clock_divider:U5|reg1Mhz  ; 5.065 ; 5.287 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[7]  ; clock_divider:U5|reg1Mhz  ; 5.260 ; 5.494 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[8]  ; clock_divider:U5|reg1Mhz  ; 5.599 ; 5.860 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[9]  ; clock_divider:U5|reg1Mhz  ; 7.101 ; 7.477 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[10] ; clock_divider:U5|reg1Mhz  ; 4.709 ; 4.879 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[11] ; clock_divider:U5|reg1Mhz  ; 5.270 ; 5.479 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[12] ; clock_divider:U5|reg1Mhz  ; 5.070 ; 5.321 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[13] ; clock_divider:U5|reg1Mhz  ; 5.183 ; 5.429 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[14] ; clock_divider:U5|reg1Mhz  ; 4.954 ; 5.132 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[15] ; clock_divider:U5|reg1Mhz  ; 5.416 ; 5.605 ; Fall       ; clock_divider:U5|reg1Mhz  ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ;       ; 2.808 ; Rise       ; clock_divider:U5|reg25Mhz ;
; VGA_B[*]  ; clock_divider:U5|reg25Mhz ; 5.061 ; 5.115 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[0] ; clock_divider:U5|reg25Mhz ; 5.061 ; 5.115 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[1] ; clock_divider:U5|reg25Mhz ; 5.278 ; 5.359 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[2] ; clock_divider:U5|reg25Mhz ; 5.572 ; 5.680 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[3] ; clock_divider:U5|reg25Mhz ; 5.103 ; 5.154 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[4] ; clock_divider:U5|reg25Mhz ; 5.115 ; 5.169 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[5] ; clock_divider:U5|reg25Mhz ; 5.274 ; 5.344 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[6] ; clock_divider:U5|reg25Mhz ; 5.576 ; 5.695 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[7] ; clock_divider:U5|reg25Mhz ; 5.302 ; 5.371 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[8] ; clock_divider:U5|reg25Mhz ; 5.404 ; 5.499 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[9] ; clock_divider:U5|reg25Mhz ; 5.269 ; 5.348 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ; 2.959 ;       ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_G[*]  ; clock_divider:U5|reg25Mhz ; 4.654 ; 4.639 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[0] ; clock_divider:U5|reg25Mhz ; 4.877 ; 4.895 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[1] ; clock_divider:U5|reg25Mhz ; 4.817 ; 4.813 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[2] ; clock_divider:U5|reg25Mhz ; 4.888 ; 4.905 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[3] ; clock_divider:U5|reg25Mhz ; 4.810 ; 4.809 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[4] ; clock_divider:U5|reg25Mhz ; 4.658 ; 4.645 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[5] ; clock_divider:U5|reg25Mhz ; 4.654 ; 4.639 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[6] ; clock_divider:U5|reg25Mhz ; 4.708 ; 4.696 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[7] ; clock_divider:U5|reg25Mhz ; 4.858 ; 4.859 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[8] ; clock_divider:U5|reg25Mhz ; 4.988 ; 5.034 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[9] ; clock_divider:U5|reg25Mhz ; 5.357 ; 5.461 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_HS    ; clock_divider:U5|reg25Mhz ; 6.008 ; 6.167 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_R[*]  ; clock_divider:U5|reg25Mhz ; 5.022 ; 5.077 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[0] ; clock_divider:U5|reg25Mhz ; 5.705 ; 5.890 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[1] ; clock_divider:U5|reg25Mhz ; 5.318 ; 5.416 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[2] ; clock_divider:U5|reg25Mhz ; 5.170 ; 5.246 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[3] ; clock_divider:U5|reg25Mhz ; 5.151 ; 5.225 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[4] ; clock_divider:U5|reg25Mhz ; 5.600 ; 5.738 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[5] ; clock_divider:U5|reg25Mhz ; 5.022 ; 5.077 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[6] ; clock_divider:U5|reg25Mhz ; 5.582 ; 5.722 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[7] ; clock_divider:U5|reg25Mhz ; 5.680 ; 5.842 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[8] ; clock_divider:U5|reg25Mhz ; 5.660 ; 5.774 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[9] ; clock_divider:U5|reg25Mhz ; 6.670 ; 6.505 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_VS    ; clock_divider:U5|reg25Mhz ; 5.971 ; 6.156 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_VS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PS2_CLK                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.152 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.152 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.95e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.95e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.258 V            ; 0.41 V                               ; 0.318 V                              ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.258 V           ; 0.41 V                              ; 0.318 V                             ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                             ;
+----------------------------------------+------------------------------------+----------+----------+----------+--------------+
; From Clock                             ; To Clock                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths     ;
+----------------------------------------+------------------------------------+----------+----------+----------+--------------+
; CLOCK_50                               ; CLOCK_50                           ; 8126     ; 1179     ; 0        ; 0            ;
; clock_divider:U5|reg1Khz               ; CLOCK_50                           ; 1        ; 1        ; 0        ; 0            ;
; clock_divider:U5|reg1Mhz               ; CLOCK_50                           ; 1        ; 3460     ; 0        ; 0            ;
; clock_divider:U5|reg25Mhz              ; CLOCK_50                           ; 1180     ; 92897    ; 0        ; 0            ;
; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz           ; 0        ; 0        ; 0        ; 4            ;
; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz           ; 0        ; 0        ; 3        ; 0            ;
; CLOCK_50                               ; clock_divider:U5|reg1Mhz           ; 0        ; 0        ; 4680     ; 0            ;
; clock_divider:U5|reg1Mhz               ; clock_divider:U5|reg1Mhz           ; 72       ; 24       ; 20936    ; > 2147483647 ;
; ps2_keyboard:U3|dec_keyboard:U2|f3     ; clock_divider:U5|reg1Mhz           ; 0        ; 0        ; 64       ; 0            ;
; CLOCK_50                               ; clock_divider:U5|reg25Mhz          ; 0        ; 0        ; 94       ; 0            ;
; clock_divider:U5|reg1Mhz               ; clock_divider:U5|reg25Mhz          ; 0        ; 0        ; 0        ; > 2147483647 ;
; clock_divider:U5|reg25Mhz              ; clock_divider:U5|reg25Mhz          ; 0        ; 0        ; 0        ; 3767         ;
; PS2_CLK                                ; PS2_CLK                            ; 141      ; 0        ; 0        ; 0            ;
; ps2_keyboard:U3|keyboard:U1|ready_set  ; PS2_CLK                            ; 1        ; 1        ; 0        ; 0            ;
; PS2_CLK                                ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 615      ; 0        ; 0        ; 0            ;
; ps2_keyboard:U3|dec_keyboard:U2|f3     ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 12       ; 0        ; 0        ; 0            ;
+----------------------------------------+------------------------------------+----------+----------+----------+--------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                              ;
+----------------------------------------+------------------------------------+----------+----------+----------+--------------+
; From Clock                             ; To Clock                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths     ;
+----------------------------------------+------------------------------------+----------+----------+----------+--------------+
; CLOCK_50                               ; CLOCK_50                           ; 8126     ; 1179     ; 0        ; 0            ;
; clock_divider:U5|reg1Khz               ; CLOCK_50                           ; 1        ; 1        ; 0        ; 0            ;
; clock_divider:U5|reg1Mhz               ; CLOCK_50                           ; 1        ; 3460     ; 0        ; 0            ;
; clock_divider:U5|reg25Mhz              ; CLOCK_50                           ; 1180     ; 92897    ; 0        ; 0            ;
; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz           ; 0        ; 0        ; 0        ; 4            ;
; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz           ; 0        ; 0        ; 3        ; 0            ;
; CLOCK_50                               ; clock_divider:U5|reg1Mhz           ; 0        ; 0        ; 4680     ; 0            ;
; clock_divider:U5|reg1Mhz               ; clock_divider:U5|reg1Mhz           ; 72       ; 24       ; 20936    ; > 2147483647 ;
; ps2_keyboard:U3|dec_keyboard:U2|f3     ; clock_divider:U5|reg1Mhz           ; 0        ; 0        ; 64       ; 0            ;
; CLOCK_50                               ; clock_divider:U5|reg25Mhz          ; 0        ; 0        ; 94       ; 0            ;
; clock_divider:U5|reg1Mhz               ; clock_divider:U5|reg25Mhz          ; 0        ; 0        ; 0        ; > 2147483647 ;
; clock_divider:U5|reg25Mhz              ; clock_divider:U5|reg25Mhz          ; 0        ; 0        ; 0        ; 3767         ;
; PS2_CLK                                ; PS2_CLK                            ; 141      ; 0        ; 0        ; 0            ;
; ps2_keyboard:U3|keyboard:U1|ready_set  ; PS2_CLK                            ; 1        ; 1        ; 0        ; 0            ;
; PS2_CLK                                ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 615      ; 0        ; 0        ; 0            ;
; ps2_keyboard:U3|dec_keyboard:U2|f3     ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 12       ; 0        ; 0        ; 0            ;
+----------------------------------------+------------------------------------+----------+----------+----------+--------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                          ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
; From Clock                             ; To Clock                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set  ; 1        ; 1        ; 0        ; 0        ;
; clock_divider:U5|reg1Khz               ; ps2_keyboard:U3|keyboard:U1|scan_ready ; 0        ; 1        ; 0        ; 0        ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                           ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
; From Clock                             ; To Clock                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set  ; 1        ; 1        ; 0        ; 0        ;
; clock_divider:U5|reg1Khz               ; ps2_keyboard:U3|keyboard:U1|scan_ready ; 0        ; 1        ; 0        ; 0        ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 211   ; 211  ;
; Unconstrained Output Ports      ; 49    ; 49   ;
; Unconstrained Output Port Paths ; 49    ; 49   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Mar 17 16:13:06 2017
Info: Command: quartus_sta AP9 -c AP9
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'AP9.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_divider:U5|reg1Mhz clock_divider:U5|reg1Mhz
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name ps2_keyboard:U3|dec_keyboard:U2|f3 ps2_keyboard:U3|dec_keyboard:U2|f3
    Info (332105): create_clock -period 1.000 -name clock_divider:U5|reg1Khz clock_divider:U5|reg1Khz
    Info (332105): create_clock -period 1.000 -name PS2_CLK PS2_CLK
    Info (332105): create_clock -period 1.000 -name ps2_keyboard:U3|keyboard:U1|scan_ready ps2_keyboard:U3|keyboard:U1|scan_ready
    Info (332105): create_clock -period 1.000 -name ps2_keyboard:U3|keyboard:U1|ready_set ps2_keyboard:U3|keyboard:U1|ready_set
    Info (332105): create_clock -period 1.000 -name clock_divider:U5|reg25Mhz clock_divider:U5|reg25Mhz
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -rise_to [get_clocks {PS2_CLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -fall_to [get_clocks {PS2_CLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -rise_to [get_clocks {PS2_CLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -fall_to [get_clocks {PS2_CLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -rise_to [get_clocks {PS2_CLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -fall_to [get_clocks {PS2_CLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -rise_to [get_clocks {PS2_CLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -fall_to [get_clocks {PS2_CLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -44.313
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -44.313     -4087.896 clock_divider:U5|reg1Mhz 
    Info (332119):   -20.201     -1031.701 clock_divider:U5|reg25Mhz 
    Info (332119):   -10.854     -4189.023 CLOCK_50 
    Info (332119):    -4.166       -28.686 ps2_keyboard:U3|dec_keyboard:U2|f3 
    Info (332119):    -1.781       -35.716 PS2_CLK 
    Info (332119):    -0.407        -0.457 clock_divider:U5|reg1Khz 
Info (332146): Worst-case hold slack is -2.066
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.066        -5.765 CLOCK_50 
    Info (332119):    -0.573        -4.684 clock_divider:U5|reg25Mhz 
    Info (332119):    -0.186        -0.186 PS2_CLK 
    Info (332119):     0.104         0.000 clock_divider:U5|reg1Khz 
    Info (332119):     0.405         0.000 clock_divider:U5|reg1Mhz 
    Info (332119):     0.405         0.000 ps2_keyboard:U3|dec_keyboard:U2|f3 
Info (332146): Worst-case recovery slack is -3.841
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.841        -3.841 ps2_keyboard:U3|keyboard:U1|scan_ready 
    Info (332119):    -0.025        -0.025 ps2_keyboard:U3|keyboard:U1|ready_set 
Info (332146): Worst-case removal slack is 0.122
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.122         0.000 ps2_keyboard:U3|keyboard:U1|ready_set 
    Info (332119):     4.318         0.000 ps2_keyboard:U3|keyboard:U1|scan_ready 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000     -2146.903 CLOCK_50 
    Info (332119):    -3.000       -32.555 PS2_CLK 
    Info (332119):    -1.285      -531.990 clock_divider:U5|reg1Mhz 
    Info (332119):    -1.285      -196.605 clock_divider:U5|reg25Mhz 
    Info (332119):    -1.285       -12.850 ps2_keyboard:U3|dec_keyboard:U2|f3 
    Info (332119):    -1.285        -3.855 clock_divider:U5|reg1Khz 
    Info (332119):    -1.285        -1.285 ps2_keyboard:U3|keyboard:U1|ready_set 
    Info (332119):    -1.285        -1.285 ps2_keyboard:U3|keyboard:U1|scan_ready 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -rise_to [get_clocks {PS2_CLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -fall_to [get_clocks {PS2_CLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -rise_to [get_clocks {PS2_CLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -fall_to [get_clocks {PS2_CLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -rise_to [get_clocks {PS2_CLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -fall_to [get_clocks {PS2_CLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -rise_to [get_clocks {PS2_CLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -fall_to [get_clocks {PS2_CLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -39.885
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -39.885     -3729.671 clock_divider:U5|reg1Mhz 
    Info (332119):   -18.203      -924.836 clock_divider:U5|reg25Mhz 
    Info (332119):    -9.795     -3732.515 CLOCK_50 
    Info (332119):    -3.858       -26.458 ps2_keyboard:U3|dec_keyboard:U2|f3 
    Info (332119):    -1.553       -30.736 PS2_CLK 
    Info (332119):    -0.269        -0.269 clock_divider:U5|reg1Khz 
Info (332146): Worst-case hold slack is -1.895
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.895        -5.330 CLOCK_50 
    Info (332119):    -0.395        -3.350 clock_divider:U5|reg25Mhz 
    Info (332119):    -0.169        -0.169 PS2_CLK 
    Info (332119):     0.172         0.000 clock_divider:U5|reg1Khz 
    Info (332119):     0.354         0.000 clock_divider:U5|reg1Mhz 
    Info (332119):     0.355         0.000 ps2_keyboard:U3|dec_keyboard:U2|f3 
Info (332146): Worst-case recovery slack is -3.371
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.371        -3.371 ps2_keyboard:U3|keyboard:U1|scan_ready 
    Info (332119):     0.087         0.000 ps2_keyboard:U3|keyboard:U1|ready_set 
Info (332146): Worst-case removal slack is 0.102
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.102         0.000 ps2_keyboard:U3|keyboard:U1|ready_set 
    Info (332119):     3.915         0.000 ps2_keyboard:U3|keyboard:U1|scan_ready 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000     -2114.079 CLOCK_50 
    Info (332119):    -3.000       -32.555 PS2_CLK 
    Info (332119):    -1.285      -531.990 clock_divider:U5|reg1Mhz 
    Info (332119):    -1.285      -196.605 clock_divider:U5|reg25Mhz 
    Info (332119):    -1.285       -12.850 ps2_keyboard:U3|dec_keyboard:U2|f3 
    Info (332119):    -1.285        -3.855 clock_divider:U5|reg1Khz 
    Info (332119):    -1.285        -1.285 ps2_keyboard:U3|keyboard:U1|ready_set 
    Info (332119):    -1.285        -1.285 ps2_keyboard:U3|keyboard:U1|scan_ready 
Info: Analyzing Fast 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -rise_to [get_clocks {PS2_CLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -fall_to [get_clocks {PS2_CLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -rise_to [get_clocks {PS2_CLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -fall_to [get_clocks {PS2_CLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -rise_to [get_clocks {PS2_CLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -fall_to [get_clocks {PS2_CLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -rise_to [get_clocks {PS2_CLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -fall_to [get_clocks {PS2_CLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -21.083
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -21.083     -1881.081 clock_divider:U5|reg1Mhz 
    Info (332119):    -9.172      -430.081 clock_divider:U5|reg25Mhz 
    Info (332119):    -5.530     -1939.408 CLOCK_50 
    Info (332119):    -1.407        -7.654 ps2_keyboard:U3|dec_keyboard:U2|f3 
    Info (332119):    -0.349        -5.578 PS2_CLK 
    Info (332119):     0.315         0.000 clock_divider:U5|reg1Khz 
Info (332146): Worst-case hold slack is -1.095
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.095        -3.190 CLOCK_50 
    Info (332119):    -0.331        -4.117 clock_divider:U5|reg25Mhz 
    Info (332119):    -0.083        -0.083 PS2_CLK 
    Info (332119):     0.020         0.000 clock_divider:U5|reg1Khz 
    Info (332119):     0.124         0.000 ps2_keyboard:U3|dec_keyboard:U2|f3 
    Info (332119):     0.180         0.000 clock_divider:U5|reg1Mhz 
Info (332146): Worst-case recovery slack is -1.855
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.855        -1.855 ps2_keyboard:U3|keyboard:U1|scan_ready 
    Info (332119):     0.134         0.000 ps2_keyboard:U3|keyboard:U1|ready_set 
Info (332146): Worst-case removal slack is 0.053
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.053         0.000 ps2_keyboard:U3|keyboard:U1|ready_set 
    Info (332119):     2.559         0.000 ps2_keyboard:U3|keyboard:U1|scan_ready 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000     -1116.536 CLOCK_50 
    Info (332119):    -3.000       -41.006 PS2_CLK 
    Info (332119):    -1.000      -414.000 clock_divider:U5|reg1Mhz 
    Info (332119):    -1.000      -153.000 clock_divider:U5|reg25Mhz 
    Info (332119):    -1.000       -10.000 ps2_keyboard:U3|dec_keyboard:U2|f3 
    Info (332119):    -1.000        -3.000 clock_divider:U5|reg1Khz 
    Info (332119):    -1.000        -1.000 ps2_keyboard:U3|keyboard:U1|ready_set 
    Info (332119):    -1.000        -1.000 ps2_keyboard:U3|keyboard:U1|scan_ready 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 375 megabytes
    Info: Processing ended: Fri Mar 17 16:13:29 2017
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:15


