# Benchmark "control_merge" written by ABC on Sun Jul 13 14:40:30 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins_valid[0] \
 ins_valid[1] ins_valid[2] ins_valid[3] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] outs[0] \
 outs[1] outs[2] outs[3] outs_valid index[0] index[1] index_valid

.latch        n74 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n79 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n84 control.tehb.dataReg[0]  0
.latch        n89 control.tehb.dataReg[1]  0
.latch        n94 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n53
01 1
.names control.tehb.control.fullReg new_n53 ins_ready[1]
01 1
.names ins_valid[0] new_n53 new_n55
00 1
.names ins_valid[2] new_n55 new_n56
11 1
.names control.tehb.control.fullReg new_n56 ins_ready[2]
01 1
.names ins_valid[3] new_n55 new_n58
11 1
.names new_n56 new_n58 new_n59
01 1
.names control.tehb.control.fullReg new_n59 ins_ready[3]
01 1
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n61
11 1
.names new_n53 new_n59 new_n62
00 1
.names control.tehb.control.fullReg new_n62 new_n63
00 1
.names new_n61 new_n63 index[0]
00 0
.names ins[0] index[0] new_n65
10 1
.names ins[4] index[0] new_n66
11 1
.names new_n65 new_n66 new_n67
00 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg new_n68
11 1
.names new_n56 new_n59 new_n69
00 1
.names control.tehb.control.fullReg new_n69 new_n70
00 1
.names new_n68 new_n70 index[1]
00 0
.names new_n67 index[1] new_n72
00 1
.names ins[8] index[0] new_n73
10 1
.names ins[12] index[0] new_n74_1
11 1
.names new_n73 new_n74_1 new_n75
00 1
.names index[1] new_n75 new_n76
10 1
.names new_n72 new_n76 outs[0]
00 0
.names ins[1] index[0] new_n78
10 1
.names ins[5] index[0] new_n79_1
11 1
.names new_n78 new_n79_1 new_n80
00 1
.names index[1] new_n80 new_n81
00 1
.names ins[9] index[0] new_n82
10 1
.names ins[13] index[0] new_n83
11 1
.names new_n82 new_n83 new_n84_1
00 1
.names index[1] new_n84_1 new_n85
10 1
.names new_n81 new_n85 outs[1]
00 0
.names ins[2] index[0] new_n87
10 1
.names ins[6] index[0] new_n88
11 1
.names new_n87 new_n88 new_n89_1
00 1
.names index[1] new_n89_1 new_n90
00 1
.names ins[10] index[0] new_n91
10 1
.names ins[14] index[0] new_n92
11 1
.names new_n91 new_n92 new_n93
00 1
.names index[1] new_n93 new_n94_1
10 1
.names new_n90 new_n94_1 outs[2]
00 0
.names ins[3] index[0] new_n96
10 1
.names ins[7] index[0] new_n97
11 1
.names new_n96 new_n97 new_n98
00 1
.names index[1] new_n98 new_n99
00 1
.names ins[11] index[0] new_n100
10 1
.names ins[15] index[0] new_n101
11 1
.names new_n100 new_n101 new_n102
00 1
.names index[1] new_n102 new_n103
10 1
.names new_n99 new_n103 outs[3]
00 0
.names new_n55 new_n69 new_n105
11 1
.names control.tehb.control.fullReg new_n105 new_n106
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n106 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n106 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n109
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n110
01 1
.names new_n109 new_n110 new_n111
00 1
.names rst new_n111 new_n112
00 1
.names new_n106 new_n112 n94
01 1
.names new_n109 n94 n74
01 0
.names new_n110 n94 n79
01 0
.names control.tehb.control.fullReg new_n111 new_n116
00 1
.names new_n105 new_n116 new_n117
01 1
.names control.tehb.dataReg[0] new_n117 new_n118
10 1
.names new_n62 new_n117 new_n119
01 1
.names new_n118 new_n119 new_n120
00 1
.names rst new_n120 n84
00 1
.names control.tehb.dataReg[1] new_n117 new_n122
10 1
.names new_n69 new_n117 new_n123
01 1
.names new_n122 new_n123 new_n124
00 1
.names rst new_n124 n89
00 1
.end
