INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache_tb
