# multi-clock-domain-arbiter
Round-robin arbiter for multi-clock domain systems using Verilog (Vivado)
