// Seed: 727693882
module module_0;
  logic id_1 = id_1;
endmodule
macromodule module_1 #(
    parameter id_2 = 32'd51,
    parameter id_3 = 32'd37
) (
    id_1,
    _id_2,
    _id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  module_0 modCall_1 ();
  input wire id_4;
  input wire _id_3;
  output wire _id_2;
  output wire id_1;
  wire  [ id_3 : 1] id_7;
  logic [id_2 : ""] id_8;
endmodule
module module_2 (
    input tri1 id_0,
    output supply0 id_1,
    input wand id_2,
    input wire id_3,
    output wor id_4,
    input wire id_5,
    output tri0 id_6,
    input wand id_7,
    input supply1 id_8,
    input tri0 id_9
);
  assign id_6 = ~1;
  module_0 modCall_1 ();
endmodule
