// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module integer_idct (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        src_0_0_V_read,
        src_0_1_V_read,
        src_0_2_V_read,
        src_0_3_V_read,
        src_1_0_V_read,
        src_1_1_V_read,
        src_1_2_V_read,
        src_1_3_V_read,
        src_2_0_V_read,
        src_2_1_V_read,
        src_2_2_V_read,
        src_2_3_V_read,
        src_3_0_V_read,
        src_3_1_V_read,
        src_3_2_V_read,
        src_3_3_V_read,
        out_r_address0,
        out_r_ce0,
        out_r_we0,
        out_r_d0,
        out_r_address1,
        out_r_ce1,
        out_r_we1,
        out_r_d1
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [19:0] src_0_0_V_read;
input  [19:0] src_0_1_V_read;
input  [19:0] src_0_2_V_read;
input  [19:0] src_0_3_V_read;
input  [19:0] src_1_0_V_read;
input  [19:0] src_1_1_V_read;
input  [19:0] src_1_2_V_read;
input  [19:0] src_1_3_V_read;
input  [19:0] src_2_0_V_read;
input  [19:0] src_2_1_V_read;
input  [19:0] src_2_2_V_read;
input  [19:0] src_2_3_V_read;
input  [19:0] src_3_0_V_read;
input  [19:0] src_3_1_V_read;
input  [19:0] src_3_2_V_read;
input  [19:0] src_3_3_V_read;
output  [3:0] out_r_address0;
output   out_r_ce0;
output   out_r_we0;
output  [7:0] out_r_d0;
output  [3:0] out_r_address1;
output   out_r_ce1;
output   out_r_we1;
output  [7:0] out_r_d1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[3:0] out_r_address0;
reg out_r_ce0;
reg out_r_we0;
reg[7:0] out_r_d0;
reg[3:0] out_r_address1;
reg out_r_ce1;
reg out_r_we1;
reg[7:0] out_r_d1;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [7:0] tmp_11_0_2_fu_751_p2;
reg   [7:0] tmp_11_0_2_reg_1693;
wire   [7:0] tmp_11_0_3_fu_823_p2;
reg   [7:0] tmp_11_0_3_reg_1698;
wire   [7:0] tmp_11_1_fu_895_p2;
reg   [7:0] tmp_11_1_reg_1703;
wire   [7:0] tmp_11_1_1_fu_967_p2;
reg   [7:0] tmp_11_1_1_reg_1708;
wire   [7:0] tmp_11_1_2_fu_1039_p2;
reg   [7:0] tmp_11_1_2_reg_1713;
wire   [7:0] tmp_11_1_3_fu_1111_p2;
reg   [7:0] tmp_11_1_3_reg_1718;
wire   [7:0] tmp_11_2_fu_1183_p2;
reg   [7:0] tmp_11_2_reg_1723;
wire   [7:0] tmp_11_2_1_fu_1255_p2;
reg   [7:0] tmp_11_2_1_reg_1728;
wire   [7:0] tmp_11_2_2_fu_1327_p2;
reg   [7:0] tmp_11_2_2_reg_1733;
wire   [7:0] tmp_11_2_3_fu_1399_p2;
reg   [7:0] tmp_11_2_3_reg_1738;
wire   [7:0] tmp_11_3_fu_1471_p2;
reg   [7:0] tmp_11_3_reg_1743;
wire   [7:0] tmp_11_3_1_fu_1543_p2;
reg   [7:0] tmp_11_3_1_reg_1748;
wire   [7:0] tmp_11_3_2_fu_1615_p2;
reg   [7:0] tmp_11_3_2_reg_1753;
wire   [7:0] tmp_11_3_3_fu_1687_p2;
reg   [7:0] tmp_11_3_3_reg_1758;
wire    call_ret1_idct_step_fu_339_ap_ready;
wire   [19:0] call_ret1_idct_step_fu_339_ap_return_0;
wire   [19:0] call_ret1_idct_step_fu_339_ap_return_1;
wire   [19:0] call_ret1_idct_step_fu_339_ap_return_2;
wire   [19:0] call_ret1_idct_step_fu_339_ap_return_3;
wire   [19:0] call_ret1_idct_step_fu_339_ap_return_4;
wire   [19:0] call_ret1_idct_step_fu_339_ap_return_5;
wire   [19:0] call_ret1_idct_step_fu_339_ap_return_6;
wire   [19:0] call_ret1_idct_step_fu_339_ap_return_7;
wire   [19:0] call_ret1_idct_step_fu_339_ap_return_8;
wire   [19:0] call_ret1_idct_step_fu_339_ap_return_9;
wire   [19:0] call_ret1_idct_step_fu_339_ap_return_10;
wire   [19:0] call_ret1_idct_step_fu_339_ap_return_11;
wire   [19:0] call_ret1_idct_step_fu_339_ap_return_12;
wire   [19:0] call_ret1_idct_step_fu_339_ap_return_13;
wire   [19:0] call_ret1_idct_step_fu_339_ap_return_14;
wire   [19:0] call_ret1_idct_step_fu_339_ap_return_15;
wire    call_ret_idct_step_fu_375_ap_ready;
wire   [19:0] call_ret_idct_step_fu_375_ap_return_0;
wire   [19:0] call_ret_idct_step_fu_375_ap_return_1;
wire   [19:0] call_ret_idct_step_fu_375_ap_return_2;
wire   [19:0] call_ret_idct_step_fu_375_ap_return_3;
wire   [19:0] call_ret_idct_step_fu_375_ap_return_4;
wire   [19:0] call_ret_idct_step_fu_375_ap_return_5;
wire   [19:0] call_ret_idct_step_fu_375_ap_return_6;
wire   [19:0] call_ret_idct_step_fu_375_ap_return_7;
wire   [19:0] call_ret_idct_step_fu_375_ap_return_8;
wire   [19:0] call_ret_idct_step_fu_375_ap_return_9;
wire   [19:0] call_ret_idct_step_fu_375_ap_return_10;
wire   [19:0] call_ret_idct_step_fu_375_ap_return_11;
wire   [19:0] call_ret_idct_step_fu_375_ap_return_12;
wire   [19:0] call_ret_idct_step_fu_375_ap_return_13;
wire   [19:0] call_ret_idct_step_fu_375_ap_return_14;
wire   [19:0] call_ret_idct_step_fu_375_ap_return_15;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire   [7:0] tmp_s_fu_605_p2;
wire   [7:0] tmp_11_0_1_fu_678_p2;
wire   [18:0] tmp_33_fu_539_p1;
wire   [18:0] r_V_fu_543_p2;
wire  signed [20:0] lhs_V_cast_fu_559_p1;
wire   [20:0] r_V_1_fu_563_p2;
wire   [20:0] r_V_2_fu_579_p2;
wire   [4:0] tmp_4_fu_585_p4;
wire   [7:0] phitmp_fu_569_p4;
wire  signed [7:0] tmp_5_fu_595_p1;
wire   [7:0] phitmp1_fu_549_p4;
wire   [7:0] tmp_fu_599_p2;
wire   [18:0] tmp_34_fu_612_p1;
wire   [18:0] r_V_0_1_fu_616_p2;
wire  signed [20:0] lhs_V_0_1_cast_fu_632_p1;
wire   [20:0] r_V_1_0_1_fu_636_p2;
wire   [20:0] r_V_2_0_1_fu_652_p2;
wire   [4:0] tmp_9_fu_658_p4;
wire   [7:0] phitmp_0_1_fu_642_p4;
wire  signed [7:0] tmp_1_fu_668_p1;
wire   [7:0] phitmp1_0_1_fu_622_p4;
wire   [7:0] tmp1_fu_672_p2;
wire   [18:0] tmp_35_fu_685_p1;
wire   [18:0] r_V_0_2_fu_689_p2;
wire  signed [20:0] lhs_V_0_2_cast_fu_705_p1;
wire   [20:0] r_V_1_0_2_fu_709_p2;
wire   [20:0] r_V_2_0_2_fu_725_p2;
wire   [4:0] tmp_2_fu_731_p4;
wire   [7:0] phitmp_0_2_fu_715_p4;
wire  signed [7:0] tmp_3_fu_741_p1;
wire   [7:0] phitmp1_0_2_fu_695_p4;
wire   [7:0] tmp2_fu_745_p2;
wire   [18:0] tmp_36_fu_757_p1;
wire   [18:0] r_V_0_3_fu_761_p2;
wire  signed [20:0] lhs_V_0_3_cast_fu_777_p1;
wire   [20:0] r_V_1_0_3_fu_781_p2;
wire   [20:0] r_V_2_0_3_fu_797_p2;
wire   [4:0] tmp_6_fu_803_p4;
wire   [7:0] phitmp_0_3_fu_787_p4;
wire  signed [7:0] tmp_7_fu_813_p1;
wire   [7:0] phitmp1_0_3_fu_767_p4;
wire   [7:0] tmp3_fu_817_p2;
wire   [18:0] tmp_37_fu_829_p1;
wire   [18:0] r_V_s_fu_833_p2;
wire  signed [20:0] lhs_V_1_cast_fu_849_p1;
wire   [20:0] r_V_1_1_fu_853_p2;
wire   [20:0] r_V_2_1_fu_869_p2;
wire   [4:0] tmp_8_fu_875_p4;
wire   [7:0] phitmp_1_fu_859_p4;
wire  signed [7:0] tmp_10_fu_885_p1;
wire   [7:0] phitmp1_1_fu_839_p4;
wire   [7:0] tmp4_fu_889_p2;
wire   [18:0] tmp_38_fu_901_p1;
wire   [18:0] r_V_13_1_fu_905_p2;
wire  signed [20:0] lhs_V_1_1_cast_fu_921_p1;
wire   [20:0] r_V_1_1_1_fu_925_p2;
wire   [20:0] r_V_2_1_1_fu_941_p2;
wire   [4:0] tmp_11_fu_947_p4;
wire   [7:0] phitmp_1_1_fu_931_p4;
wire  signed [7:0] tmp_12_fu_957_p1;
wire   [7:0] phitmp1_1_1_fu_911_p4;
wire   [7:0] tmp5_fu_961_p2;
wire   [18:0] tmp_39_fu_973_p1;
wire   [18:0] r_V_13_2_fu_977_p2;
wire  signed [20:0] lhs_V_1_2_cast_fu_993_p1;
wire   [20:0] r_V_1_1_2_fu_997_p2;
wire   [20:0] r_V_2_1_2_fu_1013_p2;
wire   [4:0] tmp_13_fu_1019_p4;
wire   [7:0] phitmp_1_2_fu_1003_p4;
wire  signed [7:0] tmp_14_fu_1029_p1;
wire   [7:0] phitmp1_1_2_fu_983_p4;
wire   [7:0] tmp6_fu_1033_p2;
wire   [18:0] tmp_40_fu_1045_p1;
wire   [18:0] r_V_13_3_fu_1049_p2;
wire  signed [20:0] lhs_V_1_3_cast_fu_1065_p1;
wire   [20:0] r_V_1_1_3_fu_1069_p2;
wire   [20:0] r_V_2_1_3_fu_1085_p2;
wire   [4:0] tmp_15_fu_1091_p4;
wire   [7:0] phitmp_1_3_fu_1075_p4;
wire  signed [7:0] tmp_16_fu_1101_p1;
wire   [7:0] phitmp1_1_3_fu_1055_p4;
wire   [7:0] tmp7_fu_1105_p2;
wire   [18:0] tmp_41_fu_1117_p1;
wire   [18:0] r_V_4_fu_1121_p2;
wire  signed [20:0] lhs_V_2_cast_fu_1137_p1;
wire   [20:0] r_V_1_2_fu_1141_p2;
wire   [20:0] r_V_2_2_fu_1157_p2;
wire   [4:0] tmp_17_fu_1163_p4;
wire   [7:0] phitmp_2_fu_1147_p4;
wire  signed [7:0] tmp_18_fu_1173_p1;
wire   [7:0] phitmp1_2_fu_1127_p4;
wire   [7:0] tmp8_fu_1177_p2;
wire   [18:0] tmp_42_fu_1189_p1;
wire   [18:0] r_V_24_1_fu_1193_p2;
wire  signed [20:0] lhs_V_2_1_cast_fu_1209_p1;
wire   [20:0] r_V_1_2_1_fu_1213_p2;
wire   [20:0] r_V_2_2_1_fu_1229_p2;
wire   [4:0] tmp_19_fu_1235_p4;
wire   [7:0] phitmp_2_1_fu_1219_p4;
wire  signed [7:0] tmp_20_fu_1245_p1;
wire   [7:0] phitmp1_2_1_fu_1199_p4;
wire   [7:0] tmp9_fu_1249_p2;
wire   [18:0] tmp_43_fu_1261_p1;
wire   [18:0] r_V_24_2_fu_1265_p2;
wire  signed [20:0] lhs_V_2_2_cast_fu_1281_p1;
wire   [20:0] r_V_1_2_2_fu_1285_p2;
wire   [20:0] r_V_2_2_2_fu_1301_p2;
wire   [4:0] tmp_21_fu_1307_p4;
wire   [7:0] phitmp_2_2_fu_1291_p4;
wire  signed [7:0] tmp_22_fu_1317_p1;
wire   [7:0] phitmp1_2_2_fu_1271_p4;
wire   [7:0] tmp10_fu_1321_p2;
wire   [18:0] tmp_44_fu_1333_p1;
wire   [18:0] r_V_24_3_fu_1337_p2;
wire  signed [20:0] lhs_V_2_3_cast_fu_1353_p1;
wire   [20:0] r_V_1_2_3_fu_1357_p2;
wire   [20:0] r_V_2_2_3_fu_1373_p2;
wire   [4:0] tmp_23_fu_1379_p4;
wire   [7:0] phitmp_2_3_fu_1363_p4;
wire  signed [7:0] tmp_24_fu_1389_p1;
wire   [7:0] phitmp1_2_3_fu_1343_p4;
wire   [7:0] tmp11_fu_1393_p2;
wire   [18:0] tmp_45_fu_1405_p1;
wire   [18:0] r_V_3_fu_1409_p2;
wire  signed [20:0] lhs_V_3_cast_fu_1425_p1;
wire   [20:0] r_V_1_3_fu_1429_p2;
wire   [20:0] r_V_2_3_fu_1445_p2;
wire   [4:0] tmp_25_fu_1451_p4;
wire   [7:0] phitmp_3_fu_1435_p4;
wire  signed [7:0] tmp_26_fu_1461_p1;
wire   [7:0] phitmp1_3_fu_1415_p4;
wire   [7:0] tmp12_fu_1465_p2;
wire   [18:0] tmp_46_fu_1477_p1;
wire   [18:0] r_V_3_1_fu_1481_p2;
wire  signed [20:0] lhs_V_3_1_cast_fu_1497_p1;
wire   [20:0] r_V_1_3_1_fu_1501_p2;
wire   [20:0] r_V_2_3_1_fu_1517_p2;
wire   [4:0] tmp_27_fu_1523_p4;
wire   [7:0] phitmp_3_1_fu_1507_p4;
wire  signed [7:0] tmp_28_fu_1533_p1;
wire   [7:0] phitmp1_3_1_fu_1487_p4;
wire   [7:0] tmp13_fu_1537_p2;
wire   [18:0] tmp_47_fu_1549_p1;
wire   [18:0] r_V_3_2_fu_1553_p2;
wire  signed [20:0] lhs_V_3_2_cast_fu_1569_p1;
wire   [20:0] r_V_1_3_2_fu_1573_p2;
wire   [20:0] r_V_2_3_2_fu_1589_p2;
wire   [4:0] tmp_29_fu_1595_p4;
wire   [7:0] phitmp_3_2_fu_1579_p4;
wire  signed [7:0] tmp_30_fu_1605_p1;
wire   [7:0] phitmp1_3_2_fu_1559_p4;
wire   [7:0] tmp14_fu_1609_p2;
wire   [18:0] tmp_48_fu_1621_p1;
wire   [18:0] r_V_3_3_fu_1625_p2;
wire  signed [20:0] lhs_V_3_3_cast_fu_1641_p1;
wire   [20:0] r_V_1_3_3_fu_1645_p2;
wire   [20:0] r_V_2_3_3_fu_1661_p2;
wire   [4:0] tmp_31_fu_1667_p4;
wire   [7:0] phitmp_3_3_fu_1651_p4;
wire  signed [7:0] tmp_32_fu_1677_p1;
wire   [7:0] phitmp1_3_3_fu_1631_p4;
wire   [7:0] tmp15_fu_1681_p2;
reg   [7:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
end

idct_step call_ret1_idct_step_fu_339(
    .ap_ready(call_ret1_idct_step_fu_339_ap_ready),
    .isrc_0_0_V_read(src_0_0_V_read),
    .isrc_0_1_V_read(src_0_1_V_read),
    .isrc_0_2_V_read(src_0_2_V_read),
    .isrc_0_3_V_read(src_0_3_V_read),
    .isrc_1_0_V_read(src_1_0_V_read),
    .isrc_1_1_V_read(src_1_1_V_read),
    .isrc_1_2_V_read(src_1_2_V_read),
    .isrc_1_3_V_read(src_1_3_V_read),
    .isrc_2_0_V_read(src_2_0_V_read),
    .isrc_2_1_V_read(src_2_1_V_read),
    .isrc_2_2_V_read(src_2_2_V_read),
    .isrc_2_3_V_read(src_2_3_V_read),
    .isrc_3_0_V_read(src_3_0_V_read),
    .isrc_3_1_V_read(src_3_1_V_read),
    .isrc_3_2_V_read(src_3_2_V_read),
    .isrc_3_3_V_read(src_3_3_V_read),
    .ap_return_0(call_ret1_idct_step_fu_339_ap_return_0),
    .ap_return_1(call_ret1_idct_step_fu_339_ap_return_1),
    .ap_return_2(call_ret1_idct_step_fu_339_ap_return_2),
    .ap_return_3(call_ret1_idct_step_fu_339_ap_return_3),
    .ap_return_4(call_ret1_idct_step_fu_339_ap_return_4),
    .ap_return_5(call_ret1_idct_step_fu_339_ap_return_5),
    .ap_return_6(call_ret1_idct_step_fu_339_ap_return_6),
    .ap_return_7(call_ret1_idct_step_fu_339_ap_return_7),
    .ap_return_8(call_ret1_idct_step_fu_339_ap_return_8),
    .ap_return_9(call_ret1_idct_step_fu_339_ap_return_9),
    .ap_return_10(call_ret1_idct_step_fu_339_ap_return_10),
    .ap_return_11(call_ret1_idct_step_fu_339_ap_return_11),
    .ap_return_12(call_ret1_idct_step_fu_339_ap_return_12),
    .ap_return_13(call_ret1_idct_step_fu_339_ap_return_13),
    .ap_return_14(call_ret1_idct_step_fu_339_ap_return_14),
    .ap_return_15(call_ret1_idct_step_fu_339_ap_return_15)
);

idct_step call_ret_idct_step_fu_375(
    .ap_ready(call_ret_idct_step_fu_375_ap_ready),
    .isrc_0_0_V_read(call_ret1_idct_step_fu_339_ap_return_0),
    .isrc_0_1_V_read(call_ret1_idct_step_fu_339_ap_return_1),
    .isrc_0_2_V_read(call_ret1_idct_step_fu_339_ap_return_2),
    .isrc_0_3_V_read(call_ret1_idct_step_fu_339_ap_return_3),
    .isrc_1_0_V_read(call_ret1_idct_step_fu_339_ap_return_4),
    .isrc_1_1_V_read(call_ret1_idct_step_fu_339_ap_return_5),
    .isrc_1_2_V_read(call_ret1_idct_step_fu_339_ap_return_6),
    .isrc_1_3_V_read(call_ret1_idct_step_fu_339_ap_return_7),
    .isrc_2_0_V_read(call_ret1_idct_step_fu_339_ap_return_8),
    .isrc_2_1_V_read(call_ret1_idct_step_fu_339_ap_return_9),
    .isrc_2_2_V_read(call_ret1_idct_step_fu_339_ap_return_10),
    .isrc_2_3_V_read(call_ret1_idct_step_fu_339_ap_return_11),
    .isrc_3_0_V_read(call_ret1_idct_step_fu_339_ap_return_12),
    .isrc_3_1_V_read(call_ret1_idct_step_fu_339_ap_return_13),
    .isrc_3_2_V_read(call_ret1_idct_step_fu_339_ap_return_14),
    .isrc_3_3_V_read(call_ret1_idct_step_fu_339_ap_return_15),
    .ap_return_0(call_ret_idct_step_fu_375_ap_return_0),
    .ap_return_1(call_ret_idct_step_fu_375_ap_return_1),
    .ap_return_2(call_ret_idct_step_fu_375_ap_return_2),
    .ap_return_3(call_ret_idct_step_fu_375_ap_return_3),
    .ap_return_4(call_ret_idct_step_fu_375_ap_return_4),
    .ap_return_5(call_ret_idct_step_fu_375_ap_return_5),
    .ap_return_6(call_ret_idct_step_fu_375_ap_return_6),
    .ap_return_7(call_ret_idct_step_fu_375_ap_return_7),
    .ap_return_8(call_ret_idct_step_fu_375_ap_return_8),
    .ap_return_9(call_ret_idct_step_fu_375_ap_return_9),
    .ap_return_10(call_ret_idct_step_fu_375_ap_return_10),
    .ap_return_11(call_ret_idct_step_fu_375_ap_return_11),
    .ap_return_12(call_ret_idct_step_fu_375_ap_return_12),
    .ap_return_13(call_ret_idct_step_fu_375_ap_return_13),
    .ap_return_14(call_ret_idct_step_fu_375_ap_return_14),
    .ap_return_15(call_ret_idct_step_fu_375_ap_return_15)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp_11_0_2_reg_1693 <= tmp_11_0_2_fu_751_p2;
        tmp_11_0_3_reg_1698 <= tmp_11_0_3_fu_823_p2;
        tmp_11_1_1_reg_1708 <= tmp_11_1_1_fu_967_p2;
        tmp_11_1_2_reg_1713 <= tmp_11_1_2_fu_1039_p2;
        tmp_11_1_3_reg_1718 <= tmp_11_1_3_fu_1111_p2;
        tmp_11_1_reg_1703 <= tmp_11_1_fu_895_p2;
        tmp_11_2_1_reg_1728 <= tmp_11_2_1_fu_1255_p2;
        tmp_11_2_2_reg_1733 <= tmp_11_2_2_fu_1327_p2;
        tmp_11_2_3_reg_1738 <= tmp_11_2_3_fu_1399_p2;
        tmp_11_2_reg_1723 <= tmp_11_2_fu_1183_p2;
        tmp_11_3_1_reg_1748 <= tmp_11_3_1_fu_1543_p2;
        tmp_11_3_2_reg_1753 <= tmp_11_3_2_fu_1615_p2;
        tmp_11_3_3_reg_1758 <= tmp_11_3_3_fu_1687_p2;
        tmp_11_3_reg_1743 <= tmp_11_3_fu_1471_p2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        out_r_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        out_r_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        out_r_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        out_r_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        out_r_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        out_r_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        out_r_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        out_r_address0 = 64'd0;
    end else begin
        out_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        out_r_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        out_r_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        out_r_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        out_r_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        out_r_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        out_r_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        out_r_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        out_r_address1 = 64'd1;
    end else begin
        out_r_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        out_r_ce0 = 1'b1;
    end else begin
        out_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        out_r_ce1 = 1'b1;
    end else begin
        out_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        out_r_d0 = tmp_11_3_2_reg_1753;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        out_r_d0 = tmp_11_3_reg_1743;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        out_r_d0 = tmp_11_2_2_reg_1733;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        out_r_d0 = tmp_11_2_reg_1723;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        out_r_d0 = tmp_11_1_2_reg_1713;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        out_r_d0 = tmp_11_1_reg_1703;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        out_r_d0 = tmp_11_0_2_reg_1693;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        out_r_d0 = tmp_s_fu_605_p2;
    end else begin
        out_r_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        out_r_d1 = tmp_11_3_3_reg_1758;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        out_r_d1 = tmp_11_3_1_reg_1748;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        out_r_d1 = tmp_11_2_3_reg_1738;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        out_r_d1 = tmp_11_2_1_reg_1728;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        out_r_d1 = tmp_11_1_3_reg_1718;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        out_r_d1 = tmp_11_1_1_reg_1708;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        out_r_d1 = tmp_11_0_3_reg_1698;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        out_r_d1 = tmp_11_0_1_fu_678_p2;
    end else begin
        out_r_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        out_r_we0 = 1'b1;
    end else begin
        out_r_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        out_r_we1 = 1'b1;
    end else begin
        out_r_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign lhs_V_0_1_cast_fu_632_p1 = $signed(call_ret_idct_step_fu_375_ap_return_4);

assign lhs_V_0_2_cast_fu_705_p1 = $signed(call_ret_idct_step_fu_375_ap_return_8);

assign lhs_V_0_3_cast_fu_777_p1 = $signed(call_ret_idct_step_fu_375_ap_return_12);

assign lhs_V_1_1_cast_fu_921_p1 = $signed(call_ret_idct_step_fu_375_ap_return_5);

assign lhs_V_1_2_cast_fu_993_p1 = $signed(call_ret_idct_step_fu_375_ap_return_9);

assign lhs_V_1_3_cast_fu_1065_p1 = $signed(call_ret_idct_step_fu_375_ap_return_13);

assign lhs_V_1_cast_fu_849_p1 = $signed(call_ret_idct_step_fu_375_ap_return_1);

assign lhs_V_2_1_cast_fu_1209_p1 = $signed(call_ret_idct_step_fu_375_ap_return_6);

assign lhs_V_2_2_cast_fu_1281_p1 = $signed(call_ret_idct_step_fu_375_ap_return_10);

assign lhs_V_2_3_cast_fu_1353_p1 = $signed(call_ret_idct_step_fu_375_ap_return_14);

assign lhs_V_2_cast_fu_1137_p1 = $signed(call_ret_idct_step_fu_375_ap_return_2);

assign lhs_V_3_1_cast_fu_1497_p1 = $signed(call_ret_idct_step_fu_375_ap_return_7);

assign lhs_V_3_2_cast_fu_1569_p1 = $signed(call_ret_idct_step_fu_375_ap_return_11);

assign lhs_V_3_3_cast_fu_1641_p1 = $signed(call_ret_idct_step_fu_375_ap_return_15);

assign lhs_V_3_cast_fu_1425_p1 = $signed(call_ret_idct_step_fu_375_ap_return_3);

assign lhs_V_cast_fu_559_p1 = $signed(call_ret_idct_step_fu_375_ap_return_0);

assign phitmp1_0_1_fu_622_p4 = {{r_V_0_1_fu_616_p2[18:11]}};

assign phitmp1_0_2_fu_695_p4 = {{r_V_0_2_fu_689_p2[18:11]}};

assign phitmp1_0_3_fu_767_p4 = {{r_V_0_3_fu_761_p2[18:11]}};

assign phitmp1_1_1_fu_911_p4 = {{r_V_13_1_fu_905_p2[18:11]}};

assign phitmp1_1_2_fu_983_p4 = {{r_V_13_2_fu_977_p2[18:11]}};

assign phitmp1_1_3_fu_1055_p4 = {{r_V_13_3_fu_1049_p2[18:11]}};

assign phitmp1_1_fu_839_p4 = {{r_V_s_fu_833_p2[18:11]}};

assign phitmp1_2_1_fu_1199_p4 = {{r_V_24_1_fu_1193_p2[18:11]}};

assign phitmp1_2_2_fu_1271_p4 = {{r_V_24_2_fu_1265_p2[18:11]}};

assign phitmp1_2_3_fu_1343_p4 = {{r_V_24_3_fu_1337_p2[18:11]}};

assign phitmp1_2_fu_1127_p4 = {{r_V_4_fu_1121_p2[18:11]}};

assign phitmp1_3_1_fu_1487_p4 = {{r_V_3_1_fu_1481_p2[18:11]}};

assign phitmp1_3_2_fu_1559_p4 = {{r_V_3_2_fu_1553_p2[18:11]}};

assign phitmp1_3_3_fu_1631_p4 = {{r_V_3_3_fu_1625_p2[18:11]}};

assign phitmp1_3_fu_1415_p4 = {{r_V_3_fu_1409_p2[18:11]}};

assign phitmp1_fu_549_p4 = {{r_V_fu_543_p2[18:11]}};

assign phitmp_0_1_fu_642_p4 = {{r_V_1_0_1_fu_636_p2[20:13]}};

assign phitmp_0_2_fu_715_p4 = {{r_V_1_0_2_fu_709_p2[20:13]}};

assign phitmp_0_3_fu_787_p4 = {{r_V_1_0_3_fu_781_p2[20:13]}};

assign phitmp_1_1_fu_931_p4 = {{r_V_1_1_1_fu_925_p2[20:13]}};

assign phitmp_1_2_fu_1003_p4 = {{r_V_1_1_2_fu_997_p2[20:13]}};

assign phitmp_1_3_fu_1075_p4 = {{r_V_1_1_3_fu_1069_p2[20:13]}};

assign phitmp_1_fu_859_p4 = {{r_V_1_1_fu_853_p2[20:13]}};

assign phitmp_2_1_fu_1219_p4 = {{r_V_1_2_1_fu_1213_p2[20:13]}};

assign phitmp_2_2_fu_1291_p4 = {{r_V_1_2_2_fu_1285_p2[20:13]}};

assign phitmp_2_3_fu_1363_p4 = {{r_V_1_2_3_fu_1357_p2[20:13]}};

assign phitmp_2_fu_1147_p4 = {{r_V_1_2_fu_1141_p2[20:13]}};

assign phitmp_3_1_fu_1507_p4 = {{r_V_1_3_1_fu_1501_p2[20:13]}};

assign phitmp_3_2_fu_1579_p4 = {{r_V_1_3_2_fu_1573_p2[20:13]}};

assign phitmp_3_3_fu_1651_p4 = {{r_V_1_3_3_fu_1645_p2[20:13]}};

assign phitmp_3_fu_1435_p4 = {{r_V_1_3_fu_1429_p2[20:13]}};

assign phitmp_fu_569_p4 = {{r_V_1_fu_563_p2[20:13]}};

assign r_V_0_1_fu_616_p2 = (19'd1024 + tmp_34_fu_612_p1);

assign r_V_0_2_fu_689_p2 = (19'd1024 + tmp_35_fu_685_p1);

assign r_V_0_3_fu_761_p2 = (19'd1024 + tmp_36_fu_757_p1);

assign r_V_13_1_fu_905_p2 = (19'd1024 + tmp_38_fu_901_p1);

assign r_V_13_2_fu_977_p2 = (19'd1024 + tmp_39_fu_973_p1);

assign r_V_13_3_fu_1049_p2 = (19'd1024 + tmp_40_fu_1045_p1);

assign r_V_1_0_1_fu_636_p2 = ($signed(21'd4096) + $signed(lhs_V_0_1_cast_fu_632_p1));

assign r_V_1_0_2_fu_709_p2 = ($signed(21'd4096) + $signed(lhs_V_0_2_cast_fu_705_p1));

assign r_V_1_0_3_fu_781_p2 = ($signed(21'd4096) + $signed(lhs_V_0_3_cast_fu_777_p1));

assign r_V_1_1_1_fu_925_p2 = ($signed(21'd4096) + $signed(lhs_V_1_1_cast_fu_921_p1));

assign r_V_1_1_2_fu_997_p2 = ($signed(21'd4096) + $signed(lhs_V_1_2_cast_fu_993_p1));

assign r_V_1_1_3_fu_1069_p2 = ($signed(21'd4096) + $signed(lhs_V_1_3_cast_fu_1065_p1));

assign r_V_1_1_fu_853_p2 = ($signed(21'd4096) + $signed(lhs_V_1_cast_fu_849_p1));

assign r_V_1_2_1_fu_1213_p2 = ($signed(21'd4096) + $signed(lhs_V_2_1_cast_fu_1209_p1));

assign r_V_1_2_2_fu_1285_p2 = ($signed(21'd4096) + $signed(lhs_V_2_2_cast_fu_1281_p1));

assign r_V_1_2_3_fu_1357_p2 = ($signed(21'd4096) + $signed(lhs_V_2_3_cast_fu_1353_p1));

assign r_V_1_2_fu_1141_p2 = ($signed(21'd4096) + $signed(lhs_V_2_cast_fu_1137_p1));

assign r_V_1_3_1_fu_1501_p2 = ($signed(21'd4096) + $signed(lhs_V_3_1_cast_fu_1497_p1));

assign r_V_1_3_2_fu_1573_p2 = ($signed(21'd4096) + $signed(lhs_V_3_2_cast_fu_1569_p1));

assign r_V_1_3_3_fu_1645_p2 = ($signed(21'd4096) + $signed(lhs_V_3_3_cast_fu_1641_p1));

assign r_V_1_3_fu_1429_p2 = ($signed(21'd4096) + $signed(lhs_V_3_cast_fu_1425_p1));

assign r_V_1_fu_563_p2 = ($signed(21'd4096) + $signed(lhs_V_cast_fu_559_p1));

assign r_V_24_1_fu_1193_p2 = (19'd1024 + tmp_42_fu_1189_p1);

assign r_V_24_2_fu_1265_p2 = (19'd1024 + tmp_43_fu_1261_p1);

assign r_V_24_3_fu_1337_p2 = (19'd1024 + tmp_44_fu_1333_p1);

assign r_V_2_0_1_fu_652_p2 = ($signed(21'd32768) + $signed(lhs_V_0_1_cast_fu_632_p1));

assign r_V_2_0_2_fu_725_p2 = ($signed(21'd32768) + $signed(lhs_V_0_2_cast_fu_705_p1));

assign r_V_2_0_3_fu_797_p2 = ($signed(21'd32768) + $signed(lhs_V_0_3_cast_fu_777_p1));

assign r_V_2_1_1_fu_941_p2 = ($signed(21'd32768) + $signed(lhs_V_1_1_cast_fu_921_p1));

assign r_V_2_1_2_fu_1013_p2 = ($signed(21'd32768) + $signed(lhs_V_1_2_cast_fu_993_p1));

assign r_V_2_1_3_fu_1085_p2 = ($signed(21'd32768) + $signed(lhs_V_1_3_cast_fu_1065_p1));

assign r_V_2_1_fu_869_p2 = ($signed(21'd32768) + $signed(lhs_V_1_cast_fu_849_p1));

assign r_V_2_2_1_fu_1229_p2 = ($signed(21'd32768) + $signed(lhs_V_2_1_cast_fu_1209_p1));

assign r_V_2_2_2_fu_1301_p2 = ($signed(21'd32768) + $signed(lhs_V_2_2_cast_fu_1281_p1));

assign r_V_2_2_3_fu_1373_p2 = ($signed(21'd32768) + $signed(lhs_V_2_3_cast_fu_1353_p1));

assign r_V_2_2_fu_1157_p2 = ($signed(21'd32768) + $signed(lhs_V_2_cast_fu_1137_p1));

assign r_V_2_3_1_fu_1517_p2 = ($signed(21'd32768) + $signed(lhs_V_3_1_cast_fu_1497_p1));

assign r_V_2_3_2_fu_1589_p2 = ($signed(21'd32768) + $signed(lhs_V_3_2_cast_fu_1569_p1));

assign r_V_2_3_3_fu_1661_p2 = ($signed(21'd32768) + $signed(lhs_V_3_3_cast_fu_1641_p1));

assign r_V_2_3_fu_1445_p2 = ($signed(21'd32768) + $signed(lhs_V_3_cast_fu_1425_p1));

assign r_V_2_fu_579_p2 = ($signed(21'd32768) + $signed(lhs_V_cast_fu_559_p1));

assign r_V_3_1_fu_1481_p2 = (19'd1024 + tmp_46_fu_1477_p1);

assign r_V_3_2_fu_1553_p2 = (19'd1024 + tmp_47_fu_1549_p1);

assign r_V_3_3_fu_1625_p2 = (19'd1024 + tmp_48_fu_1621_p1);

assign r_V_3_fu_1409_p2 = (19'd1024 + tmp_45_fu_1405_p1);

assign r_V_4_fu_1121_p2 = (19'd1024 + tmp_41_fu_1117_p1);

assign r_V_fu_543_p2 = (19'd1024 + tmp_33_fu_539_p1);

assign r_V_s_fu_833_p2 = (19'd1024 + tmp_37_fu_829_p1);

assign tmp10_fu_1321_p2 = ($signed(phitmp_2_2_fu_1291_p4) + $signed(tmp_22_fu_1317_p1));

assign tmp11_fu_1393_p2 = ($signed(phitmp_2_3_fu_1363_p4) + $signed(tmp_24_fu_1389_p1));

assign tmp12_fu_1465_p2 = ($signed(phitmp_3_fu_1435_p4) + $signed(tmp_26_fu_1461_p1));

assign tmp13_fu_1537_p2 = ($signed(phitmp_3_1_fu_1507_p4) + $signed(tmp_28_fu_1533_p1));

assign tmp14_fu_1609_p2 = ($signed(phitmp_3_2_fu_1579_p4) + $signed(tmp_30_fu_1605_p1));

assign tmp15_fu_1681_p2 = ($signed(phitmp_3_3_fu_1651_p4) + $signed(tmp_32_fu_1677_p1));

assign tmp1_fu_672_p2 = ($signed(phitmp_0_1_fu_642_p4) + $signed(tmp_1_fu_668_p1));

assign tmp2_fu_745_p2 = ($signed(phitmp_0_2_fu_715_p4) + $signed(tmp_3_fu_741_p1));

assign tmp3_fu_817_p2 = ($signed(phitmp_0_3_fu_787_p4) + $signed(tmp_7_fu_813_p1));

assign tmp4_fu_889_p2 = ($signed(phitmp_1_fu_859_p4) + $signed(tmp_10_fu_885_p1));

assign tmp5_fu_961_p2 = ($signed(phitmp_1_1_fu_931_p4) + $signed(tmp_12_fu_957_p1));

assign tmp6_fu_1033_p2 = ($signed(phitmp_1_2_fu_1003_p4) + $signed(tmp_14_fu_1029_p1));

assign tmp7_fu_1105_p2 = ($signed(phitmp_1_3_fu_1075_p4) + $signed(tmp_16_fu_1101_p1));

assign tmp8_fu_1177_p2 = ($signed(phitmp_2_fu_1147_p4) + $signed(tmp_18_fu_1173_p1));

assign tmp9_fu_1249_p2 = ($signed(phitmp_2_1_fu_1219_p4) + $signed(tmp_20_fu_1245_p1));

assign tmp_10_fu_885_p1 = $signed(tmp_8_fu_875_p4);

assign tmp_11_0_1_fu_678_p2 = (phitmp1_0_1_fu_622_p4 + tmp1_fu_672_p2);

assign tmp_11_0_2_fu_751_p2 = (phitmp1_0_2_fu_695_p4 + tmp2_fu_745_p2);

assign tmp_11_0_3_fu_823_p2 = (phitmp1_0_3_fu_767_p4 + tmp3_fu_817_p2);

assign tmp_11_1_1_fu_967_p2 = (phitmp1_1_1_fu_911_p4 + tmp5_fu_961_p2);

assign tmp_11_1_2_fu_1039_p2 = (phitmp1_1_2_fu_983_p4 + tmp6_fu_1033_p2);

assign tmp_11_1_3_fu_1111_p2 = (phitmp1_1_3_fu_1055_p4 + tmp7_fu_1105_p2);

assign tmp_11_1_fu_895_p2 = (phitmp1_1_fu_839_p4 + tmp4_fu_889_p2);

assign tmp_11_2_1_fu_1255_p2 = (phitmp1_2_1_fu_1199_p4 + tmp9_fu_1249_p2);

assign tmp_11_2_2_fu_1327_p2 = (phitmp1_2_2_fu_1271_p4 + tmp10_fu_1321_p2);

assign tmp_11_2_3_fu_1399_p2 = (phitmp1_2_3_fu_1343_p4 + tmp11_fu_1393_p2);

assign tmp_11_2_fu_1183_p2 = (phitmp1_2_fu_1127_p4 + tmp8_fu_1177_p2);

assign tmp_11_3_1_fu_1543_p2 = (phitmp1_3_1_fu_1487_p4 + tmp13_fu_1537_p2);

assign tmp_11_3_2_fu_1615_p2 = (phitmp1_3_2_fu_1559_p4 + tmp14_fu_1609_p2);

assign tmp_11_3_3_fu_1687_p2 = (phitmp1_3_3_fu_1631_p4 + tmp15_fu_1681_p2);

assign tmp_11_3_fu_1471_p2 = (phitmp1_3_fu_1415_p4 + tmp12_fu_1465_p2);

assign tmp_11_fu_947_p4 = {{r_V_2_1_1_fu_941_p2[20:16]}};

assign tmp_12_fu_957_p1 = $signed(tmp_11_fu_947_p4);

assign tmp_13_fu_1019_p4 = {{r_V_2_1_2_fu_1013_p2[20:16]}};

assign tmp_14_fu_1029_p1 = $signed(tmp_13_fu_1019_p4);

assign tmp_15_fu_1091_p4 = {{r_V_2_1_3_fu_1085_p2[20:16]}};

assign tmp_16_fu_1101_p1 = $signed(tmp_15_fu_1091_p4);

assign tmp_17_fu_1163_p4 = {{r_V_2_2_fu_1157_p2[20:16]}};

assign tmp_18_fu_1173_p1 = $signed(tmp_17_fu_1163_p4);

assign tmp_19_fu_1235_p4 = {{r_V_2_2_1_fu_1229_p2[20:16]}};

assign tmp_1_fu_668_p1 = $signed(tmp_9_fu_658_p4);

assign tmp_20_fu_1245_p1 = $signed(tmp_19_fu_1235_p4);

assign tmp_21_fu_1307_p4 = {{r_V_2_2_2_fu_1301_p2[20:16]}};

assign tmp_22_fu_1317_p1 = $signed(tmp_21_fu_1307_p4);

assign tmp_23_fu_1379_p4 = {{r_V_2_2_3_fu_1373_p2[20:16]}};

assign tmp_24_fu_1389_p1 = $signed(tmp_23_fu_1379_p4);

assign tmp_25_fu_1451_p4 = {{r_V_2_3_fu_1445_p2[20:16]}};

assign tmp_26_fu_1461_p1 = $signed(tmp_25_fu_1451_p4);

assign tmp_27_fu_1523_p4 = {{r_V_2_3_1_fu_1517_p2[20:16]}};

assign tmp_28_fu_1533_p1 = $signed(tmp_27_fu_1523_p4);

assign tmp_29_fu_1595_p4 = {{r_V_2_3_2_fu_1589_p2[20:16]}};

assign tmp_2_fu_731_p4 = {{r_V_2_0_2_fu_725_p2[20:16]}};

assign tmp_30_fu_1605_p1 = $signed(tmp_29_fu_1595_p4);

assign tmp_31_fu_1667_p4 = {{r_V_2_3_3_fu_1661_p2[20:16]}};

assign tmp_32_fu_1677_p1 = $signed(tmp_31_fu_1667_p4);

assign tmp_33_fu_539_p1 = call_ret_idct_step_fu_375_ap_return_0[18:0];

assign tmp_34_fu_612_p1 = call_ret_idct_step_fu_375_ap_return_4[18:0];

assign tmp_35_fu_685_p1 = call_ret_idct_step_fu_375_ap_return_8[18:0];

assign tmp_36_fu_757_p1 = call_ret_idct_step_fu_375_ap_return_12[18:0];

assign tmp_37_fu_829_p1 = call_ret_idct_step_fu_375_ap_return_1[18:0];

assign tmp_38_fu_901_p1 = call_ret_idct_step_fu_375_ap_return_5[18:0];

assign tmp_39_fu_973_p1 = call_ret_idct_step_fu_375_ap_return_9[18:0];

assign tmp_3_fu_741_p1 = $signed(tmp_2_fu_731_p4);

assign tmp_40_fu_1045_p1 = call_ret_idct_step_fu_375_ap_return_13[18:0];

assign tmp_41_fu_1117_p1 = call_ret_idct_step_fu_375_ap_return_2[18:0];

assign tmp_42_fu_1189_p1 = call_ret_idct_step_fu_375_ap_return_6[18:0];

assign tmp_43_fu_1261_p1 = call_ret_idct_step_fu_375_ap_return_10[18:0];

assign tmp_44_fu_1333_p1 = call_ret_idct_step_fu_375_ap_return_14[18:0];

assign tmp_45_fu_1405_p1 = call_ret_idct_step_fu_375_ap_return_3[18:0];

assign tmp_46_fu_1477_p1 = call_ret_idct_step_fu_375_ap_return_7[18:0];

assign tmp_47_fu_1549_p1 = call_ret_idct_step_fu_375_ap_return_11[18:0];

assign tmp_48_fu_1621_p1 = call_ret_idct_step_fu_375_ap_return_15[18:0];

assign tmp_4_fu_585_p4 = {{r_V_2_fu_579_p2[20:16]}};

assign tmp_5_fu_595_p1 = $signed(tmp_4_fu_585_p4);

assign tmp_6_fu_803_p4 = {{r_V_2_0_3_fu_797_p2[20:16]}};

assign tmp_7_fu_813_p1 = $signed(tmp_6_fu_803_p4);

assign tmp_8_fu_875_p4 = {{r_V_2_1_fu_869_p2[20:16]}};

assign tmp_9_fu_658_p4 = {{r_V_2_0_1_fu_652_p2[20:16]}};

assign tmp_fu_599_p2 = ($signed(phitmp_fu_569_p4) + $signed(tmp_5_fu_595_p1));

assign tmp_s_fu_605_p2 = (phitmp1_fu_549_p4 + tmp_fu_599_p2);

endmodule //integer_idct
