
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -16.61

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -0.19

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.19

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u0.u1.d[4]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][20]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ u0.u1.d[4]$_DFF_P_/CK (DFF_X1)
     1    2.36    0.01    0.06    0.06 ^ u0.u1.d[4]$_DFF_P_/QN (DFF_X1)
                                         _00428_ (net)
                  0.01    0.00    0.06 ^ _15930_/A (XNOR2_X1)
     2    4.00    0.01    0.02    0.08 v _15930_/ZN (XNOR2_X1)
                                         _06762_ (net)
                  0.01    0.00    0.08 v _16023_/B1 (AOI21_X1)
     1    1.24    0.01    0.02    0.11 ^ _16023_/ZN (AOI21_X1)
                                         _00333_ (net)
                  0.01    0.00    0.11 ^ u0.w[1][20]$_DFF_P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ u0.w[1][20]$_DFF_P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: ld_r$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa21_sr[6]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ ld_r$_DFF_P_/CK (DFF_X1)
     1    3.07    0.01    0.08    0.08 v ld_r$_DFF_P_/Q (DFF_X1)
                                         ld_r (net)
                  0.01    0.00    0.08 v _18258_/A (BUF_X4)
     5   20.62    0.01    0.03    0.11 v _18258_/Z (BUF_X4)
                                         _08970_ (net)
                  0.01    0.00    0.11 v _18298_/A (INV_X4)
     5   16.45    0.01    0.02    0.13 ^ _18298_/ZN (INV_X4)
                                         _09009_ (net)
                  0.01    0.00    0.13 ^ _18299_/A (BUF_X8)
    10   29.55    0.01    0.03    0.16 ^ _18299_/Z (BUF_X8)
                                         _09010_ (net)
                  0.01    0.00    0.16 ^ _18392_/A (BUF_X4)
    10   42.53    0.02    0.04    0.20 ^ _18392_/Z (BUF_X4)
                                         _09099_ (net)
                  0.03    0.01    0.21 ^ _19163_/A (BUF_X4)
    10   37.06    0.02    0.04    0.25 ^ _19163_/Z (BUF_X4)
                                         _09856_ (net)
                  0.02    0.01    0.26 ^ _20526_/A (BUF_X4)
    10   41.04    0.02    0.04    0.30 ^ _20526_/Z (BUF_X4)
                                         _11191_ (net)
                  0.03    0.01    0.31 ^ _25933_/A2 (NAND3_X1)
     1    1.54    0.02    0.02    0.33 v _25933_/ZN (NAND3_X1)
                                         _02941_ (net)
                  0.02    0.00    0.33 v _25936_/B1 (AOI21_X1)
     1    1.06    0.02    0.03    0.36 ^ _25936_/ZN (AOI21_X1)
                                         _02944_ (net)
                  0.02    0.00    0.36 ^ _25945_/A1 (OR3_X1)
     1    7.36    0.02    0.04    0.40 ^ _25945_/ZN (OR3_X1)
                                         _02953_ (net)
                  0.02    0.00    0.40 ^ _25946_/A (BUF_X2)
    10   23.99    0.03    0.05    0.45 ^ _25946_/Z (BUF_X2)
                                         _02954_ (net)
                  0.03    0.00    0.45 ^ _26133_/A (BUF_X2)
    13   35.23    0.04    0.06    0.52 ^ _26133_/Z (BUF_X2)
                                         _15158_ (net)
                  0.04    0.00    0.52 ^ _29755_/A (HA_X1)
     1    1.82    0.02    0.05    0.57 ^ _29755_/S (HA_X1)
                                         _15161_ (net)
                  0.02    0.00    0.57 ^ _26032_/A (BUF_X2)
     9   20.36    0.03    0.05    0.62 ^ _26032_/Z (BUF_X2)
                                         _03036_ (net)
                  0.03    0.00    0.62 ^ _26354_/A1 (NAND3_X1)
     5    9.52    0.03    0.05    0.66 v _26354_/ZN (NAND3_X1)
                                         _03354_ (net)
                  0.03    0.00    0.66 v _26521_/A2 (AND3_X1)
     1    0.91    0.01    0.04    0.70 v _26521_/ZN (AND3_X1)
                                         _03518_ (net)
                  0.01    0.00    0.70 v _26523_/A2 (OR3_X1)
     1    1.92    0.01    0.08    0.78 v _26523_/ZN (OR3_X1)
                                         _03520_ (net)
                  0.01    0.00    0.78 v _26524_/A3 (NAND3_X1)
     1    3.26    0.02    0.03    0.81 ^ _26524_/ZN (NAND3_X1)
                                         _03521_ (net)
                  0.02    0.00    0.81 ^ _26530_/B1 (AOI21_X1)
     1    1.82    0.01    0.02    0.82 v _26530_/ZN (AOI21_X1)
                                         _03527_ (net)
                  0.01    0.00    0.82 v _26531_/A4 (NOR4_X1)
     1    7.69    0.10    0.14    0.97 ^ _26531_/ZN (NOR4_X1)
                                         _00126_ (net)
                  0.10    0.00    0.97 ^ sa21_sr[6]$_DFF_P_/D (DFF_X1)
                                  0.97   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ sa21_sr[6]$_DFF_P_/CK (DFF_X1)
                         -0.05    0.77   library setup time
                                  0.77   data required time
-----------------------------------------------------------------------------
                                  0.77   data required time
                                 -0.97   data arrival time
-----------------------------------------------------------------------------
                                 -0.19   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: ld_r$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa21_sr[6]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ ld_r$_DFF_P_/CK (DFF_X1)
     1    3.07    0.01    0.08    0.08 v ld_r$_DFF_P_/Q (DFF_X1)
                                         ld_r (net)
                  0.01    0.00    0.08 v _18258_/A (BUF_X4)
     5   20.62    0.01    0.03    0.11 v _18258_/Z (BUF_X4)
                                         _08970_ (net)
                  0.01    0.00    0.11 v _18298_/A (INV_X4)
     5   16.45    0.01    0.02    0.13 ^ _18298_/ZN (INV_X4)
                                         _09009_ (net)
                  0.01    0.00    0.13 ^ _18299_/A (BUF_X8)
    10   29.55    0.01    0.03    0.16 ^ _18299_/Z (BUF_X8)
                                         _09010_ (net)
                  0.01    0.00    0.16 ^ _18392_/A (BUF_X4)
    10   42.53    0.02    0.04    0.20 ^ _18392_/Z (BUF_X4)
                                         _09099_ (net)
                  0.03    0.01    0.21 ^ _19163_/A (BUF_X4)
    10   37.06    0.02    0.04    0.25 ^ _19163_/Z (BUF_X4)
                                         _09856_ (net)
                  0.02    0.01    0.26 ^ _20526_/A (BUF_X4)
    10   41.04    0.02    0.04    0.30 ^ _20526_/Z (BUF_X4)
                                         _11191_ (net)
                  0.03    0.01    0.31 ^ _25933_/A2 (NAND3_X1)
     1    1.54    0.02    0.02    0.33 v _25933_/ZN (NAND3_X1)
                                         _02941_ (net)
                  0.02    0.00    0.33 v _25936_/B1 (AOI21_X1)
     1    1.06    0.02    0.03    0.36 ^ _25936_/ZN (AOI21_X1)
                                         _02944_ (net)
                  0.02    0.00    0.36 ^ _25945_/A1 (OR3_X1)
     1    7.36    0.02    0.04    0.40 ^ _25945_/ZN (OR3_X1)
                                         _02953_ (net)
                  0.02    0.00    0.40 ^ _25946_/A (BUF_X2)
    10   23.99    0.03    0.05    0.45 ^ _25946_/Z (BUF_X2)
                                         _02954_ (net)
                  0.03    0.00    0.45 ^ _26133_/A (BUF_X2)
    13   35.23    0.04    0.06    0.52 ^ _26133_/Z (BUF_X2)
                                         _15158_ (net)
                  0.04    0.00    0.52 ^ _29755_/A (HA_X1)
     1    1.82    0.02    0.05    0.57 ^ _29755_/S (HA_X1)
                                         _15161_ (net)
                  0.02    0.00    0.57 ^ _26032_/A (BUF_X2)
     9   20.36    0.03    0.05    0.62 ^ _26032_/Z (BUF_X2)
                                         _03036_ (net)
                  0.03    0.00    0.62 ^ _26354_/A1 (NAND3_X1)
     5    9.52    0.03    0.05    0.66 v _26354_/ZN (NAND3_X1)
                                         _03354_ (net)
                  0.03    0.00    0.66 v _26521_/A2 (AND3_X1)
     1    0.91    0.01    0.04    0.70 v _26521_/ZN (AND3_X1)
                                         _03518_ (net)
                  0.01    0.00    0.70 v _26523_/A2 (OR3_X1)
     1    1.92    0.01    0.08    0.78 v _26523_/ZN (OR3_X1)
                                         _03520_ (net)
                  0.01    0.00    0.78 v _26524_/A3 (NAND3_X1)
     1    3.26    0.02    0.03    0.81 ^ _26524_/ZN (NAND3_X1)
                                         _03521_ (net)
                  0.02    0.00    0.81 ^ _26530_/B1 (AOI21_X1)
     1    1.82    0.01    0.02    0.82 v _26530_/ZN (AOI21_X1)
                                         _03527_ (net)
                  0.01    0.00    0.82 v _26531_/A4 (NOR4_X1)
     1    7.69    0.10    0.14    0.97 ^ _26531_/ZN (NOR4_X1)
                                         _00126_ (net)
                  0.10    0.00    0.97 ^ sa21_sr[6]$_DFF_P_/D (DFF_X1)
                                  0.97   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ sa21_sr[6]$_DFF_P_/CK (DFF_X1)
                         -0.05    0.77   library setup time
                                  0.77   data required time
-----------------------------------------------------------------------------
                                  0.77   data required time
                                 -0.97   data arrival time
-----------------------------------------------------------------------------
                                 -0.19   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.23e-03   1.08e-03   4.44e-05   1.04e-02   2.9%
Combinational          1.67e-01   1.79e-01   5.07e-04   3.47e-01  97.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.76e-01   1.80e-01   5.51e-04   3.57e-01 100.0%
                          49.3%      50.5%       0.2%
