{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../intelight.gen/sources_1/bd/system",
      "name": "system",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1"
    },
    "design_tree": {
      "Action_RAM_0": "",
      "reg_32bit_0": ""
    },
    "ports": {
      "next_state": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "q_new": {
        "direction": "I",
        "left": "31",
        "right": "0"
      }
    },
    "components": {
      "Action_RAM_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "system_blk_mem_gen_0_1",
        "xci_path": "ip\\system_blk_mem_gen_0_1\\system_blk_mem_gen_0_1.xci",
        "inst_hier_path": "Action_RAM_0",
        "parameters": {
          "EN_SAFETY_CKT": {
            "value": "true"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Read_Width_A": {
            "value": "32"
          },
          "Read_Width_B": {
            "value": "32"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          },
          "Write_Width_A": {
            "value": "32"
          },
          "Write_Width_B": {
            "value": "32"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "reg_32bit_0": {
        "vlnv": "xilinx.com:module_ref:reg_32bit:1.0",
        "xci_name": "system_reg_32bit_0_0",
        "xci_path": "ip\\system_reg_32bit_0_0\\system_reg_32bit_0_0.xci",
        "inst_hier_path": "reg_32bit_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "reg_32bit",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "in0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "out0": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "clka_0_1": {
        "ports": [
          "Action_RAM_0/clka",
          "Action_RAM_0/clkb",
          "reg_32bit_0/clk"
        ]
      },
      "dina_0_1": {
        "ports": [
          "q_new",
          "Action_RAM_0/dina"
        ]
      },
      "next_state_1": {
        "ports": [
          "next_state",
          "Action_RAM_0/addrb",
          "reg_32bit_0/in0"
        ]
      },
      "reg_32bit_0_out0": {
        "ports": [
          "reg_32bit_0/out0",
          "Action_RAM_0/addra"
        ]
      }
    }
  }
}