
*** Running vivado
    with args -log EES_335_ccd_top_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source EES_335_ccd_top_0_2.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source EES_335_ccd_top_0_2.tcl -notrace
Command: synth_design -top EES_335_ccd_top_0_2 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11524 
WARNING: [Synth 8-2292] literal value truncated to fit in 23 bits [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ipshared/66ac/sources_1/imports/ov2640/i2c_ccd_config.v:34]
WARNING: [Synth 8-2292] literal value truncated to fit in 14 bits [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ipshared/66ac/sources_1/imports/ov2640/i2c_ccd_config.v:35]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 425.574 ; gain = 114.156
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'EES_335_ccd_top_0_2' [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ip/EES_335_ccd_top_0_2/synth/EES_335_ccd_top_0_2.v:57]
INFO: [Synth 8-638] synthesizing module 'ccd_top' [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ipshared/66ac/sources_1/new/ccd_top.v:23]
INFO: [Synth 8-638] synthesizing module 'ccd' [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ipshared/66ac/sources_1/imports/ov2640/i2c_ccd_config.v:5]
	Parameter CLK_Freq bound to: 23'b11101011110000100000000 
	Parameter I2C_Freq bound to: 14'b00111000100000 
	Parameter LUT_SIZE bound to: 177 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ip/EES_335_ccd_top_0_2/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v:70]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0_clk_wiz' [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ip/EES_335_ccd_top_0_2/sources_1/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [D:/xilinx/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25757]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 50.250000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 41.875000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (1#1) [D:/xilinx/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25757]
INFO: [Synth 8-638] synthesizing module 'BUFG' [D:/xilinx/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (2#1) [D:/xilinx/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0_clk_wiz' (3#1) [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ip/EES_335_ccd_top_0_2/sources_1/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (4#1) [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ip/EES_335_ccd_top_0_2/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v:70]
INFO: [Synth 8-638] synthesizing module 'I2C_Controller' [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ipshared/66ac/sources_1/imports/ov2640/i2c_controller.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ipshared/66ac/sources_1/imports/ov2640/i2c_controller.v:52]
WARNING: [Synth 8-5788] Register SD_reg in module I2C_Controller is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ipshared/66ac/sources_1/imports/ov2640/i2c_controller.v:55]
INFO: [Synth 8-256] done synthesizing module 'I2C_Controller' (5#1) [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ipshared/66ac/sources_1/imports/ov2640/i2c_controller.v:2]
WARNING: [Synth 8-350] instance 'ua' of module 'I2C_Controller' requires 11 connections, but only 8 given [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ipshared/66ac/sources_1/imports/ov2640/i2c_ccd_config.v:94]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ipshared/66ac/sources_1/imports/ov2640/i2c_ccd_config.v:120]
WARNING: [Synth 8-85] always block has no event control specified [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ipshared/66ac/sources_1/imports/ov2640/i2c_ccd_config.v:148]
WARNING: [Synth 8-5788] Register mI2C_DATA_reg in module ccd is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ipshared/66ac/sources_1/imports/ov2640/i2c_ccd_config.v:98]
INFO: [Synth 8-256] done synthesizing module 'ccd' (6#1) [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ipshared/66ac/sources_1/imports/ov2640/i2c_ccd_config.v:5]
INFO: [Synth 8-638] synthesizing module 'ov_2640capture' [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ipshared/66ac/sources_1/new/ov_2640capture.v:22]
INFO: [Synth 8-256] done synthesizing module 'ov_2640capture' (7#1) [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ipshared/66ac/sources_1/new/ov_2640capture.v:22]
INFO: [Synth 8-638] synthesizing module 'vga' [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ipshared/66ac/sources_1/new/vga.v:44]
	Parameter hRez bound to: 640 - type: integer 
	Parameter hStartSync bound to: 656 - type: integer 
	Parameter hEndSync bound to: 752 - type: integer 
	Parameter hMaxCount bound to: 800 - type: integer 
	Parameter vRez bound to: 480 - type: integer 
	Parameter vStartSync bound to: 490 - type: integer 
	Parameter vEndSync bound to: 492 - type: integer 
	Parameter vMaxCount bound to: 525 - type: integer 
	Parameter hsync_active bound to: 0 - type: integer 
	Parameter vsync_active bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga' (8#1) [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ipshared/66ac/sources_1/new/vga.v:44]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ip/EES_335_ccd_top_0_2/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:71]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 76899 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 76899 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 17 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 76899 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 76899 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 17 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 34 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 4 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     30.992944 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ip/EES_335_ccd_top_0_2/sources_1/ip/blk_mem_gen_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ip/EES_335_ccd_top_0_2/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:237]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (19#1) [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ip/EES_335_ccd_top_0_2/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'ccd_top' (20#1) [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ipshared/66ac/sources_1/new/ccd_top.v:23]
INFO: [Synth 8-256] done synthesizing module 'EES_335_ccd_top_0_2' (21#1) [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ip/EES_335_ccd_top_0_2/synth/EES_335_ccd_top_0_2.v:57]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[16]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[511]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[510]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[509]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[508]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[507]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[506]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[505]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[504]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[503]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[502]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[501]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[500]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[499]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[498]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[497]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[496]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[495]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[494]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[493]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[492]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[491]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[490]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[489]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[488]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[487]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[486]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[485]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[484]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[483]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[482]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[481]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[480]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[479]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[478]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[477]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[476]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[475]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[474]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[473]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[472]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[471]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[470]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[469]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[468]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[467]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[466]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[465]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[464]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[463]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[462]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[461]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[460]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[459]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[458]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[457]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[456]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[455]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[454]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[453]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[452]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[451]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[450]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[449]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[448]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[447]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[446]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[445]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[444]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[443]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[442]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[441]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[440]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[439]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[438]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[437]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[436]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[435]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[434]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[433]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:34 ; elapsed = 00:02:39 . Memory (MB): peak = 685.191 ; gain = 373.773
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:34 ; elapsed = 00:02:40 . Memory (MB): peak = 685.191 ; gain = 373.773
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ip/EES_335_ccd_top_0_2/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'inst/ccd_u0/clk_div/inst'
Finished Parsing XDC File [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ip/EES_335_ccd_top_0_2/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'inst/ccd_u0/clk_div/inst'
Parsing XDC File [C:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.runs/EES_335_ccd_top_0_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.runs/EES_335_ccd_top_0_2_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.runs/EES_335_ccd_top_0_2_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/EES_335_ccd_top_0_2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/EES_335_ccd_top_0_2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ip/EES_335_ccd_top_0_2/sources_1/ip/clk_wiz_0_1/clk_wiz_0_late.xdc] for cell 'inst/ccd_u0/clk_div/inst'
Finished Parsing XDC File [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ip/EES_335_ccd_top_0_2/sources_1/ip/clk_wiz_0_1/clk_wiz_0_late.xdc] for cell 'inst/ccd_u0/clk_div/inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 808.523 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:46 ; elapsed = 00:02:52 . Memory (MB): peak = 808.523 ; gain = 497.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:46 ; elapsed = 00:02:52 . Memory (MB): peak = 808.523 ; gain = 497.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/ccd_u0/clk_div/inst. (constraint file  C:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.runs/EES_335_ccd_top_0_2_synth_1/dont_touch.xdc, line 14).
Applied set_property DONT_TOUCH = true for inst/ccd_u0/clk_div. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_u0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:46 ; elapsed = 00:02:52 . Memory (MB): peak = 808.523 ; gain = 497.105
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element SD_COUNTER_reg was removed.  [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ipshared/66ac/sources_1/imports/ov2640/i2c_controller.v:34]
INFO: [Synth 8-5544] ROM "LUT_INDEX" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "LUT_DATA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mI2C_DATA" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element LUT_INDEX_reg was removed.  [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ipshared/66ac/sources_1/imports/ov2640/i2c_ccd_config.v:111]
WARNING: [Synth 8-6014] Unused sequential element delay_cnt_reg was removed.  [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ipshared/66ac/sources_1/new/ov_2640capture.v:55]
WARNING: [Synth 8-6014] Unused sequential element h_cnt_reg was removed.  [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ipshared/66ac/sources_1/new/ov_2640capture.v:99]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ipshared/66ac/sources_1/new/ov_2640capture.v:100]
WARNING: [Synth 8-6014] Unused sequential element addr_reg_reg was removed.  [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ipshared/66ac/sources_1/new/ov_2640capture.v:72]
INFO: [Synth 8-5546] ROM "vCounter" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element address_reg was removed.  [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ipshared/66ac/sources_1/new/vga.v:97]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:47 ; elapsed = 00:02:54 . Memory (MB): peak = 808.523 ; gain = 497.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 83    
	  34 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module I2C_Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  34 Input      1 Bit        Muxes := 8     
Module ccd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 5     
Module ov_2640capture 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element ua/SD_COUNTER_reg was removed.  [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ipshared/66ac/sources_1/imports/ov2640/i2c_controller.v:34]
WARNING: [Synth 8-6014] Unused sequential element LUT_INDEX_reg was removed.  [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ipshared/66ac/sources_1/imports/ov2640/i2c_ccd_config.v:111]
WARNING: [Synth 8-6014] Unused sequential element delay_cnt_reg was removed.  [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ipshared/66ac/sources_1/new/ov_2640capture.v:55]
WARNING: [Synth 8-6014] Unused sequential element h_cnt_reg was removed.  [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ipshared/66ac/sources_1/new/ov_2640capture.v:99]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ipshared/66ac/sources_1/new/ov_2640capture.v:100]
WARNING: [Synth 8-6014] Unused sequential element addr_reg_reg was removed.  [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ipshared/66ac/sources_1/new/ov_2640capture.v:72]
INFO: [Synth 8-5546] ROM "vCounter" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element address_reg was removed.  [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ipshared/66ac/sources_1/new/vga.v:97]
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/mI2C_CLK_DIV_reg[15]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/mI2C_CLK_DIV_reg[14]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/mI2C_CLK_DIV_reg[13]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/mI2C_CLK_DIV_reg[12]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/mI2C_CLK_DIV_reg[11]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/mI2C_CLK_DIV_reg[10]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/mI2C_CLK_DIV_reg[9]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/mI2C_CLK_DIV_reg[8]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/mI2C_CLK_DIV_reg[7]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/mI2C_CLK_DIV_reg[6]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/mI2C_CLK_DIV_reg[5]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/mI2C_CLK_DIV_reg[4]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/mI2C_CLK_DIV_reg[3]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/mI2C_CLK_DIV_reg[2]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/mI2C_CLK_DIV_reg[1]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/mI2C_CLK_DIV_reg[0]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/mI2C_CTRL_CLK_reg) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/mI2C_GO_reg) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/ua/SD_COUNTER_reg[5]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/ua/SD_COUNTER_reg[4]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/ua/SD_COUNTER_reg[3]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/ua/SD_COUNTER_reg[2]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/ua/SD_COUNTER_reg[1]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/ua/SD_COUNTER_reg[0]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/ua/SCLK_reg) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/ua/END_reg) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/ua/ACK2_reg) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/ua/ACK3_reg) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/ua/ACK1_reg) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/LUT_INDEX_reg[0]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/LUT_INDEX_reg[1]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/LUT_INDEX_reg[2]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/LUT_INDEX_reg[3]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/LUT_INDEX_reg[4]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/LUT_INDEX_reg[5]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/LUT_INDEX_reg[6]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/LUT_INDEX_reg[7]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/LUT_INDEX_reg[8]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/LUT_INDEX_reg[9]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/LUT_INDEX_reg[10]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/LUT_INDEX_reg[11]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/LUT_INDEX_reg[12]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/LUT_INDEX_reg[13]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/LUT_INDEX_reg[14]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/LUT_INDEX_reg[15]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/LUT_INDEX_reg_rep[15]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/LUT_INDEX_reg_rep[14]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/LUT_INDEX_reg_rep[13]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/LUT_INDEX_reg_rep[12]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/LUT_INDEX_reg_rep[11]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/LUT_INDEX_reg_rep[10]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/LUT_INDEX_reg_rep[9]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/LUT_INDEX_reg_rep[8]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/LUT_INDEX_reg_rep[7]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/LUT_INDEX_reg_rep[6]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/LUT_INDEX_reg_rep[5]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/LUT_INDEX_reg_rep[4]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/LUT_INDEX_reg_rep[3]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/LUT_INDEX_reg_rep[2]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/LUT_INDEX_reg_rep[1]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/LUT_INDEX_reg_rep[0]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/mI2C_DATA_reg[23]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/mI2C_DATA_reg[22]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/mI2C_DATA_reg[21]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/mI2C_DATA_reg[20]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/mI2C_DATA_reg[19]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/mI2C_DATA_reg[18]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/mI2C_DATA_reg[17]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/mI2C_DATA_reg[16]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/mI2C_DATA_reg[15]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/mI2C_DATA_reg[14]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/mI2C_DATA_reg[13]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/mI2C_DATA_reg[12]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/mI2C_DATA_reg[11]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/mI2C_DATA_reg[10]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/mI2C_DATA_reg[9]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/mI2C_DATA_reg[8]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/mI2C_DATA_reg[7]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/mI2C_DATA_reg[6]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/mI2C_DATA_reg[5]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/mI2C_DATA_reg[4]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/mI2C_DATA_reg[3]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/mI2C_DATA_reg[2]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/mI2C_DATA_reg[1]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/mI2C_DATA_reg[0]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/ua/SD_reg[23]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/ua/SD_reg[22]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/ua/SD_reg[21]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/ua/SD_reg[20]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/ua/SD_reg[19]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/ua/SD_reg[18]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/ua/SD_reg[17]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/ua/SD_reg[16]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/ua/SD_reg[15]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/ua/SD_reg[14]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/ua/SD_reg[13]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/ua/SD_reg[12]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/ua/SD_reg[11]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/ua/SD_reg[10]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Synth 8-3332] Sequential element (inst/ccd_u0/ua/SD_reg[9]) is unused and will be removed from module EES_335_ccd_top_0_2.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:50 ; elapsed = 00:02:56 . Memory (MB): peak = 808.523 ; gain = 497.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|ccd         | LUT_DATA   | 256x16        | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:59 ; elapsed = 00:03:06 . Memory (MB): peak = 820.328 ; gain = 508.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:59 ; elapsed = 00:03:06 . Memory (MB): peak = 820.852 ; gain = 509.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:59 ; elapsed = 00:03:06 . Memory (MB): peak = 843.309 ; gain = 531.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:00 ; elapsed = 00:03:07 . Memory (MB): peak = 843.309 ; gain = 531.891
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:00 ; elapsed = 00:03:07 . Memory (MB): peak = 843.309 ; gain = 531.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:00 ; elapsed = 00:03:07 . Memory (MB): peak = 843.309 ; gain = 531.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:00 ; elapsed = 00:03:07 . Memory (MB): peak = 843.309 ; gain = 531.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:00 ; elapsed = 00:03:07 . Memory (MB): peak = 843.309 ; gain = 531.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:00 ; elapsed = 00:03:07 . Memory (MB): peak = 843.309 ; gain = 531.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY4     |    23|
|3     |LUT1       |     8|
|4     |LUT2       |    10|
|5     |LUT3       |    13|
|6     |LUT4       |    16|
|7     |LUT5       |    52|
|8     |LUT6       |    88|
|9     |MMCME2_ADV |     1|
|10    |MUXF7      |    18|
|11    |RAMB18E1   |     1|
|12    |RAMB18E1_1 |     2|
|13    |RAMB18E1_2 |     1|
|14    |RAMB36E1   |     7|
|15    |RAMB36E1_1 |     7|
|16    |RAMB36E1_2 |     1|
|17    |RAMB36E1_3 |    19|
|18    |FDRE       |   161|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------------------------+------------------------------------------+------+
|      |Instance                                         |Module                                    |Cells |
+------+-------------------------------------------------+------------------------------------------+------+
|1     |top                                              |                                          |   430|
|2     |  inst                                           |ccd_top                                   |   430|
|3     |    ram_u0                                       |blk_mem_gen_0                             |   175|
|4     |      U0                                         |blk_mem_gen_v8_4_1                        |   175|
|5     |        inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth                  |   175|
|6     |          \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                           |   175|
|7     |            \valid.cstr                          |blk_mem_gen_generic_cstr                  |   175|
|8     |              \bindec_a.bindec_inst_a            |bindec                                    |    19|
|9     |              \bindec_b.bindec_inst_b            |bindec_0                                  |    18|
|10    |              \has_mux_b.B                       |blk_mem_gen_mux__parameterized0           |    93|
|11    |              \ramloop[0].ram.r                  |blk_mem_gen_prim_width                    |     2|
|12    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper                  |     2|
|13    |              \ramloop[10].ram.r                 |blk_mem_gen_prim_width__parameterized9    |     1|
|14    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized9  |     1|
|15    |              \ramloop[11].ram.r                 |blk_mem_gen_prim_width__parameterized10   |     2|
|16    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized10 |     2|
|17    |              \ramloop[12].ram.r                 |blk_mem_gen_prim_width__parameterized11   |     1|
|18    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized11 |     1|
|19    |              \ramloop[13].ram.r                 |blk_mem_gen_prim_width__parameterized12   |     1|
|20    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized12 |     1|
|21    |              \ramloop[14].ram.r                 |blk_mem_gen_prim_width__parameterized13   |     1|
|22    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized13 |     1|
|23    |              \ramloop[15].ram.r                 |blk_mem_gen_prim_width__parameterized14   |     1|
|24    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized14 |     1|
|25    |              \ramloop[16].ram.r                 |blk_mem_gen_prim_width__parameterized15   |     1|
|26    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized15 |     1|
|27    |              \ramloop[17].ram.r                 |blk_mem_gen_prim_width__parameterized16   |     1|
|28    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized16 |     1|
|29    |              \ramloop[18].ram.r                 |blk_mem_gen_prim_width__parameterized17   |     1|
|30    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized17 |     1|
|31    |              \ramloop[19].ram.r                 |blk_mem_gen_prim_width__parameterized18   |     2|
|32    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized18 |     2|
|33    |              \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0    |     1|
|34    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0  |     1|
|35    |              \ramloop[20].ram.r                 |blk_mem_gen_prim_width__parameterized19   |     1|
|36    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized19 |     1|
|37    |              \ramloop[21].ram.r                 |blk_mem_gen_prim_width__parameterized20   |     1|
|38    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized20 |     1|
|39    |              \ramloop[22].ram.r                 |blk_mem_gen_prim_width__parameterized21   |     1|
|40    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized21 |     1|
|41    |              \ramloop[23].ram.r                 |blk_mem_gen_prim_width__parameterized22   |     1|
|42    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized22 |     1|
|43    |              \ramloop[24].ram.r                 |blk_mem_gen_prim_width__parameterized23   |     1|
|44    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized23 |     1|
|45    |              \ramloop[25].ram.r                 |blk_mem_gen_prim_width__parameterized24   |     1|
|46    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized24 |     1|
|47    |              \ramloop[26].ram.r                 |blk_mem_gen_prim_width__parameterized25   |     1|
|48    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized25 |     1|
|49    |              \ramloop[27].ram.r                 |blk_mem_gen_prim_width__parameterized26   |     1|
|50    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized26 |     1|
|51    |              \ramloop[28].ram.r                 |blk_mem_gen_prim_width__parameterized27   |     1|
|52    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized27 |     1|
|53    |              \ramloop[29].ram.r                 |blk_mem_gen_prim_width__parameterized28   |     1|
|54    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized28 |     1|
|55    |              \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized1    |     2|
|56    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized1  |     2|
|57    |              \ramloop[30].ram.r                 |blk_mem_gen_prim_width__parameterized29   |     1|
|58    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized29 |     1|
|59    |              \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized2    |     3|
|60    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized2  |     3|
|61    |              \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized3    |     1|
|62    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized3  |     1|
|63    |              \ramloop[5].ram.r                  |blk_mem_gen_prim_width__parameterized4    |     2|
|64    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized4  |     2|
|65    |              \ramloop[6].ram.r                  |blk_mem_gen_prim_width__parameterized5    |     2|
|66    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized5  |     2|
|67    |              \ramloop[7].ram.r                  |blk_mem_gen_prim_width__parameterized6    |     1|
|68    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized6  |     1|
|69    |              \ramloop[8].ram.r                  |blk_mem_gen_prim_width__parameterized7    |     2|
|70    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized7  |     2|
|71    |              \ramloop[9].ram.r                  |blk_mem_gen_prim_width__parameterized8    |     2|
|72    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized8  |     2|
|73    |    capture_u0                                   |ov_2640capture                            |   156|
|74    |    ccd_u0                                       |ccd                                       |     3|
|75    |      clk_div                                    |clk_wiz_0                                 |     3|
|76    |        inst                                     |clk_wiz_0_clk_wiz                         |     3|
|77    |    vga_u0                                       |vga                                       |    96|
+------+-------------------------------------------------+------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:00 ; elapsed = 00:03:07 . Memory (MB): peak = 843.309 ; gain = 531.891
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 171 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:03:00 . Memory (MB): peak = 843.309 ; gain = 408.559
Synthesis Optimization Complete : Time (s): cpu = 00:03:00 ; elapsed = 00:03:07 . Memory (MB): peak = 843.309 ; gain = 531.891
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
166 Infos, 120 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:02 ; elapsed = 00:03:10 . Memory (MB): peak = 843.434 ; gain = 538.281
INFO: [Common 17-1381] The checkpoint 'C:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.runs/EES_335_ccd_top_0_2_synth_1/EES_335_ccd_top_0_2.dcp' has been generated.
