
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003454                       # Number of seconds simulated
sim_ticks                                  3454145064                       # Number of ticks simulated
final_tick                                 3454145064                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 174051                       # Simulator instruction rate (inst/s)
host_op_rate                                   318569                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               15113297                       # Simulator tick rate (ticks/s)
host_mem_usage                               33813652                       # Number of bytes of host memory used
host_seconds                                   228.55                       # Real time elapsed on the host
sim_insts                                    39779356                       # Number of instructions simulated
sim_ops                                      72808946                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.inst          40256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        1832192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst          40128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data        1838848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst          40256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data        1837056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst          40384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data        1833792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7502912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        40256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst        40128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst        40256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst        40384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        161024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      3607616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3607616                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             629                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           28628                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst             627                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data           28732                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst             629                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data           28704                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst             631                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data           28653                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              117233                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         56369                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              56369                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          11654403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         530432847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          11617346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data         532359807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          11654403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data         531841010                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          11691460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data         530896059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2172147336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     11654403                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     11617346                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     11654403                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     11691460                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         46617614                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1044430947                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1044430947                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1044430947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         11654403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        530432847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         11617346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data        532359807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         11654403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data        531841010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         11691460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data        530896059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3216578283                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups                1871710                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          1871710                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect            21218                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             1537011                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                  19057                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect               396                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups        1537011                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits            931883                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses          605128                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted         2065                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                    4310603                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                    2143172                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                         1672                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                         3993                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                    1456817                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                          157                       # TLB misses on write requests
system.cpu0.workload.numSyscalls                   61                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON     3454145064                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                        10372809                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles           1496219                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      10805261                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    1871710                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches            950940                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                      8789236                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                  42806                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                 170                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          505                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles          124                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                  1456712                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                 2574                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          10307663                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.914281                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            3.119652                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 7265544     70.49%     70.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                   83585      0.81%     71.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                   56477      0.55%     71.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   36539      0.35%     72.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  199926      1.94%     74.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  582162      5.65%     79.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  321558      3.12%     82.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  309229      3.00%     85.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1452643     14.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            10307663                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.180444                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.041691                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                  863138                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles              6752449                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                  2160564                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles               510109                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                 21403                       # Number of cycles decode is squashing
system.cpu0.decode.DecodedInsts              19379903                       # Number of instructions handled by decode
system.cpu0.rename.SquashCycles                 21403                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                 1159221                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                2181469                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          5671                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                  2371712                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles              4568187                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              19248037                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                  965                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                 32020                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                  9161                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents               4302780                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           22183152                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             48826830                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        29847519                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups             1270                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             20866131                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                 1316926                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                96                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            93                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                  3719102                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads             4336783                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2198369                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads           754520                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          234968                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  19117359                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                370                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 18917386                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             1199                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined         993170                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined       911216                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved           237                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     10307663                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.835274                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       2.459527                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            5549396     53.84%     53.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1             746407      7.24%     61.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             563406      5.47%     66.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             958910      9.30%     75.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             664529      6.45%     82.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             603867      5.86%     88.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             373804      3.63%     91.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             531590      5.16%     96.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             315754      3.06%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       10307663                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  29664     22.09%     22.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     22.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     22.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   11      0.01%     22.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     22.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     22.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     22.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     22.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     22.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     22.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     22.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     22.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     22.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     22.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     22.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     22.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     22.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     22.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     22.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     22.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     22.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     22.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     22.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     22.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     22.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     22.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     22.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     22.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     22.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     22.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                100585     74.91%     97.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 3965      2.95%     99.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                2      0.00%     99.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              40      0.03%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass            50299      0.27%      0.27% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             12397806     65.54%     65.80% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                  78      0.00%     65.80% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                   52      0.00%     65.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                390      0.00%     65.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     65.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     65.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     65.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     65.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     65.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     65.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     65.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     65.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     65.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     65.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     65.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     65.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     65.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     65.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     65.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     65.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     65.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     65.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.81% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             4320905     22.84%     88.65% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2147519     11.35%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             76      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           261      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              18917386                       # Type of FU issued
system.cpu0.iq.rate                          1.823748                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                     134267                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.007098                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads          48276198                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         20109858                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     18823346                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads               1696                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes              1174                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses          697                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              19000538                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                    816                       # Number of floating point alu accesses
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iew.lsq.thread0.forwLoads         2395299                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads       210166                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses         3496                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation          138                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores       119915                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked        28978                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                 21403                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                 123308                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles              2025902                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           19117729                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              183                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts              4336783                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             2198369                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               180                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                   107                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents              2018082                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents           138                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect         16242                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect         6612                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts               22854                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             18875162                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts              4310593                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts            42217                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_refs                     6453758                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 1775698                       # Number of branches executed
system.cpu0.iew.exec_stores                   2143165                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.819677                       # Inst execution rate
system.cpu0.iew.wb_sent                      18839142                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     18824043                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 14101684                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 21137405                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      1.814749                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.667144                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts         993253                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            133                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts            21274                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     10172298                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.781750                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.780414                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      5785504     56.88%     56.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      1371946     13.49%     70.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        86066      0.85%     71.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1098198     10.80%     82.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4        90548      0.89%     82.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       166354      1.64%     84.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       236500      2.32%     86.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        24597      0.24%     87.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1312585     12.90%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     10172298                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts             9902948                       # Number of instructions committed
system.cpu0.commit.committedOps              18124493                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                       6205048                       # Number of memory references committed
system.cpu0.commit.loads                      4126602                       # Number of loads committed
system.cpu0.commit.membars                         48                       # Number of memory barriers committed
system.cpu0.commit.branches                   1720505                       # Number of branches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.commit.fp_insts                       620                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 18075374                       # Number of committed integer instructions.
system.cpu0.commit.function_calls               17253                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass        48710      0.27%      0.27% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        11870261     65.49%     65.76% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult             70      0.00%     65.76% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv              42      0.00%     65.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd           362      0.00%     65.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     65.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     65.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     65.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     65.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     65.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     65.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     65.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     65.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     65.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     65.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     65.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     65.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     65.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     65.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     65.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     65.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     65.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     65.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     65.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     65.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     65.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     65.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     65.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     65.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     65.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.76% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        4126536     22.77%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2078286     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          160      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         18124493                       # Class of committed instruction
system.cpu0.commit.bw_lim_events              1312585                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                    27977459                       # The number of ROB reads
system.cpu0.rob.rob_writes                   38371427                       # The number of ROB writes
system.cpu0.timesIdled                            377                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          65146                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                    9902948                       # Number of Instructions Simulated
system.cpu0.committedOps                     18124493                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.047447                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.047447                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.954703                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.954703                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                29154083                       # number of integer regfile reads
system.cpu0.int_regfile_writes               14901544                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1043                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     414                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                  8615250                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                 6807880                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                9951567                       # number of misc regfile reads
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements            28378                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          386.977308                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3914755                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            28890                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           135.505538                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           200133                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   386.977308                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.755815                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.755815                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          331                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           48                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          112                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         31796066                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        31796066                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data      1855915                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1855915                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      2058832                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2058832                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::cpu0.data      3914747                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3914747                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      3914747                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3914747                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        36549                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        36549                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        19601                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        19601                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::cpu0.data        56150                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         56150                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        56150                       # number of overall misses
system.cpu0.dcache.overall_misses::total        56150                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   2069121474                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2069121474                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   1633517767                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1633517767                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   3702639241                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   3702639241                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   3702639241                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   3702639241                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      1892464                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1892464                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      2078433                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2078433                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      3970897                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3970897                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      3970897                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3970897                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.019313                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.019313                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.009431                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.009431                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.014140                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.014140                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.014140                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.014140                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 56612.259542                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56612.259542                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 83338.491250                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 83338.491250                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 65941.927711                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 65941.927711                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 65941.927711                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 65941.927711                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       436719                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             6881                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    63.467374                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks        19348                       # number of writebacks
system.cpu0.dcache.writebacks::total            19348                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        27250                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        27250                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data            2                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        27252                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        27252                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        27252                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        27252                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         9299                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9299                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        19599                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        19599                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        28898                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        28898                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        28898                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        28898                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data    683802846                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    683802846                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data   1620362269                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1620362269                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   2304165115                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2304165115                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   2304165115                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2304165115                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.004914                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004914                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.009430                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.009430                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.007277                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.007277                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.007277                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.007277                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 73535.094741                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 73535.094741                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 82675.762488                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 82675.762488                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 79734.414665                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 79734.414665                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 79734.414665                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 79734.414665                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements              151                       # number of replacements
system.cpu0.icache.tags.tagsinuse          449.339459                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1455904                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              641                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          2271.301092                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle           117216                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   449.339459                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.877616                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.877616                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          490                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          485                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         11654329                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        11654329                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst      1455904                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1455904                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      1455904                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1455904                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      1455904                       # number of overall hits
system.cpu0.icache.overall_hits::total        1455904                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          807                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          807                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          807                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           807                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          807                       # number of overall misses
system.cpu0.icache.overall_misses::total          807                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     61699904                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     61699904                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     61699904                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     61699904                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     61699904                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     61699904                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      1456711                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1456711                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      1456711                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1456711                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      1456711                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1456711                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.000554                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000554                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.000554                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000554                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.000554                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000554                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 76455.890954                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 76455.890954                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 76455.890954                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 76455.890954                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 76455.890954                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 76455.890954                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2017                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs   168.083333                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks          151                       # number of writebacks
system.cpu0.icache.writebacks::total              151                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          166                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          166                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          166                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          166                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          166                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          166                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          641                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          641                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          641                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          641                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          641                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          641                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     50329286                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     50329286                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     50329286                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     50329286                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     50329286                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     50329286                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.000440                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000440                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.000440                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000440                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.000440                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000440                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 78516.826833                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 78516.826833                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 78516.826833                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 78516.826833                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 78516.826833                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 78516.826833                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.replacements           25463                       # number of replacements
system.cpu0.l2cache.tags.tagsinuse        2726.066909                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs             28503                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs           29559                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            0.964275                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle          114000                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::writebacks    15.248471                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.inst   192.013561                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.data  2518.804877                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::writebacks     0.003723                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.inst     0.046878                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.data     0.614943                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.665544                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          345                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         3709                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses          261811                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses         261811                       # Number of data accesses
system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.WritebackDirty_hits::writebacks        19348                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total        19348                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackClean_hits::writebacks          150                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total          150                       # number of WritebackClean hits
system.cpu0.l2cache.UpgradeReq_hits::cpu0.data            8                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total            8                       # number of UpgradeReq hits
system.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst           10                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_hits::total           10                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadSharedReq_hits::cpu0.data           32                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total           32                       # number of ReadSharedReq hits
system.cpu0.l2cache.demand_hits::cpu0.inst           10                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::cpu0.data           32                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total             42                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::cpu0.inst           10                       # number of overall hits
system.cpu0.l2cache.overall_hits::cpu0.data           32                       # number of overall hits
system.cpu0.l2cache.overall_hits::total            42                       # number of overall hits
system.cpu0.l2cache.ReadExReq_misses::cpu0.data        19591                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total        19591                       # number of ReadExReq misses
system.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst          631                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::total          631                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadSharedReq_misses::cpu0.data         9267                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total         9267                       # number of ReadSharedReq misses
system.cpu0.l2cache.demand_misses::cpu0.inst          631                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::cpu0.data        28858                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total        29489                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::cpu0.inst          631                       # number of overall misses
system.cpu0.l2cache.overall_misses::cpu0.data        28858                       # number of overall misses
system.cpu0.l2cache.overall_misses::total        29489                       # number of overall misses
system.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data   1595624778                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total   1595624778                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::cpu0.inst     49653297                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::total     49653297                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::cpu0.data    674216775                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total    674216775                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.inst     49653297                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.data   2269841553                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total   2319494850                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.inst     49653297                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.data   2269841553                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total   2319494850                       # number of overall miss cycles
system.cpu0.l2cache.WritebackDirty_accesses::writebacks        19348                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total        19348                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::writebacks          150                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total          150                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::cpu0.data            8                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total            8                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::cpu0.data        19591                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        19591                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst          641                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::total          641                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data         9299                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total         9299                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.demand_accesses::cpu0.inst          641                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::cpu0.data        28890                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total        29531                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.inst          641                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.data        28890                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total        29531                       # number of overall (read+write) accesses
system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst     0.984399                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.984399                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data     0.996559                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.996559                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.inst     0.984399                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.data     0.998892                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.998578                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.inst     0.984399                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.data     0.998892                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.998578                       # miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 81446.826502                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 81446.826502                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::cpu0.inst 78689.852615                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 78689.852615                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::cpu0.data 72754.588864                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 72754.588864                       # average ReadSharedReq miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 78689.852615                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 78655.539296                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 78656.273526                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 78689.852615                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 78655.539296                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 78656.273526                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::writebacks        17514                       # number of writebacks
system.cpu0.l2cache.writebacks::total           17514                       # number of writebacks
system.cpu0.l2cache.CleanEvict_mshr_misses::writebacks            1                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data        19591                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total        19591                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::cpu0.inst          631                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::total          631                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::cpu0.data         9267                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total         9267                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.inst          631                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.data        28858                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total        29489                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.inst          631                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.data        28858                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total        29489                       # number of overall MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data   1540185101                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   1540185101                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::cpu0.inst     47870756                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total     47870756                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::cpu0.data    647990168                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total    647990168                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst     47870756                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data   2188175269                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total   2236046025                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst     47870756                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data   2188175269                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total   2236046025                       # number of overall MSHR miss cycles
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.984399                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.984399                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::cpu0.data     0.996559                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.996559                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst     0.984399                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data     0.998892                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.998578                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst     0.984399                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data     0.998892                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.998578                       # mshr miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 78616.972130                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 78616.972130                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 75864.906498                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 75864.906498                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 69924.481278                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 69924.481278                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 75864.906498                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 75825.603611                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 75826.444606                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 75864.906498                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 75825.603611                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 75826.444606                       # average overall mshr miss latency
system.cpu0.toL2Bus.snoop_filter.tot_requests        58068                       # Total number of requests made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_requests        28537                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.tot_snoops          745                       # Total number of snoops made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_snoops          745                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu0.toL2Bus.trans_dist::ReadResp         9940                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackDirty        36862                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackClean          151                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::CleanEvict        17563                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeReq            8                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeResp            8                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExReq        19591                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExResp        19591                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadCleanReq          641                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadSharedReq         9299                       # Transaction distribution
system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side         1433                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side        86174                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count::total            87607                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side        50688                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side      3087232                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size::total           3137920                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.snoops                      26047                       # Total snoops (count)
system.cpu0.toL2Bus.snoopTraffic              1120896                       # Total snoop traffic (bytes)
system.cpu0.toL2Bus.snoop_fanout::samples        55586                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::mean       0.013493                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::stdev      0.115372                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::0             54836     98.65%     98.65% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::1               750      1.35%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::total         55586                       # Request fanout histogram
system.cpu0.toL2Bus.reqLayer0.occupancy      32322978                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.reqLayer0.utilization          0.9                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer0.occupancy       640359                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer1.occupancy     28863774                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer1.utilization          0.8                       # Layer utilization (%)
system.cpu1.branchPred.lookups                1881218                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          1881218                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect            20794                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             1585712                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                  19020                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect               286                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups        1585712                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits            940717                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses          644995                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted         1580                       # Number of mispredicted indirect branches.
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                    4335796                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                    2154562                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                         1584                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                         3975                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                    1465582                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                          174                       # TLB misses on write requests
system.cpu1.workload.numSyscalls                   61                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON     3454145064                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                        10372809                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           1503860                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      10855122                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    1881218                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches            959737                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                      8780374                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                  42000                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                 145                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          605                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles          101                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                  1465459                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                 2442                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          10306091                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.923461                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.123859                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 7249439     70.34%     70.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                   83784      0.81%     71.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                   56714      0.55%     71.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   36272      0.35%     72.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  201081      1.95%     74.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  586154      5.69%     79.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  323912      3.14%     82.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  311115      3.02%     85.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1457620     14.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            10306091                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.181361                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.046498                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                  869597                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              6730385                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                  2173873                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               511236                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                 21000                       # Number of cycles decode is squashing
system.cpu1.decode.DecodedInsts              19474317                       # Number of instructions handled by decode
system.cpu1.rename.SquashCycles                 21000                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 1166223                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                2156314                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          5679                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  2385570                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              4571305                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              19344517                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                 1439                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                 34517                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                  8582                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents               4305573                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           22297395                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             49071609                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        29991803                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups             1228                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps             20977606                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                 1319740                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                99                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            98                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  3729240                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             4358510                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2208422                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads           760333                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          236687                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  19218909                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                357                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 19026217                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              977                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined         997160                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined       884812                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved           224                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     10306091                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.846114                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       2.462589                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            5523516     53.59%     53.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1             746658      7.24%     60.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             566762      5.50%     66.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             962044      9.33%     75.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             670750      6.51%     82.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             607742      5.90%     88.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             378177      3.67%     91.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             534405      5.19%     96.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             316037      3.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       10306091                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  30338     22.28%     22.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     22.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     22.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   10      0.01%     22.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     22.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     22.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     22.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     22.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     22.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     22.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     22.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     22.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     22.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     22.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     22.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     22.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     22.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     22.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     22.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     22.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     22.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     22.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     22.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     22.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     22.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     22.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     22.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     22.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     22.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     22.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                101828     74.77%     97.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 3994      2.93%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                2      0.00%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite              25      0.02%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass            50959      0.27%      0.27% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             12470294     65.54%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  75      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   44      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                388      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             4345252     22.84%     88.65% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2158909     11.35%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead             78      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite           218      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              19026217                       # Type of FU issued
system.cpu1.iq.rate                          1.834240                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                     136197                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007158                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          48494154                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         20215516                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     18932598                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads               1543                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes              1044                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses          686                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              19110698                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                    757                       # Number of floating point alu accesses
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iew.lsq.thread0.forwLoads         2410031                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads       210250                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses         3878                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          135                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       118906                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked        30749                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                 21000                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                 121838                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles              1997016                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           19219266                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts              161                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              4358510                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             2208422                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts               178                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                    94                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents              1989220                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           135                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect         16368                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect         5608                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts               21976                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             18985708                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              4335786                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts            40507                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_refs                     6490343                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 1787368                       # Number of branches executed
system.cpu1.iew.exec_stores                   2154557                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.830334                       # Inst execution rate
system.cpu1.iew.wb_sent                      18947721                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     18933284                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 14185313                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 21263444                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      1.825280                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.667122                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts         997281                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls            133                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts            20869                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     10171248                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.791528                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.785979                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      5763793     56.67%     56.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      1378220     13.55%     70.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        86368      0.85%     71.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1101670     10.83%     81.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        91040      0.90%     82.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       166953      1.64%     84.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       236914      2.33%     86.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        24622      0.24%     87.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1321668     12.99%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     10171248                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             9954750                       # Number of instructions committed
system.cpu1.commit.committedOps              18222073                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       6237766                       # Number of memory references committed
system.cpu1.commit.loads                      4148252                       # Number of loads committed
system.cpu1.commit.membars                         48                       # Number of memory barriers committed
system.cpu1.commit.branches                   1730224                       # Number of branches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.commit.fp_insts                       620                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 18172175                       # Number of committed integer instructions.
system.cpu1.commit.function_calls               17411                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass        49488      0.27%      0.27% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11934344     65.49%     65.77% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             71      0.00%     65.77% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              42      0.00%     65.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd           362      0.00%     65.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     65.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     65.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     65.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     65.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     65.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     65.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     65.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     65.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     65.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     65.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     65.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     65.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     65.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     65.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     65.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     65.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     65.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     65.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     65.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     65.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     65.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     65.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     65.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     65.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     65.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.77% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        4148186     22.76%     88.53% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2089354     11.47%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead           66      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite          160      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         18222073                       # Class of committed instruction
system.cpu1.commit.bw_lim_events              1321668                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    28068934                       # The number of ROB reads
system.cpu1.rob.rob_writes                   38573998                       # The number of ROB writes
system.cpu1.timesIdled                            366                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                          66718                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.committedInsts                    9954750                       # Number of Instructions Simulated
system.cpu1.committedOps                     18222073                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.041996                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.041996                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.959697                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.959697                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                29322107                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14987040                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                     1030                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                     412                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                  8672683                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                 6848081                       # number of cc regfile writes
system.cpu1.misc_regfile_reads               10009770                       # number of misc regfile reads
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements            28470                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          387.667427                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3934031                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            28982                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           135.740494                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           195138                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   387.667427                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.757163                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.757163                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          300                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          112                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         31954942                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        31954942                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data      1864155                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1864155                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      2069866                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2069866                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::cpu1.data      3934021                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3934021                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      3934021                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3934021                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        37099                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        37099                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        19625                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        19625                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::cpu1.data        56724                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         56724                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        56724                       # number of overall misses
system.cpu1.dcache.overall_misses::total        56724                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   2025951687                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2025951687                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   1626645646                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1626645646                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   3652597333                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3652597333                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   3652597333                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3652597333                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      1901254                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1901254                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      2089491                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2089491                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      3990745                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3990745                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      3990745                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3990745                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.019513                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.019513                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.009392                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.009392                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.014214                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.014214                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.014214                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.014214                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 54609.334133                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 54609.334133                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 82886.402344                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 82886.402344                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 64392.449986                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 64392.449986                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 64392.449986                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 64392.449986                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       434084                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             6896                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    62.947216                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks        19395                       # number of writebacks
system.cpu1.dcache.writebacks::total            19395                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        27734                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        27734                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data        27734                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        27734                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data        27734                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        27734                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         9365                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         9365                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        19625                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        19625                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        28990                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        28990                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        28990                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        28990                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    678381606                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    678381606                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   1613575396                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1613575396                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   2291957002                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2291957002                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   2291957002                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2291957002                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.004926                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004926                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.009392                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.009392                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.007264                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.007264                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.007264                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.007264                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 72437.971810                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 72437.971810                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 82220.402344                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 82220.402344                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 79060.262228                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 79060.262228                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 79060.262228                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 79060.262228                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements              149                       # number of replacements
system.cpu1.icache.tags.tagsinuse          450.211559                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1464655                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              638                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2295.697492                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle           112221                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   450.211559                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.879319                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.879319                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          487                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         11724302                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        11724302                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst      1464655                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1464655                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      1464655                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1464655                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      1464655                       # number of overall hits
system.cpu1.icache.overall_hits::total        1464655                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst          803                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          803                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst          803                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           803                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst          803                       # number of overall misses
system.cpu1.icache.overall_misses::total          803                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     58969305                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     58969305                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     58969305                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     58969305                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     58969305                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     58969305                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      1465458                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1465458                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      1465458                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1465458                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      1465458                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1465458                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000548                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000548                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000548                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000548                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000548                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000548                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 73436.245330                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 73436.245330                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 73436.245330                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 73436.245330                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 73436.245330                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 73436.245330                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          510                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    63.750000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks          149                       # number of writebacks
system.cpu1.icache.writebacks::total              149                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          165                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          165                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          165                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          165                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          165                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          165                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst          638                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          638                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst          638                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          638                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst          638                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          638                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     48976974                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     48976974                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     48976974                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     48976974                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     48976974                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     48976974                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000435                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000435                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000435                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000435                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000435                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000435                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 76766.416928                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 76766.416928                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 76766.416928                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 76766.416928                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 76766.416928                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 76766.416928                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.replacements           25557                       # number of replacements
system.cpu1.l2cache.tags.tagsinuse        2737.279007                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs             28587                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs           29653                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            0.964051                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle          109000                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::writebacks    13.488218                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.inst   193.496293                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.data  2530.294496                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::writebacks     0.003293                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.inst     0.047240                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.data     0.617748                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.668281                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          341                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         3654                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses          262621                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses         262621                       # Number of data accesses
system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.WritebackDirty_hits::writebacks        19395                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total        19395                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackClean_hits::writebacks          148                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total          148                       # number of WritebackClean hits
system.cpu1.l2cache.UpgradeReq_hits::cpu1.data            8                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total            8                       # number of UpgradeReq hits
system.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst            9                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadCleanReq_hits::total            9                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadSharedReq_hits::cpu1.data           24                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total           24                       # number of ReadSharedReq hits
system.cpu1.l2cache.demand_hits::cpu1.inst            9                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::cpu1.data           24                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total             33                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::cpu1.inst            9                       # number of overall hits
system.cpu1.l2cache.overall_hits::cpu1.data           24                       # number of overall hits
system.cpu1.l2cache.overall_hits::total            33                       # number of overall hits
system.cpu1.l2cache.ReadExReq_misses::cpu1.data        19617                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total        19617                       # number of ReadExReq misses
system.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst          629                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::total          629                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadSharedReq_misses::cpu1.data         9341                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total         9341                       # number of ReadSharedReq misses
system.cpu1.l2cache.demand_misses::cpu1.inst          629                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::cpu1.data        28958                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total        29587                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::cpu1.inst          629                       # number of overall misses
system.cpu1.l2cache.overall_misses::cpu1.data        28958                       # number of overall misses
system.cpu1.l2cache.overall_misses::total        29587                       # number of overall misses
system.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data   1588807602                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   1588807602                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::cpu1.inst     48305979                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::total     48305979                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::cpu1.data    668725938                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total    668725938                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.inst     48305979                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.data   2257533540                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total   2305839519                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.inst     48305979                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.data   2257533540                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total   2305839519                       # number of overall miss cycles
system.cpu1.l2cache.WritebackDirty_accesses::writebacks        19395                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total        19395                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::writebacks          148                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total          148                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::cpu1.data            8                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total            8                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::cpu1.data        19617                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total        19617                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst          638                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::total          638                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data         9365                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total         9365                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.demand_accesses::cpu1.inst          638                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::cpu1.data        28982                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total        29620                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.inst          638                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.data        28982                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total        29620                       # number of overall (read+write) accesses
system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst     0.985893                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.985893                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data     0.997437                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.997437                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.inst     0.985893                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.data     0.999172                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.998886                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.inst     0.985893                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.data     0.999172                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.998886                       # miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 80991.364735                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 80991.364735                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::cpu1.inst 76798.058824                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 76798.058824                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::cpu1.data 71590.401242                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 71590.401242                       # average ReadSharedReq miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 76798.058824                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 77958.890117                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 77934.211613                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 76798.058824                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 77958.890117                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 77934.211613                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::writebacks        17535                       # number of writebacks
system.cpu1.l2cache.writebacks::total           17535                       # number of writebacks
system.cpu1.l2cache.CleanEvict_mshr_misses::writebacks            2                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.CleanEvict_mshr_misses::total            2                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data        19617                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total        19617                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::cpu1.inst          629                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::total          629                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::cpu1.data         9341                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total         9341                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.inst          629                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.data        28958                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total        29587                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.inst          629                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.data        28958                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total        29587                       # number of overall MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data   1533282696                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   1533282696                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::cpu1.inst     46526509                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total     46526509                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::cpu1.data    642298681                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total    642298681                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst     46526509                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data   2175581377                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total   2222107886                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst     46526509                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data   2175581377                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total   2222107886                       # number of overall MSHR miss cycles
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.985893                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.985893                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::cpu1.data     0.997437                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.997437                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst     0.985893                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data     0.999172                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.998886                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst     0.985893                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data     0.999172                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.998886                       # mshr miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 78160.916348                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 78160.916348                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 73969.012719                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 73969.012719                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 68761.233380                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 68761.233380                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 73969.012719                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 75128.854790                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 75104.197316                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 73969.012719                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 75128.854790                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 75104.197316                       # average overall mshr miss latency
system.cpu1.toL2Bus.snoop_filter.tot_requests        58247                       # Total number of requests made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_requests        28627                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.tot_snoops          748                       # Total number of snoops made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_snoops          748                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu1.toL2Bus.trans_dist::ReadResp        10003                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackDirty        36930                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackClean          149                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::CleanEvict        17654                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeReq            8                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeResp            8                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExReq        19617                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExResp        19617                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadCleanReq          638                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadSharedReq         9365                       # Transaction distribution
system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side         1425                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side        86450                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count::total            87875                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side        50368                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side      3096128                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size::total           3146496                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.snoops                      26114                       # Total snoops (count)
system.cpu1.toL2Bus.snoopTraffic              1122240                       # Total snoop traffic (bytes)
system.cpu1.toL2Bus.snoop_fanout::samples        55742                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::mean       0.013509                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::stdev      0.115440                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::0             54989     98.65%     98.65% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::1               753      1.35%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::total         55742                       # Request fanout histogram
system.cpu1.toL2Bus.reqLayer0.occupancy      32412555                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.reqLayer0.utilization          0.9                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer0.occupancy       637362                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer1.occupancy     28955682                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer1.utilization          0.8                       # Layer utilization (%)
system.cpu2.branchPred.lookups                1885786                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          1885786                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect            20079                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             1586692                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                  18863                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect               207                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups        1586692                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits            944656                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses          642036                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted         1194                       # Number of mispredicted indirect branches.
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                    4352471                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                    2163526                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                         1538                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                         3966                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                    1469831                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                          166                       # TLB misses on write requests
system.cpu2.workload.numSyscalls                   61                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON     3454145064                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                        10372809                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles           1509482                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      10885425                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                    1885786                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches            963519                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                      8775934                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                  40544                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                 297                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          536                       # Number of stall cycles due to pending traps
system.cpu2.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.IcacheWaitRetryStallCycles           45                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                  1469719                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                 2154                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          10306572                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.928568                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.126130                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                 7241193     70.26%     70.26% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                   84192      0.82%     71.07% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                   56772      0.55%     71.63% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                   36391      0.35%     71.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  201163      1.95%     73.93% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  588723      5.71%     79.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  325459      3.16%     82.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  312439      3.03%     85.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                 1460240     14.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            10306572                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.181801                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.049419                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                  870465                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles              6723515                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                  2177715                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles               514605                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                 20272                       # Number of cycles decode is squashing
system.cpu2.decode.DecodedInsts              19529863                       # Number of instructions handled by decode
system.cpu2.rename.SquashCycles                 20272                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 1168953                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                2187680                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          6203                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                  2390962                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles              4532502                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              19402975                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                 1624                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                 35652                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                  8754                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents               4264467                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands           22366934                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups             49221173                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        30085527                       # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups             1108                       # Number of floating rename lookups
system.cpu2.rename.CommittedMaps             21072159                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                 1294673                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                90                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            87                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  3757247                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             4373619                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2216436                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads           761400                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          237479                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  19283707                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                337                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 19097309                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued              553                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined         979942                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined       856415                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved           204                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     10306572                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.852925                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       2.463850                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            5503881     53.40%     53.40% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1             750138      7.28%     60.68% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             569248      5.52%     66.20% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             968315      9.40%     75.60% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             673441      6.53%     82.13% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             608959      5.91%     88.04% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             379490      3.68%     91.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             536569      5.21%     96.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             316531      3.07%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       10306572                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  29939     22.02%     22.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     22.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     22.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                   10      0.01%     22.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     22.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     22.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     22.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     22.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     22.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     22.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     22.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     22.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     22.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     22.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     22.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     22.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     22.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     22.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     22.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     22.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     22.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     22.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     22.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     22.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     22.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     22.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     22.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     22.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     22.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     22.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                102034     75.04%     97.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 3962      2.91%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                2      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite              17      0.01%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass            50964      0.27%      0.27% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             12516372     65.54%     65.81% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  77      0.00%     65.81% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   59      0.00%     65.81% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                390      0.00%     65.81% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     65.81% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     65.81% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     65.81% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     65.81% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     65.81% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     65.81% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     65.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     65.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     65.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     65.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     65.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     65.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     65.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     65.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     65.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     65.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     65.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     65.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.81% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             4361306     22.84%     88.65% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            2167869     11.35%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead             78      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite           194      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              19097309                       # Type of FU issued
system.cpu2.iq.rate                          1.841093                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                     135964                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.007120                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads          48636251                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         20263258                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     19006469                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads               1452                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes               860                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses          675                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              19181582                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                    727                       # Number of floating point alu accesses
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iew.lsq.thread0.forwLoads         2422437                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads       206799                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses         3877                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation          136                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       117701                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked        30589                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                 20272                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                 120652                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles              2026372                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           19284044                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts              191                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              4373619                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             2216436                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts               166                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                   123                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents              2018533                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents           136                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect         16054                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect         4889                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts               20943                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             19058418                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              4352464                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts            38887                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_refs                     6515983                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                 1794343                       # Number of branches executed
system.cpu2.iew.exec_stores                   2163519                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.837344                       # Inst execution rate
system.cpu2.iew.wb_sent                      19021119                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     19007144                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                 14239406                       # num instructions producing a value
system.cpu2.iew.wb_consumers                 21344617                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      1.832401                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.667119                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts         980027                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls            133                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts            20143                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     10174494                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.799012                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.789557                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      5747691     56.49%     56.49% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      1384112     13.60%     70.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2        86667      0.85%     70.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1106999     10.88%     81.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4        90873      0.89%     82.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       167485      1.65%     84.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       237860      2.34%     86.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        24944      0.25%     86.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1327863     13.05%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     10174494                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts            10000000                       # Number of instructions committed
system.cpu2.commit.committedOps              18304032                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       6265543                       # Number of memory references committed
system.cpu2.commit.loads                      4166811                       # Number of loads committed
system.cpu2.commit.membars                         48                       # Number of memory barriers committed
system.cpu2.commit.branches                   1738087                       # Number of branches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.commit.fp_insts                       620                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 18254016                       # Number of committed integer instructions.
system.cpu2.commit.function_calls               17529                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass        49606      0.27%      0.27% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        11988408     65.50%     65.77% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             71      0.00%     65.77% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              42      0.00%     65.77% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd           362      0.00%     65.77% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     65.77% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     65.77% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     65.77% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     65.77% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     65.77% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     65.77% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     65.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     65.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     65.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     65.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     65.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     65.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     65.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     65.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     65.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     65.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     65.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     65.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     65.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     65.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     65.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     65.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     65.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     65.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     65.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.77% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        4166745     22.76%     88.53% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2098572     11.47%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead           66      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite          160      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         18304032                       # Class of committed instruction
system.cpu2.commit.bw_lim_events              1327863                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                    28130690                       # The number of ROB reads
system.cpu2.rob.rob_writes                   38700540                       # The number of ROB writes
system.cpu2.timesIdled                            374                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                          66237                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.committedInsts                   10000000                       # Number of Instructions Simulated
system.cpu2.committedOps                     18304032                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.037281                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.037281                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.964059                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.964059                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                29438560                       # number of integer regfile reads
system.cpu2.int_regfile_writes               15044579                       # number of integer regfile writes
system.cpu2.fp_regfile_reads                     1019                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                     412                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                  8707466                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                 6876085                       # number of cc regfile writes
system.cpu2.misc_regfile_reads               10048602                       # number of misc regfile reads
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements            28474                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          388.680479                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            3947851                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            28986                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           136.198544                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle           140193                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   388.680479                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.759142                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.759142                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          376                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          112                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         32064474                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        32064474                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data      1868751                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1868751                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      2079092                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2079092                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::cpu2.data      3947843                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         3947843                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      3947843                       # number of overall hits
system.cpu2.dcache.overall_hits::total        3947843                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        36953                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        36953                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        19640                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        19640                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::cpu2.data        56593                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         56593                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data        56593                       # number of overall misses
system.cpu2.dcache.overall_misses::total        56593                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data   1999410255                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1999410255                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data   1623796498                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1623796498                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data   3623206753                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3623206753                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data   3623206753                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3623206753                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      1905704                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1905704                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      2098732                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2098732                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      4004436                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      4004436                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      4004436                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      4004436                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.019391                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.019391                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.009358                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.009358                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.014133                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.014133                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.014133                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.014133                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 54106.845317                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 54106.845317                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 82678.029430                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 82678.029430                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 64022.171523                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 64022.171523                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 64022.171523                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 64022.171523                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       422594                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             6874                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    61.477160                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks        19402                       # number of writebacks
system.cpu2.dcache.writebacks::total            19402                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data        27598                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        27598                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data        27599                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        27599                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data        27599                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        27599                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data         9355                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         9355                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data        19639                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        19639                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data        28994                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        28994                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data        28994                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        28994                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data    664397937                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    664397937                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data   1610636338                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1610636338                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   2275034275                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2275034275                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   2275034275                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2275034275                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.004909                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004909                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.009358                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.009358                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.007240                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.007240                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.007240                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.007240                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 71020.623944                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 71020.623944                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 82012.135954                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 82012.135954                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 78465.692040                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 78465.692040                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 78465.692040                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 78465.692040                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements              149                       # number of replacements
system.cpu2.icache.tags.tagsinuse          451.533683                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            1468917                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              639                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2298.774648                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle            71262                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   451.533683                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.881902                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.881902                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          490                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          490                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         11758375                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        11758375                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst      1468917                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1468917                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      1468917                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1468917                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      1468917                       # number of overall hits
system.cpu2.icache.overall_hits::total        1468917                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst          800                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          800                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst          800                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           800                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst          800                       # number of overall misses
system.cpu2.icache.overall_misses::total          800                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst     59813127                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     59813127                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst     59813127                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     59813127                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst     59813127                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     59813127                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      1469717                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1469717                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      1469717                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1469717                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      1469717                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1469717                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000544                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000544                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000544                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000544                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000544                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000544                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 74766.408750                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 74766.408750                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 74766.408750                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 74766.408750                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 74766.408750                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 74766.408750                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1179                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    78.600000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks          149                       # number of writebacks
system.cpu2.icache.writebacks::total              149                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst          161                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          161                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst          161                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          161                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst          161                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          161                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst          639                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          639                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst          639                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          639                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst          639                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          639                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     49531752                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     49531752                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     49531752                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     49531752                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     49531752                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     49531752                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000435                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000435                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000435                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000435                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000435                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000435                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 77514.478873                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 77514.478873                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 77514.478873                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 77514.478873                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 77514.478873                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 77514.478873                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.replacements           25574                       # number of replacements
system.cpu2.l2cache.tags.tagsinuse        2745.902131                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs             28581                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs           29670                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            0.963296                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle           68000                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::writebacks    13.054484                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.inst   192.237304                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.data  2540.610343                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::writebacks     0.003187                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.inst     0.046933                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.data     0.620266                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.670386                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          420                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         3654                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses          262678                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses         262678                       # Number of data accesses
system.cpu2.l2cache.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.WritebackDirty_hits::writebacks        19402                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total        19402                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackClean_hits::writebacks          148                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total          148                       # number of WritebackClean hits
system.cpu2.l2cache.UpgradeReq_hits::cpu2.data            8                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total            8                       # number of UpgradeReq hits
system.cpu2.l2cache.ReadCleanReq_hits::cpu2.inst            8                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadCleanReq_hits::total            8                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadSharedReq_hits::cpu2.data           10                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total           10                       # number of ReadSharedReq hits
system.cpu2.l2cache.demand_hits::cpu2.inst            8                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::cpu2.data           10                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total             18                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::cpu2.inst            8                       # number of overall hits
system.cpu2.l2cache.overall_hits::cpu2.data           10                       # number of overall hits
system.cpu2.l2cache.overall_hits::total            18                       # number of overall hits
system.cpu2.l2cache.ReadExReq_misses::cpu2.data        19631                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        19631                       # number of ReadExReq misses
system.cpu2.l2cache.ReadCleanReq_misses::cpu2.inst          631                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadCleanReq_misses::total          631                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadSharedReq_misses::cpu2.data         9345                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total         9345                       # number of ReadSharedReq misses
system.cpu2.l2cache.demand_misses::cpu2.inst          631                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::cpu2.data        28976                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total        29607                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::cpu2.inst          631                       # number of overall misses
system.cpu2.l2cache.overall_misses::cpu2.data        28976                       # number of overall misses
system.cpu2.l2cache.overall_misses::total        29607                       # number of overall misses
system.cpu2.l2cache.ReadExReq_miss_latency::cpu2.data   1585856889                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   1585856889                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::cpu2.inst     48863421                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::total     48863421                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::cpu2.data    654806538                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total    654806538                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.inst     48863421                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.data   2240663427                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total   2289526848                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.inst     48863421                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.data   2240663427                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total   2289526848                       # number of overall miss cycles
system.cpu2.l2cache.WritebackDirty_accesses::writebacks        19402                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total        19402                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::writebacks          148                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total          148                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::cpu2.data            8                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total            8                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::cpu2.data        19631                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        19631                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::cpu2.inst          639                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::total          639                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::cpu2.data         9355                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total         9355                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.demand_accesses::cpu2.inst          639                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::cpu2.data        28986                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total        29625                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.inst          639                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.data        28986                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total        29625                       # number of overall (read+write) accesses
system.cpu2.l2cache.ReadExReq_miss_rate::cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::cpu2.inst     0.987480                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::total     0.987480                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::cpu2.data     0.998931                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.998931                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.inst     0.987480                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.data     0.999655                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.999392                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.inst     0.987480                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.data     0.999655                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.999392                       # miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::cpu2.data 80783.296266                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 80783.296266                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::cpu2.inst 77438.068146                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::total 77438.068146                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::cpu2.data 70070.255538                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 70070.255538                       # average ReadSharedReq miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.inst 77438.068146                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.data 77328.251898                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 77330.592360                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.inst 77438.068146                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.data 77328.251898                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 77330.592360                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::writebacks        17548                       # number of writebacks
system.cpu2.l2cache.writebacks::total           17548                       # number of writebacks
system.cpu2.l2cache.CleanEvict_mshr_misses::writebacks            1                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::cpu2.data        19631                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        19631                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::cpu2.inst          631                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::total          631                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::cpu2.data         9345                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total         9345                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.inst          631                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.data        28976                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total        29607                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.inst          631                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.data        28976                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total        29607                       # number of overall MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::cpu2.data   1530299385                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   1530299385                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::cpu2.inst     47076198                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::total     47076198                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::cpu2.data    628359589                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total    628359589                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.inst     47076198                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.data   2158658974                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total   2205735172                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.inst     47076198                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.data   2158658974                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total   2205735172                       # number of overall MSHR miss cycles
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.987480                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::total     0.987480                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::cpu2.data     0.998931                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.998931                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.inst     0.987480                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.data     0.999655                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.999392                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.inst     0.987480                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.data     0.999655                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.999392                       # mshr miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::cpu2.data 77953.205899                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 77953.205899                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 74605.702060                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 74605.702060                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 67240.191439                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 67240.191439                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.inst 74605.702060                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.data 74498.170003                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 74500.461783                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.inst 74605.702060                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.data 74498.170003                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 74500.461783                       # average overall mshr miss latency
system.cpu2.toL2Bus.snoop_filter.tot_requests        58256                       # Total number of requests made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_requests        28631                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.snoop_filter.tot_snoops          743                       # Total number of snoops made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_snoops          743                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu2.toL2Bus.trans_dist::ReadResp         9994                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackDirty        36950                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackClean          149                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::CleanEvict        17727                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::UpgradeReq            8                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::UpgradeResp            8                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExReq        19631                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExResp        19631                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadCleanReq          639                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadSharedReq         9355                       # Transaction distribution
system.cpu2.toL2Bus.pkt_count_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side         1427                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side        86462                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count::total            87889                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side        50432                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side      3096832                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size::total           3147264                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.snoops                      26203                       # Total snoops (count)
system.cpu2.toL2Bus.snoopTraffic              1123072                       # Total snoop traffic (bytes)
system.cpu2.toL2Bus.snoop_fanout::samples        55836                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::mean       0.013378                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::stdev      0.114890                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::0             55089     98.66%     98.66% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::1               747      1.34%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::total         55836                       # Request fanout histogram
system.cpu2.toL2Bus.reqLayer0.occupancy      32420214                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.reqLayer0.utilization          0.9                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer0.occupancy       638361                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer1.occupancy     28959678                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer1.utilization          0.8                       # Layer utilization (%)
system.cpu3.branchPred.lookups                1865216                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          1865216                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect            19612                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups             1570883                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                  18694                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect               265                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups        1570883                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits            932063                       # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses          638820                       # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted         1432                       # Number of mispredicted indirect branches.
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                    4313117                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                    2145957                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                         1563                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                         3988                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                    1454094                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                          171                       # TLB misses on write requests
system.cpu3.workload.numSyscalls                   61                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::ON     3454145064                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                        10372809                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles           1493682                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                      10786815                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                    1865216                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches            950757                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                      8793129                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                  39612                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                 248                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles          563                       # Number of stall cycles due to pending traps
system.cpu3.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.IcacheWaitRetryStallCycles          161                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                  1453976                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                 2157                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples          10307595                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.910489                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.117113                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                 7270666     70.54%     70.54% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                   83260      0.81%     71.34% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                   56804      0.55%     71.90% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                   36305      0.35%     72.25% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  198975      1.93%     74.18% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  582652      5.65%     79.83% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  322055      3.12%     82.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  309749      3.01%     85.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                 1447129     14.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            10307595                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.179818                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.039913                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                  857590                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles              6765591                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                  2151044                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles               513564                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                 19806                       # Number of cycles decode is squashing
system.cpu3.decode.DecodedInsts              19345272                       # Number of instructions handled by decode
system.cpu3.rename.SquashCycles                 19806                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                 1155404                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                2205191                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          5003                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                  2364054                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles              4558137                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              19220499                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                 1434                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                 31645                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                  8761                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents               4290428                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands           22155899                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups             48765689                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups        29818984                       # Number of integer rename lookups
system.cpu3.rename.fp_rename_lookups             1203                       # Number of floating rename lookups
system.cpu3.rename.CommittedMaps             20905294                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                 1250546                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                91                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            88                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                  3753752                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads             4334485                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2199500                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads           748786                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          234334                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  19104883                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                341                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 18918684                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued              736                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined         946841                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined       852387                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved           208                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples     10307595                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.835412                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       2.458160                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0            5543906     53.78%     53.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1             748627      7.26%     61.05% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             564765      5.48%     66.53% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             964046      9.35%     75.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             663159      6.43%     82.31% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             604071      5.86%     88.17% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             372773      3.62%     91.79% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             531224      5.15%     96.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             315024      3.06%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       10307595                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  29183     21.74%     21.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     21.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     21.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                   10      0.01%     21.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     21.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     21.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     21.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     21.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     21.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     21.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     21.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     21.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     21.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     21.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     21.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     21.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     21.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     21.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     21.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     21.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     21.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     21.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     21.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     21.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     21.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     21.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     21.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     21.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     21.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     21.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                101037     75.28%     97.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 3952      2.94%     99.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                2      0.00%     99.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite              32      0.02%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass            50094      0.26%      0.26% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             12395373     65.52%     65.78% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  76      0.00%     65.78% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   51      0.00%     65.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                388      0.00%     65.79% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.79% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     65.79% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     65.79% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     65.79% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     65.79% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     65.79% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.79% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             4322214     22.85%     88.63% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            2150172     11.37%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead             78      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite           238      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              18918684                       # Type of FU issued
system.cpu3.iq.rate                          1.823873                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                     134216                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.007094                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads          48278296                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes         20051119                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses     18829287                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads               1616                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes              1074                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses          690                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses              19002022                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                    784                       # Number of floating point alu accesses
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iew.lsq.thread0.forwLoads         2404102                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads       200287                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses         3529                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation          131                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores       117286                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked        30164                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                 19806                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                 116408                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles              2044298                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           19105224                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts              133                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts              4334485                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts             2199500                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts               168                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                   116                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents              2036471                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents           131                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect         15607                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect         5013                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts               20620                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             18880109                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts              4313106                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts            38572                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_refs                     6459057                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                 1775507                       # Number of branches executed
system.cpu3.iew.exec_stores                   2145951                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.820154                       # Inst execution rate
system.cpu3.iew.wb_sent                      18844042                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                     18829977                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                 14103100                       # num instructions producing a value
system.cpu3.iew.wb_consumers                 21142230                       # num instructions consuming a value
system.cpu3.iew.wb_rate                      1.815321                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.667058                       # average fanout of values written-back
system.cpu3.commit.commitSquashedInsts         946965                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls            133                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts            19682                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples     10179721                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.783777                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.781573                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0      5785554     56.83%     56.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      1373763     13.50%     70.33% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2        85555      0.84%     71.17% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1102187     10.83%     82.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4        89282      0.88%     82.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       166075      1.63%     84.51% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       237149      2.33%     86.84% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        24731      0.24%     87.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1315425     12.92%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     10179721                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts             9921658                       # Number of instructions committed
system.cpu3.commit.committedOps              18158348                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       6216399                       # Number of memory references committed
system.cpu3.commit.loads                      4134189                       # Number of loads committed
system.cpu3.commit.membars                         48                       # Number of memory barriers committed
system.cpu3.commit.branches                   1723782                       # Number of branches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.commit.fp_insts                       620                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                 18109175                       # Number of committed integer instructions.
system.cpu3.commit.function_calls               17307                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass        48764      0.27%      0.27% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        11892711     65.49%     65.76% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             70      0.00%     65.76% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              42      0.00%     65.76% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd           362      0.00%     65.77% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     65.77% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     65.77% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     65.77% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     65.77% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     65.77% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     65.77% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     65.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     65.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     65.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     65.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     65.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     65.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     65.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     65.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     65.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     65.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     65.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     65.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     65.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     65.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     65.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     65.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     65.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     65.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     65.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.77% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        4134123     22.77%     88.53% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2082050     11.47%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead           66      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite          160      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         18158348                       # Class of committed instruction
system.cpu3.commit.bw_lim_events              1315425                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                    27969609                       # The number of ROB reads
system.cpu3.rob.rob_writes                   38338864                       # The number of ROB writes
system.cpu3.timesIdled                            373                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                          65214                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.committedInsts                    9921658                       # Number of Instructions Simulated
system.cpu3.committedOps                     18158348                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.045471                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.045471                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.956506                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.956506                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                29177607                       # number of integer regfile reads
system.cpu3.int_regfile_writes               14904057                       # number of integer regfile writes
system.cpu3.fp_regfile_reads                     1034                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                     412                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                  8618624                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                 6813428                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                9954248                       # number of misc regfile reads
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements            28365                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          387.195524                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            3910983                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            28877                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           135.435918                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle           135198                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   387.195524                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.756241                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.756241                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          338                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          112                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         31767021                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        31767021                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::cpu3.data      1848398                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1848398                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      2062577                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2062577                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::cpu3.data      3910975                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         3910975                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      3910975                       # number of overall hits
system.cpu3.dcache.overall_hits::total        3910975                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data        36683                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        36683                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data        19610                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        19610                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::cpu3.data        56293                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         56293                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data        56293                       # number of overall misses
system.cpu3.dcache.overall_misses::total        56293                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data   2055950658                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2055950658                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data   1633677940                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1633677940                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data   3689628598                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   3689628598                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data   3689628598                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   3689628598                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      1885081                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1885081                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      2082187                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2082187                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      3967268                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      3967268                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      3967268                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      3967268                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.019460                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.019460                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.009418                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.009418                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.014189                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.014189                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.014189                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.014189                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 56046.415451                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 56046.415451                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 83308.411015                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 83308.411015                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 65543.293092                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 65543.293092                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 65543.293092                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 65543.293092                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       438945                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             6852                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    64.060858                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks        19348                       # number of writebacks
system.cpu3.dcache.writebacks::total            19348                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data        27408                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        27408                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data        27408                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        27408                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data        27408                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        27408                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data         9275                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         9275                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data        19610                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        19610                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data        28885                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        28885                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data        28885                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        28885                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data    684813834                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    684813834                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data   1620617680                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1620617680                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data   2305431514                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   2305431514                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data   2305431514                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   2305431514                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.004920                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004920                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.009418                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.009418                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.007281                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.007281                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.007281                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.007281                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 73834.375633                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 73834.375633                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 82642.411015                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 82642.411015                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 79814.142773                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 79814.142773                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 79814.142773                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 79814.142773                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements              150                       # number of replacements
system.cpu3.icache.tags.tagsinuse          452.917449                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            1453157                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              642                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          2263.484424                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle            66267                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   452.917449                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.884604                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.884604                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          492                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         11632442                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        11632442                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst      1453157                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1453157                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      1453157                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1453157                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      1453157                       # number of overall hits
system.cpu3.icache.overall_hits::total        1453157                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst          818                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          818                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst          818                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           818                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst          818                       # number of overall misses
system.cpu3.icache.overall_misses::total          818                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst     60565039                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     60565039                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst     60565039                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     60565039                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst     60565039                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     60565039                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst      1453975                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1453975                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      1453975                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1453975                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      1453975                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1453975                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000563                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000563                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000563                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000563                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000563                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000563                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 74040.389976                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 74040.389976                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 74040.389976                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 74040.389976                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 74040.389976                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 74040.389976                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1069                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    76.357143                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks          150                       # number of writebacks
system.cpu3.icache.writebacks::total              150                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst          176                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          176                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst          176                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          176                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst          176                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          176                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst          642                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          642                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst          642                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          642                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst          642                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          642                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst     48822794                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     48822794                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst     48822794                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     48822794                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst     48822794                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     48822794                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000442                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000442                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000442                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000442                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000442                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000442                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 76047.965732                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 76047.965732                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 76047.965732                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 76047.965732                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 76047.965732                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 76047.965732                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.replacements           25475                       # number of replacements
system.cpu3.l2cache.tags.tagsinuse        2727.383290                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs             28465                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs           29571                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            0.962598                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle           63000                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::writebacks    14.899557                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.inst   193.307192                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.data  2519.176542                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::writebacks     0.003638                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.inst     0.047194                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.data     0.615033                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.665865                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          346                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         3712                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses          261719                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses         261719                       # Number of data accesses
system.cpu3.l2cache.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.WritebackDirty_hits::writebacks        19348                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total        19348                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackClean_hits::writebacks          149                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total          149                       # number of WritebackClean hits
system.cpu3.l2cache.UpgradeReq_hits::cpu3.data            8                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total            8                       # number of UpgradeReq hits
system.cpu3.l2cache.ReadCleanReq_hits::cpu3.inst            9                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadCleanReq_hits::total            9                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadSharedReq_hits::cpu3.data            6                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total            6                       # number of ReadSharedReq hits
system.cpu3.l2cache.demand_hits::cpu3.inst            9                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::cpu3.data            6                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total             15                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::cpu3.inst            9                       # number of overall hits
system.cpu3.l2cache.overall_hits::cpu3.data            6                       # number of overall hits
system.cpu3.l2cache.overall_hits::total            15                       # number of overall hits
system.cpu3.l2cache.ReadExReq_misses::cpu3.data        19602                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total        19602                       # number of ReadExReq misses
system.cpu3.l2cache.ReadCleanReq_misses::cpu3.inst          633                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadCleanReq_misses::total          633                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadSharedReq_misses::cpu3.data         9269                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total         9269                       # number of ReadSharedReq misses
system.cpu3.l2cache.demand_misses::cpu3.inst          633                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::cpu3.data        28871                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total        29504                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::cpu3.inst          633                       # number of overall misses
system.cpu3.l2cache.overall_misses::cpu3.data        28871                       # number of overall misses
system.cpu3.l2cache.overall_misses::total        29504                       # number of overall misses
system.cpu3.l2cache.ReadExReq_miss_latency::cpu3.data   1595867202                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total   1595867202                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::cpu3.inst     48147138                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::total     48147138                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::cpu3.data    675313344                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total    675313344                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.inst     48147138                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.data   2271180546                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total   2319327684                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.inst     48147138                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.data   2271180546                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total   2319327684                       # number of overall miss cycles
system.cpu3.l2cache.WritebackDirty_accesses::writebacks        19348                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total        19348                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::writebacks          149                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total          149                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::cpu3.data            8                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total            8                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::cpu3.data        19602                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        19602                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::cpu3.inst          642                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::total          642                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::cpu3.data         9275                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total         9275                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.demand_accesses::cpu3.inst          642                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::cpu3.data        28877                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total        29519                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.inst          642                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.data        28877                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total        29519                       # number of overall (read+write) accesses
system.cpu3.l2cache.ReadExReq_miss_rate::cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::cpu3.inst     0.985981                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::total     0.985981                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::cpu3.data     0.999353                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.999353                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.inst     0.985981                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.data     0.999792                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.999492                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.inst     0.985981                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.data     0.999792                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.999492                       # miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::cpu3.data 81413.488522                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 81413.488522                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::cpu3.inst 76061.829384                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::total 76061.829384                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::cpu3.data 72857.195382                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 72857.195382                       # average ReadSharedReq miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.inst 76061.829384                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.data 78666.500849                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 78610.618357                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.inst 76061.829384                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.data 78666.500849                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 78610.618357                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::writebacks        17521                       # number of writebacks
system.cpu3.l2cache.writebacks::total           17521                       # number of writebacks
system.cpu3.l2cache.CleanEvict_mshr_misses::writebacks            1                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::cpu3.data        19602                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total        19602                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::cpu3.inst          633                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::total          633                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::cpu3.data         9269                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total         9269                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.inst          633                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.data        28871                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total        29504                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.inst          633                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.data        28871                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total        29504                       # number of overall MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::cpu3.data   1540387761                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total   1540387761                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::cpu3.inst     46354921                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::total     46354921                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::cpu3.data    649070411                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total    649070411                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.inst     46354921                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.data   2189458172                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total   2235813093                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.inst     46354921                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.data   2189458172                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total   2235813093                       # number of overall MSHR miss cycles
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.985981                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::total     0.985981                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::cpu3.data     0.999353                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.999353                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.inst     0.985981                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.data     0.999792                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.999492                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.inst     0.985981                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.data     0.999792                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.999492                       # mshr miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::cpu3.data 78583.193603                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 78583.193603                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 73230.522907                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 73230.522907                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 70025.937102                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 70025.937102                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.inst 73230.522907                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.data 75835.896644                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 75779.999085                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.inst 73230.522907                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.data 75835.896644                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 75779.999085                       # average overall mshr miss latency
system.cpu3.toL2Bus.snoop_filter.tot_requests        58042                       # Total number of requests made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_requests        28523                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.snoop_filter.tot_snoops          750                       # Total number of snoops made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_snoops          750                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.cpu3.toL2Bus.trans_dist::ReadResp         9917                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackDirty        36869                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackClean          150                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::CleanEvict        17524                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::UpgradeReq            8                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::UpgradeResp            8                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExReq        19602                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExResp        19602                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadCleanReq          642                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadSharedReq         9275                       # Transaction distribution
system.cpu3.toL2Bus.pkt_count_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side         1434                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side        86135                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count::total            87569                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side        50688                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side      3086400                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size::total           3137088                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.snoops                      26028                       # Total snoops (count)
system.cpu3.toL2Bus.snoopTraffic              1121344                       # Total snoop traffic (bytes)
system.cpu3.toL2Bus.snoop_fanout::samples        55555                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::mean       0.013590                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::stdev      0.115783                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::0             54800     98.64%     98.64% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::1               755      1.36%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::total         55555                       # Request fanout histogram
system.cpu3.toL2Bus.reqLayer0.occupancy      32313654                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.reqLayer0.utilization          0.9                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer0.occupancy       641358                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer1.occupancy     28850787                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer1.utilization          0.8                       # Layer utilization (%)
system.l3.tags.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.l3.tags.replacements                     60374                       # number of replacements
system.l3.tags.tagsinuse                 29156.463745                       # Cycle average of tags in use
system.l3.tags.total_refs                       98290                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    117267                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      0.838173                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                     55000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks       16.727617                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu0.inst       487.639549                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu0.data      6839.923917                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.inst       493.364848                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.data      6745.236067                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.inst       497.142330                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.data      6710.326165                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.inst       494.794064                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.data      6871.309189                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.000128                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu0.inst        0.003720                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu0.data        0.052184                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.inst        0.003764                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.data        0.051462                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.inst        0.003793                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.data        0.051196                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.inst        0.003775                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.data        0.052424                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.222446                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         56893                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          155                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1         1436                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2        14623                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        40679                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.434059                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   3598691                       # Number of tag accesses
system.l3.tags.data_accesses                  3598691                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        70118                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            70118                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu0.data                28                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu1.data                28                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu2.data                28                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu3.data                28                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   112                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu0.inst             2                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu0.data           202                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.inst             2                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.data           198                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu2.inst             2                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu2.data           244                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu3.inst             2                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu3.data           190                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total               842                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu0.inst                    2                       # number of demand (read+write) hits
system.l3.demand_hits::cpu0.data                  230                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.inst                    2                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.data                  226                       # number of demand (read+write) hits
system.l3.demand_hits::cpu2.inst                    2                       # number of demand (read+write) hits
system.l3.demand_hits::cpu2.data                  272                       # number of demand (read+write) hits
system.l3.demand_hits::cpu3.inst                    2                       # number of demand (read+write) hits
system.l3.demand_hits::cpu3.data                  218                       # number of demand (read+write) hits
system.l3.demand_hits::total                      954                       # number of demand (read+write) hits
system.l3.overall_hits::cpu0.inst                   2                       # number of overall hits
system.l3.overall_hits::cpu0.data                 230                       # number of overall hits
system.l3.overall_hits::cpu1.inst                   2                       # number of overall hits
system.l3.overall_hits::cpu1.data                 226                       # number of overall hits
system.l3.overall_hits::cpu2.inst                   2                       # number of overall hits
system.l3.overall_hits::cpu2.data                 272                       # number of overall hits
system.l3.overall_hits::cpu3.inst                   2                       # number of overall hits
system.l3.overall_hits::cpu3.data                 218                       # number of overall hits
system.l3.overall_hits::total                     954                       # number of overall hits
system.l3.ReadExReq_misses::cpu0.data           19563                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu1.data           19589                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu2.data           19603                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu3.data           19574                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               78329                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu0.inst          629                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu0.data         9065                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.inst          627                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.data         9143                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.inst          629                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.data         9101                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.inst          631                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.data         9079                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           38904                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu0.inst                629                       # number of demand (read+write) misses
system.l3.demand_misses::cpu0.data              28628                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.inst                627                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.data              28732                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.inst                629                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.data              28704                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.inst                631                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.data              28653                       # number of demand (read+write) misses
system.l3.demand_misses::total                 117233                       # number of demand (read+write) misses
system.l3.overall_misses::cpu0.inst               629                       # number of overall misses
system.l3.overall_misses::cpu0.data             28628                       # number of overall misses
system.l3.overall_misses::cpu1.inst               627                       # number of overall misses
system.l3.overall_misses::cpu1.data             28732                       # number of overall misses
system.l3.overall_misses::cpu2.inst               629                       # number of overall misses
system.l3.overall_misses::cpu2.data             28704                       # number of overall misses
system.l3.overall_misses::cpu3.inst               631                       # number of overall misses
system.l3.overall_misses::cpu3.data             28653                       # number of overall misses
system.l3.overall_misses::total                117233                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu0.data   1437589371                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu1.data   1431850732                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu2.data   1428805907                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu3.data   1438324345                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    5736570355                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.inst     45124994                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.data    607000214                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.inst     43777421                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.data    600998111                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.inst     44283013                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.data    586753363                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.inst     43618362                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.data    608153521                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total   2579708999                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu0.inst     45124994                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu0.data   2044589585                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.inst     43777421                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.data   2032848843                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.inst     44283013                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.data   2015559270                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.inst     43618362                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.data   2046477866                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       8316279354                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu0.inst     45124994                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu0.data   2044589585                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.inst     43777421                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.data   2032848843                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.inst     44283013                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.data   2015559270                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.inst     43618362                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.data   2046477866                       # number of overall miss cycles
system.l3.overall_miss_latency::total      8316279354                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        70118                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        70118                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu0.data         19591                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu1.data         19617                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu2.data         19631                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu3.data         19602                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             78441                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.inst          631                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.data         9267                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.inst          629                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.data         9341                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.inst          631                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.data         9345                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.inst          633                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.data         9269                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         39746                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu0.inst              631                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu0.data            28858                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.inst              629                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.data            28958                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.inst              631                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.data            28976                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.inst              633                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.data            28871                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               118187                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu0.inst             631                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu0.data           28858                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.inst             629                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.data           28958                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.inst             631                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.data           28976                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.inst             633                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.data           28871                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              118187                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu0.data     0.998571                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu1.data     0.998573                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu2.data     0.998574                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu3.data     0.998572                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.998572                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.inst     0.996830                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.data     0.978202                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.inst     0.996820                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.data     0.978803                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.inst     0.996830                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.data     0.973890                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.inst     0.996840                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.data     0.979502                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.978815                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu0.inst        0.996830                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu0.data        0.992030                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.inst        0.996820                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.data        0.992196                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.inst        0.996830                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.data        0.990613                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.inst        0.996840                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.data        0.992449                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.991928                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu0.inst       0.996830                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu0.data       0.992030                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.inst       0.996820                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.data       0.992196                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.inst       0.996830                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.data       0.990613                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.inst       0.996840                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.data       0.992449                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.991928                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu0.data 73485.118387                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu1.data 73094.631273                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu2.data 72887.104372                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu3.data 73481.370440                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 73236.864444                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.inst 71740.848967                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.data 66960.861997                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.inst 69820.448166                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.data 65733.141310                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.inst 70402.246423                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.data 64471.306779                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.inst 69125.771791                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.data 66984.637185                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 66309.608241                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu0.inst 71740.848967                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu0.data 71419.225409                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.inst 69820.448166                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.data 70752.082800                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.inst 70402.246423                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.data 70218.759406                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.inst 69125.771791                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.data 71422.813178                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 70938.040944                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.inst 71740.848967                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.data 71419.225409                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.inst 69820.448166                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.data 70752.082800                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.inst 70402.246423                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.data 70218.759406                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.inst 69125.771791                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.data 71422.813178                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 70938.040944                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                56369                       # number of writebacks
system.l3.writebacks::total                     56369                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks         2032                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          2032                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu0.data        19563                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu1.data        19589                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu2.data        19603                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu3.data        19574                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          78329                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.inst          629                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.data         9065                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.inst          627                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.data         9143                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.inst          629                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.data         9101                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.inst          631                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.data         9079                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        38904                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu0.inst           629                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu0.data         28628                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.inst           627                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.data         28732                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.inst           629                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.data         28704                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.inst           631                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.data         28653                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            117233                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu0.inst          629                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu0.data        28628                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.inst          627                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.data        28732                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.inst          629                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.data        28704                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.inst          631                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.data        28653                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           117233                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu0.data   1304054242                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu1.data   1298126977                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu2.data   1294995568                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu3.data   1304715337                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   5201892124                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.inst     40834956                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.data    545118301                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.inst     39499165                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.data    538595361                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.inst     39988790                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.data    524631673                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.inst     39309431                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.data    546172712                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total   2314150389                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.inst     40834956                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.data   1849172543                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.inst     39499165                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.data   1836722338                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.inst     39988790                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.data   1819627241                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.inst     39309431                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.data   1850888049                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   7516042513                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.inst     40834956                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.data   1849172543                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.inst     39499165                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.data   1836722338                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.inst     39988790                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.data   1819627241                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.inst     39309431                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.data   1850888049                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   7516042513                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu0.data     0.998571                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu1.data     0.998573                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu2.data     0.998574                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu3.data     0.998572                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.998572                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.inst     0.996830                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.data     0.978202                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.inst     0.996820                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.data     0.978803                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.inst     0.996830                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.data     0.973890                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.inst     0.996840                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.data     0.979502                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.978815                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu0.inst     0.996830                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu0.data     0.992030                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.inst     0.996820                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.data     0.992196                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.inst     0.996830                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.data     0.990613                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.inst     0.996840                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.data     0.992449                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.991928                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu0.inst     0.996830                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu0.data     0.992030                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.inst     0.996820                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.data     0.992196                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.inst     0.996830                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.data     0.990613                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.inst     0.996840                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.data     0.992449                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.991928                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu0.data 66659.215969                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu1.data 66268.159528                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu2.data 66061.091057                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu3.data 66655.529631                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 66410.807287                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 64920.438792                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 60134.396139                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 62997.073365                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 58907.947173                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.inst 63575.182830                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 57645.497528                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.inst 62297.038035                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 60157.805045                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 59483.610657                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.inst 64920.438792                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.data 64593.144579                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.inst 62997.073365                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.data 63926.017611                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.inst 63575.182830                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.data 63392.810793                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.inst 62297.038035                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.data 64596.658256                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 64112.003557                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.inst 64920.438792                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.data 64593.144579                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.inst 62997.073365                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.data 63926.017611                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.inst 63575.182830                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.data 63392.810793                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.inst 62297.038035                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.data 64596.658256                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 64112.003557                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        177316                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        60083                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              38904                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        56369                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3714                       # Transaction distribution
system.membus.trans_dist::ReadExReq             78329                       # Transaction distribution
system.membus.trans_dist::ReadExResp            78329                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         38904                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       294549                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       294549                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 294549                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     11110528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     11110528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11110528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            117233                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  117233    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              117233                       # Request fanout histogram
system.membus.reqLayer8.occupancy           439766177                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization              12.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          620089164                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.0                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests       217589                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests        99402                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops           2323                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops         2323                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED   3454145064                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             39746                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       126487                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           33289                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            78441                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           78441                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        39746                       # Transaction distribution
system.tol3bus.pkt_count_system.cpu0.l2cache.mem_side::system.l3.cpu_side        83772                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu1.l2cache.mem_side::system.l3.cpu_side        84066                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu2.l2cache.mem_side::system.l3.cpu_side        84125                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu3.l2cache.mem_side::system.l3.cpu_side        83813                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count::total                335776                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu0.l2cache.mem_side::system.l3.cpu_side      3008192                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu1.l2cache.mem_side::system.l3.cpu_side      3015808                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu2.l2cache.mem_side::system.l3.cpu_side      3017920                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu3.l2cache.mem_side::system.l3.cpu_side      3009600                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size::total               12051520                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           60374                       # Total snoops (count)
system.tol3bus.snoopTraffic                   3607616                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           178561                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.013010                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.113315                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 176238     98.70%     98.70% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   2323      1.30%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             178561                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          405392327                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization             11.7                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          93623877                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.7                       # Layer utilization (%)
system.tol3bus.respLayer1.occupancy          93932907                       # Layer occupancy (ticks)
system.tol3bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.tol3bus.respLayer2.occupancy          94000711                       # Layer occupancy (ticks)
system.tol3bus.respLayer2.utilization             2.7                       # Layer utilization (%)
system.tol3bus.respLayer3.occupancy          93664959                       # Layer occupancy (ticks)
system.tol3bus.respLayer3.utilization             2.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
