 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 200
Design : removeSign
Version: U-2022.12-SP7
Date   : Sat Dec 23 17:06:03 2023
****************************************

Operating Conditions: TYPICAL   Library: saed90nm_typ_ht
Wire Load Model Mode: enclosed

  Startpoint: a[1] (input port)
  Endpoint: newA[31] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  removeSign         8000                  saed90nm_typ_ht
  removeSign_DW01_inc_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[1] (in)                                               0.00       0.20 r
  U128/ZN (INVX0)                                         0.07       0.27 f
  add_5/A[1] (removeSign_DW01_inc_0)                      0.00       0.27 f
  add_5/U1_1_1/C1 (HADDX1)                                0.24       0.51 f
  add_5/U1_1_2/C1 (HADDX1)                                0.23       0.74 f
  add_5/U1_1_3/C1 (HADDX1)                                0.23       0.97 f
  add_5/U1_1_4/C1 (HADDX1)                                0.23       1.20 f
  add_5/U1_1_5/C1 (HADDX1)                                0.23       1.43 f
  add_5/U1_1_6/C1 (HADDX1)                                0.23       1.66 f
  add_5/U1_1_7/C1 (HADDX1)                                0.23       1.89 f
  add_5/U1_1_8/C1 (HADDX1)                                0.23       2.12 f
  add_5/U1_1_9/C1 (HADDX1)                                0.23       2.35 f
  add_5/U1_1_10/C1 (HADDX1)                               0.23       2.58 f
  add_5/U1_1_11/C1 (HADDX1)                               0.23       2.81 f
  add_5/U1_1_12/C1 (HADDX1)                               0.23       3.04 f
  add_5/U1_1_13/C1 (HADDX1)                               0.23       3.27 f
  add_5/U1_1_14/C1 (HADDX1)                               0.23       3.49 f
  add_5/U1_1_15/C1 (HADDX1)                               0.23       3.72 f
  add_5/U1_1_16/C1 (HADDX1)                               0.23       3.95 f
  add_5/U1_1_17/C1 (HADDX1)                               0.23       4.18 f
  add_5/U1_1_18/C1 (HADDX1)                               0.23       4.41 f
  add_5/U1_1_19/C1 (HADDX1)                               0.23       4.64 f
  add_5/U1_1_20/C1 (HADDX1)                               0.23       4.87 f
  add_5/U1_1_21/C1 (HADDX1)                               0.23       5.10 f
  add_5/U1_1_22/C1 (HADDX1)                               0.23       5.33 f
  add_5/U1_1_23/C1 (HADDX1)                               0.23       5.56 f
  add_5/U1_1_24/C1 (HADDX1)                               0.23       5.79 f
  add_5/U1_1_25/C1 (HADDX1)                               0.23       6.02 f
  add_5/U1_1_26/C1 (HADDX1)                               0.23       6.25 f
  add_5/U1_1_27/C1 (HADDX1)                               0.23       6.48 f
  add_5/U1_1_28/C1 (HADDX1)                               0.23       6.71 f
  add_5/U1_1_29/C1 (HADDX1)                               0.23       6.93 f
  add_5/U1_1_30/C1 (HADDX1)                               0.23       7.17 f
  add_5/U2/Q (XOR2X1)                                     0.20       7.37 f
  add_5/SUM[31] (removeSign_DW01_inc_0)                   0.00       7.37 f
  U73/Q (AND2X1)                                          0.15       7.52 f
  newA[31] (out)                                          0.22       7.74 f
  data arrival time                                                  7.74
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[1] (input port)
  Endpoint: newA[30] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  removeSign         8000                  saed90nm_typ_ht
  removeSign_DW01_inc_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[1] (in)                                               0.00       0.20 r
  U128/ZN (INVX0)                                         0.07       0.27 f
  add_5/A[1] (removeSign_DW01_inc_0)                      0.00       0.27 f
  add_5/U1_1_1/C1 (HADDX1)                                0.24       0.51 f
  add_5/U1_1_2/C1 (HADDX1)                                0.23       0.74 f
  add_5/U1_1_3/C1 (HADDX1)                                0.23       0.97 f
  add_5/U1_1_4/C1 (HADDX1)                                0.23       1.20 f
  add_5/U1_1_5/C1 (HADDX1)                                0.23       1.43 f
  add_5/U1_1_6/C1 (HADDX1)                                0.23       1.66 f
  add_5/U1_1_7/C1 (HADDX1)                                0.23       1.89 f
  add_5/U1_1_8/C1 (HADDX1)                                0.23       2.12 f
  add_5/U1_1_9/C1 (HADDX1)                                0.23       2.35 f
  add_5/U1_1_10/C1 (HADDX1)                               0.23       2.58 f
  add_5/U1_1_11/C1 (HADDX1)                               0.23       2.81 f
  add_5/U1_1_12/C1 (HADDX1)                               0.23       3.04 f
  add_5/U1_1_13/C1 (HADDX1)                               0.23       3.27 f
  add_5/U1_1_14/C1 (HADDX1)                               0.23       3.49 f
  add_5/U1_1_15/C1 (HADDX1)                               0.23       3.72 f
  add_5/U1_1_16/C1 (HADDX1)                               0.23       3.95 f
  add_5/U1_1_17/C1 (HADDX1)                               0.23       4.18 f
  add_5/U1_1_18/C1 (HADDX1)                               0.23       4.41 f
  add_5/U1_1_19/C1 (HADDX1)                               0.23       4.64 f
  add_5/U1_1_20/C1 (HADDX1)                               0.23       4.87 f
  add_5/U1_1_21/C1 (HADDX1)                               0.23       5.10 f
  add_5/U1_1_22/C1 (HADDX1)                               0.23       5.33 f
  add_5/U1_1_23/C1 (HADDX1)                               0.23       5.56 f
  add_5/U1_1_24/C1 (HADDX1)                               0.23       5.79 f
  add_5/U1_1_25/C1 (HADDX1)                               0.23       6.02 f
  add_5/U1_1_26/C1 (HADDX1)                               0.23       6.25 f
  add_5/U1_1_27/C1 (HADDX1)                               0.23       6.48 f
  add_5/U1_1_28/C1 (HADDX1)                               0.23       6.71 f
  add_5/U1_1_29/C1 (HADDX1)                               0.23       6.93 f
  add_5/U1_1_30/SO (HADDX1)                               0.20       7.13 f
  add_5/SUM[30] (removeSign_DW01_inc_0)                   0.00       7.13 f
  U74/Q (MUX21X1)                                         0.20       7.33 f
  newA[30] (out)                                          0.22       7.55 f
  data arrival time                                                  7.55
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[1] (input port)
  Endpoint: newA[29] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  removeSign         8000                  saed90nm_typ_ht
  removeSign_DW01_inc_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[1] (in)                                               0.00       0.20 r
  U128/ZN (INVX0)                                         0.07       0.27 f
  add_5/A[1] (removeSign_DW01_inc_0)                      0.00       0.27 f
  add_5/U1_1_1/C1 (HADDX1)                                0.24       0.51 f
  add_5/U1_1_2/C1 (HADDX1)                                0.23       0.74 f
  add_5/U1_1_3/C1 (HADDX1)                                0.23       0.97 f
  add_5/U1_1_4/C1 (HADDX1)                                0.23       1.20 f
  add_5/U1_1_5/C1 (HADDX1)                                0.23       1.43 f
  add_5/U1_1_6/C1 (HADDX1)                                0.23       1.66 f
  add_5/U1_1_7/C1 (HADDX1)                                0.23       1.89 f
  add_5/U1_1_8/C1 (HADDX1)                                0.23       2.12 f
  add_5/U1_1_9/C1 (HADDX1)                                0.23       2.35 f
  add_5/U1_1_10/C1 (HADDX1)                               0.23       2.58 f
  add_5/U1_1_11/C1 (HADDX1)                               0.23       2.81 f
  add_5/U1_1_12/C1 (HADDX1)                               0.23       3.04 f
  add_5/U1_1_13/C1 (HADDX1)                               0.23       3.27 f
  add_5/U1_1_14/C1 (HADDX1)                               0.23       3.49 f
  add_5/U1_1_15/C1 (HADDX1)                               0.23       3.72 f
  add_5/U1_1_16/C1 (HADDX1)                               0.23       3.95 f
  add_5/U1_1_17/C1 (HADDX1)                               0.23       4.18 f
  add_5/U1_1_18/C1 (HADDX1)                               0.23       4.41 f
  add_5/U1_1_19/C1 (HADDX1)                               0.23       4.64 f
  add_5/U1_1_20/C1 (HADDX1)                               0.23       4.87 f
  add_5/U1_1_21/C1 (HADDX1)                               0.23       5.10 f
  add_5/U1_1_22/C1 (HADDX1)                               0.23       5.33 f
  add_5/U1_1_23/C1 (HADDX1)                               0.23       5.56 f
  add_5/U1_1_24/C1 (HADDX1)                               0.23       5.79 f
  add_5/U1_1_25/C1 (HADDX1)                               0.23       6.02 f
  add_5/U1_1_26/C1 (HADDX1)                               0.23       6.25 f
  add_5/U1_1_27/C1 (HADDX1)                               0.23       6.48 f
  add_5/U1_1_28/C1 (HADDX1)                               0.23       6.71 f
  add_5/U1_1_29/SO (HADDX1)                               0.20       6.90 f
  add_5/SUM[29] (removeSign_DW01_inc_0)                   0.00       6.90 f
  U76/Q (MUX21X1)                                         0.20       7.10 f
  newA[29] (out)                                          0.22       7.32 f
  data arrival time                                                  7.32
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[1] (input port)
  Endpoint: newA[28] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  removeSign         8000                  saed90nm_typ_ht
  removeSign_DW01_inc_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[1] (in)                                               0.00       0.20 r
  U128/ZN (INVX0)                                         0.07       0.27 f
  add_5/A[1] (removeSign_DW01_inc_0)                      0.00       0.27 f
  add_5/U1_1_1/C1 (HADDX1)                                0.24       0.51 f
  add_5/U1_1_2/C1 (HADDX1)                                0.23       0.74 f
  add_5/U1_1_3/C1 (HADDX1)                                0.23       0.97 f
  add_5/U1_1_4/C1 (HADDX1)                                0.23       1.20 f
  add_5/U1_1_5/C1 (HADDX1)                                0.23       1.43 f
  add_5/U1_1_6/C1 (HADDX1)                                0.23       1.66 f
  add_5/U1_1_7/C1 (HADDX1)                                0.23       1.89 f
  add_5/U1_1_8/C1 (HADDX1)                                0.23       2.12 f
  add_5/U1_1_9/C1 (HADDX1)                                0.23       2.35 f
  add_5/U1_1_10/C1 (HADDX1)                               0.23       2.58 f
  add_5/U1_1_11/C1 (HADDX1)                               0.23       2.81 f
  add_5/U1_1_12/C1 (HADDX1)                               0.23       3.04 f
  add_5/U1_1_13/C1 (HADDX1)                               0.23       3.27 f
  add_5/U1_1_14/C1 (HADDX1)                               0.23       3.49 f
  add_5/U1_1_15/C1 (HADDX1)                               0.23       3.72 f
  add_5/U1_1_16/C1 (HADDX1)                               0.23       3.95 f
  add_5/U1_1_17/C1 (HADDX1)                               0.23       4.18 f
  add_5/U1_1_18/C1 (HADDX1)                               0.23       4.41 f
  add_5/U1_1_19/C1 (HADDX1)                               0.23       4.64 f
  add_5/U1_1_20/C1 (HADDX1)                               0.23       4.87 f
  add_5/U1_1_21/C1 (HADDX1)                               0.23       5.10 f
  add_5/U1_1_22/C1 (HADDX1)                               0.23       5.33 f
  add_5/U1_1_23/C1 (HADDX1)                               0.23       5.56 f
  add_5/U1_1_24/C1 (HADDX1)                               0.23       5.79 f
  add_5/U1_1_25/C1 (HADDX1)                               0.23       6.02 f
  add_5/U1_1_26/C1 (HADDX1)                               0.23       6.25 f
  add_5/U1_1_27/C1 (HADDX1)                               0.23       6.48 f
  add_5/U1_1_28/SO (HADDX1)                               0.20       6.67 f
  add_5/SUM[28] (removeSign_DW01_inc_0)                   0.00       6.67 f
  U77/Q (MUX21X1)                                         0.20       6.87 f
  newA[28] (out)                                          0.22       7.09 f
  data arrival time                                                  7.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[1] (input port)
  Endpoint: newA[27] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  removeSign         8000                  saed90nm_typ_ht
  removeSign_DW01_inc_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[1] (in)                                               0.00       0.20 r
  U128/ZN (INVX0)                                         0.07       0.27 f
  add_5/A[1] (removeSign_DW01_inc_0)                      0.00       0.27 f
  add_5/U1_1_1/C1 (HADDX1)                                0.24       0.51 f
  add_5/U1_1_2/C1 (HADDX1)                                0.23       0.74 f
  add_5/U1_1_3/C1 (HADDX1)                                0.23       0.97 f
  add_5/U1_1_4/C1 (HADDX1)                                0.23       1.20 f
  add_5/U1_1_5/C1 (HADDX1)                                0.23       1.43 f
  add_5/U1_1_6/C1 (HADDX1)                                0.23       1.66 f
  add_5/U1_1_7/C1 (HADDX1)                                0.23       1.89 f
  add_5/U1_1_8/C1 (HADDX1)                                0.23       2.12 f
  add_5/U1_1_9/C1 (HADDX1)                                0.23       2.35 f
  add_5/U1_1_10/C1 (HADDX1)                               0.23       2.58 f
  add_5/U1_1_11/C1 (HADDX1)                               0.23       2.81 f
  add_5/U1_1_12/C1 (HADDX1)                               0.23       3.04 f
  add_5/U1_1_13/C1 (HADDX1)                               0.23       3.27 f
  add_5/U1_1_14/C1 (HADDX1)                               0.23       3.49 f
  add_5/U1_1_15/C1 (HADDX1)                               0.23       3.72 f
  add_5/U1_1_16/C1 (HADDX1)                               0.23       3.95 f
  add_5/U1_1_17/C1 (HADDX1)                               0.23       4.18 f
  add_5/U1_1_18/C1 (HADDX1)                               0.23       4.41 f
  add_5/U1_1_19/C1 (HADDX1)                               0.23       4.64 f
  add_5/U1_1_20/C1 (HADDX1)                               0.23       4.87 f
  add_5/U1_1_21/C1 (HADDX1)                               0.23       5.10 f
  add_5/U1_1_22/C1 (HADDX1)                               0.23       5.33 f
  add_5/U1_1_23/C1 (HADDX1)                               0.23       5.56 f
  add_5/U1_1_24/C1 (HADDX1)                               0.23       5.79 f
  add_5/U1_1_25/C1 (HADDX1)                               0.23       6.02 f
  add_5/U1_1_26/C1 (HADDX1)                               0.23       6.25 f
  add_5/U1_1_27/SO (HADDX1)                               0.20       6.44 f
  add_5/SUM[27] (removeSign_DW01_inc_0)                   0.00       6.44 f
  U78/Q (MUX21X1)                                         0.20       6.64 f
  newA[27] (out)                                          0.22       6.86 f
  data arrival time                                                  6.86
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[1] (input port)
  Endpoint: newA[26] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  removeSign         8000                  saed90nm_typ_ht
  removeSign_DW01_inc_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[1] (in)                                               0.00       0.20 r
  U128/ZN (INVX0)                                         0.07       0.27 f
  add_5/A[1] (removeSign_DW01_inc_0)                      0.00       0.27 f
  add_5/U1_1_1/C1 (HADDX1)                                0.24       0.51 f
  add_5/U1_1_2/C1 (HADDX1)                                0.23       0.74 f
  add_5/U1_1_3/C1 (HADDX1)                                0.23       0.97 f
  add_5/U1_1_4/C1 (HADDX1)                                0.23       1.20 f
  add_5/U1_1_5/C1 (HADDX1)                                0.23       1.43 f
  add_5/U1_1_6/C1 (HADDX1)                                0.23       1.66 f
  add_5/U1_1_7/C1 (HADDX1)                                0.23       1.89 f
  add_5/U1_1_8/C1 (HADDX1)                                0.23       2.12 f
  add_5/U1_1_9/C1 (HADDX1)                                0.23       2.35 f
  add_5/U1_1_10/C1 (HADDX1)                               0.23       2.58 f
  add_5/U1_1_11/C1 (HADDX1)                               0.23       2.81 f
  add_5/U1_1_12/C1 (HADDX1)                               0.23       3.04 f
  add_5/U1_1_13/C1 (HADDX1)                               0.23       3.27 f
  add_5/U1_1_14/C1 (HADDX1)                               0.23       3.49 f
  add_5/U1_1_15/C1 (HADDX1)                               0.23       3.72 f
  add_5/U1_1_16/C1 (HADDX1)                               0.23       3.95 f
  add_5/U1_1_17/C1 (HADDX1)                               0.23       4.18 f
  add_5/U1_1_18/C1 (HADDX1)                               0.23       4.41 f
  add_5/U1_1_19/C1 (HADDX1)                               0.23       4.64 f
  add_5/U1_1_20/C1 (HADDX1)                               0.23       4.87 f
  add_5/U1_1_21/C1 (HADDX1)                               0.23       5.10 f
  add_5/U1_1_22/C1 (HADDX1)                               0.23       5.33 f
  add_5/U1_1_23/C1 (HADDX1)                               0.23       5.56 f
  add_5/U1_1_24/C1 (HADDX1)                               0.23       5.79 f
  add_5/U1_1_25/C1 (HADDX1)                               0.23       6.02 f
  add_5/U1_1_26/SO (HADDX1)                               0.20       6.21 f
  add_5/SUM[26] (removeSign_DW01_inc_0)                   0.00       6.21 f
  U79/Q (MUX21X1)                                         0.20       6.41 f
  newA[26] (out)                                          0.22       6.63 f
  data arrival time                                                  6.63
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[1] (input port)
  Endpoint: newA[25] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  removeSign         8000                  saed90nm_typ_ht
  removeSign_DW01_inc_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[1] (in)                                               0.00       0.20 r
  U128/ZN (INVX0)                                         0.07       0.27 f
  add_5/A[1] (removeSign_DW01_inc_0)                      0.00       0.27 f
  add_5/U1_1_1/C1 (HADDX1)                                0.24       0.51 f
  add_5/U1_1_2/C1 (HADDX1)                                0.23       0.74 f
  add_5/U1_1_3/C1 (HADDX1)                                0.23       0.97 f
  add_5/U1_1_4/C1 (HADDX1)                                0.23       1.20 f
  add_5/U1_1_5/C1 (HADDX1)                                0.23       1.43 f
  add_5/U1_1_6/C1 (HADDX1)                                0.23       1.66 f
  add_5/U1_1_7/C1 (HADDX1)                                0.23       1.89 f
  add_5/U1_1_8/C1 (HADDX1)                                0.23       2.12 f
  add_5/U1_1_9/C1 (HADDX1)                                0.23       2.35 f
  add_5/U1_1_10/C1 (HADDX1)                               0.23       2.58 f
  add_5/U1_1_11/C1 (HADDX1)                               0.23       2.81 f
  add_5/U1_1_12/C1 (HADDX1)                               0.23       3.04 f
  add_5/U1_1_13/C1 (HADDX1)                               0.23       3.27 f
  add_5/U1_1_14/C1 (HADDX1)                               0.23       3.49 f
  add_5/U1_1_15/C1 (HADDX1)                               0.23       3.72 f
  add_5/U1_1_16/C1 (HADDX1)                               0.23       3.95 f
  add_5/U1_1_17/C1 (HADDX1)                               0.23       4.18 f
  add_5/U1_1_18/C1 (HADDX1)                               0.23       4.41 f
  add_5/U1_1_19/C1 (HADDX1)                               0.23       4.64 f
  add_5/U1_1_20/C1 (HADDX1)                               0.23       4.87 f
  add_5/U1_1_21/C1 (HADDX1)                               0.23       5.10 f
  add_5/U1_1_22/C1 (HADDX1)                               0.23       5.33 f
  add_5/U1_1_23/C1 (HADDX1)                               0.23       5.56 f
  add_5/U1_1_24/C1 (HADDX1)                               0.23       5.79 f
  add_5/U1_1_25/SO (HADDX1)                               0.20       5.98 f
  add_5/SUM[25] (removeSign_DW01_inc_0)                   0.00       5.98 f
  U80/Q (MUX21X1)                                         0.20       6.18 f
  newA[25] (out)                                          0.22       6.40 f
  data arrival time                                                  6.40
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[1] (input port)
  Endpoint: newA[24] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  removeSign         8000                  saed90nm_typ_ht
  removeSign_DW01_inc_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[1] (in)                                               0.00       0.20 r
  U128/ZN (INVX0)                                         0.07       0.27 f
  add_5/A[1] (removeSign_DW01_inc_0)                      0.00       0.27 f
  add_5/U1_1_1/C1 (HADDX1)                                0.24       0.51 f
  add_5/U1_1_2/C1 (HADDX1)                                0.23       0.74 f
  add_5/U1_1_3/C1 (HADDX1)                                0.23       0.97 f
  add_5/U1_1_4/C1 (HADDX1)                                0.23       1.20 f
  add_5/U1_1_5/C1 (HADDX1)                                0.23       1.43 f
  add_5/U1_1_6/C1 (HADDX1)                                0.23       1.66 f
  add_5/U1_1_7/C1 (HADDX1)                                0.23       1.89 f
  add_5/U1_1_8/C1 (HADDX1)                                0.23       2.12 f
  add_5/U1_1_9/C1 (HADDX1)                                0.23       2.35 f
  add_5/U1_1_10/C1 (HADDX1)                               0.23       2.58 f
  add_5/U1_1_11/C1 (HADDX1)                               0.23       2.81 f
  add_5/U1_1_12/C1 (HADDX1)                               0.23       3.04 f
  add_5/U1_1_13/C1 (HADDX1)                               0.23       3.27 f
  add_5/U1_1_14/C1 (HADDX1)                               0.23       3.49 f
  add_5/U1_1_15/C1 (HADDX1)                               0.23       3.72 f
  add_5/U1_1_16/C1 (HADDX1)                               0.23       3.95 f
  add_5/U1_1_17/C1 (HADDX1)                               0.23       4.18 f
  add_5/U1_1_18/C1 (HADDX1)                               0.23       4.41 f
  add_5/U1_1_19/C1 (HADDX1)                               0.23       4.64 f
  add_5/U1_1_20/C1 (HADDX1)                               0.23       4.87 f
  add_5/U1_1_21/C1 (HADDX1)                               0.23       5.10 f
  add_5/U1_1_22/C1 (HADDX1)                               0.23       5.33 f
  add_5/U1_1_23/C1 (HADDX1)                               0.23       5.56 f
  add_5/U1_1_24/SO (HADDX1)                               0.20       5.75 f
  add_5/SUM[24] (removeSign_DW01_inc_0)                   0.00       5.75 f
  U81/Q (MUX21X1)                                         0.20       5.95 f
  newA[24] (out)                                          0.22       6.17 f
  data arrival time                                                  6.17
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[1] (input port)
  Endpoint: newA[23] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  removeSign         8000                  saed90nm_typ_ht
  removeSign_DW01_inc_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[1] (in)                                               0.00       0.20 r
  U128/ZN (INVX0)                                         0.07       0.27 f
  add_5/A[1] (removeSign_DW01_inc_0)                      0.00       0.27 f
  add_5/U1_1_1/C1 (HADDX1)                                0.24       0.51 f
  add_5/U1_1_2/C1 (HADDX1)                                0.23       0.74 f
  add_5/U1_1_3/C1 (HADDX1)                                0.23       0.97 f
  add_5/U1_1_4/C1 (HADDX1)                                0.23       1.20 f
  add_5/U1_1_5/C1 (HADDX1)                                0.23       1.43 f
  add_5/U1_1_6/C1 (HADDX1)                                0.23       1.66 f
  add_5/U1_1_7/C1 (HADDX1)                                0.23       1.89 f
  add_5/U1_1_8/C1 (HADDX1)                                0.23       2.12 f
  add_5/U1_1_9/C1 (HADDX1)                                0.23       2.35 f
  add_5/U1_1_10/C1 (HADDX1)                               0.23       2.58 f
  add_5/U1_1_11/C1 (HADDX1)                               0.23       2.81 f
  add_5/U1_1_12/C1 (HADDX1)                               0.23       3.04 f
  add_5/U1_1_13/C1 (HADDX1)                               0.23       3.27 f
  add_5/U1_1_14/C1 (HADDX1)                               0.23       3.49 f
  add_5/U1_1_15/C1 (HADDX1)                               0.23       3.72 f
  add_5/U1_1_16/C1 (HADDX1)                               0.23       3.95 f
  add_5/U1_1_17/C1 (HADDX1)                               0.23       4.18 f
  add_5/U1_1_18/C1 (HADDX1)                               0.23       4.41 f
  add_5/U1_1_19/C1 (HADDX1)                               0.23       4.64 f
  add_5/U1_1_20/C1 (HADDX1)                               0.23       4.87 f
  add_5/U1_1_21/C1 (HADDX1)                               0.23       5.10 f
  add_5/U1_1_22/C1 (HADDX1)                               0.23       5.33 f
  add_5/U1_1_23/SO (HADDX1)                               0.20       5.53 f
  add_5/SUM[23] (removeSign_DW01_inc_0)                   0.00       5.53 f
  U82/Q (MUX21X1)                                         0.20       5.72 f
  newA[23] (out)                                          0.22       5.94 f
  data arrival time                                                  5.94
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[1] (input port)
  Endpoint: newA[22] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  removeSign         8000                  saed90nm_typ_ht
  removeSign_DW01_inc_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[1] (in)                                               0.00       0.20 r
  U128/ZN (INVX0)                                         0.07       0.27 f
  add_5/A[1] (removeSign_DW01_inc_0)                      0.00       0.27 f
  add_5/U1_1_1/C1 (HADDX1)                                0.24       0.51 f
  add_5/U1_1_2/C1 (HADDX1)                                0.23       0.74 f
  add_5/U1_1_3/C1 (HADDX1)                                0.23       0.97 f
  add_5/U1_1_4/C1 (HADDX1)                                0.23       1.20 f
  add_5/U1_1_5/C1 (HADDX1)                                0.23       1.43 f
  add_5/U1_1_6/C1 (HADDX1)                                0.23       1.66 f
  add_5/U1_1_7/C1 (HADDX1)                                0.23       1.89 f
  add_5/U1_1_8/C1 (HADDX1)                                0.23       2.12 f
  add_5/U1_1_9/C1 (HADDX1)                                0.23       2.35 f
  add_5/U1_1_10/C1 (HADDX1)                               0.23       2.58 f
  add_5/U1_1_11/C1 (HADDX1)                               0.23       2.81 f
  add_5/U1_1_12/C1 (HADDX1)                               0.23       3.04 f
  add_5/U1_1_13/C1 (HADDX1)                               0.23       3.27 f
  add_5/U1_1_14/C1 (HADDX1)                               0.23       3.49 f
  add_5/U1_1_15/C1 (HADDX1)                               0.23       3.72 f
  add_5/U1_1_16/C1 (HADDX1)                               0.23       3.95 f
  add_5/U1_1_17/C1 (HADDX1)                               0.23       4.18 f
  add_5/U1_1_18/C1 (HADDX1)                               0.23       4.41 f
  add_5/U1_1_19/C1 (HADDX1)                               0.23       4.64 f
  add_5/U1_1_20/C1 (HADDX1)                               0.23       4.87 f
  add_5/U1_1_21/C1 (HADDX1)                               0.23       5.10 f
  add_5/U1_1_22/SO (HADDX1)                               0.20       5.30 f
  add_5/SUM[22] (removeSign_DW01_inc_0)                   0.00       5.30 f
  U83/Q (MUX21X1)                                         0.20       5.49 f
  newA[22] (out)                                          0.22       5.71 f
  data arrival time                                                  5.71
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[1] (input port)
  Endpoint: newA[21] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  removeSign         8000                  saed90nm_typ_ht
  removeSign_DW01_inc_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[1] (in)                                               0.00       0.20 r
  U128/ZN (INVX0)                                         0.07       0.27 f
  add_5/A[1] (removeSign_DW01_inc_0)                      0.00       0.27 f
  add_5/U1_1_1/C1 (HADDX1)                                0.24       0.51 f
  add_5/U1_1_2/C1 (HADDX1)                                0.23       0.74 f
  add_5/U1_1_3/C1 (HADDX1)                                0.23       0.97 f
  add_5/U1_1_4/C1 (HADDX1)                                0.23       1.20 f
  add_5/U1_1_5/C1 (HADDX1)                                0.23       1.43 f
  add_5/U1_1_6/C1 (HADDX1)                                0.23       1.66 f
  add_5/U1_1_7/C1 (HADDX1)                                0.23       1.89 f
  add_5/U1_1_8/C1 (HADDX1)                                0.23       2.12 f
  add_5/U1_1_9/C1 (HADDX1)                                0.23       2.35 f
  add_5/U1_1_10/C1 (HADDX1)                               0.23       2.58 f
  add_5/U1_1_11/C1 (HADDX1)                               0.23       2.81 f
  add_5/U1_1_12/C1 (HADDX1)                               0.23       3.04 f
  add_5/U1_1_13/C1 (HADDX1)                               0.23       3.27 f
  add_5/U1_1_14/C1 (HADDX1)                               0.23       3.49 f
  add_5/U1_1_15/C1 (HADDX1)                               0.23       3.72 f
  add_5/U1_1_16/C1 (HADDX1)                               0.23       3.95 f
  add_5/U1_1_17/C1 (HADDX1)                               0.23       4.18 f
  add_5/U1_1_18/C1 (HADDX1)                               0.23       4.41 f
  add_5/U1_1_19/C1 (HADDX1)                               0.23       4.64 f
  add_5/U1_1_20/C1 (HADDX1)                               0.23       4.87 f
  add_5/U1_1_21/SO (HADDX1)                               0.20       5.07 f
  add_5/SUM[21] (removeSign_DW01_inc_0)                   0.00       5.07 f
  U84/Q (MUX21X1)                                         0.20       5.26 f
  newA[21] (out)                                          0.22       5.48 f
  data arrival time                                                  5.48
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[1] (input port)
  Endpoint: newA[20] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  removeSign         8000                  saed90nm_typ_ht
  removeSign_DW01_inc_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[1] (in)                                               0.00       0.20 r
  U128/ZN (INVX0)                                         0.07       0.27 f
  add_5/A[1] (removeSign_DW01_inc_0)                      0.00       0.27 f
  add_5/U1_1_1/C1 (HADDX1)                                0.24       0.51 f
  add_5/U1_1_2/C1 (HADDX1)                                0.23       0.74 f
  add_5/U1_1_3/C1 (HADDX1)                                0.23       0.97 f
  add_5/U1_1_4/C1 (HADDX1)                                0.23       1.20 f
  add_5/U1_1_5/C1 (HADDX1)                                0.23       1.43 f
  add_5/U1_1_6/C1 (HADDX1)                                0.23       1.66 f
  add_5/U1_1_7/C1 (HADDX1)                                0.23       1.89 f
  add_5/U1_1_8/C1 (HADDX1)                                0.23       2.12 f
  add_5/U1_1_9/C1 (HADDX1)                                0.23       2.35 f
  add_5/U1_1_10/C1 (HADDX1)                               0.23       2.58 f
  add_5/U1_1_11/C1 (HADDX1)                               0.23       2.81 f
  add_5/U1_1_12/C1 (HADDX1)                               0.23       3.04 f
  add_5/U1_1_13/C1 (HADDX1)                               0.23       3.27 f
  add_5/U1_1_14/C1 (HADDX1)                               0.23       3.49 f
  add_5/U1_1_15/C1 (HADDX1)                               0.23       3.72 f
  add_5/U1_1_16/C1 (HADDX1)                               0.23       3.95 f
  add_5/U1_1_17/C1 (HADDX1)                               0.23       4.18 f
  add_5/U1_1_18/C1 (HADDX1)                               0.23       4.41 f
  add_5/U1_1_19/C1 (HADDX1)                               0.23       4.64 f
  add_5/U1_1_20/SO (HADDX1)                               0.20       4.84 f
  add_5/SUM[20] (removeSign_DW01_inc_0)                   0.00       4.84 f
  U85/Q (MUX21X1)                                         0.20       5.03 f
  newA[20] (out)                                          0.22       5.25 f
  data arrival time                                                  5.25
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[1] (input port)
  Endpoint: newA[19] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  removeSign         8000                  saed90nm_typ_ht
  removeSign_DW01_inc_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[1] (in)                                               0.00       0.20 r
  U128/ZN (INVX0)                                         0.07       0.27 f
  add_5/A[1] (removeSign_DW01_inc_0)                      0.00       0.27 f
  add_5/U1_1_1/C1 (HADDX1)                                0.24       0.51 f
  add_5/U1_1_2/C1 (HADDX1)                                0.23       0.74 f
  add_5/U1_1_3/C1 (HADDX1)                                0.23       0.97 f
  add_5/U1_1_4/C1 (HADDX1)                                0.23       1.20 f
  add_5/U1_1_5/C1 (HADDX1)                                0.23       1.43 f
  add_5/U1_1_6/C1 (HADDX1)                                0.23       1.66 f
  add_5/U1_1_7/C1 (HADDX1)                                0.23       1.89 f
  add_5/U1_1_8/C1 (HADDX1)                                0.23       2.12 f
  add_5/U1_1_9/C1 (HADDX1)                                0.23       2.35 f
  add_5/U1_1_10/C1 (HADDX1)                               0.23       2.58 f
  add_5/U1_1_11/C1 (HADDX1)                               0.23       2.81 f
  add_5/U1_1_12/C1 (HADDX1)                               0.23       3.04 f
  add_5/U1_1_13/C1 (HADDX1)                               0.23       3.27 f
  add_5/U1_1_14/C1 (HADDX1)                               0.23       3.49 f
  add_5/U1_1_15/C1 (HADDX1)                               0.23       3.72 f
  add_5/U1_1_16/C1 (HADDX1)                               0.23       3.95 f
  add_5/U1_1_17/C1 (HADDX1)                               0.23       4.18 f
  add_5/U1_1_18/C1 (HADDX1)                               0.23       4.41 f
  add_5/U1_1_19/SO (HADDX1)                               0.20       4.61 f
  add_5/SUM[19] (removeSign_DW01_inc_0)                   0.00       4.61 f
  U87/Q (MUX21X1)                                         0.20       4.81 f
  newA[19] (out)                                          0.22       5.02 f
  data arrival time                                                  5.02
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[1] (input port)
  Endpoint: newA[18] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  removeSign         8000                  saed90nm_typ_ht
  removeSign_DW01_inc_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[1] (in)                                               0.00       0.20 r
  U128/ZN (INVX0)                                         0.07       0.27 f
  add_5/A[1] (removeSign_DW01_inc_0)                      0.00       0.27 f
  add_5/U1_1_1/C1 (HADDX1)                                0.24       0.51 f
  add_5/U1_1_2/C1 (HADDX1)                                0.23       0.74 f
  add_5/U1_1_3/C1 (HADDX1)                                0.23       0.97 f
  add_5/U1_1_4/C1 (HADDX1)                                0.23       1.20 f
  add_5/U1_1_5/C1 (HADDX1)                                0.23       1.43 f
  add_5/U1_1_6/C1 (HADDX1)                                0.23       1.66 f
  add_5/U1_1_7/C1 (HADDX1)                                0.23       1.89 f
  add_5/U1_1_8/C1 (HADDX1)                                0.23       2.12 f
  add_5/U1_1_9/C1 (HADDX1)                                0.23       2.35 f
  add_5/U1_1_10/C1 (HADDX1)                               0.23       2.58 f
  add_5/U1_1_11/C1 (HADDX1)                               0.23       2.81 f
  add_5/U1_1_12/C1 (HADDX1)                               0.23       3.04 f
  add_5/U1_1_13/C1 (HADDX1)                               0.23       3.27 f
  add_5/U1_1_14/C1 (HADDX1)                               0.23       3.49 f
  add_5/U1_1_15/C1 (HADDX1)                               0.23       3.72 f
  add_5/U1_1_16/C1 (HADDX1)                               0.23       3.95 f
  add_5/U1_1_17/C1 (HADDX1)                               0.23       4.18 f
  add_5/U1_1_18/SO (HADDX1)                               0.20       4.38 f
  add_5/SUM[18] (removeSign_DW01_inc_0)                   0.00       4.38 f
  U88/Q (MUX21X1)                                         0.20       4.58 f
  newA[18] (out)                                          0.22       4.80 f
  data arrival time                                                  4.80
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[1] (input port)
  Endpoint: newA[17] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  removeSign         8000                  saed90nm_typ_ht
  removeSign_DW01_inc_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[1] (in)                                               0.00       0.20 r
  U128/ZN (INVX0)                                         0.07       0.27 f
  add_5/A[1] (removeSign_DW01_inc_0)                      0.00       0.27 f
  add_5/U1_1_1/C1 (HADDX1)                                0.24       0.51 f
  add_5/U1_1_2/C1 (HADDX1)                                0.23       0.74 f
  add_5/U1_1_3/C1 (HADDX1)                                0.23       0.97 f
  add_5/U1_1_4/C1 (HADDX1)                                0.23       1.20 f
  add_5/U1_1_5/C1 (HADDX1)                                0.23       1.43 f
  add_5/U1_1_6/C1 (HADDX1)                                0.23       1.66 f
  add_5/U1_1_7/C1 (HADDX1)                                0.23       1.89 f
  add_5/U1_1_8/C1 (HADDX1)                                0.23       2.12 f
  add_5/U1_1_9/C1 (HADDX1)                                0.23       2.35 f
  add_5/U1_1_10/C1 (HADDX1)                               0.23       2.58 f
  add_5/U1_1_11/C1 (HADDX1)                               0.23       2.81 f
  add_5/U1_1_12/C1 (HADDX1)                               0.23       3.04 f
  add_5/U1_1_13/C1 (HADDX1)                               0.23       3.27 f
  add_5/U1_1_14/C1 (HADDX1)                               0.23       3.49 f
  add_5/U1_1_15/C1 (HADDX1)                               0.23       3.72 f
  add_5/U1_1_16/C1 (HADDX1)                               0.23       3.95 f
  add_5/U1_1_17/SO (HADDX1)                               0.20       4.15 f
  add_5/SUM[17] (removeSign_DW01_inc_0)                   0.00       4.15 f
  U89/Q (MUX21X1)                                         0.20       4.35 f
  newA[17] (out)                                          0.22       4.57 f
  data arrival time                                                  4.57
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[1] (input port)
  Endpoint: newA[16] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  removeSign         8000                  saed90nm_typ_ht
  removeSign_DW01_inc_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[1] (in)                                               0.00       0.20 r
  U128/ZN (INVX0)                                         0.07       0.27 f
  add_5/A[1] (removeSign_DW01_inc_0)                      0.00       0.27 f
  add_5/U1_1_1/C1 (HADDX1)                                0.24       0.51 f
  add_5/U1_1_2/C1 (HADDX1)                                0.23       0.74 f
  add_5/U1_1_3/C1 (HADDX1)                                0.23       0.97 f
  add_5/U1_1_4/C1 (HADDX1)                                0.23       1.20 f
  add_5/U1_1_5/C1 (HADDX1)                                0.23       1.43 f
  add_5/U1_1_6/C1 (HADDX1)                                0.23       1.66 f
  add_5/U1_1_7/C1 (HADDX1)                                0.23       1.89 f
  add_5/U1_1_8/C1 (HADDX1)                                0.23       2.12 f
  add_5/U1_1_9/C1 (HADDX1)                                0.23       2.35 f
  add_5/U1_1_10/C1 (HADDX1)                               0.23       2.58 f
  add_5/U1_1_11/C1 (HADDX1)                               0.23       2.81 f
  add_5/U1_1_12/C1 (HADDX1)                               0.23       3.04 f
  add_5/U1_1_13/C1 (HADDX1)                               0.23       3.27 f
  add_5/U1_1_14/C1 (HADDX1)                               0.23       3.49 f
  add_5/U1_1_15/C1 (HADDX1)                               0.23       3.72 f
  add_5/U1_1_16/SO (HADDX1)                               0.20       3.92 f
  add_5/SUM[16] (removeSign_DW01_inc_0)                   0.00       3.92 f
  U90/Q (MUX21X1)                                         0.20       4.12 f
  newA[16] (out)                                          0.22       4.34 f
  data arrival time                                                  4.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[1] (input port)
  Endpoint: newA[15] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  removeSign         8000                  saed90nm_typ_ht
  removeSign_DW01_inc_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[1] (in)                                               0.00       0.20 r
  U128/ZN (INVX0)                                         0.07       0.27 f
  add_5/A[1] (removeSign_DW01_inc_0)                      0.00       0.27 f
  add_5/U1_1_1/C1 (HADDX1)                                0.24       0.51 f
  add_5/U1_1_2/C1 (HADDX1)                                0.23       0.74 f
  add_5/U1_1_3/C1 (HADDX1)                                0.23       0.97 f
  add_5/U1_1_4/C1 (HADDX1)                                0.23       1.20 f
  add_5/U1_1_5/C1 (HADDX1)                                0.23       1.43 f
  add_5/U1_1_6/C1 (HADDX1)                                0.23       1.66 f
  add_5/U1_1_7/C1 (HADDX1)                                0.23       1.89 f
  add_5/U1_1_8/C1 (HADDX1)                                0.23       2.12 f
  add_5/U1_1_9/C1 (HADDX1)                                0.23       2.35 f
  add_5/U1_1_10/C1 (HADDX1)                               0.23       2.58 f
  add_5/U1_1_11/C1 (HADDX1)                               0.23       2.81 f
  add_5/U1_1_12/C1 (HADDX1)                               0.23       3.04 f
  add_5/U1_1_13/C1 (HADDX1)                               0.23       3.27 f
  add_5/U1_1_14/C1 (HADDX1)                               0.23       3.49 f
  add_5/U1_1_15/SO (HADDX1)                               0.20       3.69 f
  add_5/SUM[15] (removeSign_DW01_inc_0)                   0.00       3.69 f
  U91/Q (MUX21X1)                                         0.20       3.89 f
  newA[15] (out)                                          0.22       4.11 f
  data arrival time                                                  4.11
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[1] (input port)
  Endpoint: newA[14] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  removeSign         8000                  saed90nm_typ_ht
  removeSign_DW01_inc_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[1] (in)                                               0.00       0.20 r
  U128/ZN (INVX0)                                         0.07       0.27 f
  add_5/A[1] (removeSign_DW01_inc_0)                      0.00       0.27 f
  add_5/U1_1_1/C1 (HADDX1)                                0.24       0.51 f
  add_5/U1_1_2/C1 (HADDX1)                                0.23       0.74 f
  add_5/U1_1_3/C1 (HADDX1)                                0.23       0.97 f
  add_5/U1_1_4/C1 (HADDX1)                                0.23       1.20 f
  add_5/U1_1_5/C1 (HADDX1)                                0.23       1.43 f
  add_5/U1_1_6/C1 (HADDX1)                                0.23       1.66 f
  add_5/U1_1_7/C1 (HADDX1)                                0.23       1.89 f
  add_5/U1_1_8/C1 (HADDX1)                                0.23       2.12 f
  add_5/U1_1_9/C1 (HADDX1)                                0.23       2.35 f
  add_5/U1_1_10/C1 (HADDX1)                               0.23       2.58 f
  add_5/U1_1_11/C1 (HADDX1)                               0.23       2.81 f
  add_5/U1_1_12/C1 (HADDX1)                               0.23       3.04 f
  add_5/U1_1_13/C1 (HADDX1)                               0.23       3.27 f
  add_5/U1_1_14/SO (HADDX1)                               0.20       3.46 f
  add_5/SUM[14] (removeSign_DW01_inc_0)                   0.00       3.46 f
  U92/Q (MUX21X1)                                         0.20       3.66 f
  newA[14] (out)                                          0.22       3.88 f
  data arrival time                                                  3.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[1] (input port)
  Endpoint: newA[13] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  removeSign         8000                  saed90nm_typ_ht
  removeSign_DW01_inc_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[1] (in)                                               0.00       0.20 r
  U128/ZN (INVX0)                                         0.07       0.27 f
  add_5/A[1] (removeSign_DW01_inc_0)                      0.00       0.27 f
  add_5/U1_1_1/C1 (HADDX1)                                0.24       0.51 f
  add_5/U1_1_2/C1 (HADDX1)                                0.23       0.74 f
  add_5/U1_1_3/C1 (HADDX1)                                0.23       0.97 f
  add_5/U1_1_4/C1 (HADDX1)                                0.23       1.20 f
  add_5/U1_1_5/C1 (HADDX1)                                0.23       1.43 f
  add_5/U1_1_6/C1 (HADDX1)                                0.23       1.66 f
  add_5/U1_1_7/C1 (HADDX1)                                0.23       1.89 f
  add_5/U1_1_8/C1 (HADDX1)                                0.23       2.12 f
  add_5/U1_1_9/C1 (HADDX1)                                0.23       2.35 f
  add_5/U1_1_10/C1 (HADDX1)                               0.23       2.58 f
  add_5/U1_1_11/C1 (HADDX1)                               0.23       2.81 f
  add_5/U1_1_12/C1 (HADDX1)                               0.23       3.04 f
  add_5/U1_1_13/SO (HADDX1)                               0.20       3.23 f
  add_5/SUM[13] (removeSign_DW01_inc_0)                   0.00       3.23 f
  U93/Q (MUX21X1)                                         0.20       3.43 f
  newA[13] (out)                                          0.22       3.65 f
  data arrival time                                                  3.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[1] (input port)
  Endpoint: newA[12] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  removeSign         8000                  saed90nm_typ_ht
  removeSign_DW01_inc_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[1] (in)                                               0.00       0.20 r
  U128/ZN (INVX0)                                         0.07       0.27 f
  add_5/A[1] (removeSign_DW01_inc_0)                      0.00       0.27 f
  add_5/U1_1_1/C1 (HADDX1)                                0.24       0.51 f
  add_5/U1_1_2/C1 (HADDX1)                                0.23       0.74 f
  add_5/U1_1_3/C1 (HADDX1)                                0.23       0.97 f
  add_5/U1_1_4/C1 (HADDX1)                                0.23       1.20 f
  add_5/U1_1_5/C1 (HADDX1)                                0.23       1.43 f
  add_5/U1_1_6/C1 (HADDX1)                                0.23       1.66 f
  add_5/U1_1_7/C1 (HADDX1)                                0.23       1.89 f
  add_5/U1_1_8/C1 (HADDX1)                                0.23       2.12 f
  add_5/U1_1_9/C1 (HADDX1)                                0.23       2.35 f
  add_5/U1_1_10/C1 (HADDX1)                               0.23       2.58 f
  add_5/U1_1_11/C1 (HADDX1)                               0.23       2.81 f
  add_5/U1_1_12/SO (HADDX1)                               0.20       3.00 f
  add_5/SUM[12] (removeSign_DW01_inc_0)                   0.00       3.00 f
  U94/Q (MUX21X1)                                         0.20       3.20 f
  newA[12] (out)                                          0.22       3.42 f
  data arrival time                                                  3.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[1] (input port)
  Endpoint: newA[11] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  removeSign         8000                  saed90nm_typ_ht
  removeSign_DW01_inc_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[1] (in)                                               0.00       0.20 r
  U128/ZN (INVX0)                                         0.07       0.27 f
  add_5/A[1] (removeSign_DW01_inc_0)                      0.00       0.27 f
  add_5/U1_1_1/C1 (HADDX1)                                0.24       0.51 f
  add_5/U1_1_2/C1 (HADDX1)                                0.23       0.74 f
  add_5/U1_1_3/C1 (HADDX1)                                0.23       0.97 f
  add_5/U1_1_4/C1 (HADDX1)                                0.23       1.20 f
  add_5/U1_1_5/C1 (HADDX1)                                0.23       1.43 f
  add_5/U1_1_6/C1 (HADDX1)                                0.23       1.66 f
  add_5/U1_1_7/C1 (HADDX1)                                0.23       1.89 f
  add_5/U1_1_8/C1 (HADDX1)                                0.23       2.12 f
  add_5/U1_1_9/C1 (HADDX1)                                0.23       2.35 f
  add_5/U1_1_10/C1 (HADDX1)                               0.23       2.58 f
  add_5/U1_1_11/SO (HADDX1)                               0.20       2.77 f
  add_5/SUM[11] (removeSign_DW01_inc_0)                   0.00       2.77 f
  U95/Q (MUX21X1)                                         0.20       2.97 f
  newA[11] (out)                                          0.22       3.19 f
  data arrival time                                                  3.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[1] (input port)
  Endpoint: newA[10] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  removeSign         8000                  saed90nm_typ_ht
  removeSign_DW01_inc_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[1] (in)                                               0.00       0.20 r
  U128/ZN (INVX0)                                         0.07       0.27 f
  add_5/A[1] (removeSign_DW01_inc_0)                      0.00       0.27 f
  add_5/U1_1_1/C1 (HADDX1)                                0.24       0.51 f
  add_5/U1_1_2/C1 (HADDX1)                                0.23       0.74 f
  add_5/U1_1_3/C1 (HADDX1)                                0.23       0.97 f
  add_5/U1_1_4/C1 (HADDX1)                                0.23       1.20 f
  add_5/U1_1_5/C1 (HADDX1)                                0.23       1.43 f
  add_5/U1_1_6/C1 (HADDX1)                                0.23       1.66 f
  add_5/U1_1_7/C1 (HADDX1)                                0.23       1.89 f
  add_5/U1_1_8/C1 (HADDX1)                                0.23       2.12 f
  add_5/U1_1_9/C1 (HADDX1)                                0.23       2.35 f
  add_5/U1_1_10/SO (HADDX1)                               0.20       2.54 f
  add_5/SUM[10] (removeSign_DW01_inc_0)                   0.00       2.54 f
  U96/Q (MUX21X1)                                         0.20       2.74 f
  newA[10] (out)                                          0.22       2.96 f
  data arrival time                                                  2.96
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[1] (input port)
  Endpoint: newA[9] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  removeSign         8000                  saed90nm_typ_ht
  removeSign_DW01_inc_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[1] (in)                                               0.00       0.20 r
  U128/ZN (INVX0)                                         0.07       0.27 f
  add_5/A[1] (removeSign_DW01_inc_0)                      0.00       0.27 f
  add_5/U1_1_1/C1 (HADDX1)                                0.24       0.51 f
  add_5/U1_1_2/C1 (HADDX1)                                0.23       0.74 f
  add_5/U1_1_3/C1 (HADDX1)                                0.23       0.97 f
  add_5/U1_1_4/C1 (HADDX1)                                0.23       1.20 f
  add_5/U1_1_5/C1 (HADDX1)                                0.23       1.43 f
  add_5/U1_1_6/C1 (HADDX1)                                0.23       1.66 f
  add_5/U1_1_7/C1 (HADDX1)                                0.23       1.89 f
  add_5/U1_1_8/C1 (HADDX1)                                0.23       2.12 f
  add_5/U1_1_9/SO (HADDX1)                                0.20       2.31 f
  add_5/SUM[9] (removeSign_DW01_inc_0)                    0.00       2.31 f
  U66/Q (MUX21X1)                                         0.20       2.51 f
  newA[9] (out)                                           0.22       2.73 f
  data arrival time                                                  2.73
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[1] (input port)
  Endpoint: newA[8] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  removeSign         8000                  saed90nm_typ_ht
  removeSign_DW01_inc_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[1] (in)                                               0.00       0.20 r
  U128/ZN (INVX0)                                         0.07       0.27 f
  add_5/A[1] (removeSign_DW01_inc_0)                      0.00       0.27 f
  add_5/U1_1_1/C1 (HADDX1)                                0.24       0.51 f
  add_5/U1_1_2/C1 (HADDX1)                                0.23       0.74 f
  add_5/U1_1_3/C1 (HADDX1)                                0.23       0.97 f
  add_5/U1_1_4/C1 (HADDX1)                                0.23       1.20 f
  add_5/U1_1_5/C1 (HADDX1)                                0.23       1.43 f
  add_5/U1_1_6/C1 (HADDX1)                                0.23       1.66 f
  add_5/U1_1_7/C1 (HADDX1)                                0.23       1.89 f
  add_5/U1_1_8/SO (HADDX1)                                0.20       2.09 f
  add_5/SUM[8] (removeSign_DW01_inc_0)                    0.00       2.09 f
  U67/Q (MUX21X1)                                         0.20       2.28 f
  newA[8] (out)                                           0.22       2.50 f
  data arrival time                                                  2.50
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[1] (input port)
  Endpoint: newA[7] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  removeSign         8000                  saed90nm_typ_ht
  removeSign_DW01_inc_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[1] (in)                                               0.00       0.20 r
  U128/ZN (INVX0)                                         0.07       0.27 f
  add_5/A[1] (removeSign_DW01_inc_0)                      0.00       0.27 f
  add_5/U1_1_1/C1 (HADDX1)                                0.24       0.51 f
  add_5/U1_1_2/C1 (HADDX1)                                0.23       0.74 f
  add_5/U1_1_3/C1 (HADDX1)                                0.23       0.97 f
  add_5/U1_1_4/C1 (HADDX1)                                0.23       1.20 f
  add_5/U1_1_5/C1 (HADDX1)                                0.23       1.43 f
  add_5/U1_1_6/C1 (HADDX1)                                0.23       1.66 f
  add_5/U1_1_7/SO (HADDX1)                                0.20       1.86 f
  add_5/SUM[7] (removeSign_DW01_inc_0)                    0.00       1.86 f
  U68/Q (MUX21X1)                                         0.20       2.05 f
  newA[7] (out)                                           0.22       2.27 f
  data arrival time                                                  2.27
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[1] (input port)
  Endpoint: newA[6] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  removeSign         8000                  saed90nm_typ_ht
  removeSign_DW01_inc_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[1] (in)                                               0.00       0.20 r
  U128/ZN (INVX0)                                         0.07       0.27 f
  add_5/A[1] (removeSign_DW01_inc_0)                      0.00       0.27 f
  add_5/U1_1_1/C1 (HADDX1)                                0.24       0.51 f
  add_5/U1_1_2/C1 (HADDX1)                                0.23       0.74 f
  add_5/U1_1_3/C1 (HADDX1)                                0.23       0.97 f
  add_5/U1_1_4/C1 (HADDX1)                                0.23       1.20 f
  add_5/U1_1_5/C1 (HADDX1)                                0.23       1.43 f
  add_5/U1_1_6/SO (HADDX1)                                0.20       1.63 f
  add_5/SUM[6] (removeSign_DW01_inc_0)                    0.00       1.63 f
  U69/Q (MUX21X1)                                         0.20       1.82 f
  newA[6] (out)                                           0.22       2.04 f
  data arrival time                                                  2.04
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[1] (input port)
  Endpoint: newA[5] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  removeSign         8000                  saed90nm_typ_ht
  removeSign_DW01_inc_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[1] (in)                                               0.00       0.20 r
  U128/ZN (INVX0)                                         0.07       0.27 f
  add_5/A[1] (removeSign_DW01_inc_0)                      0.00       0.27 f
  add_5/U1_1_1/C1 (HADDX1)                                0.24       0.51 f
  add_5/U1_1_2/C1 (HADDX1)                                0.23       0.74 f
  add_5/U1_1_3/C1 (HADDX1)                                0.23       0.97 f
  add_5/U1_1_4/C1 (HADDX1)                                0.23       1.20 f
  add_5/U1_1_5/SO (HADDX1)                                0.20       1.40 f
  add_5/SUM[5] (removeSign_DW01_inc_0)                    0.00       1.40 f
  U70/Q (MUX21X1)                                         0.20       1.59 f
  newA[5] (out)                                           0.22       1.81 f
  data arrival time                                                  1.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[1] (input port)
  Endpoint: newA[4] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  removeSign         8000                  saed90nm_typ_ht
  removeSign_DW01_inc_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[1] (in)                                               0.00       0.20 r
  U128/ZN (INVX0)                                         0.07       0.27 f
  add_5/A[1] (removeSign_DW01_inc_0)                      0.00       0.27 f
  add_5/U1_1_1/C1 (HADDX1)                                0.24       0.51 f
  add_5/U1_1_2/C1 (HADDX1)                                0.23       0.74 f
  add_5/U1_1_3/C1 (HADDX1)                                0.23       0.97 f
  add_5/U1_1_4/SO (HADDX1)                                0.20       1.17 f
  add_5/SUM[4] (removeSign_DW01_inc_0)                    0.00       1.17 f
  U71/Q (MUX21X1)                                         0.20       1.36 f
  newA[4] (out)                                           0.22       1.58 f
  data arrival time                                                  1.58
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[1] (input port)
  Endpoint: newA[3] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  removeSign         8000                  saed90nm_typ_ht
  removeSign_DW01_inc_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[1] (in)                                               0.00       0.20 r
  U128/ZN (INVX0)                                         0.07       0.27 f
  add_5/A[1] (removeSign_DW01_inc_0)                      0.00       0.27 f
  add_5/U1_1_1/C1 (HADDX1)                                0.24       0.51 f
  add_5/U1_1_2/C1 (HADDX1)                                0.23       0.74 f
  add_5/U1_1_3/SO (HADDX1)                                0.20       0.94 f
  add_5/SUM[3] (removeSign_DW01_inc_0)                    0.00       0.94 f
  U72/Q (MUX21X1)                                         0.20       1.14 f
  newA[3] (out)                                           0.22       1.35 f
  data arrival time                                                  1.35
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[1] (input port)
  Endpoint: newA[2] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  removeSign         8000                  saed90nm_typ_ht
  removeSign_DW01_inc_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[1] (in)                                               0.00       0.20 r
  U128/ZN (INVX0)                                         0.07       0.27 f
  add_5/A[1] (removeSign_DW01_inc_0)                      0.00       0.27 f
  add_5/U1_1_1/C1 (HADDX1)                                0.24       0.51 f
  add_5/U1_1_2/SO (HADDX1)                                0.20       0.71 f
  add_5/SUM[2] (removeSign_DW01_inc_0)                    0.00       0.71 f
  U75/Q (MUX21X1)                                         0.20       0.91 f
  newA[2] (out)                                           0.22       1.13 f
  data arrival time                                                  1.13
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[31] (input port)
  Endpoint: newA[1] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  removeSign         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  a[31] (in)                               0.00       0.20 r
  U86/Q (MUX21X1)                          0.51       0.71 f
  newA[1] (out)                            0.22       0.93 f
  data arrival time                                   0.93
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[31] (input port)
  Endpoint: newA[0] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  removeSign         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  a[31] (in)                               0.00       0.20 r
  U97/Q (MUX21X1)                          0.51       0.71 f
  newA[0] (out)                            0.22       0.93 f
  data arrival time                                   0.93
  -----------------------------------------------------------
  (Path is unconstrained)


1
