Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: mem_buffer.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mem_buffer.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mem_buffer"
Output Format                      : NGC
Target Device                      : xc7k325t-2L-ffg676

---- Source Options
Top Module Name                    : mem_buffer
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "F:\MyProgramme\0arch\PCPU\mem_buffer.v" into library work
Parsing module <mem_buffer>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mem_buffer>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mem_buffer>.
    Related source file is "F:\MyProgramme\0arch\PCPU\mem_buffer.v".
        INIT = 3'b000
        RW0 = 3'b001
        RW1 = 3'b010
        RW2 = 3'b011
        RW3 = 3'b100
        FIN = 3'b101
    Found 3-bit register for signal <state>.
    Found 2-bit register for signal <op_>.
    Found 32-bit register for signal <addr_>.
    Found 32-bit register for signal <buf0>.
    Found 32-bit register for signal <buf1>.
    Found 32-bit register for signal <buf2>.
    Found 32-bit register for signal <buf3>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 11                                             |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit 7-to-1 multiplexer for signal <bus_addr> created at line 91.
    Found 32-bit 4-to-1 multiplexer for signal <bus_wdata> created at line 151.
    Summary:
	inferred 162 D-type flip-flop(s).
	inferred  22 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mem_buffer> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 6
 2-bit register                                        : 1
 32-bit register                                       : 5
# Multiplexers                                         : 22
 1-bit 2-to-1 multiplexer                              : 16
 32-bit 2-to-1 multiplexer                             : 4
 32-bit 4-to-1 multiplexer                             : 1
 32-bit 7-to-1 multiplexer                             : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <addr__0> of sequential type is unconnected in block <mem_buffer>.
WARNING:Xst:2677 - Node <addr__1> of sequential type is unconnected in block <mem_buffer>.
WARNING:Xst:2677 - Node <addr__2> of sequential type is unconnected in block <mem_buffer>.
WARNING:Xst:2677 - Node <addr__3> of sequential type is unconnected in block <mem_buffer>.
WARNING:Xst:2677 - Node <addr__0> of sequential type is unconnected in block <mem_buffer>.
WARNING:Xst:2677 - Node <addr__1> of sequential type is unconnected in block <mem_buffer>.
WARNING:Xst:2677 - Node <addr__2> of sequential type is unconnected in block <mem_buffer>.
WARNING:Xst:2677 - Node <addr__3> of sequential type is unconnected in block <mem_buffer>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 158
 Flip-Flops                                            : 158
# Multiplexers                                         : 53
 1-bit 2-to-1 multiplexer                              : 16
 1-bit 4-to-1 multiplexer                              : 32
 32-bit 2-to-1 multiplexer                             : 4
 32-bit 7-to-1 multiplexer                             : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
-------------------

Optimizing unit <mem_buffer> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mem_buffer, actual ratio is 0.
FlipFlop state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop state_FSM_FFd2 has been replicated 1 time(s)
FlipFlop state_FSM_FFd3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 164
 Flip-Flops                                            : 164

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mem_buffer.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 361
#      GND                         : 1
#      INV                         : 4
#      LUT2                        : 1
#      LUT3                        : 2
#      LUT4                        : 34
#      LUT5                        : 158
#      LUT6                        : 161
# FlipFlops/Latches                : 164
#      FD                          : 30
#      FDC                         : 6
#      FDE                         : 128
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 387
#      IBUF                        : 192
#      OBUF                        : 195

Device utilization summary:
---------------------------

Selected Device : 7k325tffg676-2l 


Slice Logic Utilization: 
 Number of Slice Registers:             164  out of  407600     0%  
 Number of Slice LUTs:                  360  out of  203800     0%  
    Number used as Logic:               360  out of  203800     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    360
   Number with an unused Flip Flop:     196  out of    360    54%  
   Number with an unused LUT:             0  out of    360     0%  
   Number of fully used LUT-FF pairs:   164  out of    360    45%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                         392
 Number of bonded IOBs:                 388  out of    400    97%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 164   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 1.345ns (Maximum Frequency: 743.306MHz)
   Minimum input arrival time before clock: 1.039ns
   Maximum output required time after clock: 2.075ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.345ns (frequency: 743.306MHz)
  Total number of paths / destination ports: 1290 / 292
-------------------------------------------------------------------------
Delay:               1.345ns (Levels of Logic = 2)
  Source:            state_FSM_FFd1 (FF)
  Destination:       buf0_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: state_FSM_FFd1 to buf0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q            292   0.236   0.673  state_FSM_FFd1 (state_FSM_FFd1)
     LUT5:I2->O            1   0.043   0.350  Mmux_buf0[31]_mem_wdata[31]_mux_36_OUT321 (buf0[31]_mem_wdata[31]_mux_36_OUT<9>)
     LUT6:I5->O            1   0.043   0.000  buf0_9_dpot (buf0_9_dpot)
     FDE:D                    -0.000          buf0_9
    ----------------------------------------
    Total                      1.345ns (0.322ns logic, 1.023ns route)
                                       (23.9% logic, 76.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 302 / 170
-------------------------------------------------------------------------
Offset:              1.039ns (Levels of Logic = 3)
  Source:            mem_wdata<0> (PAD)
  Destination:       buf0_0 (FF)
  Destination Clock: clk rising

  Data Path: mem_wdata<0> to buf0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.000   0.603  mem_wdata_0_IBUF (mem_wdata_0_IBUF)
     LUT5:I0->O            1   0.043   0.350  Mmux_buf0[31]_mem_wdata[31]_mux_36_OUT11 (buf0[31]_mem_wdata[31]_mux_36_OUT<0>)
     LUT6:I5->O            1   0.043   0.000  buf0_0_dpot (buf0_0_dpot)
     FDE:D                    -0.000          buf0_0
    ----------------------------------------
    Total                      1.039ns (0.086ns logic, 0.953ns route)
                                       (8.3% logic, 91.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 640 / 193
-------------------------------------------------------------------------
Offset:              2.075ns (Levels of Logic = 3)
  Source:            op__1 (FF)
  Destination:       bus_wdata<31> (PAD)
  Source Clock:      clk rising

  Data Path: op__1 to bus_wdata<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q             133   0.236   0.671  op__1 (op__1)
     LUT4:I0->O           32   0.043   0.743  Mmux_wdata_s<0>11 (wdata_s<0>)
     LUT6:I0->O            1   0.043   0.339  mux101110 (bus_wdata_1_OBUF)
     OBUF:I->O                 0.000          bus_wdata_1_OBUF (bus_wdata<1>)
    ----------------------------------------
    Total                      2.075ns (0.322ns logic, 1.753ns route)
                                       (15.5% logic, 84.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.345|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 12.42 secs
 
--> 

Total memory usage is 445560 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    0 (   0 filtered)

