Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Jun  4 07:46:21 2025
| Host         : DESKTOP-MVBP66S running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab4_control_sets_placed.rpt
| Design       : lab4
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              38 |           16 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              54 |           13 |
| Yes          | No                    | Yes                    |              19 |            6 |
| Yes          | Yes                   | No                     |              33 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+----------------------------+----------------------+------------------+----------------+--------------+
|   Clock Signal   |        Enable Signal       |   Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+----------------------------+----------------------+------------------+----------------+--------------+
|  clk_i_IBUF_BUFG |                            |                      |                1 |              1 |         1.00 |
|  clk_i_IBUF_BUFG | seg_state[1]_i_1_n_0       | led7_an_o[0]_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_i_IBUF_BUFG | seg_state[1]_i_1_n_0       | led7_an_o[3]_i_1_n_0 |                1 |              2 |         2.00 |
|  clk_i_IBUF_BUFG | de/E[0]                    | rst_i_IBUF           |                1 |              4 |         4.00 |
|  clk_i_IBUF_BUFG | de/h_10_reg[1]_1[0]        | rst_i_IBUF           |                1 |              4 |         4.00 |
|  clk_i_IBUF_BUFG | min_10                     | rst_i_IBUF           |                1 |              4 |         4.00 |
|  clk_i_IBUF_BUFG | sec                        | rst_i_IBUF           |                3 |              7 |         2.33 |
|  clk_i_IBUF_BUFG | led7_translated[7]_i_1_n_0 |                      |                1 |              7 |         7.00 |
|  clk_i_IBUF_BUFG | seg_state[1]_i_1_n_0       |                      |                4 |             15 |         3.75 |
|  clk_i_IBUF_BUFG | count_2[31]_i_2_n_0        | count_2[31]_i_1_n_0  |                8 |             30 |         3.75 |
|  clk_i_IBUF_BUFG | de/count                   |                      |                8 |             32 |         4.00 |
|  clk_i_IBUF_BUFG |                            | rst_i_IBUF           |               16 |             38 |         2.38 |
+------------------+----------------------------+----------------------+------------------+----------------+--------------+


