
pwm_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005574  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008f4  08005758  08005758  00015758  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800604c  0800604c  0002008c  2**0
                  CONTENTS
  4 .ARM          00000000  0800604c  0800604c  0002008c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800604c  0800604c  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800604c  0800604c  0001604c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006050  08006050  00016050  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  08006054  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000069c  2000008c  080060e0  0002008c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000728  080060e0  00020728  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000137b1  00000000  00000000  000200b5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002a8f  00000000  00000000  00033866  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001150  00000000  00000000  000362f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001040  00000000  00000000  00037448  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000043d5  00000000  00000000  00038488  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000f673  00000000  00000000  0003c85d  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0009c70e  00000000  00000000  0004bed0  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000e85de  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005010  00000000  00000000  000e865c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	2000008c 	.word	0x2000008c
 8000200:	00000000 	.word	0x00000000
 8000204:	08005740 	.word	0x08005740

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000090 	.word	0x20000090
 8000220:	08005740 	.word	0x08005740

08000224 <HAL_UART_RxCpltCallback>:
unsigned int  UART3_Rx_cnt = 0;                   //USART1Êé•ÂèóÊï∞ÊçÆËÆ°Êï∞Âô®
unsigned char UART3_temp[REC_LENGTH] = {0};       //USART1Êé•Êî∂Êï∞ÊçÆÁºìÂ≠ò


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000224:	b580      	push	{r7, lr}
 8000226:	b082      	sub	sp, #8
 8000228:	af00      	add	r7, sp, #0
 800022a:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART3)
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	681b      	ldr	r3, [r3, #0]
 8000230:	4a10      	ldr	r2, [pc, #64]	; (8000274 <HAL_UART_RxCpltCallback+0x50>)
 8000232:	4293      	cmp	r3, r2
 8000234:	d11a      	bne.n	800026c <HAL_UART_RxCpltCallback+0x48>
  {
    UART3_Rx_Buf[UART3_Rx_cnt++] = UART3_temp[0];
 8000236:	4b10      	ldr	r3, [pc, #64]	; (8000278 <HAL_UART_RxCpltCallback+0x54>)
 8000238:	681b      	ldr	r3, [r3, #0]
 800023a:	1c5a      	adds	r2, r3, #1
 800023c:	490e      	ldr	r1, [pc, #56]	; (8000278 <HAL_UART_RxCpltCallback+0x54>)
 800023e:	600a      	str	r2, [r1, #0]
 8000240:	4a0e      	ldr	r2, [pc, #56]	; (800027c <HAL_UART_RxCpltCallback+0x58>)
 8000242:	7811      	ldrb	r1, [r2, #0]
 8000244:	4a0e      	ldr	r2, [pc, #56]	; (8000280 <HAL_UART_RxCpltCallback+0x5c>)
 8000246:	54d1      	strb	r1, [r2, r3]
    printf("%d",UART3_temp[0]);
 8000248:	4b0c      	ldr	r3, [pc, #48]	; (800027c <HAL_UART_RxCpltCallback+0x58>)
 800024a:	781b      	ldrb	r3, [r3, #0]
 800024c:	4619      	mov	r1, r3
 800024e:	480d      	ldr	r0, [pc, #52]	; (8000284 <HAL_UART_RxCpltCallback+0x60>)
 8000250:	f004 f9c4 	bl	80045dc <iprintf>
    if(UART3_Rx_cnt >= 6)
 8000254:	4b08      	ldr	r3, [pc, #32]	; (8000278 <HAL_UART_RxCpltCallback+0x54>)
 8000256:	681b      	ldr	r3, [r3, #0]
 8000258:	2b05      	cmp	r3, #5
 800025a:	d902      	bls.n	8000262 <HAL_UART_RxCpltCallback+0x3e>
    {
    	UART3_Rx_cnt = 0;
 800025c:	4b06      	ldr	r3, [pc, #24]	; (8000278 <HAL_UART_RxCpltCallback+0x54>)
 800025e:	2200      	movs	r2, #0
 8000260:	601a      	str	r2, [r3, #0]
//    printf("%x ",UART3_Rx_Buf[5]);
//    if(0x0a == UART3_temp[0])
//    {
//      UART3_Rx_flg = 1;
//    }
    HAL_UART_Receive_IT(&huart3,(uint8_t *)UART3_temp,REC_LENGTH);
 8000262:	2201      	movs	r2, #1
 8000264:	4905      	ldr	r1, [pc, #20]	; (800027c <HAL_UART_RxCpltCallback+0x58>)
 8000266:	4808      	ldr	r0, [pc, #32]	; (8000288 <HAL_UART_RxCpltCallback+0x64>)
 8000268:	f003 fd2c 	bl	8003cc4 <HAL_UART_Receive_IT>
  }
}
 800026c:	bf00      	nop
 800026e:	3708      	adds	r7, #8
 8000270:	46bd      	mov	sp, r7
 8000272:	bd80      	pop	{r7, pc}
 8000274:	40004800 	.word	0x40004800
 8000278:	200004a8 	.word	0x200004a8
 800027c:	200004ac 	.word	0x200004ac
 8000280:	200000a8 	.word	0x200000a8
 8000284:	08005758 	.word	0x08005758
 8000288:	20000698 	.word	0x20000698

0800028c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 800028c:	b580      	push	{r7, lr}
 800028e:	b088      	sub	sp, #32
 8000290:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000292:	f107 0310 	add.w	r3, r7, #16
 8000296:	2200      	movs	r2, #0
 8000298:	601a      	str	r2, [r3, #0]
 800029a:	605a      	str	r2, [r3, #4]
 800029c:	609a      	str	r2, [r3, #8]
 800029e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002a0:	4b37      	ldr	r3, [pc, #220]	; (8000380 <MX_GPIO_Init+0xf4>)
 80002a2:	699b      	ldr	r3, [r3, #24]
 80002a4:	4a36      	ldr	r2, [pc, #216]	; (8000380 <MX_GPIO_Init+0xf4>)
 80002a6:	f043 0304 	orr.w	r3, r3, #4
 80002aa:	6193      	str	r3, [r2, #24]
 80002ac:	4b34      	ldr	r3, [pc, #208]	; (8000380 <MX_GPIO_Init+0xf4>)
 80002ae:	699b      	ldr	r3, [r3, #24]
 80002b0:	f003 0304 	and.w	r3, r3, #4
 80002b4:	60fb      	str	r3, [r7, #12]
 80002b6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80002b8:	4b31      	ldr	r3, [pc, #196]	; (8000380 <MX_GPIO_Init+0xf4>)
 80002ba:	699b      	ldr	r3, [r3, #24]
 80002bc:	4a30      	ldr	r2, [pc, #192]	; (8000380 <MX_GPIO_Init+0xf4>)
 80002be:	f043 0308 	orr.w	r3, r3, #8
 80002c2:	6193      	str	r3, [r2, #24]
 80002c4:	4b2e      	ldr	r3, [pc, #184]	; (8000380 <MX_GPIO_Init+0xf4>)
 80002c6:	699b      	ldr	r3, [r3, #24]
 80002c8:	f003 0308 	and.w	r3, r3, #8
 80002cc:	60bb      	str	r3, [r7, #8]
 80002ce:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80002d0:	4b2b      	ldr	r3, [pc, #172]	; (8000380 <MX_GPIO_Init+0xf4>)
 80002d2:	699b      	ldr	r3, [r3, #24]
 80002d4:	4a2a      	ldr	r2, [pc, #168]	; (8000380 <MX_GPIO_Init+0xf4>)
 80002d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80002da:	6193      	str	r3, [r2, #24]
 80002dc:	4b28      	ldr	r3, [pc, #160]	; (8000380 <MX_GPIO_Init+0xf4>)
 80002de:	699b      	ldr	r3, [r3, #24]
 80002e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80002e4:	607b      	str	r3, [r7, #4]
 80002e6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80002e8:	4b25      	ldr	r3, [pc, #148]	; (8000380 <MX_GPIO_Init+0xf4>)
 80002ea:	699b      	ldr	r3, [r3, #24]
 80002ec:	4a24      	ldr	r2, [pc, #144]	; (8000380 <MX_GPIO_Init+0xf4>)
 80002ee:	f043 0320 	orr.w	r3, r3, #32
 80002f2:	6193      	str	r3, [r2, #24]
 80002f4:	4b22      	ldr	r3, [pc, #136]	; (8000380 <MX_GPIO_Init+0xf4>)
 80002f6:	699b      	ldr	r3, [r3, #24]
 80002f8:	f003 0320 	and.w	r3, r3, #32
 80002fc:	603b      	str	r3, [r7, #0]
 80002fe:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BEEP_GPIO_Port, BEEP_Pin, GPIO_PIN_RESET);
 8000300:	2200      	movs	r2, #0
 8000302:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000306:	481f      	ldr	r0, [pc, #124]	; (8000384 <MX_GPIO_Init+0xf8>)
 8000308:	f001 fd16 	bl	8001d38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800030c:	2201      	movs	r2, #1
 800030e:	2120      	movs	r1, #32
 8000310:	481d      	ldr	r0, [pc, #116]	; (8000388 <MX_GPIO_Init+0xfc>)
 8000312:	f001 fd11 	bl	8001d38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_ENABLE_GPIO_Port, BTN_ENABLE_Pin, GPIO_PIN_SET);
 8000316:	2201      	movs	r2, #1
 8000318:	2102      	movs	r1, #2
 800031a:	481c      	ldr	r0, [pc, #112]	; (800038c <MX_GPIO_Init+0x100>)
 800031c:	f001 fd0c 	bl	8001d38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BEEP_Pin;
 8000320:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000324:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000326:	2301      	movs	r3, #1
 8000328:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800032a:	2300      	movs	r3, #0
 800032c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800032e:	2302      	movs	r3, #2
 8000330:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BEEP_GPIO_Port, &GPIO_InitStruct);
 8000332:	f107 0310 	add.w	r3, r7, #16
 8000336:	4619      	mov	r1, r3
 8000338:	4812      	ldr	r0, [pc, #72]	; (8000384 <MX_GPIO_Init+0xf8>)
 800033a:	f001 fb93 	bl	8001a64 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 800033e:	2320      	movs	r3, #32
 8000340:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000342:	2301      	movs	r3, #1
 8000344:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000346:	2300      	movs	r3, #0
 8000348:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800034a:	2302      	movs	r3, #2
 800034c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800034e:	f107 0310 	add.w	r3, r7, #16
 8000352:	4619      	mov	r1, r3
 8000354:	480c      	ldr	r0, [pc, #48]	; (8000388 <MX_GPIO_Init+0xfc>)
 8000356:	f001 fb85 	bl	8001a64 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_ENABLE_Pin;
 800035a:	2302      	movs	r3, #2
 800035c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800035e:	2301      	movs	r3, #1
 8000360:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000362:	2300      	movs	r3, #0
 8000364:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000366:	2302      	movs	r3, #2
 8000368:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BTN_ENABLE_GPIO_Port, &GPIO_InitStruct);
 800036a:	f107 0310 	add.w	r3, r7, #16
 800036e:	4619      	mov	r1, r3
 8000370:	4806      	ldr	r0, [pc, #24]	; (800038c <MX_GPIO_Init+0x100>)
 8000372:	f001 fb77 	bl	8001a64 <HAL_GPIO_Init>

}
 8000376:	bf00      	nop
 8000378:	3720      	adds	r7, #32
 800037a:	46bd      	mov	sp, r7
 800037c:	bd80      	pop	{r7, pc}
 800037e:	bf00      	nop
 8000380:	40021000 	.word	0x40021000
 8000384:	40010800 	.word	0x40010800
 8000388:	40010c00 	.word	0x40010c00
 800038c:	40011800 	.word	0x40011800

08000390 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000390:	b580      	push	{r7, lr}
 8000392:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8000394:	4b12      	ldr	r3, [pc, #72]	; (80003e0 <MX_I2C1_Init+0x50>)
 8000396:	4a13      	ldr	r2, [pc, #76]	; (80003e4 <MX_I2C1_Init+0x54>)
 8000398:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800039a:	4b11      	ldr	r3, [pc, #68]	; (80003e0 <MX_I2C1_Init+0x50>)
 800039c:	4a12      	ldr	r2, [pc, #72]	; (80003e8 <MX_I2C1_Init+0x58>)
 800039e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80003a0:	4b0f      	ldr	r3, [pc, #60]	; (80003e0 <MX_I2C1_Init+0x50>)
 80003a2:	2200      	movs	r2, #0
 80003a4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80003a6:	4b0e      	ldr	r3, [pc, #56]	; (80003e0 <MX_I2C1_Init+0x50>)
 80003a8:	2200      	movs	r2, #0
 80003aa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80003ac:	4b0c      	ldr	r3, [pc, #48]	; (80003e0 <MX_I2C1_Init+0x50>)
 80003ae:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80003b2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80003b4:	4b0a      	ldr	r3, [pc, #40]	; (80003e0 <MX_I2C1_Init+0x50>)
 80003b6:	2200      	movs	r2, #0
 80003b8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80003ba:	4b09      	ldr	r3, [pc, #36]	; (80003e0 <MX_I2C1_Init+0x50>)
 80003bc:	2200      	movs	r2, #0
 80003be:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80003c0:	4b07      	ldr	r3, [pc, #28]	; (80003e0 <MX_I2C1_Init+0x50>)
 80003c2:	2200      	movs	r2, #0
 80003c4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80003c6:	4b06      	ldr	r3, [pc, #24]	; (80003e0 <MX_I2C1_Init+0x50>)
 80003c8:	2200      	movs	r2, #0
 80003ca:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80003cc:	4804      	ldr	r0, [pc, #16]	; (80003e0 <MX_I2C1_Init+0x50>)
 80003ce:	f001 fccb 	bl	8001d68 <HAL_I2C_Init>
 80003d2:	4603      	mov	r3, r0
 80003d4:	2b00      	cmp	r3, #0
 80003d6:	d001      	beq.n	80003dc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80003d8:	f000 f8c9 	bl	800056e <Error_Handler>
  }

}
 80003dc:	bf00      	nop
 80003de:	bd80      	pop	{r7, pc}
 80003e0:	200004dc 	.word	0x200004dc
 80003e4:	40005400 	.word	0x40005400
 80003e8:	000186a0 	.word	0x000186a0

080003ec <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80003ec:	b580      	push	{r7, lr}
 80003ee:	b088      	sub	sp, #32
 80003f0:	af00      	add	r7, sp, #0
 80003f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003f4:	f107 0310 	add.w	r3, r7, #16
 80003f8:	2200      	movs	r2, #0
 80003fa:	601a      	str	r2, [r3, #0]
 80003fc:	605a      	str	r2, [r3, #4]
 80003fe:	609a      	str	r2, [r3, #8]
 8000400:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8000402:	687b      	ldr	r3, [r7, #4]
 8000404:	681b      	ldr	r3, [r3, #0]
 8000406:	4a15      	ldr	r2, [pc, #84]	; (800045c <HAL_I2C_MspInit+0x70>)
 8000408:	4293      	cmp	r3, r2
 800040a:	d123      	bne.n	8000454 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800040c:	4b14      	ldr	r3, [pc, #80]	; (8000460 <HAL_I2C_MspInit+0x74>)
 800040e:	699b      	ldr	r3, [r3, #24]
 8000410:	4a13      	ldr	r2, [pc, #76]	; (8000460 <HAL_I2C_MspInit+0x74>)
 8000412:	f043 0308 	orr.w	r3, r3, #8
 8000416:	6193      	str	r3, [r2, #24]
 8000418:	4b11      	ldr	r3, [pc, #68]	; (8000460 <HAL_I2C_MspInit+0x74>)
 800041a:	699b      	ldr	r3, [r3, #24]
 800041c:	f003 0308 	and.w	r3, r3, #8
 8000420:	60fb      	str	r3, [r7, #12]
 8000422:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000424:	23c0      	movs	r3, #192	; 0xc0
 8000426:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000428:	2312      	movs	r3, #18
 800042a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800042c:	2303      	movs	r3, #3
 800042e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000430:	f107 0310 	add.w	r3, r7, #16
 8000434:	4619      	mov	r1, r3
 8000436:	480b      	ldr	r0, [pc, #44]	; (8000464 <HAL_I2C_MspInit+0x78>)
 8000438:	f001 fb14 	bl	8001a64 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800043c:	4b08      	ldr	r3, [pc, #32]	; (8000460 <HAL_I2C_MspInit+0x74>)
 800043e:	69db      	ldr	r3, [r3, #28]
 8000440:	4a07      	ldr	r2, [pc, #28]	; (8000460 <HAL_I2C_MspInit+0x74>)
 8000442:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000446:	61d3      	str	r3, [r2, #28]
 8000448:	4b05      	ldr	r3, [pc, #20]	; (8000460 <HAL_I2C_MspInit+0x74>)
 800044a:	69db      	ldr	r3, [r3, #28]
 800044c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000450:	60bb      	str	r3, [r7, #8]
 8000452:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000454:	bf00      	nop
 8000456:	3720      	adds	r7, #32
 8000458:	46bd      	mov	sp, r7
 800045a:	bd80      	pop	{r7, pc}
 800045c:	40005400 	.word	0x40005400
 8000460:	40021000 	.word	0x40021000
 8000464:	40010c00 	.word	0x40010c00

08000468 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000468:	b580      	push	{r7, lr}
 800046a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800046c:	f001 f826 	bl	80014bc <HAL_Init>
//  PID_param_init(P1);

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000470:	f000 f830 	bl	80004d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000474:	f7ff ff0a 	bl	800028c <MX_GPIO_Init>
  MX_TIM1_Init();
 8000478:	f000 fbb0 	bl	8000bdc <MX_TIM1_Init>
  MX_TIM3_Init();
 800047c:	f000 fcaa 	bl	8000dd4 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000480:	f000 fd0e 	bl	8000ea0 <MX_TIM4_Init>
  MX_TIM2_Init();
 8000484:	f000 fc42 	bl	8000d0c <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8000488:	f000 fede 	bl	8001248 <MX_USART1_UART_Init>
  MX_TIM7_Init();
 800048c:	f000 fd6e 	bl	8000f6c <MX_TIM7_Init>
  MX_USART3_UART_Init();
 8000490:	f000 ff04 	bl	800129c <MX_USART3_UART_Init>
  MX_I2C1_Init();
 8000494:	f7ff ff7c 	bl	8000390 <MX_I2C1_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8000498:	f000 f85d 	bl	8000556 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */

    //HAL_TIM_Base_Start_IT(&htim7);  // tim.c --- ÂÆöÊó∂7  ÁºñÁ†ÅÂô®ÈááÊ†∑Êó∂ 10ms
    //HAL_TIM_Encoder_Start(&htim8,TIM_CHANNEL_1 | TIM_CHANNEL_2); // ÁºñÁ†ÅÂô®ÊçïËé∑ËæìÔø?????????????????

	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1,GPIO_PIN_SET);//BTNÈ©±Âä®   ENABLE
 800049c:	2201      	movs	r2, #1
 800049e:	2102      	movs	r1, #2
 80004a0:	4809      	ldr	r0, [pc, #36]	; (80004c8 <main+0x60>)
 80004a2:	f001 fc49 	bl	8001d38 <HAL_GPIO_WritePin>
  	Mecanum_wheel_Init();    // È∫¶ËΩÆPWMÔø???????????????Ôø???????????????
 80004a6:	f000 f867 	bl	8000578 <Mecanum_wheel_Init>
  	 OLED_Init();   //oled  init
 80004aa:	f000 f97b 	bl	80007a4 <OLED_Init>
  	 OLED_Clear(); //Ê∏ÖÂ±è
 80004ae:	f000 f982 	bl	80007b6 <OLED_Clear>

//  	GDB_PRINTF("  -----UART test_heading ---------- \r\n");
//  	GDB_PRINTF(" -----------------------------------\r\n");
  	 //HAL_UART_Receive_IT(&huart3,&RX_dat,1); // ËìùÁâô‰∏≤Âè£‰∏≠Êñ≠Êé•Êî∂Ôø?????????????Ôø?????????????
  	 HAL_UART_Receive_IT(&huart3,(uint8_t *)UART3_temp,REC_LENGTH);
 80004b2:	2201      	movs	r2, #1
 80004b4:	4905      	ldr	r1, [pc, #20]	; (80004cc <main+0x64>)
 80004b6:	4806      	ldr	r0, [pc, #24]	; (80004d0 <main+0x68>)
 80004b8:	f003 fc04 	bl	8003cc4 <HAL_UART_Receive_IT>
//  	HAL_Delay(2000);
 	//Left_Sidesway();
//  	SingleMotor_Ctrol(1,0,6400);
//  	SingleMotor_Ctrol(2,3200,0);
  	//PRINTF_FUN();
 	 	 	 	Boot_animation();
 80004bc:	f000 f8b0 	bl	8000620 <Boot_animation>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  oled_show();
 80004c0:	f000 f8c2 	bl	8000648 <oled_show>
 80004c4:	e7fc      	b.n	80004c0 <main+0x58>
 80004c6:	bf00      	nop
 80004c8:	40011800 	.word	0x40011800
 80004cc:	200004ac 	.word	0x200004ac
 80004d0:	20000698 	.word	0x20000698

080004d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004d4:	b580      	push	{r7, lr}
 80004d6:	b090      	sub	sp, #64	; 0x40
 80004d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004da:	f107 0318 	add.w	r3, r7, #24
 80004de:	2228      	movs	r2, #40	; 0x28
 80004e0:	2100      	movs	r1, #0
 80004e2:	4618      	mov	r0, r3
 80004e4:	f004 f872 	bl	80045cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004e8:	1d3b      	adds	r3, r7, #4
 80004ea:	2200      	movs	r2, #0
 80004ec:	601a      	str	r2, [r3, #0]
 80004ee:	605a      	str	r2, [r3, #4]
 80004f0:	609a      	str	r2, [r3, #8]
 80004f2:	60da      	str	r2, [r3, #12]
 80004f4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80004f6:	2302      	movs	r3, #2
 80004f8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004fa:	2301      	movs	r3, #1
 80004fc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80004fe:	2310      	movs	r3, #16
 8000500:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000502:	2302      	movs	r3, #2
 8000504:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000506:	2300      	movs	r3, #0
 8000508:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800050a:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 800050e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000510:	f107 0318 	add.w	r3, r7, #24
 8000514:	4618      	mov	r0, r3
 8000516:	f002 f875 	bl	8002604 <HAL_RCC_OscConfig>
 800051a:	4603      	mov	r3, r0
 800051c:	2b00      	cmp	r3, #0
 800051e:	d001      	beq.n	8000524 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000520:	f000 f825 	bl	800056e <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000524:	230f      	movs	r3, #15
 8000526:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000528:	2302      	movs	r3, #2
 800052a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800052c:	2300      	movs	r3, #0
 800052e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000530:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000534:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000536:	2300      	movs	r3, #0
 8000538:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800053a:	1d3b      	adds	r3, r7, #4
 800053c:	2102      	movs	r1, #2
 800053e:	4618      	mov	r0, r3
 8000540:	f002 fae0 	bl	8002b04 <HAL_RCC_ClockConfig>
 8000544:	4603      	mov	r3, r0
 8000546:	2b00      	cmp	r3, #0
 8000548:	d001      	beq.n	800054e <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800054a:	f000 f810 	bl	800056e <Error_Handler>
  }
}
 800054e:	bf00      	nop
 8000550:	3740      	adds	r7, #64	; 0x40
 8000552:	46bd      	mov	sp, r7
 8000554:	bd80      	pop	{r7, pc}

08000556 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8000556:	b580      	push	{r7, lr}
 8000558:	af00      	add	r7, sp, #0
  /* USART1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 800055a:	2200      	movs	r2, #0
 800055c:	2101      	movs	r1, #1
 800055e:	2025      	movs	r0, #37	; 0x25
 8000560:	f001 f907 	bl	8001772 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000564:	2025      	movs	r0, #37	; 0x25
 8000566:	f001 f920 	bl	80017aa <HAL_NVIC_EnableIRQ>
}
 800056a:	bf00      	nop
 800056c:	bd80      	pop	{r7, pc}

0800056e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800056e:	b480      	push	{r7}
 8000570:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000572:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000574:	e7fe      	b.n	8000574 <Error_Handler+0x6>
	...

08000578 <Mecanum_wheel_Init>:


#include "motor.h"

void Mecanum_wheel_Init(void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	af00      	add	r7, sp, #0
		HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_3);
 800057c:	2108      	movs	r1, #8
 800057e:	4811      	ldr	r0, [pc, #68]	; (80005c4 <Mecanum_wheel_Init+0x4c>)
 8000580:	f002 fcfa 	bl	8002f78 <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_3);
 8000584:	2108      	movs	r1, #8
 8000586:	4810      	ldr	r0, [pc, #64]	; (80005c8 <Mecanum_wheel_Init+0x50>)
 8000588:	f002 fcf6 	bl	8002f78 <HAL_TIM_PWM_Start>
	    HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_3);
 800058c:	2108      	movs	r1, #8
 800058e:	480f      	ldr	r0, [pc, #60]	; (80005cc <Mecanum_wheel_Init+0x54>)
 8000590:	f002 fcf2 	bl	8002f78 <HAL_TIM_PWM_Start>
	    HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_3);
 8000594:	2108      	movs	r1, #8
 8000596:	480e      	ldr	r0, [pc, #56]	; (80005d0 <Mecanum_wheel_Init+0x58>)
 8000598:	f002 fcee 	bl	8002f78 <HAL_TIM_PWM_Start>
	    HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_4);
 800059c:	210c      	movs	r1, #12
 800059e:	4809      	ldr	r0, [pc, #36]	; (80005c4 <Mecanum_wheel_Init+0x4c>)
 80005a0:	f002 fcea 	bl	8002f78 <HAL_TIM_PWM_Start>
	    HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_4);
 80005a4:	210c      	movs	r1, #12
 80005a6:	4808      	ldr	r0, [pc, #32]	; (80005c8 <Mecanum_wheel_Init+0x50>)
 80005a8:	f002 fce6 	bl	8002f78 <HAL_TIM_PWM_Start>
	    HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_4);
 80005ac:	210c      	movs	r1, #12
 80005ae:	4807      	ldr	r0, [pc, #28]	; (80005cc <Mecanum_wheel_Init+0x54>)
 80005b0:	f002 fce2 	bl	8002f78 <HAL_TIM_PWM_Start>
	    HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_4);
 80005b4:	210c      	movs	r1, #12
 80005b6:	4806      	ldr	r0, [pc, #24]	; (80005d0 <Mecanum_wheel_Init+0x58>)
 80005b8:	f002 fcde 	bl	8002f78 <HAL_TIM_PWM_Start>
	    Wheel_Pin_Init();   //‰∏äÁîµÂêéÂç†Á©∫ÊØîÁΩÆ0
 80005bc:	f000 f80a 	bl	80005d4 <Wheel_Pin_Init>

}
 80005c0:	bf00      	nop
 80005c2:	bd80      	pop	{r7, pc}
 80005c4:	200005c0 	.word	0x200005c0
 80005c8:	20000608 	.word	0x20000608
 80005cc:	20000578 	.word	0x20000578
 80005d0:	20000530 	.word	0x20000530

080005d4 <Wheel_Pin_Init>:

void Wheel_Pin_Init(void)
{
 80005d4:	b480      	push	{r7}
 80005d6:	af00      	add	r7, sp, #0
		  TIM1->CCR4 = 0;
 80005d8:	4b0e      	ldr	r3, [pc, #56]	; (8000614 <Wheel_Pin_Init+0x40>)
 80005da:	2200      	movs	r2, #0
 80005dc:	641a      	str	r2, [r3, #64]	; 0x40
		  TIM2->CCR4 = 0;
 80005de:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80005e2:	2200      	movs	r2, #0
 80005e4:	641a      	str	r2, [r3, #64]	; 0x40
		  TIM3->CCR4 = 0;
 80005e6:	4b0c      	ldr	r3, [pc, #48]	; (8000618 <Wheel_Pin_Init+0x44>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	641a      	str	r2, [r3, #64]	; 0x40
		  TIM4->CCR4 = 0;
 80005ec:	4b0b      	ldr	r3, [pc, #44]	; (800061c <Wheel_Pin_Init+0x48>)
 80005ee:	2200      	movs	r2, #0
 80005f0:	641a      	str	r2, [r3, #64]	; 0x40

 		  TIM1->CCR3 = 0;
 80005f2:	4b08      	ldr	r3, [pc, #32]	; (8000614 <Wheel_Pin_Init+0x40>)
 80005f4:	2200      	movs	r2, #0
 80005f6:	63da      	str	r2, [r3, #60]	; 0x3c
 		  TIM2->CCR3 = 0;
 80005f8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80005fc:	2200      	movs	r2, #0
 80005fe:	63da      	str	r2, [r3, #60]	; 0x3c
 		  TIM3->CCR3 = 0;
 8000600:	4b05      	ldr	r3, [pc, #20]	; (8000618 <Wheel_Pin_Init+0x44>)
 8000602:	2200      	movs	r2, #0
 8000604:	63da      	str	r2, [r3, #60]	; 0x3c
 		  TIM4->CCR3 = 0;
 8000606:	4b05      	ldr	r3, [pc, #20]	; (800061c <Wheel_Pin_Init+0x48>)
 8000608:	2200      	movs	r2, #0
 800060a:	63da      	str	r2, [r3, #60]	; 0x3c

}
 800060c:	bf00      	nop
 800060e:	46bd      	mov	sp, r7
 8000610:	bc80      	pop	{r7}
 8000612:	4770      	bx	lr
 8000614:	40012c00 	.word	0x40012c00
 8000618:	40000400 	.word	0x40000400
 800061c:	40000800 	.word	0x40000800

08000620 <Boot_animation>:
	extern char OpenMV_L;
	extern int openmv[6];
	extern unsigned char UART3_Rx_Buf[MAX_REC_LENGTH];

void Boot_animation()
{
 8000620:	b598      	push	{r3, r4, r7, lr}
 8000622:	af00      	add	r7, sp, #0
		   sprintf((char *)string,"ECUT GJW 2022");
 8000624:	4a06      	ldr	r2, [pc, #24]	; (8000640 <Boot_animation+0x20>)
 8000626:	4b07      	ldr	r3, [pc, #28]	; (8000644 <Boot_animation+0x24>)
 8000628:	4614      	mov	r4, r2
 800062a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800062c:	c407      	stmia	r4!, {r0, r1, r2}
 800062e:	8023      	strh	r3, [r4, #0]
			OLED_ShowString(0,0,string,16);
 8000630:	2310      	movs	r3, #16
 8000632:	4a03      	ldr	r2, [pc, #12]	; (8000640 <Boot_animation+0x20>)
 8000634:	2100      	movs	r1, #0
 8000636:	2000      	movs	r0, #0
 8000638:	f000 f982 	bl	8000940 <OLED_ShowString>

}
 800063c:	bf00      	nop
 800063e:	bd98      	pop	{r3, r4, r7, pc}
 8000640:	200004b0 	.word	0x200004b0
 8000644:	0800575c 	.word	0x0800575c

08000648 <oled_show>:
void oled_show()
{
 8000648:	b580      	push	{r7, lr}
 800064a:	af00      	add	r7, sp, #0
			sprintf((char *)string,"%d",UART3_Rx_Buf[0]);OLED_ShowString(0,2,string,16);
 800064c:	4b27      	ldr	r3, [pc, #156]	; (80006ec <oled_show+0xa4>)
 800064e:	781b      	ldrb	r3, [r3, #0]
 8000650:	461a      	mov	r2, r3
 8000652:	4927      	ldr	r1, [pc, #156]	; (80006f0 <oled_show+0xa8>)
 8000654:	4827      	ldr	r0, [pc, #156]	; (80006f4 <oled_show+0xac>)
 8000656:	f003 ffd9 	bl	800460c <siprintf>
 800065a:	2310      	movs	r3, #16
 800065c:	4a25      	ldr	r2, [pc, #148]	; (80006f4 <oled_show+0xac>)
 800065e:	2102      	movs	r1, #2
 8000660:	2000      	movs	r0, #0
 8000662:	f000 f96d 	bl	8000940 <OLED_ShowString>
			sprintf((char *)string,"%d",UART3_Rx_Buf[1]);OLED_ShowString(0,4,string,16);
 8000666:	4b21      	ldr	r3, [pc, #132]	; (80006ec <oled_show+0xa4>)
 8000668:	785b      	ldrb	r3, [r3, #1]
 800066a:	461a      	mov	r2, r3
 800066c:	4920      	ldr	r1, [pc, #128]	; (80006f0 <oled_show+0xa8>)
 800066e:	4821      	ldr	r0, [pc, #132]	; (80006f4 <oled_show+0xac>)
 8000670:	f003 ffcc 	bl	800460c <siprintf>
 8000674:	2310      	movs	r3, #16
 8000676:	4a1f      	ldr	r2, [pc, #124]	; (80006f4 <oled_show+0xac>)
 8000678:	2104      	movs	r1, #4
 800067a:	2000      	movs	r0, #0
 800067c:	f000 f960 	bl	8000940 <OLED_ShowString>
			sprintf((char *)string,"%d",UART3_Rx_Buf[2]);OLED_ShowString(0,6,string,16);
 8000680:	4b1a      	ldr	r3, [pc, #104]	; (80006ec <oled_show+0xa4>)
 8000682:	789b      	ldrb	r3, [r3, #2]
 8000684:	461a      	mov	r2, r3
 8000686:	491a      	ldr	r1, [pc, #104]	; (80006f0 <oled_show+0xa8>)
 8000688:	481a      	ldr	r0, [pc, #104]	; (80006f4 <oled_show+0xac>)
 800068a:	f003 ffbf 	bl	800460c <siprintf>
 800068e:	2310      	movs	r3, #16
 8000690:	4a18      	ldr	r2, [pc, #96]	; (80006f4 <oled_show+0xac>)
 8000692:	2106      	movs	r1, #6
 8000694:	2000      	movs	r0, #0
 8000696:	f000 f953 	bl	8000940 <OLED_ShowString>
			sprintf((char *)string,"%d",UART3_Rx_Buf[3]);OLED_ShowString(64,2,string,16);
 800069a:	4b14      	ldr	r3, [pc, #80]	; (80006ec <oled_show+0xa4>)
 800069c:	78db      	ldrb	r3, [r3, #3]
 800069e:	461a      	mov	r2, r3
 80006a0:	4913      	ldr	r1, [pc, #76]	; (80006f0 <oled_show+0xa8>)
 80006a2:	4814      	ldr	r0, [pc, #80]	; (80006f4 <oled_show+0xac>)
 80006a4:	f003 ffb2 	bl	800460c <siprintf>
 80006a8:	2310      	movs	r3, #16
 80006aa:	4a12      	ldr	r2, [pc, #72]	; (80006f4 <oled_show+0xac>)
 80006ac:	2102      	movs	r1, #2
 80006ae:	2040      	movs	r0, #64	; 0x40
 80006b0:	f000 f946 	bl	8000940 <OLED_ShowString>
			sprintf((char *)string,"%d",UART3_Rx_Buf[4]);OLED_ShowString(64,4,string,16);
 80006b4:	4b0d      	ldr	r3, [pc, #52]	; (80006ec <oled_show+0xa4>)
 80006b6:	791b      	ldrb	r3, [r3, #4]
 80006b8:	461a      	mov	r2, r3
 80006ba:	490d      	ldr	r1, [pc, #52]	; (80006f0 <oled_show+0xa8>)
 80006bc:	480d      	ldr	r0, [pc, #52]	; (80006f4 <oled_show+0xac>)
 80006be:	f003 ffa5 	bl	800460c <siprintf>
 80006c2:	2310      	movs	r3, #16
 80006c4:	4a0b      	ldr	r2, [pc, #44]	; (80006f4 <oled_show+0xac>)
 80006c6:	2104      	movs	r1, #4
 80006c8:	2040      	movs	r0, #64	; 0x40
 80006ca:	f000 f939 	bl	8000940 <OLED_ShowString>
			sprintf((char *)string,"%d",UART3_Rx_Buf[5]);OLED_ShowString(64,6,string,16);
 80006ce:	4b07      	ldr	r3, [pc, #28]	; (80006ec <oled_show+0xa4>)
 80006d0:	795b      	ldrb	r3, [r3, #5]
 80006d2:	461a      	mov	r2, r3
 80006d4:	4906      	ldr	r1, [pc, #24]	; (80006f0 <oled_show+0xa8>)
 80006d6:	4807      	ldr	r0, [pc, #28]	; (80006f4 <oled_show+0xac>)
 80006d8:	f003 ff98 	bl	800460c <siprintf>
 80006dc:	2310      	movs	r3, #16
 80006de:	4a05      	ldr	r2, [pc, #20]	; (80006f4 <oled_show+0xac>)
 80006e0:	2106      	movs	r1, #6
 80006e2:	2040      	movs	r0, #64	; 0x40
 80006e4:	f000 f92c 	bl	8000940 <OLED_ShowString>
}
 80006e8:	bf00      	nop
 80006ea:	bd80      	pop	{r7, pc}
 80006ec:	200000a8 	.word	0x200000a8
 80006f0:	0800576c 	.word	0x0800576c
 80006f4:	200004b0 	.word	0x200004b0

080006f8 <WriteCmd>:

0xC8, 0xD3, 0x00, 0xD5, 0x80, 0xD8, 0x05, 0xD9, 0xF1, 0xDA, 0x12,

0xD8, 0x30, 0x8D, 0x14, 0xAF};
void WriteCmd()
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b086      	sub	sp, #24
 80006fc:	af04      	add	r7, sp, #16
	uint8_t i = 0;
 80006fe:	2300      	movs	r3, #0
 8000700:	71fb      	strb	r3, [r7, #7]
	for(i=0; i<27; i++){
 8000702:	2300      	movs	r3, #0
 8000704:	71fb      	strb	r3, [r7, #7]
 8000706:	e011      	b.n	800072c <WriteCmd+0x34>
		HAL_I2C_Mem_Write(&hi2c1 ,0x78,0x00,I2C_MEMADD_SIZE_8BIT,CMD_Data+i,1,0x100);
 8000708:	79fb      	ldrb	r3, [r7, #7]
 800070a:	4a0c      	ldr	r2, [pc, #48]	; (800073c <WriteCmd+0x44>)
 800070c:	4413      	add	r3, r2
 800070e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000712:	9202      	str	r2, [sp, #8]
 8000714:	2201      	movs	r2, #1
 8000716:	9201      	str	r2, [sp, #4]
 8000718:	9300      	str	r3, [sp, #0]
 800071a:	2301      	movs	r3, #1
 800071c:	2200      	movs	r2, #0
 800071e:	2178      	movs	r1, #120	; 0x78
 8000720:	4807      	ldr	r0, [pc, #28]	; (8000740 <WriteCmd+0x48>)
 8000722:	f001 fc59 	bl	8001fd8 <HAL_I2C_Mem_Write>
	for(i=0; i<27; i++){
 8000726:	79fb      	ldrb	r3, [r7, #7]
 8000728:	3301      	adds	r3, #1
 800072a:	71fb      	strb	r3, [r7, #7]
 800072c:	79fb      	ldrb	r3, [r7, #7]
 800072e:	2b1a      	cmp	r3, #26
 8000730:	d9ea      	bls.n	8000708 <WriteCmd+0x10>
	}
}
 8000732:	bf00      	nop
 8000734:	3708      	adds	r7, #8
 8000736:	46bd      	mov	sp, r7
 8000738:	bd80      	pop	{r7, pc}
 800073a:	bf00      	nop
 800073c:	20000000 	.word	0x20000000
 8000740:	200004dc 	.word	0x200004dc

08000744 <OLED_WR_CMD>:
//ÂêëËÆæÂ§áÂÜôÊéßÂà∂ÂëΩ‰ª§
void OLED_WR_CMD(uint8_t cmd)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b086      	sub	sp, #24
 8000748:	af04      	add	r7, sp, #16
 800074a:	4603      	mov	r3, r0
 800074c:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1 ,0x78,0x00,I2C_MEMADD_SIZE_8BIT,&cmd,1,0x100);
 800074e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000752:	9302      	str	r3, [sp, #8]
 8000754:	2301      	movs	r3, #1
 8000756:	9301      	str	r3, [sp, #4]
 8000758:	1dfb      	adds	r3, r7, #7
 800075a:	9300      	str	r3, [sp, #0]
 800075c:	2301      	movs	r3, #1
 800075e:	2200      	movs	r2, #0
 8000760:	2178      	movs	r1, #120	; 0x78
 8000762:	4803      	ldr	r0, [pc, #12]	; (8000770 <OLED_WR_CMD+0x2c>)
 8000764:	f001 fc38 	bl	8001fd8 <HAL_I2C_Mem_Write>
}
 8000768:	bf00      	nop
 800076a:	3708      	adds	r7, #8
 800076c:	46bd      	mov	sp, r7
 800076e:	bd80      	pop	{r7, pc}
 8000770:	200004dc 	.word	0x200004dc

08000774 <OLED_WR_DATA>:
//ÂêëËÆæÂ§áÂÜôÊï∞ÊçÆ
void OLED_WR_DATA(uint8_t data)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b086      	sub	sp, #24
 8000778:	af04      	add	r7, sp, #16
 800077a:	4603      	mov	r3, r0
 800077c:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1 ,0x78,0x40,I2C_MEMADD_SIZE_8BIT,&data,1,0x100);
 800077e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000782:	9302      	str	r3, [sp, #8]
 8000784:	2301      	movs	r3, #1
 8000786:	9301      	str	r3, [sp, #4]
 8000788:	1dfb      	adds	r3, r7, #7
 800078a:	9300      	str	r3, [sp, #0]
 800078c:	2301      	movs	r3, #1
 800078e:	2240      	movs	r2, #64	; 0x40
 8000790:	2178      	movs	r1, #120	; 0x78
 8000792:	4803      	ldr	r0, [pc, #12]	; (80007a0 <OLED_WR_DATA+0x2c>)
 8000794:	f001 fc20 	bl	8001fd8 <HAL_I2C_Mem_Write>
}
 8000798:	bf00      	nop
 800079a:	3708      	adds	r7, #8
 800079c:	46bd      	mov	sp, r7
 800079e:	bd80      	pop	{r7, pc}
 80007a0:	200004dc 	.word	0x200004dc

080007a4 <OLED_Init>:
//ÂàùÂßãÂåñoledÂ±èÂπï
void OLED_Init(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	af00      	add	r7, sp, #0
	HAL_Delay(200);
 80007a8:	20c8      	movs	r0, #200	; 0xc8
 80007aa:	f000 fee9 	bl	8001580 <HAL_Delay>
	WriteCmd();
 80007ae:	f7ff ffa3 	bl	80006f8 <WriteCmd>
}
 80007b2:	bf00      	nop
 80007b4:	bd80      	pop	{r7, pc}

080007b6 <OLED_Clear>:
//Ê∏ÖÂ±èsize12 size16Ë¶ÅÊ∏Ö‰∏§Ë°åÔºåÂÖ∂‰ªñÂáΩÊï∞ÊúâÁ±ª‰ººÊÉÖÂÜµ
void OLED_Clear()
{
 80007b6:	b580      	push	{r7, lr}
 80007b8:	b082      	sub	sp, #8
 80007ba:	af00      	add	r7, sp, #0
	uint8_t i,n;
	for(i=0;i<8;i++)
 80007bc:	2300      	movs	r3, #0
 80007be:	71fb      	strb	r3, [r7, #7]
 80007c0:	e01b      	b.n	80007fa <OLED_Clear+0x44>
	{
		OLED_WR_CMD(0xb0+i);
 80007c2:	79fb      	ldrb	r3, [r7, #7]
 80007c4:	3b50      	subs	r3, #80	; 0x50
 80007c6:	b2db      	uxtb	r3, r3
 80007c8:	4618      	mov	r0, r3
 80007ca:	f7ff ffbb 	bl	8000744 <OLED_WR_CMD>
		OLED_WR_CMD (0x00);
 80007ce:	2000      	movs	r0, #0
 80007d0:	f7ff ffb8 	bl	8000744 <OLED_WR_CMD>
		OLED_WR_CMD (0x10);
 80007d4:	2010      	movs	r0, #16
 80007d6:	f7ff ffb5 	bl	8000744 <OLED_WR_CMD>
		for(n=0;n<128;n++)
 80007da:	2300      	movs	r3, #0
 80007dc:	71bb      	strb	r3, [r7, #6]
 80007de:	e005      	b.n	80007ec <OLED_Clear+0x36>
			OLED_WR_DATA(0);
 80007e0:	2000      	movs	r0, #0
 80007e2:	f7ff ffc7 	bl	8000774 <OLED_WR_DATA>
		for(n=0;n<128;n++)
 80007e6:	79bb      	ldrb	r3, [r7, #6]
 80007e8:	3301      	adds	r3, #1
 80007ea:	71bb      	strb	r3, [r7, #6]
 80007ec:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	daf5      	bge.n	80007e0 <OLED_Clear+0x2a>
	for(i=0;i<8;i++)
 80007f4:	79fb      	ldrb	r3, [r7, #7]
 80007f6:	3301      	adds	r3, #1
 80007f8:	71fb      	strb	r3, [r7, #7]
 80007fa:	79fb      	ldrb	r3, [r7, #7]
 80007fc:	2b07      	cmp	r3, #7
 80007fe:	d9e0      	bls.n	80007c2 <OLED_Clear+0xc>
	}
}
 8000800:	bf00      	nop
 8000802:	3708      	adds	r7, #8
 8000804:	46bd      	mov	sp, r7
 8000806:	bd80      	pop	{r7, pc}

08000808 <OLED_Set_Pos>:
	OLED_WR_CMD(0X8D);  //SET DCDCÂëΩ‰ª§
	OLED_WR_CMD(0X10);  //DCDC OFF
	OLED_WR_CMD(0XAE);  //DISPLAY OFF
}
void OLED_Set_Pos(uint8_t x, uint8_t y)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b082      	sub	sp, #8
 800080c:	af00      	add	r7, sp, #0
 800080e:	4603      	mov	r3, r0
 8000810:	460a      	mov	r2, r1
 8000812:	71fb      	strb	r3, [r7, #7]
 8000814:	4613      	mov	r3, r2
 8000816:	71bb      	strb	r3, [r7, #6]
	OLED_WR_CMD(0xb0+y);
 8000818:	79bb      	ldrb	r3, [r7, #6]
 800081a:	3b50      	subs	r3, #80	; 0x50
 800081c:	b2db      	uxtb	r3, r3
 800081e:	4618      	mov	r0, r3
 8000820:	f7ff ff90 	bl	8000744 <OLED_WR_CMD>
	OLED_WR_CMD(((x&0xf0)>>4)|0x10);
 8000824:	79fb      	ldrb	r3, [r7, #7]
 8000826:	091b      	lsrs	r3, r3, #4
 8000828:	b2db      	uxtb	r3, r3
 800082a:	f043 0310 	orr.w	r3, r3, #16
 800082e:	b2db      	uxtb	r3, r3
 8000830:	4618      	mov	r0, r3
 8000832:	f7ff ff87 	bl	8000744 <OLED_WR_CMD>
	OLED_WR_CMD(x&0x0f);
 8000836:	79fb      	ldrb	r3, [r7, #7]
 8000838:	f003 030f 	and.w	r3, r3, #15
 800083c:	b2db      	uxtb	r3, r3
 800083e:	4618      	mov	r0, r3
 8000840:	f7ff ff80 	bl	8000744 <OLED_WR_CMD>
}
 8000844:	bf00      	nop
 8000846:	3708      	adds	r7, #8
 8000848:	46bd      	mov	sp, r7
 800084a:	bd80      	pop	{r7, pc}

0800084c <OLED_ShowChar>:
//x:0~127
//y:0~63
//mode:0,ÂèçÁôΩÊòæÁ§∫;1,Ê≠£Â∏∏ÊòæÁ§∫
//size:ÈÄâÊã©Â≠ó‰Ωì 16/12
void OLED_ShowChar(uint8_t x,uint8_t y,uint8_t chr,uint8_t Char_Size)
{
 800084c:	b590      	push	{r4, r7, lr}
 800084e:	b085      	sub	sp, #20
 8000850:	af00      	add	r7, sp, #0
 8000852:	4604      	mov	r4, r0
 8000854:	4608      	mov	r0, r1
 8000856:	4611      	mov	r1, r2
 8000858:	461a      	mov	r2, r3
 800085a:	4623      	mov	r3, r4
 800085c:	71fb      	strb	r3, [r7, #7]
 800085e:	4603      	mov	r3, r0
 8000860:	71bb      	strb	r3, [r7, #6]
 8000862:	460b      	mov	r3, r1
 8000864:	717b      	strb	r3, [r7, #5]
 8000866:	4613      	mov	r3, r2
 8000868:	713b      	strb	r3, [r7, #4]
	unsigned char c=0,i=0;
 800086a:	2300      	movs	r3, #0
 800086c:	73bb      	strb	r3, [r7, #14]
 800086e:	2300      	movs	r3, #0
 8000870:	73fb      	strb	r3, [r7, #15]
		c=chr-' ';//ÂæóÂà∞ÂÅèÁßªÂêéÁöÑÂÄº
 8000872:	797b      	ldrb	r3, [r7, #5]
 8000874:	3b20      	subs	r3, #32
 8000876:	73bb      	strb	r3, [r7, #14]
		if(x>128-1){x=0;y=y+2;}
 8000878:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800087c:	2b00      	cmp	r3, #0
 800087e:	da04      	bge.n	800088a <OLED_ShowChar+0x3e>
 8000880:	2300      	movs	r3, #0
 8000882:	71fb      	strb	r3, [r7, #7]
 8000884:	79bb      	ldrb	r3, [r7, #6]
 8000886:	3302      	adds	r3, #2
 8000888:	71bb      	strb	r3, [r7, #6]
		if(Char_Size ==16)
 800088a:	793b      	ldrb	r3, [r7, #4]
 800088c:	2b10      	cmp	r3, #16
 800088e:	d133      	bne.n	80008f8 <OLED_ShowChar+0xac>
			{
			OLED_Set_Pos(x,y);
 8000890:	79ba      	ldrb	r2, [r7, #6]
 8000892:	79fb      	ldrb	r3, [r7, #7]
 8000894:	4611      	mov	r1, r2
 8000896:	4618      	mov	r0, r3
 8000898:	f7ff ffb6 	bl	8000808 <OLED_Set_Pos>
			for(i=0;i<8;i++)
 800089c:	2300      	movs	r3, #0
 800089e:	73fb      	strb	r3, [r7, #15]
 80008a0:	e00b      	b.n	80008ba <OLED_ShowChar+0x6e>
			OLED_WR_DATA(F8x16[c*16+i]);
 80008a2:	7bbb      	ldrb	r3, [r7, #14]
 80008a4:	011a      	lsls	r2, r3, #4
 80008a6:	7bfb      	ldrb	r3, [r7, #15]
 80008a8:	4413      	add	r3, r2
 80008aa:	4a23      	ldr	r2, [pc, #140]	; (8000938 <OLED_ShowChar+0xec>)
 80008ac:	5cd3      	ldrb	r3, [r2, r3]
 80008ae:	4618      	mov	r0, r3
 80008b0:	f7ff ff60 	bl	8000774 <OLED_WR_DATA>
			for(i=0;i<8;i++)
 80008b4:	7bfb      	ldrb	r3, [r7, #15]
 80008b6:	3301      	adds	r3, #1
 80008b8:	73fb      	strb	r3, [r7, #15]
 80008ba:	7bfb      	ldrb	r3, [r7, #15]
 80008bc:	2b07      	cmp	r3, #7
 80008be:	d9f0      	bls.n	80008a2 <OLED_ShowChar+0x56>
			OLED_Set_Pos(x,y+1);
 80008c0:	79bb      	ldrb	r3, [r7, #6]
 80008c2:	3301      	adds	r3, #1
 80008c4:	b2da      	uxtb	r2, r3
 80008c6:	79fb      	ldrb	r3, [r7, #7]
 80008c8:	4611      	mov	r1, r2
 80008ca:	4618      	mov	r0, r3
 80008cc:	f7ff ff9c 	bl	8000808 <OLED_Set_Pos>
			for(i=0;i<8;i++)
 80008d0:	2300      	movs	r3, #0
 80008d2:	73fb      	strb	r3, [r7, #15]
 80008d4:	e00c      	b.n	80008f0 <OLED_ShowChar+0xa4>
			OLED_WR_DATA(F8x16[c*16+i+8]);
 80008d6:	7bbb      	ldrb	r3, [r7, #14]
 80008d8:	011a      	lsls	r2, r3, #4
 80008da:	7bfb      	ldrb	r3, [r7, #15]
 80008dc:	4413      	add	r3, r2
 80008de:	3308      	adds	r3, #8
 80008e0:	4a15      	ldr	r2, [pc, #84]	; (8000938 <OLED_ShowChar+0xec>)
 80008e2:	5cd3      	ldrb	r3, [r2, r3]
 80008e4:	4618      	mov	r0, r3
 80008e6:	f7ff ff45 	bl	8000774 <OLED_WR_DATA>
			for(i=0;i<8;i++)
 80008ea:	7bfb      	ldrb	r3, [r7, #15]
 80008ec:	3301      	adds	r3, #1
 80008ee:	73fb      	strb	r3, [r7, #15]
 80008f0:	7bfb      	ldrb	r3, [r7, #15]
 80008f2:	2b07      	cmp	r3, #7
 80008f4:	d9ef      	bls.n	80008d6 <OLED_ShowChar+0x8a>
				OLED_Set_Pos(x,y);
				for(i=0;i<6;i++)
				OLED_WR_DATA(F6x8[c][i]);

			}
}
 80008f6:	e01b      	b.n	8000930 <OLED_ShowChar+0xe4>
				OLED_Set_Pos(x,y);
 80008f8:	79ba      	ldrb	r2, [r7, #6]
 80008fa:	79fb      	ldrb	r3, [r7, #7]
 80008fc:	4611      	mov	r1, r2
 80008fe:	4618      	mov	r0, r3
 8000900:	f7ff ff82 	bl	8000808 <OLED_Set_Pos>
				for(i=0;i<6;i++)
 8000904:	2300      	movs	r3, #0
 8000906:	73fb      	strb	r3, [r7, #15]
 8000908:	e00f      	b.n	800092a <OLED_ShowChar+0xde>
				OLED_WR_DATA(F6x8[c][i]);
 800090a:	7bba      	ldrb	r2, [r7, #14]
 800090c:	7bf9      	ldrb	r1, [r7, #15]
 800090e:	480b      	ldr	r0, [pc, #44]	; (800093c <OLED_ShowChar+0xf0>)
 8000910:	4613      	mov	r3, r2
 8000912:	005b      	lsls	r3, r3, #1
 8000914:	4413      	add	r3, r2
 8000916:	005b      	lsls	r3, r3, #1
 8000918:	4403      	add	r3, r0
 800091a:	440b      	add	r3, r1
 800091c:	781b      	ldrb	r3, [r3, #0]
 800091e:	4618      	mov	r0, r3
 8000920:	f7ff ff28 	bl	8000774 <OLED_WR_DATA>
				for(i=0;i<6;i++)
 8000924:	7bfb      	ldrb	r3, [r7, #15]
 8000926:	3301      	adds	r3, #1
 8000928:	73fb      	strb	r3, [r7, #15]
 800092a:	7bfb      	ldrb	r3, [r7, #15]
 800092c:	2b05      	cmp	r3, #5
 800092e:	d9ec      	bls.n	800090a <OLED_ShowChar+0xbe>
}
 8000930:	bf00      	nop
 8000932:	3714      	adds	r7, #20
 8000934:	46bd      	mov	sp, r7
 8000936:	bd90      	pop	{r4, r7, pc}
 8000938:	080059ac 	.word	0x080059ac
 800093c:	08005784 	.word	0x08005784

08000940 <OLED_ShowString>:
	 	OLED_ShowChar(x+(size2/2)*t,y,temp+'0',size2);
	}
}
//ÊòæÁ§∫‰∏Ä‰∏™Â≠óÁ¨¶Âè∑‰∏≤
void OLED_ShowString(uint8_t x,uint8_t y,uint8_t *chr,uint8_t Char_Size)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b084      	sub	sp, #16
 8000944:	af00      	add	r7, sp, #0
 8000946:	603a      	str	r2, [r7, #0]
 8000948:	461a      	mov	r2, r3
 800094a:	4603      	mov	r3, r0
 800094c:	71fb      	strb	r3, [r7, #7]
 800094e:	460b      	mov	r3, r1
 8000950:	71bb      	strb	r3, [r7, #6]
 8000952:	4613      	mov	r3, r2
 8000954:	717b      	strb	r3, [r7, #5]
	unsigned char j=0;
 8000956:	2300      	movs	r3, #0
 8000958:	73fb      	strb	r3, [r7, #15]
	while (chr[j]!='\0')
 800095a:	e016      	b.n	800098a <OLED_ShowString+0x4a>
	{		OLED_ShowChar(x,y,chr[j],Char_Size);
 800095c:	7bfb      	ldrb	r3, [r7, #15]
 800095e:	683a      	ldr	r2, [r7, #0]
 8000960:	4413      	add	r3, r2
 8000962:	781a      	ldrb	r2, [r3, #0]
 8000964:	797b      	ldrb	r3, [r7, #5]
 8000966:	79b9      	ldrb	r1, [r7, #6]
 8000968:	79f8      	ldrb	r0, [r7, #7]
 800096a:	f7ff ff6f 	bl	800084c <OLED_ShowChar>
			x+=8;
 800096e:	79fb      	ldrb	r3, [r7, #7]
 8000970:	3308      	adds	r3, #8
 8000972:	71fb      	strb	r3, [r7, #7]
		if(x>120){x=0;y+=2;}
 8000974:	79fb      	ldrb	r3, [r7, #7]
 8000976:	2b78      	cmp	r3, #120	; 0x78
 8000978:	d904      	bls.n	8000984 <OLED_ShowString+0x44>
 800097a:	2300      	movs	r3, #0
 800097c:	71fb      	strb	r3, [r7, #7]
 800097e:	79bb      	ldrb	r3, [r7, #6]
 8000980:	3302      	adds	r3, #2
 8000982:	71bb      	strb	r3, [r7, #6]
			j++;
 8000984:	7bfb      	ldrb	r3, [r7, #15]
 8000986:	3301      	adds	r3, #1
 8000988:	73fb      	strb	r3, [r7, #15]
	while (chr[j]!='\0')
 800098a:	7bfb      	ldrb	r3, [r7, #15]
 800098c:	683a      	ldr	r2, [r7, #0]
 800098e:	4413      	add	r3, r2
 8000990:	781b      	ldrb	r3, [r3, #0]
 8000992:	2b00      	cmp	r3, #0
 8000994:	d1e2      	bne.n	800095c <OLED_ShowString+0x1c>
	}
}
 8000996:	bf00      	nop
 8000998:	3710      	adds	r7, #16
 800099a:	46bd      	mov	sp, r7
 800099c:	bd80      	pop	{r7, pc}
	...

080009a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009a0:	b480      	push	{r7}
 80009a2:	b085      	sub	sp, #20
 80009a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80009a6:	4b15      	ldr	r3, [pc, #84]	; (80009fc <HAL_MspInit+0x5c>)
 80009a8:	699b      	ldr	r3, [r3, #24]
 80009aa:	4a14      	ldr	r2, [pc, #80]	; (80009fc <HAL_MspInit+0x5c>)
 80009ac:	f043 0301 	orr.w	r3, r3, #1
 80009b0:	6193      	str	r3, [r2, #24]
 80009b2:	4b12      	ldr	r3, [pc, #72]	; (80009fc <HAL_MspInit+0x5c>)
 80009b4:	699b      	ldr	r3, [r3, #24]
 80009b6:	f003 0301 	and.w	r3, r3, #1
 80009ba:	60bb      	str	r3, [r7, #8]
 80009bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009be:	4b0f      	ldr	r3, [pc, #60]	; (80009fc <HAL_MspInit+0x5c>)
 80009c0:	69db      	ldr	r3, [r3, #28]
 80009c2:	4a0e      	ldr	r2, [pc, #56]	; (80009fc <HAL_MspInit+0x5c>)
 80009c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009c8:	61d3      	str	r3, [r2, #28]
 80009ca:	4b0c      	ldr	r3, [pc, #48]	; (80009fc <HAL_MspInit+0x5c>)
 80009cc:	69db      	ldr	r3, [r3, #28]
 80009ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009d2:	607b      	str	r3, [r7, #4]
 80009d4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80009d6:	4b0a      	ldr	r3, [pc, #40]	; (8000a00 <HAL_MspInit+0x60>)
 80009d8:	685b      	ldr	r3, [r3, #4]
 80009da:	60fb      	str	r3, [r7, #12]
 80009dc:	68fb      	ldr	r3, [r7, #12]
 80009de:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80009e2:	60fb      	str	r3, [r7, #12]
 80009e4:	68fb      	ldr	r3, [r7, #12]
 80009e6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80009ea:	60fb      	str	r3, [r7, #12]
 80009ec:	4a04      	ldr	r2, [pc, #16]	; (8000a00 <HAL_MspInit+0x60>)
 80009ee:	68fb      	ldr	r3, [r7, #12]
 80009f0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009f2:	bf00      	nop
 80009f4:	3714      	adds	r7, #20
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bc80      	pop	{r7}
 80009fa:	4770      	bx	lr
 80009fc:	40021000 	.word	0x40021000
 8000a00:	40010000 	.word	0x40010000

08000a04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a04:	b480      	push	{r7}
 8000a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a08:	e7fe      	b.n	8000a08 <NMI_Handler+0x4>

08000a0a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a0a:	b480      	push	{r7}
 8000a0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a0e:	e7fe      	b.n	8000a0e <HardFault_Handler+0x4>

08000a10 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a10:	b480      	push	{r7}
 8000a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a14:	e7fe      	b.n	8000a14 <MemManage_Handler+0x4>

08000a16 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a16:	b480      	push	{r7}
 8000a18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a1a:	e7fe      	b.n	8000a1a <BusFault_Handler+0x4>

08000a1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a20:	e7fe      	b.n	8000a20 <UsageFault_Handler+0x4>

08000a22 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a22:	b480      	push	{r7}
 8000a24:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a26:	bf00      	nop
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	bc80      	pop	{r7}
 8000a2c:	4770      	bx	lr

08000a2e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a2e:	b480      	push	{r7}
 8000a30:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a32:	bf00      	nop
 8000a34:	46bd      	mov	sp, r7
 8000a36:	bc80      	pop	{r7}
 8000a38:	4770      	bx	lr

08000a3a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a3a:	b480      	push	{r7}
 8000a3c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a3e:	bf00      	nop
 8000a40:	46bd      	mov	sp, r7
 8000a42:	bc80      	pop	{r7}
 8000a44:	4770      	bx	lr

08000a46 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a46:	b580      	push	{r7, lr}
 8000a48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a4a:	f000 fd7d 	bl	8001548 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a4e:	bf00      	nop
 8000a50:	bd80      	pop	{r7, pc}
	...

08000a54 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000a58:	4802      	ldr	r0, [pc, #8]	; (8000a64 <USART1_IRQHandler+0x10>)
 8000a5a:	f003 f963 	bl	8003d24 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000a5e:	bf00      	nop
 8000a60:	bd80      	pop	{r7, pc}
 8000a62:	bf00      	nop
 8000a64:	200006dc 	.word	0x200006dc

08000a68 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000a6c:	4802      	ldr	r0, [pc, #8]	; (8000a78 <USART3_IRQHandler+0x10>)
 8000a6e:	f003 f959 	bl	8003d24 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000a72:	bf00      	nop
 8000a74:	bd80      	pop	{r7, pc}
 8000a76:	bf00      	nop
 8000a78:	20000698 	.word	0x20000698

08000a7c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8000a80:	4802      	ldr	r0, [pc, #8]	; (8000a8c <TIM7_IRQHandler+0x10>)
 8000a82:	f002 fb33 	bl	80030ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8000a86:	bf00      	nop
 8000a88:	bd80      	pop	{r7, pc}
 8000a8a:	bf00      	nop
 8000a8c:	20000650 	.word	0x20000650

08000a90 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b086      	sub	sp, #24
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	60f8      	str	r0, [r7, #12]
 8000a98:	60b9      	str	r1, [r7, #8]
 8000a9a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	617b      	str	r3, [r7, #20]
 8000aa0:	e00a      	b.n	8000ab8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000aa2:	f3af 8000 	nop.w
 8000aa6:	4601      	mov	r1, r0
 8000aa8:	68bb      	ldr	r3, [r7, #8]
 8000aaa:	1c5a      	adds	r2, r3, #1
 8000aac:	60ba      	str	r2, [r7, #8]
 8000aae:	b2ca      	uxtb	r2, r1
 8000ab0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ab2:	697b      	ldr	r3, [r7, #20]
 8000ab4:	3301      	adds	r3, #1
 8000ab6:	617b      	str	r3, [r7, #20]
 8000ab8:	697a      	ldr	r2, [r7, #20]
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	429a      	cmp	r2, r3
 8000abe:	dbf0      	blt.n	8000aa2 <_read+0x12>
	}

return len;
 8000ac0:	687b      	ldr	r3, [r7, #4]
}
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	3718      	adds	r7, #24
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	bd80      	pop	{r7, pc}

08000aca <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000aca:	b580      	push	{r7, lr}
 8000acc:	b086      	sub	sp, #24
 8000ace:	af00      	add	r7, sp, #0
 8000ad0:	60f8      	str	r0, [r7, #12]
 8000ad2:	60b9      	str	r1, [r7, #8]
 8000ad4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	617b      	str	r3, [r7, #20]
 8000ada:	e009      	b.n	8000af0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000adc:	68bb      	ldr	r3, [r7, #8]
 8000ade:	1c5a      	adds	r2, r3, #1
 8000ae0:	60ba      	str	r2, [r7, #8]
 8000ae2:	781b      	ldrb	r3, [r3, #0]
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	f000 fca7 	bl	8001438 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000aea:	697b      	ldr	r3, [r7, #20]
 8000aec:	3301      	adds	r3, #1
 8000aee:	617b      	str	r3, [r7, #20]
 8000af0:	697a      	ldr	r2, [r7, #20]
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	429a      	cmp	r2, r3
 8000af6:	dbf1      	blt.n	8000adc <_write+0x12>
	}
	return len;
 8000af8:	687b      	ldr	r3, [r7, #4]
}
 8000afa:	4618      	mov	r0, r3
 8000afc:	3718      	adds	r7, #24
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bd80      	pop	{r7, pc}

08000b02 <_close>:

int _close(int file)
{
 8000b02:	b480      	push	{r7}
 8000b04:	b083      	sub	sp, #12
 8000b06:	af00      	add	r7, sp, #0
 8000b08:	6078      	str	r0, [r7, #4]
	return -1;
 8000b0a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b0e:	4618      	mov	r0, r3
 8000b10:	370c      	adds	r7, #12
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bc80      	pop	{r7}
 8000b16:	4770      	bx	lr

08000b18 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	b083      	sub	sp, #12
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
 8000b20:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000b22:	683b      	ldr	r3, [r7, #0]
 8000b24:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000b28:	605a      	str	r2, [r3, #4]
	return 0;
 8000b2a:	2300      	movs	r3, #0
}
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	370c      	adds	r7, #12
 8000b30:	46bd      	mov	sp, r7
 8000b32:	bc80      	pop	{r7}
 8000b34:	4770      	bx	lr

08000b36 <_isatty>:

int _isatty(int file)
{
 8000b36:	b480      	push	{r7}
 8000b38:	b083      	sub	sp, #12
 8000b3a:	af00      	add	r7, sp, #0
 8000b3c:	6078      	str	r0, [r7, #4]
	return 1;
 8000b3e:	2301      	movs	r3, #1
}
 8000b40:	4618      	mov	r0, r3
 8000b42:	370c      	adds	r7, #12
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bc80      	pop	{r7}
 8000b48:	4770      	bx	lr

08000b4a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b4a:	b480      	push	{r7}
 8000b4c:	b085      	sub	sp, #20
 8000b4e:	af00      	add	r7, sp, #0
 8000b50:	60f8      	str	r0, [r7, #12]
 8000b52:	60b9      	str	r1, [r7, #8]
 8000b54:	607a      	str	r2, [r7, #4]
	return 0;
 8000b56:	2300      	movs	r3, #0
}
 8000b58:	4618      	mov	r0, r3
 8000b5a:	3714      	adds	r7, #20
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	bc80      	pop	{r7}
 8000b60:	4770      	bx	lr
	...

08000b64 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b086      	sub	sp, #24
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b6c:	4a14      	ldr	r2, [pc, #80]	; (8000bc0 <_sbrk+0x5c>)
 8000b6e:	4b15      	ldr	r3, [pc, #84]	; (8000bc4 <_sbrk+0x60>)
 8000b70:	1ad3      	subs	r3, r2, r3
 8000b72:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b74:	697b      	ldr	r3, [r7, #20]
 8000b76:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b78:	4b13      	ldr	r3, [pc, #76]	; (8000bc8 <_sbrk+0x64>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d102      	bne.n	8000b86 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b80:	4b11      	ldr	r3, [pc, #68]	; (8000bc8 <_sbrk+0x64>)
 8000b82:	4a12      	ldr	r2, [pc, #72]	; (8000bcc <_sbrk+0x68>)
 8000b84:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b86:	4b10      	ldr	r3, [pc, #64]	; (8000bc8 <_sbrk+0x64>)
 8000b88:	681a      	ldr	r2, [r3, #0]
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	4413      	add	r3, r2
 8000b8e:	693a      	ldr	r2, [r7, #16]
 8000b90:	429a      	cmp	r2, r3
 8000b92:	d207      	bcs.n	8000ba4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b94:	f003 fcf0 	bl	8004578 <__errno>
 8000b98:	4602      	mov	r2, r0
 8000b9a:	230c      	movs	r3, #12
 8000b9c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000b9e:	f04f 33ff 	mov.w	r3, #4294967295
 8000ba2:	e009      	b.n	8000bb8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ba4:	4b08      	ldr	r3, [pc, #32]	; (8000bc8 <_sbrk+0x64>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000baa:	4b07      	ldr	r3, [pc, #28]	; (8000bc8 <_sbrk+0x64>)
 8000bac:	681a      	ldr	r2, [r3, #0]
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	4413      	add	r3, r2
 8000bb2:	4a05      	ldr	r2, [pc, #20]	; (8000bc8 <_sbrk+0x64>)
 8000bb4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000bb6:	68fb      	ldr	r3, [r7, #12]
}
 8000bb8:	4618      	mov	r0, r3
 8000bba:	3718      	adds	r7, #24
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	bd80      	pop	{r7, pc}
 8000bc0:	20010000 	.word	0x20010000
 8000bc4:	00000400 	.word	0x00000400
 8000bc8:	200004d0 	.word	0x200004d0
 8000bcc:	20000728 	.word	0x20000728

08000bd0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000bd4:	bf00      	nop
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bc80      	pop	{r7}
 8000bda:	4770      	bx	lr

08000bdc <MX_TIM1_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim7;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b092      	sub	sp, #72	; 0x48
 8000be0:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000be2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000be6:	2200      	movs	r2, #0
 8000be8:	601a      	str	r2, [r3, #0]
 8000bea:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000bec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	601a      	str	r2, [r3, #0]
 8000bf4:	605a      	str	r2, [r3, #4]
 8000bf6:	609a      	str	r2, [r3, #8]
 8000bf8:	60da      	str	r2, [r3, #12]
 8000bfa:	611a      	str	r2, [r3, #16]
 8000bfc:	615a      	str	r2, [r3, #20]
 8000bfe:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000c00:	1d3b      	adds	r3, r7, #4
 8000c02:	2220      	movs	r2, #32
 8000c04:	2100      	movs	r1, #0
 8000c06:	4618      	mov	r0, r3
 8000c08:	f003 fce0 	bl	80045cc <memset>

  htim1.Instance = TIM1;
 8000c0c:	4b3d      	ldr	r3, [pc, #244]	; (8000d04 <MX_TIM1_Init+0x128>)
 8000c0e:	4a3e      	ldr	r2, [pc, #248]	; (8000d08 <MX_TIM1_Init+0x12c>)
 8000c10:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000c12:	4b3c      	ldr	r3, [pc, #240]	; (8000d04 <MX_TIM1_Init+0x128>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c18:	4b3a      	ldr	r3, [pc, #232]	; (8000d04 <MX_TIM1_Init+0x128>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 6399;
 8000c1e:	4b39      	ldr	r3, [pc, #228]	; (8000d04 <MX_TIM1_Init+0x128>)
 8000c20:	f641 02ff 	movw	r2, #6399	; 0x18ff
 8000c24:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c26:	4b37      	ldr	r3, [pc, #220]	; (8000d04 <MX_TIM1_Init+0x128>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000c2c:	4b35      	ldr	r3, [pc, #212]	; (8000d04 <MX_TIM1_Init+0x128>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000c32:	4b34      	ldr	r3, [pc, #208]	; (8000d04 <MX_TIM1_Init+0x128>)
 8000c34:	2280      	movs	r2, #128	; 0x80
 8000c36:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000c38:	4832      	ldr	r0, [pc, #200]	; (8000d04 <MX_TIM1_Init+0x128>)
 8000c3a:	f002 f94e 	bl	8002eda <HAL_TIM_PWM_Init>
 8000c3e:	4603      	mov	r3, r0
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d001      	beq.n	8000c48 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8000c44:	f7ff fc93 	bl	800056e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000c48:	2320      	movs	r3, #32
 8000c4a:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000c50:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000c54:	4619      	mov	r1, r3
 8000c56:	482b      	ldr	r0, [pc, #172]	; (8000d04 <MX_TIM1_Init+0x128>)
 8000c58:	f002 fe86 	bl	8003968 <HAL_TIMEx_MasterConfigSynchronization>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d001      	beq.n	8000c66 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8000c62:	f7ff fc84 	bl	800056e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000c66:	2360      	movs	r3, #96	; 0x60
 8000c68:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 500;
 8000c6a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000c6e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000c70:	2300      	movs	r3, #0
 8000c72:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000c74:	2300      	movs	r3, #0
 8000c76:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000c80:	2300      	movs	r3, #0
 8000c82:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000c84:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c88:	2208      	movs	r2, #8
 8000c8a:	4619      	mov	r1, r3
 8000c8c:	481d      	ldr	r0, [pc, #116]	; (8000d04 <MX_TIM1_Init+0x128>)
 8000c8e:	f002 fb35 	bl	80032fc <HAL_TIM_PWM_ConfigChannel>
 8000c92:	4603      	mov	r3, r0
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d001      	beq.n	8000c9c <MX_TIM1_Init+0xc0>
  {
    Error_Handler();
 8000c98:	f7ff fc69 	bl	800056e <Error_Handler>
  }
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim1, TIM_CHANNEL_3);
 8000c9c:	4b19      	ldr	r3, [pc, #100]	; (8000d04 <MX_TIM1_Init+0x128>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	69da      	ldr	r2, [r3, #28]
 8000ca2:	4b18      	ldr	r3, [pc, #96]	; (8000d04 <MX_TIM1_Init+0x128>)
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	f022 0208 	bic.w	r2, r2, #8
 8000caa:	61da      	str	r2, [r3, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000cac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cb0:	220c      	movs	r2, #12
 8000cb2:	4619      	mov	r1, r3
 8000cb4:	4813      	ldr	r0, [pc, #76]	; (8000d04 <MX_TIM1_Init+0x128>)
 8000cb6:	f002 fb21 	bl	80032fc <HAL_TIM_PWM_ConfigChannel>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d001      	beq.n	8000cc4 <MX_TIM1_Init+0xe8>
  {
    Error_Handler();
 8000cc0:	f7ff fc55 	bl	800056e <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000cc8:	2300      	movs	r3, #0
 8000cca:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000cd8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000cdc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000ce2:	1d3b      	adds	r3, r7, #4
 8000ce4:	4619      	mov	r1, r3
 8000ce6:	4807      	ldr	r0, [pc, #28]	; (8000d04 <MX_TIM1_Init+0x128>)
 8000ce8:	f002 feaa 	bl	8003a40 <HAL_TIMEx_ConfigBreakDeadTime>
 8000cec:	4603      	mov	r3, r0
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d001      	beq.n	8000cf6 <MX_TIM1_Init+0x11a>
  {
    Error_Handler();
 8000cf2:	f7ff fc3c 	bl	800056e <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 8000cf6:	4803      	ldr	r0, [pc, #12]	; (8000d04 <MX_TIM1_Init+0x128>)
 8000cf8:	f000 f9ec 	bl	80010d4 <HAL_TIM_MspPostInit>

}
 8000cfc:	bf00      	nop
 8000cfe:	3748      	adds	r7, #72	; 0x48
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bd80      	pop	{r7, pc}
 8000d04:	200005c0 	.word	0x200005c0
 8000d08:	40012c00 	.word	0x40012c00

08000d0c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b08a      	sub	sp, #40	; 0x28
 8000d10:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d12:	f107 0320 	add.w	r3, r7, #32
 8000d16:	2200      	movs	r2, #0
 8000d18:	601a      	str	r2, [r3, #0]
 8000d1a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000d1c:	1d3b      	adds	r3, r7, #4
 8000d1e:	2200      	movs	r2, #0
 8000d20:	601a      	str	r2, [r3, #0]
 8000d22:	605a      	str	r2, [r3, #4]
 8000d24:	609a      	str	r2, [r3, #8]
 8000d26:	60da      	str	r2, [r3, #12]
 8000d28:	611a      	str	r2, [r3, #16]
 8000d2a:	615a      	str	r2, [r3, #20]
 8000d2c:	619a      	str	r2, [r3, #24]

  htim2.Instance = TIM2;
 8000d2e:	4b28      	ldr	r3, [pc, #160]	; (8000dd0 <MX_TIM2_Init+0xc4>)
 8000d30:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000d34:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000d36:	4b26      	ldr	r3, [pc, #152]	; (8000dd0 <MX_TIM2_Init+0xc4>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d3c:	4b24      	ldr	r3, [pc, #144]	; (8000dd0 <MX_TIM2_Init+0xc4>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 6399;
 8000d42:	4b23      	ldr	r3, [pc, #140]	; (8000dd0 <MX_TIM2_Init+0xc4>)
 8000d44:	f641 02ff 	movw	r2, #6399	; 0x18ff
 8000d48:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d4a:	4b21      	ldr	r3, [pc, #132]	; (8000dd0 <MX_TIM2_Init+0xc4>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000d50:	4b1f      	ldr	r3, [pc, #124]	; (8000dd0 <MX_TIM2_Init+0xc4>)
 8000d52:	2280      	movs	r2, #128	; 0x80
 8000d54:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000d56:	481e      	ldr	r0, [pc, #120]	; (8000dd0 <MX_TIM2_Init+0xc4>)
 8000d58:	f002 f8bf 	bl	8002eda <HAL_TIM_PWM_Init>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d001      	beq.n	8000d66 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8000d62:	f7ff fc04 	bl	800056e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d66:	2300      	movs	r3, #0
 8000d68:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d6e:	f107 0320 	add.w	r3, r7, #32
 8000d72:	4619      	mov	r1, r3
 8000d74:	4816      	ldr	r0, [pc, #88]	; (8000dd0 <MX_TIM2_Init+0xc4>)
 8000d76:	f002 fdf7 	bl	8003968 <HAL_TIMEx_MasterConfigSynchronization>
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d001      	beq.n	8000d84 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8000d80:	f7ff fbf5 	bl	800056e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d84:	2360      	movs	r3, #96	; 0x60
 8000d86:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500;
 8000d88:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000d8c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d92:	2300      	movs	r3, #0
 8000d94:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000d96:	1d3b      	adds	r3, r7, #4
 8000d98:	2208      	movs	r2, #8
 8000d9a:	4619      	mov	r1, r3
 8000d9c:	480c      	ldr	r0, [pc, #48]	; (8000dd0 <MX_TIM2_Init+0xc4>)
 8000d9e:	f002 faad 	bl	80032fc <HAL_TIM_PWM_ConfigChannel>
 8000da2:	4603      	mov	r3, r0
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d001      	beq.n	8000dac <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8000da8:	f7ff fbe1 	bl	800056e <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000dac:	1d3b      	adds	r3, r7, #4
 8000dae:	220c      	movs	r2, #12
 8000db0:	4619      	mov	r1, r3
 8000db2:	4807      	ldr	r0, [pc, #28]	; (8000dd0 <MX_TIM2_Init+0xc4>)
 8000db4:	f002 faa2 	bl	80032fc <HAL_TIM_PWM_ConfigChannel>
 8000db8:	4603      	mov	r3, r0
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d001      	beq.n	8000dc2 <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 8000dbe:	f7ff fbd6 	bl	800056e <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim2);
 8000dc2:	4803      	ldr	r0, [pc, #12]	; (8000dd0 <MX_TIM2_Init+0xc4>)
 8000dc4:	f000 f986 	bl	80010d4 <HAL_TIM_MspPostInit>

}
 8000dc8:	bf00      	nop
 8000dca:	3728      	adds	r7, #40	; 0x28
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bd80      	pop	{r7, pc}
 8000dd0:	20000608 	.word	0x20000608

08000dd4 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b08a      	sub	sp, #40	; 0x28
 8000dd8:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000dda:	f107 0320 	add.w	r3, r7, #32
 8000dde:	2200      	movs	r2, #0
 8000de0:	601a      	str	r2, [r3, #0]
 8000de2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000de4:	1d3b      	adds	r3, r7, #4
 8000de6:	2200      	movs	r2, #0
 8000de8:	601a      	str	r2, [r3, #0]
 8000dea:	605a      	str	r2, [r3, #4]
 8000dec:	609a      	str	r2, [r3, #8]
 8000dee:	60da      	str	r2, [r3, #12]
 8000df0:	611a      	str	r2, [r3, #16]
 8000df2:	615a      	str	r2, [r3, #20]
 8000df4:	619a      	str	r2, [r3, #24]

  htim3.Instance = TIM3;
 8000df6:	4b28      	ldr	r3, [pc, #160]	; (8000e98 <MX_TIM3_Init+0xc4>)
 8000df8:	4a28      	ldr	r2, [pc, #160]	; (8000e9c <MX_TIM3_Init+0xc8>)
 8000dfa:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000dfc:	4b26      	ldr	r3, [pc, #152]	; (8000e98 <MX_TIM3_Init+0xc4>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e02:	4b25      	ldr	r3, [pc, #148]	; (8000e98 <MX_TIM3_Init+0xc4>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 6399;
 8000e08:	4b23      	ldr	r3, [pc, #140]	; (8000e98 <MX_TIM3_Init+0xc4>)
 8000e0a:	f641 02ff 	movw	r2, #6399	; 0x18ff
 8000e0e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e10:	4b21      	ldr	r3, [pc, #132]	; (8000e98 <MX_TIM3_Init+0xc4>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000e16:	4b20      	ldr	r3, [pc, #128]	; (8000e98 <MX_TIM3_Init+0xc4>)
 8000e18:	2280      	movs	r2, #128	; 0x80
 8000e1a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000e1c:	481e      	ldr	r0, [pc, #120]	; (8000e98 <MX_TIM3_Init+0xc4>)
 8000e1e:	f002 f85c 	bl	8002eda <HAL_TIM_PWM_Init>
 8000e22:	4603      	mov	r3, r0
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d001      	beq.n	8000e2c <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8000e28:	f7ff fba1 	bl	800056e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000e2c:	2320      	movs	r3, #32
 8000e2e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e30:	2300      	movs	r3, #0
 8000e32:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000e34:	f107 0320 	add.w	r3, r7, #32
 8000e38:	4619      	mov	r1, r3
 8000e3a:	4817      	ldr	r0, [pc, #92]	; (8000e98 <MX_TIM3_Init+0xc4>)
 8000e3c:	f002 fd94 	bl	8003968 <HAL_TIMEx_MasterConfigSynchronization>
 8000e40:	4603      	mov	r3, r0
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d001      	beq.n	8000e4a <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8000e46:	f7ff fb92 	bl	800056e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e4a:	2360      	movs	r3, #96	; 0x60
 8000e4c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500;
 8000e4e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000e52:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e54:	2300      	movs	r3, #0
 8000e56:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000e5c:	1d3b      	adds	r3, r7, #4
 8000e5e:	2208      	movs	r2, #8
 8000e60:	4619      	mov	r1, r3
 8000e62:	480d      	ldr	r0, [pc, #52]	; (8000e98 <MX_TIM3_Init+0xc4>)
 8000e64:	f002 fa4a 	bl	80032fc <HAL_TIM_PWM_ConfigChannel>
 8000e68:	4603      	mov	r3, r0
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d001      	beq.n	8000e72 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8000e6e:	f7ff fb7e 	bl	800056e <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000e72:	1d3b      	adds	r3, r7, #4
 8000e74:	220c      	movs	r2, #12
 8000e76:	4619      	mov	r1, r3
 8000e78:	4807      	ldr	r0, [pc, #28]	; (8000e98 <MX_TIM3_Init+0xc4>)
 8000e7a:	f002 fa3f 	bl	80032fc <HAL_TIM_PWM_ConfigChannel>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d001      	beq.n	8000e88 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8000e84:	f7ff fb73 	bl	800056e <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim3);
 8000e88:	4803      	ldr	r0, [pc, #12]	; (8000e98 <MX_TIM3_Init+0xc4>)
 8000e8a:	f000 f923 	bl	80010d4 <HAL_TIM_MspPostInit>

}
 8000e8e:	bf00      	nop
 8000e90:	3728      	adds	r7, #40	; 0x28
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bd80      	pop	{r7, pc}
 8000e96:	bf00      	nop
 8000e98:	20000578 	.word	0x20000578
 8000e9c:	40000400 	.word	0x40000400

08000ea0 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b08a      	sub	sp, #40	; 0x28
 8000ea4:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ea6:	f107 0320 	add.w	r3, r7, #32
 8000eaa:	2200      	movs	r2, #0
 8000eac:	601a      	str	r2, [r3, #0]
 8000eae:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000eb0:	1d3b      	adds	r3, r7, #4
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	601a      	str	r2, [r3, #0]
 8000eb6:	605a      	str	r2, [r3, #4]
 8000eb8:	609a      	str	r2, [r3, #8]
 8000eba:	60da      	str	r2, [r3, #12]
 8000ebc:	611a      	str	r2, [r3, #16]
 8000ebe:	615a      	str	r2, [r3, #20]
 8000ec0:	619a      	str	r2, [r3, #24]

  htim4.Instance = TIM4;
 8000ec2:	4b28      	ldr	r3, [pc, #160]	; (8000f64 <MX_TIM4_Init+0xc4>)
 8000ec4:	4a28      	ldr	r2, [pc, #160]	; (8000f68 <MX_TIM4_Init+0xc8>)
 8000ec6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000ec8:	4b26      	ldr	r3, [pc, #152]	; (8000f64 <MX_TIM4_Init+0xc4>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ece:	4b25      	ldr	r3, [pc, #148]	; (8000f64 <MX_TIM4_Init+0xc4>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 6399;
 8000ed4:	4b23      	ldr	r3, [pc, #140]	; (8000f64 <MX_TIM4_Init+0xc4>)
 8000ed6:	f641 02ff 	movw	r2, #6399	; 0x18ff
 8000eda:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000edc:	4b21      	ldr	r3, [pc, #132]	; (8000f64 <MX_TIM4_Init+0xc4>)
 8000ede:	2200      	movs	r2, #0
 8000ee0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000ee2:	4b20      	ldr	r3, [pc, #128]	; (8000f64 <MX_TIM4_Init+0xc4>)
 8000ee4:	2280      	movs	r2, #128	; 0x80
 8000ee6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000ee8:	481e      	ldr	r0, [pc, #120]	; (8000f64 <MX_TIM4_Init+0xc4>)
 8000eea:	f001 fff6 	bl	8002eda <HAL_TIM_PWM_Init>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d001      	beq.n	8000ef8 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8000ef4:	f7ff fb3b 	bl	800056e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000ef8:	2320      	movs	r3, #32
 8000efa:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000efc:	2300      	movs	r3, #0
 8000efe:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000f00:	f107 0320 	add.w	r3, r7, #32
 8000f04:	4619      	mov	r1, r3
 8000f06:	4817      	ldr	r0, [pc, #92]	; (8000f64 <MX_TIM4_Init+0xc4>)
 8000f08:	f002 fd2e 	bl	8003968 <HAL_TIMEx_MasterConfigSynchronization>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d001      	beq.n	8000f16 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8000f12:	f7ff fb2c 	bl	800056e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000f16:	2360      	movs	r3, #96	; 0x60
 8000f18:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500;
 8000f1a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000f1e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000f20:	2300      	movs	r3, #0
 8000f22:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f24:	2300      	movs	r3, #0
 8000f26:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000f28:	1d3b      	adds	r3, r7, #4
 8000f2a:	2208      	movs	r2, #8
 8000f2c:	4619      	mov	r1, r3
 8000f2e:	480d      	ldr	r0, [pc, #52]	; (8000f64 <MX_TIM4_Init+0xc4>)
 8000f30:	f002 f9e4 	bl	80032fc <HAL_TIM_PWM_ConfigChannel>
 8000f34:	4603      	mov	r3, r0
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d001      	beq.n	8000f3e <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 8000f3a:	f7ff fb18 	bl	800056e <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000f3e:	1d3b      	adds	r3, r7, #4
 8000f40:	220c      	movs	r2, #12
 8000f42:	4619      	mov	r1, r3
 8000f44:	4807      	ldr	r0, [pc, #28]	; (8000f64 <MX_TIM4_Init+0xc4>)
 8000f46:	f002 f9d9 	bl	80032fc <HAL_TIM_PWM_ConfigChannel>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d001      	beq.n	8000f54 <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 8000f50:	f7ff fb0d 	bl	800056e <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim4);
 8000f54:	4803      	ldr	r0, [pc, #12]	; (8000f64 <MX_TIM4_Init+0xc4>)
 8000f56:	f000 f8bd 	bl	80010d4 <HAL_TIM_MspPostInit>

}
 8000f5a:	bf00      	nop
 8000f5c:	3728      	adds	r7, #40	; 0x28
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	20000530 	.word	0x20000530
 8000f68:	40000800 	.word	0x40000800

08000f6c <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f72:	463b      	mov	r3, r7
 8000f74:	2200      	movs	r2, #0
 8000f76:	601a      	str	r2, [r3, #0]
 8000f78:	605a      	str	r2, [r3, #4]

  htim7.Instance = TIM7;
 8000f7a:	4b15      	ldr	r3, [pc, #84]	; (8000fd0 <MX_TIM7_Init+0x64>)
 8000f7c:	4a15      	ldr	r2, [pc, #84]	; (8000fd4 <MX_TIM7_Init+0x68>)
 8000f7e:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 63;
 8000f80:	4b13      	ldr	r3, [pc, #76]	; (8000fd0 <MX_TIM7_Init+0x64>)
 8000f82:	223f      	movs	r2, #63	; 0x3f
 8000f84:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f86:	4b12      	ldr	r3, [pc, #72]	; (8000fd0 <MX_TIM7_Init+0x64>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9999;
 8000f8c:	4b10      	ldr	r3, [pc, #64]	; (8000fd0 <MX_TIM7_Init+0x64>)
 8000f8e:	f242 720f 	movw	r2, #9999	; 0x270f
 8000f92:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000f94:	4b0e      	ldr	r3, [pc, #56]	; (8000fd0 <MX_TIM7_Init+0x64>)
 8000f96:	2280      	movs	r2, #128	; 0x80
 8000f98:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000f9a:	480d      	ldr	r0, [pc, #52]	; (8000fd0 <MX_TIM7_Init+0x64>)
 8000f9c:	f001 ff4e 	bl	8002e3c <HAL_TIM_Base_Init>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d001      	beq.n	8000faa <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8000fa6:	f7ff fae2 	bl	800056e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000faa:	2300      	movs	r3, #0
 8000fac:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8000fb2:	463b      	mov	r3, r7
 8000fb4:	4619      	mov	r1, r3
 8000fb6:	4806      	ldr	r0, [pc, #24]	; (8000fd0 <MX_TIM7_Init+0x64>)
 8000fb8:	f002 fcd6 	bl	8003968 <HAL_TIMEx_MasterConfigSynchronization>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d001      	beq.n	8000fc6 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8000fc2:	f7ff fad4 	bl	800056e <Error_Handler>
  }

}
 8000fc6:	bf00      	nop
 8000fc8:	3708      	adds	r7, #8
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	20000650 	.word	0x20000650
 8000fd4:	40001400 	.word	0x40001400

08000fd8 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	b087      	sub	sp, #28
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	4a24      	ldr	r2, [pc, #144]	; (8001078 <HAL_TIM_PWM_MspInit+0xa0>)
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	d10c      	bne.n	8001004 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000fea:	4b24      	ldr	r3, [pc, #144]	; (800107c <HAL_TIM_PWM_MspInit+0xa4>)
 8000fec:	699b      	ldr	r3, [r3, #24]
 8000fee:	4a23      	ldr	r2, [pc, #140]	; (800107c <HAL_TIM_PWM_MspInit+0xa4>)
 8000ff0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000ff4:	6193      	str	r3, [r2, #24]
 8000ff6:	4b21      	ldr	r3, [pc, #132]	; (800107c <HAL_TIM_PWM_MspInit+0xa4>)
 8000ff8:	699b      	ldr	r3, [r3, #24]
 8000ffa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000ffe:	617b      	str	r3, [r7, #20]
 8001000:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001002:	e034      	b.n	800106e <HAL_TIM_PWM_MspInit+0x96>
  else if(tim_pwmHandle->Instance==TIM2)
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800100c:	d10c      	bne.n	8001028 <HAL_TIM_PWM_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800100e:	4b1b      	ldr	r3, [pc, #108]	; (800107c <HAL_TIM_PWM_MspInit+0xa4>)
 8001010:	69db      	ldr	r3, [r3, #28]
 8001012:	4a1a      	ldr	r2, [pc, #104]	; (800107c <HAL_TIM_PWM_MspInit+0xa4>)
 8001014:	f043 0301 	orr.w	r3, r3, #1
 8001018:	61d3      	str	r3, [r2, #28]
 800101a:	4b18      	ldr	r3, [pc, #96]	; (800107c <HAL_TIM_PWM_MspInit+0xa4>)
 800101c:	69db      	ldr	r3, [r3, #28]
 800101e:	f003 0301 	and.w	r3, r3, #1
 8001022:	613b      	str	r3, [r7, #16]
 8001024:	693b      	ldr	r3, [r7, #16]
}
 8001026:	e022      	b.n	800106e <HAL_TIM_PWM_MspInit+0x96>
  else if(tim_pwmHandle->Instance==TIM3)
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	4a14      	ldr	r2, [pc, #80]	; (8001080 <HAL_TIM_PWM_MspInit+0xa8>)
 800102e:	4293      	cmp	r3, r2
 8001030:	d10c      	bne.n	800104c <HAL_TIM_PWM_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001032:	4b12      	ldr	r3, [pc, #72]	; (800107c <HAL_TIM_PWM_MspInit+0xa4>)
 8001034:	69db      	ldr	r3, [r3, #28]
 8001036:	4a11      	ldr	r2, [pc, #68]	; (800107c <HAL_TIM_PWM_MspInit+0xa4>)
 8001038:	f043 0302 	orr.w	r3, r3, #2
 800103c:	61d3      	str	r3, [r2, #28]
 800103e:	4b0f      	ldr	r3, [pc, #60]	; (800107c <HAL_TIM_PWM_MspInit+0xa4>)
 8001040:	69db      	ldr	r3, [r3, #28]
 8001042:	f003 0302 	and.w	r3, r3, #2
 8001046:	60fb      	str	r3, [r7, #12]
 8001048:	68fb      	ldr	r3, [r7, #12]
}
 800104a:	e010      	b.n	800106e <HAL_TIM_PWM_MspInit+0x96>
  else if(tim_pwmHandle->Instance==TIM4)
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	4a0c      	ldr	r2, [pc, #48]	; (8001084 <HAL_TIM_PWM_MspInit+0xac>)
 8001052:	4293      	cmp	r3, r2
 8001054:	d10b      	bne.n	800106e <HAL_TIM_PWM_MspInit+0x96>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001056:	4b09      	ldr	r3, [pc, #36]	; (800107c <HAL_TIM_PWM_MspInit+0xa4>)
 8001058:	69db      	ldr	r3, [r3, #28]
 800105a:	4a08      	ldr	r2, [pc, #32]	; (800107c <HAL_TIM_PWM_MspInit+0xa4>)
 800105c:	f043 0304 	orr.w	r3, r3, #4
 8001060:	61d3      	str	r3, [r2, #28]
 8001062:	4b06      	ldr	r3, [pc, #24]	; (800107c <HAL_TIM_PWM_MspInit+0xa4>)
 8001064:	69db      	ldr	r3, [r3, #28]
 8001066:	f003 0304 	and.w	r3, r3, #4
 800106a:	60bb      	str	r3, [r7, #8]
 800106c:	68bb      	ldr	r3, [r7, #8]
}
 800106e:	bf00      	nop
 8001070:	371c      	adds	r7, #28
 8001072:	46bd      	mov	sp, r7
 8001074:	bc80      	pop	{r7}
 8001076:	4770      	bx	lr
 8001078:	40012c00 	.word	0x40012c00
 800107c:	40021000 	.word	0x40021000
 8001080:	40000400 	.word	0x40000400
 8001084:	40000800 	.word	0x40000800

08001088 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b084      	sub	sp, #16
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM7)
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	4a0d      	ldr	r2, [pc, #52]	; (80010cc <HAL_TIM_Base_MspInit+0x44>)
 8001096:	4293      	cmp	r3, r2
 8001098:	d113      	bne.n	80010c2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 800109a:	4b0d      	ldr	r3, [pc, #52]	; (80010d0 <HAL_TIM_Base_MspInit+0x48>)
 800109c:	69db      	ldr	r3, [r3, #28]
 800109e:	4a0c      	ldr	r2, [pc, #48]	; (80010d0 <HAL_TIM_Base_MspInit+0x48>)
 80010a0:	f043 0320 	orr.w	r3, r3, #32
 80010a4:	61d3      	str	r3, [r2, #28]
 80010a6:	4b0a      	ldr	r3, [pc, #40]	; (80010d0 <HAL_TIM_Base_MspInit+0x48>)
 80010a8:	69db      	ldr	r3, [r3, #28]
 80010aa:	f003 0320 	and.w	r3, r3, #32
 80010ae:	60fb      	str	r3, [r7, #12]
 80010b0:	68fb      	ldr	r3, [r7, #12]

    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 2, 0);
 80010b2:	2200      	movs	r2, #0
 80010b4:	2102      	movs	r1, #2
 80010b6:	2037      	movs	r0, #55	; 0x37
 80010b8:	f000 fb5b 	bl	8001772 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80010bc:	2037      	movs	r0, #55	; 0x37
 80010be:	f000 fb74 	bl	80017aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 80010c2:	bf00      	nop
 80010c4:	3710      	adds	r7, #16
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	40001400 	.word	0x40001400
 80010d0:	40021000 	.word	0x40021000

080010d4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b08c      	sub	sp, #48	; 0x30
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010dc:	f107 0318 	add.w	r3, r7, #24
 80010e0:	2200      	movs	r2, #0
 80010e2:	601a      	str	r2, [r3, #0]
 80010e4:	605a      	str	r2, [r3, #4]
 80010e6:	609a      	str	r2, [r3, #8]
 80010e8:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	4a4d      	ldr	r2, [pc, #308]	; (8001224 <HAL_TIM_MspPostInit+0x150>)
 80010f0:	4293      	cmp	r3, r2
 80010f2:	d12b      	bne.n	800114c <HAL_TIM_MspPostInit+0x78>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80010f4:	4b4c      	ldr	r3, [pc, #304]	; (8001228 <HAL_TIM_MspPostInit+0x154>)
 80010f6:	699b      	ldr	r3, [r3, #24]
 80010f8:	4a4b      	ldr	r2, [pc, #300]	; (8001228 <HAL_TIM_MspPostInit+0x154>)
 80010fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80010fe:	6193      	str	r3, [r2, #24]
 8001100:	4b49      	ldr	r3, [pc, #292]	; (8001228 <HAL_TIM_MspPostInit+0x154>)
 8001102:	699b      	ldr	r3, [r3, #24]
 8001104:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001108:	617b      	str	r3, [r7, #20]
 800110a:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 800110c:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8001110:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001112:	2302      	movs	r3, #2
 8001114:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001116:	2302      	movs	r3, #2
 8001118:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800111a:	f107 0318 	add.w	r3, r7, #24
 800111e:	4619      	mov	r1, r3
 8001120:	4842      	ldr	r0, [pc, #264]	; (800122c <HAL_TIM_MspPostInit+0x158>)
 8001122:	f000 fc9f 	bl	8001a64 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM1_ENABLE();
 8001126:	4b42      	ldr	r3, [pc, #264]	; (8001230 <HAL_TIM_MspPostInit+0x15c>)
 8001128:	685b      	ldr	r3, [r3, #4]
 800112a:	62bb      	str	r3, [r7, #40]	; 0x28
 800112c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800112e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8001132:	62bb      	str	r3, [r7, #40]	; 0x28
 8001134:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001136:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800113a:	62bb      	str	r3, [r7, #40]	; 0x28
 800113c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800113e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001142:	62bb      	str	r3, [r7, #40]	; 0x28
 8001144:	4a3a      	ldr	r2, [pc, #232]	; (8001230 <HAL_TIM_MspPostInit+0x15c>)
 8001146:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001148:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800114a:	e067      	b.n	800121c <HAL_TIM_MspPostInit+0x148>
  else if(timHandle->Instance==TIM2)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001154:	d118      	bne.n	8001188 <HAL_TIM_MspPostInit+0xb4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001156:	4b34      	ldr	r3, [pc, #208]	; (8001228 <HAL_TIM_MspPostInit+0x154>)
 8001158:	699b      	ldr	r3, [r3, #24]
 800115a:	4a33      	ldr	r2, [pc, #204]	; (8001228 <HAL_TIM_MspPostInit+0x154>)
 800115c:	f043 0304 	orr.w	r3, r3, #4
 8001160:	6193      	str	r3, [r2, #24]
 8001162:	4b31      	ldr	r3, [pc, #196]	; (8001228 <HAL_TIM_MspPostInit+0x154>)
 8001164:	699b      	ldr	r3, [r3, #24]
 8001166:	f003 0304 	and.w	r3, r3, #4
 800116a:	613b      	str	r3, [r7, #16]
 800116c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800116e:	230c      	movs	r3, #12
 8001170:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001172:	2302      	movs	r3, #2
 8001174:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001176:	2302      	movs	r3, #2
 8001178:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800117a:	f107 0318 	add.w	r3, r7, #24
 800117e:	4619      	mov	r1, r3
 8001180:	482c      	ldr	r0, [pc, #176]	; (8001234 <HAL_TIM_MspPostInit+0x160>)
 8001182:	f000 fc6f 	bl	8001a64 <HAL_GPIO_Init>
}
 8001186:	e049      	b.n	800121c <HAL_TIM_MspPostInit+0x148>
  else if(timHandle->Instance==TIM3)
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	4a2a      	ldr	r2, [pc, #168]	; (8001238 <HAL_TIM_MspPostInit+0x164>)
 800118e:	4293      	cmp	r3, r2
 8001190:	d118      	bne.n	80011c4 <HAL_TIM_MspPostInit+0xf0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001192:	4b25      	ldr	r3, [pc, #148]	; (8001228 <HAL_TIM_MspPostInit+0x154>)
 8001194:	699b      	ldr	r3, [r3, #24]
 8001196:	4a24      	ldr	r2, [pc, #144]	; (8001228 <HAL_TIM_MspPostInit+0x154>)
 8001198:	f043 0308 	orr.w	r3, r3, #8
 800119c:	6193      	str	r3, [r2, #24]
 800119e:	4b22      	ldr	r3, [pc, #136]	; (8001228 <HAL_TIM_MspPostInit+0x154>)
 80011a0:	699b      	ldr	r3, [r3, #24]
 80011a2:	f003 0308 	and.w	r3, r3, #8
 80011a6:	60fb      	str	r3, [r7, #12]
 80011a8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80011aa:	2303      	movs	r3, #3
 80011ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011ae:	2302      	movs	r3, #2
 80011b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011b2:	2302      	movs	r3, #2
 80011b4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011b6:	f107 0318 	add.w	r3, r7, #24
 80011ba:	4619      	mov	r1, r3
 80011bc:	481f      	ldr	r0, [pc, #124]	; (800123c <HAL_TIM_MspPostInit+0x168>)
 80011be:	f000 fc51 	bl	8001a64 <HAL_GPIO_Init>
}
 80011c2:	e02b      	b.n	800121c <HAL_TIM_MspPostInit+0x148>
  else if(timHandle->Instance==TIM4)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4a1d      	ldr	r2, [pc, #116]	; (8001240 <HAL_TIM_MspPostInit+0x16c>)
 80011ca:	4293      	cmp	r3, r2
 80011cc:	d126      	bne.n	800121c <HAL_TIM_MspPostInit+0x148>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80011ce:	4b16      	ldr	r3, [pc, #88]	; (8001228 <HAL_TIM_MspPostInit+0x154>)
 80011d0:	699b      	ldr	r3, [r3, #24]
 80011d2:	4a15      	ldr	r2, [pc, #84]	; (8001228 <HAL_TIM_MspPostInit+0x154>)
 80011d4:	f043 0320 	orr.w	r3, r3, #32
 80011d8:	6193      	str	r3, [r2, #24]
 80011da:	4b13      	ldr	r3, [pc, #76]	; (8001228 <HAL_TIM_MspPostInit+0x154>)
 80011dc:	699b      	ldr	r3, [r3, #24]
 80011de:	f003 0320 	and.w	r3, r3, #32
 80011e2:	60bb      	str	r3, [r7, #8]
 80011e4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80011e6:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80011ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011ec:	2302      	movs	r3, #2
 80011ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f0:	2302      	movs	r3, #2
 80011f2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80011f4:	f107 0318 	add.w	r3, r7, #24
 80011f8:	4619      	mov	r1, r3
 80011fa:	4812      	ldr	r0, [pc, #72]	; (8001244 <HAL_TIM_MspPostInit+0x170>)
 80011fc:	f000 fc32 	bl	8001a64 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM4_ENABLE();
 8001200:	4b0b      	ldr	r3, [pc, #44]	; (8001230 <HAL_TIM_MspPostInit+0x15c>)
 8001202:	685b      	ldr	r3, [r3, #4]
 8001204:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001206:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001208:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800120c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800120e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001210:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001214:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001216:	4a06      	ldr	r2, [pc, #24]	; (8001230 <HAL_TIM_MspPostInit+0x15c>)
 8001218:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800121a:	6053      	str	r3, [r2, #4]
}
 800121c:	bf00      	nop
 800121e:	3730      	adds	r7, #48	; 0x30
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	40012c00 	.word	0x40012c00
 8001228:	40021000 	.word	0x40021000
 800122c:	40011800 	.word	0x40011800
 8001230:	40010000 	.word	0x40010000
 8001234:	40010800 	.word	0x40010800
 8001238:	40000400 	.word	0x40000400
 800123c:	40010c00 	.word	0x40010c00
 8001240:	40000800 	.word	0x40000800
 8001244:	40011400 	.word	0x40011400

08001248 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 800124c:	4b11      	ldr	r3, [pc, #68]	; (8001294 <MX_USART1_UART_Init+0x4c>)
 800124e:	4a12      	ldr	r2, [pc, #72]	; (8001298 <MX_USART1_UART_Init+0x50>)
 8001250:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001252:	4b10      	ldr	r3, [pc, #64]	; (8001294 <MX_USART1_UART_Init+0x4c>)
 8001254:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001258:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800125a:	4b0e      	ldr	r3, [pc, #56]	; (8001294 <MX_USART1_UART_Init+0x4c>)
 800125c:	2200      	movs	r2, #0
 800125e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001260:	4b0c      	ldr	r3, [pc, #48]	; (8001294 <MX_USART1_UART_Init+0x4c>)
 8001262:	2200      	movs	r2, #0
 8001264:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001266:	4b0b      	ldr	r3, [pc, #44]	; (8001294 <MX_USART1_UART_Init+0x4c>)
 8001268:	2200      	movs	r2, #0
 800126a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800126c:	4b09      	ldr	r3, [pc, #36]	; (8001294 <MX_USART1_UART_Init+0x4c>)
 800126e:	220c      	movs	r2, #12
 8001270:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001272:	4b08      	ldr	r3, [pc, #32]	; (8001294 <MX_USART1_UART_Init+0x4c>)
 8001274:	2200      	movs	r2, #0
 8001276:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001278:	4b06      	ldr	r3, [pc, #24]	; (8001294 <MX_USART1_UART_Init+0x4c>)
 800127a:	2200      	movs	r2, #0
 800127c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800127e:	4805      	ldr	r0, [pc, #20]	; (8001294 <MX_USART1_UART_Init+0x4c>)
 8001280:	f002 fc41 	bl	8003b06 <HAL_UART_Init>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d001      	beq.n	800128e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800128a:	f7ff f970 	bl	800056e <Error_Handler>
  }

}
 800128e:	bf00      	nop
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	200006dc 	.word	0x200006dc
 8001298:	40013800 	.word	0x40013800

0800129c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 80012a0:	4b11      	ldr	r3, [pc, #68]	; (80012e8 <MX_USART3_UART_Init+0x4c>)
 80012a2:	4a12      	ldr	r2, [pc, #72]	; (80012ec <MX_USART3_UART_Init+0x50>)
 80012a4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80012a6:	4b10      	ldr	r3, [pc, #64]	; (80012e8 <MX_USART3_UART_Init+0x4c>)
 80012a8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80012ac:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80012ae:	4b0e      	ldr	r3, [pc, #56]	; (80012e8 <MX_USART3_UART_Init+0x4c>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80012b4:	4b0c      	ldr	r3, [pc, #48]	; (80012e8 <MX_USART3_UART_Init+0x4c>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80012ba:	4b0b      	ldr	r3, [pc, #44]	; (80012e8 <MX_USART3_UART_Init+0x4c>)
 80012bc:	2200      	movs	r2, #0
 80012be:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80012c0:	4b09      	ldr	r3, [pc, #36]	; (80012e8 <MX_USART3_UART_Init+0x4c>)
 80012c2:	220c      	movs	r2, #12
 80012c4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012c6:	4b08      	ldr	r3, [pc, #32]	; (80012e8 <MX_USART3_UART_Init+0x4c>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80012cc:	4b06      	ldr	r3, [pc, #24]	; (80012e8 <MX_USART3_UART_Init+0x4c>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80012d2:	4805      	ldr	r0, [pc, #20]	; (80012e8 <MX_USART3_UART_Init+0x4c>)
 80012d4:	f002 fc17 	bl	8003b06 <HAL_UART_Init>
 80012d8:	4603      	mov	r3, r0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d001      	beq.n	80012e2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80012de:	f7ff f946 	bl	800056e <Error_Handler>
  }

}
 80012e2:	bf00      	nop
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	20000698 	.word	0x20000698
 80012ec:	40004800 	.word	0x40004800

080012f0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b08c      	sub	sp, #48	; 0x30
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012f8:	f107 031c 	add.w	r3, r7, #28
 80012fc:	2200      	movs	r2, #0
 80012fe:	601a      	str	r2, [r3, #0]
 8001300:	605a      	str	r2, [r3, #4]
 8001302:	609a      	str	r2, [r3, #8]
 8001304:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	4a45      	ldr	r2, [pc, #276]	; (8001420 <HAL_UART_MspInit+0x130>)
 800130c:	4293      	cmp	r3, r2
 800130e:	d132      	bne.n	8001376 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001310:	4b44      	ldr	r3, [pc, #272]	; (8001424 <HAL_UART_MspInit+0x134>)
 8001312:	699b      	ldr	r3, [r3, #24]
 8001314:	4a43      	ldr	r2, [pc, #268]	; (8001424 <HAL_UART_MspInit+0x134>)
 8001316:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800131a:	6193      	str	r3, [r2, #24]
 800131c:	4b41      	ldr	r3, [pc, #260]	; (8001424 <HAL_UART_MspInit+0x134>)
 800131e:	699b      	ldr	r3, [r3, #24]
 8001320:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001324:	61bb      	str	r3, [r7, #24]
 8001326:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001328:	4b3e      	ldr	r3, [pc, #248]	; (8001424 <HAL_UART_MspInit+0x134>)
 800132a:	699b      	ldr	r3, [r3, #24]
 800132c:	4a3d      	ldr	r2, [pc, #244]	; (8001424 <HAL_UART_MspInit+0x134>)
 800132e:	f043 0304 	orr.w	r3, r3, #4
 8001332:	6193      	str	r3, [r2, #24]
 8001334:	4b3b      	ldr	r3, [pc, #236]	; (8001424 <HAL_UART_MspInit+0x134>)
 8001336:	699b      	ldr	r3, [r3, #24]
 8001338:	f003 0304 	and.w	r3, r3, #4
 800133c:	617b      	str	r3, [r7, #20]
 800133e:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001340:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001344:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001346:	2302      	movs	r3, #2
 8001348:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800134a:	2303      	movs	r3, #3
 800134c:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800134e:	f107 031c 	add.w	r3, r7, #28
 8001352:	4619      	mov	r1, r3
 8001354:	4834      	ldr	r0, [pc, #208]	; (8001428 <HAL_UART_MspInit+0x138>)
 8001356:	f000 fb85 	bl	8001a64 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800135a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800135e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001360:	2300      	movs	r3, #0
 8001362:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001364:	2300      	movs	r3, #0
 8001366:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001368:	f107 031c 	add.w	r3, r7, #28
 800136c:	4619      	mov	r1, r3
 800136e:	482e      	ldr	r0, [pc, #184]	; (8001428 <HAL_UART_MspInit+0x138>)
 8001370:	f000 fb78 	bl	8001a64 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001374:	e050      	b.n	8001418 <HAL_UART_MspInit+0x128>
  else if(uartHandle->Instance==USART3)
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	4a2c      	ldr	r2, [pc, #176]	; (800142c <HAL_UART_MspInit+0x13c>)
 800137c:	4293      	cmp	r3, r2
 800137e:	d14b      	bne.n	8001418 <HAL_UART_MspInit+0x128>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001380:	4b28      	ldr	r3, [pc, #160]	; (8001424 <HAL_UART_MspInit+0x134>)
 8001382:	69db      	ldr	r3, [r3, #28]
 8001384:	4a27      	ldr	r2, [pc, #156]	; (8001424 <HAL_UART_MspInit+0x134>)
 8001386:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800138a:	61d3      	str	r3, [r2, #28]
 800138c:	4b25      	ldr	r3, [pc, #148]	; (8001424 <HAL_UART_MspInit+0x134>)
 800138e:	69db      	ldr	r3, [r3, #28]
 8001390:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001394:	613b      	str	r3, [r7, #16]
 8001396:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001398:	4b22      	ldr	r3, [pc, #136]	; (8001424 <HAL_UART_MspInit+0x134>)
 800139a:	699b      	ldr	r3, [r3, #24]
 800139c:	4a21      	ldr	r2, [pc, #132]	; (8001424 <HAL_UART_MspInit+0x134>)
 800139e:	f043 0320 	orr.w	r3, r3, #32
 80013a2:	6193      	str	r3, [r2, #24]
 80013a4:	4b1f      	ldr	r3, [pc, #124]	; (8001424 <HAL_UART_MspInit+0x134>)
 80013a6:	699b      	ldr	r3, [r3, #24]
 80013a8:	f003 0320 	and.w	r3, r3, #32
 80013ac:	60fb      	str	r3, [r7, #12]
 80013ae:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80013b0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80013b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013b6:	2302      	movs	r3, #2
 80013b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013ba:	2303      	movs	r3, #3
 80013bc:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013be:	f107 031c 	add.w	r3, r7, #28
 80013c2:	4619      	mov	r1, r3
 80013c4:	481a      	ldr	r0, [pc, #104]	; (8001430 <HAL_UART_MspInit+0x140>)
 80013c6:	f000 fb4d 	bl	8001a64 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80013ca:	f44f 7300 	mov.w	r3, #512	; 0x200
 80013ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013d0:	2300      	movs	r3, #0
 80013d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d4:	2300      	movs	r3, #0
 80013d6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013d8:	f107 031c 	add.w	r3, r7, #28
 80013dc:	4619      	mov	r1, r3
 80013de:	4814      	ldr	r0, [pc, #80]	; (8001430 <HAL_UART_MspInit+0x140>)
 80013e0:	f000 fb40 	bl	8001a64 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_USART3_ENABLE();
 80013e4:	4b13      	ldr	r3, [pc, #76]	; (8001434 <HAL_UART_MspInit+0x144>)
 80013e6:	685b      	ldr	r3, [r3, #4]
 80013e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80013ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013ec:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80013f0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80013f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013f4:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80013f8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80013fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013fc:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8001400:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001402:	4a0c      	ldr	r2, [pc, #48]	; (8001434 <HAL_UART_MspInit+0x144>)
 8001404:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001406:	6053      	str	r3, [r2, #4]
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001408:	2200      	movs	r2, #0
 800140a:	2100      	movs	r1, #0
 800140c:	2027      	movs	r0, #39	; 0x27
 800140e:	f000 f9b0 	bl	8001772 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001412:	2027      	movs	r0, #39	; 0x27
 8001414:	f000 f9c9 	bl	80017aa <HAL_NVIC_EnableIRQ>
}
 8001418:	bf00      	nop
 800141a:	3730      	adds	r7, #48	; 0x30
 800141c:	46bd      	mov	sp, r7
 800141e:	bd80      	pop	{r7, pc}
 8001420:	40013800 	.word	0x40013800
 8001424:	40021000 	.word	0x40021000
 8001428:	40010800 	.word	0x40010800
 800142c:	40004800 	.word	0x40004800
 8001430:	40011400 	.word	0x40011400
 8001434:	40010000 	.word	0x40010000

08001438 <__io_putchar>:
#else
	#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

	PUTCHAR_PROTOTYPE
	{
 8001438:	b580      	push	{r7, lr}
 800143a:	b082      	sub	sp, #8
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
		HAL_UART_Transmit(&huart1,(uint8_t*)&ch, 1, 0xFFFF);//ÁîµËÑë‰∏≤Âè£
 8001440:	1d39      	adds	r1, r7, #4
 8001442:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001446:	2201      	movs	r2, #1
 8001448:	4807      	ldr	r0, [pc, #28]	; (8001468 <__io_putchar+0x30>)
 800144a:	f002 fba9 	bl	8003ba0 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart3,(uint8_t*)&ch, 1, 0xFFFF);//ËìùÁâô‰∏≤Âè£
 800144e:	1d39      	adds	r1, r7, #4
 8001450:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001454:	2201      	movs	r2, #1
 8001456:	4805      	ldr	r0, [pc, #20]	; (800146c <__io_putchar+0x34>)
 8001458:	f002 fba2 	bl	8003ba0 <HAL_UART_Transmit>
		return ch;
 800145c:	687b      	ldr	r3, [r7, #4]
	}
 800145e:	4618      	mov	r0, r3
 8001460:	3708      	adds	r7, #8
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	200006dc 	.word	0x200006dc
 800146c:	20000698 	.word	0x20000698

08001470 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001470:	480c      	ldr	r0, [pc, #48]	; (80014a4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001472:	490d      	ldr	r1, [pc, #52]	; (80014a8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001474:	4a0d      	ldr	r2, [pc, #52]	; (80014ac <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001476:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001478:	e002      	b.n	8001480 <LoopCopyDataInit>

0800147a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800147a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800147c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800147e:	3304      	adds	r3, #4

08001480 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001480:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001482:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001484:	d3f9      	bcc.n	800147a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001486:	4a0a      	ldr	r2, [pc, #40]	; (80014b0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001488:	4c0a      	ldr	r4, [pc, #40]	; (80014b4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800148a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800148c:	e001      	b.n	8001492 <LoopFillZerobss>

0800148e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800148e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001490:	3204      	adds	r2, #4

08001492 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001492:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001494:	d3fb      	bcc.n	800148e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001496:	f7ff fb9b 	bl	8000bd0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800149a:	f003 f873 	bl	8004584 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800149e:	f7fe ffe3 	bl	8000468 <main>
  bx lr
 80014a2:	4770      	bx	lr
  ldr r0, =_sdata
 80014a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014a8:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 80014ac:	08006054 	.word	0x08006054
  ldr r2, =_sbss
 80014b0:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 80014b4:	20000728 	.word	0x20000728

080014b8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80014b8:	e7fe      	b.n	80014b8 <ADC1_2_IRQHandler>
	...

080014bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014c0:	4b08      	ldr	r3, [pc, #32]	; (80014e4 <HAL_Init+0x28>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	4a07      	ldr	r2, [pc, #28]	; (80014e4 <HAL_Init+0x28>)
 80014c6:	f043 0310 	orr.w	r3, r3, #16
 80014ca:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014cc:	2003      	movs	r0, #3
 80014ce:	f000 f945 	bl	800175c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014d2:	2000      	movs	r0, #0
 80014d4:	f000 f808 	bl	80014e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014d8:	f7ff fa62 	bl	80009a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014dc:	2300      	movs	r3, #0
}
 80014de:	4618      	mov	r0, r3
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	40022000 	.word	0x40022000

080014e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b082      	sub	sp, #8
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014f0:	4b12      	ldr	r3, [pc, #72]	; (800153c <HAL_InitTick+0x54>)
 80014f2:	681a      	ldr	r2, [r3, #0]
 80014f4:	4b12      	ldr	r3, [pc, #72]	; (8001540 <HAL_InitTick+0x58>)
 80014f6:	781b      	ldrb	r3, [r3, #0]
 80014f8:	4619      	mov	r1, r3
 80014fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8001502:	fbb2 f3f3 	udiv	r3, r2, r3
 8001506:	4618      	mov	r0, r3
 8001508:	f000 f95d 	bl	80017c6 <HAL_SYSTICK_Config>
 800150c:	4603      	mov	r3, r0
 800150e:	2b00      	cmp	r3, #0
 8001510:	d001      	beq.n	8001516 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001512:	2301      	movs	r3, #1
 8001514:	e00e      	b.n	8001534 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	2b0f      	cmp	r3, #15
 800151a:	d80a      	bhi.n	8001532 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800151c:	2200      	movs	r2, #0
 800151e:	6879      	ldr	r1, [r7, #4]
 8001520:	f04f 30ff 	mov.w	r0, #4294967295
 8001524:	f000 f925 	bl	8001772 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001528:	4a06      	ldr	r2, [pc, #24]	; (8001544 <HAL_InitTick+0x5c>)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800152e:	2300      	movs	r3, #0
 8001530:	e000      	b.n	8001534 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001532:	2301      	movs	r3, #1
}
 8001534:	4618      	mov	r0, r3
 8001536:	3708      	adds	r7, #8
 8001538:	46bd      	mov	sp, r7
 800153a:	bd80      	pop	{r7, pc}
 800153c:	2000001c 	.word	0x2000001c
 8001540:	20000024 	.word	0x20000024
 8001544:	20000020 	.word	0x20000020

08001548 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001548:	b480      	push	{r7}
 800154a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800154c:	4b05      	ldr	r3, [pc, #20]	; (8001564 <HAL_IncTick+0x1c>)
 800154e:	781b      	ldrb	r3, [r3, #0]
 8001550:	461a      	mov	r2, r3
 8001552:	4b05      	ldr	r3, [pc, #20]	; (8001568 <HAL_IncTick+0x20>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	4413      	add	r3, r2
 8001558:	4a03      	ldr	r2, [pc, #12]	; (8001568 <HAL_IncTick+0x20>)
 800155a:	6013      	str	r3, [r2, #0]
}
 800155c:	bf00      	nop
 800155e:	46bd      	mov	sp, r7
 8001560:	bc80      	pop	{r7}
 8001562:	4770      	bx	lr
 8001564:	20000024 	.word	0x20000024
 8001568:	20000720 	.word	0x20000720

0800156c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800156c:	b480      	push	{r7}
 800156e:	af00      	add	r7, sp, #0
  return uwTick;
 8001570:	4b02      	ldr	r3, [pc, #8]	; (800157c <HAL_GetTick+0x10>)
 8001572:	681b      	ldr	r3, [r3, #0]
}
 8001574:	4618      	mov	r0, r3
 8001576:	46bd      	mov	sp, r7
 8001578:	bc80      	pop	{r7}
 800157a:	4770      	bx	lr
 800157c:	20000720 	.word	0x20000720

08001580 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b084      	sub	sp, #16
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001588:	f7ff fff0 	bl	800156c <HAL_GetTick>
 800158c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001598:	d005      	beq.n	80015a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800159a:	4b09      	ldr	r3, [pc, #36]	; (80015c0 <HAL_Delay+0x40>)
 800159c:	781b      	ldrb	r3, [r3, #0]
 800159e:	461a      	mov	r2, r3
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	4413      	add	r3, r2
 80015a4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80015a6:	bf00      	nop
 80015a8:	f7ff ffe0 	bl	800156c <HAL_GetTick>
 80015ac:	4602      	mov	r2, r0
 80015ae:	68bb      	ldr	r3, [r7, #8]
 80015b0:	1ad3      	subs	r3, r2, r3
 80015b2:	68fa      	ldr	r2, [r7, #12]
 80015b4:	429a      	cmp	r2, r3
 80015b6:	d8f7      	bhi.n	80015a8 <HAL_Delay+0x28>
  {
  }
}
 80015b8:	bf00      	nop
 80015ba:	3710      	adds	r7, #16
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}
 80015c0:	20000024 	.word	0x20000024

080015c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015c4:	b480      	push	{r7}
 80015c6:	b085      	sub	sp, #20
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	f003 0307 	and.w	r3, r3, #7
 80015d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015d4:	4b0c      	ldr	r3, [pc, #48]	; (8001608 <__NVIC_SetPriorityGrouping+0x44>)
 80015d6:	68db      	ldr	r3, [r3, #12]
 80015d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015da:	68ba      	ldr	r2, [r7, #8]
 80015dc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80015e0:	4013      	ands	r3, r2
 80015e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015e8:	68bb      	ldr	r3, [r7, #8]
 80015ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015ec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80015f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015f6:	4a04      	ldr	r2, [pc, #16]	; (8001608 <__NVIC_SetPriorityGrouping+0x44>)
 80015f8:	68bb      	ldr	r3, [r7, #8]
 80015fa:	60d3      	str	r3, [r2, #12]
}
 80015fc:	bf00      	nop
 80015fe:	3714      	adds	r7, #20
 8001600:	46bd      	mov	sp, r7
 8001602:	bc80      	pop	{r7}
 8001604:	4770      	bx	lr
 8001606:	bf00      	nop
 8001608:	e000ed00 	.word	0xe000ed00

0800160c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001610:	4b04      	ldr	r3, [pc, #16]	; (8001624 <__NVIC_GetPriorityGrouping+0x18>)
 8001612:	68db      	ldr	r3, [r3, #12]
 8001614:	0a1b      	lsrs	r3, r3, #8
 8001616:	f003 0307 	and.w	r3, r3, #7
}
 800161a:	4618      	mov	r0, r3
 800161c:	46bd      	mov	sp, r7
 800161e:	bc80      	pop	{r7}
 8001620:	4770      	bx	lr
 8001622:	bf00      	nop
 8001624:	e000ed00 	.word	0xe000ed00

08001628 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001628:	b480      	push	{r7}
 800162a:	b083      	sub	sp, #12
 800162c:	af00      	add	r7, sp, #0
 800162e:	4603      	mov	r3, r0
 8001630:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001632:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001636:	2b00      	cmp	r3, #0
 8001638:	db0b      	blt.n	8001652 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800163a:	79fb      	ldrb	r3, [r7, #7]
 800163c:	f003 021f 	and.w	r2, r3, #31
 8001640:	4906      	ldr	r1, [pc, #24]	; (800165c <__NVIC_EnableIRQ+0x34>)
 8001642:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001646:	095b      	lsrs	r3, r3, #5
 8001648:	2001      	movs	r0, #1
 800164a:	fa00 f202 	lsl.w	r2, r0, r2
 800164e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001652:	bf00      	nop
 8001654:	370c      	adds	r7, #12
 8001656:	46bd      	mov	sp, r7
 8001658:	bc80      	pop	{r7}
 800165a:	4770      	bx	lr
 800165c:	e000e100 	.word	0xe000e100

08001660 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001660:	b480      	push	{r7}
 8001662:	b083      	sub	sp, #12
 8001664:	af00      	add	r7, sp, #0
 8001666:	4603      	mov	r3, r0
 8001668:	6039      	str	r1, [r7, #0]
 800166a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800166c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001670:	2b00      	cmp	r3, #0
 8001672:	db0a      	blt.n	800168a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	b2da      	uxtb	r2, r3
 8001678:	490c      	ldr	r1, [pc, #48]	; (80016ac <__NVIC_SetPriority+0x4c>)
 800167a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800167e:	0112      	lsls	r2, r2, #4
 8001680:	b2d2      	uxtb	r2, r2
 8001682:	440b      	add	r3, r1
 8001684:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001688:	e00a      	b.n	80016a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	b2da      	uxtb	r2, r3
 800168e:	4908      	ldr	r1, [pc, #32]	; (80016b0 <__NVIC_SetPriority+0x50>)
 8001690:	79fb      	ldrb	r3, [r7, #7]
 8001692:	f003 030f 	and.w	r3, r3, #15
 8001696:	3b04      	subs	r3, #4
 8001698:	0112      	lsls	r2, r2, #4
 800169a:	b2d2      	uxtb	r2, r2
 800169c:	440b      	add	r3, r1
 800169e:	761a      	strb	r2, [r3, #24]
}
 80016a0:	bf00      	nop
 80016a2:	370c      	adds	r7, #12
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bc80      	pop	{r7}
 80016a8:	4770      	bx	lr
 80016aa:	bf00      	nop
 80016ac:	e000e100 	.word	0xe000e100
 80016b0:	e000ed00 	.word	0xe000ed00

080016b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b089      	sub	sp, #36	; 0x24
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	60f8      	str	r0, [r7, #12]
 80016bc:	60b9      	str	r1, [r7, #8]
 80016be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	f003 0307 	and.w	r3, r3, #7
 80016c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016c8:	69fb      	ldr	r3, [r7, #28]
 80016ca:	f1c3 0307 	rsb	r3, r3, #7
 80016ce:	2b04      	cmp	r3, #4
 80016d0:	bf28      	it	cs
 80016d2:	2304      	movcs	r3, #4
 80016d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016d6:	69fb      	ldr	r3, [r7, #28]
 80016d8:	3304      	adds	r3, #4
 80016da:	2b06      	cmp	r3, #6
 80016dc:	d902      	bls.n	80016e4 <NVIC_EncodePriority+0x30>
 80016de:	69fb      	ldr	r3, [r7, #28]
 80016e0:	3b03      	subs	r3, #3
 80016e2:	e000      	b.n	80016e6 <NVIC_EncodePriority+0x32>
 80016e4:	2300      	movs	r3, #0
 80016e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016e8:	f04f 32ff 	mov.w	r2, #4294967295
 80016ec:	69bb      	ldr	r3, [r7, #24]
 80016ee:	fa02 f303 	lsl.w	r3, r2, r3
 80016f2:	43da      	mvns	r2, r3
 80016f4:	68bb      	ldr	r3, [r7, #8]
 80016f6:	401a      	ands	r2, r3
 80016f8:	697b      	ldr	r3, [r7, #20]
 80016fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016fc:	f04f 31ff 	mov.w	r1, #4294967295
 8001700:	697b      	ldr	r3, [r7, #20]
 8001702:	fa01 f303 	lsl.w	r3, r1, r3
 8001706:	43d9      	mvns	r1, r3
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800170c:	4313      	orrs	r3, r2
         );
}
 800170e:	4618      	mov	r0, r3
 8001710:	3724      	adds	r7, #36	; 0x24
 8001712:	46bd      	mov	sp, r7
 8001714:	bc80      	pop	{r7}
 8001716:	4770      	bx	lr

08001718 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b082      	sub	sp, #8
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	3b01      	subs	r3, #1
 8001724:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001728:	d301      	bcc.n	800172e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800172a:	2301      	movs	r3, #1
 800172c:	e00f      	b.n	800174e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800172e:	4a0a      	ldr	r2, [pc, #40]	; (8001758 <SysTick_Config+0x40>)
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	3b01      	subs	r3, #1
 8001734:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001736:	210f      	movs	r1, #15
 8001738:	f04f 30ff 	mov.w	r0, #4294967295
 800173c:	f7ff ff90 	bl	8001660 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001740:	4b05      	ldr	r3, [pc, #20]	; (8001758 <SysTick_Config+0x40>)
 8001742:	2200      	movs	r2, #0
 8001744:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001746:	4b04      	ldr	r3, [pc, #16]	; (8001758 <SysTick_Config+0x40>)
 8001748:	2207      	movs	r2, #7
 800174a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800174c:	2300      	movs	r3, #0
}
 800174e:	4618      	mov	r0, r3
 8001750:	3708      	adds	r7, #8
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	e000e010 	.word	0xe000e010

0800175c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b082      	sub	sp, #8
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001764:	6878      	ldr	r0, [r7, #4]
 8001766:	f7ff ff2d 	bl	80015c4 <__NVIC_SetPriorityGrouping>
}
 800176a:	bf00      	nop
 800176c:	3708      	adds	r7, #8
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}

08001772 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001772:	b580      	push	{r7, lr}
 8001774:	b086      	sub	sp, #24
 8001776:	af00      	add	r7, sp, #0
 8001778:	4603      	mov	r3, r0
 800177a:	60b9      	str	r1, [r7, #8]
 800177c:	607a      	str	r2, [r7, #4]
 800177e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001780:	2300      	movs	r3, #0
 8001782:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001784:	f7ff ff42 	bl	800160c <__NVIC_GetPriorityGrouping>
 8001788:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800178a:	687a      	ldr	r2, [r7, #4]
 800178c:	68b9      	ldr	r1, [r7, #8]
 800178e:	6978      	ldr	r0, [r7, #20]
 8001790:	f7ff ff90 	bl	80016b4 <NVIC_EncodePriority>
 8001794:	4602      	mov	r2, r0
 8001796:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800179a:	4611      	mov	r1, r2
 800179c:	4618      	mov	r0, r3
 800179e:	f7ff ff5f 	bl	8001660 <__NVIC_SetPriority>
}
 80017a2:	bf00      	nop
 80017a4:	3718      	adds	r7, #24
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}

080017aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017aa:	b580      	push	{r7, lr}
 80017ac:	b082      	sub	sp, #8
 80017ae:	af00      	add	r7, sp, #0
 80017b0:	4603      	mov	r3, r0
 80017b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80017b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017b8:	4618      	mov	r0, r3
 80017ba:	f7ff ff35 	bl	8001628 <__NVIC_EnableIRQ>
}
 80017be:	bf00      	nop
 80017c0:	3708      	adds	r7, #8
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}

080017c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017c6:	b580      	push	{r7, lr}
 80017c8:	b082      	sub	sp, #8
 80017ca:	af00      	add	r7, sp, #0
 80017cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017ce:	6878      	ldr	r0, [r7, #4]
 80017d0:	f7ff ffa2 	bl	8001718 <SysTick_Config>
 80017d4:	4603      	mov	r3, r0
}
 80017d6:	4618      	mov	r0, r3
 80017d8:	3708      	adds	r7, #8
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}

080017de <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80017de:	b480      	push	{r7}
 80017e0:	b085      	sub	sp, #20
 80017e2:	af00      	add	r7, sp, #0
 80017e4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80017e6:	2300      	movs	r3, #0
 80017e8:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80017f0:	2b02      	cmp	r3, #2
 80017f2:	d008      	beq.n	8001806 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	2204      	movs	r2, #4
 80017f8:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	2200      	movs	r2, #0
 80017fe:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001802:	2301      	movs	r3, #1
 8001804:	e020      	b.n	8001848 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	681a      	ldr	r2, [r3, #0]
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f022 020e 	bic.w	r2, r2, #14
 8001814:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	681a      	ldr	r2, [r3, #0]
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f022 0201 	bic.w	r2, r2, #1
 8001824:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800182e:	2101      	movs	r1, #1
 8001830:	fa01 f202 	lsl.w	r2, r1, r2
 8001834:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	2201      	movs	r2, #1
 800183a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	2200      	movs	r2, #0
 8001842:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001846:	7bfb      	ldrb	r3, [r7, #15]
}
 8001848:	4618      	mov	r0, r3
 800184a:	3714      	adds	r7, #20
 800184c:	46bd      	mov	sp, r7
 800184e:	bc80      	pop	{r7}
 8001850:	4770      	bx	lr
	...

08001854 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001854:	b580      	push	{r7, lr}
 8001856:	b084      	sub	sp, #16
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800185c:	2300      	movs	r3, #0
 800185e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001866:	2b02      	cmp	r3, #2
 8001868:	d005      	beq.n	8001876 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	2204      	movs	r2, #4
 800186e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001870:	2301      	movs	r3, #1
 8001872:	73fb      	strb	r3, [r7, #15]
 8001874:	e0d6      	b.n	8001a24 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	681a      	ldr	r2, [r3, #0]
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	f022 020e 	bic.w	r2, r2, #14
 8001884:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	681a      	ldr	r2, [r3, #0]
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	f022 0201 	bic.w	r2, r2, #1
 8001894:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	461a      	mov	r2, r3
 800189c:	4b64      	ldr	r3, [pc, #400]	; (8001a30 <HAL_DMA_Abort_IT+0x1dc>)
 800189e:	429a      	cmp	r2, r3
 80018a0:	d958      	bls.n	8001954 <HAL_DMA_Abort_IT+0x100>
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	4a63      	ldr	r2, [pc, #396]	; (8001a34 <HAL_DMA_Abort_IT+0x1e0>)
 80018a8:	4293      	cmp	r3, r2
 80018aa:	d04f      	beq.n	800194c <HAL_DMA_Abort_IT+0xf8>
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	4a61      	ldr	r2, [pc, #388]	; (8001a38 <HAL_DMA_Abort_IT+0x1e4>)
 80018b2:	4293      	cmp	r3, r2
 80018b4:	d048      	beq.n	8001948 <HAL_DMA_Abort_IT+0xf4>
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	4a60      	ldr	r2, [pc, #384]	; (8001a3c <HAL_DMA_Abort_IT+0x1e8>)
 80018bc:	4293      	cmp	r3, r2
 80018be:	d040      	beq.n	8001942 <HAL_DMA_Abort_IT+0xee>
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	4a5e      	ldr	r2, [pc, #376]	; (8001a40 <HAL_DMA_Abort_IT+0x1ec>)
 80018c6:	4293      	cmp	r3, r2
 80018c8:	d038      	beq.n	800193c <HAL_DMA_Abort_IT+0xe8>
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	4a5d      	ldr	r2, [pc, #372]	; (8001a44 <HAL_DMA_Abort_IT+0x1f0>)
 80018d0:	4293      	cmp	r3, r2
 80018d2:	d030      	beq.n	8001936 <HAL_DMA_Abort_IT+0xe2>
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	4a5b      	ldr	r2, [pc, #364]	; (8001a48 <HAL_DMA_Abort_IT+0x1f4>)
 80018da:	4293      	cmp	r3, r2
 80018dc:	d028      	beq.n	8001930 <HAL_DMA_Abort_IT+0xdc>
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	4a53      	ldr	r2, [pc, #332]	; (8001a30 <HAL_DMA_Abort_IT+0x1dc>)
 80018e4:	4293      	cmp	r3, r2
 80018e6:	d020      	beq.n	800192a <HAL_DMA_Abort_IT+0xd6>
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	4a57      	ldr	r2, [pc, #348]	; (8001a4c <HAL_DMA_Abort_IT+0x1f8>)
 80018ee:	4293      	cmp	r3, r2
 80018f0:	d019      	beq.n	8001926 <HAL_DMA_Abort_IT+0xd2>
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	4a56      	ldr	r2, [pc, #344]	; (8001a50 <HAL_DMA_Abort_IT+0x1fc>)
 80018f8:	4293      	cmp	r3, r2
 80018fa:	d012      	beq.n	8001922 <HAL_DMA_Abort_IT+0xce>
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	4a54      	ldr	r2, [pc, #336]	; (8001a54 <HAL_DMA_Abort_IT+0x200>)
 8001902:	4293      	cmp	r3, r2
 8001904:	d00a      	beq.n	800191c <HAL_DMA_Abort_IT+0xc8>
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	4a53      	ldr	r2, [pc, #332]	; (8001a58 <HAL_DMA_Abort_IT+0x204>)
 800190c:	4293      	cmp	r3, r2
 800190e:	d102      	bne.n	8001916 <HAL_DMA_Abort_IT+0xc2>
 8001910:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001914:	e01b      	b.n	800194e <HAL_DMA_Abort_IT+0xfa>
 8001916:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800191a:	e018      	b.n	800194e <HAL_DMA_Abort_IT+0xfa>
 800191c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001920:	e015      	b.n	800194e <HAL_DMA_Abort_IT+0xfa>
 8001922:	2310      	movs	r3, #16
 8001924:	e013      	b.n	800194e <HAL_DMA_Abort_IT+0xfa>
 8001926:	2301      	movs	r3, #1
 8001928:	e011      	b.n	800194e <HAL_DMA_Abort_IT+0xfa>
 800192a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800192e:	e00e      	b.n	800194e <HAL_DMA_Abort_IT+0xfa>
 8001930:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001934:	e00b      	b.n	800194e <HAL_DMA_Abort_IT+0xfa>
 8001936:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800193a:	e008      	b.n	800194e <HAL_DMA_Abort_IT+0xfa>
 800193c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001940:	e005      	b.n	800194e <HAL_DMA_Abort_IT+0xfa>
 8001942:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001946:	e002      	b.n	800194e <HAL_DMA_Abort_IT+0xfa>
 8001948:	2310      	movs	r3, #16
 800194a:	e000      	b.n	800194e <HAL_DMA_Abort_IT+0xfa>
 800194c:	2301      	movs	r3, #1
 800194e:	4a43      	ldr	r2, [pc, #268]	; (8001a5c <HAL_DMA_Abort_IT+0x208>)
 8001950:	6053      	str	r3, [r2, #4]
 8001952:	e057      	b.n	8001a04 <HAL_DMA_Abort_IT+0x1b0>
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	4a36      	ldr	r2, [pc, #216]	; (8001a34 <HAL_DMA_Abort_IT+0x1e0>)
 800195a:	4293      	cmp	r3, r2
 800195c:	d04f      	beq.n	80019fe <HAL_DMA_Abort_IT+0x1aa>
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	4a35      	ldr	r2, [pc, #212]	; (8001a38 <HAL_DMA_Abort_IT+0x1e4>)
 8001964:	4293      	cmp	r3, r2
 8001966:	d048      	beq.n	80019fa <HAL_DMA_Abort_IT+0x1a6>
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	4a33      	ldr	r2, [pc, #204]	; (8001a3c <HAL_DMA_Abort_IT+0x1e8>)
 800196e:	4293      	cmp	r3, r2
 8001970:	d040      	beq.n	80019f4 <HAL_DMA_Abort_IT+0x1a0>
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	4a32      	ldr	r2, [pc, #200]	; (8001a40 <HAL_DMA_Abort_IT+0x1ec>)
 8001978:	4293      	cmp	r3, r2
 800197a:	d038      	beq.n	80019ee <HAL_DMA_Abort_IT+0x19a>
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	4a30      	ldr	r2, [pc, #192]	; (8001a44 <HAL_DMA_Abort_IT+0x1f0>)
 8001982:	4293      	cmp	r3, r2
 8001984:	d030      	beq.n	80019e8 <HAL_DMA_Abort_IT+0x194>
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	4a2f      	ldr	r2, [pc, #188]	; (8001a48 <HAL_DMA_Abort_IT+0x1f4>)
 800198c:	4293      	cmp	r3, r2
 800198e:	d028      	beq.n	80019e2 <HAL_DMA_Abort_IT+0x18e>
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	4a26      	ldr	r2, [pc, #152]	; (8001a30 <HAL_DMA_Abort_IT+0x1dc>)
 8001996:	4293      	cmp	r3, r2
 8001998:	d020      	beq.n	80019dc <HAL_DMA_Abort_IT+0x188>
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	4a2b      	ldr	r2, [pc, #172]	; (8001a4c <HAL_DMA_Abort_IT+0x1f8>)
 80019a0:	4293      	cmp	r3, r2
 80019a2:	d019      	beq.n	80019d8 <HAL_DMA_Abort_IT+0x184>
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	4a29      	ldr	r2, [pc, #164]	; (8001a50 <HAL_DMA_Abort_IT+0x1fc>)
 80019aa:	4293      	cmp	r3, r2
 80019ac:	d012      	beq.n	80019d4 <HAL_DMA_Abort_IT+0x180>
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4a28      	ldr	r2, [pc, #160]	; (8001a54 <HAL_DMA_Abort_IT+0x200>)
 80019b4:	4293      	cmp	r3, r2
 80019b6:	d00a      	beq.n	80019ce <HAL_DMA_Abort_IT+0x17a>
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4a26      	ldr	r2, [pc, #152]	; (8001a58 <HAL_DMA_Abort_IT+0x204>)
 80019be:	4293      	cmp	r3, r2
 80019c0:	d102      	bne.n	80019c8 <HAL_DMA_Abort_IT+0x174>
 80019c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019c6:	e01b      	b.n	8001a00 <HAL_DMA_Abort_IT+0x1ac>
 80019c8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80019cc:	e018      	b.n	8001a00 <HAL_DMA_Abort_IT+0x1ac>
 80019ce:	f44f 7380 	mov.w	r3, #256	; 0x100
 80019d2:	e015      	b.n	8001a00 <HAL_DMA_Abort_IT+0x1ac>
 80019d4:	2310      	movs	r3, #16
 80019d6:	e013      	b.n	8001a00 <HAL_DMA_Abort_IT+0x1ac>
 80019d8:	2301      	movs	r3, #1
 80019da:	e011      	b.n	8001a00 <HAL_DMA_Abort_IT+0x1ac>
 80019dc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80019e0:	e00e      	b.n	8001a00 <HAL_DMA_Abort_IT+0x1ac>
 80019e2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80019e6:	e00b      	b.n	8001a00 <HAL_DMA_Abort_IT+0x1ac>
 80019e8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80019ec:	e008      	b.n	8001a00 <HAL_DMA_Abort_IT+0x1ac>
 80019ee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019f2:	e005      	b.n	8001a00 <HAL_DMA_Abort_IT+0x1ac>
 80019f4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80019f8:	e002      	b.n	8001a00 <HAL_DMA_Abort_IT+0x1ac>
 80019fa:	2310      	movs	r3, #16
 80019fc:	e000      	b.n	8001a00 <HAL_DMA_Abort_IT+0x1ac>
 80019fe:	2301      	movs	r3, #1
 8001a00:	4a17      	ldr	r2, [pc, #92]	; (8001a60 <HAL_DMA_Abort_IT+0x20c>)
 8001a02:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	2201      	movs	r2, #1
 8001a08:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	2200      	movs	r2, #0
 8001a10:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d003      	beq.n	8001a24 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a20:	6878      	ldr	r0, [r7, #4]
 8001a22:	4798      	blx	r3
    } 
  }
  return status;
 8001a24:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	3710      	adds	r7, #16
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	40020080 	.word	0x40020080
 8001a34:	40020008 	.word	0x40020008
 8001a38:	4002001c 	.word	0x4002001c
 8001a3c:	40020030 	.word	0x40020030
 8001a40:	40020044 	.word	0x40020044
 8001a44:	40020058 	.word	0x40020058
 8001a48:	4002006c 	.word	0x4002006c
 8001a4c:	40020408 	.word	0x40020408
 8001a50:	4002041c 	.word	0x4002041c
 8001a54:	40020430 	.word	0x40020430
 8001a58:	40020444 	.word	0x40020444
 8001a5c:	40020400 	.word	0x40020400
 8001a60:	40020000 	.word	0x40020000

08001a64 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a64:	b480      	push	{r7}
 8001a66:	b08b      	sub	sp, #44	; 0x2c
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
 8001a6c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001a72:	2300      	movs	r3, #0
 8001a74:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a76:	e133      	b.n	8001ce0 <HAL_GPIO_Init+0x27c>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001a78:	2201      	movs	r2, #1
 8001a7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a80:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a82:	683b      	ldr	r3, [r7, #0]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	69fa      	ldr	r2, [r7, #28]
 8001a88:	4013      	ands	r3, r2
 8001a8a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001a8c:	69ba      	ldr	r2, [r7, #24]
 8001a8e:	69fb      	ldr	r3, [r7, #28]
 8001a90:	429a      	cmp	r2, r3
 8001a92:	f040 8122 	bne.w	8001cda <HAL_GPIO_Init+0x276>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	2b12      	cmp	r3, #18
 8001a9c:	d034      	beq.n	8001b08 <HAL_GPIO_Init+0xa4>
 8001a9e:	2b12      	cmp	r3, #18
 8001aa0:	d80d      	bhi.n	8001abe <HAL_GPIO_Init+0x5a>
 8001aa2:	2b02      	cmp	r3, #2
 8001aa4:	d02b      	beq.n	8001afe <HAL_GPIO_Init+0x9a>
 8001aa6:	2b02      	cmp	r3, #2
 8001aa8:	d804      	bhi.n	8001ab4 <HAL_GPIO_Init+0x50>
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d031      	beq.n	8001b12 <HAL_GPIO_Init+0xae>
 8001aae:	2b01      	cmp	r3, #1
 8001ab0:	d01c      	beq.n	8001aec <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001ab2:	e048      	b.n	8001b46 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001ab4:	2b03      	cmp	r3, #3
 8001ab6:	d043      	beq.n	8001b40 <HAL_GPIO_Init+0xdc>
 8001ab8:	2b11      	cmp	r3, #17
 8001aba:	d01b      	beq.n	8001af4 <HAL_GPIO_Init+0x90>
          break;
 8001abc:	e043      	b.n	8001b46 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001abe:	4a8f      	ldr	r2, [pc, #572]	; (8001cfc <HAL_GPIO_Init+0x298>)
 8001ac0:	4293      	cmp	r3, r2
 8001ac2:	d026      	beq.n	8001b12 <HAL_GPIO_Init+0xae>
 8001ac4:	4a8d      	ldr	r2, [pc, #564]	; (8001cfc <HAL_GPIO_Init+0x298>)
 8001ac6:	4293      	cmp	r3, r2
 8001ac8:	d806      	bhi.n	8001ad8 <HAL_GPIO_Init+0x74>
 8001aca:	4a8d      	ldr	r2, [pc, #564]	; (8001d00 <HAL_GPIO_Init+0x29c>)
 8001acc:	4293      	cmp	r3, r2
 8001ace:	d020      	beq.n	8001b12 <HAL_GPIO_Init+0xae>
 8001ad0:	4a8c      	ldr	r2, [pc, #560]	; (8001d04 <HAL_GPIO_Init+0x2a0>)
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d01d      	beq.n	8001b12 <HAL_GPIO_Init+0xae>
          break;
 8001ad6:	e036      	b.n	8001b46 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001ad8:	4a8b      	ldr	r2, [pc, #556]	; (8001d08 <HAL_GPIO_Init+0x2a4>)
 8001ada:	4293      	cmp	r3, r2
 8001adc:	d019      	beq.n	8001b12 <HAL_GPIO_Init+0xae>
 8001ade:	4a8b      	ldr	r2, [pc, #556]	; (8001d0c <HAL_GPIO_Init+0x2a8>)
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	d016      	beq.n	8001b12 <HAL_GPIO_Init+0xae>
 8001ae4:	4a8a      	ldr	r2, [pc, #552]	; (8001d10 <HAL_GPIO_Init+0x2ac>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d013      	beq.n	8001b12 <HAL_GPIO_Init+0xae>
          break;
 8001aea:	e02c      	b.n	8001b46 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	68db      	ldr	r3, [r3, #12]
 8001af0:	623b      	str	r3, [r7, #32]
          break;
 8001af2:	e028      	b.n	8001b46 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	68db      	ldr	r3, [r3, #12]
 8001af8:	3304      	adds	r3, #4
 8001afa:	623b      	str	r3, [r7, #32]
          break;
 8001afc:	e023      	b.n	8001b46 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	68db      	ldr	r3, [r3, #12]
 8001b02:	3308      	adds	r3, #8
 8001b04:	623b      	str	r3, [r7, #32]
          break;
 8001b06:	e01e      	b.n	8001b46 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	68db      	ldr	r3, [r3, #12]
 8001b0c:	330c      	adds	r3, #12
 8001b0e:	623b      	str	r3, [r7, #32]
          break;
 8001b10:	e019      	b.n	8001b46 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	689b      	ldr	r3, [r3, #8]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d102      	bne.n	8001b20 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001b1a:	2304      	movs	r3, #4
 8001b1c:	623b      	str	r3, [r7, #32]
          break;
 8001b1e:	e012      	b.n	8001b46 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	689b      	ldr	r3, [r3, #8]
 8001b24:	2b01      	cmp	r3, #1
 8001b26:	d105      	bne.n	8001b34 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b28:	2308      	movs	r3, #8
 8001b2a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	69fa      	ldr	r2, [r7, #28]
 8001b30:	611a      	str	r2, [r3, #16]
          break;
 8001b32:	e008      	b.n	8001b46 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b34:	2308      	movs	r3, #8
 8001b36:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	69fa      	ldr	r2, [r7, #28]
 8001b3c:	615a      	str	r2, [r3, #20]
          break;
 8001b3e:	e002      	b.n	8001b46 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001b40:	2300      	movs	r3, #0
 8001b42:	623b      	str	r3, [r7, #32]
          break;
 8001b44:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001b46:	69bb      	ldr	r3, [r7, #24]
 8001b48:	2bff      	cmp	r3, #255	; 0xff
 8001b4a:	d801      	bhi.n	8001b50 <HAL_GPIO_Init+0xec>
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	e001      	b.n	8001b54 <HAL_GPIO_Init+0xf0>
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	3304      	adds	r3, #4
 8001b54:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001b56:	69bb      	ldr	r3, [r7, #24]
 8001b58:	2bff      	cmp	r3, #255	; 0xff
 8001b5a:	d802      	bhi.n	8001b62 <HAL_GPIO_Init+0xfe>
 8001b5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b5e:	009b      	lsls	r3, r3, #2
 8001b60:	e002      	b.n	8001b68 <HAL_GPIO_Init+0x104>
 8001b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b64:	3b08      	subs	r3, #8
 8001b66:	009b      	lsls	r3, r3, #2
 8001b68:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001b6a:	697b      	ldr	r3, [r7, #20]
 8001b6c:	681a      	ldr	r2, [r3, #0]
 8001b6e:	210f      	movs	r1, #15
 8001b70:	693b      	ldr	r3, [r7, #16]
 8001b72:	fa01 f303 	lsl.w	r3, r1, r3
 8001b76:	43db      	mvns	r3, r3
 8001b78:	401a      	ands	r2, r3
 8001b7a:	6a39      	ldr	r1, [r7, #32]
 8001b7c:	693b      	ldr	r3, [r7, #16]
 8001b7e:	fa01 f303 	lsl.w	r3, r1, r3
 8001b82:	431a      	orrs	r2, r3
 8001b84:	697b      	ldr	r3, [r7, #20]
 8001b86:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	f000 80a2 	beq.w	8001cda <HAL_GPIO_Init+0x276>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001b96:	4b5f      	ldr	r3, [pc, #380]	; (8001d14 <HAL_GPIO_Init+0x2b0>)
 8001b98:	699b      	ldr	r3, [r3, #24]
 8001b9a:	4a5e      	ldr	r2, [pc, #376]	; (8001d14 <HAL_GPIO_Init+0x2b0>)
 8001b9c:	f043 0301 	orr.w	r3, r3, #1
 8001ba0:	6193      	str	r3, [r2, #24]
 8001ba2:	4b5c      	ldr	r3, [pc, #368]	; (8001d14 <HAL_GPIO_Init+0x2b0>)
 8001ba4:	699b      	ldr	r3, [r3, #24]
 8001ba6:	f003 0301 	and.w	r3, r3, #1
 8001baa:	60bb      	str	r3, [r7, #8]
 8001bac:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001bae:	4a5a      	ldr	r2, [pc, #360]	; (8001d18 <HAL_GPIO_Init+0x2b4>)
 8001bb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bb2:	089b      	lsrs	r3, r3, #2
 8001bb4:	3302      	adds	r3, #2
 8001bb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bba:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001bbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bbe:	f003 0303 	and.w	r3, r3, #3
 8001bc2:	009b      	lsls	r3, r3, #2
 8001bc4:	220f      	movs	r2, #15
 8001bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bca:	43db      	mvns	r3, r3
 8001bcc:	68fa      	ldr	r2, [r7, #12]
 8001bce:	4013      	ands	r3, r2
 8001bd0:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	4a51      	ldr	r2, [pc, #324]	; (8001d1c <HAL_GPIO_Init+0x2b8>)
 8001bd6:	4293      	cmp	r3, r2
 8001bd8:	d01f      	beq.n	8001c1a <HAL_GPIO_Init+0x1b6>
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	4a50      	ldr	r2, [pc, #320]	; (8001d20 <HAL_GPIO_Init+0x2bc>)
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d019      	beq.n	8001c16 <HAL_GPIO_Init+0x1b2>
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	4a4f      	ldr	r2, [pc, #316]	; (8001d24 <HAL_GPIO_Init+0x2c0>)
 8001be6:	4293      	cmp	r3, r2
 8001be8:	d013      	beq.n	8001c12 <HAL_GPIO_Init+0x1ae>
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	4a4e      	ldr	r2, [pc, #312]	; (8001d28 <HAL_GPIO_Init+0x2c4>)
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	d00d      	beq.n	8001c0e <HAL_GPIO_Init+0x1aa>
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	4a4d      	ldr	r2, [pc, #308]	; (8001d2c <HAL_GPIO_Init+0x2c8>)
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	d007      	beq.n	8001c0a <HAL_GPIO_Init+0x1a6>
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	4a4c      	ldr	r2, [pc, #304]	; (8001d30 <HAL_GPIO_Init+0x2cc>)
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d101      	bne.n	8001c06 <HAL_GPIO_Init+0x1a2>
 8001c02:	2305      	movs	r3, #5
 8001c04:	e00a      	b.n	8001c1c <HAL_GPIO_Init+0x1b8>
 8001c06:	2306      	movs	r3, #6
 8001c08:	e008      	b.n	8001c1c <HAL_GPIO_Init+0x1b8>
 8001c0a:	2304      	movs	r3, #4
 8001c0c:	e006      	b.n	8001c1c <HAL_GPIO_Init+0x1b8>
 8001c0e:	2303      	movs	r3, #3
 8001c10:	e004      	b.n	8001c1c <HAL_GPIO_Init+0x1b8>
 8001c12:	2302      	movs	r3, #2
 8001c14:	e002      	b.n	8001c1c <HAL_GPIO_Init+0x1b8>
 8001c16:	2301      	movs	r3, #1
 8001c18:	e000      	b.n	8001c1c <HAL_GPIO_Init+0x1b8>
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c1e:	f002 0203 	and.w	r2, r2, #3
 8001c22:	0092      	lsls	r2, r2, #2
 8001c24:	4093      	lsls	r3, r2
 8001c26:	68fa      	ldr	r2, [r7, #12]
 8001c28:	4313      	orrs	r3, r2
 8001c2a:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001c2c:	493a      	ldr	r1, [pc, #232]	; (8001d18 <HAL_GPIO_Init+0x2b4>)
 8001c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c30:	089b      	lsrs	r3, r3, #2
 8001c32:	3302      	adds	r3, #2
 8001c34:	68fa      	ldr	r2, [r7, #12]
 8001c36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001c3a:	683b      	ldr	r3, [r7, #0]
 8001c3c:	685b      	ldr	r3, [r3, #4]
 8001c3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d006      	beq.n	8001c54 <HAL_GPIO_Init+0x1f0>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001c46:	4b3b      	ldr	r3, [pc, #236]	; (8001d34 <HAL_GPIO_Init+0x2d0>)
 8001c48:	681a      	ldr	r2, [r3, #0]
 8001c4a:	493a      	ldr	r1, [pc, #232]	; (8001d34 <HAL_GPIO_Init+0x2d0>)
 8001c4c:	69bb      	ldr	r3, [r7, #24]
 8001c4e:	4313      	orrs	r3, r2
 8001c50:	600b      	str	r3, [r1, #0]
 8001c52:	e006      	b.n	8001c62 <HAL_GPIO_Init+0x1fe>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001c54:	4b37      	ldr	r3, [pc, #220]	; (8001d34 <HAL_GPIO_Init+0x2d0>)
 8001c56:	681a      	ldr	r2, [r3, #0]
 8001c58:	69bb      	ldr	r3, [r7, #24]
 8001c5a:	43db      	mvns	r3, r3
 8001c5c:	4935      	ldr	r1, [pc, #212]	; (8001d34 <HAL_GPIO_Init+0x2d0>)
 8001c5e:	4013      	ands	r3, r2
 8001c60:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001c62:	683b      	ldr	r3, [r7, #0]
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d006      	beq.n	8001c7c <HAL_GPIO_Init+0x218>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001c6e:	4b31      	ldr	r3, [pc, #196]	; (8001d34 <HAL_GPIO_Init+0x2d0>)
 8001c70:	685a      	ldr	r2, [r3, #4]
 8001c72:	4930      	ldr	r1, [pc, #192]	; (8001d34 <HAL_GPIO_Init+0x2d0>)
 8001c74:	69bb      	ldr	r3, [r7, #24]
 8001c76:	4313      	orrs	r3, r2
 8001c78:	604b      	str	r3, [r1, #4]
 8001c7a:	e006      	b.n	8001c8a <HAL_GPIO_Init+0x226>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001c7c:	4b2d      	ldr	r3, [pc, #180]	; (8001d34 <HAL_GPIO_Init+0x2d0>)
 8001c7e:	685a      	ldr	r2, [r3, #4]
 8001c80:	69bb      	ldr	r3, [r7, #24]
 8001c82:	43db      	mvns	r3, r3
 8001c84:	492b      	ldr	r1, [pc, #172]	; (8001d34 <HAL_GPIO_Init+0x2d0>)
 8001c86:	4013      	ands	r3, r2
 8001c88:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	685b      	ldr	r3, [r3, #4]
 8001c8e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d006      	beq.n	8001ca4 <HAL_GPIO_Init+0x240>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001c96:	4b27      	ldr	r3, [pc, #156]	; (8001d34 <HAL_GPIO_Init+0x2d0>)
 8001c98:	689a      	ldr	r2, [r3, #8]
 8001c9a:	4926      	ldr	r1, [pc, #152]	; (8001d34 <HAL_GPIO_Init+0x2d0>)
 8001c9c:	69bb      	ldr	r3, [r7, #24]
 8001c9e:	4313      	orrs	r3, r2
 8001ca0:	608b      	str	r3, [r1, #8]
 8001ca2:	e006      	b.n	8001cb2 <HAL_GPIO_Init+0x24e>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001ca4:	4b23      	ldr	r3, [pc, #140]	; (8001d34 <HAL_GPIO_Init+0x2d0>)
 8001ca6:	689a      	ldr	r2, [r3, #8]
 8001ca8:	69bb      	ldr	r3, [r7, #24]
 8001caa:	43db      	mvns	r3, r3
 8001cac:	4921      	ldr	r1, [pc, #132]	; (8001d34 <HAL_GPIO_Init+0x2d0>)
 8001cae:	4013      	ands	r3, r2
 8001cb0:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	685b      	ldr	r3, [r3, #4]
 8001cb6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d006      	beq.n	8001ccc <HAL_GPIO_Init+0x268>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001cbe:	4b1d      	ldr	r3, [pc, #116]	; (8001d34 <HAL_GPIO_Init+0x2d0>)
 8001cc0:	68da      	ldr	r2, [r3, #12]
 8001cc2:	491c      	ldr	r1, [pc, #112]	; (8001d34 <HAL_GPIO_Init+0x2d0>)
 8001cc4:	69bb      	ldr	r3, [r7, #24]
 8001cc6:	4313      	orrs	r3, r2
 8001cc8:	60cb      	str	r3, [r1, #12]
 8001cca:	e006      	b.n	8001cda <HAL_GPIO_Init+0x276>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001ccc:	4b19      	ldr	r3, [pc, #100]	; (8001d34 <HAL_GPIO_Init+0x2d0>)
 8001cce:	68da      	ldr	r2, [r3, #12]
 8001cd0:	69bb      	ldr	r3, [r7, #24]
 8001cd2:	43db      	mvns	r3, r3
 8001cd4:	4917      	ldr	r1, [pc, #92]	; (8001d34 <HAL_GPIO_Init+0x2d0>)
 8001cd6:	4013      	ands	r3, r2
 8001cd8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001cda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cdc:	3301      	adds	r3, #1
 8001cde:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	681a      	ldr	r2, [r3, #0]
 8001ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ce6:	fa22 f303 	lsr.w	r3, r2, r3
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	f47f aec4 	bne.w	8001a78 <HAL_GPIO_Init+0x14>
  }
}
 8001cf0:	bf00      	nop
 8001cf2:	372c      	adds	r7, #44	; 0x2c
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bc80      	pop	{r7}
 8001cf8:	4770      	bx	lr
 8001cfa:	bf00      	nop
 8001cfc:	10210000 	.word	0x10210000
 8001d00:	10110000 	.word	0x10110000
 8001d04:	10120000 	.word	0x10120000
 8001d08:	10310000 	.word	0x10310000
 8001d0c:	10320000 	.word	0x10320000
 8001d10:	10220000 	.word	0x10220000
 8001d14:	40021000 	.word	0x40021000
 8001d18:	40010000 	.word	0x40010000
 8001d1c:	40010800 	.word	0x40010800
 8001d20:	40010c00 	.word	0x40010c00
 8001d24:	40011000 	.word	0x40011000
 8001d28:	40011400 	.word	0x40011400
 8001d2c:	40011800 	.word	0x40011800
 8001d30:	40011c00 	.word	0x40011c00
 8001d34:	40010400 	.word	0x40010400

08001d38 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b083      	sub	sp, #12
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
 8001d40:	460b      	mov	r3, r1
 8001d42:	807b      	strh	r3, [r7, #2]
 8001d44:	4613      	mov	r3, r2
 8001d46:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001d48:	787b      	ldrb	r3, [r7, #1]
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d003      	beq.n	8001d56 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d4e:	887a      	ldrh	r2, [r7, #2]
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001d54:	e003      	b.n	8001d5e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001d56:	887b      	ldrh	r3, [r7, #2]
 8001d58:	041a      	lsls	r2, r3, #16
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	611a      	str	r2, [r3, #16]
}
 8001d5e:	bf00      	nop
 8001d60:	370c      	adds	r7, #12
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bc80      	pop	{r7}
 8001d66:	4770      	bx	lr

08001d68 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b084      	sub	sp, #16
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d101      	bne.n	8001d7a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001d76:	2301      	movs	r3, #1
 8001d78:	e11f      	b.n	8001fba <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d80:	b2db      	uxtb	r3, r3
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d106      	bne.n	8001d94 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	2200      	movs	r2, #0
 8001d8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001d8e:	6878      	ldr	r0, [r7, #4]
 8001d90:	f7fe fb2c 	bl	80003ec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	2224      	movs	r2, #36	; 0x24
 8001d98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	681a      	ldr	r2, [r3, #0]
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f022 0201 	bic.w	r2, r2, #1
 8001daa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	681a      	ldr	r2, [r3, #0]
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001dba:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	681a      	ldr	r2, [r3, #0]
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001dca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001dcc:	f000 fff0 	bl	8002db0 <HAL_RCC_GetPCLK1Freq>
 8001dd0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	685b      	ldr	r3, [r3, #4]
 8001dd6:	4a7b      	ldr	r2, [pc, #492]	; (8001fc4 <HAL_I2C_Init+0x25c>)
 8001dd8:	4293      	cmp	r3, r2
 8001dda:	d807      	bhi.n	8001dec <HAL_I2C_Init+0x84>
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	4a7a      	ldr	r2, [pc, #488]	; (8001fc8 <HAL_I2C_Init+0x260>)
 8001de0:	4293      	cmp	r3, r2
 8001de2:	bf94      	ite	ls
 8001de4:	2301      	movls	r3, #1
 8001de6:	2300      	movhi	r3, #0
 8001de8:	b2db      	uxtb	r3, r3
 8001dea:	e006      	b.n	8001dfa <HAL_I2C_Init+0x92>
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	4a77      	ldr	r2, [pc, #476]	; (8001fcc <HAL_I2C_Init+0x264>)
 8001df0:	4293      	cmp	r3, r2
 8001df2:	bf94      	ite	ls
 8001df4:	2301      	movls	r3, #1
 8001df6:	2300      	movhi	r3, #0
 8001df8:	b2db      	uxtb	r3, r3
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d001      	beq.n	8001e02 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001dfe:	2301      	movs	r3, #1
 8001e00:	e0db      	b.n	8001fba <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	4a72      	ldr	r2, [pc, #456]	; (8001fd0 <HAL_I2C_Init+0x268>)
 8001e06:	fba2 2303 	umull	r2, r3, r2, r3
 8001e0a:	0c9b      	lsrs	r3, r3, #18
 8001e0c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	68ba      	ldr	r2, [r7, #8]
 8001e1e:	430a      	orrs	r2, r1
 8001e20:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	6a1b      	ldr	r3, [r3, #32]
 8001e28:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	4a64      	ldr	r2, [pc, #400]	; (8001fc4 <HAL_I2C_Init+0x25c>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d802      	bhi.n	8001e3c <HAL_I2C_Init+0xd4>
 8001e36:	68bb      	ldr	r3, [r7, #8]
 8001e38:	3301      	adds	r3, #1
 8001e3a:	e009      	b.n	8001e50 <HAL_I2C_Init+0xe8>
 8001e3c:	68bb      	ldr	r3, [r7, #8]
 8001e3e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001e42:	fb02 f303 	mul.w	r3, r2, r3
 8001e46:	4a63      	ldr	r2, [pc, #396]	; (8001fd4 <HAL_I2C_Init+0x26c>)
 8001e48:	fba2 2303 	umull	r2, r3, r2, r3
 8001e4c:	099b      	lsrs	r3, r3, #6
 8001e4e:	3301      	adds	r3, #1
 8001e50:	687a      	ldr	r2, [r7, #4]
 8001e52:	6812      	ldr	r2, [r2, #0]
 8001e54:	430b      	orrs	r3, r1
 8001e56:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	69db      	ldr	r3, [r3, #28]
 8001e5e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001e62:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	685b      	ldr	r3, [r3, #4]
 8001e6a:	4956      	ldr	r1, [pc, #344]	; (8001fc4 <HAL_I2C_Init+0x25c>)
 8001e6c:	428b      	cmp	r3, r1
 8001e6e:	d80d      	bhi.n	8001e8c <HAL_I2C_Init+0x124>
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	1e59      	subs	r1, r3, #1
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	005b      	lsls	r3, r3, #1
 8001e7a:	fbb1 f3f3 	udiv	r3, r1, r3
 8001e7e:	3301      	adds	r3, #1
 8001e80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e84:	2b04      	cmp	r3, #4
 8001e86:	bf38      	it	cc
 8001e88:	2304      	movcc	r3, #4
 8001e8a:	e04f      	b.n	8001f2c <HAL_I2C_Init+0x1c4>
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	689b      	ldr	r3, [r3, #8]
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d111      	bne.n	8001eb8 <HAL_I2C_Init+0x150>
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	1e58      	subs	r0, r3, #1
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6859      	ldr	r1, [r3, #4]
 8001e9c:	460b      	mov	r3, r1
 8001e9e:	005b      	lsls	r3, r3, #1
 8001ea0:	440b      	add	r3, r1
 8001ea2:	fbb0 f3f3 	udiv	r3, r0, r3
 8001ea6:	3301      	adds	r3, #1
 8001ea8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	bf0c      	ite	eq
 8001eb0:	2301      	moveq	r3, #1
 8001eb2:	2300      	movne	r3, #0
 8001eb4:	b2db      	uxtb	r3, r3
 8001eb6:	e012      	b.n	8001ede <HAL_I2C_Init+0x176>
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	1e58      	subs	r0, r3, #1
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6859      	ldr	r1, [r3, #4]
 8001ec0:	460b      	mov	r3, r1
 8001ec2:	009b      	lsls	r3, r3, #2
 8001ec4:	440b      	add	r3, r1
 8001ec6:	0099      	lsls	r1, r3, #2
 8001ec8:	440b      	add	r3, r1
 8001eca:	fbb0 f3f3 	udiv	r3, r0, r3
 8001ece:	3301      	adds	r3, #1
 8001ed0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	bf0c      	ite	eq
 8001ed8:	2301      	moveq	r3, #1
 8001eda:	2300      	movne	r3, #0
 8001edc:	b2db      	uxtb	r3, r3
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d001      	beq.n	8001ee6 <HAL_I2C_Init+0x17e>
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	e022      	b.n	8001f2c <HAL_I2C_Init+0x1c4>
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	689b      	ldr	r3, [r3, #8]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d10e      	bne.n	8001f0c <HAL_I2C_Init+0x1a4>
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	1e58      	subs	r0, r3, #1
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6859      	ldr	r1, [r3, #4]
 8001ef6:	460b      	mov	r3, r1
 8001ef8:	005b      	lsls	r3, r3, #1
 8001efa:	440b      	add	r3, r1
 8001efc:	fbb0 f3f3 	udiv	r3, r0, r3
 8001f00:	3301      	adds	r3, #1
 8001f02:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f06:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001f0a:	e00f      	b.n	8001f2c <HAL_I2C_Init+0x1c4>
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	1e58      	subs	r0, r3, #1
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6859      	ldr	r1, [r3, #4]
 8001f14:	460b      	mov	r3, r1
 8001f16:	009b      	lsls	r3, r3, #2
 8001f18:	440b      	add	r3, r1
 8001f1a:	0099      	lsls	r1, r3, #2
 8001f1c:	440b      	add	r3, r1
 8001f1e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001f22:	3301      	adds	r3, #1
 8001f24:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f28:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001f2c:	6879      	ldr	r1, [r7, #4]
 8001f2e:	6809      	ldr	r1, [r1, #0]
 8001f30:	4313      	orrs	r3, r2
 8001f32:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	69da      	ldr	r2, [r3, #28]
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	6a1b      	ldr	r3, [r3, #32]
 8001f46:	431a      	orrs	r2, r3
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	430a      	orrs	r2, r1
 8001f4e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	689b      	ldr	r3, [r3, #8]
 8001f56:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001f5a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001f5e:	687a      	ldr	r2, [r7, #4]
 8001f60:	6911      	ldr	r1, [r2, #16]
 8001f62:	687a      	ldr	r2, [r7, #4]
 8001f64:	68d2      	ldr	r2, [r2, #12]
 8001f66:	4311      	orrs	r1, r2
 8001f68:	687a      	ldr	r2, [r7, #4]
 8001f6a:	6812      	ldr	r2, [r2, #0]
 8001f6c:	430b      	orrs	r3, r1
 8001f6e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	68db      	ldr	r3, [r3, #12]
 8001f76:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	695a      	ldr	r2, [r3, #20]
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	699b      	ldr	r3, [r3, #24]
 8001f82:	431a      	orrs	r2, r3
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	430a      	orrs	r2, r1
 8001f8a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	681a      	ldr	r2, [r3, #0]
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f042 0201 	orr.w	r2, r2, #1
 8001f9a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2220      	movs	r2, #32
 8001fa6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2200      	movs	r2, #0
 8001fae:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001fb8:	2300      	movs	r3, #0
}
 8001fba:	4618      	mov	r0, r3
 8001fbc:	3710      	adds	r7, #16
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	000186a0 	.word	0x000186a0
 8001fc8:	001e847f 	.word	0x001e847f
 8001fcc:	003d08ff 	.word	0x003d08ff
 8001fd0:	431bde83 	.word	0x431bde83
 8001fd4:	10624dd3 	.word	0x10624dd3

08001fd8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b088      	sub	sp, #32
 8001fdc:	af02      	add	r7, sp, #8
 8001fde:	60f8      	str	r0, [r7, #12]
 8001fe0:	4608      	mov	r0, r1
 8001fe2:	4611      	mov	r1, r2
 8001fe4:	461a      	mov	r2, r3
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	817b      	strh	r3, [r7, #10]
 8001fea:	460b      	mov	r3, r1
 8001fec:	813b      	strh	r3, [r7, #8]
 8001fee:	4613      	mov	r3, r2
 8001ff0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001ff2:	f7ff fabb 	bl	800156c <HAL_GetTick>
 8001ff6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001ffe:	b2db      	uxtb	r3, r3
 8002000:	2b20      	cmp	r3, #32
 8002002:	f040 80d9 	bne.w	80021b8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002006:	697b      	ldr	r3, [r7, #20]
 8002008:	9300      	str	r3, [sp, #0]
 800200a:	2319      	movs	r3, #25
 800200c:	2201      	movs	r2, #1
 800200e:	496d      	ldr	r1, [pc, #436]	; (80021c4 <HAL_I2C_Mem_Write+0x1ec>)
 8002010:	68f8      	ldr	r0, [r7, #12]
 8002012:	f000 f971 	bl	80022f8 <I2C_WaitOnFlagUntilTimeout>
 8002016:	4603      	mov	r3, r0
 8002018:	2b00      	cmp	r3, #0
 800201a:	d001      	beq.n	8002020 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800201c:	2302      	movs	r3, #2
 800201e:	e0cc      	b.n	80021ba <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002026:	2b01      	cmp	r3, #1
 8002028:	d101      	bne.n	800202e <HAL_I2C_Mem_Write+0x56>
 800202a:	2302      	movs	r3, #2
 800202c:	e0c5      	b.n	80021ba <HAL_I2C_Mem_Write+0x1e2>
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	2201      	movs	r2, #1
 8002032:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f003 0301 	and.w	r3, r3, #1
 8002040:	2b01      	cmp	r3, #1
 8002042:	d007      	beq.n	8002054 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	681a      	ldr	r2, [r3, #0]
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f042 0201 	orr.w	r2, r2, #1
 8002052:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	681a      	ldr	r2, [r3, #0]
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002062:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	2221      	movs	r2, #33	; 0x21
 8002068:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	2240      	movs	r2, #64	; 0x40
 8002070:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	2200      	movs	r2, #0
 8002078:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	6a3a      	ldr	r2, [r7, #32]
 800207e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002084:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800208a:	b29a      	uxth	r2, r3
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	4a4d      	ldr	r2, [pc, #308]	; (80021c8 <HAL_I2C_Mem_Write+0x1f0>)
 8002094:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002096:	88f8      	ldrh	r0, [r7, #6]
 8002098:	893a      	ldrh	r2, [r7, #8]
 800209a:	8979      	ldrh	r1, [r7, #10]
 800209c:	697b      	ldr	r3, [r7, #20]
 800209e:	9301      	str	r3, [sp, #4]
 80020a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020a2:	9300      	str	r3, [sp, #0]
 80020a4:	4603      	mov	r3, r0
 80020a6:	68f8      	ldr	r0, [r7, #12]
 80020a8:	f000 f890 	bl	80021cc <I2C_RequestMemoryWrite>
 80020ac:	4603      	mov	r3, r0
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d052      	beq.n	8002158 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80020b2:	2301      	movs	r3, #1
 80020b4:	e081      	b.n	80021ba <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80020b6:	697a      	ldr	r2, [r7, #20]
 80020b8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80020ba:	68f8      	ldr	r0, [r7, #12]
 80020bc:	f000 f9f2 	bl	80024a4 <I2C_WaitOnTXEFlagUntilTimeout>
 80020c0:	4603      	mov	r3, r0
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d00d      	beq.n	80020e2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ca:	2b04      	cmp	r3, #4
 80020cc:	d107      	bne.n	80020de <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	681a      	ldr	r2, [r3, #0]
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80020dc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80020de:	2301      	movs	r3, #1
 80020e0:	e06b      	b.n	80021ba <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020e6:	781a      	ldrb	r2, [r3, #0]
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020f2:	1c5a      	adds	r2, r3, #1
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020fc:	3b01      	subs	r3, #1
 80020fe:	b29a      	uxth	r2, r3
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002108:	b29b      	uxth	r3, r3
 800210a:	3b01      	subs	r3, #1
 800210c:	b29a      	uxth	r2, r3
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	695b      	ldr	r3, [r3, #20]
 8002118:	f003 0304 	and.w	r3, r3, #4
 800211c:	2b04      	cmp	r3, #4
 800211e:	d11b      	bne.n	8002158 <HAL_I2C_Mem_Write+0x180>
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002124:	2b00      	cmp	r3, #0
 8002126:	d017      	beq.n	8002158 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800212c:	781a      	ldrb	r2, [r3, #0]
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002138:	1c5a      	adds	r2, r3, #1
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002142:	3b01      	subs	r3, #1
 8002144:	b29a      	uxth	r2, r3
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800214e:	b29b      	uxth	r3, r3
 8002150:	3b01      	subs	r3, #1
 8002152:	b29a      	uxth	r2, r3
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800215c:	2b00      	cmp	r3, #0
 800215e:	d1aa      	bne.n	80020b6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002160:	697a      	ldr	r2, [r7, #20]
 8002162:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002164:	68f8      	ldr	r0, [r7, #12]
 8002166:	f000 f9de 	bl	8002526 <I2C_WaitOnBTFFlagUntilTimeout>
 800216a:	4603      	mov	r3, r0
 800216c:	2b00      	cmp	r3, #0
 800216e:	d00d      	beq.n	800218c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002174:	2b04      	cmp	r3, #4
 8002176:	d107      	bne.n	8002188 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	681a      	ldr	r2, [r3, #0]
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002186:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002188:	2301      	movs	r3, #1
 800218a:	e016      	b.n	80021ba <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	681a      	ldr	r2, [r3, #0]
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800219a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	2220      	movs	r2, #32
 80021a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	2200      	movs	r2, #0
 80021a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	2200      	movs	r2, #0
 80021b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80021b4:	2300      	movs	r3, #0
 80021b6:	e000      	b.n	80021ba <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80021b8:	2302      	movs	r3, #2
  }
}
 80021ba:	4618      	mov	r0, r3
 80021bc:	3718      	adds	r7, #24
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd80      	pop	{r7, pc}
 80021c2:	bf00      	nop
 80021c4:	00100002 	.word	0x00100002
 80021c8:	ffff0000 	.word	0xffff0000

080021cc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b088      	sub	sp, #32
 80021d0:	af02      	add	r7, sp, #8
 80021d2:	60f8      	str	r0, [r7, #12]
 80021d4:	4608      	mov	r0, r1
 80021d6:	4611      	mov	r1, r2
 80021d8:	461a      	mov	r2, r3
 80021da:	4603      	mov	r3, r0
 80021dc:	817b      	strh	r3, [r7, #10]
 80021de:	460b      	mov	r3, r1
 80021e0:	813b      	strh	r3, [r7, #8]
 80021e2:	4613      	mov	r3, r2
 80021e4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	681a      	ldr	r2, [r3, #0]
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80021f4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80021f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021f8:	9300      	str	r3, [sp, #0]
 80021fa:	6a3b      	ldr	r3, [r7, #32]
 80021fc:	2200      	movs	r2, #0
 80021fe:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002202:	68f8      	ldr	r0, [r7, #12]
 8002204:	f000 f878 	bl	80022f8 <I2C_WaitOnFlagUntilTimeout>
 8002208:	4603      	mov	r3, r0
 800220a:	2b00      	cmp	r3, #0
 800220c:	d00d      	beq.n	800222a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002218:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800221c:	d103      	bne.n	8002226 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002224:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002226:	2303      	movs	r3, #3
 8002228:	e05f      	b.n	80022ea <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800222a:	897b      	ldrh	r3, [r7, #10]
 800222c:	b2db      	uxtb	r3, r3
 800222e:	461a      	mov	r2, r3
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002238:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800223a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800223c:	6a3a      	ldr	r2, [r7, #32]
 800223e:	492d      	ldr	r1, [pc, #180]	; (80022f4 <I2C_RequestMemoryWrite+0x128>)
 8002240:	68f8      	ldr	r0, [r7, #12]
 8002242:	f000 f8b0 	bl	80023a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002246:	4603      	mov	r3, r0
 8002248:	2b00      	cmp	r3, #0
 800224a:	d001      	beq.n	8002250 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800224c:	2301      	movs	r3, #1
 800224e:	e04c      	b.n	80022ea <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002250:	2300      	movs	r3, #0
 8002252:	617b      	str	r3, [r7, #20]
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	695b      	ldr	r3, [r3, #20]
 800225a:	617b      	str	r3, [r7, #20]
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	699b      	ldr	r3, [r3, #24]
 8002262:	617b      	str	r3, [r7, #20]
 8002264:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002266:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002268:	6a39      	ldr	r1, [r7, #32]
 800226a:	68f8      	ldr	r0, [r7, #12]
 800226c:	f000 f91a 	bl	80024a4 <I2C_WaitOnTXEFlagUntilTimeout>
 8002270:	4603      	mov	r3, r0
 8002272:	2b00      	cmp	r3, #0
 8002274:	d00d      	beq.n	8002292 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800227a:	2b04      	cmp	r3, #4
 800227c:	d107      	bne.n	800228e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	681a      	ldr	r2, [r3, #0]
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800228c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800228e:	2301      	movs	r3, #1
 8002290:	e02b      	b.n	80022ea <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002292:	88fb      	ldrh	r3, [r7, #6]
 8002294:	2b01      	cmp	r3, #1
 8002296:	d105      	bne.n	80022a4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002298:	893b      	ldrh	r3, [r7, #8]
 800229a:	b2da      	uxtb	r2, r3
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	611a      	str	r2, [r3, #16]
 80022a2:	e021      	b.n	80022e8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80022a4:	893b      	ldrh	r3, [r7, #8]
 80022a6:	0a1b      	lsrs	r3, r3, #8
 80022a8:	b29b      	uxth	r3, r3
 80022aa:	b2da      	uxtb	r2, r3
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80022b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80022b4:	6a39      	ldr	r1, [r7, #32]
 80022b6:	68f8      	ldr	r0, [r7, #12]
 80022b8:	f000 f8f4 	bl	80024a4 <I2C_WaitOnTXEFlagUntilTimeout>
 80022bc:	4603      	mov	r3, r0
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d00d      	beq.n	80022de <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022c6:	2b04      	cmp	r3, #4
 80022c8:	d107      	bne.n	80022da <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	681a      	ldr	r2, [r3, #0]
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80022d8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80022da:	2301      	movs	r3, #1
 80022dc:	e005      	b.n	80022ea <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80022de:	893b      	ldrh	r3, [r7, #8]
 80022e0:	b2da      	uxtb	r2, r3
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80022e8:	2300      	movs	r3, #0
}
 80022ea:	4618      	mov	r0, r3
 80022ec:	3718      	adds	r7, #24
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	00010002 	.word	0x00010002

080022f8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b084      	sub	sp, #16
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	60f8      	str	r0, [r7, #12]
 8002300:	60b9      	str	r1, [r7, #8]
 8002302:	603b      	str	r3, [r7, #0]
 8002304:	4613      	mov	r3, r2
 8002306:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002308:	e025      	b.n	8002356 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002310:	d021      	beq.n	8002356 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002312:	f7ff f92b 	bl	800156c <HAL_GetTick>
 8002316:	4602      	mov	r2, r0
 8002318:	69bb      	ldr	r3, [r7, #24]
 800231a:	1ad3      	subs	r3, r2, r3
 800231c:	683a      	ldr	r2, [r7, #0]
 800231e:	429a      	cmp	r2, r3
 8002320:	d302      	bcc.n	8002328 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	2b00      	cmp	r3, #0
 8002326:	d116      	bne.n	8002356 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	2200      	movs	r2, #0
 800232c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	2220      	movs	r2, #32
 8002332:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	2200      	movs	r2, #0
 800233a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002342:	f043 0220 	orr.w	r2, r3, #32
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	2200      	movs	r2, #0
 800234e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002352:	2301      	movs	r3, #1
 8002354:	e023      	b.n	800239e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002356:	68bb      	ldr	r3, [r7, #8]
 8002358:	0c1b      	lsrs	r3, r3, #16
 800235a:	b2db      	uxtb	r3, r3
 800235c:	2b01      	cmp	r3, #1
 800235e:	d10d      	bne.n	800237c <I2C_WaitOnFlagUntilTimeout+0x84>
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	695b      	ldr	r3, [r3, #20]
 8002366:	43da      	mvns	r2, r3
 8002368:	68bb      	ldr	r3, [r7, #8]
 800236a:	4013      	ands	r3, r2
 800236c:	b29b      	uxth	r3, r3
 800236e:	2b00      	cmp	r3, #0
 8002370:	bf0c      	ite	eq
 8002372:	2301      	moveq	r3, #1
 8002374:	2300      	movne	r3, #0
 8002376:	b2db      	uxtb	r3, r3
 8002378:	461a      	mov	r2, r3
 800237a:	e00c      	b.n	8002396 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	699b      	ldr	r3, [r3, #24]
 8002382:	43da      	mvns	r2, r3
 8002384:	68bb      	ldr	r3, [r7, #8]
 8002386:	4013      	ands	r3, r2
 8002388:	b29b      	uxth	r3, r3
 800238a:	2b00      	cmp	r3, #0
 800238c:	bf0c      	ite	eq
 800238e:	2301      	moveq	r3, #1
 8002390:	2300      	movne	r3, #0
 8002392:	b2db      	uxtb	r3, r3
 8002394:	461a      	mov	r2, r3
 8002396:	79fb      	ldrb	r3, [r7, #7]
 8002398:	429a      	cmp	r2, r3
 800239a:	d0b6      	beq.n	800230a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800239c:	2300      	movs	r3, #0
}
 800239e:	4618      	mov	r0, r3
 80023a0:	3710      	adds	r7, #16
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}

080023a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80023a6:	b580      	push	{r7, lr}
 80023a8:	b084      	sub	sp, #16
 80023aa:	af00      	add	r7, sp, #0
 80023ac:	60f8      	str	r0, [r7, #12]
 80023ae:	60b9      	str	r1, [r7, #8]
 80023b0:	607a      	str	r2, [r7, #4]
 80023b2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80023b4:	e051      	b.n	800245a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	695b      	ldr	r3, [r3, #20]
 80023bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80023c4:	d123      	bne.n	800240e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	681a      	ldr	r2, [r3, #0]
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80023d4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80023de:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	2200      	movs	r2, #0
 80023e4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	2220      	movs	r2, #32
 80023ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	2200      	movs	r2, #0
 80023f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023fa:	f043 0204 	orr.w	r2, r3, #4
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	2200      	movs	r2, #0
 8002406:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800240a:	2301      	movs	r3, #1
 800240c:	e046      	b.n	800249c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002414:	d021      	beq.n	800245a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002416:	f7ff f8a9 	bl	800156c <HAL_GetTick>
 800241a:	4602      	mov	r2, r0
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	1ad3      	subs	r3, r2, r3
 8002420:	687a      	ldr	r2, [r7, #4]
 8002422:	429a      	cmp	r2, r3
 8002424:	d302      	bcc.n	800242c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d116      	bne.n	800245a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	2200      	movs	r2, #0
 8002430:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	2220      	movs	r2, #32
 8002436:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	2200      	movs	r2, #0
 800243e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002446:	f043 0220 	orr.w	r2, r3, #32
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	2200      	movs	r2, #0
 8002452:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002456:	2301      	movs	r3, #1
 8002458:	e020      	b.n	800249c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800245a:	68bb      	ldr	r3, [r7, #8]
 800245c:	0c1b      	lsrs	r3, r3, #16
 800245e:	b2db      	uxtb	r3, r3
 8002460:	2b01      	cmp	r3, #1
 8002462:	d10c      	bne.n	800247e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	695b      	ldr	r3, [r3, #20]
 800246a:	43da      	mvns	r2, r3
 800246c:	68bb      	ldr	r3, [r7, #8]
 800246e:	4013      	ands	r3, r2
 8002470:	b29b      	uxth	r3, r3
 8002472:	2b00      	cmp	r3, #0
 8002474:	bf14      	ite	ne
 8002476:	2301      	movne	r3, #1
 8002478:	2300      	moveq	r3, #0
 800247a:	b2db      	uxtb	r3, r3
 800247c:	e00b      	b.n	8002496 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	699b      	ldr	r3, [r3, #24]
 8002484:	43da      	mvns	r2, r3
 8002486:	68bb      	ldr	r3, [r7, #8]
 8002488:	4013      	ands	r3, r2
 800248a:	b29b      	uxth	r3, r3
 800248c:	2b00      	cmp	r3, #0
 800248e:	bf14      	ite	ne
 8002490:	2301      	movne	r3, #1
 8002492:	2300      	moveq	r3, #0
 8002494:	b2db      	uxtb	r3, r3
 8002496:	2b00      	cmp	r3, #0
 8002498:	d18d      	bne.n	80023b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800249a:	2300      	movs	r3, #0
}
 800249c:	4618      	mov	r0, r3
 800249e:	3710      	adds	r7, #16
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bd80      	pop	{r7, pc}

080024a4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b084      	sub	sp, #16
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	60f8      	str	r0, [r7, #12]
 80024ac:	60b9      	str	r1, [r7, #8]
 80024ae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80024b0:	e02d      	b.n	800250e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80024b2:	68f8      	ldr	r0, [r7, #12]
 80024b4:	f000 f878 	bl	80025a8 <I2C_IsAcknowledgeFailed>
 80024b8:	4603      	mov	r3, r0
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d001      	beq.n	80024c2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80024be:	2301      	movs	r3, #1
 80024c0:	e02d      	b.n	800251e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80024c2:	68bb      	ldr	r3, [r7, #8]
 80024c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024c8:	d021      	beq.n	800250e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80024ca:	f7ff f84f 	bl	800156c <HAL_GetTick>
 80024ce:	4602      	mov	r2, r0
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	1ad3      	subs	r3, r2, r3
 80024d4:	68ba      	ldr	r2, [r7, #8]
 80024d6:	429a      	cmp	r2, r3
 80024d8:	d302      	bcc.n	80024e0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80024da:	68bb      	ldr	r3, [r7, #8]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d116      	bne.n	800250e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	2200      	movs	r2, #0
 80024e4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	2220      	movs	r2, #32
 80024ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	2200      	movs	r2, #0
 80024f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024fa:	f043 0220 	orr.w	r2, r3, #32
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	2200      	movs	r2, #0
 8002506:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800250a:	2301      	movs	r3, #1
 800250c:	e007      	b.n	800251e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	695b      	ldr	r3, [r3, #20]
 8002514:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002518:	2b80      	cmp	r3, #128	; 0x80
 800251a:	d1ca      	bne.n	80024b2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800251c:	2300      	movs	r3, #0
}
 800251e:	4618      	mov	r0, r3
 8002520:	3710      	adds	r7, #16
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}

08002526 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002526:	b580      	push	{r7, lr}
 8002528:	b084      	sub	sp, #16
 800252a:	af00      	add	r7, sp, #0
 800252c:	60f8      	str	r0, [r7, #12]
 800252e:	60b9      	str	r1, [r7, #8]
 8002530:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002532:	e02d      	b.n	8002590 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002534:	68f8      	ldr	r0, [r7, #12]
 8002536:	f000 f837 	bl	80025a8 <I2C_IsAcknowledgeFailed>
 800253a:	4603      	mov	r3, r0
 800253c:	2b00      	cmp	r3, #0
 800253e:	d001      	beq.n	8002544 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002540:	2301      	movs	r3, #1
 8002542:	e02d      	b.n	80025a0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002544:	68bb      	ldr	r3, [r7, #8]
 8002546:	f1b3 3fff 	cmp.w	r3, #4294967295
 800254a:	d021      	beq.n	8002590 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800254c:	f7ff f80e 	bl	800156c <HAL_GetTick>
 8002550:	4602      	mov	r2, r0
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	1ad3      	subs	r3, r2, r3
 8002556:	68ba      	ldr	r2, [r7, #8]
 8002558:	429a      	cmp	r2, r3
 800255a:	d302      	bcc.n	8002562 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800255c:	68bb      	ldr	r3, [r7, #8]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d116      	bne.n	8002590 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	2200      	movs	r2, #0
 8002566:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	2220      	movs	r2, #32
 800256c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	2200      	movs	r2, #0
 8002574:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800257c:	f043 0220 	orr.w	r2, r3, #32
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	2200      	movs	r2, #0
 8002588:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800258c:	2301      	movs	r3, #1
 800258e:	e007      	b.n	80025a0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	695b      	ldr	r3, [r3, #20]
 8002596:	f003 0304 	and.w	r3, r3, #4
 800259a:	2b04      	cmp	r3, #4
 800259c:	d1ca      	bne.n	8002534 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800259e:	2300      	movs	r3, #0
}
 80025a0:	4618      	mov	r0, r3
 80025a2:	3710      	adds	r7, #16
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bd80      	pop	{r7, pc}

080025a8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80025a8:	b480      	push	{r7}
 80025aa:	b083      	sub	sp, #12
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	695b      	ldr	r3, [r3, #20]
 80025b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80025be:	d11b      	bne.n	80025f8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80025c8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2200      	movs	r2, #0
 80025ce:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2220      	movs	r2, #32
 80025d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2200      	movs	r2, #0
 80025dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025e4:	f043 0204 	orr.w	r2, r3, #4
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2200      	movs	r2, #0
 80025f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80025f4:	2301      	movs	r3, #1
 80025f6:	e000      	b.n	80025fa <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80025f8:	2300      	movs	r3, #0
}
 80025fa:	4618      	mov	r0, r3
 80025fc:	370c      	adds	r7, #12
 80025fe:	46bd      	mov	sp, r7
 8002600:	bc80      	pop	{r7}
 8002602:	4770      	bx	lr

08002604 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b086      	sub	sp, #24
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d101      	bne.n	8002616 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002612:	2301      	movs	r3, #1
 8002614:	e26c      	b.n	8002af0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f003 0301 	and.w	r3, r3, #1
 800261e:	2b00      	cmp	r3, #0
 8002620:	f000 8087 	beq.w	8002732 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002624:	4b92      	ldr	r3, [pc, #584]	; (8002870 <HAL_RCC_OscConfig+0x26c>)
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	f003 030c 	and.w	r3, r3, #12
 800262c:	2b04      	cmp	r3, #4
 800262e:	d00c      	beq.n	800264a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002630:	4b8f      	ldr	r3, [pc, #572]	; (8002870 <HAL_RCC_OscConfig+0x26c>)
 8002632:	685b      	ldr	r3, [r3, #4]
 8002634:	f003 030c 	and.w	r3, r3, #12
 8002638:	2b08      	cmp	r3, #8
 800263a:	d112      	bne.n	8002662 <HAL_RCC_OscConfig+0x5e>
 800263c:	4b8c      	ldr	r3, [pc, #560]	; (8002870 <HAL_RCC_OscConfig+0x26c>)
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002644:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002648:	d10b      	bne.n	8002662 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800264a:	4b89      	ldr	r3, [pc, #548]	; (8002870 <HAL_RCC_OscConfig+0x26c>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002652:	2b00      	cmp	r3, #0
 8002654:	d06c      	beq.n	8002730 <HAL_RCC_OscConfig+0x12c>
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	685b      	ldr	r3, [r3, #4]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d168      	bne.n	8002730 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800265e:	2301      	movs	r3, #1
 8002660:	e246      	b.n	8002af0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	685b      	ldr	r3, [r3, #4]
 8002666:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800266a:	d106      	bne.n	800267a <HAL_RCC_OscConfig+0x76>
 800266c:	4b80      	ldr	r3, [pc, #512]	; (8002870 <HAL_RCC_OscConfig+0x26c>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a7f      	ldr	r2, [pc, #508]	; (8002870 <HAL_RCC_OscConfig+0x26c>)
 8002672:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002676:	6013      	str	r3, [r2, #0]
 8002678:	e02e      	b.n	80026d8 <HAL_RCC_OscConfig+0xd4>
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	2b00      	cmp	r3, #0
 8002680:	d10c      	bne.n	800269c <HAL_RCC_OscConfig+0x98>
 8002682:	4b7b      	ldr	r3, [pc, #492]	; (8002870 <HAL_RCC_OscConfig+0x26c>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	4a7a      	ldr	r2, [pc, #488]	; (8002870 <HAL_RCC_OscConfig+0x26c>)
 8002688:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800268c:	6013      	str	r3, [r2, #0]
 800268e:	4b78      	ldr	r3, [pc, #480]	; (8002870 <HAL_RCC_OscConfig+0x26c>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	4a77      	ldr	r2, [pc, #476]	; (8002870 <HAL_RCC_OscConfig+0x26c>)
 8002694:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002698:	6013      	str	r3, [r2, #0]
 800269a:	e01d      	b.n	80026d8 <HAL_RCC_OscConfig+0xd4>
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80026a4:	d10c      	bne.n	80026c0 <HAL_RCC_OscConfig+0xbc>
 80026a6:	4b72      	ldr	r3, [pc, #456]	; (8002870 <HAL_RCC_OscConfig+0x26c>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4a71      	ldr	r2, [pc, #452]	; (8002870 <HAL_RCC_OscConfig+0x26c>)
 80026ac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80026b0:	6013      	str	r3, [r2, #0]
 80026b2:	4b6f      	ldr	r3, [pc, #444]	; (8002870 <HAL_RCC_OscConfig+0x26c>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	4a6e      	ldr	r2, [pc, #440]	; (8002870 <HAL_RCC_OscConfig+0x26c>)
 80026b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026bc:	6013      	str	r3, [r2, #0]
 80026be:	e00b      	b.n	80026d8 <HAL_RCC_OscConfig+0xd4>
 80026c0:	4b6b      	ldr	r3, [pc, #428]	; (8002870 <HAL_RCC_OscConfig+0x26c>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	4a6a      	ldr	r2, [pc, #424]	; (8002870 <HAL_RCC_OscConfig+0x26c>)
 80026c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80026ca:	6013      	str	r3, [r2, #0]
 80026cc:	4b68      	ldr	r3, [pc, #416]	; (8002870 <HAL_RCC_OscConfig+0x26c>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	4a67      	ldr	r2, [pc, #412]	; (8002870 <HAL_RCC_OscConfig+0x26c>)
 80026d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80026d6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d013      	beq.n	8002708 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026e0:	f7fe ff44 	bl	800156c <HAL_GetTick>
 80026e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026e6:	e008      	b.n	80026fa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026e8:	f7fe ff40 	bl	800156c <HAL_GetTick>
 80026ec:	4602      	mov	r2, r0
 80026ee:	693b      	ldr	r3, [r7, #16]
 80026f0:	1ad3      	subs	r3, r2, r3
 80026f2:	2b64      	cmp	r3, #100	; 0x64
 80026f4:	d901      	bls.n	80026fa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80026f6:	2303      	movs	r3, #3
 80026f8:	e1fa      	b.n	8002af0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026fa:	4b5d      	ldr	r3, [pc, #372]	; (8002870 <HAL_RCC_OscConfig+0x26c>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002702:	2b00      	cmp	r3, #0
 8002704:	d0f0      	beq.n	80026e8 <HAL_RCC_OscConfig+0xe4>
 8002706:	e014      	b.n	8002732 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002708:	f7fe ff30 	bl	800156c <HAL_GetTick>
 800270c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800270e:	e008      	b.n	8002722 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002710:	f7fe ff2c 	bl	800156c <HAL_GetTick>
 8002714:	4602      	mov	r2, r0
 8002716:	693b      	ldr	r3, [r7, #16]
 8002718:	1ad3      	subs	r3, r2, r3
 800271a:	2b64      	cmp	r3, #100	; 0x64
 800271c:	d901      	bls.n	8002722 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800271e:	2303      	movs	r3, #3
 8002720:	e1e6      	b.n	8002af0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002722:	4b53      	ldr	r3, [pc, #332]	; (8002870 <HAL_RCC_OscConfig+0x26c>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800272a:	2b00      	cmp	r3, #0
 800272c:	d1f0      	bne.n	8002710 <HAL_RCC_OscConfig+0x10c>
 800272e:	e000      	b.n	8002732 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002730:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f003 0302 	and.w	r3, r3, #2
 800273a:	2b00      	cmp	r3, #0
 800273c:	d063      	beq.n	8002806 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800273e:	4b4c      	ldr	r3, [pc, #304]	; (8002870 <HAL_RCC_OscConfig+0x26c>)
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	f003 030c 	and.w	r3, r3, #12
 8002746:	2b00      	cmp	r3, #0
 8002748:	d00b      	beq.n	8002762 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800274a:	4b49      	ldr	r3, [pc, #292]	; (8002870 <HAL_RCC_OscConfig+0x26c>)
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	f003 030c 	and.w	r3, r3, #12
 8002752:	2b08      	cmp	r3, #8
 8002754:	d11c      	bne.n	8002790 <HAL_RCC_OscConfig+0x18c>
 8002756:	4b46      	ldr	r3, [pc, #280]	; (8002870 <HAL_RCC_OscConfig+0x26c>)
 8002758:	685b      	ldr	r3, [r3, #4]
 800275a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800275e:	2b00      	cmp	r3, #0
 8002760:	d116      	bne.n	8002790 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002762:	4b43      	ldr	r3, [pc, #268]	; (8002870 <HAL_RCC_OscConfig+0x26c>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f003 0302 	and.w	r3, r3, #2
 800276a:	2b00      	cmp	r3, #0
 800276c:	d005      	beq.n	800277a <HAL_RCC_OscConfig+0x176>
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	691b      	ldr	r3, [r3, #16]
 8002772:	2b01      	cmp	r3, #1
 8002774:	d001      	beq.n	800277a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002776:	2301      	movs	r3, #1
 8002778:	e1ba      	b.n	8002af0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800277a:	4b3d      	ldr	r3, [pc, #244]	; (8002870 <HAL_RCC_OscConfig+0x26c>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	695b      	ldr	r3, [r3, #20]
 8002786:	00db      	lsls	r3, r3, #3
 8002788:	4939      	ldr	r1, [pc, #228]	; (8002870 <HAL_RCC_OscConfig+0x26c>)
 800278a:	4313      	orrs	r3, r2
 800278c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800278e:	e03a      	b.n	8002806 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	691b      	ldr	r3, [r3, #16]
 8002794:	2b00      	cmp	r3, #0
 8002796:	d020      	beq.n	80027da <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002798:	4b36      	ldr	r3, [pc, #216]	; (8002874 <HAL_RCC_OscConfig+0x270>)
 800279a:	2201      	movs	r2, #1
 800279c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800279e:	f7fe fee5 	bl	800156c <HAL_GetTick>
 80027a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027a4:	e008      	b.n	80027b8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027a6:	f7fe fee1 	bl	800156c <HAL_GetTick>
 80027aa:	4602      	mov	r2, r0
 80027ac:	693b      	ldr	r3, [r7, #16]
 80027ae:	1ad3      	subs	r3, r2, r3
 80027b0:	2b02      	cmp	r3, #2
 80027b2:	d901      	bls.n	80027b8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80027b4:	2303      	movs	r3, #3
 80027b6:	e19b      	b.n	8002af0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027b8:	4b2d      	ldr	r3, [pc, #180]	; (8002870 <HAL_RCC_OscConfig+0x26c>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f003 0302 	and.w	r3, r3, #2
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d0f0      	beq.n	80027a6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027c4:	4b2a      	ldr	r3, [pc, #168]	; (8002870 <HAL_RCC_OscConfig+0x26c>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	695b      	ldr	r3, [r3, #20]
 80027d0:	00db      	lsls	r3, r3, #3
 80027d2:	4927      	ldr	r1, [pc, #156]	; (8002870 <HAL_RCC_OscConfig+0x26c>)
 80027d4:	4313      	orrs	r3, r2
 80027d6:	600b      	str	r3, [r1, #0]
 80027d8:	e015      	b.n	8002806 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80027da:	4b26      	ldr	r3, [pc, #152]	; (8002874 <HAL_RCC_OscConfig+0x270>)
 80027dc:	2200      	movs	r2, #0
 80027de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027e0:	f7fe fec4 	bl	800156c <HAL_GetTick>
 80027e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027e6:	e008      	b.n	80027fa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027e8:	f7fe fec0 	bl	800156c <HAL_GetTick>
 80027ec:	4602      	mov	r2, r0
 80027ee:	693b      	ldr	r3, [r7, #16]
 80027f0:	1ad3      	subs	r3, r2, r3
 80027f2:	2b02      	cmp	r3, #2
 80027f4:	d901      	bls.n	80027fa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80027f6:	2303      	movs	r3, #3
 80027f8:	e17a      	b.n	8002af0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027fa:	4b1d      	ldr	r3, [pc, #116]	; (8002870 <HAL_RCC_OscConfig+0x26c>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f003 0302 	and.w	r3, r3, #2
 8002802:	2b00      	cmp	r3, #0
 8002804:	d1f0      	bne.n	80027e8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f003 0308 	and.w	r3, r3, #8
 800280e:	2b00      	cmp	r3, #0
 8002810:	d03a      	beq.n	8002888 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	699b      	ldr	r3, [r3, #24]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d019      	beq.n	800284e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800281a:	4b17      	ldr	r3, [pc, #92]	; (8002878 <HAL_RCC_OscConfig+0x274>)
 800281c:	2201      	movs	r2, #1
 800281e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002820:	f7fe fea4 	bl	800156c <HAL_GetTick>
 8002824:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002826:	e008      	b.n	800283a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002828:	f7fe fea0 	bl	800156c <HAL_GetTick>
 800282c:	4602      	mov	r2, r0
 800282e:	693b      	ldr	r3, [r7, #16]
 8002830:	1ad3      	subs	r3, r2, r3
 8002832:	2b02      	cmp	r3, #2
 8002834:	d901      	bls.n	800283a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002836:	2303      	movs	r3, #3
 8002838:	e15a      	b.n	8002af0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800283a:	4b0d      	ldr	r3, [pc, #52]	; (8002870 <HAL_RCC_OscConfig+0x26c>)
 800283c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800283e:	f003 0302 	and.w	r3, r3, #2
 8002842:	2b00      	cmp	r3, #0
 8002844:	d0f0      	beq.n	8002828 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002846:	2001      	movs	r0, #1
 8002848:	f000 fada 	bl	8002e00 <RCC_Delay>
 800284c:	e01c      	b.n	8002888 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800284e:	4b0a      	ldr	r3, [pc, #40]	; (8002878 <HAL_RCC_OscConfig+0x274>)
 8002850:	2200      	movs	r2, #0
 8002852:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002854:	f7fe fe8a 	bl	800156c <HAL_GetTick>
 8002858:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800285a:	e00f      	b.n	800287c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800285c:	f7fe fe86 	bl	800156c <HAL_GetTick>
 8002860:	4602      	mov	r2, r0
 8002862:	693b      	ldr	r3, [r7, #16]
 8002864:	1ad3      	subs	r3, r2, r3
 8002866:	2b02      	cmp	r3, #2
 8002868:	d908      	bls.n	800287c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800286a:	2303      	movs	r3, #3
 800286c:	e140      	b.n	8002af0 <HAL_RCC_OscConfig+0x4ec>
 800286e:	bf00      	nop
 8002870:	40021000 	.word	0x40021000
 8002874:	42420000 	.word	0x42420000
 8002878:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800287c:	4b9e      	ldr	r3, [pc, #632]	; (8002af8 <HAL_RCC_OscConfig+0x4f4>)
 800287e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002880:	f003 0302 	and.w	r3, r3, #2
 8002884:	2b00      	cmp	r3, #0
 8002886:	d1e9      	bne.n	800285c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f003 0304 	and.w	r3, r3, #4
 8002890:	2b00      	cmp	r3, #0
 8002892:	f000 80a6 	beq.w	80029e2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002896:	2300      	movs	r3, #0
 8002898:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800289a:	4b97      	ldr	r3, [pc, #604]	; (8002af8 <HAL_RCC_OscConfig+0x4f4>)
 800289c:	69db      	ldr	r3, [r3, #28]
 800289e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d10d      	bne.n	80028c2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028a6:	4b94      	ldr	r3, [pc, #592]	; (8002af8 <HAL_RCC_OscConfig+0x4f4>)
 80028a8:	69db      	ldr	r3, [r3, #28]
 80028aa:	4a93      	ldr	r2, [pc, #588]	; (8002af8 <HAL_RCC_OscConfig+0x4f4>)
 80028ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028b0:	61d3      	str	r3, [r2, #28]
 80028b2:	4b91      	ldr	r3, [pc, #580]	; (8002af8 <HAL_RCC_OscConfig+0x4f4>)
 80028b4:	69db      	ldr	r3, [r3, #28]
 80028b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028ba:	60bb      	str	r3, [r7, #8]
 80028bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80028be:	2301      	movs	r3, #1
 80028c0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028c2:	4b8e      	ldr	r3, [pc, #568]	; (8002afc <HAL_RCC_OscConfig+0x4f8>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d118      	bne.n	8002900 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80028ce:	4b8b      	ldr	r3, [pc, #556]	; (8002afc <HAL_RCC_OscConfig+0x4f8>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4a8a      	ldr	r2, [pc, #552]	; (8002afc <HAL_RCC_OscConfig+0x4f8>)
 80028d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80028da:	f7fe fe47 	bl	800156c <HAL_GetTick>
 80028de:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028e0:	e008      	b.n	80028f4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028e2:	f7fe fe43 	bl	800156c <HAL_GetTick>
 80028e6:	4602      	mov	r2, r0
 80028e8:	693b      	ldr	r3, [r7, #16]
 80028ea:	1ad3      	subs	r3, r2, r3
 80028ec:	2b64      	cmp	r3, #100	; 0x64
 80028ee:	d901      	bls.n	80028f4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80028f0:	2303      	movs	r3, #3
 80028f2:	e0fd      	b.n	8002af0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028f4:	4b81      	ldr	r3, [pc, #516]	; (8002afc <HAL_RCC_OscConfig+0x4f8>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d0f0      	beq.n	80028e2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	68db      	ldr	r3, [r3, #12]
 8002904:	2b01      	cmp	r3, #1
 8002906:	d106      	bne.n	8002916 <HAL_RCC_OscConfig+0x312>
 8002908:	4b7b      	ldr	r3, [pc, #492]	; (8002af8 <HAL_RCC_OscConfig+0x4f4>)
 800290a:	6a1b      	ldr	r3, [r3, #32]
 800290c:	4a7a      	ldr	r2, [pc, #488]	; (8002af8 <HAL_RCC_OscConfig+0x4f4>)
 800290e:	f043 0301 	orr.w	r3, r3, #1
 8002912:	6213      	str	r3, [r2, #32]
 8002914:	e02d      	b.n	8002972 <HAL_RCC_OscConfig+0x36e>
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	68db      	ldr	r3, [r3, #12]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d10c      	bne.n	8002938 <HAL_RCC_OscConfig+0x334>
 800291e:	4b76      	ldr	r3, [pc, #472]	; (8002af8 <HAL_RCC_OscConfig+0x4f4>)
 8002920:	6a1b      	ldr	r3, [r3, #32]
 8002922:	4a75      	ldr	r2, [pc, #468]	; (8002af8 <HAL_RCC_OscConfig+0x4f4>)
 8002924:	f023 0301 	bic.w	r3, r3, #1
 8002928:	6213      	str	r3, [r2, #32]
 800292a:	4b73      	ldr	r3, [pc, #460]	; (8002af8 <HAL_RCC_OscConfig+0x4f4>)
 800292c:	6a1b      	ldr	r3, [r3, #32]
 800292e:	4a72      	ldr	r2, [pc, #456]	; (8002af8 <HAL_RCC_OscConfig+0x4f4>)
 8002930:	f023 0304 	bic.w	r3, r3, #4
 8002934:	6213      	str	r3, [r2, #32]
 8002936:	e01c      	b.n	8002972 <HAL_RCC_OscConfig+0x36e>
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	68db      	ldr	r3, [r3, #12]
 800293c:	2b05      	cmp	r3, #5
 800293e:	d10c      	bne.n	800295a <HAL_RCC_OscConfig+0x356>
 8002940:	4b6d      	ldr	r3, [pc, #436]	; (8002af8 <HAL_RCC_OscConfig+0x4f4>)
 8002942:	6a1b      	ldr	r3, [r3, #32]
 8002944:	4a6c      	ldr	r2, [pc, #432]	; (8002af8 <HAL_RCC_OscConfig+0x4f4>)
 8002946:	f043 0304 	orr.w	r3, r3, #4
 800294a:	6213      	str	r3, [r2, #32]
 800294c:	4b6a      	ldr	r3, [pc, #424]	; (8002af8 <HAL_RCC_OscConfig+0x4f4>)
 800294e:	6a1b      	ldr	r3, [r3, #32]
 8002950:	4a69      	ldr	r2, [pc, #420]	; (8002af8 <HAL_RCC_OscConfig+0x4f4>)
 8002952:	f043 0301 	orr.w	r3, r3, #1
 8002956:	6213      	str	r3, [r2, #32]
 8002958:	e00b      	b.n	8002972 <HAL_RCC_OscConfig+0x36e>
 800295a:	4b67      	ldr	r3, [pc, #412]	; (8002af8 <HAL_RCC_OscConfig+0x4f4>)
 800295c:	6a1b      	ldr	r3, [r3, #32]
 800295e:	4a66      	ldr	r2, [pc, #408]	; (8002af8 <HAL_RCC_OscConfig+0x4f4>)
 8002960:	f023 0301 	bic.w	r3, r3, #1
 8002964:	6213      	str	r3, [r2, #32]
 8002966:	4b64      	ldr	r3, [pc, #400]	; (8002af8 <HAL_RCC_OscConfig+0x4f4>)
 8002968:	6a1b      	ldr	r3, [r3, #32]
 800296a:	4a63      	ldr	r2, [pc, #396]	; (8002af8 <HAL_RCC_OscConfig+0x4f4>)
 800296c:	f023 0304 	bic.w	r3, r3, #4
 8002970:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	68db      	ldr	r3, [r3, #12]
 8002976:	2b00      	cmp	r3, #0
 8002978:	d015      	beq.n	80029a6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800297a:	f7fe fdf7 	bl	800156c <HAL_GetTick>
 800297e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002980:	e00a      	b.n	8002998 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002982:	f7fe fdf3 	bl	800156c <HAL_GetTick>
 8002986:	4602      	mov	r2, r0
 8002988:	693b      	ldr	r3, [r7, #16]
 800298a:	1ad3      	subs	r3, r2, r3
 800298c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002990:	4293      	cmp	r3, r2
 8002992:	d901      	bls.n	8002998 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002994:	2303      	movs	r3, #3
 8002996:	e0ab      	b.n	8002af0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002998:	4b57      	ldr	r3, [pc, #348]	; (8002af8 <HAL_RCC_OscConfig+0x4f4>)
 800299a:	6a1b      	ldr	r3, [r3, #32]
 800299c:	f003 0302 	and.w	r3, r3, #2
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d0ee      	beq.n	8002982 <HAL_RCC_OscConfig+0x37e>
 80029a4:	e014      	b.n	80029d0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029a6:	f7fe fde1 	bl	800156c <HAL_GetTick>
 80029aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029ac:	e00a      	b.n	80029c4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029ae:	f7fe fddd 	bl	800156c <HAL_GetTick>
 80029b2:	4602      	mov	r2, r0
 80029b4:	693b      	ldr	r3, [r7, #16]
 80029b6:	1ad3      	subs	r3, r2, r3
 80029b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80029bc:	4293      	cmp	r3, r2
 80029be:	d901      	bls.n	80029c4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80029c0:	2303      	movs	r3, #3
 80029c2:	e095      	b.n	8002af0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029c4:	4b4c      	ldr	r3, [pc, #304]	; (8002af8 <HAL_RCC_OscConfig+0x4f4>)
 80029c6:	6a1b      	ldr	r3, [r3, #32]
 80029c8:	f003 0302 	and.w	r3, r3, #2
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d1ee      	bne.n	80029ae <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80029d0:	7dfb      	ldrb	r3, [r7, #23]
 80029d2:	2b01      	cmp	r3, #1
 80029d4:	d105      	bne.n	80029e2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80029d6:	4b48      	ldr	r3, [pc, #288]	; (8002af8 <HAL_RCC_OscConfig+0x4f4>)
 80029d8:	69db      	ldr	r3, [r3, #28]
 80029da:	4a47      	ldr	r2, [pc, #284]	; (8002af8 <HAL_RCC_OscConfig+0x4f4>)
 80029dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80029e0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	69db      	ldr	r3, [r3, #28]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	f000 8081 	beq.w	8002aee <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80029ec:	4b42      	ldr	r3, [pc, #264]	; (8002af8 <HAL_RCC_OscConfig+0x4f4>)
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	f003 030c 	and.w	r3, r3, #12
 80029f4:	2b08      	cmp	r3, #8
 80029f6:	d061      	beq.n	8002abc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	69db      	ldr	r3, [r3, #28]
 80029fc:	2b02      	cmp	r3, #2
 80029fe:	d146      	bne.n	8002a8e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a00:	4b3f      	ldr	r3, [pc, #252]	; (8002b00 <HAL_RCC_OscConfig+0x4fc>)
 8002a02:	2200      	movs	r2, #0
 8002a04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a06:	f7fe fdb1 	bl	800156c <HAL_GetTick>
 8002a0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a0c:	e008      	b.n	8002a20 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a0e:	f7fe fdad 	bl	800156c <HAL_GetTick>
 8002a12:	4602      	mov	r2, r0
 8002a14:	693b      	ldr	r3, [r7, #16]
 8002a16:	1ad3      	subs	r3, r2, r3
 8002a18:	2b02      	cmp	r3, #2
 8002a1a:	d901      	bls.n	8002a20 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002a1c:	2303      	movs	r3, #3
 8002a1e:	e067      	b.n	8002af0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a20:	4b35      	ldr	r3, [pc, #212]	; (8002af8 <HAL_RCC_OscConfig+0x4f4>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d1f0      	bne.n	8002a0e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6a1b      	ldr	r3, [r3, #32]
 8002a30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a34:	d108      	bne.n	8002a48 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002a36:	4b30      	ldr	r3, [pc, #192]	; (8002af8 <HAL_RCC_OscConfig+0x4f4>)
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	689b      	ldr	r3, [r3, #8]
 8002a42:	492d      	ldr	r1, [pc, #180]	; (8002af8 <HAL_RCC_OscConfig+0x4f4>)
 8002a44:	4313      	orrs	r3, r2
 8002a46:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a48:	4b2b      	ldr	r3, [pc, #172]	; (8002af8 <HAL_RCC_OscConfig+0x4f4>)
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	6a19      	ldr	r1, [r3, #32]
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a58:	430b      	orrs	r3, r1
 8002a5a:	4927      	ldr	r1, [pc, #156]	; (8002af8 <HAL_RCC_OscConfig+0x4f4>)
 8002a5c:	4313      	orrs	r3, r2
 8002a5e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a60:	4b27      	ldr	r3, [pc, #156]	; (8002b00 <HAL_RCC_OscConfig+0x4fc>)
 8002a62:	2201      	movs	r2, #1
 8002a64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a66:	f7fe fd81 	bl	800156c <HAL_GetTick>
 8002a6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a6c:	e008      	b.n	8002a80 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a6e:	f7fe fd7d 	bl	800156c <HAL_GetTick>
 8002a72:	4602      	mov	r2, r0
 8002a74:	693b      	ldr	r3, [r7, #16]
 8002a76:	1ad3      	subs	r3, r2, r3
 8002a78:	2b02      	cmp	r3, #2
 8002a7a:	d901      	bls.n	8002a80 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002a7c:	2303      	movs	r3, #3
 8002a7e:	e037      	b.n	8002af0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a80:	4b1d      	ldr	r3, [pc, #116]	; (8002af8 <HAL_RCC_OscConfig+0x4f4>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d0f0      	beq.n	8002a6e <HAL_RCC_OscConfig+0x46a>
 8002a8c:	e02f      	b.n	8002aee <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a8e:	4b1c      	ldr	r3, [pc, #112]	; (8002b00 <HAL_RCC_OscConfig+0x4fc>)
 8002a90:	2200      	movs	r2, #0
 8002a92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a94:	f7fe fd6a 	bl	800156c <HAL_GetTick>
 8002a98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a9a:	e008      	b.n	8002aae <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a9c:	f7fe fd66 	bl	800156c <HAL_GetTick>
 8002aa0:	4602      	mov	r2, r0
 8002aa2:	693b      	ldr	r3, [r7, #16]
 8002aa4:	1ad3      	subs	r3, r2, r3
 8002aa6:	2b02      	cmp	r3, #2
 8002aa8:	d901      	bls.n	8002aae <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002aaa:	2303      	movs	r3, #3
 8002aac:	e020      	b.n	8002af0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002aae:	4b12      	ldr	r3, [pc, #72]	; (8002af8 <HAL_RCC_OscConfig+0x4f4>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d1f0      	bne.n	8002a9c <HAL_RCC_OscConfig+0x498>
 8002aba:	e018      	b.n	8002aee <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	69db      	ldr	r3, [r3, #28]
 8002ac0:	2b01      	cmp	r3, #1
 8002ac2:	d101      	bne.n	8002ac8 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	e013      	b.n	8002af0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002ac8:	4b0b      	ldr	r3, [pc, #44]	; (8002af8 <HAL_RCC_OscConfig+0x4f4>)
 8002aca:	685b      	ldr	r3, [r3, #4]
 8002acc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6a1b      	ldr	r3, [r3, #32]
 8002ad8:	429a      	cmp	r2, r3
 8002ada:	d106      	bne.n	8002aea <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ae6:	429a      	cmp	r2, r3
 8002ae8:	d001      	beq.n	8002aee <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002aea:	2301      	movs	r3, #1
 8002aec:	e000      	b.n	8002af0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002aee:	2300      	movs	r3, #0
}
 8002af0:	4618      	mov	r0, r3
 8002af2:	3718      	adds	r7, #24
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bd80      	pop	{r7, pc}
 8002af8:	40021000 	.word	0x40021000
 8002afc:	40007000 	.word	0x40007000
 8002b00:	42420060 	.word	0x42420060

08002b04 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b084      	sub	sp, #16
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
 8002b0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d101      	bne.n	8002b18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b14:	2301      	movs	r3, #1
 8002b16:	e0d0      	b.n	8002cba <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b18:	4b6a      	ldr	r3, [pc, #424]	; (8002cc4 <HAL_RCC_ClockConfig+0x1c0>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f003 0307 	and.w	r3, r3, #7
 8002b20:	683a      	ldr	r2, [r7, #0]
 8002b22:	429a      	cmp	r2, r3
 8002b24:	d910      	bls.n	8002b48 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b26:	4b67      	ldr	r3, [pc, #412]	; (8002cc4 <HAL_RCC_ClockConfig+0x1c0>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f023 0207 	bic.w	r2, r3, #7
 8002b2e:	4965      	ldr	r1, [pc, #404]	; (8002cc4 <HAL_RCC_ClockConfig+0x1c0>)
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	4313      	orrs	r3, r2
 8002b34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b36:	4b63      	ldr	r3, [pc, #396]	; (8002cc4 <HAL_RCC_ClockConfig+0x1c0>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f003 0307 	and.w	r3, r3, #7
 8002b3e:	683a      	ldr	r2, [r7, #0]
 8002b40:	429a      	cmp	r2, r3
 8002b42:	d001      	beq.n	8002b48 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002b44:	2301      	movs	r3, #1
 8002b46:	e0b8      	b.n	8002cba <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f003 0302 	and.w	r3, r3, #2
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d020      	beq.n	8002b96 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f003 0304 	and.w	r3, r3, #4
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d005      	beq.n	8002b6c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b60:	4b59      	ldr	r3, [pc, #356]	; (8002cc8 <HAL_RCC_ClockConfig+0x1c4>)
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	4a58      	ldr	r2, [pc, #352]	; (8002cc8 <HAL_RCC_ClockConfig+0x1c4>)
 8002b66:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002b6a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f003 0308 	and.w	r3, r3, #8
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d005      	beq.n	8002b84 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b78:	4b53      	ldr	r3, [pc, #332]	; (8002cc8 <HAL_RCC_ClockConfig+0x1c4>)
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	4a52      	ldr	r2, [pc, #328]	; (8002cc8 <HAL_RCC_ClockConfig+0x1c4>)
 8002b7e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002b82:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b84:	4b50      	ldr	r3, [pc, #320]	; (8002cc8 <HAL_RCC_ClockConfig+0x1c4>)
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	689b      	ldr	r3, [r3, #8]
 8002b90:	494d      	ldr	r1, [pc, #308]	; (8002cc8 <HAL_RCC_ClockConfig+0x1c4>)
 8002b92:	4313      	orrs	r3, r2
 8002b94:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f003 0301 	and.w	r3, r3, #1
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d040      	beq.n	8002c24 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	2b01      	cmp	r3, #1
 8002ba8:	d107      	bne.n	8002bba <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002baa:	4b47      	ldr	r3, [pc, #284]	; (8002cc8 <HAL_RCC_ClockConfig+0x1c4>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d115      	bne.n	8002be2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	e07f      	b.n	8002cba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	2b02      	cmp	r3, #2
 8002bc0:	d107      	bne.n	8002bd2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bc2:	4b41      	ldr	r3, [pc, #260]	; (8002cc8 <HAL_RCC_ClockConfig+0x1c4>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d109      	bne.n	8002be2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bce:	2301      	movs	r3, #1
 8002bd0:	e073      	b.n	8002cba <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bd2:	4b3d      	ldr	r3, [pc, #244]	; (8002cc8 <HAL_RCC_ClockConfig+0x1c4>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f003 0302 	and.w	r3, r3, #2
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d101      	bne.n	8002be2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bde:	2301      	movs	r3, #1
 8002be0:	e06b      	b.n	8002cba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002be2:	4b39      	ldr	r3, [pc, #228]	; (8002cc8 <HAL_RCC_ClockConfig+0x1c4>)
 8002be4:	685b      	ldr	r3, [r3, #4]
 8002be6:	f023 0203 	bic.w	r2, r3, #3
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	685b      	ldr	r3, [r3, #4]
 8002bee:	4936      	ldr	r1, [pc, #216]	; (8002cc8 <HAL_RCC_ClockConfig+0x1c4>)
 8002bf0:	4313      	orrs	r3, r2
 8002bf2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002bf4:	f7fe fcba 	bl	800156c <HAL_GetTick>
 8002bf8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bfa:	e00a      	b.n	8002c12 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bfc:	f7fe fcb6 	bl	800156c <HAL_GetTick>
 8002c00:	4602      	mov	r2, r0
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	1ad3      	subs	r3, r2, r3
 8002c06:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d901      	bls.n	8002c12 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c0e:	2303      	movs	r3, #3
 8002c10:	e053      	b.n	8002cba <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c12:	4b2d      	ldr	r3, [pc, #180]	; (8002cc8 <HAL_RCC_ClockConfig+0x1c4>)
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	f003 020c 	and.w	r2, r3, #12
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	685b      	ldr	r3, [r3, #4]
 8002c1e:	009b      	lsls	r3, r3, #2
 8002c20:	429a      	cmp	r2, r3
 8002c22:	d1eb      	bne.n	8002bfc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002c24:	4b27      	ldr	r3, [pc, #156]	; (8002cc4 <HAL_RCC_ClockConfig+0x1c0>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f003 0307 	and.w	r3, r3, #7
 8002c2c:	683a      	ldr	r2, [r7, #0]
 8002c2e:	429a      	cmp	r2, r3
 8002c30:	d210      	bcs.n	8002c54 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c32:	4b24      	ldr	r3, [pc, #144]	; (8002cc4 <HAL_RCC_ClockConfig+0x1c0>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f023 0207 	bic.w	r2, r3, #7
 8002c3a:	4922      	ldr	r1, [pc, #136]	; (8002cc4 <HAL_RCC_ClockConfig+0x1c0>)
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	4313      	orrs	r3, r2
 8002c40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c42:	4b20      	ldr	r3, [pc, #128]	; (8002cc4 <HAL_RCC_ClockConfig+0x1c0>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f003 0307 	and.w	r3, r3, #7
 8002c4a:	683a      	ldr	r2, [r7, #0]
 8002c4c:	429a      	cmp	r2, r3
 8002c4e:	d001      	beq.n	8002c54 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002c50:	2301      	movs	r3, #1
 8002c52:	e032      	b.n	8002cba <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f003 0304 	and.w	r3, r3, #4
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d008      	beq.n	8002c72 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c60:	4b19      	ldr	r3, [pc, #100]	; (8002cc8 <HAL_RCC_ClockConfig+0x1c4>)
 8002c62:	685b      	ldr	r3, [r3, #4]
 8002c64:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	68db      	ldr	r3, [r3, #12]
 8002c6c:	4916      	ldr	r1, [pc, #88]	; (8002cc8 <HAL_RCC_ClockConfig+0x1c4>)
 8002c6e:	4313      	orrs	r3, r2
 8002c70:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f003 0308 	and.w	r3, r3, #8
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d009      	beq.n	8002c92 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002c7e:	4b12      	ldr	r3, [pc, #72]	; (8002cc8 <HAL_RCC_ClockConfig+0x1c4>)
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	691b      	ldr	r3, [r3, #16]
 8002c8a:	00db      	lsls	r3, r3, #3
 8002c8c:	490e      	ldr	r1, [pc, #56]	; (8002cc8 <HAL_RCC_ClockConfig+0x1c4>)
 8002c8e:	4313      	orrs	r3, r2
 8002c90:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002c92:	f000 f821 	bl	8002cd8 <HAL_RCC_GetSysClockFreq>
 8002c96:	4601      	mov	r1, r0
 8002c98:	4b0b      	ldr	r3, [pc, #44]	; (8002cc8 <HAL_RCC_ClockConfig+0x1c4>)
 8002c9a:	685b      	ldr	r3, [r3, #4]
 8002c9c:	091b      	lsrs	r3, r3, #4
 8002c9e:	f003 030f 	and.w	r3, r3, #15
 8002ca2:	4a0a      	ldr	r2, [pc, #40]	; (8002ccc <HAL_RCC_ClockConfig+0x1c8>)
 8002ca4:	5cd3      	ldrb	r3, [r2, r3]
 8002ca6:	fa21 f303 	lsr.w	r3, r1, r3
 8002caa:	4a09      	ldr	r2, [pc, #36]	; (8002cd0 <HAL_RCC_ClockConfig+0x1cc>)
 8002cac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002cae:	4b09      	ldr	r3, [pc, #36]	; (8002cd4 <HAL_RCC_ClockConfig+0x1d0>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	f7fe fc18 	bl	80014e8 <HAL_InitTick>

  return HAL_OK;
 8002cb8:	2300      	movs	r3, #0
}
 8002cba:	4618      	mov	r0, r3
 8002cbc:	3710      	adds	r7, #16
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bd80      	pop	{r7, pc}
 8002cc2:	bf00      	nop
 8002cc4:	40022000 	.word	0x40022000
 8002cc8:	40021000 	.word	0x40021000
 8002ccc:	08005f9c 	.word	0x08005f9c
 8002cd0:	2000001c 	.word	0x2000001c
 8002cd4:	20000020 	.word	0x20000020

08002cd8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002cd8:	b490      	push	{r4, r7}
 8002cda:	b08a      	sub	sp, #40	; 0x28
 8002cdc:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002cde:	4b2a      	ldr	r3, [pc, #168]	; (8002d88 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002ce0:	1d3c      	adds	r4, r7, #4
 8002ce2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002ce4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002ce8:	4b28      	ldr	r3, [pc, #160]	; (8002d8c <HAL_RCC_GetSysClockFreq+0xb4>)
 8002cea:	881b      	ldrh	r3, [r3, #0]
 8002cec:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002cee:	2300      	movs	r3, #0
 8002cf0:	61fb      	str	r3, [r7, #28]
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	61bb      	str	r3, [r7, #24]
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	627b      	str	r3, [r7, #36]	; 0x24
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002cfe:	2300      	movs	r3, #0
 8002d00:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002d02:	4b23      	ldr	r3, [pc, #140]	; (8002d90 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002d04:	685b      	ldr	r3, [r3, #4]
 8002d06:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002d08:	69fb      	ldr	r3, [r7, #28]
 8002d0a:	f003 030c 	and.w	r3, r3, #12
 8002d0e:	2b04      	cmp	r3, #4
 8002d10:	d002      	beq.n	8002d18 <HAL_RCC_GetSysClockFreq+0x40>
 8002d12:	2b08      	cmp	r3, #8
 8002d14:	d003      	beq.n	8002d1e <HAL_RCC_GetSysClockFreq+0x46>
 8002d16:	e02d      	b.n	8002d74 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002d18:	4b1e      	ldr	r3, [pc, #120]	; (8002d94 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002d1a:	623b      	str	r3, [r7, #32]
      break;
 8002d1c:	e02d      	b.n	8002d7a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002d1e:	69fb      	ldr	r3, [r7, #28]
 8002d20:	0c9b      	lsrs	r3, r3, #18
 8002d22:	f003 030f 	and.w	r3, r3, #15
 8002d26:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002d2a:	4413      	add	r3, r2
 8002d2c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002d30:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002d32:	69fb      	ldr	r3, [r7, #28]
 8002d34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d013      	beq.n	8002d64 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002d3c:	4b14      	ldr	r3, [pc, #80]	; (8002d90 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	0c5b      	lsrs	r3, r3, #17
 8002d42:	f003 0301 	and.w	r3, r3, #1
 8002d46:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002d4a:	4413      	add	r3, r2
 8002d4c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002d50:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002d52:	697b      	ldr	r3, [r7, #20]
 8002d54:	4a0f      	ldr	r2, [pc, #60]	; (8002d94 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002d56:	fb02 f203 	mul.w	r2, r2, r3
 8002d5a:	69bb      	ldr	r3, [r7, #24]
 8002d5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d60:	627b      	str	r3, [r7, #36]	; 0x24
 8002d62:	e004      	b.n	8002d6e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002d64:	697b      	ldr	r3, [r7, #20]
 8002d66:	4a0c      	ldr	r2, [pc, #48]	; (8002d98 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002d68:	fb02 f303 	mul.w	r3, r2, r3
 8002d6c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002d6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d70:	623b      	str	r3, [r7, #32]
      break;
 8002d72:	e002      	b.n	8002d7a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002d74:	4b07      	ldr	r3, [pc, #28]	; (8002d94 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002d76:	623b      	str	r3, [r7, #32]
      break;
 8002d78:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002d7a:	6a3b      	ldr	r3, [r7, #32]
}
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	3728      	adds	r7, #40	; 0x28
 8002d80:	46bd      	mov	sp, r7
 8002d82:	bc90      	pop	{r4, r7}
 8002d84:	4770      	bx	lr
 8002d86:	bf00      	nop
 8002d88:	08005770 	.word	0x08005770
 8002d8c:	08005780 	.word	0x08005780
 8002d90:	40021000 	.word	0x40021000
 8002d94:	007a1200 	.word	0x007a1200
 8002d98:	003d0900 	.word	0x003d0900

08002d9c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002da0:	4b02      	ldr	r3, [pc, #8]	; (8002dac <HAL_RCC_GetHCLKFreq+0x10>)
 8002da2:	681b      	ldr	r3, [r3, #0]
}
 8002da4:	4618      	mov	r0, r3
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bc80      	pop	{r7}
 8002daa:	4770      	bx	lr
 8002dac:	2000001c 	.word	0x2000001c

08002db0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002db4:	f7ff fff2 	bl	8002d9c <HAL_RCC_GetHCLKFreq>
 8002db8:	4601      	mov	r1, r0
 8002dba:	4b05      	ldr	r3, [pc, #20]	; (8002dd0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	0a1b      	lsrs	r3, r3, #8
 8002dc0:	f003 0307 	and.w	r3, r3, #7
 8002dc4:	4a03      	ldr	r2, [pc, #12]	; (8002dd4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002dc6:	5cd3      	ldrb	r3, [r2, r3]
 8002dc8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002dcc:	4618      	mov	r0, r3
 8002dce:	bd80      	pop	{r7, pc}
 8002dd0:	40021000 	.word	0x40021000
 8002dd4:	08005fac 	.word	0x08005fac

08002dd8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002ddc:	f7ff ffde 	bl	8002d9c <HAL_RCC_GetHCLKFreq>
 8002de0:	4601      	mov	r1, r0
 8002de2:	4b05      	ldr	r3, [pc, #20]	; (8002df8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	0adb      	lsrs	r3, r3, #11
 8002de8:	f003 0307 	and.w	r3, r3, #7
 8002dec:	4a03      	ldr	r2, [pc, #12]	; (8002dfc <HAL_RCC_GetPCLK2Freq+0x24>)
 8002dee:	5cd3      	ldrb	r3, [r2, r3]
 8002df0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002df4:	4618      	mov	r0, r3
 8002df6:	bd80      	pop	{r7, pc}
 8002df8:	40021000 	.word	0x40021000
 8002dfc:	08005fac 	.word	0x08005fac

08002e00 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002e00:	b480      	push	{r7}
 8002e02:	b085      	sub	sp, #20
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002e08:	4b0a      	ldr	r3, [pc, #40]	; (8002e34 <RCC_Delay+0x34>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	4a0a      	ldr	r2, [pc, #40]	; (8002e38 <RCC_Delay+0x38>)
 8002e0e:	fba2 2303 	umull	r2, r3, r2, r3
 8002e12:	0a5b      	lsrs	r3, r3, #9
 8002e14:	687a      	ldr	r2, [r7, #4]
 8002e16:	fb02 f303 	mul.w	r3, r2, r3
 8002e1a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002e1c:	bf00      	nop
  }
  while (Delay --);
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	1e5a      	subs	r2, r3, #1
 8002e22:	60fa      	str	r2, [r7, #12]
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d1f9      	bne.n	8002e1c <RCC_Delay+0x1c>
}
 8002e28:	bf00      	nop
 8002e2a:	3714      	adds	r7, #20
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bc80      	pop	{r7}
 8002e30:	4770      	bx	lr
 8002e32:	bf00      	nop
 8002e34:	2000001c 	.word	0x2000001c
 8002e38:	10624dd3 	.word	0x10624dd3

08002e3c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b082      	sub	sp, #8
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d101      	bne.n	8002e4e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	e041      	b.n	8002ed2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e54:	b2db      	uxtb	r3, r3
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d106      	bne.n	8002e68 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002e62:	6878      	ldr	r0, [r7, #4]
 8002e64:	f7fe f910 	bl	8001088 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2202      	movs	r2, #2
 8002e6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681a      	ldr	r2, [r3, #0]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	3304      	adds	r3, #4
 8002e78:	4619      	mov	r1, r3
 8002e7a:	4610      	mov	r0, r2
 8002e7c:	f000 fb2a 	bl	80034d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2201      	movs	r2, #1
 8002e84:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2201      	movs	r2, #1
 8002e94:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2201      	movs	r2, #1
 8002e9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2201      	movs	r2, #1
 8002ea4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2201      	movs	r2, #1
 8002eac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2201      	movs	r2, #1
 8002eb4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2201      	movs	r2, #1
 8002ebc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2201      	movs	r2, #1
 8002ec4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2201      	movs	r2, #1
 8002ecc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002ed0:	2300      	movs	r3, #0
}
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	3708      	adds	r7, #8
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	bd80      	pop	{r7, pc}

08002eda <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002eda:	b580      	push	{r7, lr}
 8002edc:	b082      	sub	sp, #8
 8002ede:	af00      	add	r7, sp, #0
 8002ee0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d101      	bne.n	8002eec <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002ee8:	2301      	movs	r3, #1
 8002eea:	e041      	b.n	8002f70 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ef2:	b2db      	uxtb	r3, r3
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d106      	bne.n	8002f06 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2200      	movs	r2, #0
 8002efc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002f00:	6878      	ldr	r0, [r7, #4]
 8002f02:	f7fe f869 	bl	8000fd8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2202      	movs	r2, #2
 8002f0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681a      	ldr	r2, [r3, #0]
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	3304      	adds	r3, #4
 8002f16:	4619      	mov	r1, r3
 8002f18:	4610      	mov	r0, r2
 8002f1a:	f000 fadb 	bl	80034d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2201      	movs	r2, #1
 8002f22:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	2201      	movs	r2, #1
 8002f2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2201      	movs	r2, #1
 8002f32:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2201      	movs	r2, #1
 8002f3a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2201      	movs	r2, #1
 8002f42:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2201      	movs	r2, #1
 8002f4a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2201      	movs	r2, #1
 8002f52:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2201      	movs	r2, #1
 8002f5a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2201      	movs	r2, #1
 8002f62:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2201      	movs	r2, #1
 8002f6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002f6e:	2300      	movs	r3, #0
}
 8002f70:	4618      	mov	r0, r3
 8002f72:	3708      	adds	r7, #8
 8002f74:	46bd      	mov	sp, r7
 8002f76:	bd80      	pop	{r7, pc}

08002f78 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b084      	sub	sp, #16
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
 8002f80:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d109      	bne.n	8002f9c <HAL_TIM_PWM_Start+0x24>
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002f8e:	b2db      	uxtb	r3, r3
 8002f90:	2b01      	cmp	r3, #1
 8002f92:	bf14      	ite	ne
 8002f94:	2301      	movne	r3, #1
 8002f96:	2300      	moveq	r3, #0
 8002f98:	b2db      	uxtb	r3, r3
 8002f9a:	e022      	b.n	8002fe2 <HAL_TIM_PWM_Start+0x6a>
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	2b04      	cmp	r3, #4
 8002fa0:	d109      	bne.n	8002fb6 <HAL_TIM_PWM_Start+0x3e>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002fa8:	b2db      	uxtb	r3, r3
 8002faa:	2b01      	cmp	r3, #1
 8002fac:	bf14      	ite	ne
 8002fae:	2301      	movne	r3, #1
 8002fb0:	2300      	moveq	r3, #0
 8002fb2:	b2db      	uxtb	r3, r3
 8002fb4:	e015      	b.n	8002fe2 <HAL_TIM_PWM_Start+0x6a>
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	2b08      	cmp	r3, #8
 8002fba:	d109      	bne.n	8002fd0 <HAL_TIM_PWM_Start+0x58>
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002fc2:	b2db      	uxtb	r3, r3
 8002fc4:	2b01      	cmp	r3, #1
 8002fc6:	bf14      	ite	ne
 8002fc8:	2301      	movne	r3, #1
 8002fca:	2300      	moveq	r3, #0
 8002fcc:	b2db      	uxtb	r3, r3
 8002fce:	e008      	b.n	8002fe2 <HAL_TIM_PWM_Start+0x6a>
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002fd6:	b2db      	uxtb	r3, r3
 8002fd8:	2b01      	cmp	r3, #1
 8002fda:	bf14      	ite	ne
 8002fdc:	2301      	movne	r3, #1
 8002fde:	2300      	moveq	r3, #0
 8002fe0:	b2db      	uxtb	r3, r3
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d001      	beq.n	8002fea <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	e072      	b.n	80030d0 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d104      	bne.n	8002ffa <HAL_TIM_PWM_Start+0x82>
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2202      	movs	r2, #2
 8002ff4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002ff8:	e013      	b.n	8003022 <HAL_TIM_PWM_Start+0xaa>
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	2b04      	cmp	r3, #4
 8002ffe:	d104      	bne.n	800300a <HAL_TIM_PWM_Start+0x92>
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2202      	movs	r2, #2
 8003004:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003008:	e00b      	b.n	8003022 <HAL_TIM_PWM_Start+0xaa>
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	2b08      	cmp	r3, #8
 800300e:	d104      	bne.n	800301a <HAL_TIM_PWM_Start+0xa2>
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2202      	movs	r2, #2
 8003014:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003018:	e003      	b.n	8003022 <HAL_TIM_PWM_Start+0xaa>
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2202      	movs	r2, #2
 800301e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	2201      	movs	r2, #1
 8003028:	6839      	ldr	r1, [r7, #0]
 800302a:	4618      	mov	r0, r3
 800302c:	f000 fc78 	bl	8003920 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	4a28      	ldr	r2, [pc, #160]	; (80030d8 <HAL_TIM_PWM_Start+0x160>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d004      	beq.n	8003044 <HAL_TIM_PWM_Start+0xcc>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	4a27      	ldr	r2, [pc, #156]	; (80030dc <HAL_TIM_PWM_Start+0x164>)
 8003040:	4293      	cmp	r3, r2
 8003042:	d101      	bne.n	8003048 <HAL_TIM_PWM_Start+0xd0>
 8003044:	2301      	movs	r3, #1
 8003046:	e000      	b.n	800304a <HAL_TIM_PWM_Start+0xd2>
 8003048:	2300      	movs	r3, #0
 800304a:	2b00      	cmp	r3, #0
 800304c:	d007      	beq.n	800305e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800305c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	4a1d      	ldr	r2, [pc, #116]	; (80030d8 <HAL_TIM_PWM_Start+0x160>)
 8003064:	4293      	cmp	r3, r2
 8003066:	d018      	beq.n	800309a <HAL_TIM_PWM_Start+0x122>
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4a1b      	ldr	r2, [pc, #108]	; (80030dc <HAL_TIM_PWM_Start+0x164>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d013      	beq.n	800309a <HAL_TIM_PWM_Start+0x122>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800307a:	d00e      	beq.n	800309a <HAL_TIM_PWM_Start+0x122>
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	4a17      	ldr	r2, [pc, #92]	; (80030e0 <HAL_TIM_PWM_Start+0x168>)
 8003082:	4293      	cmp	r3, r2
 8003084:	d009      	beq.n	800309a <HAL_TIM_PWM_Start+0x122>
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	4a16      	ldr	r2, [pc, #88]	; (80030e4 <HAL_TIM_PWM_Start+0x16c>)
 800308c:	4293      	cmp	r3, r2
 800308e:	d004      	beq.n	800309a <HAL_TIM_PWM_Start+0x122>
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a14      	ldr	r2, [pc, #80]	; (80030e8 <HAL_TIM_PWM_Start+0x170>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d111      	bne.n	80030be <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	689b      	ldr	r3, [r3, #8]
 80030a0:	f003 0307 	and.w	r3, r3, #7
 80030a4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	2b06      	cmp	r3, #6
 80030aa:	d010      	beq.n	80030ce <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	681a      	ldr	r2, [r3, #0]
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f042 0201 	orr.w	r2, r2, #1
 80030ba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80030bc:	e007      	b.n	80030ce <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	681a      	ldr	r2, [r3, #0]
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f042 0201 	orr.w	r2, r2, #1
 80030cc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80030ce:	2300      	movs	r3, #0
}
 80030d0:	4618      	mov	r0, r3
 80030d2:	3710      	adds	r7, #16
 80030d4:	46bd      	mov	sp, r7
 80030d6:	bd80      	pop	{r7, pc}
 80030d8:	40012c00 	.word	0x40012c00
 80030dc:	40013400 	.word	0x40013400
 80030e0:	40000400 	.word	0x40000400
 80030e4:	40000800 	.word	0x40000800
 80030e8:	40000c00 	.word	0x40000c00

080030ec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b082      	sub	sp, #8
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	691b      	ldr	r3, [r3, #16]
 80030fa:	f003 0302 	and.w	r3, r3, #2
 80030fe:	2b02      	cmp	r3, #2
 8003100:	d122      	bne.n	8003148 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	68db      	ldr	r3, [r3, #12]
 8003108:	f003 0302 	and.w	r3, r3, #2
 800310c:	2b02      	cmp	r3, #2
 800310e:	d11b      	bne.n	8003148 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f06f 0202 	mvn.w	r2, #2
 8003118:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2201      	movs	r2, #1
 800311e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	699b      	ldr	r3, [r3, #24]
 8003126:	f003 0303 	and.w	r3, r3, #3
 800312a:	2b00      	cmp	r3, #0
 800312c:	d003      	beq.n	8003136 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800312e:	6878      	ldr	r0, [r7, #4]
 8003130:	f000 f9b4 	bl	800349c <HAL_TIM_IC_CaptureCallback>
 8003134:	e005      	b.n	8003142 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003136:	6878      	ldr	r0, [r7, #4]
 8003138:	f000 f9a7 	bl	800348a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800313c:	6878      	ldr	r0, [r7, #4]
 800313e:	f000 f9b6 	bl	80034ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2200      	movs	r2, #0
 8003146:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	691b      	ldr	r3, [r3, #16]
 800314e:	f003 0304 	and.w	r3, r3, #4
 8003152:	2b04      	cmp	r3, #4
 8003154:	d122      	bne.n	800319c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	68db      	ldr	r3, [r3, #12]
 800315c:	f003 0304 	and.w	r3, r3, #4
 8003160:	2b04      	cmp	r3, #4
 8003162:	d11b      	bne.n	800319c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f06f 0204 	mvn.w	r2, #4
 800316c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	2202      	movs	r2, #2
 8003172:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	699b      	ldr	r3, [r3, #24]
 800317a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800317e:	2b00      	cmp	r3, #0
 8003180:	d003      	beq.n	800318a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003182:	6878      	ldr	r0, [r7, #4]
 8003184:	f000 f98a 	bl	800349c <HAL_TIM_IC_CaptureCallback>
 8003188:	e005      	b.n	8003196 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800318a:	6878      	ldr	r0, [r7, #4]
 800318c:	f000 f97d 	bl	800348a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003190:	6878      	ldr	r0, [r7, #4]
 8003192:	f000 f98c 	bl	80034ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	2200      	movs	r2, #0
 800319a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	691b      	ldr	r3, [r3, #16]
 80031a2:	f003 0308 	and.w	r3, r3, #8
 80031a6:	2b08      	cmp	r3, #8
 80031a8:	d122      	bne.n	80031f0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	68db      	ldr	r3, [r3, #12]
 80031b0:	f003 0308 	and.w	r3, r3, #8
 80031b4:	2b08      	cmp	r3, #8
 80031b6:	d11b      	bne.n	80031f0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f06f 0208 	mvn.w	r2, #8
 80031c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	2204      	movs	r2, #4
 80031c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	69db      	ldr	r3, [r3, #28]
 80031ce:	f003 0303 	and.w	r3, r3, #3
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d003      	beq.n	80031de <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80031d6:	6878      	ldr	r0, [r7, #4]
 80031d8:	f000 f960 	bl	800349c <HAL_TIM_IC_CaptureCallback>
 80031dc:	e005      	b.n	80031ea <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80031de:	6878      	ldr	r0, [r7, #4]
 80031e0:	f000 f953 	bl	800348a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031e4:	6878      	ldr	r0, [r7, #4]
 80031e6:	f000 f962 	bl	80034ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2200      	movs	r2, #0
 80031ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	691b      	ldr	r3, [r3, #16]
 80031f6:	f003 0310 	and.w	r3, r3, #16
 80031fa:	2b10      	cmp	r3, #16
 80031fc:	d122      	bne.n	8003244 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	68db      	ldr	r3, [r3, #12]
 8003204:	f003 0310 	and.w	r3, r3, #16
 8003208:	2b10      	cmp	r3, #16
 800320a:	d11b      	bne.n	8003244 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f06f 0210 	mvn.w	r2, #16
 8003214:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2208      	movs	r2, #8
 800321a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	69db      	ldr	r3, [r3, #28]
 8003222:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003226:	2b00      	cmp	r3, #0
 8003228:	d003      	beq.n	8003232 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800322a:	6878      	ldr	r0, [r7, #4]
 800322c:	f000 f936 	bl	800349c <HAL_TIM_IC_CaptureCallback>
 8003230:	e005      	b.n	800323e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003232:	6878      	ldr	r0, [r7, #4]
 8003234:	f000 f929 	bl	800348a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003238:	6878      	ldr	r0, [r7, #4]
 800323a:	f000 f938 	bl	80034ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2200      	movs	r2, #0
 8003242:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	691b      	ldr	r3, [r3, #16]
 800324a:	f003 0301 	and.w	r3, r3, #1
 800324e:	2b01      	cmp	r3, #1
 8003250:	d10e      	bne.n	8003270 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	68db      	ldr	r3, [r3, #12]
 8003258:	f003 0301 	and.w	r3, r3, #1
 800325c:	2b01      	cmp	r3, #1
 800325e:	d107      	bne.n	8003270 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f06f 0201 	mvn.w	r2, #1
 8003268:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800326a:	6878      	ldr	r0, [r7, #4]
 800326c:	f000 f904 	bl	8003478 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	691b      	ldr	r3, [r3, #16]
 8003276:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800327a:	2b80      	cmp	r3, #128	; 0x80
 800327c:	d10e      	bne.n	800329c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	68db      	ldr	r3, [r3, #12]
 8003284:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003288:	2b80      	cmp	r3, #128	; 0x80
 800328a:	d107      	bne.n	800329c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003294:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003296:	6878      	ldr	r0, [r7, #4]
 8003298:	f000 fc2c 	bl	8003af4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	691b      	ldr	r3, [r3, #16]
 80032a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032a6:	2b40      	cmp	r3, #64	; 0x40
 80032a8:	d10e      	bne.n	80032c8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	68db      	ldr	r3, [r3, #12]
 80032b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032b4:	2b40      	cmp	r3, #64	; 0x40
 80032b6:	d107      	bne.n	80032c8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80032c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80032c2:	6878      	ldr	r0, [r7, #4]
 80032c4:	f000 f8fc 	bl	80034c0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	691b      	ldr	r3, [r3, #16]
 80032ce:	f003 0320 	and.w	r3, r3, #32
 80032d2:	2b20      	cmp	r3, #32
 80032d4:	d10e      	bne.n	80032f4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	68db      	ldr	r3, [r3, #12]
 80032dc:	f003 0320 	and.w	r3, r3, #32
 80032e0:	2b20      	cmp	r3, #32
 80032e2:	d107      	bne.n	80032f4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f06f 0220 	mvn.w	r2, #32
 80032ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80032ee:	6878      	ldr	r0, [r7, #4]
 80032f0:	f000 fbf7 	bl	8003ae2 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80032f4:	bf00      	nop
 80032f6:	3708      	adds	r7, #8
 80032f8:	46bd      	mov	sp, r7
 80032fa:	bd80      	pop	{r7, pc}

080032fc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b084      	sub	sp, #16
 8003300:	af00      	add	r7, sp, #0
 8003302:	60f8      	str	r0, [r7, #12]
 8003304:	60b9      	str	r1, [r7, #8]
 8003306:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800330e:	2b01      	cmp	r3, #1
 8003310:	d101      	bne.n	8003316 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003312:	2302      	movs	r3, #2
 8003314:	e0ac      	b.n	8003470 <HAL_TIM_PWM_ConfigChannel+0x174>
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	2201      	movs	r2, #1
 800331a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2b0c      	cmp	r3, #12
 8003322:	f200 809f 	bhi.w	8003464 <HAL_TIM_PWM_ConfigChannel+0x168>
 8003326:	a201      	add	r2, pc, #4	; (adr r2, 800332c <HAL_TIM_PWM_ConfigChannel+0x30>)
 8003328:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800332c:	08003361 	.word	0x08003361
 8003330:	08003465 	.word	0x08003465
 8003334:	08003465 	.word	0x08003465
 8003338:	08003465 	.word	0x08003465
 800333c:	080033a1 	.word	0x080033a1
 8003340:	08003465 	.word	0x08003465
 8003344:	08003465 	.word	0x08003465
 8003348:	08003465 	.word	0x08003465
 800334c:	080033e3 	.word	0x080033e3
 8003350:	08003465 	.word	0x08003465
 8003354:	08003465 	.word	0x08003465
 8003358:	08003465 	.word	0x08003465
 800335c:	08003423 	.word	0x08003423
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	68b9      	ldr	r1, [r7, #8]
 8003366:	4618      	mov	r0, r3
 8003368:	f000 f92e 	bl	80035c8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	699a      	ldr	r2, [r3, #24]
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f042 0208 	orr.w	r2, r2, #8
 800337a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	699a      	ldr	r2, [r3, #24]
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f022 0204 	bic.w	r2, r2, #4
 800338a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	6999      	ldr	r1, [r3, #24]
 8003392:	68bb      	ldr	r3, [r7, #8]
 8003394:	691a      	ldr	r2, [r3, #16]
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	430a      	orrs	r2, r1
 800339c:	619a      	str	r2, [r3, #24]
      break;
 800339e:	e062      	b.n	8003466 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	68b9      	ldr	r1, [r7, #8]
 80033a6:	4618      	mov	r0, r3
 80033a8:	f000 f97e 	bl	80036a8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	699a      	ldr	r2, [r3, #24]
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80033ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	699a      	ldr	r2, [r3, #24]
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80033ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	6999      	ldr	r1, [r3, #24]
 80033d2:	68bb      	ldr	r3, [r7, #8]
 80033d4:	691b      	ldr	r3, [r3, #16]
 80033d6:	021a      	lsls	r2, r3, #8
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	430a      	orrs	r2, r1
 80033de:	619a      	str	r2, [r3, #24]
      break;
 80033e0:	e041      	b.n	8003466 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	68b9      	ldr	r1, [r7, #8]
 80033e8:	4618      	mov	r0, r3
 80033ea:	f000 f9d1 	bl	8003790 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	69da      	ldr	r2, [r3, #28]
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f042 0208 	orr.w	r2, r2, #8
 80033fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	69da      	ldr	r2, [r3, #28]
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f022 0204 	bic.w	r2, r2, #4
 800340c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	69d9      	ldr	r1, [r3, #28]
 8003414:	68bb      	ldr	r3, [r7, #8]
 8003416:	691a      	ldr	r2, [r3, #16]
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	430a      	orrs	r2, r1
 800341e:	61da      	str	r2, [r3, #28]
      break;
 8003420:	e021      	b.n	8003466 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	68b9      	ldr	r1, [r7, #8]
 8003428:	4618      	mov	r0, r3
 800342a:	f000 fa25 	bl	8003878 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	69da      	ldr	r2, [r3, #28]
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800343c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	69da      	ldr	r2, [r3, #28]
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800344c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	69d9      	ldr	r1, [r3, #28]
 8003454:	68bb      	ldr	r3, [r7, #8]
 8003456:	691b      	ldr	r3, [r3, #16]
 8003458:	021a      	lsls	r2, r3, #8
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	430a      	orrs	r2, r1
 8003460:	61da      	str	r2, [r3, #28]
      break;
 8003462:	e000      	b.n	8003466 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8003464:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	2200      	movs	r2, #0
 800346a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800346e:	2300      	movs	r3, #0
}
 8003470:	4618      	mov	r0, r3
 8003472:	3710      	adds	r7, #16
 8003474:	46bd      	mov	sp, r7
 8003476:	bd80      	pop	{r7, pc}

08003478 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003478:	b480      	push	{r7}
 800347a:	b083      	sub	sp, #12
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003480:	bf00      	nop
 8003482:	370c      	adds	r7, #12
 8003484:	46bd      	mov	sp, r7
 8003486:	bc80      	pop	{r7}
 8003488:	4770      	bx	lr

0800348a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800348a:	b480      	push	{r7}
 800348c:	b083      	sub	sp, #12
 800348e:	af00      	add	r7, sp, #0
 8003490:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003492:	bf00      	nop
 8003494:	370c      	adds	r7, #12
 8003496:	46bd      	mov	sp, r7
 8003498:	bc80      	pop	{r7}
 800349a:	4770      	bx	lr

0800349c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800349c:	b480      	push	{r7}
 800349e:	b083      	sub	sp, #12
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80034a4:	bf00      	nop
 80034a6:	370c      	adds	r7, #12
 80034a8:	46bd      	mov	sp, r7
 80034aa:	bc80      	pop	{r7}
 80034ac:	4770      	bx	lr

080034ae <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80034ae:	b480      	push	{r7}
 80034b0:	b083      	sub	sp, #12
 80034b2:	af00      	add	r7, sp, #0
 80034b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80034b6:	bf00      	nop
 80034b8:	370c      	adds	r7, #12
 80034ba:	46bd      	mov	sp, r7
 80034bc:	bc80      	pop	{r7}
 80034be:	4770      	bx	lr

080034c0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80034c0:	b480      	push	{r7}
 80034c2:	b083      	sub	sp, #12
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80034c8:	bf00      	nop
 80034ca:	370c      	adds	r7, #12
 80034cc:	46bd      	mov	sp, r7
 80034ce:	bc80      	pop	{r7}
 80034d0:	4770      	bx	lr
	...

080034d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80034d4:	b480      	push	{r7}
 80034d6:	b085      	sub	sp, #20
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
 80034dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	4a33      	ldr	r2, [pc, #204]	; (80035b4 <TIM_Base_SetConfig+0xe0>)
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d013      	beq.n	8003514 <TIM_Base_SetConfig+0x40>
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	4a32      	ldr	r2, [pc, #200]	; (80035b8 <TIM_Base_SetConfig+0xe4>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d00f      	beq.n	8003514 <TIM_Base_SetConfig+0x40>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034fa:	d00b      	beq.n	8003514 <TIM_Base_SetConfig+0x40>
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	4a2f      	ldr	r2, [pc, #188]	; (80035bc <TIM_Base_SetConfig+0xe8>)
 8003500:	4293      	cmp	r3, r2
 8003502:	d007      	beq.n	8003514 <TIM_Base_SetConfig+0x40>
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	4a2e      	ldr	r2, [pc, #184]	; (80035c0 <TIM_Base_SetConfig+0xec>)
 8003508:	4293      	cmp	r3, r2
 800350a:	d003      	beq.n	8003514 <TIM_Base_SetConfig+0x40>
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	4a2d      	ldr	r2, [pc, #180]	; (80035c4 <TIM_Base_SetConfig+0xf0>)
 8003510:	4293      	cmp	r3, r2
 8003512:	d108      	bne.n	8003526 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800351a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	68fa      	ldr	r2, [r7, #12]
 8003522:	4313      	orrs	r3, r2
 8003524:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	4a22      	ldr	r2, [pc, #136]	; (80035b4 <TIM_Base_SetConfig+0xe0>)
 800352a:	4293      	cmp	r3, r2
 800352c:	d013      	beq.n	8003556 <TIM_Base_SetConfig+0x82>
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	4a21      	ldr	r2, [pc, #132]	; (80035b8 <TIM_Base_SetConfig+0xe4>)
 8003532:	4293      	cmp	r3, r2
 8003534:	d00f      	beq.n	8003556 <TIM_Base_SetConfig+0x82>
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800353c:	d00b      	beq.n	8003556 <TIM_Base_SetConfig+0x82>
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	4a1e      	ldr	r2, [pc, #120]	; (80035bc <TIM_Base_SetConfig+0xe8>)
 8003542:	4293      	cmp	r3, r2
 8003544:	d007      	beq.n	8003556 <TIM_Base_SetConfig+0x82>
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	4a1d      	ldr	r2, [pc, #116]	; (80035c0 <TIM_Base_SetConfig+0xec>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d003      	beq.n	8003556 <TIM_Base_SetConfig+0x82>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	4a1c      	ldr	r2, [pc, #112]	; (80035c4 <TIM_Base_SetConfig+0xf0>)
 8003552:	4293      	cmp	r3, r2
 8003554:	d108      	bne.n	8003568 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800355c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	68db      	ldr	r3, [r3, #12]
 8003562:	68fa      	ldr	r2, [r7, #12]
 8003564:	4313      	orrs	r3, r2
 8003566:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	695b      	ldr	r3, [r3, #20]
 8003572:	4313      	orrs	r3, r2
 8003574:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	68fa      	ldr	r2, [r7, #12]
 800357a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	689a      	ldr	r2, [r3, #8]
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	681a      	ldr	r2, [r3, #0]
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	4a09      	ldr	r2, [pc, #36]	; (80035b4 <TIM_Base_SetConfig+0xe0>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d003      	beq.n	800359c <TIM_Base_SetConfig+0xc8>
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	4a08      	ldr	r2, [pc, #32]	; (80035b8 <TIM_Base_SetConfig+0xe4>)
 8003598:	4293      	cmp	r3, r2
 800359a:	d103      	bne.n	80035a4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	691a      	ldr	r2, [r3, #16]
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2201      	movs	r2, #1
 80035a8:	615a      	str	r2, [r3, #20]
}
 80035aa:	bf00      	nop
 80035ac:	3714      	adds	r7, #20
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bc80      	pop	{r7}
 80035b2:	4770      	bx	lr
 80035b4:	40012c00 	.word	0x40012c00
 80035b8:	40013400 	.word	0x40013400
 80035bc:	40000400 	.word	0x40000400
 80035c0:	40000800 	.word	0x40000800
 80035c4:	40000c00 	.word	0x40000c00

080035c8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80035c8:	b480      	push	{r7}
 80035ca:	b087      	sub	sp, #28
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
 80035d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6a1b      	ldr	r3, [r3, #32]
 80035d6:	f023 0201 	bic.w	r2, r3, #1
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6a1b      	ldr	r3, [r3, #32]
 80035e2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	699b      	ldr	r3, [r3, #24]
 80035ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80035f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	f023 0303 	bic.w	r3, r3, #3
 80035fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	68fa      	ldr	r2, [r7, #12]
 8003606:	4313      	orrs	r3, r2
 8003608:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800360a:	697b      	ldr	r3, [r7, #20]
 800360c:	f023 0302 	bic.w	r3, r3, #2
 8003610:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	689b      	ldr	r3, [r3, #8]
 8003616:	697a      	ldr	r2, [r7, #20]
 8003618:	4313      	orrs	r3, r2
 800361a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	4a20      	ldr	r2, [pc, #128]	; (80036a0 <TIM_OC1_SetConfig+0xd8>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d003      	beq.n	800362c <TIM_OC1_SetConfig+0x64>
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	4a1f      	ldr	r2, [pc, #124]	; (80036a4 <TIM_OC1_SetConfig+0xdc>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d10c      	bne.n	8003646 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800362c:	697b      	ldr	r3, [r7, #20]
 800362e:	f023 0308 	bic.w	r3, r3, #8
 8003632:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	68db      	ldr	r3, [r3, #12]
 8003638:	697a      	ldr	r2, [r7, #20]
 800363a:	4313      	orrs	r3, r2
 800363c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800363e:	697b      	ldr	r3, [r7, #20]
 8003640:	f023 0304 	bic.w	r3, r3, #4
 8003644:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	4a15      	ldr	r2, [pc, #84]	; (80036a0 <TIM_OC1_SetConfig+0xd8>)
 800364a:	4293      	cmp	r3, r2
 800364c:	d003      	beq.n	8003656 <TIM_OC1_SetConfig+0x8e>
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	4a14      	ldr	r2, [pc, #80]	; (80036a4 <TIM_OC1_SetConfig+0xdc>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d111      	bne.n	800367a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003656:	693b      	ldr	r3, [r7, #16]
 8003658:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800365c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800365e:	693b      	ldr	r3, [r7, #16]
 8003660:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003664:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	695b      	ldr	r3, [r3, #20]
 800366a:	693a      	ldr	r2, [r7, #16]
 800366c:	4313      	orrs	r3, r2
 800366e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	699b      	ldr	r3, [r3, #24]
 8003674:	693a      	ldr	r2, [r7, #16]
 8003676:	4313      	orrs	r3, r2
 8003678:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	693a      	ldr	r2, [r7, #16]
 800367e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	68fa      	ldr	r2, [r7, #12]
 8003684:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	685a      	ldr	r2, [r3, #4]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	697a      	ldr	r2, [r7, #20]
 8003692:	621a      	str	r2, [r3, #32]
}
 8003694:	bf00      	nop
 8003696:	371c      	adds	r7, #28
 8003698:	46bd      	mov	sp, r7
 800369a:	bc80      	pop	{r7}
 800369c:	4770      	bx	lr
 800369e:	bf00      	nop
 80036a0:	40012c00 	.word	0x40012c00
 80036a4:	40013400 	.word	0x40013400

080036a8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80036a8:	b480      	push	{r7}
 80036aa:	b087      	sub	sp, #28
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
 80036b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6a1b      	ldr	r3, [r3, #32]
 80036b6:	f023 0210 	bic.w	r2, r3, #16
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6a1b      	ldr	r3, [r3, #32]
 80036c2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	685b      	ldr	r3, [r3, #4]
 80036c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	699b      	ldr	r3, [r3, #24]
 80036ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80036d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80036de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	021b      	lsls	r3, r3, #8
 80036e6:	68fa      	ldr	r2, [r7, #12]
 80036e8:	4313      	orrs	r3, r2
 80036ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80036ec:	697b      	ldr	r3, [r7, #20]
 80036ee:	f023 0320 	bic.w	r3, r3, #32
 80036f2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	689b      	ldr	r3, [r3, #8]
 80036f8:	011b      	lsls	r3, r3, #4
 80036fa:	697a      	ldr	r2, [r7, #20]
 80036fc:	4313      	orrs	r3, r2
 80036fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	4a21      	ldr	r2, [pc, #132]	; (8003788 <TIM_OC2_SetConfig+0xe0>)
 8003704:	4293      	cmp	r3, r2
 8003706:	d003      	beq.n	8003710 <TIM_OC2_SetConfig+0x68>
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	4a20      	ldr	r2, [pc, #128]	; (800378c <TIM_OC2_SetConfig+0xe4>)
 800370c:	4293      	cmp	r3, r2
 800370e:	d10d      	bne.n	800372c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003710:	697b      	ldr	r3, [r7, #20]
 8003712:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003716:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	68db      	ldr	r3, [r3, #12]
 800371c:	011b      	lsls	r3, r3, #4
 800371e:	697a      	ldr	r2, [r7, #20]
 8003720:	4313      	orrs	r3, r2
 8003722:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003724:	697b      	ldr	r3, [r7, #20]
 8003726:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800372a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	4a16      	ldr	r2, [pc, #88]	; (8003788 <TIM_OC2_SetConfig+0xe0>)
 8003730:	4293      	cmp	r3, r2
 8003732:	d003      	beq.n	800373c <TIM_OC2_SetConfig+0x94>
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	4a15      	ldr	r2, [pc, #84]	; (800378c <TIM_OC2_SetConfig+0xe4>)
 8003738:	4293      	cmp	r3, r2
 800373a:	d113      	bne.n	8003764 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800373c:	693b      	ldr	r3, [r7, #16]
 800373e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003742:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003744:	693b      	ldr	r3, [r7, #16]
 8003746:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800374a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	695b      	ldr	r3, [r3, #20]
 8003750:	009b      	lsls	r3, r3, #2
 8003752:	693a      	ldr	r2, [r7, #16]
 8003754:	4313      	orrs	r3, r2
 8003756:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	699b      	ldr	r3, [r3, #24]
 800375c:	009b      	lsls	r3, r3, #2
 800375e:	693a      	ldr	r2, [r7, #16]
 8003760:	4313      	orrs	r3, r2
 8003762:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	693a      	ldr	r2, [r7, #16]
 8003768:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	68fa      	ldr	r2, [r7, #12]
 800376e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	685a      	ldr	r2, [r3, #4]
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	697a      	ldr	r2, [r7, #20]
 800377c:	621a      	str	r2, [r3, #32]
}
 800377e:	bf00      	nop
 8003780:	371c      	adds	r7, #28
 8003782:	46bd      	mov	sp, r7
 8003784:	bc80      	pop	{r7}
 8003786:	4770      	bx	lr
 8003788:	40012c00 	.word	0x40012c00
 800378c:	40013400 	.word	0x40013400

08003790 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003790:	b480      	push	{r7}
 8003792:	b087      	sub	sp, #28
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
 8003798:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6a1b      	ldr	r3, [r3, #32]
 800379e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6a1b      	ldr	r3, [r3, #32]
 80037aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	685b      	ldr	r3, [r3, #4]
 80037b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	69db      	ldr	r3, [r3, #28]
 80037b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80037be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	f023 0303 	bic.w	r3, r3, #3
 80037c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	68fa      	ldr	r2, [r7, #12]
 80037ce:	4313      	orrs	r3, r2
 80037d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80037d2:	697b      	ldr	r3, [r7, #20]
 80037d4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80037d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	689b      	ldr	r3, [r3, #8]
 80037de:	021b      	lsls	r3, r3, #8
 80037e0:	697a      	ldr	r2, [r7, #20]
 80037e2:	4313      	orrs	r3, r2
 80037e4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	4a21      	ldr	r2, [pc, #132]	; (8003870 <TIM_OC3_SetConfig+0xe0>)
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d003      	beq.n	80037f6 <TIM_OC3_SetConfig+0x66>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	4a20      	ldr	r2, [pc, #128]	; (8003874 <TIM_OC3_SetConfig+0xe4>)
 80037f2:	4293      	cmp	r3, r2
 80037f4:	d10d      	bne.n	8003812 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80037f6:	697b      	ldr	r3, [r7, #20]
 80037f8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80037fc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	68db      	ldr	r3, [r3, #12]
 8003802:	021b      	lsls	r3, r3, #8
 8003804:	697a      	ldr	r2, [r7, #20]
 8003806:	4313      	orrs	r3, r2
 8003808:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800380a:	697b      	ldr	r3, [r7, #20]
 800380c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003810:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	4a16      	ldr	r2, [pc, #88]	; (8003870 <TIM_OC3_SetConfig+0xe0>)
 8003816:	4293      	cmp	r3, r2
 8003818:	d003      	beq.n	8003822 <TIM_OC3_SetConfig+0x92>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	4a15      	ldr	r2, [pc, #84]	; (8003874 <TIM_OC3_SetConfig+0xe4>)
 800381e:	4293      	cmp	r3, r2
 8003820:	d113      	bne.n	800384a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003822:	693b      	ldr	r3, [r7, #16]
 8003824:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003828:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800382a:	693b      	ldr	r3, [r7, #16]
 800382c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003830:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	695b      	ldr	r3, [r3, #20]
 8003836:	011b      	lsls	r3, r3, #4
 8003838:	693a      	ldr	r2, [r7, #16]
 800383a:	4313      	orrs	r3, r2
 800383c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	699b      	ldr	r3, [r3, #24]
 8003842:	011b      	lsls	r3, r3, #4
 8003844:	693a      	ldr	r2, [r7, #16]
 8003846:	4313      	orrs	r3, r2
 8003848:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	693a      	ldr	r2, [r7, #16]
 800384e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	68fa      	ldr	r2, [r7, #12]
 8003854:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	685a      	ldr	r2, [r3, #4]
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	697a      	ldr	r2, [r7, #20]
 8003862:	621a      	str	r2, [r3, #32]
}
 8003864:	bf00      	nop
 8003866:	371c      	adds	r7, #28
 8003868:	46bd      	mov	sp, r7
 800386a:	bc80      	pop	{r7}
 800386c:	4770      	bx	lr
 800386e:	bf00      	nop
 8003870:	40012c00 	.word	0x40012c00
 8003874:	40013400 	.word	0x40013400

08003878 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003878:	b480      	push	{r7}
 800387a:	b087      	sub	sp, #28
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
 8003880:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6a1b      	ldr	r3, [r3, #32]
 8003886:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6a1b      	ldr	r3, [r3, #32]
 8003892:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	685b      	ldr	r3, [r3, #4]
 8003898:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	69db      	ldr	r3, [r3, #28]
 800389e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80038a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80038ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	021b      	lsls	r3, r3, #8
 80038b6:	68fa      	ldr	r2, [r7, #12]
 80038b8:	4313      	orrs	r3, r2
 80038ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80038bc:	693b      	ldr	r3, [r7, #16]
 80038be:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80038c2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	689b      	ldr	r3, [r3, #8]
 80038c8:	031b      	lsls	r3, r3, #12
 80038ca:	693a      	ldr	r2, [r7, #16]
 80038cc:	4313      	orrs	r3, r2
 80038ce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	4a11      	ldr	r2, [pc, #68]	; (8003918 <TIM_OC4_SetConfig+0xa0>)
 80038d4:	4293      	cmp	r3, r2
 80038d6:	d003      	beq.n	80038e0 <TIM_OC4_SetConfig+0x68>
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	4a10      	ldr	r2, [pc, #64]	; (800391c <TIM_OC4_SetConfig+0xa4>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	d109      	bne.n	80038f4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80038e0:	697b      	ldr	r3, [r7, #20]
 80038e2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80038e6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	695b      	ldr	r3, [r3, #20]
 80038ec:	019b      	lsls	r3, r3, #6
 80038ee:	697a      	ldr	r2, [r7, #20]
 80038f0:	4313      	orrs	r3, r2
 80038f2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	697a      	ldr	r2, [r7, #20]
 80038f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	68fa      	ldr	r2, [r7, #12]
 80038fe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	685a      	ldr	r2, [r3, #4]
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	693a      	ldr	r2, [r7, #16]
 800390c:	621a      	str	r2, [r3, #32]
}
 800390e:	bf00      	nop
 8003910:	371c      	adds	r7, #28
 8003912:	46bd      	mov	sp, r7
 8003914:	bc80      	pop	{r7}
 8003916:	4770      	bx	lr
 8003918:	40012c00 	.word	0x40012c00
 800391c:	40013400 	.word	0x40013400

08003920 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003920:	b480      	push	{r7}
 8003922:	b087      	sub	sp, #28
 8003924:	af00      	add	r7, sp, #0
 8003926:	60f8      	str	r0, [r7, #12]
 8003928:	60b9      	str	r1, [r7, #8]
 800392a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800392c:	68bb      	ldr	r3, [r7, #8]
 800392e:	f003 031f 	and.w	r3, r3, #31
 8003932:	2201      	movs	r2, #1
 8003934:	fa02 f303 	lsl.w	r3, r2, r3
 8003938:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	6a1a      	ldr	r2, [r3, #32]
 800393e:	697b      	ldr	r3, [r7, #20]
 8003940:	43db      	mvns	r3, r3
 8003942:	401a      	ands	r2, r3
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	6a1a      	ldr	r2, [r3, #32]
 800394c:	68bb      	ldr	r3, [r7, #8]
 800394e:	f003 031f 	and.w	r3, r3, #31
 8003952:	6879      	ldr	r1, [r7, #4]
 8003954:	fa01 f303 	lsl.w	r3, r1, r3
 8003958:	431a      	orrs	r2, r3
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	621a      	str	r2, [r3, #32]
}
 800395e:	bf00      	nop
 8003960:	371c      	adds	r7, #28
 8003962:	46bd      	mov	sp, r7
 8003964:	bc80      	pop	{r7}
 8003966:	4770      	bx	lr

08003968 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003968:	b480      	push	{r7}
 800396a:	b085      	sub	sp, #20
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
 8003970:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003978:	2b01      	cmp	r3, #1
 800397a:	d101      	bne.n	8003980 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800397c:	2302      	movs	r3, #2
 800397e:	e050      	b.n	8003a22 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2201      	movs	r2, #1
 8003984:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2202      	movs	r2, #2
 800398c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	685b      	ldr	r3, [r3, #4]
 8003996:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	689b      	ldr	r3, [r3, #8]
 800399e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80039a6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	68fa      	ldr	r2, [r7, #12]
 80039ae:	4313      	orrs	r3, r2
 80039b0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	68fa      	ldr	r2, [r7, #12]
 80039b8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4a1b      	ldr	r2, [pc, #108]	; (8003a2c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d018      	beq.n	80039f6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	4a19      	ldr	r2, [pc, #100]	; (8003a30 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d013      	beq.n	80039f6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039d6:	d00e      	beq.n	80039f6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	4a15      	ldr	r2, [pc, #84]	; (8003a34 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d009      	beq.n	80039f6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	4a14      	ldr	r2, [pc, #80]	; (8003a38 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80039e8:	4293      	cmp	r3, r2
 80039ea:	d004      	beq.n	80039f6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	4a12      	ldr	r2, [pc, #72]	; (8003a3c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d10c      	bne.n	8003a10 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80039f6:	68bb      	ldr	r3, [r7, #8]
 80039f8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80039fc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	68ba      	ldr	r2, [r7, #8]
 8003a04:	4313      	orrs	r3, r2
 8003a06:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	68ba      	ldr	r2, [r7, #8]
 8003a0e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2201      	movs	r2, #1
 8003a14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003a20:	2300      	movs	r3, #0
}
 8003a22:	4618      	mov	r0, r3
 8003a24:	3714      	adds	r7, #20
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bc80      	pop	{r7}
 8003a2a:	4770      	bx	lr
 8003a2c:	40012c00 	.word	0x40012c00
 8003a30:	40013400 	.word	0x40013400
 8003a34:	40000400 	.word	0x40000400
 8003a38:	40000800 	.word	0x40000800
 8003a3c:	40000c00 	.word	0x40000c00

08003a40 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003a40:	b480      	push	{r7}
 8003a42:	b085      	sub	sp, #20
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
 8003a48:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a54:	2b01      	cmp	r3, #1
 8003a56:	d101      	bne.n	8003a5c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003a58:	2302      	movs	r3, #2
 8003a5a:	e03d      	b.n	8003ad8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2201      	movs	r2, #1
 8003a60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	68db      	ldr	r3, [r3, #12]
 8003a6e:	4313      	orrs	r3, r2
 8003a70:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	689b      	ldr	r3, [r3, #8]
 8003a7c:	4313      	orrs	r3, r2
 8003a7e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	4313      	orrs	r3, r2
 8003a8c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003aa2:	683b      	ldr	r3, [r7, #0]
 8003aa4:	691b      	ldr	r3, [r3, #16]
 8003aa6:	4313      	orrs	r3, r2
 8003aa8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	695b      	ldr	r3, [r3, #20]
 8003ab4:	4313      	orrs	r3, r2
 8003ab6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	69db      	ldr	r3, [r3, #28]
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	68fa      	ldr	r2, [r7, #12]
 8003acc:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003ad6:	2300      	movs	r3, #0
}
 8003ad8:	4618      	mov	r0, r3
 8003ada:	3714      	adds	r7, #20
 8003adc:	46bd      	mov	sp, r7
 8003ade:	bc80      	pop	{r7}
 8003ae0:	4770      	bx	lr

08003ae2 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003ae2:	b480      	push	{r7}
 8003ae4:	b083      	sub	sp, #12
 8003ae6:	af00      	add	r7, sp, #0
 8003ae8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003aea:	bf00      	nop
 8003aec:	370c      	adds	r7, #12
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bc80      	pop	{r7}
 8003af2:	4770      	bx	lr

08003af4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003af4:	b480      	push	{r7}
 8003af6:	b083      	sub	sp, #12
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003afc:	bf00      	nop
 8003afe:	370c      	adds	r7, #12
 8003b00:	46bd      	mov	sp, r7
 8003b02:	bc80      	pop	{r7}
 8003b04:	4770      	bx	lr

08003b06 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003b06:	b580      	push	{r7, lr}
 8003b08:	b082      	sub	sp, #8
 8003b0a:	af00      	add	r7, sp, #0
 8003b0c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d101      	bne.n	8003b18 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003b14:	2301      	movs	r3, #1
 8003b16:	e03f      	b.n	8003b98 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b1e:	b2db      	uxtb	r3, r3
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d106      	bne.n	8003b32 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2200      	movs	r2, #0
 8003b28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b2c:	6878      	ldr	r0, [r7, #4]
 8003b2e:	f7fd fbdf 	bl	80012f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2224      	movs	r2, #36	; 0x24
 8003b36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	68da      	ldr	r2, [r3, #12]
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003b48:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003b4a:	6878      	ldr	r0, [r7, #4]
 8003b4c:	f000 fc86 	bl	800445c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	691a      	ldr	r2, [r3, #16]
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003b5e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	695a      	ldr	r2, [r3, #20]
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003b6e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	68da      	ldr	r2, [r3, #12]
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003b7e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2200      	movs	r2, #0
 8003b84:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2220      	movs	r2, #32
 8003b8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2220      	movs	r2, #32
 8003b92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003b96:	2300      	movs	r3, #0
}
 8003b98:	4618      	mov	r0, r3
 8003b9a:	3708      	adds	r7, #8
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	bd80      	pop	{r7, pc}

08003ba0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b08a      	sub	sp, #40	; 0x28
 8003ba4:	af02      	add	r7, sp, #8
 8003ba6:	60f8      	str	r0, [r7, #12]
 8003ba8:	60b9      	str	r1, [r7, #8]
 8003baa:	603b      	str	r3, [r7, #0]
 8003bac:	4613      	mov	r3, r2
 8003bae:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003bba:	b2db      	uxtb	r3, r3
 8003bbc:	2b20      	cmp	r3, #32
 8003bbe:	d17c      	bne.n	8003cba <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003bc0:	68bb      	ldr	r3, [r7, #8]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d002      	beq.n	8003bcc <HAL_UART_Transmit+0x2c>
 8003bc6:	88fb      	ldrh	r3, [r7, #6]
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d101      	bne.n	8003bd0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003bcc:	2301      	movs	r3, #1
 8003bce:	e075      	b.n	8003cbc <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003bd6:	2b01      	cmp	r3, #1
 8003bd8:	d101      	bne.n	8003bde <HAL_UART_Transmit+0x3e>
 8003bda:	2302      	movs	r3, #2
 8003bdc:	e06e      	b.n	8003cbc <HAL_UART_Transmit+0x11c>
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	2201      	movs	r2, #1
 8003be2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	2200      	movs	r2, #0
 8003bea:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	2221      	movs	r2, #33	; 0x21
 8003bf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003bf4:	f7fd fcba 	bl	800156c <HAL_GetTick>
 8003bf8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	88fa      	ldrh	r2, [r7, #6]
 8003bfe:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	88fa      	ldrh	r2, [r7, #6]
 8003c04:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	689b      	ldr	r3, [r3, #8]
 8003c0a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c0e:	d108      	bne.n	8003c22 <HAL_UART_Transmit+0x82>
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	691b      	ldr	r3, [r3, #16]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d104      	bne.n	8003c22 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003c18:	2300      	movs	r3, #0
 8003c1a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003c1c:	68bb      	ldr	r3, [r7, #8]
 8003c1e:	61bb      	str	r3, [r7, #24]
 8003c20:	e003      	b.n	8003c2a <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003c22:	68bb      	ldr	r3, [r7, #8]
 8003c24:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003c26:	2300      	movs	r3, #0
 8003c28:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003c32:	e02a      	b.n	8003c8a <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	9300      	str	r3, [sp, #0]
 8003c38:	697b      	ldr	r3, [r7, #20]
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	2180      	movs	r1, #128	; 0x80
 8003c3e:	68f8      	ldr	r0, [r7, #12]
 8003c40:	f000 fa39 	bl	80040b6 <UART_WaitOnFlagUntilTimeout>
 8003c44:	4603      	mov	r3, r0
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d001      	beq.n	8003c4e <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003c4a:	2303      	movs	r3, #3
 8003c4c:	e036      	b.n	8003cbc <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003c4e:	69fb      	ldr	r3, [r7, #28]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d10b      	bne.n	8003c6c <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003c54:	69bb      	ldr	r3, [r7, #24]
 8003c56:	881b      	ldrh	r3, [r3, #0]
 8003c58:	461a      	mov	r2, r3
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003c62:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003c64:	69bb      	ldr	r3, [r7, #24]
 8003c66:	3302      	adds	r3, #2
 8003c68:	61bb      	str	r3, [r7, #24]
 8003c6a:	e007      	b.n	8003c7c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003c6c:	69fb      	ldr	r3, [r7, #28]
 8003c6e:	781a      	ldrb	r2, [r3, #0]
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003c76:	69fb      	ldr	r3, [r7, #28]
 8003c78:	3301      	adds	r3, #1
 8003c7a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003c80:	b29b      	uxth	r3, r3
 8003c82:	3b01      	subs	r3, #1
 8003c84:	b29a      	uxth	r2, r3
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003c8e:	b29b      	uxth	r3, r3
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d1cf      	bne.n	8003c34 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	9300      	str	r3, [sp, #0]
 8003c98:	697b      	ldr	r3, [r7, #20]
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	2140      	movs	r1, #64	; 0x40
 8003c9e:	68f8      	ldr	r0, [r7, #12]
 8003ca0:	f000 fa09 	bl	80040b6 <UART_WaitOnFlagUntilTimeout>
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d001      	beq.n	8003cae <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003caa:	2303      	movs	r3, #3
 8003cac:	e006      	b.n	8003cbc <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	2220      	movs	r2, #32
 8003cb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	e000      	b.n	8003cbc <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003cba:	2302      	movs	r3, #2
  }
}
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	3720      	adds	r7, #32
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	bd80      	pop	{r7, pc}

08003cc4 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b084      	sub	sp, #16
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	60f8      	str	r0, [r7, #12]
 8003ccc:	60b9      	str	r1, [r7, #8]
 8003cce:	4613      	mov	r3, r2
 8003cd0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003cd8:	b2db      	uxtb	r3, r3
 8003cda:	2b20      	cmp	r3, #32
 8003cdc:	d11d      	bne.n	8003d1a <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8003cde:	68bb      	ldr	r3, [r7, #8]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d002      	beq.n	8003cea <HAL_UART_Receive_IT+0x26>
 8003ce4:	88fb      	ldrh	r3, [r7, #6]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d101      	bne.n	8003cee <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003cea:	2301      	movs	r3, #1
 8003cec:	e016      	b.n	8003d1c <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003cf4:	2b01      	cmp	r3, #1
 8003cf6:	d101      	bne.n	8003cfc <HAL_UART_Receive_IT+0x38>
 8003cf8:	2302      	movs	r3, #2
 8003cfa:	e00f      	b.n	8003d1c <HAL_UART_Receive_IT+0x58>
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	2201      	movs	r2, #1
 8003d00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	2200      	movs	r2, #0
 8003d08:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8003d0a:	88fb      	ldrh	r3, [r7, #6]
 8003d0c:	461a      	mov	r2, r3
 8003d0e:	68b9      	ldr	r1, [r7, #8]
 8003d10:	68f8      	ldr	r0, [r7, #12]
 8003d12:	f000 fa1a 	bl	800414a <UART_Start_Receive_IT>
 8003d16:	4603      	mov	r3, r0
 8003d18:	e000      	b.n	8003d1c <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8003d1a:	2302      	movs	r3, #2
  }
}
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	3710      	adds	r7, #16
 8003d20:	46bd      	mov	sp, r7
 8003d22:	bd80      	pop	{r7, pc}

08003d24 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b08a      	sub	sp, #40	; 0x28
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	68db      	ldr	r3, [r3, #12]
 8003d3a:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	695b      	ldr	r3, [r3, #20]
 8003d42:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8003d44:	2300      	movs	r3, #0
 8003d46:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8003d48:	2300      	movs	r3, #0
 8003d4a:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003d4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d4e:	f003 030f 	and.w	r3, r3, #15
 8003d52:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8003d54:	69bb      	ldr	r3, [r7, #24]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d10d      	bne.n	8003d76 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d5c:	f003 0320 	and.w	r3, r3, #32
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d008      	beq.n	8003d76 <HAL_UART_IRQHandler+0x52>
 8003d64:	6a3b      	ldr	r3, [r7, #32]
 8003d66:	f003 0320 	and.w	r3, r3, #32
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d003      	beq.n	8003d76 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8003d6e:	6878      	ldr	r0, [r7, #4]
 8003d70:	f000 facb 	bl	800430a <UART_Receive_IT>
      return;
 8003d74:	e17c      	b.n	8004070 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003d76:	69bb      	ldr	r3, [r7, #24]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	f000 80b1 	beq.w	8003ee0 <HAL_UART_IRQHandler+0x1bc>
 8003d7e:	69fb      	ldr	r3, [r7, #28]
 8003d80:	f003 0301 	and.w	r3, r3, #1
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d105      	bne.n	8003d94 <HAL_UART_IRQHandler+0x70>
 8003d88:	6a3b      	ldr	r3, [r7, #32]
 8003d8a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	f000 80a6 	beq.w	8003ee0 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d96:	f003 0301 	and.w	r3, r3, #1
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d00a      	beq.n	8003db4 <HAL_UART_IRQHandler+0x90>
 8003d9e:	6a3b      	ldr	r3, [r7, #32]
 8003da0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d005      	beq.n	8003db4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dac:	f043 0201 	orr.w	r2, r3, #1
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003db4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003db6:	f003 0304 	and.w	r3, r3, #4
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d00a      	beq.n	8003dd4 <HAL_UART_IRQHandler+0xb0>
 8003dbe:	69fb      	ldr	r3, [r7, #28]
 8003dc0:	f003 0301 	and.w	r3, r3, #1
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d005      	beq.n	8003dd4 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dcc:	f043 0202 	orr.w	r2, r3, #2
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003dd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dd6:	f003 0302 	and.w	r3, r3, #2
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d00a      	beq.n	8003df4 <HAL_UART_IRQHandler+0xd0>
 8003dde:	69fb      	ldr	r3, [r7, #28]
 8003de0:	f003 0301 	and.w	r3, r3, #1
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d005      	beq.n	8003df4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dec:	f043 0204 	orr.w	r2, r3, #4
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8003df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003df6:	f003 0308 	and.w	r3, r3, #8
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d00f      	beq.n	8003e1e <HAL_UART_IRQHandler+0xfa>
 8003dfe:	6a3b      	ldr	r3, [r7, #32]
 8003e00:	f003 0320 	and.w	r3, r3, #32
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d104      	bne.n	8003e12 <HAL_UART_IRQHandler+0xee>
 8003e08:	69fb      	ldr	r3, [r7, #28]
 8003e0a:	f003 0301 	and.w	r3, r3, #1
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d005      	beq.n	8003e1e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e16:	f043 0208 	orr.w	r2, r3, #8
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	f000 811f 	beq.w	8004066 <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003e28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e2a:	f003 0320 	and.w	r3, r3, #32
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d007      	beq.n	8003e42 <HAL_UART_IRQHandler+0x11e>
 8003e32:	6a3b      	ldr	r3, [r7, #32]
 8003e34:	f003 0320 	and.w	r3, r3, #32
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d002      	beq.n	8003e42 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8003e3c:	6878      	ldr	r0, [r7, #4]
 8003e3e:	f000 fa64 	bl	800430a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	695b      	ldr	r3, [r3, #20]
 8003e48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	bf14      	ite	ne
 8003e50:	2301      	movne	r3, #1
 8003e52:	2300      	moveq	r3, #0
 8003e54:	b2db      	uxtb	r3, r3
 8003e56:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e5c:	f003 0308 	and.w	r3, r3, #8
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d102      	bne.n	8003e6a <HAL_UART_IRQHandler+0x146>
 8003e64:	697b      	ldr	r3, [r7, #20]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d031      	beq.n	8003ece <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003e6a:	6878      	ldr	r0, [r7, #4]
 8003e6c:	f000 f9a6 	bl	80041bc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	695b      	ldr	r3, [r3, #20]
 8003e76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d023      	beq.n	8003ec6 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	695a      	ldr	r2, [r3, #20]
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003e8c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d013      	beq.n	8003ebe <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e9a:	4a77      	ldr	r2, [pc, #476]	; (8004078 <HAL_UART_IRQHandler+0x354>)
 8003e9c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	f7fd fcd6 	bl	8001854 <HAL_DMA_Abort_IT>
 8003ea8:	4603      	mov	r3, r0
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d016      	beq.n	8003edc <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003eb2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003eb4:	687a      	ldr	r2, [r7, #4]
 8003eb6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003eb8:	4610      	mov	r0, r2
 8003eba:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ebc:	e00e      	b.n	8003edc <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003ebe:	6878      	ldr	r0, [r7, #4]
 8003ec0:	f000 f8e5 	bl	800408e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ec4:	e00a      	b.n	8003edc <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003ec6:	6878      	ldr	r0, [r7, #4]
 8003ec8:	f000 f8e1 	bl	800408e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ecc:	e006      	b.n	8003edc <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003ece:	6878      	ldr	r0, [r7, #4]
 8003ed0:	f000 f8dd 	bl	800408e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8003eda:	e0c4      	b.n	8004066 <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003edc:	bf00      	nop
    return;
 8003ede:	e0c2      	b.n	8004066 <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ee4:	2b01      	cmp	r3, #1
 8003ee6:	f040 80a1 	bne.w	800402c <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8003eea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eec:	f003 0310 	and.w	r3, r3, #16
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	f000 809b 	beq.w	800402c <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8003ef6:	6a3b      	ldr	r3, [r7, #32]
 8003ef8:	f003 0310 	and.w	r3, r3, #16
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	f000 8095 	beq.w	800402c <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003f02:	2300      	movs	r3, #0
 8003f04:	60fb      	str	r3, [r7, #12]
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	60fb      	str	r3, [r7, #12]
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	60fb      	str	r3, [r7, #12]
 8003f16:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	695b      	ldr	r3, [r3, #20]
 8003f1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d04e      	beq.n	8003fc4 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	685b      	ldr	r3, [r3, #4]
 8003f2e:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8003f30:	8a3b      	ldrh	r3, [r7, #16]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	f000 8099 	beq.w	800406a <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003f3c:	8a3a      	ldrh	r2, [r7, #16]
 8003f3e:	429a      	cmp	r2, r3
 8003f40:	f080 8093 	bcs.w	800406a <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	8a3a      	ldrh	r2, [r7, #16]
 8003f48:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f4e:	699b      	ldr	r3, [r3, #24]
 8003f50:	2b20      	cmp	r3, #32
 8003f52:	d02b      	beq.n	8003fac <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	68da      	ldr	r2, [r3, #12]
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003f62:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	695a      	ldr	r2, [r3, #20]
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f022 0201 	bic.w	r2, r2, #1
 8003f72:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	695a      	ldr	r2, [r3, #20]
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003f82:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2220      	movs	r2, #32
 8003f88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2200      	movs	r2, #0
 8003f90:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	68da      	ldr	r2, [r3, #12]
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f022 0210 	bic.w	r2, r2, #16
 8003fa0:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	f7fd fc19 	bl	80017de <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003fb4:	b29b      	uxth	r3, r3
 8003fb6:	1ad3      	subs	r3, r2, r3
 8003fb8:	b29b      	uxth	r3, r3
 8003fba:	4619      	mov	r1, r3
 8003fbc:	6878      	ldr	r0, [r7, #4]
 8003fbe:	f000 f86f 	bl	80040a0 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8003fc2:	e052      	b.n	800406a <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003fcc:	b29b      	uxth	r3, r3
 8003fce:	1ad3      	subs	r3, r2, r3
 8003fd0:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003fd6:	b29b      	uxth	r3, r3
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d048      	beq.n	800406e <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 8003fdc:	8a7b      	ldrh	r3, [r7, #18]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d045      	beq.n	800406e <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	68da      	ldr	r2, [r3, #12]
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003ff0:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	695a      	ldr	r2, [r3, #20]
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f022 0201 	bic.w	r2, r2, #1
 8004000:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2220      	movs	r2, #32
 8004006:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2200      	movs	r2, #0
 800400e:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	68da      	ldr	r2, [r3, #12]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f022 0210 	bic.w	r2, r2, #16
 800401e:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004020:	8a7b      	ldrh	r3, [r7, #18]
 8004022:	4619      	mov	r1, r3
 8004024:	6878      	ldr	r0, [r7, #4]
 8004026:	f000 f83b 	bl	80040a0 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800402a:	e020      	b.n	800406e <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800402c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800402e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004032:	2b00      	cmp	r3, #0
 8004034:	d008      	beq.n	8004048 <HAL_UART_IRQHandler+0x324>
 8004036:	6a3b      	ldr	r3, [r7, #32]
 8004038:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800403c:	2b00      	cmp	r3, #0
 800403e:	d003      	beq.n	8004048 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8004040:	6878      	ldr	r0, [r7, #4]
 8004042:	f000 f8fb 	bl	800423c <UART_Transmit_IT>
    return;
 8004046:	e013      	b.n	8004070 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004048:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800404a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800404e:	2b00      	cmp	r3, #0
 8004050:	d00e      	beq.n	8004070 <HAL_UART_IRQHandler+0x34c>
 8004052:	6a3b      	ldr	r3, [r7, #32]
 8004054:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004058:	2b00      	cmp	r3, #0
 800405a:	d009      	beq.n	8004070 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 800405c:	6878      	ldr	r0, [r7, #4]
 800405e:	f000 f93c 	bl	80042da <UART_EndTransmit_IT>
    return;
 8004062:	bf00      	nop
 8004064:	e004      	b.n	8004070 <HAL_UART_IRQHandler+0x34c>
    return;
 8004066:	bf00      	nop
 8004068:	e002      	b.n	8004070 <HAL_UART_IRQHandler+0x34c>
      return;
 800406a:	bf00      	nop
 800406c:	e000      	b.n	8004070 <HAL_UART_IRQHandler+0x34c>
      return;
 800406e:	bf00      	nop
  }
}
 8004070:	3728      	adds	r7, #40	; 0x28
 8004072:	46bd      	mov	sp, r7
 8004074:	bd80      	pop	{r7, pc}
 8004076:	bf00      	nop
 8004078:	08004215 	.word	0x08004215

0800407c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800407c:	b480      	push	{r7}
 800407e:	b083      	sub	sp, #12
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004084:	bf00      	nop
 8004086:	370c      	adds	r7, #12
 8004088:	46bd      	mov	sp, r7
 800408a:	bc80      	pop	{r7}
 800408c:	4770      	bx	lr

0800408e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800408e:	b480      	push	{r7}
 8004090:	b083      	sub	sp, #12
 8004092:	af00      	add	r7, sp, #0
 8004094:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004096:	bf00      	nop
 8004098:	370c      	adds	r7, #12
 800409a:	46bd      	mov	sp, r7
 800409c:	bc80      	pop	{r7}
 800409e:	4770      	bx	lr

080040a0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80040a0:	b480      	push	{r7}
 80040a2:	b083      	sub	sp, #12
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
 80040a8:	460b      	mov	r3, r1
 80040aa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80040ac:	bf00      	nop
 80040ae:	370c      	adds	r7, #12
 80040b0:	46bd      	mov	sp, r7
 80040b2:	bc80      	pop	{r7}
 80040b4:	4770      	bx	lr

080040b6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80040b6:	b580      	push	{r7, lr}
 80040b8:	b084      	sub	sp, #16
 80040ba:	af00      	add	r7, sp, #0
 80040bc:	60f8      	str	r0, [r7, #12]
 80040be:	60b9      	str	r1, [r7, #8]
 80040c0:	603b      	str	r3, [r7, #0]
 80040c2:	4613      	mov	r3, r2
 80040c4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80040c6:	e02c      	b.n	8004122 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040c8:	69bb      	ldr	r3, [r7, #24]
 80040ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040ce:	d028      	beq.n	8004122 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80040d0:	69bb      	ldr	r3, [r7, #24]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d007      	beq.n	80040e6 <UART_WaitOnFlagUntilTimeout+0x30>
 80040d6:	f7fd fa49 	bl	800156c <HAL_GetTick>
 80040da:	4602      	mov	r2, r0
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	1ad3      	subs	r3, r2, r3
 80040e0:	69ba      	ldr	r2, [r7, #24]
 80040e2:	429a      	cmp	r2, r3
 80040e4:	d21d      	bcs.n	8004122 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	68da      	ldr	r2, [r3, #12]
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80040f4:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	695a      	ldr	r2, [r3, #20]
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f022 0201 	bic.w	r2, r2, #1
 8004104:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	2220      	movs	r2, #32
 800410a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	2220      	movs	r2, #32
 8004112:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	2200      	movs	r2, #0
 800411a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800411e:	2303      	movs	r3, #3
 8004120:	e00f      	b.n	8004142 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	681a      	ldr	r2, [r3, #0]
 8004128:	68bb      	ldr	r3, [r7, #8]
 800412a:	4013      	ands	r3, r2
 800412c:	68ba      	ldr	r2, [r7, #8]
 800412e:	429a      	cmp	r2, r3
 8004130:	bf0c      	ite	eq
 8004132:	2301      	moveq	r3, #1
 8004134:	2300      	movne	r3, #0
 8004136:	b2db      	uxtb	r3, r3
 8004138:	461a      	mov	r2, r3
 800413a:	79fb      	ldrb	r3, [r7, #7]
 800413c:	429a      	cmp	r2, r3
 800413e:	d0c3      	beq.n	80040c8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004140:	2300      	movs	r3, #0
}
 8004142:	4618      	mov	r0, r3
 8004144:	3710      	adds	r7, #16
 8004146:	46bd      	mov	sp, r7
 8004148:	bd80      	pop	{r7, pc}

0800414a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800414a:	b480      	push	{r7}
 800414c:	b085      	sub	sp, #20
 800414e:	af00      	add	r7, sp, #0
 8004150:	60f8      	str	r0, [r7, #12]
 8004152:	60b9      	str	r1, [r7, #8]
 8004154:	4613      	mov	r3, r2
 8004156:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	68ba      	ldr	r2, [r7, #8]
 800415c:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	88fa      	ldrh	r2, [r7, #6]
 8004162:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	88fa      	ldrh	r2, [r7, #6]
 8004168:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	2200      	movs	r2, #0
 800416e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	2222      	movs	r2, #34	; 0x22
 8004174:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	2200      	movs	r2, #0
 800417c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	68da      	ldr	r2, [r3, #12]
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800418e:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	695a      	ldr	r2, [r3, #20]
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f042 0201 	orr.w	r2, r2, #1
 800419e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	68da      	ldr	r2, [r3, #12]
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f042 0220 	orr.w	r2, r2, #32
 80041ae:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80041b0:	2300      	movs	r3, #0
}
 80041b2:	4618      	mov	r0, r3
 80041b4:	3714      	adds	r7, #20
 80041b6:	46bd      	mov	sp, r7
 80041b8:	bc80      	pop	{r7}
 80041ba:	4770      	bx	lr

080041bc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80041bc:	b480      	push	{r7}
 80041be:	b083      	sub	sp, #12
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	68da      	ldr	r2, [r3, #12]
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80041d2:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	695a      	ldr	r2, [r3, #20]
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f022 0201 	bic.w	r2, r2, #1
 80041e2:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041e8:	2b01      	cmp	r3, #1
 80041ea:	d107      	bne.n	80041fc <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	68da      	ldr	r2, [r3, #12]
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f022 0210 	bic.w	r2, r2, #16
 80041fa:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2220      	movs	r2, #32
 8004200:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2200      	movs	r2, #0
 8004208:	631a      	str	r2, [r3, #48]	; 0x30
}
 800420a:	bf00      	nop
 800420c:	370c      	adds	r7, #12
 800420e:	46bd      	mov	sp, r7
 8004210:	bc80      	pop	{r7}
 8004212:	4770      	bx	lr

08004214 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b084      	sub	sp, #16
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004220:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	2200      	movs	r2, #0
 8004226:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	2200      	movs	r2, #0
 800422c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800422e:	68f8      	ldr	r0, [r7, #12]
 8004230:	f7ff ff2d 	bl	800408e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004234:	bf00      	nop
 8004236:	3710      	adds	r7, #16
 8004238:	46bd      	mov	sp, r7
 800423a:	bd80      	pop	{r7, pc}

0800423c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800423c:	b480      	push	{r7}
 800423e:	b085      	sub	sp, #20
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800424a:	b2db      	uxtb	r3, r3
 800424c:	2b21      	cmp	r3, #33	; 0x21
 800424e:	d13e      	bne.n	80042ce <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	689b      	ldr	r3, [r3, #8]
 8004254:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004258:	d114      	bne.n	8004284 <UART_Transmit_IT+0x48>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	691b      	ldr	r3, [r3, #16]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d110      	bne.n	8004284 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6a1b      	ldr	r3, [r3, #32]
 8004266:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	881b      	ldrh	r3, [r3, #0]
 800426c:	461a      	mov	r2, r3
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004276:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6a1b      	ldr	r3, [r3, #32]
 800427c:	1c9a      	adds	r2, r3, #2
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	621a      	str	r2, [r3, #32]
 8004282:	e008      	b.n	8004296 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6a1b      	ldr	r3, [r3, #32]
 8004288:	1c59      	adds	r1, r3, #1
 800428a:	687a      	ldr	r2, [r7, #4]
 800428c:	6211      	str	r1, [r2, #32]
 800428e:	781a      	ldrb	r2, [r3, #0]
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800429a:	b29b      	uxth	r3, r3
 800429c:	3b01      	subs	r3, #1
 800429e:	b29b      	uxth	r3, r3
 80042a0:	687a      	ldr	r2, [r7, #4]
 80042a2:	4619      	mov	r1, r3
 80042a4:	84d1      	strh	r1, [r2, #38]	; 0x26
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d10f      	bne.n	80042ca <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	68da      	ldr	r2, [r3, #12]
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80042b8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	68da      	ldr	r2, [r3, #12]
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80042c8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80042ca:	2300      	movs	r3, #0
 80042cc:	e000      	b.n	80042d0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80042ce:	2302      	movs	r3, #2
  }
}
 80042d0:	4618      	mov	r0, r3
 80042d2:	3714      	adds	r7, #20
 80042d4:	46bd      	mov	sp, r7
 80042d6:	bc80      	pop	{r7}
 80042d8:	4770      	bx	lr

080042da <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80042da:	b580      	push	{r7, lr}
 80042dc:	b082      	sub	sp, #8
 80042de:	af00      	add	r7, sp, #0
 80042e0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	68da      	ldr	r2, [r3, #12]
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80042f0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	2220      	movs	r2, #32
 80042f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80042fa:	6878      	ldr	r0, [r7, #4]
 80042fc:	f7ff febe 	bl	800407c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004300:	2300      	movs	r3, #0
}
 8004302:	4618      	mov	r0, r3
 8004304:	3708      	adds	r7, #8
 8004306:	46bd      	mov	sp, r7
 8004308:	bd80      	pop	{r7, pc}

0800430a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800430a:	b580      	push	{r7, lr}
 800430c:	b086      	sub	sp, #24
 800430e:	af00      	add	r7, sp, #0
 8004310:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004318:	b2db      	uxtb	r3, r3
 800431a:	2b22      	cmp	r3, #34	; 0x22
 800431c:	f040 8099 	bne.w	8004452 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	689b      	ldr	r3, [r3, #8]
 8004324:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004328:	d117      	bne.n	800435a <UART_Receive_IT+0x50>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	691b      	ldr	r3, [r3, #16]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d113      	bne.n	800435a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004332:	2300      	movs	r3, #0
 8004334:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800433a:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	685b      	ldr	r3, [r3, #4]
 8004342:	b29b      	uxth	r3, r3
 8004344:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004348:	b29a      	uxth	r2, r3
 800434a:	693b      	ldr	r3, [r7, #16]
 800434c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004352:	1c9a      	adds	r2, r3, #2
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	629a      	str	r2, [r3, #40]	; 0x28
 8004358:	e026      	b.n	80043a8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800435e:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8004360:	2300      	movs	r3, #0
 8004362:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	689b      	ldr	r3, [r3, #8]
 8004368:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800436c:	d007      	beq.n	800437e <UART_Receive_IT+0x74>
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	689b      	ldr	r3, [r3, #8]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d10a      	bne.n	800438c <UART_Receive_IT+0x82>
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	691b      	ldr	r3, [r3, #16]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d106      	bne.n	800438c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	685b      	ldr	r3, [r3, #4]
 8004384:	b2da      	uxtb	r2, r3
 8004386:	697b      	ldr	r3, [r7, #20]
 8004388:	701a      	strb	r2, [r3, #0]
 800438a:	e008      	b.n	800439e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	685b      	ldr	r3, [r3, #4]
 8004392:	b2db      	uxtb	r3, r3
 8004394:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004398:	b2da      	uxtb	r2, r3
 800439a:	697b      	ldr	r3, [r7, #20]
 800439c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043a2:	1c5a      	adds	r2, r3, #1
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80043ac:	b29b      	uxth	r3, r3
 80043ae:	3b01      	subs	r3, #1
 80043b0:	b29b      	uxth	r3, r3
 80043b2:	687a      	ldr	r2, [r7, #4]
 80043b4:	4619      	mov	r1, r3
 80043b6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d148      	bne.n	800444e <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	68da      	ldr	r2, [r3, #12]
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f022 0220 	bic.w	r2, r2, #32
 80043ca:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	68da      	ldr	r2, [r3, #12]
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80043da:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	695a      	ldr	r2, [r3, #20]
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f022 0201 	bic.w	r2, r2, #1
 80043ea:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2220      	movs	r2, #32
 80043f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043f8:	2b01      	cmp	r3, #1
 80043fa:	d123      	bne.n	8004444 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2200      	movs	r2, #0
 8004400:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	68da      	ldr	r2, [r3, #12]
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f022 0210 	bic.w	r2, r2, #16
 8004410:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f003 0310 	and.w	r3, r3, #16
 800441c:	2b10      	cmp	r3, #16
 800441e:	d10a      	bne.n	8004436 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004420:	2300      	movs	r3, #0
 8004422:	60fb      	str	r3, [r7, #12]
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	60fb      	str	r3, [r7, #12]
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	685b      	ldr	r3, [r3, #4]
 8004432:	60fb      	str	r3, [r7, #12]
 8004434:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800443a:	4619      	mov	r1, r3
 800443c:	6878      	ldr	r0, [r7, #4]
 800443e:	f7ff fe2f 	bl	80040a0 <HAL_UARTEx_RxEventCallback>
 8004442:	e002      	b.n	800444a <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8004444:	6878      	ldr	r0, [r7, #4]
 8004446:	f7fb feed 	bl	8000224 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800444a:	2300      	movs	r3, #0
 800444c:	e002      	b.n	8004454 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 800444e:	2300      	movs	r3, #0
 8004450:	e000      	b.n	8004454 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8004452:	2302      	movs	r3, #2
  }
}
 8004454:	4618      	mov	r0, r3
 8004456:	3718      	adds	r7, #24
 8004458:	46bd      	mov	sp, r7
 800445a:	bd80      	pop	{r7, pc}

0800445c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b084      	sub	sp, #16
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	691b      	ldr	r3, [r3, #16]
 800446a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	68da      	ldr	r2, [r3, #12]
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	430a      	orrs	r2, r1
 8004478:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	689a      	ldr	r2, [r3, #8]
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	691b      	ldr	r3, [r3, #16]
 8004482:	431a      	orrs	r2, r3
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	695b      	ldr	r3, [r3, #20]
 8004488:	4313      	orrs	r3, r2
 800448a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	68db      	ldr	r3, [r3, #12]
 8004492:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004496:	f023 030c 	bic.w	r3, r3, #12
 800449a:	687a      	ldr	r2, [r7, #4]
 800449c:	6812      	ldr	r2, [r2, #0]
 800449e:	68b9      	ldr	r1, [r7, #8]
 80044a0:	430b      	orrs	r3, r1
 80044a2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	695b      	ldr	r3, [r3, #20]
 80044aa:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	699a      	ldr	r2, [r3, #24]
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	430a      	orrs	r2, r1
 80044b8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	4a2c      	ldr	r2, [pc, #176]	; (8004570 <UART_SetConfig+0x114>)
 80044c0:	4293      	cmp	r3, r2
 80044c2:	d103      	bne.n	80044cc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80044c4:	f7fe fc88 	bl	8002dd8 <HAL_RCC_GetPCLK2Freq>
 80044c8:	60f8      	str	r0, [r7, #12]
 80044ca:	e002      	b.n	80044d2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80044cc:	f7fe fc70 	bl	8002db0 <HAL_RCC_GetPCLK1Freq>
 80044d0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80044d2:	68fa      	ldr	r2, [r7, #12]
 80044d4:	4613      	mov	r3, r2
 80044d6:	009b      	lsls	r3, r3, #2
 80044d8:	4413      	add	r3, r2
 80044da:	009a      	lsls	r2, r3, #2
 80044dc:	441a      	add	r2, r3
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	685b      	ldr	r3, [r3, #4]
 80044e2:	009b      	lsls	r3, r3, #2
 80044e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80044e8:	4a22      	ldr	r2, [pc, #136]	; (8004574 <UART_SetConfig+0x118>)
 80044ea:	fba2 2303 	umull	r2, r3, r2, r3
 80044ee:	095b      	lsrs	r3, r3, #5
 80044f0:	0119      	lsls	r1, r3, #4
 80044f2:	68fa      	ldr	r2, [r7, #12]
 80044f4:	4613      	mov	r3, r2
 80044f6:	009b      	lsls	r3, r3, #2
 80044f8:	4413      	add	r3, r2
 80044fa:	009a      	lsls	r2, r3, #2
 80044fc:	441a      	add	r2, r3
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	685b      	ldr	r3, [r3, #4]
 8004502:	009b      	lsls	r3, r3, #2
 8004504:	fbb2 f2f3 	udiv	r2, r2, r3
 8004508:	4b1a      	ldr	r3, [pc, #104]	; (8004574 <UART_SetConfig+0x118>)
 800450a:	fba3 0302 	umull	r0, r3, r3, r2
 800450e:	095b      	lsrs	r3, r3, #5
 8004510:	2064      	movs	r0, #100	; 0x64
 8004512:	fb00 f303 	mul.w	r3, r0, r3
 8004516:	1ad3      	subs	r3, r2, r3
 8004518:	011b      	lsls	r3, r3, #4
 800451a:	3332      	adds	r3, #50	; 0x32
 800451c:	4a15      	ldr	r2, [pc, #84]	; (8004574 <UART_SetConfig+0x118>)
 800451e:	fba2 2303 	umull	r2, r3, r2, r3
 8004522:	095b      	lsrs	r3, r3, #5
 8004524:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004528:	4419      	add	r1, r3
 800452a:	68fa      	ldr	r2, [r7, #12]
 800452c:	4613      	mov	r3, r2
 800452e:	009b      	lsls	r3, r3, #2
 8004530:	4413      	add	r3, r2
 8004532:	009a      	lsls	r2, r3, #2
 8004534:	441a      	add	r2, r3
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	685b      	ldr	r3, [r3, #4]
 800453a:	009b      	lsls	r3, r3, #2
 800453c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004540:	4b0c      	ldr	r3, [pc, #48]	; (8004574 <UART_SetConfig+0x118>)
 8004542:	fba3 0302 	umull	r0, r3, r3, r2
 8004546:	095b      	lsrs	r3, r3, #5
 8004548:	2064      	movs	r0, #100	; 0x64
 800454a:	fb00 f303 	mul.w	r3, r0, r3
 800454e:	1ad3      	subs	r3, r2, r3
 8004550:	011b      	lsls	r3, r3, #4
 8004552:	3332      	adds	r3, #50	; 0x32
 8004554:	4a07      	ldr	r2, [pc, #28]	; (8004574 <UART_SetConfig+0x118>)
 8004556:	fba2 2303 	umull	r2, r3, r2, r3
 800455a:	095b      	lsrs	r3, r3, #5
 800455c:	f003 020f 	and.w	r2, r3, #15
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	440a      	add	r2, r1
 8004566:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004568:	bf00      	nop
 800456a:	3710      	adds	r7, #16
 800456c:	46bd      	mov	sp, r7
 800456e:	bd80      	pop	{r7, pc}
 8004570:	40013800 	.word	0x40013800
 8004574:	51eb851f 	.word	0x51eb851f

08004578 <__errno>:
 8004578:	4b01      	ldr	r3, [pc, #4]	; (8004580 <__errno+0x8>)
 800457a:	6818      	ldr	r0, [r3, #0]
 800457c:	4770      	bx	lr
 800457e:	bf00      	nop
 8004580:	20000028 	.word	0x20000028

08004584 <__libc_init_array>:
 8004584:	b570      	push	{r4, r5, r6, lr}
 8004586:	2500      	movs	r5, #0
 8004588:	4e0c      	ldr	r6, [pc, #48]	; (80045bc <__libc_init_array+0x38>)
 800458a:	4c0d      	ldr	r4, [pc, #52]	; (80045c0 <__libc_init_array+0x3c>)
 800458c:	1ba4      	subs	r4, r4, r6
 800458e:	10a4      	asrs	r4, r4, #2
 8004590:	42a5      	cmp	r5, r4
 8004592:	d109      	bne.n	80045a8 <__libc_init_array+0x24>
 8004594:	f001 f8d4 	bl	8005740 <_init>
 8004598:	2500      	movs	r5, #0
 800459a:	4e0a      	ldr	r6, [pc, #40]	; (80045c4 <__libc_init_array+0x40>)
 800459c:	4c0a      	ldr	r4, [pc, #40]	; (80045c8 <__libc_init_array+0x44>)
 800459e:	1ba4      	subs	r4, r4, r6
 80045a0:	10a4      	asrs	r4, r4, #2
 80045a2:	42a5      	cmp	r5, r4
 80045a4:	d105      	bne.n	80045b2 <__libc_init_array+0x2e>
 80045a6:	bd70      	pop	{r4, r5, r6, pc}
 80045a8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80045ac:	4798      	blx	r3
 80045ae:	3501      	adds	r5, #1
 80045b0:	e7ee      	b.n	8004590 <__libc_init_array+0xc>
 80045b2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80045b6:	4798      	blx	r3
 80045b8:	3501      	adds	r5, #1
 80045ba:	e7f2      	b.n	80045a2 <__libc_init_array+0x1e>
 80045bc:	0800604c 	.word	0x0800604c
 80045c0:	0800604c 	.word	0x0800604c
 80045c4:	0800604c 	.word	0x0800604c
 80045c8:	08006050 	.word	0x08006050

080045cc <memset>:
 80045cc:	4603      	mov	r3, r0
 80045ce:	4402      	add	r2, r0
 80045d0:	4293      	cmp	r3, r2
 80045d2:	d100      	bne.n	80045d6 <memset+0xa>
 80045d4:	4770      	bx	lr
 80045d6:	f803 1b01 	strb.w	r1, [r3], #1
 80045da:	e7f9      	b.n	80045d0 <memset+0x4>

080045dc <iprintf>:
 80045dc:	b40f      	push	{r0, r1, r2, r3}
 80045de:	4b0a      	ldr	r3, [pc, #40]	; (8004608 <iprintf+0x2c>)
 80045e0:	b513      	push	{r0, r1, r4, lr}
 80045e2:	681c      	ldr	r4, [r3, #0]
 80045e4:	b124      	cbz	r4, 80045f0 <iprintf+0x14>
 80045e6:	69a3      	ldr	r3, [r4, #24]
 80045e8:	b913      	cbnz	r3, 80045f0 <iprintf+0x14>
 80045ea:	4620      	mov	r0, r4
 80045ec:	f000 f9de 	bl	80049ac <__sinit>
 80045f0:	ab05      	add	r3, sp, #20
 80045f2:	9a04      	ldr	r2, [sp, #16]
 80045f4:	68a1      	ldr	r1, [r4, #8]
 80045f6:	4620      	mov	r0, r4
 80045f8:	9301      	str	r3, [sp, #4]
 80045fa:	f000 fce5 	bl	8004fc8 <_vfiprintf_r>
 80045fe:	b002      	add	sp, #8
 8004600:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004604:	b004      	add	sp, #16
 8004606:	4770      	bx	lr
 8004608:	20000028 	.word	0x20000028

0800460c <siprintf>:
 800460c:	b40e      	push	{r1, r2, r3}
 800460e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004612:	b500      	push	{lr}
 8004614:	b09c      	sub	sp, #112	; 0x70
 8004616:	ab1d      	add	r3, sp, #116	; 0x74
 8004618:	9002      	str	r0, [sp, #8]
 800461a:	9006      	str	r0, [sp, #24]
 800461c:	9107      	str	r1, [sp, #28]
 800461e:	9104      	str	r1, [sp, #16]
 8004620:	4808      	ldr	r0, [pc, #32]	; (8004644 <siprintf+0x38>)
 8004622:	4909      	ldr	r1, [pc, #36]	; (8004648 <siprintf+0x3c>)
 8004624:	f853 2b04 	ldr.w	r2, [r3], #4
 8004628:	9105      	str	r1, [sp, #20]
 800462a:	6800      	ldr	r0, [r0, #0]
 800462c:	a902      	add	r1, sp, #8
 800462e:	9301      	str	r3, [sp, #4]
 8004630:	f000 fbaa 	bl	8004d88 <_svfiprintf_r>
 8004634:	2200      	movs	r2, #0
 8004636:	9b02      	ldr	r3, [sp, #8]
 8004638:	701a      	strb	r2, [r3, #0]
 800463a:	b01c      	add	sp, #112	; 0x70
 800463c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004640:	b003      	add	sp, #12
 8004642:	4770      	bx	lr
 8004644:	20000028 	.word	0x20000028
 8004648:	ffff0208 	.word	0xffff0208

0800464c <__swbuf_r>:
 800464c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800464e:	460e      	mov	r6, r1
 8004650:	4614      	mov	r4, r2
 8004652:	4605      	mov	r5, r0
 8004654:	b118      	cbz	r0, 800465e <__swbuf_r+0x12>
 8004656:	6983      	ldr	r3, [r0, #24]
 8004658:	b90b      	cbnz	r3, 800465e <__swbuf_r+0x12>
 800465a:	f000 f9a7 	bl	80049ac <__sinit>
 800465e:	4b21      	ldr	r3, [pc, #132]	; (80046e4 <__swbuf_r+0x98>)
 8004660:	429c      	cmp	r4, r3
 8004662:	d12a      	bne.n	80046ba <__swbuf_r+0x6e>
 8004664:	686c      	ldr	r4, [r5, #4]
 8004666:	69a3      	ldr	r3, [r4, #24]
 8004668:	60a3      	str	r3, [r4, #8]
 800466a:	89a3      	ldrh	r3, [r4, #12]
 800466c:	071a      	lsls	r2, r3, #28
 800466e:	d52e      	bpl.n	80046ce <__swbuf_r+0x82>
 8004670:	6923      	ldr	r3, [r4, #16]
 8004672:	b363      	cbz	r3, 80046ce <__swbuf_r+0x82>
 8004674:	6923      	ldr	r3, [r4, #16]
 8004676:	6820      	ldr	r0, [r4, #0]
 8004678:	b2f6      	uxtb	r6, r6
 800467a:	1ac0      	subs	r0, r0, r3
 800467c:	6963      	ldr	r3, [r4, #20]
 800467e:	4637      	mov	r7, r6
 8004680:	4283      	cmp	r3, r0
 8004682:	dc04      	bgt.n	800468e <__swbuf_r+0x42>
 8004684:	4621      	mov	r1, r4
 8004686:	4628      	mov	r0, r5
 8004688:	f000 f926 	bl	80048d8 <_fflush_r>
 800468c:	bb28      	cbnz	r0, 80046da <__swbuf_r+0x8e>
 800468e:	68a3      	ldr	r3, [r4, #8]
 8004690:	3001      	adds	r0, #1
 8004692:	3b01      	subs	r3, #1
 8004694:	60a3      	str	r3, [r4, #8]
 8004696:	6823      	ldr	r3, [r4, #0]
 8004698:	1c5a      	adds	r2, r3, #1
 800469a:	6022      	str	r2, [r4, #0]
 800469c:	701e      	strb	r6, [r3, #0]
 800469e:	6963      	ldr	r3, [r4, #20]
 80046a0:	4283      	cmp	r3, r0
 80046a2:	d004      	beq.n	80046ae <__swbuf_r+0x62>
 80046a4:	89a3      	ldrh	r3, [r4, #12]
 80046a6:	07db      	lsls	r3, r3, #31
 80046a8:	d519      	bpl.n	80046de <__swbuf_r+0x92>
 80046aa:	2e0a      	cmp	r6, #10
 80046ac:	d117      	bne.n	80046de <__swbuf_r+0x92>
 80046ae:	4621      	mov	r1, r4
 80046b0:	4628      	mov	r0, r5
 80046b2:	f000 f911 	bl	80048d8 <_fflush_r>
 80046b6:	b190      	cbz	r0, 80046de <__swbuf_r+0x92>
 80046b8:	e00f      	b.n	80046da <__swbuf_r+0x8e>
 80046ba:	4b0b      	ldr	r3, [pc, #44]	; (80046e8 <__swbuf_r+0x9c>)
 80046bc:	429c      	cmp	r4, r3
 80046be:	d101      	bne.n	80046c4 <__swbuf_r+0x78>
 80046c0:	68ac      	ldr	r4, [r5, #8]
 80046c2:	e7d0      	b.n	8004666 <__swbuf_r+0x1a>
 80046c4:	4b09      	ldr	r3, [pc, #36]	; (80046ec <__swbuf_r+0xa0>)
 80046c6:	429c      	cmp	r4, r3
 80046c8:	bf08      	it	eq
 80046ca:	68ec      	ldreq	r4, [r5, #12]
 80046cc:	e7cb      	b.n	8004666 <__swbuf_r+0x1a>
 80046ce:	4621      	mov	r1, r4
 80046d0:	4628      	mov	r0, r5
 80046d2:	f000 f80d 	bl	80046f0 <__swsetup_r>
 80046d6:	2800      	cmp	r0, #0
 80046d8:	d0cc      	beq.n	8004674 <__swbuf_r+0x28>
 80046da:	f04f 37ff 	mov.w	r7, #4294967295
 80046de:	4638      	mov	r0, r7
 80046e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80046e2:	bf00      	nop
 80046e4:	08005fd8 	.word	0x08005fd8
 80046e8:	08005ff8 	.word	0x08005ff8
 80046ec:	08005fb8 	.word	0x08005fb8

080046f0 <__swsetup_r>:
 80046f0:	4b32      	ldr	r3, [pc, #200]	; (80047bc <__swsetup_r+0xcc>)
 80046f2:	b570      	push	{r4, r5, r6, lr}
 80046f4:	681d      	ldr	r5, [r3, #0]
 80046f6:	4606      	mov	r6, r0
 80046f8:	460c      	mov	r4, r1
 80046fa:	b125      	cbz	r5, 8004706 <__swsetup_r+0x16>
 80046fc:	69ab      	ldr	r3, [r5, #24]
 80046fe:	b913      	cbnz	r3, 8004706 <__swsetup_r+0x16>
 8004700:	4628      	mov	r0, r5
 8004702:	f000 f953 	bl	80049ac <__sinit>
 8004706:	4b2e      	ldr	r3, [pc, #184]	; (80047c0 <__swsetup_r+0xd0>)
 8004708:	429c      	cmp	r4, r3
 800470a:	d10f      	bne.n	800472c <__swsetup_r+0x3c>
 800470c:	686c      	ldr	r4, [r5, #4]
 800470e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004712:	b29a      	uxth	r2, r3
 8004714:	0715      	lsls	r5, r2, #28
 8004716:	d42c      	bmi.n	8004772 <__swsetup_r+0x82>
 8004718:	06d0      	lsls	r0, r2, #27
 800471a:	d411      	bmi.n	8004740 <__swsetup_r+0x50>
 800471c:	2209      	movs	r2, #9
 800471e:	6032      	str	r2, [r6, #0]
 8004720:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004724:	81a3      	strh	r3, [r4, #12]
 8004726:	f04f 30ff 	mov.w	r0, #4294967295
 800472a:	e03e      	b.n	80047aa <__swsetup_r+0xba>
 800472c:	4b25      	ldr	r3, [pc, #148]	; (80047c4 <__swsetup_r+0xd4>)
 800472e:	429c      	cmp	r4, r3
 8004730:	d101      	bne.n	8004736 <__swsetup_r+0x46>
 8004732:	68ac      	ldr	r4, [r5, #8]
 8004734:	e7eb      	b.n	800470e <__swsetup_r+0x1e>
 8004736:	4b24      	ldr	r3, [pc, #144]	; (80047c8 <__swsetup_r+0xd8>)
 8004738:	429c      	cmp	r4, r3
 800473a:	bf08      	it	eq
 800473c:	68ec      	ldreq	r4, [r5, #12]
 800473e:	e7e6      	b.n	800470e <__swsetup_r+0x1e>
 8004740:	0751      	lsls	r1, r2, #29
 8004742:	d512      	bpl.n	800476a <__swsetup_r+0x7a>
 8004744:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004746:	b141      	cbz	r1, 800475a <__swsetup_r+0x6a>
 8004748:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800474c:	4299      	cmp	r1, r3
 800474e:	d002      	beq.n	8004756 <__swsetup_r+0x66>
 8004750:	4630      	mov	r0, r6
 8004752:	f000 fa19 	bl	8004b88 <_free_r>
 8004756:	2300      	movs	r3, #0
 8004758:	6363      	str	r3, [r4, #52]	; 0x34
 800475a:	89a3      	ldrh	r3, [r4, #12]
 800475c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004760:	81a3      	strh	r3, [r4, #12]
 8004762:	2300      	movs	r3, #0
 8004764:	6063      	str	r3, [r4, #4]
 8004766:	6923      	ldr	r3, [r4, #16]
 8004768:	6023      	str	r3, [r4, #0]
 800476a:	89a3      	ldrh	r3, [r4, #12]
 800476c:	f043 0308 	orr.w	r3, r3, #8
 8004770:	81a3      	strh	r3, [r4, #12]
 8004772:	6923      	ldr	r3, [r4, #16]
 8004774:	b94b      	cbnz	r3, 800478a <__swsetup_r+0x9a>
 8004776:	89a3      	ldrh	r3, [r4, #12]
 8004778:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800477c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004780:	d003      	beq.n	800478a <__swsetup_r+0x9a>
 8004782:	4621      	mov	r1, r4
 8004784:	4630      	mov	r0, r6
 8004786:	f000 f9bf 	bl	8004b08 <__smakebuf_r>
 800478a:	89a2      	ldrh	r2, [r4, #12]
 800478c:	f012 0301 	ands.w	r3, r2, #1
 8004790:	d00c      	beq.n	80047ac <__swsetup_r+0xbc>
 8004792:	2300      	movs	r3, #0
 8004794:	60a3      	str	r3, [r4, #8]
 8004796:	6963      	ldr	r3, [r4, #20]
 8004798:	425b      	negs	r3, r3
 800479a:	61a3      	str	r3, [r4, #24]
 800479c:	6923      	ldr	r3, [r4, #16]
 800479e:	b953      	cbnz	r3, 80047b6 <__swsetup_r+0xc6>
 80047a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80047a4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80047a8:	d1ba      	bne.n	8004720 <__swsetup_r+0x30>
 80047aa:	bd70      	pop	{r4, r5, r6, pc}
 80047ac:	0792      	lsls	r2, r2, #30
 80047ae:	bf58      	it	pl
 80047b0:	6963      	ldrpl	r3, [r4, #20]
 80047b2:	60a3      	str	r3, [r4, #8]
 80047b4:	e7f2      	b.n	800479c <__swsetup_r+0xac>
 80047b6:	2000      	movs	r0, #0
 80047b8:	e7f7      	b.n	80047aa <__swsetup_r+0xba>
 80047ba:	bf00      	nop
 80047bc:	20000028 	.word	0x20000028
 80047c0:	08005fd8 	.word	0x08005fd8
 80047c4:	08005ff8 	.word	0x08005ff8
 80047c8:	08005fb8 	.word	0x08005fb8

080047cc <__sflush_r>:
 80047cc:	898a      	ldrh	r2, [r1, #12]
 80047ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80047d2:	4605      	mov	r5, r0
 80047d4:	0710      	lsls	r0, r2, #28
 80047d6:	460c      	mov	r4, r1
 80047d8:	d458      	bmi.n	800488c <__sflush_r+0xc0>
 80047da:	684b      	ldr	r3, [r1, #4]
 80047dc:	2b00      	cmp	r3, #0
 80047de:	dc05      	bgt.n	80047ec <__sflush_r+0x20>
 80047e0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	dc02      	bgt.n	80047ec <__sflush_r+0x20>
 80047e6:	2000      	movs	r0, #0
 80047e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80047ec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80047ee:	2e00      	cmp	r6, #0
 80047f0:	d0f9      	beq.n	80047e6 <__sflush_r+0x1a>
 80047f2:	2300      	movs	r3, #0
 80047f4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80047f8:	682f      	ldr	r7, [r5, #0]
 80047fa:	6a21      	ldr	r1, [r4, #32]
 80047fc:	602b      	str	r3, [r5, #0]
 80047fe:	d032      	beq.n	8004866 <__sflush_r+0x9a>
 8004800:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004802:	89a3      	ldrh	r3, [r4, #12]
 8004804:	075a      	lsls	r2, r3, #29
 8004806:	d505      	bpl.n	8004814 <__sflush_r+0x48>
 8004808:	6863      	ldr	r3, [r4, #4]
 800480a:	1ac0      	subs	r0, r0, r3
 800480c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800480e:	b10b      	cbz	r3, 8004814 <__sflush_r+0x48>
 8004810:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004812:	1ac0      	subs	r0, r0, r3
 8004814:	2300      	movs	r3, #0
 8004816:	4602      	mov	r2, r0
 8004818:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800481a:	6a21      	ldr	r1, [r4, #32]
 800481c:	4628      	mov	r0, r5
 800481e:	47b0      	blx	r6
 8004820:	1c43      	adds	r3, r0, #1
 8004822:	89a3      	ldrh	r3, [r4, #12]
 8004824:	d106      	bne.n	8004834 <__sflush_r+0x68>
 8004826:	6829      	ldr	r1, [r5, #0]
 8004828:	291d      	cmp	r1, #29
 800482a:	d848      	bhi.n	80048be <__sflush_r+0xf2>
 800482c:	4a29      	ldr	r2, [pc, #164]	; (80048d4 <__sflush_r+0x108>)
 800482e:	40ca      	lsrs	r2, r1
 8004830:	07d6      	lsls	r6, r2, #31
 8004832:	d544      	bpl.n	80048be <__sflush_r+0xf2>
 8004834:	2200      	movs	r2, #0
 8004836:	6062      	str	r2, [r4, #4]
 8004838:	6922      	ldr	r2, [r4, #16]
 800483a:	04d9      	lsls	r1, r3, #19
 800483c:	6022      	str	r2, [r4, #0]
 800483e:	d504      	bpl.n	800484a <__sflush_r+0x7e>
 8004840:	1c42      	adds	r2, r0, #1
 8004842:	d101      	bne.n	8004848 <__sflush_r+0x7c>
 8004844:	682b      	ldr	r3, [r5, #0]
 8004846:	b903      	cbnz	r3, 800484a <__sflush_r+0x7e>
 8004848:	6560      	str	r0, [r4, #84]	; 0x54
 800484a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800484c:	602f      	str	r7, [r5, #0]
 800484e:	2900      	cmp	r1, #0
 8004850:	d0c9      	beq.n	80047e6 <__sflush_r+0x1a>
 8004852:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004856:	4299      	cmp	r1, r3
 8004858:	d002      	beq.n	8004860 <__sflush_r+0x94>
 800485a:	4628      	mov	r0, r5
 800485c:	f000 f994 	bl	8004b88 <_free_r>
 8004860:	2000      	movs	r0, #0
 8004862:	6360      	str	r0, [r4, #52]	; 0x34
 8004864:	e7c0      	b.n	80047e8 <__sflush_r+0x1c>
 8004866:	2301      	movs	r3, #1
 8004868:	4628      	mov	r0, r5
 800486a:	47b0      	blx	r6
 800486c:	1c41      	adds	r1, r0, #1
 800486e:	d1c8      	bne.n	8004802 <__sflush_r+0x36>
 8004870:	682b      	ldr	r3, [r5, #0]
 8004872:	2b00      	cmp	r3, #0
 8004874:	d0c5      	beq.n	8004802 <__sflush_r+0x36>
 8004876:	2b1d      	cmp	r3, #29
 8004878:	d001      	beq.n	800487e <__sflush_r+0xb2>
 800487a:	2b16      	cmp	r3, #22
 800487c:	d101      	bne.n	8004882 <__sflush_r+0xb6>
 800487e:	602f      	str	r7, [r5, #0]
 8004880:	e7b1      	b.n	80047e6 <__sflush_r+0x1a>
 8004882:	89a3      	ldrh	r3, [r4, #12]
 8004884:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004888:	81a3      	strh	r3, [r4, #12]
 800488a:	e7ad      	b.n	80047e8 <__sflush_r+0x1c>
 800488c:	690f      	ldr	r7, [r1, #16]
 800488e:	2f00      	cmp	r7, #0
 8004890:	d0a9      	beq.n	80047e6 <__sflush_r+0x1a>
 8004892:	0793      	lsls	r3, r2, #30
 8004894:	bf18      	it	ne
 8004896:	2300      	movne	r3, #0
 8004898:	680e      	ldr	r6, [r1, #0]
 800489a:	bf08      	it	eq
 800489c:	694b      	ldreq	r3, [r1, #20]
 800489e:	eba6 0807 	sub.w	r8, r6, r7
 80048a2:	600f      	str	r7, [r1, #0]
 80048a4:	608b      	str	r3, [r1, #8]
 80048a6:	f1b8 0f00 	cmp.w	r8, #0
 80048aa:	dd9c      	ble.n	80047e6 <__sflush_r+0x1a>
 80048ac:	4643      	mov	r3, r8
 80048ae:	463a      	mov	r2, r7
 80048b0:	6a21      	ldr	r1, [r4, #32]
 80048b2:	4628      	mov	r0, r5
 80048b4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80048b6:	47b0      	blx	r6
 80048b8:	2800      	cmp	r0, #0
 80048ba:	dc06      	bgt.n	80048ca <__sflush_r+0xfe>
 80048bc:	89a3      	ldrh	r3, [r4, #12]
 80048be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80048c2:	81a3      	strh	r3, [r4, #12]
 80048c4:	f04f 30ff 	mov.w	r0, #4294967295
 80048c8:	e78e      	b.n	80047e8 <__sflush_r+0x1c>
 80048ca:	4407      	add	r7, r0
 80048cc:	eba8 0800 	sub.w	r8, r8, r0
 80048d0:	e7e9      	b.n	80048a6 <__sflush_r+0xda>
 80048d2:	bf00      	nop
 80048d4:	20400001 	.word	0x20400001

080048d8 <_fflush_r>:
 80048d8:	b538      	push	{r3, r4, r5, lr}
 80048da:	690b      	ldr	r3, [r1, #16]
 80048dc:	4605      	mov	r5, r0
 80048de:	460c      	mov	r4, r1
 80048e0:	b1db      	cbz	r3, 800491a <_fflush_r+0x42>
 80048e2:	b118      	cbz	r0, 80048ec <_fflush_r+0x14>
 80048e4:	6983      	ldr	r3, [r0, #24]
 80048e6:	b90b      	cbnz	r3, 80048ec <_fflush_r+0x14>
 80048e8:	f000 f860 	bl	80049ac <__sinit>
 80048ec:	4b0c      	ldr	r3, [pc, #48]	; (8004920 <_fflush_r+0x48>)
 80048ee:	429c      	cmp	r4, r3
 80048f0:	d109      	bne.n	8004906 <_fflush_r+0x2e>
 80048f2:	686c      	ldr	r4, [r5, #4]
 80048f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80048f8:	b17b      	cbz	r3, 800491a <_fflush_r+0x42>
 80048fa:	4621      	mov	r1, r4
 80048fc:	4628      	mov	r0, r5
 80048fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004902:	f7ff bf63 	b.w	80047cc <__sflush_r>
 8004906:	4b07      	ldr	r3, [pc, #28]	; (8004924 <_fflush_r+0x4c>)
 8004908:	429c      	cmp	r4, r3
 800490a:	d101      	bne.n	8004910 <_fflush_r+0x38>
 800490c:	68ac      	ldr	r4, [r5, #8]
 800490e:	e7f1      	b.n	80048f4 <_fflush_r+0x1c>
 8004910:	4b05      	ldr	r3, [pc, #20]	; (8004928 <_fflush_r+0x50>)
 8004912:	429c      	cmp	r4, r3
 8004914:	bf08      	it	eq
 8004916:	68ec      	ldreq	r4, [r5, #12]
 8004918:	e7ec      	b.n	80048f4 <_fflush_r+0x1c>
 800491a:	2000      	movs	r0, #0
 800491c:	bd38      	pop	{r3, r4, r5, pc}
 800491e:	bf00      	nop
 8004920:	08005fd8 	.word	0x08005fd8
 8004924:	08005ff8 	.word	0x08005ff8
 8004928:	08005fb8 	.word	0x08005fb8

0800492c <std>:
 800492c:	2300      	movs	r3, #0
 800492e:	b510      	push	{r4, lr}
 8004930:	4604      	mov	r4, r0
 8004932:	e9c0 3300 	strd	r3, r3, [r0]
 8004936:	6083      	str	r3, [r0, #8]
 8004938:	8181      	strh	r1, [r0, #12]
 800493a:	6643      	str	r3, [r0, #100]	; 0x64
 800493c:	81c2      	strh	r2, [r0, #14]
 800493e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004942:	6183      	str	r3, [r0, #24]
 8004944:	4619      	mov	r1, r3
 8004946:	2208      	movs	r2, #8
 8004948:	305c      	adds	r0, #92	; 0x5c
 800494a:	f7ff fe3f 	bl	80045cc <memset>
 800494e:	4b05      	ldr	r3, [pc, #20]	; (8004964 <std+0x38>)
 8004950:	6224      	str	r4, [r4, #32]
 8004952:	6263      	str	r3, [r4, #36]	; 0x24
 8004954:	4b04      	ldr	r3, [pc, #16]	; (8004968 <std+0x3c>)
 8004956:	62a3      	str	r3, [r4, #40]	; 0x28
 8004958:	4b04      	ldr	r3, [pc, #16]	; (800496c <std+0x40>)
 800495a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800495c:	4b04      	ldr	r3, [pc, #16]	; (8004970 <std+0x44>)
 800495e:	6323      	str	r3, [r4, #48]	; 0x30
 8004960:	bd10      	pop	{r4, pc}
 8004962:	bf00      	nop
 8004964:	08005525 	.word	0x08005525
 8004968:	08005547 	.word	0x08005547
 800496c:	0800557f 	.word	0x0800557f
 8004970:	080055a3 	.word	0x080055a3

08004974 <_cleanup_r>:
 8004974:	4901      	ldr	r1, [pc, #4]	; (800497c <_cleanup_r+0x8>)
 8004976:	f000 b885 	b.w	8004a84 <_fwalk_reent>
 800497a:	bf00      	nop
 800497c:	080048d9 	.word	0x080048d9

08004980 <__sfmoreglue>:
 8004980:	b570      	push	{r4, r5, r6, lr}
 8004982:	2568      	movs	r5, #104	; 0x68
 8004984:	1e4a      	subs	r2, r1, #1
 8004986:	4355      	muls	r5, r2
 8004988:	460e      	mov	r6, r1
 800498a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800498e:	f000 f947 	bl	8004c20 <_malloc_r>
 8004992:	4604      	mov	r4, r0
 8004994:	b140      	cbz	r0, 80049a8 <__sfmoreglue+0x28>
 8004996:	2100      	movs	r1, #0
 8004998:	e9c0 1600 	strd	r1, r6, [r0]
 800499c:	300c      	adds	r0, #12
 800499e:	60a0      	str	r0, [r4, #8]
 80049a0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80049a4:	f7ff fe12 	bl	80045cc <memset>
 80049a8:	4620      	mov	r0, r4
 80049aa:	bd70      	pop	{r4, r5, r6, pc}

080049ac <__sinit>:
 80049ac:	6983      	ldr	r3, [r0, #24]
 80049ae:	b510      	push	{r4, lr}
 80049b0:	4604      	mov	r4, r0
 80049b2:	bb33      	cbnz	r3, 8004a02 <__sinit+0x56>
 80049b4:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80049b8:	6503      	str	r3, [r0, #80]	; 0x50
 80049ba:	4b12      	ldr	r3, [pc, #72]	; (8004a04 <__sinit+0x58>)
 80049bc:	4a12      	ldr	r2, [pc, #72]	; (8004a08 <__sinit+0x5c>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	6282      	str	r2, [r0, #40]	; 0x28
 80049c2:	4298      	cmp	r0, r3
 80049c4:	bf04      	itt	eq
 80049c6:	2301      	moveq	r3, #1
 80049c8:	6183      	streq	r3, [r0, #24]
 80049ca:	f000 f81f 	bl	8004a0c <__sfp>
 80049ce:	6060      	str	r0, [r4, #4]
 80049d0:	4620      	mov	r0, r4
 80049d2:	f000 f81b 	bl	8004a0c <__sfp>
 80049d6:	60a0      	str	r0, [r4, #8]
 80049d8:	4620      	mov	r0, r4
 80049da:	f000 f817 	bl	8004a0c <__sfp>
 80049de:	2200      	movs	r2, #0
 80049e0:	60e0      	str	r0, [r4, #12]
 80049e2:	2104      	movs	r1, #4
 80049e4:	6860      	ldr	r0, [r4, #4]
 80049e6:	f7ff ffa1 	bl	800492c <std>
 80049ea:	2201      	movs	r2, #1
 80049ec:	2109      	movs	r1, #9
 80049ee:	68a0      	ldr	r0, [r4, #8]
 80049f0:	f7ff ff9c 	bl	800492c <std>
 80049f4:	2202      	movs	r2, #2
 80049f6:	2112      	movs	r1, #18
 80049f8:	68e0      	ldr	r0, [r4, #12]
 80049fa:	f7ff ff97 	bl	800492c <std>
 80049fe:	2301      	movs	r3, #1
 8004a00:	61a3      	str	r3, [r4, #24]
 8004a02:	bd10      	pop	{r4, pc}
 8004a04:	08005fb4 	.word	0x08005fb4
 8004a08:	08004975 	.word	0x08004975

08004a0c <__sfp>:
 8004a0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a0e:	4b1b      	ldr	r3, [pc, #108]	; (8004a7c <__sfp+0x70>)
 8004a10:	4607      	mov	r7, r0
 8004a12:	681e      	ldr	r6, [r3, #0]
 8004a14:	69b3      	ldr	r3, [r6, #24]
 8004a16:	b913      	cbnz	r3, 8004a1e <__sfp+0x12>
 8004a18:	4630      	mov	r0, r6
 8004a1a:	f7ff ffc7 	bl	80049ac <__sinit>
 8004a1e:	3648      	adds	r6, #72	; 0x48
 8004a20:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004a24:	3b01      	subs	r3, #1
 8004a26:	d503      	bpl.n	8004a30 <__sfp+0x24>
 8004a28:	6833      	ldr	r3, [r6, #0]
 8004a2a:	b133      	cbz	r3, 8004a3a <__sfp+0x2e>
 8004a2c:	6836      	ldr	r6, [r6, #0]
 8004a2e:	e7f7      	b.n	8004a20 <__sfp+0x14>
 8004a30:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004a34:	b16d      	cbz	r5, 8004a52 <__sfp+0x46>
 8004a36:	3468      	adds	r4, #104	; 0x68
 8004a38:	e7f4      	b.n	8004a24 <__sfp+0x18>
 8004a3a:	2104      	movs	r1, #4
 8004a3c:	4638      	mov	r0, r7
 8004a3e:	f7ff ff9f 	bl	8004980 <__sfmoreglue>
 8004a42:	6030      	str	r0, [r6, #0]
 8004a44:	2800      	cmp	r0, #0
 8004a46:	d1f1      	bne.n	8004a2c <__sfp+0x20>
 8004a48:	230c      	movs	r3, #12
 8004a4a:	4604      	mov	r4, r0
 8004a4c:	603b      	str	r3, [r7, #0]
 8004a4e:	4620      	mov	r0, r4
 8004a50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004a52:	4b0b      	ldr	r3, [pc, #44]	; (8004a80 <__sfp+0x74>)
 8004a54:	6665      	str	r5, [r4, #100]	; 0x64
 8004a56:	e9c4 5500 	strd	r5, r5, [r4]
 8004a5a:	60a5      	str	r5, [r4, #8]
 8004a5c:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8004a60:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8004a64:	2208      	movs	r2, #8
 8004a66:	4629      	mov	r1, r5
 8004a68:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004a6c:	f7ff fdae 	bl	80045cc <memset>
 8004a70:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004a74:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004a78:	e7e9      	b.n	8004a4e <__sfp+0x42>
 8004a7a:	bf00      	nop
 8004a7c:	08005fb4 	.word	0x08005fb4
 8004a80:	ffff0001 	.word	0xffff0001

08004a84 <_fwalk_reent>:
 8004a84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004a88:	4680      	mov	r8, r0
 8004a8a:	4689      	mov	r9, r1
 8004a8c:	2600      	movs	r6, #0
 8004a8e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004a92:	b914      	cbnz	r4, 8004a9a <_fwalk_reent+0x16>
 8004a94:	4630      	mov	r0, r6
 8004a96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004a9a:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8004a9e:	3f01      	subs	r7, #1
 8004aa0:	d501      	bpl.n	8004aa6 <_fwalk_reent+0x22>
 8004aa2:	6824      	ldr	r4, [r4, #0]
 8004aa4:	e7f5      	b.n	8004a92 <_fwalk_reent+0xe>
 8004aa6:	89ab      	ldrh	r3, [r5, #12]
 8004aa8:	2b01      	cmp	r3, #1
 8004aaa:	d907      	bls.n	8004abc <_fwalk_reent+0x38>
 8004aac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004ab0:	3301      	adds	r3, #1
 8004ab2:	d003      	beq.n	8004abc <_fwalk_reent+0x38>
 8004ab4:	4629      	mov	r1, r5
 8004ab6:	4640      	mov	r0, r8
 8004ab8:	47c8      	blx	r9
 8004aba:	4306      	orrs	r6, r0
 8004abc:	3568      	adds	r5, #104	; 0x68
 8004abe:	e7ee      	b.n	8004a9e <_fwalk_reent+0x1a>

08004ac0 <__swhatbuf_r>:
 8004ac0:	b570      	push	{r4, r5, r6, lr}
 8004ac2:	460e      	mov	r6, r1
 8004ac4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ac8:	b096      	sub	sp, #88	; 0x58
 8004aca:	2900      	cmp	r1, #0
 8004acc:	4614      	mov	r4, r2
 8004ace:	461d      	mov	r5, r3
 8004ad0:	da07      	bge.n	8004ae2 <__swhatbuf_r+0x22>
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	602b      	str	r3, [r5, #0]
 8004ad6:	89b3      	ldrh	r3, [r6, #12]
 8004ad8:	061a      	lsls	r2, r3, #24
 8004ada:	d410      	bmi.n	8004afe <__swhatbuf_r+0x3e>
 8004adc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004ae0:	e00e      	b.n	8004b00 <__swhatbuf_r+0x40>
 8004ae2:	466a      	mov	r2, sp
 8004ae4:	f000 fd84 	bl	80055f0 <_fstat_r>
 8004ae8:	2800      	cmp	r0, #0
 8004aea:	dbf2      	blt.n	8004ad2 <__swhatbuf_r+0x12>
 8004aec:	9a01      	ldr	r2, [sp, #4]
 8004aee:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004af2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004af6:	425a      	negs	r2, r3
 8004af8:	415a      	adcs	r2, r3
 8004afa:	602a      	str	r2, [r5, #0]
 8004afc:	e7ee      	b.n	8004adc <__swhatbuf_r+0x1c>
 8004afe:	2340      	movs	r3, #64	; 0x40
 8004b00:	2000      	movs	r0, #0
 8004b02:	6023      	str	r3, [r4, #0]
 8004b04:	b016      	add	sp, #88	; 0x58
 8004b06:	bd70      	pop	{r4, r5, r6, pc}

08004b08 <__smakebuf_r>:
 8004b08:	898b      	ldrh	r3, [r1, #12]
 8004b0a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004b0c:	079d      	lsls	r5, r3, #30
 8004b0e:	4606      	mov	r6, r0
 8004b10:	460c      	mov	r4, r1
 8004b12:	d507      	bpl.n	8004b24 <__smakebuf_r+0x1c>
 8004b14:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004b18:	6023      	str	r3, [r4, #0]
 8004b1a:	6123      	str	r3, [r4, #16]
 8004b1c:	2301      	movs	r3, #1
 8004b1e:	6163      	str	r3, [r4, #20]
 8004b20:	b002      	add	sp, #8
 8004b22:	bd70      	pop	{r4, r5, r6, pc}
 8004b24:	ab01      	add	r3, sp, #4
 8004b26:	466a      	mov	r2, sp
 8004b28:	f7ff ffca 	bl	8004ac0 <__swhatbuf_r>
 8004b2c:	9900      	ldr	r1, [sp, #0]
 8004b2e:	4605      	mov	r5, r0
 8004b30:	4630      	mov	r0, r6
 8004b32:	f000 f875 	bl	8004c20 <_malloc_r>
 8004b36:	b948      	cbnz	r0, 8004b4c <__smakebuf_r+0x44>
 8004b38:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004b3c:	059a      	lsls	r2, r3, #22
 8004b3e:	d4ef      	bmi.n	8004b20 <__smakebuf_r+0x18>
 8004b40:	f023 0303 	bic.w	r3, r3, #3
 8004b44:	f043 0302 	orr.w	r3, r3, #2
 8004b48:	81a3      	strh	r3, [r4, #12]
 8004b4a:	e7e3      	b.n	8004b14 <__smakebuf_r+0xc>
 8004b4c:	4b0d      	ldr	r3, [pc, #52]	; (8004b84 <__smakebuf_r+0x7c>)
 8004b4e:	62b3      	str	r3, [r6, #40]	; 0x28
 8004b50:	89a3      	ldrh	r3, [r4, #12]
 8004b52:	6020      	str	r0, [r4, #0]
 8004b54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004b58:	81a3      	strh	r3, [r4, #12]
 8004b5a:	9b00      	ldr	r3, [sp, #0]
 8004b5c:	6120      	str	r0, [r4, #16]
 8004b5e:	6163      	str	r3, [r4, #20]
 8004b60:	9b01      	ldr	r3, [sp, #4]
 8004b62:	b15b      	cbz	r3, 8004b7c <__smakebuf_r+0x74>
 8004b64:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004b68:	4630      	mov	r0, r6
 8004b6a:	f000 fd53 	bl	8005614 <_isatty_r>
 8004b6e:	b128      	cbz	r0, 8004b7c <__smakebuf_r+0x74>
 8004b70:	89a3      	ldrh	r3, [r4, #12]
 8004b72:	f023 0303 	bic.w	r3, r3, #3
 8004b76:	f043 0301 	orr.w	r3, r3, #1
 8004b7a:	81a3      	strh	r3, [r4, #12]
 8004b7c:	89a3      	ldrh	r3, [r4, #12]
 8004b7e:	431d      	orrs	r5, r3
 8004b80:	81a5      	strh	r5, [r4, #12]
 8004b82:	e7cd      	b.n	8004b20 <__smakebuf_r+0x18>
 8004b84:	08004975 	.word	0x08004975

08004b88 <_free_r>:
 8004b88:	b538      	push	{r3, r4, r5, lr}
 8004b8a:	4605      	mov	r5, r0
 8004b8c:	2900      	cmp	r1, #0
 8004b8e:	d043      	beq.n	8004c18 <_free_r+0x90>
 8004b90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004b94:	1f0c      	subs	r4, r1, #4
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	bfb8      	it	lt
 8004b9a:	18e4      	addlt	r4, r4, r3
 8004b9c:	f000 fd8e 	bl	80056bc <__malloc_lock>
 8004ba0:	4a1e      	ldr	r2, [pc, #120]	; (8004c1c <_free_r+0x94>)
 8004ba2:	6813      	ldr	r3, [r2, #0]
 8004ba4:	4610      	mov	r0, r2
 8004ba6:	b933      	cbnz	r3, 8004bb6 <_free_r+0x2e>
 8004ba8:	6063      	str	r3, [r4, #4]
 8004baa:	6014      	str	r4, [r2, #0]
 8004bac:	4628      	mov	r0, r5
 8004bae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004bb2:	f000 bd84 	b.w	80056be <__malloc_unlock>
 8004bb6:	42a3      	cmp	r3, r4
 8004bb8:	d90b      	bls.n	8004bd2 <_free_r+0x4a>
 8004bba:	6821      	ldr	r1, [r4, #0]
 8004bbc:	1862      	adds	r2, r4, r1
 8004bbe:	4293      	cmp	r3, r2
 8004bc0:	bf01      	itttt	eq
 8004bc2:	681a      	ldreq	r2, [r3, #0]
 8004bc4:	685b      	ldreq	r3, [r3, #4]
 8004bc6:	1852      	addeq	r2, r2, r1
 8004bc8:	6022      	streq	r2, [r4, #0]
 8004bca:	6063      	str	r3, [r4, #4]
 8004bcc:	6004      	str	r4, [r0, #0]
 8004bce:	e7ed      	b.n	8004bac <_free_r+0x24>
 8004bd0:	4613      	mov	r3, r2
 8004bd2:	685a      	ldr	r2, [r3, #4]
 8004bd4:	b10a      	cbz	r2, 8004bda <_free_r+0x52>
 8004bd6:	42a2      	cmp	r2, r4
 8004bd8:	d9fa      	bls.n	8004bd0 <_free_r+0x48>
 8004bda:	6819      	ldr	r1, [r3, #0]
 8004bdc:	1858      	adds	r0, r3, r1
 8004bde:	42a0      	cmp	r0, r4
 8004be0:	d10b      	bne.n	8004bfa <_free_r+0x72>
 8004be2:	6820      	ldr	r0, [r4, #0]
 8004be4:	4401      	add	r1, r0
 8004be6:	1858      	adds	r0, r3, r1
 8004be8:	4282      	cmp	r2, r0
 8004bea:	6019      	str	r1, [r3, #0]
 8004bec:	d1de      	bne.n	8004bac <_free_r+0x24>
 8004bee:	6810      	ldr	r0, [r2, #0]
 8004bf0:	6852      	ldr	r2, [r2, #4]
 8004bf2:	4401      	add	r1, r0
 8004bf4:	6019      	str	r1, [r3, #0]
 8004bf6:	605a      	str	r2, [r3, #4]
 8004bf8:	e7d8      	b.n	8004bac <_free_r+0x24>
 8004bfa:	d902      	bls.n	8004c02 <_free_r+0x7a>
 8004bfc:	230c      	movs	r3, #12
 8004bfe:	602b      	str	r3, [r5, #0]
 8004c00:	e7d4      	b.n	8004bac <_free_r+0x24>
 8004c02:	6820      	ldr	r0, [r4, #0]
 8004c04:	1821      	adds	r1, r4, r0
 8004c06:	428a      	cmp	r2, r1
 8004c08:	bf01      	itttt	eq
 8004c0a:	6811      	ldreq	r1, [r2, #0]
 8004c0c:	6852      	ldreq	r2, [r2, #4]
 8004c0e:	1809      	addeq	r1, r1, r0
 8004c10:	6021      	streq	r1, [r4, #0]
 8004c12:	6062      	str	r2, [r4, #4]
 8004c14:	605c      	str	r4, [r3, #4]
 8004c16:	e7c9      	b.n	8004bac <_free_r+0x24>
 8004c18:	bd38      	pop	{r3, r4, r5, pc}
 8004c1a:	bf00      	nop
 8004c1c:	200004d4 	.word	0x200004d4

08004c20 <_malloc_r>:
 8004c20:	b570      	push	{r4, r5, r6, lr}
 8004c22:	1ccd      	adds	r5, r1, #3
 8004c24:	f025 0503 	bic.w	r5, r5, #3
 8004c28:	3508      	adds	r5, #8
 8004c2a:	2d0c      	cmp	r5, #12
 8004c2c:	bf38      	it	cc
 8004c2e:	250c      	movcc	r5, #12
 8004c30:	2d00      	cmp	r5, #0
 8004c32:	4606      	mov	r6, r0
 8004c34:	db01      	blt.n	8004c3a <_malloc_r+0x1a>
 8004c36:	42a9      	cmp	r1, r5
 8004c38:	d903      	bls.n	8004c42 <_malloc_r+0x22>
 8004c3a:	230c      	movs	r3, #12
 8004c3c:	6033      	str	r3, [r6, #0]
 8004c3e:	2000      	movs	r0, #0
 8004c40:	bd70      	pop	{r4, r5, r6, pc}
 8004c42:	f000 fd3b 	bl	80056bc <__malloc_lock>
 8004c46:	4a21      	ldr	r2, [pc, #132]	; (8004ccc <_malloc_r+0xac>)
 8004c48:	6814      	ldr	r4, [r2, #0]
 8004c4a:	4621      	mov	r1, r4
 8004c4c:	b991      	cbnz	r1, 8004c74 <_malloc_r+0x54>
 8004c4e:	4c20      	ldr	r4, [pc, #128]	; (8004cd0 <_malloc_r+0xb0>)
 8004c50:	6823      	ldr	r3, [r4, #0]
 8004c52:	b91b      	cbnz	r3, 8004c5c <_malloc_r+0x3c>
 8004c54:	4630      	mov	r0, r6
 8004c56:	f000 fc55 	bl	8005504 <_sbrk_r>
 8004c5a:	6020      	str	r0, [r4, #0]
 8004c5c:	4629      	mov	r1, r5
 8004c5e:	4630      	mov	r0, r6
 8004c60:	f000 fc50 	bl	8005504 <_sbrk_r>
 8004c64:	1c43      	adds	r3, r0, #1
 8004c66:	d124      	bne.n	8004cb2 <_malloc_r+0x92>
 8004c68:	230c      	movs	r3, #12
 8004c6a:	4630      	mov	r0, r6
 8004c6c:	6033      	str	r3, [r6, #0]
 8004c6e:	f000 fd26 	bl	80056be <__malloc_unlock>
 8004c72:	e7e4      	b.n	8004c3e <_malloc_r+0x1e>
 8004c74:	680b      	ldr	r3, [r1, #0]
 8004c76:	1b5b      	subs	r3, r3, r5
 8004c78:	d418      	bmi.n	8004cac <_malloc_r+0x8c>
 8004c7a:	2b0b      	cmp	r3, #11
 8004c7c:	d90f      	bls.n	8004c9e <_malloc_r+0x7e>
 8004c7e:	600b      	str	r3, [r1, #0]
 8004c80:	18cc      	adds	r4, r1, r3
 8004c82:	50cd      	str	r5, [r1, r3]
 8004c84:	4630      	mov	r0, r6
 8004c86:	f000 fd1a 	bl	80056be <__malloc_unlock>
 8004c8a:	f104 000b 	add.w	r0, r4, #11
 8004c8e:	1d23      	adds	r3, r4, #4
 8004c90:	f020 0007 	bic.w	r0, r0, #7
 8004c94:	1ac3      	subs	r3, r0, r3
 8004c96:	d0d3      	beq.n	8004c40 <_malloc_r+0x20>
 8004c98:	425a      	negs	r2, r3
 8004c9a:	50e2      	str	r2, [r4, r3]
 8004c9c:	e7d0      	b.n	8004c40 <_malloc_r+0x20>
 8004c9e:	684b      	ldr	r3, [r1, #4]
 8004ca0:	428c      	cmp	r4, r1
 8004ca2:	bf16      	itet	ne
 8004ca4:	6063      	strne	r3, [r4, #4]
 8004ca6:	6013      	streq	r3, [r2, #0]
 8004ca8:	460c      	movne	r4, r1
 8004caa:	e7eb      	b.n	8004c84 <_malloc_r+0x64>
 8004cac:	460c      	mov	r4, r1
 8004cae:	6849      	ldr	r1, [r1, #4]
 8004cb0:	e7cc      	b.n	8004c4c <_malloc_r+0x2c>
 8004cb2:	1cc4      	adds	r4, r0, #3
 8004cb4:	f024 0403 	bic.w	r4, r4, #3
 8004cb8:	42a0      	cmp	r0, r4
 8004cba:	d005      	beq.n	8004cc8 <_malloc_r+0xa8>
 8004cbc:	1a21      	subs	r1, r4, r0
 8004cbe:	4630      	mov	r0, r6
 8004cc0:	f000 fc20 	bl	8005504 <_sbrk_r>
 8004cc4:	3001      	adds	r0, #1
 8004cc6:	d0cf      	beq.n	8004c68 <_malloc_r+0x48>
 8004cc8:	6025      	str	r5, [r4, #0]
 8004cca:	e7db      	b.n	8004c84 <_malloc_r+0x64>
 8004ccc:	200004d4 	.word	0x200004d4
 8004cd0:	200004d8 	.word	0x200004d8

08004cd4 <__ssputs_r>:
 8004cd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004cd8:	688e      	ldr	r6, [r1, #8]
 8004cda:	4682      	mov	sl, r0
 8004cdc:	429e      	cmp	r6, r3
 8004cde:	460c      	mov	r4, r1
 8004ce0:	4690      	mov	r8, r2
 8004ce2:	4699      	mov	r9, r3
 8004ce4:	d837      	bhi.n	8004d56 <__ssputs_r+0x82>
 8004ce6:	898a      	ldrh	r2, [r1, #12]
 8004ce8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004cec:	d031      	beq.n	8004d52 <__ssputs_r+0x7e>
 8004cee:	2302      	movs	r3, #2
 8004cf0:	6825      	ldr	r5, [r4, #0]
 8004cf2:	6909      	ldr	r1, [r1, #16]
 8004cf4:	1a6f      	subs	r7, r5, r1
 8004cf6:	6965      	ldr	r5, [r4, #20]
 8004cf8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004cfc:	fb95 f5f3 	sdiv	r5, r5, r3
 8004d00:	f109 0301 	add.w	r3, r9, #1
 8004d04:	443b      	add	r3, r7
 8004d06:	429d      	cmp	r5, r3
 8004d08:	bf38      	it	cc
 8004d0a:	461d      	movcc	r5, r3
 8004d0c:	0553      	lsls	r3, r2, #21
 8004d0e:	d530      	bpl.n	8004d72 <__ssputs_r+0x9e>
 8004d10:	4629      	mov	r1, r5
 8004d12:	f7ff ff85 	bl	8004c20 <_malloc_r>
 8004d16:	4606      	mov	r6, r0
 8004d18:	b950      	cbnz	r0, 8004d30 <__ssputs_r+0x5c>
 8004d1a:	230c      	movs	r3, #12
 8004d1c:	f04f 30ff 	mov.w	r0, #4294967295
 8004d20:	f8ca 3000 	str.w	r3, [sl]
 8004d24:	89a3      	ldrh	r3, [r4, #12]
 8004d26:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004d2a:	81a3      	strh	r3, [r4, #12]
 8004d2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d30:	463a      	mov	r2, r7
 8004d32:	6921      	ldr	r1, [r4, #16]
 8004d34:	f000 fc9e 	bl	8005674 <memcpy>
 8004d38:	89a3      	ldrh	r3, [r4, #12]
 8004d3a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004d3e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004d42:	81a3      	strh	r3, [r4, #12]
 8004d44:	6126      	str	r6, [r4, #16]
 8004d46:	443e      	add	r6, r7
 8004d48:	6026      	str	r6, [r4, #0]
 8004d4a:	464e      	mov	r6, r9
 8004d4c:	6165      	str	r5, [r4, #20]
 8004d4e:	1bed      	subs	r5, r5, r7
 8004d50:	60a5      	str	r5, [r4, #8]
 8004d52:	454e      	cmp	r6, r9
 8004d54:	d900      	bls.n	8004d58 <__ssputs_r+0x84>
 8004d56:	464e      	mov	r6, r9
 8004d58:	4632      	mov	r2, r6
 8004d5a:	4641      	mov	r1, r8
 8004d5c:	6820      	ldr	r0, [r4, #0]
 8004d5e:	f000 fc94 	bl	800568a <memmove>
 8004d62:	68a3      	ldr	r3, [r4, #8]
 8004d64:	2000      	movs	r0, #0
 8004d66:	1b9b      	subs	r3, r3, r6
 8004d68:	60a3      	str	r3, [r4, #8]
 8004d6a:	6823      	ldr	r3, [r4, #0]
 8004d6c:	441e      	add	r6, r3
 8004d6e:	6026      	str	r6, [r4, #0]
 8004d70:	e7dc      	b.n	8004d2c <__ssputs_r+0x58>
 8004d72:	462a      	mov	r2, r5
 8004d74:	f000 fca4 	bl	80056c0 <_realloc_r>
 8004d78:	4606      	mov	r6, r0
 8004d7a:	2800      	cmp	r0, #0
 8004d7c:	d1e2      	bne.n	8004d44 <__ssputs_r+0x70>
 8004d7e:	6921      	ldr	r1, [r4, #16]
 8004d80:	4650      	mov	r0, sl
 8004d82:	f7ff ff01 	bl	8004b88 <_free_r>
 8004d86:	e7c8      	b.n	8004d1a <__ssputs_r+0x46>

08004d88 <_svfiprintf_r>:
 8004d88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d8c:	461d      	mov	r5, r3
 8004d8e:	898b      	ldrh	r3, [r1, #12]
 8004d90:	b09d      	sub	sp, #116	; 0x74
 8004d92:	061f      	lsls	r7, r3, #24
 8004d94:	4680      	mov	r8, r0
 8004d96:	460c      	mov	r4, r1
 8004d98:	4616      	mov	r6, r2
 8004d9a:	d50f      	bpl.n	8004dbc <_svfiprintf_r+0x34>
 8004d9c:	690b      	ldr	r3, [r1, #16]
 8004d9e:	b96b      	cbnz	r3, 8004dbc <_svfiprintf_r+0x34>
 8004da0:	2140      	movs	r1, #64	; 0x40
 8004da2:	f7ff ff3d 	bl	8004c20 <_malloc_r>
 8004da6:	6020      	str	r0, [r4, #0]
 8004da8:	6120      	str	r0, [r4, #16]
 8004daa:	b928      	cbnz	r0, 8004db8 <_svfiprintf_r+0x30>
 8004dac:	230c      	movs	r3, #12
 8004dae:	f8c8 3000 	str.w	r3, [r8]
 8004db2:	f04f 30ff 	mov.w	r0, #4294967295
 8004db6:	e0c8      	b.n	8004f4a <_svfiprintf_r+0x1c2>
 8004db8:	2340      	movs	r3, #64	; 0x40
 8004dba:	6163      	str	r3, [r4, #20]
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	9309      	str	r3, [sp, #36]	; 0x24
 8004dc0:	2320      	movs	r3, #32
 8004dc2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004dc6:	2330      	movs	r3, #48	; 0x30
 8004dc8:	f04f 0b01 	mov.w	fp, #1
 8004dcc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004dd0:	9503      	str	r5, [sp, #12]
 8004dd2:	4637      	mov	r7, r6
 8004dd4:	463d      	mov	r5, r7
 8004dd6:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004dda:	b10b      	cbz	r3, 8004de0 <_svfiprintf_r+0x58>
 8004ddc:	2b25      	cmp	r3, #37	; 0x25
 8004dde:	d13e      	bne.n	8004e5e <_svfiprintf_r+0xd6>
 8004de0:	ebb7 0a06 	subs.w	sl, r7, r6
 8004de4:	d00b      	beq.n	8004dfe <_svfiprintf_r+0x76>
 8004de6:	4653      	mov	r3, sl
 8004de8:	4632      	mov	r2, r6
 8004dea:	4621      	mov	r1, r4
 8004dec:	4640      	mov	r0, r8
 8004dee:	f7ff ff71 	bl	8004cd4 <__ssputs_r>
 8004df2:	3001      	adds	r0, #1
 8004df4:	f000 80a4 	beq.w	8004f40 <_svfiprintf_r+0x1b8>
 8004df8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004dfa:	4453      	add	r3, sl
 8004dfc:	9309      	str	r3, [sp, #36]	; 0x24
 8004dfe:	783b      	ldrb	r3, [r7, #0]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	f000 809d 	beq.w	8004f40 <_svfiprintf_r+0x1b8>
 8004e06:	2300      	movs	r3, #0
 8004e08:	f04f 32ff 	mov.w	r2, #4294967295
 8004e0c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004e10:	9304      	str	r3, [sp, #16]
 8004e12:	9307      	str	r3, [sp, #28]
 8004e14:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004e18:	931a      	str	r3, [sp, #104]	; 0x68
 8004e1a:	462f      	mov	r7, r5
 8004e1c:	2205      	movs	r2, #5
 8004e1e:	f817 1b01 	ldrb.w	r1, [r7], #1
 8004e22:	4850      	ldr	r0, [pc, #320]	; (8004f64 <_svfiprintf_r+0x1dc>)
 8004e24:	f000 fc18 	bl	8005658 <memchr>
 8004e28:	9b04      	ldr	r3, [sp, #16]
 8004e2a:	b9d0      	cbnz	r0, 8004e62 <_svfiprintf_r+0xda>
 8004e2c:	06d9      	lsls	r1, r3, #27
 8004e2e:	bf44      	itt	mi
 8004e30:	2220      	movmi	r2, #32
 8004e32:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004e36:	071a      	lsls	r2, r3, #28
 8004e38:	bf44      	itt	mi
 8004e3a:	222b      	movmi	r2, #43	; 0x2b
 8004e3c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004e40:	782a      	ldrb	r2, [r5, #0]
 8004e42:	2a2a      	cmp	r2, #42	; 0x2a
 8004e44:	d015      	beq.n	8004e72 <_svfiprintf_r+0xea>
 8004e46:	462f      	mov	r7, r5
 8004e48:	2000      	movs	r0, #0
 8004e4a:	250a      	movs	r5, #10
 8004e4c:	9a07      	ldr	r2, [sp, #28]
 8004e4e:	4639      	mov	r1, r7
 8004e50:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004e54:	3b30      	subs	r3, #48	; 0x30
 8004e56:	2b09      	cmp	r3, #9
 8004e58:	d94d      	bls.n	8004ef6 <_svfiprintf_r+0x16e>
 8004e5a:	b1b8      	cbz	r0, 8004e8c <_svfiprintf_r+0x104>
 8004e5c:	e00f      	b.n	8004e7e <_svfiprintf_r+0xf6>
 8004e5e:	462f      	mov	r7, r5
 8004e60:	e7b8      	b.n	8004dd4 <_svfiprintf_r+0x4c>
 8004e62:	4a40      	ldr	r2, [pc, #256]	; (8004f64 <_svfiprintf_r+0x1dc>)
 8004e64:	463d      	mov	r5, r7
 8004e66:	1a80      	subs	r0, r0, r2
 8004e68:	fa0b f000 	lsl.w	r0, fp, r0
 8004e6c:	4318      	orrs	r0, r3
 8004e6e:	9004      	str	r0, [sp, #16]
 8004e70:	e7d3      	b.n	8004e1a <_svfiprintf_r+0x92>
 8004e72:	9a03      	ldr	r2, [sp, #12]
 8004e74:	1d11      	adds	r1, r2, #4
 8004e76:	6812      	ldr	r2, [r2, #0]
 8004e78:	9103      	str	r1, [sp, #12]
 8004e7a:	2a00      	cmp	r2, #0
 8004e7c:	db01      	blt.n	8004e82 <_svfiprintf_r+0xfa>
 8004e7e:	9207      	str	r2, [sp, #28]
 8004e80:	e004      	b.n	8004e8c <_svfiprintf_r+0x104>
 8004e82:	4252      	negs	r2, r2
 8004e84:	f043 0302 	orr.w	r3, r3, #2
 8004e88:	9207      	str	r2, [sp, #28]
 8004e8a:	9304      	str	r3, [sp, #16]
 8004e8c:	783b      	ldrb	r3, [r7, #0]
 8004e8e:	2b2e      	cmp	r3, #46	; 0x2e
 8004e90:	d10c      	bne.n	8004eac <_svfiprintf_r+0x124>
 8004e92:	787b      	ldrb	r3, [r7, #1]
 8004e94:	2b2a      	cmp	r3, #42	; 0x2a
 8004e96:	d133      	bne.n	8004f00 <_svfiprintf_r+0x178>
 8004e98:	9b03      	ldr	r3, [sp, #12]
 8004e9a:	3702      	adds	r7, #2
 8004e9c:	1d1a      	adds	r2, r3, #4
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	9203      	str	r2, [sp, #12]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	bfb8      	it	lt
 8004ea6:	f04f 33ff 	movlt.w	r3, #4294967295
 8004eaa:	9305      	str	r3, [sp, #20]
 8004eac:	4d2e      	ldr	r5, [pc, #184]	; (8004f68 <_svfiprintf_r+0x1e0>)
 8004eae:	2203      	movs	r2, #3
 8004eb0:	7839      	ldrb	r1, [r7, #0]
 8004eb2:	4628      	mov	r0, r5
 8004eb4:	f000 fbd0 	bl	8005658 <memchr>
 8004eb8:	b138      	cbz	r0, 8004eca <_svfiprintf_r+0x142>
 8004eba:	2340      	movs	r3, #64	; 0x40
 8004ebc:	1b40      	subs	r0, r0, r5
 8004ebe:	fa03 f000 	lsl.w	r0, r3, r0
 8004ec2:	9b04      	ldr	r3, [sp, #16]
 8004ec4:	3701      	adds	r7, #1
 8004ec6:	4303      	orrs	r3, r0
 8004ec8:	9304      	str	r3, [sp, #16]
 8004eca:	7839      	ldrb	r1, [r7, #0]
 8004ecc:	2206      	movs	r2, #6
 8004ece:	4827      	ldr	r0, [pc, #156]	; (8004f6c <_svfiprintf_r+0x1e4>)
 8004ed0:	1c7e      	adds	r6, r7, #1
 8004ed2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004ed6:	f000 fbbf 	bl	8005658 <memchr>
 8004eda:	2800      	cmp	r0, #0
 8004edc:	d038      	beq.n	8004f50 <_svfiprintf_r+0x1c8>
 8004ede:	4b24      	ldr	r3, [pc, #144]	; (8004f70 <_svfiprintf_r+0x1e8>)
 8004ee0:	bb13      	cbnz	r3, 8004f28 <_svfiprintf_r+0x1a0>
 8004ee2:	9b03      	ldr	r3, [sp, #12]
 8004ee4:	3307      	adds	r3, #7
 8004ee6:	f023 0307 	bic.w	r3, r3, #7
 8004eea:	3308      	adds	r3, #8
 8004eec:	9303      	str	r3, [sp, #12]
 8004eee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ef0:	444b      	add	r3, r9
 8004ef2:	9309      	str	r3, [sp, #36]	; 0x24
 8004ef4:	e76d      	b.n	8004dd2 <_svfiprintf_r+0x4a>
 8004ef6:	fb05 3202 	mla	r2, r5, r2, r3
 8004efa:	2001      	movs	r0, #1
 8004efc:	460f      	mov	r7, r1
 8004efe:	e7a6      	b.n	8004e4e <_svfiprintf_r+0xc6>
 8004f00:	2300      	movs	r3, #0
 8004f02:	250a      	movs	r5, #10
 8004f04:	4619      	mov	r1, r3
 8004f06:	3701      	adds	r7, #1
 8004f08:	9305      	str	r3, [sp, #20]
 8004f0a:	4638      	mov	r0, r7
 8004f0c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004f10:	3a30      	subs	r2, #48	; 0x30
 8004f12:	2a09      	cmp	r2, #9
 8004f14:	d903      	bls.n	8004f1e <_svfiprintf_r+0x196>
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d0c8      	beq.n	8004eac <_svfiprintf_r+0x124>
 8004f1a:	9105      	str	r1, [sp, #20]
 8004f1c:	e7c6      	b.n	8004eac <_svfiprintf_r+0x124>
 8004f1e:	fb05 2101 	mla	r1, r5, r1, r2
 8004f22:	2301      	movs	r3, #1
 8004f24:	4607      	mov	r7, r0
 8004f26:	e7f0      	b.n	8004f0a <_svfiprintf_r+0x182>
 8004f28:	ab03      	add	r3, sp, #12
 8004f2a:	9300      	str	r3, [sp, #0]
 8004f2c:	4622      	mov	r2, r4
 8004f2e:	4b11      	ldr	r3, [pc, #68]	; (8004f74 <_svfiprintf_r+0x1ec>)
 8004f30:	a904      	add	r1, sp, #16
 8004f32:	4640      	mov	r0, r8
 8004f34:	f3af 8000 	nop.w
 8004f38:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004f3c:	4681      	mov	r9, r0
 8004f3e:	d1d6      	bne.n	8004eee <_svfiprintf_r+0x166>
 8004f40:	89a3      	ldrh	r3, [r4, #12]
 8004f42:	065b      	lsls	r3, r3, #25
 8004f44:	f53f af35 	bmi.w	8004db2 <_svfiprintf_r+0x2a>
 8004f48:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004f4a:	b01d      	add	sp, #116	; 0x74
 8004f4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f50:	ab03      	add	r3, sp, #12
 8004f52:	9300      	str	r3, [sp, #0]
 8004f54:	4622      	mov	r2, r4
 8004f56:	4b07      	ldr	r3, [pc, #28]	; (8004f74 <_svfiprintf_r+0x1ec>)
 8004f58:	a904      	add	r1, sp, #16
 8004f5a:	4640      	mov	r0, r8
 8004f5c:	f000 f9c0 	bl	80052e0 <_printf_i>
 8004f60:	e7ea      	b.n	8004f38 <_svfiprintf_r+0x1b0>
 8004f62:	bf00      	nop
 8004f64:	08006018 	.word	0x08006018
 8004f68:	0800601e 	.word	0x0800601e
 8004f6c:	08006022 	.word	0x08006022
 8004f70:	00000000 	.word	0x00000000
 8004f74:	08004cd5 	.word	0x08004cd5

08004f78 <__sfputc_r>:
 8004f78:	6893      	ldr	r3, [r2, #8]
 8004f7a:	b410      	push	{r4}
 8004f7c:	3b01      	subs	r3, #1
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	6093      	str	r3, [r2, #8]
 8004f82:	da07      	bge.n	8004f94 <__sfputc_r+0x1c>
 8004f84:	6994      	ldr	r4, [r2, #24]
 8004f86:	42a3      	cmp	r3, r4
 8004f88:	db01      	blt.n	8004f8e <__sfputc_r+0x16>
 8004f8a:	290a      	cmp	r1, #10
 8004f8c:	d102      	bne.n	8004f94 <__sfputc_r+0x1c>
 8004f8e:	bc10      	pop	{r4}
 8004f90:	f7ff bb5c 	b.w	800464c <__swbuf_r>
 8004f94:	6813      	ldr	r3, [r2, #0]
 8004f96:	1c58      	adds	r0, r3, #1
 8004f98:	6010      	str	r0, [r2, #0]
 8004f9a:	7019      	strb	r1, [r3, #0]
 8004f9c:	4608      	mov	r0, r1
 8004f9e:	bc10      	pop	{r4}
 8004fa0:	4770      	bx	lr

08004fa2 <__sfputs_r>:
 8004fa2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fa4:	4606      	mov	r6, r0
 8004fa6:	460f      	mov	r7, r1
 8004fa8:	4614      	mov	r4, r2
 8004faa:	18d5      	adds	r5, r2, r3
 8004fac:	42ac      	cmp	r4, r5
 8004fae:	d101      	bne.n	8004fb4 <__sfputs_r+0x12>
 8004fb0:	2000      	movs	r0, #0
 8004fb2:	e007      	b.n	8004fc4 <__sfputs_r+0x22>
 8004fb4:	463a      	mov	r2, r7
 8004fb6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004fba:	4630      	mov	r0, r6
 8004fbc:	f7ff ffdc 	bl	8004f78 <__sfputc_r>
 8004fc0:	1c43      	adds	r3, r0, #1
 8004fc2:	d1f3      	bne.n	8004fac <__sfputs_r+0xa>
 8004fc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004fc8 <_vfiprintf_r>:
 8004fc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fcc:	460c      	mov	r4, r1
 8004fce:	b09d      	sub	sp, #116	; 0x74
 8004fd0:	4617      	mov	r7, r2
 8004fd2:	461d      	mov	r5, r3
 8004fd4:	4606      	mov	r6, r0
 8004fd6:	b118      	cbz	r0, 8004fe0 <_vfiprintf_r+0x18>
 8004fd8:	6983      	ldr	r3, [r0, #24]
 8004fda:	b90b      	cbnz	r3, 8004fe0 <_vfiprintf_r+0x18>
 8004fdc:	f7ff fce6 	bl	80049ac <__sinit>
 8004fe0:	4b7c      	ldr	r3, [pc, #496]	; (80051d4 <_vfiprintf_r+0x20c>)
 8004fe2:	429c      	cmp	r4, r3
 8004fe4:	d158      	bne.n	8005098 <_vfiprintf_r+0xd0>
 8004fe6:	6874      	ldr	r4, [r6, #4]
 8004fe8:	89a3      	ldrh	r3, [r4, #12]
 8004fea:	0718      	lsls	r0, r3, #28
 8004fec:	d55e      	bpl.n	80050ac <_vfiprintf_r+0xe4>
 8004fee:	6923      	ldr	r3, [r4, #16]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d05b      	beq.n	80050ac <_vfiprintf_r+0xe4>
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	9309      	str	r3, [sp, #36]	; 0x24
 8004ff8:	2320      	movs	r3, #32
 8004ffa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004ffe:	2330      	movs	r3, #48	; 0x30
 8005000:	f04f 0b01 	mov.w	fp, #1
 8005004:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005008:	9503      	str	r5, [sp, #12]
 800500a:	46b8      	mov	r8, r7
 800500c:	4645      	mov	r5, r8
 800500e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8005012:	b10b      	cbz	r3, 8005018 <_vfiprintf_r+0x50>
 8005014:	2b25      	cmp	r3, #37	; 0x25
 8005016:	d154      	bne.n	80050c2 <_vfiprintf_r+0xfa>
 8005018:	ebb8 0a07 	subs.w	sl, r8, r7
 800501c:	d00b      	beq.n	8005036 <_vfiprintf_r+0x6e>
 800501e:	4653      	mov	r3, sl
 8005020:	463a      	mov	r2, r7
 8005022:	4621      	mov	r1, r4
 8005024:	4630      	mov	r0, r6
 8005026:	f7ff ffbc 	bl	8004fa2 <__sfputs_r>
 800502a:	3001      	adds	r0, #1
 800502c:	f000 80c2 	beq.w	80051b4 <_vfiprintf_r+0x1ec>
 8005030:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005032:	4453      	add	r3, sl
 8005034:	9309      	str	r3, [sp, #36]	; 0x24
 8005036:	f898 3000 	ldrb.w	r3, [r8]
 800503a:	2b00      	cmp	r3, #0
 800503c:	f000 80ba 	beq.w	80051b4 <_vfiprintf_r+0x1ec>
 8005040:	2300      	movs	r3, #0
 8005042:	f04f 32ff 	mov.w	r2, #4294967295
 8005046:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800504a:	9304      	str	r3, [sp, #16]
 800504c:	9307      	str	r3, [sp, #28]
 800504e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005052:	931a      	str	r3, [sp, #104]	; 0x68
 8005054:	46a8      	mov	r8, r5
 8005056:	2205      	movs	r2, #5
 8005058:	f818 1b01 	ldrb.w	r1, [r8], #1
 800505c:	485e      	ldr	r0, [pc, #376]	; (80051d8 <_vfiprintf_r+0x210>)
 800505e:	f000 fafb 	bl	8005658 <memchr>
 8005062:	9b04      	ldr	r3, [sp, #16]
 8005064:	bb78      	cbnz	r0, 80050c6 <_vfiprintf_r+0xfe>
 8005066:	06d9      	lsls	r1, r3, #27
 8005068:	bf44      	itt	mi
 800506a:	2220      	movmi	r2, #32
 800506c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005070:	071a      	lsls	r2, r3, #28
 8005072:	bf44      	itt	mi
 8005074:	222b      	movmi	r2, #43	; 0x2b
 8005076:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800507a:	782a      	ldrb	r2, [r5, #0]
 800507c:	2a2a      	cmp	r2, #42	; 0x2a
 800507e:	d02a      	beq.n	80050d6 <_vfiprintf_r+0x10e>
 8005080:	46a8      	mov	r8, r5
 8005082:	2000      	movs	r0, #0
 8005084:	250a      	movs	r5, #10
 8005086:	9a07      	ldr	r2, [sp, #28]
 8005088:	4641      	mov	r1, r8
 800508a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800508e:	3b30      	subs	r3, #48	; 0x30
 8005090:	2b09      	cmp	r3, #9
 8005092:	d969      	bls.n	8005168 <_vfiprintf_r+0x1a0>
 8005094:	b360      	cbz	r0, 80050f0 <_vfiprintf_r+0x128>
 8005096:	e024      	b.n	80050e2 <_vfiprintf_r+0x11a>
 8005098:	4b50      	ldr	r3, [pc, #320]	; (80051dc <_vfiprintf_r+0x214>)
 800509a:	429c      	cmp	r4, r3
 800509c:	d101      	bne.n	80050a2 <_vfiprintf_r+0xda>
 800509e:	68b4      	ldr	r4, [r6, #8]
 80050a0:	e7a2      	b.n	8004fe8 <_vfiprintf_r+0x20>
 80050a2:	4b4f      	ldr	r3, [pc, #316]	; (80051e0 <_vfiprintf_r+0x218>)
 80050a4:	429c      	cmp	r4, r3
 80050a6:	bf08      	it	eq
 80050a8:	68f4      	ldreq	r4, [r6, #12]
 80050aa:	e79d      	b.n	8004fe8 <_vfiprintf_r+0x20>
 80050ac:	4621      	mov	r1, r4
 80050ae:	4630      	mov	r0, r6
 80050b0:	f7ff fb1e 	bl	80046f0 <__swsetup_r>
 80050b4:	2800      	cmp	r0, #0
 80050b6:	d09d      	beq.n	8004ff4 <_vfiprintf_r+0x2c>
 80050b8:	f04f 30ff 	mov.w	r0, #4294967295
 80050bc:	b01d      	add	sp, #116	; 0x74
 80050be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050c2:	46a8      	mov	r8, r5
 80050c4:	e7a2      	b.n	800500c <_vfiprintf_r+0x44>
 80050c6:	4a44      	ldr	r2, [pc, #272]	; (80051d8 <_vfiprintf_r+0x210>)
 80050c8:	4645      	mov	r5, r8
 80050ca:	1a80      	subs	r0, r0, r2
 80050cc:	fa0b f000 	lsl.w	r0, fp, r0
 80050d0:	4318      	orrs	r0, r3
 80050d2:	9004      	str	r0, [sp, #16]
 80050d4:	e7be      	b.n	8005054 <_vfiprintf_r+0x8c>
 80050d6:	9a03      	ldr	r2, [sp, #12]
 80050d8:	1d11      	adds	r1, r2, #4
 80050da:	6812      	ldr	r2, [r2, #0]
 80050dc:	9103      	str	r1, [sp, #12]
 80050de:	2a00      	cmp	r2, #0
 80050e0:	db01      	blt.n	80050e6 <_vfiprintf_r+0x11e>
 80050e2:	9207      	str	r2, [sp, #28]
 80050e4:	e004      	b.n	80050f0 <_vfiprintf_r+0x128>
 80050e6:	4252      	negs	r2, r2
 80050e8:	f043 0302 	orr.w	r3, r3, #2
 80050ec:	9207      	str	r2, [sp, #28]
 80050ee:	9304      	str	r3, [sp, #16]
 80050f0:	f898 3000 	ldrb.w	r3, [r8]
 80050f4:	2b2e      	cmp	r3, #46	; 0x2e
 80050f6:	d10e      	bne.n	8005116 <_vfiprintf_r+0x14e>
 80050f8:	f898 3001 	ldrb.w	r3, [r8, #1]
 80050fc:	2b2a      	cmp	r3, #42	; 0x2a
 80050fe:	d138      	bne.n	8005172 <_vfiprintf_r+0x1aa>
 8005100:	9b03      	ldr	r3, [sp, #12]
 8005102:	f108 0802 	add.w	r8, r8, #2
 8005106:	1d1a      	adds	r2, r3, #4
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	9203      	str	r2, [sp, #12]
 800510c:	2b00      	cmp	r3, #0
 800510e:	bfb8      	it	lt
 8005110:	f04f 33ff 	movlt.w	r3, #4294967295
 8005114:	9305      	str	r3, [sp, #20]
 8005116:	4d33      	ldr	r5, [pc, #204]	; (80051e4 <_vfiprintf_r+0x21c>)
 8005118:	2203      	movs	r2, #3
 800511a:	f898 1000 	ldrb.w	r1, [r8]
 800511e:	4628      	mov	r0, r5
 8005120:	f000 fa9a 	bl	8005658 <memchr>
 8005124:	b140      	cbz	r0, 8005138 <_vfiprintf_r+0x170>
 8005126:	2340      	movs	r3, #64	; 0x40
 8005128:	1b40      	subs	r0, r0, r5
 800512a:	fa03 f000 	lsl.w	r0, r3, r0
 800512e:	9b04      	ldr	r3, [sp, #16]
 8005130:	f108 0801 	add.w	r8, r8, #1
 8005134:	4303      	orrs	r3, r0
 8005136:	9304      	str	r3, [sp, #16]
 8005138:	f898 1000 	ldrb.w	r1, [r8]
 800513c:	2206      	movs	r2, #6
 800513e:	482a      	ldr	r0, [pc, #168]	; (80051e8 <_vfiprintf_r+0x220>)
 8005140:	f108 0701 	add.w	r7, r8, #1
 8005144:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005148:	f000 fa86 	bl	8005658 <memchr>
 800514c:	2800      	cmp	r0, #0
 800514e:	d037      	beq.n	80051c0 <_vfiprintf_r+0x1f8>
 8005150:	4b26      	ldr	r3, [pc, #152]	; (80051ec <_vfiprintf_r+0x224>)
 8005152:	bb1b      	cbnz	r3, 800519c <_vfiprintf_r+0x1d4>
 8005154:	9b03      	ldr	r3, [sp, #12]
 8005156:	3307      	adds	r3, #7
 8005158:	f023 0307 	bic.w	r3, r3, #7
 800515c:	3308      	adds	r3, #8
 800515e:	9303      	str	r3, [sp, #12]
 8005160:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005162:	444b      	add	r3, r9
 8005164:	9309      	str	r3, [sp, #36]	; 0x24
 8005166:	e750      	b.n	800500a <_vfiprintf_r+0x42>
 8005168:	fb05 3202 	mla	r2, r5, r2, r3
 800516c:	2001      	movs	r0, #1
 800516e:	4688      	mov	r8, r1
 8005170:	e78a      	b.n	8005088 <_vfiprintf_r+0xc0>
 8005172:	2300      	movs	r3, #0
 8005174:	250a      	movs	r5, #10
 8005176:	4619      	mov	r1, r3
 8005178:	f108 0801 	add.w	r8, r8, #1
 800517c:	9305      	str	r3, [sp, #20]
 800517e:	4640      	mov	r0, r8
 8005180:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005184:	3a30      	subs	r2, #48	; 0x30
 8005186:	2a09      	cmp	r2, #9
 8005188:	d903      	bls.n	8005192 <_vfiprintf_r+0x1ca>
 800518a:	2b00      	cmp	r3, #0
 800518c:	d0c3      	beq.n	8005116 <_vfiprintf_r+0x14e>
 800518e:	9105      	str	r1, [sp, #20]
 8005190:	e7c1      	b.n	8005116 <_vfiprintf_r+0x14e>
 8005192:	fb05 2101 	mla	r1, r5, r1, r2
 8005196:	2301      	movs	r3, #1
 8005198:	4680      	mov	r8, r0
 800519a:	e7f0      	b.n	800517e <_vfiprintf_r+0x1b6>
 800519c:	ab03      	add	r3, sp, #12
 800519e:	9300      	str	r3, [sp, #0]
 80051a0:	4622      	mov	r2, r4
 80051a2:	4b13      	ldr	r3, [pc, #76]	; (80051f0 <_vfiprintf_r+0x228>)
 80051a4:	a904      	add	r1, sp, #16
 80051a6:	4630      	mov	r0, r6
 80051a8:	f3af 8000 	nop.w
 80051ac:	f1b0 3fff 	cmp.w	r0, #4294967295
 80051b0:	4681      	mov	r9, r0
 80051b2:	d1d5      	bne.n	8005160 <_vfiprintf_r+0x198>
 80051b4:	89a3      	ldrh	r3, [r4, #12]
 80051b6:	065b      	lsls	r3, r3, #25
 80051b8:	f53f af7e 	bmi.w	80050b8 <_vfiprintf_r+0xf0>
 80051bc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80051be:	e77d      	b.n	80050bc <_vfiprintf_r+0xf4>
 80051c0:	ab03      	add	r3, sp, #12
 80051c2:	9300      	str	r3, [sp, #0]
 80051c4:	4622      	mov	r2, r4
 80051c6:	4b0a      	ldr	r3, [pc, #40]	; (80051f0 <_vfiprintf_r+0x228>)
 80051c8:	a904      	add	r1, sp, #16
 80051ca:	4630      	mov	r0, r6
 80051cc:	f000 f888 	bl	80052e0 <_printf_i>
 80051d0:	e7ec      	b.n	80051ac <_vfiprintf_r+0x1e4>
 80051d2:	bf00      	nop
 80051d4:	08005fd8 	.word	0x08005fd8
 80051d8:	08006018 	.word	0x08006018
 80051dc:	08005ff8 	.word	0x08005ff8
 80051e0:	08005fb8 	.word	0x08005fb8
 80051e4:	0800601e 	.word	0x0800601e
 80051e8:	08006022 	.word	0x08006022
 80051ec:	00000000 	.word	0x00000000
 80051f0:	08004fa3 	.word	0x08004fa3

080051f4 <_printf_common>:
 80051f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80051f8:	4691      	mov	r9, r2
 80051fa:	461f      	mov	r7, r3
 80051fc:	688a      	ldr	r2, [r1, #8]
 80051fe:	690b      	ldr	r3, [r1, #16]
 8005200:	4606      	mov	r6, r0
 8005202:	4293      	cmp	r3, r2
 8005204:	bfb8      	it	lt
 8005206:	4613      	movlt	r3, r2
 8005208:	f8c9 3000 	str.w	r3, [r9]
 800520c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005210:	460c      	mov	r4, r1
 8005212:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005216:	b112      	cbz	r2, 800521e <_printf_common+0x2a>
 8005218:	3301      	adds	r3, #1
 800521a:	f8c9 3000 	str.w	r3, [r9]
 800521e:	6823      	ldr	r3, [r4, #0]
 8005220:	0699      	lsls	r1, r3, #26
 8005222:	bf42      	ittt	mi
 8005224:	f8d9 3000 	ldrmi.w	r3, [r9]
 8005228:	3302      	addmi	r3, #2
 800522a:	f8c9 3000 	strmi.w	r3, [r9]
 800522e:	6825      	ldr	r5, [r4, #0]
 8005230:	f015 0506 	ands.w	r5, r5, #6
 8005234:	d107      	bne.n	8005246 <_printf_common+0x52>
 8005236:	f104 0a19 	add.w	sl, r4, #25
 800523a:	68e3      	ldr	r3, [r4, #12]
 800523c:	f8d9 2000 	ldr.w	r2, [r9]
 8005240:	1a9b      	subs	r3, r3, r2
 8005242:	42ab      	cmp	r3, r5
 8005244:	dc29      	bgt.n	800529a <_printf_common+0xa6>
 8005246:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800524a:	6822      	ldr	r2, [r4, #0]
 800524c:	3300      	adds	r3, #0
 800524e:	bf18      	it	ne
 8005250:	2301      	movne	r3, #1
 8005252:	0692      	lsls	r2, r2, #26
 8005254:	d42e      	bmi.n	80052b4 <_printf_common+0xc0>
 8005256:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800525a:	4639      	mov	r1, r7
 800525c:	4630      	mov	r0, r6
 800525e:	47c0      	blx	r8
 8005260:	3001      	adds	r0, #1
 8005262:	d021      	beq.n	80052a8 <_printf_common+0xb4>
 8005264:	6823      	ldr	r3, [r4, #0]
 8005266:	68e5      	ldr	r5, [r4, #12]
 8005268:	f003 0306 	and.w	r3, r3, #6
 800526c:	2b04      	cmp	r3, #4
 800526e:	bf18      	it	ne
 8005270:	2500      	movne	r5, #0
 8005272:	f8d9 2000 	ldr.w	r2, [r9]
 8005276:	f04f 0900 	mov.w	r9, #0
 800527a:	bf08      	it	eq
 800527c:	1aad      	subeq	r5, r5, r2
 800527e:	68a3      	ldr	r3, [r4, #8]
 8005280:	6922      	ldr	r2, [r4, #16]
 8005282:	bf08      	it	eq
 8005284:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005288:	4293      	cmp	r3, r2
 800528a:	bfc4      	itt	gt
 800528c:	1a9b      	subgt	r3, r3, r2
 800528e:	18ed      	addgt	r5, r5, r3
 8005290:	341a      	adds	r4, #26
 8005292:	454d      	cmp	r5, r9
 8005294:	d11a      	bne.n	80052cc <_printf_common+0xd8>
 8005296:	2000      	movs	r0, #0
 8005298:	e008      	b.n	80052ac <_printf_common+0xb8>
 800529a:	2301      	movs	r3, #1
 800529c:	4652      	mov	r2, sl
 800529e:	4639      	mov	r1, r7
 80052a0:	4630      	mov	r0, r6
 80052a2:	47c0      	blx	r8
 80052a4:	3001      	adds	r0, #1
 80052a6:	d103      	bne.n	80052b0 <_printf_common+0xbc>
 80052a8:	f04f 30ff 	mov.w	r0, #4294967295
 80052ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052b0:	3501      	adds	r5, #1
 80052b2:	e7c2      	b.n	800523a <_printf_common+0x46>
 80052b4:	2030      	movs	r0, #48	; 0x30
 80052b6:	18e1      	adds	r1, r4, r3
 80052b8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80052bc:	1c5a      	adds	r2, r3, #1
 80052be:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80052c2:	4422      	add	r2, r4
 80052c4:	3302      	adds	r3, #2
 80052c6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80052ca:	e7c4      	b.n	8005256 <_printf_common+0x62>
 80052cc:	2301      	movs	r3, #1
 80052ce:	4622      	mov	r2, r4
 80052d0:	4639      	mov	r1, r7
 80052d2:	4630      	mov	r0, r6
 80052d4:	47c0      	blx	r8
 80052d6:	3001      	adds	r0, #1
 80052d8:	d0e6      	beq.n	80052a8 <_printf_common+0xb4>
 80052da:	f109 0901 	add.w	r9, r9, #1
 80052de:	e7d8      	b.n	8005292 <_printf_common+0x9e>

080052e0 <_printf_i>:
 80052e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80052e4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80052e8:	460c      	mov	r4, r1
 80052ea:	7e09      	ldrb	r1, [r1, #24]
 80052ec:	b085      	sub	sp, #20
 80052ee:	296e      	cmp	r1, #110	; 0x6e
 80052f0:	4617      	mov	r7, r2
 80052f2:	4606      	mov	r6, r0
 80052f4:	4698      	mov	r8, r3
 80052f6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80052f8:	f000 80b3 	beq.w	8005462 <_printf_i+0x182>
 80052fc:	d822      	bhi.n	8005344 <_printf_i+0x64>
 80052fe:	2963      	cmp	r1, #99	; 0x63
 8005300:	d036      	beq.n	8005370 <_printf_i+0x90>
 8005302:	d80a      	bhi.n	800531a <_printf_i+0x3a>
 8005304:	2900      	cmp	r1, #0
 8005306:	f000 80b9 	beq.w	800547c <_printf_i+0x19c>
 800530a:	2958      	cmp	r1, #88	; 0x58
 800530c:	f000 8083 	beq.w	8005416 <_printf_i+0x136>
 8005310:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005314:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8005318:	e032      	b.n	8005380 <_printf_i+0xa0>
 800531a:	2964      	cmp	r1, #100	; 0x64
 800531c:	d001      	beq.n	8005322 <_printf_i+0x42>
 800531e:	2969      	cmp	r1, #105	; 0x69
 8005320:	d1f6      	bne.n	8005310 <_printf_i+0x30>
 8005322:	6820      	ldr	r0, [r4, #0]
 8005324:	6813      	ldr	r3, [r2, #0]
 8005326:	0605      	lsls	r5, r0, #24
 8005328:	f103 0104 	add.w	r1, r3, #4
 800532c:	d52a      	bpl.n	8005384 <_printf_i+0xa4>
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	6011      	str	r1, [r2, #0]
 8005332:	2b00      	cmp	r3, #0
 8005334:	da03      	bge.n	800533e <_printf_i+0x5e>
 8005336:	222d      	movs	r2, #45	; 0x2d
 8005338:	425b      	negs	r3, r3
 800533a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800533e:	486f      	ldr	r0, [pc, #444]	; (80054fc <_printf_i+0x21c>)
 8005340:	220a      	movs	r2, #10
 8005342:	e039      	b.n	80053b8 <_printf_i+0xd8>
 8005344:	2973      	cmp	r1, #115	; 0x73
 8005346:	f000 809d 	beq.w	8005484 <_printf_i+0x1a4>
 800534a:	d808      	bhi.n	800535e <_printf_i+0x7e>
 800534c:	296f      	cmp	r1, #111	; 0x6f
 800534e:	d020      	beq.n	8005392 <_printf_i+0xb2>
 8005350:	2970      	cmp	r1, #112	; 0x70
 8005352:	d1dd      	bne.n	8005310 <_printf_i+0x30>
 8005354:	6823      	ldr	r3, [r4, #0]
 8005356:	f043 0320 	orr.w	r3, r3, #32
 800535a:	6023      	str	r3, [r4, #0]
 800535c:	e003      	b.n	8005366 <_printf_i+0x86>
 800535e:	2975      	cmp	r1, #117	; 0x75
 8005360:	d017      	beq.n	8005392 <_printf_i+0xb2>
 8005362:	2978      	cmp	r1, #120	; 0x78
 8005364:	d1d4      	bne.n	8005310 <_printf_i+0x30>
 8005366:	2378      	movs	r3, #120	; 0x78
 8005368:	4865      	ldr	r0, [pc, #404]	; (8005500 <_printf_i+0x220>)
 800536a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800536e:	e055      	b.n	800541c <_printf_i+0x13c>
 8005370:	6813      	ldr	r3, [r2, #0]
 8005372:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005376:	1d19      	adds	r1, r3, #4
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	6011      	str	r1, [r2, #0]
 800537c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005380:	2301      	movs	r3, #1
 8005382:	e08c      	b.n	800549e <_printf_i+0x1be>
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f010 0f40 	tst.w	r0, #64	; 0x40
 800538a:	6011      	str	r1, [r2, #0]
 800538c:	bf18      	it	ne
 800538e:	b21b      	sxthne	r3, r3
 8005390:	e7cf      	b.n	8005332 <_printf_i+0x52>
 8005392:	6813      	ldr	r3, [r2, #0]
 8005394:	6825      	ldr	r5, [r4, #0]
 8005396:	1d18      	adds	r0, r3, #4
 8005398:	6010      	str	r0, [r2, #0]
 800539a:	0628      	lsls	r0, r5, #24
 800539c:	d501      	bpl.n	80053a2 <_printf_i+0xc2>
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	e002      	b.n	80053a8 <_printf_i+0xc8>
 80053a2:	0668      	lsls	r0, r5, #25
 80053a4:	d5fb      	bpl.n	800539e <_printf_i+0xbe>
 80053a6:	881b      	ldrh	r3, [r3, #0]
 80053a8:	296f      	cmp	r1, #111	; 0x6f
 80053aa:	bf14      	ite	ne
 80053ac:	220a      	movne	r2, #10
 80053ae:	2208      	moveq	r2, #8
 80053b0:	4852      	ldr	r0, [pc, #328]	; (80054fc <_printf_i+0x21c>)
 80053b2:	2100      	movs	r1, #0
 80053b4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80053b8:	6865      	ldr	r5, [r4, #4]
 80053ba:	2d00      	cmp	r5, #0
 80053bc:	60a5      	str	r5, [r4, #8]
 80053be:	f2c0 8095 	blt.w	80054ec <_printf_i+0x20c>
 80053c2:	6821      	ldr	r1, [r4, #0]
 80053c4:	f021 0104 	bic.w	r1, r1, #4
 80053c8:	6021      	str	r1, [r4, #0]
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d13d      	bne.n	800544a <_printf_i+0x16a>
 80053ce:	2d00      	cmp	r5, #0
 80053d0:	f040 808e 	bne.w	80054f0 <_printf_i+0x210>
 80053d4:	4665      	mov	r5, ip
 80053d6:	2a08      	cmp	r2, #8
 80053d8:	d10b      	bne.n	80053f2 <_printf_i+0x112>
 80053da:	6823      	ldr	r3, [r4, #0]
 80053dc:	07db      	lsls	r3, r3, #31
 80053de:	d508      	bpl.n	80053f2 <_printf_i+0x112>
 80053e0:	6923      	ldr	r3, [r4, #16]
 80053e2:	6862      	ldr	r2, [r4, #4]
 80053e4:	429a      	cmp	r2, r3
 80053e6:	bfde      	ittt	le
 80053e8:	2330      	movle	r3, #48	; 0x30
 80053ea:	f805 3c01 	strble.w	r3, [r5, #-1]
 80053ee:	f105 35ff 	addle.w	r5, r5, #4294967295
 80053f2:	ebac 0305 	sub.w	r3, ip, r5
 80053f6:	6123      	str	r3, [r4, #16]
 80053f8:	f8cd 8000 	str.w	r8, [sp]
 80053fc:	463b      	mov	r3, r7
 80053fe:	aa03      	add	r2, sp, #12
 8005400:	4621      	mov	r1, r4
 8005402:	4630      	mov	r0, r6
 8005404:	f7ff fef6 	bl	80051f4 <_printf_common>
 8005408:	3001      	adds	r0, #1
 800540a:	d14d      	bne.n	80054a8 <_printf_i+0x1c8>
 800540c:	f04f 30ff 	mov.w	r0, #4294967295
 8005410:	b005      	add	sp, #20
 8005412:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005416:	4839      	ldr	r0, [pc, #228]	; (80054fc <_printf_i+0x21c>)
 8005418:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800541c:	6813      	ldr	r3, [r2, #0]
 800541e:	6821      	ldr	r1, [r4, #0]
 8005420:	1d1d      	adds	r5, r3, #4
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	6015      	str	r5, [r2, #0]
 8005426:	060a      	lsls	r2, r1, #24
 8005428:	d50b      	bpl.n	8005442 <_printf_i+0x162>
 800542a:	07ca      	lsls	r2, r1, #31
 800542c:	bf44      	itt	mi
 800542e:	f041 0120 	orrmi.w	r1, r1, #32
 8005432:	6021      	strmi	r1, [r4, #0]
 8005434:	b91b      	cbnz	r3, 800543e <_printf_i+0x15e>
 8005436:	6822      	ldr	r2, [r4, #0]
 8005438:	f022 0220 	bic.w	r2, r2, #32
 800543c:	6022      	str	r2, [r4, #0]
 800543e:	2210      	movs	r2, #16
 8005440:	e7b7      	b.n	80053b2 <_printf_i+0xd2>
 8005442:	064d      	lsls	r5, r1, #25
 8005444:	bf48      	it	mi
 8005446:	b29b      	uxthmi	r3, r3
 8005448:	e7ef      	b.n	800542a <_printf_i+0x14a>
 800544a:	4665      	mov	r5, ip
 800544c:	fbb3 f1f2 	udiv	r1, r3, r2
 8005450:	fb02 3311 	mls	r3, r2, r1, r3
 8005454:	5cc3      	ldrb	r3, [r0, r3]
 8005456:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800545a:	460b      	mov	r3, r1
 800545c:	2900      	cmp	r1, #0
 800545e:	d1f5      	bne.n	800544c <_printf_i+0x16c>
 8005460:	e7b9      	b.n	80053d6 <_printf_i+0xf6>
 8005462:	6813      	ldr	r3, [r2, #0]
 8005464:	6825      	ldr	r5, [r4, #0]
 8005466:	1d18      	adds	r0, r3, #4
 8005468:	6961      	ldr	r1, [r4, #20]
 800546a:	6010      	str	r0, [r2, #0]
 800546c:	0628      	lsls	r0, r5, #24
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	d501      	bpl.n	8005476 <_printf_i+0x196>
 8005472:	6019      	str	r1, [r3, #0]
 8005474:	e002      	b.n	800547c <_printf_i+0x19c>
 8005476:	066a      	lsls	r2, r5, #25
 8005478:	d5fb      	bpl.n	8005472 <_printf_i+0x192>
 800547a:	8019      	strh	r1, [r3, #0]
 800547c:	2300      	movs	r3, #0
 800547e:	4665      	mov	r5, ip
 8005480:	6123      	str	r3, [r4, #16]
 8005482:	e7b9      	b.n	80053f8 <_printf_i+0x118>
 8005484:	6813      	ldr	r3, [r2, #0]
 8005486:	1d19      	adds	r1, r3, #4
 8005488:	6011      	str	r1, [r2, #0]
 800548a:	681d      	ldr	r5, [r3, #0]
 800548c:	6862      	ldr	r2, [r4, #4]
 800548e:	2100      	movs	r1, #0
 8005490:	4628      	mov	r0, r5
 8005492:	f000 f8e1 	bl	8005658 <memchr>
 8005496:	b108      	cbz	r0, 800549c <_printf_i+0x1bc>
 8005498:	1b40      	subs	r0, r0, r5
 800549a:	6060      	str	r0, [r4, #4]
 800549c:	6863      	ldr	r3, [r4, #4]
 800549e:	6123      	str	r3, [r4, #16]
 80054a0:	2300      	movs	r3, #0
 80054a2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80054a6:	e7a7      	b.n	80053f8 <_printf_i+0x118>
 80054a8:	6923      	ldr	r3, [r4, #16]
 80054aa:	462a      	mov	r2, r5
 80054ac:	4639      	mov	r1, r7
 80054ae:	4630      	mov	r0, r6
 80054b0:	47c0      	blx	r8
 80054b2:	3001      	adds	r0, #1
 80054b4:	d0aa      	beq.n	800540c <_printf_i+0x12c>
 80054b6:	6823      	ldr	r3, [r4, #0]
 80054b8:	079b      	lsls	r3, r3, #30
 80054ba:	d413      	bmi.n	80054e4 <_printf_i+0x204>
 80054bc:	68e0      	ldr	r0, [r4, #12]
 80054be:	9b03      	ldr	r3, [sp, #12]
 80054c0:	4298      	cmp	r0, r3
 80054c2:	bfb8      	it	lt
 80054c4:	4618      	movlt	r0, r3
 80054c6:	e7a3      	b.n	8005410 <_printf_i+0x130>
 80054c8:	2301      	movs	r3, #1
 80054ca:	464a      	mov	r2, r9
 80054cc:	4639      	mov	r1, r7
 80054ce:	4630      	mov	r0, r6
 80054d0:	47c0      	blx	r8
 80054d2:	3001      	adds	r0, #1
 80054d4:	d09a      	beq.n	800540c <_printf_i+0x12c>
 80054d6:	3501      	adds	r5, #1
 80054d8:	68e3      	ldr	r3, [r4, #12]
 80054da:	9a03      	ldr	r2, [sp, #12]
 80054dc:	1a9b      	subs	r3, r3, r2
 80054de:	42ab      	cmp	r3, r5
 80054e0:	dcf2      	bgt.n	80054c8 <_printf_i+0x1e8>
 80054e2:	e7eb      	b.n	80054bc <_printf_i+0x1dc>
 80054e4:	2500      	movs	r5, #0
 80054e6:	f104 0919 	add.w	r9, r4, #25
 80054ea:	e7f5      	b.n	80054d8 <_printf_i+0x1f8>
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d1ac      	bne.n	800544a <_printf_i+0x16a>
 80054f0:	7803      	ldrb	r3, [r0, #0]
 80054f2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80054f6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80054fa:	e76c      	b.n	80053d6 <_printf_i+0xf6>
 80054fc:	08006029 	.word	0x08006029
 8005500:	0800603a 	.word	0x0800603a

08005504 <_sbrk_r>:
 8005504:	b538      	push	{r3, r4, r5, lr}
 8005506:	2300      	movs	r3, #0
 8005508:	4c05      	ldr	r4, [pc, #20]	; (8005520 <_sbrk_r+0x1c>)
 800550a:	4605      	mov	r5, r0
 800550c:	4608      	mov	r0, r1
 800550e:	6023      	str	r3, [r4, #0]
 8005510:	f7fb fb28 	bl	8000b64 <_sbrk>
 8005514:	1c43      	adds	r3, r0, #1
 8005516:	d102      	bne.n	800551e <_sbrk_r+0x1a>
 8005518:	6823      	ldr	r3, [r4, #0]
 800551a:	b103      	cbz	r3, 800551e <_sbrk_r+0x1a>
 800551c:	602b      	str	r3, [r5, #0]
 800551e:	bd38      	pop	{r3, r4, r5, pc}
 8005520:	20000724 	.word	0x20000724

08005524 <__sread>:
 8005524:	b510      	push	{r4, lr}
 8005526:	460c      	mov	r4, r1
 8005528:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800552c:	f000 f8ee 	bl	800570c <_read_r>
 8005530:	2800      	cmp	r0, #0
 8005532:	bfab      	itete	ge
 8005534:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005536:	89a3      	ldrhlt	r3, [r4, #12]
 8005538:	181b      	addge	r3, r3, r0
 800553a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800553e:	bfac      	ite	ge
 8005540:	6563      	strge	r3, [r4, #84]	; 0x54
 8005542:	81a3      	strhlt	r3, [r4, #12]
 8005544:	bd10      	pop	{r4, pc}

08005546 <__swrite>:
 8005546:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800554a:	461f      	mov	r7, r3
 800554c:	898b      	ldrh	r3, [r1, #12]
 800554e:	4605      	mov	r5, r0
 8005550:	05db      	lsls	r3, r3, #23
 8005552:	460c      	mov	r4, r1
 8005554:	4616      	mov	r6, r2
 8005556:	d505      	bpl.n	8005564 <__swrite+0x1e>
 8005558:	2302      	movs	r3, #2
 800555a:	2200      	movs	r2, #0
 800555c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005560:	f000 f868 	bl	8005634 <_lseek_r>
 8005564:	89a3      	ldrh	r3, [r4, #12]
 8005566:	4632      	mov	r2, r6
 8005568:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800556c:	81a3      	strh	r3, [r4, #12]
 800556e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005572:	463b      	mov	r3, r7
 8005574:	4628      	mov	r0, r5
 8005576:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800557a:	f000 b817 	b.w	80055ac <_write_r>

0800557e <__sseek>:
 800557e:	b510      	push	{r4, lr}
 8005580:	460c      	mov	r4, r1
 8005582:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005586:	f000 f855 	bl	8005634 <_lseek_r>
 800558a:	1c43      	adds	r3, r0, #1
 800558c:	89a3      	ldrh	r3, [r4, #12]
 800558e:	bf15      	itete	ne
 8005590:	6560      	strne	r0, [r4, #84]	; 0x54
 8005592:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005596:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800559a:	81a3      	strheq	r3, [r4, #12]
 800559c:	bf18      	it	ne
 800559e:	81a3      	strhne	r3, [r4, #12]
 80055a0:	bd10      	pop	{r4, pc}

080055a2 <__sclose>:
 80055a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80055a6:	f000 b813 	b.w	80055d0 <_close_r>
	...

080055ac <_write_r>:
 80055ac:	b538      	push	{r3, r4, r5, lr}
 80055ae:	4605      	mov	r5, r0
 80055b0:	4608      	mov	r0, r1
 80055b2:	4611      	mov	r1, r2
 80055b4:	2200      	movs	r2, #0
 80055b6:	4c05      	ldr	r4, [pc, #20]	; (80055cc <_write_r+0x20>)
 80055b8:	6022      	str	r2, [r4, #0]
 80055ba:	461a      	mov	r2, r3
 80055bc:	f7fb fa85 	bl	8000aca <_write>
 80055c0:	1c43      	adds	r3, r0, #1
 80055c2:	d102      	bne.n	80055ca <_write_r+0x1e>
 80055c4:	6823      	ldr	r3, [r4, #0]
 80055c6:	b103      	cbz	r3, 80055ca <_write_r+0x1e>
 80055c8:	602b      	str	r3, [r5, #0]
 80055ca:	bd38      	pop	{r3, r4, r5, pc}
 80055cc:	20000724 	.word	0x20000724

080055d0 <_close_r>:
 80055d0:	b538      	push	{r3, r4, r5, lr}
 80055d2:	2300      	movs	r3, #0
 80055d4:	4c05      	ldr	r4, [pc, #20]	; (80055ec <_close_r+0x1c>)
 80055d6:	4605      	mov	r5, r0
 80055d8:	4608      	mov	r0, r1
 80055da:	6023      	str	r3, [r4, #0]
 80055dc:	f7fb fa91 	bl	8000b02 <_close>
 80055e0:	1c43      	adds	r3, r0, #1
 80055e2:	d102      	bne.n	80055ea <_close_r+0x1a>
 80055e4:	6823      	ldr	r3, [r4, #0]
 80055e6:	b103      	cbz	r3, 80055ea <_close_r+0x1a>
 80055e8:	602b      	str	r3, [r5, #0]
 80055ea:	bd38      	pop	{r3, r4, r5, pc}
 80055ec:	20000724 	.word	0x20000724

080055f0 <_fstat_r>:
 80055f0:	b538      	push	{r3, r4, r5, lr}
 80055f2:	2300      	movs	r3, #0
 80055f4:	4c06      	ldr	r4, [pc, #24]	; (8005610 <_fstat_r+0x20>)
 80055f6:	4605      	mov	r5, r0
 80055f8:	4608      	mov	r0, r1
 80055fa:	4611      	mov	r1, r2
 80055fc:	6023      	str	r3, [r4, #0]
 80055fe:	f7fb fa8b 	bl	8000b18 <_fstat>
 8005602:	1c43      	adds	r3, r0, #1
 8005604:	d102      	bne.n	800560c <_fstat_r+0x1c>
 8005606:	6823      	ldr	r3, [r4, #0]
 8005608:	b103      	cbz	r3, 800560c <_fstat_r+0x1c>
 800560a:	602b      	str	r3, [r5, #0]
 800560c:	bd38      	pop	{r3, r4, r5, pc}
 800560e:	bf00      	nop
 8005610:	20000724 	.word	0x20000724

08005614 <_isatty_r>:
 8005614:	b538      	push	{r3, r4, r5, lr}
 8005616:	2300      	movs	r3, #0
 8005618:	4c05      	ldr	r4, [pc, #20]	; (8005630 <_isatty_r+0x1c>)
 800561a:	4605      	mov	r5, r0
 800561c:	4608      	mov	r0, r1
 800561e:	6023      	str	r3, [r4, #0]
 8005620:	f7fb fa89 	bl	8000b36 <_isatty>
 8005624:	1c43      	adds	r3, r0, #1
 8005626:	d102      	bne.n	800562e <_isatty_r+0x1a>
 8005628:	6823      	ldr	r3, [r4, #0]
 800562a:	b103      	cbz	r3, 800562e <_isatty_r+0x1a>
 800562c:	602b      	str	r3, [r5, #0]
 800562e:	bd38      	pop	{r3, r4, r5, pc}
 8005630:	20000724 	.word	0x20000724

08005634 <_lseek_r>:
 8005634:	b538      	push	{r3, r4, r5, lr}
 8005636:	4605      	mov	r5, r0
 8005638:	4608      	mov	r0, r1
 800563a:	4611      	mov	r1, r2
 800563c:	2200      	movs	r2, #0
 800563e:	4c05      	ldr	r4, [pc, #20]	; (8005654 <_lseek_r+0x20>)
 8005640:	6022      	str	r2, [r4, #0]
 8005642:	461a      	mov	r2, r3
 8005644:	f7fb fa81 	bl	8000b4a <_lseek>
 8005648:	1c43      	adds	r3, r0, #1
 800564a:	d102      	bne.n	8005652 <_lseek_r+0x1e>
 800564c:	6823      	ldr	r3, [r4, #0]
 800564e:	b103      	cbz	r3, 8005652 <_lseek_r+0x1e>
 8005650:	602b      	str	r3, [r5, #0]
 8005652:	bd38      	pop	{r3, r4, r5, pc}
 8005654:	20000724 	.word	0x20000724

08005658 <memchr>:
 8005658:	b510      	push	{r4, lr}
 800565a:	b2c9      	uxtb	r1, r1
 800565c:	4402      	add	r2, r0
 800565e:	4290      	cmp	r0, r2
 8005660:	4603      	mov	r3, r0
 8005662:	d101      	bne.n	8005668 <memchr+0x10>
 8005664:	2300      	movs	r3, #0
 8005666:	e003      	b.n	8005670 <memchr+0x18>
 8005668:	781c      	ldrb	r4, [r3, #0]
 800566a:	3001      	adds	r0, #1
 800566c:	428c      	cmp	r4, r1
 800566e:	d1f6      	bne.n	800565e <memchr+0x6>
 8005670:	4618      	mov	r0, r3
 8005672:	bd10      	pop	{r4, pc}

08005674 <memcpy>:
 8005674:	b510      	push	{r4, lr}
 8005676:	1e43      	subs	r3, r0, #1
 8005678:	440a      	add	r2, r1
 800567a:	4291      	cmp	r1, r2
 800567c:	d100      	bne.n	8005680 <memcpy+0xc>
 800567e:	bd10      	pop	{r4, pc}
 8005680:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005684:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005688:	e7f7      	b.n	800567a <memcpy+0x6>

0800568a <memmove>:
 800568a:	4288      	cmp	r0, r1
 800568c:	b510      	push	{r4, lr}
 800568e:	eb01 0302 	add.w	r3, r1, r2
 8005692:	d807      	bhi.n	80056a4 <memmove+0x1a>
 8005694:	1e42      	subs	r2, r0, #1
 8005696:	4299      	cmp	r1, r3
 8005698:	d00a      	beq.n	80056b0 <memmove+0x26>
 800569a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800569e:	f802 4f01 	strb.w	r4, [r2, #1]!
 80056a2:	e7f8      	b.n	8005696 <memmove+0xc>
 80056a4:	4283      	cmp	r3, r0
 80056a6:	d9f5      	bls.n	8005694 <memmove+0xa>
 80056a8:	1881      	adds	r1, r0, r2
 80056aa:	1ad2      	subs	r2, r2, r3
 80056ac:	42d3      	cmn	r3, r2
 80056ae:	d100      	bne.n	80056b2 <memmove+0x28>
 80056b0:	bd10      	pop	{r4, pc}
 80056b2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80056b6:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80056ba:	e7f7      	b.n	80056ac <memmove+0x22>

080056bc <__malloc_lock>:
 80056bc:	4770      	bx	lr

080056be <__malloc_unlock>:
 80056be:	4770      	bx	lr

080056c0 <_realloc_r>:
 80056c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056c2:	4607      	mov	r7, r0
 80056c4:	4614      	mov	r4, r2
 80056c6:	460e      	mov	r6, r1
 80056c8:	b921      	cbnz	r1, 80056d4 <_realloc_r+0x14>
 80056ca:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80056ce:	4611      	mov	r1, r2
 80056d0:	f7ff baa6 	b.w	8004c20 <_malloc_r>
 80056d4:	b922      	cbnz	r2, 80056e0 <_realloc_r+0x20>
 80056d6:	f7ff fa57 	bl	8004b88 <_free_r>
 80056da:	4625      	mov	r5, r4
 80056dc:	4628      	mov	r0, r5
 80056de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80056e0:	f000 f826 	bl	8005730 <_malloc_usable_size_r>
 80056e4:	42a0      	cmp	r0, r4
 80056e6:	d20f      	bcs.n	8005708 <_realloc_r+0x48>
 80056e8:	4621      	mov	r1, r4
 80056ea:	4638      	mov	r0, r7
 80056ec:	f7ff fa98 	bl	8004c20 <_malloc_r>
 80056f0:	4605      	mov	r5, r0
 80056f2:	2800      	cmp	r0, #0
 80056f4:	d0f2      	beq.n	80056dc <_realloc_r+0x1c>
 80056f6:	4631      	mov	r1, r6
 80056f8:	4622      	mov	r2, r4
 80056fa:	f7ff ffbb 	bl	8005674 <memcpy>
 80056fe:	4631      	mov	r1, r6
 8005700:	4638      	mov	r0, r7
 8005702:	f7ff fa41 	bl	8004b88 <_free_r>
 8005706:	e7e9      	b.n	80056dc <_realloc_r+0x1c>
 8005708:	4635      	mov	r5, r6
 800570a:	e7e7      	b.n	80056dc <_realloc_r+0x1c>

0800570c <_read_r>:
 800570c:	b538      	push	{r3, r4, r5, lr}
 800570e:	4605      	mov	r5, r0
 8005710:	4608      	mov	r0, r1
 8005712:	4611      	mov	r1, r2
 8005714:	2200      	movs	r2, #0
 8005716:	4c05      	ldr	r4, [pc, #20]	; (800572c <_read_r+0x20>)
 8005718:	6022      	str	r2, [r4, #0]
 800571a:	461a      	mov	r2, r3
 800571c:	f7fb f9b8 	bl	8000a90 <_read>
 8005720:	1c43      	adds	r3, r0, #1
 8005722:	d102      	bne.n	800572a <_read_r+0x1e>
 8005724:	6823      	ldr	r3, [r4, #0]
 8005726:	b103      	cbz	r3, 800572a <_read_r+0x1e>
 8005728:	602b      	str	r3, [r5, #0]
 800572a:	bd38      	pop	{r3, r4, r5, pc}
 800572c:	20000724 	.word	0x20000724

08005730 <_malloc_usable_size_r>:
 8005730:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005734:	1f18      	subs	r0, r3, #4
 8005736:	2b00      	cmp	r3, #0
 8005738:	bfbc      	itt	lt
 800573a:	580b      	ldrlt	r3, [r1, r0]
 800573c:	18c0      	addlt	r0, r0, r3
 800573e:	4770      	bx	lr

08005740 <_init>:
 8005740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005742:	bf00      	nop
 8005744:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005746:	bc08      	pop	{r3}
 8005748:	469e      	mov	lr, r3
 800574a:	4770      	bx	lr

0800574c <_fini>:
 800574c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800574e:	bf00      	nop
 8005750:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005752:	bc08      	pop	{r3}
 8005754:	469e      	mov	lr, r3
 8005756:	4770      	bx	lr
