// Seed: 1122158804
module module_0;
  always id_1 = id_1;
  assign id_1 = 1;
  module_2 modCall_1 (
      id_1,
      id_1
  );
  assign id_1 = id_1;
  wire id_2;
endmodule
module module_1 (
    input  wand id_0,
    output tri1 id_1,
    input  tri0 id_2,
    output wand id_3,
    input  tri  id_4
);
  assign id_1 = id_4;
  module_0 modCall_1 ();
  reg id_6;
  always id_6 <= 1;
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
  final $display;
  assign id_1 = (1'b0);
  wire id_4;
endmodule
