{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727151176403 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727151176404 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 24 01:12:56 2024 " "Processing started: Tue Sep 24 01:12:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727151176404 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151176404 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off elevador_v2 -c elevador_v2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off elevador_v2 -c elevador_v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151176404 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727151176989 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727151176989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_golden_top " "Found entity 1: DE1_SOC_golden_top" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727151185680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185680 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "elevador_v2.sv(99) " "Verilog HDL information at elevador_v2.sv(99): always construct contains both blocking and non-blocking assignments" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 99 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727151185683 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "elevador_v2.sv(1009) " "Verilog HDL information at elevador_v2.sv(1009): always construct contains both blocking and non-blocking assignments" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1009 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727151185684 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "elevador_v2.sv(1640) " "Verilog HDL information at elevador_v2.sv(1640): always construct contains both blocking and non-blocking assignments" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1640 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727151185685 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "elevador_v2.sv(1784) " "Verilog HDL information at elevador_v2.sv(1784): always construct contains both blocking and non-blocking assignments" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1784 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727151185686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elevador_v2.sv 5 4 " "Found 5 design units, including 4 entities, in source file elevador_v2.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_functions (SystemVerilog) " "Found design unit 1: my_functions (SystemVerilog)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727151185687 ""} { "Info" "ISGN_ENTITY_NAME" "1 elevador " "Found entity 1: elevador" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727151185687 ""} { "Info" "ISGN_ENTITY_NAME" "2 divfreq " "Found entity 2: divfreq" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 840 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727151185687 ""} { "Info" "ISGN_ENTITY_NAME" "3 controladora " "Found entity 3: controladora" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 912 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727151185687 ""} { "Info" "ISGN_ENTITY_NAME" "4 seq_pavimento " "Found entity 4: seq_pavimento" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1775 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727151185687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185687 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "controladora.sv " "Can't analyze file -- file controladora.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1727151185691 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E1A DE1_SOC_golden_top.v(291) " "Verilog HDL Implicit Net warning at DE1_SOC_golden_top.v(291): created implicit net for \"E1A\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 291 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727151185692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E2A DE1_SOC_golden_top.v(292) " "Verilog HDL Implicit Net warning at DE1_SOC_golden_top.v(292): created implicit net for \"E2A\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 292 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727151185692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E3A DE1_SOC_golden_top.v(293) " "Verilog HDL Implicit Net warning at DE1_SOC_golden_top.v(293): created implicit net for \"E3A\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 293 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727151185692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E4A DE1_SOC_golden_top.v(294) " "Verilog HDL Implicit Net warning at DE1_SOC_golden_top.v(294): created implicit net for \"E4A\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 294 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727151185692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E5A DE1_SOC_golden_top.v(295) " "Verilog HDL Implicit Net warning at DE1_SOC_golden_top.v(295): created implicit net for \"E5A\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 295 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727151185692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E1B DE1_SOC_golden_top.v(327) " "Verilog HDL Implicit Net warning at DE1_SOC_golden_top.v(327): created implicit net for \"E1B\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 327 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727151185692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E2B DE1_SOC_golden_top.v(328) " "Verilog HDL Implicit Net warning at DE1_SOC_golden_top.v(328): created implicit net for \"E2B\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 328 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727151185692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E3B DE1_SOC_golden_top.v(329) " "Verilog HDL Implicit Net warning at DE1_SOC_golden_top.v(329): created implicit net for \"E3B\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 329 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727151185692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E4B DE1_SOC_golden_top.v(330) " "Verilog HDL Implicit Net warning at DE1_SOC_golden_top.v(330): created implicit net for \"E4B\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 330 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727151185692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E5B DE1_SOC_golden_top.v(331) " "Verilog HDL Implicit Net warning at DE1_SOC_golden_top.v(331): created implicit net for \"E5B\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 331 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727151185692 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SOC_golden_top " "Elaborating entity \"DE1_SOC_golden_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727151185748 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE1_SOC_golden_top.v(100) " "Output port \"DRAM_ADDR\" at DE1_SOC_golden_top.v(100) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727151185750 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE1_SOC_golden_top.v(101) " "Output port \"DRAM_BA\" at DE1_SOC_golden_top.v(101) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 101 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727151185750 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE1_SOC_golden_top.v(237) " "Output port \"VGA_B\" at DE1_SOC_golden_top.v(237) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 237 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727151185750 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE1_SOC_golden_top.v(240) " "Output port \"VGA_G\" at DE1_SOC_golden_top.v(240) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 240 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727151185750 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE1_SOC_golden_top.v(242) " "Output port \"VGA_R\" at DE1_SOC_golden_top.v(242) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 242 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727151185750 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST DE1_SOC_golden_top.v(59) " "Output port \"ADC_CONVST\" at DE1_SOC_golden_top.v(59) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727151185750 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN DE1_SOC_golden_top.v(60) " "Output port \"ADC_DIN\" at DE1_SOC_golden_top.v(60) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727151185750 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE1_SOC_golden_top.v(62) " "Output port \"ADC_SCLK\" at DE1_SOC_golden_top.v(62) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727151185750 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE1_SOC_golden_top.v(72) " "Output port \"AUD_DACDAT\" at DE1_SOC_golden_top.v(72) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727151185750 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK DE1_SOC_golden_top.v(74) " "Output port \"AUD_XCK\" at DE1_SOC_golden_top.v(74) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727151185750 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE1_SOC_golden_top.v(102) " "Output port \"DRAM_CAS_N\" at DE1_SOC_golden_top.v(102) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727151185750 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE1_SOC_golden_top.v(103) " "Output port \"DRAM_CKE\" at DE1_SOC_golden_top.v(103) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 103 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727151185750 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE1_SOC_golden_top.v(104) " "Output port \"DRAM_CLK\" at DE1_SOC_golden_top.v(104) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 104 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727151185751 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE1_SOC_golden_top.v(105) " "Output port \"DRAM_CS_N\" at DE1_SOC_golden_top.v(105) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727151185751 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE1_SOC_golden_top.v(107) " "Output port \"DRAM_LDQM\" at DE1_SOC_golden_top.v(107) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727151185751 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE1_SOC_golden_top.v(108) " "Output port \"DRAM_RAS_N\" at DE1_SOC_golden_top.v(108) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727151185751 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE1_SOC_golden_top.v(109) " "Output port \"DRAM_UDQM\" at DE1_SOC_golden_top.v(109) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 109 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727151185751 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE1_SOC_golden_top.v(110) " "Output port \"DRAM_WE_N\" at DE1_SOC_golden_top.v(110) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727151185751 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL DE1_SOC_golden_top.v(115) " "Output port \"FAN_CTRL\" at DE1_SOC_golden_top.v(115) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 115 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727151185751 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK DE1_SOC_golden_top.v(120) " "Output port \"FPGA_I2C_SCLK\" at DE1_SOC_golden_top.v(120) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 120 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727151185751 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE1_SOC_golden_top.v(200) " "Output port \"IRDA_TXD\" at DE1_SOC_golden_top.v(200) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 200 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727151185751 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N DE1_SOC_golden_top.v(231) " "Output port \"TD_RESET_N\" at DE1_SOC_golden_top.v(231) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 231 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727151185751 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N DE1_SOC_golden_top.v(238) " "Output port \"VGA_BLANK_N\" at DE1_SOC_golden_top.v(238) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 238 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727151185751 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK DE1_SOC_golden_top.v(239) " "Output port \"VGA_CLK\" at DE1_SOC_golden_top.v(239) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 239 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727151185751 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE1_SOC_golden_top.v(241) " "Output port \"VGA_HS\" at DE1_SOC_golden_top.v(241) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 241 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727151185751 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N DE1_SOC_golden_top.v(243) " "Output port \"VGA_SYNC_N\" at DE1_SOC_golden_top.v(243) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 243 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727151185751 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE1_SOC_golden_top.v(246) " "Output port \"VGA_VS\" at DE1_SOC_golden_top.v(246) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 246 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727151185751 "|DE1_SOC_golden_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq divfreq:div " "Elaborating entity \"divfreq\" for hierarchy \"divfreq:div\"" {  } { { "DE1_SOC_golden_top.v" "div" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727151185752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "elevador elevador:elevadorA " "Elaborating entity \"elevador\" for hierarchy \"elevador:elevadorA\"" {  } { { "DE1_SOC_golden_top.v" "elevadorA" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727151185754 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alerta elevador_v2.sv(797) " "Verilog HDL Always Construct warning at elevador_v2.sv(797): variable \"alerta\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 797 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1727151185758 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "elevador_v2.sv(799) " "Verilog HDL Case Statement warning at elevador_v2.sv(799): incomplete case statement has no default case item" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 799 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1727151185758 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cont_led elevador_v2.sv(823) " "Verilog HDL Always Construct warning at elevador_v2.sv(823): variable \"cont_led\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 823 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1727151185758 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cont_led elevador_v2.sv(824) " "Verilog HDL Always Construct warning at elevador_v2.sv(824): variable \"cont_led\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 824 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1727151185758 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "displayInterno elevador_v2.sv(796) " "Verilog HDL Always Construct warning at elevador_v2.sv(796): inferring latch(es) for variable \"displayInterno\", which holds its previous value in one or more paths through the always construct" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727151185759 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cont_led elevador_v2.sv(796) " "Verilog HDL Always Construct warning at elevador_v2.sv(796): inferring latch(es) for variable \"cont_led\", which holds its previous value in one or more paths through the always construct" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727151185759 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alerta_leds elevador_v2.sv(796) " "Verilog HDL Always Construct warning at elevador_v2.sv(796): inferring latch(es) for variable \"alerta_leds\", which holds its previous value in one or more paths through the always construct" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727151185759 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerta_leds elevador_v2.sv(796) " "Inferred latch for \"alerta_leds\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185759 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[0\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[0\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185759 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[1\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[1\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185759 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[2\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[2\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185759 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[3\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[3\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185759 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[4\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[4\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185759 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[5\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[5\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185759 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[6\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[6\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185759 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[7\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[7\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185759 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[8\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[8\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185759 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[9\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[9\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185759 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[10\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[10\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185759 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[11\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[11\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185759 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[12\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[12\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185759 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[13\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[13\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185759 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[14\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[14\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185759 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[15\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[15\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185759 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[16\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[16\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185759 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[17\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[17\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185759 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[18\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[18\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185759 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[19\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[19\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185759 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[20\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[20\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185759 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[21\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[21\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185759 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[22\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[22\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185759 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[23\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[23\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185759 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[24\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[24\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185759 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[25\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[25\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185759 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[26\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[26\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185759 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[27\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[27\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185759 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[28\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[28\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185760 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[29\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[29\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185760 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[30\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[30\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185760 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[31\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[31\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185760 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayInterno\[0\] elevador_v2.sv(796) " "Inferred latch for \"displayInterno\[0\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185760 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayInterno\[1\] elevador_v2.sv(796) " "Inferred latch for \"displayInterno\[1\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185760 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayInterno\[2\] elevador_v2.sv(796) " "Inferred latch for \"displayInterno\[2\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185760 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayInterno\[3\] elevador_v2.sv(796) " "Inferred latch for \"displayInterno\[3\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185760 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayInterno\[4\] elevador_v2.sv(796) " "Inferred latch for \"displayInterno\[4\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185760 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayInterno\[5\] elevador_v2.sv(796) " "Inferred latch for \"displayInterno\[5\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185760 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayInterno\[6\] elevador_v2.sv(796) " "Inferred latch for \"displayInterno\[6\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185760 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controladora controladora:mycontroladora " "Elaborating entity \"controladora\" for hierarchy \"controladora:mycontroladora\"" {  } { { "DE1_SOC_golden_top.v" "mycontroladora" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727151185762 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "elevador_v2.sv(1036) " "Verilog HDL Case Statement information at elevador_v2.sv(1036): all case item expressions in this case statement are onehot" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1036 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1727151185766 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "elevador_v2.sv(1242) " "Verilog HDL Case Statement warning at elevador_v2.sv(1242): can't check case statement for completeness because the case expression has too many possible states" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1242 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1727151185766 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "elevador_v2.sv(1322) " "Verilog HDL Case Statement warning at elevador_v2.sv(1322): can't check case statement for completeness because the case expression has too many possible states" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1322 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1727151185766 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "elevador_v2.sv(1583) " "Verilog HDL Case Statement warning at elevador_v2.sv(1583): incomplete case statement has no default case item" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1583 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1727151185766 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "displayInternoA elevador_v2.sv(1580) " "Verilog HDL Always Construct warning at elevador_v2.sv(1580): inferring latch(es) for variable \"displayInternoA\", which holds its previous value in one or more paths through the always construct" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1580 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727151185767 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "elevador_v2.sv(1613) " "Verilog HDL Case Statement warning at elevador_v2.sv(1613): incomplete case statement has no default case item" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1613 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1727151185767 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "displayInternoB elevador_v2.sv(1610) " "Verilog HDL Always Construct warning at elevador_v2.sv(1610): inferring latch(es) for variable \"displayInternoB\", which holds its previous value in one or more paths through the always construct" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1610 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727151185767 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d_leds0 elevador_v2.sv(1640) " "Verilog HDL Always Construct warning at elevador_v2.sv(1640): inferring latch(es) for variable \"d_leds0\", which holds its previous value in one or more paths through the always construct" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1640 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727151185767 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d_leds1 elevador_v2.sv(1640) " "Verilog HDL Always Construct warning at elevador_v2.sv(1640): inferring latch(es) for variable \"d_leds1\", which holds its previous value in one or more paths through the always construct" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1640 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727151185767 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d_leds2 elevador_v2.sv(1640) " "Verilog HDL Always Construct warning at elevador_v2.sv(1640): inferring latch(es) for variable \"d_leds2\", which holds its previous value in one or more paths through the always construct" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1640 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727151185767 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d_leds3 elevador_v2.sv(1640) " "Verilog HDL Always Construct warning at elevador_v2.sv(1640): inferring latch(es) for variable \"d_leds3\", which holds its previous value in one or more paths through the always construct" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1640 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727151185767 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d_leds4 elevador_v2.sv(1640) " "Verilog HDL Always Construct warning at elevador_v2.sv(1640): inferring latch(es) for variable \"d_leds4\", which holds its previous value in one or more paths through the always construct" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1640 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727151185767 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d_leds5 elevador_v2.sv(1640) " "Verilog HDL Always Construct warning at elevador_v2.sv(1640): inferring latch(es) for variable \"d_leds5\", which holds its previous value in one or more paths through the always construct" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1640 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727151185767 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d_leds6 elevador_v2.sv(1640) " "Verilog HDL Always Construct warning at elevador_v2.sv(1640): inferring latch(es) for variable \"d_leds6\", which holds its previous value in one or more paths through the always construct" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1640 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727151185767 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d_leds7 elevador_v2.sv(1640) " "Verilog HDL Always Construct warning at elevador_v2.sv(1640): inferring latch(es) for variable \"d_leds7\", which holds its previous value in one or more paths through the always construct" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1640 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727151185767 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_leds7 elevador_v2.sv(1640) " "Inferred latch for \"d_leds7\" at elevador_v2.sv(1640)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1640 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185767 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_leds6 elevador_v2.sv(1651) " "Inferred latch for \"d_leds6\" at elevador_v2.sv(1651)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1651 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185767 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_leds5 elevador_v2.sv(1651) " "Inferred latch for \"d_leds5\" at elevador_v2.sv(1651)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1651 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185767 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_leds4 elevador_v2.sv(1651) " "Inferred latch for \"d_leds4\" at elevador_v2.sv(1651)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1651 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185767 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_leds3 elevador_v2.sv(1651) " "Inferred latch for \"d_leds3\" at elevador_v2.sv(1651)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1651 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185767 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_leds2 elevador_v2.sv(1651) " "Inferred latch for \"d_leds2\" at elevador_v2.sv(1651)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1651 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185767 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_leds1 elevador_v2.sv(1651) " "Inferred latch for \"d_leds1\" at elevador_v2.sv(1651)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1651 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185767 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_leds0 elevador_v2.sv(1651) " "Inferred latch for \"d_leds0\" at elevador_v2.sv(1651)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1651 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185767 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayInternoB\[0\] elevador_v2.sv(1610) " "Inferred latch for \"displayInternoB\[0\]\" at elevador_v2.sv(1610)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1610 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185767 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayInternoB\[1\] elevador_v2.sv(1610) " "Inferred latch for \"displayInternoB\[1\]\" at elevador_v2.sv(1610)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1610 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185767 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayInternoB\[2\] elevador_v2.sv(1610) " "Inferred latch for \"displayInternoB\[2\]\" at elevador_v2.sv(1610)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1610 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185767 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayInternoB\[3\] elevador_v2.sv(1610) " "Inferred latch for \"displayInternoB\[3\]\" at elevador_v2.sv(1610)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1610 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185767 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayInternoB\[4\] elevador_v2.sv(1610) " "Inferred latch for \"displayInternoB\[4\]\" at elevador_v2.sv(1610)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1610 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185767 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayInternoB\[5\] elevador_v2.sv(1610) " "Inferred latch for \"displayInternoB\[5\]\" at elevador_v2.sv(1610)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1610 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185767 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayInternoB\[6\] elevador_v2.sv(1610) " "Inferred latch for \"displayInternoB\[6\]\" at elevador_v2.sv(1610)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1610 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185767 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayInternoA\[0\] elevador_v2.sv(1580) " "Inferred latch for \"displayInternoA\[0\]\" at elevador_v2.sv(1580)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185767 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayInternoA\[1\] elevador_v2.sv(1580) " "Inferred latch for \"displayInternoA\[1\]\" at elevador_v2.sv(1580)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185767 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayInternoA\[2\] elevador_v2.sv(1580) " "Inferred latch for \"displayInternoA\[2\]\" at elevador_v2.sv(1580)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185768 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayInternoA\[3\] elevador_v2.sv(1580) " "Inferred latch for \"displayInternoA\[3\]\" at elevador_v2.sv(1580)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185768 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayInternoA\[4\] elevador_v2.sv(1580) " "Inferred latch for \"displayInternoA\[4\]\" at elevador_v2.sv(1580)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185768 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayInternoA\[5\] elevador_v2.sv(1580) " "Inferred latch for \"displayInternoA\[5\]\" at elevador_v2.sv(1580)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185768 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayInternoA\[6\] elevador_v2.sv(1580) " "Inferred latch for \"displayInternoA\[6\]\" at elevador_v2.sv(1580)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151185768 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seq_pavimento seq_pavimento:pavimentosA " "Elaborating entity \"seq_pavimento\" for hierarchy \"seq_pavimento:pavimentosA\"" {  } { { "DE1_SOC_golden_top.v" "pavimentosA" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727151185768 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "elevador_v2.sv(1795) " "Verilog HDL Case Statement warning at elevador_v2.sv(1795): can't check case statement for completeness because the case expression has too many possible states" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1795 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1727151185771 "|DE1_SOC_golden_top|seq_pavimento:pavimentosA"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[8\]\" and its non-tri-state driver." {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727151186931 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[9\]\" and its non-tri-state driver." {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727151186931 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[10\]\" and its non-tri-state driver." {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727151186931 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[11\]\" and its non-tri-state driver." {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727151186931 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[12\]\" and its non-tri-state driver." {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727151186931 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[13\]\" and its non-tri-state driver." {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727151186931 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[14\]\" and its non-tri-state driver." {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727151186931 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[15\]\" and its non-tri-state driver." {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727151186931 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1727151186931 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 121 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 216 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 217 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 218 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727151186932 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1727151186932 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladora:mycontroladora\|d_leds0 " "Latch controladora:mycontroladora\|d_leds0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:mycontroladora\|pavimentoB\[2\] " "Ports D and ENA on the latch are fed by the same signal controladora:mycontroladora\|pavimentoB\[2\]" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1543 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727151186939 ""}  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 996 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727151186939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladora:mycontroladora\|d_leds1 " "Latch controladora:mycontroladora\|d_leds1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:mycontroladora\|pavimentoB\[2\] " "Ports D and ENA on the latch are fed by the same signal controladora:mycontroladora\|pavimentoB\[2\]" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1543 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727151186939 ""}  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 996 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727151186939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladora:mycontroladora\|d_leds2 " "Latch controladora:mycontroladora\|d_leds2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:mycontroladora\|pavimentoB\[2\] " "Ports D and ENA on the latch are fed by the same signal controladora:mycontroladora\|pavimentoB\[2\]" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1543 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727151186939 ""}  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 996 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727151186939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladora:mycontroladora\|d_leds3 " "Latch controladora:mycontroladora\|d_leds3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:mycontroladora\|pavimentoB\[2\] " "Ports D and ENA on the latch are fed by the same signal controladora:mycontroladora\|pavimentoB\[2\]" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1543 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727151186939 ""}  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 996 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727151186939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladora:mycontroladora\|d_leds4 " "Latch controladora:mycontroladora\|d_leds4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:mycontroladora\|pavimentoB\[2\] " "Ports D and ENA on the latch are fed by the same signal controladora:mycontroladora\|pavimentoB\[2\]" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1543 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727151186939 ""}  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 996 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727151186939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladora:mycontroladora\|d_leds5 " "Latch controladora:mycontroladora\|d_leds5 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:mycontroladora\|pavimentoB\[2\] " "Ports D and ENA on the latch are fed by the same signal controladora:mycontroladora\|pavimentoB\[2\]" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1543 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727151186939 ""}  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 996 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727151186939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladora:mycontroladora\|d_leds6 " "Latch controladora:mycontroladora\|d_leds6 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:mycontroladora\|pavimentoB\[2\] " "Ports D and ENA on the latch are fed by the same signal controladora:mycontroladora\|pavimentoB\[2\]" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1543 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727151186939 ""}  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 996 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727151186939 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "elevador:elevadorA\|i1 elevador:elevadorA\|i1~_emulated elevador:elevadorA\|i1~1 " "Register \"elevador:elevadorA\|i1\" is converted into an equivalent circuit using register \"elevador:elevadorA\|i1~_emulated\" and latch \"elevador:elevadorA\|i1~1\"" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 90 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727151186944 "|DE1_SOC_golden_top|elevador:elevadorA|i1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "elevador:elevadorA\|i2 elevador:elevadorA\|i2~_emulated elevador:elevadorA\|i2~1 " "Register \"elevador:elevadorA\|i2\" is converted into an equivalent circuit using register \"elevador:elevadorA\|i2~_emulated\" and latch \"elevador:elevadorA\|i2~1\"" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 90 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727151186944 "|DE1_SOC_golden_top|elevador:elevadorA|i2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "elevador:elevadorA\|i3 elevador:elevadorA\|i3~_emulated elevador:elevadorA\|i3~1 " "Register \"elevador:elevadorA\|i3\" is converted into an equivalent circuit using register \"elevador:elevadorA\|i3~_emulated\" and latch \"elevador:elevadorA\|i3~1\"" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 90 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727151186944 "|DE1_SOC_golden_top|elevador:elevadorA|i3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "elevador:elevadorA\|i4 elevador:elevadorA\|i4~_emulated elevador:elevadorA\|i4~1 " "Register \"elevador:elevadorA\|i4\" is converted into an equivalent circuit using register \"elevador:elevadorA\|i4~_emulated\" and latch \"elevador:elevadorA\|i4~1\"" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 90 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727151186944 "|DE1_SOC_golden_top|elevador:elevadorA|i4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "elevador:elevadorA\|i5 elevador:elevadorA\|i5~_emulated elevador:elevadorA\|i5~1 " "Register \"elevador:elevadorA\|i5\" is converted into an equivalent circuit using register \"elevador:elevadorA\|i5~_emulated\" and latch \"elevador:elevadorA\|i5~1\"" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 90 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727151186944 "|DE1_SOC_golden_top|elevador:elevadorA|i5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "elevador:elevadorB\|i1 elevador:elevadorB\|i1~_emulated elevador:elevadorB\|i1~1 " "Register \"elevador:elevadorB\|i1\" is converted into an equivalent circuit using register \"elevador:elevadorB\|i1~_emulated\" and latch \"elevador:elevadorB\|i1~1\"" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 90 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727151186944 "|DE1_SOC_golden_top|elevador:elevadorB|i1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "elevador:elevadorB\|i2 elevador:elevadorB\|i2~_emulated elevador:elevadorB\|i2~1 " "Register \"elevador:elevadorB\|i2\" is converted into an equivalent circuit using register \"elevador:elevadorB\|i2~_emulated\" and latch \"elevador:elevadorB\|i2~1\"" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 90 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727151186944 "|DE1_SOC_golden_top|elevador:elevadorB|i2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "elevador:elevadorB\|i3 elevador:elevadorB\|i3~_emulated elevador:elevadorB\|i3~1 " "Register \"elevador:elevadorB\|i3\" is converted into an equivalent circuit using register \"elevador:elevadorB\|i3~_emulated\" and latch \"elevador:elevadorB\|i3~1\"" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 90 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727151186944 "|DE1_SOC_golden_top|elevador:elevadorB|i3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "elevador:elevadorB\|i4 elevador:elevadorB\|i4~_emulated elevador:elevadorB\|i4~1 " "Register \"elevador:elevadorB\|i4\" is converted into an equivalent circuit using register \"elevador:elevadorB\|i4~_emulated\" and latch \"elevador:elevadorB\|i4~1\"" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 90 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727151186944 "|DE1_SOC_golden_top|elevador:elevadorB|i4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "elevador:elevadorB\|i5 elevador:elevadorB\|i5~_emulated elevador:elevadorB\|i5~1 " "Register \"elevador:elevadorB\|i5\" is converted into an equivalent circuit using register \"elevador:elevadorB\|i5~_emulated\" and latch \"elevador:elevadorB\|i5~1\"" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 90 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727151186944 "|DE1_SOC_golden_top|elevador:elevadorB|i5"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1727151186944 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[8\]~synth " "Node \"GPIO_1\[8\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727151187606 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[9\]~synth " "Node \"GPIO_1\[9\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727151187606 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[10\]~synth " "Node \"GPIO_1\[10\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727151187606 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[11\]~synth " "Node \"GPIO_1\[11\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727151187606 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[12\]~synth " "Node \"GPIO_1\[12\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727151187606 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[13\]~synth " "Node \"GPIO_1\[13\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727151187606 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[14\]~synth " "Node \"GPIO_1\[14\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727151187606 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[15\]~synth " "Node \"GPIO_1\[15\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727151187606 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1727151187606 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FAN_CTRL GND " "Pin \"FAN_CTRL\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|FAN_CTRL"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 241 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 246 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727151187608 "|DE1_SOC_golden_top|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1727151187608 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1727151187754 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1727151188533 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/output_files/elevador_v2.map.smsg " "Generated suppressed messages file C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/output_files/elevador_v2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151188620 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1727151188993 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727151188993 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "28 " "Design contains 28 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727151189117 "|DE1_SOC_golden_top|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727151189117 "|DE1_SOC_golden_top|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 85 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727151189117 "|DE1_SOC_golden_top|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727151189117 "|DE1_SOC_golden_top|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727151189117 "|DE1_SOC_golden_top|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 199 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727151189117 "|DE1_SOC_golden_top|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 205 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727151189117 "|DE1_SOC_golden_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 205 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727151189117 "|DE1_SOC_golden_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 205 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727151189117 "|DE1_SOC_golden_top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727151189117 "|DE1_SOC_golden_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727151189117 "|DE1_SOC_golden_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727151189117 "|DE1_SOC_golden_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727151189117 "|DE1_SOC_golden_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727151189117 "|DE1_SOC_golden_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727151189117 "|DE1_SOC_golden_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727151189117 "|DE1_SOC_golden_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727151189117 "|DE1_SOC_golden_top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 228 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727151189117 "|DE1_SOC_golden_top|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727151189117 "|DE1_SOC_golden_top|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727151189117 "|DE1_SOC_golden_top|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727151189117 "|DE1_SOC_golden_top|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727151189117 "|DE1_SOC_golden_top|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727151189117 "|DE1_SOC_golden_top|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727151189117 "|DE1_SOC_golden_top|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727151189117 "|DE1_SOC_golden_top|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727151189117 "|DE1_SOC_golden_top|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 230 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727151189117 "|DE1_SOC_golden_top|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 232 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727151189117 "|DE1_SOC_golden_top|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1727151189117 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1377 " "Implemented 1377 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727151189123 ""} { "Info" "ICUT_CUT_TM_OPINS" "113 " "Implemented 113 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727151189123 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "96 " "Implemented 96 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1727151189123 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1136 " "Implemented 1136 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1727151189123 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727151189123 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 298 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 298 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727151189164 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 24 01:13:09 2024 " "Processing ended: Tue Sep 24 01:13:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727151189164 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727151189164 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727151189164 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727151189164 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1727151190862 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727151190863 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 24 01:13:10 2024 " "Processing started: Tue Sep 24 01:13:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727151190863 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1727151190863 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off elevador_v2 -c elevador_v2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off elevador_v2 -c elevador_v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1727151190863 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1727151192613 ""}
{ "Info" "0" "" "Project  = elevador_v2" {  } {  } 0 0 "Project  = elevador_v2" 0 0 "Fitter" 0 0 1727151192614 ""}
{ "Info" "0" "" "Revision = elevador_v2" {  } {  } 0 0 "Revision = elevador_v2" 0 0 "Fitter" 0 0 1727151192615 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1727151192815 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1727151192816 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "elevador_v2 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"elevador_v2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1727151192838 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1727151192902 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1727151192902 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1727151193496 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1727151193564 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1727151193783 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1727151206152 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "10 s (10 global) " "Automatically promoted 10 clocks (10 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "KEY\[0\]~inputCLKENA0 276 global CLKCTRL_G4 " "KEY\[0\]~inputCLKENA0 with 276 fanout uses global clock CLKCTRL_G4" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1727151207033 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1727151207033 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK2_50~inputCLKENA0 32 global CLKCTRL_G7 " "CLOCK2_50~inputCLKENA0 with 32 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1727151207033 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "GPIO_1\[0\]~inputCLKENA0 2 global CLKCTRL_G5 " "GPIO_1\[0\]~inputCLKENA0 with 2 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1727151207033 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "GPIO_1\[1\]~inputCLKENA0 2 global CLKCTRL_G9 " "GPIO_1\[1\]~inputCLKENA0 with 2 fanout uses global clock CLKCTRL_G9" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1727151207033 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1727151207033 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "GPIO_1\[2\]~inputCLKENA0 2 global CLKCTRL_G2 " "GPIO_1\[2\]~inputCLKENA0 with 2 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1727151207033 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1727151207033 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "GPIO_1\[3\]~inputCLKENA0 2 global CLKCTRL_G10 " "GPIO_1\[3\]~inputCLKENA0 with 2 fanout uses global clock CLKCTRL_G10" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1727151207033 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1727151207033 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "GPIO_1\[4\]~inputCLKENA0 2 global CLKCTRL_G8 " "GPIO_1\[4\]~inputCLKENA0 with 2 fanout uses global clock CLKCTRL_G8" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1727151207033 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1727151207033 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "GPIO_1\[5\]~inputCLKENA0 2 global CLKCTRL_G6 " "GPIO_1\[5\]~inputCLKENA0 with 2 fanout uses global clock CLKCTRL_G6" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1727151207033 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1727151207033 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "GPIO_1\[6\]~inputCLKENA0 2 global CLKCTRL_G11 " "GPIO_1\[6\]~inputCLKENA0 with 2 fanout uses global clock CLKCTRL_G11" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1727151207033 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1727151207033 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "GPIO_1\[7\]~inputCLKENA0 2 global CLKCTRL_G3 " "GPIO_1\[7\]~inputCLKENA0 with 2 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1727151207033 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1727151207033 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1727151207033 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "8 " "8 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver GPIO_1\[1\]~inputCLKENA0 CLKCTRL_G9 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver GPIO_1\[1\]~inputCLKENA0, placed at CLKCTRL_G9" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad GPIO_1\[1\] PIN_AA21 " "Refclk input I/O pad GPIO_1\[1\] is placed onto PIN_AA21" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1727151207034 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1727151207034 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver GPIO_1\[2\]~inputCLKENA0 CLKCTRL_G2 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver GPIO_1\[2\]~inputCLKENA0, placed at CLKCTRL_G2" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad GPIO_1\[2\] PIN_AB21 " "Refclk input I/O pad GPIO_1\[2\] is placed onto PIN_AB21" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1727151207034 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1727151207034 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver GPIO_1\[3\]~inputCLKENA0 CLKCTRL_G10 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver GPIO_1\[3\]~inputCLKENA0, placed at CLKCTRL_G10" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad GPIO_1\[3\] PIN_AC23 " "Refclk input I/O pad GPIO_1\[3\] is placed onto PIN_AC23" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1727151207034 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1727151207034 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver GPIO_1\[4\]~inputCLKENA0 CLKCTRL_G8 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver GPIO_1\[4\]~inputCLKENA0, placed at CLKCTRL_G8" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad GPIO_1\[4\] PIN_AD24 " "Refclk input I/O pad GPIO_1\[4\] is placed onto PIN_AD24" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1727151207034 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1727151207034 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver GPIO_1\[5\]~inputCLKENA0 CLKCTRL_G6 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver GPIO_1\[5\]~inputCLKENA0, placed at CLKCTRL_G6" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad GPIO_1\[5\] PIN_AE23 " "Refclk input I/O pad GPIO_1\[5\] is placed onto PIN_AE23" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1727151207034 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1727151207034 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver GPIO_1\[6\]~inputCLKENA0 CLKCTRL_G11 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver GPIO_1\[6\]~inputCLKENA0, placed at CLKCTRL_G11" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad GPIO_1\[6\] PIN_AE24 " "Refclk input I/O pad GPIO_1\[6\] is placed onto PIN_AE24" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1727151207034 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1727151207034 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver GPIO_1\[7\]~inputCLKENA0 CLKCTRL_G3 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver GPIO_1\[7\]~inputCLKENA0, placed at CLKCTRL_G3" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad GPIO_1\[7\] PIN_AF25 " "Refclk input I/O pad GPIO_1\[7\] is placed onto PIN_AF25" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1727151207034 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1727151207034 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver KEY\[0\]~inputCLKENA0 CLKCTRL_G4 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver KEY\[0\]~inputCLKENA0, placed at CLKCTRL_G4" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad KEY\[0\] PIN_AA14 " "Refclk input I/O pad KEY\[0\] is placed onto PIN_AA14" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1727151207034 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1727151207034 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1727151207034 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727151207036 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1727151207060 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1727151207063 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1727151207070 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1727151207073 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1727151207073 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1727151207075 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "83 " "The Timing Analyzer is analyzing 83 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1727151208816 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "elevador_v2.sdc " "Synopsys Design Constraints File file not found: 'elevador_v2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1727151208819 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1727151208819 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1727151208842 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1727151208852 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1727151208853 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1727151209005 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1727151209008 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1727151209008 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:16 " "Fitter preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727151209372 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1727151215533 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1727151216786 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:52 " "Fitter placement preparation operations ending: elapsed time is 00:00:52" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727151267435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1727151345831 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1727151350593 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727151350594 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1727151353611 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X78_Y0 X89_Y10 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10" {  } { { "loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10"} { { 12 { 0 ""} 78 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1727151362468 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1727151362468 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1727151393589 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1727151399726 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1727151399726 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:42 " "Fitter routing operations ending: elapsed time is 00:00:42" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727151399733 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 7.76 " "Total time spent on timing analysis during the Fitter is 7.76 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1727151406457 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1727151406539 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1727151408048 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1727151408049 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1727151409450 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727151416818 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1727151417392 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "96 " "Following 96 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDAT a permanently disabled " "Pin FPGA_I2C_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 216 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 217 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently enabled " "Pin GPIO_1\[8\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently enabled " "Pin GPIO_1\[9\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently enabled " "Pin GPIO_1\[10\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently enabled " "Pin GPIO_1\[11\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently enabled " "Pin GPIO_1\[12\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently enabled " "Pin GPIO_1\[13\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently enabled " "Pin GPIO_1\[14\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently enabled " "Pin GPIO_1\[15\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727151417441 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1727151417441 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/output_files/elevador_v2.fit.smsg " "Generated suppressed messages file C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/output_files/elevador_v2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1727151417658 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6914 " "Peak virtual memory: 6914 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727151418744 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 24 01:16:58 2024 " "Processing ended: Tue Sep 24 01:16:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727151418744 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:48 " "Elapsed time: 00:03:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727151418744 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:13 " "Total CPU time (on all processors): 00:03:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727151418744 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1727151418744 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1727151420178 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727151420179 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 24 01:17:00 2024 " "Processing started: Tue Sep 24 01:17:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727151420179 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1727151420179 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off elevador_v2 -c elevador_v2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off elevador_v2 -c elevador_v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1727151420179 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1727151421262 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1727151431744 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4886 " "Peak virtual memory: 4886 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727151432327 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 24 01:17:12 2024 " "Processing ended: Tue Sep 24 01:17:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727151432327 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727151432327 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727151432327 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1727151432327 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1727151433144 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1727151434062 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727151434063 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 24 01:17:13 2024 " "Processing started: Tue Sep 24 01:17:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727151434063 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1727151434063 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta elevador_v2 -c elevador_v2 " "Command: quartus_sta elevador_v2 -c elevador_v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1727151434063 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1727151434252 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1727151435126 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1727151435126 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727151435183 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727151435183 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "83 " "The Timing Analyzer is analyzing 83 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1727151435876 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "elevador_v2.sdc " "Synopsys Design Constraints File file not found: 'elevador_v2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1727151435937 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1727151435937 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divfreq:div\|clk_i divfreq:div\|clk_i " "create_clock -period 1.000 -name divfreq:div\|clk_i divfreq:div\|clk_i" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1727151435943 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK2_50 CLOCK2_50 " "create_clock -period 1.000 -name CLOCK2_50 CLOCK2_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1727151435943 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controladora:mycontroladora\|be2A controladora:mycontroladora\|be2A " "create_clock -period 1.000 -name controladora:mycontroladora\|be2A controladora:mycontroladora\|be2A" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1727151435943 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name GPIO_1\[4\] GPIO_1\[4\] " "create_clock -period 1.000 -name GPIO_1\[4\] GPIO_1\[4\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1727151435943 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controladora:mycontroladora\|pavimentoA\[0\] controladora:mycontroladora\|pavimentoA\[0\] " "create_clock -period 1.000 -name controladora:mycontroladora\|pavimentoA\[0\] controladora:mycontroladora\|pavimentoA\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1727151435943 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controladora:mycontroladora\|be5B controladora:mycontroladora\|be5B " "create_clock -period 1.000 -name controladora:mycontroladora\|be5B controladora:mycontroladora\|be5B" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1727151435943 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controladora:mycontroladora\|be2B controladora:mycontroladora\|be2B " "create_clock -period 1.000 -name controladora:mycontroladora\|be2B controladora:mycontroladora\|be2B" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1727151435943 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name elevador:elevadorA\|alerta_leds elevador:elevadorA\|alerta_leds " "create_clock -period 1.000 -name elevador:elevadorA\|alerta_leds elevador:elevadorA\|alerta_leds" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1727151435943 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name elevador:elevadorB\|alerta elevador:elevadorB\|alerta " "create_clock -period 1.000 -name elevador:elevadorB\|alerta elevador:elevadorB\|alerta" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1727151435943 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name elevador:elevadorA\|alerta elevador:elevadorA\|alerta " "create_clock -period 1.000 -name elevador:elevadorA\|alerta elevador:elevadorA\|alerta" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1727151435943 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controladora:mycontroladora\|be5A controladora:mycontroladora\|be5A " "create_clock -period 1.000 -name controladora:mycontroladora\|be5A controladora:mycontroladora\|be5A" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1727151435943 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controladora:mycontroladora\|be4A controladora:mycontroladora\|be4A " "create_clock -period 1.000 -name controladora:mycontroladora\|be4A controladora:mycontroladora\|be4A" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1727151435943 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controladora:mycontroladora\|be3A controladora:mycontroladora\|be3A " "create_clock -period 1.000 -name controladora:mycontroladora\|be3A controladora:mycontroladora\|be3A" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1727151435943 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controladora:mycontroladora\|be1A controladora:mycontroladora\|be1A " "create_clock -period 1.000 -name controladora:mycontroladora\|be1A controladora:mycontroladora\|be1A" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1727151435943 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name elevador:elevadorB\|alerta_leds elevador:elevadorB\|alerta_leds " "create_clock -period 1.000 -name elevador:elevadorB\|alerta_leds elevador:elevadorB\|alerta_leds" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1727151435943 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controladora:mycontroladora\|be3B controladora:mycontroladora\|be3B " "create_clock -period 1.000 -name controladora:mycontroladora\|be3B controladora:mycontroladora\|be3B" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1727151435943 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controladora:mycontroladora\|be1B controladora:mycontroladora\|be1B " "create_clock -period 1.000 -name controladora:mycontroladora\|be1B controladora:mycontroladora\|be1B" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1727151435943 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controladora:mycontroladora\|be4B controladora:mycontroladora\|be4B " "create_clock -period 1.000 -name controladora:mycontroladora\|be4B controladora:mycontroladora\|be4B" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1727151435943 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name GPIO_1\[0\] GPIO_1\[0\] " "create_clock -period 1.000 -name GPIO_1\[0\] GPIO_1\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1727151435943 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name GPIO_1\[1\] GPIO_1\[1\] " "create_clock -period 1.000 -name GPIO_1\[1\] GPIO_1\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1727151435943 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name GPIO_1\[3\] GPIO_1\[3\] " "create_clock -period 1.000 -name GPIO_1\[3\] GPIO_1\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1727151435943 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name GPIO_1\[2\] GPIO_1\[2\] " "create_clock -period 1.000 -name GPIO_1\[2\] GPIO_1\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1727151435943 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name GPIO_1\[7\] GPIO_1\[7\] " "create_clock -period 1.000 -name GPIO_1\[7\] GPIO_1\[7\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1727151435943 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name GPIO_1\[6\] GPIO_1\[6\] " "create_clock -period 1.000 -name GPIO_1\[6\] GPIO_1\[6\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1727151435943 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name GPIO_1\[5\] GPIO_1\[5\] " "create_clock -period 1.000 -name GPIO_1\[5\] GPIO_1\[5\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1727151435943 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727151435943 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1727151435956 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727151436322 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1727151436326 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1727151436350 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1727151436613 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1727151436613 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.930 " "Worst-case setup slack is -14.930" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.930           -1842.960 divfreq:div\|clk_i  " "  -14.930           -1842.960 divfreq:div\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.937              -9.937 GPIO_1\[5\]  " "   -9.937              -9.937 GPIO_1\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.382            -116.121 CLOCK2_50  " "   -5.382            -116.121 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.474            -123.414 elevador:elevadorB\|alerta  " "   -4.474            -123.414 elevador:elevadorB\|alerta " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.307            -122.975 elevador:elevadorA\|alerta  " "   -4.307            -122.975 elevador:elevadorA\|alerta " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.545             -20.433 controladora:mycontroladora\|pavimentoA\[0\]  " "   -3.545             -20.433 controladora:mycontroladora\|pavimentoA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.328              -2.328 GPIO_1\[0\]  " "   -2.328              -2.328 GPIO_1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.059              -0.059 GPIO_1\[1\]  " "   -0.059              -0.059 GPIO_1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.055              -0.055 GPIO_1\[4\]  " "   -0.055              -0.055 GPIO_1\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.006               0.000 GPIO_1\[3\]  " "    0.006               0.000 GPIO_1\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.007               0.000 GPIO_1\[2\]  " "    0.007               0.000 GPIO_1\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.008               0.000 GPIO_1\[6\]  " "    0.008               0.000 GPIO_1\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727151436616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -10.077 " "Worst-case hold slack is -10.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.077             -10.077 GPIO_1\[3\]  " "  -10.077             -10.077 GPIO_1\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.886              -8.886 GPIO_1\[6\]  " "   -8.886              -8.886 GPIO_1\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.763              -6.763 GPIO_1\[1\]  " "   -6.763              -6.763 GPIO_1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.419              -6.419 GPIO_1\[4\]  " "   -6.419              -6.419 GPIO_1\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.409              -6.409 GPIO_1\[2\]  " "   -6.409              -6.409 GPIO_1\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.191              -4.482 divfreq:div\|clk_i  " "   -1.191              -4.482 divfreq:div\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.149              -1.149 CLOCK2_50  " "   -1.149              -1.149 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.461               0.000 GPIO_1\[5\]  " "    0.461               0.000 GPIO_1\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.479               0.000 GPIO_1\[0\]  " "    0.479               0.000 GPIO_1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.541               0.000 controladora:mycontroladora\|pavimentoA\[0\]  " "    0.541               0.000 controladora:mycontroladora\|pavimentoA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.817               0.000 elevador:elevadorB\|alerta  " "    0.817               0.000 elevador:elevadorB\|alerta " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.947               0.000 elevador:elevadorA\|alerta  " "    0.947               0.000 elevador:elevadorA\|alerta " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727151436640 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -10.547 " "Worst-case recovery slack is -10.547" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.547             -10.547 GPIO_1\[3\]  " "  -10.547             -10.547 GPIO_1\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.747              -9.747 GPIO_1\[5\]  " "   -9.747              -9.747 GPIO_1\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.252              -4.501 controladora:mycontroladora\|be4A  " "   -2.252              -4.501 controladora:mycontroladora\|be4A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.205              -4.408 controladora:mycontroladora\|be2B  " "   -2.205              -4.408 controladora:mycontroladora\|be2B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.162              -4.322 controladora:mycontroladora\|be2A  " "   -2.162              -4.322 controladora:mycontroladora\|be2A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.156              -4.310 controladora:mycontroladora\|be5A  " "   -2.156              -4.310 controladora:mycontroladora\|be5A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.131              -4.257 controladora:mycontroladora\|be1B  " "   -2.131              -4.257 controladora:mycontroladora\|be1B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.107              -4.208 controladora:mycontroladora\|be4B  " "   -2.107              -4.208 controladora:mycontroladora\|be4B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.087              -2.087 GPIO_1\[0\]  " "   -2.087              -2.087 GPIO_1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.027              -9.447 elevador:elevadorB\|alerta_leds  " "   -2.027              -9.447 elevador:elevadorB\|alerta_leds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.010              -4.018 controladora:mycontroladora\|be5B  " "   -2.010              -4.018 controladora:mycontroladora\|be5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.987              -8.999 elevador:elevadorA\|alerta_leds  " "   -1.987              -8.999 elevador:elevadorA\|alerta_leds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.880              -3.758 controladora:mycontroladora\|be1A  " "   -1.880              -3.758 controladora:mycontroladora\|be1A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.853              -3.704 controladora:mycontroladora\|be3B  " "   -1.853              -3.704 controladora:mycontroladora\|be3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.844              -3.685 controladora:mycontroladora\|be3A  " "   -1.844              -3.685 controladora:mycontroladora\|be3A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.831              -1.831 GPIO_1\[1\]  " "   -1.831              -1.831 GPIO_1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.563              -1.563 GPIO_1\[2\]  " "   -1.563              -1.563 GPIO_1\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.246               0.000 GPIO_1\[4\]  " "    3.246               0.000 GPIO_1\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.140               0.000 GPIO_1\[6\]  " "    4.140               0.000 GPIO_1\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436647 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727151436647 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -8.117 " "Worst-case removal slack is -8.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.117              -8.117 GPIO_1\[6\]  " "   -8.117              -8.117 GPIO_1\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.755              -5.755 GPIO_1\[4\]  " "   -5.755              -5.755 GPIO_1\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.478              -2.478 GPIO_1\[2\]  " "   -2.478              -2.478 GPIO_1\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.366              -2.366 GPIO_1\[1\]  " "   -2.366              -2.366 GPIO_1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 controladora:mycontroladora\|be3A  " "    0.125               0.000 controladora:mycontroladora\|be3A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 controladora:mycontroladora\|be5B  " "    0.377               0.000 controladora:mycontroladora\|be5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.503               0.000 controladora:mycontroladora\|be2B  " "    0.503               0.000 controladora:mycontroladora\|be2B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.556               0.000 controladora:mycontroladora\|be1B  " "    0.556               0.000 controladora:mycontroladora\|be1B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.601               0.000 controladora:mycontroladora\|be1A  " "    0.601               0.000 controladora:mycontroladora\|be1A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.639               0.000 controladora:mycontroladora\|be4B  " "    0.639               0.000 controladora:mycontroladora\|be4B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.718               0.000 controladora:mycontroladora\|be2A  " "    0.718               0.000 controladora:mycontroladora\|be2A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.758               0.000 controladora:mycontroladora\|be4A  " "    0.758               0.000 controladora:mycontroladora\|be4A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.774               0.000 controladora:mycontroladora\|be3B  " "    0.774               0.000 controladora:mycontroladora\|be3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.844               0.000 controladora:mycontroladora\|be5A  " "    0.844               0.000 controladora:mycontroladora\|be5A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.080               0.000 GPIO_1\[0\]  " "    1.080               0.000 GPIO_1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.125               0.000 elevador:elevadorA\|alerta_leds  " "    1.125               0.000 elevador:elevadorA\|alerta_leds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.200               0.000 elevador:elevadorB\|alerta_leds  " "    1.200               0.000 elevador:elevadorB\|alerta_leds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.227               0.000 GPIO_1\[3\]  " "    1.227               0.000 GPIO_1\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.607               0.000 GPIO_1\[5\]  " "    1.607               0.000 GPIO_1\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436655 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727151436655 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.708 " "Worst-case minimum pulse width slack is -0.708" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.708             -28.782 CLOCK2_50  " "   -0.708             -28.782 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.686              -2.772 GPIO_1\[2\]  " "   -0.686              -2.772 GPIO_1\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.621              -2.393 GPIO_1\[4\]  " "   -0.621              -2.393 GPIO_1\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.616              -2.379 GPIO_1\[1\]  " "   -0.616              -2.379 GPIO_1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.597              -2.313 GPIO_1\[3\]  " "   -0.597              -2.313 GPIO_1\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.477              -1.852 GPIO_1\[6\]  " "   -0.477              -1.852 GPIO_1\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.419              -1.618 GPIO_1\[5\]  " "   -0.419              -1.618 GPIO_1\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -172.238 divfreq:div\|clk_i  " "   -0.394            -172.238 divfreq:div\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -2.778 elevador:elevadorB\|alerta_leds  " "   -0.394              -2.778 elevador:elevadorB\|alerta_leds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -2.708 elevador:elevadorA\|alerta_leds  " "   -0.394              -2.708 elevador:elevadorA\|alerta_leds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.497 GPIO_1\[7\]  " "   -0.394              -1.497 GPIO_1\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.389 controladora:mycontroladora\|be3A  " "   -0.394              -1.389 controladora:mycontroladora\|be3A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.323 controladora:mycontroladora\|be5B  " "   -0.394              -1.323 controladora:mycontroladora\|be5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.322 GPIO_1\[0\]  " "   -0.394              -1.322 GPIO_1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.229 controladora:mycontroladora\|be4B  " "   -0.394              -1.229 controladora:mycontroladora\|be4B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.135 controladora:mycontroladora\|be5A  " "   -0.394              -1.135 controladora:mycontroladora\|be5A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.093 controladora:mycontroladora\|be3B  " "   -0.394              -1.093 controladora:mycontroladora\|be3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.092 controladora:mycontroladora\|be2A  " "   -0.394              -1.092 controladora:mycontroladora\|be2A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.087 controladora:mycontroladora\|be4A  " "   -0.394              -1.087 controladora:mycontroladora\|be4A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.080 controladora:mycontroladora\|be1A  " "   -0.394              -1.080 controladora:mycontroladora\|be1A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.079 controladora:mycontroladora\|be2B  " "   -0.394              -1.079 controladora:mycontroladora\|be2B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.058 controladora:mycontroladora\|be1B  " "   -0.394              -1.058 controladora:mycontroladora\|be1B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 elevador:elevadorB\|alerta  " "    0.189               0.000 elevador:elevadorB\|alerta " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.227               0.000 controladora:mycontroladora\|pavimentoA\[0\]  " "    0.227               0.000 controladora:mycontroladora\|pavimentoA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.262               0.000 elevador:elevadorA\|alerta  " "    0.262               0.000 elevador:elevadorA\|alerta " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151436658 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727151436658 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1727151436701 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1727151436760 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1727151438804 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727151439286 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1727151439333 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1727151439333 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.464 " "Worst-case setup slack is -14.464" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.464           -1796.429 divfreq:div\|clk_i  " "  -14.464           -1796.429 divfreq:div\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.327              -9.327 GPIO_1\[5\]  " "   -9.327              -9.327 GPIO_1\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.481            -114.772 CLOCK2_50  " "   -5.481            -114.772 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.481            -124.245 elevador:elevadorB\|alerta  " "   -4.481            -124.245 elevador:elevadorB\|alerta " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.362            -124.778 elevador:elevadorA\|alerta  " "   -4.362            -124.778 elevador:elevadorA\|alerta " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.559             -20.330 controladora:mycontroladora\|pavimentoA\[0\]  " "   -3.559             -20.330 controladora:mycontroladora\|pavimentoA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.080              -2.080 GPIO_1\[0\]  " "   -2.080              -2.080 GPIO_1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.097              -0.097 GPIO_1\[4\]  " "   -0.097              -0.097 GPIO_1\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091              -0.091 GPIO_1\[1\]  " "   -0.091              -0.091 GPIO_1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.022              -0.022 GPIO_1\[6\]  " "   -0.022              -0.022 GPIO_1\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.021              -0.021 GPIO_1\[3\]  " "   -0.021              -0.021 GPIO_1\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.017              -0.017 GPIO_1\[2\]  " "   -0.017              -0.017 GPIO_1\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727151439336 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -9.756 " "Worst-case hold slack is -9.756" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.756              -9.756 GPIO_1\[3\]  " "   -9.756              -9.756 GPIO_1\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.633              -8.633 GPIO_1\[6\]  " "   -8.633              -8.633 GPIO_1\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.611              -6.611 GPIO_1\[1\]  " "   -6.611              -6.611 GPIO_1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.286              -6.286 GPIO_1\[2\]  " "   -6.286              -6.286 GPIO_1\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.272              -6.272 GPIO_1\[4\]  " "   -6.272              -6.272 GPIO_1\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.113              -4.126 divfreq:div\|clk_i  " "   -1.113              -4.126 divfreq:div\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.109              -1.109 CLOCK2_50  " "   -1.109              -1.109 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.471               0.000 controladora:mycontroladora\|pavimentoA\[0\]  " "    0.471               0.000 controladora:mycontroladora\|pavimentoA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.480               0.000 GPIO_1\[5\]  " "    0.480               0.000 GPIO_1\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.491               0.000 GPIO_1\[0\]  " "    0.491               0.000 GPIO_1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.682               0.000 elevador:elevadorB\|alerta  " "    0.682               0.000 elevador:elevadorB\|alerta " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.881               0.000 elevador:elevadorA\|alerta  " "    0.881               0.000 elevador:elevadorA\|alerta " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439360 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727151439360 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -10.046 " "Worst-case recovery slack is -10.046" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.046             -10.046 GPIO_1\[3\]  " "  -10.046             -10.046 GPIO_1\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.190              -9.190 GPIO_1\[5\]  " "   -9.190              -9.190 GPIO_1\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.122              -4.240 controladora:mycontroladora\|be2B  " "   -2.122              -4.240 controladora:mycontroladora\|be2B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.121              -4.238 controladora:mycontroladora\|be4A  " "   -2.121              -4.238 controladora:mycontroladora\|be4A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.071              -4.139 controladora:mycontroladora\|be2A  " "   -2.071              -4.139 controladora:mycontroladora\|be2A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.066              -4.128 controladora:mycontroladora\|be5A  " "   -2.066              -4.128 controladora:mycontroladora\|be5A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.027              -4.049 controladora:mycontroladora\|be1B  " "   -2.027              -4.049 controladora:mycontroladora\|be1B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.015              -4.024 controladora:mycontroladora\|be4B  " "   -2.015              -4.024 controladora:mycontroladora\|be4B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.946              -8.965 elevador:elevadorB\|alerta_leds  " "   -1.946              -8.965 elevador:elevadorB\|alerta_leds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.932              -3.861 controladora:mycontroladora\|be5B  " "   -1.932              -3.861 controladora:mycontroladora\|be5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.873              -8.523 elevador:elevadorA\|alerta_leds  " "   -1.873              -8.523 elevador:elevadorA\|alerta_leds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.858              -3.713 controladora:mycontroladora\|be3B  " "   -1.858              -3.713 controladora:mycontroladora\|be3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.846              -1.846 GPIO_1\[0\]  " "   -1.846              -1.846 GPIO_1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.770              -3.537 controladora:mycontroladora\|be1A  " "   -1.770              -3.537 controladora:mycontroladora\|be1A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.750              -3.496 controladora:mycontroladora\|be3A  " "   -1.750              -3.496 controladora:mycontroladora\|be3A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.611              -1.611 GPIO_1\[1\]  " "   -1.611              -1.611 GPIO_1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.329              -1.329 GPIO_1\[2\]  " "   -1.329              -1.329 GPIO_1\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.171               0.000 GPIO_1\[4\]  " "    3.171               0.000 GPIO_1\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.051               0.000 GPIO_1\[6\]  " "    4.051               0.000 GPIO_1\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439367 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727151439367 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -7.913 " "Worst-case removal slack is -7.913" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.913              -7.913 GPIO_1\[6\]  " "   -7.913              -7.913 GPIO_1\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.645              -5.645 GPIO_1\[4\]  " "   -5.645              -5.645 GPIO_1\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.607              -2.607 GPIO_1\[2\]  " "   -2.607              -2.607 GPIO_1\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.497              -2.497 GPIO_1\[1\]  " "   -2.497              -2.497 GPIO_1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 controladora:mycontroladora\|be3A  " "    0.182               0.000 controladora:mycontroladora\|be3A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 controladora:mycontroladora\|be5B  " "    0.415               0.000 controladora:mycontroladora\|be5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.488               0.000 controladora:mycontroladora\|be2B  " "    0.488               0.000 controladora:mycontroladora\|be2B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.559               0.000 controladora:mycontroladora\|be1B  " "    0.559               0.000 controladora:mycontroladora\|be1B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.608               0.000 controladora:mycontroladora\|be1A  " "    0.608               0.000 controladora:mycontroladora\|be1A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.638               0.000 controladora:mycontroladora\|be4B  " "    0.638               0.000 controladora:mycontroladora\|be4B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.715               0.000 GPIO_1\[0\]  " "    0.715               0.000 GPIO_1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.724               0.000 controladora:mycontroladora\|be2A  " "    0.724               0.000 controladora:mycontroladora\|be2A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.764               0.000 controladora:mycontroladora\|be4A  " "    0.764               0.000 controladora:mycontroladora\|be4A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.781               0.000 controladora:mycontroladora\|be3B  " "    0.781               0.000 controladora:mycontroladora\|be3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.826               0.000 GPIO_1\[3\]  " "    0.826               0.000 GPIO_1\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.857               0.000 controladora:mycontroladora\|be5A  " "    0.857               0.000 controladora:mycontroladora\|be5A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.069               0.000 elevador:elevadorA\|alerta_leds  " "    1.069               0.000 elevador:elevadorA\|alerta_leds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.111               0.000 GPIO_1\[5\]  " "    1.111               0.000 GPIO_1\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.120               0.000 elevador:elevadorB\|alerta_leds  " "    1.120               0.000 elevador:elevadorB\|alerta_leds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439375 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727151439375 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.720 " "Worst-case minimum pulse width slack is -0.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.720             -26.619 CLOCK2_50  " "   -0.720             -26.619 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.655              -2.770 GPIO_1\[2\]  " "   -0.655              -2.770 GPIO_1\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.649              -2.710 GPIO_1\[3\]  " "   -0.649              -2.710 GPIO_1\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.609              -2.480 GPIO_1\[1\]  " "   -0.609              -2.480 GPIO_1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.609              -2.479 GPIO_1\[4\]  " "   -0.609              -2.479 GPIO_1\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.465              -1.917 GPIO_1\[6\]  " "   -0.465              -1.917 GPIO_1\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.405              -1.635 GPIO_1\[5\]  " "   -0.405              -1.635 GPIO_1\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -162.583 divfreq:div\|clk_i  " "   -0.394            -162.583 divfreq:div\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -2.759 elevador:elevadorB\|alerta_leds  " "   -0.394              -2.759 elevador:elevadorB\|alerta_leds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -2.671 elevador:elevadorA\|alerta_leds  " "   -0.394              -2.671 elevador:elevadorA\|alerta_leds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.521 GPIO_1\[7\]  " "   -0.394              -1.521 GPIO_1\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.380 controladora:mycontroladora\|be3A  " "   -0.394              -1.380 controladora:mycontroladora\|be3A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.321 controladora:mycontroladora\|be5B  " "   -0.394              -1.321 controladora:mycontroladora\|be5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.209 GPIO_1\[0\]  " "   -0.394              -1.209 GPIO_1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.168 controladora:mycontroladora\|be4B  " "   -0.394              -1.168 controladora:mycontroladora\|be4B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.118 controladora:mycontroladora\|be5A  " "   -0.394              -1.118 controladora:mycontroladora\|be5A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.079 controladora:mycontroladora\|be3B  " "   -0.394              -1.079 controladora:mycontroladora\|be3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.074 controladora:mycontroladora\|be2A  " "   -0.394              -1.074 controladora:mycontroladora\|be2A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.065 controladora:mycontroladora\|be4A  " "   -0.394              -1.065 controladora:mycontroladora\|be4A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.062 controladora:mycontroladora\|be1A  " "   -0.394              -1.062 controladora:mycontroladora\|be1A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.060 controladora:mycontroladora\|be2B  " "   -0.394              -1.060 controladora:mycontroladora\|be2B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.034 controladora:mycontroladora\|be1B  " "   -0.394              -1.034 controladora:mycontroladora\|be1B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.224               0.000 controladora:mycontroladora\|pavimentoA\[0\]  " "    0.224               0.000 controladora:mycontroladora\|pavimentoA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.241               0.000 elevador:elevadorB\|alerta  " "    0.241               0.000 elevador:elevadorB\|alerta " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267               0.000 elevador:elevadorA\|alerta  " "    0.267               0.000 elevador:elevadorA\|alerta " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151439379 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727151439379 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1727151439412 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1727151439617 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1727151441446 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727151441992 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1727151442017 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1727151442017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.187 " "Worst-case setup slack is -8.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.187            -974.652 divfreq:div\|clk_i  " "   -8.187            -974.652 divfreq:div\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.599              -7.599 GPIO_1\[5\]  " "   -7.599              -7.599 GPIO_1\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.052             -48.899 CLOCK2_50  " "   -3.052             -48.899 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.212             -56.745 elevador:elevadorB\|alerta  " "   -2.212             -56.745 elevador:elevadorB\|alerta " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.893             -53.634 elevador:elevadorA\|alerta  " "   -1.893             -53.634 elevador:elevadorA\|alerta " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.828             -10.195 controladora:mycontroladora\|pavimentoA\[0\]  " "   -1.828             -10.195 controladora:mycontroladora\|pavimentoA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.815              -1.815 GPIO_1\[0\]  " "   -1.815              -1.815 GPIO_1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 GPIO_1\[1\]  " "    0.390               0.000 GPIO_1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 GPIO_1\[4\]  " "    0.401               0.000 GPIO_1\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 GPIO_1\[2\]  " "    0.420               0.000 GPIO_1\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424               0.000 GPIO_1\[3\]  " "    0.424               0.000 GPIO_1\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.425               0.000 GPIO_1\[6\]  " "    0.425               0.000 GPIO_1\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442021 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727151442021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.368 " "Worst-case hold slack is -5.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.368              -5.368 GPIO_1\[3\]  " "   -5.368              -5.368 GPIO_1\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.834              -4.834 GPIO_1\[6\]  " "   -4.834              -4.834 GPIO_1\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.604              -3.604 GPIO_1\[1\]  " "   -3.604              -3.604 GPIO_1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.431              -3.431 GPIO_1\[2\]  " "   -3.431              -3.431 GPIO_1\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.245              -3.245 GPIO_1\[4\]  " "   -3.245              -3.245 GPIO_1\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.827              -4.285 divfreq:div\|clk_i  " "   -0.827              -4.285 divfreq:div\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.534              -0.534 CLOCK2_50  " "   -0.534              -0.534 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 controladora:mycontroladora\|pavimentoA\[0\]  " "    0.169               0.000 controladora:mycontroladora\|pavimentoA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.219               0.000 GPIO_1\[5\]  " "    0.219               0.000 GPIO_1\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.220               0.000 GPIO_1\[0\]  " "    0.220               0.000 GPIO_1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 elevador:elevadorB\|alerta  " "    0.459               0.000 elevador:elevadorB\|alerta " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.530               0.000 elevador:elevadorA\|alerta  " "    0.530               0.000 elevador:elevadorA\|alerta " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727151442047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.423 " "Worst-case recovery slack is -8.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.423              -8.423 GPIO_1\[3\]  " "   -8.423              -8.423 GPIO_1\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.257              -7.257 GPIO_1\[5\]  " "   -7.257              -7.257 GPIO_1\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.753              -1.753 GPIO_1\[1\]  " "   -1.753              -1.753 GPIO_1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.544              -1.544 GPIO_1\[2\]  " "   -1.544              -1.544 GPIO_1\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.541              -1.541 GPIO_1\[0\]  " "   -1.541              -1.541 GPIO_1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.188              -2.375 controladora:mycontroladora\|be2B  " "   -1.188              -2.375 controladora:mycontroladora\|be2B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.139              -2.277 controladora:mycontroladora\|be4A  " "   -1.139              -2.277 controladora:mycontroladora\|be4A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.126              -2.251 controladora:mycontroladora\|be3B  " "   -1.126              -2.251 controladora:mycontroladora\|be3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.120              -2.238 controladora:mycontroladora\|be1B  " "   -1.120              -2.238 controladora:mycontroladora\|be1B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.100              -2.199 controladora:mycontroladora\|be5A  " "   -1.100              -2.199 controladora:mycontroladora\|be5A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.074              -2.148 controladora:mycontroladora\|be2A  " "   -1.074              -2.148 controladora:mycontroladora\|be2A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.060              -2.118 controladora:mycontroladora\|be4B  " "   -1.060              -2.118 controladora:mycontroladora\|be4B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.049              -2.098 controladora:mycontroladora\|be5B  " "   -1.049              -2.098 controladora:mycontroladora\|be5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.971              -4.452 elevador:elevadorB\|alerta_leds  " "   -0.971              -4.452 elevador:elevadorB\|alerta_leds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.908              -1.816 controladora:mycontroladora\|be1A  " "   -0.908              -1.816 controladora:mycontroladora\|be1A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.891              -3.755 elevador:elevadorA\|alerta_leds  " "   -0.891              -3.755 elevador:elevadorA\|alerta_leds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.854              -1.707 controladora:mycontroladora\|be3A  " "   -0.854              -1.707 controladora:mycontroladora\|be3A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.879               0.000 GPIO_1\[4\]  " "    1.879               0.000 GPIO_1\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.585               0.000 GPIO_1\[6\]  " "    2.585               0.000 GPIO_1\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727151442054 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -4.408 " "Worst-case removal slack is -4.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.408              -4.408 GPIO_1\[6\]  " "   -4.408              -4.408 GPIO_1\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.870              -2.870 GPIO_1\[4\]  " "   -2.870              -2.870 GPIO_1\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.916              -0.916 GPIO_1\[2\]  " "   -0.916              -0.916 GPIO_1\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.807              -0.807 GPIO_1\[1\]  " "   -0.807              -0.807 GPIO_1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.157              -0.314 controladora:mycontroladora\|be3A  " "   -0.157              -0.314 controladora:mycontroladora\|be3A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.024               0.000 controladora:mycontroladora\|be5B  " "    0.024               0.000 controladora:mycontroladora\|be5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.107               0.000 controladora:mycontroladora\|be1A  " "    0.107               0.000 controladora:mycontroladora\|be1A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 controladora:mycontroladora\|be1B  " "    0.127               0.000 controladora:mycontroladora\|be1B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 controladora:mycontroladora\|be4B  " "    0.132               0.000 controladora:mycontroladora\|be4B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 controladora:mycontroladora\|be2B  " "    0.170               0.000 controladora:mycontroladora\|be2B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 controladora:mycontroladora\|be2A  " "    0.176               0.000 controladora:mycontroladora\|be2A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209               0.000 controladora:mycontroladora\|be3B  " "    0.209               0.000 controladora:mycontroladora\|be3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.248               0.000 controladora:mycontroladora\|be4A  " "    0.248               0.000 controladora:mycontroladora\|be4A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.261               0.000 controladora:mycontroladora\|be5A  " "    0.261               0.000 controladora:mycontroladora\|be5A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 elevador:elevadorA\|alerta_leds  " "    0.452               0.000 elevador:elevadorA\|alerta_leds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.481               0.000 elevador:elevadorB\|alerta_leds  " "    0.481               0.000 elevador:elevadorB\|alerta_leds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.929               0.000 GPIO_1\[0\]  " "    0.929               0.000 GPIO_1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.750               0.000 GPIO_1\[5\]  " "    1.750               0.000 GPIO_1\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.004               0.000 GPIO_1\[3\]  " "    2.004               0.000 GPIO_1\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442062 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727151442062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.854 " "Worst-case minimum pulse width slack is -0.854" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.854              -4.140 GPIO_1\[3\]  " "   -0.854              -4.140 GPIO_1\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.779             -20.029 CLOCK2_50  " "   -0.779             -20.029 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742              -3.468 GPIO_1\[2\]  " "   -0.742              -3.468 GPIO_1\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.704              -3.230 GPIO_1\[1\]  " "   -0.704              -3.230 GPIO_1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.690              -3.145 GPIO_1\[4\]  " "   -0.690              -3.145 GPIO_1\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.615              -2.717 GPIO_1\[6\]  " "   -0.615              -2.717 GPIO_1\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.595              -2.561 GPIO_1\[5\]  " "   -0.595              -2.561 GPIO_1\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.579              -2.476 GPIO_1\[7\]  " "   -0.579              -2.476 GPIO_1\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.392              -1.323 GPIO_1\[0\]  " "   -0.392              -1.323 GPIO_1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.079              -6.558 divfreq:div\|clk_i  " "   -0.079              -6.558 divfreq:div\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.064              -0.127 controladora:mycontroladora\|be3A  " "   -0.064              -0.127 controladora:mycontroladora\|be3A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.034              -0.066 controladora:mycontroladora\|be5B  " "   -0.034              -0.066 controladora:mycontroladora\|be5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.011               0.000 controladora:mycontroladora\|be4B  " "    0.011               0.000 controladora:mycontroladora\|be4B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.024               0.000 elevador:elevadorB\|alerta_leds  " "    0.024               0.000 elevador:elevadorB\|alerta_leds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.039               0.000 controladora:mycontroladora\|be5A  " "    0.039               0.000 controladora:mycontroladora\|be5A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.045               0.000 elevador:elevadorA\|alerta_leds  " "    0.045               0.000 elevador:elevadorA\|alerta_leds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.063               0.000 controladora:mycontroladora\|be3B  " "    0.063               0.000 controladora:mycontroladora\|be3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.072               0.000 controladora:mycontroladora\|be2B  " "    0.072               0.000 controladora:mycontroladora\|be2B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.075               0.000 controladora:mycontroladora\|be2A  " "    0.075               0.000 controladora:mycontroladora\|be2A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.080               0.000 controladora:mycontroladora\|be4A  " "    0.080               0.000 controladora:mycontroladora\|be4A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 controladora:mycontroladora\|be1A  " "    0.096               0.000 controladora:mycontroladora\|be1A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.122               0.000 controladora:mycontroladora\|be1B  " "    0.122               0.000 controladora:mycontroladora\|be1B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253               0.000 controladora:mycontroladora\|pavimentoA\[0\]  " "    0.253               0.000 controladora:mycontroladora\|pavimentoA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.258               0.000 elevador:elevadorB\|alerta  " "    0.258               0.000 elevador:elevadorB\|alerta " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 elevador:elevadorA\|alerta  " "    0.307               0.000 elevador:elevadorA\|alerta " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442068 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727151442068 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1727151442109 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727151442757 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1727151442777 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1727151442777 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.598 " "Worst-case setup slack is -7.598" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.598            -888.555 divfreq:div\|clk_i  " "   -7.598            -888.555 divfreq:div\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.266              -6.266 GPIO_1\[5\]  " "   -6.266              -6.266 GPIO_1\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.759             -42.441 CLOCK2_50  " "   -2.759             -42.441 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.984             -50.507 elevador:elevadorB\|alerta  " "   -1.984             -50.507 elevador:elevadorB\|alerta " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.720             -48.473 elevador:elevadorA\|alerta  " "   -1.720             -48.473 elevador:elevadorA\|alerta " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.683              -9.092 controladora:mycontroladora\|pavimentoA\[0\]  " "   -1.683              -9.092 controladora:mycontroladora\|pavimentoA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.446              -1.446 GPIO_1\[0\]  " "   -1.446              -1.446 GPIO_1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 GPIO_1\[1\]  " "    0.408               0.000 GPIO_1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 GPIO_1\[4\]  " "    0.413               0.000 GPIO_1\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 GPIO_1\[2\]  " "    0.440               0.000 GPIO_1\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441               0.000 GPIO_1\[3\]  " "    0.441               0.000 GPIO_1\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441               0.000 GPIO_1\[6\]  " "    0.441               0.000 GPIO_1\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442781 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727151442781 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.105 " "Worst-case hold slack is -5.105" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.105              -5.105 GPIO_1\[3\]  " "   -5.105              -5.105 GPIO_1\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.693              -4.693 GPIO_1\[6\]  " "   -4.693              -4.693 GPIO_1\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.481              -3.481 GPIO_1\[1\]  " "   -3.481              -3.481 GPIO_1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.337              -3.337 GPIO_1\[2\]  " "   -3.337              -3.337 GPIO_1\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.138              -3.138 GPIO_1\[4\]  " "   -3.138              -3.138 GPIO_1\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.769              -4.460 divfreq:div\|clk_i  " "   -0.769              -4.460 divfreq:div\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.584              -0.584 CLOCK2_50  " "   -0.584              -0.584 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 controladora:mycontroladora\|pavimentoA\[0\]  " "    0.114               0.000 controladora:mycontroladora\|pavimentoA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.212               0.000 GPIO_1\[0\]  " "    0.212               0.000 GPIO_1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 GPIO_1\[5\]  " "    0.215               0.000 GPIO_1\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412               0.000 elevador:elevadorB\|alerta  " "    0.412               0.000 elevador:elevadorB\|alerta " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.478               0.000 elevador:elevadorA\|alerta  " "    0.478               0.000 elevador:elevadorA\|alerta " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442806 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727151442806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.063 " "Worst-case recovery slack is -7.063" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.063              -7.063 GPIO_1\[3\]  " "   -7.063              -7.063 GPIO_1\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.992              -5.992 GPIO_1\[5\]  " "   -5.992              -5.992 GPIO_1\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.245              -1.245 GPIO_1\[1\]  " "   -1.245              -1.245 GPIO_1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.224              -1.224 GPIO_1\[0\]  " "   -1.224              -1.224 GPIO_1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.057              -1.057 GPIO_1\[2\]  " "   -1.057              -1.057 GPIO_1\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.017              -2.034 controladora:mycontroladora\|be2B  " "   -1.017              -2.034 controladora:mycontroladora\|be2B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 controladora:mycontroladora\|be3B  " "   -1.000              -2.000 controladora:mycontroladora\|be3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.980              -1.960 controladora:mycontroladora\|be5A  " "   -0.980              -1.960 controladora:mycontroladora\|be5A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.959              -1.917 controladora:mycontroladora\|be4A  " "   -0.959              -1.917 controladora:mycontroladora\|be4A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.947              -1.892 controladora:mycontroladora\|be1B  " "   -0.947              -1.892 controladora:mycontroladora\|be1B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.908              -1.816 controladora:mycontroladora\|be2A  " "   -0.908              -1.816 controladora:mycontroladora\|be2A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.904              -1.806 controladora:mycontroladora\|be4B  " "   -0.904              -1.806 controladora:mycontroladora\|be4B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.892              -1.784 controladora:mycontroladora\|be5B  " "   -0.892              -1.784 controladora:mycontroladora\|be5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.827              -3.748 elevador:elevadorB\|alerta_leds  " "   -0.827              -3.748 elevador:elevadorB\|alerta_leds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.802              -1.604 controladora:mycontroladora\|be1A  " "   -0.802              -1.604 controladora:mycontroladora\|be1A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.751              -3.154 elevador:elevadorA\|alerta_leds  " "   -0.751              -3.154 elevador:elevadorA\|alerta_leds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.709              -1.417 controladora:mycontroladora\|be3A  " "   -0.709              -1.417 controladora:mycontroladora\|be3A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.827               0.000 GPIO_1\[4\]  " "    1.827               0.000 GPIO_1\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.534               0.000 GPIO_1\[6\]  " "    2.534               0.000 GPIO_1\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727151442814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -4.310 " "Worst-case removal slack is -4.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.310              -4.310 GPIO_1\[6\]  " "   -4.310              -4.310 GPIO_1\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.801              -2.801 GPIO_1\[4\]  " "   -2.801              -2.801 GPIO_1\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.126              -1.126 GPIO_1\[2\]  " "   -1.126              -1.126 GPIO_1\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.031              -1.031 GPIO_1\[1\]  " "   -1.031              -1.031 GPIO_1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.149              -0.297 controladora:mycontroladora\|be3A  " "   -0.149              -0.297 controladora:mycontroladora\|be3A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.016               0.000 controladora:mycontroladora\|be5B  " "    0.016               0.000 controladora:mycontroladora\|be5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.082               0.000 controladora:mycontroladora\|be1A  " "    0.082               0.000 controladora:mycontroladora\|be1A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.091               0.000 controladora:mycontroladora\|be4B  " "    0.091               0.000 controladora:mycontroladora\|be4B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.098               0.000 controladora:mycontroladora\|be1B  " "    0.098               0.000 controladora:mycontroladora\|be1B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.123               0.000 controladora:mycontroladora\|be2B  " "    0.123               0.000 controladora:mycontroladora\|be2B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 controladora:mycontroladora\|be2A  " "    0.137               0.000 controladora:mycontroladora\|be2A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 controladora:mycontroladora\|be3B  " "    0.150               0.000 controladora:mycontroladora\|be3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 controladora:mycontroladora\|be4A  " "    0.200               0.000 controladora:mycontroladora\|be4A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 controladora:mycontroladora\|be5A  " "    0.210               0.000 controladora:mycontroladora\|be5A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 elevador:elevadorA\|alerta_leds  " "    0.379               0.000 elevador:elevadorA\|alerta_leds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 elevador:elevadorB\|alerta_leds  " "    0.394               0.000 elevador:elevadorB\|alerta_leds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.683               0.000 GPIO_1\[0\]  " "    0.683               0.000 GPIO_1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.081               0.000 GPIO_1\[5\]  " "    1.081               0.000 GPIO_1\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.422               0.000 GPIO_1\[3\]  " "    1.422               0.000 GPIO_1\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727151442823 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.887 " "Worst-case minimum pulse width slack is -0.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.887              -4.421 GPIO_1\[3\]  " "   -0.887              -4.421 GPIO_1\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.802             -23.941 CLOCK2_50  " "   -0.802             -23.941 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.760              -3.659 GPIO_1\[2\]  " "   -0.760              -3.659 GPIO_1\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.743              -3.547 GPIO_1\[1\]  " "   -0.743              -3.547 GPIO_1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.725              -3.458 GPIO_1\[4\]  " "   -0.725              -3.458 GPIO_1\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.653              -3.031 GPIO_1\[6\]  " "   -0.653              -3.031 GPIO_1\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.627              -2.832 GPIO_1\[5\]  " "   -0.627              -2.832 GPIO_1\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.626              -2.842 GPIO_1\[7\]  " "   -0.626              -2.842 GPIO_1\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.432              -1.655 GPIO_1\[0\]  " "   -0.432              -1.655 GPIO_1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.019              -0.035 controladora:mycontroladora\|be3A  " "   -0.019              -0.035 controladora:mycontroladora\|be3A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.018              -0.501 divfreq:div\|clk_i  " "   -0.018              -0.501 divfreq:div\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.004               0.000 controladora:mycontroladora\|be5B  " "    0.004               0.000 controladora:mycontroladora\|be5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.048               0.000 controladora:mycontroladora\|be4B  " "    0.048               0.000 controladora:mycontroladora\|be4B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.053               0.000 elevador:elevadorB\|alerta_leds  " "    0.053               0.000 elevador:elevadorB\|alerta_leds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.068               0.000 elevador:elevadorA\|alerta_leds  " "    0.068               0.000 elevador:elevadorA\|alerta_leds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.070               0.000 controladora:mycontroladora\|be5A  " "    0.070               0.000 controladora:mycontroladora\|be5A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.086               0.000 controladora:mycontroladora\|be3B  " "    0.086               0.000 controladora:mycontroladora\|be3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.095               0.000 controladora:mycontroladora\|be2B  " "    0.095               0.000 controladora:mycontroladora\|be2B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.097               0.000 controladora:mycontroladora\|be2A  " "    0.097               0.000 controladora:mycontroladora\|be2A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.102               0.000 controladora:mycontroladora\|be4A  " "    0.102               0.000 controladora:mycontroladora\|be4A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.115               0.000 controladora:mycontroladora\|be1A  " "    0.115               0.000 controladora:mycontroladora\|be1A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 controladora:mycontroladora\|be1B  " "    0.143               0.000 controladora:mycontroladora\|be1B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 controladora:mycontroladora\|pavimentoA\[0\]  " "    0.299               0.000 controladora:mycontroladora\|pavimentoA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315               0.000 elevador:elevadorB\|alerta  " "    0.315               0.000 elevador:elevadorB\|alerta " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 elevador:elevadorA\|alerta  " "    0.341               0.000 elevador:elevadorA\|alerta " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727151442828 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727151442828 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1727151447236 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1727151447240 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5216 " "Peak virtual memory: 5216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727151447411 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 24 01:17:27 2024 " "Processing ended: Tue Sep 24 01:17:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727151447411 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727151447411 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727151447411 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1727151447411 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 322 s " "Quartus Prime Full Compilation was successful. 0 errors, 322 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1727151448260 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727151465536 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727151465537 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 24 01:17:45 2024 " "Processing started: Tue Sep 24 01:17:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727151465537 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1727151465537 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp elevador_v2 -c elevador_v2 --netlist_type=sgate " "Command: quartus_npp elevador_v2 -c elevador_v2 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1727151465537 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1727151465778 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4557 " "Peak virtual memory: 4557 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727151465970 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 24 01:17:45 2024 " "Processing ended: Tue Sep 24 01:17:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727151465970 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727151465970 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727151465970 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1727151465970 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727151559432 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727151559433 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 24 01:19:19 2024 " "Processing started: Tue Sep 24 01:19:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727151559433 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1727151559433 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp elevador_v2 -c elevador_v2 --netlist_type=sm_process " "Command: quartus_npp elevador_v2 -c elevador_v2 --netlist_type=sm_process" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1727151559433 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1727151559676 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4557 " "Peak virtual memory: 4557 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727151559759 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 24 01:19:19 2024 " "Processing ended: Tue Sep 24 01:19:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727151559759 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727151559759 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727151559759 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1727151559759 ""}
