#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_0000020fb69e91c0 .scope module, "DatapathTB" "DatapathTB" 2 19;
 .timescale -9 -12;
v0000020fb6a784b0_0 .var "clock", 0 0;
v0000020fb6a79090_0 .var "reset", 0 0;
S_0000020fb695a110 .scope module, "datapath" "Datapath" 2 25, 3 19 0, S_0000020fb69e91c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
v0000020fb6a75b40_0 .net "ALUCrt", 3 0, v0000020fb6a03bb0_0;  1 drivers
v0000020fb6a76e00_0 .net "ALUOp", 1 0, v0000020fb6a043d0_0;  1 drivers
v0000020fb6a773a0_0 .net "ALUSrc", 0 0, v0000020fb6a04bf0_0;  1 drivers
o0000020fb6a36ae8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000020fb6a76ea0_0 .net "ALUoperator", 31 0, o0000020fb6a36ae8;  0 drivers
v0000020fb6a77440_0 .net "ALUout", 31 0, v0000020fb69d6e10_0;  1 drivers
o0000020fb6a36b18 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000020fb6a756e0_0 .net "ALUrResp", 31 0, o0000020fb6a36b18;  0 drivers
v0000020fb6a76860_0 .net "PC", 31 0, v0000020fb6a036b0_0;  1 drivers
v0000020fb6a762c0_0 .net "PCNext", 31 0, v0000020fb6a76b80_0;  1 drivers
v0000020fb6a76720_0 .net "PCpsadd", 31 0, v0000020fb6a76a40_0;  1 drivers
v0000020fb6a76f40_0 .net "PCshift", 31 0, v0000020fb6a77120_0;  1 drivers
v0000020fb6a76fe0_0 .net "auxiliarData", 31 0, v0000020fb6a031b0_0;  1 drivers
v0000020fb6a75780_0 .net "branch", 0 0, v0000020fb6a04470_0;  1 drivers
v0000020fb6a75aa0_0 .net "clock", 0 0, v0000020fb6a784b0_0;  1 drivers
v0000020fb6a75820_0 .net "data1", 31 0, v0000020fb6a76cc0_0;  1 drivers
v0000020fb6a76040_0 .net "data2", 31 0, v0000020fb6a75960_0;  1 drivers
v0000020fb6a75d20_0 .net "immediate", 31 0, v0000020fb6a046f0_0;  1 drivers
v0000020fb6a76220_0 .net "immediateSH", 31 0, v0000020fb6a75a00_0;  1 drivers
v0000020fb6a767c0_0 .net "instruction", 31 0, v0000020fb6a041f0_0;  1 drivers
v0000020fb6a76360_0 .net "memRead", 0 0, v0000020fb6a04b50_0;  1 drivers
v0000020fb6a76400_0 .net "memWrite", 0 0, v0000020fb6a03d90_0;  1 drivers
v0000020fb6a75e60_0 .net "memtoReg", 0 0, v0000020fb6a04510_0;  1 drivers
v0000020fb6a758c0_0 .net "readData", 31 0, v0000020fb6a03e30_0;  1 drivers
v0000020fb6a764a0_0 .net "regWrite", 0 0, v0000020fb6a04e70_0;  1 drivers
v0000020fb6a75fa0_0 .net "reset", 0 0, v0000020fb6a79090_0;  1 drivers
v0000020fb6a765e0_0 .net "writeData", 31 0, v0000020fb6a03390_0;  1 drivers
v0000020fb6a791d0_0 .net "zero", 0 0, v0000020fb69d7270_0;  1 drivers
L_0000020fb6a78b90 .part v0000020fb6a041f0_0, 0, 7;
L_0000020fb6a78eb0 .part v0000020fb6a041f0_0, 25, 7;
L_0000020fb6a78a50 .part v0000020fb6a041f0_0, 12, 3;
L_0000020fb6a785f0 .part v0000020fb6a041f0_0, 15, 5;
L_0000020fb6a78af0 .part v0000020fb6a041f0_0, 20, 5;
L_0000020fb6a77650 .part v0000020fb6a041f0_0, 7, 5;
S_0000020fb695a2a0 .scope module, "alu" "ALU" 3 101, 4 17 0, S_0000020fb695a110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "ALUOut";
    .port_info 1 /OUTPUT 1 "zero";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /INPUT 32 "input1";
    .port_info 4 /INPUT 32 "input2";
    .port_info 5 /INPUT 1 "clock";
v0000020fb69d6ff0_0 .net "ALUControl", 3 0, v0000020fb6a03bb0_0;  alias, 1 drivers
v0000020fb69d6e10_0 .var "ALUOut", 31 0;
v0000020fb69d7130_0 .net "clock", 0 0, v0000020fb6a784b0_0;  alias, 1 drivers
v0000020fb69d6b90_0 .net "input1", 31 0, v0000020fb6a76cc0_0;  alias, 1 drivers
v0000020fb69d67d0_0 .net "input2", 31 0, v0000020fb6a031b0_0;  alias, 1 drivers
v0000020fb69d7270_0 .var "zero", 0 0;
E_0000020fb69f34c0 .event anyedge, v0000020fb69d6ff0_0, v0000020fb69d6b90_0, v0000020fb69d67d0_0, v0000020fb69d6e10_0;
S_0000020fb695a430 .scope function.vec4.s32, "sOut" "sOut" 4 60, 4 60 0, S_0000020fb695a2a0;
 .timescale 0 0;
v0000020fb69d73b0_0 .var "input1", 31 0;
v0000020fb69d6eb0_0 .var "input2", 31 0;
; Variable sOut is vec4 return value of scope S_0000020fb695a430
TD_DatapathTB.datapath.alu.sOut ;
    %load/vec4 v0000020fb69d6eb0_0;
    %parti/s 1, 31, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %load/vec4 v0000020fb69d73b0_0;
    %load/vec4 v0000020fb69d6eb0_0;
    %add;
    %ret/vec4 0, 0, 32;  Assign to sOut (store_vec4_to_lval)
    %jmp T_0.2;
T_0.0 ;
    %load/vec4 v0000020fb69d6eb0_0;
    %inv;
    %store/vec4 v0000020fb69d6eb0_0, 0, 32;
    %load/vec4 v0000020fb69d6eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020fb69d6eb0_0, 0, 32;
    %load/vec4 v0000020fb69d73b0_0;
    %load/vec4 v0000020fb69d6eb0_0;
    %add;
    %ret/vec4 0, 0, 32;  Assign to sOut (store_vec4_to_lval)
    %jmp T_0.2;
T_0.2 ;
    %pop/vec4 1;
    %end;
S_0000020fb6996410 .scope module, "aluCrt" "ALUControl" 3 74, 5 17 0, S_0000020fb695a110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "outALUControl";
    .port_info 1 /INPUT 7 "funct7";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /INPUT 2 "ALUOp";
    .port_info 4 /INPUT 1 "clock";
v0000020fb69d6870_0 .net "ALUOp", 1 0, v0000020fb6a043d0_0;  alias, 1 drivers
o0000020fb6a358b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000020fb69d69b0_0 .net "clock", 0 0, o0000020fb6a358b8;  0 drivers
v0000020fb69d6af0_0 .net "funct3", 2 0, L_0000020fb6a78a50;  1 drivers
v0000020fb6a03b10_0 .net "funct7", 6 0, L_0000020fb6a78eb0;  1 drivers
v0000020fb6a03bb0_0 .var "outALUControl", 3 0;
E_0000020fb69f3240 .event anyedge, v0000020fb69d6870_0, v0000020fb69d6af0_0, v0000020fb6a03b10_0;
S_0000020fb69965a0 .scope module, "control" "Controller" 3 56, 6 17 0, S_0000020fb695a110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "ALUOp";
    .port_info 1 /OUTPUT 1 "branch";
    .port_info 2 /OUTPUT 1 "regWrite";
    .port_info 3 /OUTPUT 1 "memoryToRegister";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "memoryRead";
    .port_info 6 /OUTPUT 1 "memoryWrite";
    .port_info 7 /INPUT 7 "opcode";
    .port_info 8 /INPUT 1 "clock";
v0000020fb6a043d0_0 .var "ALUOp", 1 0;
v0000020fb6a04bf0_0 .var "ALUSrc", 0 0;
v0000020fb6a04470_0 .var "branch", 0 0;
v0000020fb6a03cf0_0 .net "clock", 0 0, v0000020fb6a784b0_0;  alias, 1 drivers
v0000020fb6a04b50_0 .var "memoryRead", 0 0;
v0000020fb6a04510_0 .var "memoryToRegister", 0 0;
v0000020fb6a03d90_0 .var "memoryWrite", 0 0;
v0000020fb6a045b0_0 .net "opcode", 6 0, L_0000020fb6a78b90;  1 drivers
v0000020fb6a04e70_0 .var "regWrite", 0 0;
E_0000020fb69f3fc0 .event anyedge, v0000020fb6a045b0_0;
S_0000020fb6996730 .scope module, "dataMem" "DataMemory" 3 132, 7 17 0, S_0000020fb695a110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "readData";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 32 "writeData";
    .port_info 3 /INPUT 1 "clock";
    .port_info 4 /INPUT 1 "memWrite";
    .port_info 5 /INPUT 1 "memRead";
    .port_info 6 /INPUT 1 "reset";
v0000020fb6a04c90_0 .net "address", 31 0, v0000020fb69d6e10_0;  alias, 1 drivers
v0000020fb6a03f70_0 .net "clock", 0 0, v0000020fb6a784b0_0;  alias, 1 drivers
v0000020fb6a04650 .array "dataArray", 0 31, 31 0;
v0000020fb6a03250_0 .net "memRead", 0 0, v0000020fb6a03d90_0;  alias, 1 drivers
v0000020fb6a04d30_0 .net "memWrite", 0 0, v0000020fb6a04b50_0;  alias, 1 drivers
v0000020fb6a03e30_0 .var "readData", 31 0;
v0000020fb6a04a10_0 .net "reset", 0 0, v0000020fb6a79090_0;  alias, 1 drivers
v0000020fb6a04970_0 .net "writeData", 31 0, v0000020fb6a03390_0;  alias, 1 drivers
E_0000020fb69f3ac0 .event posedge, v0000020fb69d7130_0;
E_0000020fb69f3540 .event anyedge, v0000020fb6a04a10_0;
S_0000020fb69919e0 .scope module, "immGen" "ImmediateGenerator" 3 68, 8 17 0, S_0000020fb695a110;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "outImmediate";
    .port_info 1 /INPUT 32 "immediate";
    .port_info 2 /INPUT 1 "clock";
v0000020fb6a03430_0 .net *"_ivl_1", 6 0, L_0000020fb6a789b0;  1 drivers
L_0000020fb6a79618 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020fb6a04790_0 .net *"_ivl_5", 24 0, L_0000020fb6a79618;  1 drivers
v0000020fb6a04dd0_0 .net *"_ivl_7", 3 0, L_0000020fb6a77ab0;  1 drivers
v0000020fb6a04fb0_0 .net "clock", 0 0, v0000020fb6a784b0_0;  alias, 1 drivers
v0000020fb6a03ed0_0 .net "funct3", 2 0, L_0000020fb6a78690;  1 drivers
v0000020fb6a04150_0 .net "immediate", 31 0, v0000020fb6a041f0_0;  alias, 1 drivers
v0000020fb6a04010_0 .net "opcode", 31 0, L_0000020fb6a77790;  1 drivers
v0000020fb6a046f0_0 .var "outImmediate", 31 0;
E_0000020fb69f40c0 .event anyedge, v0000020fb6a04010_0, v0000020fb6a04150_0;
L_0000020fb6a789b0 .part v0000020fb6a041f0_0, 0, 7;
L_0000020fb6a77790 .concat [ 7 25 0 0], L_0000020fb6a789b0, L_0000020fb6a79618;
L_0000020fb6a77ab0 .part v0000020fb6a041f0_0, 12, 4;
L_0000020fb6a78690 .part L_0000020fb6a77ab0, 0, 3;
S_0000020fb6991b70 .scope module, "instructionMem" "InstructionMemory" 3 49, 9 17 0, S_0000020fb695a110;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clock";
v0000020fb6a04f10_0 .net "PC", 31 0, v0000020fb6a76b80_0;  alias, 1 drivers
v0000020fb6a040b0_0 .net "clock", 0 0, v0000020fb6a784b0_0;  alias, 1 drivers
v0000020fb6a032f0 .array "instructionArray", 0 31, 31 0;
v0000020fb6a041f0_0 .var "out", 31 0;
v0000020fb6a05050_0 .net "reset", 0 0, v0000020fb6a79090_0;  alias, 1 drivers
S_0000020fb6991d00 .scope module, "mux1" "MUX_32_2_1" 3 93, 10 17 0, S_0000020fb695a110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "input1";
    .port_info 2 /INPUT 32 "input2";
    .port_info 3 /INPUT 1 "selector";
    .port_info 4 /INPUT 1 "clock";
v0000020fb6a03610_0 .net "clock", 0 0, v0000020fb6a784b0_0;  alias, 1 drivers
v0000020fb6a03c50_0 .net "input1", 31 0, v0000020fb6a75960_0;  alias, 1 drivers
v0000020fb6a04290_0 .net "input2", 31 0, v0000020fb6a046f0_0;  alias, 1 drivers
v0000020fb6a031b0_0 .var "out", 31 0;
v0000020fb6a04830_0 .net "selector", 0 0, v0000020fb6a04bf0_0;  alias, 1 drivers
E_0000020fb69f3b40 .event anyedge, v0000020fb6a04bf0_0, v0000020fb6a046f0_0, v0000020fb6a03c50_0;
S_0000020fb6957fe0 .scope module, "mux2" "MUX_32_2_1" 3 142, 10 17 0, S_0000020fb695a110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "input1";
    .port_info 2 /INPUT 32 "input2";
    .port_info 3 /INPUT 1 "selector";
    .port_info 4 /INPUT 1 "clock";
v0000020fb6a04ab0_0 .net "clock", 0 0, v0000020fb6a784b0_0;  alias, 1 drivers
v0000020fb6a034d0_0 .net "input1", 31 0, v0000020fb6a03e30_0;  alias, 1 drivers
v0000020fb6a048d0_0 .net "input2", 31 0, v0000020fb69d6e10_0;  alias, 1 drivers
v0000020fb6a03390_0 .var "out", 31 0;
v0000020fb6a03570_0 .net "selector", 0 0, v0000020fb6a04510_0;  alias, 1 drivers
E_0000020fb69f3bc0 .event anyedge, v0000020fb6a04510_0, v0000020fb69d6e10_0, v0000020fb6a03e30_0;
S_0000020fb6958170 .scope module, "mux32And" "MUX32_2_1_and" 3 123, 11 17 0, S_0000020fb695a110;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "PCNext";
    .port_info 1 /INPUT 32 "addPC";
    .port_info 2 /INPUT 32 "addPCShift";
    .port_info 3 /INPUT 1 "zero";
    .port_info 4 /INPUT 1 "branch";
    .port_info 5 /INPUT 1 "clock";
v0000020fb6a036b0_0 .var "PCNext", 31 0;
v0000020fb6a03750_0 .net "addPC", 31 0, v0000020fb6a76b80_0;  alias, 1 drivers
v0000020fb6a037f0_0 .net "addPCShift", 31 0, v0000020fb6a77120_0;  alias, 1 drivers
v0000020fb6a03a70_0 .net "branch", 0 0, v0000020fb6a04470_0;  alias, 1 drivers
v0000020fb6a03890_0 .net "clock", 0 0, v0000020fb6a784b0_0;  alias, 1 drivers
v0000020fb6a03930_0 .var "selector", 0 0;
v0000020fb6a039d0_0 .net "zero", 0 0, v0000020fb69d7270_0;  alias, 1 drivers
E_0000020fb69f3280/0 .event anyedge, v0000020fb69d7270_0, v0000020fb6a04470_0, v0000020fb6a03930_0, v0000020fb6a037f0_0;
E_0000020fb69f3280/1 .event anyedge, v0000020fb6a04f10_0;
E_0000020fb69f3280 .event/or E_0000020fb69f3280/0, E_0000020fb69f3280/1;
S_0000020fb6958300 .scope module, "pcAdd" "PCAdder" 3 43, 12 17 0, S_0000020fb695a110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "outPCAdder";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "clock";
v0000020fb6a75640_0 .net "PC", 31 0, v0000020fb6a76b80_0;  alias, 1 drivers
v0000020fb6a76540_0 .net "clock", 0 0, v0000020fb6a784b0_0;  alias, 1 drivers
v0000020fb6a76a40_0 .var "outPCAdder", 31 0;
E_0000020fb69f3640 .event anyedge, v0000020fb6a04f10_0;
S_0000020fb6968820 .scope module, "pcAdderShift" "PCAdderShift" 3 116, 13 17 0, S_0000020fb695a110;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "PCAddShift";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 32 "immediate";
    .port_info 3 /INPUT 1 "clock";
v0000020fb6a76680_0 .net "PC", 31 0, v0000020fb6a76b80_0;  alias, 1 drivers
v0000020fb6a77120_0 .var "PCAddShift", 31 0;
v0000020fb6a77080_0 .net "clock", 0 0, v0000020fb6a784b0_0;  alias, 1 drivers
v0000020fb6a76ae0_0 .net "immediate", 31 0, v0000020fb6a75a00_0;  alias, 1 drivers
E_0000020fb69f3dc0 .event anyedge, v0000020fb6a04f10_0, v0000020fb6a76ae0_0;
S_0000020fb69689b0 .scope module, "programCounter" "ProgramCounter" 3 36, 14 17 0, S_0000020fb695a110;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "outPCNext";
    .port_info 1 /INPUT 32 "PCNext";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clock";
v0000020fb6a760e0_0 .net "PCNext", 31 0, v0000020fb6a036b0_0;  alias, 1 drivers
v0000020fb6a76180_0 .net "clock", 0 0, v0000020fb6a784b0_0;  alias, 1 drivers
v0000020fb6a76b80_0 .var "outPCNext", 31 0;
v0000020fb6a771c0_0 .net "reset", 0 0, v0000020fb6a79090_0;  alias, 1 drivers
S_0000020fb6995ec0 .scope module, "registerMem" "RegisterMemory" 3 81, 15 17 0, S_0000020fb695a110;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "outRS1";
    .port_info 1 /OUTPUT 32 "outRS2";
    .port_info 2 /INPUT 5 "rs1";
    .port_info 3 /INPUT 5 "rs2";
    .port_info 4 /INPUT 5 "rsWrite";
    .port_info 5 /INPUT 32 "dataWrite";
    .port_info 6 /INPUT 1 "rWrite";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "reset";
v0000020fb6a76c20_0 .net "clk", 0 0, v0000020fb6a784b0_0;  alias, 1 drivers
v0000020fb6a76900_0 .net "dataWrite", 31 0, v0000020fb6a03390_0;  alias, 1 drivers
v0000020fb6a76cc0_0 .var "outRS1", 31 0;
v0000020fb6a75960_0 .var "outRS2", 31 0;
v0000020fb6a769a0_0 .net "rWrite", 0 0, v0000020fb6a04e70_0;  alias, 1 drivers
v0000020fb6a77260 .array "registerArray", 0 31, 31 0;
v0000020fb6a75c80_0 .net "reset", 0 0, v0000020fb6a79090_0;  alias, 1 drivers
v0000020fb6a76d60_0 .net "rs1", 4 0, L_0000020fb6a785f0;  1 drivers
v0000020fb6a75f00_0 .net "rs2", 4 0, L_0000020fb6a78af0;  1 drivers
v0000020fb6a77300_0 .net "rsWrite", 4 0, L_0000020fb6a77650;  1 drivers
S_0000020fb69ee670 .scope module, "sht" "Shifter" 3 110, 16 17 0, S_0000020fb695a110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "shiftImmediate";
    .port_info 1 /INPUT 32 "immediate";
    .port_info 2 /INPUT 1 "clock";
v0000020fb6a75be0_0 .net "clock", 0 0, v0000020fb6a784b0_0;  alias, 1 drivers
v0000020fb6a75dc0_0 .net "immediate", 31 0, v0000020fb6a046f0_0;  alias, 1 drivers
v0000020fb6a75a00_0 .var "shiftImmediate", 31 0;
E_0000020fb69f3340 .event anyedge, v0000020fb6a046f0_0;
    .scope S_0000020fb69689b0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020fb6a76b80_0, 0;
    %end;
    .thread T_1;
    .scope S_0000020fb69689b0;
T_2 ;
    %wait E_0000020fb69f3ac0;
    %load/vec4 v0000020fb6a771c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020fb6a76b80_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000020fb6a760e0_0;
    %assign/vec4 v0000020fb6a76b80_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000020fb6958300;
T_3 ;
    %wait E_0000020fb69f3640;
    %load/vec4 v0000020fb6a75640_0;
    %addi 4, 0, 32;
    %assign/vec4 v0000020fb6a76a40_0, 0;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000020fb6991b70;
T_4 ;
    %pushi/vec4 1081523, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 1081523, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 1081523, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 1081523, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 1081523, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 1081523, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 1081523, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 1081523, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %end;
    .thread T_4;
    .scope S_0000020fb6991b70;
T_5 ;
    %wait E_0000020fb69f3ac0;
    %load/vec4 v0000020fb6a05050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1081523, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a032f0, 0, 4;
T_5.0 ;
    %load/vec4 v0000020fb6a04f10_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0000020fb6a032f0, 4;
    %assign/vec4 v0000020fb6a041f0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0000020fb69965a0;
T_6 ;
    %wait E_0000020fb69f3fc0;
    %load/vec4 v0000020fb6a045b0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb6a04bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb6a04510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020fb6a04e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb6a04b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb6a03d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb6a04470_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000020fb6a043d0_0, 0;
    %jmp T_6.4;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020fb6a04bf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020fb6a04510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020fb6a04e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020fb6a04b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb6a03d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb6a04470_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020fb6a043d0_0, 0;
    %jmp T_6.4;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020fb6a04bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb6a04510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb6a04e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb6a04b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020fb6a03d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb6a04470_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020fb6a043d0_0, 0;
    %jmp T_6.4;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb6a04bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb6a04510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb6a04e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb6a04b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb6a03d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020fb6a04470_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000020fb6a043d0_0, 0;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000020fb69919e0;
T_7 ;
    %wait E_0000020fb69f40c0;
    %load/vec4 v0000020fb6a04010_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 32;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 32;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0000020fb6a046f0_0, 0;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v0000020fb6a04150_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0000020fb6a04150_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020fb6a04150_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020fb6a04150_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000020fb6a046f0_0, 0;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v0000020fb6a04150_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0000020fb6a04150_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020fb6a04150_0;
    %parti/s 4, 21, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020fb6a04150_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000020fb6a046f0_0, 0;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0000020fb6a04150_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000020fb6a04150_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020fb6a04150_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020fb6a04150_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0000020fb6a046f0_0, 0;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000020fb6996410;
T_8 ;
    %wait E_0000020fb69f3240;
    %load/vec4 v0000020fb69d6870_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000020fb69d6af0_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000020fb6a03bb0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000020fb69d6870_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000020fb69d6af0_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000020fb6a03bb0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0000020fb69d6870_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000020fb69d6af0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000020fb6a03bb0_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0000020fb69d6870_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000020fb6a03b10_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000020fb69d6af0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000020fb6a03bb0_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0000020fb69d6870_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000020fb6a03b10_0;
    %pushi/vec4 32, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000020fb69d6af0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000020fb6a03bb0_0, 0;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0000020fb69d6870_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000020fb6a03b10_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000020fb69d6af0_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020fb6a03bb0_0, 0;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v0000020fb69d6870_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000020fb6a03b10_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000020fb69d6af0_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020fb6a03bb0_0, 0;
T_8.12 ;
T_8.11 ;
T_8.9 ;
T_8.7 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000020fb6995ec0;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 252, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %end;
    .thread T_9;
    .scope S_0000020fb6995ec0;
T_10 ;
    %wait E_0000020fb69f3ac0;
    %load/vec4 v0000020fb6a75c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 252, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
T_10.0 ;
    %load/vec4 v0000020fb6a76d60_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000020fb6a77260, 4;
    %assign/vec4 v0000020fb6a76cc0_0, 0;
    %load/vec4 v0000020fb6a75f00_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000020fb6a77260, 4;
    %assign/vec4 v0000020fb6a75960_0, 0;
    %load/vec4 v0000020fb6a769a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0000020fb6a76900_0;
    %load/vec4 v0000020fb6a77300_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a77260, 0, 4;
T_10.2 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000020fb6991d00;
T_11 ;
    %wait E_0000020fb69f3b40;
    %load/vec4 v0000020fb6a04830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0000020fb6a04290_0;
    %assign/vec4 v0000020fb6a031b0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000020fb6a03c50_0;
    %assign/vec4 v0000020fb6a031b0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000020fb695a2a0;
T_12 ;
    %wait E_0000020fb69f34c0;
    %load/vec4 v0000020fb69d6ff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020fb69d6e10_0, 0;
    %jmp T_12.7;
T_12.0 ;
    %load/vec4 v0000020fb69d6b90_0;
    %load/vec4 v0000020fb69d67d0_0;
    %and;
    %assign/vec4 v0000020fb69d6e10_0, 0;
    %jmp T_12.7;
T_12.1 ;
    %load/vec4 v0000020fb69d6b90_0;
    %load/vec4 v0000020fb69d67d0_0;
    %or;
    %assign/vec4 v0000020fb69d6e10_0, 0;
    %jmp T_12.7;
T_12.2 ;
    %load/vec4 v0000020fb69d6b90_0;
    %load/vec4 v0000020fb69d67d0_0;
    %add;
    %assign/vec4 v0000020fb69d6e10_0, 0;
    %jmp T_12.7;
T_12.3 ;
    %load/vec4 v0000020fb69d6b90_0;
    %load/vec4 v0000020fb69d67d0_0;
    %sub;
    %assign/vec4 v0000020fb69d6e10_0, 0;
    %jmp T_12.7;
T_12.4 ;
    %load/vec4 v0000020fb69d6b90_0;
    %load/vec4 v0000020fb69d67d0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %assign/vec4 v0000020fb69d6e10_0, 0;
    %jmp T_12.7;
T_12.5 ;
    %load/vec4 v0000020fb69d6b90_0;
    %load/vec4 v0000020fb69d67d0_0;
    %or;
    %inv;
    %assign/vec4 v0000020fb69d6e10_0, 0;
    %jmp T_12.7;
T_12.7 ;
    %pop/vec4 1;
    %load/vec4 v0000020fb69d6e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020fb69d7270_0, 0;
    %jmp T_12.9;
T_12.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb69d7270_0, 0;
T_12.9 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000020fb69ee670;
T_13 ;
    %wait E_0000020fb69f3340;
    %load/vec4 v0000020fb6a75dc0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000020fb6a75a00_0, 0;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000020fb6968820;
T_14 ;
    %wait E_0000020fb69f3dc0;
    %load/vec4 v0000020fb6a76680_0;
    %load/vec4 v0000020fb6a76ae0_0;
    %add;
    %assign/vec4 v0000020fb6a77120_0, 0;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000020fb6958170;
T_15 ;
    %wait E_0000020fb69f3280;
    %load/vec4 v0000020fb6a039d0_0;
    %load/vec4 v0000020fb6a03a70_0;
    %and;
    %assign/vec4 v0000020fb6a03930_0, 0;
    %load/vec4 v0000020fb6a03930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0000020fb6a037f0_0;
    %assign/vec4 v0000020fb6a036b0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000020fb6a03750_0;
    %assign/vec4 v0000020fb6a036b0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000020fb6996730;
T_16 ;
    %wait E_0000020fb69f3540;
    %load/vec4 v0000020fb6a04a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a04650, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a04650, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a04650, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a04650, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a04650, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a04650, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a04650, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a04650, 0, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a04650, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a04650, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a04650, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a04650, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a04650, 0, 4;
    %pushi/vec4 13, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a04650, 0, 4;
    %pushi/vec4 14, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a04650, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a04650, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a04650, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a04650, 0, 4;
    %pushi/vec4 18, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a04650, 0, 4;
    %pushi/vec4 19, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a04650, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a04650, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a04650, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a04650, 0, 4;
    %pushi/vec4 23, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a04650, 0, 4;
    %pushi/vec4 24, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a04650, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a04650, 0, 4;
    %pushi/vec4 26, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a04650, 0, 4;
    %pushi/vec4 27, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a04650, 0, 4;
    %pushi/vec4 28, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a04650, 0, 4;
    %pushi/vec4 29, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a04650, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a04650, 0, 4;
    %pushi/vec4 31, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a04650, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000020fb6996730;
T_17 ;
    %wait E_0000020fb69f3ac0;
    %load/vec4 v0000020fb6a04d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0000020fb6a04970_0;
    %ix/getv 3, v0000020fb6a04c90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb6a04650, 0, 4;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000020fb6a03250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %ix/getv 4, v0000020fb6a04c90_0;
    %load/vec4a v0000020fb6a04650, 4;
    %assign/vec4 v0000020fb6a03e30_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000020fb6957fe0;
T_18 ;
    %wait E_0000020fb69f3bc0;
    %load/vec4 v0000020fb6a03570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0000020fb6a048d0_0;
    %assign/vec4 v0000020fb6a03390_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000020fb6a034d0_0;
    %assign/vec4 v0000020fb6a03390_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000020fb69e91c0;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020fb6a784b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020fb6a79090_0, 0, 1;
    %delay 640000, 0;
    %vpi_call 2 34 "$finish" {0 0 0};
    %end;
    .thread T_19;
    .scope S_0000020fb69e91c0;
T_20 ;
T_20.0 ;
    %delay 20000, 0;
    %load/vec4 v0000020fb6a784b0_0;
    %inv;
    %store/vec4 v0000020fb6a784b0_0, 0, 1;
    %jmp T_20.0;
    %end;
    .thread T_20;
    .scope S_0000020fb69e91c0;
T_21 ;
    %vpi_call 2 44 "$monitor", "Register         Decimal               Binary\0120                %03d                   %b\0121                %03d                   %b\0122                %03d                   %b\0123                %03d                   %b\0124                %03d                   %b\0125                %03d                   %b\0126                %03d                   %b\0127                %03d                   %b\0128                %03d                   %b\0129                %03d                   %b\01210               %03d                   %b\01211               %03d                   %b\01212               %03d                   %b\01213               %03d                   %b\01214               %03d                   %b\01215               %03d                   %b\01216               %03d                   %b\01217               %03d                   %b\01218               %03d                   %b\01219               %03d                   %b\01220               %03d                   %b\01221               %03d                   %b\01222               %03d                   %b\01223               %03d                   %b\01224               %03d                   %b\01225               %03d                   %b\01226               %03d                   %b\01227               %03d                   %b\01228               %03d                   %b\01229               %03d                   %b\01230               %03d                   %b\01231               %03d                   %b\012clock = %d\012PC = %d\012Instruction = %d\012", &A<v0000020fb6a77260, 0>, &A<v0000020fb6a77260, 0>, &A<v0000020fb6a77260, 1>, &A<v0000020fb6a77260, 1>, &A<v0000020fb6a77260, 2>, &A<v0000020fb6a77260, 2>, &A<v0000020fb6a77260, 3>, &A<v0000020fb6a77260, 3>, &A<v0000020fb6a77260, 4>, &A<v0000020fb6a77260, 4>, &A<v0000020fb6a77260, 5>, &A<v0000020fb6a77260, 5>, &A<v0000020fb6a77260, 6>, &A<v0000020fb6a77260, 6>, &A<v0000020fb6a77260, 7>, &A<v0000020fb6a77260, 7>, &A<v0000020fb6a77260, 8>, &A<v0000020fb6a77260, 8>, &A<v0000020fb6a77260, 9>, &A<v0000020fb6a77260, 9>, &A<v0000020fb6a77260, 10>, &A<v0000020fb6a77260, 10>, &A<v0000020fb6a77260, 11>, &A<v0000020fb6a77260, 11>, &A<v0000020fb6a77260, 12>, &A<v0000020fb6a77260, 12>, &A<v0000020fb6a77260, 13>, &A<v0000020fb6a77260, 13>, &A<v0000020fb6a77260, 14>, &A<v0000020fb6a77260, 14>, &A<v0000020fb6a77260, 15>, &A<v0000020fb6a77260, 15>, &A<v0000020fb6a77260, 16>, &A<v0000020fb6a77260, 16>, &A<v0000020fb6a77260, 17>, &A<v0000020fb6a77260, 17>, &A<v0000020fb6a77260, 18>, &A<v0000020fb6a77260, 18>, &A<v0000020fb6a77260, 19>, &A<v0000020fb6a77260, 19>, &A<v0000020fb6a77260, 20>, &A<v0000020fb6a77260, 20>, &A<v0000020fb6a77260, 21>, &A<v0000020fb6a77260, 21>, &A<v0000020fb6a77260, 22>, &A<v0000020fb6a77260, 22>, &A<v0000020fb6a77260, 23>, &A<v0000020fb6a77260, 23>, &A<v0000020fb6a77260, 24>, &A<v0000020fb6a77260, 24>, &A<v0000020fb6a77260, 25>, &A<v0000020fb6a77260, 25>, &A<v0000020fb6a77260, 26>, &A<v0000020fb6a77260, 26>, &A<v0000020fb6a77260, 27>, &A<v0000020fb6a77260, 27>, &A<v0000020fb6a77260, 28>, &A<v0000020fb6a77260, 28>, &A<v0000020fb6a77260, 29>, &A<v0000020fb6a77260, 29>, &A<v0000020fb6a77260, 30>, &A<v0000020fb6a77260, 30>, &A<v0000020fb6a77260, 31>, &A<v0000020fb6a77260, 31>, v0000020fb6a784b0_0, v0000020fb6a76860_0, v0000020fb6a767c0_0 {0 0 0};
    %vpi_call 2 112 "$dumpfile", "datapath.vcd" {0 0 0};
    %vpi_call 2 113 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000020fb69e91c0 {0 0 0};
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "C:/Users/Mateus/Desktop/Study/UniversityProjects/TP2-OC1/src/DatapathTB.v";
    "C:/Users/Mateus/Desktop/Study/UniversityProjects/TP2-OC1/src/Datapath.v";
    "C:/Users/Mateus/Desktop/Study/UniversityProjects/TP2-OC1/src/ALU.v";
    "C:/Users/Mateus/Desktop/Study/UniversityProjects/TP2-OC1/src/ALUControl.v";
    "C:/Users/Mateus/Desktop/Study/UniversityProjects/TP2-OC1/src/Controller.v";
    "C:/Users/Mateus/Desktop/Study/UniversityProjects/TP2-OC1/src/DataMemory.v";
    "C:/Users/Mateus/Desktop/Study/UniversityProjects/TP2-OC1/src/ImmediateGenerator.v";
    "C:/Users/Mateus/Desktop/Study/UniversityProjects/TP2-OC1/src/InstructionMemory.v";
    "C:/Users/Mateus/Desktop/Study/UniversityProjects/TP2-OC1/src/MUX32_2_1.v";
    "C:/Users/Mateus/Desktop/Study/UniversityProjects/TP2-OC1/src/MUX32_2_1_and.v";
    "C:/Users/Mateus/Desktop/Study/UniversityProjects/TP2-OC1/src/PCAdder.v";
    "C:/Users/Mateus/Desktop/Study/UniversityProjects/TP2-OC1/src/PCAdderShift.v";
    "C:/Users/Mateus/Desktop/Study/UniversityProjects/TP2-OC1/src/ProgramCounter.v";
    "C:/Users/Mateus/Desktop/Study/UniversityProjects/TP2-OC1/src/RegisterMemory.v";
    "C:/Users/Mateus/Desktop/Study/UniversityProjects/TP2-OC1/src/Shifter.v";
