// Seed: 1415582575
module module_0;
  always @(*) id_1 <= 1;
  reg id_2;
  always @(id_1 - id_1, negedge id_1) begin
    id_2 <= id_2;
  end
endmodule
module module_1 (
    output supply1 id_0,
    output tri id_1,
    input tri id_2,
    input supply0 id_3,
    input uwire id_4,
    input supply0 id_5,
    output wor id_6,
    input wand id_7,
    output logic id_8,
    output supply1 id_9
);
  assign id_9 = 1'd0;
  module_0();
  always @(*) begin
    id_8 <= 1 < id_7;
  end
endmodule
