0.6
2019.2
Nov  6 2019
21:57:16
D:/Vivado Projects/Final_AXI_Top_multiple_burst_txn_test_module/Final_AXI_Top_multiple_burst_txn_test_module.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/Vivado Projects/Final_AXI_Top_multiple_burst_txn_test_module/Final_AXI_Top_multiple_burst_txn_test_module.srcs/sim_1/imports/new/test.sv,1752418093,systemVerilog,,,,tb_AXI_top_design,,,,,,,,
D:/Vivado Projects/Final_AXI_Top_multiple_burst_txn_test_module/Final_AXI_Top_multiple_burst_txn_test_module.srcs/sources_1/imports/sources_1/imports/imports/Vivado Projects/AW_Buffer/AW_Buffer.srcs/sources_1/imports/imports/axi_fifo.sv,1751266318,systemVerilog,,D:/Vivado Projects/Final_AXI_Top_multiple_burst_txn_test_module/Final_AXI_Top_multiple_burst_txn_test_module.srcs/sim_1/imports/new/test.sv,,AW_FIFO_design,,,,,,,,
D:/Vivado Projects/Final_AXI_Top_multiple_burst_txn_test_module/Final_AXI_Top_multiple_burst_txn_test_module.srcs/sources_1/imports/sources_1/imports/imports/Vivado Projects/AXI_AR_Buffer/AXI_AR_Buffer.srcs/sources_1/new/AR_Buffer_design.sv,1750999963,systemVerilog,,D:/Vivado Projects/Final_AXI_Top_multiple_burst_txn_test_module/Final_AXI_Top_multiple_burst_txn_test_module.srcs/sources_1/imports/sources_1/imports/imports/new/AXI_top_design.sv,,AR_Buffer_design,,,,,,,,
D:/Vivado Projects/Final_AXI_Top_multiple_burst_txn_test_module/Final_AXI_Top_multiple_burst_txn_test_module.srcs/sources_1/imports/sources_1/imports/imports/Vivado Projects/AXI_W_buffer/AXI_W_buffer.srcs/sources_1/imports/new/W_buffer.sv,1751021947,systemVerilog,,D:/Vivado Projects/Final_AXI_Top_multiple_burst_txn_test_module/Final_AXI_Top_multiple_burst_txn_test_module.srcs/sources_1/imports/sources_1/imports/imports/Vivado Projects/AW_Buffer/AW_Buffer.srcs/sources_1/imports/imports/axi_fifo.sv,,W_FIFO_design,,,,,,,,
D:/Vivado Projects/Final_AXI_Top_multiple_burst_txn_test_module/Final_AXI_Top_multiple_burst_txn_test_module.srcs/sources_1/imports/sources_1/imports/imports/new/AXI_top_design.sv,1751271016,systemVerilog,,D:/Vivado Projects/Final_AXI_Top_multiple_burst_txn_test_module/Final_AXI_Top_multiple_burst_txn_test_module.srcs/sources_1/imports/sources_1/imports/imports/new/Axi_Memory_contoller.sv,,AXI_top_design,,,,,,,,
D:/Vivado Projects/Final_AXI_Top_multiple_burst_txn_test_module/Final_AXI_Top_multiple_burst_txn_test_module.srcs/sources_1/imports/sources_1/imports/imports/new/Axi_Memory_contoller.sv,1752417263,systemVerilog,,D:/Vivado Projects/Final_AXI_Top_multiple_burst_txn_test_module/Final_AXI_Top_multiple_burst_txn_test_module.srcs/sources_1/imports/sources_1/new/BRAM_Memory.sv,,AXI_Memory_Controller,,,,,,,,
D:/Vivado Projects/Final_AXI_Top_multiple_burst_txn_test_module/Final_AXI_Top_multiple_burst_txn_test_module.srcs/sources_1/imports/sources_1/imports/imports/new/Interconnect_burst_test_dsgn.sv,1751350226,systemVerilog,,D:/Vivado Projects/Final_AXI_Top_multiple_burst_txn_test_module/Final_AXI_Top_multiple_burst_txn_test_module.srcs/sources_1/imports/sources_1/new/TOP_ECC_BRAM.sv,,Interconnect_test_dsgn,,,,,,,,
D:/Vivado Projects/Final_AXI_Top_multiple_burst_txn_test_module/Final_AXI_Top_multiple_burst_txn_test_module.srcs/sources_1/imports/sources_1/new/BRAM_Memory.sv,1751031133,systemVerilog,,D:/Vivado Projects/Final_AXI_Top_multiple_burst_txn_test_module/Final_AXI_Top_multiple_burst_txn_test_module.srcs/sources_1/imports/sources_1/new/ECC_Decoding.sv,,DUAL_PORT_BRAM,,,,,,,,
D:/Vivado Projects/Final_AXI_Top_multiple_burst_txn_test_module/Final_AXI_Top_multiple_burst_txn_test_module.srcs/sources_1/imports/sources_1/new/ECC_Decoding.sv,1750856650,systemVerilog,,D:/Vivado Projects/Final_AXI_Top_multiple_burst_txn_test_module/Final_AXI_Top_multiple_burst_txn_test_module.srcs/sources_1/imports/sources_1/new/ECC_Encoding.sv,,ECC_Decoding,,,,,,,,
D:/Vivado Projects/Final_AXI_Top_multiple_burst_txn_test_module/Final_AXI_Top_multiple_burst_txn_test_module.srcs/sources_1/imports/sources_1/new/ECC_Encoding.sv,1751271395,systemVerilog,,D:/Vivado Projects/Final_AXI_Top_multiple_burst_txn_test_module/Final_AXI_Top_multiple_burst_txn_test_module.srcs/sources_1/imports/sources_1/new/ECC_MEM_CONTROLLER.sv,,ECC_Encoding,,,,,,,,
D:/Vivado Projects/Final_AXI_Top_multiple_burst_txn_test_module/Final_AXI_Top_multiple_burst_txn_test_module.srcs/sources_1/imports/sources_1/new/ECC_MEM_CONTROLLER.sv,1751028325,systemVerilog,,D:/Vivado Projects/Final_AXI_Top_multiple_burst_txn_test_module/Final_AXI_Top_multiple_burst_txn_test_module.srcs/sources_1/imports/sources_1/imports/imports/new/Interconnect_burst_test_dsgn.sv,,ECC_MEM_CONTROLLER,,,,,,,,
D:/Vivado Projects/Final_AXI_Top_multiple_burst_txn_test_module/Final_AXI_Top_multiple_burst_txn_test_module.srcs/sources_1/imports/sources_1/new/TOP_ECC_BRAM.sv,1751270746,systemVerilog,,D:/Vivado Projects/Final_AXI_Top_multiple_burst_txn_test_module/Final_AXI_Top_multiple_burst_txn_test_module.srcs/sources_1/imports/sources_1/imports/imports/Vivado Projects/AXI_W_buffer/AXI_W_buffer.srcs/sources_1/imports/new/W_buffer.sv,,TOP_ECC_BRAM,,,,,,,,
