// Seed: 3567508345
module module_0 (
    input id_0,
    input reg id_1,
    output logic id_2,
    output id_3,
    output logic id_4,
    output id_5,
    input id_6,
    input id_7,
    output id_8,
    output reg id_9,
    input logic id_10
);
  always begin
    if (1) id_9 <= id_1;
    else if (id_10) id_3 <= #1 1;
    else id_9 = 1'h0;
  end
endmodule
