// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rx_axis_words7131 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        axis_V_V_TDATA,
        axis_V_V_TVALID,
        axis_V_V_TREADY,
        loop_count_V,
        final_burst_length_V,
        val_assign,
        cache_V1_address0,
        cache_V1_ce0,
        cache_V1_we0,
        cache_V1_d0,
        rx_buffer_V_offset,
        rx_buffer_V_offset_out_din,
        rx_buffer_V_offset_out_full_n,
        rx_buffer_V_offset_out_write,
        rx_buffer_V_offset1,
        rx_buffer_V_offset1_out_din,
        rx_buffer_V_offset1_out_full_n,
        rx_buffer_V_offset1_out_write,
        ap_return
);

parameter    ap_ST_fsm_state1 = 11'd1;
parameter    ap_ST_fsm_state2 = 11'd2;
parameter    ap_ST_fsm_pp0_stage0 = 11'd4;
parameter    ap_ST_fsm_pp0_stage1 = 11'd8;
parameter    ap_ST_fsm_pp0_stage2 = 11'd16;
parameter    ap_ST_fsm_pp0_stage3 = 11'd32;
parameter    ap_ST_fsm_pp0_stage4 = 11'd64;
parameter    ap_ST_fsm_pp0_stage5 = 11'd128;
parameter    ap_ST_fsm_pp0_stage6 = 11'd256;
parameter    ap_ST_fsm_pp0_stage7 = 11'd512;
parameter    ap_ST_fsm_state12 = 11'd1024;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [7:0] axis_V_V_TDATA;
input   axis_V_V_TVALID;
output   axis_V_V_TREADY;
input  [11:0] loop_count_V;
input  [12:0] final_burst_length_V;
input  [11:0] val_assign;
output  [8:0] cache_V1_address0;
output   cache_V1_ce0;
output   cache_V1_we0;
output  [63:0] cache_V1_d0;
input  [0:0] rx_buffer_V_offset;
output  [0:0] rx_buffer_V_offset_out_din;
input   rx_buffer_V_offset_out_full_n;
output   rx_buffer_V_offset_out_write;
input  [28:0] rx_buffer_V_offset1;
output  [28:0] rx_buffer_V_offset1_out_din;
input   rx_buffer_V_offset1_out_full_n;
output   rx_buffer_V_offset1_out_write;
output  [19:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg axis_V_V_TREADY;
reg cache_V1_ce0;
reg cache_V1_we0;
reg rx_buffer_V_offset_out_write;
reg rx_buffer_V_offset1_out_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [10:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    axis_V_V_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
wire   [0:0] exitcond1_i_i_i_i_i_fu_394_p2;
wire   [0:0] tmp_4_i_i_i_i_i_fu_409_p2;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
reg   [0:0] exitcond1_i_i_i_i_i_reg_560;
reg   [0:0] tmp_4_i_i_i_i_i_reg_569;
reg   [0:0] tmp_5_1_i_i_i_i_i_reg_583;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
reg   [0:0] tmp_5_2_i_i_i_i_i_reg_597;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
reg   [0:0] tmp_5_3_i_i_i_i_i_reg_611;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
reg   [0:0] tmp_5_4_i_i_i_i_i_reg_625;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
reg   [0:0] tmp_5_5_i_i_i_i_i_reg_639;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
reg   [0:0] tmp_5_6_i_i_i_i_i_reg_653;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7;
reg   [0:0] tmp_5_7_i_i_i_i_i_reg_667;
reg    rx_buffer_V_offset_out_blk_n;
wire    ap_CS_fsm_state2;
reg    rx_buffer_V_offset1_out_blk_n;
reg   [9:0] i_i_i_i_i_i_reg_181;
reg   [12:0] p_098_3_6_i_i_i_i_i_reg_247;
reg   [7:0] p_1_1_i_i_i_i_i_reg_258;
wire   [10:0] tmp_fu_358_p1;
reg   [10:0] tmp_reg_550;
reg    ap_block_state1;
wire   [0:0] tmp_i_i_i_i_i_fu_376_p2;
reg   [0:0] tmp_i_i_i_i_i_reg_555;
reg    ap_predicate_op58_read_state3;
reg    ap_block_state3_pp0_stage0_iter0;
wire    ap_block_state11_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [9:0] i_fu_400_p2;
reg   [9:0] i_reg_564;
reg   [7:0] tmp_V_reg_573;
wire   [12:0] data_length_V_1_i_i_s_fu_415_p2;
wire   [0:0] tmp_5_1_i_i_i_i_i_fu_421_p2;
wire   [12:0] data_length_V_1_1_i_s_fu_427_p2;
reg   [12:0] data_length_V_1_1_i_s_reg_587;
reg    ap_predicate_op63_read_state4;
reg    ap_block_state4_pp0_stage1_iter0;
reg    ap_block_pp0_stage1_11001;
wire   [0:0] tmp_5_2_i_i_i_i_i_fu_433_p2;
wire   [12:0] data_length_V_1_2_i_s_fu_439_p2;
reg   [12:0] data_length_V_1_2_i_s_reg_601;
reg    ap_predicate_op69_read_state5;
reg    ap_block_state5_pp0_stage2_iter0;
reg    ap_block_pp0_stage2_11001;
wire   [0:0] tmp_5_3_i_i_i_i_i_fu_445_p2;
wire   [12:0] data_length_V_1_3_i_s_fu_451_p2;
reg   [12:0] data_length_V_1_3_i_s_reg_615;
reg    ap_predicate_op75_read_state6;
reg    ap_block_state6_pp0_stage3_iter0;
reg    ap_block_pp0_stage3_11001;
wire   [0:0] tmp_5_4_i_i_i_i_i_fu_457_p2;
wire   [12:0] data_length_V_1_4_i_s_fu_463_p2;
reg   [12:0] data_length_V_1_4_i_s_reg_629;
reg    ap_predicate_op81_read_state7;
reg    ap_block_state7_pp0_stage4_iter0;
reg    ap_block_pp0_stage4_11001;
wire   [0:0] tmp_5_5_i_i_i_i_i_fu_469_p2;
wire   [12:0] data_length_V_1_5_i_s_fu_475_p2;
reg   [12:0] data_length_V_1_5_i_s_reg_643;
reg    ap_predicate_op87_read_state8;
reg    ap_block_state8_pp0_stage5_iter0;
reg    ap_block_pp0_stage5_11001;
wire   [0:0] tmp_5_6_i_i_i_i_i_fu_481_p2;
wire   [12:0] data_length_V_1_6_i_s_fu_487_p2;
reg   [12:0] data_length_V_1_6_i_s_reg_657;
reg    ap_predicate_op93_read_state9;
reg    ap_block_state9_pp0_stage6_iter0;
reg    ap_block_pp0_stage6_11001;
wire   [0:0] tmp_5_7_i_i_i_i_i_fu_493_p2;
reg    ap_predicate_op99_read_state10;
reg    ap_block_state10_pp0_stage7_iter0;
reg    ap_block_pp0_stage7_11001;
reg    ap_block_state2;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state3;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_pp0_stage7_subdone;
reg   [9:0] ap_phi_mux_i_i_i_i_i_i_phi_fu_185_p4;
reg   [12:0] ap_phi_mux_p_098_3_1_i_i_i_i_i_phi_fu_196_p4;
reg   [12:0] ap_phi_reg_pp0_iter0_p_098_3_1_i_i_i_i_i_reg_193;
reg   [12:0] ap_phi_mux_p_098_3_2_i_i_i_i_i_phi_fu_206_p4;
reg   [12:0] ap_phi_reg_pp0_iter0_p_098_3_2_i_i_i_i_i_reg_203;
reg   [12:0] ap_phi_mux_p_098_3_3_i_i_i_i_i_phi_fu_217_p4;
reg   [12:0] ap_phi_reg_pp0_iter0_p_098_3_3_i_i_i_i_i_reg_214;
reg   [12:0] ap_phi_mux_p_098_3_4_i_i_i_i_i_phi_fu_228_p4;
reg   [12:0] ap_phi_reg_pp0_iter0_p_098_3_4_i_i_i_i_i_reg_225;
reg   [12:0] ap_phi_mux_p_098_3_5_i_i_i_i_i_phi_fu_239_p4;
reg   [12:0] ap_phi_reg_pp0_iter0_p_098_3_5_i_i_i_i_i_reg_236;
reg   [12:0] ap_phi_mux_p_098_3_6_i_i_i_i_i_phi_fu_250_p4;
reg   [12:0] ap_phi_reg_pp0_iter0_p_098_3_6_i_i_i_i_i_reg_247;
reg   [7:0] ap_phi_reg_pp0_iter0_p_1_1_i_i_i_i_i_reg_258;
reg   [12:0] ap_phi_mux_p_098_3_7_i_i_i_i_i_phi_fu_273_p4;
wire   [12:0] data_length_V_1_7_i_s_fu_499_p2;
reg   [12:0] ap_phi_reg_pp0_iter0_p_098_3_7_i_i_i_i_i_reg_270;
reg   [7:0] ap_phi_reg_pp0_iter0_p_1_2_i_i_i_i_i_reg_280;
reg   [7:0] ap_phi_reg_pp0_iter1_p_1_2_i_i_i_i_i_reg_280;
reg   [7:0] ap_phi_reg_pp0_iter0_p_1_3_i_i_i_i_i_reg_291;
reg   [7:0] ap_phi_reg_pp0_iter1_p_1_3_i_i_i_i_i_reg_291;
reg   [7:0] ap_phi_reg_pp0_iter0_p_1_4_i_i_i_i_i_reg_302;
reg   [7:0] ap_phi_reg_pp0_iter1_p_1_4_i_i_i_i_i_reg_302;
reg   [7:0] ap_phi_reg_pp0_iter0_p_1_5_i_i_i_i_i_reg_313;
reg   [7:0] ap_phi_reg_pp0_iter1_p_1_5_i_i_i_i_i_reg_313;
reg   [7:0] ap_phi_reg_pp0_iter0_p_1_6_i_i_i_i_i_reg_324;
reg   [7:0] ap_phi_reg_pp0_iter1_p_1_6_i_i_i_i_i_reg_324;
wire   [7:0] ap_phi_reg_pp0_iter0_p_1_7_i_i_i_i_i_reg_335;
reg   [7:0] ap_phi_reg_pp0_iter1_p_1_7_i_i_i_i_i_reg_335;
reg   [63:0] ap_phi_mux_p_094_1_i_i_i_i_i_phi_fu_350_p4;
wire   [63:0] axi_word_V_7_i_i_i_i_fu_511_p9;
wire   [63:0] tmp_6_i_i_i_i_i_fu_531_p1;
reg   [12:0] p_098_1_i_i_i_i_i_fu_112;
wire   [12:0] final_burst_length_V_4_fu_382_p3;
wire   [12:0] lhs_V_cast_i_i_i_i_i_fu_362_p1;
wire   [12:0] tmp_cast_i_i_i_i_i_fu_372_p1;
wire   [12:0] r_V_fu_366_p2;
wire    ap_CS_fsm_state12;
reg   [10:0] ap_NS_fsm;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_679;
reg    ap_condition_685;
reg    ap_condition_691;
reg    ap_condition_694;
reg    ap_condition_689;
reg    ap_condition_700;
reg    ap_condition_703;
reg    ap_condition_707;
reg    ap_condition_710;
reg    ap_condition_714;
reg    ap_condition_717;
reg    ap_condition_721;
reg    ap_condition_724;
reg    ap_condition_185;
reg    ap_condition_381;
reg    ap_condition_170;
reg    ap_condition_367;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 11'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state12)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state3))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((rx_buffer_V_offset1_out_full_n == 1'b0) | (rx_buffer_V_offset_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state3) & (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state3);
        end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((~((rx_buffer_V_offset1_out_full_n == 1'b0) | (rx_buffer_V_offset_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_685)) begin
            ap_phi_reg_pp0_iter0_p_1_1_i_i_i_i_i_reg_258 <= 8'd0;
        end else if ((1'b1 == ap_condition_679)) begin
            ap_phi_reg_pp0_iter0_p_1_1_i_i_i_i_i_reg_258 <= axis_V_V_TDATA;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((1'b1 == ap_condition_694)) begin
            ap_phi_reg_pp0_iter0_p_1_2_i_i_i_i_i_reg_280 <= 8'd0;
        end else if ((1'b1 == ap_condition_691)) begin
            ap_phi_reg_pp0_iter0_p_1_2_i_i_i_i_i_reg_280 <= axis_V_V_TDATA;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((1'b1 == ap_condition_703)) begin
            ap_phi_reg_pp0_iter0_p_1_3_i_i_i_i_i_reg_291 <= 8'd0;
        end else if ((1'b1 == ap_condition_700)) begin
            ap_phi_reg_pp0_iter0_p_1_3_i_i_i_i_i_reg_291 <= axis_V_V_TDATA;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((1'b1 == ap_condition_710)) begin
            ap_phi_reg_pp0_iter0_p_1_4_i_i_i_i_i_reg_302 <= 8'd0;
        end else if ((1'b1 == ap_condition_707)) begin
            ap_phi_reg_pp0_iter0_p_1_4_i_i_i_i_i_reg_302 <= axis_V_V_TDATA;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((1'b1 == ap_condition_717)) begin
            ap_phi_reg_pp0_iter0_p_1_5_i_i_i_i_i_reg_313 <= 8'd0;
        end else if ((1'b1 == ap_condition_714)) begin
            ap_phi_reg_pp0_iter0_p_1_5_i_i_i_i_i_reg_313 <= axis_V_V_TDATA;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((1'b1 == ap_condition_724)) begin
            ap_phi_reg_pp0_iter0_p_1_6_i_i_i_i_i_reg_324 <= 8'd0;
        end else if ((1'b1 == ap_condition_721)) begin
            ap_phi_reg_pp0_iter0_p_1_6_i_i_i_i_i_reg_324 <= axis_V_V_TDATA;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_381)) begin
        if ((1'b1 == ap_condition_185)) begin
            ap_phi_reg_pp0_iter1_p_1_7_i_i_i_i_i_reg_335 <= axis_V_V_TDATA;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_1_7_i_i_i_i_i_reg_335 <= ap_phi_reg_pp0_iter0_p_1_7_i_i_i_i_i_reg_335;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((rx_buffer_V_offset1_out_full_n == 1'b0) | (rx_buffer_V_offset_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        i_i_i_i_i_i_reg_181 <= 10'd0;
    end else if (((exitcond1_i_i_i_i_i_reg_560 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        i_i_i_i_i_i_reg_181 <= i_reg_564;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_i_i_i_i_i_reg_569 == 1'd0) & (exitcond1_i_i_i_i_i_reg_560 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        p_098_1_i_i_i_i_i_fu_112 <= ap_phi_mux_p_098_3_7_i_i_i_i_i_phi_fu_273_p4;
    end else if ((~((rx_buffer_V_offset1_out_full_n == 1'b0) | (rx_buffer_V_offset_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        p_098_1_i_i_i_i_i_fu_112 <= final_burst_length_V_4_fu_382_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_367)) begin
        if ((1'b1 == ap_condition_170)) begin
            p_098_3_6_i_i_i_i_i_reg_247 <= data_length_V_1_6_i_s_reg_657;
        end else if ((1'b1 == 1'b1)) begin
            p_098_3_6_i_i_i_i_i_reg_247 <= ap_phi_reg_pp0_iter0_p_098_3_6_i_i_i_i_i_reg_247;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_i_i_i_i_i_fu_409_p2 == 1'd0) & (exitcond1_i_i_i_i_i_fu_394_p2 == 1'd0) & (tmp_5_1_i_i_i_i_i_fu_421_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter0_p_098_3_1_i_i_i_i_i_reg_193 <= data_length_V_1_i_i_s_fu_415_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_i_i_i_i_i_reg_569 == 1'd0) & (exitcond1_i_i_i_i_i_reg_560 == 1'd0) & (tmp_5_2_i_i_i_i_i_fu_433_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter0_p_098_3_2_i_i_i_i_i_reg_203 <= ap_phi_mux_p_098_3_1_i_i_i_i_i_phi_fu_196_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_i_i_i_i_i_reg_569 == 1'd0) & (exitcond1_i_i_i_i_i_reg_560 == 1'd0) & (tmp_5_3_i_i_i_i_i_fu_445_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter0_p_098_3_3_i_i_i_i_i_reg_214 <= ap_phi_mux_p_098_3_2_i_i_i_i_i_phi_fu_206_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_i_i_i_i_i_reg_569 == 1'd0) & (exitcond1_i_i_i_i_i_reg_560 == 1'd0) & (tmp_5_4_i_i_i_i_i_fu_457_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter0_p_098_3_4_i_i_i_i_i_reg_225 <= ap_phi_mux_p_098_3_3_i_i_i_i_i_phi_fu_217_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_i_i_i_i_i_reg_569 == 1'd0) & (exitcond1_i_i_i_i_i_reg_560 == 1'd0) & (tmp_5_5_i_i_i_i_i_fu_469_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter0_p_098_3_5_i_i_i_i_i_reg_236 <= ap_phi_mux_p_098_3_4_i_i_i_i_i_phi_fu_228_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_i_i_i_i_i_reg_569 == 1'd0) & (exitcond1_i_i_i_i_i_reg_560 == 1'd0) & (tmp_5_6_i_i_i_i_i_fu_481_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_phi_reg_pp0_iter0_p_098_3_6_i_i_i_i_i_reg_247 <= ap_phi_mux_p_098_3_5_i_i_i_i_i_phi_fu_239_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_i_i_i_i_i_reg_569 == 1'd0) & (exitcond1_i_i_i_i_i_reg_560 == 1'd0) & (tmp_5_7_i_i_i_i_i_fu_493_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        ap_phi_reg_pp0_iter0_p_098_3_7_i_i_i_i_i_reg_270 <= ap_phi_mux_p_098_3_6_i_i_i_i_i_phi_fu_250_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter1_p_1_2_i_i_i_i_i_reg_280 <= ap_phi_reg_pp0_iter0_p_1_2_i_i_i_i_i_reg_280;
        ap_phi_reg_pp0_iter1_p_1_3_i_i_i_i_i_reg_291 <= ap_phi_reg_pp0_iter0_p_1_3_i_i_i_i_i_reg_291;
        ap_phi_reg_pp0_iter1_p_1_4_i_i_i_i_i_reg_302 <= ap_phi_reg_pp0_iter0_p_1_4_i_i_i_i_i_reg_302;
        ap_phi_reg_pp0_iter1_p_1_5_i_i_i_i_i_reg_313 <= ap_phi_reg_pp0_iter0_p_1_5_i_i_i_i_i_reg_313;
        ap_phi_reg_pp0_iter1_p_1_6_i_i_i_i_i_reg_324 <= ap_phi_reg_pp0_iter0_p_1_6_i_i_i_i_i_reg_324;
        p_1_1_i_i_i_i_i_reg_258 <= ap_phi_reg_pp0_iter0_p_1_1_i_i_i_i_i_reg_258;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_i_i_i_i_i_fu_409_p2 == 1'd0) & (tmp_5_1_i_i_i_i_i_fu_421_p2 == 1'd0) & (exitcond1_i_i_i_i_i_fu_394_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_length_V_1_1_i_s_reg_587 <= data_length_V_1_1_i_s_fu_427_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_i_i_i_i_i_reg_569 == 1'd0) & (exitcond1_i_i_i_i_i_reg_560 == 1'd0) & (tmp_5_2_i_i_i_i_i_fu_433_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_length_V_1_2_i_s_reg_601 <= data_length_V_1_2_i_s_fu_439_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_i_i_i_i_i_reg_569 == 1'd0) & (exitcond1_i_i_i_i_i_reg_560 == 1'd0) & (tmp_5_3_i_i_i_i_i_fu_445_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        data_length_V_1_3_i_s_reg_615 <= data_length_V_1_3_i_s_fu_451_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_i_i_i_i_i_reg_569 == 1'd0) & (exitcond1_i_i_i_i_i_reg_560 == 1'd0) & (tmp_5_4_i_i_i_i_i_fu_457_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        data_length_V_1_4_i_s_reg_629 <= data_length_V_1_4_i_s_fu_463_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_i_i_i_i_i_reg_569 == 1'd0) & (exitcond1_i_i_i_i_i_reg_560 == 1'd0) & (tmp_5_5_i_i_i_i_i_fu_469_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        data_length_V_1_5_i_s_reg_643 <= data_length_V_1_5_i_s_fu_475_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_i_i_i_i_i_reg_569 == 1'd0) & (exitcond1_i_i_i_i_i_reg_560 == 1'd0) & (tmp_5_6_i_i_i_i_i_fu_481_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        data_length_V_1_6_i_s_reg_657 <= data_length_V_1_6_i_s_fu_487_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exitcond1_i_i_i_i_i_reg_560 <= exitcond1_i_i_i_i_i_fu_394_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_564 <= i_fu_400_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_i_i_i_i_i_fu_394_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_4_i_i_i_i_i_reg_569 <= tmp_4_i_i_i_i_i_fu_409_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op58_read_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_5_1_i_i_i_i_i_reg_583 <= tmp_5_1_i_i_i_i_i_fu_421_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_i_i_i_i_i_reg_569 == 1'd0) & (exitcond1_i_i_i_i_i_reg_560 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_5_2_i_i_i_i_i_reg_597 <= tmp_5_2_i_i_i_i_i_fu_433_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_i_i_i_i_i_reg_569 == 1'd0) & (exitcond1_i_i_i_i_i_reg_560 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_5_3_i_i_i_i_i_reg_611 <= tmp_5_3_i_i_i_i_i_fu_445_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_i_i_i_i_i_reg_569 == 1'd0) & (exitcond1_i_i_i_i_i_reg_560 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_5_4_i_i_i_i_i_reg_625 <= tmp_5_4_i_i_i_i_i_fu_457_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_i_i_i_i_i_reg_569 == 1'd0) & (exitcond1_i_i_i_i_i_reg_560 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_5_5_i_i_i_i_i_reg_639 <= tmp_5_5_i_i_i_i_i_fu_469_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_i_i_i_i_i_reg_569 == 1'd0) & (exitcond1_i_i_i_i_i_reg_560 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_5_6_i_i_i_i_i_reg_653 <= tmp_5_6_i_i_i_i_i_fu_481_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_i_i_i_i_i_reg_569 == 1'd0) & (exitcond1_i_i_i_i_i_reg_560 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        tmp_5_7_i_i_i_i_i_reg_667 <= tmp_5_7_i_i_i_i_i_fu_493_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op58_read_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_reg_573 <= axis_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_i_i_i_i_i_reg_555 <= tmp_i_i_i_i_i_fu_376_p2;
        tmp_reg_550 <= tmp_fu_358_p1;
    end
end

always @ (*) begin
    if ((exitcond1_i_i_i_i_i_fu_394_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond1_i_i_i_i_i_reg_560 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_i_i_i_i_i_i_phi_fu_185_p4 = i_reg_564;
    end else begin
        ap_phi_mux_i_i_i_i_i_i_phi_fu_185_p4 = i_i_i_i_i_i_reg_181;
    end
end

always @ (*) begin
    if (((tmp_4_i_i_i_i_i_reg_569 == 1'd0) & (exitcond1_i_i_i_i_i_reg_560 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_p_094_1_i_i_i_i_i_phi_fu_350_p4 = axi_word_V_7_i_i_i_i_fu_511_p9;
    end else begin
        ap_phi_mux_p_094_1_i_i_i_i_i_phi_fu_350_p4 = 64'd0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (tmp_5_1_i_i_i_i_i_reg_583 == 1'd0) & (tmp_4_i_i_i_i_i_reg_569 == 1'd0) & (exitcond1_i_i_i_i_i_reg_560 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_mux_p_098_3_1_i_i_i_i_i_phi_fu_196_p4 = data_length_V_1_1_i_s_reg_587;
    end else begin
        ap_phi_mux_p_098_3_1_i_i_i_i_i_phi_fu_196_p4 = ap_phi_reg_pp0_iter0_p_098_3_1_i_i_i_i_i_reg_193;
    end
end

always @ (*) begin
    if (((tmp_4_i_i_i_i_i_reg_569 == 1'd0) & (exitcond1_i_i_i_i_i_reg_560 == 1'd0) & (tmp_5_2_i_i_i_i_i_reg_597 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        ap_phi_mux_p_098_3_2_i_i_i_i_i_phi_fu_206_p4 = data_length_V_1_2_i_s_reg_601;
    end else begin
        ap_phi_mux_p_098_3_2_i_i_i_i_i_phi_fu_206_p4 = ap_phi_reg_pp0_iter0_p_098_3_2_i_i_i_i_i_reg_203;
    end
end

always @ (*) begin
    if (((tmp_4_i_i_i_i_i_reg_569 == 1'd0) & (exitcond1_i_i_i_i_i_reg_560 == 1'd0) & (tmp_5_3_i_i_i_i_i_reg_611 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        ap_phi_mux_p_098_3_3_i_i_i_i_i_phi_fu_217_p4 = data_length_V_1_3_i_s_reg_615;
    end else begin
        ap_phi_mux_p_098_3_3_i_i_i_i_i_phi_fu_217_p4 = ap_phi_reg_pp0_iter0_p_098_3_3_i_i_i_i_i_reg_214;
    end
end

always @ (*) begin
    if (((tmp_4_i_i_i_i_i_reg_569 == 1'd0) & (exitcond1_i_i_i_i_i_reg_560 == 1'd0) & (tmp_5_4_i_i_i_i_i_reg_625 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        ap_phi_mux_p_098_3_4_i_i_i_i_i_phi_fu_228_p4 = data_length_V_1_4_i_s_reg_629;
    end else begin
        ap_phi_mux_p_098_3_4_i_i_i_i_i_phi_fu_228_p4 = ap_phi_reg_pp0_iter0_p_098_3_4_i_i_i_i_i_reg_225;
    end
end

always @ (*) begin
    if (((tmp_4_i_i_i_i_i_reg_569 == 1'd0) & (exitcond1_i_i_i_i_i_reg_560 == 1'd0) & (tmp_5_5_i_i_i_i_i_reg_639 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        ap_phi_mux_p_098_3_5_i_i_i_i_i_phi_fu_239_p4 = data_length_V_1_5_i_s_reg_643;
    end else begin
        ap_phi_mux_p_098_3_5_i_i_i_i_i_phi_fu_239_p4 = ap_phi_reg_pp0_iter0_p_098_3_5_i_i_i_i_i_reg_236;
    end
end

always @ (*) begin
    if (((tmp_4_i_i_i_i_i_reg_569 == 1'd0) & (exitcond1_i_i_i_i_i_reg_560 == 1'd0) & (tmp_5_6_i_i_i_i_i_reg_653 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        ap_phi_mux_p_098_3_6_i_i_i_i_i_phi_fu_250_p4 = data_length_V_1_6_i_s_reg_657;
    end else begin
        ap_phi_mux_p_098_3_6_i_i_i_i_i_phi_fu_250_p4 = ap_phi_reg_pp0_iter0_p_098_3_6_i_i_i_i_i_reg_247;
    end
end

always @ (*) begin
    if (((tmp_4_i_i_i_i_i_reg_569 == 1'd0) & (exitcond1_i_i_i_i_i_reg_560 == 1'd0) & (tmp_5_7_i_i_i_i_i_reg_667 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        ap_phi_mux_p_098_3_7_i_i_i_i_i_phi_fu_273_p4 = data_length_V_1_7_i_s_fu_499_p2;
    end else begin
        ap_phi_mux_p_098_3_7_i_i_i_i_i_phi_fu_273_p4 = ap_phi_reg_pp0_iter0_p_098_3_7_i_i_i_i_i_reg_270;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_4_i_i_i_i_i_reg_569 == 1'd0) & (exitcond1_i_i_i_i_i_reg_560 == 1'd0) & (tmp_5_7_i_i_i_i_i_reg_667 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_4_i_i_i_i_i_reg_569 == 1'd0) & (exitcond1_i_i_i_i_i_reg_560 == 1'd0) & (tmp_5_6_i_i_i_i_i_reg_653 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_4_i_i_i_i_i_reg_569 == 1'd0) & (exitcond1_i_i_i_i_i_reg_560 == 1'd0) & (tmp_5_5_i_i_i_i_i_reg_639 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_4_i_i_i_i_i_reg_569 == 1'd0) & (exitcond1_i_i_i_i_i_reg_560 == 1'd0) & (tmp_5_4_i_i_i_i_i_reg_625 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_4_i_i_i_i_i_reg_569 == 1'd0) & (exitcond1_i_i_i_i_i_reg_560 == 1'd0) & (tmp_5_3_i_i_i_i_i_reg_611 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((tmp_4_i_i_i_i_i_reg_569 == 1'd0) & (exitcond1_i_i_i_i_i_reg_560 == 1'd0) & (tmp_5_2_i_i_i_i_i_reg_597 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (tmp_5_1_i_i_i_i_i_reg_583 == 1'd0) & (tmp_4_i_i_i_i_i_reg_569 == 1'd0) & (exitcond1_i_i_i_i_i_reg_560 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_4_i_i_i_i_i_fu_409_p2 == 1'd0) & (exitcond1_i_i_i_i_i_fu_394_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        axis_V_V_TDATA_blk_n = axis_V_V_TVALID;
    end else begin
        axis_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op63_read_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_predicate_op99_read_state10 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_predicate_op93_read_state9 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_predicate_op87_read_state8 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_predicate_op81_read_state7 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_predicate_op75_read_state6 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_predicate_op69_read_state5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_predicate_op58_read_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        axis_V_V_TREADY = 1'b1;
    end else begin
        axis_V_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        cache_V1_ce0 = 1'b1;
    end else begin
        cache_V1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond1_i_i_i_i_i_reg_560 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        cache_V1_we0 = 1'b1;
    end else begin
        cache_V1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        rx_buffer_V_offset1_out_blk_n = rx_buffer_V_offset1_out_full_n;
    end else begin
        rx_buffer_V_offset1_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((rx_buffer_V_offset1_out_full_n == 1'b0) | (rx_buffer_V_offset_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        rx_buffer_V_offset1_out_write = 1'b1;
    end else begin
        rx_buffer_V_offset1_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        rx_buffer_V_offset_out_blk_n = rx_buffer_V_offset_out_full_n;
    end else begin
        rx_buffer_V_offset_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((rx_buffer_V_offset1_out_full_n == 1'b0) | (rx_buffer_V_offset_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        rx_buffer_V_offset_out_write = 1'b1;
    end else begin
        rx_buffer_V_offset_out_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((rx_buffer_V_offset1_out_full_n == 1'b0) | (rx_buffer_V_offset_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((exitcond1_i_i_i_i_i_fu_394_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((exitcond1_i_i_i_i_i_fu_394_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((axis_V_V_TVALID == 1'b0) & (ap_predicate_op58_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((axis_V_V_TVALID == 1'b0) & (ap_predicate_op58_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((axis_V_V_TVALID == 1'b0) & (ap_predicate_op63_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((axis_V_V_TVALID == 1'b0) & (ap_predicate_op63_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((axis_V_V_TVALID == 1'b0) & (ap_predicate_op69_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((axis_V_V_TVALID == 1'b0) & (ap_predicate_op69_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((axis_V_V_TVALID == 1'b0) & (ap_predicate_op75_read_state6 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((axis_V_V_TVALID == 1'b0) & (ap_predicate_op75_read_state6 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((axis_V_V_TVALID == 1'b0) & (ap_predicate_op81_read_state7 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((axis_V_V_TVALID == 1'b0) & (ap_predicate_op81_read_state7 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((axis_V_V_TVALID == 1'b0) & (ap_predicate_op87_read_state8 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((axis_V_V_TVALID == 1'b0) & (ap_predicate_op87_read_state8 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_11001 = ((axis_V_V_TVALID == 1'b0) & (ap_predicate_op93_read_state9 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = ((axis_V_V_TVALID == 1'b0) & (ap_predicate_op93_read_state9 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_11001 = ((axis_V_V_TVALID == 1'b0) & (ap_predicate_op99_read_state10 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = ((axis_V_V_TVALID == 1'b0) & (ap_predicate_op99_read_state10 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state10_pp0_stage7_iter0 = ((axis_V_V_TVALID == 1'b0) & (ap_predicate_op99_read_state10 == 1'b1));
end

assign ap_block_state11_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2 = ((rx_buffer_V_offset1_out_full_n == 1'b0) | (rx_buffer_V_offset_out_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter0 = ((axis_V_V_TVALID == 1'b0) & (ap_predicate_op58_read_state3 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage1_iter0 = ((axis_V_V_TVALID == 1'b0) & (ap_predicate_op63_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state5_pp0_stage2_iter0 = ((axis_V_V_TVALID == 1'b0) & (ap_predicate_op69_read_state5 == 1'b1));
end

always @ (*) begin
    ap_block_state6_pp0_stage3_iter0 = ((axis_V_V_TVALID == 1'b0) & (ap_predicate_op75_read_state6 == 1'b1));
end

always @ (*) begin
    ap_block_state7_pp0_stage4_iter0 = ((axis_V_V_TVALID == 1'b0) & (ap_predicate_op81_read_state7 == 1'b1));
end

always @ (*) begin
    ap_block_state8_pp0_stage5_iter0 = ((axis_V_V_TVALID == 1'b0) & (ap_predicate_op87_read_state8 == 1'b1));
end

always @ (*) begin
    ap_block_state9_pp0_stage6_iter0 = ((axis_V_V_TVALID == 1'b0) & (ap_predicate_op93_read_state9 == 1'b1));
end

always @ (*) begin
    ap_condition_170 = ((tmp_4_i_i_i_i_i_reg_569 == 1'd0) & (exitcond1_i_i_i_i_i_reg_560 == 1'd0) & (tmp_5_6_i_i_i_i_i_reg_653 == 1'd0));
end

always @ (*) begin
    ap_condition_185 = ((tmp_4_i_i_i_i_i_reg_569 == 1'd0) & (exitcond1_i_i_i_i_i_reg_560 == 1'd0) & (tmp_5_7_i_i_i_i_i_reg_667 == 1'd0));
end

always @ (*) begin
    ap_condition_367 = ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_381 = ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_679 = ((tmp_5_1_i_i_i_i_i_reg_583 == 1'd0) & (tmp_4_i_i_i_i_i_reg_569 == 1'd0) & (exitcond1_i_i_i_i_i_reg_560 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_685 = ((tmp_4_i_i_i_i_i_fu_409_p2 == 1'd0) & (exitcond1_i_i_i_i_i_fu_394_p2 == 1'd0) & (tmp_5_1_i_i_i_i_i_fu_421_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_689 = ((tmp_4_i_i_i_i_i_reg_569 == 1'd0) & (exitcond1_i_i_i_i_i_reg_560 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_691 = ((tmp_5_2_i_i_i_i_i_reg_597 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_694 = ((tmp_5_2_i_i_i_i_i_fu_433_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_700 = ((tmp_5_3_i_i_i_i_i_reg_611 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_703 = ((tmp_5_3_i_i_i_i_i_fu_445_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_707 = ((tmp_5_4_i_i_i_i_i_reg_625 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_710 = ((tmp_5_4_i_i_i_i_i_fu_457_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_714 = ((tmp_5_5_i_i_i_i_i_reg_639 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_717 = ((tmp_5_5_i_i_i_i_i_fu_469_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_721 = ((tmp_5_6_i_i_i_i_i_reg_653 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_724 = ((tmp_5_6_i_i_i_i_i_fu_481_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_p_1_7_i_i_i_i_i_reg_335 = 8'd0;

always @ (*) begin
    ap_predicate_op58_read_state3 = ((tmp_4_i_i_i_i_i_fu_409_p2 == 1'd0) & (exitcond1_i_i_i_i_i_fu_394_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op63_read_state4 = ((tmp_5_1_i_i_i_i_i_reg_583 == 1'd0) & (tmp_4_i_i_i_i_i_reg_569 == 1'd0) & (exitcond1_i_i_i_i_i_reg_560 == 1'd0));
end

always @ (*) begin
    ap_predicate_op69_read_state5 = ((tmp_4_i_i_i_i_i_reg_569 == 1'd0) & (exitcond1_i_i_i_i_i_reg_560 == 1'd0) & (tmp_5_2_i_i_i_i_i_reg_597 == 1'd0));
end

always @ (*) begin
    ap_predicate_op75_read_state6 = ((tmp_4_i_i_i_i_i_reg_569 == 1'd0) & (exitcond1_i_i_i_i_i_reg_560 == 1'd0) & (tmp_5_3_i_i_i_i_i_reg_611 == 1'd0));
end

always @ (*) begin
    ap_predicate_op81_read_state7 = ((tmp_4_i_i_i_i_i_reg_569 == 1'd0) & (exitcond1_i_i_i_i_i_reg_560 == 1'd0) & (tmp_5_4_i_i_i_i_i_reg_625 == 1'd0));
end

always @ (*) begin
    ap_predicate_op87_read_state8 = ((tmp_4_i_i_i_i_i_reg_569 == 1'd0) & (exitcond1_i_i_i_i_i_reg_560 == 1'd0) & (tmp_5_5_i_i_i_i_i_reg_639 == 1'd0));
end

always @ (*) begin
    ap_predicate_op93_read_state9 = ((tmp_4_i_i_i_i_i_reg_569 == 1'd0) & (exitcond1_i_i_i_i_i_reg_560 == 1'd0) & (tmp_5_6_i_i_i_i_i_reg_653 == 1'd0));
end

always @ (*) begin
    ap_predicate_op99_read_state10 = ((tmp_4_i_i_i_i_i_reg_569 == 1'd0) & (exitcond1_i_i_i_i_i_reg_560 == 1'd0) & (tmp_5_7_i_i_i_i_i_reg_667 == 1'd0));
end

assign ap_return = {{tmp_reg_550}, {9'd0}};

assign axi_word_V_7_i_i_i_i_fu_511_p9 = {{{{{{{{ap_phi_reg_pp0_iter1_p_1_7_i_i_i_i_i_reg_335}, {ap_phi_reg_pp0_iter1_p_1_6_i_i_i_i_i_reg_324}}, {ap_phi_reg_pp0_iter1_p_1_5_i_i_i_i_i_reg_313}}, {ap_phi_reg_pp0_iter1_p_1_4_i_i_i_i_i_reg_302}}, {ap_phi_reg_pp0_iter1_p_1_3_i_i_i_i_i_reg_291}}, {ap_phi_reg_pp0_iter1_p_1_2_i_i_i_i_i_reg_280}}, {p_1_1_i_i_i_i_i_reg_258}}, {tmp_V_reg_573}};

assign cache_V1_address0 = tmp_6_i_i_i_i_i_fu_531_p1;

assign cache_V1_d0 = ap_phi_mux_p_094_1_i_i_i_i_i_phi_fu_350_p4;

assign data_length_V_1_1_i_s_fu_427_p2 = ($signed(p_098_1_i_i_i_i_i_fu_112) + $signed(13'd8190));

assign data_length_V_1_2_i_s_fu_439_p2 = ($signed(ap_phi_mux_p_098_3_1_i_i_i_i_i_phi_fu_196_p4) + $signed(13'd8191));

assign data_length_V_1_3_i_s_fu_451_p2 = ($signed(ap_phi_mux_p_098_3_2_i_i_i_i_i_phi_fu_206_p4) + $signed(13'd8191));

assign data_length_V_1_4_i_s_fu_463_p2 = ($signed(ap_phi_mux_p_098_3_3_i_i_i_i_i_phi_fu_217_p4) + $signed(13'd8191));

assign data_length_V_1_5_i_s_fu_475_p2 = ($signed(ap_phi_mux_p_098_3_4_i_i_i_i_i_phi_fu_228_p4) + $signed(13'd8191));

assign data_length_V_1_6_i_s_fu_487_p2 = ($signed(ap_phi_mux_p_098_3_5_i_i_i_i_i_phi_fu_239_p4) + $signed(13'd8191));

assign data_length_V_1_7_i_s_fu_499_p2 = ($signed(p_098_3_6_i_i_i_i_i_reg_247) + $signed(13'd8191));

assign data_length_V_1_i_i_s_fu_415_p2 = ($signed(p_098_1_i_i_i_i_i_fu_112) + $signed(13'd8191));

assign exitcond1_i_i_i_i_i_fu_394_p2 = ((ap_phi_mux_i_i_i_i_i_i_phi_fu_185_p4 == 10'd512) ? 1'b1 : 1'b0);

assign final_burst_length_V_4_fu_382_p3 = ((tmp_i_i_i_i_i_reg_555[0:0] === 1'b1) ? final_burst_length_V : 13'd4096);

assign i_fu_400_p2 = (ap_phi_mux_i_i_i_i_i_i_phi_fu_185_p4 + 10'd1);

assign lhs_V_cast_i_i_i_i_i_fu_362_p1 = loop_count_V;

assign r_V_fu_366_p2 = ($signed(13'd8191) + $signed(lhs_V_cast_i_i_i_i_i_fu_362_p1));

assign rx_buffer_V_offset1_out_din = rx_buffer_V_offset1;

assign rx_buffer_V_offset_out_din = rx_buffer_V_offset;

assign tmp_4_i_i_i_i_i_fu_409_p2 = ((p_098_1_i_i_i_i_i_fu_112 == 13'd0) ? 1'b1 : 1'b0);

assign tmp_5_1_i_i_i_i_i_fu_421_p2 = ((data_length_V_1_i_i_s_fu_415_p2 == 13'd0) ? 1'b1 : 1'b0);

assign tmp_5_2_i_i_i_i_i_fu_433_p2 = ((ap_phi_mux_p_098_3_1_i_i_i_i_i_phi_fu_196_p4 == 13'd0) ? 1'b1 : 1'b0);

assign tmp_5_3_i_i_i_i_i_fu_445_p2 = ((ap_phi_mux_p_098_3_2_i_i_i_i_i_phi_fu_206_p4 == 13'd0) ? 1'b1 : 1'b0);

assign tmp_5_4_i_i_i_i_i_fu_457_p2 = ((ap_phi_mux_p_098_3_3_i_i_i_i_i_phi_fu_217_p4 == 13'd0) ? 1'b1 : 1'b0);

assign tmp_5_5_i_i_i_i_i_fu_469_p2 = ((ap_phi_mux_p_098_3_4_i_i_i_i_i_phi_fu_228_p4 == 13'd0) ? 1'b1 : 1'b0);

assign tmp_5_6_i_i_i_i_i_fu_481_p2 = ((ap_phi_mux_p_098_3_5_i_i_i_i_i_phi_fu_239_p4 == 13'd0) ? 1'b1 : 1'b0);

assign tmp_5_7_i_i_i_i_i_fu_493_p2 = ((ap_phi_mux_p_098_3_6_i_i_i_i_i_phi_fu_250_p4 == 13'd0) ? 1'b1 : 1'b0);

assign tmp_6_i_i_i_i_i_fu_531_p1 = i_i_i_i_i_i_reg_181;

assign tmp_cast_i_i_i_i_i_fu_372_p1 = tmp_fu_358_p1;

assign tmp_fu_358_p1 = val_assign[10:0];

assign tmp_i_i_i_i_i_fu_376_p2 = ((tmp_cast_i_i_i_i_i_fu_372_p1 == r_V_fu_366_p2) ? 1'b1 : 1'b0);

endmodule //rx_axis_words7131
