
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.125703                       # Number of seconds simulated
sim_ticks                                1125703251500                       # Number of ticks simulated
final_tick                               1125703251500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 242267                       # Simulator instruction rate (inst/s)
host_op_rate                                   465062                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             5454420543                       # Simulator tick rate (ticks/s)
host_mem_usage                                 849884                       # Number of bytes of host memory used
host_seconds                                   206.38                       # Real time elapsed on the host
sim_insts                                    50000000                       # Number of instructions simulated
sim_ops                                      95981252                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           43808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       414822112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          414865920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        43808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    410615584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       410615584                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1369                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data         12963191                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12964560                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      12831737                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           12831737                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              38916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          368500412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             368539328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         38916                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            38916                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       364763612                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            364763612                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       364763612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             38916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         368500412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            733302940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    12964560                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   12831737                       # Number of write requests accepted
system.mem_ctrls.readBursts                  12964560                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 12831737                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              829731840                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               410655040                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               414865920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            410615584                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               6415221                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          384                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            810209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            810105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            810076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            810053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            810222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            810157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            809777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            809945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            809965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            810188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           810421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           810714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           810668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           810708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           810675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           810677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            400921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            400923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            400948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            400907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            400999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            400923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            400798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            400841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            400910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            400996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           401147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           401270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           401240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           401236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           401239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           401187                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1125703233500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              12964560                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5             12831737                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                12964559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 401030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 401030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 401030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 401030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 401030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 401030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 401030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 401030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 401030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 401030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 401031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 401030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 401030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 401030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 401029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 401029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1430346                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    867.192962                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   767.829855                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   284.933867                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        42554      2.98%      2.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        51940      3.63%      6.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        48498      3.39%     10.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        69147      4.83%     14.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        63794      4.46%     19.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        43437      3.04%     22.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        52272      3.65%     25.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        56728      3.97%     29.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1001976     70.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1430346                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       401029                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.328163                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.005440                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    125.831586                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       401025    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-12287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-40959            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-69631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        401029                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       401029                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000052                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000050                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.009861                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           401017    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        401029                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  93858115750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            336943615750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                64822800000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      7239.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25989.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       737.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       364.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    368.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    364.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.67                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 11983667                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 5967031                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.99                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      43638.17                       # Average gap between requests
system.mem_ctrls.pageHitRate                    92.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               5405634360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2949502875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             50548009200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            20783044800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          73525062000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         390231705105                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         333109890750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           876552849090                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            778.675420                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 545659532750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   37589500000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  542453114250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               5407736040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2950649625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             50575005000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            20795570640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          73525062000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         390274599600                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         333072272250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           876600895155                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            778.718092                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 545616130000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   37589500000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  542495371000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                 6543945                       # Number of BP lookups
system.cpu.branchPred.condPredicted           6543945                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              3470                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              6535561                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 6527013                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.869208                       # BTB Hit Percentage
system.cpu.branchPred.BTBMissPct             0.130792                       # BTB Miss Percentage
system.cpu.branchPred.usedRAS                    3769                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                227                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  108                       # Number of system calls
system.cpu.numCycles                       2251406503                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    50000000                       # Number of instructions committed
system.cpu.committedOps                      95981252                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              95975786                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               51833399                       # Number of float alu accesses
system.cpu.num_func_calls                        7602                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      6532565                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     95975786                       # number of integer instructions
system.cpu.num_fp_insts                      51833399                       # number of float instructions
system.cpu.num_int_register_reads           219093281                       # number of times the integer registers were read
system.cpu.num_int_register_writes           37404609                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             51836935                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                4221                       # number of times the floating registers were written
system.cpu.num_cc_register_reads             34496136                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            29304313                       # number of times the CC registers were written
system.cpu.num_mem_refs                      53378426                       # number of memory refs
system.cpu.num_load_insts                     1350125                       # Number of load instructions
system.cpu.num_store_insts                   52028301                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2251406503                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           6543945                       # Number of branches fetched
system.cpu.predictedBranches                  6530782                       # Number of branches predicted as taken
system.cpu.BranchMispred                         3470                       # Number of branch mispredictions
system.cpu.numBranchMispreadPercent          0.053026                       # Number of Branch Mispread Percent
system.cpu.op_class::No_OpClass                  1614      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  42596796     44.38%     44.38% # Class of executed instruction
system.cpu.op_class::IntMult                      725      0.00%     44.38% # Class of executed instruction
system.cpu.op_class::IntDiv                        21      0.00%     44.38% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3670      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::MemRead                  1350125      1.41%     45.79% # Class of executed instruction
system.cpu.op_class::MemWrite                52028301     54.21%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   95981252                       # Class of executed instruction
system.cpu.dcache.tags.replacements          12961174                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2047.156110                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            40415233                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          12963222                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.117684                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        4192157500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2047.156110                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999588                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999588                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1         1042                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          887                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         226477042                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        226477042                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data      1349642                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1349642                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     39065591                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       39065591                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      40415233                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         40415233                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     40415233                       # number of overall hits
system.cpu.dcache.overall_hits::total        40415233                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          500                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           500                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     12962722                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     12962722                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     12963222                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       12963222                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     12963222                       # number of overall misses
system.cpu.dcache.overall_misses::total      12963222                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     41313500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     41313500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 1014372592000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1014372592000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 1014413905500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1014413905500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 1014413905500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1014413905500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1350142                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1350142                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     52028313                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     52028313                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     53378455                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     53378455                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     53378455                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     53378455                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000370                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000370                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.249147                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.249147                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.242855                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.242855                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.242855                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.242855                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data        82627                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        82627                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 78253.054567                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78253.054567                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 78253.223273                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78253.223273                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 78253.223273                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78253.223273                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     12960790                       # number of writebacks
system.cpu.dcache.writebacks::total          12960790                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          500                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          500                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     12962722                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     12962722                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     12963222                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     12963222                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     12963222                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     12963222                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     40813500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     40813500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 1001409870000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 1001409870000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 1001450683500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1001450683500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 1001450683500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1001450683500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000370                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000370                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.249147                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.249147                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.242855                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.242855                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.242855                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.242855                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data        81627                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        81627                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 77253.054567                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77253.054567                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 77253.223273                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77253.223273                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 77253.223273                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77253.223273                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                 2                       # number of replacements
system.cpu.icache.tags.tagsinuse           876.491055                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            70767166                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1369                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          51692.597516                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   876.491055                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.213987                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.213987                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1367                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1367                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.333740                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         283075509                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        283075509                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     70767166                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        70767166                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      70767166                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         70767166                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     70767166                       # number of overall hits
system.cpu.icache.overall_hits::total        70767166                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1369                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1369                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1369                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1369                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1369                       # number of overall misses
system.cpu.icache.overall_misses::total          1369                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    107066000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    107066000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    107066000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    107066000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    107066000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    107066000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     70768535                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     70768535                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     70768535                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     70768535                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     70768535                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     70768535                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000019                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000019                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 78207.450694                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78207.450694                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 78207.450694                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78207.450694                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 78207.450694                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78207.450694                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks            2                       # number of writebacks
system.cpu.icache.writebacks::total                 2                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1369                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1369                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1369                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1369                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1369                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1369                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    105697000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    105697000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    105697000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    105697000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    105697000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    105697000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 77207.450694                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77207.450694                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 77207.450694                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77207.450694                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 77207.450694                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77207.450694                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  12833490                       # number of replacements
system.l2.tags.tagsinuse                 127521.859599                       # Cycle average of tags in use
system.l2.tags.total_refs                         526                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  12962514                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.000041                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    127502.578513                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         15.334042                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data          3.947047                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.972767                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.000030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972915                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        129024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1042                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        10446                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3       104363                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        13054                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  51851003                       # Number of tag accesses
system.l2.tags.data_accesses                 51851003                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks     12960790                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         12960790                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks            2                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                2                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    14                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data             17                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                17                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                    31                       # number of demand (read+write) hits
system.l2.demand_hits::total                       31                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                   31                       # number of overall hits
system.l2.overall_hits::total                      31                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data         12962708                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            12962708                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1369                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1369                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          483                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             483                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1369                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data            12963191                       # number of demand (read+write) misses
system.l2.demand_misses::total               12964560                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1369                       # number of overall misses
system.l2.overall_misses::cpu.data           12963191                       # number of overall misses
system.l2.overall_misses::total              12964560                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 981965640000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  981965640000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    103643500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    103643500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     39884500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     39884500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     103643500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  982005524500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     982109168000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    103643500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 982005524500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    982109168000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     12960790                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     12960790                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks            2                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            2                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data       12962722                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          12962722                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1369                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1369                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          500                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           500                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1369                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          12963222                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             12964591                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1369                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         12963222                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            12964591                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.999999                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999999                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.966000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.966000                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.999998                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999998                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.999998                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999998                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 75753.125041                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75753.125041                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 75707.450694                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75707.450694                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 82576.604555                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82576.604555                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 75707.450694                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 75753.379280                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75753.374430                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 75707.450694                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 75753.379280                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75753.374430                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks             12831737                       # number of writebacks
system.l2.writebacks::total                  12831737                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            5                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             5                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data     12962708                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       12962708                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1369                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1369                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          483                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          483                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1369                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data       12963191                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          12964560                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1369                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data      12963191                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         12964560                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 852338560000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 852338560000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     89953500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     89953500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     35054500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     35054500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     89953500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 852373614500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 852463568000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     89953500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 852373614500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 852463568000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.999999                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999999                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.966000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.966000                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.999998                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999998                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.999998                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999998                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 65753.125041                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65753.125041                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 65707.450694                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65707.450694                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 72576.604555                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72576.604555                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 65707.450694                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 65753.379280                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65753.374430                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 65707.450694                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 65753.379280                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65753.374430                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               1852                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     12831737                       # Transaction distribution
system.membus.trans_dist::CleanEvict              384                       # Transaction distribution
system.membus.trans_dist::ReadExReq          12962708                       # Transaction distribution
system.membus.trans_dist::ReadExResp         12962708                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1852                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     38761241                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     38761241                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               38761241                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    825481504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    825481504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               825481504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          25796681                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                25796681    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            25796681                       # Request fanout histogram
system.membus.reqLayer2.occupancy         51460157500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        42313509250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     25925767                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     12961176                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1374                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1374                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp              1869                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     25792527                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            2                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2137                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         12962722                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        12962722                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1369                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          500                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     38887618                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              38890358                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        43872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    829568384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              829612256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        12833490                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         25798081                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000053                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007298                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               25796707     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1374      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           25798081                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        19443279500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1369000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12963222000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
