// Seed: 2214468750
module module_0 ();
  specify
    (id_1 => id_2) = 1;
    specparam id_3 = !id_2;
  endspecify module_2(
      id_3, id_2, id_2, id_1
  );
endmodule
module module_1 (
    output tri0 id_0,
    output tri1 id_1
);
  always @(1 or posedge id_3) id_1 = 1'b0;
  module_0();
  wire id_4 = id_4;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1 = 1 ? id_3 || id_3 || id_1 || 1 : 1 ? 1 : id_4;
endmodule
