{C:/curso_HDL_Vanderlei/Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL/1_LINGUAGENS_HDL_E_VHDL/2_EXEMPLO_CONTADOR_VHDL/counter_syc _tb.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/curso_HDL_Vanderlei/Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL/1_LINGUAGENS_HDL_E_VHDL/2_EXEMPLO_CONTADOR_VHDL/counter_syc _tb.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity Counter_syc_tb
-- Compiling architecture Behavioral of Counter_syc_tb

} {} {}} C:/curso_HDL_Vanderlei/Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL/1_LINGUAGENS_HDL_E_VHDL/2_EXEMPLO_CONTADOR_VHDL/counter_syc.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/curso_HDL_Vanderlei/Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL/1_LINGUAGENS_HDL_E_VHDL/2_EXEMPLO_CONTADOR_VHDL/counter_syc.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity Counter_syc
-- Compiling architecture Behavioral of Counter_syc

} {} {}}
