read_verilog -sv /workspace/rtl/core/vixen_branch_predictor.sv; check
