,,Function 0,Function 1,Function 2,Function 3,Function 4,Function 5,Function 6,Function 7
pad_spi_flash_clk_cfg_reg:pad_spi_flash_cfg1:7:spu:drv4,spi_flash_clk,spi_flash_clk,,,,,,,
pad_spi_flash_cs_cfg_reg:pad_spi_flash_cfg1:0:spu:drv4,spi_flash_cs,spi_flash_cs,,,,,,,
pad_spi_flash_sel_cfg_reg:pad_spi_flash_cfg1:14:spu:drv4,spi_flash_sel,spi_flash_sel,,,,,,,
pad_spi_flash_sio_0_cfg_reg:pad_spi_flash_cfg2:21:spu:drv4,spi_flash_sio_0,spi_flash_sio_0,,,,,,,
pad_spi_flash_sio_1_cfg_reg:pad_spi_flash_cfg2:14:spu:drv4,spi_flash_sio_1,spi_flash_sio_1,gpio_29,,,,,,
pad_spi_flash_sio_2_cfg_reg:pad_spi_flash_cfg2:7:spu:drv4,spi_flash_sio_2,spi_flash_sio_2,gpio_30,,,,,,
pad_spi_flash_sio_3_cfg_reg:pad_spi_flash_cfg2:0:spu:drv4,spi_flash_sio_3,spi_flash_sio_3,gpio_31,,,,,,
pad_sdmmc1_clk_cfg_reg:pad_sdmmc1_others_cfg:7:spu:drv4,sdmmc1_clk,sdmmc1_clk,,camera_ref_clk,,,,,spi_2_cs_0
pad_sdmmc1_cmd_cfg_reg:pad_sdmmc1_others_cfg:0:spu:drv4,sdmmc1_cmd,sdmmc1_cmd,gpio_24,camera_rst_l,i2c_m3_scl,,,,
pad_sdmmc1_data_0_cfg_reg:pad_sdmmc1_data_cfg:21:spu:drv4,sdmmc1_data_0,sdmmc1_data_0,gpio_25,camera_pwdn,i2c_m3_sda,,uart_2_rxd,uart_3_cts,
pad_sdmmc1_data_1_cfg_reg:pad_sdmmc1_data_cfg:14:spu:drv4,sdmmc1_data_1,sdmmc1_data_1,gpio_26,spi_camera_si_0,spi_camera_si_1,,uart_2_txd,uart_3_rts,spi_2_clk
pad_sdmmc1_data_2_cfg_reg:pad_sdmmc1_data_cfg:7:spu:drv4,sdmmc1_data_2,sdmmc1_data_2,gpio_27,spi_camera_si_1,spi_camera_si_0,spi_camera_ssn,uart_2_cts,uart_3_rxd,spi_2_dio_0
pad_sdmmc1_data_3_cfg_reg:pad_sdmmc1_data_cfg:0:spu:drv4,sdmmc1_data_3,sdmmc1_data_3,gpio_28,spi_camera_sck,,,uart_2_rts,uart_3_txd,spi_2_di_1
pad_aud_da_sync_cfg_reg:pad_aud_ad_cfg:5:wpus:drv2,aud_da_sync,aud_da_sync,i2s1_bck,gpio_27,,,,,
pad_aud_da_d1_cfg_reg:pad_aud_ad_cfg:10:wpus:drv2,aud_da_d1,aud_da_d1,i2s1_lrck,gpio_28,,,,,
pad_aud_da_d0_cfg_reg:pad_aud_ad_cfg:15:wpus:drv2,aud_da_d0,aud_da_d0,i2s1_sdat_i,gpio_29,,,,,
pad_aud_ad_sync_cfg_reg:pad_aud_ad_cfg:20:wpus:drv2,aud_ad_sync,aud_ad_sync,i2s1_sdat_o,gpio_30,,,,,
pad_aud_ad_d0_cfg_reg:pad_aud_ad_cfg:25:wpus:drv2,aud_ad_d0,aud_ad_d0,,gpio_31,,,,,
pad_aud_sclk_cfg_reg:pad_aud_ad_cfg:0:wpus:drv2,aud_sclk,aud_sclk,,,,,,,
pad_adi_sda_cfg_reg:pad_adi_cfg:5:wpus:drv2,adi_sda,adi_sda,,,,,,,
pad_adi_sync_cfg_reg:pad_adi_cfg:0:wpus:drv2,adi_sync,adi_sync,,,,,,,
pad_adi_scl_cfg_reg:pad_adi_cfg:10:wpus:drv2,adi_scl,adi_scl,,,,,,,
pad_spi_lcd_sio_cfg_reg:pad_spi_lcd_cfg2:0:spu:drv4,spi_lcd_sio,spi_lcd_sio,gpio_0,spi_flash1_clk,,,,,debug_bus_5
pad_spi_lcd_sdc_cfg_reg:pad_spi_lcd_cfg2:14:spu:drv4,spi_lcd_sdc,spi_lcd_sdc,gpio_1,spi_flash1_cs,i2c_m3_sda,,,,debug_bus_6
pad_spi_lcd_clk_cfg_reg:pad_spi_lcd_cfg1:7:spu:drv4,spi_lcd_clk,spi_lcd_clk,gpio_2,spi_flash1_sio_0,,,,,debug_bus_7
pad_spi_lcd_cs_cfg_reg:pad_spi_lcd_cfg1:0:spu:drv4,spi_lcd_cs,spi_lcd_cs,gpio_3,spi_flash1_sio_1,,,,,debug_bus_8
pad_spi_lcd_select_cfg_reg:pad_spi_lcd_cfg2:7:spu:drv4,spi_lcd_select,spi_lcd_select,gpio_4,spi_flash1_sio_2,,,,,debug_bus_9
pad_lcd_fmark_cfg_reg:pad_lcd_cfg:7:spu:drv2,lcd_fmark,lcd_fmark,gpio_5,spi_flash1_sio_3,,uart_2_txd,,,debug_bus_10
pad_lcd_rstb_cfg_reg:pad_lcd_cfg:0:spu:drv2,lcd_rstb,lcd_rstb,gpio_6,,i2c_m3_scl,uart_2_rxd,,,debug_bus_11
pad_i2c_m1_scl_cfg_reg:pad_i2c_cfg:15:wpus:drv2,i2c_m1_scl,i2c_m1_scl,,,,gpio_16,,,debug_bus_0
pad_i2c_m1_sda_cfg_reg:pad_i2c_cfg:10:wpus:drv2,i2c_m1_sda,i2c_m1_sda,,,,gpio_17,,,debug_bus_1
pad_camera_rst_l_cfg_reg:pad_camera_cfg:0:wpus:drv2,camera_rst_l,camera_rst_l,i2c_m1_scl,,,gpio_18,,,debug_bus_2
pad_camera_pwdn_cfg_reg:pad_camera_cfg:10:wpus:drv2,camera_pwdn,camera_pwdn,i2c_m1_sda,,,gpio_19,,,debug_bus_3
pad_camera_ref_clk_cfg_reg:pad_camera_cfg:5:wpus:drv2,camera_ref_clk,camera_ref_clk,,,spi_lvds_di,gpio_20,,,debug_bus_4
pad_spi_camera_si_0_cfg_reg:pad_spi_camera_cfg:5:wpus:drv2,spi_camera_si_0,spi_camera_si_0,spi_camera_si_1,,spi_lvds_do,gpio_21,,,debug_bus_5
pad_spi_camera_si_1_cfg_reg:pad_spi_camera_cfg:0:wpus:drv2,spi_camera_si_1,spi_camera_si_1,spi_camera_si_0,spi_camera_ssn,spi_lvds_cs,gpio_22,,,debug_bus_6
pad_spi_camera_sck_cfg_reg:pad_spi_camera_cfg:10:wpus:drv2,spi_camera_sck,spi_camera_sck,,,spi_lvds_clk,gpio_23,,,debug_bus_7
pad_gpio_13_cfg_reg:pad_gpio13_cfg:0:wpus:drv2,gpio_13,gpio_13,pwm_lpg_out,,,,,,
pad_gpio_0_cfg_reg:pad_gpio_cfg1:15:wpus:drv2,gpio_0,gpio_0,spi_flash1_clk,spi_2_clk,i2s2_bck,wcn_jtag_tck,uart_rxd_rf,,debug_clk
pad_gpio_1_cfg_reg:pad_gpio_cfg1:10:wpus:drv2,gpio_1,gpio_1,spi_flash1_cs,spi_2_cs_0,i2s2_lrck,wcn_jtag_trst,uart_txd_rf,,debug_bus_0
pad_gpio_2_cfg_reg:pad_gpio_cfg1:5:wpus:drv2,gpio_2,gpio_2,spi_flash1_sio_0,spi_2_dio_0,i2s2_sdat_i,wcn_jtag_tms,wcn_hst_txd,,debug_bus_1
pad_gpio_3_cfg_reg:pad_gpio_cfg1:0:wpus:drv2,gpio_3,gpio_3,spi_flash1_sio_1,spi_2_di_1,i2s2_sdat_o,wcn_jtag_tdi,wcn_hst_rxd,,debug_bus_2
pad_gpio_4_cfg_reg:pad_gpio_cfg2:10:wpus:drv2,gpio_4,gpio_4,spi_flash1_sio_2,spi_2_cs_1,pwl_out_0,wcn_jtag_tdo,,i2c_m3_scl,debug_bus_3
pad_gpio_5_cfg_reg:pad_gpio_cfg2:5:wpus:drv2,gpio_5,gpio_5,spi_flash1_sio_3,pwt_out,lcd_fmark,wcn_uart_rts,wcn_uart_txd,i2c_m3_sda,debug_bus_4
NULL,gpio_6,gpio_6,,,,,,,
pad_gpio_7_cfg_reg:pad_gpio_cfg2:0:wpus:drv2,gpio_7,gpio_7,sdmmc2_clk,spi_1_clk,pwl_out_1,wcn_uart_cts,wcn_uart_rxd,,
pad_ap_jtag_tck_cfg_reg:pad_ap_jtag_cfg:20:wpus:drv2,ap_jtag_tck,ap_jtag_tck,sdmmc2_cmd,spi_1_cs_0,zsp_jtag_tck,rfdig_jtag_tck,gpio_8,,
pad_ap_jtag_trst_cfg_reg:pad_ap_jtag_cfg:0:wpus:drv2,ap_jtag_trst,ap_jtag_trst,sdmmc2_data_0,spi_1_dio_0,zsp_jtag_trst,rfdig_jtag_trst,gpio_9,,
pad_ap_jtag_tms_cfg_reg:pad_ap_jtag_cfg:5:wpus:drv2,ap_jtag_tms,ap_jtag_tms,sdmmc2_data_1,spi_1_di_1,zsp_jtag_tms,rfdig_jtag_tms,gpio_10,,
pad_ap_jtag_tdi_cfg_reg:pad_ap_jtag_cfg:15:wpus:drv2,ap_jtag_tdi,ap_jtag_tdi,sdmmc2_data_2,spi_1_cs_1,zsp_jtag_tdi,rfdig_jtag_tdi,gpio_11,,
pad_ap_jtag_tdo_cfg_reg:pad_ap_jtag_cfg:10:wpus:drv2,ap_jtag_tdo,ap_jtag_tdo,sdmmc2_data_3,,zsp_jtag_tdo,rfdig_jtag_tdo,gpio_12,,
pad_gpio_14_cfg_reg:pad_i2c_cfg:5:wpus:drv2,gpio_14,gpio_14,i2c_m2_scl,,,,,,
pad_gpio_15_cfg_reg:pad_i2c_cfg:0:wpus:drv2,gpio_15,gpio_15,i2c_m2_sda,,,,,,
NULL,uart_1_rxd,uart_1_rxd,,,,,,,
NULL,uart_1_txd,uart_1_txd,,,,,,,
pad_gpio_18_cfg_reg:pad_uart_1_cfg:5:wpus:drv2,gpio_18,gpio_18,uart_1_cts,,zsp_uart_txd,wcn_uart_rxd,wcn_uart_cts,,
pad_gpio_19_cfg_reg:pad_uart_1_cfg:0:wpus:drv2,gpio_19,gpio_19,uart_1_rts,zsp_uart_cts,uart_3_txd,wcn_uart_txd,wcn_uart_rts,,
pad_gpio_20_cfg_reg:pad_uart_2_cfg:5:wpus:drv2,gpio_20,gpio_20,uart_2_rxd,uart_3_rxd,zsp_uart_rxd,uart_3_cts,zsp_uart_rts,,debug_bus_12
pad_gpio_21_cfg_reg:pad_uart_2_cfg:0:wpus:drv2,gpio_21,gpio_21,uart_2_txd,uart_3_txd,zsp_uart_txd,uart_3_rts,zsp_uart_cts,,debug_bus_13
pad_gpio_22_cfg_reg:pad_uart_2_cfg:15:wpus:drv2,gpio_22,gpio_22,uart_2_cts,uart_3_cts,zsp_uart_cts,uart_3_rxd,zsp_uart_txd,zsp_uart_cts,debug_bus_14
pad_gpio_23_cfg_reg:pad_uart_2_cfg:10:wpus:drv2,gpio_23,gpio_23,uart_2_rts,uart_3_rts,zsp_uart_rts,uart_3_txd,zsp_uart_rxd,uart_3_cts,debug_bus_15
pad_gpio_8_cfg_reg:pad_gpo_cfg:20:wpus:drv2,gpio_8,gpio_8,spi_1_cs_1,rfdig_gpio_8,lte_gpo_6,,digrf_strobe_m_i,gpo_0,digrf_strobe_s_o
pad_gpio_9_cfg_reg:pad_gpo_cfg:15:wpus:drv2,gpio_9,gpio_9,spi_1_clk,rfdig_gpio_9,lte_gpo_9,lte_spi_sdo,,gpo_1,
pad_gpio_10_cfg_reg:pad_gpo_cfg:10:wpus:drv2,gpio_10,gpio_10,spi_1_cs_0,lte_spi_cs,,,,gpo_2,
pad_gpio_11_cfg_reg:pad_gpo_cfg:5:wpus:drv2,gpio_11,gpio_11,spi_1_dio_0,lte_spi_sclk,,,,gpo_3,
pad_gpio_12_cfg_reg:pad_gpo_cfg:0:wpus:drv2,gpio_12,gpio_12,spi_1_di_1,lte_spi_sdio,,,,gpo_4,
pad_keyin_0_cfg_reg:pad_keyin_cfg:25:wpus:drv2,keyin_0,keyin_0,,,,,,,debug_bus_8
pad_keyin_1_cfg_reg:pad_keyin_cfg:20:wpus:drv2,keyin_1,keyin_1,,,,,,,debug_bus_9
pad_keyin_2_cfg_reg:pad_keyin_cfg:15:wpus:drv2,keyin_2,keyin_2,,,,,,,debug_bus_10
pad_keyin_3_cfg_reg:pad_keyin_cfg:10:wpus:drv2,keyin_3,keyin_3,,,,,,,debug_bus_11
pad_keyin_4_cfg_reg:pad_keyin_cfg:5:wpus:drv2,keyin_4,keyin_4,,,uart_2_rxd,uart_3_cts,,,debug_bus_12
pad_keyin_5_cfg_reg:pad_keyin_cfg:0:wpus:drv2,keyin_5,keyin_5,,,uart_2_txd,uart_3_rts,,,debug_bus_13
pad_keyout_0_cfg_reg:pad_keyout_cfg:25:wpus:drv2,keyout_0,keyout_0,,,,,,,debug_bus_14
pad_keyout_1_cfg_reg:pad_keyout_cfg:20:wpus:drv2,keyout_1,keyout_1,,,,,,,debug_bus_15
pad_keyout_2_cfg_reg:pad_keyout_cfg:15:wpus:drv2,keyout_2,keyout_2,,,,,,,debug_clk
pad_keyout_3_cfg_reg:pad_keyout_cfg:10:wpus:drv2,keyout_3,keyout_3,,,,,,,
pad_keyout_4_cfg_reg:pad_keyout_cfg:5:wpus:drv2,keyout_4,keyout_4,,,uart_2_cts,uart_3_rxd,,,
pad_keyout_5_cfg_reg:pad_keyout_cfg:0:wpus:drv2,keyout_5,keyout_5,,,uart_2_rts,uart_3_txd,,,
pad_debug_host_rx_cfg_reg:pad_debug_host_cfg:5:wpus:drv2,debug_host_rx,debug_host_rx,gpio_16,,,,,,
pad_debug_host_tx_cfg_reg:pad_debug_host_cfg:0:wpus:drv2,debug_host_tx,debug_host_tx,,,,,,,
pad_debug_host_clk_cfg_reg:pad_debug_host_cfg:10:wpus:drv2,debug_host_clk,debug_host_clk,gpio_17,,,,,,
pad_sim_1_clk_cfg_reg:pad_sim_1_cfg:14:spu:drv4,sim_1_clk,sim_1_clk,,,,,,,
pad_sim_1_dio_cfg_reg:pad_sim_1_cfg:7:spu:drv4,sim_1_dio,sim_1_dio,,,,,,,
pad_sim_1_rst_cfg_reg:pad_sim_1_cfg:0:spu:drv4,sim_1_rst,sim_1_rst,,,,,,,
pad_sim_2_clk_cfg_reg:pad_sim_2_cfg:14:spu:drv4,sim_2_clk,sim_2_clk,gpo_5,gpio_29,,,,,
pad_sim_2_dio_cfg_reg:pad_sim_2_cfg:7:spu:drv4,sim_2_dio,sim_2_dio,gpo_6,gpio_30,uart_1_cts,,,,
pad_sim_2_rst_cfg_reg:pad_sim_2_cfg:0:spu:drv4,sim_2_rst,sim_2_rst,gpo_7,gpio_31,uart_1_rts,,,,
pad_rfdig_gpio_0_cfg_reg:pad_rfdig_gpio_cfg1:20:wpus:drv2,rfdig_gpio_0,rfdig_gpio_0,rffe_sclk,lte_gpo_0,,,,,
pad_rfdig_gpio_1_cfg_reg:pad_rfdig_gpio_cfg1:15:wpus:drv2,rfdig_gpio_1,rfdig_gpio_1,rffe_sdata,lte_gpo_1,,,,,
pad_rfdig_gpio_2_cfg_reg:pad_rfdig_gpio_cfg1:10:wpus:drv2,rfdig_gpio_2,rfdig_gpio_2,,lte_gpo_2,,,dfe_rx_enable_m_i,,dfe_rx_enable_s_o
pad_rfdig_gpio_3_cfg_reg:pad_rfdig_gpio_cfg1:5:wpus:drv2,rfdig_gpio_3,rfdig_gpio_3,,lte_gpo_3,,,digrf_cp_26m_m_o,,digrf_cp_26m_s_i
pad_rfdig_gpio_4_cfg_reg:pad_rfdig_gpio_cfg1:0:wpus:drv2,rfdig_gpio_4,rfdig_gpio_4,,lte_gpo_4,,,digrf_tx_en_m_i,,digrf_tx_en_s_o
pad_rfdig_gpio_5_cfg_reg:pad_rfdig_gpio_cfg2:10:wpus:drv2,rfdig_gpio_5,rfdig_gpio_5,,lte_gpo_5,,,digrf_tx_data_m_i,,digrf_tx_data_s_o
pad_rfdig_gpio_6_cfg_reg:pad_rfdig_gpio_cfg2:5:wpus:drv2,rfdig_gpio_6,rfdig_gpio_6,,lte_gpo_7,,,digrf_rx_en_m_o,,digrf_rx_en_s_i
pad_rfdig_gpio_7_cfg_reg:pad_rfdig_gpio_cfg2:0:wpus:drv2,rfdig_gpio_7,rfdig_gpio_7,,lte_gpo_8,,,digrf_rx_data_m_o,,digrf_rx_data_s_i
pad_secure_boot_mode_cfg_reg:pad_secure_boot_mode_cfg:0:wpus:drv2,secure_boot_mode,secure_boot_mode,,,,,,,
pad_nand_flash_sel_cfg_reg:pad_spi_flash_cfg1:21:wpus:drv2,nand_flash_sel,nand_flash_sel,,,,,,,
