<stg><name>fn1</name>


<trans_list>

<trans id="403" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="78" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="78" to="121">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="131" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %p_19_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_19

]]></Node>
<StgValue><ssdm name="p_19_read"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2 %p_7_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_7

]]></Node>
<StgValue><ssdm name="p_7_read"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %p_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="32">
<![CDATA[
:34 %zext_ln42 = zext i32 %p_read

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35 %sub_ln42 = sub i64 %p_7_read, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="sub_ln42"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36 %icmp_ln42 = icmp_eq  i32 %p_19_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="138" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37 %select_ln42 = select i1 %icmp_ln42, i64 966, i64 965

]]></Node>
<StgValue><ssdm name="select_ln42"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="68" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="140" st_id="3" stage="67" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="141" st_id="4" stage="66" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="142" st_id="5" stage="65" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="143" st_id="6" stage="64" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="144" st_id="7" stage="63" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="145" st_id="8" stage="62" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="146" st_id="9" stage="61" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="147" st_id="10" stage="60" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="148" st_id="11" stage="59" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="149" st_id="12" stage="58" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="150" st_id="13" stage="57" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="151" st_id="14" stage="56" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="152" st_id="15" stage="55" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="153" st_id="16" stage="54" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="154" st_id="17" stage="53" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="155" st_id="18" stage="52" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="156" st_id="19" stage="51" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="157" st_id="20" stage="50" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="158" st_id="21" stage="49" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="159" st_id="22" stage="48" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="160" st_id="23" stage="47" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="161" st_id="24" stage="46" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="162" st_id="25" stage="45" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="163" st_id="26" stage="44" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="164" st_id="27" stage="43" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="165" st_id="28" stage="42" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="166" st_id="29" stage="41" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="167" st_id="30" stage="40" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="168" st_id="31" stage="39" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="169" st_id="32" stage="38" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="170" st_id="33" stage="37" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="171" st_id="34" stage="36" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="172" st_id="35" stage="35" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="173" st_id="36" stage="34" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="174" st_id="37" stage="33" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="175" st_id="38" stage="32" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="176" st_id="39" stage="31" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="177" st_id="40" stage="30" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="178" st_id="41" stage="29" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="179" st_id="42" stage="28" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="180" st_id="43" stage="27" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="181" st_id="44" stage="26" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="182" st_id="45" stage="25" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="183" st_id="46" stage="24" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="184" st_id="47" stage="23" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="185" st_id="48" stage="22" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="186" st_id="49" stage="21" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="187" st_id="50" stage="20" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="188" st_id="51" stage="19" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="189" st_id="52" stage="18" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="190" st_id="53" stage="17" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="191" st_id="54" stage="16" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="192" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %p_13_addr_1 = getelementptr i64 %p_13, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="p_13_addr_1"/></StgValue>
</operation>

<operation id="193" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="4">
<![CDATA[
:22 %p_13_load_1 = load i4 %p_13_addr_1

]]></Node>
<StgValue><ssdm name="p_13_load_1"/></StgValue>
</operation>

<operation id="194" st_id="55" stage="15" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="195" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %p_13_addr = getelementptr i64 %p_13, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="p_13_addr"/></StgValue>
</operation>

<operation id="196" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="4">
<![CDATA[
:20 %p_13_load = load i4 %p_13_addr

]]></Node>
<StgValue><ssdm name="p_13_load"/></StgValue>
</operation>

<operation id="197" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="4">
<![CDATA[
:22 %p_13_load_1 = load i4 %p_13_addr_1

]]></Node>
<StgValue><ssdm name="p_13_load_1"/></StgValue>
</operation>

<operation id="198" st_id="56" stage="14" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="199" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="4">
<![CDATA[
:20 %p_13_load = load i4 %p_13_addr

]]></Node>
<StgValue><ssdm name="p_13_load"/></StgValue>
</operation>

<operation id="200" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="64">
<![CDATA[
:21 %v_23 = trunc i64 %p_13_load

]]></Node>
<StgValue><ssdm name="v_23"/></StgValue>
</operation>

<operation id="201" st_id="57" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64">
<![CDATA[
:23 %v_25 = uitodp i64 %p_13_load_1

]]></Node>
<StgValue><ssdm name="v_25"/></StgValue>
</operation>

<operation id="202" st_id="57" stage="13" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="203" st_id="58" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64">
<![CDATA[
:23 %v_25 = uitodp i64 %p_13_load_1

]]></Node>
<StgValue><ssdm name="v_25"/></StgValue>
</operation>

<operation id="204" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="17" op_0_bw="16">
<![CDATA[
:24 %sext_ln38 = sext i16 %v_23

]]></Node>
<StgValue><ssdm name="sext_ln38"/></StgValue>
</operation>

<operation id="205" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:25 %sub_ln38 = sub i17 0, i17 %sext_ln38

]]></Node>
<StgValue><ssdm name="sub_ln38"/></StgValue>
</operation>

<operation id="206" st_id="58" stage="21" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:26 %v = srem i17 %sub_ln38, i17 16403

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="207" st_id="58" stage="12" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="208" st_id="59" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64">
<![CDATA[
:23 %v_25 = uitodp i64 %p_13_load_1

]]></Node>
<StgValue><ssdm name="v_25"/></StgValue>
</operation>

<operation id="209" st_id="59" stage="20" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:26 %v = srem i17 %sub_ln38, i17 16403

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="210" st_id="59" stage="11" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="211" st_id="60" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64">
<![CDATA[
:23 %v_25 = uitodp i64 %p_13_load_1

]]></Node>
<StgValue><ssdm name="v_25"/></StgValue>
</operation>

<operation id="212" st_id="60" stage="19" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:26 %v = srem i17 %sub_ln38, i17 16403

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="213" st_id="60" stage="10" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="214" st_id="61" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64">
<![CDATA[
:23 %v_25 = uitodp i64 %p_13_load_1

]]></Node>
<StgValue><ssdm name="v_25"/></StgValue>
</operation>

<operation id="215" st_id="61" stage="18" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:26 %v = srem i17 %sub_ln38, i17 16403

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="216" st_id="61" stage="9" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="217" st_id="62" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64">
<![CDATA[
:23 %v_25 = uitodp i64 %p_13_load_1

]]></Node>
<StgValue><ssdm name="v_25"/></StgValue>
</operation>

<operation id="218" st_id="62" stage="17" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:26 %v = srem i17 %sub_ln38, i17 16403

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="219" st_id="62" stage="8" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="220" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %p_11_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_11

]]></Node>
<StgValue><ssdm name="p_11_read"/></StgValue>
</operation>

<operation id="221" st_id="63" stage="16" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:26 %v = srem i17 %sub_ln38, i17 16403

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="222" st_id="63" stage="7" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %add = dadd i64 %v_25, i64 %p_11_read

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="223" st_id="63" stage="7" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="224" st_id="64" stage="15" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:26 %v = srem i17 %sub_ln38, i17 16403

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="225" st_id="64" stage="6" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %add = dadd i64 %v_25, i64 %p_11_read

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="226" st_id="64" stage="6" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="227" st_id="65" stage="14" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:26 %v = srem i17 %sub_ln38, i17 16403

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="228" st_id="65" stage="5" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %add = dadd i64 %v_25, i64 %p_11_read

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="229" st_id="65" stage="5" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="230" st_id="66" stage="13" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:26 %v = srem i17 %sub_ln38, i17 16403

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="231" st_id="66" stage="4" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %add = dadd i64 %v_25, i64 %p_11_read

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="232" st_id="66" stage="4" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="233" st_id="67" stage="12" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:26 %v = srem i17 %sub_ln38, i17 16403

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="234" st_id="67" stage="3" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %add = dadd i64 %v_25, i64 %p_11_read

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="235" st_id="67" stage="3" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="236" st_id="68" stage="11" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:26 %v = srem i17 %sub_ln38, i17 16403

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="237" st_id="68" stage="2" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %add = dadd i64 %v_25, i64 %p_11_read

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="238" st_id="68" stage="2" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="239" st_id="69" stage="10" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:26 %v = srem i17 %sub_ln38, i17 16403

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="240" st_id="69" stage="1" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %add = dadd i64 %v_25, i64 %p_11_read

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="241" st_id="69" stage="1" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38 %udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="udiv_ln42"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="242" st_id="70" stage="9" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:26 %v = srem i17 %sub_ln38, i17 16403

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="243" st_id="70" stage="7" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:29 %mul = dmul i64 %add, i64 1.84467e+19

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="244" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="55" op_0_bw="55">
<![CDATA[
:39 %trunc_ln42 = trunc i55 %udiv_ln42

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="245" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="56" op_0_bw="55">
<![CDATA[
:40 %zext_ln42_1 = zext i55 %trunc_ln42

]]></Node>
<StgValue><ssdm name="zext_ln42_1"/></StgValue>
</operation>

<operation id="246" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
:41 %add_ln42 = add i56 %zext_ln42_1, i56 72057593838574906

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="247" st_id="71" stage="8" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:26 %v = srem i17 %sub_ln38, i17 16403

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="248" st_id="71" stage="6" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:29 %mul = dmul i64 %add, i64 1.84467e+19

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="249" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="56">
<![CDATA[
:42 %sext_ln41 = sext i56 %add_ln42

]]></Node>
<StgValue><ssdm name="sext_ln41"/></StgValue>
</operation>

<operation id="250" st_id="71" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64">
<![CDATA[
:43 %conv = uitodp i64 %sext_ln41

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="251" st_id="72" stage="7" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:26 %v = srem i17 %sub_ln38, i17 16403

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="252" st_id="72" stage="5" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:29 %mul = dmul i64 %add, i64 1.84467e+19

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="253" st_id="72" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64">
<![CDATA[
:43 %conv = uitodp i64 %sext_ln41

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="254" st_id="73" stage="6" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:26 %v = srem i17 %sub_ln38, i17 16403

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="255" st_id="73" stage="4" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:29 %mul = dmul i64 %add, i64 1.84467e+19

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="256" st_id="73" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64">
<![CDATA[
:43 %conv = uitodp i64 %sext_ln41

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="257" st_id="74" stage="5" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:26 %v = srem i17 %sub_ln38, i17 16403

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="258" st_id="74" stage="3" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:29 %mul = dmul i64 %add, i64 1.84467e+19

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="259" st_id="74" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64">
<![CDATA[
:43 %conv = uitodp i64 %sext_ln41

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="260" st_id="75" stage="4" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:26 %v = srem i17 %sub_ln38, i17 16403

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="261" st_id="75" stage="2" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:29 %mul = dmul i64 %add, i64 1.84467e+19

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="262" st_id="75" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64">
<![CDATA[
:43 %conv = uitodp i64 %sext_ln41

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="263" st_id="76" stage="3" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:26 %v = srem i17 %sub_ln38, i17 16403

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="264" st_id="76" stage="1" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:29 %mul = dmul i64 %add, i64 1.84467e+19

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="265" st_id="76" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64">
<![CDATA[
:43 %conv = uitodp i64 %sext_ln41

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="266" st_id="77" stage="2" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:26 %v = srem i17 %sub_ln38, i17 16403

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="267" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64">
<![CDATA[
:30 %bitcast_ln41 = bitcast i64 %mul

]]></Node>
<StgValue><ssdm name="bitcast_ln41"/></StgValue>
</operation>

<operation id="268" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="52" op_0_bw="64">
<![CDATA[
:31 %trunc_ln41 = trunc i64 %bitcast_ln41

]]></Node>
<StgValue><ssdm name="trunc_ln41"/></StgValue>
</operation>

<operation id="269" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:32 %xor_ln41 = xor i64 %bitcast_ln41, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln41"/></StgValue>
</operation>

<operation id="270" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64">
<![CDATA[
:33 %bitcast_ln41_1 = bitcast i64 %xor_ln41

]]></Node>
<StgValue><ssdm name="bitcast_ln41_1"/></StgValue>
</operation>

<operation id="271" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64">
<![CDATA[
:44 %bitcast_ln41_2 = bitcast i64 %conv

]]></Node>
<StgValue><ssdm name="bitcast_ln41_2"/></StgValue>
</operation>

<operation id="272" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:45 %tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln41_2, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="273" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="52" op_0_bw="64">
<![CDATA[
:46 %trunc_ln41_1 = trunc i64 %bitcast_ln41_2

]]></Node>
<StgValue><ssdm name="trunc_ln41_1"/></StgValue>
</operation>

<operation id="274" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:47 %tmp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %xor_ln41, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="275" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:48 %icmp_ln41 = icmp_ne  i11 %tmp_2, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="276" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
:49 %icmp_ln41_1 = icmp_eq  i52 %trunc_ln41_1, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln41_1"/></StgValue>
</operation>

<operation id="277" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:51 %icmp_ln41_2 = icmp_ne  i11 %tmp_3, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln41_2"/></StgValue>
</operation>

<operation id="278" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
:52 %icmp_ln41_3 = icmp_eq  i52 %trunc_ln41, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln41_3"/></StgValue>
</operation>

<operation id="279" st_id="77" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:55 %tmp_4 = fcmp_oeq  i64 %conv, i64 %bitcast_ln41_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="280" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %p_13_addr_2 = getelementptr i64 %p_13, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="p_13_addr_2"/></StgValue>
</operation>

<operation id="281" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %p_13_addr_3 = getelementptr i64 %p_13, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="p_13_addr_3"/></StgValue>
</operation>

<operation id="282" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="283" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:9 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="284" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="285" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="286" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="287" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="288" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_11

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="289" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_11, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="290" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_13, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="291" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="292" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p_19

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="293" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_19, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="294" st_id="78" stage="1" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:26 %v = srem i17 %sub_ln38, i17 16403

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="295" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="17">
<![CDATA[
:27 %sext_ln18 = sext i17 %v

]]></Node>
<StgValue><ssdm name="sext_ln18"/></StgValue>
</operation>

<operation id="296" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:50 %or_ln41 = or i1 %icmp_ln41_1, i1 %icmp_ln41

]]></Node>
<StgValue><ssdm name="or_ln41"/></StgValue>
</operation>

<operation id="297" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:53 %or_ln41_1 = or i1 %icmp_ln41_3, i1 %icmp_ln41_2

]]></Node>
<StgValue><ssdm name="or_ln41_1"/></StgValue>
</operation>

<operation id="298" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:54 %and_ln41 = and i1 %or_ln41, i1 %or_ln41_1

]]></Node>
<StgValue><ssdm name="and_ln41"/></StgValue>
</operation>

<operation id="299" st_id="78" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:55 %tmp_4 = fcmp_oeq  i64 %conv, i64 %bitcast_ln41_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="300" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:56 %and_ln41_1 = and i1 %and_ln41, i1 %tmp_4

]]></Node>
<StgValue><ssdm name="and_ln41_1"/></StgValue>
</operation>

<operation id="301" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:57 %br_ln41 = br i1 %and_ln41_1, void, void

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="302" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="64">
<![CDATA[
:0 %trunc_ln45 = trunc i64 %p_7_read

]]></Node>
<StgValue><ssdm name="trunc_ln45"/></StgValue>
</operation>

<operation id="303" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %and_ln44 = and i32 %trunc_ln45, i32 %p_19_read

]]></Node>
<StgValue><ssdm name="and_ln44"/></StgValue>
</operation>

<operation id="304" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %v_5 = sub i32 4294896184, i32 %and_ln44

]]></Node>
<StgValue><ssdm name="v_5"/></StgValue>
</operation>

<operation id="305" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="4">
<![CDATA[
:3 %p_13_load_2 = load i4 %p_13_addr_2

]]></Node>
<StgValue><ssdm name="p_13_load_2"/></StgValue>
</operation>

<operation id="306" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %sub_ln47 = sub i32 %p_read, i32 %sext_ln18

]]></Node>
<StgValue><ssdm name="sub_ln47"/></StgValue>
</operation>

<operation id="307" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8 %add_ln48 = add i64 %p_7_read, i64 11

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="308" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="4">
<![CDATA[
:32 %p_13_load_3 = load i4 %p_13_addr_3

]]></Node>
<StgValue><ssdm name="p_13_load_3"/></StgValue>
</operation>

<operation id="309" st_id="78" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2 %mul_ln56 = mul i64 %p_7_read, i64 18446744073510312643

]]></Node>
<StgValue><ssdm name="mul_ln56"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="310" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="4">
<![CDATA[
:3 %p_13_load_2 = load i4 %p_13_addr_2

]]></Node>
<StgValue><ssdm name="p_13_load_2"/></StgValue>
</operation>

<operation id="311" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4 %icmp_ln46 = icmp_eq  i64 %p_13_load_2, i64 52796

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="312" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="32">
<![CDATA[
:7 %zext_ln47 = zext i32 %v_5

]]></Node>
<StgValue><ssdm name="zext_ln47"/></StgValue>
</operation>

<operation id="313" st_id="79" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9 %udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48

]]></Node>
<StgValue><ssdm name="udiv_ln47"/></StgValue>
</operation>

<operation id="314" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %select_ln49 = select i1 %icmp_ln46, i64 44151, i64 44152

]]></Node>
<StgValue><ssdm name="select_ln49"/></StgValue>
</operation>

<operation id="315" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="4">
<![CDATA[
:32 %p_13_load_3 = load i4 %p_13_addr_3

]]></Node>
<StgValue><ssdm name="p_13_load_3"/></StgValue>
</operation>

<operation id="316" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:33 %icmp_ln49 = icmp_eq  i64 %p_13_load_3, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln49"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="317" st_id="80" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9 %udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48

]]></Node>
<StgValue><ssdm name="udiv_ln47"/></StgValue>
</operation>

<operation id="318" st_id="80" stage="7" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12 %dc = dadd i64 %select_ln49, i64 %p_11_read

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="319" st_id="81" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9 %udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48

]]></Node>
<StgValue><ssdm name="udiv_ln47"/></StgValue>
</operation>

<operation id="320" st_id="81" stage="6" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12 %dc = dadd i64 %select_ln49, i64 %p_11_read

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="321" st_id="82" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9 %udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48

]]></Node>
<StgValue><ssdm name="udiv_ln47"/></StgValue>
</operation>

<operation id="322" st_id="82" stage="5" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12 %dc = dadd i64 %select_ln49, i64 %p_11_read

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="323" st_id="83" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9 %udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48

]]></Node>
<StgValue><ssdm name="udiv_ln47"/></StgValue>
</operation>

<operation id="324" st_id="83" stage="4" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12 %dc = dadd i64 %select_ln49, i64 %p_11_read

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="325" st_id="84" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9 %udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48

]]></Node>
<StgValue><ssdm name="udiv_ln47"/></StgValue>
</operation>

<operation id="326" st_id="84" stage="3" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12 %dc = dadd i64 %select_ln49, i64 %p_11_read

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="327" st_id="85" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9 %udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48

]]></Node>
<StgValue><ssdm name="udiv_ln47"/></StgValue>
</operation>

<operation id="328" st_id="85" stage="2" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12 %dc = dadd i64 %select_ln49, i64 %p_11_read

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="329" st_id="86" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9 %udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48

]]></Node>
<StgValue><ssdm name="udiv_ln47"/></StgValue>
</operation>

<operation id="330" st_id="86" stage="1" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12 %dc = dadd i64 %select_ln49, i64 %p_11_read

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="331" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64">
<![CDATA[
:13 %data_V = bitcast i64 %dc

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="332" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14 %tmp_5 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="333" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="52" op_0_bw="64">
<![CDATA[
:15 %tmp_6 = trunc i64 %data_V

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="334" st_id="87" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9 %udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48

]]></Node>
<StgValue><ssdm name="udiv_ln47"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="335" st_id="88" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9 %udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48

]]></Node>
<StgValue><ssdm name="udiv_ln47"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="336" st_id="89" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9 %udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48

]]></Node>
<StgValue><ssdm name="udiv_ln47"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="337" st_id="90" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9 %udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48

]]></Node>
<StgValue><ssdm name="udiv_ln47"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="338" st_id="91" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9 %udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48

]]></Node>
<StgValue><ssdm name="udiv_ln47"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="339" st_id="92" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9 %udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48

]]></Node>
<StgValue><ssdm name="udiv_ln47"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="340" st_id="93" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9 %udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48

]]></Node>
<StgValue><ssdm name="udiv_ln47"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="341" st_id="94" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9 %udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48

]]></Node>
<StgValue><ssdm name="udiv_ln47"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="342" st_id="95" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9 %udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48

]]></Node>
<StgValue><ssdm name="udiv_ln47"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="343" st_id="96" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9 %udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48

]]></Node>
<StgValue><ssdm name="udiv_ln47"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="344" st_id="97" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9 %udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48

]]></Node>
<StgValue><ssdm name="udiv_ln47"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="345" st_id="98" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9 %udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48

]]></Node>
<StgValue><ssdm name="udiv_ln47"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="346" st_id="99" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9 %udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48

]]></Node>
<StgValue><ssdm name="udiv_ln47"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="347" st_id="100" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9 %udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48

]]></Node>
<StgValue><ssdm name="udiv_ln47"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="348" st_id="101" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9 %udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48

]]></Node>
<StgValue><ssdm name="udiv_ln47"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="349" st_id="102" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9 %udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48

]]></Node>
<StgValue><ssdm name="udiv_ln47"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="350" st_id="103" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9 %udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48

]]></Node>
<StgValue><ssdm name="udiv_ln47"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="351" st_id="104" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9 %udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48

]]></Node>
<StgValue><ssdm name="udiv_ln47"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="352" st_id="105" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9 %udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48

]]></Node>
<StgValue><ssdm name="udiv_ln47"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="353" st_id="106" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9 %udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48

]]></Node>
<StgValue><ssdm name="udiv_ln47"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="354" st_id="107" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9 %udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48

]]></Node>
<StgValue><ssdm name="udiv_ln47"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="355" st_id="108" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9 %udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48

]]></Node>
<StgValue><ssdm name="udiv_ln47"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="356" st_id="109" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9 %udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48

]]></Node>
<StgValue><ssdm name="udiv_ln47"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="357" st_id="110" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9 %udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48

]]></Node>
<StgValue><ssdm name="udiv_ln47"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="358" st_id="111" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9 %udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48

]]></Node>
<StgValue><ssdm name="udiv_ln47"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="359" st_id="112" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9 %udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48

]]></Node>
<StgValue><ssdm name="udiv_ln47"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="360" st_id="113" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9 %udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48

]]></Node>
<StgValue><ssdm name="udiv_ln47"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="361" st_id="114" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9 %udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48

]]></Node>
<StgValue><ssdm name="udiv_ln47"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="362" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="32">
<![CDATA[
:6 %sext_ln47 = sext i32 %sub_ln47

]]></Node>
<StgValue><ssdm name="sext_ln47"/></StgValue>
</operation>

<operation id="363" st_id="115" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10 %mul_ln47 = mul i64 %udiv_ln47, i64 %sext_ln47

]]></Node>
<StgValue><ssdm name="mul_ln47"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="364" st_id="116" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10 %mul_ln47 = mul i64 %udiv_ln47, i64 %sext_ln47

]]></Node>
<StgValue><ssdm name="mul_ln47"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="365" st_id="117" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10 %mul_ln47 = mul i64 %udiv_ln47, i64 %sext_ln47

]]></Node>
<StgValue><ssdm name="mul_ln47"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="366" st_id="118" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10 %mul_ln47 = mul i64 %udiv_ln47, i64 %sext_ln47

]]></Node>
<StgValue><ssdm name="mul_ln47"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="367" st_id="119" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10 %mul_ln47 = mul i64 %udiv_ln47, i64 %sext_ln47

]]></Node>
<StgValue><ssdm name="mul_ln47"/></StgValue>
</operation>

<operation id="368" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
:16 %mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_6, i1 0

]]></Node>
<StgValue><ssdm name="mantissa"/></StgValue>
</operation>

<operation id="369" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="169" op_0_bw="54">
<![CDATA[
:17 %zext_ln68 = zext i54 %mantissa

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="370" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="11">
<![CDATA[
:18 %zext_ln510 = zext i11 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln510"/></StgValue>
</operation>

<operation id="371" st_id="119" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:19 %add_ln510 = add i12 %zext_ln510, i12 3073

]]></Node>
<StgValue><ssdm name="add_ln510"/></StgValue>
</operation>

<operation id="372" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
:20 %isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="373" st_id="119" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:21 %sub_ln1311 = sub i11 1023, i11 %tmp_5

]]></Node>
<StgValue><ssdm name="sub_ln1311"/></StgValue>
</operation>

<operation id="374" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="12" op_0_bw="11">
<![CDATA[
:22 %sext_ln1311 = sext i11 %sub_ln1311

]]></Node>
<StgValue><ssdm name="sext_ln1311"/></StgValue>
</operation>

<operation id="375" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:23 %ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln510

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>

<operation id="376" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="12">
<![CDATA[
:24 %sh_prom_i_i_i_i_i_cast_cast_cast = sext i12 %ush

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i_cast_cast_cast"/></StgValue>
</operation>

<operation id="377" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="169" op_0_bw="32">
<![CDATA[
:25 %sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="378" st_id="119" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="169" op_0_bw="169" op_1_bw="169">
<![CDATA[
:26 %r_V = lshr i169 %zext_ln68, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="379" st_id="119" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="169" op_0_bw="169" op_1_bw="169">
<![CDATA[
:27 %r_V_1 = shl i169 %zext_ln68, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="380" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="169" op_2_bw="32">
<![CDATA[
:28 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V, i32 53

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="381" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="1">
<![CDATA[
:29 %zext_ln662 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln662"/></StgValue>
</operation>

<operation id="382" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="169" op_2_bw="32" op_3_bw="32">
<![CDATA[
:30 %tmp_1 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_1, i32 53, i32 116

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="383" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31 %val = select i1 %isNeg, i64 %zext_ln662, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="384" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34 %select_ln49_1 = select i1 %icmp_ln49, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="select_ln49_1"/></StgValue>
</operation>

<operation id="385" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35 %and_ln49 = and i64 %val, i64 %select_ln49_1

]]></Node>
<StgValue><ssdm name="and_ln49"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="386" st_id="120" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:36 %result = sub i64 %mul_ln47, i64 %and_ln49

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="387" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
:37 %br_ln50 = br void

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="388" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %result_2 = phi i64 %result, void, i64 %result_1, void

]]></Node>
<StgValue><ssdm name="result_2"/></StgValue>
</operation>

<operation id="389" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="64">
<![CDATA[
:1 %ret_ln58 = ret i64 %result_2

]]></Node>
<StgValue><ssdm name="ret_ln58"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="390" st_id="121" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2 %mul_ln56 = mul i64 %p_7_read, i64 18446744073510312643

]]></Node>
<StgValue><ssdm name="mul_ln56"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="391" st_id="122" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2 %mul_ln56 = mul i64 %p_7_read, i64 18446744073510312643

]]></Node>
<StgValue><ssdm name="mul_ln56"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="392" st_id="123" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2 %mul_ln56 = mul i64 %p_7_read, i64 18446744073510312643

]]></Node>
<StgValue><ssdm name="mul_ln56"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="393" st_id="124" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2 %mul_ln56 = mul i64 %p_7_read, i64 18446744073510312643

]]></Node>
<StgValue><ssdm name="mul_ln56"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="394" st_id="125" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %add_ln56 = add i32 %p_19_read, i32 14484

]]></Node>
<StgValue><ssdm name="add_ln56"/></StgValue>
</operation>

<operation id="395" st_id="125" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %add_ln56_1 = add i64 %mul_ln56, i64 17591019222103733692

]]></Node>
<StgValue><ssdm name="add_ln56_1"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="396" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="32">
<![CDATA[
:1 %sext_ln56 = sext i32 %add_ln56

]]></Node>
<StgValue><ssdm name="sext_ln56"/></StgValue>
</operation>

<operation id="397" st_id="126" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4 %result_1 = mul i64 %add_ln56_1, i64 %sext_ln56

]]></Node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="398" st_id="127" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4 %result_1 = mul i64 %add_ln56_1, i64 %sext_ln56

]]></Node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="399" st_id="128" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4 %result_1 = mul i64 %add_ln56_1, i64 %sext_ln56

]]></Node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="400" st_id="129" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4 %result_1 = mul i64 %add_ln56_1, i64 %sext_ln56

]]></Node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="401" st_id="130" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4 %result_1 = mul i64 %add_ln56_1, i64 %sext_ln56

]]></Node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="402" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
