#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Dec 11 11:00:55 2021
# Process ID: 10060
# Current directory: C:/Users/raimo/Desktop/esercizio_9_r
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12580 C:\Users\raimo\Desktop\esercizio_9_r\esercizio_9_r.xpr
# Log file: C:/Users/raimo/Desktop/esercizio_9_r/vivado.log
# Journal file: C:/Users/raimo/Desktop/esercizio_9_r\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_9_r' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.gen/sources_1', nor could it be found using path 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_9_r/esercizio_9_r.gen/sources_1'.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:nexys-a7-100t:part0:1.0. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:14 . Memory (MB): peak = 1002.879 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ss' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_ss_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.srcs/sources_1/imports/Downloads/RS232RefComp2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UARTcomponent'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.srcs/sources_1/new/Ricevitore.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Ricevitore'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.srcs/sources_1/new/SerialSystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SerialSystem'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.srcs/sources_1/new/SystemA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SystemA'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.srcs/sources_1/new/SystemB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SystemB'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.srcs/sources_1/new/Trasmettitore.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Trasmettitore'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.srcs/sim_1/new/TB_ss.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_ss'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.sim/sim_1/behav/xsim'
"xelab -wto 4e46ff77ef0a465ea52ccdd33957cd67 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_ss_behav xil_defaultlib.TB_ss -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 4e46ff77ef0a465ea52ccdd33957cd67 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_ss_behav xil_defaultlib.TB_ss -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.UARTcomponent [uartcomponent_default]
Compiling architecture behavioral of entity xil_defaultlib.Trasmettitore [trasmettitore_default]
Compiling architecture structural of entity xil_defaultlib.SystemA [systema_default]
Compiling architecture behavioral of entity xil_defaultlib.Ricevitore [ricevitore_default]
Compiling architecture structural of entity xil_defaultlib.SystemB [systemb_default]
Compiling architecture structural of entity xil_defaultlib.SerialSystem [serialsystem_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_ss
Built simulation snapshot TB_ss_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1002.879 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_ss_behav -key {Behavioral:sim_1:Functional:TB_ss} -tclbatch {TB_ss.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TB_ss.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1002.879 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_ss_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1002.879 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ss' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_ss_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.srcs/sources_1/new/Ricevitore.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Ricevitore'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.sim/sim_1/behav/xsim'
"xelab -wto 4e46ff77ef0a465ea52ccdd33957cd67 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_ss_behav xil_defaultlib.TB_ss -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 4e46ff77ef0a465ea52ccdd33957cd67 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_ss_behav xil_defaultlib.TB_ss -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.UARTcomponent [uartcomponent_default]
Compiling architecture behavioral of entity xil_defaultlib.Trasmettitore [trasmettitore_default]
Compiling architecture structural of entity xil_defaultlib.SystemA [systema_default]
Compiling architecture behavioral of entity xil_defaultlib.Ricevitore [ricevitore_default]
Compiling architecture structural of entity xil_defaultlib.SystemB [systemb_default]
Compiling architecture structural of entity xil_defaultlib.SerialSystem [serialsystem_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_ss
Built simulation snapshot TB_ss_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1002.879 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_ss_behav -key {Behavioral:sim_1:Functional:TB_ss} -tclbatch {TB_ss.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TB_ss.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1002.879 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_ss_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1002.879 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ss' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_ss_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.srcs/sources_1/new/Ricevitore.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Ricevitore'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.srcs/sources_1/new/Trasmettitore.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Trasmettitore'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.sim/sim_1/behav/xsim'
"xelab -wto 4e46ff77ef0a465ea52ccdd33957cd67 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_ss_behav xil_defaultlib.TB_ss -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 4e46ff77ef0a465ea52ccdd33957cd67 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_ss_behav xil_defaultlib.TB_ss -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.UARTcomponent [uartcomponent_default]
Compiling architecture behavioral of entity xil_defaultlib.Trasmettitore [trasmettitore_default]
Compiling architecture structural of entity xil_defaultlib.SystemA [systema_default]
Compiling architecture behavioral of entity xil_defaultlib.Ricevitore [ricevitore_default]
Compiling architecture structural of entity xil_defaultlib.SystemB [systemb_default]
Compiling architecture structural of entity xil_defaultlib.SerialSystem [serialsystem_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_ss
Built simulation snapshot TB_ss_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1002.879 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_ss_behav -key {Behavioral:sim_1:Functional:TB_ss} -tclbatch {TB_ss.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TB_ss.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1002.879 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_ss_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1002.879 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ss' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_ss_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.srcs/sources_1/new/Trasmettitore.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Trasmettitore'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.sim/sim_1/behav/xsim'
"xelab -wto 4e46ff77ef0a465ea52ccdd33957cd67 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_ss_behav xil_defaultlib.TB_ss -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 4e46ff77ef0a465ea52ccdd33957cd67 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_ss_behav xil_defaultlib.TB_ss -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.UARTcomponent [uartcomponent_default]
Compiling architecture behavioral of entity xil_defaultlib.Trasmettitore [trasmettitore_default]
Compiling architecture structural of entity xil_defaultlib.SystemA [systema_default]
Compiling architecture behavioral of entity xil_defaultlib.Ricevitore [ricevitore_default]
Compiling architecture structural of entity xil_defaultlib.SystemB [systemb_default]
Compiling architecture structural of entity xil_defaultlib.SerialSystem [serialsystem_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_ss
Built simulation snapshot TB_ss_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1668.543 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_ss_behav -key {Behavioral:sim_1:Functional:TB_ss} -tclbatch {TB_ss.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TB_ss.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1668.543 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_ss_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1668.543 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ss' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_ss_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.srcs/sources_1/new/Trasmettitore.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Trasmettitore'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.sim/sim_1/behav/xsim'
"xelab -wto 4e46ff77ef0a465ea52ccdd33957cd67 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_ss_behav xil_defaultlib.TB_ss -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 4e46ff77ef0a465ea52ccdd33957cd67 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_ss_behav xil_defaultlib.TB_ss -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.UARTcomponent [uartcomponent_default]
Compiling architecture behavioral of entity xil_defaultlib.Trasmettitore [trasmettitore_default]
Compiling architecture structural of entity xil_defaultlib.SystemA [systema_default]
Compiling architecture behavioral of entity xil_defaultlib.Ricevitore [ricevitore_default]
Compiling architecture structural of entity xil_defaultlib.SystemB [systemb_default]
Compiling architecture structural of entity xil_defaultlib.SerialSystem [serialsystem_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_ss
Built simulation snapshot TB_ss_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1668.543 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_ss_behav -key {Behavioral:sim_1:Functional:TB_ss} -tclbatch {TB_ss.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TB_ss.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1668.543 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_ss_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1668.543 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ss' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_ss_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.srcs/sources_1/new/Trasmettitore.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Trasmettitore'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.sim/sim_1/behav/xsim'
"xelab -wto 4e46ff77ef0a465ea52ccdd33957cd67 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_ss_behav xil_defaultlib.TB_ss -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 4e46ff77ef0a465ea52ccdd33957cd67 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_ss_behav xil_defaultlib.TB_ss -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.UARTcomponent [uartcomponent_default]
Compiling architecture behavioral of entity xil_defaultlib.Trasmettitore [trasmettitore_default]
Compiling architecture structural of entity xil_defaultlib.SystemA [systema_default]
Compiling architecture behavioral of entity xil_defaultlib.Ricevitore [ricevitore_default]
Compiling architecture structural of entity xil_defaultlib.SystemB [systemb_default]
Compiling architecture structural of entity xil_defaultlib.SerialSystem [serialsystem_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_ss
Built simulation snapshot TB_ss_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1668.543 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_ss_behav -key {Behavioral:sim_1:Functional:TB_ss} -tclbatch {TB_ss.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TB_ss.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1668.543 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_ss_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1668.543 ; gain = 0.000
import_files -norecurse C:/Users/raimo/Desktop/contatore.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ss' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_ss_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.srcs/sources_1/new/Ricevitore.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Ricevitore'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.srcs/sources_1/new/SystemA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SystemA'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.srcs/sources_1/new/SystemB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SystemB'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.srcs/sources_1/new/Trasmettitore.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Trasmettitore'
ERROR: [VRFC 10-2989] 'count' is not declared [C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.srcs/sources_1/new/Trasmettitore.vhd:108]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.srcs/sources_1/new/Trasmettitore.vhd:108]
ERROR: [VRFC 10-2989] 'count' is not declared [C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.srcs/sources_1/new/Trasmettitore.vhd:105]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.srcs/sources_1/new/Trasmettitore.vhd:105]
ERROR: [VRFC 10-2989] 'count' is not declared [C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.srcs/sources_1/new/Trasmettitore.vhd:125]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.srcs/sources_1/new/Trasmettitore.vhd:54]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.srcs/sources_1/new/Trasmettitore.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/raimo/Desktop/esercizio_9_r/esercizio_9_r.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 11 11:33:56 2021...
