// Seed: 32946622
module module_0 (
    input supply1 id_0,
    input wire id_1,
    output tri1 id_2,
    input supply1 id_3,
    output wor id_4,
    input supply1 id_5
);
  wire  id_7;
  logic id_8;
  ;
  assign id_4 = (1);
  parameter id_9 = 1;
  wire id_10;
  wire id_11;
  parameter id_12 = -1 & id_9#(.id_9(id_9[-1]));
endmodule
module module_1 #(
    parameter id_21 = 32'd71
) (
    output tri0 id_0,
    input wand id_1,
    output tri1 id_2,
    input wand id_3,
    input tri0 id_4,
    input tri0 id_5,
    output wand id_6,
    input supply0 id_7,
    input tri1 id_8,
    output wor id_9,
    input tri id_10,
    input wire id_11,
    output uwire id_12,
    input wand id_13,
    input tri0 id_14,
    output tri0 id_15,
    input tri id_16,
    input wire id_17,
    input uwire id_18,
    input wor id_19
);
  wire _id_21, id_22, id_23, id_24, id_25;
  module_0 modCall_1 (
      id_7,
      id_18,
      id_2,
      id_13,
      id_12,
      id_16
  );
  logic [1 : id_21] id_26 = id_13 - id_10, id_27;
  xor primCall (
      id_0,
      id_25,
      id_13,
      id_19,
      id_7,
      id_11,
      id_4,
      id_1,
      id_24,
      id_5,
      id_10,
      id_14,
      id_22,
      id_23,
      id_18,
      id_17,
      id_3
  );
  wire id_28;
endmodule
