Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: serial_adder.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "serial_adder.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "serial_adder"
Output Format                      : NGC
Target Device                      : xc6slx150t-2-fgg676

---- Source Options
Top Module Name                    : serial_adder
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\thanotos\Documents\FPGA\HW_3\serialadder\serial_adder.vhd" into library work
Parsing entity <serial_adder>.
Parsing architecture <Behavioral> of entity <serial_adder>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <serial_adder> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <serial_adder>.
    Related source file is "C:\Users\thanotos\Documents\FPGA\HW_3\serialadder\serial_adder.vhd".
        N = 53
    Found 53-bit register for signal <b_reg>.
    Found 53-bit register for signal <sum_out>.
    Found 53-bit register for signal <a_reg>.
    Found 6-bit register for signal <bit_cnt>.
    Found 1-bit register for signal <carry>.
    Found 1-bit register for signal <busy>.
    Found 6-bit adder for signal <bit_cnt[5]_GND_4_o_add_3_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 167 D-type flip-flop(s).
	inferred  58 Multiplexer(s).
Unit <serial_adder> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 6-bit adder                                           : 1
# Registers                                            : 6
 1-bit register                                        : 2
 53-bit register                                       : 3
 6-bit register                                        : 1
# Multiplexers                                         : 58
 1-bit 2-to-1 multiplexer                              : 54
 53-bit 2-to-1 multiplexer                             : 3
 6-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <serial_adder>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <serial_adder> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 6-bit up counter                                      : 1
# Registers                                            : 161
 Flip-Flops                                            : 161
# Multiplexers                                         : 57
 1-bit 2-to-1 multiplexer                              : 54
 53-bit 2-to-1 multiplexer                             : 3
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <serial_adder> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block serial_adder, actual ratio is 0.
FlipFlop bit_cnt_1 has been replicated 1 time(s)
FlipFlop busy has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 170
 Flip-Flops                                            : 170

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : serial_adder.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 196
#      INV                         : 1
#      LUT2                        : 4
#      LUT3                        : 25
#      LUT4                        : 106
#      LUT5                        : 2
#      LUT6                        : 58
# FlipFlops/Latches                : 170
#      FDC                         : 8
#      FDCE                        : 162
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 162
#      IBUF                        : 108
#      OBUF                        : 54

Device utilization summary:
---------------------------

Selected Device : 6slx150tfgg676-2 


Slice Logic Utilization: 
 Number of Slice Registers:             170  out of  184304     0%  
 Number of Slice LUTs:                  196  out of  92152     0%  
    Number used as Logic:               196  out of  92152     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    198
   Number with an unused Flip Flop:      28  out of    198    14%  
   Number with an unused LUT:             2  out of    198     1%  
   Number of fully used LUT-FF pairs:   168  out of    198    84%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                         163
 Number of bonded IOBs:                 163  out of    396    41%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 170   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.395ns (Maximum Frequency: 227.531MHz)
   Minimum input arrival time before clock: 6.736ns
   Maximum output required time after clock: 6.746ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.395ns (frequency: 227.531MHz)
  Total number of paths / destination ports: 1027 / 332
-------------------------------------------------------------------------
Delay:               4.395ns (Levels of Logic = 2)
  Source:            bit_cnt_2 (FF)
  Destination:       bit_cnt_4 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: bit_cnt_2 to bit_cnt_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             21   0.525   1.310  bit_cnt_2 (bit_cnt_2)
     LUT3:I2->O            7   0.254   0.910  bit_cnt[5]_Decoder_1_OUT<52><5>11 (bit_cnt[5]_Decoder_1_OUT<52><5>1)
     LUT6:I5->O            5   0.254   0.840  _n0129_inv1 (busy_rstpot)
     FDCE:CE                   0.302          bit_cnt_4
    ----------------------------------------
    Total                      4.395ns (1.335ns logic, 3.060ns route)
                                       (30.4% logic, 69.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 608 / 502
-------------------------------------------------------------------------
Offset:              6.736ns (Levels of Logic = 2)
  Source:            start (PAD)
  Destination:       b_reg_0 (FF)
  Destination Clock: clk rising

  Data Path: start to b_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           162   1.328   2.484  start_IBUF (start_IBUF)
     LUT2:I0->O          160   0.250   2.373  _n0117_inv1 (_n0117_inv)
     FDCE:CE                   0.302          b_reg_0
    ----------------------------------------
    Total                      6.736ns (1.880ns logic, 4.856ns route)
                                       (27.9% logic, 72.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 54 / 54
-------------------------------------------------------------------------
Offset:              6.746ns (Levels of Logic = 2)
  Source:            busy (FF)
  Destination:       ready (PAD)
  Source Clock:      clk rising

  Data Path: busy to ready
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q            160   0.525   2.373  busy (busy)
     INV:I->O              1   0.255   0.681  _n01141_INV_0 (ready_OBUF)
     OBUF:I->O                 2.912          ready_OBUF (ready)
    ----------------------------------------
    Total                      6.746ns (3.692ns logic, 3.054ns route)
                                       (54.7% logic, 45.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.395|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.66 secs
 
--> 

Total memory usage is 261880 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

