// 8位计数器模块示例
module counter
    input wire clk, reset
    output reg[7:0] count
    
    always @(posedge clk or posedge reset)
        if reset
            count <= 8'b0
        else
            count <= count + 1