<stg><name>compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26></name>


<trans_list>

<trans id="462" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:8  %in_elem_data_7_V_read_3 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %in_elem_data_7_V_read)

]]></Node>
<StgValue><ssdm name="in_elem_data_7_V_read_3"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:9  %in_elem_data_6_V_read_3 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %in_elem_data_6_V_read)

]]></Node>
<StgValue><ssdm name="in_elem_data_6_V_read_3"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:10  %in_elem_data_5_V_read_3 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %in_elem_data_5_V_read)

]]></Node>
<StgValue><ssdm name="in_elem_data_5_V_read_3"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:11  %in_elem_data_4_V_read_3 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %in_elem_data_4_V_read)

]]></Node>
<StgValue><ssdm name="in_elem_data_4_V_read_3"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:12  %in_elem_data_3_V_read_7 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %in_elem_data_3_V_read)

]]></Node>
<StgValue><ssdm name="in_elem_data_3_V_read_7"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:13  %in_elem_data_2_V_read_6 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %in_elem_data_2_V_read)

]]></Node>
<StgValue><ssdm name="in_elem_data_2_V_read_6"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:14  %in_elem_data_1_V_read_5 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %in_elem_data_1_V_read)

]]></Node>
<StgValue><ssdm name="in_elem_data_1_V_read_5"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:15  %in_elem_data_0_V_read_4 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %in_elem_data_0_V_read)

]]></Node>
<StgValue><ssdm name="in_elem_data_0_V_read_4"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:16  %kernel_data_V_7_8_load = load i8* @kernel_data_V_7_8, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_8_load"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:17  %kernel_data_V_7_9_load = load i8* @kernel_data_V_7_9, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_9_load"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:18  %kernel_data_V_7_10_load = load i8* @kernel_data_V_7_10, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_10_load"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:19  %kernel_data_V_7_11_load = load i8* @kernel_data_V_7_11, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_11_load"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:20  %kernel_data_V_7_12_load = load i8* @kernel_data_V_7_12, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_12_load"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:21  %kernel_data_V_7_13_load = load i8* @kernel_data_V_7_13, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_13_load"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:22  %kernel_data_V_7_14_load = load i8* @kernel_data_V_7_14, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_14_load"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:23  %kernel_data_V_7_15_load = load i8* @kernel_data_V_7_15, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_15_load"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:24  %kernel_data_V_7_16_load = load i8* @kernel_data_V_7_16, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_16_load"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:25  %kernel_data_V_7_17_load = load i8* @kernel_data_V_7_17, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_17_load"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:26  %kernel_data_V_7_18_load = load i8* @kernel_data_V_7_18, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_18_load"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:27  %kernel_data_V_7_19_load = load i8* @kernel_data_V_7_19, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_19_load"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:28  %kernel_data_V_7_20_load = load i8* @kernel_data_V_7_20, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_20_load"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:29  %kernel_data_V_7_21_load = load i8* @kernel_data_V_7_21, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_21_load"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:30  %kernel_data_V_7_22_load = load i8* @kernel_data_V_7_22, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_22_load"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:31  %kernel_data_V_7_23_load = load i8* @kernel_data_V_7_23, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_23_load"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:32  %kernel_data_V_7_32_load = load i8* @kernel_data_V_7_32, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_32_load"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:33  %kernel_data_V_7_33_load = load i8* @kernel_data_V_7_33, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_33_load"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:34  %kernel_data_V_7_34_load = load i8* @kernel_data_V_7_34, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_34_load"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:35  %kernel_data_V_7_35_load = load i8* @kernel_data_V_7_35, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_35_load"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:36  %kernel_data_V_7_36_load = load i8* @kernel_data_V_7_36, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_36_load"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:37  %kernel_data_V_7_37_load = load i8* @kernel_data_V_7_37, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_37_load"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:38  %kernel_data_V_7_38_load = load i8* @kernel_data_V_7_38, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_38_load"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:39  %kernel_data_V_7_39_load = load i8* @kernel_data_V_7_39, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_39_load"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:40  %kernel_data_V_7_40_load = load i8* @kernel_data_V_7_40, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_40_load"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:41  %kernel_data_V_7_41_load = load i8* @kernel_data_V_7_41, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_41_load"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:42  %kernel_data_V_7_42_load = load i8* @kernel_data_V_7_42, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_42_load"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:43  %kernel_data_V_7_43_load = load i8* @kernel_data_V_7_43, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_43_load"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:44  %kernel_data_V_7_44_load = load i8* @kernel_data_V_7_44, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_44_load"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:45  %kernel_data_V_7_45_load = load i8* @kernel_data_V_7_45, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_45_load"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:46  %kernel_data_V_7_46_load = load i8* @kernel_data_V_7_46, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_46_load"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:47  %kernel_data_V_7_47_load = load i8* @kernel_data_V_7_47, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_47_load"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:48  %kernel_data_V_7_56_load = load i8* @kernel_data_V_7_56, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_56_load"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:49  %kernel_data_V_7_57_load = load i8* @kernel_data_V_7_57, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_57_load"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:50  %kernel_data_V_7_58_load = load i8* @kernel_data_V_7_58, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_58_load"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:51  %kernel_data_V_7_59_load = load i8* @kernel_data_V_7_59, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_59_load"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:52  %kernel_data_V_7_60_load = load i8* @kernel_data_V_7_60, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_60_load"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:53  %kernel_data_V_7_61_load = load i8* @kernel_data_V_7_61, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_61_load"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:54  %kernel_data_V_7_62_load = load i8* @kernel_data_V_7_62, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_62_load"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:55  %kernel_data_V_7_63_load = load i8* @kernel_data_V_7_63, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_63_load"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:56  %kernel_data_V_7_64_load = load i8* @kernel_data_V_7_64, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_64_load"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:57  %kernel_data_V_7_65_load = load i8* @kernel_data_V_7_65, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_65_load"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:58  %kernel_data_V_7_66_load = load i8* @kernel_data_V_7_66, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_66_load"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:59  %kernel_data_V_7_67_load = load i8* @kernel_data_V_7_67, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_67_load"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:60  %kernel_data_V_7_68_load = load i8* @kernel_data_V_7_68, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_68_load"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:61  %kernel_data_V_7_69_load = load i8* @kernel_data_V_7_69, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_69_load"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:62  %kernel_data_V_7_70_load = load i8* @kernel_data_V_7_70, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_70_load"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:63  %kernel_data_V_7_71_load = load i8* @kernel_data_V_7_71, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_71_load"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="576" op_0_bw="576" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8">
<![CDATA[
codeRepl:64  %call_ret1 = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } @"shift_line_buffer<array<ap_fixed<8, 2, 0, 0, 0>, 8u>, config26>"(i8 %in_elem_data_0_V_read_4, i8 %in_elem_data_1_V_read_5, i8 %in_elem_data_2_V_read_6, i8 %in_elem_data_3_V_read_7, i8 %in_elem_data_4_V_read_3, i8 %in_elem_data_5_V_read_3, i8 %in_elem_data_6_V_read_3, i8 %in_elem_data_7_V_read_3, i8 %kernel_data_V_7_8_load, i8 %kernel_data_V_7_9_load, i8 %kernel_data_V_7_10_load, i8 %kernel_data_V_7_11_load, i8 %kernel_data_V_7_12_load, i8 %kernel_data_V_7_13_load, i8 %kernel_data_V_7_14_load, i8 %kernel_data_V_7_15_load, i8 %kernel_data_V_7_16_load, i8 %kernel_data_V_7_17_load, i8 %kernel_data_V_7_18_load, i8 %kernel_data_V_7_19_load, i8 %kernel_data_V_7_20_load, i8 %kernel_data_V_7_21_load, i8 %kernel_data_V_7_22_load, i8 %kernel_data_V_7_23_load, i8 %kernel_data_V_7_32_load, i8 %kernel_data_V_7_33_load, i8 %kernel_data_V_7_34_load, i8 %kernel_data_V_7_35_load, i8 %kernel_data_V_7_36_load, i8 %kernel_data_V_7_37_load, i8 %kernel_data_V_7_38_load, i8 %kernel_data_V_7_39_load, i8 %kernel_data_V_7_40_load, i8 %kernel_data_V_7_41_load, i8 %kernel_data_V_7_42_load, i8 %kernel_data_V_7_43_load, i8 %kernel_data_V_7_44_load, i8 %kernel_data_V_7_45_load, i8 %kernel_data_V_7_46_load, i8 %kernel_data_V_7_47_load, i8 %kernel_data_V_7_56_load, i8 %kernel_data_V_7_57_load, i8 %kernel_data_V_7_58_load, i8 %kernel_data_V_7_59_load, i8 %kernel_data_V_7_60_load, i8 %kernel_data_V_7_61_load, i8 %kernel_data_V_7_62_load, i8 %kernel_data_V_7_63_load, i8 %kernel_data_V_7_64_load, i8 %kernel_data_V_7_65_load, i8 %kernel_data_V_7_66_load, i8 %kernel_data_V_7_67_load, i8 %kernel_data_V_7_68_load, i8 %kernel_data_V_7_69_load, i8 %kernel_data_V_7_70_load, i8 %kernel_data_V_7_71_load)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:65  %kernel_data_V_7_55_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 23

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_55_ret"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:66  %kernel_data_V_7_54_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 22

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_54_ret"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:67  %kernel_data_V_7_53_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 21

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_53_ret"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:68  %kernel_data_V_7_52_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 20

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_52_ret"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:69  %kernel_data_V_7_51_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 19

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_51_ret"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:70  %kernel_data_V_7_50_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 18

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_50_ret"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:71  %kernel_data_V_7_49_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 17

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_49_ret"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:72  %kernel_data_V_7_48_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 16

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_48_ret"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:73  %kernel_data_V_7_31_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 15

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_31_ret"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:74  %kernel_data_V_7_30_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 14

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_30_ret"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:75  %kernel_data_V_7_29_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 13

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_29_ret"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:76  %kernel_data_V_7_28_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 12

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_28_ret"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:77  %kernel_data_V_7_27_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 11

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_27_ret"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:78  %kernel_data_V_7_26_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 10

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_26_ret"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:79  %kernel_data_V_7_25_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 9

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_25_ret"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:80  %kernel_data_V_7_24_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 8

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_24_ret"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:81  %kernel_data_V_7_7_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 7

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_7_ret"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:82  %kernel_data_V_7_6_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 6

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_6_ret"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:83  %kernel_data_V_7_5_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 5

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_5_ret"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:84  %kernel_data_V_7_4_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_4_ret"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:85  %kernel_data_V_7_3_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 3

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_3_ret"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:86  %kernel_data_V_7_2_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_2_ret"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:87  %kernel_data_V_7_1_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_1_ret"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:88  %kernel_data_V_7_0_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 0

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_0_ret"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:89  %kernel_data_V_7_8_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 24

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_8_ret"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:90  store i8 %kernel_data_V_7_8_ret, i8* @kernel_data_V_7_8, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:91  %kernel_data_V_7_9_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 25

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_9_ret"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:92  store i8 %kernel_data_V_7_9_ret, i8* @kernel_data_V_7_9, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:93  %kernel_data_V_7_10_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 26

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_10_ret"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:94  store i8 %kernel_data_V_7_10_ret, i8* @kernel_data_V_7_10, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:95  %kernel_data_V_7_11_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 27

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_11_ret"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:96  store i8 %kernel_data_V_7_11_ret, i8* @kernel_data_V_7_11, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:97  %kernel_data_V_7_12_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 28

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_12_ret"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:98  store i8 %kernel_data_V_7_12_ret, i8* @kernel_data_V_7_12, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:99  %kernel_data_V_7_13_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 29

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_13_ret"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:100  store i8 %kernel_data_V_7_13_ret, i8* @kernel_data_V_7_13, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:101  %kernel_data_V_7_14_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 30

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_14_ret"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:102  store i8 %kernel_data_V_7_14_ret, i8* @kernel_data_V_7_14, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:103  %kernel_data_V_7_15_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 31

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_15_ret"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:104  store i8 %kernel_data_V_7_15_ret, i8* @kernel_data_V_7_15, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:105  %kernel_data_V_7_16_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 32

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_16_ret"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:106  store i8 %kernel_data_V_7_16_ret, i8* @kernel_data_V_7_16, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:107  %kernel_data_V_7_17_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 33

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_17_ret"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:108  store i8 %kernel_data_V_7_17_ret, i8* @kernel_data_V_7_17, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:109  %kernel_data_V_7_18_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 34

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_18_ret"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:110  store i8 %kernel_data_V_7_18_ret, i8* @kernel_data_V_7_18, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:111  %kernel_data_V_7_19_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 35

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_19_ret"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:112  store i8 %kernel_data_V_7_19_ret, i8* @kernel_data_V_7_19, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:113  %kernel_data_V_7_20_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 36

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_20_ret"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:114  store i8 %kernel_data_V_7_20_ret, i8* @kernel_data_V_7_20, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:115  %kernel_data_V_7_21_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 37

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_21_ret"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:116  store i8 %kernel_data_V_7_21_ret, i8* @kernel_data_V_7_21, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:117  %kernel_data_V_7_22_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 38

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_22_ret"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:118  store i8 %kernel_data_V_7_22_ret, i8* @kernel_data_V_7_22, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:119  %kernel_data_V_7_23_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 39

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_23_ret"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:120  store i8 %kernel_data_V_7_23_ret, i8* @kernel_data_V_7_23, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:121  %kernel_data_V_7_32_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 40

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_32_ret"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:122  store i8 %kernel_data_V_7_32_ret, i8* @kernel_data_V_7_32, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:123  %kernel_data_V_7_33_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 41

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_33_ret"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:124  store i8 %kernel_data_V_7_33_ret, i8* @kernel_data_V_7_33, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:125  %kernel_data_V_7_34_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 42

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_34_ret"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:126  store i8 %kernel_data_V_7_34_ret, i8* @kernel_data_V_7_34, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:127  %kernel_data_V_7_35_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 43

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_35_ret"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:128  store i8 %kernel_data_V_7_35_ret, i8* @kernel_data_V_7_35, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:129  %kernel_data_V_7_36_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 44

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_36_ret"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:130  store i8 %kernel_data_V_7_36_ret, i8* @kernel_data_V_7_36, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:131  %kernel_data_V_7_37_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 45

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_37_ret"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:132  store i8 %kernel_data_V_7_37_ret, i8* @kernel_data_V_7_37, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:133  %kernel_data_V_7_38_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 46

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_38_ret"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:134  store i8 %kernel_data_V_7_38_ret, i8* @kernel_data_V_7_38, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:135  %kernel_data_V_7_39_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 47

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_39_ret"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:136  store i8 %kernel_data_V_7_39_ret, i8* @kernel_data_V_7_39, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:137  %kernel_data_V_7_40_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 48

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_40_ret"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:138  store i8 %kernel_data_V_7_40_ret, i8* @kernel_data_V_7_40, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:139  %kernel_data_V_7_41_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 49

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_41_ret"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:140  store i8 %kernel_data_V_7_41_ret, i8* @kernel_data_V_7_41, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:141  %kernel_data_V_7_42_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 50

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_42_ret"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:142  store i8 %kernel_data_V_7_42_ret, i8* @kernel_data_V_7_42, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:143  %kernel_data_V_7_43_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 51

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_43_ret"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:144  store i8 %kernel_data_V_7_43_ret, i8* @kernel_data_V_7_43, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:145  %kernel_data_V_7_44_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 52

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_44_ret"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:146  store i8 %kernel_data_V_7_44_ret, i8* @kernel_data_V_7_44, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:147  %kernel_data_V_7_45_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 53

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_45_ret"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:148  store i8 %kernel_data_V_7_45_ret, i8* @kernel_data_V_7_45, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:149  %kernel_data_V_7_46_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 54

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_46_ret"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:150  store i8 %kernel_data_V_7_46_ret, i8* @kernel_data_V_7_46, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:151  %kernel_data_V_7_47_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 55

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_47_ret"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:152  store i8 %kernel_data_V_7_47_ret, i8* @kernel_data_V_7_47, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:153  %kernel_data_V_7_56_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 56

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_56_ret"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:154  store i8 %kernel_data_V_7_56_ret, i8* @kernel_data_V_7_56, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:155  %kernel_data_V_7_57_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 57

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_57_ret"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:156  store i8 %kernel_data_V_7_57_ret, i8* @kernel_data_V_7_57, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:157  %kernel_data_V_7_58_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 58

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_58_ret"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:158  store i8 %kernel_data_V_7_58_ret, i8* @kernel_data_V_7_58, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:159  %kernel_data_V_7_59_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 59

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_59_ret"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:160  store i8 %kernel_data_V_7_59_ret, i8* @kernel_data_V_7_59, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:161  %kernel_data_V_7_60_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 60

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_60_ret"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:162  store i8 %kernel_data_V_7_60_ret, i8* @kernel_data_V_7_60, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:163  %kernel_data_V_7_61_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 61

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_61_ret"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:164  store i8 %kernel_data_V_7_61_ret, i8* @kernel_data_V_7_61, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:165  %kernel_data_V_7_62_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 62

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_62_ret"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:166  store i8 %kernel_data_V_7_62_ret, i8* @kernel_data_V_7_62, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:167  %kernel_data_V_7_63_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 63

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_63_ret"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:168  store i8 %kernel_data_V_7_63_ret, i8* @kernel_data_V_7_63, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:169  %kernel_data_V_7_64_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 64

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_64_ret"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:170  store i8 %kernel_data_V_7_64_ret, i8* @kernel_data_V_7_64, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:171  %kernel_data_V_7_65_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 65

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_65_ret"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:172  store i8 %kernel_data_V_7_65_ret, i8* @kernel_data_V_7_65, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:173  %kernel_data_V_7_66_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 66

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_66_ret"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:174  store i8 %kernel_data_V_7_66_ret, i8* @kernel_data_V_7_66, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:175  %kernel_data_V_7_67_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 67

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_67_ret"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:176  store i8 %kernel_data_V_7_67_ret, i8* @kernel_data_V_7_67, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:177  %kernel_data_V_7_68_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 68

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_68_ret"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:178  store i8 %kernel_data_V_7_68_ret, i8* @kernel_data_V_7_68, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:179  %kernel_data_V_7_69_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 69

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_69_ret"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:180  store i8 %kernel_data_V_7_69_ret, i8* @kernel_data_V_7_69, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:181  %kernel_data_V_7_70_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 70

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_70_ret"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:182  store i8 %kernel_data_V_7_70_ret, i8* @kernel_data_V_7_70, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="576">
<![CDATA[
codeRepl:183  %kernel_data_V_7_71_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 71

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_71_ret"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:184  store i8 %kernel_data_V_7_71_ret, i8* @kernel_data_V_7_71, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:185  %sX_load = load i32* @sX, align 4

]]></Node>
<StgValue><ssdm name="sX_load"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:186  %icmp_ln289 = icmp eq i32 %sX_load, 2

]]></Node>
<StgValue><ssdm name="icmp_ln289"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:187  %sY_load = load i32* @sY, align 4

]]></Node>
<StgValue><ssdm name="sY_load"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:188  %icmp_ln289_1 = icmp eq i32 %sY_load, 2

]]></Node>
<StgValue><ssdm name="icmp_ln289_1"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:189  %pY_load = load i32* @pY, align 4

]]></Node>
<StgValue><ssdm name="pY_load"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:190  %tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pY_load, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
codeRepl:191  %icmp_ln289_2 = icmp sgt i31 %tmp, 0

]]></Node>
<StgValue><ssdm name="icmp_ln289_2"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:192  %pX_load = load i32* @pX, align 4

]]></Node>
<StgValue><ssdm name="pX_load"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:193  %tmp_4820 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pX_load, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_4820"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
codeRepl:194  %icmp_ln289_3 = icmp sgt i31 %tmp_4820, 0

]]></Node>
<StgValue><ssdm name="icmp_ln289_3"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:195  %and_ln289 = and i1 %icmp_ln289, %icmp_ln289_1

]]></Node>
<StgValue><ssdm name="and_ln289"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:196  %and_ln289_1 = and i1 %icmp_ln289_2, %icmp_ln289_3

]]></Node>
<StgValue><ssdm name="and_ln289_1"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:197  %and_ln289_2 = and i1 %and_ln289_1, %and_ln289

]]></Node>
<StgValue><ssdm name="and_ln289_2"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl:198  br i1 %and_ln289_2, label %0, label %._crit_edge22

]]></Node>
<StgValue><ssdm name="br_ln289"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="37" lat="37">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed,config26_mult>.0.0.0.0.0.0.0.0.0"(i8 %kernel_data_V_7_0_ret, i8 %kernel_data_V_7_1_ret, i8 %kernel_data_V_7_2_ret, i8 %kernel_data_V_7_3_ret, i8 %kernel_data_V_7_4_ret, i8 %kernel_data_V_7_5_ret, i8 %kernel_data_V_7_6_ret, i8 %kernel_data_V_7_7_ret, i8 %kernel_data_V_7_8_ret, i8 %kernel_data_V_7_9_ret, i8 %kernel_data_V_7_10_ret, i8 %kernel_data_V_7_11_ret, i8 %kernel_data_V_7_12_ret, i8 %kernel_data_V_7_13_ret, i8 %kernel_data_V_7_14_ret, i8 %kernel_data_V_7_15_ret, i8 %kernel_data_V_7_16_ret, i8 %kernel_data_V_7_17_ret, i8 %kernel_data_V_7_18_ret, i8 %kernel_data_V_7_19_ret, i8 %kernel_data_V_7_20_ret, i8 %kernel_data_V_7_21_ret, i8 %kernel_data_V_7_22_ret, i8 %kernel_data_V_7_23_ret, i8 %kernel_data_V_7_24_ret, i8 %kernel_data_V_7_25_ret, i8 %kernel_data_V_7_26_ret, i8 %kernel_data_V_7_27_ret, i8 %kernel_data_V_7_28_ret, i8 %kernel_data_V_7_29_ret, i8 %kernel_data_V_7_30_ret, i8 %kernel_data_V_7_31_ret, i8 %kernel_data_V_7_32_ret, i8 %kernel_data_V_7_33_ret, i8 %kernel_data_V_7_34_ret, i8 %kernel_data_V_7_35_ret, i8 %kernel_data_V_7_36_ret, i8 %kernel_data_V_7_37_ret, i8 %kernel_data_V_7_38_ret, i8 %kernel_data_V_7_39_ret, i8 %kernel_data_V_7_40_ret, i8 %kernel_data_V_7_41_ret, i8 %kernel_data_V_7_42_ret, i8 %kernel_data_V_7_43_ret, i8 %kernel_data_V_7_44_ret, i8 %kernel_data_V_7_45_ret, i8 %kernel_data_V_7_46_ret, i8 %kernel_data_V_7_47_ret, i8 %kernel_data_V_7_48_ret, i8 %kernel_data_V_7_49_ret, i8 %kernel_data_V_7_50_ret, i8 %kernel_data_V_7_51_ret, i8 %kernel_data_V_7_52_ret, i8 %kernel_data_V_7_53_ret, i8 %kernel_data_V_7_54_ret, i8 %kernel_data_V_7_55_ret, i8 %kernel_data_V_7_56_ret, i8 %kernel_data_V_7_57_ret, i8 %kernel_data_V_7_58_ret, i8 %kernel_data_V_7_59_ret, i8 %kernel_data_V_7_60_ret, i8 %kernel_data_V_7_61_ret, i8 %kernel_data_V_7_62_ret, i8 %kernel_data_V_7_63_ret, i8 %kernel_data_V_7_64_ret, i8 %kernel_data_V_7_65_ret, i8 %kernel_data_V_7_66_ret, i8 %kernel_data_V_7_67_ret, i8 %kernel_data_V_7_68_ret, i8 %kernel_data_V_7_69_ret, i8 %kernel_data_V_7_70_ret, i8 %kernel_data_V_7_71_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge22:0  %icmp_ln313 = icmp eq i32 %pX_load, 33

]]></Node>
<StgValue><ssdm name="icmp_ln313"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge22:1  br i1 %icmp_ln313, label %1, label %5

]]></Node>
<StgValue><ssdm name="br_ln313"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln326 = add nsw i32 %pX_load, 1

]]></Node>
<StgValue><ssdm name="add_ln326"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %add_ln326, i32* @pX, align 4

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln328 = add i32 %sX_load, 1

]]></Node>
<StgValue><ssdm name="add_ln328"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %select_ln328 = select i1 %icmp_ln289, i32 2, i32 %add_ln328

]]></Node>
<StgValue><ssdm name="select_ln328"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  store i32 %select_ln328, i32* @sX, align 4

]]></Node>
<StgValue><ssdm name="store_ln328"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  store i32 0, i32* @pX, align 4

]]></Node>
<StgValue><ssdm name="store_ln315"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 0, i32* @sX, align 4

]]></Node>
<StgValue><ssdm name="store_ln316"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln317 = icmp eq i32 %pY_load, 33

]]></Node>
<StgValue><ssdm name="icmp_ln317"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln317, label %2, label %3

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln321 = add nsw i32 %pY_load, 1

]]></Node>
<StgValue><ssdm name="add_ln321"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %add_ln321, i32* @pY, align 4

]]></Node>
<StgValue><ssdm name="store_ln321"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln323 = add i32 %sY_load, 1

]]></Node>
<StgValue><ssdm name="add_ln323"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %select_ln323 = select i1 %icmp_ln289_1, i32 2, i32 %add_ln323

]]></Node>
<StgValue><ssdm name="select_ln323"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  store i32 0, i32* @pY, align 4

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln320"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="250" st_id="3" stage="36" lat="37">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed,config26_mult>.0.0.0.0.0.0.0.0.0"(i8 %kernel_data_V_7_0_ret, i8 %kernel_data_V_7_1_ret, i8 %kernel_data_V_7_2_ret, i8 %kernel_data_V_7_3_ret, i8 %kernel_data_V_7_4_ret, i8 %kernel_data_V_7_5_ret, i8 %kernel_data_V_7_6_ret, i8 %kernel_data_V_7_7_ret, i8 %kernel_data_V_7_8_ret, i8 %kernel_data_V_7_9_ret, i8 %kernel_data_V_7_10_ret, i8 %kernel_data_V_7_11_ret, i8 %kernel_data_V_7_12_ret, i8 %kernel_data_V_7_13_ret, i8 %kernel_data_V_7_14_ret, i8 %kernel_data_V_7_15_ret, i8 %kernel_data_V_7_16_ret, i8 %kernel_data_V_7_17_ret, i8 %kernel_data_V_7_18_ret, i8 %kernel_data_V_7_19_ret, i8 %kernel_data_V_7_20_ret, i8 %kernel_data_V_7_21_ret, i8 %kernel_data_V_7_22_ret, i8 %kernel_data_V_7_23_ret, i8 %kernel_data_V_7_24_ret, i8 %kernel_data_V_7_25_ret, i8 %kernel_data_V_7_26_ret, i8 %kernel_data_V_7_27_ret, i8 %kernel_data_V_7_28_ret, i8 %kernel_data_V_7_29_ret, i8 %kernel_data_V_7_30_ret, i8 %kernel_data_V_7_31_ret, i8 %kernel_data_V_7_32_ret, i8 %kernel_data_V_7_33_ret, i8 %kernel_data_V_7_34_ret, i8 %kernel_data_V_7_35_ret, i8 %kernel_data_V_7_36_ret, i8 %kernel_data_V_7_37_ret, i8 %kernel_data_V_7_38_ret, i8 %kernel_data_V_7_39_ret, i8 %kernel_data_V_7_40_ret, i8 %kernel_data_V_7_41_ret, i8 %kernel_data_V_7_42_ret, i8 %kernel_data_V_7_43_ret, i8 %kernel_data_V_7_44_ret, i8 %kernel_data_V_7_45_ret, i8 %kernel_data_V_7_46_ret, i8 %kernel_data_V_7_47_ret, i8 %kernel_data_V_7_48_ret, i8 %kernel_data_V_7_49_ret, i8 %kernel_data_V_7_50_ret, i8 %kernel_data_V_7_51_ret, i8 %kernel_data_V_7_52_ret, i8 %kernel_data_V_7_53_ret, i8 %kernel_data_V_7_54_ret, i8 %kernel_data_V_7_55_ret, i8 %kernel_data_V_7_56_ret, i8 %kernel_data_V_7_57_ret, i8 %kernel_data_V_7_58_ret, i8 %kernel_data_V_7_59_ret, i8 %kernel_data_V_7_60_ret, i8 %kernel_data_V_7_61_ret, i8 %kernel_data_V_7_62_ret, i8 %kernel_data_V_7_63_ret, i8 %kernel_data_V_7_64_ret, i8 %kernel_data_V_7_65_ret, i8 %kernel_data_V_7_66_ret, i8 %kernel_data_V_7_67_ret, i8 %kernel_data_V_7_68_ret, i8 %kernel_data_V_7_69_ret, i8 %kernel_data_V_7_70_ret, i8 %kernel_data_V_7_71_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %storemerge = phi i32 [ %select_ln323, %3 ], [ 0, %2 ]

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %storemerge, i32* @sY, align 4

]]></Node>
<StgValue><ssdm name="store_ln319"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="253" st_id="4" stage="35" lat="37">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed,config26_mult>.0.0.0.0.0.0.0.0.0"(i8 %kernel_data_V_7_0_ret, i8 %kernel_data_V_7_1_ret, i8 %kernel_data_V_7_2_ret, i8 %kernel_data_V_7_3_ret, i8 %kernel_data_V_7_4_ret, i8 %kernel_data_V_7_5_ret, i8 %kernel_data_V_7_6_ret, i8 %kernel_data_V_7_7_ret, i8 %kernel_data_V_7_8_ret, i8 %kernel_data_V_7_9_ret, i8 %kernel_data_V_7_10_ret, i8 %kernel_data_V_7_11_ret, i8 %kernel_data_V_7_12_ret, i8 %kernel_data_V_7_13_ret, i8 %kernel_data_V_7_14_ret, i8 %kernel_data_V_7_15_ret, i8 %kernel_data_V_7_16_ret, i8 %kernel_data_V_7_17_ret, i8 %kernel_data_V_7_18_ret, i8 %kernel_data_V_7_19_ret, i8 %kernel_data_V_7_20_ret, i8 %kernel_data_V_7_21_ret, i8 %kernel_data_V_7_22_ret, i8 %kernel_data_V_7_23_ret, i8 %kernel_data_V_7_24_ret, i8 %kernel_data_V_7_25_ret, i8 %kernel_data_V_7_26_ret, i8 %kernel_data_V_7_27_ret, i8 %kernel_data_V_7_28_ret, i8 %kernel_data_V_7_29_ret, i8 %kernel_data_V_7_30_ret, i8 %kernel_data_V_7_31_ret, i8 %kernel_data_V_7_32_ret, i8 %kernel_data_V_7_33_ret, i8 %kernel_data_V_7_34_ret, i8 %kernel_data_V_7_35_ret, i8 %kernel_data_V_7_36_ret, i8 %kernel_data_V_7_37_ret, i8 %kernel_data_V_7_38_ret, i8 %kernel_data_V_7_39_ret, i8 %kernel_data_V_7_40_ret, i8 %kernel_data_V_7_41_ret, i8 %kernel_data_V_7_42_ret, i8 %kernel_data_V_7_43_ret, i8 %kernel_data_V_7_44_ret, i8 %kernel_data_V_7_45_ret, i8 %kernel_data_V_7_46_ret, i8 %kernel_data_V_7_47_ret, i8 %kernel_data_V_7_48_ret, i8 %kernel_data_V_7_49_ret, i8 %kernel_data_V_7_50_ret, i8 %kernel_data_V_7_51_ret, i8 %kernel_data_V_7_52_ret, i8 %kernel_data_V_7_53_ret, i8 %kernel_data_V_7_54_ret, i8 %kernel_data_V_7_55_ret, i8 %kernel_data_V_7_56_ret, i8 %kernel_data_V_7_57_ret, i8 %kernel_data_V_7_58_ret, i8 %kernel_data_V_7_59_ret, i8 %kernel_data_V_7_60_ret, i8 %kernel_data_V_7_61_ret, i8 %kernel_data_V_7_62_ret, i8 %kernel_data_V_7_63_ret, i8 %kernel_data_V_7_64_ret, i8 %kernel_data_V_7_65_ret, i8 %kernel_data_V_7_66_ret, i8 %kernel_data_V_7_67_ret, i8 %kernel_data_V_7_68_ret, i8 %kernel_data_V_7_69_ret, i8 %kernel_data_V_7_70_ret, i8 %kernel_data_V_7_71_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="254" st_id="5" stage="34" lat="37">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed,config26_mult>.0.0.0.0.0.0.0.0.0"(i8 %kernel_data_V_7_0_ret, i8 %kernel_data_V_7_1_ret, i8 %kernel_data_V_7_2_ret, i8 %kernel_data_V_7_3_ret, i8 %kernel_data_V_7_4_ret, i8 %kernel_data_V_7_5_ret, i8 %kernel_data_V_7_6_ret, i8 %kernel_data_V_7_7_ret, i8 %kernel_data_V_7_8_ret, i8 %kernel_data_V_7_9_ret, i8 %kernel_data_V_7_10_ret, i8 %kernel_data_V_7_11_ret, i8 %kernel_data_V_7_12_ret, i8 %kernel_data_V_7_13_ret, i8 %kernel_data_V_7_14_ret, i8 %kernel_data_V_7_15_ret, i8 %kernel_data_V_7_16_ret, i8 %kernel_data_V_7_17_ret, i8 %kernel_data_V_7_18_ret, i8 %kernel_data_V_7_19_ret, i8 %kernel_data_V_7_20_ret, i8 %kernel_data_V_7_21_ret, i8 %kernel_data_V_7_22_ret, i8 %kernel_data_V_7_23_ret, i8 %kernel_data_V_7_24_ret, i8 %kernel_data_V_7_25_ret, i8 %kernel_data_V_7_26_ret, i8 %kernel_data_V_7_27_ret, i8 %kernel_data_V_7_28_ret, i8 %kernel_data_V_7_29_ret, i8 %kernel_data_V_7_30_ret, i8 %kernel_data_V_7_31_ret, i8 %kernel_data_V_7_32_ret, i8 %kernel_data_V_7_33_ret, i8 %kernel_data_V_7_34_ret, i8 %kernel_data_V_7_35_ret, i8 %kernel_data_V_7_36_ret, i8 %kernel_data_V_7_37_ret, i8 %kernel_data_V_7_38_ret, i8 %kernel_data_V_7_39_ret, i8 %kernel_data_V_7_40_ret, i8 %kernel_data_V_7_41_ret, i8 %kernel_data_V_7_42_ret, i8 %kernel_data_V_7_43_ret, i8 %kernel_data_V_7_44_ret, i8 %kernel_data_V_7_45_ret, i8 %kernel_data_V_7_46_ret, i8 %kernel_data_V_7_47_ret, i8 %kernel_data_V_7_48_ret, i8 %kernel_data_V_7_49_ret, i8 %kernel_data_V_7_50_ret, i8 %kernel_data_V_7_51_ret, i8 %kernel_data_V_7_52_ret, i8 %kernel_data_V_7_53_ret, i8 %kernel_data_V_7_54_ret, i8 %kernel_data_V_7_55_ret, i8 %kernel_data_V_7_56_ret, i8 %kernel_data_V_7_57_ret, i8 %kernel_data_V_7_58_ret, i8 %kernel_data_V_7_59_ret, i8 %kernel_data_V_7_60_ret, i8 %kernel_data_V_7_61_ret, i8 %kernel_data_V_7_62_ret, i8 %kernel_data_V_7_63_ret, i8 %kernel_data_V_7_64_ret, i8 %kernel_data_V_7_65_ret, i8 %kernel_data_V_7_66_ret, i8 %kernel_data_V_7_67_ret, i8 %kernel_data_V_7_68_ret, i8 %kernel_data_V_7_69_ret, i8 %kernel_data_V_7_70_ret, i8 %kernel_data_V_7_71_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="255" st_id="6" stage="33" lat="37">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed,config26_mult>.0.0.0.0.0.0.0.0.0"(i8 %kernel_data_V_7_0_ret, i8 %kernel_data_V_7_1_ret, i8 %kernel_data_V_7_2_ret, i8 %kernel_data_V_7_3_ret, i8 %kernel_data_V_7_4_ret, i8 %kernel_data_V_7_5_ret, i8 %kernel_data_V_7_6_ret, i8 %kernel_data_V_7_7_ret, i8 %kernel_data_V_7_8_ret, i8 %kernel_data_V_7_9_ret, i8 %kernel_data_V_7_10_ret, i8 %kernel_data_V_7_11_ret, i8 %kernel_data_V_7_12_ret, i8 %kernel_data_V_7_13_ret, i8 %kernel_data_V_7_14_ret, i8 %kernel_data_V_7_15_ret, i8 %kernel_data_V_7_16_ret, i8 %kernel_data_V_7_17_ret, i8 %kernel_data_V_7_18_ret, i8 %kernel_data_V_7_19_ret, i8 %kernel_data_V_7_20_ret, i8 %kernel_data_V_7_21_ret, i8 %kernel_data_V_7_22_ret, i8 %kernel_data_V_7_23_ret, i8 %kernel_data_V_7_24_ret, i8 %kernel_data_V_7_25_ret, i8 %kernel_data_V_7_26_ret, i8 %kernel_data_V_7_27_ret, i8 %kernel_data_V_7_28_ret, i8 %kernel_data_V_7_29_ret, i8 %kernel_data_V_7_30_ret, i8 %kernel_data_V_7_31_ret, i8 %kernel_data_V_7_32_ret, i8 %kernel_data_V_7_33_ret, i8 %kernel_data_V_7_34_ret, i8 %kernel_data_V_7_35_ret, i8 %kernel_data_V_7_36_ret, i8 %kernel_data_V_7_37_ret, i8 %kernel_data_V_7_38_ret, i8 %kernel_data_V_7_39_ret, i8 %kernel_data_V_7_40_ret, i8 %kernel_data_V_7_41_ret, i8 %kernel_data_V_7_42_ret, i8 %kernel_data_V_7_43_ret, i8 %kernel_data_V_7_44_ret, i8 %kernel_data_V_7_45_ret, i8 %kernel_data_V_7_46_ret, i8 %kernel_data_V_7_47_ret, i8 %kernel_data_V_7_48_ret, i8 %kernel_data_V_7_49_ret, i8 %kernel_data_V_7_50_ret, i8 %kernel_data_V_7_51_ret, i8 %kernel_data_V_7_52_ret, i8 %kernel_data_V_7_53_ret, i8 %kernel_data_V_7_54_ret, i8 %kernel_data_V_7_55_ret, i8 %kernel_data_V_7_56_ret, i8 %kernel_data_V_7_57_ret, i8 %kernel_data_V_7_58_ret, i8 %kernel_data_V_7_59_ret, i8 %kernel_data_V_7_60_ret, i8 %kernel_data_V_7_61_ret, i8 %kernel_data_V_7_62_ret, i8 %kernel_data_V_7_63_ret, i8 %kernel_data_V_7_64_ret, i8 %kernel_data_V_7_65_ret, i8 %kernel_data_V_7_66_ret, i8 %kernel_data_V_7_67_ret, i8 %kernel_data_V_7_68_ret, i8 %kernel_data_V_7_69_ret, i8 %kernel_data_V_7_70_ret, i8 %kernel_data_V_7_71_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="256" st_id="7" stage="32" lat="37">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed,config26_mult>.0.0.0.0.0.0.0.0.0"(i8 %kernel_data_V_7_0_ret, i8 %kernel_data_V_7_1_ret, i8 %kernel_data_V_7_2_ret, i8 %kernel_data_V_7_3_ret, i8 %kernel_data_V_7_4_ret, i8 %kernel_data_V_7_5_ret, i8 %kernel_data_V_7_6_ret, i8 %kernel_data_V_7_7_ret, i8 %kernel_data_V_7_8_ret, i8 %kernel_data_V_7_9_ret, i8 %kernel_data_V_7_10_ret, i8 %kernel_data_V_7_11_ret, i8 %kernel_data_V_7_12_ret, i8 %kernel_data_V_7_13_ret, i8 %kernel_data_V_7_14_ret, i8 %kernel_data_V_7_15_ret, i8 %kernel_data_V_7_16_ret, i8 %kernel_data_V_7_17_ret, i8 %kernel_data_V_7_18_ret, i8 %kernel_data_V_7_19_ret, i8 %kernel_data_V_7_20_ret, i8 %kernel_data_V_7_21_ret, i8 %kernel_data_V_7_22_ret, i8 %kernel_data_V_7_23_ret, i8 %kernel_data_V_7_24_ret, i8 %kernel_data_V_7_25_ret, i8 %kernel_data_V_7_26_ret, i8 %kernel_data_V_7_27_ret, i8 %kernel_data_V_7_28_ret, i8 %kernel_data_V_7_29_ret, i8 %kernel_data_V_7_30_ret, i8 %kernel_data_V_7_31_ret, i8 %kernel_data_V_7_32_ret, i8 %kernel_data_V_7_33_ret, i8 %kernel_data_V_7_34_ret, i8 %kernel_data_V_7_35_ret, i8 %kernel_data_V_7_36_ret, i8 %kernel_data_V_7_37_ret, i8 %kernel_data_V_7_38_ret, i8 %kernel_data_V_7_39_ret, i8 %kernel_data_V_7_40_ret, i8 %kernel_data_V_7_41_ret, i8 %kernel_data_V_7_42_ret, i8 %kernel_data_V_7_43_ret, i8 %kernel_data_V_7_44_ret, i8 %kernel_data_V_7_45_ret, i8 %kernel_data_V_7_46_ret, i8 %kernel_data_V_7_47_ret, i8 %kernel_data_V_7_48_ret, i8 %kernel_data_V_7_49_ret, i8 %kernel_data_V_7_50_ret, i8 %kernel_data_V_7_51_ret, i8 %kernel_data_V_7_52_ret, i8 %kernel_data_V_7_53_ret, i8 %kernel_data_V_7_54_ret, i8 %kernel_data_V_7_55_ret, i8 %kernel_data_V_7_56_ret, i8 %kernel_data_V_7_57_ret, i8 %kernel_data_V_7_58_ret, i8 %kernel_data_V_7_59_ret, i8 %kernel_data_V_7_60_ret, i8 %kernel_data_V_7_61_ret, i8 %kernel_data_V_7_62_ret, i8 %kernel_data_V_7_63_ret, i8 %kernel_data_V_7_64_ret, i8 %kernel_data_V_7_65_ret, i8 %kernel_data_V_7_66_ret, i8 %kernel_data_V_7_67_ret, i8 %kernel_data_V_7_68_ret, i8 %kernel_data_V_7_69_ret, i8 %kernel_data_V_7_70_ret, i8 %kernel_data_V_7_71_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="257" st_id="8" stage="31" lat="37">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed,config26_mult>.0.0.0.0.0.0.0.0.0"(i8 %kernel_data_V_7_0_ret, i8 %kernel_data_V_7_1_ret, i8 %kernel_data_V_7_2_ret, i8 %kernel_data_V_7_3_ret, i8 %kernel_data_V_7_4_ret, i8 %kernel_data_V_7_5_ret, i8 %kernel_data_V_7_6_ret, i8 %kernel_data_V_7_7_ret, i8 %kernel_data_V_7_8_ret, i8 %kernel_data_V_7_9_ret, i8 %kernel_data_V_7_10_ret, i8 %kernel_data_V_7_11_ret, i8 %kernel_data_V_7_12_ret, i8 %kernel_data_V_7_13_ret, i8 %kernel_data_V_7_14_ret, i8 %kernel_data_V_7_15_ret, i8 %kernel_data_V_7_16_ret, i8 %kernel_data_V_7_17_ret, i8 %kernel_data_V_7_18_ret, i8 %kernel_data_V_7_19_ret, i8 %kernel_data_V_7_20_ret, i8 %kernel_data_V_7_21_ret, i8 %kernel_data_V_7_22_ret, i8 %kernel_data_V_7_23_ret, i8 %kernel_data_V_7_24_ret, i8 %kernel_data_V_7_25_ret, i8 %kernel_data_V_7_26_ret, i8 %kernel_data_V_7_27_ret, i8 %kernel_data_V_7_28_ret, i8 %kernel_data_V_7_29_ret, i8 %kernel_data_V_7_30_ret, i8 %kernel_data_V_7_31_ret, i8 %kernel_data_V_7_32_ret, i8 %kernel_data_V_7_33_ret, i8 %kernel_data_V_7_34_ret, i8 %kernel_data_V_7_35_ret, i8 %kernel_data_V_7_36_ret, i8 %kernel_data_V_7_37_ret, i8 %kernel_data_V_7_38_ret, i8 %kernel_data_V_7_39_ret, i8 %kernel_data_V_7_40_ret, i8 %kernel_data_V_7_41_ret, i8 %kernel_data_V_7_42_ret, i8 %kernel_data_V_7_43_ret, i8 %kernel_data_V_7_44_ret, i8 %kernel_data_V_7_45_ret, i8 %kernel_data_V_7_46_ret, i8 %kernel_data_V_7_47_ret, i8 %kernel_data_V_7_48_ret, i8 %kernel_data_V_7_49_ret, i8 %kernel_data_V_7_50_ret, i8 %kernel_data_V_7_51_ret, i8 %kernel_data_V_7_52_ret, i8 %kernel_data_V_7_53_ret, i8 %kernel_data_V_7_54_ret, i8 %kernel_data_V_7_55_ret, i8 %kernel_data_V_7_56_ret, i8 %kernel_data_V_7_57_ret, i8 %kernel_data_V_7_58_ret, i8 %kernel_data_V_7_59_ret, i8 %kernel_data_V_7_60_ret, i8 %kernel_data_V_7_61_ret, i8 %kernel_data_V_7_62_ret, i8 %kernel_data_V_7_63_ret, i8 %kernel_data_V_7_64_ret, i8 %kernel_data_V_7_65_ret, i8 %kernel_data_V_7_66_ret, i8 %kernel_data_V_7_67_ret, i8 %kernel_data_V_7_68_ret, i8 %kernel_data_V_7_69_ret, i8 %kernel_data_V_7_70_ret, i8 %kernel_data_V_7_71_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="258" st_id="9" stage="30" lat="37">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed,config26_mult>.0.0.0.0.0.0.0.0.0"(i8 %kernel_data_V_7_0_ret, i8 %kernel_data_V_7_1_ret, i8 %kernel_data_V_7_2_ret, i8 %kernel_data_V_7_3_ret, i8 %kernel_data_V_7_4_ret, i8 %kernel_data_V_7_5_ret, i8 %kernel_data_V_7_6_ret, i8 %kernel_data_V_7_7_ret, i8 %kernel_data_V_7_8_ret, i8 %kernel_data_V_7_9_ret, i8 %kernel_data_V_7_10_ret, i8 %kernel_data_V_7_11_ret, i8 %kernel_data_V_7_12_ret, i8 %kernel_data_V_7_13_ret, i8 %kernel_data_V_7_14_ret, i8 %kernel_data_V_7_15_ret, i8 %kernel_data_V_7_16_ret, i8 %kernel_data_V_7_17_ret, i8 %kernel_data_V_7_18_ret, i8 %kernel_data_V_7_19_ret, i8 %kernel_data_V_7_20_ret, i8 %kernel_data_V_7_21_ret, i8 %kernel_data_V_7_22_ret, i8 %kernel_data_V_7_23_ret, i8 %kernel_data_V_7_24_ret, i8 %kernel_data_V_7_25_ret, i8 %kernel_data_V_7_26_ret, i8 %kernel_data_V_7_27_ret, i8 %kernel_data_V_7_28_ret, i8 %kernel_data_V_7_29_ret, i8 %kernel_data_V_7_30_ret, i8 %kernel_data_V_7_31_ret, i8 %kernel_data_V_7_32_ret, i8 %kernel_data_V_7_33_ret, i8 %kernel_data_V_7_34_ret, i8 %kernel_data_V_7_35_ret, i8 %kernel_data_V_7_36_ret, i8 %kernel_data_V_7_37_ret, i8 %kernel_data_V_7_38_ret, i8 %kernel_data_V_7_39_ret, i8 %kernel_data_V_7_40_ret, i8 %kernel_data_V_7_41_ret, i8 %kernel_data_V_7_42_ret, i8 %kernel_data_V_7_43_ret, i8 %kernel_data_V_7_44_ret, i8 %kernel_data_V_7_45_ret, i8 %kernel_data_V_7_46_ret, i8 %kernel_data_V_7_47_ret, i8 %kernel_data_V_7_48_ret, i8 %kernel_data_V_7_49_ret, i8 %kernel_data_V_7_50_ret, i8 %kernel_data_V_7_51_ret, i8 %kernel_data_V_7_52_ret, i8 %kernel_data_V_7_53_ret, i8 %kernel_data_V_7_54_ret, i8 %kernel_data_V_7_55_ret, i8 %kernel_data_V_7_56_ret, i8 %kernel_data_V_7_57_ret, i8 %kernel_data_V_7_58_ret, i8 %kernel_data_V_7_59_ret, i8 %kernel_data_V_7_60_ret, i8 %kernel_data_V_7_61_ret, i8 %kernel_data_V_7_62_ret, i8 %kernel_data_V_7_63_ret, i8 %kernel_data_V_7_64_ret, i8 %kernel_data_V_7_65_ret, i8 %kernel_data_V_7_66_ret, i8 %kernel_data_V_7_67_ret, i8 %kernel_data_V_7_68_ret, i8 %kernel_data_V_7_69_ret, i8 %kernel_data_V_7_70_ret, i8 %kernel_data_V_7_71_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="259" st_id="10" stage="29" lat="37">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed,config26_mult>.0.0.0.0.0.0.0.0.0"(i8 %kernel_data_V_7_0_ret, i8 %kernel_data_V_7_1_ret, i8 %kernel_data_V_7_2_ret, i8 %kernel_data_V_7_3_ret, i8 %kernel_data_V_7_4_ret, i8 %kernel_data_V_7_5_ret, i8 %kernel_data_V_7_6_ret, i8 %kernel_data_V_7_7_ret, i8 %kernel_data_V_7_8_ret, i8 %kernel_data_V_7_9_ret, i8 %kernel_data_V_7_10_ret, i8 %kernel_data_V_7_11_ret, i8 %kernel_data_V_7_12_ret, i8 %kernel_data_V_7_13_ret, i8 %kernel_data_V_7_14_ret, i8 %kernel_data_V_7_15_ret, i8 %kernel_data_V_7_16_ret, i8 %kernel_data_V_7_17_ret, i8 %kernel_data_V_7_18_ret, i8 %kernel_data_V_7_19_ret, i8 %kernel_data_V_7_20_ret, i8 %kernel_data_V_7_21_ret, i8 %kernel_data_V_7_22_ret, i8 %kernel_data_V_7_23_ret, i8 %kernel_data_V_7_24_ret, i8 %kernel_data_V_7_25_ret, i8 %kernel_data_V_7_26_ret, i8 %kernel_data_V_7_27_ret, i8 %kernel_data_V_7_28_ret, i8 %kernel_data_V_7_29_ret, i8 %kernel_data_V_7_30_ret, i8 %kernel_data_V_7_31_ret, i8 %kernel_data_V_7_32_ret, i8 %kernel_data_V_7_33_ret, i8 %kernel_data_V_7_34_ret, i8 %kernel_data_V_7_35_ret, i8 %kernel_data_V_7_36_ret, i8 %kernel_data_V_7_37_ret, i8 %kernel_data_V_7_38_ret, i8 %kernel_data_V_7_39_ret, i8 %kernel_data_V_7_40_ret, i8 %kernel_data_V_7_41_ret, i8 %kernel_data_V_7_42_ret, i8 %kernel_data_V_7_43_ret, i8 %kernel_data_V_7_44_ret, i8 %kernel_data_V_7_45_ret, i8 %kernel_data_V_7_46_ret, i8 %kernel_data_V_7_47_ret, i8 %kernel_data_V_7_48_ret, i8 %kernel_data_V_7_49_ret, i8 %kernel_data_V_7_50_ret, i8 %kernel_data_V_7_51_ret, i8 %kernel_data_V_7_52_ret, i8 %kernel_data_V_7_53_ret, i8 %kernel_data_V_7_54_ret, i8 %kernel_data_V_7_55_ret, i8 %kernel_data_V_7_56_ret, i8 %kernel_data_V_7_57_ret, i8 %kernel_data_V_7_58_ret, i8 %kernel_data_V_7_59_ret, i8 %kernel_data_V_7_60_ret, i8 %kernel_data_V_7_61_ret, i8 %kernel_data_V_7_62_ret, i8 %kernel_data_V_7_63_ret, i8 %kernel_data_V_7_64_ret, i8 %kernel_data_V_7_65_ret, i8 %kernel_data_V_7_66_ret, i8 %kernel_data_V_7_67_ret, i8 %kernel_data_V_7_68_ret, i8 %kernel_data_V_7_69_ret, i8 %kernel_data_V_7_70_ret, i8 %kernel_data_V_7_71_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="260" st_id="11" stage="28" lat="37">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed,config26_mult>.0.0.0.0.0.0.0.0.0"(i8 %kernel_data_V_7_0_ret, i8 %kernel_data_V_7_1_ret, i8 %kernel_data_V_7_2_ret, i8 %kernel_data_V_7_3_ret, i8 %kernel_data_V_7_4_ret, i8 %kernel_data_V_7_5_ret, i8 %kernel_data_V_7_6_ret, i8 %kernel_data_V_7_7_ret, i8 %kernel_data_V_7_8_ret, i8 %kernel_data_V_7_9_ret, i8 %kernel_data_V_7_10_ret, i8 %kernel_data_V_7_11_ret, i8 %kernel_data_V_7_12_ret, i8 %kernel_data_V_7_13_ret, i8 %kernel_data_V_7_14_ret, i8 %kernel_data_V_7_15_ret, i8 %kernel_data_V_7_16_ret, i8 %kernel_data_V_7_17_ret, i8 %kernel_data_V_7_18_ret, i8 %kernel_data_V_7_19_ret, i8 %kernel_data_V_7_20_ret, i8 %kernel_data_V_7_21_ret, i8 %kernel_data_V_7_22_ret, i8 %kernel_data_V_7_23_ret, i8 %kernel_data_V_7_24_ret, i8 %kernel_data_V_7_25_ret, i8 %kernel_data_V_7_26_ret, i8 %kernel_data_V_7_27_ret, i8 %kernel_data_V_7_28_ret, i8 %kernel_data_V_7_29_ret, i8 %kernel_data_V_7_30_ret, i8 %kernel_data_V_7_31_ret, i8 %kernel_data_V_7_32_ret, i8 %kernel_data_V_7_33_ret, i8 %kernel_data_V_7_34_ret, i8 %kernel_data_V_7_35_ret, i8 %kernel_data_V_7_36_ret, i8 %kernel_data_V_7_37_ret, i8 %kernel_data_V_7_38_ret, i8 %kernel_data_V_7_39_ret, i8 %kernel_data_V_7_40_ret, i8 %kernel_data_V_7_41_ret, i8 %kernel_data_V_7_42_ret, i8 %kernel_data_V_7_43_ret, i8 %kernel_data_V_7_44_ret, i8 %kernel_data_V_7_45_ret, i8 %kernel_data_V_7_46_ret, i8 %kernel_data_V_7_47_ret, i8 %kernel_data_V_7_48_ret, i8 %kernel_data_V_7_49_ret, i8 %kernel_data_V_7_50_ret, i8 %kernel_data_V_7_51_ret, i8 %kernel_data_V_7_52_ret, i8 %kernel_data_V_7_53_ret, i8 %kernel_data_V_7_54_ret, i8 %kernel_data_V_7_55_ret, i8 %kernel_data_V_7_56_ret, i8 %kernel_data_V_7_57_ret, i8 %kernel_data_V_7_58_ret, i8 %kernel_data_V_7_59_ret, i8 %kernel_data_V_7_60_ret, i8 %kernel_data_V_7_61_ret, i8 %kernel_data_V_7_62_ret, i8 %kernel_data_V_7_63_ret, i8 %kernel_data_V_7_64_ret, i8 %kernel_data_V_7_65_ret, i8 %kernel_data_V_7_66_ret, i8 %kernel_data_V_7_67_ret, i8 %kernel_data_V_7_68_ret, i8 %kernel_data_V_7_69_ret, i8 %kernel_data_V_7_70_ret, i8 %kernel_data_V_7_71_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="261" st_id="12" stage="27" lat="37">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed,config26_mult>.0.0.0.0.0.0.0.0.0"(i8 %kernel_data_V_7_0_ret, i8 %kernel_data_V_7_1_ret, i8 %kernel_data_V_7_2_ret, i8 %kernel_data_V_7_3_ret, i8 %kernel_data_V_7_4_ret, i8 %kernel_data_V_7_5_ret, i8 %kernel_data_V_7_6_ret, i8 %kernel_data_V_7_7_ret, i8 %kernel_data_V_7_8_ret, i8 %kernel_data_V_7_9_ret, i8 %kernel_data_V_7_10_ret, i8 %kernel_data_V_7_11_ret, i8 %kernel_data_V_7_12_ret, i8 %kernel_data_V_7_13_ret, i8 %kernel_data_V_7_14_ret, i8 %kernel_data_V_7_15_ret, i8 %kernel_data_V_7_16_ret, i8 %kernel_data_V_7_17_ret, i8 %kernel_data_V_7_18_ret, i8 %kernel_data_V_7_19_ret, i8 %kernel_data_V_7_20_ret, i8 %kernel_data_V_7_21_ret, i8 %kernel_data_V_7_22_ret, i8 %kernel_data_V_7_23_ret, i8 %kernel_data_V_7_24_ret, i8 %kernel_data_V_7_25_ret, i8 %kernel_data_V_7_26_ret, i8 %kernel_data_V_7_27_ret, i8 %kernel_data_V_7_28_ret, i8 %kernel_data_V_7_29_ret, i8 %kernel_data_V_7_30_ret, i8 %kernel_data_V_7_31_ret, i8 %kernel_data_V_7_32_ret, i8 %kernel_data_V_7_33_ret, i8 %kernel_data_V_7_34_ret, i8 %kernel_data_V_7_35_ret, i8 %kernel_data_V_7_36_ret, i8 %kernel_data_V_7_37_ret, i8 %kernel_data_V_7_38_ret, i8 %kernel_data_V_7_39_ret, i8 %kernel_data_V_7_40_ret, i8 %kernel_data_V_7_41_ret, i8 %kernel_data_V_7_42_ret, i8 %kernel_data_V_7_43_ret, i8 %kernel_data_V_7_44_ret, i8 %kernel_data_V_7_45_ret, i8 %kernel_data_V_7_46_ret, i8 %kernel_data_V_7_47_ret, i8 %kernel_data_V_7_48_ret, i8 %kernel_data_V_7_49_ret, i8 %kernel_data_V_7_50_ret, i8 %kernel_data_V_7_51_ret, i8 %kernel_data_V_7_52_ret, i8 %kernel_data_V_7_53_ret, i8 %kernel_data_V_7_54_ret, i8 %kernel_data_V_7_55_ret, i8 %kernel_data_V_7_56_ret, i8 %kernel_data_V_7_57_ret, i8 %kernel_data_V_7_58_ret, i8 %kernel_data_V_7_59_ret, i8 %kernel_data_V_7_60_ret, i8 %kernel_data_V_7_61_ret, i8 %kernel_data_V_7_62_ret, i8 %kernel_data_V_7_63_ret, i8 %kernel_data_V_7_64_ret, i8 %kernel_data_V_7_65_ret, i8 %kernel_data_V_7_66_ret, i8 %kernel_data_V_7_67_ret, i8 %kernel_data_V_7_68_ret, i8 %kernel_data_V_7_69_ret, i8 %kernel_data_V_7_70_ret, i8 %kernel_data_V_7_71_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="262" st_id="13" stage="26" lat="37">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed,config26_mult>.0.0.0.0.0.0.0.0.0"(i8 %kernel_data_V_7_0_ret, i8 %kernel_data_V_7_1_ret, i8 %kernel_data_V_7_2_ret, i8 %kernel_data_V_7_3_ret, i8 %kernel_data_V_7_4_ret, i8 %kernel_data_V_7_5_ret, i8 %kernel_data_V_7_6_ret, i8 %kernel_data_V_7_7_ret, i8 %kernel_data_V_7_8_ret, i8 %kernel_data_V_7_9_ret, i8 %kernel_data_V_7_10_ret, i8 %kernel_data_V_7_11_ret, i8 %kernel_data_V_7_12_ret, i8 %kernel_data_V_7_13_ret, i8 %kernel_data_V_7_14_ret, i8 %kernel_data_V_7_15_ret, i8 %kernel_data_V_7_16_ret, i8 %kernel_data_V_7_17_ret, i8 %kernel_data_V_7_18_ret, i8 %kernel_data_V_7_19_ret, i8 %kernel_data_V_7_20_ret, i8 %kernel_data_V_7_21_ret, i8 %kernel_data_V_7_22_ret, i8 %kernel_data_V_7_23_ret, i8 %kernel_data_V_7_24_ret, i8 %kernel_data_V_7_25_ret, i8 %kernel_data_V_7_26_ret, i8 %kernel_data_V_7_27_ret, i8 %kernel_data_V_7_28_ret, i8 %kernel_data_V_7_29_ret, i8 %kernel_data_V_7_30_ret, i8 %kernel_data_V_7_31_ret, i8 %kernel_data_V_7_32_ret, i8 %kernel_data_V_7_33_ret, i8 %kernel_data_V_7_34_ret, i8 %kernel_data_V_7_35_ret, i8 %kernel_data_V_7_36_ret, i8 %kernel_data_V_7_37_ret, i8 %kernel_data_V_7_38_ret, i8 %kernel_data_V_7_39_ret, i8 %kernel_data_V_7_40_ret, i8 %kernel_data_V_7_41_ret, i8 %kernel_data_V_7_42_ret, i8 %kernel_data_V_7_43_ret, i8 %kernel_data_V_7_44_ret, i8 %kernel_data_V_7_45_ret, i8 %kernel_data_V_7_46_ret, i8 %kernel_data_V_7_47_ret, i8 %kernel_data_V_7_48_ret, i8 %kernel_data_V_7_49_ret, i8 %kernel_data_V_7_50_ret, i8 %kernel_data_V_7_51_ret, i8 %kernel_data_V_7_52_ret, i8 %kernel_data_V_7_53_ret, i8 %kernel_data_V_7_54_ret, i8 %kernel_data_V_7_55_ret, i8 %kernel_data_V_7_56_ret, i8 %kernel_data_V_7_57_ret, i8 %kernel_data_V_7_58_ret, i8 %kernel_data_V_7_59_ret, i8 %kernel_data_V_7_60_ret, i8 %kernel_data_V_7_61_ret, i8 %kernel_data_V_7_62_ret, i8 %kernel_data_V_7_63_ret, i8 %kernel_data_V_7_64_ret, i8 %kernel_data_V_7_65_ret, i8 %kernel_data_V_7_66_ret, i8 %kernel_data_V_7_67_ret, i8 %kernel_data_V_7_68_ret, i8 %kernel_data_V_7_69_ret, i8 %kernel_data_V_7_70_ret, i8 %kernel_data_V_7_71_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="263" st_id="14" stage="25" lat="37">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed,config26_mult>.0.0.0.0.0.0.0.0.0"(i8 %kernel_data_V_7_0_ret, i8 %kernel_data_V_7_1_ret, i8 %kernel_data_V_7_2_ret, i8 %kernel_data_V_7_3_ret, i8 %kernel_data_V_7_4_ret, i8 %kernel_data_V_7_5_ret, i8 %kernel_data_V_7_6_ret, i8 %kernel_data_V_7_7_ret, i8 %kernel_data_V_7_8_ret, i8 %kernel_data_V_7_9_ret, i8 %kernel_data_V_7_10_ret, i8 %kernel_data_V_7_11_ret, i8 %kernel_data_V_7_12_ret, i8 %kernel_data_V_7_13_ret, i8 %kernel_data_V_7_14_ret, i8 %kernel_data_V_7_15_ret, i8 %kernel_data_V_7_16_ret, i8 %kernel_data_V_7_17_ret, i8 %kernel_data_V_7_18_ret, i8 %kernel_data_V_7_19_ret, i8 %kernel_data_V_7_20_ret, i8 %kernel_data_V_7_21_ret, i8 %kernel_data_V_7_22_ret, i8 %kernel_data_V_7_23_ret, i8 %kernel_data_V_7_24_ret, i8 %kernel_data_V_7_25_ret, i8 %kernel_data_V_7_26_ret, i8 %kernel_data_V_7_27_ret, i8 %kernel_data_V_7_28_ret, i8 %kernel_data_V_7_29_ret, i8 %kernel_data_V_7_30_ret, i8 %kernel_data_V_7_31_ret, i8 %kernel_data_V_7_32_ret, i8 %kernel_data_V_7_33_ret, i8 %kernel_data_V_7_34_ret, i8 %kernel_data_V_7_35_ret, i8 %kernel_data_V_7_36_ret, i8 %kernel_data_V_7_37_ret, i8 %kernel_data_V_7_38_ret, i8 %kernel_data_V_7_39_ret, i8 %kernel_data_V_7_40_ret, i8 %kernel_data_V_7_41_ret, i8 %kernel_data_V_7_42_ret, i8 %kernel_data_V_7_43_ret, i8 %kernel_data_V_7_44_ret, i8 %kernel_data_V_7_45_ret, i8 %kernel_data_V_7_46_ret, i8 %kernel_data_V_7_47_ret, i8 %kernel_data_V_7_48_ret, i8 %kernel_data_V_7_49_ret, i8 %kernel_data_V_7_50_ret, i8 %kernel_data_V_7_51_ret, i8 %kernel_data_V_7_52_ret, i8 %kernel_data_V_7_53_ret, i8 %kernel_data_V_7_54_ret, i8 %kernel_data_V_7_55_ret, i8 %kernel_data_V_7_56_ret, i8 %kernel_data_V_7_57_ret, i8 %kernel_data_V_7_58_ret, i8 %kernel_data_V_7_59_ret, i8 %kernel_data_V_7_60_ret, i8 %kernel_data_V_7_61_ret, i8 %kernel_data_V_7_62_ret, i8 %kernel_data_V_7_63_ret, i8 %kernel_data_V_7_64_ret, i8 %kernel_data_V_7_65_ret, i8 %kernel_data_V_7_66_ret, i8 %kernel_data_V_7_67_ret, i8 %kernel_data_V_7_68_ret, i8 %kernel_data_V_7_69_ret, i8 %kernel_data_V_7_70_ret, i8 %kernel_data_V_7_71_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="264" st_id="15" stage="24" lat="37">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed,config26_mult>.0.0.0.0.0.0.0.0.0"(i8 %kernel_data_V_7_0_ret, i8 %kernel_data_V_7_1_ret, i8 %kernel_data_V_7_2_ret, i8 %kernel_data_V_7_3_ret, i8 %kernel_data_V_7_4_ret, i8 %kernel_data_V_7_5_ret, i8 %kernel_data_V_7_6_ret, i8 %kernel_data_V_7_7_ret, i8 %kernel_data_V_7_8_ret, i8 %kernel_data_V_7_9_ret, i8 %kernel_data_V_7_10_ret, i8 %kernel_data_V_7_11_ret, i8 %kernel_data_V_7_12_ret, i8 %kernel_data_V_7_13_ret, i8 %kernel_data_V_7_14_ret, i8 %kernel_data_V_7_15_ret, i8 %kernel_data_V_7_16_ret, i8 %kernel_data_V_7_17_ret, i8 %kernel_data_V_7_18_ret, i8 %kernel_data_V_7_19_ret, i8 %kernel_data_V_7_20_ret, i8 %kernel_data_V_7_21_ret, i8 %kernel_data_V_7_22_ret, i8 %kernel_data_V_7_23_ret, i8 %kernel_data_V_7_24_ret, i8 %kernel_data_V_7_25_ret, i8 %kernel_data_V_7_26_ret, i8 %kernel_data_V_7_27_ret, i8 %kernel_data_V_7_28_ret, i8 %kernel_data_V_7_29_ret, i8 %kernel_data_V_7_30_ret, i8 %kernel_data_V_7_31_ret, i8 %kernel_data_V_7_32_ret, i8 %kernel_data_V_7_33_ret, i8 %kernel_data_V_7_34_ret, i8 %kernel_data_V_7_35_ret, i8 %kernel_data_V_7_36_ret, i8 %kernel_data_V_7_37_ret, i8 %kernel_data_V_7_38_ret, i8 %kernel_data_V_7_39_ret, i8 %kernel_data_V_7_40_ret, i8 %kernel_data_V_7_41_ret, i8 %kernel_data_V_7_42_ret, i8 %kernel_data_V_7_43_ret, i8 %kernel_data_V_7_44_ret, i8 %kernel_data_V_7_45_ret, i8 %kernel_data_V_7_46_ret, i8 %kernel_data_V_7_47_ret, i8 %kernel_data_V_7_48_ret, i8 %kernel_data_V_7_49_ret, i8 %kernel_data_V_7_50_ret, i8 %kernel_data_V_7_51_ret, i8 %kernel_data_V_7_52_ret, i8 %kernel_data_V_7_53_ret, i8 %kernel_data_V_7_54_ret, i8 %kernel_data_V_7_55_ret, i8 %kernel_data_V_7_56_ret, i8 %kernel_data_V_7_57_ret, i8 %kernel_data_V_7_58_ret, i8 %kernel_data_V_7_59_ret, i8 %kernel_data_V_7_60_ret, i8 %kernel_data_V_7_61_ret, i8 %kernel_data_V_7_62_ret, i8 %kernel_data_V_7_63_ret, i8 %kernel_data_V_7_64_ret, i8 %kernel_data_V_7_65_ret, i8 %kernel_data_V_7_66_ret, i8 %kernel_data_V_7_67_ret, i8 %kernel_data_V_7_68_ret, i8 %kernel_data_V_7_69_ret, i8 %kernel_data_V_7_70_ret, i8 %kernel_data_V_7_71_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="265" st_id="16" stage="23" lat="37">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed,config26_mult>.0.0.0.0.0.0.0.0.0"(i8 %kernel_data_V_7_0_ret, i8 %kernel_data_V_7_1_ret, i8 %kernel_data_V_7_2_ret, i8 %kernel_data_V_7_3_ret, i8 %kernel_data_V_7_4_ret, i8 %kernel_data_V_7_5_ret, i8 %kernel_data_V_7_6_ret, i8 %kernel_data_V_7_7_ret, i8 %kernel_data_V_7_8_ret, i8 %kernel_data_V_7_9_ret, i8 %kernel_data_V_7_10_ret, i8 %kernel_data_V_7_11_ret, i8 %kernel_data_V_7_12_ret, i8 %kernel_data_V_7_13_ret, i8 %kernel_data_V_7_14_ret, i8 %kernel_data_V_7_15_ret, i8 %kernel_data_V_7_16_ret, i8 %kernel_data_V_7_17_ret, i8 %kernel_data_V_7_18_ret, i8 %kernel_data_V_7_19_ret, i8 %kernel_data_V_7_20_ret, i8 %kernel_data_V_7_21_ret, i8 %kernel_data_V_7_22_ret, i8 %kernel_data_V_7_23_ret, i8 %kernel_data_V_7_24_ret, i8 %kernel_data_V_7_25_ret, i8 %kernel_data_V_7_26_ret, i8 %kernel_data_V_7_27_ret, i8 %kernel_data_V_7_28_ret, i8 %kernel_data_V_7_29_ret, i8 %kernel_data_V_7_30_ret, i8 %kernel_data_V_7_31_ret, i8 %kernel_data_V_7_32_ret, i8 %kernel_data_V_7_33_ret, i8 %kernel_data_V_7_34_ret, i8 %kernel_data_V_7_35_ret, i8 %kernel_data_V_7_36_ret, i8 %kernel_data_V_7_37_ret, i8 %kernel_data_V_7_38_ret, i8 %kernel_data_V_7_39_ret, i8 %kernel_data_V_7_40_ret, i8 %kernel_data_V_7_41_ret, i8 %kernel_data_V_7_42_ret, i8 %kernel_data_V_7_43_ret, i8 %kernel_data_V_7_44_ret, i8 %kernel_data_V_7_45_ret, i8 %kernel_data_V_7_46_ret, i8 %kernel_data_V_7_47_ret, i8 %kernel_data_V_7_48_ret, i8 %kernel_data_V_7_49_ret, i8 %kernel_data_V_7_50_ret, i8 %kernel_data_V_7_51_ret, i8 %kernel_data_V_7_52_ret, i8 %kernel_data_V_7_53_ret, i8 %kernel_data_V_7_54_ret, i8 %kernel_data_V_7_55_ret, i8 %kernel_data_V_7_56_ret, i8 %kernel_data_V_7_57_ret, i8 %kernel_data_V_7_58_ret, i8 %kernel_data_V_7_59_ret, i8 %kernel_data_V_7_60_ret, i8 %kernel_data_V_7_61_ret, i8 %kernel_data_V_7_62_ret, i8 %kernel_data_V_7_63_ret, i8 %kernel_data_V_7_64_ret, i8 %kernel_data_V_7_65_ret, i8 %kernel_data_V_7_66_ret, i8 %kernel_data_V_7_67_ret, i8 %kernel_data_V_7_68_ret, i8 %kernel_data_V_7_69_ret, i8 %kernel_data_V_7_70_ret, i8 %kernel_data_V_7_71_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="266" st_id="17" stage="22" lat="37">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed,config26_mult>.0.0.0.0.0.0.0.0.0"(i8 %kernel_data_V_7_0_ret, i8 %kernel_data_V_7_1_ret, i8 %kernel_data_V_7_2_ret, i8 %kernel_data_V_7_3_ret, i8 %kernel_data_V_7_4_ret, i8 %kernel_data_V_7_5_ret, i8 %kernel_data_V_7_6_ret, i8 %kernel_data_V_7_7_ret, i8 %kernel_data_V_7_8_ret, i8 %kernel_data_V_7_9_ret, i8 %kernel_data_V_7_10_ret, i8 %kernel_data_V_7_11_ret, i8 %kernel_data_V_7_12_ret, i8 %kernel_data_V_7_13_ret, i8 %kernel_data_V_7_14_ret, i8 %kernel_data_V_7_15_ret, i8 %kernel_data_V_7_16_ret, i8 %kernel_data_V_7_17_ret, i8 %kernel_data_V_7_18_ret, i8 %kernel_data_V_7_19_ret, i8 %kernel_data_V_7_20_ret, i8 %kernel_data_V_7_21_ret, i8 %kernel_data_V_7_22_ret, i8 %kernel_data_V_7_23_ret, i8 %kernel_data_V_7_24_ret, i8 %kernel_data_V_7_25_ret, i8 %kernel_data_V_7_26_ret, i8 %kernel_data_V_7_27_ret, i8 %kernel_data_V_7_28_ret, i8 %kernel_data_V_7_29_ret, i8 %kernel_data_V_7_30_ret, i8 %kernel_data_V_7_31_ret, i8 %kernel_data_V_7_32_ret, i8 %kernel_data_V_7_33_ret, i8 %kernel_data_V_7_34_ret, i8 %kernel_data_V_7_35_ret, i8 %kernel_data_V_7_36_ret, i8 %kernel_data_V_7_37_ret, i8 %kernel_data_V_7_38_ret, i8 %kernel_data_V_7_39_ret, i8 %kernel_data_V_7_40_ret, i8 %kernel_data_V_7_41_ret, i8 %kernel_data_V_7_42_ret, i8 %kernel_data_V_7_43_ret, i8 %kernel_data_V_7_44_ret, i8 %kernel_data_V_7_45_ret, i8 %kernel_data_V_7_46_ret, i8 %kernel_data_V_7_47_ret, i8 %kernel_data_V_7_48_ret, i8 %kernel_data_V_7_49_ret, i8 %kernel_data_V_7_50_ret, i8 %kernel_data_V_7_51_ret, i8 %kernel_data_V_7_52_ret, i8 %kernel_data_V_7_53_ret, i8 %kernel_data_V_7_54_ret, i8 %kernel_data_V_7_55_ret, i8 %kernel_data_V_7_56_ret, i8 %kernel_data_V_7_57_ret, i8 %kernel_data_V_7_58_ret, i8 %kernel_data_V_7_59_ret, i8 %kernel_data_V_7_60_ret, i8 %kernel_data_V_7_61_ret, i8 %kernel_data_V_7_62_ret, i8 %kernel_data_V_7_63_ret, i8 %kernel_data_V_7_64_ret, i8 %kernel_data_V_7_65_ret, i8 %kernel_data_V_7_66_ret, i8 %kernel_data_V_7_67_ret, i8 %kernel_data_V_7_68_ret, i8 %kernel_data_V_7_69_ret, i8 %kernel_data_V_7_70_ret, i8 %kernel_data_V_7_71_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="267" st_id="18" stage="21" lat="37">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed,config26_mult>.0.0.0.0.0.0.0.0.0"(i8 %kernel_data_V_7_0_ret, i8 %kernel_data_V_7_1_ret, i8 %kernel_data_V_7_2_ret, i8 %kernel_data_V_7_3_ret, i8 %kernel_data_V_7_4_ret, i8 %kernel_data_V_7_5_ret, i8 %kernel_data_V_7_6_ret, i8 %kernel_data_V_7_7_ret, i8 %kernel_data_V_7_8_ret, i8 %kernel_data_V_7_9_ret, i8 %kernel_data_V_7_10_ret, i8 %kernel_data_V_7_11_ret, i8 %kernel_data_V_7_12_ret, i8 %kernel_data_V_7_13_ret, i8 %kernel_data_V_7_14_ret, i8 %kernel_data_V_7_15_ret, i8 %kernel_data_V_7_16_ret, i8 %kernel_data_V_7_17_ret, i8 %kernel_data_V_7_18_ret, i8 %kernel_data_V_7_19_ret, i8 %kernel_data_V_7_20_ret, i8 %kernel_data_V_7_21_ret, i8 %kernel_data_V_7_22_ret, i8 %kernel_data_V_7_23_ret, i8 %kernel_data_V_7_24_ret, i8 %kernel_data_V_7_25_ret, i8 %kernel_data_V_7_26_ret, i8 %kernel_data_V_7_27_ret, i8 %kernel_data_V_7_28_ret, i8 %kernel_data_V_7_29_ret, i8 %kernel_data_V_7_30_ret, i8 %kernel_data_V_7_31_ret, i8 %kernel_data_V_7_32_ret, i8 %kernel_data_V_7_33_ret, i8 %kernel_data_V_7_34_ret, i8 %kernel_data_V_7_35_ret, i8 %kernel_data_V_7_36_ret, i8 %kernel_data_V_7_37_ret, i8 %kernel_data_V_7_38_ret, i8 %kernel_data_V_7_39_ret, i8 %kernel_data_V_7_40_ret, i8 %kernel_data_V_7_41_ret, i8 %kernel_data_V_7_42_ret, i8 %kernel_data_V_7_43_ret, i8 %kernel_data_V_7_44_ret, i8 %kernel_data_V_7_45_ret, i8 %kernel_data_V_7_46_ret, i8 %kernel_data_V_7_47_ret, i8 %kernel_data_V_7_48_ret, i8 %kernel_data_V_7_49_ret, i8 %kernel_data_V_7_50_ret, i8 %kernel_data_V_7_51_ret, i8 %kernel_data_V_7_52_ret, i8 %kernel_data_V_7_53_ret, i8 %kernel_data_V_7_54_ret, i8 %kernel_data_V_7_55_ret, i8 %kernel_data_V_7_56_ret, i8 %kernel_data_V_7_57_ret, i8 %kernel_data_V_7_58_ret, i8 %kernel_data_V_7_59_ret, i8 %kernel_data_V_7_60_ret, i8 %kernel_data_V_7_61_ret, i8 %kernel_data_V_7_62_ret, i8 %kernel_data_V_7_63_ret, i8 %kernel_data_V_7_64_ret, i8 %kernel_data_V_7_65_ret, i8 %kernel_data_V_7_66_ret, i8 %kernel_data_V_7_67_ret, i8 %kernel_data_V_7_68_ret, i8 %kernel_data_V_7_69_ret, i8 %kernel_data_V_7_70_ret, i8 %kernel_data_V_7_71_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="268" st_id="19" stage="20" lat="37">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed,config26_mult>.0.0.0.0.0.0.0.0.0"(i8 %kernel_data_V_7_0_ret, i8 %kernel_data_V_7_1_ret, i8 %kernel_data_V_7_2_ret, i8 %kernel_data_V_7_3_ret, i8 %kernel_data_V_7_4_ret, i8 %kernel_data_V_7_5_ret, i8 %kernel_data_V_7_6_ret, i8 %kernel_data_V_7_7_ret, i8 %kernel_data_V_7_8_ret, i8 %kernel_data_V_7_9_ret, i8 %kernel_data_V_7_10_ret, i8 %kernel_data_V_7_11_ret, i8 %kernel_data_V_7_12_ret, i8 %kernel_data_V_7_13_ret, i8 %kernel_data_V_7_14_ret, i8 %kernel_data_V_7_15_ret, i8 %kernel_data_V_7_16_ret, i8 %kernel_data_V_7_17_ret, i8 %kernel_data_V_7_18_ret, i8 %kernel_data_V_7_19_ret, i8 %kernel_data_V_7_20_ret, i8 %kernel_data_V_7_21_ret, i8 %kernel_data_V_7_22_ret, i8 %kernel_data_V_7_23_ret, i8 %kernel_data_V_7_24_ret, i8 %kernel_data_V_7_25_ret, i8 %kernel_data_V_7_26_ret, i8 %kernel_data_V_7_27_ret, i8 %kernel_data_V_7_28_ret, i8 %kernel_data_V_7_29_ret, i8 %kernel_data_V_7_30_ret, i8 %kernel_data_V_7_31_ret, i8 %kernel_data_V_7_32_ret, i8 %kernel_data_V_7_33_ret, i8 %kernel_data_V_7_34_ret, i8 %kernel_data_V_7_35_ret, i8 %kernel_data_V_7_36_ret, i8 %kernel_data_V_7_37_ret, i8 %kernel_data_V_7_38_ret, i8 %kernel_data_V_7_39_ret, i8 %kernel_data_V_7_40_ret, i8 %kernel_data_V_7_41_ret, i8 %kernel_data_V_7_42_ret, i8 %kernel_data_V_7_43_ret, i8 %kernel_data_V_7_44_ret, i8 %kernel_data_V_7_45_ret, i8 %kernel_data_V_7_46_ret, i8 %kernel_data_V_7_47_ret, i8 %kernel_data_V_7_48_ret, i8 %kernel_data_V_7_49_ret, i8 %kernel_data_V_7_50_ret, i8 %kernel_data_V_7_51_ret, i8 %kernel_data_V_7_52_ret, i8 %kernel_data_V_7_53_ret, i8 %kernel_data_V_7_54_ret, i8 %kernel_data_V_7_55_ret, i8 %kernel_data_V_7_56_ret, i8 %kernel_data_V_7_57_ret, i8 %kernel_data_V_7_58_ret, i8 %kernel_data_V_7_59_ret, i8 %kernel_data_V_7_60_ret, i8 %kernel_data_V_7_61_ret, i8 %kernel_data_V_7_62_ret, i8 %kernel_data_V_7_63_ret, i8 %kernel_data_V_7_64_ret, i8 %kernel_data_V_7_65_ret, i8 %kernel_data_V_7_66_ret, i8 %kernel_data_V_7_67_ret, i8 %kernel_data_V_7_68_ret, i8 %kernel_data_V_7_69_ret, i8 %kernel_data_V_7_70_ret, i8 %kernel_data_V_7_71_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="269" st_id="20" stage="19" lat="37">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed,config26_mult>.0.0.0.0.0.0.0.0.0"(i8 %kernel_data_V_7_0_ret, i8 %kernel_data_V_7_1_ret, i8 %kernel_data_V_7_2_ret, i8 %kernel_data_V_7_3_ret, i8 %kernel_data_V_7_4_ret, i8 %kernel_data_V_7_5_ret, i8 %kernel_data_V_7_6_ret, i8 %kernel_data_V_7_7_ret, i8 %kernel_data_V_7_8_ret, i8 %kernel_data_V_7_9_ret, i8 %kernel_data_V_7_10_ret, i8 %kernel_data_V_7_11_ret, i8 %kernel_data_V_7_12_ret, i8 %kernel_data_V_7_13_ret, i8 %kernel_data_V_7_14_ret, i8 %kernel_data_V_7_15_ret, i8 %kernel_data_V_7_16_ret, i8 %kernel_data_V_7_17_ret, i8 %kernel_data_V_7_18_ret, i8 %kernel_data_V_7_19_ret, i8 %kernel_data_V_7_20_ret, i8 %kernel_data_V_7_21_ret, i8 %kernel_data_V_7_22_ret, i8 %kernel_data_V_7_23_ret, i8 %kernel_data_V_7_24_ret, i8 %kernel_data_V_7_25_ret, i8 %kernel_data_V_7_26_ret, i8 %kernel_data_V_7_27_ret, i8 %kernel_data_V_7_28_ret, i8 %kernel_data_V_7_29_ret, i8 %kernel_data_V_7_30_ret, i8 %kernel_data_V_7_31_ret, i8 %kernel_data_V_7_32_ret, i8 %kernel_data_V_7_33_ret, i8 %kernel_data_V_7_34_ret, i8 %kernel_data_V_7_35_ret, i8 %kernel_data_V_7_36_ret, i8 %kernel_data_V_7_37_ret, i8 %kernel_data_V_7_38_ret, i8 %kernel_data_V_7_39_ret, i8 %kernel_data_V_7_40_ret, i8 %kernel_data_V_7_41_ret, i8 %kernel_data_V_7_42_ret, i8 %kernel_data_V_7_43_ret, i8 %kernel_data_V_7_44_ret, i8 %kernel_data_V_7_45_ret, i8 %kernel_data_V_7_46_ret, i8 %kernel_data_V_7_47_ret, i8 %kernel_data_V_7_48_ret, i8 %kernel_data_V_7_49_ret, i8 %kernel_data_V_7_50_ret, i8 %kernel_data_V_7_51_ret, i8 %kernel_data_V_7_52_ret, i8 %kernel_data_V_7_53_ret, i8 %kernel_data_V_7_54_ret, i8 %kernel_data_V_7_55_ret, i8 %kernel_data_V_7_56_ret, i8 %kernel_data_V_7_57_ret, i8 %kernel_data_V_7_58_ret, i8 %kernel_data_V_7_59_ret, i8 %kernel_data_V_7_60_ret, i8 %kernel_data_V_7_61_ret, i8 %kernel_data_V_7_62_ret, i8 %kernel_data_V_7_63_ret, i8 %kernel_data_V_7_64_ret, i8 %kernel_data_V_7_65_ret, i8 %kernel_data_V_7_66_ret, i8 %kernel_data_V_7_67_ret, i8 %kernel_data_V_7_68_ret, i8 %kernel_data_V_7_69_ret, i8 %kernel_data_V_7_70_ret, i8 %kernel_data_V_7_71_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="270" st_id="21" stage="18" lat="37">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed,config26_mult>.0.0.0.0.0.0.0.0.0"(i8 %kernel_data_V_7_0_ret, i8 %kernel_data_V_7_1_ret, i8 %kernel_data_V_7_2_ret, i8 %kernel_data_V_7_3_ret, i8 %kernel_data_V_7_4_ret, i8 %kernel_data_V_7_5_ret, i8 %kernel_data_V_7_6_ret, i8 %kernel_data_V_7_7_ret, i8 %kernel_data_V_7_8_ret, i8 %kernel_data_V_7_9_ret, i8 %kernel_data_V_7_10_ret, i8 %kernel_data_V_7_11_ret, i8 %kernel_data_V_7_12_ret, i8 %kernel_data_V_7_13_ret, i8 %kernel_data_V_7_14_ret, i8 %kernel_data_V_7_15_ret, i8 %kernel_data_V_7_16_ret, i8 %kernel_data_V_7_17_ret, i8 %kernel_data_V_7_18_ret, i8 %kernel_data_V_7_19_ret, i8 %kernel_data_V_7_20_ret, i8 %kernel_data_V_7_21_ret, i8 %kernel_data_V_7_22_ret, i8 %kernel_data_V_7_23_ret, i8 %kernel_data_V_7_24_ret, i8 %kernel_data_V_7_25_ret, i8 %kernel_data_V_7_26_ret, i8 %kernel_data_V_7_27_ret, i8 %kernel_data_V_7_28_ret, i8 %kernel_data_V_7_29_ret, i8 %kernel_data_V_7_30_ret, i8 %kernel_data_V_7_31_ret, i8 %kernel_data_V_7_32_ret, i8 %kernel_data_V_7_33_ret, i8 %kernel_data_V_7_34_ret, i8 %kernel_data_V_7_35_ret, i8 %kernel_data_V_7_36_ret, i8 %kernel_data_V_7_37_ret, i8 %kernel_data_V_7_38_ret, i8 %kernel_data_V_7_39_ret, i8 %kernel_data_V_7_40_ret, i8 %kernel_data_V_7_41_ret, i8 %kernel_data_V_7_42_ret, i8 %kernel_data_V_7_43_ret, i8 %kernel_data_V_7_44_ret, i8 %kernel_data_V_7_45_ret, i8 %kernel_data_V_7_46_ret, i8 %kernel_data_V_7_47_ret, i8 %kernel_data_V_7_48_ret, i8 %kernel_data_V_7_49_ret, i8 %kernel_data_V_7_50_ret, i8 %kernel_data_V_7_51_ret, i8 %kernel_data_V_7_52_ret, i8 %kernel_data_V_7_53_ret, i8 %kernel_data_V_7_54_ret, i8 %kernel_data_V_7_55_ret, i8 %kernel_data_V_7_56_ret, i8 %kernel_data_V_7_57_ret, i8 %kernel_data_V_7_58_ret, i8 %kernel_data_V_7_59_ret, i8 %kernel_data_V_7_60_ret, i8 %kernel_data_V_7_61_ret, i8 %kernel_data_V_7_62_ret, i8 %kernel_data_V_7_63_ret, i8 %kernel_data_V_7_64_ret, i8 %kernel_data_V_7_65_ret, i8 %kernel_data_V_7_66_ret, i8 %kernel_data_V_7_67_ret, i8 %kernel_data_V_7_68_ret, i8 %kernel_data_V_7_69_ret, i8 %kernel_data_V_7_70_ret, i8 %kernel_data_V_7_71_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="271" st_id="22" stage="17" lat="37">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed,config26_mult>.0.0.0.0.0.0.0.0.0"(i8 %kernel_data_V_7_0_ret, i8 %kernel_data_V_7_1_ret, i8 %kernel_data_V_7_2_ret, i8 %kernel_data_V_7_3_ret, i8 %kernel_data_V_7_4_ret, i8 %kernel_data_V_7_5_ret, i8 %kernel_data_V_7_6_ret, i8 %kernel_data_V_7_7_ret, i8 %kernel_data_V_7_8_ret, i8 %kernel_data_V_7_9_ret, i8 %kernel_data_V_7_10_ret, i8 %kernel_data_V_7_11_ret, i8 %kernel_data_V_7_12_ret, i8 %kernel_data_V_7_13_ret, i8 %kernel_data_V_7_14_ret, i8 %kernel_data_V_7_15_ret, i8 %kernel_data_V_7_16_ret, i8 %kernel_data_V_7_17_ret, i8 %kernel_data_V_7_18_ret, i8 %kernel_data_V_7_19_ret, i8 %kernel_data_V_7_20_ret, i8 %kernel_data_V_7_21_ret, i8 %kernel_data_V_7_22_ret, i8 %kernel_data_V_7_23_ret, i8 %kernel_data_V_7_24_ret, i8 %kernel_data_V_7_25_ret, i8 %kernel_data_V_7_26_ret, i8 %kernel_data_V_7_27_ret, i8 %kernel_data_V_7_28_ret, i8 %kernel_data_V_7_29_ret, i8 %kernel_data_V_7_30_ret, i8 %kernel_data_V_7_31_ret, i8 %kernel_data_V_7_32_ret, i8 %kernel_data_V_7_33_ret, i8 %kernel_data_V_7_34_ret, i8 %kernel_data_V_7_35_ret, i8 %kernel_data_V_7_36_ret, i8 %kernel_data_V_7_37_ret, i8 %kernel_data_V_7_38_ret, i8 %kernel_data_V_7_39_ret, i8 %kernel_data_V_7_40_ret, i8 %kernel_data_V_7_41_ret, i8 %kernel_data_V_7_42_ret, i8 %kernel_data_V_7_43_ret, i8 %kernel_data_V_7_44_ret, i8 %kernel_data_V_7_45_ret, i8 %kernel_data_V_7_46_ret, i8 %kernel_data_V_7_47_ret, i8 %kernel_data_V_7_48_ret, i8 %kernel_data_V_7_49_ret, i8 %kernel_data_V_7_50_ret, i8 %kernel_data_V_7_51_ret, i8 %kernel_data_V_7_52_ret, i8 %kernel_data_V_7_53_ret, i8 %kernel_data_V_7_54_ret, i8 %kernel_data_V_7_55_ret, i8 %kernel_data_V_7_56_ret, i8 %kernel_data_V_7_57_ret, i8 %kernel_data_V_7_58_ret, i8 %kernel_data_V_7_59_ret, i8 %kernel_data_V_7_60_ret, i8 %kernel_data_V_7_61_ret, i8 %kernel_data_V_7_62_ret, i8 %kernel_data_V_7_63_ret, i8 %kernel_data_V_7_64_ret, i8 %kernel_data_V_7_65_ret, i8 %kernel_data_V_7_66_ret, i8 %kernel_data_V_7_67_ret, i8 %kernel_data_V_7_68_ret, i8 %kernel_data_V_7_69_ret, i8 %kernel_data_V_7_70_ret, i8 %kernel_data_V_7_71_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="272" st_id="23" stage="16" lat="37">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed,config26_mult>.0.0.0.0.0.0.0.0.0"(i8 %kernel_data_V_7_0_ret, i8 %kernel_data_V_7_1_ret, i8 %kernel_data_V_7_2_ret, i8 %kernel_data_V_7_3_ret, i8 %kernel_data_V_7_4_ret, i8 %kernel_data_V_7_5_ret, i8 %kernel_data_V_7_6_ret, i8 %kernel_data_V_7_7_ret, i8 %kernel_data_V_7_8_ret, i8 %kernel_data_V_7_9_ret, i8 %kernel_data_V_7_10_ret, i8 %kernel_data_V_7_11_ret, i8 %kernel_data_V_7_12_ret, i8 %kernel_data_V_7_13_ret, i8 %kernel_data_V_7_14_ret, i8 %kernel_data_V_7_15_ret, i8 %kernel_data_V_7_16_ret, i8 %kernel_data_V_7_17_ret, i8 %kernel_data_V_7_18_ret, i8 %kernel_data_V_7_19_ret, i8 %kernel_data_V_7_20_ret, i8 %kernel_data_V_7_21_ret, i8 %kernel_data_V_7_22_ret, i8 %kernel_data_V_7_23_ret, i8 %kernel_data_V_7_24_ret, i8 %kernel_data_V_7_25_ret, i8 %kernel_data_V_7_26_ret, i8 %kernel_data_V_7_27_ret, i8 %kernel_data_V_7_28_ret, i8 %kernel_data_V_7_29_ret, i8 %kernel_data_V_7_30_ret, i8 %kernel_data_V_7_31_ret, i8 %kernel_data_V_7_32_ret, i8 %kernel_data_V_7_33_ret, i8 %kernel_data_V_7_34_ret, i8 %kernel_data_V_7_35_ret, i8 %kernel_data_V_7_36_ret, i8 %kernel_data_V_7_37_ret, i8 %kernel_data_V_7_38_ret, i8 %kernel_data_V_7_39_ret, i8 %kernel_data_V_7_40_ret, i8 %kernel_data_V_7_41_ret, i8 %kernel_data_V_7_42_ret, i8 %kernel_data_V_7_43_ret, i8 %kernel_data_V_7_44_ret, i8 %kernel_data_V_7_45_ret, i8 %kernel_data_V_7_46_ret, i8 %kernel_data_V_7_47_ret, i8 %kernel_data_V_7_48_ret, i8 %kernel_data_V_7_49_ret, i8 %kernel_data_V_7_50_ret, i8 %kernel_data_V_7_51_ret, i8 %kernel_data_V_7_52_ret, i8 %kernel_data_V_7_53_ret, i8 %kernel_data_V_7_54_ret, i8 %kernel_data_V_7_55_ret, i8 %kernel_data_V_7_56_ret, i8 %kernel_data_V_7_57_ret, i8 %kernel_data_V_7_58_ret, i8 %kernel_data_V_7_59_ret, i8 %kernel_data_V_7_60_ret, i8 %kernel_data_V_7_61_ret, i8 %kernel_data_V_7_62_ret, i8 %kernel_data_V_7_63_ret, i8 %kernel_data_V_7_64_ret, i8 %kernel_data_V_7_65_ret, i8 %kernel_data_V_7_66_ret, i8 %kernel_data_V_7_67_ret, i8 %kernel_data_V_7_68_ret, i8 %kernel_data_V_7_69_ret, i8 %kernel_data_V_7_70_ret, i8 %kernel_data_V_7_71_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="273" st_id="24" stage="15" lat="37">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed,config26_mult>.0.0.0.0.0.0.0.0.0"(i8 %kernel_data_V_7_0_ret, i8 %kernel_data_V_7_1_ret, i8 %kernel_data_V_7_2_ret, i8 %kernel_data_V_7_3_ret, i8 %kernel_data_V_7_4_ret, i8 %kernel_data_V_7_5_ret, i8 %kernel_data_V_7_6_ret, i8 %kernel_data_V_7_7_ret, i8 %kernel_data_V_7_8_ret, i8 %kernel_data_V_7_9_ret, i8 %kernel_data_V_7_10_ret, i8 %kernel_data_V_7_11_ret, i8 %kernel_data_V_7_12_ret, i8 %kernel_data_V_7_13_ret, i8 %kernel_data_V_7_14_ret, i8 %kernel_data_V_7_15_ret, i8 %kernel_data_V_7_16_ret, i8 %kernel_data_V_7_17_ret, i8 %kernel_data_V_7_18_ret, i8 %kernel_data_V_7_19_ret, i8 %kernel_data_V_7_20_ret, i8 %kernel_data_V_7_21_ret, i8 %kernel_data_V_7_22_ret, i8 %kernel_data_V_7_23_ret, i8 %kernel_data_V_7_24_ret, i8 %kernel_data_V_7_25_ret, i8 %kernel_data_V_7_26_ret, i8 %kernel_data_V_7_27_ret, i8 %kernel_data_V_7_28_ret, i8 %kernel_data_V_7_29_ret, i8 %kernel_data_V_7_30_ret, i8 %kernel_data_V_7_31_ret, i8 %kernel_data_V_7_32_ret, i8 %kernel_data_V_7_33_ret, i8 %kernel_data_V_7_34_ret, i8 %kernel_data_V_7_35_ret, i8 %kernel_data_V_7_36_ret, i8 %kernel_data_V_7_37_ret, i8 %kernel_data_V_7_38_ret, i8 %kernel_data_V_7_39_ret, i8 %kernel_data_V_7_40_ret, i8 %kernel_data_V_7_41_ret, i8 %kernel_data_V_7_42_ret, i8 %kernel_data_V_7_43_ret, i8 %kernel_data_V_7_44_ret, i8 %kernel_data_V_7_45_ret, i8 %kernel_data_V_7_46_ret, i8 %kernel_data_V_7_47_ret, i8 %kernel_data_V_7_48_ret, i8 %kernel_data_V_7_49_ret, i8 %kernel_data_V_7_50_ret, i8 %kernel_data_V_7_51_ret, i8 %kernel_data_V_7_52_ret, i8 %kernel_data_V_7_53_ret, i8 %kernel_data_V_7_54_ret, i8 %kernel_data_V_7_55_ret, i8 %kernel_data_V_7_56_ret, i8 %kernel_data_V_7_57_ret, i8 %kernel_data_V_7_58_ret, i8 %kernel_data_V_7_59_ret, i8 %kernel_data_V_7_60_ret, i8 %kernel_data_V_7_61_ret, i8 %kernel_data_V_7_62_ret, i8 %kernel_data_V_7_63_ret, i8 %kernel_data_V_7_64_ret, i8 %kernel_data_V_7_65_ret, i8 %kernel_data_V_7_66_ret, i8 %kernel_data_V_7_67_ret, i8 %kernel_data_V_7_68_ret, i8 %kernel_data_V_7_69_ret, i8 %kernel_data_V_7_70_ret, i8 %kernel_data_V_7_71_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="274" st_id="25" stage="14" lat="37">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed,config26_mult>.0.0.0.0.0.0.0.0.0"(i8 %kernel_data_V_7_0_ret, i8 %kernel_data_V_7_1_ret, i8 %kernel_data_V_7_2_ret, i8 %kernel_data_V_7_3_ret, i8 %kernel_data_V_7_4_ret, i8 %kernel_data_V_7_5_ret, i8 %kernel_data_V_7_6_ret, i8 %kernel_data_V_7_7_ret, i8 %kernel_data_V_7_8_ret, i8 %kernel_data_V_7_9_ret, i8 %kernel_data_V_7_10_ret, i8 %kernel_data_V_7_11_ret, i8 %kernel_data_V_7_12_ret, i8 %kernel_data_V_7_13_ret, i8 %kernel_data_V_7_14_ret, i8 %kernel_data_V_7_15_ret, i8 %kernel_data_V_7_16_ret, i8 %kernel_data_V_7_17_ret, i8 %kernel_data_V_7_18_ret, i8 %kernel_data_V_7_19_ret, i8 %kernel_data_V_7_20_ret, i8 %kernel_data_V_7_21_ret, i8 %kernel_data_V_7_22_ret, i8 %kernel_data_V_7_23_ret, i8 %kernel_data_V_7_24_ret, i8 %kernel_data_V_7_25_ret, i8 %kernel_data_V_7_26_ret, i8 %kernel_data_V_7_27_ret, i8 %kernel_data_V_7_28_ret, i8 %kernel_data_V_7_29_ret, i8 %kernel_data_V_7_30_ret, i8 %kernel_data_V_7_31_ret, i8 %kernel_data_V_7_32_ret, i8 %kernel_data_V_7_33_ret, i8 %kernel_data_V_7_34_ret, i8 %kernel_data_V_7_35_ret, i8 %kernel_data_V_7_36_ret, i8 %kernel_data_V_7_37_ret, i8 %kernel_data_V_7_38_ret, i8 %kernel_data_V_7_39_ret, i8 %kernel_data_V_7_40_ret, i8 %kernel_data_V_7_41_ret, i8 %kernel_data_V_7_42_ret, i8 %kernel_data_V_7_43_ret, i8 %kernel_data_V_7_44_ret, i8 %kernel_data_V_7_45_ret, i8 %kernel_data_V_7_46_ret, i8 %kernel_data_V_7_47_ret, i8 %kernel_data_V_7_48_ret, i8 %kernel_data_V_7_49_ret, i8 %kernel_data_V_7_50_ret, i8 %kernel_data_V_7_51_ret, i8 %kernel_data_V_7_52_ret, i8 %kernel_data_V_7_53_ret, i8 %kernel_data_V_7_54_ret, i8 %kernel_data_V_7_55_ret, i8 %kernel_data_V_7_56_ret, i8 %kernel_data_V_7_57_ret, i8 %kernel_data_V_7_58_ret, i8 %kernel_data_V_7_59_ret, i8 %kernel_data_V_7_60_ret, i8 %kernel_data_V_7_61_ret, i8 %kernel_data_V_7_62_ret, i8 %kernel_data_V_7_63_ret, i8 %kernel_data_V_7_64_ret, i8 %kernel_data_V_7_65_ret, i8 %kernel_data_V_7_66_ret, i8 %kernel_data_V_7_67_ret, i8 %kernel_data_V_7_68_ret, i8 %kernel_data_V_7_69_ret, i8 %kernel_data_V_7_70_ret, i8 %kernel_data_V_7_71_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="275" st_id="26" stage="13" lat="37">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed,config26_mult>.0.0.0.0.0.0.0.0.0"(i8 %kernel_data_V_7_0_ret, i8 %kernel_data_V_7_1_ret, i8 %kernel_data_V_7_2_ret, i8 %kernel_data_V_7_3_ret, i8 %kernel_data_V_7_4_ret, i8 %kernel_data_V_7_5_ret, i8 %kernel_data_V_7_6_ret, i8 %kernel_data_V_7_7_ret, i8 %kernel_data_V_7_8_ret, i8 %kernel_data_V_7_9_ret, i8 %kernel_data_V_7_10_ret, i8 %kernel_data_V_7_11_ret, i8 %kernel_data_V_7_12_ret, i8 %kernel_data_V_7_13_ret, i8 %kernel_data_V_7_14_ret, i8 %kernel_data_V_7_15_ret, i8 %kernel_data_V_7_16_ret, i8 %kernel_data_V_7_17_ret, i8 %kernel_data_V_7_18_ret, i8 %kernel_data_V_7_19_ret, i8 %kernel_data_V_7_20_ret, i8 %kernel_data_V_7_21_ret, i8 %kernel_data_V_7_22_ret, i8 %kernel_data_V_7_23_ret, i8 %kernel_data_V_7_24_ret, i8 %kernel_data_V_7_25_ret, i8 %kernel_data_V_7_26_ret, i8 %kernel_data_V_7_27_ret, i8 %kernel_data_V_7_28_ret, i8 %kernel_data_V_7_29_ret, i8 %kernel_data_V_7_30_ret, i8 %kernel_data_V_7_31_ret, i8 %kernel_data_V_7_32_ret, i8 %kernel_data_V_7_33_ret, i8 %kernel_data_V_7_34_ret, i8 %kernel_data_V_7_35_ret, i8 %kernel_data_V_7_36_ret, i8 %kernel_data_V_7_37_ret, i8 %kernel_data_V_7_38_ret, i8 %kernel_data_V_7_39_ret, i8 %kernel_data_V_7_40_ret, i8 %kernel_data_V_7_41_ret, i8 %kernel_data_V_7_42_ret, i8 %kernel_data_V_7_43_ret, i8 %kernel_data_V_7_44_ret, i8 %kernel_data_V_7_45_ret, i8 %kernel_data_V_7_46_ret, i8 %kernel_data_V_7_47_ret, i8 %kernel_data_V_7_48_ret, i8 %kernel_data_V_7_49_ret, i8 %kernel_data_V_7_50_ret, i8 %kernel_data_V_7_51_ret, i8 %kernel_data_V_7_52_ret, i8 %kernel_data_V_7_53_ret, i8 %kernel_data_V_7_54_ret, i8 %kernel_data_V_7_55_ret, i8 %kernel_data_V_7_56_ret, i8 %kernel_data_V_7_57_ret, i8 %kernel_data_V_7_58_ret, i8 %kernel_data_V_7_59_ret, i8 %kernel_data_V_7_60_ret, i8 %kernel_data_V_7_61_ret, i8 %kernel_data_V_7_62_ret, i8 %kernel_data_V_7_63_ret, i8 %kernel_data_V_7_64_ret, i8 %kernel_data_V_7_65_ret, i8 %kernel_data_V_7_66_ret, i8 %kernel_data_V_7_67_ret, i8 %kernel_data_V_7_68_ret, i8 %kernel_data_V_7_69_ret, i8 %kernel_data_V_7_70_ret, i8 %kernel_data_V_7_71_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="276" st_id="27" stage="12" lat="37">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed,config26_mult>.0.0.0.0.0.0.0.0.0"(i8 %kernel_data_V_7_0_ret, i8 %kernel_data_V_7_1_ret, i8 %kernel_data_V_7_2_ret, i8 %kernel_data_V_7_3_ret, i8 %kernel_data_V_7_4_ret, i8 %kernel_data_V_7_5_ret, i8 %kernel_data_V_7_6_ret, i8 %kernel_data_V_7_7_ret, i8 %kernel_data_V_7_8_ret, i8 %kernel_data_V_7_9_ret, i8 %kernel_data_V_7_10_ret, i8 %kernel_data_V_7_11_ret, i8 %kernel_data_V_7_12_ret, i8 %kernel_data_V_7_13_ret, i8 %kernel_data_V_7_14_ret, i8 %kernel_data_V_7_15_ret, i8 %kernel_data_V_7_16_ret, i8 %kernel_data_V_7_17_ret, i8 %kernel_data_V_7_18_ret, i8 %kernel_data_V_7_19_ret, i8 %kernel_data_V_7_20_ret, i8 %kernel_data_V_7_21_ret, i8 %kernel_data_V_7_22_ret, i8 %kernel_data_V_7_23_ret, i8 %kernel_data_V_7_24_ret, i8 %kernel_data_V_7_25_ret, i8 %kernel_data_V_7_26_ret, i8 %kernel_data_V_7_27_ret, i8 %kernel_data_V_7_28_ret, i8 %kernel_data_V_7_29_ret, i8 %kernel_data_V_7_30_ret, i8 %kernel_data_V_7_31_ret, i8 %kernel_data_V_7_32_ret, i8 %kernel_data_V_7_33_ret, i8 %kernel_data_V_7_34_ret, i8 %kernel_data_V_7_35_ret, i8 %kernel_data_V_7_36_ret, i8 %kernel_data_V_7_37_ret, i8 %kernel_data_V_7_38_ret, i8 %kernel_data_V_7_39_ret, i8 %kernel_data_V_7_40_ret, i8 %kernel_data_V_7_41_ret, i8 %kernel_data_V_7_42_ret, i8 %kernel_data_V_7_43_ret, i8 %kernel_data_V_7_44_ret, i8 %kernel_data_V_7_45_ret, i8 %kernel_data_V_7_46_ret, i8 %kernel_data_V_7_47_ret, i8 %kernel_data_V_7_48_ret, i8 %kernel_data_V_7_49_ret, i8 %kernel_data_V_7_50_ret, i8 %kernel_data_V_7_51_ret, i8 %kernel_data_V_7_52_ret, i8 %kernel_data_V_7_53_ret, i8 %kernel_data_V_7_54_ret, i8 %kernel_data_V_7_55_ret, i8 %kernel_data_V_7_56_ret, i8 %kernel_data_V_7_57_ret, i8 %kernel_data_V_7_58_ret, i8 %kernel_data_V_7_59_ret, i8 %kernel_data_V_7_60_ret, i8 %kernel_data_V_7_61_ret, i8 %kernel_data_V_7_62_ret, i8 %kernel_data_V_7_63_ret, i8 %kernel_data_V_7_64_ret, i8 %kernel_data_V_7_65_ret, i8 %kernel_data_V_7_66_ret, i8 %kernel_data_V_7_67_ret, i8 %kernel_data_V_7_68_ret, i8 %kernel_data_V_7_69_ret, i8 %kernel_data_V_7_70_ret, i8 %kernel_data_V_7_71_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="277" st_id="28" stage="11" lat="37">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed,config26_mult>.0.0.0.0.0.0.0.0.0"(i8 %kernel_data_V_7_0_ret, i8 %kernel_data_V_7_1_ret, i8 %kernel_data_V_7_2_ret, i8 %kernel_data_V_7_3_ret, i8 %kernel_data_V_7_4_ret, i8 %kernel_data_V_7_5_ret, i8 %kernel_data_V_7_6_ret, i8 %kernel_data_V_7_7_ret, i8 %kernel_data_V_7_8_ret, i8 %kernel_data_V_7_9_ret, i8 %kernel_data_V_7_10_ret, i8 %kernel_data_V_7_11_ret, i8 %kernel_data_V_7_12_ret, i8 %kernel_data_V_7_13_ret, i8 %kernel_data_V_7_14_ret, i8 %kernel_data_V_7_15_ret, i8 %kernel_data_V_7_16_ret, i8 %kernel_data_V_7_17_ret, i8 %kernel_data_V_7_18_ret, i8 %kernel_data_V_7_19_ret, i8 %kernel_data_V_7_20_ret, i8 %kernel_data_V_7_21_ret, i8 %kernel_data_V_7_22_ret, i8 %kernel_data_V_7_23_ret, i8 %kernel_data_V_7_24_ret, i8 %kernel_data_V_7_25_ret, i8 %kernel_data_V_7_26_ret, i8 %kernel_data_V_7_27_ret, i8 %kernel_data_V_7_28_ret, i8 %kernel_data_V_7_29_ret, i8 %kernel_data_V_7_30_ret, i8 %kernel_data_V_7_31_ret, i8 %kernel_data_V_7_32_ret, i8 %kernel_data_V_7_33_ret, i8 %kernel_data_V_7_34_ret, i8 %kernel_data_V_7_35_ret, i8 %kernel_data_V_7_36_ret, i8 %kernel_data_V_7_37_ret, i8 %kernel_data_V_7_38_ret, i8 %kernel_data_V_7_39_ret, i8 %kernel_data_V_7_40_ret, i8 %kernel_data_V_7_41_ret, i8 %kernel_data_V_7_42_ret, i8 %kernel_data_V_7_43_ret, i8 %kernel_data_V_7_44_ret, i8 %kernel_data_V_7_45_ret, i8 %kernel_data_V_7_46_ret, i8 %kernel_data_V_7_47_ret, i8 %kernel_data_V_7_48_ret, i8 %kernel_data_V_7_49_ret, i8 %kernel_data_V_7_50_ret, i8 %kernel_data_V_7_51_ret, i8 %kernel_data_V_7_52_ret, i8 %kernel_data_V_7_53_ret, i8 %kernel_data_V_7_54_ret, i8 %kernel_data_V_7_55_ret, i8 %kernel_data_V_7_56_ret, i8 %kernel_data_V_7_57_ret, i8 %kernel_data_V_7_58_ret, i8 %kernel_data_V_7_59_ret, i8 %kernel_data_V_7_60_ret, i8 %kernel_data_V_7_61_ret, i8 %kernel_data_V_7_62_ret, i8 %kernel_data_V_7_63_ret, i8 %kernel_data_V_7_64_ret, i8 %kernel_data_V_7_65_ret, i8 %kernel_data_V_7_66_ret, i8 %kernel_data_V_7_67_ret, i8 %kernel_data_V_7_68_ret, i8 %kernel_data_V_7_69_ret, i8 %kernel_data_V_7_70_ret, i8 %kernel_data_V_7_71_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="278" st_id="29" stage="10" lat="37">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed,config26_mult>.0.0.0.0.0.0.0.0.0"(i8 %kernel_data_V_7_0_ret, i8 %kernel_data_V_7_1_ret, i8 %kernel_data_V_7_2_ret, i8 %kernel_data_V_7_3_ret, i8 %kernel_data_V_7_4_ret, i8 %kernel_data_V_7_5_ret, i8 %kernel_data_V_7_6_ret, i8 %kernel_data_V_7_7_ret, i8 %kernel_data_V_7_8_ret, i8 %kernel_data_V_7_9_ret, i8 %kernel_data_V_7_10_ret, i8 %kernel_data_V_7_11_ret, i8 %kernel_data_V_7_12_ret, i8 %kernel_data_V_7_13_ret, i8 %kernel_data_V_7_14_ret, i8 %kernel_data_V_7_15_ret, i8 %kernel_data_V_7_16_ret, i8 %kernel_data_V_7_17_ret, i8 %kernel_data_V_7_18_ret, i8 %kernel_data_V_7_19_ret, i8 %kernel_data_V_7_20_ret, i8 %kernel_data_V_7_21_ret, i8 %kernel_data_V_7_22_ret, i8 %kernel_data_V_7_23_ret, i8 %kernel_data_V_7_24_ret, i8 %kernel_data_V_7_25_ret, i8 %kernel_data_V_7_26_ret, i8 %kernel_data_V_7_27_ret, i8 %kernel_data_V_7_28_ret, i8 %kernel_data_V_7_29_ret, i8 %kernel_data_V_7_30_ret, i8 %kernel_data_V_7_31_ret, i8 %kernel_data_V_7_32_ret, i8 %kernel_data_V_7_33_ret, i8 %kernel_data_V_7_34_ret, i8 %kernel_data_V_7_35_ret, i8 %kernel_data_V_7_36_ret, i8 %kernel_data_V_7_37_ret, i8 %kernel_data_V_7_38_ret, i8 %kernel_data_V_7_39_ret, i8 %kernel_data_V_7_40_ret, i8 %kernel_data_V_7_41_ret, i8 %kernel_data_V_7_42_ret, i8 %kernel_data_V_7_43_ret, i8 %kernel_data_V_7_44_ret, i8 %kernel_data_V_7_45_ret, i8 %kernel_data_V_7_46_ret, i8 %kernel_data_V_7_47_ret, i8 %kernel_data_V_7_48_ret, i8 %kernel_data_V_7_49_ret, i8 %kernel_data_V_7_50_ret, i8 %kernel_data_V_7_51_ret, i8 %kernel_data_V_7_52_ret, i8 %kernel_data_V_7_53_ret, i8 %kernel_data_V_7_54_ret, i8 %kernel_data_V_7_55_ret, i8 %kernel_data_V_7_56_ret, i8 %kernel_data_V_7_57_ret, i8 %kernel_data_V_7_58_ret, i8 %kernel_data_V_7_59_ret, i8 %kernel_data_V_7_60_ret, i8 %kernel_data_V_7_61_ret, i8 %kernel_data_V_7_62_ret, i8 %kernel_data_V_7_63_ret, i8 %kernel_data_V_7_64_ret, i8 %kernel_data_V_7_65_ret, i8 %kernel_data_V_7_66_ret, i8 %kernel_data_V_7_67_ret, i8 %kernel_data_V_7_68_ret, i8 %kernel_data_V_7_69_ret, i8 %kernel_data_V_7_70_ret, i8 %kernel_data_V_7_71_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="279" st_id="30" stage="9" lat="37">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed,config26_mult>.0.0.0.0.0.0.0.0.0"(i8 %kernel_data_V_7_0_ret, i8 %kernel_data_V_7_1_ret, i8 %kernel_data_V_7_2_ret, i8 %kernel_data_V_7_3_ret, i8 %kernel_data_V_7_4_ret, i8 %kernel_data_V_7_5_ret, i8 %kernel_data_V_7_6_ret, i8 %kernel_data_V_7_7_ret, i8 %kernel_data_V_7_8_ret, i8 %kernel_data_V_7_9_ret, i8 %kernel_data_V_7_10_ret, i8 %kernel_data_V_7_11_ret, i8 %kernel_data_V_7_12_ret, i8 %kernel_data_V_7_13_ret, i8 %kernel_data_V_7_14_ret, i8 %kernel_data_V_7_15_ret, i8 %kernel_data_V_7_16_ret, i8 %kernel_data_V_7_17_ret, i8 %kernel_data_V_7_18_ret, i8 %kernel_data_V_7_19_ret, i8 %kernel_data_V_7_20_ret, i8 %kernel_data_V_7_21_ret, i8 %kernel_data_V_7_22_ret, i8 %kernel_data_V_7_23_ret, i8 %kernel_data_V_7_24_ret, i8 %kernel_data_V_7_25_ret, i8 %kernel_data_V_7_26_ret, i8 %kernel_data_V_7_27_ret, i8 %kernel_data_V_7_28_ret, i8 %kernel_data_V_7_29_ret, i8 %kernel_data_V_7_30_ret, i8 %kernel_data_V_7_31_ret, i8 %kernel_data_V_7_32_ret, i8 %kernel_data_V_7_33_ret, i8 %kernel_data_V_7_34_ret, i8 %kernel_data_V_7_35_ret, i8 %kernel_data_V_7_36_ret, i8 %kernel_data_V_7_37_ret, i8 %kernel_data_V_7_38_ret, i8 %kernel_data_V_7_39_ret, i8 %kernel_data_V_7_40_ret, i8 %kernel_data_V_7_41_ret, i8 %kernel_data_V_7_42_ret, i8 %kernel_data_V_7_43_ret, i8 %kernel_data_V_7_44_ret, i8 %kernel_data_V_7_45_ret, i8 %kernel_data_V_7_46_ret, i8 %kernel_data_V_7_47_ret, i8 %kernel_data_V_7_48_ret, i8 %kernel_data_V_7_49_ret, i8 %kernel_data_V_7_50_ret, i8 %kernel_data_V_7_51_ret, i8 %kernel_data_V_7_52_ret, i8 %kernel_data_V_7_53_ret, i8 %kernel_data_V_7_54_ret, i8 %kernel_data_V_7_55_ret, i8 %kernel_data_V_7_56_ret, i8 %kernel_data_V_7_57_ret, i8 %kernel_data_V_7_58_ret, i8 %kernel_data_V_7_59_ret, i8 %kernel_data_V_7_60_ret, i8 %kernel_data_V_7_61_ret, i8 %kernel_data_V_7_62_ret, i8 %kernel_data_V_7_63_ret, i8 %kernel_data_V_7_64_ret, i8 %kernel_data_V_7_65_ret, i8 %kernel_data_V_7_66_ret, i8 %kernel_data_V_7_67_ret, i8 %kernel_data_V_7_68_ret, i8 %kernel_data_V_7_69_ret, i8 %kernel_data_V_7_70_ret, i8 %kernel_data_V_7_71_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="280" st_id="31" stage="8" lat="37">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed,config26_mult>.0.0.0.0.0.0.0.0.0"(i8 %kernel_data_V_7_0_ret, i8 %kernel_data_V_7_1_ret, i8 %kernel_data_V_7_2_ret, i8 %kernel_data_V_7_3_ret, i8 %kernel_data_V_7_4_ret, i8 %kernel_data_V_7_5_ret, i8 %kernel_data_V_7_6_ret, i8 %kernel_data_V_7_7_ret, i8 %kernel_data_V_7_8_ret, i8 %kernel_data_V_7_9_ret, i8 %kernel_data_V_7_10_ret, i8 %kernel_data_V_7_11_ret, i8 %kernel_data_V_7_12_ret, i8 %kernel_data_V_7_13_ret, i8 %kernel_data_V_7_14_ret, i8 %kernel_data_V_7_15_ret, i8 %kernel_data_V_7_16_ret, i8 %kernel_data_V_7_17_ret, i8 %kernel_data_V_7_18_ret, i8 %kernel_data_V_7_19_ret, i8 %kernel_data_V_7_20_ret, i8 %kernel_data_V_7_21_ret, i8 %kernel_data_V_7_22_ret, i8 %kernel_data_V_7_23_ret, i8 %kernel_data_V_7_24_ret, i8 %kernel_data_V_7_25_ret, i8 %kernel_data_V_7_26_ret, i8 %kernel_data_V_7_27_ret, i8 %kernel_data_V_7_28_ret, i8 %kernel_data_V_7_29_ret, i8 %kernel_data_V_7_30_ret, i8 %kernel_data_V_7_31_ret, i8 %kernel_data_V_7_32_ret, i8 %kernel_data_V_7_33_ret, i8 %kernel_data_V_7_34_ret, i8 %kernel_data_V_7_35_ret, i8 %kernel_data_V_7_36_ret, i8 %kernel_data_V_7_37_ret, i8 %kernel_data_V_7_38_ret, i8 %kernel_data_V_7_39_ret, i8 %kernel_data_V_7_40_ret, i8 %kernel_data_V_7_41_ret, i8 %kernel_data_V_7_42_ret, i8 %kernel_data_V_7_43_ret, i8 %kernel_data_V_7_44_ret, i8 %kernel_data_V_7_45_ret, i8 %kernel_data_V_7_46_ret, i8 %kernel_data_V_7_47_ret, i8 %kernel_data_V_7_48_ret, i8 %kernel_data_V_7_49_ret, i8 %kernel_data_V_7_50_ret, i8 %kernel_data_V_7_51_ret, i8 %kernel_data_V_7_52_ret, i8 %kernel_data_V_7_53_ret, i8 %kernel_data_V_7_54_ret, i8 %kernel_data_V_7_55_ret, i8 %kernel_data_V_7_56_ret, i8 %kernel_data_V_7_57_ret, i8 %kernel_data_V_7_58_ret, i8 %kernel_data_V_7_59_ret, i8 %kernel_data_V_7_60_ret, i8 %kernel_data_V_7_61_ret, i8 %kernel_data_V_7_62_ret, i8 %kernel_data_V_7_63_ret, i8 %kernel_data_V_7_64_ret, i8 %kernel_data_V_7_65_ret, i8 %kernel_data_V_7_66_ret, i8 %kernel_data_V_7_67_ret, i8 %kernel_data_V_7_68_ret, i8 %kernel_data_V_7_69_ret, i8 %kernel_data_V_7_70_ret, i8 %kernel_data_V_7_71_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="281" st_id="32" stage="7" lat="37">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed,config26_mult>.0.0.0.0.0.0.0.0.0"(i8 %kernel_data_V_7_0_ret, i8 %kernel_data_V_7_1_ret, i8 %kernel_data_V_7_2_ret, i8 %kernel_data_V_7_3_ret, i8 %kernel_data_V_7_4_ret, i8 %kernel_data_V_7_5_ret, i8 %kernel_data_V_7_6_ret, i8 %kernel_data_V_7_7_ret, i8 %kernel_data_V_7_8_ret, i8 %kernel_data_V_7_9_ret, i8 %kernel_data_V_7_10_ret, i8 %kernel_data_V_7_11_ret, i8 %kernel_data_V_7_12_ret, i8 %kernel_data_V_7_13_ret, i8 %kernel_data_V_7_14_ret, i8 %kernel_data_V_7_15_ret, i8 %kernel_data_V_7_16_ret, i8 %kernel_data_V_7_17_ret, i8 %kernel_data_V_7_18_ret, i8 %kernel_data_V_7_19_ret, i8 %kernel_data_V_7_20_ret, i8 %kernel_data_V_7_21_ret, i8 %kernel_data_V_7_22_ret, i8 %kernel_data_V_7_23_ret, i8 %kernel_data_V_7_24_ret, i8 %kernel_data_V_7_25_ret, i8 %kernel_data_V_7_26_ret, i8 %kernel_data_V_7_27_ret, i8 %kernel_data_V_7_28_ret, i8 %kernel_data_V_7_29_ret, i8 %kernel_data_V_7_30_ret, i8 %kernel_data_V_7_31_ret, i8 %kernel_data_V_7_32_ret, i8 %kernel_data_V_7_33_ret, i8 %kernel_data_V_7_34_ret, i8 %kernel_data_V_7_35_ret, i8 %kernel_data_V_7_36_ret, i8 %kernel_data_V_7_37_ret, i8 %kernel_data_V_7_38_ret, i8 %kernel_data_V_7_39_ret, i8 %kernel_data_V_7_40_ret, i8 %kernel_data_V_7_41_ret, i8 %kernel_data_V_7_42_ret, i8 %kernel_data_V_7_43_ret, i8 %kernel_data_V_7_44_ret, i8 %kernel_data_V_7_45_ret, i8 %kernel_data_V_7_46_ret, i8 %kernel_data_V_7_47_ret, i8 %kernel_data_V_7_48_ret, i8 %kernel_data_V_7_49_ret, i8 %kernel_data_V_7_50_ret, i8 %kernel_data_V_7_51_ret, i8 %kernel_data_V_7_52_ret, i8 %kernel_data_V_7_53_ret, i8 %kernel_data_V_7_54_ret, i8 %kernel_data_V_7_55_ret, i8 %kernel_data_V_7_56_ret, i8 %kernel_data_V_7_57_ret, i8 %kernel_data_V_7_58_ret, i8 %kernel_data_V_7_59_ret, i8 %kernel_data_V_7_60_ret, i8 %kernel_data_V_7_61_ret, i8 %kernel_data_V_7_62_ret, i8 %kernel_data_V_7_63_ret, i8 %kernel_data_V_7_64_ret, i8 %kernel_data_V_7_65_ret, i8 %kernel_data_V_7_66_ret, i8 %kernel_data_V_7_67_ret, i8 %kernel_data_V_7_68_ret, i8 %kernel_data_V_7_69_ret, i8 %kernel_data_V_7_70_ret, i8 %kernel_data_V_7_71_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="282" st_id="33" stage="6" lat="37">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed,config26_mult>.0.0.0.0.0.0.0.0.0"(i8 %kernel_data_V_7_0_ret, i8 %kernel_data_V_7_1_ret, i8 %kernel_data_V_7_2_ret, i8 %kernel_data_V_7_3_ret, i8 %kernel_data_V_7_4_ret, i8 %kernel_data_V_7_5_ret, i8 %kernel_data_V_7_6_ret, i8 %kernel_data_V_7_7_ret, i8 %kernel_data_V_7_8_ret, i8 %kernel_data_V_7_9_ret, i8 %kernel_data_V_7_10_ret, i8 %kernel_data_V_7_11_ret, i8 %kernel_data_V_7_12_ret, i8 %kernel_data_V_7_13_ret, i8 %kernel_data_V_7_14_ret, i8 %kernel_data_V_7_15_ret, i8 %kernel_data_V_7_16_ret, i8 %kernel_data_V_7_17_ret, i8 %kernel_data_V_7_18_ret, i8 %kernel_data_V_7_19_ret, i8 %kernel_data_V_7_20_ret, i8 %kernel_data_V_7_21_ret, i8 %kernel_data_V_7_22_ret, i8 %kernel_data_V_7_23_ret, i8 %kernel_data_V_7_24_ret, i8 %kernel_data_V_7_25_ret, i8 %kernel_data_V_7_26_ret, i8 %kernel_data_V_7_27_ret, i8 %kernel_data_V_7_28_ret, i8 %kernel_data_V_7_29_ret, i8 %kernel_data_V_7_30_ret, i8 %kernel_data_V_7_31_ret, i8 %kernel_data_V_7_32_ret, i8 %kernel_data_V_7_33_ret, i8 %kernel_data_V_7_34_ret, i8 %kernel_data_V_7_35_ret, i8 %kernel_data_V_7_36_ret, i8 %kernel_data_V_7_37_ret, i8 %kernel_data_V_7_38_ret, i8 %kernel_data_V_7_39_ret, i8 %kernel_data_V_7_40_ret, i8 %kernel_data_V_7_41_ret, i8 %kernel_data_V_7_42_ret, i8 %kernel_data_V_7_43_ret, i8 %kernel_data_V_7_44_ret, i8 %kernel_data_V_7_45_ret, i8 %kernel_data_V_7_46_ret, i8 %kernel_data_V_7_47_ret, i8 %kernel_data_V_7_48_ret, i8 %kernel_data_V_7_49_ret, i8 %kernel_data_V_7_50_ret, i8 %kernel_data_V_7_51_ret, i8 %kernel_data_V_7_52_ret, i8 %kernel_data_V_7_53_ret, i8 %kernel_data_V_7_54_ret, i8 %kernel_data_V_7_55_ret, i8 %kernel_data_V_7_56_ret, i8 %kernel_data_V_7_57_ret, i8 %kernel_data_V_7_58_ret, i8 %kernel_data_V_7_59_ret, i8 %kernel_data_V_7_60_ret, i8 %kernel_data_V_7_61_ret, i8 %kernel_data_V_7_62_ret, i8 %kernel_data_V_7_63_ret, i8 %kernel_data_V_7_64_ret, i8 %kernel_data_V_7_65_ret, i8 %kernel_data_V_7_66_ret, i8 %kernel_data_V_7_67_ret, i8 %kernel_data_V_7_68_ret, i8 %kernel_data_V_7_69_ret, i8 %kernel_data_V_7_70_ret, i8 %kernel_data_V_7_71_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="283" st_id="34" stage="5" lat="37">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed,config26_mult>.0.0.0.0.0.0.0.0.0"(i8 %kernel_data_V_7_0_ret, i8 %kernel_data_V_7_1_ret, i8 %kernel_data_V_7_2_ret, i8 %kernel_data_V_7_3_ret, i8 %kernel_data_V_7_4_ret, i8 %kernel_data_V_7_5_ret, i8 %kernel_data_V_7_6_ret, i8 %kernel_data_V_7_7_ret, i8 %kernel_data_V_7_8_ret, i8 %kernel_data_V_7_9_ret, i8 %kernel_data_V_7_10_ret, i8 %kernel_data_V_7_11_ret, i8 %kernel_data_V_7_12_ret, i8 %kernel_data_V_7_13_ret, i8 %kernel_data_V_7_14_ret, i8 %kernel_data_V_7_15_ret, i8 %kernel_data_V_7_16_ret, i8 %kernel_data_V_7_17_ret, i8 %kernel_data_V_7_18_ret, i8 %kernel_data_V_7_19_ret, i8 %kernel_data_V_7_20_ret, i8 %kernel_data_V_7_21_ret, i8 %kernel_data_V_7_22_ret, i8 %kernel_data_V_7_23_ret, i8 %kernel_data_V_7_24_ret, i8 %kernel_data_V_7_25_ret, i8 %kernel_data_V_7_26_ret, i8 %kernel_data_V_7_27_ret, i8 %kernel_data_V_7_28_ret, i8 %kernel_data_V_7_29_ret, i8 %kernel_data_V_7_30_ret, i8 %kernel_data_V_7_31_ret, i8 %kernel_data_V_7_32_ret, i8 %kernel_data_V_7_33_ret, i8 %kernel_data_V_7_34_ret, i8 %kernel_data_V_7_35_ret, i8 %kernel_data_V_7_36_ret, i8 %kernel_data_V_7_37_ret, i8 %kernel_data_V_7_38_ret, i8 %kernel_data_V_7_39_ret, i8 %kernel_data_V_7_40_ret, i8 %kernel_data_V_7_41_ret, i8 %kernel_data_V_7_42_ret, i8 %kernel_data_V_7_43_ret, i8 %kernel_data_V_7_44_ret, i8 %kernel_data_V_7_45_ret, i8 %kernel_data_V_7_46_ret, i8 %kernel_data_V_7_47_ret, i8 %kernel_data_V_7_48_ret, i8 %kernel_data_V_7_49_ret, i8 %kernel_data_V_7_50_ret, i8 %kernel_data_V_7_51_ret, i8 %kernel_data_V_7_52_ret, i8 %kernel_data_V_7_53_ret, i8 %kernel_data_V_7_54_ret, i8 %kernel_data_V_7_55_ret, i8 %kernel_data_V_7_56_ret, i8 %kernel_data_V_7_57_ret, i8 %kernel_data_V_7_58_ret, i8 %kernel_data_V_7_59_ret, i8 %kernel_data_V_7_60_ret, i8 %kernel_data_V_7_61_ret, i8 %kernel_data_V_7_62_ret, i8 %kernel_data_V_7_63_ret, i8 %kernel_data_V_7_64_ret, i8 %kernel_data_V_7_65_ret, i8 %kernel_data_V_7_66_ret, i8 %kernel_data_V_7_67_ret, i8 %kernel_data_V_7_68_ret, i8 %kernel_data_V_7_69_ret, i8 %kernel_data_V_7_70_ret, i8 %kernel_data_V_7_71_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="284" st_id="35" stage="4" lat="37">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed,config26_mult>.0.0.0.0.0.0.0.0.0"(i8 %kernel_data_V_7_0_ret, i8 %kernel_data_V_7_1_ret, i8 %kernel_data_V_7_2_ret, i8 %kernel_data_V_7_3_ret, i8 %kernel_data_V_7_4_ret, i8 %kernel_data_V_7_5_ret, i8 %kernel_data_V_7_6_ret, i8 %kernel_data_V_7_7_ret, i8 %kernel_data_V_7_8_ret, i8 %kernel_data_V_7_9_ret, i8 %kernel_data_V_7_10_ret, i8 %kernel_data_V_7_11_ret, i8 %kernel_data_V_7_12_ret, i8 %kernel_data_V_7_13_ret, i8 %kernel_data_V_7_14_ret, i8 %kernel_data_V_7_15_ret, i8 %kernel_data_V_7_16_ret, i8 %kernel_data_V_7_17_ret, i8 %kernel_data_V_7_18_ret, i8 %kernel_data_V_7_19_ret, i8 %kernel_data_V_7_20_ret, i8 %kernel_data_V_7_21_ret, i8 %kernel_data_V_7_22_ret, i8 %kernel_data_V_7_23_ret, i8 %kernel_data_V_7_24_ret, i8 %kernel_data_V_7_25_ret, i8 %kernel_data_V_7_26_ret, i8 %kernel_data_V_7_27_ret, i8 %kernel_data_V_7_28_ret, i8 %kernel_data_V_7_29_ret, i8 %kernel_data_V_7_30_ret, i8 %kernel_data_V_7_31_ret, i8 %kernel_data_V_7_32_ret, i8 %kernel_data_V_7_33_ret, i8 %kernel_data_V_7_34_ret, i8 %kernel_data_V_7_35_ret, i8 %kernel_data_V_7_36_ret, i8 %kernel_data_V_7_37_ret, i8 %kernel_data_V_7_38_ret, i8 %kernel_data_V_7_39_ret, i8 %kernel_data_V_7_40_ret, i8 %kernel_data_V_7_41_ret, i8 %kernel_data_V_7_42_ret, i8 %kernel_data_V_7_43_ret, i8 %kernel_data_V_7_44_ret, i8 %kernel_data_V_7_45_ret, i8 %kernel_data_V_7_46_ret, i8 %kernel_data_V_7_47_ret, i8 %kernel_data_V_7_48_ret, i8 %kernel_data_V_7_49_ret, i8 %kernel_data_V_7_50_ret, i8 %kernel_data_V_7_51_ret, i8 %kernel_data_V_7_52_ret, i8 %kernel_data_V_7_53_ret, i8 %kernel_data_V_7_54_ret, i8 %kernel_data_V_7_55_ret, i8 %kernel_data_V_7_56_ret, i8 %kernel_data_V_7_57_ret, i8 %kernel_data_V_7_58_ret, i8 %kernel_data_V_7_59_ret, i8 %kernel_data_V_7_60_ret, i8 %kernel_data_V_7_61_ret, i8 %kernel_data_V_7_62_ret, i8 %kernel_data_V_7_63_ret, i8 %kernel_data_V_7_64_ret, i8 %kernel_data_V_7_65_ret, i8 %kernel_data_V_7_66_ret, i8 %kernel_data_V_7_67_ret, i8 %kernel_data_V_7_68_ret, i8 %kernel_data_V_7_69_ret, i8 %kernel_data_V_7_70_ret, i8 %kernel_data_V_7_71_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="285" st_id="36" stage="3" lat="37">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed,config26_mult>.0.0.0.0.0.0.0.0.0"(i8 %kernel_data_V_7_0_ret, i8 %kernel_data_V_7_1_ret, i8 %kernel_data_V_7_2_ret, i8 %kernel_data_V_7_3_ret, i8 %kernel_data_V_7_4_ret, i8 %kernel_data_V_7_5_ret, i8 %kernel_data_V_7_6_ret, i8 %kernel_data_V_7_7_ret, i8 %kernel_data_V_7_8_ret, i8 %kernel_data_V_7_9_ret, i8 %kernel_data_V_7_10_ret, i8 %kernel_data_V_7_11_ret, i8 %kernel_data_V_7_12_ret, i8 %kernel_data_V_7_13_ret, i8 %kernel_data_V_7_14_ret, i8 %kernel_data_V_7_15_ret, i8 %kernel_data_V_7_16_ret, i8 %kernel_data_V_7_17_ret, i8 %kernel_data_V_7_18_ret, i8 %kernel_data_V_7_19_ret, i8 %kernel_data_V_7_20_ret, i8 %kernel_data_V_7_21_ret, i8 %kernel_data_V_7_22_ret, i8 %kernel_data_V_7_23_ret, i8 %kernel_data_V_7_24_ret, i8 %kernel_data_V_7_25_ret, i8 %kernel_data_V_7_26_ret, i8 %kernel_data_V_7_27_ret, i8 %kernel_data_V_7_28_ret, i8 %kernel_data_V_7_29_ret, i8 %kernel_data_V_7_30_ret, i8 %kernel_data_V_7_31_ret, i8 %kernel_data_V_7_32_ret, i8 %kernel_data_V_7_33_ret, i8 %kernel_data_V_7_34_ret, i8 %kernel_data_V_7_35_ret, i8 %kernel_data_V_7_36_ret, i8 %kernel_data_V_7_37_ret, i8 %kernel_data_V_7_38_ret, i8 %kernel_data_V_7_39_ret, i8 %kernel_data_V_7_40_ret, i8 %kernel_data_V_7_41_ret, i8 %kernel_data_V_7_42_ret, i8 %kernel_data_V_7_43_ret, i8 %kernel_data_V_7_44_ret, i8 %kernel_data_V_7_45_ret, i8 %kernel_data_V_7_46_ret, i8 %kernel_data_V_7_47_ret, i8 %kernel_data_V_7_48_ret, i8 %kernel_data_V_7_49_ret, i8 %kernel_data_V_7_50_ret, i8 %kernel_data_V_7_51_ret, i8 %kernel_data_V_7_52_ret, i8 %kernel_data_V_7_53_ret, i8 %kernel_data_V_7_54_ret, i8 %kernel_data_V_7_55_ret, i8 %kernel_data_V_7_56_ret, i8 %kernel_data_V_7_57_ret, i8 %kernel_data_V_7_58_ret, i8 %kernel_data_V_7_59_ret, i8 %kernel_data_V_7_60_ret, i8 %kernel_data_V_7_61_ret, i8 %kernel_data_V_7_62_ret, i8 %kernel_data_V_7_63_ret, i8 %kernel_data_V_7_64_ret, i8 %kernel_data_V_7_65_ret, i8 %kernel_data_V_7_66_ret, i8 %kernel_data_V_7_67_ret, i8 %kernel_data_V_7_68_ret, i8 %kernel_data_V_7_69_ret, i8 %kernel_data_V_7_70_ret, i8 %kernel_data_V_7_71_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="286" st_id="37" stage="2" lat="37">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed,config26_mult>.0.0.0.0.0.0.0.0.0"(i8 %kernel_data_V_7_0_ret, i8 %kernel_data_V_7_1_ret, i8 %kernel_data_V_7_2_ret, i8 %kernel_data_V_7_3_ret, i8 %kernel_data_V_7_4_ret, i8 %kernel_data_V_7_5_ret, i8 %kernel_data_V_7_6_ret, i8 %kernel_data_V_7_7_ret, i8 %kernel_data_V_7_8_ret, i8 %kernel_data_V_7_9_ret, i8 %kernel_data_V_7_10_ret, i8 %kernel_data_V_7_11_ret, i8 %kernel_data_V_7_12_ret, i8 %kernel_data_V_7_13_ret, i8 %kernel_data_V_7_14_ret, i8 %kernel_data_V_7_15_ret, i8 %kernel_data_V_7_16_ret, i8 %kernel_data_V_7_17_ret, i8 %kernel_data_V_7_18_ret, i8 %kernel_data_V_7_19_ret, i8 %kernel_data_V_7_20_ret, i8 %kernel_data_V_7_21_ret, i8 %kernel_data_V_7_22_ret, i8 %kernel_data_V_7_23_ret, i8 %kernel_data_V_7_24_ret, i8 %kernel_data_V_7_25_ret, i8 %kernel_data_V_7_26_ret, i8 %kernel_data_V_7_27_ret, i8 %kernel_data_V_7_28_ret, i8 %kernel_data_V_7_29_ret, i8 %kernel_data_V_7_30_ret, i8 %kernel_data_V_7_31_ret, i8 %kernel_data_V_7_32_ret, i8 %kernel_data_V_7_33_ret, i8 %kernel_data_V_7_34_ret, i8 %kernel_data_V_7_35_ret, i8 %kernel_data_V_7_36_ret, i8 %kernel_data_V_7_37_ret, i8 %kernel_data_V_7_38_ret, i8 %kernel_data_V_7_39_ret, i8 %kernel_data_V_7_40_ret, i8 %kernel_data_V_7_41_ret, i8 %kernel_data_V_7_42_ret, i8 %kernel_data_V_7_43_ret, i8 %kernel_data_V_7_44_ret, i8 %kernel_data_V_7_45_ret, i8 %kernel_data_V_7_46_ret, i8 %kernel_data_V_7_47_ret, i8 %kernel_data_V_7_48_ret, i8 %kernel_data_V_7_49_ret, i8 %kernel_data_V_7_50_ret, i8 %kernel_data_V_7_51_ret, i8 %kernel_data_V_7_52_ret, i8 %kernel_data_V_7_53_ret, i8 %kernel_data_V_7_54_ret, i8 %kernel_data_V_7_55_ret, i8 %kernel_data_V_7_56_ret, i8 %kernel_data_V_7_57_ret, i8 %kernel_data_V_7_58_ret, i8 %kernel_data_V_7_59_ret, i8 %kernel_data_V_7_60_ret, i8 %kernel_data_V_7_61_ret, i8 %kernel_data_V_7_62_ret, i8 %kernel_data_V_7_63_ret, i8 %kernel_data_V_7_64_ret, i8 %kernel_data_V_7_65_ret, i8 %kernel_data_V_7_66_ret, i8 %kernel_data_V_7_67_ret, i8 %kernel_data_V_7_68_ret, i8 %kernel_data_V_7_69_ret, i8 %kernel_data_V_7_70_ret, i8 %kernel_data_V_7_71_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="287" st_id="38" stage="1" lat="37">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed,config26_mult>.0.0.0.0.0.0.0.0.0"(i8 %kernel_data_V_7_0_ret, i8 %kernel_data_V_7_1_ret, i8 %kernel_data_V_7_2_ret, i8 %kernel_data_V_7_3_ret, i8 %kernel_data_V_7_4_ret, i8 %kernel_data_V_7_5_ret, i8 %kernel_data_V_7_6_ret, i8 %kernel_data_V_7_7_ret, i8 %kernel_data_V_7_8_ret, i8 %kernel_data_V_7_9_ret, i8 %kernel_data_V_7_10_ret, i8 %kernel_data_V_7_11_ret, i8 %kernel_data_V_7_12_ret, i8 %kernel_data_V_7_13_ret, i8 %kernel_data_V_7_14_ret, i8 %kernel_data_V_7_15_ret, i8 %kernel_data_V_7_16_ret, i8 %kernel_data_V_7_17_ret, i8 %kernel_data_V_7_18_ret, i8 %kernel_data_V_7_19_ret, i8 %kernel_data_V_7_20_ret, i8 %kernel_data_V_7_21_ret, i8 %kernel_data_V_7_22_ret, i8 %kernel_data_V_7_23_ret, i8 %kernel_data_V_7_24_ret, i8 %kernel_data_V_7_25_ret, i8 %kernel_data_V_7_26_ret, i8 %kernel_data_V_7_27_ret, i8 %kernel_data_V_7_28_ret, i8 %kernel_data_V_7_29_ret, i8 %kernel_data_V_7_30_ret, i8 %kernel_data_V_7_31_ret, i8 %kernel_data_V_7_32_ret, i8 %kernel_data_V_7_33_ret, i8 %kernel_data_V_7_34_ret, i8 %kernel_data_V_7_35_ret, i8 %kernel_data_V_7_36_ret, i8 %kernel_data_V_7_37_ret, i8 %kernel_data_V_7_38_ret, i8 %kernel_data_V_7_39_ret, i8 %kernel_data_V_7_40_ret, i8 %kernel_data_V_7_41_ret, i8 %kernel_data_V_7_42_ret, i8 %kernel_data_V_7_43_ret, i8 %kernel_data_V_7_44_ret, i8 %kernel_data_V_7_45_ret, i8 %kernel_data_V_7_46_ret, i8 %kernel_data_V_7_47_ret, i8 %kernel_data_V_7_48_ret, i8 %kernel_data_V_7_49_ret, i8 %kernel_data_V_7_50_ret, i8 %kernel_data_V_7_51_ret, i8 %kernel_data_V_7_52_ret, i8 %kernel_data_V_7_53_ret, i8 %kernel_data_V_7_54_ret, i8 %kernel_data_V_7_55_ret, i8 %kernel_data_V_7_56_ret, i8 %kernel_data_V_7_57_ret, i8 %kernel_data_V_7_58_ret, i8 %kernel_data_V_7_59_ret, i8 %kernel_data_V_7_60_ret, i8 %kernel_data_V_7_61_ret, i8 %kernel_data_V_7_62_ret, i8 %kernel_data_V_7_63_ret, i8 %kernel_data_V_7_64_ret, i8 %kernel_data_V_7_65_ret, i8 %kernel_data_V_7_66_ret, i8 %kernel_data_V_7_67_ret, i8 %kernel_data_V_7_68_ret, i8 %kernel_data_V_7_69_ret, i8 %kernel_data_V_7_70_ret, i8 %kernel_data_V_7_71_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="288" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="64">
<![CDATA[
:1  %tmp_data_0_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="tmp_data_0_V"/></StgValue>
</operation>

<operation id="289" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="64">
<![CDATA[
:2  %tmp_data_1_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="tmp_data_1_V"/></StgValue>
</operation>

<operation id="290" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="64">
<![CDATA[
:3  %tmp_data_2_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 2

]]></Node>
<StgValue><ssdm name="tmp_data_2_V"/></StgValue>
</operation>

<operation id="291" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="64">
<![CDATA[
:4  %tmp_data_3_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 3

]]></Node>
<StgValue><ssdm name="tmp_data_3_V"/></StgValue>
</operation>

<operation id="292" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="64">
<![CDATA[
:5  %tmp_data_4_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 4

]]></Node>
<StgValue><ssdm name="tmp_data_4_V"/></StgValue>
</operation>

<operation id="293" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="64">
<![CDATA[
:6  %tmp_data_5_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 5

]]></Node>
<StgValue><ssdm name="tmp_data_5_V"/></StgValue>
</operation>

<operation id="294" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="64">
<![CDATA[
:7  %tmp_data_6_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 6

]]></Node>
<StgValue><ssdm name="tmp_data_6_V"/></StgValue>
</operation>

<operation id="295" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="64">
<![CDATA[
:8  %tmp_data_7_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 7

]]></Node>
<StgValue><ssdm name="tmp_data_7_V"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="296" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecInterface(i8* %res_stream_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1340, i32 0, i32 0, [1 x i8]* @p_str1341, [1 x i8]* @p_str1342, [1 x i8]* @p_str1343, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1344, [1 x i8]* @p_str1345)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="297" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecInterface(i8* %res_stream_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1347, i32 0, i32 0, [1 x i8]* @p_str1348, [1 x i8]* @p_str1349, [1 x i8]* @p_str1350, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1351, [1 x i8]* @p_str1352)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="298" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecInterface(i8* %res_stream_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1354, i32 0, i32 0, [1 x i8]* @p_str1355, [1 x i8]* @p_str1356, [1 x i8]* @p_str1357, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1358, [1 x i8]* @p_str1359)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="299" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecInterface(i8* %res_stream_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1361, i32 0, i32 0, [1 x i8]* @p_str1362, [1 x i8]* @p_str1363, [1 x i8]* @p_str1364, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1365, [1 x i8]* @p_str1366)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="300" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:4  call void (...)* @_ssdm_op_SpecInterface(i8* %res_stream_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1368, i32 0, i32 0, [1 x i8]* @p_str1369, [1 x i8]* @p_str1370, [1 x i8]* @p_str1371, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1372, [1 x i8]* @p_str1373)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="301" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:5  call void (...)* @_ssdm_op_SpecInterface(i8* %res_stream_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1375, i32 0, i32 0, [1 x i8]* @p_str1376, [1 x i8]* @p_str1377, [1 x i8]* @p_str1378, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1379, [1 x i8]* @p_str1380)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="302" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:6  call void (...)* @_ssdm_op_SpecInterface(i8* %res_stream_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1382, i32 0, i32 0, [1 x i8]* @p_str1383, [1 x i8]* @p_str1384, [1 x i8]* @p_str1385, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1386, [1 x i8]* @p_str1387)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="303" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:7  call void (...)* @_ssdm_op_SpecInterface(i8* %res_stream_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1389, i32 0, i32 0, [1 x i8]* @p_str1390, [1 x i8]* @p_str1391, [1 x i8]* @p_str1392, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1393, [1 x i8]* @p_str1394)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="304" st_id="39" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8">
<![CDATA[
:9  call void @_ssdm_op_Write.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P(i8* %res_stream_V_data_0_V, i8* %res_stream_V_data_1_V, i8* %res_stream_V_data_2_V, i8* %res_stream_V_data_3_V, i8* %res_stream_V_data_4_V, i8* %res_stream_V_data_5_V, i8* %res_stream_V_data_6_V, i8* %res_stream_V_data_7_V, i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="305" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge22

]]></Node>
<StgValue><ssdm name="br_ln310"/></StgValue>
</operation>

<operation id="306" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="307" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln325"/></StgValue>
</operation>

<operation id="308" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln330"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
