
youlostit-ble.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004ac0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ac  08004c50  08004c50  00005c50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004cfc  08004cfc  000061c0  2**0
                  CONTENTS
  4 .ARM          00000008  08004cfc  08004cfc  00005cfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004d04  08004d04  000061c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004d04  08004d04  00005d04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004d08  08004d08  00005d08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001c0  20000000  08004d0c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000304  200001c0  08004ecc  000061c0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004c4  08004ecc  000064c4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000061c0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a993  00000000  00000000  000061f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001fcf  00000000  00000000  00010b83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009b8  00000000  00000000  00012b58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000734  00000000  00000000  00013510  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000277a0  00000000  00000000  00013c44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b02f  00000000  00000000  0003b3e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f1657  00000000  00000000  00046413  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00137a6a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e30  00000000  00000000  00137ab0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000096  00000000  00000000  0013a8e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001c0 	.word	0x200001c0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004c38 	.word	0x08004c38

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001c4 	.word	0x200001c4
 80001cc:	08004c38 	.word	0x08004c38

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	@ 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_d2uiz>:
 80005e8:	004a      	lsls	r2, r1, #1
 80005ea:	d211      	bcs.n	8000610 <__aeabi_d2uiz+0x28>
 80005ec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80005f0:	d211      	bcs.n	8000616 <__aeabi_d2uiz+0x2e>
 80005f2:	d50d      	bpl.n	8000610 <__aeabi_d2uiz+0x28>
 80005f4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80005f8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80005fc:	d40e      	bmi.n	800061c <__aeabi_d2uiz+0x34>
 80005fe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000602:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000606:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800060a:	fa23 f002 	lsr.w	r0, r3, r2
 800060e:	4770      	bx	lr
 8000610:	f04f 0000 	mov.w	r0, #0
 8000614:	4770      	bx	lr
 8000616:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800061a:	d102      	bne.n	8000622 <__aeabi_d2uiz+0x3a>
 800061c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000620:	4770      	bx	lr
 8000622:	f04f 0000 	mov.w	r0, #0
 8000626:	4770      	bx	lr

08000628 <ble_init>:
 int16_t connectionHandler[2] = {-1, -1}; // Little Endian Format for connection handler
 
 /**
  * Initializes the BLE module with appropriate settings
  */
 void ble_init(){
 8000628:	b580      	push	{r7, lr}
 800062a:	b084      	sub	sp, #16
 800062c:	af02      	add	r7, sp, #8
	 //fetching the reset event
	 rxEvent=(uint8_t*)malloc(EVENT_STARTUP_SIZE);
 800062e:	2006      	movs	r0, #6
 8000630:	f003 fb56 	bl	8003ce0 <malloc>
 8000634:	4603      	mov	r3, r0
 8000636:	461a      	mov	r2, r3
 8000638:	4b70      	ldr	r3, [pc, #448]	@ (80007fc <ble_init+0x1d4>)
 800063a:	601a      	str	r2, [r3, #0]
	 int res;
 
	 while(!dataAvailable);
 800063c:	bf00      	nop
 800063e:	4b70      	ldr	r3, [pc, #448]	@ (8000800 <ble_init+0x1d8>)
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	2b00      	cmp	r3, #0
 8000644:	d0fb      	beq.n	800063e <ble_init+0x16>
	 res=fetchBleEvent(rxEvent,EVENT_STARTUP_SIZE);
 8000646:	4b6d      	ldr	r3, [pc, #436]	@ (80007fc <ble_init+0x1d4>)
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	2106      	movs	r1, #6
 800064c:	4618      	mov	r0, r3
 800064e:	f000 f905 	bl	800085c <fetchBleEvent>
 8000652:	6078      	str	r0, [r7, #4]
 
	 if(res==BLE_OK){
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	2b00      	cmp	r3, #0
 8000658:	d111      	bne.n	800067e <ble_init+0x56>
	 res=checkEventResp(rxEvent,EVENT_STATUP_DATA,EVENT_STARTUP_SIZE);
 800065a:	4b68      	ldr	r3, [pc, #416]	@ (80007fc <ble_init+0x1d4>)
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	2206      	movs	r2, #6
 8000660:	4968      	ldr	r1, [pc, #416]	@ (8000804 <ble_init+0x1dc>)
 8000662:	4618      	mov	r0, r3
 8000664:	f000 f984 	bl	8000970 <checkEventResp>
 8000668:	6078      	str	r0, [r7, #4]
	 if(res==BLE_OK){
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	2b00      	cmp	r3, #0
 800066e:	d106      	bne.n	800067e <ble_init+0x56>
		stackInitCompleteFlag|=0x01;
 8000670:	4b65      	ldr	r3, [pc, #404]	@ (8000808 <ble_init+0x1e0>)
 8000672:	881b      	ldrh	r3, [r3, #0]
 8000674:	f043 0301 	orr.w	r3, r3, #1
 8000678:	b29a      	uxth	r2, r3
 800067a:	4b63      	ldr	r3, [pc, #396]	@ (8000808 <ble_init+0x1e0>)
 800067c:	801a      	strh	r2, [r3, #0]
	 }
	 }
	 HAL_Delay(10);
 800067e:	200a      	movs	r0, #10
 8000680:	f001 fc30 	bl	8001ee4 <HAL_Delay>
	 free(rxEvent);
 8000684:	4b5d      	ldr	r3, [pc, #372]	@ (80007fc <ble_init+0x1d4>)
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	4618      	mov	r0, r3
 800068a:	f003 fb31 	bl	8003cf0 <free>
 
	 //INIT GATT
	 if(BLE_command(ACI_GATT_INIT,sizeof(ACI_GATT_INIT),ACI_GATT_INIT_COMPLETE,sizeof(ACI_GATT_INIT_COMPLETE),0)==BLE_OK){
 800068e:	2300      	movs	r3, #0
 8000690:	9300      	str	r3, [sp, #0]
 8000692:	2307      	movs	r3, #7
 8000694:	4a5d      	ldr	r2, [pc, #372]	@ (800080c <ble_init+0x1e4>)
 8000696:	2104      	movs	r1, #4
 8000698:	485d      	ldr	r0, [pc, #372]	@ (8000810 <ble_init+0x1e8>)
 800069a:	f000 fa9f 	bl	8000bdc <BLE_command>
 800069e:	4603      	mov	r3, r0
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d106      	bne.n	80006b2 <ble_init+0x8a>
		stackInitCompleteFlag|=0x02;
 80006a4:	4b58      	ldr	r3, [pc, #352]	@ (8000808 <ble_init+0x1e0>)
 80006a6:	881b      	ldrh	r3, [r3, #0]
 80006a8:	f043 0302 	orr.w	r3, r3, #2
 80006ac:	b29a      	uxth	r2, r3
 80006ae:	4b56      	ldr	r3, [pc, #344]	@ (8000808 <ble_init+0x1e0>)
 80006b0:	801a      	strh	r2, [r3, #0]
	 }
	 free(rxEvent);
 80006b2:	4b52      	ldr	r3, [pc, #328]	@ (80007fc <ble_init+0x1d4>)
 80006b4:	681b      	ldr	r3, [r3, #0]
 80006b6:	4618      	mov	r0, r3
 80006b8:	f003 fb1a 	bl	8003cf0 <free>
 
	 //INIT GAP, actually the handle that i get is a GATT handle of a service, will change the name later
	 if(BLE_command(ACI_GAP_INIT,sizeof(ACI_GAP_INIT),ACI_GAP_INIT_COMPLETE,sizeof(ACI_GAP_INIT_COMPLETE),3)==BLE_OK){
 80006bc:	2303      	movs	r3, #3
 80006be:	9300      	str	r3, [sp, #0]
 80006c0:	2307      	movs	r3, #7
 80006c2:	4a54      	ldr	r2, [pc, #336]	@ (8000814 <ble_init+0x1ec>)
 80006c4:	2107      	movs	r1, #7
 80006c6:	4854      	ldr	r0, [pc, #336]	@ (8000818 <ble_init+0x1f0>)
 80006c8:	f000 fa88 	bl	8000bdc <BLE_command>
 80006cc:	4603      	mov	r3, r0
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d11b      	bne.n	800070a <ble_init+0xe2>
		stackInitCompleteFlag|=0x04;
 80006d2:	4b4d      	ldr	r3, [pc, #308]	@ (8000808 <ble_init+0x1e0>)
 80006d4:	881b      	ldrh	r3, [r3, #0]
 80006d6:	f043 0304 	orr.w	r3, r3, #4
 80006da:	b29a      	uxth	r2, r3
 80006dc:	4b4a      	ldr	r3, [pc, #296]	@ (8000808 <ble_init+0x1e0>)
 80006de:	801a      	strh	r2, [r3, #0]
		memcpy(GAP_SERVICE_HANDLE,rxEvent+7,2);
 80006e0:	4b46      	ldr	r3, [pc, #280]	@ (80007fc <ble_init+0x1d4>)
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	3307      	adds	r3, #7
 80006e6:	881b      	ldrh	r3, [r3, #0]
 80006e8:	b29a      	uxth	r2, r3
 80006ea:	4b4c      	ldr	r3, [pc, #304]	@ (800081c <ble_init+0x1f4>)
 80006ec:	801a      	strh	r2, [r3, #0]
		memcpy(GAP_CHAR_NAME_HANDLE,rxEvent+9,2);
 80006ee:	4b43      	ldr	r3, [pc, #268]	@ (80007fc <ble_init+0x1d4>)
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	3309      	adds	r3, #9
 80006f4:	881b      	ldrh	r3, [r3, #0]
 80006f6:	b29a      	uxth	r2, r3
 80006f8:	4b49      	ldr	r3, [pc, #292]	@ (8000820 <ble_init+0x1f8>)
 80006fa:	801a      	strh	r2, [r3, #0]
		memcpy(GAP_CHAR_APP_HANDLE,rxEvent+11,2);
 80006fc:	4b3f      	ldr	r3, [pc, #252]	@ (80007fc <ble_init+0x1d4>)
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	330b      	adds	r3, #11
 8000702:	881b      	ldrh	r3, [r3, #0]
 8000704:	b29a      	uxth	r2, r3
 8000706:	4b47      	ldr	r3, [pc, #284]	@ (8000824 <ble_init+0x1fc>)
 8000708:	801a      	strh	r2, [r3, #0]
	 }
	 free(rxEvent);
 800070a:	4b3c      	ldr	r3, [pc, #240]	@ (80007fc <ble_init+0x1d4>)
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	4618      	mov	r0, r3
 8000710:	f003 faee 	bl	8003cf0 <free>
 
	 //SET THE NAME OF THE BOARD IN THE SERVICE CREATED AUTOMATICALLY
	 updateCharValue(GAP_SERVICE_HANDLE,GAP_CHAR_NAME_HANDLE,0,sizeof(deviceName),deviceName);
 8000714:	4b44      	ldr	r3, [pc, #272]	@ (8000828 <ble_init+0x200>)
 8000716:	9300      	str	r3, [sp, #0]
 8000718:	2307      	movs	r3, #7
 800071a:	2200      	movs	r2, #0
 800071c:	4940      	ldr	r1, [pc, #256]	@ (8000820 <ble_init+0x1f8>)
 800071e:	483f      	ldr	r0, [pc, #252]	@ (800081c <ble_init+0x1f4>)
 8000720:	f000 fb22 	bl	8000d68 <updateCharValue>
	 stackInitCompleteFlag|=0x08;
 8000724:	4b38      	ldr	r3, [pc, #224]	@ (8000808 <ble_init+0x1e0>)
 8000726:	881b      	ldrh	r3, [r3, #0]
 8000728:	f043 0308 	orr.w	r3, r3, #8
 800072c:	b29a      	uxth	r2, r3
 800072e:	4b36      	ldr	r3, [pc, #216]	@ (8000808 <ble_init+0x1e0>)
 8000730:	801a      	strh	r2, [r3, #0]
	 free(rxEvent);
 8000732:	4b32      	ldr	r3, [pc, #200]	@ (80007fc <ble_init+0x1d4>)
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	4618      	mov	r0, r3
 8000738:	f003 fada 	bl	8003cf0 <free>
 
	 //INIT AUTH
	 if(BLE_command(ACI_GAP_SET_AUTH,sizeof(ACI_GAP_SET_AUTH),ACI_GAP_SET_AUTH_RESP,sizeof(ACI_GAP_SET_AUTH_RESP),0)==BLE_OK){
 800073c:	2300      	movs	r3, #0
 800073e:	9300      	str	r3, [sp, #0]
 8000740:	2307      	movs	r3, #7
 8000742:	4a3a      	ldr	r2, [pc, #232]	@ (800082c <ble_init+0x204>)
 8000744:	2110      	movs	r1, #16
 8000746:	483a      	ldr	r0, [pc, #232]	@ (8000830 <ble_init+0x208>)
 8000748:	f000 fa48 	bl	8000bdc <BLE_command>
 800074c:	4603      	mov	r3, r0
 800074e:	2b00      	cmp	r3, #0
 8000750:	d106      	bne.n	8000760 <ble_init+0x138>
		stackInitCompleteFlag|=0x10;
 8000752:	4b2d      	ldr	r3, [pc, #180]	@ (8000808 <ble_init+0x1e0>)
 8000754:	881b      	ldrh	r3, [r3, #0]
 8000756:	f043 0310 	orr.w	r3, r3, #16
 800075a:	b29a      	uxth	r2, r3
 800075c:	4b2a      	ldr	r3, [pc, #168]	@ (8000808 <ble_init+0x1e0>)
 800075e:	801a      	strh	r2, [r3, #0]
	 }
	 free(rxEvent);
 8000760:	4b26      	ldr	r3, [pc, #152]	@ (80007fc <ble_init+0x1d4>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	4618      	mov	r0, r3
 8000766:	f003 fac3 	bl	8003cf0 <free>
 
	 //SET_TX_LEVEL
	 if(BLE_command(ACI_HAL_SET_TX_POWER_LEVEL,sizeof(ACI_HAL_SET_TX_POWER_LEVEL),ACI_HAL_SET_TX_POWER_LEVEL_COMPLETE,sizeof(ACI_HAL_SET_TX_POWER_LEVEL_COMPLETE),0)==BLE_OK){
 800076a:	2300      	movs	r3, #0
 800076c:	9300      	str	r3, [sp, #0]
 800076e:	2307      	movs	r3, #7
 8000770:	4a30      	ldr	r2, [pc, #192]	@ (8000834 <ble_init+0x20c>)
 8000772:	2106      	movs	r1, #6
 8000774:	4830      	ldr	r0, [pc, #192]	@ (8000838 <ble_init+0x210>)
 8000776:	f000 fa31 	bl	8000bdc <BLE_command>
 800077a:	4603      	mov	r3, r0
 800077c:	2b00      	cmp	r3, #0
 800077e:	d106      	bne.n	800078e <ble_init+0x166>
		stackInitCompleteFlag|=0x20;
 8000780:	4b21      	ldr	r3, [pc, #132]	@ (8000808 <ble_init+0x1e0>)
 8000782:	881b      	ldrh	r3, [r3, #0]
 8000784:	f043 0320 	orr.w	r3, r3, #32
 8000788:	b29a      	uxth	r2, r3
 800078a:	4b1f      	ldr	r3, [pc, #124]	@ (8000808 <ble_init+0x1e0>)
 800078c:	801a      	strh	r2, [r3, #0]
	 }
	 free(rxEvent);
 800078e:	4b1b      	ldr	r3, [pc, #108]	@ (80007fc <ble_init+0x1d4>)
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	4618      	mov	r0, r3
 8000794:	f003 faac 	bl	8003cf0 <free>
 
	 //SET SCAN RESPONSE DATA
	 if(BLE_command(HCI_LE_SET_SCAN_RESPONSE_DATA,sizeof(HCI_LE_SET_SCAN_RESPONSE_DATA),HCI_LE_SET_SCAN_RESPONSE_DATA_COMPLETE,sizeof(HCI_LE_SET_SCAN_RESPONSE_DATA_COMPLETE),0)==BLE_OK){
 8000798:	2300      	movs	r3, #0
 800079a:	9300      	str	r3, [sp, #0]
 800079c:	2307      	movs	r3, #7
 800079e:	4a27      	ldr	r2, [pc, #156]	@ (800083c <ble_init+0x214>)
 80007a0:	2124      	movs	r1, #36	@ 0x24
 80007a2:	4827      	ldr	r0, [pc, #156]	@ (8000840 <ble_init+0x218>)
 80007a4:	f000 fa1a 	bl	8000bdc <BLE_command>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d106      	bne.n	80007bc <ble_init+0x194>
		stackInitCompleteFlag|=0x40;
 80007ae:	4b16      	ldr	r3, [pc, #88]	@ (8000808 <ble_init+0x1e0>)
 80007b0:	881b      	ldrh	r3, [r3, #0]
 80007b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80007b6:	b29a      	uxth	r2, r3
 80007b8:	4b13      	ldr	r3, [pc, #76]	@ (8000808 <ble_init+0x1e0>)
 80007ba:	801a      	strh	r2, [r3, #0]
	 }
	 free(rxEvent);
 80007bc:	4b0f      	ldr	r3, [pc, #60]	@ (80007fc <ble_init+0x1d4>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	4618      	mov	r0, r3
 80007c2:	f003 fa95 	bl	8003cf0 <free>
 
	 //This will start the advertisment,
	 setConnectable();
 80007c6:	f000 f989 	bl	8000adc <setConnectable>
 
	 //add the nordic UART service
	 addService(UUID_NORDIC_UART_SERVICE,NORDIC_UART_SERVICE_HANDLE,SET_ATTRIBUTES(7)); //SET_ATTRIBUTES(1+2+3*2+3+3));//1 atribute service +2 attribute char readable+3*(2 NOTIFYABLE READABLE charachteristics)
 80007ca:	2207      	movs	r2, #7
 80007cc:	491d      	ldr	r1, [pc, #116]	@ (8000844 <ble_init+0x21c>)
 80007ce:	481e      	ldr	r0, [pc, #120]	@ (8000848 <ble_init+0x220>)
 80007d0:	f000 fa50 	bl	8000c74 <addService>
 
	 //add the nordic UART charachteristics
	 addCharacteristic(UUID_CHAR_READ,READ_CHAR_HANDLE,NORDIC_UART_SERVICE_HANDLE,SET_CONTENT_LENGTH(20),NOTIFIBLE);
 80007d4:	2310      	movs	r3, #16
 80007d6:	9300      	str	r3, [sp, #0]
 80007d8:	2314      	movs	r3, #20
 80007da:	4a1a      	ldr	r2, [pc, #104]	@ (8000844 <ble_init+0x21c>)
 80007dc:	491b      	ldr	r1, [pc, #108]	@ (800084c <ble_init+0x224>)
 80007de:	481c      	ldr	r0, [pc, #112]	@ (8000850 <ble_init+0x228>)
 80007e0:	f000 fa80 	bl	8000ce4 <addCharacteristic>
	 addCharacteristic(UUID_CHAR_WRITE,WRITE_CHAR_HANDLE,NORDIC_UART_SERVICE_HANDLE,SET_CONTENT_LENGTH(20),WRITABLE);
 80007e4:	2304      	movs	r3, #4
 80007e6:	9300      	str	r3, [sp, #0]
 80007e8:	2314      	movs	r3, #20
 80007ea:	4a16      	ldr	r2, [pc, #88]	@ (8000844 <ble_init+0x21c>)
 80007ec:	4919      	ldr	r1, [pc, #100]	@ (8000854 <ble_init+0x22c>)
 80007ee:	481a      	ldr	r0, [pc, #104]	@ (8000858 <ble_init+0x230>)
 80007f0:	f000 fa78 	bl	8000ce4 <addCharacteristic>
 
	 if(stackInitCompleteFlag==255){
	   //turn on led blue if everything was fine
	 //  HAL_GPIO_WritePin(CPU_LED_GPIO_Port,CPU_LED_Pin,GPIO_PIN_SET);
	 }
	 return;
 80007f4:	bf00      	nop
 }
 80007f6:	3708      	adds	r7, #8
 80007f8:	46bd      	mov	sp, r7
 80007fa:	bd80      	pop	{r7, pc}
 80007fc:	200002f4 	.word	0x200002f4
 8000800:	20000308 	.word	0x20000308
 8000804:	20000000 	.word	0x20000000
 8000808:	200002f2 	.word	0x200002f2
 800080c:	2000000c 	.word	0x2000000c
 8000810:	20000008 	.word	0x20000008
 8000814:	2000001c 	.word	0x2000001c
 8000818:	20000014 	.word	0x20000014
 800081c:	200001dc 	.word	0x200001dc
 8000820:	200001e0 	.word	0x200001e0
 8000824:	200001e4 	.word	0x200001e4
 8000828:	20000114 	.word	0x20000114
 800082c:	20000034 	.word	0x20000034
 8000830:	20000024 	.word	0x20000024
 8000834:	20000044 	.word	0x20000044
 8000838:	2000003c 	.word	0x2000003c
 800083c:	20000070 	.word	0x20000070
 8000840:	2000004c 	.word	0x2000004c
 8000844:	200002e8 	.word	0x200002e8
 8000848:	2000011c 	.word	0x2000011c
 800084c:	200002f0 	.word	0x200002f0
 8000850:	2000013c 	.word	0x2000013c
 8000854:	200002ec 	.word	0x200002ec
 8000858:	2000012c 	.word	0x2000012c

0800085c <fetchBleEvent>:
	  if(BLE_command(ACI_HAL_SET_STANDBY,sizeof(ACI_HAL_SET_STANDBY),ACI_HAL_SET_STANDBY_COMPLETE,sizeof(ACI_HAL_SET_STANDBY_COMPLETE),0)==BLE_OK){
	  }
	  free(rxEvent);
 }
 
 int fetchBleEvent(uint8_t *container, int size){
 800085c:	b580      	push	{r7, lr}
 800085e:	b08c      	sub	sp, #48	@ 0x30
 8000860:	af02      	add	r7, sp, #8
 8000862:	6078      	str	r0, [r7, #4]
 8000864:	6039      	str	r1, [r7, #0]
 
   uint8_t master_header[]={0x0b,0x00,0x00,0x00,0x00};
 8000866:	4a3d      	ldr	r2, [pc, #244]	@ (800095c <fetchBleEvent+0x100>)
 8000868:	f107 0318 	add.w	r3, r7, #24
 800086c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000870:	6018      	str	r0, [r3, #0]
 8000872:	3304      	adds	r3, #4
 8000874:	7019      	strb	r1, [r3, #0]
   uint8_t slave_header[5];
 
   //Wait until it is available an event coming from the BLE module (GPIO PIN COULD CHANGE ACCORDING TO THE BOARD)
   if(HAL_GPIO_ReadPin(BLE_INT_GPIO_Port,BLE_INT_Pin)){
 8000876:	2140      	movs	r1, #64	@ 0x40
 8000878:	4839      	ldr	r0, [pc, #228]	@ (8000960 <fetchBleEvent+0x104>)
 800087a:	f001 fe13 	bl	80024a4 <HAL_GPIO_ReadPin>
 800087e:	4603      	mov	r3, r0
 8000880:	2b00      	cmp	r3, #0
 8000882:	d065      	beq.n	8000950 <fetchBleEvent+0xf4>
 
   HAL_Delay(5);
 8000884:	2005      	movs	r0, #5
 8000886:	f001 fb2d 	bl	8001ee4 <HAL_Delay>
   //PIN_CS of SPI2 LOW
   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,0);
 800088a:	2200      	movs	r2, #0
 800088c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000890:	4834      	ldr	r0, [pc, #208]	@ (8000964 <fetchBleEvent+0x108>)
 8000892:	f001 fe1f 	bl	80024d4 <HAL_GPIO_WritePin>
 
   //SPI2 in this case, it could change according to the board
   //we send a byte containing a request of reading followed by 4 dummy bytes
   HAL_SPI_TransmitReceive(&hspi3,master_header,slave_header,5,1);
 8000896:	f107 0210 	add.w	r2, r7, #16
 800089a:	f107 0118 	add.w	r1, r7, #24
 800089e:	2301      	movs	r3, #1
 80008a0:	9300      	str	r3, [sp, #0]
 80008a2:	2305      	movs	r3, #5
 80008a4:	4830      	ldr	r0, [pc, #192]	@ (8000968 <fetchBleEvent+0x10c>)
 80008a6:	f002 fe95 	bl	80035d4 <HAL_SPI_TransmitReceive>
   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
 80008aa:	2201      	movs	r2, #1
 80008ac:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008b0:	482c      	ldr	r0, [pc, #176]	@ (8000964 <fetchBleEvent+0x108>)
 80008b2:	f001 fe0f 	bl	80024d4 <HAL_GPIO_WritePin>
   HAL_Delay(1);
 80008b6:	2001      	movs	r0, #1
 80008b8:	f001 fb14 	bl	8001ee4 <HAL_Delay>
   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,0);
 80008bc:	2200      	movs	r2, #0
 80008be:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008c2:	4828      	ldr	r0, [pc, #160]	@ (8000964 <fetchBleEvent+0x108>)
 80008c4:	f001 fe06 	bl	80024d4 <HAL_GPIO_WritePin>
 
   HAL_SPI_TransmitReceive(&hspi3,master_header,slave_header,5,1);
 80008c8:	f107 0210 	add.w	r2, r7, #16
 80008cc:	f107 0118 	add.w	r1, r7, #24
 80008d0:	2301      	movs	r3, #1
 80008d2:	9300      	str	r3, [sp, #0]
 80008d4:	2305      	movs	r3, #5
 80008d6:	4824      	ldr	r0, [pc, #144]	@ (8000968 <fetchBleEvent+0x10c>)
 80008d8:	f002 fe7c 	bl	80035d4 <HAL_SPI_TransmitReceive>
 
   //let's get the size of data available
   int dataSize;
   dataSize=(slave_header[3]|slave_header[4]<<8);
 80008dc:	7cfb      	ldrb	r3, [r7, #19]
 80008de:	461a      	mov	r2, r3
 80008e0:	7d3b      	ldrb	r3, [r7, #20]
 80008e2:	021b      	lsls	r3, r3, #8
 80008e4:	4313      	orrs	r3, r2
 80008e6:	627b      	str	r3, [r7, #36]	@ 0x24
   int i;
   char dummy=0xff;
 80008e8:	23ff      	movs	r3, #255	@ 0xff
 80008ea:	73fb      	strb	r3, [r7, #15]
 
   if(dataSize>size){
 80008ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80008ee:	683b      	ldr	r3, [r7, #0]
 80008f0:	429a      	cmp	r2, r3
 80008f2:	dd01      	ble.n	80008f8 <fetchBleEvent+0x9c>
	   dataSize=size;
 80008f4:	683b      	ldr	r3, [r7, #0]
 80008f6:	627b      	str	r3, [r7, #36]	@ 0x24
   }
 
   if(dataSize>0){
 80008f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	dd1f      	ble.n	800093e <fetchBleEvent+0xe2>
		 //let's fill the get the bytes availables and insert them into the container variable
		   for(i=0;i<dataSize;i++){
 80008fe:	2300      	movs	r3, #0
 8000900:	623b      	str	r3, [r7, #32]
 8000902:	e00d      	b.n	8000920 <fetchBleEvent+0xc4>
		   HAL_SPI_TransmitReceive(&hspi3,(uint8_t*)&dummy,container+i,1,1);
 8000904:	6a3b      	ldr	r3, [r7, #32]
 8000906:	687a      	ldr	r2, [r7, #4]
 8000908:	441a      	add	r2, r3
 800090a:	f107 010f 	add.w	r1, r7, #15
 800090e:	2301      	movs	r3, #1
 8000910:	9300      	str	r3, [sp, #0]
 8000912:	2301      	movs	r3, #1
 8000914:	4814      	ldr	r0, [pc, #80]	@ (8000968 <fetchBleEvent+0x10c>)
 8000916:	f002 fe5d 	bl	80035d4 <HAL_SPI_TransmitReceive>
		   for(i=0;i<dataSize;i++){
 800091a:	6a3b      	ldr	r3, [r7, #32]
 800091c:	3301      	adds	r3, #1
 800091e:	623b      	str	r3, [r7, #32]
 8000920:	6a3a      	ldr	r2, [r7, #32]
 8000922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000924:	429a      	cmp	r2, r3
 8000926:	dbed      	blt.n	8000904 <fetchBleEvent+0xa8>
 
		   }
		   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
 8000928:	2201      	movs	r2, #1
 800092a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800092e:	480d      	ldr	r0, [pc, #52]	@ (8000964 <fetchBleEvent+0x108>)
 8000930:	f001 fdd0 	bl	80024d4 <HAL_GPIO_WritePin>
		   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
		 return -1;
	   }
 
   //let's stop the SPI2
   dataAvailable=0;
 8000934:	4b0d      	ldr	r3, [pc, #52]	@ (800096c <fetchBleEvent+0x110>)
 8000936:	2200      	movs	r2, #0
 8000938:	601a      	str	r2, [r3, #0]
   return BLE_OK;
 800093a:	2300      	movs	r3, #0
 800093c:	e00a      	b.n	8000954 <fetchBleEvent+0xf8>
		   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
 800093e:	2201      	movs	r2, #1
 8000940:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000944:	4807      	ldr	r0, [pc, #28]	@ (8000964 <fetchBleEvent+0x108>)
 8000946:	f001 fdc5 	bl	80024d4 <HAL_GPIO_WritePin>
		 return -1;
 800094a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800094e:	e001      	b.n	8000954 <fetchBleEvent+0xf8>
   }else{
   return -2;
 8000950:	f06f 0301 	mvn.w	r3, #1
   }
 }
 8000954:	4618      	mov	r0, r3
 8000956:	3728      	adds	r7, #40	@ 0x28
 8000958:	46bd      	mov	sp, r7
 800095a:	bd80      	pop	{r7, pc}
 800095c:	08004c50 	.word	0x08004c50
 8000960:	48001000 	.word	0x48001000
 8000964:	48000c00 	.word	0x48000c00
 8000968:	2000030c 	.word	0x2000030c
 800096c:	20000308 	.word	0x20000308

08000970 <checkEventResp>:
 
 
 int checkEventResp(uint8_t *event, uint8_t *reference, int size){
 8000970:	b480      	push	{r7}
 8000972:	b087      	sub	sp, #28
 8000974:	af00      	add	r7, sp, #0
 8000976:	60f8      	str	r0, [r7, #12]
 8000978:	60b9      	str	r1, [r7, #8]
 800097a:	607a      	str	r2, [r7, #4]
	 int j=0;
 800097c:	2300      	movs	r3, #0
 800097e:	617b      	str	r3, [r7, #20]
 
	 for(j=0;j<size;j++){
 8000980:	2300      	movs	r3, #0
 8000982:	617b      	str	r3, [r7, #20]
 8000984:	e00f      	b.n	80009a6 <checkEventResp+0x36>
 
		 if(event[j]!=reference[j]){
 8000986:	697b      	ldr	r3, [r7, #20]
 8000988:	68fa      	ldr	r2, [r7, #12]
 800098a:	4413      	add	r3, r2
 800098c:	781a      	ldrb	r2, [r3, #0]
 800098e:	697b      	ldr	r3, [r7, #20]
 8000990:	68b9      	ldr	r1, [r7, #8]
 8000992:	440b      	add	r3, r1
 8000994:	781b      	ldrb	r3, [r3, #0]
 8000996:	429a      	cmp	r2, r3
 8000998:	d002      	beq.n	80009a0 <checkEventResp+0x30>
			 return -1;
 800099a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800099e:	e007      	b.n	80009b0 <checkEventResp+0x40>
	 for(j=0;j<size;j++){
 80009a0:	697b      	ldr	r3, [r7, #20]
 80009a2:	3301      	adds	r3, #1
 80009a4:	617b      	str	r3, [r7, #20]
 80009a6:	697a      	ldr	r2, [r7, #20]
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	429a      	cmp	r2, r3
 80009ac:	dbeb      	blt.n	8000986 <checkEventResp+0x16>
		 }
	 }
 
 return BLE_OK;
 80009ae:	2300      	movs	r3, #0
 }
 80009b0:	4618      	mov	r0, r3
 80009b2:	371c      	adds	r7, #28
 80009b4:	46bd      	mov	sp, r7
 80009b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ba:	4770      	bx	lr

080009bc <sendCommand>:
 
 void sendCommand(uint8_t *command,int size){
 80009bc:	b580      	push	{r7, lr}
 80009be:	b08a      	sub	sp, #40	@ 0x28
 80009c0:	af02      	add	r7, sp, #8
 80009c2:	6078      	str	r0, [r7, #4]
 80009c4:	6039      	str	r1, [r7, #0]
 
	   uint8_t master_header[]={0x0a,0x00,0x00,0x00,0x00};
 80009c6:	4a1f      	ldr	r2, [pc, #124]	@ (8000a44 <sendCommand+0x88>)
 80009c8:	f107 0310 	add.w	r3, r7, #16
 80009cc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80009d0:	6018      	str	r0, [r3, #0]
 80009d2:	3304      	adds	r3, #4
 80009d4:	7019      	strb	r1, [r3, #0]
	   uint8_t slave_header[5];
 
	   int result;
 
	 do{
	   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,0);
 80009d6:	2200      	movs	r2, #0
 80009d8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009dc:	481a      	ldr	r0, [pc, #104]	@ (8000a48 <sendCommand+0x8c>)
 80009de:	f001 fd79 	bl	80024d4 <HAL_GPIO_WritePin>
 
	   //wait until it is possible to write
	   //while(!dataAvailable);
	   HAL_SPI_TransmitReceive(&hspi3,master_header,slave_header,5,1);
 80009e2:	f107 0208 	add.w	r2, r7, #8
 80009e6:	f107 0110 	add.w	r1, r7, #16
 80009ea:	2301      	movs	r3, #1
 80009ec:	9300      	str	r3, [sp, #0]
 80009ee:	2305      	movs	r3, #5
 80009f0:	4816      	ldr	r0, [pc, #88]	@ (8000a4c <sendCommand+0x90>)
 80009f2:	f002 fdef 	bl	80035d4 <HAL_SPI_TransmitReceive>
	   int bufferSize=(slave_header[2]<<8|slave_header[1]);
 80009f6:	7abb      	ldrb	r3, [r7, #10]
 80009f8:	021b      	lsls	r3, r3, #8
 80009fa:	7a7a      	ldrb	r2, [r7, #9]
 80009fc:	4313      	orrs	r3, r2
 80009fe:	61bb      	str	r3, [r7, #24]
	   if(bufferSize>=size){
 8000a00:	69ba      	ldr	r2, [r7, #24]
 8000a02:	683b      	ldr	r3, [r7, #0]
 8000a04:	429a      	cmp	r2, r3
 8000a06:	db09      	blt.n	8000a1c <sendCommand+0x60>
		 HAL_SPI_Transmit(&hspi3,command,size,1);
 8000a08:	683b      	ldr	r3, [r7, #0]
 8000a0a:	b29a      	uxth	r2, r3
 8000a0c:	2301      	movs	r3, #1
 8000a0e:	6879      	ldr	r1, [r7, #4]
 8000a10:	480e      	ldr	r0, [pc, #56]	@ (8000a4c <sendCommand+0x90>)
 8000a12:	f002 fc6a 	bl	80032ea <HAL_SPI_Transmit>
		 result=0;
 8000a16:	2300      	movs	r3, #0
 8000a18:	61fb      	str	r3, [r7, #28]
 8000a1a:	e002      	b.n	8000a22 <sendCommand+0x66>
	   }else{
		 result=-1;
 8000a1c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000a20:	61fb      	str	r3, [r7, #28]
	   }
	   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
 8000a22:	2201      	movs	r2, #1
 8000a24:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a28:	4807      	ldr	r0, [pc, #28]	@ (8000a48 <sendCommand+0x8c>)
 8000a2a:	f001 fd53 	bl	80024d4 <HAL_GPIO_WritePin>
	   dataAvailable=0;
 8000a2e:	4b08      	ldr	r3, [pc, #32]	@ (8000a50 <sendCommand+0x94>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	601a      	str	r2, [r3, #0]
	 }while(result!=0);
 8000a34:	69fb      	ldr	r3, [r7, #28]
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d1cd      	bne.n	80009d6 <sendCommand+0x1a>
 
 }
 8000a3a:	bf00      	nop
 8000a3c:	bf00      	nop
 8000a3e:	3720      	adds	r7, #32
 8000a40:	46bd      	mov	sp, r7
 8000a42:	bd80      	pop	{r7, pc}
 8000a44:	08004c58 	.word	0x08004c58
 8000a48:	48000c00 	.word	0x48000c00
 8000a4c:	2000030c 	.word	0x2000030c
 8000a50:	20000308 	.word	0x20000308

08000a54 <catchBLE>:
 
 void catchBLE(uint8_t * byte1, uint8_t * byte2){
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b084      	sub	sp, #16
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
 8000a5c:	6039      	str	r1, [r7, #0]
	 int result=fetchBleEvent(buffer,127);
 8000a5e:	217f      	movs	r1, #127	@ 0x7f
 8000a60:	4819      	ldr	r0, [pc, #100]	@ (8000ac8 <catchBLE+0x74>)
 8000a62:	f7ff fefb 	bl	800085c <fetchBleEvent>
 8000a66:	60f8      	str	r0, [r7, #12]
	 if(result==BLE_OK){
 8000a68:	68fb      	ldr	r3, [r7, #12]
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d128      	bne.n	8000ac0 <catchBLE+0x6c>
		 if(checkEventResp(buffer,EVENT_DISCONNECTED,3)==BLE_OK){
 8000a6e:	2203      	movs	r2, #3
 8000a70:	4916      	ldr	r1, [pc, #88]	@ (8000acc <catchBLE+0x78>)
 8000a72:	4815      	ldr	r0, [pc, #84]	@ (8000ac8 <catchBLE+0x74>)
 8000a74:	f7ff ff7c 	bl	8000970 <checkEventResp>
			 //setConnectable();
		 }
		 if(checkEventResp(buffer, EVENT_CONNECTED, 5)==BLE_OK){
 8000a78:	2205      	movs	r2, #5
 8000a7a:	4915      	ldr	r1, [pc, #84]	@ (8000ad0 <catchBLE+0x7c>)
 8000a7c:	4812      	ldr	r0, [pc, #72]	@ (8000ac8 <catchBLE+0x74>)
 8000a7e:	f7ff ff77 	bl	8000970 <checkEventResp>
 8000a82:	4603      	mov	r3, r0
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d109      	bne.n	8000a9c <catchBLE+0x48>
			 // Little Endian Format
			 *(connectionHandler) = buffer[5];
 8000a88:	4b0f      	ldr	r3, [pc, #60]	@ (8000ac8 <catchBLE+0x74>)
 8000a8a:	795b      	ldrb	r3, [r3, #5]
 8000a8c:	b21a      	sxth	r2, r3
 8000a8e:	4b11      	ldr	r3, [pc, #68]	@ (8000ad4 <catchBLE+0x80>)
 8000a90:	801a      	strh	r2, [r3, #0]
			 *(connectionHandler + 1) = buffer[6];
 8000a92:	4b0d      	ldr	r3, [pc, #52]	@ (8000ac8 <catchBLE+0x74>)
 8000a94:	799b      	ldrb	r3, [r3, #6]
 8000a96:	b21a      	sxth	r2, r3
 8000a98:	4b0e      	ldr	r3, [pc, #56]	@ (8000ad4 <catchBLE+0x80>)
 8000a9a:	805a      	strh	r2, [r3, #2]
		 }
		 if (checkEventResp(buffer, EVENT_GATT_CHANGED, 5) == BLE_OK){
 8000a9c:	2205      	movs	r2, #5
 8000a9e:	490e      	ldr	r1, [pc, #56]	@ (8000ad8 <catchBLE+0x84>)
 8000aa0:	4809      	ldr	r0, [pc, #36]	@ (8000ac8 <catchBLE+0x74>)
 8000aa2:	f7ff ff65 	bl	8000970 <checkEventResp>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d109      	bne.n	8000ac0 <catchBLE+0x6c>
			 *(connectionHandler) = buffer[5];
 8000aac:	4b06      	ldr	r3, [pc, #24]	@ (8000ac8 <catchBLE+0x74>)
 8000aae:	795b      	ldrb	r3, [r3, #5]
 8000ab0:	b21a      	sxth	r2, r3
 8000ab2:	4b08      	ldr	r3, [pc, #32]	@ (8000ad4 <catchBLE+0x80>)
 8000ab4:	801a      	strh	r2, [r3, #0]
			 *(connectionHandler + 1) = buffer[6];
 8000ab6:	4b04      	ldr	r3, [pc, #16]	@ (8000ac8 <catchBLE+0x74>)
 8000ab8:	799b      	ldrb	r3, [r3, #6]
 8000aba:	b21a      	sxth	r2, r3
 8000abc:	4b05      	ldr	r3, [pc, #20]	@ (8000ad4 <catchBLE+0x80>)
 8000abe:	805a      	strh	r2, [r3, #2]
		 }
	 }else{
		 //something bad is happening if I am here
	 }
 }
 8000ac0:	bf00      	nop
 8000ac2:	3710      	adds	r7, #16
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	bd80      	pop	{r7, pc}
 8000ac8:	200001e8 	.word	0x200001e8
 8000acc:	200000ec 	.word	0x200000ec
 8000ad0:	200000f8 	.word	0x200000f8
 8000ad4:	2000014c 	.word	0x2000014c
 8000ad8:	20000100 	.word	0x20000100

08000adc <setConnectable>:
 
 void setConnectable(){
 8000adc:	b590      	push	{r4, r7, lr}
 8000ade:	b085      	sub	sp, #20
 8000ae0:	af00      	add	r7, sp, #0
		uint8_t* rxEvent;
		//Start advertising
		uint8_t *localname;
		int res;
		localname=(uint8_t*)malloc(sizeof(deviceName)+5);//carattere di terminazione+listauid+slavetemp
 8000ae2:	200c      	movs	r0, #12
 8000ae4:	f003 f8fc 	bl	8003ce0 <malloc>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	60fb      	str	r3, [r7, #12]
		memcpy(localname,deviceName,sizeof(deviceName));
 8000aec:	68fb      	ldr	r3, [r7, #12]
 8000aee:	4a36      	ldr	r2, [pc, #216]	@ (8000bc8 <setConnectable+0xec>)
 8000af0:	6810      	ldr	r0, [r2, #0]
 8000af2:	6018      	str	r0, [r3, #0]
 8000af4:	8891      	ldrh	r1, [r2, #4]
 8000af6:	7992      	ldrb	r2, [r2, #6]
 8000af8:	8099      	strh	r1, [r3, #4]
 8000afa:	719a      	strb	r2, [r3, #6]
		localname[sizeof(deviceName)+1]=0x00;
 8000afc:	68fb      	ldr	r3, [r7, #12]
 8000afe:	3308      	adds	r3, #8
 8000b00:	2200      	movs	r2, #0
 8000b02:	701a      	strb	r2, [r3, #0]
		localname[sizeof(deviceName)+2]=0x00;
 8000b04:	68fb      	ldr	r3, [r7, #12]
 8000b06:	3309      	adds	r3, #9
 8000b08:	2200      	movs	r2, #0
 8000b0a:	701a      	strb	r2, [r3, #0]
		localname[sizeof(deviceName)+3]=0x00;
 8000b0c:	68fb      	ldr	r3, [r7, #12]
 8000b0e:	330a      	adds	r3, #10
 8000b10:	2200      	movs	r2, #0
 8000b12:	701a      	strb	r2, [r3, #0]
		localname[sizeof(deviceName)+4]=0x00;
 8000b14:	68fb      	ldr	r3, [r7, #12]
 8000b16:	330b      	adds	r3, #11
 8000b18:	2200      	movs	r2, #0
 8000b1a:	701a      	strb	r2, [r3, #0]
		localname[sizeof(deviceName)]=0x00;
 8000b1c:	68fb      	ldr	r3, [r7, #12]
 8000b1e:	3307      	adds	r3, #7
 8000b20:	2200      	movs	r2, #0
 8000b22:	701a      	strb	r2, [r3, #0]
 
 
		ACI_GAP_SET_DISCOVERABLE[11]=sizeof(deviceName)+1;
 8000b24:	4b29      	ldr	r3, [pc, #164]	@ (8000bcc <setConnectable+0xf0>)
 8000b26:	2208      	movs	r2, #8
 8000b28:	72da      	strb	r2, [r3, #11]
		ACI_GAP_SET_DISCOVERABLE[3]=sizeof(deviceName)+5+sizeof(ACI_GAP_SET_DISCOVERABLE)-4;
 8000b2a:	4b28      	ldr	r3, [pc, #160]	@ (8000bcc <setConnectable+0xf0>)
 8000b2c:	2215      	movs	r2, #21
 8000b2e:	70da      	strb	r2, [r3, #3]
 
		uint8_t *discoverableCommand;
		discoverableCommand=(uint8_t*)malloc(sizeof(ACI_GAP_SET_DISCOVERABLE)+sizeof(deviceName)+5);
 8000b30:	2019      	movs	r0, #25
 8000b32:	f003 f8d5 	bl	8003ce0 <malloc>
 8000b36:	4603      	mov	r3, r0
 8000b38:	60bb      	str	r3, [r7, #8]
		memcpy(discoverableCommand,ACI_GAP_SET_DISCOVERABLE,sizeof(ACI_GAP_SET_DISCOVERABLE));
 8000b3a:	68bb      	ldr	r3, [r7, #8]
 8000b3c:	4a23      	ldr	r2, [pc, #140]	@ (8000bcc <setConnectable+0xf0>)
 8000b3e:	461c      	mov	r4, r3
 8000b40:	4613      	mov	r3, r2
 8000b42:	cb07      	ldmia	r3!, {r0, r1, r2}
 8000b44:	6020      	str	r0, [r4, #0]
 8000b46:	6061      	str	r1, [r4, #4]
 8000b48:	60a2      	str	r2, [r4, #8]
 8000b4a:	781b      	ldrb	r3, [r3, #0]
 8000b4c:	7323      	strb	r3, [r4, #12]
		memcpy(discoverableCommand+sizeof(ACI_GAP_SET_DISCOVERABLE),localname,sizeof(deviceName)+5);
 8000b4e:	68bb      	ldr	r3, [r7, #8]
 8000b50:	330d      	adds	r3, #13
 8000b52:	220c      	movs	r2, #12
 8000b54:	68f9      	ldr	r1, [r7, #12]
 8000b56:	4618      	mov	r0, r3
 8000b58:	f003 faf7 	bl	800414a <memcpy>
 
		sendCommand(discoverableCommand,sizeof(deviceName)+5+sizeof(ACI_GAP_SET_DISCOVERABLE));
 8000b5c:	2119      	movs	r1, #25
 8000b5e:	68b8      	ldr	r0, [r7, #8]
 8000b60:	f7ff ff2c 	bl	80009bc <sendCommand>
		rxEvent=(uint8_t*)malloc(7);
 8000b64:	2007      	movs	r0, #7
 8000b66:	f003 f8bb 	bl	8003ce0 <malloc>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	607b      	str	r3, [r7, #4]
		while(!dataAvailable);
 8000b6e:	bf00      	nop
 8000b70:	4b17      	ldr	r3, [pc, #92]	@ (8000bd0 <setConnectable+0xf4>)
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d0fb      	beq.n	8000b70 <setConnectable+0x94>
		res=fetchBleEvent(rxEvent,7);
 8000b78:	2107      	movs	r1, #7
 8000b7a:	6878      	ldr	r0, [r7, #4]
 8000b7c:	f7ff fe6e 	bl	800085c <fetchBleEvent>
 8000b80:	6038      	str	r0, [r7, #0]
		if(res==BLE_OK){
 8000b82:	683b      	ldr	r3, [r7, #0]
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d10f      	bne.n	8000ba8 <setConnectable+0xcc>
		res=checkEventResp(rxEvent,ACI_GAP_SET_DISCOVERABLE_COMPLETE,7);
 8000b88:	2207      	movs	r2, #7
 8000b8a:	4912      	ldr	r1, [pc, #72]	@ (8000bd4 <setConnectable+0xf8>)
 8000b8c:	6878      	ldr	r0, [r7, #4]
 8000b8e:	f7ff feef 	bl	8000970 <checkEventResp>
 8000b92:	6038      	str	r0, [r7, #0]
		if(res==BLE_OK){
 8000b94:	683b      	ldr	r3, [r7, #0]
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d106      	bne.n	8000ba8 <setConnectable+0xcc>
			stackInitCompleteFlag|=0x80;
 8000b9a:	4b0f      	ldr	r3, [pc, #60]	@ (8000bd8 <setConnectable+0xfc>)
 8000b9c:	881b      	ldrh	r3, [r3, #0]
 8000b9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ba2:	b29a      	uxth	r2, r3
 8000ba4:	4b0c      	ldr	r3, [pc, #48]	@ (8000bd8 <setConnectable+0xfc>)
 8000ba6:	801a      	strh	r2, [r3, #0]
		}
		}
 
		free(rxEvent);
 8000ba8:	6878      	ldr	r0, [r7, #4]
 8000baa:	f003 f8a1 	bl	8003cf0 <free>
		free(discoverableCommand);
 8000bae:	68b8      	ldr	r0, [r7, #8]
 8000bb0:	f003 f89e 	bl	8003cf0 <free>
		free(localname);
 8000bb4:	68f8      	ldr	r0, [r7, #12]
 8000bb6:	f003 f89b 	bl	8003cf0 <free>
		HAL_Delay(10);
 8000bba:	200a      	movs	r0, #10
 8000bbc:	f001 f992 	bl	8001ee4 <HAL_Delay>
 }
 8000bc0:	bf00      	nop
 8000bc2:	3714      	adds	r7, #20
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bd90      	pop	{r4, r7, pc}
 8000bc8:	20000114 	.word	0x20000114
 8000bcc:	20000078 	.word	0x20000078
 8000bd0:	20000308 	.word	0x20000308
 8000bd4:	20000088 	.word	0x20000088
 8000bd8:	200002f2 	.word	0x200002f2

08000bdc <BLE_command>:
  * @param sizeRes Expected size of the response result.
  * @param returnHandles Number of handles expected in the response (each handle occupies 2 bytes).
  * @return int Returns BLE_OK if the command was successfully executed and the event response is valid,
  *             or an error code if something went wrong.
  */
 int BLE_command(uint8_t* command, int size, uint8_t* result, int sizeRes, int returnHandles){
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b086      	sub	sp, #24
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	60f8      	str	r0, [r7, #12]
 8000be4:	60b9      	str	r1, [r7, #8]
 8000be6:	607a      	str	r2, [r7, #4]
 8000be8:	603b      	str	r3, [r7, #0]
		int response;
 
		sendCommand(command,size);
 8000bea:	68b9      	ldr	r1, [r7, #8]
 8000bec:	68f8      	ldr	r0, [r7, #12]
 8000bee:	f7ff fee5 	bl	80009bc <sendCommand>
		rxEvent=(uint8_t*)malloc(sizeRes+2*returnHandles);
 8000bf2:	6a3b      	ldr	r3, [r7, #32]
 8000bf4:	005a      	lsls	r2, r3, #1
 8000bf6:	683b      	ldr	r3, [r7, #0]
 8000bf8:	4413      	add	r3, r2
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	f003 f870 	bl	8003ce0 <malloc>
 8000c00:	4603      	mov	r3, r0
 8000c02:	461a      	mov	r2, r3
 8000c04:	4b19      	ldr	r3, [pc, #100]	@ (8000c6c <BLE_command+0x90>)
 8000c06:	601a      	str	r2, [r3, #0]
 
		long contatore=0;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	613b      	str	r3, [r7, #16]
		while(!HAL_GPIO_ReadPin(BLE_INT_GPIO_Port,BLE_INT_Pin)){
 8000c0c:	e007      	b.n	8000c1e <BLE_command+0x42>
			contatore++;
 8000c0e:	693b      	ldr	r3, [r7, #16]
 8000c10:	3301      	adds	r3, #1
 8000c12:	613b      	str	r3, [r7, #16]
			if(contatore>30000){
 8000c14:	693b      	ldr	r3, [r7, #16]
 8000c16:	f247 5230 	movw	r2, #30000	@ 0x7530
 8000c1a:	4293      	cmp	r3, r2
 8000c1c:	dc07      	bgt.n	8000c2e <BLE_command+0x52>
		while(!HAL_GPIO_ReadPin(BLE_INT_GPIO_Port,BLE_INT_Pin)){
 8000c1e:	2140      	movs	r1, #64	@ 0x40
 8000c20:	4813      	ldr	r0, [pc, #76]	@ (8000c70 <BLE_command+0x94>)
 8000c22:	f001 fc3f 	bl	80024a4 <HAL_GPIO_ReadPin>
 8000c26:	4603      	mov	r3, r0
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d0f0      	beq.n	8000c0e <BLE_command+0x32>
 8000c2c:	e000      	b.n	8000c30 <BLE_command+0x54>
				break;
 8000c2e:	bf00      	nop
			}
		}
 
 
		response=fetchBleEvent(rxEvent,sizeRes+returnHandles*2);
 8000c30:	4b0e      	ldr	r3, [pc, #56]	@ (8000c6c <BLE_command+0x90>)
 8000c32:	6818      	ldr	r0, [r3, #0]
 8000c34:	6a3b      	ldr	r3, [r7, #32]
 8000c36:	005a      	lsls	r2, r3, #1
 8000c38:	683b      	ldr	r3, [r7, #0]
 8000c3a:	4413      	add	r3, r2
 8000c3c:	4619      	mov	r1, r3
 8000c3e:	f7ff fe0d 	bl	800085c <fetchBleEvent>
 8000c42:	6178      	str	r0, [r7, #20]
		if(response==BLE_OK){
 8000c44:	697b      	ldr	r3, [r7, #20]
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d107      	bne.n	8000c5a <BLE_command+0x7e>
			response=checkEventResp(rxEvent,result,sizeRes);
 8000c4a:	4b08      	ldr	r3, [pc, #32]	@ (8000c6c <BLE_command+0x90>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	683a      	ldr	r2, [r7, #0]
 8000c50:	6879      	ldr	r1, [r7, #4]
 8000c52:	4618      	mov	r0, r3
 8000c54:	f7ff fe8c 	bl	8000970 <checkEventResp>
 8000c58:	6178      	str	r0, [r7, #20]
		}
		HAL_Delay(10);
 8000c5a:	200a      	movs	r0, #10
 8000c5c:	f001 f942 	bl	8001ee4 <HAL_Delay>
 
 
	 return response;
 8000c60:	697b      	ldr	r3, [r7, #20]
 }
 8000c62:	4618      	mov	r0, r3
 8000c64:	3718      	adds	r7, #24
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	200002f4 	.word	0x200002f4
 8000c70:	48001000 	.word	0x48001000

08000c74 <addService>:
 
 void addService(uint8_t* UUID, uint8_t* handle, int attributes){
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b086      	sub	sp, #24
 8000c78:	af02      	add	r7, sp, #8
 8000c7a:	60f8      	str	r0, [r7, #12]
 8000c7c:	60b9      	str	r1, [r7, #8]
 8000c7e:	607a      	str	r2, [r7, #4]
 
 
	 //memcpy
	 memcpy(ADD_PRIMARY_SERVICE+5,UUID,16);
 8000c80:	4b14      	ldr	r3, [pc, #80]	@ (8000cd4 <addService+0x60>)
 8000c82:	2210      	movs	r2, #16
 8000c84:	68f9      	ldr	r1, [r7, #12]
 8000c86:	4618      	mov	r0, r3
 8000c88:	f003 fa5f 	bl	800414a <memcpy>
	 ADD_PRIMARY_SERVICE[22]=attributes;
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	b2da      	uxtb	r2, r3
 8000c90:	4b11      	ldr	r3, [pc, #68]	@ (8000cd8 <addService+0x64>)
 8000c92:	759a      	strb	r2, [r3, #22]
		if(BLE_command(ADD_PRIMARY_SERVICE,sizeof(ADD_PRIMARY_SERVICE),ADD_PRIMARY_SERVICE_COMPLETE,sizeof(ADD_PRIMARY_SERVICE_COMPLETE),1)==BLE_OK){
 8000c94:	2301      	movs	r3, #1
 8000c96:	9300      	str	r3, [sp, #0]
 8000c98:	2307      	movs	r3, #7
 8000c9a:	4a10      	ldr	r2, [pc, #64]	@ (8000cdc <addService+0x68>)
 8000c9c:	2117      	movs	r1, #23
 8000c9e:	480e      	ldr	r0, [pc, #56]	@ (8000cd8 <addService+0x64>)
 8000ca0:	f7ff ff9c 	bl	8000bdc <BLE_command>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d10a      	bne.n	8000cc0 <addService+0x4c>
			handle[0]=rxEvent[7];
 8000caa:	4b0d      	ldr	r3, [pc, #52]	@ (8000ce0 <addService+0x6c>)
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	79da      	ldrb	r2, [r3, #7]
 8000cb0:	68bb      	ldr	r3, [r7, #8]
 8000cb2:	701a      	strb	r2, [r3, #0]
			handle[1]=rxEvent[8];
 8000cb4:	4b0a      	ldr	r3, [pc, #40]	@ (8000ce0 <addService+0x6c>)
 8000cb6:	681a      	ldr	r2, [r3, #0]
 8000cb8:	68bb      	ldr	r3, [r7, #8]
 8000cba:	3301      	adds	r3, #1
 8000cbc:	7a12      	ldrb	r2, [r2, #8]
 8000cbe:	701a      	strb	r2, [r3, #0]
		 }
		free(rxEvent);
 8000cc0:	4b07      	ldr	r3, [pc, #28]	@ (8000ce0 <addService+0x6c>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	f003 f813 	bl	8003cf0 <free>
 }
 8000cca:	bf00      	nop
 8000ccc:	3710      	adds	r7, #16
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bd80      	pop	{r7, pc}
 8000cd2:	bf00      	nop
 8000cd4:	20000095 	.word	0x20000095
 8000cd8:	20000090 	.word	0x20000090
 8000cdc:	200000a8 	.word	0x200000a8
 8000ce0:	200002f4 	.word	0x200002f4

08000ce4 <addCharacteristic>:
 
 void addCharacteristic(uint8_t* UUID,uint8_t* handleChar, uint8_t* handleService, uint8_t maxsize, uint8_t proprieties){
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b086      	sub	sp, #24
 8000ce8:	af02      	add	r7, sp, #8
 8000cea:	60f8      	str	r0, [r7, #12]
 8000cec:	60b9      	str	r1, [r7, #8]
 8000cee:	607a      	str	r2, [r7, #4]
 8000cf0:	70fb      	strb	r3, [r7, #3]
	 memcpy(ADD_CUSTOM_CHAR+7,UUID,16);
 8000cf2:	4b19      	ldr	r3, [pc, #100]	@ (8000d58 <addCharacteristic+0x74>)
 8000cf4:	2210      	movs	r2, #16
 8000cf6:	68f9      	ldr	r1, [r7, #12]
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f003 fa26 	bl	800414a <memcpy>
 
	 ADD_CUSTOM_CHAR[4]= handleService[0];
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	781a      	ldrb	r2, [r3, #0]
 8000d02:	4b16      	ldr	r3, [pc, #88]	@ (8000d5c <addCharacteristic+0x78>)
 8000d04:	711a      	strb	r2, [r3, #4]
	 ADD_CUSTOM_CHAR[5]= handleService[1];
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	785a      	ldrb	r2, [r3, #1]
 8000d0a:	4b14      	ldr	r3, [pc, #80]	@ (8000d5c <addCharacteristic+0x78>)
 8000d0c:	715a      	strb	r2, [r3, #5]
	 ADD_CUSTOM_CHAR[23]= maxsize;
 8000d0e:	4a13      	ldr	r2, [pc, #76]	@ (8000d5c <addCharacteristic+0x78>)
 8000d10:	78fb      	ldrb	r3, [r7, #3]
 8000d12:	75d3      	strb	r3, [r2, #23]
	 ADD_CUSTOM_CHAR[25]= proprieties;
 8000d14:	4a11      	ldr	r2, [pc, #68]	@ (8000d5c <addCharacteristic+0x78>)
 8000d16:	7e3b      	ldrb	r3, [r7, #24]
 8000d18:	7653      	strb	r3, [r2, #25]
	 if(BLE_command(ADD_CUSTOM_CHAR,sizeof(ADD_CUSTOM_CHAR),ADD_CUSTOM_CHAR_COMPLETE,sizeof(ADD_CUSTOM_CHAR_COMPLETE),1)==BLE_OK){
 8000d1a:	2301      	movs	r3, #1
 8000d1c:	9300      	str	r3, [sp, #0]
 8000d1e:	2307      	movs	r3, #7
 8000d20:	4a0f      	ldr	r2, [pc, #60]	@ (8000d60 <addCharacteristic+0x7c>)
 8000d22:	211e      	movs	r1, #30
 8000d24:	480d      	ldr	r0, [pc, #52]	@ (8000d5c <addCharacteristic+0x78>)
 8000d26:	f7ff ff59 	bl	8000bdc <BLE_command>
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d10a      	bne.n	8000d46 <addCharacteristic+0x62>
		 handleChar[0]=rxEvent[7];
 8000d30:	4b0c      	ldr	r3, [pc, #48]	@ (8000d64 <addCharacteristic+0x80>)
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	79da      	ldrb	r2, [r3, #7]
 8000d36:	68bb      	ldr	r3, [r7, #8]
 8000d38:	701a      	strb	r2, [r3, #0]
		 handleChar[1]=rxEvent[8];
 8000d3a:	4b0a      	ldr	r3, [pc, #40]	@ (8000d64 <addCharacteristic+0x80>)
 8000d3c:	681a      	ldr	r2, [r3, #0]
 8000d3e:	68bb      	ldr	r3, [r7, #8]
 8000d40:	3301      	adds	r3, #1
 8000d42:	7a12      	ldrb	r2, [r2, #8]
 8000d44:	701a      	strb	r2, [r3, #0]
	 }
	 free(rxEvent);
 8000d46:	4b07      	ldr	r3, [pc, #28]	@ (8000d64 <addCharacteristic+0x80>)
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	f002 ffd0 	bl	8003cf0 <free>
 }
 8000d50:	bf00      	nop
 8000d52:	3710      	adds	r7, #16
 8000d54:	46bd      	mov	sp, r7
 8000d56:	bd80      	pop	{r7, pc}
 8000d58:	200000b7 	.word	0x200000b7
 8000d5c:	200000b0 	.word	0x200000b0
 8000d60:	200000d0 	.word	0x200000d0
 8000d64:	200002f4 	.word	0x200002f4

08000d68 <updateCharValue>:
 
 void updateCharValue(uint8_t* handleService,uint8_t* handleChar, int offset, int size,uint8_t* data){
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b088      	sub	sp, #32
 8000d6c:	af02      	add	r7, sp, #8
 8000d6e:	60f8      	str	r0, [r7, #12]
 8000d70:	60b9      	str	r1, [r7, #8]
 8000d72:	607a      	str	r2, [r7, #4]
 8000d74:	603b      	str	r3, [r7, #0]
	 UPDATE_CHAR[3]=size+6;
 8000d76:	683b      	ldr	r3, [r7, #0]
 8000d78:	b2db      	uxtb	r3, r3
 8000d7a:	3306      	adds	r3, #6
 8000d7c:	b2da      	uxtb	r2, r3
 8000d7e:	4b21      	ldr	r3, [pc, #132]	@ (8000e04 <updateCharValue+0x9c>)
 8000d80:	70da      	strb	r2, [r3, #3]
	 UPDATE_CHAR[4]=handleService[0];
 8000d82:	68fb      	ldr	r3, [r7, #12]
 8000d84:	781a      	ldrb	r2, [r3, #0]
 8000d86:	4b1f      	ldr	r3, [pc, #124]	@ (8000e04 <updateCharValue+0x9c>)
 8000d88:	711a      	strb	r2, [r3, #4]
	 UPDATE_CHAR[5]=handleService[1];
 8000d8a:	68fb      	ldr	r3, [r7, #12]
 8000d8c:	785a      	ldrb	r2, [r3, #1]
 8000d8e:	4b1d      	ldr	r3, [pc, #116]	@ (8000e04 <updateCharValue+0x9c>)
 8000d90:	715a      	strb	r2, [r3, #5]
	 UPDATE_CHAR[6]=handleChar[0];
 8000d92:	68bb      	ldr	r3, [r7, #8]
 8000d94:	781a      	ldrb	r2, [r3, #0]
 8000d96:	4b1b      	ldr	r3, [pc, #108]	@ (8000e04 <updateCharValue+0x9c>)
 8000d98:	719a      	strb	r2, [r3, #6]
	 UPDATE_CHAR[7]=handleChar[1];
 8000d9a:	68bb      	ldr	r3, [r7, #8]
 8000d9c:	785a      	ldrb	r2, [r3, #1]
 8000d9e:	4b19      	ldr	r3, [pc, #100]	@ (8000e04 <updateCharValue+0x9c>)
 8000da0:	71da      	strb	r2, [r3, #7]
	 UPDATE_CHAR[8]=offset;
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	b2da      	uxtb	r2, r3
 8000da6:	4b17      	ldr	r3, [pc, #92]	@ (8000e04 <updateCharValue+0x9c>)
 8000da8:	721a      	strb	r2, [r3, #8]
	 UPDATE_CHAR[9]=size;
 8000daa:	683b      	ldr	r3, [r7, #0]
 8000dac:	b2da      	uxtb	r2, r3
 8000dae:	4b15      	ldr	r3, [pc, #84]	@ (8000e04 <updateCharValue+0x9c>)
 8000db0:	725a      	strb	r2, [r3, #9]
 
	 uint8_t* commandComplete;
	 commandComplete=(uint8_t*)malloc(10+size);
 8000db2:	683b      	ldr	r3, [r7, #0]
 8000db4:	330a      	adds	r3, #10
 8000db6:	4618      	mov	r0, r3
 8000db8:	f002 ff92 	bl	8003ce0 <malloc>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	617b      	str	r3, [r7, #20]
	 memcpy(commandComplete,UPDATE_CHAR,10);
 8000dc0:	220a      	movs	r2, #10
 8000dc2:	4910      	ldr	r1, [pc, #64]	@ (8000e04 <updateCharValue+0x9c>)
 8000dc4:	6978      	ldr	r0, [r7, #20]
 8000dc6:	f003 f9c0 	bl	800414a <memcpy>
	 memcpy(commandComplete+10,data,size);
 8000dca:	697b      	ldr	r3, [r7, #20]
 8000dcc:	330a      	adds	r3, #10
 8000dce:	683a      	ldr	r2, [r7, #0]
 8000dd0:	6a39      	ldr	r1, [r7, #32]
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	f003 f9b9 	bl	800414a <memcpy>
 
	 BLE_command(commandComplete,10+size,ADD_CUSTOM_CHAR_COMPLETE,sizeof(ADD_CUSTOM_CHAR_COMPLETE),0);
 8000dd8:	683b      	ldr	r3, [r7, #0]
 8000dda:	f103 010a 	add.w	r1, r3, #10
 8000dde:	2300      	movs	r3, #0
 8000de0:	9300      	str	r3, [sp, #0]
 8000de2:	2307      	movs	r3, #7
 8000de4:	4a08      	ldr	r2, [pc, #32]	@ (8000e08 <updateCharValue+0xa0>)
 8000de6:	6978      	ldr	r0, [r7, #20]
 8000de8:	f7ff fef8 	bl	8000bdc <BLE_command>
 
	 free(commandComplete);
 8000dec:	6978      	ldr	r0, [r7, #20]
 8000dee:	f002 ff7f 	bl	8003cf0 <free>
	 free(rxEvent);
 8000df2:	4b06      	ldr	r3, [pc, #24]	@ (8000e0c <updateCharValue+0xa4>)
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	4618      	mov	r0, r3
 8000df8:	f002 ff7a 	bl	8003cf0 <free>
 }
 8000dfc:	bf00      	nop
 8000dfe:	3718      	adds	r7, #24
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bd80      	pop	{r7, pc}
 8000e04:	200000d8 	.word	0x200000d8
 8000e08:	200000d0 	.word	0x200000d0
 8000e0c:	200002f4 	.word	0x200002f4

08000e10 <disconnectBLE>:
 
 /** 
  * @brief Disconnects the peripheral from the central
 */
 void disconnectBLE(){
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b086      	sub	sp, #24
 8000e14:	af02      	add	r7, sp, #8
	 if (connectionHandler[0] == -1 && connectionHandler[1] == -1){
 8000e16:	4b24      	ldr	r3, [pc, #144]	@ (8000ea8 <disconnectBLE+0x98>)
 8000e18:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e1c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000e20:	d105      	bne.n	8000e2e <disconnectBLE+0x1e>
 8000e22:	4b21      	ldr	r3, [pc, #132]	@ (8000ea8 <disconnectBLE+0x98>)
 8000e24:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000e28:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000e2c:	d037      	beq.n	8000e9e <disconnectBLE+0x8e>
		// should not be -1
		return;
	 }
	 uint8_t command[7];
	 memcpy(command, DISCONNECT, 4);
 8000e2e:	4b1f      	ldr	r3, [pc, #124]	@ (8000eac <disconnectBLE+0x9c>)
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	607b      	str	r3, [r7, #4]
	 command[4] = connectionHandler[0];
 8000e34:	4b1c      	ldr	r3, [pc, #112]	@ (8000ea8 <disconnectBLE+0x98>)
 8000e36:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e3a:	b2db      	uxtb	r3, r3
 8000e3c:	723b      	strb	r3, [r7, #8]
	 command[5] = connectionHandler[1];
 8000e3e:	4b1a      	ldr	r3, [pc, #104]	@ (8000ea8 <disconnectBLE+0x98>)
 8000e40:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000e44:	b2db      	uxtb	r3, r3
 8000e46:	727b      	strb	r3, [r7, #9]
	 command[6] = 0x13;
 8000e48:	2313      	movs	r3, #19
 8000e4a:	72bb      	strb	r3, [r7, #10]
	 if(BLE_command(command,sizeof(command),EVENT_DISCONNECT_PENDING,7,0)==BLE_OK){
 8000e4c:	1d38      	adds	r0, r7, #4
 8000e4e:	2300      	movs	r3, #0
 8000e50:	9300      	str	r3, [sp, #0]
 8000e52:	2307      	movs	r3, #7
 8000e54:	4a16      	ldr	r2, [pc, #88]	@ (8000eb0 <disconnectBLE+0xa0>)
 8000e56:	2107      	movs	r1, #7
 8000e58:	f7ff fec0 	bl	8000bdc <BLE_command>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d11e      	bne.n	8000ea0 <disconnectBLE+0x90>
		 int result=fetchBleEvent(buffer,127);
 8000e62:	217f      	movs	r1, #127	@ 0x7f
 8000e64:	4813      	ldr	r0, [pc, #76]	@ (8000eb4 <disconnectBLE+0xa4>)
 8000e66:	f7ff fcf9 	bl	800085c <fetchBleEvent>
 8000e6a:	60f8      	str	r0, [r7, #12]
		 if(result==BLE_OK){
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d10f      	bne.n	8000e92 <disconnectBLE+0x82>
			  if(checkEventResp(buffer,EVENT_DISCONNECTED,4)==BLE_OK){
 8000e72:	2204      	movs	r2, #4
 8000e74:	4910      	ldr	r1, [pc, #64]	@ (8000eb8 <disconnectBLE+0xa8>)
 8000e76:	480f      	ldr	r0, [pc, #60]	@ (8000eb4 <disconnectBLE+0xa4>)
 8000e78:	f7ff fd7a 	bl	8000970 <checkEventResp>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d107      	bne.n	8000e92 <disconnectBLE+0x82>
				  //setConnectable();
				  connectionHandler[0] = -1;
 8000e82:	4b09      	ldr	r3, [pc, #36]	@ (8000ea8 <disconnectBLE+0x98>)
 8000e84:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000e88:	801a      	strh	r2, [r3, #0]
				  connectionHandler[1] = -1;
 8000e8a:	4b07      	ldr	r3, [pc, #28]	@ (8000ea8 <disconnectBLE+0x98>)
 8000e8c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000e90:	805a      	strh	r2, [r3, #2]
			  }
		 }
	 free(rxEvent);
 8000e92:	4b0a      	ldr	r3, [pc, #40]	@ (8000ebc <disconnectBLE+0xac>)
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	4618      	mov	r0, r3
 8000e98:	f002 ff2a 	bl	8003cf0 <free>
 8000e9c:	e000      	b.n	8000ea0 <disconnectBLE+0x90>
		return;
 8000e9e:	bf00      	nop
	 }
 }
 8000ea0:	3710      	adds	r7, #16
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	2000014c 	.word	0x2000014c
 8000eac:	200000e8 	.word	0x200000e8
 8000eb0:	200000f0 	.word	0x200000f0
 8000eb4:	200001e8 	.word	0x200001e8
 8000eb8:	200000ec 	.word	0x200000ec
 8000ebc:	200002f4 	.word	0x200002f4

08000ec0 <setDiscoverability>:
 /**
  * DO NOT CHANGE FUNCTION definition
  * @brief Sets the discoverability of the peripheral
  * @param mode 0 => Non Discoverable, 1 => Discoverable
  * */
 void setDiscoverability(uint8_t mode){
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b084      	sub	sp, #16
 8000ec4:	af02      	add	r7, sp, #8
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	71fb      	strb	r3, [r7, #7]
	 if (mode == 1){
 8000eca:	79fb      	ldrb	r3, [r7, #7]
 8000ecc:	2b01      	cmp	r3, #1
 8000ece:	d102      	bne.n	8000ed6 <setDiscoverability+0x16>
		 setConnectable();
 8000ed0:	f7ff fe04 	bl	8000adc <setConnectable>
		 free(rxEvent);
	 }
	 else{
		 // Do nothing
	 }
 }
 8000ed4:	e00f      	b.n	8000ef6 <setDiscoverability+0x36>
	 else if (mode == 0){
 8000ed6:	79fb      	ldrb	r3, [r7, #7]
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d10c      	bne.n	8000ef6 <setDiscoverability+0x36>
		 if(BLE_command(ACI_GAP_SET_NON_DISCOVERABLE,sizeof(ACI_GAP_SET_NON_DISCOVERABLE),ACI_GAP_SET_NON_DISCOVERABLE_COMPLETE,sizeof(ACI_GAP_SET_NON_DISCOVERABLE_COMPLETE),0)==BLE_OK){
 8000edc:	2300      	movs	r3, #0
 8000ede:	9300      	str	r3, [sp, #0]
 8000ee0:	2307      	movs	r3, #7
 8000ee2:	4a07      	ldr	r2, [pc, #28]	@ (8000f00 <setDiscoverability+0x40>)
 8000ee4:	2104      	movs	r1, #4
 8000ee6:	4807      	ldr	r0, [pc, #28]	@ (8000f04 <setDiscoverability+0x44>)
 8000ee8:	f7ff fe78 	bl	8000bdc <BLE_command>
		 free(rxEvent);
 8000eec:	4b06      	ldr	r3, [pc, #24]	@ (8000f08 <setDiscoverability+0x48>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	f002 fefd 	bl	8003cf0 <free>
 }
 8000ef6:	bf00      	nop
 8000ef8:	3708      	adds	r7, #8
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	2000010c 	.word	0x2000010c
 8000f04:	20000108 	.word	0x20000108
 8000f08:	200002f4 	.word	0x200002f4

08000f0c <i2c_init>:
#include <stdint.h>
#include <stm32l475xx.h>
#include <stdio.h>
#include "i2c.h"

void i2c_init() {
 8000f0c:	b480      	push	{r7}
 8000f0e:	af00      	add	r7, sp, #0
	RCC->APB1ENR1 |= RCC_APB1ENR1_I2C2EN;   // Enable I2C2 clock
 8000f10:	4b41      	ldr	r3, [pc, #260]	@ (8001018 <i2c_init+0x10c>)
 8000f12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f14:	4a40      	ldr	r2, [pc, #256]	@ (8001018 <i2c_init+0x10c>)
 8000f16:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000f1a:	6593      	str	r3, [r2, #88]	@ 0x58
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOBEN;   //enable GPIOB clock
 8000f1c:	4b3e      	ldr	r3, [pc, #248]	@ (8001018 <i2c_init+0x10c>)
 8000f1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f20:	4a3d      	ldr	r2, [pc, #244]	@ (8001018 <i2c_init+0x10c>)
 8000f22:	f043 0302 	orr.w	r3, r3, #2
 8000f26:	64d3      	str	r3, [r2, #76]	@ 0x4c

	I2C2->CR1 &= ~I2C_CR1_PE; // Disable the I2C2 peripheral for configuration
 8000f28:	4b3c      	ldr	r3, [pc, #240]	@ (800101c <i2c_init+0x110>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	4a3b      	ldr	r2, [pc, #236]	@ (800101c <i2c_init+0x110>)
 8000f2e:	f023 0301 	bic.w	r3, r3, #1
 8000f32:	6013      	str	r3, [r2, #0]
	//repeat above for PB11 pin

	GPIOB->MODER &= ~(3 << (10 * 2));  // Clear PB10 mode
 8000f34:	4b3a      	ldr	r3, [pc, #232]	@ (8001020 <i2c_init+0x114>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	4a39      	ldr	r2, [pc, #228]	@ (8001020 <i2c_init+0x114>)
 8000f3a:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8000f3e:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (2 << (10 * 2));   // Set PB10 to Alternate Function mode (10)
 8000f40:	4b37      	ldr	r3, [pc, #220]	@ (8001020 <i2c_init+0x114>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	4a36      	ldr	r2, [pc, #216]	@ (8001020 <i2c_init+0x114>)
 8000f46:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000f4a:	6013      	str	r3, [r2, #0]

	GPIOB->MODER &= ~(3 << (11 * 2));  // Clear PB11 mode
 8000f4c:	4b34      	ldr	r3, [pc, #208]	@ (8001020 <i2c_init+0x114>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	4a33      	ldr	r2, [pc, #204]	@ (8001020 <i2c_init+0x114>)
 8000f52:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8000f56:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (2 << (11 * 2)); 	//Set PB11 to Alternate Function mode (10)
 8000f58:	4b31      	ldr	r3, [pc, #196]	@ (8001020 <i2c_init+0x114>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	4a30      	ldr	r2, [pc, #192]	@ (8001020 <i2c_init+0x114>)
 8000f5e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000f62:	6013      	str	r3, [r2, #0]

	 // setting to Open-Drain mode for PB10 and PB11

	GPIOB->OTYPER |= (1 << 10) | (1 << 11);   //set bit 10 and 11 to 1, which sets to open drain
 8000f64:	4b2e      	ldr	r3, [pc, #184]	@ (8001020 <i2c_init+0x114>)
 8000f66:	685b      	ldr	r3, [r3, #4]
 8000f68:	4a2d      	ldr	r2, [pc, #180]	@ (8001020 <i2c_init+0x114>)
 8000f6a:	f443 6340 	orr.w	r3, r3, #3072	@ 0xc00
 8000f6e:	6053      	str	r3, [r2, #4]

	GPIOB->PUPDR &= ~(3 << (10 * 2));  // Clear PB10 PUPDR
 8000f70:	4b2b      	ldr	r3, [pc, #172]	@ (8001020 <i2c_init+0x114>)
 8000f72:	68db      	ldr	r3, [r3, #12]
 8000f74:	4a2a      	ldr	r2, [pc, #168]	@ (8001020 <i2c_init+0x114>)
 8000f76:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8000f7a:	60d3      	str	r3, [r2, #12]
	GPIOB->PUPDR |= (1 << (10 * 2));   // Set PB10 as Pull-up (01)
 8000f7c:	4b28      	ldr	r3, [pc, #160]	@ (8001020 <i2c_init+0x114>)
 8000f7e:	68db      	ldr	r3, [r3, #12]
 8000f80:	4a27      	ldr	r2, [pc, #156]	@ (8001020 <i2c_init+0x114>)
 8000f82:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000f86:	60d3      	str	r3, [r2, #12]

	GPIOB->PUPDR &= ~(3 << (11 * 2));  // Clear PB11 PUPDR
 8000f88:	4b25      	ldr	r3, [pc, #148]	@ (8001020 <i2c_init+0x114>)
 8000f8a:	68db      	ldr	r3, [r3, #12]
 8000f8c:	4a24      	ldr	r2, [pc, #144]	@ (8001020 <i2c_init+0x114>)
 8000f8e:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8000f92:	60d3      	str	r3, [r2, #12]
	GPIOB->PUPDR |= (1 << (11 * 2));    //Set PB11 as Pull-up (01)
 8000f94:	4b22      	ldr	r3, [pc, #136]	@ (8001020 <i2c_init+0x114>)
 8000f96:	68db      	ldr	r3, [r3, #12]
 8000f98:	4a21      	ldr	r2, [pc, #132]	@ (8001020 <i2c_init+0x114>)
 8000f9a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000f9e:	60d3      	str	r3, [r2, #12]




	GPIOB->AFR[1] &= ~(0xF << GPIO_AFRH_AFSEL10_Pos);  //clear AF bits
 8000fa0:	4b1f      	ldr	r3, [pc, #124]	@ (8001020 <i2c_init+0x114>)
 8000fa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fa4:	4a1e      	ldr	r2, [pc, #120]	@ (8001020 <i2c_init+0x114>)
 8000fa6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8000faa:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] &= ~(0xF << GPIO_AFRH_AFSEL11_Pos);
 8000fac:	4b1c      	ldr	r3, [pc, #112]	@ (8001020 <i2c_init+0x114>)
 8000fae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fb0:	4a1b      	ldr	r2, [pc, #108]	@ (8001020 <i2c_init+0x114>)
 8000fb2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8000fb6:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] |= (0x4 << GPIO_AFRH_AFSEL10_Pos) | (0x4 << GPIO_AFRH_AFSEL11_Pos);
 8000fb8:	4b19      	ldr	r3, [pc, #100]	@ (8001020 <i2c_init+0x114>)
 8000fba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fbc:	4a18      	ldr	r2, [pc, #96]	@ (8001020 <i2c_init+0x114>)
 8000fbe:	f443 4388 	orr.w	r3, r3, #17408	@ 0x4400
 8000fc2:	6253      	str	r3, [r2, #36]	@ 0x24



	I2C2->TIMINGR &= ~(I2C_TIMINGR_SCLL | I2C_TIMINGR_SCLH | I2C_TIMINGR_SCLDEL | I2C_TIMINGR_SDADEL | I2C_TIMINGR_PRESC);
 8000fc4:	4b15      	ldr	r3, [pc, #84]	@ (800101c <i2c_init+0x110>)
 8000fc6:	691b      	ldr	r3, [r3, #16]
 8000fc8:	4a14      	ldr	r2, [pc, #80]	@ (800101c <i2c_init+0x110>)
 8000fca:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
 8000fce:	6113      	str	r3, [r2, #16]

	//I2C2->TIMINGR |= (0 << I2C_TIMINGR_PRESC_Pos);

	//I2C2->TIMINGR &= ~I2C_TIMINGR_SCLL;
	I2C2->TIMINGR |= (0x13 << I2C_TIMINGR_SCLL_Pos);
 8000fd0:	4b12      	ldr	r3, [pc, #72]	@ (800101c <i2c_init+0x110>)
 8000fd2:	691b      	ldr	r3, [r3, #16]
 8000fd4:	4a11      	ldr	r2, [pc, #68]	@ (800101c <i2c_init+0x110>)
 8000fd6:	f043 0313 	orr.w	r3, r3, #19
 8000fda:	6113      	str	r3, [r2, #16]

	//I2C2->TIMINGR &= ~I2C_TIMINGR_SCLH;
	I2C2->TIMINGR |= (0xF << I2C_TIMINGR_SCLH_Pos);
 8000fdc:	4b0f      	ldr	r3, [pc, #60]	@ (800101c <i2c_init+0x110>)
 8000fde:	691b      	ldr	r3, [r3, #16]
 8000fe0:	4a0e      	ldr	r2, [pc, #56]	@ (800101c <i2c_init+0x110>)
 8000fe2:	f443 6370 	orr.w	r3, r3, #3840	@ 0xf00
 8000fe6:	6113      	str	r3, [r2, #16]

	//I2C2->TIMINGR &= ~I2C_TIMINGR_SDADEL;
	I2C2->TIMINGR |= (0x2 << I2C_TIMINGR_SDADEL_Pos);
 8000fe8:	4b0c      	ldr	r3, [pc, #48]	@ (800101c <i2c_init+0x110>)
 8000fea:	691b      	ldr	r3, [r3, #16]
 8000fec:	4a0b      	ldr	r2, [pc, #44]	@ (800101c <i2c_init+0x110>)
 8000fee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ff2:	6113      	str	r3, [r2, #16]

	//I2C2->TIMINGR &= ~I2C_TIMINGR_SCLDEL;
	I2C2->TIMINGR |= (0x4 << I2C_TIMINGR_SCLDEL_Pos);
 8000ff4:	4b09      	ldr	r3, [pc, #36]	@ (800101c <i2c_init+0x110>)
 8000ff6:	691b      	ldr	r3, [r3, #16]
 8000ff8:	4a08      	ldr	r2, [pc, #32]	@ (800101c <i2c_init+0x110>)
 8000ffa:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000ffe:	6113      	str	r3, [r2, #16]




	// Enable I2C2 peripheral
	I2C2->CR1 |= I2C_CR1_PE; // Enable the I2C2 peripheral
 8001000:	4b06      	ldr	r3, [pc, #24]	@ (800101c <i2c_init+0x110>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	4a05      	ldr	r2, [pc, #20]	@ (800101c <i2c_init+0x110>)
 8001006:	f043 0301 	orr.w	r3, r3, #1
 800100a:	6013      	str	r3, [r2, #0]



}
 800100c:	bf00      	nop
 800100e:	46bd      	mov	sp, r7
 8001010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001014:	4770      	bx	lr
 8001016:	bf00      	nop
 8001018:	40021000 	.word	0x40021000
 800101c:	40005800 	.word	0x40005800
 8001020:	48000400 	.word	0x48000400

08001024 <i2c_transaction>:
uint8_t i2c_transaction(uint8_t address, uint8_t dir, uint8_t* data, uint8_t len){
 8001024:	b480      	push	{r7}
 8001026:	b085      	sub	sp, #20
 8001028:	af00      	add	r7, sp, #0
 800102a:	603a      	str	r2, [r7, #0]
 800102c:	461a      	mov	r2, r3
 800102e:	4603      	mov	r3, r0
 8001030:	71fb      	strb	r3, [r7, #7]
 8001032:	460b      	mov	r3, r1
 8001034:	71bb      	strb	r3, [r7, #6]
 8001036:	4613      	mov	r3, r2
 8001038:	717b      	strb	r3, [r7, #5]

	while (I2C2->ISR & I2C_ISR_BUSY);
 800103a:	bf00      	nop
 800103c:	4b51      	ldr	r3, [pc, #324]	@ (8001184 <i2c_transaction+0x160>)
 800103e:	699b      	ldr	r3, [r3, #24]
 8001040:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001044:	2b00      	cmp	r3, #0
 8001046:	d1f9      	bne.n	800103c <i2c_transaction+0x18>



	I2C2->CR2 &= ~I2C_CR2_NBYTES;
 8001048:	4b4e      	ldr	r3, [pc, #312]	@ (8001184 <i2c_transaction+0x160>)
 800104a:	685b      	ldr	r3, [r3, #4]
 800104c:	4a4d      	ldr	r2, [pc, #308]	@ (8001184 <i2c_transaction+0x160>)
 800104e:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 8001052:	6053      	str	r3, [r2, #4]
	I2C2->CR2 &= ~I2C_CR2_SADD;
 8001054:	4b4b      	ldr	r3, [pc, #300]	@ (8001184 <i2c_transaction+0x160>)
 8001056:	685b      	ldr	r3, [r3, #4]
 8001058:	4a4a      	ldr	r2, [pc, #296]	@ (8001184 <i2c_transaction+0x160>)
 800105a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800105e:	f023 0303 	bic.w	r3, r3, #3
 8001062:	6053      	str	r3, [r2, #4]
	I2C2->CR2 &= ~I2C_CR2_START;
 8001064:	4b47      	ldr	r3, [pc, #284]	@ (8001184 <i2c_transaction+0x160>)
 8001066:	685b      	ldr	r3, [r3, #4]
 8001068:	4a46      	ldr	r2, [pc, #280]	@ (8001184 <i2c_transaction+0x160>)
 800106a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800106e:	6053      	str	r3, [r2, #4]


	if (dir == 0) {  // WRITE OPERATION
 8001070:	79bb      	ldrb	r3, [r7, #6]
 8001072:	2b00      	cmp	r3, #0
 8001074:	d13c      	bne.n	80010f0 <i2c_transaction+0xcc>


		//I2C2->CR2 = 0;
		I2C2->CR2 |= (address << 1);
 8001076:	4b43      	ldr	r3, [pc, #268]	@ (8001184 <i2c_transaction+0x160>)
 8001078:	685a      	ldr	r2, [r3, #4]
 800107a:	79fb      	ldrb	r3, [r7, #7]
 800107c:	005b      	lsls	r3, r3, #1
 800107e:	4941      	ldr	r1, [pc, #260]	@ (8001184 <i2c_transaction+0x160>)
 8001080:	4313      	orrs	r3, r2
 8001082:	604b      	str	r3, [r1, #4]
		I2C2->CR2 |= (0 << I2C_CR2_RD_WRN_Pos);
 8001084:	4b3f      	ldr	r3, [pc, #252]	@ (8001184 <i2c_transaction+0x160>)
 8001086:	4a3f      	ldr	r2, [pc, #252]	@ (8001184 <i2c_transaction+0x160>)
 8001088:	685b      	ldr	r3, [r3, #4]
 800108a:	6053      	str	r3, [r2, #4]
		I2C2->CR2 |= (len << I2C_CR2_NBYTES_Pos);
 800108c:	4b3d      	ldr	r3, [pc, #244]	@ (8001184 <i2c_transaction+0x160>)
 800108e:	685a      	ldr	r2, [r3, #4]
 8001090:	797b      	ldrb	r3, [r7, #5]
 8001092:	041b      	lsls	r3, r3, #16
 8001094:	493b      	ldr	r1, [pc, #236]	@ (8001184 <i2c_transaction+0x160>)
 8001096:	4313      	orrs	r3, r2
 8001098:	604b      	str	r3, [r1, #4]

		I2C2->CR2 |= I2C_CR2_START;
 800109a:	4b3a      	ldr	r3, [pc, #232]	@ (8001184 <i2c_transaction+0x160>)
 800109c:	685b      	ldr	r3, [r3, #4]
 800109e:	4a39      	ldr	r2, [pc, #228]	@ (8001184 <i2c_transaction+0x160>)
 80010a0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80010a4:	6053      	str	r3, [r2, #4]

		for (uint8_t i = 0; i < len; i++) {
 80010a6:	2300      	movs	r3, #0
 80010a8:	73fb      	strb	r3, [r7, #15]
 80010aa:	e015      	b.n	80010d8 <i2c_transaction+0xb4>

			while ((I2C2->ISR & I2C_ISR_NACKF) || (!(I2C2->ISR & I2C_ISR_TXIS)));  // Wait until TX buffer is empty
 80010ac:	bf00      	nop
 80010ae:	4b35      	ldr	r3, [pc, #212]	@ (8001184 <i2c_transaction+0x160>)
 80010b0:	699b      	ldr	r3, [r3, #24]
 80010b2:	f003 0310 	and.w	r3, r3, #16
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d1f9      	bne.n	80010ae <i2c_transaction+0x8a>
 80010ba:	4b32      	ldr	r3, [pc, #200]	@ (8001184 <i2c_transaction+0x160>)
 80010bc:	699b      	ldr	r3, [r3, #24]
 80010be:	f003 0302 	and.w	r3, r3, #2
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d0f3      	beq.n	80010ae <i2c_transaction+0x8a>

			I2C2->TXDR = data[i] & 0xFF;  // Send data byte
 80010c6:	7bfb      	ldrb	r3, [r7, #15]
 80010c8:	683a      	ldr	r2, [r7, #0]
 80010ca:	4413      	add	r3, r2
 80010cc:	781a      	ldrb	r2, [r3, #0]
 80010ce:	4b2d      	ldr	r3, [pc, #180]	@ (8001184 <i2c_transaction+0x160>)
 80010d0:	629a      	str	r2, [r3, #40]	@ 0x28
		for (uint8_t i = 0; i < len; i++) {
 80010d2:	7bfb      	ldrb	r3, [r7, #15]
 80010d4:	3301      	adds	r3, #1
 80010d6:	73fb      	strb	r3, [r7, #15]
 80010d8:	7bfa      	ldrb	r2, [r7, #15]
 80010da:	797b      	ldrb	r3, [r7, #5]
 80010dc:	429a      	cmp	r2, r3
 80010de:	d3e5      	bcc.n	80010ac <i2c_transaction+0x88>
			//printf("data ith elem w %x \n", data[i]);
		}
		while (!(I2C2->ISR & I2C_ISR_TC));  // Wait until transfer is complete
 80010e0:	bf00      	nop
 80010e2:	4b28      	ldr	r3, [pc, #160]	@ (8001184 <i2c_transaction+0x160>)
 80010e4:	699b      	ldr	r3, [r3, #24]
 80010e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d0f9      	beq.n	80010e2 <i2c_transaction+0xbe>
 80010ee:	e038      	b.n	8001162 <i2c_transaction+0x13e>

	else {  // READ OPERATION



		I2C2->CR2 |= (address << 1);
 80010f0:	4b24      	ldr	r3, [pc, #144]	@ (8001184 <i2c_transaction+0x160>)
 80010f2:	685a      	ldr	r2, [r3, #4]
 80010f4:	79fb      	ldrb	r3, [r7, #7]
 80010f6:	005b      	lsls	r3, r3, #1
 80010f8:	4922      	ldr	r1, [pc, #136]	@ (8001184 <i2c_transaction+0x160>)
 80010fa:	4313      	orrs	r3, r2
 80010fc:	604b      	str	r3, [r1, #4]
		I2C2->CR2 |= (len << I2C_CR2_NBYTES_Pos);
 80010fe:	4b21      	ldr	r3, [pc, #132]	@ (8001184 <i2c_transaction+0x160>)
 8001100:	685a      	ldr	r2, [r3, #4]
 8001102:	797b      	ldrb	r3, [r7, #5]
 8001104:	041b      	lsls	r3, r3, #16
 8001106:	491f      	ldr	r1, [pc, #124]	@ (8001184 <i2c_transaction+0x160>)
 8001108:	4313      	orrs	r3, r2
 800110a:	604b      	str	r3, [r1, #4]
		I2C2->CR2 |= (1 << I2C_CR2_RD_WRN_Pos);
 800110c:	4b1d      	ldr	r3, [pc, #116]	@ (8001184 <i2c_transaction+0x160>)
 800110e:	685b      	ldr	r3, [r3, #4]
 8001110:	4a1c      	ldr	r2, [pc, #112]	@ (8001184 <i2c_transaction+0x160>)
 8001112:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001116:	6053      	str	r3, [r2, #4]
		I2C2->CR2 |= I2C_CR2_START;
 8001118:	4b1a      	ldr	r3, [pc, #104]	@ (8001184 <i2c_transaction+0x160>)
 800111a:	685b      	ldr	r3, [r3, #4]
 800111c:	4a19      	ldr	r2, [pc, #100]	@ (8001184 <i2c_transaction+0x160>)
 800111e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001122:	6053      	str	r3, [r2, #4]

		for (uint8_t i = 0; i < len; i++) {
 8001124:	2300      	movs	r3, #0
 8001126:	73bb      	strb	r3, [r7, #14]
 8001128:	e010      	b.n	800114c <i2c_transaction+0x128>
			while (!(I2C2->ISR & I2C_ISR_RXNE));  // Wait until RX buffer is full
 800112a:	bf00      	nop
 800112c:	4b15      	ldr	r3, [pc, #84]	@ (8001184 <i2c_transaction+0x160>)
 800112e:	699b      	ldr	r3, [r3, #24]
 8001130:	f003 0304 	and.w	r3, r3, #4
 8001134:	2b00      	cmp	r3, #0
 8001136:	d0f9      	beq.n	800112c <i2c_transaction+0x108>
			data[i] = I2C2->RXDR & 0xFF;  // Read data byte
 8001138:	4b12      	ldr	r3, [pc, #72]	@ (8001184 <i2c_transaction+0x160>)
 800113a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800113c:	7bbb      	ldrb	r3, [r7, #14]
 800113e:	683a      	ldr	r2, [r7, #0]
 8001140:	4413      	add	r3, r2
 8001142:	b2ca      	uxtb	r2, r1
 8001144:	701a      	strb	r2, [r3, #0]
		for (uint8_t i = 0; i < len; i++) {
 8001146:	7bbb      	ldrb	r3, [r7, #14]
 8001148:	3301      	adds	r3, #1
 800114a:	73bb      	strb	r3, [r7, #14]
 800114c:	7bba      	ldrb	r2, [r7, #14]
 800114e:	797b      	ldrb	r3, [r7, #5]
 8001150:	429a      	cmp	r2, r3
 8001152:	d3ea      	bcc.n	800112a <i2c_transaction+0x106>
			//printf("data ith elem r %x \n", data[i]);
		}
		while (!(I2C2->ISR & I2C_ISR_TC));  // Wait until transfer is complete
 8001154:	bf00      	nop
 8001156:	4b0b      	ldr	r3, [pc, #44]	@ (8001184 <i2c_transaction+0x160>)
 8001158:	699b      	ldr	r3, [r3, #24]
 800115a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800115e:	2b00      	cmp	r3, #0
 8001160:	d0f9      	beq.n	8001156 <i2c_transaction+0x132>

	}

	I2C2->CR2 |= I2C_CR2_STOP;
 8001162:	4b08      	ldr	r3, [pc, #32]	@ (8001184 <i2c_transaction+0x160>)
 8001164:	685b      	ldr	r3, [r3, #4]
 8001166:	4a07      	ldr	r2, [pc, #28]	@ (8001184 <i2c_transaction+0x160>)
 8001168:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800116c:	6053      	str	r3, [r2, #4]
	I2C2->CR2 = 0x0000;
 800116e:	4b05      	ldr	r3, [pc, #20]	@ (8001184 <i2c_transaction+0x160>)
 8001170:	2200      	movs	r2, #0
 8001172:	605a      	str	r2, [r3, #4]

	return 0;
 8001174:	2300      	movs	r3, #0
}
 8001176:	4618      	mov	r0, r3
 8001178:	3714      	adds	r7, #20
 800117a:	46bd      	mov	sp, r7
 800117c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001180:	4770      	bx	lr
 8001182:	bf00      	nop
 8001184:	40005800 	.word	0x40005800

08001188 <leds_init>:

/* Include memory map of our MCU */
#include <stm32l475xx.h>

void leds_init()
{
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0
	/* Configure PA5 as an output by clearing all bits and setting the mode */

	//setting clock thing
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOAEN;
 800118c:	4b32      	ldr	r3, [pc, #200]	@ (8001258 <leds_init+0xd0>)
 800118e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001190:	4a31      	ldr	r2, [pc, #196]	@ (8001258 <leds_init+0xd0>)
 8001192:	f043 0301 	orr.w	r3, r3, #1
 8001196:	64d3      	str	r3, [r2, #76]	@ 0x4c
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOBEN;
 8001198:	4b2f      	ldr	r3, [pc, #188]	@ (8001258 <leds_init+0xd0>)
 800119a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800119c:	4a2e      	ldr	r2, [pc, #184]	@ (8001258 <leds_init+0xd0>)
 800119e:	f043 0302 	orr.w	r3, r3, #2
 80011a2:	64d3      	str	r3, [r2, #76]	@ 0x4c

	GPIOA->MODER &= ~GPIO_MODER_MODE5;
 80011a4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80011ae:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80011b2:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= GPIO_MODER_MODE5_0;
 80011b4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80011be:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80011c2:	6013      	str	r3, [r2, #0]

	/* Configure the GPIO output as push pull (transistor for high and low) */
	GPIOA->OTYPER &= ~GPIO_OTYPER_OT5;
 80011c4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80011c8:	685b      	ldr	r3, [r3, #4]
 80011ca:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80011ce:	f023 0320 	bic.w	r3, r3, #32
 80011d2:	6053      	str	r3, [r2, #4]

	/* Disable the internal pull-up and pull-down resistors */
	GPIOA->PUPDR &= GPIO_PUPDR_PUPD5;
 80011d4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80011d8:	68db      	ldr	r3, [r3, #12]
 80011da:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80011de:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80011e2:	60d3      	str	r3, [r2, #12]

	/* Configure the GPIO to use very high speed mode */
	GPIOA->OSPEEDR |= (0x3 << GPIO_OSPEEDR_OSPEED5_Pos);
 80011e4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80011e8:	689b      	ldr	r3, [r3, #8]
 80011ea:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80011ee:	f443 6340 	orr.w	r3, r3, #3072	@ 0xc00
 80011f2:	6093      	str	r3, [r2, #8]

	/* Turn off the LED */
	GPIOA->ODR &= ~GPIO_ODR_OD5;
 80011f4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80011f8:	695b      	ldr	r3, [r3, #20]
 80011fa:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80011fe:	f023 0320 	bic.w	r3, r3, #32
 8001202:	6153      	str	r3, [r2, #20]



	GPIOB->MODER &= ~GPIO_MODER_MODE14;
 8001204:	4b15      	ldr	r3, [pc, #84]	@ (800125c <leds_init+0xd4>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	4a14      	ldr	r2, [pc, #80]	@ (800125c <leds_init+0xd4>)
 800120a:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 800120e:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= GPIO_MODER_MODE14_0;
 8001210:	4b12      	ldr	r3, [pc, #72]	@ (800125c <leds_init+0xd4>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	4a11      	ldr	r2, [pc, #68]	@ (800125c <leds_init+0xd4>)
 8001216:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800121a:	6013      	str	r3, [r2, #0]

	/* Configure the GPIO output as push pull (transistor for high and low) */
	GPIOB->OTYPER &= ~GPIO_OTYPER_OT14;
 800121c:	4b0f      	ldr	r3, [pc, #60]	@ (800125c <leds_init+0xd4>)
 800121e:	685b      	ldr	r3, [r3, #4]
 8001220:	4a0e      	ldr	r2, [pc, #56]	@ (800125c <leds_init+0xd4>)
 8001222:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001226:	6053      	str	r3, [r2, #4]

	/* Disable the internal pull-up and pull-down resistors */
	GPIOB->PUPDR &= GPIO_PUPDR_PUPD14;
 8001228:	4b0c      	ldr	r3, [pc, #48]	@ (800125c <leds_init+0xd4>)
 800122a:	68db      	ldr	r3, [r3, #12]
 800122c:	4a0b      	ldr	r2, [pc, #44]	@ (800125c <leds_init+0xd4>)
 800122e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001232:	60d3      	str	r3, [r2, #12]

	/* Configure the GPIO to use very high speed mode */
	GPIOB->OSPEEDR |= (0x3 << GPIO_OSPEEDR_OSPEED14_Pos);
 8001234:	4b09      	ldr	r3, [pc, #36]	@ (800125c <leds_init+0xd4>)
 8001236:	689b      	ldr	r3, [r3, #8]
 8001238:	4a08      	ldr	r2, [pc, #32]	@ (800125c <leds_init+0xd4>)
 800123a:	f043 5340 	orr.w	r3, r3, #805306368	@ 0x30000000
 800123e:	6093      	str	r3, [r2, #8]

	/* Turn off the LED */
	GPIOB->ODR &= ~GPIO_ODR_OD14;
 8001240:	4b06      	ldr	r3, [pc, #24]	@ (800125c <leds_init+0xd4>)
 8001242:	695b      	ldr	r3, [r3, #20]
 8001244:	4a05      	ldr	r2, [pc, #20]	@ (800125c <leds_init+0xd4>)
 8001246:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800124a:	6153      	str	r3, [r2, #20]


}
 800124c:	bf00      	nop
 800124e:	46bd      	mov	sp, r7
 8001250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001254:	4770      	bx	lr
 8001256:	bf00      	nop
 8001258:	40021000 	.word	0x40021000
 800125c:	48000400 	.word	0x48000400

08001260 <leds_set>:

void leds_set(uint8_t led)
{
 8001260:	b480      	push	{r7}
 8001262:	b083      	sub	sp, #12
 8001264:	af00      	add	r7, sp, #0
 8001266:	4603      	mov	r3, r0
 8001268:	71fb      	strb	r3, [r7, #7]
  // TODO implement this
	//passing in 0(0b00) means that both are off, 1(0b01) means led1 is on, 2(0b10) means led2 is on, 3(0b11) means both are on
	if (led == 0) {
 800126a:	79fb      	ldrb	r3, [r7, #7]
 800126c:	2b00      	cmp	r3, #0
 800126e:	d10d      	bne.n	800128c <leds_set+0x2c>
		//turn off both


		/* Turn off the LED */
		GPIOA->ODR &= ~GPIO_ODR_OD5;
 8001270:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8001274:	695b      	ldr	r3, [r3, #20]
 8001276:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800127a:	f023 0320 	bic.w	r3, r3, #32
 800127e:	6153      	str	r3, [r2, #20]

		//turn off led2 (PB14)
		GPIOB->ODR &= ~GPIO_ODR_OD14;
 8001280:	4b1f      	ldr	r3, [pc, #124]	@ (8001300 <leds_set+0xa0>)
 8001282:	695b      	ldr	r3, [r3, #20]
 8001284:	4a1e      	ldr	r2, [pc, #120]	@ (8001300 <leds_set+0xa0>)
 8001286:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800128a:	6153      	str	r3, [r2, #20]
	}
	if (led == 1) {
 800128c:	79fb      	ldrb	r3, [r7, #7]
 800128e:	2b01      	cmp	r3, #1
 8001290:	d10d      	bne.n	80012ae <leds_set+0x4e>
		//turn on led1 (PA5)


		/* Turn on the LED */
		GPIOA->ODR |= GPIO_ODR_OD5;
 8001292:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8001296:	695b      	ldr	r3, [r3, #20]
 8001298:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800129c:	f043 0320 	orr.w	r3, r3, #32
 80012a0:	6153      	str	r3, [r2, #20]

		//turn off led2 (PB14)
		GPIOB->ODR &= ~GPIO_ODR_OD14;
 80012a2:	4b17      	ldr	r3, [pc, #92]	@ (8001300 <leds_set+0xa0>)
 80012a4:	695b      	ldr	r3, [r3, #20]
 80012a6:	4a16      	ldr	r2, [pc, #88]	@ (8001300 <leds_set+0xa0>)
 80012a8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80012ac:	6153      	str	r3, [r2, #20]
	}

	if (led == 2) {
 80012ae:	79fb      	ldrb	r3, [r7, #7]
 80012b0:	2b02      	cmp	r3, #2
 80012b2:	d10d      	bne.n	80012d0 <leds_set+0x70>
		//turn on led2 (PB14)


		/* Turn off the LED1 */
		GPIOA->ODR &= ~GPIO_ODR_OD5;
 80012b4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80012b8:	695b      	ldr	r3, [r3, #20]
 80012ba:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80012be:	f023 0320 	bic.w	r3, r3, #32
 80012c2:	6153      	str	r3, [r2, #20]

		//turn on led2 (PB14)
		GPIOB->ODR |= GPIO_ODR_OD14;
 80012c4:	4b0e      	ldr	r3, [pc, #56]	@ (8001300 <leds_set+0xa0>)
 80012c6:	695b      	ldr	r3, [r3, #20]
 80012c8:	4a0d      	ldr	r2, [pc, #52]	@ (8001300 <leds_set+0xa0>)
 80012ca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80012ce:	6153      	str	r3, [r2, #20]
	}

	if (led == 3) {
 80012d0:	79fb      	ldrb	r3, [r7, #7]
 80012d2:	2b03      	cmp	r3, #3
 80012d4:	d10d      	bne.n	80012f2 <leds_set+0x92>
		//turn on both


		/* Turn on the LED1 */
		GPIOA->ODR |= GPIO_ODR_OD5;
 80012d6:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80012da:	695b      	ldr	r3, [r3, #20]
 80012dc:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80012e0:	f043 0320 	orr.w	r3, r3, #32
 80012e4:	6153      	str	r3, [r2, #20]

		//turn on led2 (PB14)
		GPIOB->ODR |= GPIO_ODR_OD14;
 80012e6:	4b06      	ldr	r3, [pc, #24]	@ (8001300 <leds_set+0xa0>)
 80012e8:	695b      	ldr	r3, [r3, #20]
 80012ea:	4a05      	ldr	r2, [pc, #20]	@ (8001300 <leds_set+0xa0>)
 80012ec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80012f0:	6153      	str	r3, [r2, #20]
	}

}
 80012f2:	bf00      	nop
 80012f4:	370c      	adds	r7, #12
 80012f6:	46bd      	mov	sp, r7
 80012f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fc:	4770      	bx	lr
 80012fe:	bf00      	nop
 8001300:	48000400 	.word	0x48000400

08001304 <lsm6dsl_init>:
#include "lsm6dsl.h"
#include "i2c.h"
#include <stdio.h>
#include <stm32l475xx.h>

void lsm6dsl_init() {
 8001304:	b580      	push	{r7, lr}
 8001306:	b082      	sub	sp, #8
 8001308:	af00      	add	r7, sp, #0



	//write to CTRL_XL register
	uint8_t CTRL1_XL_read;
	uint8_t CTRL1_XL = 0x10;   //address of ctrlXL
 800130a:	2310      	movs	r3, #16
 800130c:	71fb      	strb	r3, [r7, #7]
	uint8_t CTRL1_XL_DATA[2] = {0x10, 0x60};
 800130e:	f246 0310 	movw	r3, #24592	@ 0x6010
 8001312:	80bb      	strh	r3, [r7, #4]
	i2c_transaction(0x6A, 0, CTRL1_XL_DATA, 2);  //write
 8001314:	1d3a      	adds	r2, r7, #4
 8001316:	2302      	movs	r3, #2
 8001318:	2100      	movs	r1, #0
 800131a:	206a      	movs	r0, #106	@ 0x6a
 800131c:	f7ff fe82 	bl	8001024 <i2c_transaction>


	//writing to INT1 CTRL register in the LSM6DSR to configure register (address 0x6A, dir = 0, data= 0x0D01, len =8)
	//printf("works here too\n");
	uint8_t INT1_CTRL_read;
	uint8_t INT1_CTRL = 0x0D;
 8001320:	230d      	movs	r3, #13
 8001322:	71bb      	strb	r3, [r7, #6]
	uint8_t INT1_CTRL_DATA[2] = {0x0D, 0x01};
 8001324:	f240 130d 	movw	r3, #269	@ 0x10d
 8001328:	803b      	strh	r3, [r7, #0]
	i2c_transaction(0x6A, 0, INT1_CTRL_DATA, 2);
 800132a:	463a      	mov	r2, r7
 800132c:	2302      	movs	r3, #2
 800132e:	2100      	movs	r1, #0
 8001330:	206a      	movs	r0, #106	@ 0x6a
 8001332:	f7ff fe77 	bl	8001024 <i2c_transaction>

	//printf("INT1_CTRL is %x \n", INT1_CTRL_read);
	//i2c_transaction(0x6A, 0, &INT1_CTRL, 1);

}
 8001336:	bf00      	nop
 8001338:	3708      	adds	r7, #8
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}

0800133e <lsm6dsl_read_xyz>:

void lsm6dsl_read_xyz(int16_t* x, int16_t* y, int16_t* z){
 800133e:	b580      	push	{r7, lr}
 8001340:	b088      	sub	sp, #32
 8001342:	af00      	add	r7, sp, #0
 8001344:	60f8      	str	r0, [r7, #12]
 8001346:	60b9      	str	r1, [r7, #8]
 8001348:	607a      	str	r2, [r7, #4]

	//for x low and x high
	uint8_t reg_addyXL = 0x28;   //register address (x low)
 800134a:	2328      	movs	r3, #40	@ 0x28
 800134c:	77fb      	strb	r3, [r7, #31]
	uint8_t dataXL;   //declaring data array for the transaction function to read stuff into
	//repeat above for all register addresses

	i2c_transaction(0x6A, 0, &reg_addyXL, 1);
 800134e:	f107 021f 	add.w	r2, r7, #31
 8001352:	2301      	movs	r3, #1
 8001354:	2100      	movs	r1, #0
 8001356:	206a      	movs	r0, #106	@ 0x6a
 8001358:	f7ff fe64 	bl	8001024 <i2c_transaction>
	i2c_transaction(0x6A, 1, &dataXL, 1);   //read in the 1 byte from x low
 800135c:	f107 021e 	add.w	r2, r7, #30
 8001360:	2301      	movs	r3, #1
 8001362:	2101      	movs	r1, #1
 8001364:	206a      	movs	r0, #106	@ 0x6a
 8001366:	f7ff fe5d 	bl	8001024 <i2c_transaction>

	uint8_t reg_addyXH = 0x29;   //register address (x high)
 800136a:	2329      	movs	r3, #41	@ 0x29
 800136c:	777b      	strb	r3, [r7, #29]
	uint8_t dataXH;   //declaring data array for the transaction function to read stuff into


	i2c_transaction(0x6A, 0, &reg_addyXH, 1);
 800136e:	f107 021d 	add.w	r2, r7, #29
 8001372:	2301      	movs	r3, #1
 8001374:	2100      	movs	r1, #0
 8001376:	206a      	movs	r0, #106	@ 0x6a
 8001378:	f7ff fe54 	bl	8001024 <i2c_transaction>
	i2c_transaction(0x6A, 1, &dataXH, 1);   //read in the 1 byte from x high
 800137c:	f107 021c 	add.w	r2, r7, #28
 8001380:	2301      	movs	r3, #1
 8001382:	2101      	movs	r1, #1
 8001384:	206a      	movs	r0, #106	@ 0x6a
 8001386:	f7ff fe4d 	bl	8001024 <i2c_transaction>


	//for y low and y high

	uint8_t reg_addyYL = 0x2A;   //register address (y low)
 800138a:	232a      	movs	r3, #42	@ 0x2a
 800138c:	76fb      	strb	r3, [r7, #27]
	uint8_t dataYL;   //declaring data array for the transaction function to read stuff into

	i2c_transaction(0x6A, 0, &reg_addyYL, 1);
 800138e:	f107 021b 	add.w	r2, r7, #27
 8001392:	2301      	movs	r3, #1
 8001394:	2100      	movs	r1, #0
 8001396:	206a      	movs	r0, #106	@ 0x6a
 8001398:	f7ff fe44 	bl	8001024 <i2c_transaction>
	i2c_transaction(0x6A, 1, &dataYL, 1);   //read in the 1 byte from y low
 800139c:	f107 021a 	add.w	r2, r7, #26
 80013a0:	2301      	movs	r3, #1
 80013a2:	2101      	movs	r1, #1
 80013a4:	206a      	movs	r0, #106	@ 0x6a
 80013a6:	f7ff fe3d 	bl	8001024 <i2c_transaction>


	uint8_t reg_addyYH = 0x2B;   //register address (y high)
 80013aa:	232b      	movs	r3, #43	@ 0x2b
 80013ac:	767b      	strb	r3, [r7, #25]
	uint8_t dataYH;   //declaring data array for the transaction function to read stuff into

	i2c_transaction(0x6A, 0, &reg_addyYH, 1);
 80013ae:	f107 0219 	add.w	r2, r7, #25
 80013b2:	2301      	movs	r3, #1
 80013b4:	2100      	movs	r1, #0
 80013b6:	206a      	movs	r0, #106	@ 0x6a
 80013b8:	f7ff fe34 	bl	8001024 <i2c_transaction>
	i2c_transaction(0x6A, 1, &dataYH, 1);   //read in the 1 byte from y high
 80013bc:	f107 0218 	add.w	r2, r7, #24
 80013c0:	2301      	movs	r3, #1
 80013c2:	2101      	movs	r1, #1
 80013c4:	206a      	movs	r0, #106	@ 0x6a
 80013c6:	f7ff fe2d 	bl	8001024 <i2c_transaction>


	//for z low and z high
	uint8_t reg_addyZL = 0x2C;   //register address   (z low)
 80013ca:	232c      	movs	r3, #44	@ 0x2c
 80013cc:	75fb      	strb	r3, [r7, #23]
	uint8_t dataZL;   //declaring data array for the transaction function to read stuff into

	i2c_transaction(0x6A, 0, &reg_addyZL, 1);
 80013ce:	f107 0217 	add.w	r2, r7, #23
 80013d2:	2301      	movs	r3, #1
 80013d4:	2100      	movs	r1, #0
 80013d6:	206a      	movs	r0, #106	@ 0x6a
 80013d8:	f7ff fe24 	bl	8001024 <i2c_transaction>
	i2c_transaction(0x6A, 1, &dataZL, 1);   //read in the 1 byte from z low
 80013dc:	f107 0216 	add.w	r2, r7, #22
 80013e0:	2301      	movs	r3, #1
 80013e2:	2101      	movs	r1, #1
 80013e4:	206a      	movs	r0, #106	@ 0x6a
 80013e6:	f7ff fe1d 	bl	8001024 <i2c_transaction>


	uint8_t reg_addyZH = 0x2D;   //register address (z high)
 80013ea:	232d      	movs	r3, #45	@ 0x2d
 80013ec:	757b      	strb	r3, [r7, #21]
	uint8_t dataZH;   //declaring data array for the transaction function to read stuff into

	i2c_transaction(0x6A, 0, &reg_addyZH, 1);
 80013ee:	f107 0215 	add.w	r2, r7, #21
 80013f2:	2301      	movs	r3, #1
 80013f4:	2100      	movs	r1, #0
 80013f6:	206a      	movs	r0, #106	@ 0x6a
 80013f8:	f7ff fe14 	bl	8001024 <i2c_transaction>
	i2c_transaction(0x6A, 1, &dataZH, 1);   //read in the 1 byte from z high
 80013fc:	f107 0214 	add.w	r2, r7, #20
 8001400:	2301      	movs	r3, #1
 8001402:	2101      	movs	r1, #1
 8001404:	206a      	movs	r0, #106	@ 0x6a
 8001406:	f7ff fe0d 	bl	8001024 <i2c_transaction>



	*x = (dataXH << 8 | dataXL);
 800140a:	7f3b      	ldrb	r3, [r7, #28]
 800140c:	021b      	lsls	r3, r3, #8
 800140e:	b21a      	sxth	r2, r3
 8001410:	7fbb      	ldrb	r3, [r7, #30]
 8001412:	b21b      	sxth	r3, r3
 8001414:	4313      	orrs	r3, r2
 8001416:	b21a      	sxth	r2, r3
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	801a      	strh	r2, [r3, #0]
	*y = (dataYH << 8 | dataYL);
 800141c:	7e3b      	ldrb	r3, [r7, #24]
 800141e:	021b      	lsls	r3, r3, #8
 8001420:	b21a      	sxth	r2, r3
 8001422:	7ebb      	ldrb	r3, [r7, #26]
 8001424:	b21b      	sxth	r3, r3
 8001426:	4313      	orrs	r3, r2
 8001428:	b21a      	sxth	r2, r3
 800142a:	68bb      	ldr	r3, [r7, #8]
 800142c:	801a      	strh	r2, [r3, #0]
	*z = (dataZH << 8 | dataZL);
 800142e:	7d3b      	ldrb	r3, [r7, #20]
 8001430:	021b      	lsls	r3, r3, #8
 8001432:	b21a      	sxth	r2, r3
 8001434:	7dbb      	ldrb	r3, [r7, #22]
 8001436:	b21b      	sxth	r3, r3
 8001438:	4313      	orrs	r3, r2
 800143a:	b21a      	sxth	r2, r3
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	801a      	strh	r2, [r3, #0]
}
 8001440:	bf00      	nop
 8001442:	3720      	adds	r7, #32
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}

08001448 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001448:	b480      	push	{r7}
 800144a:	b083      	sub	sp, #12
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001450:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001454:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8001458:	f003 0301 	and.w	r3, r3, #1
 800145c:	2b00      	cmp	r3, #0
 800145e:	d013      	beq.n	8001488 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001460:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001464:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8001468:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800146c:	2b00      	cmp	r3, #0
 800146e:	d00b      	beq.n	8001488 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8001470:	e000      	b.n	8001474 <ITM_SendChar+0x2c>
    {
      __NOP();
 8001472:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001474:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	2b00      	cmp	r3, #0
 800147c:	d0f9      	beq.n	8001472 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800147e:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001482:	687a      	ldr	r2, [r7, #4]
 8001484:	b2d2      	uxtb	r2, r2
 8001486:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001488:	687b      	ldr	r3, [r7, #4]
}
 800148a:	4618      	mov	r0, r3
 800148c:	370c      	adds	r7, #12
 800148e:	46bd      	mov	sp, r7
 8001490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001494:	4770      	bx	lr

08001496 <_write>:
  * @brief  The application entry point.
  * @retval int
  */


int _write(int file, char *ptr, int len) {
 8001496:	b580      	push	{r7, lr}
 8001498:	b086      	sub	sp, #24
 800149a:	af00      	add	r7, sp, #0
 800149c:	60f8      	str	r0, [r7, #12]
 800149e:	60b9      	str	r1, [r7, #8]
 80014a0:	607a      	str	r2, [r7, #4]
	//ITM_SendChar('H');
    int i = 0;
 80014a2:	2300      	movs	r3, #0
 80014a4:	617b      	str	r3, [r7, #20]
    for (i = 0; i < len; i++) {
 80014a6:	2300      	movs	r3, #0
 80014a8:	617b      	str	r3, [r7, #20]
 80014aa:	e009      	b.n	80014c0 <_write+0x2a>
        ITM_SendChar(*ptr++);
 80014ac:	68bb      	ldr	r3, [r7, #8]
 80014ae:	1c5a      	adds	r2, r3, #1
 80014b0:	60ba      	str	r2, [r7, #8]
 80014b2:	781b      	ldrb	r3, [r3, #0]
 80014b4:	4618      	mov	r0, r3
 80014b6:	f7ff ffc7 	bl	8001448 <ITM_SendChar>
    for (i = 0; i < len; i++) {
 80014ba:	697b      	ldr	r3, [r7, #20]
 80014bc:	3301      	adds	r3, #1
 80014be:	617b      	str	r3, [r7, #20]
 80014c0:	697a      	ldr	r2, [r7, #20]
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	429a      	cmp	r2, r3
 80014c6:	dbf1      	blt.n	80014ac <_write+0x16>
    }
    return len;
 80014c8:	687b      	ldr	r3, [r7, #4]
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	3718      	adds	r7, #24
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}
	...

080014d4 <main>:

int main(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b088      	sub	sp, #32
 80014d8:	af02      	add	r7, sp, #8
  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014da:	f000 fc8e 	bl	8001dfa <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 80014de:	f000 f8d7 	bl	8001690 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014e2:	f000 f959 	bl	8001798 <MX_GPIO_Init>
  MX_SPI3_Init();
 80014e6:	f000 f919 	bl	800171c <MX_SPI3_Init>

  //RESET BLE MODULE
  HAL_GPIO_WritePin(BLE_RESET_GPIO_Port,BLE_RESET_Pin,GPIO_PIN_RESET);
 80014ea:	2200      	movs	r2, #0
 80014ec:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80014f0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014f4:	f000 ffee 	bl	80024d4 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 80014f8:	200a      	movs	r0, #10
 80014fa:	f000 fcf3 	bl	8001ee4 <HAL_Delay>
  HAL_GPIO_WritePin(BLE_RESET_GPIO_Port,BLE_RESET_Pin,GPIO_PIN_SET);
 80014fe:	2201      	movs	r2, #1
 8001500:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001504:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001508:	f000 ffe4 	bl	80024d4 <HAL_GPIO_WritePin>

  ble_init();
 800150c:	f7ff f88c 	bl	8000628 <ble_init>



  HAL_Delay(10);
 8001510:	200a      	movs	r0, #10
 8001512:	f000 fce7 	bl	8001ee4 <HAL_Delay>

  uint8_t nonDiscoverable = 0;// by default be nondiscoverable
 8001516:	2300      	movs	r3, #0
 8001518:	747b      	strb	r3, [r7, #17]
  //disconnectBLE();   //disconnect before setting discoverability to 0
  setDiscoverability(0);   //make it nonDiscoverable
 800151a:	2000      	movs	r0, #0
 800151c:	f7ff fcd0 	bl	8000ec0 <setDiscoverability>

  	leds_init();
 8001520:	f7ff fe32 	bl	8001188 <leds_init>
	timer_init(TIM2);
 8001524:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8001528:	f000 fbdc 	bl	8001ce4 <timer_init>
	i2c_init();
 800152c:	f7ff fcee 	bl	8000f0c <i2c_init>
	lsm6dsl_init();
 8001530:	f7ff fee8 	bl	8001304 <lsm6dsl_init>

	//put lost detection algorithm here
	//poll continuously the values of the output registers.

	// Loop forever
	int16_t prev_x = 0;
 8001534:	2300      	movs	r3, #0
 8001536:	82fb      	strh	r3, [r7, #22]
	int16_t prev_y = 0;
 8001538:	2300      	movs	r3, #0
 800153a:	82bb      	strh	r3, [r7, #20]
	int16_t prev_z = 0;
 800153c:	2300      	movs	r3, #0
 800153e:	827b      	strh	r3, [r7, #18]
	for(;;) {
		int16_t x;
		int16_t y;
		int16_t z;
		lsm6dsl_read_xyz(&x,&y,&z);
 8001540:	f107 020a 	add.w	r2, r7, #10
 8001544:	f107 010c 	add.w	r1, r7, #12
 8001548:	f107 030e 	add.w	r3, r7, #14
 800154c:	4618      	mov	r0, r3
 800154e:	f7ff fef6 	bl	800133e <lsm6dsl_read_xyz>
		printf("running loop\n");
 8001552:	4845      	ldr	r0, [pc, #276]	@ (8001668 <main+0x194>)
 8001554:	f002 fdac 	bl	80040b0 <puts>
		if(!(prev_x == 0 && prev_y == 0 && prev_z == 0)) {
 8001558:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d107      	bne.n	8001570 <main+0x9c>
 8001560:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001564:	2b00      	cmp	r3, #0
 8001566:	d103      	bne.n	8001570 <main+0x9c>
 8001568:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d03b      	beq.n	80015e8 <main+0x114>
			if (abs(x - prev_x) >= threshold || abs(y - prev_y) >= threshold || abs(z - prev_z) >= threshold) {  //it is moving
 8001570:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001574:	461a      	mov	r2, r3
 8001576:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800157a:	1ad3      	subs	r3, r2, r3
 800157c:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001580:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001584:	4b39      	ldr	r3, [pc, #228]	@ (800166c <main+0x198>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	429a      	cmp	r2, r3
 800158a:	da1b      	bge.n	80015c4 <main+0xf0>
 800158c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001590:	461a      	mov	r2, r3
 8001592:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001596:	1ad3      	subs	r3, r2, r3
 8001598:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 800159c:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80015a0:	4b32      	ldr	r3, [pc, #200]	@ (800166c <main+0x198>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	429a      	cmp	r2, r3
 80015a6:	da0d      	bge.n	80015c4 <main+0xf0>
 80015a8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80015ac:	461a      	mov	r2, r3
 80015ae:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80015b2:	1ad3      	subs	r3, r2, r3
 80015b4:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80015b8:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80015bc:	4b2b      	ldr	r3, [pc, #172]	@ (800166c <main+0x198>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	429a      	cmp	r2, r3
 80015c2:	db0e      	blt.n	80015e2 <main+0x10e>
				lostFlag = 0;   //it is not lost
 80015c4:	4b2a      	ldr	r3, [pc, #168]	@ (8001670 <main+0x19c>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	601a      	str	r2, [r3, #0]
				disconnectBLE();   //disconnect before setting discoverability to 0
 80015ca:	f7ff fc21 	bl	8000e10 <disconnectBLE>
				setDiscoverability(0);    //make it nonDiscoverable
 80015ce:	2000      	movs	r0, #0
 80015d0:	f7ff fc76 	bl	8000ec0 <setDiscoverability>
				startTimer = 0;   //stop the 1min timer since its not lost
 80015d4:	4b27      	ldr	r3, [pc, #156]	@ (8001674 <main+0x1a0>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	601a      	str	r2, [r3, #0]
				leds_set(0);   //reset leds to off whenever it switches from lost to not lost
 80015da:	2000      	movs	r0, #0
 80015dc:	f7ff fe40 	bl	8001260 <leds_set>
 80015e0:	e002      	b.n	80015e8 <main+0x114>
			}
			else {  //it moved less than the threshold, so we say its lost
				startTimer = 1;
 80015e2:	4b24      	ldr	r3, [pc, #144]	@ (8001674 <main+0x1a0>)
 80015e4:	2201      	movs	r2, #1
 80015e6:	601a      	str	r2, [r3, #0]

			}
		}
		prev_x = x;   //set prev to be equal to the current x
 80015e8:	89fb      	ldrh	r3, [r7, #14]
 80015ea:	82fb      	strh	r3, [r7, #22]
		prev_y = y;
 80015ec:	89bb      	ldrh	r3, [r7, #12]
 80015ee:	82bb      	strh	r3, [r7, #20]
		prev_z = z;
 80015f0:	897b      	ldrh	r3, [r7, #10]
 80015f2:	827b      	strh	r3, [r7, #18]

		if(lostFlag) {   //if it is lost, set discoverable
 80015f4:	4b1e      	ldr	r3, [pc, #120]	@ (8001670 <main+0x19c>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d002      	beq.n	8001602 <main+0x12e>
			setDiscoverability(1);
 80015fc:	2001      	movs	r0, #1
 80015fe:	f7ff fc5f 	bl	8000ec0 <setDiscoverability>
		}

		if(sendFlag) {
 8001602:	4b1d      	ldr	r3, [pc, #116]	@ (8001678 <main+0x1a4>)
 8001604:	781b      	ldrb	r3, [r3, #0]
 8001606:	b2db      	uxtb	r3, r3
 8001608:	2b00      	cmp	r3, #0
 800160a:	d099      	beq.n	8001540 <main+0x6c>
			if(!nonDiscoverable && HAL_GPIO_ReadPin(BLE_INT_GPIO_Port,BLE_INT_Pin)){
 800160c:	7c7b      	ldrb	r3, [r7, #17]
 800160e:	2b00      	cmp	r3, #0
 8001610:	d10c      	bne.n	800162c <main+0x158>
 8001612:	2140      	movs	r1, #64	@ 0x40
 8001614:	4819      	ldr	r0, [pc, #100]	@ (800167c <main+0x1a8>)
 8001616:	f000 ff45 	bl	80024a4 <HAL_GPIO_ReadPin>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	d005      	beq.n	800162c <main+0x158>
				catchBLE();
 8001620:	f7ff fa18 	bl	8000a54 <catchBLE>
				printf("it is here\n");
 8001624:	4816      	ldr	r0, [pc, #88]	@ (8001680 <main+0x1ac>)
 8001626:	f002 fd43 	bl	80040b0 <puts>
 800162a:	e011      	b.n	8001650 <main+0x17c>
			}else{

				HAL_Delay(500);
 800162c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001630:	f000 fc58 	bl	8001ee4 <HAL_Delay>

				// Send a string to the NORDIC UART service, remember to not include the newline
				unsigned char test_str[] = "FMABtag";
 8001634:	4a13      	ldr	r2, [pc, #76]	@ (8001684 <main+0x1b0>)
 8001636:	463b      	mov	r3, r7
 8001638:	e892 0003 	ldmia.w	r2, {r0, r1}
 800163c:	e883 0003 	stmia.w	r3, {r0, r1}
				updateCharValue(NORDIC_UART_SERVICE_HANDLE, READ_CHAR_HANDLE, 0, sizeof(test_str)-1, test_str);
 8001640:	463b      	mov	r3, r7
 8001642:	9300      	str	r3, [sp, #0]
 8001644:	2307      	movs	r3, #7
 8001646:	2200      	movs	r2, #0
 8001648:	490f      	ldr	r1, [pc, #60]	@ (8001688 <main+0x1b4>)
 800164a:	4810      	ldr	r0, [pc, #64]	@ (800168c <main+0x1b8>)
 800164c:	f7ff fb8c 	bl	8000d68 <updateCharValue>

			}
			HAL_Delay(500);
 8001650:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001654:	f000 fc46 	bl	8001ee4 <HAL_Delay>
			sendFlag = 0;
 8001658:	4b07      	ldr	r3, [pc, #28]	@ (8001678 <main+0x1a4>)
 800165a:	2200      	movs	r2, #0
 800165c:	701a      	strb	r2, [r3, #0]
			leds_set(0);
 800165e:	2000      	movs	r0, #0
 8001660:	f7ff fdfe 	bl	8001260 <leds_set>
	for(;;) {
 8001664:	e76c      	b.n	8001540 <main+0x6c>
 8001666:	bf00      	nop
 8001668:	08004c60 	.word	0x08004c60
 800166c:	20000150 	.word	0x20000150
 8001670:	200002fc 	.word	0x200002fc
 8001674:	20000300 	.word	0x20000300
 8001678:	20000304 	.word	0x20000304
 800167c:	48001000 	.word	0x48001000
 8001680:	08004c70 	.word	0x08004c70
 8001684:	08004c7c 	.word	0x08004c7c
 8001688:	200002f0 	.word	0x200002f0
 800168c:	200002e8 	.word	0x200002e8

08001690 <SystemClock_Config>:
  * @brief System Clock Configuration
  * @attention This changes the System clock frequency, make sure you reflect that change in your timer
  * @retval None
  */
void SystemClock_Config(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b096      	sub	sp, #88	@ 0x58
 8001694:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001696:	f107 0314 	add.w	r3, r7, #20
 800169a:	2244      	movs	r2, #68	@ 0x44
 800169c:	2100      	movs	r1, #0
 800169e:	4618      	mov	r0, r3
 80016a0:	f002 fd0e 	bl	80040c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016a4:	463b      	mov	r3, r7
 80016a6:	2200      	movs	r2, #0
 80016a8:	601a      	str	r2, [r3, #0]
 80016aa:	605a      	str	r2, [r3, #4]
 80016ac:	609a      	str	r2, [r3, #8]
 80016ae:	60da      	str	r2, [r3, #12]
 80016b0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80016b2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80016b6:	f000 ff57 	bl	8002568 <HAL_PWREx_ControlVoltageScaling>
 80016ba:	4603      	mov	r3, r0
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d001      	beq.n	80016c4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80016c0:	f000 f902 	bl	80018c8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80016c4:	2310      	movs	r3, #16
 80016c6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80016c8:	2301      	movs	r3, #1
 80016ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80016cc:	2300      	movs	r3, #0
 80016ce:	633b      	str	r3, [r7, #48]	@ 0x30
  // This lines changes system clock frequency
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_7;
 80016d0:	2370      	movs	r3, #112	@ 0x70
 80016d2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80016d4:	2300      	movs	r3, #0
 80016d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016d8:	f107 0314 	add.w	r3, r7, #20
 80016dc:	4618      	mov	r0, r3
 80016de:	f000 ff99 	bl	8002614 <HAL_RCC_OscConfig>
 80016e2:	4603      	mov	r3, r0
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d001      	beq.n	80016ec <SystemClock_Config+0x5c>
  {
    Error_Handler();
 80016e8:	f000 f8ee 	bl	80018c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016ec:	230f      	movs	r3, #15
 80016ee:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80016f0:	2300      	movs	r3, #0
 80016f2:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016f4:	2300      	movs	r3, #0
 80016f6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80016f8:	2300      	movs	r3, #0
 80016fa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016fc:	2300      	movs	r3, #0
 80016fe:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001700:	463b      	mov	r3, r7
 8001702:	2100      	movs	r1, #0
 8001704:	4618      	mov	r0, r3
 8001706:	f001 fb61 	bl	8002dcc <HAL_RCC_ClockConfig>
 800170a:	4603      	mov	r3, r0
 800170c:	2b00      	cmp	r3, #0
 800170e:	d001      	beq.n	8001714 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001710:	f000 f8da 	bl	80018c8 <Error_Handler>
  }
}
 8001714:	bf00      	nop
 8001716:	3758      	adds	r7, #88	@ 0x58
 8001718:	46bd      	mov	sp, r7
 800171a:	bd80      	pop	{r7, pc}

0800171c <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001720:	4b1b      	ldr	r3, [pc, #108]	@ (8001790 <MX_SPI3_Init+0x74>)
 8001722:	4a1c      	ldr	r2, [pc, #112]	@ (8001794 <MX_SPI3_Init+0x78>)
 8001724:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001726:	4b1a      	ldr	r3, [pc, #104]	@ (8001790 <MX_SPI3_Init+0x74>)
 8001728:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800172c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800172e:	4b18      	ldr	r3, [pc, #96]	@ (8001790 <MX_SPI3_Init+0x74>)
 8001730:	2200      	movs	r2, #0
 8001732:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001734:	4b16      	ldr	r3, [pc, #88]	@ (8001790 <MX_SPI3_Init+0x74>)
 8001736:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800173a:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800173c:	4b14      	ldr	r3, [pc, #80]	@ (8001790 <MX_SPI3_Init+0x74>)
 800173e:	2200      	movs	r2, #0
 8001740:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001742:	4b13      	ldr	r3, [pc, #76]	@ (8001790 <MX_SPI3_Init+0x74>)
 8001744:	2200      	movs	r2, #0
 8001746:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001748:	4b11      	ldr	r3, [pc, #68]	@ (8001790 <MX_SPI3_Init+0x74>)
 800174a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800174e:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001750:	4b0f      	ldr	r3, [pc, #60]	@ (8001790 <MX_SPI3_Init+0x74>)
 8001752:	2200      	movs	r2, #0
 8001754:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001756:	4b0e      	ldr	r3, [pc, #56]	@ (8001790 <MX_SPI3_Init+0x74>)
 8001758:	2200      	movs	r2, #0
 800175a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800175c:	4b0c      	ldr	r3, [pc, #48]	@ (8001790 <MX_SPI3_Init+0x74>)
 800175e:	2200      	movs	r2, #0
 8001760:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001762:	4b0b      	ldr	r3, [pc, #44]	@ (8001790 <MX_SPI3_Init+0x74>)
 8001764:	2200      	movs	r2, #0
 8001766:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001768:	4b09      	ldr	r3, [pc, #36]	@ (8001790 <MX_SPI3_Init+0x74>)
 800176a:	2207      	movs	r2, #7
 800176c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800176e:	4b08      	ldr	r3, [pc, #32]	@ (8001790 <MX_SPI3_Init+0x74>)
 8001770:	2200      	movs	r2, #0
 8001772:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001774:	4b06      	ldr	r3, [pc, #24]	@ (8001790 <MX_SPI3_Init+0x74>)
 8001776:	2208      	movs	r2, #8
 8001778:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800177a:	4805      	ldr	r0, [pc, #20]	@ (8001790 <MX_SPI3_Init+0x74>)
 800177c:	f001 fd12 	bl	80031a4 <HAL_SPI_Init>
 8001780:	4603      	mov	r3, r0
 8001782:	2b00      	cmp	r3, #0
 8001784:	d001      	beq.n	800178a <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8001786:	f000 f89f 	bl	80018c8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800178a:	bf00      	nop
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop
 8001790:	2000030c 	.word	0x2000030c
 8001794:	40003c00 	.word	0x40003c00

08001798 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b08a      	sub	sp, #40	@ 0x28
 800179c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800179e:	f107 0314 	add.w	r3, r7, #20
 80017a2:	2200      	movs	r2, #0
 80017a4:	601a      	str	r2, [r3, #0]
 80017a6:	605a      	str	r2, [r3, #4]
 80017a8:	609a      	str	r2, [r3, #8]
 80017aa:	60da      	str	r2, [r3, #12]
 80017ac:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80017ae:	4b43      	ldr	r3, [pc, #268]	@ (80018bc <MX_GPIO_Init+0x124>)
 80017b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017b2:	4a42      	ldr	r2, [pc, #264]	@ (80018bc <MX_GPIO_Init+0x124>)
 80017b4:	f043 0310 	orr.w	r3, r3, #16
 80017b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017ba:	4b40      	ldr	r3, [pc, #256]	@ (80018bc <MX_GPIO_Init+0x124>)
 80017bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017be:	f003 0310 	and.w	r3, r3, #16
 80017c2:	613b      	str	r3, [r7, #16]
 80017c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017c6:	4b3d      	ldr	r3, [pc, #244]	@ (80018bc <MX_GPIO_Init+0x124>)
 80017c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ca:	4a3c      	ldr	r2, [pc, #240]	@ (80018bc <MX_GPIO_Init+0x124>)
 80017cc:	f043 0301 	orr.w	r3, r3, #1
 80017d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017d2:	4b3a      	ldr	r3, [pc, #232]	@ (80018bc <MX_GPIO_Init+0x124>)
 80017d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017d6:	f003 0301 	and.w	r3, r3, #1
 80017da:	60fb      	str	r3, [r7, #12]
 80017dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017de:	4b37      	ldr	r3, [pc, #220]	@ (80018bc <MX_GPIO_Init+0x124>)
 80017e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017e2:	4a36      	ldr	r2, [pc, #216]	@ (80018bc <MX_GPIO_Init+0x124>)
 80017e4:	f043 0302 	orr.w	r3, r3, #2
 80017e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017ea:	4b34      	ldr	r3, [pc, #208]	@ (80018bc <MX_GPIO_Init+0x124>)
 80017ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ee:	f003 0302 	and.w	r3, r3, #2
 80017f2:	60bb      	str	r3, [r7, #8]
 80017f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80017f6:	4b31      	ldr	r3, [pc, #196]	@ (80018bc <MX_GPIO_Init+0x124>)
 80017f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017fa:	4a30      	ldr	r2, [pc, #192]	@ (80018bc <MX_GPIO_Init+0x124>)
 80017fc:	f043 0308 	orr.w	r3, r3, #8
 8001800:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001802:	4b2e      	ldr	r3, [pc, #184]	@ (80018bc <MX_GPIO_Init+0x124>)
 8001804:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001806:	f003 0308 	and.w	r3, r3, #8
 800180a:	607b      	str	r3, [r7, #4]
 800180c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800180e:	4b2b      	ldr	r3, [pc, #172]	@ (80018bc <MX_GPIO_Init+0x124>)
 8001810:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001812:	4a2a      	ldr	r2, [pc, #168]	@ (80018bc <MX_GPIO_Init+0x124>)
 8001814:	f043 0304 	orr.w	r3, r3, #4
 8001818:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800181a:	4b28      	ldr	r3, [pc, #160]	@ (80018bc <MX_GPIO_Init+0x124>)
 800181c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800181e:	f003 0304 	and.w	r3, r3, #4
 8001822:	603b      	str	r3, [r7, #0]
 8001824:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIO_LED1_GPIO_Port, GPIO_LED1_Pin, GPIO_PIN_RESET);
 8001826:	2200      	movs	r2, #0
 8001828:	2120      	movs	r1, #32
 800182a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800182e:	f000 fe51 	bl	80024d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLE_CS_GPIO_Port, BLE_CS_Pin, GPIO_PIN_SET);
 8001832:	2201      	movs	r2, #1
 8001834:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001838:	4821      	ldr	r0, [pc, #132]	@ (80018c0 <MX_GPIO_Init+0x128>)
 800183a:	f000 fe4b 	bl	80024d4 <HAL_GPIO_WritePin>


  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLE_RESET_GPIO_Port, BLE_RESET_Pin, GPIO_PIN_SET);
 800183e:	2201      	movs	r2, #1
 8001840:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001844:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001848:	f000 fe44 	bl	80024d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BLE_INT_Pin */
  GPIO_InitStruct.Pin = BLE_INT_Pin;
 800184c:	2340      	movs	r3, #64	@ 0x40
 800184e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001850:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001854:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001856:	2300      	movs	r3, #0
 8001858:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BLE_INT_GPIO_Port, &GPIO_InitStruct);
 800185a:	f107 0314 	add.w	r3, r7, #20
 800185e:	4619      	mov	r1, r3
 8001860:	4818      	ldr	r0, [pc, #96]	@ (80018c4 <MX_GPIO_Init+0x12c>)
 8001862:	f000 fc75 	bl	8002150 <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO_LED1_Pin BLE_RESET_Pin */
  GPIO_InitStruct.Pin = GPIO_LED1_Pin|BLE_RESET_Pin;
 8001866:	f44f 7390 	mov.w	r3, #288	@ 0x120
 800186a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800186c:	2301      	movs	r3, #1
 800186e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001870:	2300      	movs	r3, #0
 8001872:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001874:	2300      	movs	r3, #0
 8001876:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001878:	f107 0314 	add.w	r3, r7, #20
 800187c:	4619      	mov	r1, r3
 800187e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001882:	f000 fc65 	bl	8002150 <HAL_GPIO_Init>

  /*Configure GPIO pin : BLE_CS_Pin */
  GPIO_InitStruct.Pin = BLE_CS_Pin;
 8001886:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800188a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800188c:	2301      	movs	r3, #1
 800188e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001890:	2300      	movs	r3, #0
 8001892:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001894:	2303      	movs	r3, #3
 8001896:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BLE_CS_GPIO_Port, &GPIO_InitStruct);
 8001898:	f107 0314 	add.w	r3, r7, #20
 800189c:	4619      	mov	r1, r3
 800189e:	4808      	ldr	r0, [pc, #32]	@ (80018c0 <MX_GPIO_Init+0x128>)
 80018a0:	f000 fc56 	bl	8002150 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80018a4:	2200      	movs	r2, #0
 80018a6:	2100      	movs	r1, #0
 80018a8:	2017      	movs	r0, #23
 80018aa:	f000 fc1a 	bl	80020e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80018ae:	2017      	movs	r0, #23
 80018b0:	f000 fc33 	bl	800211a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80018b4:	bf00      	nop
 80018b6:	3728      	adds	r7, #40	@ 0x28
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}
 80018bc:	40021000 	.word	0x40021000
 80018c0:	48000c00 	.word	0x48000c00
 80018c4:	48001000 	.word	0x48001000

080018c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018c8:	b480      	push	{r7}
 80018ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018cc:	b672      	cpsid	i
}
 80018ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018d0:	bf00      	nop
 80018d2:	e7fd      	b.n	80018d0 <Error_Handler+0x8>

080018d4 <TIM2_IRQHandler>:
  }
  /* USER CODE END Error_Handler_Debug */
}


void TIM2_IRQHandler() {
 80018d4:	b580      	push	{r7, lr}
 80018d6:	af00      	add	r7, sp, #0

	  // Check if the interrupt was caused by the update event
	if (TIM2->SR & TIM_SR_UIF) {
 80018d8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80018dc:	691b      	ldr	r3, [r3, #16]
 80018de:	f003 0301 	and.w	r3, r3, #1
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d007      	beq.n	80018f6 <TIM2_IRQHandler+0x22>
		//Clear the update interrupt flag
		TIM2->SR &= ~TIM_SR_UIF;
 80018e6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80018ea:	691b      	ldr	r3, [r3, #16]
 80018ec:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80018f0:	f023 0301 	bic.w	r3, r3, #1
 80018f4:	6113      	str	r3, [r2, #16]

	//have a counter that counts up every time we enter interrupt when its lost.
	// Enters interrupt 20 times per second (20hz), so counterup = 1200 means its been 1 min


	if(startTimer == 1) {
 80018f6:	4b23      	ldr	r3, [pc, #140]	@ (8001984 <TIM2_IRQHandler+0xb0>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	2b01      	cmp	r3, #1
 80018fc:	d105      	bne.n	800190a <TIM2_IRQHandler+0x36>
		counterup = counterup + 1;  //only start counting when the thing isn't moving
 80018fe:	4b22      	ldr	r3, [pc, #136]	@ (8001988 <TIM2_IRQHandler+0xb4>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	3301      	adds	r3, #1
 8001904:	4a20      	ldr	r2, [pc, #128]	@ (8001988 <TIM2_IRQHandler+0xb4>)
 8001906:	6013      	str	r3, [r2, #0]
 8001908:	e002      	b.n	8001910 <TIM2_IRQHandler+0x3c>
	}
	else {
		counterup = 0;
 800190a:	4b1f      	ldr	r3, [pc, #124]	@ (8001988 <TIM2_IRQHandler+0xb4>)
 800190c:	2200      	movs	r2, #0
 800190e:	601a      	str	r2, [r3, #0]
	}

	if (counterup >= 1200) {
 8001910:	4b1d      	ldr	r3, [pc, #116]	@ (8001988 <TIM2_IRQHandler+0xb4>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 8001918:	db31      	blt.n	800197e <TIM2_IRQHandler+0xaa>
		lostFlag = 1;   //it is lost
 800191a:	4b1c      	ldr	r3, [pc, #112]	@ (800198c <TIM2_IRQHandler+0xb8>)
 800191c:	2201      	movs	r2, #1
 800191e:	601a      	str	r2, [r3, #0]

		printf("%d\n", counterup);
 8001920:	4b19      	ldr	r3, [pc, #100]	@ (8001988 <TIM2_IRQHandler+0xb4>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4619      	mov	r1, r3
 8001926:	481a      	ldr	r0, [pc, #104]	@ (8001990 <TIM2_IRQHandler+0xbc>)
 8001928:	f002 fb5a 	bl	8003fe0 <iprintf>
		if((counterup % 200) == 0) {   //check if counterup is a multiple of 200 (multiple  of 200 marks 10 second intervals)
 800192c:	4b16      	ldr	r3, [pc, #88]	@ (8001988 <TIM2_IRQHandler+0xb4>)
 800192e:	681a      	ldr	r2, [r3, #0]
 8001930:	4b18      	ldr	r3, [pc, #96]	@ (8001994 <TIM2_IRQHandler+0xc0>)
 8001932:	fb83 1302 	smull	r1, r3, r3, r2
 8001936:	1199      	asrs	r1, r3, #6
 8001938:	17d3      	asrs	r3, r2, #31
 800193a:	1acb      	subs	r3, r1, r3
 800193c:	21c8      	movs	r1, #200	@ 0xc8
 800193e:	fb01 f303 	mul.w	r3, r1, r3
 8001942:	1ad3      	subs	r3, r2, r3
 8001944:	2b00      	cmp	r3, #0
 8001946:	d105      	bne.n	8001954 <TIM2_IRQHandler+0x80>
			sendFlag = 1;
 8001948:	4b13      	ldr	r3, [pc, #76]	@ (8001998 <TIM2_IRQHandler+0xc4>)
 800194a:	2201      	movs	r2, #1
 800194c:	701a      	strb	r2, [r3, #0]
			leds_set(3);
 800194e:	2003      	movs	r0, #3
 8001950:	f7ff fc86 	bl	8001260 <leds_set>
			preamble = 0x99;    //preamble in hex
			ID = 7663;      //Phils ID

			//every 1200 counts is 1min, floor function to make sure its always an integer
		}*/
		numMinutes = (uint8_t)(floor(counterup/1200));
 8001954:	4b0c      	ldr	r3, [pc, #48]	@ (8001988 <TIM2_IRQHandler+0xb4>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	4a10      	ldr	r2, [pc, #64]	@ (800199c <TIM2_IRQHandler+0xc8>)
 800195a:	fb82 1203 	smull	r1, r2, r2, r3
 800195e:	11d2      	asrs	r2, r2, #7
 8001960:	17db      	asrs	r3, r3, #31
 8001962:	1ad3      	subs	r3, r2, r3
 8001964:	4618      	mov	r0, r3
 8001966:	f7fe fdd5 	bl	8000514 <__aeabi_i2d>
 800196a:	4602      	mov	r2, r0
 800196c:	460b      	mov	r3, r1
 800196e:	4610      	mov	r0, r2
 8001970:	4619      	mov	r1, r3
 8001972:	f7fe fe39 	bl	80005e8 <__aeabi_d2uiz>
 8001976:	4603      	mov	r3, r0
 8001978:	b2da      	uxtb	r2, r3
 800197a:	4b09      	ldr	r3, [pc, #36]	@ (80019a0 <TIM2_IRQHandler+0xcc>)
 800197c:	701a      	strb	r2, [r3, #0]
	}
}
 800197e:	bf00      	nop
 8001980:	bd80      	pop	{r7, pc}
 8001982:	bf00      	nop
 8001984:	20000300 	.word	0x20000300
 8001988:	200002f8 	.word	0x200002f8
 800198c:	200002fc 	.word	0x200002fc
 8001990:	08004c84 	.word	0x08004c84
 8001994:	51eb851f 	.word	0x51eb851f
 8001998:	20000304 	.word	0x20000304
 800199c:	1b4e81b5 	.word	0x1b4e81b5
 80019a0:	20000154 	.word	0x20000154

080019a4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019a4:	b480      	push	{r7}
 80019a6:	b083      	sub	sp, #12
 80019a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019aa:	4b0f      	ldr	r3, [pc, #60]	@ (80019e8 <HAL_MspInit+0x44>)
 80019ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019ae:	4a0e      	ldr	r2, [pc, #56]	@ (80019e8 <HAL_MspInit+0x44>)
 80019b0:	f043 0301 	orr.w	r3, r3, #1
 80019b4:	6613      	str	r3, [r2, #96]	@ 0x60
 80019b6:	4b0c      	ldr	r3, [pc, #48]	@ (80019e8 <HAL_MspInit+0x44>)
 80019b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019ba:	f003 0301 	and.w	r3, r3, #1
 80019be:	607b      	str	r3, [r7, #4]
 80019c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019c2:	4b09      	ldr	r3, [pc, #36]	@ (80019e8 <HAL_MspInit+0x44>)
 80019c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019c6:	4a08      	ldr	r2, [pc, #32]	@ (80019e8 <HAL_MspInit+0x44>)
 80019c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80019ce:	4b06      	ldr	r3, [pc, #24]	@ (80019e8 <HAL_MspInit+0x44>)
 80019d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019d6:	603b      	str	r3, [r7, #0]
 80019d8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019da:	bf00      	nop
 80019dc:	370c      	adds	r7, #12
 80019de:	46bd      	mov	sp, r7
 80019e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e4:	4770      	bx	lr
 80019e6:	bf00      	nop
 80019e8:	40021000 	.word	0x40021000

080019ec <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b08a      	sub	sp, #40	@ 0x28
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019f4:	f107 0314 	add.w	r3, r7, #20
 80019f8:	2200      	movs	r2, #0
 80019fa:	601a      	str	r2, [r3, #0]
 80019fc:	605a      	str	r2, [r3, #4]
 80019fe:	609a      	str	r2, [r3, #8]
 8001a00:	60da      	str	r2, [r3, #12]
 8001a02:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	4a17      	ldr	r2, [pc, #92]	@ (8001a68 <HAL_SPI_MspInit+0x7c>)
 8001a0a:	4293      	cmp	r3, r2
 8001a0c:	d128      	bne.n	8001a60 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001a0e:	4b17      	ldr	r3, [pc, #92]	@ (8001a6c <HAL_SPI_MspInit+0x80>)
 8001a10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a12:	4a16      	ldr	r2, [pc, #88]	@ (8001a6c <HAL_SPI_MspInit+0x80>)
 8001a14:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001a18:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a1a:	4b14      	ldr	r3, [pc, #80]	@ (8001a6c <HAL_SPI_MspInit+0x80>)
 8001a1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a1e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001a22:	613b      	str	r3, [r7, #16]
 8001a24:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a26:	4b11      	ldr	r3, [pc, #68]	@ (8001a6c <HAL_SPI_MspInit+0x80>)
 8001a28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a2a:	4a10      	ldr	r2, [pc, #64]	@ (8001a6c <HAL_SPI_MspInit+0x80>)
 8001a2c:	f043 0304 	orr.w	r3, r3, #4
 8001a30:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a32:	4b0e      	ldr	r3, [pc, #56]	@ (8001a6c <HAL_SPI_MspInit+0x80>)
 8001a34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a36:	f003 0304 	and.w	r3, r3, #4
 8001a3a:	60fb      	str	r3, [r7, #12]
 8001a3c:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001a3e:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001a42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a44:	2302      	movs	r3, #2
 8001a46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a4c:	2303      	movs	r3, #3
 8001a4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001a50:	2306      	movs	r3, #6
 8001a52:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a54:	f107 0314 	add.w	r3, r7, #20
 8001a58:	4619      	mov	r1, r3
 8001a5a:	4805      	ldr	r0, [pc, #20]	@ (8001a70 <HAL_SPI_MspInit+0x84>)
 8001a5c:	f000 fb78 	bl	8002150 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001a60:	bf00      	nop
 8001a62:	3728      	adds	r7, #40	@ 0x28
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd80      	pop	{r7, pc}
 8001a68:	40003c00 	.word	0x40003c00
 8001a6c:	40021000 	.word	0x40021000
 8001a70:	48000800 	.word	0x48000800

08001a74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a74:	b480      	push	{r7}
 8001a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a78:	bf00      	nop
 8001a7a:	e7fd      	b.n	8001a78 <NMI_Handler+0x4>

08001a7c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a80:	bf00      	nop
 8001a82:	e7fd      	b.n	8001a80 <HardFault_Handler+0x4>

08001a84 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a84:	b480      	push	{r7}
 8001a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a88:	bf00      	nop
 8001a8a:	e7fd      	b.n	8001a88 <MemManage_Handler+0x4>

08001a8c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a90:	bf00      	nop
 8001a92:	e7fd      	b.n	8001a90 <BusFault_Handler+0x4>

08001a94 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a94:	b480      	push	{r7}
 8001a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a98:	bf00      	nop
 8001a9a:	e7fd      	b.n	8001a98 <UsageFault_Handler+0x4>

08001a9c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001aa0:	bf00      	nop
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa8:	4770      	bx	lr

08001aaa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001aaa:	b480      	push	{r7}
 8001aac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001aae:	bf00      	nop
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab6:	4770      	bx	lr

08001ab8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001abc:	bf00      	nop
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac4:	4770      	bx	lr

08001ac6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ac6:	b580      	push	{r7, lr}
 8001ac8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001aca:	f000 f9eb 	bl	8001ea4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ace:	bf00      	nop
 8001ad0:	bd80      	pop	{r7, pc}
	...

08001ad4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
  dataAvailable=1;
 8001ad8:	4b03      	ldr	r3, [pc, #12]	@ (8001ae8 <EXTI9_5_IRQHandler+0x14>)
 8001ada:	2201      	movs	r2, #1
 8001adc:	601a      	str	r2, [r3, #0]
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BLE_INT_Pin);
 8001ade:	2040      	movs	r0, #64	@ 0x40
 8001ae0:	f000 fd10 	bl	8002504 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001ae4:	bf00      	nop
 8001ae6:	bd80      	pop	{r7, pc}
 8001ae8:	20000308 	.word	0x20000308

08001aec <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b086      	sub	sp, #24
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	60f8      	str	r0, [r7, #12]
 8001af4:	60b9      	str	r1, [r7, #8]
 8001af6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001af8:	2300      	movs	r3, #0
 8001afa:	617b      	str	r3, [r7, #20]
 8001afc:	e00a      	b.n	8001b14 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001afe:	f3af 8000 	nop.w
 8001b02:	4601      	mov	r1, r0
 8001b04:	68bb      	ldr	r3, [r7, #8]
 8001b06:	1c5a      	adds	r2, r3, #1
 8001b08:	60ba      	str	r2, [r7, #8]
 8001b0a:	b2ca      	uxtb	r2, r1
 8001b0c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b0e:	697b      	ldr	r3, [r7, #20]
 8001b10:	3301      	adds	r3, #1
 8001b12:	617b      	str	r3, [r7, #20]
 8001b14:	697a      	ldr	r2, [r7, #20]
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	429a      	cmp	r2, r3
 8001b1a:	dbf0      	blt.n	8001afe <_read+0x12>
	}

return len;
 8001b1c:	687b      	ldr	r3, [r7, #4]
}
 8001b1e:	4618      	mov	r0, r3
 8001b20:	3718      	adds	r7, #24
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}
	...

08001b28 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b084      	sub	sp, #16
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001b30:	4b11      	ldr	r3, [pc, #68]	@ (8001b78 <_sbrk+0x50>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d102      	bne.n	8001b3e <_sbrk+0x16>
		heap_end = &end;
 8001b38:	4b0f      	ldr	r3, [pc, #60]	@ (8001b78 <_sbrk+0x50>)
 8001b3a:	4a10      	ldr	r2, [pc, #64]	@ (8001b7c <_sbrk+0x54>)
 8001b3c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001b3e:	4b0e      	ldr	r3, [pc, #56]	@ (8001b78 <_sbrk+0x50>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001b44:	4b0c      	ldr	r3, [pc, #48]	@ (8001b78 <_sbrk+0x50>)
 8001b46:	681a      	ldr	r2, [r3, #0]
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	4413      	add	r3, r2
 8001b4c:	466a      	mov	r2, sp
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d907      	bls.n	8001b62 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8001b52:	f002 facd 	bl	80040f0 <__errno>
 8001b56:	4603      	mov	r3, r0
 8001b58:	220c      	movs	r2, #12
 8001b5a:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8001b5c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001b60:	e006      	b.n	8001b70 <_sbrk+0x48>
	}

	heap_end += incr;
 8001b62:	4b05      	ldr	r3, [pc, #20]	@ (8001b78 <_sbrk+0x50>)
 8001b64:	681a      	ldr	r2, [r3, #0]
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	4413      	add	r3, r2
 8001b6a:	4a03      	ldr	r2, [pc, #12]	@ (8001b78 <_sbrk+0x50>)
 8001b6c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001b6e:	68fb      	ldr	r3, [r7, #12]
}
 8001b70:	4618      	mov	r0, r3
 8001b72:	3710      	adds	r7, #16
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bd80      	pop	{r7, pc}
 8001b78:	20000370 	.word	0x20000370
 8001b7c:	200004c8 	.word	0x200004c8

08001b80 <_close>:

int _close(int file)
{
 8001b80:	b480      	push	{r7}
 8001b82:	b083      	sub	sp, #12
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
	return -1;
 8001b88:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	370c      	adds	r7, #12
 8001b90:	46bd      	mov	sp, r7
 8001b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b96:	4770      	bx	lr

08001b98 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b083      	sub	sp, #12
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
 8001ba0:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001ba8:	605a      	str	r2, [r3, #4]
	return 0;
 8001baa:	2300      	movs	r3, #0
}
 8001bac:	4618      	mov	r0, r3
 8001bae:	370c      	adds	r7, #12
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb6:	4770      	bx	lr

08001bb8 <_isatty>:

int _isatty(int file)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	b083      	sub	sp, #12
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
	return 1;
 8001bc0:	2301      	movs	r3, #1
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	370c      	adds	r7, #12
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr

08001bce <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001bce:	b480      	push	{r7}
 8001bd0:	b085      	sub	sp, #20
 8001bd2:	af00      	add	r7, sp, #0
 8001bd4:	60f8      	str	r0, [r7, #12]
 8001bd6:	60b9      	str	r1, [r7, #8]
 8001bd8:	607a      	str	r2, [r7, #4]
	return 0;
 8001bda:	2300      	movs	r3, #0
}
 8001bdc:	4618      	mov	r0, r3
 8001bde:	3714      	adds	r7, #20
 8001be0:	46bd      	mov	sp, r7
 8001be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be6:	4770      	bx	lr

08001be8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001be8:	b480      	push	{r7}
 8001bea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001bec:	4b17      	ldr	r3, [pc, #92]	@ (8001c4c <SystemInit+0x64>)
 8001bee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001bf2:	4a16      	ldr	r2, [pc, #88]	@ (8001c4c <SystemInit+0x64>)
 8001bf4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001bf8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001bfc:	4b14      	ldr	r3, [pc, #80]	@ (8001c50 <SystemInit+0x68>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4a13      	ldr	r2, [pc, #76]	@ (8001c50 <SystemInit+0x68>)
 8001c02:	f043 0301 	orr.w	r3, r3, #1
 8001c06:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001c08:	4b11      	ldr	r3, [pc, #68]	@ (8001c50 <SystemInit+0x68>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001c0e:	4b10      	ldr	r3, [pc, #64]	@ (8001c50 <SystemInit+0x68>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	4a0f      	ldr	r2, [pc, #60]	@ (8001c50 <SystemInit+0x68>)
 8001c14:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 8001c18:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 8001c1c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001c1e:	4b0c      	ldr	r3, [pc, #48]	@ (8001c50 <SystemInit+0x68>)
 8001c20:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001c24:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001c26:	4b0a      	ldr	r3, [pc, #40]	@ (8001c50 <SystemInit+0x68>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	4a09      	ldr	r2, [pc, #36]	@ (8001c50 <SystemInit+0x68>)
 8001c2c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001c30:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001c32:	4b07      	ldr	r3, [pc, #28]	@ (8001c50 <SystemInit+0x68>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001c38:	4b04      	ldr	r3, [pc, #16]	@ (8001c4c <SystemInit+0x64>)
 8001c3a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001c3e:	609a      	str	r2, [r3, #8]
#endif
}
 8001c40:	bf00      	nop
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr
 8001c4a:	bf00      	nop
 8001c4c:	e000ed00 	.word	0xe000ed00
 8001c50:	40021000 	.word	0x40021000

08001c54 <__NVIC_EnableIRQ>:
{
 8001c54:	b480      	push	{r7}
 8001c56:	b083      	sub	sp, #12
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	db0b      	blt.n	8001c7e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c66:	79fb      	ldrb	r3, [r7, #7]
 8001c68:	f003 021f 	and.w	r2, r3, #31
 8001c6c:	4907      	ldr	r1, [pc, #28]	@ (8001c8c <__NVIC_EnableIRQ+0x38>)
 8001c6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c72:	095b      	lsrs	r3, r3, #5
 8001c74:	2001      	movs	r0, #1
 8001c76:	fa00 f202 	lsl.w	r2, r0, r2
 8001c7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001c7e:	bf00      	nop
 8001c80:	370c      	adds	r7, #12
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr
 8001c8a:	bf00      	nop
 8001c8c:	e000e100 	.word	0xe000e100

08001c90 <__NVIC_SetPriority>:
{
 8001c90:	b480      	push	{r7}
 8001c92:	b083      	sub	sp, #12
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	4603      	mov	r3, r0
 8001c98:	6039      	str	r1, [r7, #0]
 8001c9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	db0a      	blt.n	8001cba <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	b2da      	uxtb	r2, r3
 8001ca8:	490c      	ldr	r1, [pc, #48]	@ (8001cdc <__NVIC_SetPriority+0x4c>)
 8001caa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cae:	0112      	lsls	r2, r2, #4
 8001cb0:	b2d2      	uxtb	r2, r2
 8001cb2:	440b      	add	r3, r1
 8001cb4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001cb8:	e00a      	b.n	8001cd0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	b2da      	uxtb	r2, r3
 8001cbe:	4908      	ldr	r1, [pc, #32]	@ (8001ce0 <__NVIC_SetPriority+0x50>)
 8001cc0:	79fb      	ldrb	r3, [r7, #7]
 8001cc2:	f003 030f 	and.w	r3, r3, #15
 8001cc6:	3b04      	subs	r3, #4
 8001cc8:	0112      	lsls	r2, r2, #4
 8001cca:	b2d2      	uxtb	r2, r2
 8001ccc:	440b      	add	r3, r1
 8001cce:	761a      	strb	r2, [r3, #24]
}
 8001cd0:	bf00      	nop
 8001cd2:	370c      	adds	r7, #12
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cda:	4770      	bx	lr
 8001cdc:	e000e100 	.word	0xe000e100
 8001ce0:	e000ed00 	.word	0xe000ed00

08001ce4 <timer_init>:

#include "timer.h"


void timer_init(TIM_TypeDef* timer)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b082      	sub	sp, #8
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
  // TODO implement this
	RCC->APB1ENR1 |= RCC_APB1ENR1_TIM2EN;   // Enable TIM2 clock
 8001cec:	4b19      	ldr	r3, [pc, #100]	@ (8001d54 <timer_init+0x70>)
 8001cee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cf0:	4a18      	ldr	r2, [pc, #96]	@ (8001d54 <timer_init+0x70>)
 8001cf2:	f043 0301 	orr.w	r3, r3, #1
 8001cf6:	6593      	str	r3, [r2, #88]	@ 0x58
	timer_reset(timer);     //reset counter
 8001cf8:	6878      	ldr	r0, [r7, #4]
 8001cfa:	f000 f82d 	bl	8001d58 <timer_reset>

	timer->PSC = 7999;    //scales down to 1khz 3999
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8001d04:	629a      	str	r2, [r3, #40]	@ 0x28

	timer_set_ms(timer, 50);   //sets autoreload to 50, so that it reloads every 1/20th of a second, 20Hz
 8001d06:	2132      	movs	r1, #50	@ 0x32
 8001d08:	6878      	ldr	r0, [r7, #4]
 8001d0a:	f000 f83b 	bl	8001d84 <timer_set_ms>
	TIM2->CR1 &= ~TIM_CR1_DIR;    //set timer to up counting mode 50
 8001d0e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001d18:	f023 0310 	bic.w	r3, r3, #16
 8001d1c:	6013      	str	r3, [r2, #0]



    // 6. Enable the timer interrupt for update events
    TIM2->DIER |= TIM_DIER_UIE;  // Enable update interrupt
 8001d1e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001d22:	68db      	ldr	r3, [r3, #12]
 8001d24:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001d28:	f043 0301 	orr.w	r3, r3, #1
 8001d2c:	60d3      	str	r3, [r2, #12]


    // 7. Enable the timer interrupt in the NVIC
    NVIC_EnableIRQ(TIM2_IRQn);  // Enable TIM2 interrupt in NVIC
 8001d2e:	201c      	movs	r0, #28
 8001d30:	f7ff ff90 	bl	8001c54 <__NVIC_EnableIRQ>
    NVIC_SetPriority(TIM2_IRQn, 1);  // Set priority to 1 (lower number = higher priority)
 8001d34:	2101      	movs	r1, #1
 8001d36:	201c      	movs	r0, #28
 8001d38:	f7ff ffaa 	bl	8001c90 <__NVIC_SetPriority>

    // 8. Start the timer
    TIM2->CR1 |= TIM_CR1_CEN;   // Enable the timer (start counting)
 8001d3c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001d46:	f043 0301 	orr.w	r3, r3, #1
 8001d4a:	6013      	str	r3, [r2, #0]



}
 8001d4c:	bf00      	nop
 8001d4e:	3708      	adds	r7, #8
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}
 8001d54:	40021000 	.word	0x40021000

08001d58 <timer_reset>:

void timer_reset(TIM_TypeDef* timer)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b083      	sub	sp, #12
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  // TODO implement this
	TIM2->CR1 &= ~TIM_CR1_CEN;  //stop the timer
 8001d60:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001d6a:	f023 0301 	bic.w	r3, r3, #1
 8001d6e:	6013      	str	r3, [r2, #0]
	TIM2->CNT = 0x0000;  // Reset the counter to 0
 8001d70:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001d74:	2200      	movs	r2, #0
 8001d76:	625a      	str	r2, [r3, #36]	@ 0x24

}
 8001d78:	bf00      	nop
 8001d7a:	370c      	adds	r7, #12
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d82:	4770      	bx	lr

08001d84 <timer_set_ms>:

void timer_set_ms(TIM_TypeDef* timer, uint16_t period_ms)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b083      	sub	sp, #12
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
 8001d8c:	460b      	mov	r3, r1
 8001d8e:	807b      	strh	r3, [r7, #2]
  // TODO implement this

	timer->ARR = (period_ms) - 1;
 8001d90:	887b      	ldrh	r3, [r7, #2]
 8001d92:	3b01      	subs	r3, #1
 8001d94:	461a      	mov	r2, r3
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8001d9a:	bf00      	nop
 8001d9c:	370c      	adds	r7, #12
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da4:	4770      	bx	lr
	...

08001da8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001da8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001de0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001dac:	f7ff ff1c 	bl	8001be8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001db0:	480c      	ldr	r0, [pc, #48]	@ (8001de4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001db2:	490d      	ldr	r1, [pc, #52]	@ (8001de8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001db4:	4a0d      	ldr	r2, [pc, #52]	@ (8001dec <LoopForever+0xe>)
  movs r3, #0
 8001db6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001db8:	e002      	b.n	8001dc0 <LoopCopyDataInit>

08001dba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001dba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001dbc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001dbe:	3304      	adds	r3, #4

08001dc0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001dc0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001dc2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001dc4:	d3f9      	bcc.n	8001dba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001dc6:	4a0a      	ldr	r2, [pc, #40]	@ (8001df0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001dc8:	4c0a      	ldr	r4, [pc, #40]	@ (8001df4 <LoopForever+0x16>)
  movs r3, #0
 8001dca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001dcc:	e001      	b.n	8001dd2 <LoopFillZerobss>

08001dce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001dce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001dd0:	3204      	adds	r2, #4

08001dd2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001dd2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001dd4:	d3fb      	bcc.n	8001dce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001dd6:	f002 f991 	bl	80040fc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001dda:	f7ff fb7b 	bl	80014d4 <main>

08001dde <LoopForever>:

LoopForever:
    b LoopForever
 8001dde:	e7fe      	b.n	8001dde <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001de0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001de4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001de8:	200001c0 	.word	0x200001c0
  ldr r2, =_sidata
 8001dec:	08004d0c 	.word	0x08004d0c
  ldr r2, =_sbss
 8001df0:	200001c0 	.word	0x200001c0
  ldr r4, =_ebss
 8001df4:	200004c4 	.word	0x200004c4

08001df8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001df8:	e7fe      	b.n	8001df8 <ADC1_2_IRQHandler>

08001dfa <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001dfa:	b580      	push	{r7, lr}
 8001dfc:	b082      	sub	sp, #8
 8001dfe:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001e00:	2300      	movs	r3, #0
 8001e02:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e04:	2003      	movs	r0, #3
 8001e06:	f000 f961 	bl	80020cc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001e0a:	2000      	movs	r0, #0
 8001e0c:	f000 f80e 	bl	8001e2c <HAL_InitTick>
 8001e10:	4603      	mov	r3, r0
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d002      	beq.n	8001e1c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001e16:	2301      	movs	r3, #1
 8001e18:	71fb      	strb	r3, [r7, #7]
 8001e1a:	e001      	b.n	8001e20 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001e1c:	f7ff fdc2 	bl	80019a4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001e20:	79fb      	ldrb	r3, [r7, #7]
}
 8001e22:	4618      	mov	r0, r3
 8001e24:	3708      	adds	r7, #8
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}
	...

08001e2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b084      	sub	sp, #16
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001e34:	2300      	movs	r3, #0
 8001e36:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001e38:	4b17      	ldr	r3, [pc, #92]	@ (8001e98 <HAL_InitTick+0x6c>)
 8001e3a:	781b      	ldrb	r3, [r3, #0]
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d023      	beq.n	8001e88 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001e40:	4b16      	ldr	r3, [pc, #88]	@ (8001e9c <HAL_InitTick+0x70>)
 8001e42:	681a      	ldr	r2, [r3, #0]
 8001e44:	4b14      	ldr	r3, [pc, #80]	@ (8001e98 <HAL_InitTick+0x6c>)
 8001e46:	781b      	ldrb	r3, [r3, #0]
 8001e48:	4619      	mov	r1, r3
 8001e4a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e4e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e52:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e56:	4618      	mov	r0, r3
 8001e58:	f000 f96d 	bl	8002136 <HAL_SYSTICK_Config>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d10f      	bne.n	8001e82 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	2b0f      	cmp	r3, #15
 8001e66:	d809      	bhi.n	8001e7c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e68:	2200      	movs	r2, #0
 8001e6a:	6879      	ldr	r1, [r7, #4]
 8001e6c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001e70:	f000 f937 	bl	80020e2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001e74:	4a0a      	ldr	r2, [pc, #40]	@ (8001ea0 <HAL_InitTick+0x74>)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	6013      	str	r3, [r2, #0]
 8001e7a:	e007      	b.n	8001e8c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001e7c:	2301      	movs	r3, #1
 8001e7e:	73fb      	strb	r3, [r7, #15]
 8001e80:	e004      	b.n	8001e8c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001e82:	2301      	movs	r3, #1
 8001e84:	73fb      	strb	r3, [r7, #15]
 8001e86:	e001      	b.n	8001e8c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001e8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e8e:	4618      	mov	r0, r3
 8001e90:	3710      	adds	r7, #16
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	20000160 	.word	0x20000160
 8001e9c:	20000158 	.word	0x20000158
 8001ea0:	2000015c 	.word	0x2000015c

08001ea4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001ea8:	4b06      	ldr	r3, [pc, #24]	@ (8001ec4 <HAL_IncTick+0x20>)
 8001eaa:	781b      	ldrb	r3, [r3, #0]
 8001eac:	461a      	mov	r2, r3
 8001eae:	4b06      	ldr	r3, [pc, #24]	@ (8001ec8 <HAL_IncTick+0x24>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	4413      	add	r3, r2
 8001eb4:	4a04      	ldr	r2, [pc, #16]	@ (8001ec8 <HAL_IncTick+0x24>)
 8001eb6:	6013      	str	r3, [r2, #0]
}
 8001eb8:	bf00      	nop
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec0:	4770      	bx	lr
 8001ec2:	bf00      	nop
 8001ec4:	20000160 	.word	0x20000160
 8001ec8:	20000374 	.word	0x20000374

08001ecc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	af00      	add	r7, sp, #0
  return uwTick;
 8001ed0:	4b03      	ldr	r3, [pc, #12]	@ (8001ee0 <HAL_GetTick+0x14>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
}
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr
 8001ede:	bf00      	nop
 8001ee0:	20000374 	.word	0x20000374

08001ee4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b084      	sub	sp, #16
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001eec:	f7ff ffee 	bl	8001ecc <HAL_GetTick>
 8001ef0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001efc:	d005      	beq.n	8001f0a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001efe:	4b0a      	ldr	r3, [pc, #40]	@ (8001f28 <HAL_Delay+0x44>)
 8001f00:	781b      	ldrb	r3, [r3, #0]
 8001f02:	461a      	mov	r2, r3
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	4413      	add	r3, r2
 8001f08:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f0a:	bf00      	nop
 8001f0c:	f7ff ffde 	bl	8001ecc <HAL_GetTick>
 8001f10:	4602      	mov	r2, r0
 8001f12:	68bb      	ldr	r3, [r7, #8]
 8001f14:	1ad3      	subs	r3, r2, r3
 8001f16:	68fa      	ldr	r2, [r7, #12]
 8001f18:	429a      	cmp	r2, r3
 8001f1a:	d8f7      	bhi.n	8001f0c <HAL_Delay+0x28>
  {
  }
}
 8001f1c:	bf00      	nop
 8001f1e:	bf00      	nop
 8001f20:	3710      	adds	r7, #16
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	20000160 	.word	0x20000160

08001f2c <__NVIC_SetPriorityGrouping>:
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	b085      	sub	sp, #20
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	f003 0307 	and.w	r3, r3, #7
 8001f3a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f3c:	4b0c      	ldr	r3, [pc, #48]	@ (8001f70 <__NVIC_SetPriorityGrouping+0x44>)
 8001f3e:	68db      	ldr	r3, [r3, #12]
 8001f40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f42:	68ba      	ldr	r2, [r7, #8]
 8001f44:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f48:	4013      	ands	r3, r2
 8001f4a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f50:	68bb      	ldr	r3, [r7, #8]
 8001f52:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f54:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001f58:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f5e:	4a04      	ldr	r2, [pc, #16]	@ (8001f70 <__NVIC_SetPriorityGrouping+0x44>)
 8001f60:	68bb      	ldr	r3, [r7, #8]
 8001f62:	60d3      	str	r3, [r2, #12]
}
 8001f64:	bf00      	nop
 8001f66:	3714      	adds	r7, #20
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6e:	4770      	bx	lr
 8001f70:	e000ed00 	.word	0xe000ed00

08001f74 <__NVIC_GetPriorityGrouping>:
{
 8001f74:	b480      	push	{r7}
 8001f76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f78:	4b04      	ldr	r3, [pc, #16]	@ (8001f8c <__NVIC_GetPriorityGrouping+0x18>)
 8001f7a:	68db      	ldr	r3, [r3, #12]
 8001f7c:	0a1b      	lsrs	r3, r3, #8
 8001f7e:	f003 0307 	and.w	r3, r3, #7
}
 8001f82:	4618      	mov	r0, r3
 8001f84:	46bd      	mov	sp, r7
 8001f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8a:	4770      	bx	lr
 8001f8c:	e000ed00 	.word	0xe000ed00

08001f90 <__NVIC_EnableIRQ>:
{
 8001f90:	b480      	push	{r7}
 8001f92:	b083      	sub	sp, #12
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	4603      	mov	r3, r0
 8001f98:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	db0b      	blt.n	8001fba <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001fa2:	79fb      	ldrb	r3, [r7, #7]
 8001fa4:	f003 021f 	and.w	r2, r3, #31
 8001fa8:	4907      	ldr	r1, [pc, #28]	@ (8001fc8 <__NVIC_EnableIRQ+0x38>)
 8001faa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fae:	095b      	lsrs	r3, r3, #5
 8001fb0:	2001      	movs	r0, #1
 8001fb2:	fa00 f202 	lsl.w	r2, r0, r2
 8001fb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001fba:	bf00      	nop
 8001fbc:	370c      	adds	r7, #12
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc4:	4770      	bx	lr
 8001fc6:	bf00      	nop
 8001fc8:	e000e100 	.word	0xe000e100

08001fcc <__NVIC_SetPriority>:
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b083      	sub	sp, #12
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	6039      	str	r1, [r7, #0]
 8001fd6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	db0a      	blt.n	8001ff6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	b2da      	uxtb	r2, r3
 8001fe4:	490c      	ldr	r1, [pc, #48]	@ (8002018 <__NVIC_SetPriority+0x4c>)
 8001fe6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fea:	0112      	lsls	r2, r2, #4
 8001fec:	b2d2      	uxtb	r2, r2
 8001fee:	440b      	add	r3, r1
 8001ff0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001ff4:	e00a      	b.n	800200c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	b2da      	uxtb	r2, r3
 8001ffa:	4908      	ldr	r1, [pc, #32]	@ (800201c <__NVIC_SetPriority+0x50>)
 8001ffc:	79fb      	ldrb	r3, [r7, #7]
 8001ffe:	f003 030f 	and.w	r3, r3, #15
 8002002:	3b04      	subs	r3, #4
 8002004:	0112      	lsls	r2, r2, #4
 8002006:	b2d2      	uxtb	r2, r2
 8002008:	440b      	add	r3, r1
 800200a:	761a      	strb	r2, [r3, #24]
}
 800200c:	bf00      	nop
 800200e:	370c      	adds	r7, #12
 8002010:	46bd      	mov	sp, r7
 8002012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002016:	4770      	bx	lr
 8002018:	e000e100 	.word	0xe000e100
 800201c:	e000ed00 	.word	0xe000ed00

08002020 <NVIC_EncodePriority>:
{
 8002020:	b480      	push	{r7}
 8002022:	b089      	sub	sp, #36	@ 0x24
 8002024:	af00      	add	r7, sp, #0
 8002026:	60f8      	str	r0, [r7, #12]
 8002028:	60b9      	str	r1, [r7, #8]
 800202a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	f003 0307 	and.w	r3, r3, #7
 8002032:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002034:	69fb      	ldr	r3, [r7, #28]
 8002036:	f1c3 0307 	rsb	r3, r3, #7
 800203a:	2b04      	cmp	r3, #4
 800203c:	bf28      	it	cs
 800203e:	2304      	movcs	r3, #4
 8002040:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002042:	69fb      	ldr	r3, [r7, #28]
 8002044:	3304      	adds	r3, #4
 8002046:	2b06      	cmp	r3, #6
 8002048:	d902      	bls.n	8002050 <NVIC_EncodePriority+0x30>
 800204a:	69fb      	ldr	r3, [r7, #28]
 800204c:	3b03      	subs	r3, #3
 800204e:	e000      	b.n	8002052 <NVIC_EncodePriority+0x32>
 8002050:	2300      	movs	r3, #0
 8002052:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002054:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002058:	69bb      	ldr	r3, [r7, #24]
 800205a:	fa02 f303 	lsl.w	r3, r2, r3
 800205e:	43da      	mvns	r2, r3
 8002060:	68bb      	ldr	r3, [r7, #8]
 8002062:	401a      	ands	r2, r3
 8002064:	697b      	ldr	r3, [r7, #20]
 8002066:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002068:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800206c:	697b      	ldr	r3, [r7, #20]
 800206e:	fa01 f303 	lsl.w	r3, r1, r3
 8002072:	43d9      	mvns	r1, r3
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002078:	4313      	orrs	r3, r2
}
 800207a:	4618      	mov	r0, r3
 800207c:	3724      	adds	r7, #36	@ 0x24
 800207e:	46bd      	mov	sp, r7
 8002080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002084:	4770      	bx	lr
	...

08002088 <SysTick_Config>:
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b082      	sub	sp, #8
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	3b01      	subs	r3, #1
 8002094:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002098:	d301      	bcc.n	800209e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800209a:	2301      	movs	r3, #1
 800209c:	e00f      	b.n	80020be <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800209e:	4a0a      	ldr	r2, [pc, #40]	@ (80020c8 <SysTick_Config+0x40>)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	3b01      	subs	r3, #1
 80020a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80020a6:	210f      	movs	r1, #15
 80020a8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80020ac:	f7ff ff8e 	bl	8001fcc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020b0:	4b05      	ldr	r3, [pc, #20]	@ (80020c8 <SysTick_Config+0x40>)
 80020b2:	2200      	movs	r2, #0
 80020b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020b6:	4b04      	ldr	r3, [pc, #16]	@ (80020c8 <SysTick_Config+0x40>)
 80020b8:	2207      	movs	r2, #7
 80020ba:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80020bc:	2300      	movs	r3, #0
}
 80020be:	4618      	mov	r0, r3
 80020c0:	3708      	adds	r7, #8
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	bf00      	nop
 80020c8:	e000e010 	.word	0xe000e010

080020cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b082      	sub	sp, #8
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020d4:	6878      	ldr	r0, [r7, #4]
 80020d6:	f7ff ff29 	bl	8001f2c <__NVIC_SetPriorityGrouping>
}
 80020da:	bf00      	nop
 80020dc:	3708      	adds	r7, #8
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}

080020e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020e2:	b580      	push	{r7, lr}
 80020e4:	b086      	sub	sp, #24
 80020e6:	af00      	add	r7, sp, #0
 80020e8:	4603      	mov	r3, r0
 80020ea:	60b9      	str	r1, [r7, #8]
 80020ec:	607a      	str	r2, [r7, #4]
 80020ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80020f0:	2300      	movs	r3, #0
 80020f2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80020f4:	f7ff ff3e 	bl	8001f74 <__NVIC_GetPriorityGrouping>
 80020f8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020fa:	687a      	ldr	r2, [r7, #4]
 80020fc:	68b9      	ldr	r1, [r7, #8]
 80020fe:	6978      	ldr	r0, [r7, #20]
 8002100:	f7ff ff8e 	bl	8002020 <NVIC_EncodePriority>
 8002104:	4602      	mov	r2, r0
 8002106:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800210a:	4611      	mov	r1, r2
 800210c:	4618      	mov	r0, r3
 800210e:	f7ff ff5d 	bl	8001fcc <__NVIC_SetPriority>
}
 8002112:	bf00      	nop
 8002114:	3718      	adds	r7, #24
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}

0800211a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800211a:	b580      	push	{r7, lr}
 800211c:	b082      	sub	sp, #8
 800211e:	af00      	add	r7, sp, #0
 8002120:	4603      	mov	r3, r0
 8002122:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002124:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002128:	4618      	mov	r0, r3
 800212a:	f7ff ff31 	bl	8001f90 <__NVIC_EnableIRQ>
}
 800212e:	bf00      	nop
 8002130:	3708      	adds	r7, #8
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}

08002136 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002136:	b580      	push	{r7, lr}
 8002138:	b082      	sub	sp, #8
 800213a:	af00      	add	r7, sp, #0
 800213c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800213e:	6878      	ldr	r0, [r7, #4]
 8002140:	f7ff ffa2 	bl	8002088 <SysTick_Config>
 8002144:	4603      	mov	r3, r0
}
 8002146:	4618      	mov	r0, r3
 8002148:	3708      	adds	r7, #8
 800214a:	46bd      	mov	sp, r7
 800214c:	bd80      	pop	{r7, pc}
	...

08002150 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002150:	b480      	push	{r7}
 8002152:	b087      	sub	sp, #28
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
 8002158:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800215a:	2300      	movs	r3, #0
 800215c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800215e:	e17f      	b.n	8002460 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	681a      	ldr	r2, [r3, #0]
 8002164:	2101      	movs	r1, #1
 8002166:	697b      	ldr	r3, [r7, #20]
 8002168:	fa01 f303 	lsl.w	r3, r1, r3
 800216c:	4013      	ands	r3, r2
 800216e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	2b00      	cmp	r3, #0
 8002174:	f000 8171 	beq.w	800245a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	f003 0303 	and.w	r3, r3, #3
 8002180:	2b01      	cmp	r3, #1
 8002182:	d005      	beq.n	8002190 <HAL_GPIO_Init+0x40>
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	f003 0303 	and.w	r3, r3, #3
 800218c:	2b02      	cmp	r3, #2
 800218e:	d130      	bne.n	80021f2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	689b      	ldr	r3, [r3, #8]
 8002194:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002196:	697b      	ldr	r3, [r7, #20]
 8002198:	005b      	lsls	r3, r3, #1
 800219a:	2203      	movs	r2, #3
 800219c:	fa02 f303 	lsl.w	r3, r2, r3
 80021a0:	43db      	mvns	r3, r3
 80021a2:	693a      	ldr	r2, [r7, #16]
 80021a4:	4013      	ands	r3, r2
 80021a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	68da      	ldr	r2, [r3, #12]
 80021ac:	697b      	ldr	r3, [r7, #20]
 80021ae:	005b      	lsls	r3, r3, #1
 80021b0:	fa02 f303 	lsl.w	r3, r2, r3
 80021b4:	693a      	ldr	r2, [r7, #16]
 80021b6:	4313      	orrs	r3, r2
 80021b8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	693a      	ldr	r2, [r7, #16]
 80021be:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80021c6:	2201      	movs	r2, #1
 80021c8:	697b      	ldr	r3, [r7, #20]
 80021ca:	fa02 f303 	lsl.w	r3, r2, r3
 80021ce:	43db      	mvns	r3, r3
 80021d0:	693a      	ldr	r2, [r7, #16]
 80021d2:	4013      	ands	r3, r2
 80021d4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	091b      	lsrs	r3, r3, #4
 80021dc:	f003 0201 	and.w	r2, r3, #1
 80021e0:	697b      	ldr	r3, [r7, #20]
 80021e2:	fa02 f303 	lsl.w	r3, r2, r3
 80021e6:	693a      	ldr	r2, [r7, #16]
 80021e8:	4313      	orrs	r3, r2
 80021ea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	693a      	ldr	r2, [r7, #16]
 80021f0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	f003 0303 	and.w	r3, r3, #3
 80021fa:	2b03      	cmp	r3, #3
 80021fc:	d118      	bne.n	8002230 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002202:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002204:	2201      	movs	r2, #1
 8002206:	697b      	ldr	r3, [r7, #20]
 8002208:	fa02 f303 	lsl.w	r3, r2, r3
 800220c:	43db      	mvns	r3, r3
 800220e:	693a      	ldr	r2, [r7, #16]
 8002210:	4013      	ands	r3, r2
 8002212:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	08db      	lsrs	r3, r3, #3
 800221a:	f003 0201 	and.w	r2, r3, #1
 800221e:	697b      	ldr	r3, [r7, #20]
 8002220:	fa02 f303 	lsl.w	r3, r2, r3
 8002224:	693a      	ldr	r2, [r7, #16]
 8002226:	4313      	orrs	r3, r2
 8002228:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	693a      	ldr	r2, [r7, #16]
 800222e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	f003 0303 	and.w	r3, r3, #3
 8002238:	2b03      	cmp	r3, #3
 800223a:	d017      	beq.n	800226c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	68db      	ldr	r3, [r3, #12]
 8002240:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002242:	697b      	ldr	r3, [r7, #20]
 8002244:	005b      	lsls	r3, r3, #1
 8002246:	2203      	movs	r2, #3
 8002248:	fa02 f303 	lsl.w	r3, r2, r3
 800224c:	43db      	mvns	r3, r3
 800224e:	693a      	ldr	r2, [r7, #16]
 8002250:	4013      	ands	r3, r2
 8002252:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	689a      	ldr	r2, [r3, #8]
 8002258:	697b      	ldr	r3, [r7, #20]
 800225a:	005b      	lsls	r3, r3, #1
 800225c:	fa02 f303 	lsl.w	r3, r2, r3
 8002260:	693a      	ldr	r2, [r7, #16]
 8002262:	4313      	orrs	r3, r2
 8002264:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	693a      	ldr	r2, [r7, #16]
 800226a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	f003 0303 	and.w	r3, r3, #3
 8002274:	2b02      	cmp	r3, #2
 8002276:	d123      	bne.n	80022c0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002278:	697b      	ldr	r3, [r7, #20]
 800227a:	08da      	lsrs	r2, r3, #3
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	3208      	adds	r2, #8
 8002280:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002284:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002286:	697b      	ldr	r3, [r7, #20]
 8002288:	f003 0307 	and.w	r3, r3, #7
 800228c:	009b      	lsls	r3, r3, #2
 800228e:	220f      	movs	r2, #15
 8002290:	fa02 f303 	lsl.w	r3, r2, r3
 8002294:	43db      	mvns	r3, r3
 8002296:	693a      	ldr	r2, [r7, #16]
 8002298:	4013      	ands	r3, r2
 800229a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	691a      	ldr	r2, [r3, #16]
 80022a0:	697b      	ldr	r3, [r7, #20]
 80022a2:	f003 0307 	and.w	r3, r3, #7
 80022a6:	009b      	lsls	r3, r3, #2
 80022a8:	fa02 f303 	lsl.w	r3, r2, r3
 80022ac:	693a      	ldr	r2, [r7, #16]
 80022ae:	4313      	orrs	r3, r2
 80022b0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80022b2:	697b      	ldr	r3, [r7, #20]
 80022b4:	08da      	lsrs	r2, r3, #3
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	3208      	adds	r2, #8
 80022ba:	6939      	ldr	r1, [r7, #16]
 80022bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80022c6:	697b      	ldr	r3, [r7, #20]
 80022c8:	005b      	lsls	r3, r3, #1
 80022ca:	2203      	movs	r2, #3
 80022cc:	fa02 f303 	lsl.w	r3, r2, r3
 80022d0:	43db      	mvns	r3, r3
 80022d2:	693a      	ldr	r2, [r7, #16]
 80022d4:	4013      	ands	r3, r2
 80022d6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	f003 0203 	and.w	r2, r3, #3
 80022e0:	697b      	ldr	r3, [r7, #20]
 80022e2:	005b      	lsls	r3, r3, #1
 80022e4:	fa02 f303 	lsl.w	r3, r2, r3
 80022e8:	693a      	ldr	r2, [r7, #16]
 80022ea:	4313      	orrs	r3, r2
 80022ec:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	693a      	ldr	r2, [r7, #16]
 80022f2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	f000 80ac 	beq.w	800245a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002302:	4b5f      	ldr	r3, [pc, #380]	@ (8002480 <HAL_GPIO_Init+0x330>)
 8002304:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002306:	4a5e      	ldr	r2, [pc, #376]	@ (8002480 <HAL_GPIO_Init+0x330>)
 8002308:	f043 0301 	orr.w	r3, r3, #1
 800230c:	6613      	str	r3, [r2, #96]	@ 0x60
 800230e:	4b5c      	ldr	r3, [pc, #368]	@ (8002480 <HAL_GPIO_Init+0x330>)
 8002310:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002312:	f003 0301 	and.w	r3, r3, #1
 8002316:	60bb      	str	r3, [r7, #8]
 8002318:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800231a:	4a5a      	ldr	r2, [pc, #360]	@ (8002484 <HAL_GPIO_Init+0x334>)
 800231c:	697b      	ldr	r3, [r7, #20]
 800231e:	089b      	lsrs	r3, r3, #2
 8002320:	3302      	adds	r3, #2
 8002322:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002326:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002328:	697b      	ldr	r3, [r7, #20]
 800232a:	f003 0303 	and.w	r3, r3, #3
 800232e:	009b      	lsls	r3, r3, #2
 8002330:	220f      	movs	r2, #15
 8002332:	fa02 f303 	lsl.w	r3, r2, r3
 8002336:	43db      	mvns	r3, r3
 8002338:	693a      	ldr	r2, [r7, #16]
 800233a:	4013      	ands	r3, r2
 800233c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002344:	d025      	beq.n	8002392 <HAL_GPIO_Init+0x242>
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	4a4f      	ldr	r2, [pc, #316]	@ (8002488 <HAL_GPIO_Init+0x338>)
 800234a:	4293      	cmp	r3, r2
 800234c:	d01f      	beq.n	800238e <HAL_GPIO_Init+0x23e>
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	4a4e      	ldr	r2, [pc, #312]	@ (800248c <HAL_GPIO_Init+0x33c>)
 8002352:	4293      	cmp	r3, r2
 8002354:	d019      	beq.n	800238a <HAL_GPIO_Init+0x23a>
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	4a4d      	ldr	r2, [pc, #308]	@ (8002490 <HAL_GPIO_Init+0x340>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d013      	beq.n	8002386 <HAL_GPIO_Init+0x236>
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	4a4c      	ldr	r2, [pc, #304]	@ (8002494 <HAL_GPIO_Init+0x344>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d00d      	beq.n	8002382 <HAL_GPIO_Init+0x232>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	4a4b      	ldr	r2, [pc, #300]	@ (8002498 <HAL_GPIO_Init+0x348>)
 800236a:	4293      	cmp	r3, r2
 800236c:	d007      	beq.n	800237e <HAL_GPIO_Init+0x22e>
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	4a4a      	ldr	r2, [pc, #296]	@ (800249c <HAL_GPIO_Init+0x34c>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d101      	bne.n	800237a <HAL_GPIO_Init+0x22a>
 8002376:	2306      	movs	r3, #6
 8002378:	e00c      	b.n	8002394 <HAL_GPIO_Init+0x244>
 800237a:	2307      	movs	r3, #7
 800237c:	e00a      	b.n	8002394 <HAL_GPIO_Init+0x244>
 800237e:	2305      	movs	r3, #5
 8002380:	e008      	b.n	8002394 <HAL_GPIO_Init+0x244>
 8002382:	2304      	movs	r3, #4
 8002384:	e006      	b.n	8002394 <HAL_GPIO_Init+0x244>
 8002386:	2303      	movs	r3, #3
 8002388:	e004      	b.n	8002394 <HAL_GPIO_Init+0x244>
 800238a:	2302      	movs	r3, #2
 800238c:	e002      	b.n	8002394 <HAL_GPIO_Init+0x244>
 800238e:	2301      	movs	r3, #1
 8002390:	e000      	b.n	8002394 <HAL_GPIO_Init+0x244>
 8002392:	2300      	movs	r3, #0
 8002394:	697a      	ldr	r2, [r7, #20]
 8002396:	f002 0203 	and.w	r2, r2, #3
 800239a:	0092      	lsls	r2, r2, #2
 800239c:	4093      	lsls	r3, r2
 800239e:	693a      	ldr	r2, [r7, #16]
 80023a0:	4313      	orrs	r3, r2
 80023a2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80023a4:	4937      	ldr	r1, [pc, #220]	@ (8002484 <HAL_GPIO_Init+0x334>)
 80023a6:	697b      	ldr	r3, [r7, #20]
 80023a8:	089b      	lsrs	r3, r3, #2
 80023aa:	3302      	adds	r3, #2
 80023ac:	693a      	ldr	r2, [r7, #16]
 80023ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80023b2:	4b3b      	ldr	r3, [pc, #236]	@ (80024a0 <HAL_GPIO_Init+0x350>)
 80023b4:	689b      	ldr	r3, [r3, #8]
 80023b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	43db      	mvns	r3, r3
 80023bc:	693a      	ldr	r2, [r7, #16]
 80023be:	4013      	ands	r3, r2
 80023c0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	685b      	ldr	r3, [r3, #4]
 80023c6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d003      	beq.n	80023d6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80023ce:	693a      	ldr	r2, [r7, #16]
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	4313      	orrs	r3, r2
 80023d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80023d6:	4a32      	ldr	r2, [pc, #200]	@ (80024a0 <HAL_GPIO_Init+0x350>)
 80023d8:	693b      	ldr	r3, [r7, #16]
 80023da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80023dc:	4b30      	ldr	r3, [pc, #192]	@ (80024a0 <HAL_GPIO_Init+0x350>)
 80023de:	68db      	ldr	r3, [r3, #12]
 80023e0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	43db      	mvns	r3, r3
 80023e6:	693a      	ldr	r2, [r7, #16]
 80023e8:	4013      	ands	r3, r2
 80023ea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	685b      	ldr	r3, [r3, #4]
 80023f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d003      	beq.n	8002400 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80023f8:	693a      	ldr	r2, [r7, #16]
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	4313      	orrs	r3, r2
 80023fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002400:	4a27      	ldr	r2, [pc, #156]	@ (80024a0 <HAL_GPIO_Init+0x350>)
 8002402:	693b      	ldr	r3, [r7, #16]
 8002404:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002406:	4b26      	ldr	r3, [pc, #152]	@ (80024a0 <HAL_GPIO_Init+0x350>)
 8002408:	685b      	ldr	r3, [r3, #4]
 800240a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	43db      	mvns	r3, r3
 8002410:	693a      	ldr	r2, [r7, #16]
 8002412:	4013      	ands	r3, r2
 8002414:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800241e:	2b00      	cmp	r3, #0
 8002420:	d003      	beq.n	800242a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002422:	693a      	ldr	r2, [r7, #16]
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	4313      	orrs	r3, r2
 8002428:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800242a:	4a1d      	ldr	r2, [pc, #116]	@ (80024a0 <HAL_GPIO_Init+0x350>)
 800242c:	693b      	ldr	r3, [r7, #16]
 800242e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002430:	4b1b      	ldr	r3, [pc, #108]	@ (80024a0 <HAL_GPIO_Init+0x350>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	43db      	mvns	r3, r3
 800243a:	693a      	ldr	r2, [r7, #16]
 800243c:	4013      	ands	r3, r2
 800243e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002448:	2b00      	cmp	r3, #0
 800244a:	d003      	beq.n	8002454 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800244c:	693a      	ldr	r2, [r7, #16]
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	4313      	orrs	r3, r2
 8002452:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002454:	4a12      	ldr	r2, [pc, #72]	@ (80024a0 <HAL_GPIO_Init+0x350>)
 8002456:	693b      	ldr	r3, [r7, #16]
 8002458:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800245a:	697b      	ldr	r3, [r7, #20]
 800245c:	3301      	adds	r3, #1
 800245e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	681a      	ldr	r2, [r3, #0]
 8002464:	697b      	ldr	r3, [r7, #20]
 8002466:	fa22 f303 	lsr.w	r3, r2, r3
 800246a:	2b00      	cmp	r3, #0
 800246c:	f47f ae78 	bne.w	8002160 <HAL_GPIO_Init+0x10>
  }
}
 8002470:	bf00      	nop
 8002472:	bf00      	nop
 8002474:	371c      	adds	r7, #28
 8002476:	46bd      	mov	sp, r7
 8002478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247c:	4770      	bx	lr
 800247e:	bf00      	nop
 8002480:	40021000 	.word	0x40021000
 8002484:	40010000 	.word	0x40010000
 8002488:	48000400 	.word	0x48000400
 800248c:	48000800 	.word	0x48000800
 8002490:	48000c00 	.word	0x48000c00
 8002494:	48001000 	.word	0x48001000
 8002498:	48001400 	.word	0x48001400
 800249c:	48001800 	.word	0x48001800
 80024a0:	40010400 	.word	0x40010400

080024a4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80024a4:	b480      	push	{r7}
 80024a6:	b085      	sub	sp, #20
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
 80024ac:	460b      	mov	r3, r1
 80024ae:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	691a      	ldr	r2, [r3, #16]
 80024b4:	887b      	ldrh	r3, [r7, #2]
 80024b6:	4013      	ands	r3, r2
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d002      	beq.n	80024c2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80024bc:	2301      	movs	r3, #1
 80024be:	73fb      	strb	r3, [r7, #15]
 80024c0:	e001      	b.n	80024c6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80024c2:	2300      	movs	r3, #0
 80024c4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80024c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80024c8:	4618      	mov	r0, r3
 80024ca:	3714      	adds	r7, #20
 80024cc:	46bd      	mov	sp, r7
 80024ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d2:	4770      	bx	lr

080024d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80024d4:	b480      	push	{r7}
 80024d6:	b083      	sub	sp, #12
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
 80024dc:	460b      	mov	r3, r1
 80024de:	807b      	strh	r3, [r7, #2]
 80024e0:	4613      	mov	r3, r2
 80024e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80024e4:	787b      	ldrb	r3, [r7, #1]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d003      	beq.n	80024f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80024ea:	887a      	ldrh	r2, [r7, #2]
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80024f0:	e002      	b.n	80024f8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80024f2:	887a      	ldrh	r2, [r7, #2]
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80024f8:	bf00      	nop
 80024fa:	370c      	adds	r7, #12
 80024fc:	46bd      	mov	sp, r7
 80024fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002502:	4770      	bx	lr

08002504 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b082      	sub	sp, #8
 8002508:	af00      	add	r7, sp, #0
 800250a:	4603      	mov	r3, r0
 800250c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800250e:	4b08      	ldr	r3, [pc, #32]	@ (8002530 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002510:	695a      	ldr	r2, [r3, #20]
 8002512:	88fb      	ldrh	r3, [r7, #6]
 8002514:	4013      	ands	r3, r2
 8002516:	2b00      	cmp	r3, #0
 8002518:	d006      	beq.n	8002528 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800251a:	4a05      	ldr	r2, [pc, #20]	@ (8002530 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800251c:	88fb      	ldrh	r3, [r7, #6]
 800251e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002520:	88fb      	ldrh	r3, [r7, #6]
 8002522:	4618      	mov	r0, r3
 8002524:	f000 f806 	bl	8002534 <HAL_GPIO_EXTI_Callback>
  }
}
 8002528:	bf00      	nop
 800252a:	3708      	adds	r7, #8
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}
 8002530:	40010400 	.word	0x40010400

08002534 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002534:	b480      	push	{r7}
 8002536:	b083      	sub	sp, #12
 8002538:	af00      	add	r7, sp, #0
 800253a:	4603      	mov	r3, r0
 800253c:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800253e:	bf00      	nop
 8002540:	370c      	adds	r7, #12
 8002542:	46bd      	mov	sp, r7
 8002544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002548:	4770      	bx	lr
	...

0800254c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800254c:	b480      	push	{r7}
 800254e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002550:	4b04      	ldr	r3, [pc, #16]	@ (8002564 <HAL_PWREx_GetVoltageRange+0x18>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002558:	4618      	mov	r0, r3
 800255a:	46bd      	mov	sp, r7
 800255c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002560:	4770      	bx	lr
 8002562:	bf00      	nop
 8002564:	40007000 	.word	0x40007000

08002568 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002568:	b480      	push	{r7}
 800256a:	b085      	sub	sp, #20
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002576:	d130      	bne.n	80025da <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002578:	4b23      	ldr	r3, [pc, #140]	@ (8002608 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002580:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002584:	d038      	beq.n	80025f8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002586:	4b20      	ldr	r3, [pc, #128]	@ (8002608 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800258e:	4a1e      	ldr	r2, [pc, #120]	@ (8002608 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002590:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002594:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002596:	4b1d      	ldr	r3, [pc, #116]	@ (800260c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	2232      	movs	r2, #50	@ 0x32
 800259c:	fb02 f303 	mul.w	r3, r2, r3
 80025a0:	4a1b      	ldr	r2, [pc, #108]	@ (8002610 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80025a2:	fba2 2303 	umull	r2, r3, r2, r3
 80025a6:	0c9b      	lsrs	r3, r3, #18
 80025a8:	3301      	adds	r3, #1
 80025aa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80025ac:	e002      	b.n	80025b4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	3b01      	subs	r3, #1
 80025b2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80025b4:	4b14      	ldr	r3, [pc, #80]	@ (8002608 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80025b6:	695b      	ldr	r3, [r3, #20]
 80025b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025c0:	d102      	bne.n	80025c8 <HAL_PWREx_ControlVoltageScaling+0x60>
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d1f2      	bne.n	80025ae <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80025c8:	4b0f      	ldr	r3, [pc, #60]	@ (8002608 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80025ca:	695b      	ldr	r3, [r3, #20]
 80025cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025d4:	d110      	bne.n	80025f8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80025d6:	2303      	movs	r3, #3
 80025d8:	e00f      	b.n	80025fa <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80025da:	4b0b      	ldr	r3, [pc, #44]	@ (8002608 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80025e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025e6:	d007      	beq.n	80025f8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80025e8:	4b07      	ldr	r3, [pc, #28]	@ (8002608 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80025f0:	4a05      	ldr	r2, [pc, #20]	@ (8002608 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80025f2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80025f6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80025f8:	2300      	movs	r3, #0
}
 80025fa:	4618      	mov	r0, r3
 80025fc:	3714      	adds	r7, #20
 80025fe:	46bd      	mov	sp, r7
 8002600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002604:	4770      	bx	lr
 8002606:	bf00      	nop
 8002608:	40007000 	.word	0x40007000
 800260c:	20000158 	.word	0x20000158
 8002610:	431bde83 	.word	0x431bde83

08002614 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b088      	sub	sp, #32
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d101      	bne.n	8002626 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002622:	2301      	movs	r3, #1
 8002624:	e3ca      	b.n	8002dbc <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002626:	4b97      	ldr	r3, [pc, #604]	@ (8002884 <HAL_RCC_OscConfig+0x270>)
 8002628:	689b      	ldr	r3, [r3, #8]
 800262a:	f003 030c 	and.w	r3, r3, #12
 800262e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002630:	4b94      	ldr	r3, [pc, #592]	@ (8002884 <HAL_RCC_OscConfig+0x270>)
 8002632:	68db      	ldr	r3, [r3, #12]
 8002634:	f003 0303 	and.w	r3, r3, #3
 8002638:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f003 0310 	and.w	r3, r3, #16
 8002642:	2b00      	cmp	r3, #0
 8002644:	f000 80e4 	beq.w	8002810 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002648:	69bb      	ldr	r3, [r7, #24]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d007      	beq.n	800265e <HAL_RCC_OscConfig+0x4a>
 800264e:	69bb      	ldr	r3, [r7, #24]
 8002650:	2b0c      	cmp	r3, #12
 8002652:	f040 808b 	bne.w	800276c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002656:	697b      	ldr	r3, [r7, #20]
 8002658:	2b01      	cmp	r3, #1
 800265a:	f040 8087 	bne.w	800276c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800265e:	4b89      	ldr	r3, [pc, #548]	@ (8002884 <HAL_RCC_OscConfig+0x270>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f003 0302 	and.w	r3, r3, #2
 8002666:	2b00      	cmp	r3, #0
 8002668:	d005      	beq.n	8002676 <HAL_RCC_OscConfig+0x62>
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	699b      	ldr	r3, [r3, #24]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d101      	bne.n	8002676 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002672:	2301      	movs	r3, #1
 8002674:	e3a2      	b.n	8002dbc <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6a1a      	ldr	r2, [r3, #32]
 800267a:	4b82      	ldr	r3, [pc, #520]	@ (8002884 <HAL_RCC_OscConfig+0x270>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f003 0308 	and.w	r3, r3, #8
 8002682:	2b00      	cmp	r3, #0
 8002684:	d004      	beq.n	8002690 <HAL_RCC_OscConfig+0x7c>
 8002686:	4b7f      	ldr	r3, [pc, #508]	@ (8002884 <HAL_RCC_OscConfig+0x270>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800268e:	e005      	b.n	800269c <HAL_RCC_OscConfig+0x88>
 8002690:	4b7c      	ldr	r3, [pc, #496]	@ (8002884 <HAL_RCC_OscConfig+0x270>)
 8002692:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002696:	091b      	lsrs	r3, r3, #4
 8002698:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800269c:	4293      	cmp	r3, r2
 800269e:	d223      	bcs.n	80026e8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6a1b      	ldr	r3, [r3, #32]
 80026a4:	4618      	mov	r0, r3
 80026a6:	f000 fd1d 	bl	80030e4 <RCC_SetFlashLatencyFromMSIRange>
 80026aa:	4603      	mov	r3, r0
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d001      	beq.n	80026b4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80026b0:	2301      	movs	r3, #1
 80026b2:	e383      	b.n	8002dbc <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80026b4:	4b73      	ldr	r3, [pc, #460]	@ (8002884 <HAL_RCC_OscConfig+0x270>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4a72      	ldr	r2, [pc, #456]	@ (8002884 <HAL_RCC_OscConfig+0x270>)
 80026ba:	f043 0308 	orr.w	r3, r3, #8
 80026be:	6013      	str	r3, [r2, #0]
 80026c0:	4b70      	ldr	r3, [pc, #448]	@ (8002884 <HAL_RCC_OscConfig+0x270>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6a1b      	ldr	r3, [r3, #32]
 80026cc:	496d      	ldr	r1, [pc, #436]	@ (8002884 <HAL_RCC_OscConfig+0x270>)
 80026ce:	4313      	orrs	r3, r2
 80026d0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80026d2:	4b6c      	ldr	r3, [pc, #432]	@ (8002884 <HAL_RCC_OscConfig+0x270>)
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	69db      	ldr	r3, [r3, #28]
 80026de:	021b      	lsls	r3, r3, #8
 80026e0:	4968      	ldr	r1, [pc, #416]	@ (8002884 <HAL_RCC_OscConfig+0x270>)
 80026e2:	4313      	orrs	r3, r2
 80026e4:	604b      	str	r3, [r1, #4]
 80026e6:	e025      	b.n	8002734 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80026e8:	4b66      	ldr	r3, [pc, #408]	@ (8002884 <HAL_RCC_OscConfig+0x270>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4a65      	ldr	r2, [pc, #404]	@ (8002884 <HAL_RCC_OscConfig+0x270>)
 80026ee:	f043 0308 	orr.w	r3, r3, #8
 80026f2:	6013      	str	r3, [r2, #0]
 80026f4:	4b63      	ldr	r3, [pc, #396]	@ (8002884 <HAL_RCC_OscConfig+0x270>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6a1b      	ldr	r3, [r3, #32]
 8002700:	4960      	ldr	r1, [pc, #384]	@ (8002884 <HAL_RCC_OscConfig+0x270>)
 8002702:	4313      	orrs	r3, r2
 8002704:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002706:	4b5f      	ldr	r3, [pc, #380]	@ (8002884 <HAL_RCC_OscConfig+0x270>)
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	69db      	ldr	r3, [r3, #28]
 8002712:	021b      	lsls	r3, r3, #8
 8002714:	495b      	ldr	r1, [pc, #364]	@ (8002884 <HAL_RCC_OscConfig+0x270>)
 8002716:	4313      	orrs	r3, r2
 8002718:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800271a:	69bb      	ldr	r3, [r7, #24]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d109      	bne.n	8002734 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6a1b      	ldr	r3, [r3, #32]
 8002724:	4618      	mov	r0, r3
 8002726:	f000 fcdd 	bl	80030e4 <RCC_SetFlashLatencyFromMSIRange>
 800272a:	4603      	mov	r3, r0
 800272c:	2b00      	cmp	r3, #0
 800272e:	d001      	beq.n	8002734 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002730:	2301      	movs	r3, #1
 8002732:	e343      	b.n	8002dbc <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002734:	f000 fc4a 	bl	8002fcc <HAL_RCC_GetSysClockFreq>
 8002738:	4602      	mov	r2, r0
 800273a:	4b52      	ldr	r3, [pc, #328]	@ (8002884 <HAL_RCC_OscConfig+0x270>)
 800273c:	689b      	ldr	r3, [r3, #8]
 800273e:	091b      	lsrs	r3, r3, #4
 8002740:	f003 030f 	and.w	r3, r3, #15
 8002744:	4950      	ldr	r1, [pc, #320]	@ (8002888 <HAL_RCC_OscConfig+0x274>)
 8002746:	5ccb      	ldrb	r3, [r1, r3]
 8002748:	f003 031f 	and.w	r3, r3, #31
 800274c:	fa22 f303 	lsr.w	r3, r2, r3
 8002750:	4a4e      	ldr	r2, [pc, #312]	@ (800288c <HAL_RCC_OscConfig+0x278>)
 8002752:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002754:	4b4e      	ldr	r3, [pc, #312]	@ (8002890 <HAL_RCC_OscConfig+0x27c>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4618      	mov	r0, r3
 800275a:	f7ff fb67 	bl	8001e2c <HAL_InitTick>
 800275e:	4603      	mov	r3, r0
 8002760:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002762:	7bfb      	ldrb	r3, [r7, #15]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d052      	beq.n	800280e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002768:	7bfb      	ldrb	r3, [r7, #15]
 800276a:	e327      	b.n	8002dbc <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	699b      	ldr	r3, [r3, #24]
 8002770:	2b00      	cmp	r3, #0
 8002772:	d032      	beq.n	80027da <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002774:	4b43      	ldr	r3, [pc, #268]	@ (8002884 <HAL_RCC_OscConfig+0x270>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4a42      	ldr	r2, [pc, #264]	@ (8002884 <HAL_RCC_OscConfig+0x270>)
 800277a:	f043 0301 	orr.w	r3, r3, #1
 800277e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002780:	f7ff fba4 	bl	8001ecc <HAL_GetTick>
 8002784:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002786:	e008      	b.n	800279a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002788:	f7ff fba0 	bl	8001ecc <HAL_GetTick>
 800278c:	4602      	mov	r2, r0
 800278e:	693b      	ldr	r3, [r7, #16]
 8002790:	1ad3      	subs	r3, r2, r3
 8002792:	2b02      	cmp	r3, #2
 8002794:	d901      	bls.n	800279a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002796:	2303      	movs	r3, #3
 8002798:	e310      	b.n	8002dbc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800279a:	4b3a      	ldr	r3, [pc, #232]	@ (8002884 <HAL_RCC_OscConfig+0x270>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f003 0302 	and.w	r3, r3, #2
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d0f0      	beq.n	8002788 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80027a6:	4b37      	ldr	r3, [pc, #220]	@ (8002884 <HAL_RCC_OscConfig+0x270>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4a36      	ldr	r2, [pc, #216]	@ (8002884 <HAL_RCC_OscConfig+0x270>)
 80027ac:	f043 0308 	orr.w	r3, r3, #8
 80027b0:	6013      	str	r3, [r2, #0]
 80027b2:	4b34      	ldr	r3, [pc, #208]	@ (8002884 <HAL_RCC_OscConfig+0x270>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6a1b      	ldr	r3, [r3, #32]
 80027be:	4931      	ldr	r1, [pc, #196]	@ (8002884 <HAL_RCC_OscConfig+0x270>)
 80027c0:	4313      	orrs	r3, r2
 80027c2:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80027c4:	4b2f      	ldr	r3, [pc, #188]	@ (8002884 <HAL_RCC_OscConfig+0x270>)
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	69db      	ldr	r3, [r3, #28]
 80027d0:	021b      	lsls	r3, r3, #8
 80027d2:	492c      	ldr	r1, [pc, #176]	@ (8002884 <HAL_RCC_OscConfig+0x270>)
 80027d4:	4313      	orrs	r3, r2
 80027d6:	604b      	str	r3, [r1, #4]
 80027d8:	e01a      	b.n	8002810 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80027da:	4b2a      	ldr	r3, [pc, #168]	@ (8002884 <HAL_RCC_OscConfig+0x270>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	4a29      	ldr	r2, [pc, #164]	@ (8002884 <HAL_RCC_OscConfig+0x270>)
 80027e0:	f023 0301 	bic.w	r3, r3, #1
 80027e4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80027e6:	f7ff fb71 	bl	8001ecc <HAL_GetTick>
 80027ea:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80027ec:	e008      	b.n	8002800 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80027ee:	f7ff fb6d 	bl	8001ecc <HAL_GetTick>
 80027f2:	4602      	mov	r2, r0
 80027f4:	693b      	ldr	r3, [r7, #16]
 80027f6:	1ad3      	subs	r3, r2, r3
 80027f8:	2b02      	cmp	r3, #2
 80027fa:	d901      	bls.n	8002800 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80027fc:	2303      	movs	r3, #3
 80027fe:	e2dd      	b.n	8002dbc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002800:	4b20      	ldr	r3, [pc, #128]	@ (8002884 <HAL_RCC_OscConfig+0x270>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f003 0302 	and.w	r3, r3, #2
 8002808:	2b00      	cmp	r3, #0
 800280a:	d1f0      	bne.n	80027ee <HAL_RCC_OscConfig+0x1da>
 800280c:	e000      	b.n	8002810 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800280e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f003 0301 	and.w	r3, r3, #1
 8002818:	2b00      	cmp	r3, #0
 800281a:	d074      	beq.n	8002906 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800281c:	69bb      	ldr	r3, [r7, #24]
 800281e:	2b08      	cmp	r3, #8
 8002820:	d005      	beq.n	800282e <HAL_RCC_OscConfig+0x21a>
 8002822:	69bb      	ldr	r3, [r7, #24]
 8002824:	2b0c      	cmp	r3, #12
 8002826:	d10e      	bne.n	8002846 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002828:	697b      	ldr	r3, [r7, #20]
 800282a:	2b03      	cmp	r3, #3
 800282c:	d10b      	bne.n	8002846 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800282e:	4b15      	ldr	r3, [pc, #84]	@ (8002884 <HAL_RCC_OscConfig+0x270>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002836:	2b00      	cmp	r3, #0
 8002838:	d064      	beq.n	8002904 <HAL_RCC_OscConfig+0x2f0>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	685b      	ldr	r3, [r3, #4]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d160      	bne.n	8002904 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002842:	2301      	movs	r3, #1
 8002844:	e2ba      	b.n	8002dbc <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800284e:	d106      	bne.n	800285e <HAL_RCC_OscConfig+0x24a>
 8002850:	4b0c      	ldr	r3, [pc, #48]	@ (8002884 <HAL_RCC_OscConfig+0x270>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4a0b      	ldr	r2, [pc, #44]	@ (8002884 <HAL_RCC_OscConfig+0x270>)
 8002856:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800285a:	6013      	str	r3, [r2, #0]
 800285c:	e026      	b.n	80028ac <HAL_RCC_OscConfig+0x298>
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002866:	d115      	bne.n	8002894 <HAL_RCC_OscConfig+0x280>
 8002868:	4b06      	ldr	r3, [pc, #24]	@ (8002884 <HAL_RCC_OscConfig+0x270>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	4a05      	ldr	r2, [pc, #20]	@ (8002884 <HAL_RCC_OscConfig+0x270>)
 800286e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002872:	6013      	str	r3, [r2, #0]
 8002874:	4b03      	ldr	r3, [pc, #12]	@ (8002884 <HAL_RCC_OscConfig+0x270>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	4a02      	ldr	r2, [pc, #8]	@ (8002884 <HAL_RCC_OscConfig+0x270>)
 800287a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800287e:	6013      	str	r3, [r2, #0]
 8002880:	e014      	b.n	80028ac <HAL_RCC_OscConfig+0x298>
 8002882:	bf00      	nop
 8002884:	40021000 	.word	0x40021000
 8002888:	08004c88 	.word	0x08004c88
 800288c:	20000158 	.word	0x20000158
 8002890:	2000015c 	.word	0x2000015c
 8002894:	4ba0      	ldr	r3, [pc, #640]	@ (8002b18 <HAL_RCC_OscConfig+0x504>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a9f      	ldr	r2, [pc, #636]	@ (8002b18 <HAL_RCC_OscConfig+0x504>)
 800289a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800289e:	6013      	str	r3, [r2, #0]
 80028a0:	4b9d      	ldr	r3, [pc, #628]	@ (8002b18 <HAL_RCC_OscConfig+0x504>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4a9c      	ldr	r2, [pc, #624]	@ (8002b18 <HAL_RCC_OscConfig+0x504>)
 80028a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80028aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d013      	beq.n	80028dc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028b4:	f7ff fb0a 	bl	8001ecc <HAL_GetTick>
 80028b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80028ba:	e008      	b.n	80028ce <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028bc:	f7ff fb06 	bl	8001ecc <HAL_GetTick>
 80028c0:	4602      	mov	r2, r0
 80028c2:	693b      	ldr	r3, [r7, #16]
 80028c4:	1ad3      	subs	r3, r2, r3
 80028c6:	2b64      	cmp	r3, #100	@ 0x64
 80028c8:	d901      	bls.n	80028ce <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80028ca:	2303      	movs	r3, #3
 80028cc:	e276      	b.n	8002dbc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80028ce:	4b92      	ldr	r3, [pc, #584]	@ (8002b18 <HAL_RCC_OscConfig+0x504>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d0f0      	beq.n	80028bc <HAL_RCC_OscConfig+0x2a8>
 80028da:	e014      	b.n	8002906 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028dc:	f7ff faf6 	bl	8001ecc <HAL_GetTick>
 80028e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80028e2:	e008      	b.n	80028f6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028e4:	f7ff faf2 	bl	8001ecc <HAL_GetTick>
 80028e8:	4602      	mov	r2, r0
 80028ea:	693b      	ldr	r3, [r7, #16]
 80028ec:	1ad3      	subs	r3, r2, r3
 80028ee:	2b64      	cmp	r3, #100	@ 0x64
 80028f0:	d901      	bls.n	80028f6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80028f2:	2303      	movs	r3, #3
 80028f4:	e262      	b.n	8002dbc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80028f6:	4b88      	ldr	r3, [pc, #544]	@ (8002b18 <HAL_RCC_OscConfig+0x504>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d1f0      	bne.n	80028e4 <HAL_RCC_OscConfig+0x2d0>
 8002902:	e000      	b.n	8002906 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002904:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f003 0302 	and.w	r3, r3, #2
 800290e:	2b00      	cmp	r3, #0
 8002910:	d060      	beq.n	80029d4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002912:	69bb      	ldr	r3, [r7, #24]
 8002914:	2b04      	cmp	r3, #4
 8002916:	d005      	beq.n	8002924 <HAL_RCC_OscConfig+0x310>
 8002918:	69bb      	ldr	r3, [r7, #24]
 800291a:	2b0c      	cmp	r3, #12
 800291c:	d119      	bne.n	8002952 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800291e:	697b      	ldr	r3, [r7, #20]
 8002920:	2b02      	cmp	r3, #2
 8002922:	d116      	bne.n	8002952 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002924:	4b7c      	ldr	r3, [pc, #496]	@ (8002b18 <HAL_RCC_OscConfig+0x504>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800292c:	2b00      	cmp	r3, #0
 800292e:	d005      	beq.n	800293c <HAL_RCC_OscConfig+0x328>
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	68db      	ldr	r3, [r3, #12]
 8002934:	2b00      	cmp	r3, #0
 8002936:	d101      	bne.n	800293c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002938:	2301      	movs	r3, #1
 800293a:	e23f      	b.n	8002dbc <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800293c:	4b76      	ldr	r3, [pc, #472]	@ (8002b18 <HAL_RCC_OscConfig+0x504>)
 800293e:	685b      	ldr	r3, [r3, #4]
 8002940:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	691b      	ldr	r3, [r3, #16]
 8002948:	061b      	lsls	r3, r3, #24
 800294a:	4973      	ldr	r1, [pc, #460]	@ (8002b18 <HAL_RCC_OscConfig+0x504>)
 800294c:	4313      	orrs	r3, r2
 800294e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002950:	e040      	b.n	80029d4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	68db      	ldr	r3, [r3, #12]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d023      	beq.n	80029a2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800295a:	4b6f      	ldr	r3, [pc, #444]	@ (8002b18 <HAL_RCC_OscConfig+0x504>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	4a6e      	ldr	r2, [pc, #440]	@ (8002b18 <HAL_RCC_OscConfig+0x504>)
 8002960:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002964:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002966:	f7ff fab1 	bl	8001ecc <HAL_GetTick>
 800296a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800296c:	e008      	b.n	8002980 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800296e:	f7ff faad 	bl	8001ecc <HAL_GetTick>
 8002972:	4602      	mov	r2, r0
 8002974:	693b      	ldr	r3, [r7, #16]
 8002976:	1ad3      	subs	r3, r2, r3
 8002978:	2b02      	cmp	r3, #2
 800297a:	d901      	bls.n	8002980 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800297c:	2303      	movs	r3, #3
 800297e:	e21d      	b.n	8002dbc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002980:	4b65      	ldr	r3, [pc, #404]	@ (8002b18 <HAL_RCC_OscConfig+0x504>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002988:	2b00      	cmp	r3, #0
 800298a:	d0f0      	beq.n	800296e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800298c:	4b62      	ldr	r3, [pc, #392]	@ (8002b18 <HAL_RCC_OscConfig+0x504>)
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	691b      	ldr	r3, [r3, #16]
 8002998:	061b      	lsls	r3, r3, #24
 800299a:	495f      	ldr	r1, [pc, #380]	@ (8002b18 <HAL_RCC_OscConfig+0x504>)
 800299c:	4313      	orrs	r3, r2
 800299e:	604b      	str	r3, [r1, #4]
 80029a0:	e018      	b.n	80029d4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029a2:	4b5d      	ldr	r3, [pc, #372]	@ (8002b18 <HAL_RCC_OscConfig+0x504>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4a5c      	ldr	r2, [pc, #368]	@ (8002b18 <HAL_RCC_OscConfig+0x504>)
 80029a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80029ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029ae:	f7ff fa8d 	bl	8001ecc <HAL_GetTick>
 80029b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80029b4:	e008      	b.n	80029c8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029b6:	f7ff fa89 	bl	8001ecc <HAL_GetTick>
 80029ba:	4602      	mov	r2, r0
 80029bc:	693b      	ldr	r3, [r7, #16]
 80029be:	1ad3      	subs	r3, r2, r3
 80029c0:	2b02      	cmp	r3, #2
 80029c2:	d901      	bls.n	80029c8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80029c4:	2303      	movs	r3, #3
 80029c6:	e1f9      	b.n	8002dbc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80029c8:	4b53      	ldr	r3, [pc, #332]	@ (8002b18 <HAL_RCC_OscConfig+0x504>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d1f0      	bne.n	80029b6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f003 0308 	and.w	r3, r3, #8
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d03c      	beq.n	8002a5a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	695b      	ldr	r3, [r3, #20]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d01c      	beq.n	8002a22 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029e8:	4b4b      	ldr	r3, [pc, #300]	@ (8002b18 <HAL_RCC_OscConfig+0x504>)
 80029ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80029ee:	4a4a      	ldr	r2, [pc, #296]	@ (8002b18 <HAL_RCC_OscConfig+0x504>)
 80029f0:	f043 0301 	orr.w	r3, r3, #1
 80029f4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029f8:	f7ff fa68 	bl	8001ecc <HAL_GetTick>
 80029fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80029fe:	e008      	b.n	8002a12 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a00:	f7ff fa64 	bl	8001ecc <HAL_GetTick>
 8002a04:	4602      	mov	r2, r0
 8002a06:	693b      	ldr	r3, [r7, #16]
 8002a08:	1ad3      	subs	r3, r2, r3
 8002a0a:	2b02      	cmp	r3, #2
 8002a0c:	d901      	bls.n	8002a12 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002a0e:	2303      	movs	r3, #3
 8002a10:	e1d4      	b.n	8002dbc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002a12:	4b41      	ldr	r3, [pc, #260]	@ (8002b18 <HAL_RCC_OscConfig+0x504>)
 8002a14:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a18:	f003 0302 	and.w	r3, r3, #2
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d0ef      	beq.n	8002a00 <HAL_RCC_OscConfig+0x3ec>
 8002a20:	e01b      	b.n	8002a5a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a22:	4b3d      	ldr	r3, [pc, #244]	@ (8002b18 <HAL_RCC_OscConfig+0x504>)
 8002a24:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a28:	4a3b      	ldr	r2, [pc, #236]	@ (8002b18 <HAL_RCC_OscConfig+0x504>)
 8002a2a:	f023 0301 	bic.w	r3, r3, #1
 8002a2e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a32:	f7ff fa4b 	bl	8001ecc <HAL_GetTick>
 8002a36:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002a38:	e008      	b.n	8002a4c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a3a:	f7ff fa47 	bl	8001ecc <HAL_GetTick>
 8002a3e:	4602      	mov	r2, r0
 8002a40:	693b      	ldr	r3, [r7, #16]
 8002a42:	1ad3      	subs	r3, r2, r3
 8002a44:	2b02      	cmp	r3, #2
 8002a46:	d901      	bls.n	8002a4c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002a48:	2303      	movs	r3, #3
 8002a4a:	e1b7      	b.n	8002dbc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002a4c:	4b32      	ldr	r3, [pc, #200]	@ (8002b18 <HAL_RCC_OscConfig+0x504>)
 8002a4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a52:	f003 0302 	and.w	r3, r3, #2
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d1ef      	bne.n	8002a3a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f003 0304 	and.w	r3, r3, #4
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	f000 80a6 	beq.w	8002bb4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a68:	2300      	movs	r3, #0
 8002a6a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002a6c:	4b2a      	ldr	r3, [pc, #168]	@ (8002b18 <HAL_RCC_OscConfig+0x504>)
 8002a6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d10d      	bne.n	8002a94 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a78:	4b27      	ldr	r3, [pc, #156]	@ (8002b18 <HAL_RCC_OscConfig+0x504>)
 8002a7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a7c:	4a26      	ldr	r2, [pc, #152]	@ (8002b18 <HAL_RCC_OscConfig+0x504>)
 8002a7e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a82:	6593      	str	r3, [r2, #88]	@ 0x58
 8002a84:	4b24      	ldr	r3, [pc, #144]	@ (8002b18 <HAL_RCC_OscConfig+0x504>)
 8002a86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a8c:	60bb      	str	r3, [r7, #8]
 8002a8e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a90:	2301      	movs	r3, #1
 8002a92:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a94:	4b21      	ldr	r3, [pc, #132]	@ (8002b1c <HAL_RCC_OscConfig+0x508>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d118      	bne.n	8002ad2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002aa0:	4b1e      	ldr	r3, [pc, #120]	@ (8002b1c <HAL_RCC_OscConfig+0x508>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4a1d      	ldr	r2, [pc, #116]	@ (8002b1c <HAL_RCC_OscConfig+0x508>)
 8002aa6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002aaa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002aac:	f7ff fa0e 	bl	8001ecc <HAL_GetTick>
 8002ab0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ab2:	e008      	b.n	8002ac6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ab4:	f7ff fa0a 	bl	8001ecc <HAL_GetTick>
 8002ab8:	4602      	mov	r2, r0
 8002aba:	693b      	ldr	r3, [r7, #16]
 8002abc:	1ad3      	subs	r3, r2, r3
 8002abe:	2b02      	cmp	r3, #2
 8002ac0:	d901      	bls.n	8002ac6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002ac2:	2303      	movs	r3, #3
 8002ac4:	e17a      	b.n	8002dbc <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ac6:	4b15      	ldr	r3, [pc, #84]	@ (8002b1c <HAL_RCC_OscConfig+0x508>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d0f0      	beq.n	8002ab4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	689b      	ldr	r3, [r3, #8]
 8002ad6:	2b01      	cmp	r3, #1
 8002ad8:	d108      	bne.n	8002aec <HAL_RCC_OscConfig+0x4d8>
 8002ada:	4b0f      	ldr	r3, [pc, #60]	@ (8002b18 <HAL_RCC_OscConfig+0x504>)
 8002adc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ae0:	4a0d      	ldr	r2, [pc, #52]	@ (8002b18 <HAL_RCC_OscConfig+0x504>)
 8002ae2:	f043 0301 	orr.w	r3, r3, #1
 8002ae6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002aea:	e029      	b.n	8002b40 <HAL_RCC_OscConfig+0x52c>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	689b      	ldr	r3, [r3, #8]
 8002af0:	2b05      	cmp	r3, #5
 8002af2:	d115      	bne.n	8002b20 <HAL_RCC_OscConfig+0x50c>
 8002af4:	4b08      	ldr	r3, [pc, #32]	@ (8002b18 <HAL_RCC_OscConfig+0x504>)
 8002af6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002afa:	4a07      	ldr	r2, [pc, #28]	@ (8002b18 <HAL_RCC_OscConfig+0x504>)
 8002afc:	f043 0304 	orr.w	r3, r3, #4
 8002b00:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002b04:	4b04      	ldr	r3, [pc, #16]	@ (8002b18 <HAL_RCC_OscConfig+0x504>)
 8002b06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b0a:	4a03      	ldr	r2, [pc, #12]	@ (8002b18 <HAL_RCC_OscConfig+0x504>)
 8002b0c:	f043 0301 	orr.w	r3, r3, #1
 8002b10:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002b14:	e014      	b.n	8002b40 <HAL_RCC_OscConfig+0x52c>
 8002b16:	bf00      	nop
 8002b18:	40021000 	.word	0x40021000
 8002b1c:	40007000 	.word	0x40007000
 8002b20:	4b9c      	ldr	r3, [pc, #624]	@ (8002d94 <HAL_RCC_OscConfig+0x780>)
 8002b22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b26:	4a9b      	ldr	r2, [pc, #620]	@ (8002d94 <HAL_RCC_OscConfig+0x780>)
 8002b28:	f023 0301 	bic.w	r3, r3, #1
 8002b2c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002b30:	4b98      	ldr	r3, [pc, #608]	@ (8002d94 <HAL_RCC_OscConfig+0x780>)
 8002b32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b36:	4a97      	ldr	r2, [pc, #604]	@ (8002d94 <HAL_RCC_OscConfig+0x780>)
 8002b38:	f023 0304 	bic.w	r3, r3, #4
 8002b3c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	689b      	ldr	r3, [r3, #8]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d016      	beq.n	8002b76 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b48:	f7ff f9c0 	bl	8001ecc <HAL_GetTick>
 8002b4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b4e:	e00a      	b.n	8002b66 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b50:	f7ff f9bc 	bl	8001ecc <HAL_GetTick>
 8002b54:	4602      	mov	r2, r0
 8002b56:	693b      	ldr	r3, [r7, #16]
 8002b58:	1ad3      	subs	r3, r2, r3
 8002b5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b5e:	4293      	cmp	r3, r2
 8002b60:	d901      	bls.n	8002b66 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002b62:	2303      	movs	r3, #3
 8002b64:	e12a      	b.n	8002dbc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b66:	4b8b      	ldr	r3, [pc, #556]	@ (8002d94 <HAL_RCC_OscConfig+0x780>)
 8002b68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b6c:	f003 0302 	and.w	r3, r3, #2
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d0ed      	beq.n	8002b50 <HAL_RCC_OscConfig+0x53c>
 8002b74:	e015      	b.n	8002ba2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b76:	f7ff f9a9 	bl	8001ecc <HAL_GetTick>
 8002b7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002b7c:	e00a      	b.n	8002b94 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b7e:	f7ff f9a5 	bl	8001ecc <HAL_GetTick>
 8002b82:	4602      	mov	r2, r0
 8002b84:	693b      	ldr	r3, [r7, #16]
 8002b86:	1ad3      	subs	r3, r2, r3
 8002b88:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b8c:	4293      	cmp	r3, r2
 8002b8e:	d901      	bls.n	8002b94 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002b90:	2303      	movs	r3, #3
 8002b92:	e113      	b.n	8002dbc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002b94:	4b7f      	ldr	r3, [pc, #508]	@ (8002d94 <HAL_RCC_OscConfig+0x780>)
 8002b96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b9a:	f003 0302 	and.w	r3, r3, #2
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d1ed      	bne.n	8002b7e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002ba2:	7ffb      	ldrb	r3, [r7, #31]
 8002ba4:	2b01      	cmp	r3, #1
 8002ba6:	d105      	bne.n	8002bb4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ba8:	4b7a      	ldr	r3, [pc, #488]	@ (8002d94 <HAL_RCC_OscConfig+0x780>)
 8002baa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bac:	4a79      	ldr	r2, [pc, #484]	@ (8002d94 <HAL_RCC_OscConfig+0x780>)
 8002bae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002bb2:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	f000 80fe 	beq.w	8002dba <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bc2:	2b02      	cmp	r3, #2
 8002bc4:	f040 80d0 	bne.w	8002d68 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002bc8:	4b72      	ldr	r3, [pc, #456]	@ (8002d94 <HAL_RCC_OscConfig+0x780>)
 8002bca:	68db      	ldr	r3, [r3, #12]
 8002bcc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bce:	697b      	ldr	r3, [r7, #20]
 8002bd0:	f003 0203 	and.w	r2, r3, #3
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bd8:	429a      	cmp	r2, r3
 8002bda:	d130      	bne.n	8002c3e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002bdc:	697b      	ldr	r3, [r7, #20]
 8002bde:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002be6:	3b01      	subs	r3, #1
 8002be8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bea:	429a      	cmp	r2, r3
 8002bec:	d127      	bne.n	8002c3e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002bee:	697b      	ldr	r3, [r7, #20]
 8002bf0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002bf8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002bfa:	429a      	cmp	r2, r3
 8002bfc:	d11f      	bne.n	8002c3e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002bfe:	697b      	ldr	r3, [r7, #20]
 8002c00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c04:	687a      	ldr	r2, [r7, #4]
 8002c06:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002c08:	2a07      	cmp	r2, #7
 8002c0a:	bf14      	ite	ne
 8002c0c:	2201      	movne	r2, #1
 8002c0e:	2200      	moveq	r2, #0
 8002c10:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d113      	bne.n	8002c3e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c16:	697b      	ldr	r3, [r7, #20]
 8002c18:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c20:	085b      	lsrs	r3, r3, #1
 8002c22:	3b01      	subs	r3, #1
 8002c24:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002c26:	429a      	cmp	r2, r3
 8002c28:	d109      	bne.n	8002c3e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002c2a:	697b      	ldr	r3, [r7, #20]
 8002c2c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c34:	085b      	lsrs	r3, r3, #1
 8002c36:	3b01      	subs	r3, #1
 8002c38:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c3a:	429a      	cmp	r2, r3
 8002c3c:	d06e      	beq.n	8002d1c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002c3e:	69bb      	ldr	r3, [r7, #24]
 8002c40:	2b0c      	cmp	r3, #12
 8002c42:	d069      	beq.n	8002d18 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002c44:	4b53      	ldr	r3, [pc, #332]	@ (8002d94 <HAL_RCC_OscConfig+0x780>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d105      	bne.n	8002c5c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002c50:	4b50      	ldr	r3, [pc, #320]	@ (8002d94 <HAL_RCC_OscConfig+0x780>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d001      	beq.n	8002c60 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	e0ad      	b.n	8002dbc <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002c60:	4b4c      	ldr	r3, [pc, #304]	@ (8002d94 <HAL_RCC_OscConfig+0x780>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a4b      	ldr	r2, [pc, #300]	@ (8002d94 <HAL_RCC_OscConfig+0x780>)
 8002c66:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002c6a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002c6c:	f7ff f92e 	bl	8001ecc <HAL_GetTick>
 8002c70:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c72:	e008      	b.n	8002c86 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c74:	f7ff f92a 	bl	8001ecc <HAL_GetTick>
 8002c78:	4602      	mov	r2, r0
 8002c7a:	693b      	ldr	r3, [r7, #16]
 8002c7c:	1ad3      	subs	r3, r2, r3
 8002c7e:	2b02      	cmp	r3, #2
 8002c80:	d901      	bls.n	8002c86 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002c82:	2303      	movs	r3, #3
 8002c84:	e09a      	b.n	8002dbc <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c86:	4b43      	ldr	r3, [pc, #268]	@ (8002d94 <HAL_RCC_OscConfig+0x780>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d1f0      	bne.n	8002c74 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c92:	4b40      	ldr	r3, [pc, #256]	@ (8002d94 <HAL_RCC_OscConfig+0x780>)
 8002c94:	68da      	ldr	r2, [r3, #12]
 8002c96:	4b40      	ldr	r3, [pc, #256]	@ (8002d98 <HAL_RCC_OscConfig+0x784>)
 8002c98:	4013      	ands	r3, r2
 8002c9a:	687a      	ldr	r2, [r7, #4]
 8002c9c:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002c9e:	687a      	ldr	r2, [r7, #4]
 8002ca0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002ca2:	3a01      	subs	r2, #1
 8002ca4:	0112      	lsls	r2, r2, #4
 8002ca6:	4311      	orrs	r1, r2
 8002ca8:	687a      	ldr	r2, [r7, #4]
 8002caa:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002cac:	0212      	lsls	r2, r2, #8
 8002cae:	4311      	orrs	r1, r2
 8002cb0:	687a      	ldr	r2, [r7, #4]
 8002cb2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002cb4:	0852      	lsrs	r2, r2, #1
 8002cb6:	3a01      	subs	r2, #1
 8002cb8:	0552      	lsls	r2, r2, #21
 8002cba:	4311      	orrs	r1, r2
 8002cbc:	687a      	ldr	r2, [r7, #4]
 8002cbe:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002cc0:	0852      	lsrs	r2, r2, #1
 8002cc2:	3a01      	subs	r2, #1
 8002cc4:	0652      	lsls	r2, r2, #25
 8002cc6:	4311      	orrs	r1, r2
 8002cc8:	687a      	ldr	r2, [r7, #4]
 8002cca:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002ccc:	0912      	lsrs	r2, r2, #4
 8002cce:	0452      	lsls	r2, r2, #17
 8002cd0:	430a      	orrs	r2, r1
 8002cd2:	4930      	ldr	r1, [pc, #192]	@ (8002d94 <HAL_RCC_OscConfig+0x780>)
 8002cd4:	4313      	orrs	r3, r2
 8002cd6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002cd8:	4b2e      	ldr	r3, [pc, #184]	@ (8002d94 <HAL_RCC_OscConfig+0x780>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	4a2d      	ldr	r2, [pc, #180]	@ (8002d94 <HAL_RCC_OscConfig+0x780>)
 8002cde:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002ce2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002ce4:	4b2b      	ldr	r3, [pc, #172]	@ (8002d94 <HAL_RCC_OscConfig+0x780>)
 8002ce6:	68db      	ldr	r3, [r3, #12]
 8002ce8:	4a2a      	ldr	r2, [pc, #168]	@ (8002d94 <HAL_RCC_OscConfig+0x780>)
 8002cea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002cee:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002cf0:	f7ff f8ec 	bl	8001ecc <HAL_GetTick>
 8002cf4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002cf6:	e008      	b.n	8002d0a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cf8:	f7ff f8e8 	bl	8001ecc <HAL_GetTick>
 8002cfc:	4602      	mov	r2, r0
 8002cfe:	693b      	ldr	r3, [r7, #16]
 8002d00:	1ad3      	subs	r3, r2, r3
 8002d02:	2b02      	cmp	r3, #2
 8002d04:	d901      	bls.n	8002d0a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002d06:	2303      	movs	r3, #3
 8002d08:	e058      	b.n	8002dbc <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d0a:	4b22      	ldr	r3, [pc, #136]	@ (8002d94 <HAL_RCC_OscConfig+0x780>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d0f0      	beq.n	8002cf8 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002d16:	e050      	b.n	8002dba <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	e04f      	b.n	8002dbc <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d1c:	4b1d      	ldr	r3, [pc, #116]	@ (8002d94 <HAL_RCC_OscConfig+0x780>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d148      	bne.n	8002dba <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002d28:	4b1a      	ldr	r3, [pc, #104]	@ (8002d94 <HAL_RCC_OscConfig+0x780>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a19      	ldr	r2, [pc, #100]	@ (8002d94 <HAL_RCC_OscConfig+0x780>)
 8002d2e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002d32:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002d34:	4b17      	ldr	r3, [pc, #92]	@ (8002d94 <HAL_RCC_OscConfig+0x780>)
 8002d36:	68db      	ldr	r3, [r3, #12]
 8002d38:	4a16      	ldr	r2, [pc, #88]	@ (8002d94 <HAL_RCC_OscConfig+0x780>)
 8002d3a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002d3e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002d40:	f7ff f8c4 	bl	8001ecc <HAL_GetTick>
 8002d44:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d46:	e008      	b.n	8002d5a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d48:	f7ff f8c0 	bl	8001ecc <HAL_GetTick>
 8002d4c:	4602      	mov	r2, r0
 8002d4e:	693b      	ldr	r3, [r7, #16]
 8002d50:	1ad3      	subs	r3, r2, r3
 8002d52:	2b02      	cmp	r3, #2
 8002d54:	d901      	bls.n	8002d5a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002d56:	2303      	movs	r3, #3
 8002d58:	e030      	b.n	8002dbc <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d5a:	4b0e      	ldr	r3, [pc, #56]	@ (8002d94 <HAL_RCC_OscConfig+0x780>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d0f0      	beq.n	8002d48 <HAL_RCC_OscConfig+0x734>
 8002d66:	e028      	b.n	8002dba <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002d68:	69bb      	ldr	r3, [r7, #24]
 8002d6a:	2b0c      	cmp	r3, #12
 8002d6c:	d023      	beq.n	8002db6 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d6e:	4b09      	ldr	r3, [pc, #36]	@ (8002d94 <HAL_RCC_OscConfig+0x780>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	4a08      	ldr	r2, [pc, #32]	@ (8002d94 <HAL_RCC_OscConfig+0x780>)
 8002d74:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002d78:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d7a:	f7ff f8a7 	bl	8001ecc <HAL_GetTick>
 8002d7e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d80:	e00c      	b.n	8002d9c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d82:	f7ff f8a3 	bl	8001ecc <HAL_GetTick>
 8002d86:	4602      	mov	r2, r0
 8002d88:	693b      	ldr	r3, [r7, #16]
 8002d8a:	1ad3      	subs	r3, r2, r3
 8002d8c:	2b02      	cmp	r3, #2
 8002d8e:	d905      	bls.n	8002d9c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002d90:	2303      	movs	r3, #3
 8002d92:	e013      	b.n	8002dbc <HAL_RCC_OscConfig+0x7a8>
 8002d94:	40021000 	.word	0x40021000
 8002d98:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d9c:	4b09      	ldr	r3, [pc, #36]	@ (8002dc4 <HAL_RCC_OscConfig+0x7b0>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d1ec      	bne.n	8002d82 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002da8:	4b06      	ldr	r3, [pc, #24]	@ (8002dc4 <HAL_RCC_OscConfig+0x7b0>)
 8002daa:	68da      	ldr	r2, [r3, #12]
 8002dac:	4905      	ldr	r1, [pc, #20]	@ (8002dc4 <HAL_RCC_OscConfig+0x7b0>)
 8002dae:	4b06      	ldr	r3, [pc, #24]	@ (8002dc8 <HAL_RCC_OscConfig+0x7b4>)
 8002db0:	4013      	ands	r3, r2
 8002db2:	60cb      	str	r3, [r1, #12]
 8002db4:	e001      	b.n	8002dba <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002db6:	2301      	movs	r3, #1
 8002db8:	e000      	b.n	8002dbc <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002dba:	2300      	movs	r3, #0
}
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	3720      	adds	r7, #32
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	bd80      	pop	{r7, pc}
 8002dc4:	40021000 	.word	0x40021000
 8002dc8:	feeefffc 	.word	0xfeeefffc

08002dcc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b084      	sub	sp, #16
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
 8002dd4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d101      	bne.n	8002de0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ddc:	2301      	movs	r3, #1
 8002dde:	e0e7      	b.n	8002fb0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002de0:	4b75      	ldr	r3, [pc, #468]	@ (8002fb8 <HAL_RCC_ClockConfig+0x1ec>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f003 0307 	and.w	r3, r3, #7
 8002de8:	683a      	ldr	r2, [r7, #0]
 8002dea:	429a      	cmp	r2, r3
 8002dec:	d910      	bls.n	8002e10 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002dee:	4b72      	ldr	r3, [pc, #456]	@ (8002fb8 <HAL_RCC_ClockConfig+0x1ec>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f023 0207 	bic.w	r2, r3, #7
 8002df6:	4970      	ldr	r1, [pc, #448]	@ (8002fb8 <HAL_RCC_ClockConfig+0x1ec>)
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	4313      	orrs	r3, r2
 8002dfc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dfe:	4b6e      	ldr	r3, [pc, #440]	@ (8002fb8 <HAL_RCC_ClockConfig+0x1ec>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f003 0307 	and.w	r3, r3, #7
 8002e06:	683a      	ldr	r2, [r7, #0]
 8002e08:	429a      	cmp	r2, r3
 8002e0a:	d001      	beq.n	8002e10 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	e0cf      	b.n	8002fb0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f003 0302 	and.w	r3, r3, #2
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d010      	beq.n	8002e3e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	689a      	ldr	r2, [r3, #8]
 8002e20:	4b66      	ldr	r3, [pc, #408]	@ (8002fbc <HAL_RCC_ClockConfig+0x1f0>)
 8002e22:	689b      	ldr	r3, [r3, #8]
 8002e24:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002e28:	429a      	cmp	r2, r3
 8002e2a:	d908      	bls.n	8002e3e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e2c:	4b63      	ldr	r3, [pc, #396]	@ (8002fbc <HAL_RCC_ClockConfig+0x1f0>)
 8002e2e:	689b      	ldr	r3, [r3, #8]
 8002e30:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	689b      	ldr	r3, [r3, #8]
 8002e38:	4960      	ldr	r1, [pc, #384]	@ (8002fbc <HAL_RCC_ClockConfig+0x1f0>)
 8002e3a:	4313      	orrs	r3, r2
 8002e3c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f003 0301 	and.w	r3, r3, #1
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d04c      	beq.n	8002ee4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	2b03      	cmp	r3, #3
 8002e50:	d107      	bne.n	8002e62 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e52:	4b5a      	ldr	r3, [pc, #360]	@ (8002fbc <HAL_RCC_ClockConfig+0x1f0>)
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d121      	bne.n	8002ea2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002e5e:	2301      	movs	r3, #1
 8002e60:	e0a6      	b.n	8002fb0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	2b02      	cmp	r3, #2
 8002e68:	d107      	bne.n	8002e7a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e6a:	4b54      	ldr	r3, [pc, #336]	@ (8002fbc <HAL_RCC_ClockConfig+0x1f0>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d115      	bne.n	8002ea2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002e76:	2301      	movs	r3, #1
 8002e78:	e09a      	b.n	8002fb0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d107      	bne.n	8002e92 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002e82:	4b4e      	ldr	r3, [pc, #312]	@ (8002fbc <HAL_RCC_ClockConfig+0x1f0>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f003 0302 	and.w	r3, r3, #2
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d109      	bne.n	8002ea2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002e8e:	2301      	movs	r3, #1
 8002e90:	e08e      	b.n	8002fb0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e92:	4b4a      	ldr	r3, [pc, #296]	@ (8002fbc <HAL_RCC_ClockConfig+0x1f0>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d101      	bne.n	8002ea2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	e086      	b.n	8002fb0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002ea2:	4b46      	ldr	r3, [pc, #280]	@ (8002fbc <HAL_RCC_ClockConfig+0x1f0>)
 8002ea4:	689b      	ldr	r3, [r3, #8]
 8002ea6:	f023 0203 	bic.w	r2, r3, #3
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	685b      	ldr	r3, [r3, #4]
 8002eae:	4943      	ldr	r1, [pc, #268]	@ (8002fbc <HAL_RCC_ClockConfig+0x1f0>)
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002eb4:	f7ff f80a 	bl	8001ecc <HAL_GetTick>
 8002eb8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002eba:	e00a      	b.n	8002ed2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ebc:	f7ff f806 	bl	8001ecc <HAL_GetTick>
 8002ec0:	4602      	mov	r2, r0
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	1ad3      	subs	r3, r2, r3
 8002ec6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d901      	bls.n	8002ed2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002ece:	2303      	movs	r3, #3
 8002ed0:	e06e      	b.n	8002fb0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ed2:	4b3a      	ldr	r3, [pc, #232]	@ (8002fbc <HAL_RCC_ClockConfig+0x1f0>)
 8002ed4:	689b      	ldr	r3, [r3, #8]
 8002ed6:	f003 020c 	and.w	r2, r3, #12
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	685b      	ldr	r3, [r3, #4]
 8002ede:	009b      	lsls	r3, r3, #2
 8002ee0:	429a      	cmp	r2, r3
 8002ee2:	d1eb      	bne.n	8002ebc <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f003 0302 	and.w	r3, r3, #2
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d010      	beq.n	8002f12 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	689a      	ldr	r2, [r3, #8]
 8002ef4:	4b31      	ldr	r3, [pc, #196]	@ (8002fbc <HAL_RCC_ClockConfig+0x1f0>)
 8002ef6:	689b      	ldr	r3, [r3, #8]
 8002ef8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002efc:	429a      	cmp	r2, r3
 8002efe:	d208      	bcs.n	8002f12 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f00:	4b2e      	ldr	r3, [pc, #184]	@ (8002fbc <HAL_RCC_ClockConfig+0x1f0>)
 8002f02:	689b      	ldr	r3, [r3, #8]
 8002f04:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	689b      	ldr	r3, [r3, #8]
 8002f0c:	492b      	ldr	r1, [pc, #172]	@ (8002fbc <HAL_RCC_ClockConfig+0x1f0>)
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002f12:	4b29      	ldr	r3, [pc, #164]	@ (8002fb8 <HAL_RCC_ClockConfig+0x1ec>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f003 0307 	and.w	r3, r3, #7
 8002f1a:	683a      	ldr	r2, [r7, #0]
 8002f1c:	429a      	cmp	r2, r3
 8002f1e:	d210      	bcs.n	8002f42 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f20:	4b25      	ldr	r3, [pc, #148]	@ (8002fb8 <HAL_RCC_ClockConfig+0x1ec>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f023 0207 	bic.w	r2, r3, #7
 8002f28:	4923      	ldr	r1, [pc, #140]	@ (8002fb8 <HAL_RCC_ClockConfig+0x1ec>)
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	4313      	orrs	r3, r2
 8002f2e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f30:	4b21      	ldr	r3, [pc, #132]	@ (8002fb8 <HAL_RCC_ClockConfig+0x1ec>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f003 0307 	and.w	r3, r3, #7
 8002f38:	683a      	ldr	r2, [r7, #0]
 8002f3a:	429a      	cmp	r2, r3
 8002f3c:	d001      	beq.n	8002f42 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	e036      	b.n	8002fb0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f003 0304 	and.w	r3, r3, #4
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d008      	beq.n	8002f60 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f4e:	4b1b      	ldr	r3, [pc, #108]	@ (8002fbc <HAL_RCC_ClockConfig+0x1f0>)
 8002f50:	689b      	ldr	r3, [r3, #8]
 8002f52:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	68db      	ldr	r3, [r3, #12]
 8002f5a:	4918      	ldr	r1, [pc, #96]	@ (8002fbc <HAL_RCC_ClockConfig+0x1f0>)
 8002f5c:	4313      	orrs	r3, r2
 8002f5e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f003 0308 	and.w	r3, r3, #8
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d009      	beq.n	8002f80 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002f6c:	4b13      	ldr	r3, [pc, #76]	@ (8002fbc <HAL_RCC_ClockConfig+0x1f0>)
 8002f6e:	689b      	ldr	r3, [r3, #8]
 8002f70:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	691b      	ldr	r3, [r3, #16]
 8002f78:	00db      	lsls	r3, r3, #3
 8002f7a:	4910      	ldr	r1, [pc, #64]	@ (8002fbc <HAL_RCC_ClockConfig+0x1f0>)
 8002f7c:	4313      	orrs	r3, r2
 8002f7e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002f80:	f000 f824 	bl	8002fcc <HAL_RCC_GetSysClockFreq>
 8002f84:	4602      	mov	r2, r0
 8002f86:	4b0d      	ldr	r3, [pc, #52]	@ (8002fbc <HAL_RCC_ClockConfig+0x1f0>)
 8002f88:	689b      	ldr	r3, [r3, #8]
 8002f8a:	091b      	lsrs	r3, r3, #4
 8002f8c:	f003 030f 	and.w	r3, r3, #15
 8002f90:	490b      	ldr	r1, [pc, #44]	@ (8002fc0 <HAL_RCC_ClockConfig+0x1f4>)
 8002f92:	5ccb      	ldrb	r3, [r1, r3]
 8002f94:	f003 031f 	and.w	r3, r3, #31
 8002f98:	fa22 f303 	lsr.w	r3, r2, r3
 8002f9c:	4a09      	ldr	r2, [pc, #36]	@ (8002fc4 <HAL_RCC_ClockConfig+0x1f8>)
 8002f9e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002fa0:	4b09      	ldr	r3, [pc, #36]	@ (8002fc8 <HAL_RCC_ClockConfig+0x1fc>)
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	f7fe ff41 	bl	8001e2c <HAL_InitTick>
 8002faa:	4603      	mov	r3, r0
 8002fac:	72fb      	strb	r3, [r7, #11]

  return status;
 8002fae:	7afb      	ldrb	r3, [r7, #11]
}
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	3710      	adds	r7, #16
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}
 8002fb8:	40022000 	.word	0x40022000
 8002fbc:	40021000 	.word	0x40021000
 8002fc0:	08004c88 	.word	0x08004c88
 8002fc4:	20000158 	.word	0x20000158
 8002fc8:	2000015c 	.word	0x2000015c

08002fcc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	b089      	sub	sp, #36	@ 0x24
 8002fd0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	61fb      	str	r3, [r7, #28]
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002fda:	4b3e      	ldr	r3, [pc, #248]	@ (80030d4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002fdc:	689b      	ldr	r3, [r3, #8]
 8002fde:	f003 030c 	and.w	r3, r3, #12
 8002fe2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002fe4:	4b3b      	ldr	r3, [pc, #236]	@ (80030d4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002fe6:	68db      	ldr	r3, [r3, #12]
 8002fe8:	f003 0303 	and.w	r3, r3, #3
 8002fec:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002fee:	693b      	ldr	r3, [r7, #16]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d005      	beq.n	8003000 <HAL_RCC_GetSysClockFreq+0x34>
 8002ff4:	693b      	ldr	r3, [r7, #16]
 8002ff6:	2b0c      	cmp	r3, #12
 8002ff8:	d121      	bne.n	800303e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	2b01      	cmp	r3, #1
 8002ffe:	d11e      	bne.n	800303e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003000:	4b34      	ldr	r3, [pc, #208]	@ (80030d4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f003 0308 	and.w	r3, r3, #8
 8003008:	2b00      	cmp	r3, #0
 800300a:	d107      	bne.n	800301c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800300c:	4b31      	ldr	r3, [pc, #196]	@ (80030d4 <HAL_RCC_GetSysClockFreq+0x108>)
 800300e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003012:	0a1b      	lsrs	r3, r3, #8
 8003014:	f003 030f 	and.w	r3, r3, #15
 8003018:	61fb      	str	r3, [r7, #28]
 800301a:	e005      	b.n	8003028 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800301c:	4b2d      	ldr	r3, [pc, #180]	@ (80030d4 <HAL_RCC_GetSysClockFreq+0x108>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	091b      	lsrs	r3, r3, #4
 8003022:	f003 030f 	and.w	r3, r3, #15
 8003026:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003028:	4a2b      	ldr	r2, [pc, #172]	@ (80030d8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800302a:	69fb      	ldr	r3, [r7, #28]
 800302c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003030:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003032:	693b      	ldr	r3, [r7, #16]
 8003034:	2b00      	cmp	r3, #0
 8003036:	d10d      	bne.n	8003054 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003038:	69fb      	ldr	r3, [r7, #28]
 800303a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800303c:	e00a      	b.n	8003054 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800303e:	693b      	ldr	r3, [r7, #16]
 8003040:	2b04      	cmp	r3, #4
 8003042:	d102      	bne.n	800304a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003044:	4b25      	ldr	r3, [pc, #148]	@ (80030dc <HAL_RCC_GetSysClockFreq+0x110>)
 8003046:	61bb      	str	r3, [r7, #24]
 8003048:	e004      	b.n	8003054 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800304a:	693b      	ldr	r3, [r7, #16]
 800304c:	2b08      	cmp	r3, #8
 800304e:	d101      	bne.n	8003054 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003050:	4b23      	ldr	r3, [pc, #140]	@ (80030e0 <HAL_RCC_GetSysClockFreq+0x114>)
 8003052:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003054:	693b      	ldr	r3, [r7, #16]
 8003056:	2b0c      	cmp	r3, #12
 8003058:	d134      	bne.n	80030c4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800305a:	4b1e      	ldr	r3, [pc, #120]	@ (80030d4 <HAL_RCC_GetSysClockFreq+0x108>)
 800305c:	68db      	ldr	r3, [r3, #12]
 800305e:	f003 0303 	and.w	r3, r3, #3
 8003062:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003064:	68bb      	ldr	r3, [r7, #8]
 8003066:	2b02      	cmp	r3, #2
 8003068:	d003      	beq.n	8003072 <HAL_RCC_GetSysClockFreq+0xa6>
 800306a:	68bb      	ldr	r3, [r7, #8]
 800306c:	2b03      	cmp	r3, #3
 800306e:	d003      	beq.n	8003078 <HAL_RCC_GetSysClockFreq+0xac>
 8003070:	e005      	b.n	800307e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003072:	4b1a      	ldr	r3, [pc, #104]	@ (80030dc <HAL_RCC_GetSysClockFreq+0x110>)
 8003074:	617b      	str	r3, [r7, #20]
      break;
 8003076:	e005      	b.n	8003084 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003078:	4b19      	ldr	r3, [pc, #100]	@ (80030e0 <HAL_RCC_GetSysClockFreq+0x114>)
 800307a:	617b      	str	r3, [r7, #20]
      break;
 800307c:	e002      	b.n	8003084 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800307e:	69fb      	ldr	r3, [r7, #28]
 8003080:	617b      	str	r3, [r7, #20]
      break;
 8003082:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003084:	4b13      	ldr	r3, [pc, #76]	@ (80030d4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003086:	68db      	ldr	r3, [r3, #12]
 8003088:	091b      	lsrs	r3, r3, #4
 800308a:	f003 0307 	and.w	r3, r3, #7
 800308e:	3301      	adds	r3, #1
 8003090:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003092:	4b10      	ldr	r3, [pc, #64]	@ (80030d4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003094:	68db      	ldr	r3, [r3, #12]
 8003096:	0a1b      	lsrs	r3, r3, #8
 8003098:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800309c:	697a      	ldr	r2, [r7, #20]
 800309e:	fb03 f202 	mul.w	r2, r3, r2
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80030a8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80030aa:	4b0a      	ldr	r3, [pc, #40]	@ (80030d4 <HAL_RCC_GetSysClockFreq+0x108>)
 80030ac:	68db      	ldr	r3, [r3, #12]
 80030ae:	0e5b      	lsrs	r3, r3, #25
 80030b0:	f003 0303 	and.w	r3, r3, #3
 80030b4:	3301      	adds	r3, #1
 80030b6:	005b      	lsls	r3, r3, #1
 80030b8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80030ba:	697a      	ldr	r2, [r7, #20]
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	fbb2 f3f3 	udiv	r3, r2, r3
 80030c2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80030c4:	69bb      	ldr	r3, [r7, #24]
}
 80030c6:	4618      	mov	r0, r3
 80030c8:	3724      	adds	r7, #36	@ 0x24
 80030ca:	46bd      	mov	sp, r7
 80030cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d0:	4770      	bx	lr
 80030d2:	bf00      	nop
 80030d4:	40021000 	.word	0x40021000
 80030d8:	08004c98 	.word	0x08004c98
 80030dc:	00f42400 	.word	0x00f42400
 80030e0:	007a1200 	.word	0x007a1200

080030e4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b086      	sub	sp, #24
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80030ec:	2300      	movs	r3, #0
 80030ee:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80030f0:	4b2a      	ldr	r3, [pc, #168]	@ (800319c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80030f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d003      	beq.n	8003104 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80030fc:	f7ff fa26 	bl	800254c <HAL_PWREx_GetVoltageRange>
 8003100:	6178      	str	r0, [r7, #20]
 8003102:	e014      	b.n	800312e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003104:	4b25      	ldr	r3, [pc, #148]	@ (800319c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003106:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003108:	4a24      	ldr	r2, [pc, #144]	@ (800319c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800310a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800310e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003110:	4b22      	ldr	r3, [pc, #136]	@ (800319c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003112:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003114:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003118:	60fb      	str	r3, [r7, #12]
 800311a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800311c:	f7ff fa16 	bl	800254c <HAL_PWREx_GetVoltageRange>
 8003120:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003122:	4b1e      	ldr	r3, [pc, #120]	@ (800319c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003124:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003126:	4a1d      	ldr	r2, [pc, #116]	@ (800319c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003128:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800312c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800312e:	697b      	ldr	r3, [r7, #20]
 8003130:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003134:	d10b      	bne.n	800314e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2b80      	cmp	r3, #128	@ 0x80
 800313a:	d919      	bls.n	8003170 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2ba0      	cmp	r3, #160	@ 0xa0
 8003140:	d902      	bls.n	8003148 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003142:	2302      	movs	r3, #2
 8003144:	613b      	str	r3, [r7, #16]
 8003146:	e013      	b.n	8003170 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003148:	2301      	movs	r3, #1
 800314a:	613b      	str	r3, [r7, #16]
 800314c:	e010      	b.n	8003170 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2b80      	cmp	r3, #128	@ 0x80
 8003152:	d902      	bls.n	800315a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003154:	2303      	movs	r3, #3
 8003156:	613b      	str	r3, [r7, #16]
 8003158:	e00a      	b.n	8003170 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2b80      	cmp	r3, #128	@ 0x80
 800315e:	d102      	bne.n	8003166 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003160:	2302      	movs	r3, #2
 8003162:	613b      	str	r3, [r7, #16]
 8003164:	e004      	b.n	8003170 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2b70      	cmp	r3, #112	@ 0x70
 800316a:	d101      	bne.n	8003170 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800316c:	2301      	movs	r3, #1
 800316e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003170:	4b0b      	ldr	r3, [pc, #44]	@ (80031a0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f023 0207 	bic.w	r2, r3, #7
 8003178:	4909      	ldr	r1, [pc, #36]	@ (80031a0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800317a:	693b      	ldr	r3, [r7, #16]
 800317c:	4313      	orrs	r3, r2
 800317e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003180:	4b07      	ldr	r3, [pc, #28]	@ (80031a0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f003 0307 	and.w	r3, r3, #7
 8003188:	693a      	ldr	r2, [r7, #16]
 800318a:	429a      	cmp	r2, r3
 800318c:	d001      	beq.n	8003192 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800318e:	2301      	movs	r3, #1
 8003190:	e000      	b.n	8003194 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003192:	2300      	movs	r3, #0
}
 8003194:	4618      	mov	r0, r3
 8003196:	3718      	adds	r7, #24
 8003198:	46bd      	mov	sp, r7
 800319a:	bd80      	pop	{r7, pc}
 800319c:	40021000 	.word	0x40021000
 80031a0:	40022000 	.word	0x40022000

080031a4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b084      	sub	sp, #16
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d101      	bne.n	80031b6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80031b2:	2301      	movs	r3, #1
 80031b4:	e095      	b.n	80032e2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d108      	bne.n	80031d0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80031c6:	d009      	beq.n	80031dc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2200      	movs	r2, #0
 80031cc:	61da      	str	r2, [r3, #28]
 80031ce:	e005      	b.n	80031dc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2200      	movs	r2, #0
 80031d4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2200      	movs	r2, #0
 80031da:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2200      	movs	r2, #0
 80031e0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80031e8:	b2db      	uxtb	r3, r3
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d106      	bne.n	80031fc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2200      	movs	r2, #0
 80031f2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80031f6:	6878      	ldr	r0, [r7, #4]
 80031f8:	f7fe fbf8 	bl	80019ec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2202      	movs	r2, #2
 8003200:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	681a      	ldr	r2, [r3, #0]
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003212:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	68db      	ldr	r3, [r3, #12]
 8003218:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800321c:	d902      	bls.n	8003224 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800321e:	2300      	movs	r3, #0
 8003220:	60fb      	str	r3, [r7, #12]
 8003222:	e002      	b.n	800322a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003224:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003228:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	68db      	ldr	r3, [r3, #12]
 800322e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003232:	d007      	beq.n	8003244 <HAL_SPI_Init+0xa0>
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	68db      	ldr	r3, [r3, #12]
 8003238:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800323c:	d002      	beq.n	8003244 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2200      	movs	r2, #0
 8003242:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	689b      	ldr	r3, [r3, #8]
 8003250:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003254:	431a      	orrs	r2, r3
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	691b      	ldr	r3, [r3, #16]
 800325a:	f003 0302 	and.w	r3, r3, #2
 800325e:	431a      	orrs	r2, r3
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	695b      	ldr	r3, [r3, #20]
 8003264:	f003 0301 	and.w	r3, r3, #1
 8003268:	431a      	orrs	r2, r3
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	699b      	ldr	r3, [r3, #24]
 800326e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003272:	431a      	orrs	r2, r3
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	69db      	ldr	r3, [r3, #28]
 8003278:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800327c:	431a      	orrs	r2, r3
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6a1b      	ldr	r3, [r3, #32]
 8003282:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003286:	ea42 0103 	orr.w	r1, r2, r3
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800328e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	430a      	orrs	r2, r1
 8003298:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	699b      	ldr	r3, [r3, #24]
 800329e:	0c1b      	lsrs	r3, r3, #16
 80032a0:	f003 0204 	and.w	r2, r3, #4
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032a8:	f003 0310 	and.w	r3, r3, #16
 80032ac:	431a      	orrs	r2, r3
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032b2:	f003 0308 	and.w	r3, r3, #8
 80032b6:	431a      	orrs	r2, r3
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	68db      	ldr	r3, [r3, #12]
 80032bc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80032c0:	ea42 0103 	orr.w	r1, r2, r3
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	430a      	orrs	r2, r1
 80032d0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2200      	movs	r2, #0
 80032d6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2201      	movs	r2, #1
 80032dc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80032e0:	2300      	movs	r3, #0
}
 80032e2:	4618      	mov	r0, r3
 80032e4:	3710      	adds	r7, #16
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bd80      	pop	{r7, pc}

080032ea <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032ea:	b580      	push	{r7, lr}
 80032ec:	b088      	sub	sp, #32
 80032ee:	af00      	add	r7, sp, #0
 80032f0:	60f8      	str	r0, [r7, #12]
 80032f2:	60b9      	str	r1, [r7, #8]
 80032f4:	603b      	str	r3, [r7, #0]
 80032f6:	4613      	mov	r3, r2
 80032f8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80032fa:	2300      	movs	r3, #0
 80032fc:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003304:	2b01      	cmp	r3, #1
 8003306:	d101      	bne.n	800330c <HAL_SPI_Transmit+0x22>
 8003308:	2302      	movs	r3, #2
 800330a:	e15f      	b.n	80035cc <HAL_SPI_Transmit+0x2e2>
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	2201      	movs	r2, #1
 8003310:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003314:	f7fe fdda 	bl	8001ecc <HAL_GetTick>
 8003318:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800331a:	88fb      	ldrh	r3, [r7, #6]
 800331c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003324:	b2db      	uxtb	r3, r3
 8003326:	2b01      	cmp	r3, #1
 8003328:	d002      	beq.n	8003330 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800332a:	2302      	movs	r3, #2
 800332c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800332e:	e148      	b.n	80035c2 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8003330:	68bb      	ldr	r3, [r7, #8]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d002      	beq.n	800333c <HAL_SPI_Transmit+0x52>
 8003336:	88fb      	ldrh	r3, [r7, #6]
 8003338:	2b00      	cmp	r3, #0
 800333a:	d102      	bne.n	8003342 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800333c:	2301      	movs	r3, #1
 800333e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003340:	e13f      	b.n	80035c2 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	2203      	movs	r2, #3
 8003346:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	2200      	movs	r2, #0
 800334e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	68ba      	ldr	r2, [r7, #8]
 8003354:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	88fa      	ldrh	r2, [r7, #6]
 800335a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	88fa      	ldrh	r2, [r7, #6]
 8003360:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	2200      	movs	r2, #0
 8003366:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	2200      	movs	r2, #0
 800336c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	2200      	movs	r2, #0
 8003374:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	2200      	movs	r2, #0
 800337c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	2200      	movs	r2, #0
 8003382:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	689b      	ldr	r3, [r3, #8]
 8003388:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800338c:	d10f      	bne.n	80033ae <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	681a      	ldr	r2, [r3, #0]
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800339c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	681a      	ldr	r2, [r3, #0]
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80033ac:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033b8:	2b40      	cmp	r3, #64	@ 0x40
 80033ba:	d007      	beq.n	80033cc <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	681a      	ldr	r2, [r3, #0]
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80033ca:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	68db      	ldr	r3, [r3, #12]
 80033d0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80033d4:	d94f      	bls.n	8003476 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d002      	beq.n	80033e4 <HAL_SPI_Transmit+0xfa>
 80033de:	8afb      	ldrh	r3, [r7, #22]
 80033e0:	2b01      	cmp	r3, #1
 80033e2:	d142      	bne.n	800346a <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033e8:	881a      	ldrh	r2, [r3, #0]
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033f4:	1c9a      	adds	r2, r3, #2
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80033fe:	b29b      	uxth	r3, r3
 8003400:	3b01      	subs	r3, #1
 8003402:	b29a      	uxth	r2, r3
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003408:	e02f      	b.n	800346a <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	689b      	ldr	r3, [r3, #8]
 8003410:	f003 0302 	and.w	r3, r3, #2
 8003414:	2b02      	cmp	r3, #2
 8003416:	d112      	bne.n	800343e <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800341c:	881a      	ldrh	r2, [r3, #0]
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003428:	1c9a      	adds	r2, r3, #2
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003432:	b29b      	uxth	r3, r3
 8003434:	3b01      	subs	r3, #1
 8003436:	b29a      	uxth	r2, r3
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800343c:	e015      	b.n	800346a <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800343e:	f7fe fd45 	bl	8001ecc <HAL_GetTick>
 8003442:	4602      	mov	r2, r0
 8003444:	69bb      	ldr	r3, [r7, #24]
 8003446:	1ad3      	subs	r3, r2, r3
 8003448:	683a      	ldr	r2, [r7, #0]
 800344a:	429a      	cmp	r2, r3
 800344c:	d803      	bhi.n	8003456 <HAL_SPI_Transmit+0x16c>
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003454:	d102      	bne.n	800345c <HAL_SPI_Transmit+0x172>
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d106      	bne.n	800346a <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 800345c:	2303      	movs	r3, #3
 800345e:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	2201      	movs	r2, #1
 8003464:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8003468:	e0ab      	b.n	80035c2 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800346e:	b29b      	uxth	r3, r3
 8003470:	2b00      	cmp	r3, #0
 8003472:	d1ca      	bne.n	800340a <HAL_SPI_Transmit+0x120>
 8003474:	e080      	b.n	8003578 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	2b00      	cmp	r3, #0
 800347c:	d002      	beq.n	8003484 <HAL_SPI_Transmit+0x19a>
 800347e:	8afb      	ldrh	r3, [r7, #22]
 8003480:	2b01      	cmp	r3, #1
 8003482:	d174      	bne.n	800356e <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003488:	b29b      	uxth	r3, r3
 800348a:	2b01      	cmp	r3, #1
 800348c:	d912      	bls.n	80034b4 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003492:	881a      	ldrh	r2, [r3, #0]
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800349e:	1c9a      	adds	r2, r3, #2
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80034a8:	b29b      	uxth	r3, r3
 80034aa:	3b02      	subs	r3, #2
 80034ac:	b29a      	uxth	r2, r3
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80034b2:	e05c      	b.n	800356e <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	330c      	adds	r3, #12
 80034be:	7812      	ldrb	r2, [r2, #0]
 80034c0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034c6:	1c5a      	adds	r2, r3, #1
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80034d0:	b29b      	uxth	r3, r3
 80034d2:	3b01      	subs	r3, #1
 80034d4:	b29a      	uxth	r2, r3
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80034da:	e048      	b.n	800356e <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	689b      	ldr	r3, [r3, #8]
 80034e2:	f003 0302 	and.w	r3, r3, #2
 80034e6:	2b02      	cmp	r3, #2
 80034e8:	d12b      	bne.n	8003542 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80034ee:	b29b      	uxth	r3, r3
 80034f0:	2b01      	cmp	r3, #1
 80034f2:	d912      	bls.n	800351a <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034f8:	881a      	ldrh	r2, [r3, #0]
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003504:	1c9a      	adds	r2, r3, #2
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800350e:	b29b      	uxth	r3, r3
 8003510:	3b02      	subs	r3, #2
 8003512:	b29a      	uxth	r2, r3
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003518:	e029      	b.n	800356e <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	330c      	adds	r3, #12
 8003524:	7812      	ldrb	r2, [r2, #0]
 8003526:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800352c:	1c5a      	adds	r2, r3, #1
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003536:	b29b      	uxth	r3, r3
 8003538:	3b01      	subs	r3, #1
 800353a:	b29a      	uxth	r2, r3
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003540:	e015      	b.n	800356e <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003542:	f7fe fcc3 	bl	8001ecc <HAL_GetTick>
 8003546:	4602      	mov	r2, r0
 8003548:	69bb      	ldr	r3, [r7, #24]
 800354a:	1ad3      	subs	r3, r2, r3
 800354c:	683a      	ldr	r2, [r7, #0]
 800354e:	429a      	cmp	r2, r3
 8003550:	d803      	bhi.n	800355a <HAL_SPI_Transmit+0x270>
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003558:	d102      	bne.n	8003560 <HAL_SPI_Transmit+0x276>
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	2b00      	cmp	r3, #0
 800355e:	d106      	bne.n	800356e <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8003560:	2303      	movs	r3, #3
 8003562:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	2201      	movs	r2, #1
 8003568:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 800356c:	e029      	b.n	80035c2 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003572:	b29b      	uxth	r3, r3
 8003574:	2b00      	cmp	r3, #0
 8003576:	d1b1      	bne.n	80034dc <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003578:	69ba      	ldr	r2, [r7, #24]
 800357a:	6839      	ldr	r1, [r7, #0]
 800357c:	68f8      	ldr	r0, [r7, #12]
 800357e:	f000 fb69 	bl	8003c54 <SPI_EndRxTxTransaction>
 8003582:	4603      	mov	r3, r0
 8003584:	2b00      	cmp	r3, #0
 8003586:	d002      	beq.n	800358e <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	2220      	movs	r2, #32
 800358c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	689b      	ldr	r3, [r3, #8]
 8003592:	2b00      	cmp	r3, #0
 8003594:	d10a      	bne.n	80035ac <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003596:	2300      	movs	r3, #0
 8003598:	613b      	str	r3, [r7, #16]
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	68db      	ldr	r3, [r3, #12]
 80035a0:	613b      	str	r3, [r7, #16]
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	689b      	ldr	r3, [r3, #8]
 80035a8:	613b      	str	r3, [r7, #16]
 80035aa:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d002      	beq.n	80035ba <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 80035b4:	2301      	movs	r3, #1
 80035b6:	77fb      	strb	r3, [r7, #31]
 80035b8:	e003      	b.n	80035c2 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	2201      	movs	r2, #1
 80035be:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	2200      	movs	r2, #0
 80035c6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 80035ca:	7ffb      	ldrb	r3, [r7, #31]
}
 80035cc:	4618      	mov	r0, r3
 80035ce:	3720      	adds	r7, #32
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bd80      	pop	{r7, pc}

080035d4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b08a      	sub	sp, #40	@ 0x28
 80035d8:	af00      	add	r7, sp, #0
 80035da:	60f8      	str	r0, [r7, #12]
 80035dc:	60b9      	str	r1, [r7, #8]
 80035de:	607a      	str	r2, [r7, #4]
 80035e0:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80035e2:	2301      	movs	r3, #1
 80035e4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80035e6:	2300      	movs	r3, #0
 80035e8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80035f2:	2b01      	cmp	r3, #1
 80035f4:	d101      	bne.n	80035fa <HAL_SPI_TransmitReceive+0x26>
 80035f6:	2302      	movs	r3, #2
 80035f8:	e20a      	b.n	8003a10 <HAL_SPI_TransmitReceive+0x43c>
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	2201      	movs	r2, #1
 80035fe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003602:	f7fe fc63 	bl	8001ecc <HAL_GetTick>
 8003606:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800360e:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8003616:	887b      	ldrh	r3, [r7, #2]
 8003618:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800361a:	887b      	ldrh	r3, [r7, #2]
 800361c:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800361e:	7efb      	ldrb	r3, [r7, #27]
 8003620:	2b01      	cmp	r3, #1
 8003622:	d00e      	beq.n	8003642 <HAL_SPI_TransmitReceive+0x6e>
 8003624:	697b      	ldr	r3, [r7, #20]
 8003626:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800362a:	d106      	bne.n	800363a <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	689b      	ldr	r3, [r3, #8]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d102      	bne.n	800363a <HAL_SPI_TransmitReceive+0x66>
 8003634:	7efb      	ldrb	r3, [r7, #27]
 8003636:	2b04      	cmp	r3, #4
 8003638:	d003      	beq.n	8003642 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800363a:	2302      	movs	r3, #2
 800363c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8003640:	e1e0      	b.n	8003a04 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003642:	68bb      	ldr	r3, [r7, #8]
 8003644:	2b00      	cmp	r3, #0
 8003646:	d005      	beq.n	8003654 <HAL_SPI_TransmitReceive+0x80>
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d002      	beq.n	8003654 <HAL_SPI_TransmitReceive+0x80>
 800364e:	887b      	ldrh	r3, [r7, #2]
 8003650:	2b00      	cmp	r3, #0
 8003652:	d103      	bne.n	800365c <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8003654:	2301      	movs	r3, #1
 8003656:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 800365a:	e1d3      	b.n	8003a04 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003662:	b2db      	uxtb	r3, r3
 8003664:	2b04      	cmp	r3, #4
 8003666:	d003      	beq.n	8003670 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	2205      	movs	r2, #5
 800366c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	2200      	movs	r2, #0
 8003674:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	687a      	ldr	r2, [r7, #4]
 800367a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	887a      	ldrh	r2, [r7, #2]
 8003680:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	887a      	ldrh	r2, [r7, #2]
 8003688:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	68ba      	ldr	r2, [r7, #8]
 8003690:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	887a      	ldrh	r2, [r7, #2]
 8003696:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	887a      	ldrh	r2, [r7, #2]
 800369c:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	2200      	movs	r2, #0
 80036a2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	2200      	movs	r2, #0
 80036a8:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	68db      	ldr	r3, [r3, #12]
 80036ae:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80036b2:	d802      	bhi.n	80036ba <HAL_SPI_TransmitReceive+0xe6>
 80036b4:	8a3b      	ldrh	r3, [r7, #16]
 80036b6:	2b01      	cmp	r3, #1
 80036b8:	d908      	bls.n	80036cc <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	685a      	ldr	r2, [r3, #4]
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80036c8:	605a      	str	r2, [r3, #4]
 80036ca:	e007      	b.n	80036dc <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	685a      	ldr	r2, [r3, #4]
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80036da:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036e6:	2b40      	cmp	r3, #64	@ 0x40
 80036e8:	d007      	beq.n	80036fa <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	681a      	ldr	r2, [r3, #0]
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80036f8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	68db      	ldr	r3, [r3, #12]
 80036fe:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003702:	f240 8081 	bls.w	8003808 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d002      	beq.n	8003714 <HAL_SPI_TransmitReceive+0x140>
 800370e:	8a7b      	ldrh	r3, [r7, #18]
 8003710:	2b01      	cmp	r3, #1
 8003712:	d16d      	bne.n	80037f0 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003718:	881a      	ldrh	r2, [r3, #0]
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003724:	1c9a      	adds	r2, r3, #2
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800372e:	b29b      	uxth	r3, r3
 8003730:	3b01      	subs	r3, #1
 8003732:	b29a      	uxth	r2, r3
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003738:	e05a      	b.n	80037f0 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	689b      	ldr	r3, [r3, #8]
 8003740:	f003 0302 	and.w	r3, r3, #2
 8003744:	2b02      	cmp	r3, #2
 8003746:	d11b      	bne.n	8003780 <HAL_SPI_TransmitReceive+0x1ac>
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800374c:	b29b      	uxth	r3, r3
 800374e:	2b00      	cmp	r3, #0
 8003750:	d016      	beq.n	8003780 <HAL_SPI_TransmitReceive+0x1ac>
 8003752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003754:	2b01      	cmp	r3, #1
 8003756:	d113      	bne.n	8003780 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800375c:	881a      	ldrh	r2, [r3, #0]
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003768:	1c9a      	adds	r2, r3, #2
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003772:	b29b      	uxth	r3, r3
 8003774:	3b01      	subs	r3, #1
 8003776:	b29a      	uxth	r2, r3
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800377c:	2300      	movs	r3, #0
 800377e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	689b      	ldr	r3, [r3, #8]
 8003786:	f003 0301 	and.w	r3, r3, #1
 800378a:	2b01      	cmp	r3, #1
 800378c:	d11c      	bne.n	80037c8 <HAL_SPI_TransmitReceive+0x1f4>
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003794:	b29b      	uxth	r3, r3
 8003796:	2b00      	cmp	r3, #0
 8003798:	d016      	beq.n	80037c8 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	68da      	ldr	r2, [r3, #12]
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037a4:	b292      	uxth	r2, r2
 80037a6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037ac:	1c9a      	adds	r2, r3, #2
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80037b8:	b29b      	uxth	r3, r3
 80037ba:	3b01      	subs	r3, #1
 80037bc:	b29a      	uxth	r2, r3
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80037c4:	2301      	movs	r3, #1
 80037c6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80037c8:	f7fe fb80 	bl	8001ecc <HAL_GetTick>
 80037cc:	4602      	mov	r2, r0
 80037ce:	69fb      	ldr	r3, [r7, #28]
 80037d0:	1ad3      	subs	r3, r2, r3
 80037d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80037d4:	429a      	cmp	r2, r3
 80037d6:	d80b      	bhi.n	80037f0 <HAL_SPI_TransmitReceive+0x21c>
 80037d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037da:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80037de:	d007      	beq.n	80037f0 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 80037e0:	2303      	movs	r3, #3
 80037e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	2201      	movs	r2, #1
 80037ea:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 80037ee:	e109      	b.n	8003a04 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037f4:	b29b      	uxth	r3, r3
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d19f      	bne.n	800373a <HAL_SPI_TransmitReceive+0x166>
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003800:	b29b      	uxth	r3, r3
 8003802:	2b00      	cmp	r3, #0
 8003804:	d199      	bne.n	800373a <HAL_SPI_TransmitReceive+0x166>
 8003806:	e0e3      	b.n	80039d0 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d003      	beq.n	8003818 <HAL_SPI_TransmitReceive+0x244>
 8003810:	8a7b      	ldrh	r3, [r7, #18]
 8003812:	2b01      	cmp	r3, #1
 8003814:	f040 80cf 	bne.w	80039b6 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800381c:	b29b      	uxth	r3, r3
 800381e:	2b01      	cmp	r3, #1
 8003820:	d912      	bls.n	8003848 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003826:	881a      	ldrh	r2, [r3, #0]
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003832:	1c9a      	adds	r2, r3, #2
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800383c:	b29b      	uxth	r3, r3
 800383e:	3b02      	subs	r3, #2
 8003840:	b29a      	uxth	r2, r3
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003846:	e0b6      	b.n	80039b6 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	330c      	adds	r3, #12
 8003852:	7812      	ldrb	r2, [r2, #0]
 8003854:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800385a:	1c5a      	adds	r2, r3, #1
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003864:	b29b      	uxth	r3, r3
 8003866:	3b01      	subs	r3, #1
 8003868:	b29a      	uxth	r2, r3
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800386e:	e0a2      	b.n	80039b6 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	689b      	ldr	r3, [r3, #8]
 8003876:	f003 0302 	and.w	r3, r3, #2
 800387a:	2b02      	cmp	r3, #2
 800387c:	d134      	bne.n	80038e8 <HAL_SPI_TransmitReceive+0x314>
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003882:	b29b      	uxth	r3, r3
 8003884:	2b00      	cmp	r3, #0
 8003886:	d02f      	beq.n	80038e8 <HAL_SPI_TransmitReceive+0x314>
 8003888:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800388a:	2b01      	cmp	r3, #1
 800388c:	d12c      	bne.n	80038e8 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003892:	b29b      	uxth	r3, r3
 8003894:	2b01      	cmp	r3, #1
 8003896:	d912      	bls.n	80038be <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800389c:	881a      	ldrh	r2, [r3, #0]
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038a8:	1c9a      	adds	r2, r3, #2
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80038b2:	b29b      	uxth	r3, r3
 80038b4:	3b02      	subs	r3, #2
 80038b6:	b29a      	uxth	r2, r3
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80038bc:	e012      	b.n	80038e4 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	330c      	adds	r3, #12
 80038c8:	7812      	ldrb	r2, [r2, #0]
 80038ca:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038d0:	1c5a      	adds	r2, r3, #1
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80038da:	b29b      	uxth	r3, r3
 80038dc:	3b01      	subs	r3, #1
 80038de:	b29a      	uxth	r2, r3
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80038e4:	2300      	movs	r3, #0
 80038e6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	689b      	ldr	r3, [r3, #8]
 80038ee:	f003 0301 	and.w	r3, r3, #1
 80038f2:	2b01      	cmp	r3, #1
 80038f4:	d148      	bne.n	8003988 <HAL_SPI_TransmitReceive+0x3b4>
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80038fc:	b29b      	uxth	r3, r3
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d042      	beq.n	8003988 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003908:	b29b      	uxth	r3, r3
 800390a:	2b01      	cmp	r3, #1
 800390c:	d923      	bls.n	8003956 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	68da      	ldr	r2, [r3, #12]
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003918:	b292      	uxth	r2, r2
 800391a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003920:	1c9a      	adds	r2, r3, #2
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800392c:	b29b      	uxth	r3, r3
 800392e:	3b02      	subs	r3, #2
 8003930:	b29a      	uxth	r2, r3
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800393e:	b29b      	uxth	r3, r3
 8003940:	2b01      	cmp	r3, #1
 8003942:	d81f      	bhi.n	8003984 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	685a      	ldr	r2, [r3, #4]
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003952:	605a      	str	r2, [r3, #4]
 8003954:	e016      	b.n	8003984 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f103 020c 	add.w	r2, r3, #12
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003962:	7812      	ldrb	r2, [r2, #0]
 8003964:	b2d2      	uxtb	r2, r2
 8003966:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800396c:	1c5a      	adds	r2, r3, #1
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003978:	b29b      	uxth	r3, r3
 800397a:	3b01      	subs	r3, #1
 800397c:	b29a      	uxth	r2, r3
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003984:	2301      	movs	r3, #1
 8003986:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003988:	f7fe faa0 	bl	8001ecc <HAL_GetTick>
 800398c:	4602      	mov	r2, r0
 800398e:	69fb      	ldr	r3, [r7, #28]
 8003990:	1ad3      	subs	r3, r2, r3
 8003992:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003994:	429a      	cmp	r2, r3
 8003996:	d803      	bhi.n	80039a0 <HAL_SPI_TransmitReceive+0x3cc>
 8003998:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800399a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800399e:	d102      	bne.n	80039a6 <HAL_SPI_TransmitReceive+0x3d2>
 80039a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d107      	bne.n	80039b6 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 80039a6:	2303      	movs	r3, #3
 80039a8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	2201      	movs	r2, #1
 80039b0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 80039b4:	e026      	b.n	8003a04 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80039ba:	b29b      	uxth	r3, r3
 80039bc:	2b00      	cmp	r3, #0
 80039be:	f47f af57 	bne.w	8003870 <HAL_SPI_TransmitReceive+0x29c>
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80039c8:	b29b      	uxth	r3, r3
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	f47f af50 	bne.w	8003870 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80039d0:	69fa      	ldr	r2, [r7, #28]
 80039d2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80039d4:	68f8      	ldr	r0, [r7, #12]
 80039d6:	f000 f93d 	bl	8003c54 <SPI_EndRxTxTransaction>
 80039da:	4603      	mov	r3, r0
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d005      	beq.n	80039ec <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 80039e0:	2301      	movs	r3, #1
 80039e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	2220      	movs	r2, #32
 80039ea:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d003      	beq.n	80039fc <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 80039f4:	2301      	movs	r3, #1
 80039f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80039fa:	e003      	b.n	8003a04 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	2201      	movs	r2, #1
 8003a00:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	2200      	movs	r2, #0
 8003a08:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8003a0c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	3728      	adds	r7, #40	@ 0x28
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bd80      	pop	{r7, pc}

08003a18 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b088      	sub	sp, #32
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	60f8      	str	r0, [r7, #12]
 8003a20:	60b9      	str	r1, [r7, #8]
 8003a22:	603b      	str	r3, [r7, #0]
 8003a24:	4613      	mov	r3, r2
 8003a26:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003a28:	f7fe fa50 	bl	8001ecc <HAL_GetTick>
 8003a2c:	4602      	mov	r2, r0
 8003a2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a30:	1a9b      	subs	r3, r3, r2
 8003a32:	683a      	ldr	r2, [r7, #0]
 8003a34:	4413      	add	r3, r2
 8003a36:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003a38:	f7fe fa48 	bl	8001ecc <HAL_GetTick>
 8003a3c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003a3e:	4b39      	ldr	r3, [pc, #228]	@ (8003b24 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	015b      	lsls	r3, r3, #5
 8003a44:	0d1b      	lsrs	r3, r3, #20
 8003a46:	69fa      	ldr	r2, [r7, #28]
 8003a48:	fb02 f303 	mul.w	r3, r2, r3
 8003a4c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003a4e:	e054      	b.n	8003afa <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003a50:	683b      	ldr	r3, [r7, #0]
 8003a52:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003a56:	d050      	beq.n	8003afa <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003a58:	f7fe fa38 	bl	8001ecc <HAL_GetTick>
 8003a5c:	4602      	mov	r2, r0
 8003a5e:	69bb      	ldr	r3, [r7, #24]
 8003a60:	1ad3      	subs	r3, r2, r3
 8003a62:	69fa      	ldr	r2, [r7, #28]
 8003a64:	429a      	cmp	r2, r3
 8003a66:	d902      	bls.n	8003a6e <SPI_WaitFlagStateUntilTimeout+0x56>
 8003a68:	69fb      	ldr	r3, [r7, #28]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d13d      	bne.n	8003aea <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	685a      	ldr	r2, [r3, #4]
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003a7c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	685b      	ldr	r3, [r3, #4]
 8003a82:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003a86:	d111      	bne.n	8003aac <SPI_WaitFlagStateUntilTimeout+0x94>
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	689b      	ldr	r3, [r3, #8]
 8003a8c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a90:	d004      	beq.n	8003a9c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	689b      	ldr	r3, [r3, #8]
 8003a96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a9a:	d107      	bne.n	8003aac <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	681a      	ldr	r2, [r3, #0]
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003aaa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ab0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003ab4:	d10f      	bne.n	8003ad6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	681a      	ldr	r2, [r3, #0]
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003ac4:	601a      	str	r2, [r3, #0]
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	681a      	ldr	r2, [r3, #0]
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003ad4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	2201      	movs	r2, #1
 8003ada:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003ae6:	2303      	movs	r3, #3
 8003ae8:	e017      	b.n	8003b1a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003aea:	697b      	ldr	r3, [r7, #20]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d101      	bne.n	8003af4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003af0:	2300      	movs	r3, #0
 8003af2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003af4:	697b      	ldr	r3, [r7, #20]
 8003af6:	3b01      	subs	r3, #1
 8003af8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	689a      	ldr	r2, [r3, #8]
 8003b00:	68bb      	ldr	r3, [r7, #8]
 8003b02:	4013      	ands	r3, r2
 8003b04:	68ba      	ldr	r2, [r7, #8]
 8003b06:	429a      	cmp	r2, r3
 8003b08:	bf0c      	ite	eq
 8003b0a:	2301      	moveq	r3, #1
 8003b0c:	2300      	movne	r3, #0
 8003b0e:	b2db      	uxtb	r3, r3
 8003b10:	461a      	mov	r2, r3
 8003b12:	79fb      	ldrb	r3, [r7, #7]
 8003b14:	429a      	cmp	r2, r3
 8003b16:	d19b      	bne.n	8003a50 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003b18:	2300      	movs	r3, #0
}
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	3720      	adds	r7, #32
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	bd80      	pop	{r7, pc}
 8003b22:	bf00      	nop
 8003b24:	20000158 	.word	0x20000158

08003b28 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b08a      	sub	sp, #40	@ 0x28
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	60f8      	str	r0, [r7, #12]
 8003b30:	60b9      	str	r1, [r7, #8]
 8003b32:	607a      	str	r2, [r7, #4]
 8003b34:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003b36:	2300      	movs	r3, #0
 8003b38:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003b3a:	f7fe f9c7 	bl	8001ecc <HAL_GetTick>
 8003b3e:	4602      	mov	r2, r0
 8003b40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b42:	1a9b      	subs	r3, r3, r2
 8003b44:	683a      	ldr	r2, [r7, #0]
 8003b46:	4413      	add	r3, r2
 8003b48:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8003b4a:	f7fe f9bf 	bl	8001ecc <HAL_GetTick>
 8003b4e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	330c      	adds	r3, #12
 8003b56:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003b58:	4b3d      	ldr	r3, [pc, #244]	@ (8003c50 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003b5a:	681a      	ldr	r2, [r3, #0]
 8003b5c:	4613      	mov	r3, r2
 8003b5e:	009b      	lsls	r3, r3, #2
 8003b60:	4413      	add	r3, r2
 8003b62:	00da      	lsls	r2, r3, #3
 8003b64:	1ad3      	subs	r3, r2, r3
 8003b66:	0d1b      	lsrs	r3, r3, #20
 8003b68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b6a:	fb02 f303 	mul.w	r3, r2, r3
 8003b6e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003b70:	e060      	b.n	8003c34 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003b72:	68bb      	ldr	r3, [r7, #8]
 8003b74:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003b78:	d107      	bne.n	8003b8a <SPI_WaitFifoStateUntilTimeout+0x62>
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d104      	bne.n	8003b8a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003b80:	69fb      	ldr	r3, [r7, #28]
 8003b82:	781b      	ldrb	r3, [r3, #0]
 8003b84:	b2db      	uxtb	r3, r3
 8003b86:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003b88:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003b90:	d050      	beq.n	8003c34 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003b92:	f7fe f99b 	bl	8001ecc <HAL_GetTick>
 8003b96:	4602      	mov	r2, r0
 8003b98:	6a3b      	ldr	r3, [r7, #32]
 8003b9a:	1ad3      	subs	r3, r2, r3
 8003b9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b9e:	429a      	cmp	r2, r3
 8003ba0:	d902      	bls.n	8003ba8 <SPI_WaitFifoStateUntilTimeout+0x80>
 8003ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d13d      	bne.n	8003c24 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	685a      	ldr	r2, [r3, #4]
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003bb6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003bc0:	d111      	bne.n	8003be6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	689b      	ldr	r3, [r3, #8]
 8003bc6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003bca:	d004      	beq.n	8003bd6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	689b      	ldr	r3, [r3, #8]
 8003bd0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003bd4:	d107      	bne.n	8003be6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	681a      	ldr	r2, [r3, #0]
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003be4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003bee:	d10f      	bne.n	8003c10 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	681a      	ldr	r2, [r3, #0]
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003bfe:	601a      	str	r2, [r3, #0]
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	681a      	ldr	r2, [r3, #0]
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003c0e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	2201      	movs	r2, #1
 8003c14:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003c20:	2303      	movs	r3, #3
 8003c22:	e010      	b.n	8003c46 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003c24:	69bb      	ldr	r3, [r7, #24]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d101      	bne.n	8003c2e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8003c2e:	69bb      	ldr	r3, [r7, #24]
 8003c30:	3b01      	subs	r3, #1
 8003c32:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	689a      	ldr	r2, [r3, #8]
 8003c3a:	68bb      	ldr	r3, [r7, #8]
 8003c3c:	4013      	ands	r3, r2
 8003c3e:	687a      	ldr	r2, [r7, #4]
 8003c40:	429a      	cmp	r2, r3
 8003c42:	d196      	bne.n	8003b72 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003c44:	2300      	movs	r3, #0
}
 8003c46:	4618      	mov	r0, r3
 8003c48:	3728      	adds	r7, #40	@ 0x28
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	bd80      	pop	{r7, pc}
 8003c4e:	bf00      	nop
 8003c50:	20000158 	.word	0x20000158

08003c54 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b086      	sub	sp, #24
 8003c58:	af02      	add	r7, sp, #8
 8003c5a:	60f8      	str	r0, [r7, #12]
 8003c5c:	60b9      	str	r1, [r7, #8]
 8003c5e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	9300      	str	r3, [sp, #0]
 8003c64:	68bb      	ldr	r3, [r7, #8]
 8003c66:	2200      	movs	r2, #0
 8003c68:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8003c6c:	68f8      	ldr	r0, [r7, #12]
 8003c6e:	f7ff ff5b 	bl	8003b28 <SPI_WaitFifoStateUntilTimeout>
 8003c72:	4603      	mov	r3, r0
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d007      	beq.n	8003c88 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c7c:	f043 0220 	orr.w	r2, r3, #32
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003c84:	2303      	movs	r3, #3
 8003c86:	e027      	b.n	8003cd8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	9300      	str	r3, [sp, #0]
 8003c8c:	68bb      	ldr	r3, [r7, #8]
 8003c8e:	2200      	movs	r2, #0
 8003c90:	2180      	movs	r1, #128	@ 0x80
 8003c92:	68f8      	ldr	r0, [r7, #12]
 8003c94:	f7ff fec0 	bl	8003a18 <SPI_WaitFlagStateUntilTimeout>
 8003c98:	4603      	mov	r3, r0
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d007      	beq.n	8003cae <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ca2:	f043 0220 	orr.w	r2, r3, #32
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003caa:	2303      	movs	r3, #3
 8003cac:	e014      	b.n	8003cd8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	9300      	str	r3, [sp, #0]
 8003cb2:	68bb      	ldr	r3, [r7, #8]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8003cba:	68f8      	ldr	r0, [r7, #12]
 8003cbc:	f7ff ff34 	bl	8003b28 <SPI_WaitFifoStateUntilTimeout>
 8003cc0:	4603      	mov	r3, r0
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d007      	beq.n	8003cd6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003cca:	f043 0220 	orr.w	r2, r3, #32
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003cd2:	2303      	movs	r3, #3
 8003cd4:	e000      	b.n	8003cd8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003cd6:	2300      	movs	r3, #0
}
 8003cd8:	4618      	mov	r0, r3
 8003cda:	3710      	adds	r7, #16
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	bd80      	pop	{r7, pc}

08003ce0 <malloc>:
 8003ce0:	4b02      	ldr	r3, [pc, #8]	@ (8003cec <malloc+0xc>)
 8003ce2:	4601      	mov	r1, r0
 8003ce4:	6818      	ldr	r0, [r3, #0]
 8003ce6:	f000 b82d 	b.w	8003d44 <_malloc_r>
 8003cea:	bf00      	nop
 8003cec:	20000170 	.word	0x20000170

08003cf0 <free>:
 8003cf0:	4b02      	ldr	r3, [pc, #8]	@ (8003cfc <free+0xc>)
 8003cf2:	4601      	mov	r1, r0
 8003cf4:	6818      	ldr	r0, [r3, #0]
 8003cf6:	f000 ba37 	b.w	8004168 <_free_r>
 8003cfa:	bf00      	nop
 8003cfc:	20000170 	.word	0x20000170

08003d00 <sbrk_aligned>:
 8003d00:	b570      	push	{r4, r5, r6, lr}
 8003d02:	4e0f      	ldr	r6, [pc, #60]	@ (8003d40 <sbrk_aligned+0x40>)
 8003d04:	460c      	mov	r4, r1
 8003d06:	6831      	ldr	r1, [r6, #0]
 8003d08:	4605      	mov	r5, r0
 8003d0a:	b911      	cbnz	r1, 8003d12 <sbrk_aligned+0x12>
 8003d0c:	f000 f9e0 	bl	80040d0 <_sbrk_r>
 8003d10:	6030      	str	r0, [r6, #0]
 8003d12:	4621      	mov	r1, r4
 8003d14:	4628      	mov	r0, r5
 8003d16:	f000 f9db 	bl	80040d0 <_sbrk_r>
 8003d1a:	1c43      	adds	r3, r0, #1
 8003d1c:	d103      	bne.n	8003d26 <sbrk_aligned+0x26>
 8003d1e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8003d22:	4620      	mov	r0, r4
 8003d24:	bd70      	pop	{r4, r5, r6, pc}
 8003d26:	1cc4      	adds	r4, r0, #3
 8003d28:	f024 0403 	bic.w	r4, r4, #3
 8003d2c:	42a0      	cmp	r0, r4
 8003d2e:	d0f8      	beq.n	8003d22 <sbrk_aligned+0x22>
 8003d30:	1a21      	subs	r1, r4, r0
 8003d32:	4628      	mov	r0, r5
 8003d34:	f000 f9cc 	bl	80040d0 <_sbrk_r>
 8003d38:	3001      	adds	r0, #1
 8003d3a:	d1f2      	bne.n	8003d22 <sbrk_aligned+0x22>
 8003d3c:	e7ef      	b.n	8003d1e <sbrk_aligned+0x1e>
 8003d3e:	bf00      	nop
 8003d40:	20000378 	.word	0x20000378

08003d44 <_malloc_r>:
 8003d44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003d48:	1ccd      	adds	r5, r1, #3
 8003d4a:	f025 0503 	bic.w	r5, r5, #3
 8003d4e:	3508      	adds	r5, #8
 8003d50:	2d0c      	cmp	r5, #12
 8003d52:	bf38      	it	cc
 8003d54:	250c      	movcc	r5, #12
 8003d56:	2d00      	cmp	r5, #0
 8003d58:	4606      	mov	r6, r0
 8003d5a:	db01      	blt.n	8003d60 <_malloc_r+0x1c>
 8003d5c:	42a9      	cmp	r1, r5
 8003d5e:	d904      	bls.n	8003d6a <_malloc_r+0x26>
 8003d60:	230c      	movs	r3, #12
 8003d62:	6033      	str	r3, [r6, #0]
 8003d64:	2000      	movs	r0, #0
 8003d66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003d6a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003e40 <_malloc_r+0xfc>
 8003d6e:	f000 f869 	bl	8003e44 <__malloc_lock>
 8003d72:	f8d8 3000 	ldr.w	r3, [r8]
 8003d76:	461c      	mov	r4, r3
 8003d78:	bb44      	cbnz	r4, 8003dcc <_malloc_r+0x88>
 8003d7a:	4629      	mov	r1, r5
 8003d7c:	4630      	mov	r0, r6
 8003d7e:	f7ff ffbf 	bl	8003d00 <sbrk_aligned>
 8003d82:	1c43      	adds	r3, r0, #1
 8003d84:	4604      	mov	r4, r0
 8003d86:	d158      	bne.n	8003e3a <_malloc_r+0xf6>
 8003d88:	f8d8 4000 	ldr.w	r4, [r8]
 8003d8c:	4627      	mov	r7, r4
 8003d8e:	2f00      	cmp	r7, #0
 8003d90:	d143      	bne.n	8003e1a <_malloc_r+0xd6>
 8003d92:	2c00      	cmp	r4, #0
 8003d94:	d04b      	beq.n	8003e2e <_malloc_r+0xea>
 8003d96:	6823      	ldr	r3, [r4, #0]
 8003d98:	4639      	mov	r1, r7
 8003d9a:	4630      	mov	r0, r6
 8003d9c:	eb04 0903 	add.w	r9, r4, r3
 8003da0:	f000 f996 	bl	80040d0 <_sbrk_r>
 8003da4:	4581      	cmp	r9, r0
 8003da6:	d142      	bne.n	8003e2e <_malloc_r+0xea>
 8003da8:	6821      	ldr	r1, [r4, #0]
 8003daa:	1a6d      	subs	r5, r5, r1
 8003dac:	4629      	mov	r1, r5
 8003dae:	4630      	mov	r0, r6
 8003db0:	f7ff ffa6 	bl	8003d00 <sbrk_aligned>
 8003db4:	3001      	adds	r0, #1
 8003db6:	d03a      	beq.n	8003e2e <_malloc_r+0xea>
 8003db8:	6823      	ldr	r3, [r4, #0]
 8003dba:	442b      	add	r3, r5
 8003dbc:	6023      	str	r3, [r4, #0]
 8003dbe:	f8d8 3000 	ldr.w	r3, [r8]
 8003dc2:	685a      	ldr	r2, [r3, #4]
 8003dc4:	bb62      	cbnz	r2, 8003e20 <_malloc_r+0xdc>
 8003dc6:	f8c8 7000 	str.w	r7, [r8]
 8003dca:	e00f      	b.n	8003dec <_malloc_r+0xa8>
 8003dcc:	6822      	ldr	r2, [r4, #0]
 8003dce:	1b52      	subs	r2, r2, r5
 8003dd0:	d420      	bmi.n	8003e14 <_malloc_r+0xd0>
 8003dd2:	2a0b      	cmp	r2, #11
 8003dd4:	d917      	bls.n	8003e06 <_malloc_r+0xc2>
 8003dd6:	1961      	adds	r1, r4, r5
 8003dd8:	42a3      	cmp	r3, r4
 8003dda:	6025      	str	r5, [r4, #0]
 8003ddc:	bf18      	it	ne
 8003dde:	6059      	strne	r1, [r3, #4]
 8003de0:	6863      	ldr	r3, [r4, #4]
 8003de2:	bf08      	it	eq
 8003de4:	f8c8 1000 	streq.w	r1, [r8]
 8003de8:	5162      	str	r2, [r4, r5]
 8003dea:	604b      	str	r3, [r1, #4]
 8003dec:	4630      	mov	r0, r6
 8003dee:	f000 f82f 	bl	8003e50 <__malloc_unlock>
 8003df2:	f104 000b 	add.w	r0, r4, #11
 8003df6:	1d23      	adds	r3, r4, #4
 8003df8:	f020 0007 	bic.w	r0, r0, #7
 8003dfc:	1ac2      	subs	r2, r0, r3
 8003dfe:	bf1c      	itt	ne
 8003e00:	1a1b      	subne	r3, r3, r0
 8003e02:	50a3      	strne	r3, [r4, r2]
 8003e04:	e7af      	b.n	8003d66 <_malloc_r+0x22>
 8003e06:	6862      	ldr	r2, [r4, #4]
 8003e08:	42a3      	cmp	r3, r4
 8003e0a:	bf0c      	ite	eq
 8003e0c:	f8c8 2000 	streq.w	r2, [r8]
 8003e10:	605a      	strne	r2, [r3, #4]
 8003e12:	e7eb      	b.n	8003dec <_malloc_r+0xa8>
 8003e14:	4623      	mov	r3, r4
 8003e16:	6864      	ldr	r4, [r4, #4]
 8003e18:	e7ae      	b.n	8003d78 <_malloc_r+0x34>
 8003e1a:	463c      	mov	r4, r7
 8003e1c:	687f      	ldr	r7, [r7, #4]
 8003e1e:	e7b6      	b.n	8003d8e <_malloc_r+0x4a>
 8003e20:	461a      	mov	r2, r3
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	42a3      	cmp	r3, r4
 8003e26:	d1fb      	bne.n	8003e20 <_malloc_r+0xdc>
 8003e28:	2300      	movs	r3, #0
 8003e2a:	6053      	str	r3, [r2, #4]
 8003e2c:	e7de      	b.n	8003dec <_malloc_r+0xa8>
 8003e2e:	230c      	movs	r3, #12
 8003e30:	6033      	str	r3, [r6, #0]
 8003e32:	4630      	mov	r0, r6
 8003e34:	f000 f80c 	bl	8003e50 <__malloc_unlock>
 8003e38:	e794      	b.n	8003d64 <_malloc_r+0x20>
 8003e3a:	6005      	str	r5, [r0, #0]
 8003e3c:	e7d6      	b.n	8003dec <_malloc_r+0xa8>
 8003e3e:	bf00      	nop
 8003e40:	2000037c 	.word	0x2000037c

08003e44 <__malloc_lock>:
 8003e44:	4801      	ldr	r0, [pc, #4]	@ (8003e4c <__malloc_lock+0x8>)
 8003e46:	f000 b97e 	b.w	8004146 <__retarget_lock_acquire_recursive>
 8003e4a:	bf00      	nop
 8003e4c:	200004bc 	.word	0x200004bc

08003e50 <__malloc_unlock>:
 8003e50:	4801      	ldr	r0, [pc, #4]	@ (8003e58 <__malloc_unlock+0x8>)
 8003e52:	f000 b979 	b.w	8004148 <__retarget_lock_release_recursive>
 8003e56:	bf00      	nop
 8003e58:	200004bc 	.word	0x200004bc

08003e5c <std>:
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	b510      	push	{r4, lr}
 8003e60:	4604      	mov	r4, r0
 8003e62:	e9c0 3300 	strd	r3, r3, [r0]
 8003e66:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003e6a:	6083      	str	r3, [r0, #8]
 8003e6c:	8181      	strh	r1, [r0, #12]
 8003e6e:	6643      	str	r3, [r0, #100]	@ 0x64
 8003e70:	81c2      	strh	r2, [r0, #14]
 8003e72:	6183      	str	r3, [r0, #24]
 8003e74:	4619      	mov	r1, r3
 8003e76:	2208      	movs	r2, #8
 8003e78:	305c      	adds	r0, #92	@ 0x5c
 8003e7a:	f000 f921 	bl	80040c0 <memset>
 8003e7e:	4b0d      	ldr	r3, [pc, #52]	@ (8003eb4 <std+0x58>)
 8003e80:	6263      	str	r3, [r4, #36]	@ 0x24
 8003e82:	4b0d      	ldr	r3, [pc, #52]	@ (8003eb8 <std+0x5c>)
 8003e84:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003e86:	4b0d      	ldr	r3, [pc, #52]	@ (8003ebc <std+0x60>)
 8003e88:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003e8a:	4b0d      	ldr	r3, [pc, #52]	@ (8003ec0 <std+0x64>)
 8003e8c:	6323      	str	r3, [r4, #48]	@ 0x30
 8003e8e:	4b0d      	ldr	r3, [pc, #52]	@ (8003ec4 <std+0x68>)
 8003e90:	6224      	str	r4, [r4, #32]
 8003e92:	429c      	cmp	r4, r3
 8003e94:	d006      	beq.n	8003ea4 <std+0x48>
 8003e96:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003e9a:	4294      	cmp	r4, r2
 8003e9c:	d002      	beq.n	8003ea4 <std+0x48>
 8003e9e:	33d0      	adds	r3, #208	@ 0xd0
 8003ea0:	429c      	cmp	r4, r3
 8003ea2:	d105      	bne.n	8003eb0 <std+0x54>
 8003ea4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003ea8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003eac:	f000 b94a 	b.w	8004144 <__retarget_lock_init_recursive>
 8003eb0:	bd10      	pop	{r4, pc}
 8003eb2:	bf00      	nop
 8003eb4:	080048f5 	.word	0x080048f5
 8003eb8:	08004917 	.word	0x08004917
 8003ebc:	0800494f 	.word	0x0800494f
 8003ec0:	08004973 	.word	0x08004973
 8003ec4:	20000380 	.word	0x20000380

08003ec8 <stdio_exit_handler>:
 8003ec8:	4a02      	ldr	r2, [pc, #8]	@ (8003ed4 <stdio_exit_handler+0xc>)
 8003eca:	4903      	ldr	r1, [pc, #12]	@ (8003ed8 <stdio_exit_handler+0x10>)
 8003ecc:	4803      	ldr	r0, [pc, #12]	@ (8003edc <stdio_exit_handler+0x14>)
 8003ece:	f000 b869 	b.w	8003fa4 <_fwalk_sglue>
 8003ed2:	bf00      	nop
 8003ed4:	20000164 	.word	0x20000164
 8003ed8:	080048a5 	.word	0x080048a5
 8003edc:	20000174 	.word	0x20000174

08003ee0 <cleanup_stdio>:
 8003ee0:	6841      	ldr	r1, [r0, #4]
 8003ee2:	4b0c      	ldr	r3, [pc, #48]	@ (8003f14 <cleanup_stdio+0x34>)
 8003ee4:	4299      	cmp	r1, r3
 8003ee6:	b510      	push	{r4, lr}
 8003ee8:	4604      	mov	r4, r0
 8003eea:	d001      	beq.n	8003ef0 <cleanup_stdio+0x10>
 8003eec:	f000 fcda 	bl	80048a4 <_fflush_r>
 8003ef0:	68a1      	ldr	r1, [r4, #8]
 8003ef2:	4b09      	ldr	r3, [pc, #36]	@ (8003f18 <cleanup_stdio+0x38>)
 8003ef4:	4299      	cmp	r1, r3
 8003ef6:	d002      	beq.n	8003efe <cleanup_stdio+0x1e>
 8003ef8:	4620      	mov	r0, r4
 8003efa:	f000 fcd3 	bl	80048a4 <_fflush_r>
 8003efe:	68e1      	ldr	r1, [r4, #12]
 8003f00:	4b06      	ldr	r3, [pc, #24]	@ (8003f1c <cleanup_stdio+0x3c>)
 8003f02:	4299      	cmp	r1, r3
 8003f04:	d004      	beq.n	8003f10 <cleanup_stdio+0x30>
 8003f06:	4620      	mov	r0, r4
 8003f08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f0c:	f000 bcca 	b.w	80048a4 <_fflush_r>
 8003f10:	bd10      	pop	{r4, pc}
 8003f12:	bf00      	nop
 8003f14:	20000380 	.word	0x20000380
 8003f18:	200003e8 	.word	0x200003e8
 8003f1c:	20000450 	.word	0x20000450

08003f20 <global_stdio_init.part.0>:
 8003f20:	b510      	push	{r4, lr}
 8003f22:	4b0b      	ldr	r3, [pc, #44]	@ (8003f50 <global_stdio_init.part.0+0x30>)
 8003f24:	4c0b      	ldr	r4, [pc, #44]	@ (8003f54 <global_stdio_init.part.0+0x34>)
 8003f26:	4a0c      	ldr	r2, [pc, #48]	@ (8003f58 <global_stdio_init.part.0+0x38>)
 8003f28:	601a      	str	r2, [r3, #0]
 8003f2a:	4620      	mov	r0, r4
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	2104      	movs	r1, #4
 8003f30:	f7ff ff94 	bl	8003e5c <std>
 8003f34:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003f38:	2201      	movs	r2, #1
 8003f3a:	2109      	movs	r1, #9
 8003f3c:	f7ff ff8e 	bl	8003e5c <std>
 8003f40:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003f44:	2202      	movs	r2, #2
 8003f46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f4a:	2112      	movs	r1, #18
 8003f4c:	f7ff bf86 	b.w	8003e5c <std>
 8003f50:	200004b8 	.word	0x200004b8
 8003f54:	20000380 	.word	0x20000380
 8003f58:	08003ec9 	.word	0x08003ec9

08003f5c <__sfp_lock_acquire>:
 8003f5c:	4801      	ldr	r0, [pc, #4]	@ (8003f64 <__sfp_lock_acquire+0x8>)
 8003f5e:	f000 b8f2 	b.w	8004146 <__retarget_lock_acquire_recursive>
 8003f62:	bf00      	nop
 8003f64:	200004bd 	.word	0x200004bd

08003f68 <__sfp_lock_release>:
 8003f68:	4801      	ldr	r0, [pc, #4]	@ (8003f70 <__sfp_lock_release+0x8>)
 8003f6a:	f000 b8ed 	b.w	8004148 <__retarget_lock_release_recursive>
 8003f6e:	bf00      	nop
 8003f70:	200004bd 	.word	0x200004bd

08003f74 <__sinit>:
 8003f74:	b510      	push	{r4, lr}
 8003f76:	4604      	mov	r4, r0
 8003f78:	f7ff fff0 	bl	8003f5c <__sfp_lock_acquire>
 8003f7c:	6a23      	ldr	r3, [r4, #32]
 8003f7e:	b11b      	cbz	r3, 8003f88 <__sinit+0x14>
 8003f80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f84:	f7ff bff0 	b.w	8003f68 <__sfp_lock_release>
 8003f88:	4b04      	ldr	r3, [pc, #16]	@ (8003f9c <__sinit+0x28>)
 8003f8a:	6223      	str	r3, [r4, #32]
 8003f8c:	4b04      	ldr	r3, [pc, #16]	@ (8003fa0 <__sinit+0x2c>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d1f5      	bne.n	8003f80 <__sinit+0xc>
 8003f94:	f7ff ffc4 	bl	8003f20 <global_stdio_init.part.0>
 8003f98:	e7f2      	b.n	8003f80 <__sinit+0xc>
 8003f9a:	bf00      	nop
 8003f9c:	08003ee1 	.word	0x08003ee1
 8003fa0:	200004b8 	.word	0x200004b8

08003fa4 <_fwalk_sglue>:
 8003fa4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003fa8:	4607      	mov	r7, r0
 8003faa:	4688      	mov	r8, r1
 8003fac:	4614      	mov	r4, r2
 8003fae:	2600      	movs	r6, #0
 8003fb0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003fb4:	f1b9 0901 	subs.w	r9, r9, #1
 8003fb8:	d505      	bpl.n	8003fc6 <_fwalk_sglue+0x22>
 8003fba:	6824      	ldr	r4, [r4, #0]
 8003fbc:	2c00      	cmp	r4, #0
 8003fbe:	d1f7      	bne.n	8003fb0 <_fwalk_sglue+0xc>
 8003fc0:	4630      	mov	r0, r6
 8003fc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003fc6:	89ab      	ldrh	r3, [r5, #12]
 8003fc8:	2b01      	cmp	r3, #1
 8003fca:	d907      	bls.n	8003fdc <_fwalk_sglue+0x38>
 8003fcc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003fd0:	3301      	adds	r3, #1
 8003fd2:	d003      	beq.n	8003fdc <_fwalk_sglue+0x38>
 8003fd4:	4629      	mov	r1, r5
 8003fd6:	4638      	mov	r0, r7
 8003fd8:	47c0      	blx	r8
 8003fda:	4306      	orrs	r6, r0
 8003fdc:	3568      	adds	r5, #104	@ 0x68
 8003fde:	e7e9      	b.n	8003fb4 <_fwalk_sglue+0x10>

08003fe0 <iprintf>:
 8003fe0:	b40f      	push	{r0, r1, r2, r3}
 8003fe2:	b507      	push	{r0, r1, r2, lr}
 8003fe4:	4906      	ldr	r1, [pc, #24]	@ (8004000 <iprintf+0x20>)
 8003fe6:	ab04      	add	r3, sp, #16
 8003fe8:	6808      	ldr	r0, [r1, #0]
 8003fea:	f853 2b04 	ldr.w	r2, [r3], #4
 8003fee:	6881      	ldr	r1, [r0, #8]
 8003ff0:	9301      	str	r3, [sp, #4]
 8003ff2:	f000 f92d 	bl	8004250 <_vfiprintf_r>
 8003ff6:	b003      	add	sp, #12
 8003ff8:	f85d eb04 	ldr.w	lr, [sp], #4
 8003ffc:	b004      	add	sp, #16
 8003ffe:	4770      	bx	lr
 8004000:	20000170 	.word	0x20000170

08004004 <_puts_r>:
 8004004:	6a03      	ldr	r3, [r0, #32]
 8004006:	b570      	push	{r4, r5, r6, lr}
 8004008:	6884      	ldr	r4, [r0, #8]
 800400a:	4605      	mov	r5, r0
 800400c:	460e      	mov	r6, r1
 800400e:	b90b      	cbnz	r3, 8004014 <_puts_r+0x10>
 8004010:	f7ff ffb0 	bl	8003f74 <__sinit>
 8004014:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004016:	07db      	lsls	r3, r3, #31
 8004018:	d405      	bmi.n	8004026 <_puts_r+0x22>
 800401a:	89a3      	ldrh	r3, [r4, #12]
 800401c:	0598      	lsls	r0, r3, #22
 800401e:	d402      	bmi.n	8004026 <_puts_r+0x22>
 8004020:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004022:	f000 f890 	bl	8004146 <__retarget_lock_acquire_recursive>
 8004026:	89a3      	ldrh	r3, [r4, #12]
 8004028:	0719      	lsls	r1, r3, #28
 800402a:	d502      	bpl.n	8004032 <_puts_r+0x2e>
 800402c:	6923      	ldr	r3, [r4, #16]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d135      	bne.n	800409e <_puts_r+0x9a>
 8004032:	4621      	mov	r1, r4
 8004034:	4628      	mov	r0, r5
 8004036:	f000 fcdf 	bl	80049f8 <__swsetup_r>
 800403a:	b380      	cbz	r0, 800409e <_puts_r+0x9a>
 800403c:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8004040:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004042:	07da      	lsls	r2, r3, #31
 8004044:	d405      	bmi.n	8004052 <_puts_r+0x4e>
 8004046:	89a3      	ldrh	r3, [r4, #12]
 8004048:	059b      	lsls	r3, r3, #22
 800404a:	d402      	bmi.n	8004052 <_puts_r+0x4e>
 800404c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800404e:	f000 f87b 	bl	8004148 <__retarget_lock_release_recursive>
 8004052:	4628      	mov	r0, r5
 8004054:	bd70      	pop	{r4, r5, r6, pc}
 8004056:	2b00      	cmp	r3, #0
 8004058:	da04      	bge.n	8004064 <_puts_r+0x60>
 800405a:	69a2      	ldr	r2, [r4, #24]
 800405c:	429a      	cmp	r2, r3
 800405e:	dc17      	bgt.n	8004090 <_puts_r+0x8c>
 8004060:	290a      	cmp	r1, #10
 8004062:	d015      	beq.n	8004090 <_puts_r+0x8c>
 8004064:	6823      	ldr	r3, [r4, #0]
 8004066:	1c5a      	adds	r2, r3, #1
 8004068:	6022      	str	r2, [r4, #0]
 800406a:	7019      	strb	r1, [r3, #0]
 800406c:	68a3      	ldr	r3, [r4, #8]
 800406e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004072:	3b01      	subs	r3, #1
 8004074:	60a3      	str	r3, [r4, #8]
 8004076:	2900      	cmp	r1, #0
 8004078:	d1ed      	bne.n	8004056 <_puts_r+0x52>
 800407a:	2b00      	cmp	r3, #0
 800407c:	da11      	bge.n	80040a2 <_puts_r+0x9e>
 800407e:	4622      	mov	r2, r4
 8004080:	210a      	movs	r1, #10
 8004082:	4628      	mov	r0, r5
 8004084:	f000 fc79 	bl	800497a <__swbuf_r>
 8004088:	3001      	adds	r0, #1
 800408a:	d0d7      	beq.n	800403c <_puts_r+0x38>
 800408c:	250a      	movs	r5, #10
 800408e:	e7d7      	b.n	8004040 <_puts_r+0x3c>
 8004090:	4622      	mov	r2, r4
 8004092:	4628      	mov	r0, r5
 8004094:	f000 fc71 	bl	800497a <__swbuf_r>
 8004098:	3001      	adds	r0, #1
 800409a:	d1e7      	bne.n	800406c <_puts_r+0x68>
 800409c:	e7ce      	b.n	800403c <_puts_r+0x38>
 800409e:	3e01      	subs	r6, #1
 80040a0:	e7e4      	b.n	800406c <_puts_r+0x68>
 80040a2:	6823      	ldr	r3, [r4, #0]
 80040a4:	1c5a      	adds	r2, r3, #1
 80040a6:	6022      	str	r2, [r4, #0]
 80040a8:	220a      	movs	r2, #10
 80040aa:	701a      	strb	r2, [r3, #0]
 80040ac:	e7ee      	b.n	800408c <_puts_r+0x88>
	...

080040b0 <puts>:
 80040b0:	4b02      	ldr	r3, [pc, #8]	@ (80040bc <puts+0xc>)
 80040b2:	4601      	mov	r1, r0
 80040b4:	6818      	ldr	r0, [r3, #0]
 80040b6:	f7ff bfa5 	b.w	8004004 <_puts_r>
 80040ba:	bf00      	nop
 80040bc:	20000170 	.word	0x20000170

080040c0 <memset>:
 80040c0:	4402      	add	r2, r0
 80040c2:	4603      	mov	r3, r0
 80040c4:	4293      	cmp	r3, r2
 80040c6:	d100      	bne.n	80040ca <memset+0xa>
 80040c8:	4770      	bx	lr
 80040ca:	f803 1b01 	strb.w	r1, [r3], #1
 80040ce:	e7f9      	b.n	80040c4 <memset+0x4>

080040d0 <_sbrk_r>:
 80040d0:	b538      	push	{r3, r4, r5, lr}
 80040d2:	4d06      	ldr	r5, [pc, #24]	@ (80040ec <_sbrk_r+0x1c>)
 80040d4:	2300      	movs	r3, #0
 80040d6:	4604      	mov	r4, r0
 80040d8:	4608      	mov	r0, r1
 80040da:	602b      	str	r3, [r5, #0]
 80040dc:	f7fd fd24 	bl	8001b28 <_sbrk>
 80040e0:	1c43      	adds	r3, r0, #1
 80040e2:	d102      	bne.n	80040ea <_sbrk_r+0x1a>
 80040e4:	682b      	ldr	r3, [r5, #0]
 80040e6:	b103      	cbz	r3, 80040ea <_sbrk_r+0x1a>
 80040e8:	6023      	str	r3, [r4, #0]
 80040ea:	bd38      	pop	{r3, r4, r5, pc}
 80040ec:	200004c0 	.word	0x200004c0

080040f0 <__errno>:
 80040f0:	4b01      	ldr	r3, [pc, #4]	@ (80040f8 <__errno+0x8>)
 80040f2:	6818      	ldr	r0, [r3, #0]
 80040f4:	4770      	bx	lr
 80040f6:	bf00      	nop
 80040f8:	20000170 	.word	0x20000170

080040fc <__libc_init_array>:
 80040fc:	b570      	push	{r4, r5, r6, lr}
 80040fe:	4d0d      	ldr	r5, [pc, #52]	@ (8004134 <__libc_init_array+0x38>)
 8004100:	4c0d      	ldr	r4, [pc, #52]	@ (8004138 <__libc_init_array+0x3c>)
 8004102:	1b64      	subs	r4, r4, r5
 8004104:	10a4      	asrs	r4, r4, #2
 8004106:	2600      	movs	r6, #0
 8004108:	42a6      	cmp	r6, r4
 800410a:	d109      	bne.n	8004120 <__libc_init_array+0x24>
 800410c:	4d0b      	ldr	r5, [pc, #44]	@ (800413c <__libc_init_array+0x40>)
 800410e:	4c0c      	ldr	r4, [pc, #48]	@ (8004140 <__libc_init_array+0x44>)
 8004110:	f000 fd92 	bl	8004c38 <_init>
 8004114:	1b64      	subs	r4, r4, r5
 8004116:	10a4      	asrs	r4, r4, #2
 8004118:	2600      	movs	r6, #0
 800411a:	42a6      	cmp	r6, r4
 800411c:	d105      	bne.n	800412a <__libc_init_array+0x2e>
 800411e:	bd70      	pop	{r4, r5, r6, pc}
 8004120:	f855 3b04 	ldr.w	r3, [r5], #4
 8004124:	4798      	blx	r3
 8004126:	3601      	adds	r6, #1
 8004128:	e7ee      	b.n	8004108 <__libc_init_array+0xc>
 800412a:	f855 3b04 	ldr.w	r3, [r5], #4
 800412e:	4798      	blx	r3
 8004130:	3601      	adds	r6, #1
 8004132:	e7f2      	b.n	800411a <__libc_init_array+0x1e>
 8004134:	08004d04 	.word	0x08004d04
 8004138:	08004d04 	.word	0x08004d04
 800413c:	08004d04 	.word	0x08004d04
 8004140:	08004d08 	.word	0x08004d08

08004144 <__retarget_lock_init_recursive>:
 8004144:	4770      	bx	lr

08004146 <__retarget_lock_acquire_recursive>:
 8004146:	4770      	bx	lr

08004148 <__retarget_lock_release_recursive>:
 8004148:	4770      	bx	lr

0800414a <memcpy>:
 800414a:	440a      	add	r2, r1
 800414c:	4291      	cmp	r1, r2
 800414e:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8004152:	d100      	bne.n	8004156 <memcpy+0xc>
 8004154:	4770      	bx	lr
 8004156:	b510      	push	{r4, lr}
 8004158:	f811 4b01 	ldrb.w	r4, [r1], #1
 800415c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004160:	4291      	cmp	r1, r2
 8004162:	d1f9      	bne.n	8004158 <memcpy+0xe>
 8004164:	bd10      	pop	{r4, pc}
	...

08004168 <_free_r>:
 8004168:	b538      	push	{r3, r4, r5, lr}
 800416a:	4605      	mov	r5, r0
 800416c:	2900      	cmp	r1, #0
 800416e:	d041      	beq.n	80041f4 <_free_r+0x8c>
 8004170:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004174:	1f0c      	subs	r4, r1, #4
 8004176:	2b00      	cmp	r3, #0
 8004178:	bfb8      	it	lt
 800417a:	18e4      	addlt	r4, r4, r3
 800417c:	f7ff fe62 	bl	8003e44 <__malloc_lock>
 8004180:	4a1d      	ldr	r2, [pc, #116]	@ (80041f8 <_free_r+0x90>)
 8004182:	6813      	ldr	r3, [r2, #0]
 8004184:	b933      	cbnz	r3, 8004194 <_free_r+0x2c>
 8004186:	6063      	str	r3, [r4, #4]
 8004188:	6014      	str	r4, [r2, #0]
 800418a:	4628      	mov	r0, r5
 800418c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004190:	f7ff be5e 	b.w	8003e50 <__malloc_unlock>
 8004194:	42a3      	cmp	r3, r4
 8004196:	d908      	bls.n	80041aa <_free_r+0x42>
 8004198:	6820      	ldr	r0, [r4, #0]
 800419a:	1821      	adds	r1, r4, r0
 800419c:	428b      	cmp	r3, r1
 800419e:	bf01      	itttt	eq
 80041a0:	6819      	ldreq	r1, [r3, #0]
 80041a2:	685b      	ldreq	r3, [r3, #4]
 80041a4:	1809      	addeq	r1, r1, r0
 80041a6:	6021      	streq	r1, [r4, #0]
 80041a8:	e7ed      	b.n	8004186 <_free_r+0x1e>
 80041aa:	461a      	mov	r2, r3
 80041ac:	685b      	ldr	r3, [r3, #4]
 80041ae:	b10b      	cbz	r3, 80041b4 <_free_r+0x4c>
 80041b0:	42a3      	cmp	r3, r4
 80041b2:	d9fa      	bls.n	80041aa <_free_r+0x42>
 80041b4:	6811      	ldr	r1, [r2, #0]
 80041b6:	1850      	adds	r0, r2, r1
 80041b8:	42a0      	cmp	r0, r4
 80041ba:	d10b      	bne.n	80041d4 <_free_r+0x6c>
 80041bc:	6820      	ldr	r0, [r4, #0]
 80041be:	4401      	add	r1, r0
 80041c0:	1850      	adds	r0, r2, r1
 80041c2:	4283      	cmp	r3, r0
 80041c4:	6011      	str	r1, [r2, #0]
 80041c6:	d1e0      	bne.n	800418a <_free_r+0x22>
 80041c8:	6818      	ldr	r0, [r3, #0]
 80041ca:	685b      	ldr	r3, [r3, #4]
 80041cc:	6053      	str	r3, [r2, #4]
 80041ce:	4408      	add	r0, r1
 80041d0:	6010      	str	r0, [r2, #0]
 80041d2:	e7da      	b.n	800418a <_free_r+0x22>
 80041d4:	d902      	bls.n	80041dc <_free_r+0x74>
 80041d6:	230c      	movs	r3, #12
 80041d8:	602b      	str	r3, [r5, #0]
 80041da:	e7d6      	b.n	800418a <_free_r+0x22>
 80041dc:	6820      	ldr	r0, [r4, #0]
 80041de:	1821      	adds	r1, r4, r0
 80041e0:	428b      	cmp	r3, r1
 80041e2:	bf04      	itt	eq
 80041e4:	6819      	ldreq	r1, [r3, #0]
 80041e6:	685b      	ldreq	r3, [r3, #4]
 80041e8:	6063      	str	r3, [r4, #4]
 80041ea:	bf04      	itt	eq
 80041ec:	1809      	addeq	r1, r1, r0
 80041ee:	6021      	streq	r1, [r4, #0]
 80041f0:	6054      	str	r4, [r2, #4]
 80041f2:	e7ca      	b.n	800418a <_free_r+0x22>
 80041f4:	bd38      	pop	{r3, r4, r5, pc}
 80041f6:	bf00      	nop
 80041f8:	2000037c 	.word	0x2000037c

080041fc <__sfputc_r>:
 80041fc:	6893      	ldr	r3, [r2, #8]
 80041fe:	3b01      	subs	r3, #1
 8004200:	2b00      	cmp	r3, #0
 8004202:	b410      	push	{r4}
 8004204:	6093      	str	r3, [r2, #8]
 8004206:	da08      	bge.n	800421a <__sfputc_r+0x1e>
 8004208:	6994      	ldr	r4, [r2, #24]
 800420a:	42a3      	cmp	r3, r4
 800420c:	db01      	blt.n	8004212 <__sfputc_r+0x16>
 800420e:	290a      	cmp	r1, #10
 8004210:	d103      	bne.n	800421a <__sfputc_r+0x1e>
 8004212:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004216:	f000 bbb0 	b.w	800497a <__swbuf_r>
 800421a:	6813      	ldr	r3, [r2, #0]
 800421c:	1c58      	adds	r0, r3, #1
 800421e:	6010      	str	r0, [r2, #0]
 8004220:	7019      	strb	r1, [r3, #0]
 8004222:	4608      	mov	r0, r1
 8004224:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004228:	4770      	bx	lr

0800422a <__sfputs_r>:
 800422a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800422c:	4606      	mov	r6, r0
 800422e:	460f      	mov	r7, r1
 8004230:	4614      	mov	r4, r2
 8004232:	18d5      	adds	r5, r2, r3
 8004234:	42ac      	cmp	r4, r5
 8004236:	d101      	bne.n	800423c <__sfputs_r+0x12>
 8004238:	2000      	movs	r0, #0
 800423a:	e007      	b.n	800424c <__sfputs_r+0x22>
 800423c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004240:	463a      	mov	r2, r7
 8004242:	4630      	mov	r0, r6
 8004244:	f7ff ffda 	bl	80041fc <__sfputc_r>
 8004248:	1c43      	adds	r3, r0, #1
 800424a:	d1f3      	bne.n	8004234 <__sfputs_r+0xa>
 800424c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004250 <_vfiprintf_r>:
 8004250:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004254:	460d      	mov	r5, r1
 8004256:	b09d      	sub	sp, #116	@ 0x74
 8004258:	4614      	mov	r4, r2
 800425a:	4698      	mov	r8, r3
 800425c:	4606      	mov	r6, r0
 800425e:	b118      	cbz	r0, 8004268 <_vfiprintf_r+0x18>
 8004260:	6a03      	ldr	r3, [r0, #32]
 8004262:	b90b      	cbnz	r3, 8004268 <_vfiprintf_r+0x18>
 8004264:	f7ff fe86 	bl	8003f74 <__sinit>
 8004268:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800426a:	07d9      	lsls	r1, r3, #31
 800426c:	d405      	bmi.n	800427a <_vfiprintf_r+0x2a>
 800426e:	89ab      	ldrh	r3, [r5, #12]
 8004270:	059a      	lsls	r2, r3, #22
 8004272:	d402      	bmi.n	800427a <_vfiprintf_r+0x2a>
 8004274:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004276:	f7ff ff66 	bl	8004146 <__retarget_lock_acquire_recursive>
 800427a:	89ab      	ldrh	r3, [r5, #12]
 800427c:	071b      	lsls	r3, r3, #28
 800427e:	d501      	bpl.n	8004284 <_vfiprintf_r+0x34>
 8004280:	692b      	ldr	r3, [r5, #16]
 8004282:	b99b      	cbnz	r3, 80042ac <_vfiprintf_r+0x5c>
 8004284:	4629      	mov	r1, r5
 8004286:	4630      	mov	r0, r6
 8004288:	f000 fbb6 	bl	80049f8 <__swsetup_r>
 800428c:	b170      	cbz	r0, 80042ac <_vfiprintf_r+0x5c>
 800428e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004290:	07dc      	lsls	r4, r3, #31
 8004292:	d504      	bpl.n	800429e <_vfiprintf_r+0x4e>
 8004294:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004298:	b01d      	add	sp, #116	@ 0x74
 800429a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800429e:	89ab      	ldrh	r3, [r5, #12]
 80042a0:	0598      	lsls	r0, r3, #22
 80042a2:	d4f7      	bmi.n	8004294 <_vfiprintf_r+0x44>
 80042a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80042a6:	f7ff ff4f 	bl	8004148 <__retarget_lock_release_recursive>
 80042aa:	e7f3      	b.n	8004294 <_vfiprintf_r+0x44>
 80042ac:	2300      	movs	r3, #0
 80042ae:	9309      	str	r3, [sp, #36]	@ 0x24
 80042b0:	2320      	movs	r3, #32
 80042b2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80042b6:	f8cd 800c 	str.w	r8, [sp, #12]
 80042ba:	2330      	movs	r3, #48	@ 0x30
 80042bc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800446c <_vfiprintf_r+0x21c>
 80042c0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80042c4:	f04f 0901 	mov.w	r9, #1
 80042c8:	4623      	mov	r3, r4
 80042ca:	469a      	mov	sl, r3
 80042cc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80042d0:	b10a      	cbz	r2, 80042d6 <_vfiprintf_r+0x86>
 80042d2:	2a25      	cmp	r2, #37	@ 0x25
 80042d4:	d1f9      	bne.n	80042ca <_vfiprintf_r+0x7a>
 80042d6:	ebba 0b04 	subs.w	fp, sl, r4
 80042da:	d00b      	beq.n	80042f4 <_vfiprintf_r+0xa4>
 80042dc:	465b      	mov	r3, fp
 80042de:	4622      	mov	r2, r4
 80042e0:	4629      	mov	r1, r5
 80042e2:	4630      	mov	r0, r6
 80042e4:	f7ff ffa1 	bl	800422a <__sfputs_r>
 80042e8:	3001      	adds	r0, #1
 80042ea:	f000 80a7 	beq.w	800443c <_vfiprintf_r+0x1ec>
 80042ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80042f0:	445a      	add	r2, fp
 80042f2:	9209      	str	r2, [sp, #36]	@ 0x24
 80042f4:	f89a 3000 	ldrb.w	r3, [sl]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	f000 809f 	beq.w	800443c <_vfiprintf_r+0x1ec>
 80042fe:	2300      	movs	r3, #0
 8004300:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004304:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004308:	f10a 0a01 	add.w	sl, sl, #1
 800430c:	9304      	str	r3, [sp, #16]
 800430e:	9307      	str	r3, [sp, #28]
 8004310:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004314:	931a      	str	r3, [sp, #104]	@ 0x68
 8004316:	4654      	mov	r4, sl
 8004318:	2205      	movs	r2, #5
 800431a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800431e:	4853      	ldr	r0, [pc, #332]	@ (800446c <_vfiprintf_r+0x21c>)
 8004320:	f7fb ff56 	bl	80001d0 <memchr>
 8004324:	9a04      	ldr	r2, [sp, #16]
 8004326:	b9d8      	cbnz	r0, 8004360 <_vfiprintf_r+0x110>
 8004328:	06d1      	lsls	r1, r2, #27
 800432a:	bf44      	itt	mi
 800432c:	2320      	movmi	r3, #32
 800432e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004332:	0713      	lsls	r3, r2, #28
 8004334:	bf44      	itt	mi
 8004336:	232b      	movmi	r3, #43	@ 0x2b
 8004338:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800433c:	f89a 3000 	ldrb.w	r3, [sl]
 8004340:	2b2a      	cmp	r3, #42	@ 0x2a
 8004342:	d015      	beq.n	8004370 <_vfiprintf_r+0x120>
 8004344:	9a07      	ldr	r2, [sp, #28]
 8004346:	4654      	mov	r4, sl
 8004348:	2000      	movs	r0, #0
 800434a:	f04f 0c0a 	mov.w	ip, #10
 800434e:	4621      	mov	r1, r4
 8004350:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004354:	3b30      	subs	r3, #48	@ 0x30
 8004356:	2b09      	cmp	r3, #9
 8004358:	d94b      	bls.n	80043f2 <_vfiprintf_r+0x1a2>
 800435a:	b1b0      	cbz	r0, 800438a <_vfiprintf_r+0x13a>
 800435c:	9207      	str	r2, [sp, #28]
 800435e:	e014      	b.n	800438a <_vfiprintf_r+0x13a>
 8004360:	eba0 0308 	sub.w	r3, r0, r8
 8004364:	fa09 f303 	lsl.w	r3, r9, r3
 8004368:	4313      	orrs	r3, r2
 800436a:	9304      	str	r3, [sp, #16]
 800436c:	46a2      	mov	sl, r4
 800436e:	e7d2      	b.n	8004316 <_vfiprintf_r+0xc6>
 8004370:	9b03      	ldr	r3, [sp, #12]
 8004372:	1d19      	adds	r1, r3, #4
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	9103      	str	r1, [sp, #12]
 8004378:	2b00      	cmp	r3, #0
 800437a:	bfbb      	ittet	lt
 800437c:	425b      	neglt	r3, r3
 800437e:	f042 0202 	orrlt.w	r2, r2, #2
 8004382:	9307      	strge	r3, [sp, #28]
 8004384:	9307      	strlt	r3, [sp, #28]
 8004386:	bfb8      	it	lt
 8004388:	9204      	strlt	r2, [sp, #16]
 800438a:	7823      	ldrb	r3, [r4, #0]
 800438c:	2b2e      	cmp	r3, #46	@ 0x2e
 800438e:	d10a      	bne.n	80043a6 <_vfiprintf_r+0x156>
 8004390:	7863      	ldrb	r3, [r4, #1]
 8004392:	2b2a      	cmp	r3, #42	@ 0x2a
 8004394:	d132      	bne.n	80043fc <_vfiprintf_r+0x1ac>
 8004396:	9b03      	ldr	r3, [sp, #12]
 8004398:	1d1a      	adds	r2, r3, #4
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	9203      	str	r2, [sp, #12]
 800439e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80043a2:	3402      	adds	r4, #2
 80043a4:	9305      	str	r3, [sp, #20]
 80043a6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800447c <_vfiprintf_r+0x22c>
 80043aa:	7821      	ldrb	r1, [r4, #0]
 80043ac:	2203      	movs	r2, #3
 80043ae:	4650      	mov	r0, sl
 80043b0:	f7fb ff0e 	bl	80001d0 <memchr>
 80043b4:	b138      	cbz	r0, 80043c6 <_vfiprintf_r+0x176>
 80043b6:	9b04      	ldr	r3, [sp, #16]
 80043b8:	eba0 000a 	sub.w	r0, r0, sl
 80043bc:	2240      	movs	r2, #64	@ 0x40
 80043be:	4082      	lsls	r2, r0
 80043c0:	4313      	orrs	r3, r2
 80043c2:	3401      	adds	r4, #1
 80043c4:	9304      	str	r3, [sp, #16]
 80043c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80043ca:	4829      	ldr	r0, [pc, #164]	@ (8004470 <_vfiprintf_r+0x220>)
 80043cc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80043d0:	2206      	movs	r2, #6
 80043d2:	f7fb fefd 	bl	80001d0 <memchr>
 80043d6:	2800      	cmp	r0, #0
 80043d8:	d03f      	beq.n	800445a <_vfiprintf_r+0x20a>
 80043da:	4b26      	ldr	r3, [pc, #152]	@ (8004474 <_vfiprintf_r+0x224>)
 80043dc:	bb1b      	cbnz	r3, 8004426 <_vfiprintf_r+0x1d6>
 80043de:	9b03      	ldr	r3, [sp, #12]
 80043e0:	3307      	adds	r3, #7
 80043e2:	f023 0307 	bic.w	r3, r3, #7
 80043e6:	3308      	adds	r3, #8
 80043e8:	9303      	str	r3, [sp, #12]
 80043ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80043ec:	443b      	add	r3, r7
 80043ee:	9309      	str	r3, [sp, #36]	@ 0x24
 80043f0:	e76a      	b.n	80042c8 <_vfiprintf_r+0x78>
 80043f2:	fb0c 3202 	mla	r2, ip, r2, r3
 80043f6:	460c      	mov	r4, r1
 80043f8:	2001      	movs	r0, #1
 80043fa:	e7a8      	b.n	800434e <_vfiprintf_r+0xfe>
 80043fc:	2300      	movs	r3, #0
 80043fe:	3401      	adds	r4, #1
 8004400:	9305      	str	r3, [sp, #20]
 8004402:	4619      	mov	r1, r3
 8004404:	f04f 0c0a 	mov.w	ip, #10
 8004408:	4620      	mov	r0, r4
 800440a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800440e:	3a30      	subs	r2, #48	@ 0x30
 8004410:	2a09      	cmp	r2, #9
 8004412:	d903      	bls.n	800441c <_vfiprintf_r+0x1cc>
 8004414:	2b00      	cmp	r3, #0
 8004416:	d0c6      	beq.n	80043a6 <_vfiprintf_r+0x156>
 8004418:	9105      	str	r1, [sp, #20]
 800441a:	e7c4      	b.n	80043a6 <_vfiprintf_r+0x156>
 800441c:	fb0c 2101 	mla	r1, ip, r1, r2
 8004420:	4604      	mov	r4, r0
 8004422:	2301      	movs	r3, #1
 8004424:	e7f0      	b.n	8004408 <_vfiprintf_r+0x1b8>
 8004426:	ab03      	add	r3, sp, #12
 8004428:	9300      	str	r3, [sp, #0]
 800442a:	462a      	mov	r2, r5
 800442c:	4b12      	ldr	r3, [pc, #72]	@ (8004478 <_vfiprintf_r+0x228>)
 800442e:	a904      	add	r1, sp, #16
 8004430:	4630      	mov	r0, r6
 8004432:	f3af 8000 	nop.w
 8004436:	4607      	mov	r7, r0
 8004438:	1c78      	adds	r0, r7, #1
 800443a:	d1d6      	bne.n	80043ea <_vfiprintf_r+0x19a>
 800443c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800443e:	07d9      	lsls	r1, r3, #31
 8004440:	d405      	bmi.n	800444e <_vfiprintf_r+0x1fe>
 8004442:	89ab      	ldrh	r3, [r5, #12]
 8004444:	059a      	lsls	r2, r3, #22
 8004446:	d402      	bmi.n	800444e <_vfiprintf_r+0x1fe>
 8004448:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800444a:	f7ff fe7d 	bl	8004148 <__retarget_lock_release_recursive>
 800444e:	89ab      	ldrh	r3, [r5, #12]
 8004450:	065b      	lsls	r3, r3, #25
 8004452:	f53f af1f 	bmi.w	8004294 <_vfiprintf_r+0x44>
 8004456:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004458:	e71e      	b.n	8004298 <_vfiprintf_r+0x48>
 800445a:	ab03      	add	r3, sp, #12
 800445c:	9300      	str	r3, [sp, #0]
 800445e:	462a      	mov	r2, r5
 8004460:	4b05      	ldr	r3, [pc, #20]	@ (8004478 <_vfiprintf_r+0x228>)
 8004462:	a904      	add	r1, sp, #16
 8004464:	4630      	mov	r0, r6
 8004466:	f000 f879 	bl	800455c <_printf_i>
 800446a:	e7e4      	b.n	8004436 <_vfiprintf_r+0x1e6>
 800446c:	08004cc8 	.word	0x08004cc8
 8004470:	08004cd2 	.word	0x08004cd2
 8004474:	00000000 	.word	0x00000000
 8004478:	0800422b 	.word	0x0800422b
 800447c:	08004cce 	.word	0x08004cce

08004480 <_printf_common>:
 8004480:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004484:	4616      	mov	r6, r2
 8004486:	4698      	mov	r8, r3
 8004488:	688a      	ldr	r2, [r1, #8]
 800448a:	690b      	ldr	r3, [r1, #16]
 800448c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004490:	4293      	cmp	r3, r2
 8004492:	bfb8      	it	lt
 8004494:	4613      	movlt	r3, r2
 8004496:	6033      	str	r3, [r6, #0]
 8004498:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800449c:	4607      	mov	r7, r0
 800449e:	460c      	mov	r4, r1
 80044a0:	b10a      	cbz	r2, 80044a6 <_printf_common+0x26>
 80044a2:	3301      	adds	r3, #1
 80044a4:	6033      	str	r3, [r6, #0]
 80044a6:	6823      	ldr	r3, [r4, #0]
 80044a8:	0699      	lsls	r1, r3, #26
 80044aa:	bf42      	ittt	mi
 80044ac:	6833      	ldrmi	r3, [r6, #0]
 80044ae:	3302      	addmi	r3, #2
 80044b0:	6033      	strmi	r3, [r6, #0]
 80044b2:	6825      	ldr	r5, [r4, #0]
 80044b4:	f015 0506 	ands.w	r5, r5, #6
 80044b8:	d106      	bne.n	80044c8 <_printf_common+0x48>
 80044ba:	f104 0a19 	add.w	sl, r4, #25
 80044be:	68e3      	ldr	r3, [r4, #12]
 80044c0:	6832      	ldr	r2, [r6, #0]
 80044c2:	1a9b      	subs	r3, r3, r2
 80044c4:	42ab      	cmp	r3, r5
 80044c6:	dc26      	bgt.n	8004516 <_printf_common+0x96>
 80044c8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80044cc:	6822      	ldr	r2, [r4, #0]
 80044ce:	3b00      	subs	r3, #0
 80044d0:	bf18      	it	ne
 80044d2:	2301      	movne	r3, #1
 80044d4:	0692      	lsls	r2, r2, #26
 80044d6:	d42b      	bmi.n	8004530 <_printf_common+0xb0>
 80044d8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80044dc:	4641      	mov	r1, r8
 80044de:	4638      	mov	r0, r7
 80044e0:	47c8      	blx	r9
 80044e2:	3001      	adds	r0, #1
 80044e4:	d01e      	beq.n	8004524 <_printf_common+0xa4>
 80044e6:	6823      	ldr	r3, [r4, #0]
 80044e8:	6922      	ldr	r2, [r4, #16]
 80044ea:	f003 0306 	and.w	r3, r3, #6
 80044ee:	2b04      	cmp	r3, #4
 80044f0:	bf02      	ittt	eq
 80044f2:	68e5      	ldreq	r5, [r4, #12]
 80044f4:	6833      	ldreq	r3, [r6, #0]
 80044f6:	1aed      	subeq	r5, r5, r3
 80044f8:	68a3      	ldr	r3, [r4, #8]
 80044fa:	bf0c      	ite	eq
 80044fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004500:	2500      	movne	r5, #0
 8004502:	4293      	cmp	r3, r2
 8004504:	bfc4      	itt	gt
 8004506:	1a9b      	subgt	r3, r3, r2
 8004508:	18ed      	addgt	r5, r5, r3
 800450a:	2600      	movs	r6, #0
 800450c:	341a      	adds	r4, #26
 800450e:	42b5      	cmp	r5, r6
 8004510:	d11a      	bne.n	8004548 <_printf_common+0xc8>
 8004512:	2000      	movs	r0, #0
 8004514:	e008      	b.n	8004528 <_printf_common+0xa8>
 8004516:	2301      	movs	r3, #1
 8004518:	4652      	mov	r2, sl
 800451a:	4641      	mov	r1, r8
 800451c:	4638      	mov	r0, r7
 800451e:	47c8      	blx	r9
 8004520:	3001      	adds	r0, #1
 8004522:	d103      	bne.n	800452c <_printf_common+0xac>
 8004524:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004528:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800452c:	3501      	adds	r5, #1
 800452e:	e7c6      	b.n	80044be <_printf_common+0x3e>
 8004530:	18e1      	adds	r1, r4, r3
 8004532:	1c5a      	adds	r2, r3, #1
 8004534:	2030      	movs	r0, #48	@ 0x30
 8004536:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800453a:	4422      	add	r2, r4
 800453c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004540:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004544:	3302      	adds	r3, #2
 8004546:	e7c7      	b.n	80044d8 <_printf_common+0x58>
 8004548:	2301      	movs	r3, #1
 800454a:	4622      	mov	r2, r4
 800454c:	4641      	mov	r1, r8
 800454e:	4638      	mov	r0, r7
 8004550:	47c8      	blx	r9
 8004552:	3001      	adds	r0, #1
 8004554:	d0e6      	beq.n	8004524 <_printf_common+0xa4>
 8004556:	3601      	adds	r6, #1
 8004558:	e7d9      	b.n	800450e <_printf_common+0x8e>
	...

0800455c <_printf_i>:
 800455c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004560:	7e0f      	ldrb	r7, [r1, #24]
 8004562:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004564:	2f78      	cmp	r7, #120	@ 0x78
 8004566:	4691      	mov	r9, r2
 8004568:	4680      	mov	r8, r0
 800456a:	460c      	mov	r4, r1
 800456c:	469a      	mov	sl, r3
 800456e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004572:	d807      	bhi.n	8004584 <_printf_i+0x28>
 8004574:	2f62      	cmp	r7, #98	@ 0x62
 8004576:	d80a      	bhi.n	800458e <_printf_i+0x32>
 8004578:	2f00      	cmp	r7, #0
 800457a:	f000 80d2 	beq.w	8004722 <_printf_i+0x1c6>
 800457e:	2f58      	cmp	r7, #88	@ 0x58
 8004580:	f000 80b9 	beq.w	80046f6 <_printf_i+0x19a>
 8004584:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004588:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800458c:	e03a      	b.n	8004604 <_printf_i+0xa8>
 800458e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004592:	2b15      	cmp	r3, #21
 8004594:	d8f6      	bhi.n	8004584 <_printf_i+0x28>
 8004596:	a101      	add	r1, pc, #4	@ (adr r1, 800459c <_printf_i+0x40>)
 8004598:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800459c:	080045f5 	.word	0x080045f5
 80045a0:	08004609 	.word	0x08004609
 80045a4:	08004585 	.word	0x08004585
 80045a8:	08004585 	.word	0x08004585
 80045ac:	08004585 	.word	0x08004585
 80045b0:	08004585 	.word	0x08004585
 80045b4:	08004609 	.word	0x08004609
 80045b8:	08004585 	.word	0x08004585
 80045bc:	08004585 	.word	0x08004585
 80045c0:	08004585 	.word	0x08004585
 80045c4:	08004585 	.word	0x08004585
 80045c8:	08004709 	.word	0x08004709
 80045cc:	08004633 	.word	0x08004633
 80045d0:	080046c3 	.word	0x080046c3
 80045d4:	08004585 	.word	0x08004585
 80045d8:	08004585 	.word	0x08004585
 80045dc:	0800472b 	.word	0x0800472b
 80045e0:	08004585 	.word	0x08004585
 80045e4:	08004633 	.word	0x08004633
 80045e8:	08004585 	.word	0x08004585
 80045ec:	08004585 	.word	0x08004585
 80045f0:	080046cb 	.word	0x080046cb
 80045f4:	6833      	ldr	r3, [r6, #0]
 80045f6:	1d1a      	adds	r2, r3, #4
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	6032      	str	r2, [r6, #0]
 80045fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004600:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004604:	2301      	movs	r3, #1
 8004606:	e09d      	b.n	8004744 <_printf_i+0x1e8>
 8004608:	6833      	ldr	r3, [r6, #0]
 800460a:	6820      	ldr	r0, [r4, #0]
 800460c:	1d19      	adds	r1, r3, #4
 800460e:	6031      	str	r1, [r6, #0]
 8004610:	0606      	lsls	r6, r0, #24
 8004612:	d501      	bpl.n	8004618 <_printf_i+0xbc>
 8004614:	681d      	ldr	r5, [r3, #0]
 8004616:	e003      	b.n	8004620 <_printf_i+0xc4>
 8004618:	0645      	lsls	r5, r0, #25
 800461a:	d5fb      	bpl.n	8004614 <_printf_i+0xb8>
 800461c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004620:	2d00      	cmp	r5, #0
 8004622:	da03      	bge.n	800462c <_printf_i+0xd0>
 8004624:	232d      	movs	r3, #45	@ 0x2d
 8004626:	426d      	negs	r5, r5
 8004628:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800462c:	4859      	ldr	r0, [pc, #356]	@ (8004794 <_printf_i+0x238>)
 800462e:	230a      	movs	r3, #10
 8004630:	e011      	b.n	8004656 <_printf_i+0xfa>
 8004632:	6821      	ldr	r1, [r4, #0]
 8004634:	6833      	ldr	r3, [r6, #0]
 8004636:	0608      	lsls	r0, r1, #24
 8004638:	f853 5b04 	ldr.w	r5, [r3], #4
 800463c:	d402      	bmi.n	8004644 <_printf_i+0xe8>
 800463e:	0649      	lsls	r1, r1, #25
 8004640:	bf48      	it	mi
 8004642:	b2ad      	uxthmi	r5, r5
 8004644:	2f6f      	cmp	r7, #111	@ 0x6f
 8004646:	4853      	ldr	r0, [pc, #332]	@ (8004794 <_printf_i+0x238>)
 8004648:	6033      	str	r3, [r6, #0]
 800464a:	bf14      	ite	ne
 800464c:	230a      	movne	r3, #10
 800464e:	2308      	moveq	r3, #8
 8004650:	2100      	movs	r1, #0
 8004652:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004656:	6866      	ldr	r6, [r4, #4]
 8004658:	60a6      	str	r6, [r4, #8]
 800465a:	2e00      	cmp	r6, #0
 800465c:	bfa2      	ittt	ge
 800465e:	6821      	ldrge	r1, [r4, #0]
 8004660:	f021 0104 	bicge.w	r1, r1, #4
 8004664:	6021      	strge	r1, [r4, #0]
 8004666:	b90d      	cbnz	r5, 800466c <_printf_i+0x110>
 8004668:	2e00      	cmp	r6, #0
 800466a:	d04b      	beq.n	8004704 <_printf_i+0x1a8>
 800466c:	4616      	mov	r6, r2
 800466e:	fbb5 f1f3 	udiv	r1, r5, r3
 8004672:	fb03 5711 	mls	r7, r3, r1, r5
 8004676:	5dc7      	ldrb	r7, [r0, r7]
 8004678:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800467c:	462f      	mov	r7, r5
 800467e:	42bb      	cmp	r3, r7
 8004680:	460d      	mov	r5, r1
 8004682:	d9f4      	bls.n	800466e <_printf_i+0x112>
 8004684:	2b08      	cmp	r3, #8
 8004686:	d10b      	bne.n	80046a0 <_printf_i+0x144>
 8004688:	6823      	ldr	r3, [r4, #0]
 800468a:	07df      	lsls	r7, r3, #31
 800468c:	d508      	bpl.n	80046a0 <_printf_i+0x144>
 800468e:	6923      	ldr	r3, [r4, #16]
 8004690:	6861      	ldr	r1, [r4, #4]
 8004692:	4299      	cmp	r1, r3
 8004694:	bfde      	ittt	le
 8004696:	2330      	movle	r3, #48	@ 0x30
 8004698:	f806 3c01 	strble.w	r3, [r6, #-1]
 800469c:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80046a0:	1b92      	subs	r2, r2, r6
 80046a2:	6122      	str	r2, [r4, #16]
 80046a4:	f8cd a000 	str.w	sl, [sp]
 80046a8:	464b      	mov	r3, r9
 80046aa:	aa03      	add	r2, sp, #12
 80046ac:	4621      	mov	r1, r4
 80046ae:	4640      	mov	r0, r8
 80046b0:	f7ff fee6 	bl	8004480 <_printf_common>
 80046b4:	3001      	adds	r0, #1
 80046b6:	d14a      	bne.n	800474e <_printf_i+0x1f2>
 80046b8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80046bc:	b004      	add	sp, #16
 80046be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046c2:	6823      	ldr	r3, [r4, #0]
 80046c4:	f043 0320 	orr.w	r3, r3, #32
 80046c8:	6023      	str	r3, [r4, #0]
 80046ca:	4833      	ldr	r0, [pc, #204]	@ (8004798 <_printf_i+0x23c>)
 80046cc:	2778      	movs	r7, #120	@ 0x78
 80046ce:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80046d2:	6823      	ldr	r3, [r4, #0]
 80046d4:	6831      	ldr	r1, [r6, #0]
 80046d6:	061f      	lsls	r7, r3, #24
 80046d8:	f851 5b04 	ldr.w	r5, [r1], #4
 80046dc:	d402      	bmi.n	80046e4 <_printf_i+0x188>
 80046de:	065f      	lsls	r7, r3, #25
 80046e0:	bf48      	it	mi
 80046e2:	b2ad      	uxthmi	r5, r5
 80046e4:	6031      	str	r1, [r6, #0]
 80046e6:	07d9      	lsls	r1, r3, #31
 80046e8:	bf44      	itt	mi
 80046ea:	f043 0320 	orrmi.w	r3, r3, #32
 80046ee:	6023      	strmi	r3, [r4, #0]
 80046f0:	b11d      	cbz	r5, 80046fa <_printf_i+0x19e>
 80046f2:	2310      	movs	r3, #16
 80046f4:	e7ac      	b.n	8004650 <_printf_i+0xf4>
 80046f6:	4827      	ldr	r0, [pc, #156]	@ (8004794 <_printf_i+0x238>)
 80046f8:	e7e9      	b.n	80046ce <_printf_i+0x172>
 80046fa:	6823      	ldr	r3, [r4, #0]
 80046fc:	f023 0320 	bic.w	r3, r3, #32
 8004700:	6023      	str	r3, [r4, #0]
 8004702:	e7f6      	b.n	80046f2 <_printf_i+0x196>
 8004704:	4616      	mov	r6, r2
 8004706:	e7bd      	b.n	8004684 <_printf_i+0x128>
 8004708:	6833      	ldr	r3, [r6, #0]
 800470a:	6825      	ldr	r5, [r4, #0]
 800470c:	6961      	ldr	r1, [r4, #20]
 800470e:	1d18      	adds	r0, r3, #4
 8004710:	6030      	str	r0, [r6, #0]
 8004712:	062e      	lsls	r6, r5, #24
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	d501      	bpl.n	800471c <_printf_i+0x1c0>
 8004718:	6019      	str	r1, [r3, #0]
 800471a:	e002      	b.n	8004722 <_printf_i+0x1c6>
 800471c:	0668      	lsls	r0, r5, #25
 800471e:	d5fb      	bpl.n	8004718 <_printf_i+0x1bc>
 8004720:	8019      	strh	r1, [r3, #0]
 8004722:	2300      	movs	r3, #0
 8004724:	6123      	str	r3, [r4, #16]
 8004726:	4616      	mov	r6, r2
 8004728:	e7bc      	b.n	80046a4 <_printf_i+0x148>
 800472a:	6833      	ldr	r3, [r6, #0]
 800472c:	1d1a      	adds	r2, r3, #4
 800472e:	6032      	str	r2, [r6, #0]
 8004730:	681e      	ldr	r6, [r3, #0]
 8004732:	6862      	ldr	r2, [r4, #4]
 8004734:	2100      	movs	r1, #0
 8004736:	4630      	mov	r0, r6
 8004738:	f7fb fd4a 	bl	80001d0 <memchr>
 800473c:	b108      	cbz	r0, 8004742 <_printf_i+0x1e6>
 800473e:	1b80      	subs	r0, r0, r6
 8004740:	6060      	str	r0, [r4, #4]
 8004742:	6863      	ldr	r3, [r4, #4]
 8004744:	6123      	str	r3, [r4, #16]
 8004746:	2300      	movs	r3, #0
 8004748:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800474c:	e7aa      	b.n	80046a4 <_printf_i+0x148>
 800474e:	6923      	ldr	r3, [r4, #16]
 8004750:	4632      	mov	r2, r6
 8004752:	4649      	mov	r1, r9
 8004754:	4640      	mov	r0, r8
 8004756:	47d0      	blx	sl
 8004758:	3001      	adds	r0, #1
 800475a:	d0ad      	beq.n	80046b8 <_printf_i+0x15c>
 800475c:	6823      	ldr	r3, [r4, #0]
 800475e:	079b      	lsls	r3, r3, #30
 8004760:	d413      	bmi.n	800478a <_printf_i+0x22e>
 8004762:	68e0      	ldr	r0, [r4, #12]
 8004764:	9b03      	ldr	r3, [sp, #12]
 8004766:	4298      	cmp	r0, r3
 8004768:	bfb8      	it	lt
 800476a:	4618      	movlt	r0, r3
 800476c:	e7a6      	b.n	80046bc <_printf_i+0x160>
 800476e:	2301      	movs	r3, #1
 8004770:	4632      	mov	r2, r6
 8004772:	4649      	mov	r1, r9
 8004774:	4640      	mov	r0, r8
 8004776:	47d0      	blx	sl
 8004778:	3001      	adds	r0, #1
 800477a:	d09d      	beq.n	80046b8 <_printf_i+0x15c>
 800477c:	3501      	adds	r5, #1
 800477e:	68e3      	ldr	r3, [r4, #12]
 8004780:	9903      	ldr	r1, [sp, #12]
 8004782:	1a5b      	subs	r3, r3, r1
 8004784:	42ab      	cmp	r3, r5
 8004786:	dcf2      	bgt.n	800476e <_printf_i+0x212>
 8004788:	e7eb      	b.n	8004762 <_printf_i+0x206>
 800478a:	2500      	movs	r5, #0
 800478c:	f104 0619 	add.w	r6, r4, #25
 8004790:	e7f5      	b.n	800477e <_printf_i+0x222>
 8004792:	bf00      	nop
 8004794:	08004cd9 	.word	0x08004cd9
 8004798:	08004cea 	.word	0x08004cea

0800479c <__sflush_r>:
 800479c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80047a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80047a4:	0716      	lsls	r6, r2, #28
 80047a6:	4605      	mov	r5, r0
 80047a8:	460c      	mov	r4, r1
 80047aa:	d454      	bmi.n	8004856 <__sflush_r+0xba>
 80047ac:	684b      	ldr	r3, [r1, #4]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	dc02      	bgt.n	80047b8 <__sflush_r+0x1c>
 80047b2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	dd48      	ble.n	800484a <__sflush_r+0xae>
 80047b8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80047ba:	2e00      	cmp	r6, #0
 80047bc:	d045      	beq.n	800484a <__sflush_r+0xae>
 80047be:	2300      	movs	r3, #0
 80047c0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80047c4:	682f      	ldr	r7, [r5, #0]
 80047c6:	6a21      	ldr	r1, [r4, #32]
 80047c8:	602b      	str	r3, [r5, #0]
 80047ca:	d030      	beq.n	800482e <__sflush_r+0x92>
 80047cc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80047ce:	89a3      	ldrh	r3, [r4, #12]
 80047d0:	0759      	lsls	r1, r3, #29
 80047d2:	d505      	bpl.n	80047e0 <__sflush_r+0x44>
 80047d4:	6863      	ldr	r3, [r4, #4]
 80047d6:	1ad2      	subs	r2, r2, r3
 80047d8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80047da:	b10b      	cbz	r3, 80047e0 <__sflush_r+0x44>
 80047dc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80047de:	1ad2      	subs	r2, r2, r3
 80047e0:	2300      	movs	r3, #0
 80047e2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80047e4:	6a21      	ldr	r1, [r4, #32]
 80047e6:	4628      	mov	r0, r5
 80047e8:	47b0      	blx	r6
 80047ea:	1c43      	adds	r3, r0, #1
 80047ec:	89a3      	ldrh	r3, [r4, #12]
 80047ee:	d106      	bne.n	80047fe <__sflush_r+0x62>
 80047f0:	6829      	ldr	r1, [r5, #0]
 80047f2:	291d      	cmp	r1, #29
 80047f4:	d82b      	bhi.n	800484e <__sflush_r+0xb2>
 80047f6:	4a2a      	ldr	r2, [pc, #168]	@ (80048a0 <__sflush_r+0x104>)
 80047f8:	410a      	asrs	r2, r1
 80047fa:	07d6      	lsls	r6, r2, #31
 80047fc:	d427      	bmi.n	800484e <__sflush_r+0xb2>
 80047fe:	2200      	movs	r2, #0
 8004800:	6062      	str	r2, [r4, #4]
 8004802:	04d9      	lsls	r1, r3, #19
 8004804:	6922      	ldr	r2, [r4, #16]
 8004806:	6022      	str	r2, [r4, #0]
 8004808:	d504      	bpl.n	8004814 <__sflush_r+0x78>
 800480a:	1c42      	adds	r2, r0, #1
 800480c:	d101      	bne.n	8004812 <__sflush_r+0x76>
 800480e:	682b      	ldr	r3, [r5, #0]
 8004810:	b903      	cbnz	r3, 8004814 <__sflush_r+0x78>
 8004812:	6560      	str	r0, [r4, #84]	@ 0x54
 8004814:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004816:	602f      	str	r7, [r5, #0]
 8004818:	b1b9      	cbz	r1, 800484a <__sflush_r+0xae>
 800481a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800481e:	4299      	cmp	r1, r3
 8004820:	d002      	beq.n	8004828 <__sflush_r+0x8c>
 8004822:	4628      	mov	r0, r5
 8004824:	f7ff fca0 	bl	8004168 <_free_r>
 8004828:	2300      	movs	r3, #0
 800482a:	6363      	str	r3, [r4, #52]	@ 0x34
 800482c:	e00d      	b.n	800484a <__sflush_r+0xae>
 800482e:	2301      	movs	r3, #1
 8004830:	4628      	mov	r0, r5
 8004832:	47b0      	blx	r6
 8004834:	4602      	mov	r2, r0
 8004836:	1c50      	adds	r0, r2, #1
 8004838:	d1c9      	bne.n	80047ce <__sflush_r+0x32>
 800483a:	682b      	ldr	r3, [r5, #0]
 800483c:	2b00      	cmp	r3, #0
 800483e:	d0c6      	beq.n	80047ce <__sflush_r+0x32>
 8004840:	2b1d      	cmp	r3, #29
 8004842:	d001      	beq.n	8004848 <__sflush_r+0xac>
 8004844:	2b16      	cmp	r3, #22
 8004846:	d11e      	bne.n	8004886 <__sflush_r+0xea>
 8004848:	602f      	str	r7, [r5, #0]
 800484a:	2000      	movs	r0, #0
 800484c:	e022      	b.n	8004894 <__sflush_r+0xf8>
 800484e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004852:	b21b      	sxth	r3, r3
 8004854:	e01b      	b.n	800488e <__sflush_r+0xf2>
 8004856:	690f      	ldr	r7, [r1, #16]
 8004858:	2f00      	cmp	r7, #0
 800485a:	d0f6      	beq.n	800484a <__sflush_r+0xae>
 800485c:	0793      	lsls	r3, r2, #30
 800485e:	680e      	ldr	r6, [r1, #0]
 8004860:	bf08      	it	eq
 8004862:	694b      	ldreq	r3, [r1, #20]
 8004864:	600f      	str	r7, [r1, #0]
 8004866:	bf18      	it	ne
 8004868:	2300      	movne	r3, #0
 800486a:	eba6 0807 	sub.w	r8, r6, r7
 800486e:	608b      	str	r3, [r1, #8]
 8004870:	f1b8 0f00 	cmp.w	r8, #0
 8004874:	dde9      	ble.n	800484a <__sflush_r+0xae>
 8004876:	6a21      	ldr	r1, [r4, #32]
 8004878:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800487a:	4643      	mov	r3, r8
 800487c:	463a      	mov	r2, r7
 800487e:	4628      	mov	r0, r5
 8004880:	47b0      	blx	r6
 8004882:	2800      	cmp	r0, #0
 8004884:	dc08      	bgt.n	8004898 <__sflush_r+0xfc>
 8004886:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800488a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800488e:	81a3      	strh	r3, [r4, #12]
 8004890:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004894:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004898:	4407      	add	r7, r0
 800489a:	eba8 0800 	sub.w	r8, r8, r0
 800489e:	e7e7      	b.n	8004870 <__sflush_r+0xd4>
 80048a0:	dfbffffe 	.word	0xdfbffffe

080048a4 <_fflush_r>:
 80048a4:	b538      	push	{r3, r4, r5, lr}
 80048a6:	690b      	ldr	r3, [r1, #16]
 80048a8:	4605      	mov	r5, r0
 80048aa:	460c      	mov	r4, r1
 80048ac:	b913      	cbnz	r3, 80048b4 <_fflush_r+0x10>
 80048ae:	2500      	movs	r5, #0
 80048b0:	4628      	mov	r0, r5
 80048b2:	bd38      	pop	{r3, r4, r5, pc}
 80048b4:	b118      	cbz	r0, 80048be <_fflush_r+0x1a>
 80048b6:	6a03      	ldr	r3, [r0, #32]
 80048b8:	b90b      	cbnz	r3, 80048be <_fflush_r+0x1a>
 80048ba:	f7ff fb5b 	bl	8003f74 <__sinit>
 80048be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d0f3      	beq.n	80048ae <_fflush_r+0xa>
 80048c6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80048c8:	07d0      	lsls	r0, r2, #31
 80048ca:	d404      	bmi.n	80048d6 <_fflush_r+0x32>
 80048cc:	0599      	lsls	r1, r3, #22
 80048ce:	d402      	bmi.n	80048d6 <_fflush_r+0x32>
 80048d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80048d2:	f7ff fc38 	bl	8004146 <__retarget_lock_acquire_recursive>
 80048d6:	4628      	mov	r0, r5
 80048d8:	4621      	mov	r1, r4
 80048da:	f7ff ff5f 	bl	800479c <__sflush_r>
 80048de:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80048e0:	07da      	lsls	r2, r3, #31
 80048e2:	4605      	mov	r5, r0
 80048e4:	d4e4      	bmi.n	80048b0 <_fflush_r+0xc>
 80048e6:	89a3      	ldrh	r3, [r4, #12]
 80048e8:	059b      	lsls	r3, r3, #22
 80048ea:	d4e1      	bmi.n	80048b0 <_fflush_r+0xc>
 80048ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80048ee:	f7ff fc2b 	bl	8004148 <__retarget_lock_release_recursive>
 80048f2:	e7dd      	b.n	80048b0 <_fflush_r+0xc>

080048f4 <__sread>:
 80048f4:	b510      	push	{r4, lr}
 80048f6:	460c      	mov	r4, r1
 80048f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048fc:	f000 f978 	bl	8004bf0 <_read_r>
 8004900:	2800      	cmp	r0, #0
 8004902:	bfab      	itete	ge
 8004904:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004906:	89a3      	ldrhlt	r3, [r4, #12]
 8004908:	181b      	addge	r3, r3, r0
 800490a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800490e:	bfac      	ite	ge
 8004910:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004912:	81a3      	strhlt	r3, [r4, #12]
 8004914:	bd10      	pop	{r4, pc}

08004916 <__swrite>:
 8004916:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800491a:	461f      	mov	r7, r3
 800491c:	898b      	ldrh	r3, [r1, #12]
 800491e:	05db      	lsls	r3, r3, #23
 8004920:	4605      	mov	r5, r0
 8004922:	460c      	mov	r4, r1
 8004924:	4616      	mov	r6, r2
 8004926:	d505      	bpl.n	8004934 <__swrite+0x1e>
 8004928:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800492c:	2302      	movs	r3, #2
 800492e:	2200      	movs	r2, #0
 8004930:	f000 f94c 	bl	8004bcc <_lseek_r>
 8004934:	89a3      	ldrh	r3, [r4, #12]
 8004936:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800493a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800493e:	81a3      	strh	r3, [r4, #12]
 8004940:	4632      	mov	r2, r6
 8004942:	463b      	mov	r3, r7
 8004944:	4628      	mov	r0, r5
 8004946:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800494a:	f000 b963 	b.w	8004c14 <_write_r>

0800494e <__sseek>:
 800494e:	b510      	push	{r4, lr}
 8004950:	460c      	mov	r4, r1
 8004952:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004956:	f000 f939 	bl	8004bcc <_lseek_r>
 800495a:	1c43      	adds	r3, r0, #1
 800495c:	89a3      	ldrh	r3, [r4, #12]
 800495e:	bf15      	itete	ne
 8004960:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004962:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004966:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800496a:	81a3      	strheq	r3, [r4, #12]
 800496c:	bf18      	it	ne
 800496e:	81a3      	strhne	r3, [r4, #12]
 8004970:	bd10      	pop	{r4, pc}

08004972 <__sclose>:
 8004972:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004976:	f000 b8f7 	b.w	8004b68 <_close_r>

0800497a <__swbuf_r>:
 800497a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800497c:	460e      	mov	r6, r1
 800497e:	4614      	mov	r4, r2
 8004980:	4605      	mov	r5, r0
 8004982:	b118      	cbz	r0, 800498c <__swbuf_r+0x12>
 8004984:	6a03      	ldr	r3, [r0, #32]
 8004986:	b90b      	cbnz	r3, 800498c <__swbuf_r+0x12>
 8004988:	f7ff faf4 	bl	8003f74 <__sinit>
 800498c:	69a3      	ldr	r3, [r4, #24]
 800498e:	60a3      	str	r3, [r4, #8]
 8004990:	89a3      	ldrh	r3, [r4, #12]
 8004992:	071a      	lsls	r2, r3, #28
 8004994:	d501      	bpl.n	800499a <__swbuf_r+0x20>
 8004996:	6923      	ldr	r3, [r4, #16]
 8004998:	b943      	cbnz	r3, 80049ac <__swbuf_r+0x32>
 800499a:	4621      	mov	r1, r4
 800499c:	4628      	mov	r0, r5
 800499e:	f000 f82b 	bl	80049f8 <__swsetup_r>
 80049a2:	b118      	cbz	r0, 80049ac <__swbuf_r+0x32>
 80049a4:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80049a8:	4638      	mov	r0, r7
 80049aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80049ac:	6823      	ldr	r3, [r4, #0]
 80049ae:	6922      	ldr	r2, [r4, #16]
 80049b0:	1a98      	subs	r0, r3, r2
 80049b2:	6963      	ldr	r3, [r4, #20]
 80049b4:	b2f6      	uxtb	r6, r6
 80049b6:	4283      	cmp	r3, r0
 80049b8:	4637      	mov	r7, r6
 80049ba:	dc05      	bgt.n	80049c8 <__swbuf_r+0x4e>
 80049bc:	4621      	mov	r1, r4
 80049be:	4628      	mov	r0, r5
 80049c0:	f7ff ff70 	bl	80048a4 <_fflush_r>
 80049c4:	2800      	cmp	r0, #0
 80049c6:	d1ed      	bne.n	80049a4 <__swbuf_r+0x2a>
 80049c8:	68a3      	ldr	r3, [r4, #8]
 80049ca:	3b01      	subs	r3, #1
 80049cc:	60a3      	str	r3, [r4, #8]
 80049ce:	6823      	ldr	r3, [r4, #0]
 80049d0:	1c5a      	adds	r2, r3, #1
 80049d2:	6022      	str	r2, [r4, #0]
 80049d4:	701e      	strb	r6, [r3, #0]
 80049d6:	6962      	ldr	r2, [r4, #20]
 80049d8:	1c43      	adds	r3, r0, #1
 80049da:	429a      	cmp	r2, r3
 80049dc:	d004      	beq.n	80049e8 <__swbuf_r+0x6e>
 80049de:	89a3      	ldrh	r3, [r4, #12]
 80049e0:	07db      	lsls	r3, r3, #31
 80049e2:	d5e1      	bpl.n	80049a8 <__swbuf_r+0x2e>
 80049e4:	2e0a      	cmp	r6, #10
 80049e6:	d1df      	bne.n	80049a8 <__swbuf_r+0x2e>
 80049e8:	4621      	mov	r1, r4
 80049ea:	4628      	mov	r0, r5
 80049ec:	f7ff ff5a 	bl	80048a4 <_fflush_r>
 80049f0:	2800      	cmp	r0, #0
 80049f2:	d0d9      	beq.n	80049a8 <__swbuf_r+0x2e>
 80049f4:	e7d6      	b.n	80049a4 <__swbuf_r+0x2a>
	...

080049f8 <__swsetup_r>:
 80049f8:	b538      	push	{r3, r4, r5, lr}
 80049fa:	4b29      	ldr	r3, [pc, #164]	@ (8004aa0 <__swsetup_r+0xa8>)
 80049fc:	4605      	mov	r5, r0
 80049fe:	6818      	ldr	r0, [r3, #0]
 8004a00:	460c      	mov	r4, r1
 8004a02:	b118      	cbz	r0, 8004a0c <__swsetup_r+0x14>
 8004a04:	6a03      	ldr	r3, [r0, #32]
 8004a06:	b90b      	cbnz	r3, 8004a0c <__swsetup_r+0x14>
 8004a08:	f7ff fab4 	bl	8003f74 <__sinit>
 8004a0c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004a10:	0719      	lsls	r1, r3, #28
 8004a12:	d422      	bmi.n	8004a5a <__swsetup_r+0x62>
 8004a14:	06da      	lsls	r2, r3, #27
 8004a16:	d407      	bmi.n	8004a28 <__swsetup_r+0x30>
 8004a18:	2209      	movs	r2, #9
 8004a1a:	602a      	str	r2, [r5, #0]
 8004a1c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004a20:	81a3      	strh	r3, [r4, #12]
 8004a22:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004a26:	e033      	b.n	8004a90 <__swsetup_r+0x98>
 8004a28:	0758      	lsls	r0, r3, #29
 8004a2a:	d512      	bpl.n	8004a52 <__swsetup_r+0x5a>
 8004a2c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004a2e:	b141      	cbz	r1, 8004a42 <__swsetup_r+0x4a>
 8004a30:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004a34:	4299      	cmp	r1, r3
 8004a36:	d002      	beq.n	8004a3e <__swsetup_r+0x46>
 8004a38:	4628      	mov	r0, r5
 8004a3a:	f7ff fb95 	bl	8004168 <_free_r>
 8004a3e:	2300      	movs	r3, #0
 8004a40:	6363      	str	r3, [r4, #52]	@ 0x34
 8004a42:	89a3      	ldrh	r3, [r4, #12]
 8004a44:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004a48:	81a3      	strh	r3, [r4, #12]
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	6063      	str	r3, [r4, #4]
 8004a4e:	6923      	ldr	r3, [r4, #16]
 8004a50:	6023      	str	r3, [r4, #0]
 8004a52:	89a3      	ldrh	r3, [r4, #12]
 8004a54:	f043 0308 	orr.w	r3, r3, #8
 8004a58:	81a3      	strh	r3, [r4, #12]
 8004a5a:	6923      	ldr	r3, [r4, #16]
 8004a5c:	b94b      	cbnz	r3, 8004a72 <__swsetup_r+0x7a>
 8004a5e:	89a3      	ldrh	r3, [r4, #12]
 8004a60:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004a64:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a68:	d003      	beq.n	8004a72 <__swsetup_r+0x7a>
 8004a6a:	4621      	mov	r1, r4
 8004a6c:	4628      	mov	r0, r5
 8004a6e:	f000 f83f 	bl	8004af0 <__smakebuf_r>
 8004a72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004a76:	f013 0201 	ands.w	r2, r3, #1
 8004a7a:	d00a      	beq.n	8004a92 <__swsetup_r+0x9a>
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	60a2      	str	r2, [r4, #8]
 8004a80:	6962      	ldr	r2, [r4, #20]
 8004a82:	4252      	negs	r2, r2
 8004a84:	61a2      	str	r2, [r4, #24]
 8004a86:	6922      	ldr	r2, [r4, #16]
 8004a88:	b942      	cbnz	r2, 8004a9c <__swsetup_r+0xa4>
 8004a8a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004a8e:	d1c5      	bne.n	8004a1c <__swsetup_r+0x24>
 8004a90:	bd38      	pop	{r3, r4, r5, pc}
 8004a92:	0799      	lsls	r1, r3, #30
 8004a94:	bf58      	it	pl
 8004a96:	6962      	ldrpl	r2, [r4, #20]
 8004a98:	60a2      	str	r2, [r4, #8]
 8004a9a:	e7f4      	b.n	8004a86 <__swsetup_r+0x8e>
 8004a9c:	2000      	movs	r0, #0
 8004a9e:	e7f7      	b.n	8004a90 <__swsetup_r+0x98>
 8004aa0:	20000170 	.word	0x20000170

08004aa4 <__swhatbuf_r>:
 8004aa4:	b570      	push	{r4, r5, r6, lr}
 8004aa6:	460c      	mov	r4, r1
 8004aa8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004aac:	2900      	cmp	r1, #0
 8004aae:	b096      	sub	sp, #88	@ 0x58
 8004ab0:	4615      	mov	r5, r2
 8004ab2:	461e      	mov	r6, r3
 8004ab4:	da0d      	bge.n	8004ad2 <__swhatbuf_r+0x2e>
 8004ab6:	89a3      	ldrh	r3, [r4, #12]
 8004ab8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004abc:	f04f 0100 	mov.w	r1, #0
 8004ac0:	bf14      	ite	ne
 8004ac2:	2340      	movne	r3, #64	@ 0x40
 8004ac4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004ac8:	2000      	movs	r0, #0
 8004aca:	6031      	str	r1, [r6, #0]
 8004acc:	602b      	str	r3, [r5, #0]
 8004ace:	b016      	add	sp, #88	@ 0x58
 8004ad0:	bd70      	pop	{r4, r5, r6, pc}
 8004ad2:	466a      	mov	r2, sp
 8004ad4:	f000 f858 	bl	8004b88 <_fstat_r>
 8004ad8:	2800      	cmp	r0, #0
 8004ada:	dbec      	blt.n	8004ab6 <__swhatbuf_r+0x12>
 8004adc:	9901      	ldr	r1, [sp, #4]
 8004ade:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004ae2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004ae6:	4259      	negs	r1, r3
 8004ae8:	4159      	adcs	r1, r3
 8004aea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004aee:	e7eb      	b.n	8004ac8 <__swhatbuf_r+0x24>

08004af0 <__smakebuf_r>:
 8004af0:	898b      	ldrh	r3, [r1, #12]
 8004af2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004af4:	079d      	lsls	r5, r3, #30
 8004af6:	4606      	mov	r6, r0
 8004af8:	460c      	mov	r4, r1
 8004afa:	d507      	bpl.n	8004b0c <__smakebuf_r+0x1c>
 8004afc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004b00:	6023      	str	r3, [r4, #0]
 8004b02:	6123      	str	r3, [r4, #16]
 8004b04:	2301      	movs	r3, #1
 8004b06:	6163      	str	r3, [r4, #20]
 8004b08:	b003      	add	sp, #12
 8004b0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004b0c:	ab01      	add	r3, sp, #4
 8004b0e:	466a      	mov	r2, sp
 8004b10:	f7ff ffc8 	bl	8004aa4 <__swhatbuf_r>
 8004b14:	9f00      	ldr	r7, [sp, #0]
 8004b16:	4605      	mov	r5, r0
 8004b18:	4639      	mov	r1, r7
 8004b1a:	4630      	mov	r0, r6
 8004b1c:	f7ff f912 	bl	8003d44 <_malloc_r>
 8004b20:	b948      	cbnz	r0, 8004b36 <__smakebuf_r+0x46>
 8004b22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004b26:	059a      	lsls	r2, r3, #22
 8004b28:	d4ee      	bmi.n	8004b08 <__smakebuf_r+0x18>
 8004b2a:	f023 0303 	bic.w	r3, r3, #3
 8004b2e:	f043 0302 	orr.w	r3, r3, #2
 8004b32:	81a3      	strh	r3, [r4, #12]
 8004b34:	e7e2      	b.n	8004afc <__smakebuf_r+0xc>
 8004b36:	89a3      	ldrh	r3, [r4, #12]
 8004b38:	6020      	str	r0, [r4, #0]
 8004b3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004b3e:	81a3      	strh	r3, [r4, #12]
 8004b40:	9b01      	ldr	r3, [sp, #4]
 8004b42:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004b46:	b15b      	cbz	r3, 8004b60 <__smakebuf_r+0x70>
 8004b48:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004b4c:	4630      	mov	r0, r6
 8004b4e:	f000 f82d 	bl	8004bac <_isatty_r>
 8004b52:	b128      	cbz	r0, 8004b60 <__smakebuf_r+0x70>
 8004b54:	89a3      	ldrh	r3, [r4, #12]
 8004b56:	f023 0303 	bic.w	r3, r3, #3
 8004b5a:	f043 0301 	orr.w	r3, r3, #1
 8004b5e:	81a3      	strh	r3, [r4, #12]
 8004b60:	89a3      	ldrh	r3, [r4, #12]
 8004b62:	431d      	orrs	r5, r3
 8004b64:	81a5      	strh	r5, [r4, #12]
 8004b66:	e7cf      	b.n	8004b08 <__smakebuf_r+0x18>

08004b68 <_close_r>:
 8004b68:	b538      	push	{r3, r4, r5, lr}
 8004b6a:	4d06      	ldr	r5, [pc, #24]	@ (8004b84 <_close_r+0x1c>)
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	4604      	mov	r4, r0
 8004b70:	4608      	mov	r0, r1
 8004b72:	602b      	str	r3, [r5, #0]
 8004b74:	f7fd f804 	bl	8001b80 <_close>
 8004b78:	1c43      	adds	r3, r0, #1
 8004b7a:	d102      	bne.n	8004b82 <_close_r+0x1a>
 8004b7c:	682b      	ldr	r3, [r5, #0]
 8004b7e:	b103      	cbz	r3, 8004b82 <_close_r+0x1a>
 8004b80:	6023      	str	r3, [r4, #0]
 8004b82:	bd38      	pop	{r3, r4, r5, pc}
 8004b84:	200004c0 	.word	0x200004c0

08004b88 <_fstat_r>:
 8004b88:	b538      	push	{r3, r4, r5, lr}
 8004b8a:	4d07      	ldr	r5, [pc, #28]	@ (8004ba8 <_fstat_r+0x20>)
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	4604      	mov	r4, r0
 8004b90:	4608      	mov	r0, r1
 8004b92:	4611      	mov	r1, r2
 8004b94:	602b      	str	r3, [r5, #0]
 8004b96:	f7fc ffff 	bl	8001b98 <_fstat>
 8004b9a:	1c43      	adds	r3, r0, #1
 8004b9c:	d102      	bne.n	8004ba4 <_fstat_r+0x1c>
 8004b9e:	682b      	ldr	r3, [r5, #0]
 8004ba0:	b103      	cbz	r3, 8004ba4 <_fstat_r+0x1c>
 8004ba2:	6023      	str	r3, [r4, #0]
 8004ba4:	bd38      	pop	{r3, r4, r5, pc}
 8004ba6:	bf00      	nop
 8004ba8:	200004c0 	.word	0x200004c0

08004bac <_isatty_r>:
 8004bac:	b538      	push	{r3, r4, r5, lr}
 8004bae:	4d06      	ldr	r5, [pc, #24]	@ (8004bc8 <_isatty_r+0x1c>)
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	4604      	mov	r4, r0
 8004bb4:	4608      	mov	r0, r1
 8004bb6:	602b      	str	r3, [r5, #0]
 8004bb8:	f7fc fffe 	bl	8001bb8 <_isatty>
 8004bbc:	1c43      	adds	r3, r0, #1
 8004bbe:	d102      	bne.n	8004bc6 <_isatty_r+0x1a>
 8004bc0:	682b      	ldr	r3, [r5, #0]
 8004bc2:	b103      	cbz	r3, 8004bc6 <_isatty_r+0x1a>
 8004bc4:	6023      	str	r3, [r4, #0]
 8004bc6:	bd38      	pop	{r3, r4, r5, pc}
 8004bc8:	200004c0 	.word	0x200004c0

08004bcc <_lseek_r>:
 8004bcc:	b538      	push	{r3, r4, r5, lr}
 8004bce:	4d07      	ldr	r5, [pc, #28]	@ (8004bec <_lseek_r+0x20>)
 8004bd0:	4604      	mov	r4, r0
 8004bd2:	4608      	mov	r0, r1
 8004bd4:	4611      	mov	r1, r2
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	602a      	str	r2, [r5, #0]
 8004bda:	461a      	mov	r2, r3
 8004bdc:	f7fc fff7 	bl	8001bce <_lseek>
 8004be0:	1c43      	adds	r3, r0, #1
 8004be2:	d102      	bne.n	8004bea <_lseek_r+0x1e>
 8004be4:	682b      	ldr	r3, [r5, #0]
 8004be6:	b103      	cbz	r3, 8004bea <_lseek_r+0x1e>
 8004be8:	6023      	str	r3, [r4, #0]
 8004bea:	bd38      	pop	{r3, r4, r5, pc}
 8004bec:	200004c0 	.word	0x200004c0

08004bf0 <_read_r>:
 8004bf0:	b538      	push	{r3, r4, r5, lr}
 8004bf2:	4d07      	ldr	r5, [pc, #28]	@ (8004c10 <_read_r+0x20>)
 8004bf4:	4604      	mov	r4, r0
 8004bf6:	4608      	mov	r0, r1
 8004bf8:	4611      	mov	r1, r2
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	602a      	str	r2, [r5, #0]
 8004bfe:	461a      	mov	r2, r3
 8004c00:	f7fc ff74 	bl	8001aec <_read>
 8004c04:	1c43      	adds	r3, r0, #1
 8004c06:	d102      	bne.n	8004c0e <_read_r+0x1e>
 8004c08:	682b      	ldr	r3, [r5, #0]
 8004c0a:	b103      	cbz	r3, 8004c0e <_read_r+0x1e>
 8004c0c:	6023      	str	r3, [r4, #0]
 8004c0e:	bd38      	pop	{r3, r4, r5, pc}
 8004c10:	200004c0 	.word	0x200004c0

08004c14 <_write_r>:
 8004c14:	b538      	push	{r3, r4, r5, lr}
 8004c16:	4d07      	ldr	r5, [pc, #28]	@ (8004c34 <_write_r+0x20>)
 8004c18:	4604      	mov	r4, r0
 8004c1a:	4608      	mov	r0, r1
 8004c1c:	4611      	mov	r1, r2
 8004c1e:	2200      	movs	r2, #0
 8004c20:	602a      	str	r2, [r5, #0]
 8004c22:	461a      	mov	r2, r3
 8004c24:	f7fc fc37 	bl	8001496 <_write>
 8004c28:	1c43      	adds	r3, r0, #1
 8004c2a:	d102      	bne.n	8004c32 <_write_r+0x1e>
 8004c2c:	682b      	ldr	r3, [r5, #0]
 8004c2e:	b103      	cbz	r3, 8004c32 <_write_r+0x1e>
 8004c30:	6023      	str	r3, [r4, #0]
 8004c32:	bd38      	pop	{r3, r4, r5, pc}
 8004c34:	200004c0 	.word	0x200004c0

08004c38 <_init>:
 8004c38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c3a:	bf00      	nop
 8004c3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c3e:	bc08      	pop	{r3}
 8004c40:	469e      	mov	lr, r3
 8004c42:	4770      	bx	lr

08004c44 <_fini>:
 8004c44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c46:	bf00      	nop
 8004c48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c4a:	bc08      	pop	{r3}
 8004c4c:	469e      	mov	lr, r3
 8004c4e:	4770      	bx	lr
