module Gemmini (
	clock,
	reset,
	auto_spad_id_out_a_ready,
	auto_spad_id_out_a_valid,
	auto_spad_id_out_a_bits_opcode,
	auto_spad_id_out_a_bits_param,
	auto_spad_id_out_a_bits_size,
	auto_spad_id_out_a_bits_source,
	auto_spad_id_out_a_bits_address,
	auto_spad_id_out_a_bits_mask,
	auto_spad_id_out_a_bits_data,
	auto_spad_id_out_a_bits_corrupt,
	auto_spad_id_out_d_ready,
	auto_spad_id_out_d_valid,
	auto_spad_id_out_d_bits_opcode,
	auto_spad_id_out_d_bits_param,
	auto_spad_id_out_d_bits_size,
	auto_spad_id_out_d_bits_source,
	auto_spad_id_out_d_bits_sink,
	auto_spad_id_out_d_bits_denied,
	auto_spad_id_out_d_bits_data,
	auto_spad_id_out_d_bits_corrupt,
	io_cmd_ready,
	io_cmd_valid,
	io_cmd_bits_inst_funct,
	io_cmd_bits_inst_rs2,
	io_cmd_bits_inst_rs1,
	io_cmd_bits_inst_xd,
	io_cmd_bits_inst_xs1,
	io_cmd_bits_inst_xs2,
	io_cmd_bits_inst_rd,
	io_cmd_bits_inst_opcode,
	io_cmd_bits_rs1,
	io_cmd_bits_rs2,
	io_cmd_bits_status_debug,
	io_cmd_bits_status_cease,
	io_cmd_bits_status_wfi,
	io_cmd_bits_status_isa,
	io_cmd_bits_status_dprv,
	io_cmd_bits_status_dv,
	io_cmd_bits_status_prv,
	io_cmd_bits_status_v,
	io_cmd_bits_status_sd,
	io_cmd_bits_status_zero2,
	io_cmd_bits_status_mpv,
	io_cmd_bits_status_gva,
	io_cmd_bits_status_mbe,
	io_cmd_bits_status_sbe,
	io_cmd_bits_status_sxl,
	io_cmd_bits_status_uxl,
	io_cmd_bits_status_sd_rv32,
	io_cmd_bits_status_zero1,
	io_cmd_bits_status_tsr,
	io_cmd_bits_status_tw,
	io_cmd_bits_status_tvm,
	io_cmd_bits_status_mxr,
	io_cmd_bits_status_sum,
	io_cmd_bits_status_mprv,
	io_cmd_bits_status_xs,
	io_cmd_bits_status_fs,
	io_cmd_bits_status_mpp,
	io_cmd_bits_status_vs,
	io_cmd_bits_status_spp,
	io_cmd_bits_status_mpie,
	io_cmd_bits_status_ube,
	io_cmd_bits_status_spie,
	io_cmd_bits_status_upie,
	io_cmd_bits_status_mie,
	io_cmd_bits_status_hie,
	io_cmd_bits_status_sie,
	io_cmd_bits_status_uie,
	io_resp_ready,
	io_resp_valid,
	io_resp_bits_rd,
	io_resp_bits_data,
	io_busy,
	io_interrupt,
	io_ptw_0_req_ready,
	io_ptw_0_req_valid,
	io_ptw_0_req_bits_bits_addr,
	io_ptw_0_req_bits_bits_need_gpa,
	io_ptw_0_resp_valid,
	io_ptw_0_resp_bits_ae_ptw,
	io_ptw_0_resp_bits_ae_final,
	io_ptw_0_resp_bits_pf,
	io_ptw_0_resp_bits_gf,
	io_ptw_0_resp_bits_hr,
	io_ptw_0_resp_bits_hw,
	io_ptw_0_resp_bits_hx,
	io_ptw_0_resp_bits_pte_ppn,
	io_ptw_0_resp_bits_pte_d,
	io_ptw_0_resp_bits_pte_a,
	io_ptw_0_resp_bits_pte_g,
	io_ptw_0_resp_bits_pte_u,
	io_ptw_0_resp_bits_pte_x,
	io_ptw_0_resp_bits_pte_w,
	io_ptw_0_resp_bits_pte_r,
	io_ptw_0_resp_bits_pte_v,
	io_ptw_0_resp_bits_level,
	io_ptw_0_resp_bits_fragmented_superpage,
	io_ptw_0_resp_bits_homogeneous,
	io_ptw_0_ptbr_mode,
	io_ptw_0_pmp_0_cfg_l,
	io_ptw_0_pmp_0_cfg_a,
	io_ptw_0_pmp_0_cfg_x,
	io_ptw_0_pmp_0_cfg_w,
	io_ptw_0_pmp_0_cfg_r,
	io_ptw_0_pmp_0_addr,
	io_ptw_0_pmp_0_mask,
	io_ptw_0_pmp_1_cfg_l,
	io_ptw_0_pmp_1_cfg_a,
	io_ptw_0_pmp_1_cfg_x,
	io_ptw_0_pmp_1_cfg_w,
	io_ptw_0_pmp_1_cfg_r,
	io_ptw_0_pmp_1_addr,
	io_ptw_0_pmp_1_mask,
	io_ptw_0_pmp_2_cfg_l,
	io_ptw_0_pmp_2_cfg_a,
	io_ptw_0_pmp_2_cfg_x,
	io_ptw_0_pmp_2_cfg_w,
	io_ptw_0_pmp_2_cfg_r,
	io_ptw_0_pmp_2_addr,
	io_ptw_0_pmp_2_mask,
	io_ptw_0_pmp_3_cfg_l,
	io_ptw_0_pmp_3_cfg_a,
	io_ptw_0_pmp_3_cfg_x,
	io_ptw_0_pmp_3_cfg_w,
	io_ptw_0_pmp_3_cfg_r,
	io_ptw_0_pmp_3_addr,
	io_ptw_0_pmp_3_mask,
	io_ptw_0_pmp_4_cfg_l,
	io_ptw_0_pmp_4_cfg_a,
	io_ptw_0_pmp_4_cfg_x,
	io_ptw_0_pmp_4_cfg_w,
	io_ptw_0_pmp_4_cfg_r,
	io_ptw_0_pmp_4_addr,
	io_ptw_0_pmp_4_mask,
	io_ptw_0_pmp_5_cfg_l,
	io_ptw_0_pmp_5_cfg_a,
	io_ptw_0_pmp_5_cfg_x,
	io_ptw_0_pmp_5_cfg_w,
	io_ptw_0_pmp_5_cfg_r,
	io_ptw_0_pmp_5_addr,
	io_ptw_0_pmp_5_mask,
	io_ptw_0_pmp_6_cfg_l,
	io_ptw_0_pmp_6_cfg_a,
	io_ptw_0_pmp_6_cfg_x,
	io_ptw_0_pmp_6_cfg_w,
	io_ptw_0_pmp_6_cfg_r,
	io_ptw_0_pmp_6_addr,
	io_ptw_0_pmp_6_mask,
	io_ptw_0_pmp_7_cfg_l,
	io_ptw_0_pmp_7_cfg_a,
	io_ptw_0_pmp_7_cfg_x,
	io_ptw_0_pmp_7_cfg_w,
	io_ptw_0_pmp_7_cfg_r,
	io_ptw_0_pmp_7_addr,
	io_ptw_0_pmp_7_mask
);
	input clock;
	input reset;
	input auto_spad_id_out_a_ready;
	output wire auto_spad_id_out_a_valid;
	output wire [2:0] auto_spad_id_out_a_bits_opcode;
	output wire [2:0] auto_spad_id_out_a_bits_param;
	output wire [2:0] auto_spad_id_out_a_bits_size;
	output wire [4:0] auto_spad_id_out_a_bits_source;
	output wire [31:0] auto_spad_id_out_a_bits_address;
	output wire [15:0] auto_spad_id_out_a_bits_mask;
	output wire [127:0] auto_spad_id_out_a_bits_data;
	output wire auto_spad_id_out_a_bits_corrupt;
	output wire auto_spad_id_out_d_ready;
	input auto_spad_id_out_d_valid;
	input [2:0] auto_spad_id_out_d_bits_opcode;
	input [1:0] auto_spad_id_out_d_bits_param;
	input [2:0] auto_spad_id_out_d_bits_size;
	input [4:0] auto_spad_id_out_d_bits_source;
	input auto_spad_id_out_d_bits_sink;
	input auto_spad_id_out_d_bits_denied;
	input [127:0] auto_spad_id_out_d_bits_data;
	input auto_spad_id_out_d_bits_corrupt;
	output wire io_cmd_ready;
	input io_cmd_valid;
	input [6:0] io_cmd_bits_inst_funct;
	input [4:0] io_cmd_bits_inst_rs2;
	input [4:0] io_cmd_bits_inst_rs1;
	input io_cmd_bits_inst_xd;
	input io_cmd_bits_inst_xs1;
	input io_cmd_bits_inst_xs2;
	input [4:0] io_cmd_bits_inst_rd;
	input [6:0] io_cmd_bits_inst_opcode;
	input [63:0] io_cmd_bits_rs1;
	input [63:0] io_cmd_bits_rs2;
	input io_cmd_bits_status_debug;
	input io_cmd_bits_status_cease;
	input io_cmd_bits_status_wfi;
	input [31:0] io_cmd_bits_status_isa;
	input [1:0] io_cmd_bits_status_dprv;
	input io_cmd_bits_status_dv;
	input [1:0] io_cmd_bits_status_prv;
	input io_cmd_bits_status_v;
	input io_cmd_bits_status_sd;
	input [22:0] io_cmd_bits_status_zero2;
	input io_cmd_bits_status_mpv;
	input io_cmd_bits_status_gva;
	input io_cmd_bits_status_mbe;
	input io_cmd_bits_status_sbe;
	input [1:0] io_cmd_bits_status_sxl;
	input [1:0] io_cmd_bits_status_uxl;
	input io_cmd_bits_status_sd_rv32;
	input [7:0] io_cmd_bits_status_zero1;
	input io_cmd_bits_status_tsr;
	input io_cmd_bits_status_tw;
	input io_cmd_bits_status_tvm;
	input io_cmd_bits_status_mxr;
	input io_cmd_bits_status_sum;
	input io_cmd_bits_status_mprv;
	input [1:0] io_cmd_bits_status_xs;
	input [1:0] io_cmd_bits_status_fs;
	input [1:0] io_cmd_bits_status_mpp;
	input [1:0] io_cmd_bits_status_vs;
	input io_cmd_bits_status_spp;
	input io_cmd_bits_status_mpie;
	input io_cmd_bits_status_ube;
	input io_cmd_bits_status_spie;
	input io_cmd_bits_status_upie;
	input io_cmd_bits_status_mie;
	input io_cmd_bits_status_hie;
	input io_cmd_bits_status_sie;
	input io_cmd_bits_status_uie;
	input io_resp_ready;
	output wire io_resp_valid;
	output wire [4:0] io_resp_bits_rd;
	output wire [63:0] io_resp_bits_data;
	output wire io_busy;
	output wire io_interrupt;
	input io_ptw_0_req_ready;
	output wire io_ptw_0_req_valid;
	output wire [26:0] io_ptw_0_req_bits_bits_addr;
	output wire io_ptw_0_req_bits_bits_need_gpa;
	input io_ptw_0_resp_valid;
	input io_ptw_0_resp_bits_ae_ptw;
	input io_ptw_0_resp_bits_ae_final;
	input io_ptw_0_resp_bits_pf;
	input io_ptw_0_resp_bits_gf;
	input io_ptw_0_resp_bits_hr;
	input io_ptw_0_resp_bits_hw;
	input io_ptw_0_resp_bits_hx;
	input [43:0] io_ptw_0_resp_bits_pte_ppn;
	input io_ptw_0_resp_bits_pte_d;
	input io_ptw_0_resp_bits_pte_a;
	input io_ptw_0_resp_bits_pte_g;
	input io_ptw_0_resp_bits_pte_u;
	input io_ptw_0_resp_bits_pte_x;
	input io_ptw_0_resp_bits_pte_w;
	input io_ptw_0_resp_bits_pte_r;
	input io_ptw_0_resp_bits_pte_v;
	input [1:0] io_ptw_0_resp_bits_level;
	input io_ptw_0_resp_bits_fragmented_superpage;
	input io_ptw_0_resp_bits_homogeneous;
	input [3:0] io_ptw_0_ptbr_mode;
	input io_ptw_0_pmp_0_cfg_l;
	input [1:0] io_ptw_0_pmp_0_cfg_a;
	input io_ptw_0_pmp_0_cfg_x;
	input io_ptw_0_pmp_0_cfg_w;
	input io_ptw_0_pmp_0_cfg_r;
	input [29:0] io_ptw_0_pmp_0_addr;
	input [31:0] io_ptw_0_pmp_0_mask;
	input io_ptw_0_pmp_1_cfg_l;
	input [1:0] io_ptw_0_pmp_1_cfg_a;
	input io_ptw_0_pmp_1_cfg_x;
	input io_ptw_0_pmp_1_cfg_w;
	input io_ptw_0_pmp_1_cfg_r;
	input [29:0] io_ptw_0_pmp_1_addr;
	input [31:0] io_ptw_0_pmp_1_mask;
	input io_ptw_0_pmp_2_cfg_l;
	input [1:0] io_ptw_0_pmp_2_cfg_a;
	input io_ptw_0_pmp_2_cfg_x;
	input io_ptw_0_pmp_2_cfg_w;
	input io_ptw_0_pmp_2_cfg_r;
	input [29:0] io_ptw_0_pmp_2_addr;
	input [31:0] io_ptw_0_pmp_2_mask;
	input io_ptw_0_pmp_3_cfg_l;
	input [1:0] io_ptw_0_pmp_3_cfg_a;
	input io_ptw_0_pmp_3_cfg_x;
	input io_ptw_0_pmp_3_cfg_w;
	input io_ptw_0_pmp_3_cfg_r;
	input [29:0] io_ptw_0_pmp_3_addr;
	input [31:0] io_ptw_0_pmp_3_mask;
	input io_ptw_0_pmp_4_cfg_l;
	input [1:0] io_ptw_0_pmp_4_cfg_a;
	input io_ptw_0_pmp_4_cfg_x;
	input io_ptw_0_pmp_4_cfg_w;
	input io_ptw_0_pmp_4_cfg_r;
	input [29:0] io_ptw_0_pmp_4_addr;
	input [31:0] io_ptw_0_pmp_4_mask;
	input io_ptw_0_pmp_5_cfg_l;
	input [1:0] io_ptw_0_pmp_5_cfg_a;
	input io_ptw_0_pmp_5_cfg_x;
	input io_ptw_0_pmp_5_cfg_w;
	input io_ptw_0_pmp_5_cfg_r;
	input [29:0] io_ptw_0_pmp_5_addr;
	input [31:0] io_ptw_0_pmp_5_mask;
	input io_ptw_0_pmp_6_cfg_l;
	input [1:0] io_ptw_0_pmp_6_cfg_a;
	input io_ptw_0_pmp_6_cfg_x;
	input io_ptw_0_pmp_6_cfg_w;
	input io_ptw_0_pmp_6_cfg_r;
	input [29:0] io_ptw_0_pmp_6_addr;
	input [31:0] io_ptw_0_pmp_6_mask;
	input io_ptw_0_pmp_7_cfg_l;
	input [1:0] io_ptw_0_pmp_7_cfg_a;
	input io_ptw_0_pmp_7_cfg_x;
	input io_ptw_0_pmp_7_cfg_w;
	input io_ptw_0_pmp_7_cfg_r;
	input [29:0] io_ptw_0_pmp_7_addr;
	input [31:0] io_ptw_0_pmp_7_mask;
	wire _reservation_station_completed_arb_io_in_1_ready;
	wire _reservation_station_completed_arb_io_in_2_ready;
	wire _reservation_station_completed_arb_io_out_valid;
	wire [5:0] _reservation_station_completed_arb_io_out_bits;
	wire _req_arb_3_io_in_0_ready;
	wire _req_arb_3_io_out_valid;
	wire [11:0] _req_arb_3_io_out_bits_addr;
	wire _req_arb_2_io_in_0_ready;
	wire _req_arb_2_io_out_valid;
	wire [11:0] _req_arb_2_io_out_bits_addr;
	wire _req_arb_1_io_in_0_ready;
	wire _req_arb_1_io_out_valid;
	wire [11:0] _req_arb_1_io_out_bits_addr;
	wire _req_arb_io_in_0_ready;
	wire _req_arb_io_out_valid;
	wire [11:0] _req_arb_io_out_bits_addr;
	wire [7:0] _im2col_io_resp_bits_a_im2col_0;
	wire [7:0] _im2col_io_resp_bits_a_im2col_1;
	wire [7:0] _im2col_io_resp_bits_a_im2col_2;
	wire [7:0] _im2col_io_resp_bits_a_im2col_3;
	wire [7:0] _im2col_io_resp_bits_a_im2col_4;
	wire [7:0] _im2col_io_resp_bits_a_im2col_5;
	wire [7:0] _im2col_io_resp_bits_a_im2col_6;
	wire [7:0] _im2col_io_resp_bits_a_im2col_7;
	wire [7:0] _im2col_io_resp_bits_a_im2col_8;
	wire [7:0] _im2col_io_resp_bits_a_im2col_9;
	wire [7:0] _im2col_io_resp_bits_a_im2col_10;
	wire [7:0] _im2col_io_resp_bits_a_im2col_11;
	wire [7:0] _im2col_io_resp_bits_a_im2col_12;
	wire [7:0] _im2col_io_resp_bits_a_im2col_13;
	wire [7:0] _im2col_io_resp_bits_a_im2col_14;
	wire [7:0] _im2col_io_resp_bits_a_im2col_15;
	wire [11:0] _im2col_io_sram_reads_0_req_bits_addr;
	wire [11:0] _im2col_io_sram_reads_1_req_bits_addr;
	wire [11:0] _im2col_io_sram_reads_2_req_bits_addr;
	wire [11:0] _im2col_io_sram_reads_3_req_bits_addr;
	wire _im2col_io_counter_event_signal_38;
	wire _im2col_io_counter_event_signal_39;
	wire _im2col_io_counter_event_signal_40;
	wire _ex_controller_io_cmd_ready;
	wire [13:0] _ex_controller_io_im2col_req_bits_addr_data;
	wire [7:0] _ex_controller_io_im2col_req_bits_ocol;
	wire [3:0] _ex_controller_io_im2col_req_bits_krow;
	wire [8:0] _ex_controller_io_im2col_req_bits_icol;
	wire [2:0] _ex_controller_io_im2col_req_bits_stride;
	wire [10:0] _ex_controller_io_im2col_req_bits_row_turn;
	wire [7:0] _ex_controller_io_im2col_req_bits_kdim2;
	wire [3:0] _ex_controller_io_im2col_req_bits_row_left;
	wire _ex_controller_io_im2col_req_bits_start_inputting;
	wire _ex_controller_io_srams_read_0_req_valid;
	wire [11:0] _ex_controller_io_srams_read_0_req_bits_addr;
	wire _ex_controller_io_srams_read_0_resp_ready;
	wire _ex_controller_io_srams_read_1_req_valid;
	wire [11:0] _ex_controller_io_srams_read_1_req_bits_addr;
	wire _ex_controller_io_srams_read_1_resp_ready;
	wire _ex_controller_io_srams_read_2_req_valid;
	wire [11:0] _ex_controller_io_srams_read_2_req_bits_addr;
	wire _ex_controller_io_srams_read_2_resp_ready;
	wire _ex_controller_io_srams_read_3_req_valid;
	wire [11:0] _ex_controller_io_srams_read_3_req_bits_addr;
	wire _ex_controller_io_srams_read_3_resp_ready;
	wire _ex_controller_io_srams_write_0_valid;
	wire [11:0] _ex_controller_io_srams_write_0_addr;
	wire _ex_controller_io_srams_write_0_mask_0;
	wire _ex_controller_io_srams_write_0_mask_1;
	wire _ex_controller_io_srams_write_0_mask_2;
	wire _ex_controller_io_srams_write_0_mask_3;
	wire _ex_controller_io_srams_write_0_mask_4;
	wire _ex_controller_io_srams_write_0_mask_5;
	wire _ex_controller_io_srams_write_0_mask_6;
	wire _ex_controller_io_srams_write_0_mask_7;
	wire _ex_controller_io_srams_write_0_mask_8;
	wire _ex_controller_io_srams_write_0_mask_9;
	wire _ex_controller_io_srams_write_0_mask_10;
	wire _ex_controller_io_srams_write_0_mask_11;
	wire _ex_controller_io_srams_write_0_mask_12;
	wire _ex_controller_io_srams_write_0_mask_13;
	wire _ex_controller_io_srams_write_0_mask_14;
	wire _ex_controller_io_srams_write_0_mask_15;
	wire [127:0] _ex_controller_io_srams_write_0_data;
	wire _ex_controller_io_srams_write_1_valid;
	wire [11:0] _ex_controller_io_srams_write_1_addr;
	wire _ex_controller_io_srams_write_1_mask_0;
	wire _ex_controller_io_srams_write_1_mask_1;
	wire _ex_controller_io_srams_write_1_mask_2;
	wire _ex_controller_io_srams_write_1_mask_3;
	wire _ex_controller_io_srams_write_1_mask_4;
	wire _ex_controller_io_srams_write_1_mask_5;
	wire _ex_controller_io_srams_write_1_mask_6;
	wire _ex_controller_io_srams_write_1_mask_7;
	wire _ex_controller_io_srams_write_1_mask_8;
	wire _ex_controller_io_srams_write_1_mask_9;
	wire _ex_controller_io_srams_write_1_mask_10;
	wire _ex_controller_io_srams_write_1_mask_11;
	wire _ex_controller_io_srams_write_1_mask_12;
	wire _ex_controller_io_srams_write_1_mask_13;
	wire _ex_controller_io_srams_write_1_mask_14;
	wire _ex_controller_io_srams_write_1_mask_15;
	wire [127:0] _ex_controller_io_srams_write_1_data;
	wire _ex_controller_io_srams_write_2_valid;
	wire [11:0] _ex_controller_io_srams_write_2_addr;
	wire _ex_controller_io_srams_write_2_mask_0;
	wire _ex_controller_io_srams_write_2_mask_1;
	wire _ex_controller_io_srams_write_2_mask_2;
	wire _ex_controller_io_srams_write_2_mask_3;
	wire _ex_controller_io_srams_write_2_mask_4;
	wire _ex_controller_io_srams_write_2_mask_5;
	wire _ex_controller_io_srams_write_2_mask_6;
	wire _ex_controller_io_srams_write_2_mask_7;
	wire _ex_controller_io_srams_write_2_mask_8;
	wire _ex_controller_io_srams_write_2_mask_9;
	wire _ex_controller_io_srams_write_2_mask_10;
	wire _ex_controller_io_srams_write_2_mask_11;
	wire _ex_controller_io_srams_write_2_mask_12;
	wire _ex_controller_io_srams_write_2_mask_13;
	wire _ex_controller_io_srams_write_2_mask_14;
	wire _ex_controller_io_srams_write_2_mask_15;
	wire [127:0] _ex_controller_io_srams_write_2_data;
	wire _ex_controller_io_srams_write_3_valid;
	wire [11:0] _ex_controller_io_srams_write_3_addr;
	wire _ex_controller_io_srams_write_3_mask_0;
	wire _ex_controller_io_srams_write_3_mask_1;
	wire _ex_controller_io_srams_write_3_mask_2;
	wire _ex_controller_io_srams_write_3_mask_3;
	wire _ex_controller_io_srams_write_3_mask_4;
	wire _ex_controller_io_srams_write_3_mask_5;
	wire _ex_controller_io_srams_write_3_mask_6;
	wire _ex_controller_io_srams_write_3_mask_7;
	wire _ex_controller_io_srams_write_3_mask_8;
	wire _ex_controller_io_srams_write_3_mask_9;
	wire _ex_controller_io_srams_write_3_mask_10;
	wire _ex_controller_io_srams_write_3_mask_11;
	wire _ex_controller_io_srams_write_3_mask_12;
	wire _ex_controller_io_srams_write_3_mask_13;
	wire _ex_controller_io_srams_write_3_mask_14;
	wire _ex_controller_io_srams_write_3_mask_15;
	wire [127:0] _ex_controller_io_srams_write_3_data;
	wire _ex_controller_io_acc_read_req_0_valid;
	wire [31:0] _ex_controller_io_acc_read_req_0_bits_scale_bits;
	wire [8:0] _ex_controller_io_acc_read_req_0_bits_addr;
	wire [2:0] _ex_controller_io_acc_read_req_0_bits_act;
	wire _ex_controller_io_acc_read_req_1_valid;
	wire [31:0] _ex_controller_io_acc_read_req_1_bits_scale_bits;
	wire [8:0] _ex_controller_io_acc_read_req_1_bits_addr;
	wire [2:0] _ex_controller_io_acc_read_req_1_bits_act;
	wire _ex_controller_io_acc_read_resp_0_ready;
	wire _ex_controller_io_acc_read_resp_1_ready;
	wire _ex_controller_io_acc_write_0_valid;
	wire [8:0] _ex_controller_io_acc_write_0_bits_addr;
	wire [31:0] _ex_controller_io_acc_write_0_bits_data_0_0;
	wire [31:0] _ex_controller_io_acc_write_0_bits_data_1_0;
	wire [31:0] _ex_controller_io_acc_write_0_bits_data_2_0;
	wire [31:0] _ex_controller_io_acc_write_0_bits_data_3_0;
	wire [31:0] _ex_controller_io_acc_write_0_bits_data_4_0;
	wire [31:0] _ex_controller_io_acc_write_0_bits_data_5_0;
	wire [31:0] _ex_controller_io_acc_write_0_bits_data_6_0;
	wire [31:0] _ex_controller_io_acc_write_0_bits_data_7_0;
	wire [31:0] _ex_controller_io_acc_write_0_bits_data_8_0;
	wire [31:0] _ex_controller_io_acc_write_0_bits_data_9_0;
	wire [31:0] _ex_controller_io_acc_write_0_bits_data_10_0;
	wire [31:0] _ex_controller_io_acc_write_0_bits_data_11_0;
	wire [31:0] _ex_controller_io_acc_write_0_bits_data_12_0;
	wire [31:0] _ex_controller_io_acc_write_0_bits_data_13_0;
	wire [31:0] _ex_controller_io_acc_write_0_bits_data_14_0;
	wire [31:0] _ex_controller_io_acc_write_0_bits_data_15_0;
	wire _ex_controller_io_acc_write_0_bits_acc;
	wire _ex_controller_io_acc_write_0_bits_mask_0;
	wire _ex_controller_io_acc_write_0_bits_mask_1;
	wire _ex_controller_io_acc_write_0_bits_mask_2;
	wire _ex_controller_io_acc_write_0_bits_mask_3;
	wire _ex_controller_io_acc_write_0_bits_mask_4;
	wire _ex_controller_io_acc_write_0_bits_mask_5;
	wire _ex_controller_io_acc_write_0_bits_mask_6;
	wire _ex_controller_io_acc_write_0_bits_mask_7;
	wire _ex_controller_io_acc_write_0_bits_mask_8;
	wire _ex_controller_io_acc_write_0_bits_mask_9;
	wire _ex_controller_io_acc_write_0_bits_mask_10;
	wire _ex_controller_io_acc_write_0_bits_mask_11;
	wire _ex_controller_io_acc_write_0_bits_mask_12;
	wire _ex_controller_io_acc_write_0_bits_mask_13;
	wire _ex_controller_io_acc_write_0_bits_mask_14;
	wire _ex_controller_io_acc_write_0_bits_mask_15;
	wire _ex_controller_io_acc_write_0_bits_mask_16;
	wire _ex_controller_io_acc_write_0_bits_mask_17;
	wire _ex_controller_io_acc_write_0_bits_mask_18;
	wire _ex_controller_io_acc_write_0_bits_mask_19;
	wire _ex_controller_io_acc_write_0_bits_mask_20;
	wire _ex_controller_io_acc_write_0_bits_mask_21;
	wire _ex_controller_io_acc_write_0_bits_mask_22;
	wire _ex_controller_io_acc_write_0_bits_mask_23;
	wire _ex_controller_io_acc_write_0_bits_mask_24;
	wire _ex_controller_io_acc_write_0_bits_mask_25;
	wire _ex_controller_io_acc_write_0_bits_mask_26;
	wire _ex_controller_io_acc_write_0_bits_mask_27;
	wire _ex_controller_io_acc_write_0_bits_mask_28;
	wire _ex_controller_io_acc_write_0_bits_mask_29;
	wire _ex_controller_io_acc_write_0_bits_mask_30;
	wire _ex_controller_io_acc_write_0_bits_mask_31;
	wire _ex_controller_io_acc_write_0_bits_mask_32;
	wire _ex_controller_io_acc_write_0_bits_mask_33;
	wire _ex_controller_io_acc_write_0_bits_mask_34;
	wire _ex_controller_io_acc_write_0_bits_mask_35;
	wire _ex_controller_io_acc_write_0_bits_mask_36;
	wire _ex_controller_io_acc_write_0_bits_mask_37;
	wire _ex_controller_io_acc_write_0_bits_mask_38;
	wire _ex_controller_io_acc_write_0_bits_mask_39;
	wire _ex_controller_io_acc_write_0_bits_mask_40;
	wire _ex_controller_io_acc_write_0_bits_mask_41;
	wire _ex_controller_io_acc_write_0_bits_mask_42;
	wire _ex_controller_io_acc_write_0_bits_mask_43;
	wire _ex_controller_io_acc_write_0_bits_mask_44;
	wire _ex_controller_io_acc_write_0_bits_mask_45;
	wire _ex_controller_io_acc_write_0_bits_mask_46;
	wire _ex_controller_io_acc_write_0_bits_mask_47;
	wire _ex_controller_io_acc_write_0_bits_mask_48;
	wire _ex_controller_io_acc_write_0_bits_mask_49;
	wire _ex_controller_io_acc_write_0_bits_mask_50;
	wire _ex_controller_io_acc_write_0_bits_mask_51;
	wire _ex_controller_io_acc_write_0_bits_mask_52;
	wire _ex_controller_io_acc_write_0_bits_mask_53;
	wire _ex_controller_io_acc_write_0_bits_mask_54;
	wire _ex_controller_io_acc_write_0_bits_mask_55;
	wire _ex_controller_io_acc_write_0_bits_mask_56;
	wire _ex_controller_io_acc_write_0_bits_mask_57;
	wire _ex_controller_io_acc_write_0_bits_mask_58;
	wire _ex_controller_io_acc_write_0_bits_mask_59;
	wire _ex_controller_io_acc_write_0_bits_mask_60;
	wire _ex_controller_io_acc_write_0_bits_mask_61;
	wire _ex_controller_io_acc_write_0_bits_mask_62;
	wire _ex_controller_io_acc_write_0_bits_mask_63;
	wire _ex_controller_io_acc_write_1_valid;
	wire [8:0] _ex_controller_io_acc_write_1_bits_addr;
	wire [31:0] _ex_controller_io_acc_write_1_bits_data_0_0;
	wire [31:0] _ex_controller_io_acc_write_1_bits_data_1_0;
	wire [31:0] _ex_controller_io_acc_write_1_bits_data_2_0;
	wire [31:0] _ex_controller_io_acc_write_1_bits_data_3_0;
	wire [31:0] _ex_controller_io_acc_write_1_bits_data_4_0;
	wire [31:0] _ex_controller_io_acc_write_1_bits_data_5_0;
	wire [31:0] _ex_controller_io_acc_write_1_bits_data_6_0;
	wire [31:0] _ex_controller_io_acc_write_1_bits_data_7_0;
	wire [31:0] _ex_controller_io_acc_write_1_bits_data_8_0;
	wire [31:0] _ex_controller_io_acc_write_1_bits_data_9_0;
	wire [31:0] _ex_controller_io_acc_write_1_bits_data_10_0;
	wire [31:0] _ex_controller_io_acc_write_1_bits_data_11_0;
	wire [31:0] _ex_controller_io_acc_write_1_bits_data_12_0;
	wire [31:0] _ex_controller_io_acc_write_1_bits_data_13_0;
	wire [31:0] _ex_controller_io_acc_write_1_bits_data_14_0;
	wire [31:0] _ex_controller_io_acc_write_1_bits_data_15_0;
	wire _ex_controller_io_acc_write_1_bits_acc;
	wire _ex_controller_io_acc_write_1_bits_mask_0;
	wire _ex_controller_io_acc_write_1_bits_mask_1;
	wire _ex_controller_io_acc_write_1_bits_mask_2;
	wire _ex_controller_io_acc_write_1_bits_mask_3;
	wire _ex_controller_io_acc_write_1_bits_mask_4;
	wire _ex_controller_io_acc_write_1_bits_mask_5;
	wire _ex_controller_io_acc_write_1_bits_mask_6;
	wire _ex_controller_io_acc_write_1_bits_mask_7;
	wire _ex_controller_io_acc_write_1_bits_mask_8;
	wire _ex_controller_io_acc_write_1_bits_mask_9;
	wire _ex_controller_io_acc_write_1_bits_mask_10;
	wire _ex_controller_io_acc_write_1_bits_mask_11;
	wire _ex_controller_io_acc_write_1_bits_mask_12;
	wire _ex_controller_io_acc_write_1_bits_mask_13;
	wire _ex_controller_io_acc_write_1_bits_mask_14;
	wire _ex_controller_io_acc_write_1_bits_mask_15;
	wire _ex_controller_io_acc_write_1_bits_mask_16;
	wire _ex_controller_io_acc_write_1_bits_mask_17;
	wire _ex_controller_io_acc_write_1_bits_mask_18;
	wire _ex_controller_io_acc_write_1_bits_mask_19;
	wire _ex_controller_io_acc_write_1_bits_mask_20;
	wire _ex_controller_io_acc_write_1_bits_mask_21;
	wire _ex_controller_io_acc_write_1_bits_mask_22;
	wire _ex_controller_io_acc_write_1_bits_mask_23;
	wire _ex_controller_io_acc_write_1_bits_mask_24;
	wire _ex_controller_io_acc_write_1_bits_mask_25;
	wire _ex_controller_io_acc_write_1_bits_mask_26;
	wire _ex_controller_io_acc_write_1_bits_mask_27;
	wire _ex_controller_io_acc_write_1_bits_mask_28;
	wire _ex_controller_io_acc_write_1_bits_mask_29;
	wire _ex_controller_io_acc_write_1_bits_mask_30;
	wire _ex_controller_io_acc_write_1_bits_mask_31;
	wire _ex_controller_io_acc_write_1_bits_mask_32;
	wire _ex_controller_io_acc_write_1_bits_mask_33;
	wire _ex_controller_io_acc_write_1_bits_mask_34;
	wire _ex_controller_io_acc_write_1_bits_mask_35;
	wire _ex_controller_io_acc_write_1_bits_mask_36;
	wire _ex_controller_io_acc_write_1_bits_mask_37;
	wire _ex_controller_io_acc_write_1_bits_mask_38;
	wire _ex_controller_io_acc_write_1_bits_mask_39;
	wire _ex_controller_io_acc_write_1_bits_mask_40;
	wire _ex_controller_io_acc_write_1_bits_mask_41;
	wire _ex_controller_io_acc_write_1_bits_mask_42;
	wire _ex_controller_io_acc_write_1_bits_mask_43;
	wire _ex_controller_io_acc_write_1_bits_mask_44;
	wire _ex_controller_io_acc_write_1_bits_mask_45;
	wire _ex_controller_io_acc_write_1_bits_mask_46;
	wire _ex_controller_io_acc_write_1_bits_mask_47;
	wire _ex_controller_io_acc_write_1_bits_mask_48;
	wire _ex_controller_io_acc_write_1_bits_mask_49;
	wire _ex_controller_io_acc_write_1_bits_mask_50;
	wire _ex_controller_io_acc_write_1_bits_mask_51;
	wire _ex_controller_io_acc_write_1_bits_mask_52;
	wire _ex_controller_io_acc_write_1_bits_mask_53;
	wire _ex_controller_io_acc_write_1_bits_mask_54;
	wire _ex_controller_io_acc_write_1_bits_mask_55;
	wire _ex_controller_io_acc_write_1_bits_mask_56;
	wire _ex_controller_io_acc_write_1_bits_mask_57;
	wire _ex_controller_io_acc_write_1_bits_mask_58;
	wire _ex_controller_io_acc_write_1_bits_mask_59;
	wire _ex_controller_io_acc_write_1_bits_mask_60;
	wire _ex_controller_io_acc_write_1_bits_mask_61;
	wire _ex_controller_io_acc_write_1_bits_mask_62;
	wire _ex_controller_io_acc_write_1_bits_mask_63;
	wire _ex_controller_io_completed_valid;
	wire [5:0] _ex_controller_io_completed_bits;
	wire _ex_controller_io_busy;
	wire _ex_controller_io_counter_event_signal_24;
	wire _ex_controller_io_counter_event_signal_25;
	wire _ex_controller_io_counter_event_signal_26;
	wire _ex_controller_io_counter_event_signal_27;
	wire _ex_controller_io_counter_event_signal_28;
	wire _ex_controller_io_counter_event_signal_29;
	wire _ex_controller_io_counter_event_signal_30;
	wire _ex_controller_io_counter_event_signal_31;
	wire _ex_controller_io_counter_event_signal_32;
	wire _ex_controller_io_counter_event_signal_33;
	wire _ex_controller_io_counter_event_signal_34;
	wire _ex_controller_io_counter_event_signal_35;
	wire _ex_controller_io_counter_event_signal_36;
	wire _ex_controller_io_counter_event_signal_37;
	wire _store_controller_io_cmd_ready;
	wire _store_controller_io_dma_req_valid;
	wire [39:0] _store_controller_io_dma_req_bits_vaddr;
	wire _store_controller_io_dma_req_bits_laddr_is_acc_addr;
	wire _store_controller_io_dma_req_bits_laddr_accumulate;
	wire _store_controller_io_dma_req_bits_laddr_read_full_acc_row;
	wire [10:0] _store_controller_io_dma_req_bits_laddr_garbage;
	wire _store_controller_io_dma_req_bits_laddr_garbage_bit;
	wire [13:0] _store_controller_io_dma_req_bits_laddr_data;
	wire _store_controller_io_dma_req_bits_dest;
	wire [2:0] _store_controller_io_dma_req_bits_acc_act;
	wire [31:0] _store_controller_io_dma_req_bits_acc_scale;
	wire [15:0] _store_controller_io_dma_req_bits_len;
	wire [7:0] _store_controller_io_dma_req_bits_block;
	wire [7:0] _store_controller_io_dma_req_bits_cmd_id;
	wire _store_controller_io_dma_req_bits_status_debug;
	wire _store_controller_io_dma_req_bits_status_cease;
	wire _store_controller_io_dma_req_bits_status_wfi;
	wire [31:0] _store_controller_io_dma_req_bits_status_isa;
	wire [1:0] _store_controller_io_dma_req_bits_status_dprv;
	wire _store_controller_io_dma_req_bits_status_dv;
	wire [1:0] _store_controller_io_dma_req_bits_status_prv;
	wire _store_controller_io_dma_req_bits_status_v;
	wire _store_controller_io_dma_req_bits_status_sd;
	wire [22:0] _store_controller_io_dma_req_bits_status_zero2;
	wire _store_controller_io_dma_req_bits_status_mpv;
	wire _store_controller_io_dma_req_bits_status_gva;
	wire _store_controller_io_dma_req_bits_status_mbe;
	wire _store_controller_io_dma_req_bits_status_sbe;
	wire [1:0] _store_controller_io_dma_req_bits_status_sxl;
	wire [1:0] _store_controller_io_dma_req_bits_status_uxl;
	wire _store_controller_io_dma_req_bits_status_sd_rv32;
	wire [7:0] _store_controller_io_dma_req_bits_status_zero1;
	wire _store_controller_io_dma_req_bits_status_tsr;
	wire _store_controller_io_dma_req_bits_status_tw;
	wire _store_controller_io_dma_req_bits_status_tvm;
	wire _store_controller_io_dma_req_bits_status_mxr;
	wire _store_controller_io_dma_req_bits_status_sum;
	wire _store_controller_io_dma_req_bits_status_mprv;
	wire [1:0] _store_controller_io_dma_req_bits_status_xs;
	wire [1:0] _store_controller_io_dma_req_bits_status_fs;
	wire [1:0] _store_controller_io_dma_req_bits_status_mpp;
	wire [1:0] _store_controller_io_dma_req_bits_status_vs;
	wire _store_controller_io_dma_req_bits_status_spp;
	wire _store_controller_io_dma_req_bits_status_mpie;
	wire _store_controller_io_dma_req_bits_status_ube;
	wire _store_controller_io_dma_req_bits_status_spie;
	wire _store_controller_io_dma_req_bits_status_upie;
	wire _store_controller_io_dma_req_bits_status_mie;
	wire _store_controller_io_dma_req_bits_status_hie;
	wire _store_controller_io_dma_req_bits_status_sie;
	wire _store_controller_io_dma_req_bits_status_uie;
	wire _store_controller_io_dma_req_bits_pool_en;
	wire _store_controller_io_dma_req_bits_store_en;
	wire _store_controller_io_completed_valid;
	wire [5:0] _store_controller_io_completed_bits;
	wire _store_controller_io_busy;
	wire _store_controller_io_counter_event_signal_11;
	wire _store_controller_io_counter_event_signal_12;
	wire _store_controller_io_counter_event_signal_13;
	wire _store_controller_io_counter_event_signal_14;
	wire _load_controller_io_cmd_ready;
	wire _load_controller_io_dma_req_valid;
	wire [39:0] _load_controller_io_dma_req_bits_vaddr;
	wire _load_controller_io_dma_req_bits_laddr_is_acc_addr;
	wire _load_controller_io_dma_req_bits_laddr_accumulate;
	wire _load_controller_io_dma_req_bits_laddr_read_full_acc_row;
	wire [2:0] _load_controller_io_dma_req_bits_laddr_norm_cmd;
	wire [10:0] _load_controller_io_dma_req_bits_laddr_garbage;
	wire _load_controller_io_dma_req_bits_laddr_garbage_bit;
	wire [13:0] _load_controller_io_dma_req_bits_laddr_data;
	wire [15:0] _load_controller_io_dma_req_bits_cols;
	wire [15:0] _load_controller_io_dma_req_bits_repeats;
	wire [31:0] _load_controller_io_dma_req_bits_scale;
	wire _load_controller_io_dma_req_bits_has_acc_bitwidth;
	wire _load_controller_io_dma_req_bits_all_zeros;
	wire [15:0] _load_controller_io_dma_req_bits_block_stride;
	wire [7:0] _load_controller_io_dma_req_bits_pixel_repeats;
	wire [7:0] _load_controller_io_dma_req_bits_cmd_id;
	wire _load_controller_io_dma_req_bits_status_debug;
	wire _load_controller_io_dma_req_bits_status_cease;
	wire _load_controller_io_dma_req_bits_status_wfi;
	wire [31:0] _load_controller_io_dma_req_bits_status_isa;
	wire [1:0] _load_controller_io_dma_req_bits_status_dprv;
	wire _load_controller_io_dma_req_bits_status_dv;
	wire [1:0] _load_controller_io_dma_req_bits_status_prv;
	wire _load_controller_io_dma_req_bits_status_v;
	wire _load_controller_io_dma_req_bits_status_sd;
	wire [22:0] _load_controller_io_dma_req_bits_status_zero2;
	wire _load_controller_io_dma_req_bits_status_mpv;
	wire _load_controller_io_dma_req_bits_status_gva;
	wire _load_controller_io_dma_req_bits_status_mbe;
	wire _load_controller_io_dma_req_bits_status_sbe;
	wire [1:0] _load_controller_io_dma_req_bits_status_sxl;
	wire [1:0] _load_controller_io_dma_req_bits_status_uxl;
	wire _load_controller_io_dma_req_bits_status_sd_rv32;
	wire [7:0] _load_controller_io_dma_req_bits_status_zero1;
	wire _load_controller_io_dma_req_bits_status_tsr;
	wire _load_controller_io_dma_req_bits_status_tw;
	wire _load_controller_io_dma_req_bits_status_tvm;
	wire _load_controller_io_dma_req_bits_status_mxr;
	wire _load_controller_io_dma_req_bits_status_sum;
	wire _load_controller_io_dma_req_bits_status_mprv;
	wire [1:0] _load_controller_io_dma_req_bits_status_xs;
	wire [1:0] _load_controller_io_dma_req_bits_status_fs;
	wire [1:0] _load_controller_io_dma_req_bits_status_mpp;
	wire [1:0] _load_controller_io_dma_req_bits_status_vs;
	wire _load_controller_io_dma_req_bits_status_spp;
	wire _load_controller_io_dma_req_bits_status_mpie;
	wire _load_controller_io_dma_req_bits_status_ube;
	wire _load_controller_io_dma_req_bits_status_spie;
	wire _load_controller_io_dma_req_bits_status_upie;
	wire _load_controller_io_dma_req_bits_status_mie;
	wire _load_controller_io_dma_req_bits_status_hie;
	wire _load_controller_io_dma_req_bits_status_sie;
	wire _load_controller_io_dma_req_bits_status_uie;
	wire _load_controller_io_completed_valid;
	wire [5:0] _load_controller_io_completed_bits;
	wire _load_controller_io_busy;
	wire _load_controller_io_counter_event_signal_8;
	wire _load_controller_io_counter_event_signal_9;
	wire _load_controller_io_counter_event_signal_10;
	wire _unrolled_cmd_q_io_enq_ready;
	wire _unrolled_cmd_q_io_deq_valid;
	wire [6:0] _unrolled_cmd_q_io_deq_bits_cmd_inst_funct;
	wire [4:0] _unrolled_cmd_q_io_deq_bits_cmd_inst_rs2;
	wire [4:0] _unrolled_cmd_q_io_deq_bits_cmd_inst_rs1;
	wire _unrolled_cmd_q_io_deq_bits_cmd_inst_xd;
	wire _unrolled_cmd_q_io_deq_bits_cmd_inst_xs1;
	wire _unrolled_cmd_q_io_deq_bits_cmd_inst_xs2;
	wire [4:0] _unrolled_cmd_q_io_deq_bits_cmd_inst_rd;
	wire [6:0] _unrolled_cmd_q_io_deq_bits_cmd_inst_opcode;
	wire [63:0] _unrolled_cmd_q_io_deq_bits_cmd_rs1;
	wire [63:0] _unrolled_cmd_q_io_deq_bits_cmd_rs2;
	wire _unrolled_cmd_q_io_deq_bits_cmd_status_debug;
	wire _unrolled_cmd_q_io_deq_bits_cmd_status_cease;
	wire _unrolled_cmd_q_io_deq_bits_cmd_status_wfi;
	wire [31:0] _unrolled_cmd_q_io_deq_bits_cmd_status_isa;
	wire [1:0] _unrolled_cmd_q_io_deq_bits_cmd_status_dprv;
	wire _unrolled_cmd_q_io_deq_bits_cmd_status_dv;
	wire [1:0] _unrolled_cmd_q_io_deq_bits_cmd_status_prv;
	wire _unrolled_cmd_q_io_deq_bits_cmd_status_v;
	wire _unrolled_cmd_q_io_deq_bits_cmd_status_sd;
	wire [22:0] _unrolled_cmd_q_io_deq_bits_cmd_status_zero2;
	wire _unrolled_cmd_q_io_deq_bits_cmd_status_mpv;
	wire _unrolled_cmd_q_io_deq_bits_cmd_status_gva;
	wire _unrolled_cmd_q_io_deq_bits_cmd_status_mbe;
	wire _unrolled_cmd_q_io_deq_bits_cmd_status_sbe;
	wire [1:0] _unrolled_cmd_q_io_deq_bits_cmd_status_sxl;
	wire [1:0] _unrolled_cmd_q_io_deq_bits_cmd_status_uxl;
	wire _unrolled_cmd_q_io_deq_bits_cmd_status_sd_rv32;
	wire [7:0] _unrolled_cmd_q_io_deq_bits_cmd_status_zero1;
	wire _unrolled_cmd_q_io_deq_bits_cmd_status_tsr;
	wire _unrolled_cmd_q_io_deq_bits_cmd_status_tw;
	wire _unrolled_cmd_q_io_deq_bits_cmd_status_tvm;
	wire _unrolled_cmd_q_io_deq_bits_cmd_status_mxr;
	wire _unrolled_cmd_q_io_deq_bits_cmd_status_sum;
	wire _unrolled_cmd_q_io_deq_bits_cmd_status_mprv;
	wire [1:0] _unrolled_cmd_q_io_deq_bits_cmd_status_xs;
	wire [1:0] _unrolled_cmd_q_io_deq_bits_cmd_status_fs;
	wire [1:0] _unrolled_cmd_q_io_deq_bits_cmd_status_mpp;
	wire [1:0] _unrolled_cmd_q_io_deq_bits_cmd_status_vs;
	wire _unrolled_cmd_q_io_deq_bits_cmd_status_spp;
	wire _unrolled_cmd_q_io_deq_bits_cmd_status_mpie;
	wire _unrolled_cmd_q_io_deq_bits_cmd_status_ube;
	wire _unrolled_cmd_q_io_deq_bits_cmd_status_spie;
	wire _unrolled_cmd_q_io_deq_bits_cmd_status_upie;
	wire _unrolled_cmd_q_io_deq_bits_cmd_status_mie;
	wire _unrolled_cmd_q_io_deq_bits_cmd_status_hie;
	wire _unrolled_cmd_q_io_deq_bits_cmd_status_sie;
	wire _unrolled_cmd_q_io_deq_bits_cmd_status_uie;
	wire _unrolled_cmd_q_io_deq_bits_from_matmul_fsm;
	wire _unrolled_cmd_q_io_deq_bits_from_conv_fsm;
	wire _mod_1_io_in_ready;
	wire _mod_1_io_out_valid;
	wire [6:0] _mod_1_io_out_bits_cmd_inst_funct;
	wire [4:0] _mod_1_io_out_bits_cmd_inst_rs2;
	wire [4:0] _mod_1_io_out_bits_cmd_inst_rs1;
	wire _mod_1_io_out_bits_cmd_inst_xd;
	wire _mod_1_io_out_bits_cmd_inst_xs1;
	wire _mod_1_io_out_bits_cmd_inst_xs2;
	wire [4:0] _mod_1_io_out_bits_cmd_inst_rd;
	wire [6:0] _mod_1_io_out_bits_cmd_inst_opcode;
	wire [63:0] _mod_1_io_out_bits_cmd_rs1;
	wire [63:0] _mod_1_io_out_bits_cmd_rs2;
	wire _mod_1_io_out_bits_cmd_status_debug;
	wire _mod_1_io_out_bits_cmd_status_cease;
	wire _mod_1_io_out_bits_cmd_status_wfi;
	wire [31:0] _mod_1_io_out_bits_cmd_status_isa;
	wire [1:0] _mod_1_io_out_bits_cmd_status_dprv;
	wire _mod_1_io_out_bits_cmd_status_dv;
	wire [1:0] _mod_1_io_out_bits_cmd_status_prv;
	wire _mod_1_io_out_bits_cmd_status_v;
	wire _mod_1_io_out_bits_cmd_status_sd;
	wire [22:0] _mod_1_io_out_bits_cmd_status_zero2;
	wire _mod_1_io_out_bits_cmd_status_mpv;
	wire _mod_1_io_out_bits_cmd_status_gva;
	wire _mod_1_io_out_bits_cmd_status_mbe;
	wire _mod_1_io_out_bits_cmd_status_sbe;
	wire [1:0] _mod_1_io_out_bits_cmd_status_sxl;
	wire [1:0] _mod_1_io_out_bits_cmd_status_uxl;
	wire _mod_1_io_out_bits_cmd_status_sd_rv32;
	wire [7:0] _mod_1_io_out_bits_cmd_status_zero1;
	wire _mod_1_io_out_bits_cmd_status_tsr;
	wire _mod_1_io_out_bits_cmd_status_tw;
	wire _mod_1_io_out_bits_cmd_status_tvm;
	wire _mod_1_io_out_bits_cmd_status_mxr;
	wire _mod_1_io_out_bits_cmd_status_sum;
	wire _mod_1_io_out_bits_cmd_status_mprv;
	wire [1:0] _mod_1_io_out_bits_cmd_status_xs;
	wire [1:0] _mod_1_io_out_bits_cmd_status_fs;
	wire [1:0] _mod_1_io_out_bits_cmd_status_mpp;
	wire [1:0] _mod_1_io_out_bits_cmd_status_vs;
	wire _mod_1_io_out_bits_cmd_status_spp;
	wire _mod_1_io_out_bits_cmd_status_mpie;
	wire _mod_1_io_out_bits_cmd_status_ube;
	wire _mod_1_io_out_bits_cmd_status_spie;
	wire _mod_1_io_out_bits_cmd_status_upie;
	wire _mod_1_io_out_bits_cmd_status_mie;
	wire _mod_1_io_out_bits_cmd_status_hie;
	wire _mod_1_io_out_bits_cmd_status_sie;
	wire _mod_1_io_out_bits_cmd_status_uie;
	wire _mod_1_io_out_bits_from_matmul_fsm;
	wire _mod_1_io_out_bits_from_conv_fsm;
	wire _mod_1_io_busy;
	wire _mod_io_in_ready;
	wire _mod_io_out_valid;
	wire [6:0] _mod_io_out_bits_cmd_inst_funct;
	wire [4:0] _mod_io_out_bits_cmd_inst_rs2;
	wire [4:0] _mod_io_out_bits_cmd_inst_rs1;
	wire _mod_io_out_bits_cmd_inst_xd;
	wire _mod_io_out_bits_cmd_inst_xs1;
	wire _mod_io_out_bits_cmd_inst_xs2;
	wire [4:0] _mod_io_out_bits_cmd_inst_rd;
	wire [6:0] _mod_io_out_bits_cmd_inst_opcode;
	wire [63:0] _mod_io_out_bits_cmd_rs1;
	wire [63:0] _mod_io_out_bits_cmd_rs2;
	wire _mod_io_out_bits_cmd_status_debug;
	wire _mod_io_out_bits_cmd_status_cease;
	wire _mod_io_out_bits_cmd_status_wfi;
	wire [31:0] _mod_io_out_bits_cmd_status_isa;
	wire [1:0] _mod_io_out_bits_cmd_status_dprv;
	wire _mod_io_out_bits_cmd_status_dv;
	wire [1:0] _mod_io_out_bits_cmd_status_prv;
	wire _mod_io_out_bits_cmd_status_v;
	wire _mod_io_out_bits_cmd_status_sd;
	wire [22:0] _mod_io_out_bits_cmd_status_zero2;
	wire _mod_io_out_bits_cmd_status_mpv;
	wire _mod_io_out_bits_cmd_status_gva;
	wire _mod_io_out_bits_cmd_status_mbe;
	wire _mod_io_out_bits_cmd_status_sbe;
	wire [1:0] _mod_io_out_bits_cmd_status_sxl;
	wire [1:0] _mod_io_out_bits_cmd_status_uxl;
	wire _mod_io_out_bits_cmd_status_sd_rv32;
	wire [7:0] _mod_io_out_bits_cmd_status_zero1;
	wire _mod_io_out_bits_cmd_status_tsr;
	wire _mod_io_out_bits_cmd_status_tw;
	wire _mod_io_out_bits_cmd_status_tvm;
	wire _mod_io_out_bits_cmd_status_mxr;
	wire _mod_io_out_bits_cmd_status_sum;
	wire _mod_io_out_bits_cmd_status_mprv;
	wire [1:0] _mod_io_out_bits_cmd_status_xs;
	wire [1:0] _mod_io_out_bits_cmd_status_fs;
	wire [1:0] _mod_io_out_bits_cmd_status_mpp;
	wire [1:0] _mod_io_out_bits_cmd_status_vs;
	wire _mod_io_out_bits_cmd_status_spp;
	wire _mod_io_out_bits_cmd_status_mpie;
	wire _mod_io_out_bits_cmd_status_ube;
	wire _mod_io_out_bits_cmd_status_spie;
	wire _mod_io_out_bits_cmd_status_upie;
	wire _mod_io_out_bits_cmd_status_mie;
	wire _mod_io_out_bits_cmd_status_hie;
	wire _mod_io_out_bits_cmd_status_sie;
	wire _mod_io_out_bits_cmd_status_uie;
	wire _mod_io_out_bits_from_matmul_fsm;
	wire _mod_io_out_bits_from_conv_fsm;
	wire _mod_io_busy;
	wire _raw_cmd_q_io_enq_ready;
	wire _raw_cmd_q_io_deq_valid;
	wire [6:0] _raw_cmd_q_io_deq_bits_cmd_inst_funct;
	wire [4:0] _raw_cmd_q_io_deq_bits_cmd_inst_rs2;
	wire [4:0] _raw_cmd_q_io_deq_bits_cmd_inst_rs1;
	wire _raw_cmd_q_io_deq_bits_cmd_inst_xd;
	wire _raw_cmd_q_io_deq_bits_cmd_inst_xs1;
	wire _raw_cmd_q_io_deq_bits_cmd_inst_xs2;
	wire [4:0] _raw_cmd_q_io_deq_bits_cmd_inst_rd;
	wire [6:0] _raw_cmd_q_io_deq_bits_cmd_inst_opcode;
	wire [63:0] _raw_cmd_q_io_deq_bits_cmd_rs1;
	wire [63:0] _raw_cmd_q_io_deq_bits_cmd_rs2;
	wire _raw_cmd_q_io_deq_bits_cmd_status_debug;
	wire _raw_cmd_q_io_deq_bits_cmd_status_cease;
	wire _raw_cmd_q_io_deq_bits_cmd_status_wfi;
	wire [31:0] _raw_cmd_q_io_deq_bits_cmd_status_isa;
	wire [1:0] _raw_cmd_q_io_deq_bits_cmd_status_dprv;
	wire _raw_cmd_q_io_deq_bits_cmd_status_dv;
	wire [1:0] _raw_cmd_q_io_deq_bits_cmd_status_prv;
	wire _raw_cmd_q_io_deq_bits_cmd_status_v;
	wire _raw_cmd_q_io_deq_bits_cmd_status_sd;
	wire [22:0] _raw_cmd_q_io_deq_bits_cmd_status_zero2;
	wire _raw_cmd_q_io_deq_bits_cmd_status_mpv;
	wire _raw_cmd_q_io_deq_bits_cmd_status_gva;
	wire _raw_cmd_q_io_deq_bits_cmd_status_mbe;
	wire _raw_cmd_q_io_deq_bits_cmd_status_sbe;
	wire [1:0] _raw_cmd_q_io_deq_bits_cmd_status_sxl;
	wire [1:0] _raw_cmd_q_io_deq_bits_cmd_status_uxl;
	wire _raw_cmd_q_io_deq_bits_cmd_status_sd_rv32;
	wire [7:0] _raw_cmd_q_io_deq_bits_cmd_status_zero1;
	wire _raw_cmd_q_io_deq_bits_cmd_status_tsr;
	wire _raw_cmd_q_io_deq_bits_cmd_status_tw;
	wire _raw_cmd_q_io_deq_bits_cmd_status_tvm;
	wire _raw_cmd_q_io_deq_bits_cmd_status_mxr;
	wire _raw_cmd_q_io_deq_bits_cmd_status_sum;
	wire _raw_cmd_q_io_deq_bits_cmd_status_mprv;
	wire [1:0] _raw_cmd_q_io_deq_bits_cmd_status_xs;
	wire [1:0] _raw_cmd_q_io_deq_bits_cmd_status_fs;
	wire [1:0] _raw_cmd_q_io_deq_bits_cmd_status_mpp;
	wire [1:0] _raw_cmd_q_io_deq_bits_cmd_status_vs;
	wire _raw_cmd_q_io_deq_bits_cmd_status_spp;
	wire _raw_cmd_q_io_deq_bits_cmd_status_mpie;
	wire _raw_cmd_q_io_deq_bits_cmd_status_ube;
	wire _raw_cmd_q_io_deq_bits_cmd_status_spie;
	wire _raw_cmd_q_io_deq_bits_cmd_status_upie;
	wire _raw_cmd_q_io_deq_bits_cmd_status_mie;
	wire _raw_cmd_q_io_deq_bits_cmd_status_hie;
	wire _raw_cmd_q_io_deq_bits_cmd_status_sie;
	wire _raw_cmd_q_io_deq_bits_cmd_status_uie;
	wire _raw_cmd_q_io_deq_bits_rob_id_valid;
	wire [5:0] _raw_cmd_q_io_deq_bits_rob_id_bits;
	wire _raw_cmd_q_io_deq_bits_from_matmul_fsm;
	wire _raw_cmd_q_io_deq_bits_from_conv_fsm;
	wire _reservation_station_io_alloc_ready;
	wire _reservation_station_io_issue_ld_valid;
	wire [6:0] _reservation_station_io_issue_ld_cmd_cmd_inst_funct;
	wire [4:0] _reservation_station_io_issue_ld_cmd_cmd_inst_rs2;
	wire [4:0] _reservation_station_io_issue_ld_cmd_cmd_inst_rs1;
	wire _reservation_station_io_issue_ld_cmd_cmd_inst_xd;
	wire _reservation_station_io_issue_ld_cmd_cmd_inst_xs1;
	wire _reservation_station_io_issue_ld_cmd_cmd_inst_xs2;
	wire [4:0] _reservation_station_io_issue_ld_cmd_cmd_inst_rd;
	wire [6:0] _reservation_station_io_issue_ld_cmd_cmd_inst_opcode;
	wire [63:0] _reservation_station_io_issue_ld_cmd_cmd_rs1;
	wire [63:0] _reservation_station_io_issue_ld_cmd_cmd_rs2;
	wire _reservation_station_io_issue_ld_cmd_cmd_status_debug;
	wire _reservation_station_io_issue_ld_cmd_cmd_status_cease;
	wire _reservation_station_io_issue_ld_cmd_cmd_status_wfi;
	wire [31:0] _reservation_station_io_issue_ld_cmd_cmd_status_isa;
	wire [1:0] _reservation_station_io_issue_ld_cmd_cmd_status_dprv;
	wire _reservation_station_io_issue_ld_cmd_cmd_status_dv;
	wire [1:0] _reservation_station_io_issue_ld_cmd_cmd_status_prv;
	wire _reservation_station_io_issue_ld_cmd_cmd_status_v;
	wire _reservation_station_io_issue_ld_cmd_cmd_status_sd;
	wire [22:0] _reservation_station_io_issue_ld_cmd_cmd_status_zero2;
	wire _reservation_station_io_issue_ld_cmd_cmd_status_mpv;
	wire _reservation_station_io_issue_ld_cmd_cmd_status_gva;
	wire _reservation_station_io_issue_ld_cmd_cmd_status_mbe;
	wire _reservation_station_io_issue_ld_cmd_cmd_status_sbe;
	wire [1:0] _reservation_station_io_issue_ld_cmd_cmd_status_sxl;
	wire [1:0] _reservation_station_io_issue_ld_cmd_cmd_status_uxl;
	wire _reservation_station_io_issue_ld_cmd_cmd_status_sd_rv32;
	wire [7:0] _reservation_station_io_issue_ld_cmd_cmd_status_zero1;
	wire _reservation_station_io_issue_ld_cmd_cmd_status_tsr;
	wire _reservation_station_io_issue_ld_cmd_cmd_status_tw;
	wire _reservation_station_io_issue_ld_cmd_cmd_status_tvm;
	wire _reservation_station_io_issue_ld_cmd_cmd_status_mxr;
	wire _reservation_station_io_issue_ld_cmd_cmd_status_sum;
	wire _reservation_station_io_issue_ld_cmd_cmd_status_mprv;
	wire [1:0] _reservation_station_io_issue_ld_cmd_cmd_status_xs;
	wire [1:0] _reservation_station_io_issue_ld_cmd_cmd_status_fs;
	wire [1:0] _reservation_station_io_issue_ld_cmd_cmd_status_mpp;
	wire [1:0] _reservation_station_io_issue_ld_cmd_cmd_status_vs;
	wire _reservation_station_io_issue_ld_cmd_cmd_status_spp;
	wire _reservation_station_io_issue_ld_cmd_cmd_status_mpie;
	wire _reservation_station_io_issue_ld_cmd_cmd_status_ube;
	wire _reservation_station_io_issue_ld_cmd_cmd_status_spie;
	wire _reservation_station_io_issue_ld_cmd_cmd_status_upie;
	wire _reservation_station_io_issue_ld_cmd_cmd_status_mie;
	wire _reservation_station_io_issue_ld_cmd_cmd_status_hie;
	wire _reservation_station_io_issue_ld_cmd_cmd_status_sie;
	wire _reservation_station_io_issue_ld_cmd_cmd_status_uie;
	wire _reservation_station_io_issue_ld_cmd_from_matmul_fsm;
	wire _reservation_station_io_issue_ld_cmd_from_conv_fsm;
	wire [5:0] _reservation_station_io_issue_ld_rob_id;
	wire _reservation_station_io_issue_st_valid;
	wire [6:0] _reservation_station_io_issue_st_cmd_cmd_inst_funct;
	wire [4:0] _reservation_station_io_issue_st_cmd_cmd_inst_rs2;
	wire [4:0] _reservation_station_io_issue_st_cmd_cmd_inst_rs1;
	wire _reservation_station_io_issue_st_cmd_cmd_inst_xd;
	wire _reservation_station_io_issue_st_cmd_cmd_inst_xs1;
	wire _reservation_station_io_issue_st_cmd_cmd_inst_xs2;
	wire [4:0] _reservation_station_io_issue_st_cmd_cmd_inst_rd;
	wire [6:0] _reservation_station_io_issue_st_cmd_cmd_inst_opcode;
	wire [63:0] _reservation_station_io_issue_st_cmd_cmd_rs1;
	wire [63:0] _reservation_station_io_issue_st_cmd_cmd_rs2;
	wire _reservation_station_io_issue_st_cmd_cmd_status_debug;
	wire _reservation_station_io_issue_st_cmd_cmd_status_cease;
	wire _reservation_station_io_issue_st_cmd_cmd_status_wfi;
	wire [31:0] _reservation_station_io_issue_st_cmd_cmd_status_isa;
	wire [1:0] _reservation_station_io_issue_st_cmd_cmd_status_dprv;
	wire _reservation_station_io_issue_st_cmd_cmd_status_dv;
	wire [1:0] _reservation_station_io_issue_st_cmd_cmd_status_prv;
	wire _reservation_station_io_issue_st_cmd_cmd_status_v;
	wire _reservation_station_io_issue_st_cmd_cmd_status_sd;
	wire [22:0] _reservation_station_io_issue_st_cmd_cmd_status_zero2;
	wire _reservation_station_io_issue_st_cmd_cmd_status_mpv;
	wire _reservation_station_io_issue_st_cmd_cmd_status_gva;
	wire _reservation_station_io_issue_st_cmd_cmd_status_mbe;
	wire _reservation_station_io_issue_st_cmd_cmd_status_sbe;
	wire [1:0] _reservation_station_io_issue_st_cmd_cmd_status_sxl;
	wire [1:0] _reservation_station_io_issue_st_cmd_cmd_status_uxl;
	wire _reservation_station_io_issue_st_cmd_cmd_status_sd_rv32;
	wire [7:0] _reservation_station_io_issue_st_cmd_cmd_status_zero1;
	wire _reservation_station_io_issue_st_cmd_cmd_status_tsr;
	wire _reservation_station_io_issue_st_cmd_cmd_status_tw;
	wire _reservation_station_io_issue_st_cmd_cmd_status_tvm;
	wire _reservation_station_io_issue_st_cmd_cmd_status_mxr;
	wire _reservation_station_io_issue_st_cmd_cmd_status_sum;
	wire _reservation_station_io_issue_st_cmd_cmd_status_mprv;
	wire [1:0] _reservation_station_io_issue_st_cmd_cmd_status_xs;
	wire [1:0] _reservation_station_io_issue_st_cmd_cmd_status_fs;
	wire [1:0] _reservation_station_io_issue_st_cmd_cmd_status_mpp;
	wire [1:0] _reservation_station_io_issue_st_cmd_cmd_status_vs;
	wire _reservation_station_io_issue_st_cmd_cmd_status_spp;
	wire _reservation_station_io_issue_st_cmd_cmd_status_mpie;
	wire _reservation_station_io_issue_st_cmd_cmd_status_ube;
	wire _reservation_station_io_issue_st_cmd_cmd_status_spie;
	wire _reservation_station_io_issue_st_cmd_cmd_status_upie;
	wire _reservation_station_io_issue_st_cmd_cmd_status_mie;
	wire _reservation_station_io_issue_st_cmd_cmd_status_hie;
	wire _reservation_station_io_issue_st_cmd_cmd_status_sie;
	wire _reservation_station_io_issue_st_cmd_cmd_status_uie;
	wire _reservation_station_io_issue_st_cmd_from_matmul_fsm;
	wire _reservation_station_io_issue_st_cmd_from_conv_fsm;
	wire [5:0] _reservation_station_io_issue_st_rob_id;
	wire _reservation_station_io_issue_ex_valid;
	wire [6:0] _reservation_station_io_issue_ex_cmd_cmd_inst_funct;
	wire [63:0] _reservation_station_io_issue_ex_cmd_cmd_rs1;
	wire [63:0] _reservation_station_io_issue_ex_cmd_cmd_rs2;
	wire [5:0] _reservation_station_io_issue_ex_rob_id;
	wire [1:0] _reservation_station_io_conv_ld_completed;
	wire [1:0] _reservation_station_io_conv_ex_completed;
	wire [1:0] _reservation_station_io_conv_st_completed;
	wire [1:0] _reservation_station_io_matmul_ld_completed;
	wire [1:0] _reservation_station_io_matmul_ex_completed;
	wire [1:0] _reservation_station_io_matmul_st_completed;
	wire _reservation_station_io_busy;
	wire _reservation_station_io_counter_event_signal_41;
	wire _reservation_station_io_counter_event_signal_42;
	wire [31:0] _reservation_station_io_counter_external_values_1;
	wire [31:0] _reservation_station_io_counter_external_values_2;
	wire [31:0] _reservation_station_io_counter_external_values_3;
	wire _tlb_io_clients_0_resp_miss;
	wire [31:0] _tlb_io_clients_0_resp_paddr;
	wire _tlb_io_clients_1_resp_miss;
	wire [31:0] _tlb_io_clients_1_resp_paddr;
	wire _tlb_io_counter_event_signal_15;
	wire _tlb_io_counter_event_signal_16;
	wire _tlb_io_counter_event_signal_17;
	wire _counters_io_in_ready;
	wire _counters_io_event_io_external_reset;
	wire _spad_io_dma_read_req_ready;
	wire _spad_io_dma_read_resp_valid;
	wire [15:0] _spad_io_dma_read_resp_bits_bytesRead;
	wire [7:0] _spad_io_dma_read_resp_bits_cmd_id;
	wire _spad_io_dma_write_req_ready;
	wire _spad_io_dma_write_resp_valid;
	wire [7:0] _spad_io_dma_write_resp_bits_cmd_id;
	wire _spad_io_srams_read_0_req_ready;
	wire _spad_io_srams_read_0_resp_valid;
	wire [127:0] _spad_io_srams_read_0_resp_bits_data;
	wire _spad_io_srams_read_0_resp_bits_fromDMA;
	wire _spad_io_srams_read_1_req_ready;
	wire _spad_io_srams_read_1_resp_valid;
	wire [127:0] _spad_io_srams_read_1_resp_bits_data;
	wire _spad_io_srams_read_1_resp_bits_fromDMA;
	wire _spad_io_srams_read_2_req_ready;
	wire _spad_io_srams_read_2_resp_valid;
	wire [127:0] _spad_io_srams_read_2_resp_bits_data;
	wire _spad_io_srams_read_2_resp_bits_fromDMA;
	wire _spad_io_srams_read_3_req_ready;
	wire _spad_io_srams_read_3_resp_valid;
	wire [127:0] _spad_io_srams_read_3_resp_bits_data;
	wire _spad_io_srams_read_3_resp_bits_fromDMA;
	wire _spad_io_acc_read_req_0_ready;
	wire _spad_io_acc_read_req_1_ready;
	wire _spad_io_acc_read_resp_0_valid;
	wire [31:0] _spad_io_acc_read_resp_0_bits_data_0_0;
	wire [31:0] _spad_io_acc_read_resp_0_bits_data_1_0;
	wire [31:0] _spad_io_acc_read_resp_0_bits_data_2_0;
	wire [31:0] _spad_io_acc_read_resp_0_bits_data_3_0;
	wire [31:0] _spad_io_acc_read_resp_0_bits_data_4_0;
	wire [31:0] _spad_io_acc_read_resp_0_bits_data_5_0;
	wire [31:0] _spad_io_acc_read_resp_0_bits_data_6_0;
	wire [31:0] _spad_io_acc_read_resp_0_bits_data_7_0;
	wire [31:0] _spad_io_acc_read_resp_0_bits_data_8_0;
	wire [31:0] _spad_io_acc_read_resp_0_bits_data_9_0;
	wire [31:0] _spad_io_acc_read_resp_0_bits_data_10_0;
	wire [31:0] _spad_io_acc_read_resp_0_bits_data_11_0;
	wire [31:0] _spad_io_acc_read_resp_0_bits_data_12_0;
	wire [31:0] _spad_io_acc_read_resp_0_bits_data_13_0;
	wire [31:0] _spad_io_acc_read_resp_0_bits_data_14_0;
	wire [31:0] _spad_io_acc_read_resp_0_bits_data_15_0;
	wire _spad_io_acc_read_resp_0_bits_fromDMA;
	wire _spad_io_acc_read_resp_1_valid;
	wire [31:0] _spad_io_acc_read_resp_1_bits_data_0_0;
	wire [31:0] _spad_io_acc_read_resp_1_bits_data_1_0;
	wire [31:0] _spad_io_acc_read_resp_1_bits_data_2_0;
	wire [31:0] _spad_io_acc_read_resp_1_bits_data_3_0;
	wire [31:0] _spad_io_acc_read_resp_1_bits_data_4_0;
	wire [31:0] _spad_io_acc_read_resp_1_bits_data_5_0;
	wire [31:0] _spad_io_acc_read_resp_1_bits_data_6_0;
	wire [31:0] _spad_io_acc_read_resp_1_bits_data_7_0;
	wire [31:0] _spad_io_acc_read_resp_1_bits_data_8_0;
	wire [31:0] _spad_io_acc_read_resp_1_bits_data_9_0;
	wire [31:0] _spad_io_acc_read_resp_1_bits_data_10_0;
	wire [31:0] _spad_io_acc_read_resp_1_bits_data_11_0;
	wire [31:0] _spad_io_acc_read_resp_1_bits_data_12_0;
	wire [31:0] _spad_io_acc_read_resp_1_bits_data_13_0;
	wire [31:0] _spad_io_acc_read_resp_1_bits_data_14_0;
	wire [31:0] _spad_io_acc_read_resp_1_bits_data_15_0;
	wire _spad_io_acc_read_resp_1_bits_fromDMA;
	wire _spad_io_tlb_0_req_valid;
	wire [39:0] _spad_io_tlb_0_req_bits_tlb_req_vaddr;
	wire _spad_io_tlb_0_req_bits_tlb_req_passthrough;
	wire _spad_io_tlb_0_req_bits_status_debug;
	wire _spad_io_tlb_0_req_bits_status_mxr;
	wire _spad_io_tlb_1_req_valid;
	wire [39:0] _spad_io_tlb_1_req_bits_tlb_req_vaddr;
	wire _spad_io_tlb_1_req_bits_status_debug;
	wire _spad_io_tlb_1_req_bits_status_mxr;
	wire _spad_io_busy;
	wire _spad_io_counter_event_signal_18;
	wire _spad_io_counter_event_signal_19;
	wire _spad_io_counter_event_signal_20;
	wire _spad_io_counter_event_signal_21;
	wire _spad_io_counter_event_signal_22;
	wire _spad_io_counter_event_signal_23;
	wire [31:0] _spad_io_counter_external_values_4;
	wire [31:0] _spad_io_counter_external_values_5;
	wire [31:0] _spad_io_counter_external_values_6;
	wire [31:0] _spad_io_counter_external_values_7;
	wire io_busy_0 = ((((((_raw_cmd_q_io_deq_valid | _mod_io_busy) | _mod_1_io_busy) | _reservation_station_io_busy) | _spad_io_busy) | _unrolled_cmd_q_io_deq_valid) | _mod_1_io_out_valid) | _mod_io_out_valid;
	wire _incr_ld_st_ex_cycles_T = _load_controller_io_busy & _store_controller_io_busy;
	wire is_flush = _unrolled_cmd_q_io_deq_bits_cmd_inst_funct == 7'h07;
	wire is_counter_op = _unrolled_cmd_q_io_deq_bits_cmd_inst_funct == 7'h7e;
	wire is_clock_gate_en = _unrolled_cmd_q_io_deq_bits_cmd_inst_funct == 7'h16;
	wire _GEN = _unrolled_cmd_q_io_deq_valid & is_flush;
	wire _GEN_0 = _unrolled_cmd_q_io_deq_valid & ~((is_flush | is_counter_op) | is_clock_gate_en);
	reg [31:0] pipeline_stall_counter;
	always @(posedge clock)
		if (~reset & (pipeline_stall_counter > 32'h0098967f)) begin
// synopsys translate_off
			$error("Assertion failed: pipeline stall\n    at Controller.scala:524 assert(pipeline_stall_counter < 10000000.U, \"pipeline stall\")\n");
// synopsys translate_on
// synopsys translate_off
			$fatal;
// synopsys translate_on
		end
	always @(posedge clock)
		if (reset)
			pipeline_stall_counter <= 32'h00000000;
		else if (_raw_cmd_q_io_enq_ready & io_cmd_valid)
			pipeline_stall_counter <= 32'h00000000;
		else if (io_busy_0)
			pipeline_stall_counter <= pipeline_stall_counter + 32'h00000001;
	Scratchpad spad(
		.clock(clock),
		.reset(reset),
		.auto_id_out_a_ready(auto_spad_id_out_a_ready),
		.auto_id_out_a_valid(auto_spad_id_out_a_valid),
		.auto_id_out_a_bits_opcode(auto_spad_id_out_a_bits_opcode),
		.auto_id_out_a_bits_param(auto_spad_id_out_a_bits_param),
		.auto_id_out_a_bits_size(auto_spad_id_out_a_bits_size),
		.auto_id_out_a_bits_source(auto_spad_id_out_a_bits_source),
		.auto_id_out_a_bits_address(auto_spad_id_out_a_bits_address),
		.auto_id_out_a_bits_mask(auto_spad_id_out_a_bits_mask),
		.auto_id_out_a_bits_data(auto_spad_id_out_a_bits_data),
		.auto_id_out_a_bits_corrupt(auto_spad_id_out_a_bits_corrupt),
		.auto_id_out_d_ready(auto_spad_id_out_d_ready),
		.auto_id_out_d_valid(auto_spad_id_out_d_valid),
		.auto_id_out_d_bits_opcode(auto_spad_id_out_d_bits_opcode),
		.auto_id_out_d_bits_param(auto_spad_id_out_d_bits_param),
		.auto_id_out_d_bits_size(auto_spad_id_out_d_bits_size),
		.auto_id_out_d_bits_source(auto_spad_id_out_d_bits_source),
		.auto_id_out_d_bits_sink(auto_spad_id_out_d_bits_sink),
		.auto_id_out_d_bits_denied(auto_spad_id_out_d_bits_denied),
		.auto_id_out_d_bits_data(auto_spad_id_out_d_bits_data),
		.auto_id_out_d_bits_corrupt(auto_spad_id_out_d_bits_corrupt),
		.io_dma_read_req_ready(_spad_io_dma_read_req_ready),
		.io_dma_read_req_valid(_load_controller_io_dma_req_valid),
		.io_dma_read_req_bits_vaddr(_load_controller_io_dma_req_bits_vaddr),
		.io_dma_read_req_bits_laddr_is_acc_addr(_load_controller_io_dma_req_bits_laddr_is_acc_addr),
		.io_dma_read_req_bits_laddr_accumulate(_load_controller_io_dma_req_bits_laddr_accumulate),
		.io_dma_read_req_bits_laddr_read_full_acc_row(_load_controller_io_dma_req_bits_laddr_read_full_acc_row),
		.io_dma_read_req_bits_laddr_norm_cmd(_load_controller_io_dma_req_bits_laddr_norm_cmd),
		.io_dma_read_req_bits_laddr_garbage(_load_controller_io_dma_req_bits_laddr_garbage),
		.io_dma_read_req_bits_laddr_garbage_bit(_load_controller_io_dma_req_bits_laddr_garbage_bit),
		.io_dma_read_req_bits_laddr_data(_load_controller_io_dma_req_bits_laddr_data),
		.io_dma_read_req_bits_cols(_load_controller_io_dma_req_bits_cols),
		.io_dma_read_req_bits_repeats(_load_controller_io_dma_req_bits_repeats),
		.io_dma_read_req_bits_scale(_load_controller_io_dma_req_bits_scale),
		.io_dma_read_req_bits_has_acc_bitwidth(_load_controller_io_dma_req_bits_has_acc_bitwidth),
		.io_dma_read_req_bits_all_zeros(_load_controller_io_dma_req_bits_all_zeros),
		.io_dma_read_req_bits_block_stride(_load_controller_io_dma_req_bits_block_stride),
		.io_dma_read_req_bits_pixel_repeats(_load_controller_io_dma_req_bits_pixel_repeats),
		.io_dma_read_req_bits_cmd_id(_load_controller_io_dma_req_bits_cmd_id),
		.io_dma_read_req_bits_status_debug(_load_controller_io_dma_req_bits_status_debug),
		.io_dma_read_req_bits_status_cease(_load_controller_io_dma_req_bits_status_cease),
		.io_dma_read_req_bits_status_wfi(_load_controller_io_dma_req_bits_status_wfi),
		.io_dma_read_req_bits_status_isa(_load_controller_io_dma_req_bits_status_isa),
		.io_dma_read_req_bits_status_dprv(_load_controller_io_dma_req_bits_status_dprv),
		.io_dma_read_req_bits_status_dv(_load_controller_io_dma_req_bits_status_dv),
		.io_dma_read_req_bits_status_prv(_load_controller_io_dma_req_bits_status_prv),
		.io_dma_read_req_bits_status_v(_load_controller_io_dma_req_bits_status_v),
		.io_dma_read_req_bits_status_sd(_load_controller_io_dma_req_bits_status_sd),
		.io_dma_read_req_bits_status_zero2(_load_controller_io_dma_req_bits_status_zero2),
		.io_dma_read_req_bits_status_mpv(_load_controller_io_dma_req_bits_status_mpv),
		.io_dma_read_req_bits_status_gva(_load_controller_io_dma_req_bits_status_gva),
		.io_dma_read_req_bits_status_mbe(_load_controller_io_dma_req_bits_status_mbe),
		.io_dma_read_req_bits_status_sbe(_load_controller_io_dma_req_bits_status_sbe),
		.io_dma_read_req_bits_status_sxl(_load_controller_io_dma_req_bits_status_sxl),
		.io_dma_read_req_bits_status_uxl(_load_controller_io_dma_req_bits_status_uxl),
		.io_dma_read_req_bits_status_sd_rv32(_load_controller_io_dma_req_bits_status_sd_rv32),
		.io_dma_read_req_bits_status_zero1(_load_controller_io_dma_req_bits_status_zero1),
		.io_dma_read_req_bits_status_tsr(_load_controller_io_dma_req_bits_status_tsr),
		.io_dma_read_req_bits_status_tw(_load_controller_io_dma_req_bits_status_tw),
		.io_dma_read_req_bits_status_tvm(_load_controller_io_dma_req_bits_status_tvm),
		.io_dma_read_req_bits_status_mxr(_load_controller_io_dma_req_bits_status_mxr),
		.io_dma_read_req_bits_status_sum(_load_controller_io_dma_req_bits_status_sum),
		.io_dma_read_req_bits_status_mprv(_load_controller_io_dma_req_bits_status_mprv),
		.io_dma_read_req_bits_status_xs(_load_controller_io_dma_req_bits_status_xs),
		.io_dma_read_req_bits_status_fs(_load_controller_io_dma_req_bits_status_fs),
		.io_dma_read_req_bits_status_mpp(_load_controller_io_dma_req_bits_status_mpp),
		.io_dma_read_req_bits_status_vs(_load_controller_io_dma_req_bits_status_vs),
		.io_dma_read_req_bits_status_spp(_load_controller_io_dma_req_bits_status_spp),
		.io_dma_read_req_bits_status_mpie(_load_controller_io_dma_req_bits_status_mpie),
		.io_dma_read_req_bits_status_ube(_load_controller_io_dma_req_bits_status_ube),
		.io_dma_read_req_bits_status_spie(_load_controller_io_dma_req_bits_status_spie),
		.io_dma_read_req_bits_status_upie(_load_controller_io_dma_req_bits_status_upie),
		.io_dma_read_req_bits_status_mie(_load_controller_io_dma_req_bits_status_mie),
		.io_dma_read_req_bits_status_hie(_load_controller_io_dma_req_bits_status_hie),
		.io_dma_read_req_bits_status_sie(_load_controller_io_dma_req_bits_status_sie),
		.io_dma_read_req_bits_status_uie(_load_controller_io_dma_req_bits_status_uie),
		.io_dma_read_resp_valid(_spad_io_dma_read_resp_valid),
		.io_dma_read_resp_bits_bytesRead(_spad_io_dma_read_resp_bits_bytesRead),
		.io_dma_read_resp_bits_cmd_id(_spad_io_dma_read_resp_bits_cmd_id),
		.io_dma_write_req_ready(_spad_io_dma_write_req_ready),
		.io_dma_write_req_valid(_store_controller_io_dma_req_valid),
		.io_dma_write_req_bits_vaddr(_store_controller_io_dma_req_bits_vaddr),
		.io_dma_write_req_bits_laddr_is_acc_addr(_store_controller_io_dma_req_bits_laddr_is_acc_addr),
		.io_dma_write_req_bits_laddr_accumulate(_store_controller_io_dma_req_bits_laddr_accumulate),
		.io_dma_write_req_bits_laddr_read_full_acc_row(_store_controller_io_dma_req_bits_laddr_read_full_acc_row),
		.io_dma_write_req_bits_laddr_garbage(_store_controller_io_dma_req_bits_laddr_garbage),
		.io_dma_write_req_bits_laddr_garbage_bit(_store_controller_io_dma_req_bits_laddr_garbage_bit),
		.io_dma_write_req_bits_laddr_data(_store_controller_io_dma_req_bits_laddr_data),
		.io_dma_write_req_bits_dest(_store_controller_io_dma_req_bits_dest),
		.io_dma_write_req_bits_acc_act(_store_controller_io_dma_req_bits_acc_act),
		.io_dma_write_req_bits_acc_scale(_store_controller_io_dma_req_bits_acc_scale),
		.io_dma_write_req_bits_len(_store_controller_io_dma_req_bits_len),
		.io_dma_write_req_bits_block(_store_controller_io_dma_req_bits_block),
		.io_dma_write_req_bits_cmd_id(_store_controller_io_dma_req_bits_cmd_id),
		.io_dma_write_req_bits_status_debug(_store_controller_io_dma_req_bits_status_debug),
		.io_dma_write_req_bits_status_cease(_store_controller_io_dma_req_bits_status_cease),
		.io_dma_write_req_bits_status_wfi(_store_controller_io_dma_req_bits_status_wfi),
		.io_dma_write_req_bits_status_isa(_store_controller_io_dma_req_bits_status_isa),
		.io_dma_write_req_bits_status_dprv(_store_controller_io_dma_req_bits_status_dprv),
		.io_dma_write_req_bits_status_dv(_store_controller_io_dma_req_bits_status_dv),
		.io_dma_write_req_bits_status_prv(_store_controller_io_dma_req_bits_status_prv),
		.io_dma_write_req_bits_status_v(_store_controller_io_dma_req_bits_status_v),
		.io_dma_write_req_bits_status_sd(_store_controller_io_dma_req_bits_status_sd),
		.io_dma_write_req_bits_status_zero2(_store_controller_io_dma_req_bits_status_zero2),
		.io_dma_write_req_bits_status_mpv(_store_controller_io_dma_req_bits_status_mpv),
		.io_dma_write_req_bits_status_gva(_store_controller_io_dma_req_bits_status_gva),
		.io_dma_write_req_bits_status_mbe(_store_controller_io_dma_req_bits_status_mbe),
		.io_dma_write_req_bits_status_sbe(_store_controller_io_dma_req_bits_status_sbe),
		.io_dma_write_req_bits_status_sxl(_store_controller_io_dma_req_bits_status_sxl),
		.io_dma_write_req_bits_status_uxl(_store_controller_io_dma_req_bits_status_uxl),
		.io_dma_write_req_bits_status_sd_rv32(_store_controller_io_dma_req_bits_status_sd_rv32),
		.io_dma_write_req_bits_status_zero1(_store_controller_io_dma_req_bits_status_zero1),
		.io_dma_write_req_bits_status_tsr(_store_controller_io_dma_req_bits_status_tsr),
		.io_dma_write_req_bits_status_tw(_store_controller_io_dma_req_bits_status_tw),
		.io_dma_write_req_bits_status_tvm(_store_controller_io_dma_req_bits_status_tvm),
		.io_dma_write_req_bits_status_mxr(_store_controller_io_dma_req_bits_status_mxr),
		.io_dma_write_req_bits_status_sum(_store_controller_io_dma_req_bits_status_sum),
		.io_dma_write_req_bits_status_mprv(_store_controller_io_dma_req_bits_status_mprv),
		.io_dma_write_req_bits_status_xs(_store_controller_io_dma_req_bits_status_xs),
		.io_dma_write_req_bits_status_fs(_store_controller_io_dma_req_bits_status_fs),
		.io_dma_write_req_bits_status_mpp(_store_controller_io_dma_req_bits_status_mpp),
		.io_dma_write_req_bits_status_vs(_store_controller_io_dma_req_bits_status_vs),
		.io_dma_write_req_bits_status_spp(_store_controller_io_dma_req_bits_status_spp),
		.io_dma_write_req_bits_status_mpie(_store_controller_io_dma_req_bits_status_mpie),
		.io_dma_write_req_bits_status_ube(_store_controller_io_dma_req_bits_status_ube),
		.io_dma_write_req_bits_status_spie(_store_controller_io_dma_req_bits_status_spie),
		.io_dma_write_req_bits_status_upie(_store_controller_io_dma_req_bits_status_upie),
		.io_dma_write_req_bits_status_mie(_store_controller_io_dma_req_bits_status_mie),
		.io_dma_write_req_bits_status_hie(_store_controller_io_dma_req_bits_status_hie),
		.io_dma_write_req_bits_status_sie(_store_controller_io_dma_req_bits_status_sie),
		.io_dma_write_req_bits_status_uie(_store_controller_io_dma_req_bits_status_uie),
		.io_dma_write_req_bits_pool_en(_store_controller_io_dma_req_bits_pool_en),
		.io_dma_write_req_bits_store_en(_store_controller_io_dma_req_bits_store_en),
		.io_dma_write_resp_valid(_spad_io_dma_write_resp_valid),
		.io_dma_write_resp_bits_cmd_id(_spad_io_dma_write_resp_bits_cmd_id),
		.io_srams_read_0_req_ready(_spad_io_srams_read_0_req_ready),
		.io_srams_read_0_req_valid(_req_arb_io_out_valid),
		.io_srams_read_0_req_bits_addr(_req_arb_io_out_bits_addr),
		.io_srams_read_0_resp_ready(_ex_controller_io_srams_read_0_resp_ready),
		.io_srams_read_0_resp_valid(_spad_io_srams_read_0_resp_valid),
		.io_srams_read_0_resp_bits_data(_spad_io_srams_read_0_resp_bits_data),
		.io_srams_read_0_resp_bits_fromDMA(_spad_io_srams_read_0_resp_bits_fromDMA),
		.io_srams_read_1_req_ready(_spad_io_srams_read_1_req_ready),
		.io_srams_read_1_req_valid(_req_arb_1_io_out_valid),
		.io_srams_read_1_req_bits_addr(_req_arb_1_io_out_bits_addr),
		.io_srams_read_1_resp_ready(_ex_controller_io_srams_read_1_resp_ready),
		.io_srams_read_1_resp_valid(_spad_io_srams_read_1_resp_valid),
		.io_srams_read_1_resp_bits_data(_spad_io_srams_read_1_resp_bits_data),
		.io_srams_read_1_resp_bits_fromDMA(_spad_io_srams_read_1_resp_bits_fromDMA),
		.io_srams_read_2_req_ready(_spad_io_srams_read_2_req_ready),
		.io_srams_read_2_req_valid(_req_arb_2_io_out_valid),
		.io_srams_read_2_req_bits_addr(_req_arb_2_io_out_bits_addr),
		.io_srams_read_2_resp_ready(_ex_controller_io_srams_read_2_resp_ready),
		.io_srams_read_2_resp_valid(_spad_io_srams_read_2_resp_valid),
		.io_srams_read_2_resp_bits_data(_spad_io_srams_read_2_resp_bits_data),
		.io_srams_read_2_resp_bits_fromDMA(_spad_io_srams_read_2_resp_bits_fromDMA),
		.io_srams_read_3_req_ready(_spad_io_srams_read_3_req_ready),
		.io_srams_read_3_req_valid(_req_arb_3_io_out_valid),
		.io_srams_read_3_req_bits_addr(_req_arb_3_io_out_bits_addr),
		.io_srams_read_3_resp_ready(_ex_controller_io_srams_read_3_resp_ready),
		.io_srams_read_3_resp_valid(_spad_io_srams_read_3_resp_valid),
		.io_srams_read_3_resp_bits_data(_spad_io_srams_read_3_resp_bits_data),
		.io_srams_read_3_resp_bits_fromDMA(_spad_io_srams_read_3_resp_bits_fromDMA),
		.io_srams_write_0_valid(_ex_controller_io_srams_write_0_valid),
		.io_srams_write_0_addr(_ex_controller_io_srams_write_0_addr),
		.io_srams_write_0_mask_0(_ex_controller_io_srams_write_0_mask_0),
		.io_srams_write_0_mask_1(_ex_controller_io_srams_write_0_mask_1),
		.io_srams_write_0_mask_2(_ex_controller_io_srams_write_0_mask_2),
		.io_srams_write_0_mask_3(_ex_controller_io_srams_write_0_mask_3),
		.io_srams_write_0_mask_4(_ex_controller_io_srams_write_0_mask_4),
		.io_srams_write_0_mask_5(_ex_controller_io_srams_write_0_mask_5),
		.io_srams_write_0_mask_6(_ex_controller_io_srams_write_0_mask_6),
		.io_srams_write_0_mask_7(_ex_controller_io_srams_write_0_mask_7),
		.io_srams_write_0_mask_8(_ex_controller_io_srams_write_0_mask_8),
		.io_srams_write_0_mask_9(_ex_controller_io_srams_write_0_mask_9),
		.io_srams_write_0_mask_10(_ex_controller_io_srams_write_0_mask_10),
		.io_srams_write_0_mask_11(_ex_controller_io_srams_write_0_mask_11),
		.io_srams_write_0_mask_12(_ex_controller_io_srams_write_0_mask_12),
		.io_srams_write_0_mask_13(_ex_controller_io_srams_write_0_mask_13),
		.io_srams_write_0_mask_14(_ex_controller_io_srams_write_0_mask_14),
		.io_srams_write_0_mask_15(_ex_controller_io_srams_write_0_mask_15),
		.io_srams_write_0_data(_ex_controller_io_srams_write_0_data),
		.io_srams_write_1_valid(_ex_controller_io_srams_write_1_valid),
		.io_srams_write_1_addr(_ex_controller_io_srams_write_1_addr),
		.io_srams_write_1_mask_0(_ex_controller_io_srams_write_1_mask_0),
		.io_srams_write_1_mask_1(_ex_controller_io_srams_write_1_mask_1),
		.io_srams_write_1_mask_2(_ex_controller_io_srams_write_1_mask_2),
		.io_srams_write_1_mask_3(_ex_controller_io_srams_write_1_mask_3),
		.io_srams_write_1_mask_4(_ex_controller_io_srams_write_1_mask_4),
		.io_srams_write_1_mask_5(_ex_controller_io_srams_write_1_mask_5),
		.io_srams_write_1_mask_6(_ex_controller_io_srams_write_1_mask_6),
		.io_srams_write_1_mask_7(_ex_controller_io_srams_write_1_mask_7),
		.io_srams_write_1_mask_8(_ex_controller_io_srams_write_1_mask_8),
		.io_srams_write_1_mask_9(_ex_controller_io_srams_write_1_mask_9),
		.io_srams_write_1_mask_10(_ex_controller_io_srams_write_1_mask_10),
		.io_srams_write_1_mask_11(_ex_controller_io_srams_write_1_mask_11),
		.io_srams_write_1_mask_12(_ex_controller_io_srams_write_1_mask_12),
		.io_srams_write_1_mask_13(_ex_controller_io_srams_write_1_mask_13),
		.io_srams_write_1_mask_14(_ex_controller_io_srams_write_1_mask_14),
		.io_srams_write_1_mask_15(_ex_controller_io_srams_write_1_mask_15),
		.io_srams_write_1_data(_ex_controller_io_srams_write_1_data),
		.io_srams_write_2_valid(_ex_controller_io_srams_write_2_valid),
		.io_srams_write_2_addr(_ex_controller_io_srams_write_2_addr),
		.io_srams_write_2_mask_0(_ex_controller_io_srams_write_2_mask_0),
		.io_srams_write_2_mask_1(_ex_controller_io_srams_write_2_mask_1),
		.io_srams_write_2_mask_2(_ex_controller_io_srams_write_2_mask_2),
		.io_srams_write_2_mask_3(_ex_controller_io_srams_write_2_mask_3),
		.io_srams_write_2_mask_4(_ex_controller_io_srams_write_2_mask_4),
		.io_srams_write_2_mask_5(_ex_controller_io_srams_write_2_mask_5),
		.io_srams_write_2_mask_6(_ex_controller_io_srams_write_2_mask_6),
		.io_srams_write_2_mask_7(_ex_controller_io_srams_write_2_mask_7),
		.io_srams_write_2_mask_8(_ex_controller_io_srams_write_2_mask_8),
		.io_srams_write_2_mask_9(_ex_controller_io_srams_write_2_mask_9),
		.io_srams_write_2_mask_10(_ex_controller_io_srams_write_2_mask_10),
		.io_srams_write_2_mask_11(_ex_controller_io_srams_write_2_mask_11),
		.io_srams_write_2_mask_12(_ex_controller_io_srams_write_2_mask_12),
		.io_srams_write_2_mask_13(_ex_controller_io_srams_write_2_mask_13),
		.io_srams_write_2_mask_14(_ex_controller_io_srams_write_2_mask_14),
		.io_srams_write_2_mask_15(_ex_controller_io_srams_write_2_mask_15),
		.io_srams_write_2_data(_ex_controller_io_srams_write_2_data),
		.io_srams_write_3_valid(_ex_controller_io_srams_write_3_valid),
		.io_srams_write_3_addr(_ex_controller_io_srams_write_3_addr),
		.io_srams_write_3_mask_0(_ex_controller_io_srams_write_3_mask_0),
		.io_srams_write_3_mask_1(_ex_controller_io_srams_write_3_mask_1),
		.io_srams_write_3_mask_2(_ex_controller_io_srams_write_3_mask_2),
		.io_srams_write_3_mask_3(_ex_controller_io_srams_write_3_mask_3),
		.io_srams_write_3_mask_4(_ex_controller_io_srams_write_3_mask_4),
		.io_srams_write_3_mask_5(_ex_controller_io_srams_write_3_mask_5),
		.io_srams_write_3_mask_6(_ex_controller_io_srams_write_3_mask_6),
		.io_srams_write_3_mask_7(_ex_controller_io_srams_write_3_mask_7),
		.io_srams_write_3_mask_8(_ex_controller_io_srams_write_3_mask_8),
		.io_srams_write_3_mask_9(_ex_controller_io_srams_write_3_mask_9),
		.io_srams_write_3_mask_10(_ex_controller_io_srams_write_3_mask_10),
		.io_srams_write_3_mask_11(_ex_controller_io_srams_write_3_mask_11),
		.io_srams_write_3_mask_12(_ex_controller_io_srams_write_3_mask_12),
		.io_srams_write_3_mask_13(_ex_controller_io_srams_write_3_mask_13),
		.io_srams_write_3_mask_14(_ex_controller_io_srams_write_3_mask_14),
		.io_srams_write_3_mask_15(_ex_controller_io_srams_write_3_mask_15),
		.io_srams_write_3_data(_ex_controller_io_srams_write_3_data),
		.io_acc_read_req_0_ready(_spad_io_acc_read_req_0_ready),
		.io_acc_read_req_0_valid(_ex_controller_io_acc_read_req_0_valid),
		.io_acc_read_req_0_bits_scale_bits(_ex_controller_io_acc_read_req_0_bits_scale_bits),
		.io_acc_read_req_0_bits_addr(_ex_controller_io_acc_read_req_0_bits_addr),
		.io_acc_read_req_0_bits_act(_ex_controller_io_acc_read_req_0_bits_act),
		.io_acc_read_req_1_ready(_spad_io_acc_read_req_1_ready),
		.io_acc_read_req_1_valid(_ex_controller_io_acc_read_req_1_valid),
		.io_acc_read_req_1_bits_scale_bits(_ex_controller_io_acc_read_req_1_bits_scale_bits),
		.io_acc_read_req_1_bits_addr(_ex_controller_io_acc_read_req_1_bits_addr),
		.io_acc_read_req_1_bits_act(_ex_controller_io_acc_read_req_1_bits_act),
		.io_acc_read_resp_0_ready(_ex_controller_io_acc_read_resp_0_ready),
		.io_acc_read_resp_0_valid(_spad_io_acc_read_resp_0_valid),
		.io_acc_read_resp_0_bits_data_0_0(_spad_io_acc_read_resp_0_bits_data_0_0),
		.io_acc_read_resp_0_bits_data_1_0(_spad_io_acc_read_resp_0_bits_data_1_0),
		.io_acc_read_resp_0_bits_data_2_0(_spad_io_acc_read_resp_0_bits_data_2_0),
		.io_acc_read_resp_0_bits_data_3_0(_spad_io_acc_read_resp_0_bits_data_3_0),
		.io_acc_read_resp_0_bits_data_4_0(_spad_io_acc_read_resp_0_bits_data_4_0),
		.io_acc_read_resp_0_bits_data_5_0(_spad_io_acc_read_resp_0_bits_data_5_0),
		.io_acc_read_resp_0_bits_data_6_0(_spad_io_acc_read_resp_0_bits_data_6_0),
		.io_acc_read_resp_0_bits_data_7_0(_spad_io_acc_read_resp_0_bits_data_7_0),
		.io_acc_read_resp_0_bits_data_8_0(_spad_io_acc_read_resp_0_bits_data_8_0),
		.io_acc_read_resp_0_bits_data_9_0(_spad_io_acc_read_resp_0_bits_data_9_0),
		.io_acc_read_resp_0_bits_data_10_0(_spad_io_acc_read_resp_0_bits_data_10_0),
		.io_acc_read_resp_0_bits_data_11_0(_spad_io_acc_read_resp_0_bits_data_11_0),
		.io_acc_read_resp_0_bits_data_12_0(_spad_io_acc_read_resp_0_bits_data_12_0),
		.io_acc_read_resp_0_bits_data_13_0(_spad_io_acc_read_resp_0_bits_data_13_0),
		.io_acc_read_resp_0_bits_data_14_0(_spad_io_acc_read_resp_0_bits_data_14_0),
		.io_acc_read_resp_0_bits_data_15_0(_spad_io_acc_read_resp_0_bits_data_15_0),
		.io_acc_read_resp_0_bits_fromDMA(_spad_io_acc_read_resp_0_bits_fromDMA),
		.io_acc_read_resp_1_ready(_ex_controller_io_acc_read_resp_1_ready),
		.io_acc_read_resp_1_valid(_spad_io_acc_read_resp_1_valid),
		.io_acc_read_resp_1_bits_data_0_0(_spad_io_acc_read_resp_1_bits_data_0_0),
		.io_acc_read_resp_1_bits_data_1_0(_spad_io_acc_read_resp_1_bits_data_1_0),
		.io_acc_read_resp_1_bits_data_2_0(_spad_io_acc_read_resp_1_bits_data_2_0),
		.io_acc_read_resp_1_bits_data_3_0(_spad_io_acc_read_resp_1_bits_data_3_0),
		.io_acc_read_resp_1_bits_data_4_0(_spad_io_acc_read_resp_1_bits_data_4_0),
		.io_acc_read_resp_1_bits_data_5_0(_spad_io_acc_read_resp_1_bits_data_5_0),
		.io_acc_read_resp_1_bits_data_6_0(_spad_io_acc_read_resp_1_bits_data_6_0),
		.io_acc_read_resp_1_bits_data_7_0(_spad_io_acc_read_resp_1_bits_data_7_0),
		.io_acc_read_resp_1_bits_data_8_0(_spad_io_acc_read_resp_1_bits_data_8_0),
		.io_acc_read_resp_1_bits_data_9_0(_spad_io_acc_read_resp_1_bits_data_9_0),
		.io_acc_read_resp_1_bits_data_10_0(_spad_io_acc_read_resp_1_bits_data_10_0),
		.io_acc_read_resp_1_bits_data_11_0(_spad_io_acc_read_resp_1_bits_data_11_0),
		.io_acc_read_resp_1_bits_data_12_0(_spad_io_acc_read_resp_1_bits_data_12_0),
		.io_acc_read_resp_1_bits_data_13_0(_spad_io_acc_read_resp_1_bits_data_13_0),
		.io_acc_read_resp_1_bits_data_14_0(_spad_io_acc_read_resp_1_bits_data_14_0),
		.io_acc_read_resp_1_bits_data_15_0(_spad_io_acc_read_resp_1_bits_data_15_0),
		.io_acc_read_resp_1_bits_fromDMA(_spad_io_acc_read_resp_1_bits_fromDMA),
		.io_acc_write_0_valid(_ex_controller_io_acc_write_0_valid),
		.io_acc_write_0_bits_addr(_ex_controller_io_acc_write_0_bits_addr),
		.io_acc_write_0_bits_data_0_0(_ex_controller_io_acc_write_0_bits_data_0_0),
		.io_acc_write_0_bits_data_1_0(_ex_controller_io_acc_write_0_bits_data_1_0),
		.io_acc_write_0_bits_data_2_0(_ex_controller_io_acc_write_0_bits_data_2_0),
		.io_acc_write_0_bits_data_3_0(_ex_controller_io_acc_write_0_bits_data_3_0),
		.io_acc_write_0_bits_data_4_0(_ex_controller_io_acc_write_0_bits_data_4_0),
		.io_acc_write_0_bits_data_5_0(_ex_controller_io_acc_write_0_bits_data_5_0),
		.io_acc_write_0_bits_data_6_0(_ex_controller_io_acc_write_0_bits_data_6_0),
		.io_acc_write_0_bits_data_7_0(_ex_controller_io_acc_write_0_bits_data_7_0),
		.io_acc_write_0_bits_data_8_0(_ex_controller_io_acc_write_0_bits_data_8_0),
		.io_acc_write_0_bits_data_9_0(_ex_controller_io_acc_write_0_bits_data_9_0),
		.io_acc_write_0_bits_data_10_0(_ex_controller_io_acc_write_0_bits_data_10_0),
		.io_acc_write_0_bits_data_11_0(_ex_controller_io_acc_write_0_bits_data_11_0),
		.io_acc_write_0_bits_data_12_0(_ex_controller_io_acc_write_0_bits_data_12_0),
		.io_acc_write_0_bits_data_13_0(_ex_controller_io_acc_write_0_bits_data_13_0),
		.io_acc_write_0_bits_data_14_0(_ex_controller_io_acc_write_0_bits_data_14_0),
		.io_acc_write_0_bits_data_15_0(_ex_controller_io_acc_write_0_bits_data_15_0),
		.io_acc_write_0_bits_acc(_ex_controller_io_acc_write_0_bits_acc),
		.io_acc_write_0_bits_mask_0(_ex_controller_io_acc_write_0_bits_mask_0),
		.io_acc_write_0_bits_mask_1(_ex_controller_io_acc_write_0_bits_mask_1),
		.io_acc_write_0_bits_mask_2(_ex_controller_io_acc_write_0_bits_mask_2),
		.io_acc_write_0_bits_mask_3(_ex_controller_io_acc_write_0_bits_mask_3),
		.io_acc_write_0_bits_mask_4(_ex_controller_io_acc_write_0_bits_mask_4),
		.io_acc_write_0_bits_mask_5(_ex_controller_io_acc_write_0_bits_mask_5),
		.io_acc_write_0_bits_mask_6(_ex_controller_io_acc_write_0_bits_mask_6),
		.io_acc_write_0_bits_mask_7(_ex_controller_io_acc_write_0_bits_mask_7),
		.io_acc_write_0_bits_mask_8(_ex_controller_io_acc_write_0_bits_mask_8),
		.io_acc_write_0_bits_mask_9(_ex_controller_io_acc_write_0_bits_mask_9),
		.io_acc_write_0_bits_mask_10(_ex_controller_io_acc_write_0_bits_mask_10),
		.io_acc_write_0_bits_mask_11(_ex_controller_io_acc_write_0_bits_mask_11),
		.io_acc_write_0_bits_mask_12(_ex_controller_io_acc_write_0_bits_mask_12),
		.io_acc_write_0_bits_mask_13(_ex_controller_io_acc_write_0_bits_mask_13),
		.io_acc_write_0_bits_mask_14(_ex_controller_io_acc_write_0_bits_mask_14),
		.io_acc_write_0_bits_mask_15(_ex_controller_io_acc_write_0_bits_mask_15),
		.io_acc_write_0_bits_mask_16(_ex_controller_io_acc_write_0_bits_mask_16),
		.io_acc_write_0_bits_mask_17(_ex_controller_io_acc_write_0_bits_mask_17),
		.io_acc_write_0_bits_mask_18(_ex_controller_io_acc_write_0_bits_mask_18),
		.io_acc_write_0_bits_mask_19(_ex_controller_io_acc_write_0_bits_mask_19),
		.io_acc_write_0_bits_mask_20(_ex_controller_io_acc_write_0_bits_mask_20),
		.io_acc_write_0_bits_mask_21(_ex_controller_io_acc_write_0_bits_mask_21),
		.io_acc_write_0_bits_mask_22(_ex_controller_io_acc_write_0_bits_mask_22),
		.io_acc_write_0_bits_mask_23(_ex_controller_io_acc_write_0_bits_mask_23),
		.io_acc_write_0_bits_mask_24(_ex_controller_io_acc_write_0_bits_mask_24),
		.io_acc_write_0_bits_mask_25(_ex_controller_io_acc_write_0_bits_mask_25),
		.io_acc_write_0_bits_mask_26(_ex_controller_io_acc_write_0_bits_mask_26),
		.io_acc_write_0_bits_mask_27(_ex_controller_io_acc_write_0_bits_mask_27),
		.io_acc_write_0_bits_mask_28(_ex_controller_io_acc_write_0_bits_mask_28),
		.io_acc_write_0_bits_mask_29(_ex_controller_io_acc_write_0_bits_mask_29),
		.io_acc_write_0_bits_mask_30(_ex_controller_io_acc_write_0_bits_mask_30),
		.io_acc_write_0_bits_mask_31(_ex_controller_io_acc_write_0_bits_mask_31),
		.io_acc_write_0_bits_mask_32(_ex_controller_io_acc_write_0_bits_mask_32),
		.io_acc_write_0_bits_mask_33(_ex_controller_io_acc_write_0_bits_mask_33),
		.io_acc_write_0_bits_mask_34(_ex_controller_io_acc_write_0_bits_mask_34),
		.io_acc_write_0_bits_mask_35(_ex_controller_io_acc_write_0_bits_mask_35),
		.io_acc_write_0_bits_mask_36(_ex_controller_io_acc_write_0_bits_mask_36),
		.io_acc_write_0_bits_mask_37(_ex_controller_io_acc_write_0_bits_mask_37),
		.io_acc_write_0_bits_mask_38(_ex_controller_io_acc_write_0_bits_mask_38),
		.io_acc_write_0_bits_mask_39(_ex_controller_io_acc_write_0_bits_mask_39),
		.io_acc_write_0_bits_mask_40(_ex_controller_io_acc_write_0_bits_mask_40),
		.io_acc_write_0_bits_mask_41(_ex_controller_io_acc_write_0_bits_mask_41),
		.io_acc_write_0_bits_mask_42(_ex_controller_io_acc_write_0_bits_mask_42),
		.io_acc_write_0_bits_mask_43(_ex_controller_io_acc_write_0_bits_mask_43),
		.io_acc_write_0_bits_mask_44(_ex_controller_io_acc_write_0_bits_mask_44),
		.io_acc_write_0_bits_mask_45(_ex_controller_io_acc_write_0_bits_mask_45),
		.io_acc_write_0_bits_mask_46(_ex_controller_io_acc_write_0_bits_mask_46),
		.io_acc_write_0_bits_mask_47(_ex_controller_io_acc_write_0_bits_mask_47),
		.io_acc_write_0_bits_mask_48(_ex_controller_io_acc_write_0_bits_mask_48),
		.io_acc_write_0_bits_mask_49(_ex_controller_io_acc_write_0_bits_mask_49),
		.io_acc_write_0_bits_mask_50(_ex_controller_io_acc_write_0_bits_mask_50),
		.io_acc_write_0_bits_mask_51(_ex_controller_io_acc_write_0_bits_mask_51),
		.io_acc_write_0_bits_mask_52(_ex_controller_io_acc_write_0_bits_mask_52),
		.io_acc_write_0_bits_mask_53(_ex_controller_io_acc_write_0_bits_mask_53),
		.io_acc_write_0_bits_mask_54(_ex_controller_io_acc_write_0_bits_mask_54),
		.io_acc_write_0_bits_mask_55(_ex_controller_io_acc_write_0_bits_mask_55),
		.io_acc_write_0_bits_mask_56(_ex_controller_io_acc_write_0_bits_mask_56),
		.io_acc_write_0_bits_mask_57(_ex_controller_io_acc_write_0_bits_mask_57),
		.io_acc_write_0_bits_mask_58(_ex_controller_io_acc_write_0_bits_mask_58),
		.io_acc_write_0_bits_mask_59(_ex_controller_io_acc_write_0_bits_mask_59),
		.io_acc_write_0_bits_mask_60(_ex_controller_io_acc_write_0_bits_mask_60),
		.io_acc_write_0_bits_mask_61(_ex_controller_io_acc_write_0_bits_mask_61),
		.io_acc_write_0_bits_mask_62(_ex_controller_io_acc_write_0_bits_mask_62),
		.io_acc_write_0_bits_mask_63(_ex_controller_io_acc_write_0_bits_mask_63),
		.io_acc_write_1_valid(_ex_controller_io_acc_write_1_valid),
		.io_acc_write_1_bits_addr(_ex_controller_io_acc_write_1_bits_addr),
		.io_acc_write_1_bits_data_0_0(_ex_controller_io_acc_write_1_bits_data_0_0),
		.io_acc_write_1_bits_data_1_0(_ex_controller_io_acc_write_1_bits_data_1_0),
		.io_acc_write_1_bits_data_2_0(_ex_controller_io_acc_write_1_bits_data_2_0),
		.io_acc_write_1_bits_data_3_0(_ex_controller_io_acc_write_1_bits_data_3_0),
		.io_acc_write_1_bits_data_4_0(_ex_controller_io_acc_write_1_bits_data_4_0),
		.io_acc_write_1_bits_data_5_0(_ex_controller_io_acc_write_1_bits_data_5_0),
		.io_acc_write_1_bits_data_6_0(_ex_controller_io_acc_write_1_bits_data_6_0),
		.io_acc_write_1_bits_data_7_0(_ex_controller_io_acc_write_1_bits_data_7_0),
		.io_acc_write_1_bits_data_8_0(_ex_controller_io_acc_write_1_bits_data_8_0),
		.io_acc_write_1_bits_data_9_0(_ex_controller_io_acc_write_1_bits_data_9_0),
		.io_acc_write_1_bits_data_10_0(_ex_controller_io_acc_write_1_bits_data_10_0),
		.io_acc_write_1_bits_data_11_0(_ex_controller_io_acc_write_1_bits_data_11_0),
		.io_acc_write_1_bits_data_12_0(_ex_controller_io_acc_write_1_bits_data_12_0),
		.io_acc_write_1_bits_data_13_0(_ex_controller_io_acc_write_1_bits_data_13_0),
		.io_acc_write_1_bits_data_14_0(_ex_controller_io_acc_write_1_bits_data_14_0),
		.io_acc_write_1_bits_data_15_0(_ex_controller_io_acc_write_1_bits_data_15_0),
		.io_acc_write_1_bits_acc(_ex_controller_io_acc_write_1_bits_acc),
		.io_acc_write_1_bits_mask_0(_ex_controller_io_acc_write_1_bits_mask_0),
		.io_acc_write_1_bits_mask_1(_ex_controller_io_acc_write_1_bits_mask_1),
		.io_acc_write_1_bits_mask_2(_ex_controller_io_acc_write_1_bits_mask_2),
		.io_acc_write_1_bits_mask_3(_ex_controller_io_acc_write_1_bits_mask_3),
		.io_acc_write_1_bits_mask_4(_ex_controller_io_acc_write_1_bits_mask_4),
		.io_acc_write_1_bits_mask_5(_ex_controller_io_acc_write_1_bits_mask_5),
		.io_acc_write_1_bits_mask_6(_ex_controller_io_acc_write_1_bits_mask_6),
		.io_acc_write_1_bits_mask_7(_ex_controller_io_acc_write_1_bits_mask_7),
		.io_acc_write_1_bits_mask_8(_ex_controller_io_acc_write_1_bits_mask_8),
		.io_acc_write_1_bits_mask_9(_ex_controller_io_acc_write_1_bits_mask_9),
		.io_acc_write_1_bits_mask_10(_ex_controller_io_acc_write_1_bits_mask_10),
		.io_acc_write_1_bits_mask_11(_ex_controller_io_acc_write_1_bits_mask_11),
		.io_acc_write_1_bits_mask_12(_ex_controller_io_acc_write_1_bits_mask_12),
		.io_acc_write_1_bits_mask_13(_ex_controller_io_acc_write_1_bits_mask_13),
		.io_acc_write_1_bits_mask_14(_ex_controller_io_acc_write_1_bits_mask_14),
		.io_acc_write_1_bits_mask_15(_ex_controller_io_acc_write_1_bits_mask_15),
		.io_acc_write_1_bits_mask_16(_ex_controller_io_acc_write_1_bits_mask_16),
		.io_acc_write_1_bits_mask_17(_ex_controller_io_acc_write_1_bits_mask_17),
		.io_acc_write_1_bits_mask_18(_ex_controller_io_acc_write_1_bits_mask_18),
		.io_acc_write_1_bits_mask_19(_ex_controller_io_acc_write_1_bits_mask_19),
		.io_acc_write_1_bits_mask_20(_ex_controller_io_acc_write_1_bits_mask_20),
		.io_acc_write_1_bits_mask_21(_ex_controller_io_acc_write_1_bits_mask_21),
		.io_acc_write_1_bits_mask_22(_ex_controller_io_acc_write_1_bits_mask_22),
		.io_acc_write_1_bits_mask_23(_ex_controller_io_acc_write_1_bits_mask_23),
		.io_acc_write_1_bits_mask_24(_ex_controller_io_acc_write_1_bits_mask_24),
		.io_acc_write_1_bits_mask_25(_ex_controller_io_acc_write_1_bits_mask_25),
		.io_acc_write_1_bits_mask_26(_ex_controller_io_acc_write_1_bits_mask_26),
		.io_acc_write_1_bits_mask_27(_ex_controller_io_acc_write_1_bits_mask_27),
		.io_acc_write_1_bits_mask_28(_ex_controller_io_acc_write_1_bits_mask_28),
		.io_acc_write_1_bits_mask_29(_ex_controller_io_acc_write_1_bits_mask_29),
		.io_acc_write_1_bits_mask_30(_ex_controller_io_acc_write_1_bits_mask_30),
		.io_acc_write_1_bits_mask_31(_ex_controller_io_acc_write_1_bits_mask_31),
		.io_acc_write_1_bits_mask_32(_ex_controller_io_acc_write_1_bits_mask_32),
		.io_acc_write_1_bits_mask_33(_ex_controller_io_acc_write_1_bits_mask_33),
		.io_acc_write_1_bits_mask_34(_ex_controller_io_acc_write_1_bits_mask_34),
		.io_acc_write_1_bits_mask_35(_ex_controller_io_acc_write_1_bits_mask_35),
		.io_acc_write_1_bits_mask_36(_ex_controller_io_acc_write_1_bits_mask_36),
		.io_acc_write_1_bits_mask_37(_ex_controller_io_acc_write_1_bits_mask_37),
		.io_acc_write_1_bits_mask_38(_ex_controller_io_acc_write_1_bits_mask_38),
		.io_acc_write_1_bits_mask_39(_ex_controller_io_acc_write_1_bits_mask_39),
		.io_acc_write_1_bits_mask_40(_ex_controller_io_acc_write_1_bits_mask_40),
		.io_acc_write_1_bits_mask_41(_ex_controller_io_acc_write_1_bits_mask_41),
		.io_acc_write_1_bits_mask_42(_ex_controller_io_acc_write_1_bits_mask_42),
		.io_acc_write_1_bits_mask_43(_ex_controller_io_acc_write_1_bits_mask_43),
		.io_acc_write_1_bits_mask_44(_ex_controller_io_acc_write_1_bits_mask_44),
		.io_acc_write_1_bits_mask_45(_ex_controller_io_acc_write_1_bits_mask_45),
		.io_acc_write_1_bits_mask_46(_ex_controller_io_acc_write_1_bits_mask_46),
		.io_acc_write_1_bits_mask_47(_ex_controller_io_acc_write_1_bits_mask_47),
		.io_acc_write_1_bits_mask_48(_ex_controller_io_acc_write_1_bits_mask_48),
		.io_acc_write_1_bits_mask_49(_ex_controller_io_acc_write_1_bits_mask_49),
		.io_acc_write_1_bits_mask_50(_ex_controller_io_acc_write_1_bits_mask_50),
		.io_acc_write_1_bits_mask_51(_ex_controller_io_acc_write_1_bits_mask_51),
		.io_acc_write_1_bits_mask_52(_ex_controller_io_acc_write_1_bits_mask_52),
		.io_acc_write_1_bits_mask_53(_ex_controller_io_acc_write_1_bits_mask_53),
		.io_acc_write_1_bits_mask_54(_ex_controller_io_acc_write_1_bits_mask_54),
		.io_acc_write_1_bits_mask_55(_ex_controller_io_acc_write_1_bits_mask_55),
		.io_acc_write_1_bits_mask_56(_ex_controller_io_acc_write_1_bits_mask_56),
		.io_acc_write_1_bits_mask_57(_ex_controller_io_acc_write_1_bits_mask_57),
		.io_acc_write_1_bits_mask_58(_ex_controller_io_acc_write_1_bits_mask_58),
		.io_acc_write_1_bits_mask_59(_ex_controller_io_acc_write_1_bits_mask_59),
		.io_acc_write_1_bits_mask_60(_ex_controller_io_acc_write_1_bits_mask_60),
		.io_acc_write_1_bits_mask_61(_ex_controller_io_acc_write_1_bits_mask_61),
		.io_acc_write_1_bits_mask_62(_ex_controller_io_acc_write_1_bits_mask_62),
		.io_acc_write_1_bits_mask_63(_ex_controller_io_acc_write_1_bits_mask_63),
		.io_tlb_0_req_valid(_spad_io_tlb_0_req_valid),
		.io_tlb_0_req_bits_tlb_req_vaddr(_spad_io_tlb_0_req_bits_tlb_req_vaddr),
		.io_tlb_0_req_bits_tlb_req_passthrough(_spad_io_tlb_0_req_bits_tlb_req_passthrough),
		.io_tlb_0_req_bits_status_debug(_spad_io_tlb_0_req_bits_status_debug),
		.io_tlb_0_req_bits_status_mxr(_spad_io_tlb_0_req_bits_status_mxr),
		.io_tlb_0_resp_miss(_tlb_io_clients_0_resp_miss),
		.io_tlb_0_resp_paddr(_tlb_io_clients_0_resp_paddr),
		.io_tlb_1_req_valid(_spad_io_tlb_1_req_valid),
		.io_tlb_1_req_bits_tlb_req_vaddr(_spad_io_tlb_1_req_bits_tlb_req_vaddr),
		.io_tlb_1_req_bits_status_debug(_spad_io_tlb_1_req_bits_status_debug),
		.io_tlb_1_req_bits_status_mxr(_spad_io_tlb_1_req_bits_status_mxr),
		.io_tlb_1_resp_miss(_tlb_io_clients_1_resp_miss),
		.io_tlb_1_resp_paddr(_tlb_io_clients_1_resp_paddr),
		.io_busy(_spad_io_busy),
		.io_counter_event_signal_18(_spad_io_counter_event_signal_18),
		.io_counter_event_signal_19(_spad_io_counter_event_signal_19),
		.io_counter_event_signal_20(_spad_io_counter_event_signal_20),
		.io_counter_event_signal_21(_spad_io_counter_event_signal_21),
		.io_counter_event_signal_22(_spad_io_counter_event_signal_22),
		.io_counter_event_signal_23(_spad_io_counter_event_signal_23),
		.io_counter_external_values_4(_spad_io_counter_external_values_4),
		.io_counter_external_values_5(_spad_io_counter_external_values_5),
		.io_counter_external_values_6(_spad_io_counter_external_values_6),
		.io_counter_external_values_7(_spad_io_counter_external_values_7),
		.io_counter_external_reset(_counters_io_event_io_external_reset)
	);
	CounterController counters(
		.clock(clock),
		.reset(reset),
		.io_in_ready(_counters_io_in_ready),
		.io_in_valid((_unrolled_cmd_q_io_deq_valid & ~is_flush) & is_counter_op),
		.io_in_bits_inst_rd(_unrolled_cmd_q_io_deq_bits_cmd_inst_rd),
		.io_in_bits_rs1(_unrolled_cmd_q_io_deq_bits_cmd_rs1),
		.io_out_ready(io_resp_ready),
		.io_out_valid(io_resp_valid),
		.io_out_bits_rd(io_resp_bits_rd),
		.io_out_bits_data(io_resp_bits_data),
		.io_event_io_event_signal_1((_load_controller_io_busy & ~_store_controller_io_busy) & ~_ex_controller_io_busy),
		.io_event_io_event_signal_2((~_load_controller_io_busy & _store_controller_io_busy) & ~_ex_controller_io_busy),
		.io_event_io_event_signal_3((~_load_controller_io_busy & ~_store_controller_io_busy) & _ex_controller_io_busy),
		.io_event_io_event_signal_4(_incr_ld_st_ex_cycles_T & ~_ex_controller_io_busy),
		.io_event_io_event_signal_5((_load_controller_io_busy & ~_store_controller_io_busy) & _ex_controller_io_busy),
		.io_event_io_event_signal_6((~_load_controller_io_busy & _store_controller_io_busy) & _ex_controller_io_busy),
		.io_event_io_event_signal_7(_incr_ld_st_ex_cycles_T & _ex_controller_io_busy),
		.io_event_io_event_signal_8(_load_controller_io_counter_event_signal_8),
		.io_event_io_event_signal_9(_load_controller_io_counter_event_signal_9),
		.io_event_io_event_signal_10(_load_controller_io_counter_event_signal_10),
		.io_event_io_event_signal_11(_store_controller_io_counter_event_signal_11),
		.io_event_io_event_signal_12(_store_controller_io_counter_event_signal_12),
		.io_event_io_event_signal_13(_store_controller_io_counter_event_signal_13),
		.io_event_io_event_signal_14(_store_controller_io_counter_event_signal_14),
		.io_event_io_event_signal_15(_tlb_io_counter_event_signal_15),
		.io_event_io_event_signal_16(_tlb_io_counter_event_signal_16),
		.io_event_io_event_signal_17(_tlb_io_counter_event_signal_17),
		.io_event_io_event_signal_18(_spad_io_counter_event_signal_18),
		.io_event_io_event_signal_19(_spad_io_counter_event_signal_19),
		.io_event_io_event_signal_20(_spad_io_counter_event_signal_20),
		.io_event_io_event_signal_21(_spad_io_counter_event_signal_21),
		.io_event_io_event_signal_22(_spad_io_counter_event_signal_22),
		.io_event_io_event_signal_23(_spad_io_counter_event_signal_23),
		.io_event_io_event_signal_24(_ex_controller_io_counter_event_signal_24),
		.io_event_io_event_signal_25(_ex_controller_io_counter_event_signal_25),
		.io_event_io_event_signal_26(_ex_controller_io_counter_event_signal_26),
		.io_event_io_event_signal_27(_ex_controller_io_counter_event_signal_27),
		.io_event_io_event_signal_28(_ex_controller_io_counter_event_signal_28),
		.io_event_io_event_signal_29(_ex_controller_io_counter_event_signal_29),
		.io_event_io_event_signal_30(_ex_controller_io_counter_event_signal_30),
		.io_event_io_event_signal_31(_ex_controller_io_counter_event_signal_31),
		.io_event_io_event_signal_32(_ex_controller_io_counter_event_signal_32),
		.io_event_io_event_signal_33(_ex_controller_io_counter_event_signal_33),
		.io_event_io_event_signal_34(_ex_controller_io_counter_event_signal_34),
		.io_event_io_event_signal_35(_ex_controller_io_counter_event_signal_35),
		.io_event_io_event_signal_36(_ex_controller_io_counter_event_signal_36),
		.io_event_io_event_signal_37(_ex_controller_io_counter_event_signal_37),
		.io_event_io_event_signal_38(_im2col_io_counter_event_signal_38),
		.io_event_io_event_signal_39(_im2col_io_counter_event_signal_39),
		.io_event_io_event_signal_40(_im2col_io_counter_event_signal_40),
		.io_event_io_event_signal_41(_reservation_station_io_counter_event_signal_41),
		.io_event_io_event_signal_42(_reservation_station_io_counter_event_signal_42),
		.io_event_io_event_signal_43(_mod_1_io_busy),
		.io_event_io_external_values_1(_reservation_station_io_counter_external_values_1),
		.io_event_io_external_values_2(_reservation_station_io_counter_external_values_2),
		.io_event_io_external_values_3(_reservation_station_io_counter_external_values_3),
		.io_event_io_external_values_4(_spad_io_counter_external_values_4),
		.io_event_io_external_values_5(_spad_io_counter_external_values_5),
		.io_event_io_external_values_6(_spad_io_counter_external_values_6),
		.io_event_io_external_values_7(_spad_io_counter_external_values_7),
		.io_event_io_external_reset(_counters_io_event_io_external_reset)
	);
	FrontendTLB tlb(
		.clock(clock),
		.reset(reset),
		.io_clients_0_req_valid(_spad_io_tlb_0_req_valid),
		.io_clients_0_req_bits_tlb_req_vaddr(_spad_io_tlb_0_req_bits_tlb_req_vaddr),
		.io_clients_0_req_bits_tlb_req_passthrough(_spad_io_tlb_0_req_bits_tlb_req_passthrough),
		.io_clients_0_req_bits_status_debug(_spad_io_tlb_0_req_bits_status_debug),
		.io_clients_0_req_bits_status_mxr(_spad_io_tlb_0_req_bits_status_mxr),
		.io_clients_0_resp_miss(_tlb_io_clients_0_resp_miss),
		.io_clients_0_resp_paddr(_tlb_io_clients_0_resp_paddr),
		.io_clients_1_req_valid(_spad_io_tlb_1_req_valid),
		.io_clients_1_req_bits_tlb_req_vaddr(_spad_io_tlb_1_req_bits_tlb_req_vaddr),
		.io_clients_1_req_bits_status_debug(_spad_io_tlb_1_req_bits_status_debug),
		.io_clients_1_req_bits_status_mxr(_spad_io_tlb_1_req_bits_status_mxr),
		.io_clients_1_resp_miss(_tlb_io_clients_1_resp_miss),
		.io_clients_1_resp_paddr(_tlb_io_clients_1_resp_paddr),
		.io_ptw_0_req_ready(io_ptw_0_req_ready),
		.io_ptw_0_req_valid(io_ptw_0_req_valid),
		.io_ptw_0_req_bits_bits_addr(io_ptw_0_req_bits_bits_addr),
		.io_ptw_0_req_bits_bits_need_gpa(io_ptw_0_req_bits_bits_need_gpa),
		.io_ptw_0_resp_valid(io_ptw_0_resp_valid),
		.io_ptw_0_resp_bits_ae_ptw(io_ptw_0_resp_bits_ae_ptw),
		.io_ptw_0_resp_bits_ae_final(io_ptw_0_resp_bits_ae_final),
		.io_ptw_0_resp_bits_pf(io_ptw_0_resp_bits_pf),
		.io_ptw_0_resp_bits_gf(io_ptw_0_resp_bits_gf),
		.io_ptw_0_resp_bits_hr(io_ptw_0_resp_bits_hr),
		.io_ptw_0_resp_bits_hw(io_ptw_0_resp_bits_hw),
		.io_ptw_0_resp_bits_hx(io_ptw_0_resp_bits_hx),
		.io_ptw_0_resp_bits_pte_ppn(io_ptw_0_resp_bits_pte_ppn),
		.io_ptw_0_resp_bits_pte_d(io_ptw_0_resp_bits_pte_d),
		.io_ptw_0_resp_bits_pte_a(io_ptw_0_resp_bits_pte_a),
		.io_ptw_0_resp_bits_pte_g(io_ptw_0_resp_bits_pte_g),
		.io_ptw_0_resp_bits_pte_u(io_ptw_0_resp_bits_pte_u),
		.io_ptw_0_resp_bits_pte_x(io_ptw_0_resp_bits_pte_x),
		.io_ptw_0_resp_bits_pte_w(io_ptw_0_resp_bits_pte_w),
		.io_ptw_0_resp_bits_pte_r(io_ptw_0_resp_bits_pte_r),
		.io_ptw_0_resp_bits_pte_v(io_ptw_0_resp_bits_pte_v),
		.io_ptw_0_resp_bits_level(io_ptw_0_resp_bits_level),
		.io_ptw_0_resp_bits_fragmented_superpage(io_ptw_0_resp_bits_fragmented_superpage),
		.io_ptw_0_resp_bits_homogeneous(io_ptw_0_resp_bits_homogeneous),
		.io_ptw_0_ptbr_mode(io_ptw_0_ptbr_mode),
		.io_ptw_0_pmp_0_cfg_l(io_ptw_0_pmp_0_cfg_l),
		.io_ptw_0_pmp_0_cfg_a(io_ptw_0_pmp_0_cfg_a),
		.io_ptw_0_pmp_0_cfg_x(io_ptw_0_pmp_0_cfg_x),
		.io_ptw_0_pmp_0_cfg_w(io_ptw_0_pmp_0_cfg_w),
		.io_ptw_0_pmp_0_cfg_r(io_ptw_0_pmp_0_cfg_r),
		.io_ptw_0_pmp_0_addr(io_ptw_0_pmp_0_addr),
		.io_ptw_0_pmp_0_mask(io_ptw_0_pmp_0_mask),
		.io_ptw_0_pmp_1_cfg_l(io_ptw_0_pmp_1_cfg_l),
		.io_ptw_0_pmp_1_cfg_a(io_ptw_0_pmp_1_cfg_a),
		.io_ptw_0_pmp_1_cfg_x(io_ptw_0_pmp_1_cfg_x),
		.io_ptw_0_pmp_1_cfg_w(io_ptw_0_pmp_1_cfg_w),
		.io_ptw_0_pmp_1_cfg_r(io_ptw_0_pmp_1_cfg_r),
		.io_ptw_0_pmp_1_addr(io_ptw_0_pmp_1_addr),
		.io_ptw_0_pmp_1_mask(io_ptw_0_pmp_1_mask),
		.io_ptw_0_pmp_2_cfg_l(io_ptw_0_pmp_2_cfg_l),
		.io_ptw_0_pmp_2_cfg_a(io_ptw_0_pmp_2_cfg_a),
		.io_ptw_0_pmp_2_cfg_x(io_ptw_0_pmp_2_cfg_x),
		.io_ptw_0_pmp_2_cfg_w(io_ptw_0_pmp_2_cfg_w),
		.io_ptw_0_pmp_2_cfg_r(io_ptw_0_pmp_2_cfg_r),
		.io_ptw_0_pmp_2_addr(io_ptw_0_pmp_2_addr),
		.io_ptw_0_pmp_2_mask(io_ptw_0_pmp_2_mask),
		.io_ptw_0_pmp_3_cfg_l(io_ptw_0_pmp_3_cfg_l),
		.io_ptw_0_pmp_3_cfg_a(io_ptw_0_pmp_3_cfg_a),
		.io_ptw_0_pmp_3_cfg_x(io_ptw_0_pmp_3_cfg_x),
		.io_ptw_0_pmp_3_cfg_w(io_ptw_0_pmp_3_cfg_w),
		.io_ptw_0_pmp_3_cfg_r(io_ptw_0_pmp_3_cfg_r),
		.io_ptw_0_pmp_3_addr(io_ptw_0_pmp_3_addr),
		.io_ptw_0_pmp_3_mask(io_ptw_0_pmp_3_mask),
		.io_ptw_0_pmp_4_cfg_l(io_ptw_0_pmp_4_cfg_l),
		.io_ptw_0_pmp_4_cfg_a(io_ptw_0_pmp_4_cfg_a),
		.io_ptw_0_pmp_4_cfg_x(io_ptw_0_pmp_4_cfg_x),
		.io_ptw_0_pmp_4_cfg_w(io_ptw_0_pmp_4_cfg_w),
		.io_ptw_0_pmp_4_cfg_r(io_ptw_0_pmp_4_cfg_r),
		.io_ptw_0_pmp_4_addr(io_ptw_0_pmp_4_addr),
		.io_ptw_0_pmp_4_mask(io_ptw_0_pmp_4_mask),
		.io_ptw_0_pmp_5_cfg_l(io_ptw_0_pmp_5_cfg_l),
		.io_ptw_0_pmp_5_cfg_a(io_ptw_0_pmp_5_cfg_a),
		.io_ptw_0_pmp_5_cfg_x(io_ptw_0_pmp_5_cfg_x),
		.io_ptw_0_pmp_5_cfg_w(io_ptw_0_pmp_5_cfg_w),
		.io_ptw_0_pmp_5_cfg_r(io_ptw_0_pmp_5_cfg_r),
		.io_ptw_0_pmp_5_addr(io_ptw_0_pmp_5_addr),
		.io_ptw_0_pmp_5_mask(io_ptw_0_pmp_5_mask),
		.io_ptw_0_pmp_6_cfg_l(io_ptw_0_pmp_6_cfg_l),
		.io_ptw_0_pmp_6_cfg_a(io_ptw_0_pmp_6_cfg_a),
		.io_ptw_0_pmp_6_cfg_x(io_ptw_0_pmp_6_cfg_x),
		.io_ptw_0_pmp_6_cfg_w(io_ptw_0_pmp_6_cfg_w),
		.io_ptw_0_pmp_6_cfg_r(io_ptw_0_pmp_6_cfg_r),
		.io_ptw_0_pmp_6_addr(io_ptw_0_pmp_6_addr),
		.io_ptw_0_pmp_6_mask(io_ptw_0_pmp_6_mask),
		.io_ptw_0_pmp_7_cfg_l(io_ptw_0_pmp_7_cfg_l),
		.io_ptw_0_pmp_7_cfg_a(io_ptw_0_pmp_7_cfg_a),
		.io_ptw_0_pmp_7_cfg_x(io_ptw_0_pmp_7_cfg_x),
		.io_ptw_0_pmp_7_cfg_w(io_ptw_0_pmp_7_cfg_w),
		.io_ptw_0_pmp_7_cfg_r(io_ptw_0_pmp_7_cfg_r),
		.io_ptw_0_pmp_7_addr(io_ptw_0_pmp_7_addr),
		.io_ptw_0_pmp_7_mask(io_ptw_0_pmp_7_mask),
		.io_exp_0_interrupt(io_interrupt),
		.io_exp_0_flush_retry(_GEN & ~_unrolled_cmd_q_io_deq_bits_cmd_rs1[0]),
		.io_exp_0_flush_skip(_GEN & _unrolled_cmd_q_io_deq_bits_cmd_rs1[0]),
		.io_counter_event_signal_15(_tlb_io_counter_event_signal_15),
		.io_counter_event_signal_16(_tlb_io_counter_event_signal_16),
		.io_counter_event_signal_17(_tlb_io_counter_event_signal_17)
	);
	ReservationStation reservation_station(
		.clock(clock),
		.reset(reset),
		.io_alloc_ready(_reservation_station_io_alloc_ready),
		.io_alloc_valid(_GEN_0),
		.io_alloc_bits_cmd_inst_funct(_unrolled_cmd_q_io_deq_bits_cmd_inst_funct),
		.io_alloc_bits_cmd_inst_rs2(_unrolled_cmd_q_io_deq_bits_cmd_inst_rs2),
		.io_alloc_bits_cmd_inst_rs1(_unrolled_cmd_q_io_deq_bits_cmd_inst_rs1),
		.io_alloc_bits_cmd_inst_xd(_unrolled_cmd_q_io_deq_bits_cmd_inst_xd),
		.io_alloc_bits_cmd_inst_xs1(_unrolled_cmd_q_io_deq_bits_cmd_inst_xs1),
		.io_alloc_bits_cmd_inst_xs2(_unrolled_cmd_q_io_deq_bits_cmd_inst_xs2),
		.io_alloc_bits_cmd_inst_rd(_unrolled_cmd_q_io_deq_bits_cmd_inst_rd),
		.io_alloc_bits_cmd_inst_opcode(_unrolled_cmd_q_io_deq_bits_cmd_inst_opcode),
		.io_alloc_bits_cmd_rs1(_unrolled_cmd_q_io_deq_bits_cmd_rs1),
		.io_alloc_bits_cmd_rs2(_unrolled_cmd_q_io_deq_bits_cmd_rs2),
		.io_alloc_bits_cmd_status_debug(_unrolled_cmd_q_io_deq_bits_cmd_status_debug),
		.io_alloc_bits_cmd_status_cease(_unrolled_cmd_q_io_deq_bits_cmd_status_cease),
		.io_alloc_bits_cmd_status_wfi(_unrolled_cmd_q_io_deq_bits_cmd_status_wfi),
		.io_alloc_bits_cmd_status_isa(_unrolled_cmd_q_io_deq_bits_cmd_status_isa),
		.io_alloc_bits_cmd_status_dprv(_unrolled_cmd_q_io_deq_bits_cmd_status_dprv),
		.io_alloc_bits_cmd_status_dv(_unrolled_cmd_q_io_deq_bits_cmd_status_dv),
		.io_alloc_bits_cmd_status_prv(_unrolled_cmd_q_io_deq_bits_cmd_status_prv),
		.io_alloc_bits_cmd_status_v(_unrolled_cmd_q_io_deq_bits_cmd_status_v),
		.io_alloc_bits_cmd_status_sd(_unrolled_cmd_q_io_deq_bits_cmd_status_sd),
		.io_alloc_bits_cmd_status_zero2(_unrolled_cmd_q_io_deq_bits_cmd_status_zero2),
		.io_alloc_bits_cmd_status_mpv(_unrolled_cmd_q_io_deq_bits_cmd_status_mpv),
		.io_alloc_bits_cmd_status_gva(_unrolled_cmd_q_io_deq_bits_cmd_status_gva),
		.io_alloc_bits_cmd_status_mbe(_unrolled_cmd_q_io_deq_bits_cmd_status_mbe),
		.io_alloc_bits_cmd_status_sbe(_unrolled_cmd_q_io_deq_bits_cmd_status_sbe),
		.io_alloc_bits_cmd_status_sxl(_unrolled_cmd_q_io_deq_bits_cmd_status_sxl),
		.io_alloc_bits_cmd_status_uxl(_unrolled_cmd_q_io_deq_bits_cmd_status_uxl),
		.io_alloc_bits_cmd_status_sd_rv32(_unrolled_cmd_q_io_deq_bits_cmd_status_sd_rv32),
		.io_alloc_bits_cmd_status_zero1(_unrolled_cmd_q_io_deq_bits_cmd_status_zero1),
		.io_alloc_bits_cmd_status_tsr(_unrolled_cmd_q_io_deq_bits_cmd_status_tsr),
		.io_alloc_bits_cmd_status_tw(_unrolled_cmd_q_io_deq_bits_cmd_status_tw),
		.io_alloc_bits_cmd_status_tvm(_unrolled_cmd_q_io_deq_bits_cmd_status_tvm),
		.io_alloc_bits_cmd_status_mxr(_unrolled_cmd_q_io_deq_bits_cmd_status_mxr),
		.io_alloc_bits_cmd_status_sum(_unrolled_cmd_q_io_deq_bits_cmd_status_sum),
		.io_alloc_bits_cmd_status_mprv(_unrolled_cmd_q_io_deq_bits_cmd_status_mprv),
		.io_alloc_bits_cmd_status_xs(_unrolled_cmd_q_io_deq_bits_cmd_status_xs),
		.io_alloc_bits_cmd_status_fs(_unrolled_cmd_q_io_deq_bits_cmd_status_fs),
		.io_alloc_bits_cmd_status_mpp(_unrolled_cmd_q_io_deq_bits_cmd_status_mpp),
		.io_alloc_bits_cmd_status_vs(_unrolled_cmd_q_io_deq_bits_cmd_status_vs),
		.io_alloc_bits_cmd_status_spp(_unrolled_cmd_q_io_deq_bits_cmd_status_spp),
		.io_alloc_bits_cmd_status_mpie(_unrolled_cmd_q_io_deq_bits_cmd_status_mpie),
		.io_alloc_bits_cmd_status_ube(_unrolled_cmd_q_io_deq_bits_cmd_status_ube),
		.io_alloc_bits_cmd_status_spie(_unrolled_cmd_q_io_deq_bits_cmd_status_spie),
		.io_alloc_bits_cmd_status_upie(_unrolled_cmd_q_io_deq_bits_cmd_status_upie),
		.io_alloc_bits_cmd_status_mie(_unrolled_cmd_q_io_deq_bits_cmd_status_mie),
		.io_alloc_bits_cmd_status_hie(_unrolled_cmd_q_io_deq_bits_cmd_status_hie),
		.io_alloc_bits_cmd_status_sie(_unrolled_cmd_q_io_deq_bits_cmd_status_sie),
		.io_alloc_bits_cmd_status_uie(_unrolled_cmd_q_io_deq_bits_cmd_status_uie),
		.io_alloc_bits_from_matmul_fsm(_unrolled_cmd_q_io_deq_bits_from_matmul_fsm),
		.io_alloc_bits_from_conv_fsm(_unrolled_cmd_q_io_deq_bits_from_conv_fsm),
		.io_completed_valid(_reservation_station_completed_arb_io_out_valid),
		.io_completed_bits(_reservation_station_completed_arb_io_out_bits),
		.io_issue_ld_valid(_reservation_station_io_issue_ld_valid),
		.io_issue_ld_ready(_load_controller_io_cmd_ready),
		.io_issue_ld_cmd_cmd_inst_funct(_reservation_station_io_issue_ld_cmd_cmd_inst_funct),
		.io_issue_ld_cmd_cmd_inst_rs2(_reservation_station_io_issue_ld_cmd_cmd_inst_rs2),
		.io_issue_ld_cmd_cmd_inst_rs1(_reservation_station_io_issue_ld_cmd_cmd_inst_rs1),
		.io_issue_ld_cmd_cmd_inst_xd(_reservation_station_io_issue_ld_cmd_cmd_inst_xd),
		.io_issue_ld_cmd_cmd_inst_xs1(_reservation_station_io_issue_ld_cmd_cmd_inst_xs1),
		.io_issue_ld_cmd_cmd_inst_xs2(_reservation_station_io_issue_ld_cmd_cmd_inst_xs2),
		.io_issue_ld_cmd_cmd_inst_rd(_reservation_station_io_issue_ld_cmd_cmd_inst_rd),
		.io_issue_ld_cmd_cmd_inst_opcode(_reservation_station_io_issue_ld_cmd_cmd_inst_opcode),
		.io_issue_ld_cmd_cmd_rs1(_reservation_station_io_issue_ld_cmd_cmd_rs1),
		.io_issue_ld_cmd_cmd_rs2(_reservation_station_io_issue_ld_cmd_cmd_rs2),
		.io_issue_ld_cmd_cmd_status_debug(_reservation_station_io_issue_ld_cmd_cmd_status_debug),
		.io_issue_ld_cmd_cmd_status_cease(_reservation_station_io_issue_ld_cmd_cmd_status_cease),
		.io_issue_ld_cmd_cmd_status_wfi(_reservation_station_io_issue_ld_cmd_cmd_status_wfi),
		.io_issue_ld_cmd_cmd_status_isa(_reservation_station_io_issue_ld_cmd_cmd_status_isa),
		.io_issue_ld_cmd_cmd_status_dprv(_reservation_station_io_issue_ld_cmd_cmd_status_dprv),
		.io_issue_ld_cmd_cmd_status_dv(_reservation_station_io_issue_ld_cmd_cmd_status_dv),
		.io_issue_ld_cmd_cmd_status_prv(_reservation_station_io_issue_ld_cmd_cmd_status_prv),
		.io_issue_ld_cmd_cmd_status_v(_reservation_station_io_issue_ld_cmd_cmd_status_v),
		.io_issue_ld_cmd_cmd_status_sd(_reservation_station_io_issue_ld_cmd_cmd_status_sd),
		.io_issue_ld_cmd_cmd_status_zero2(_reservation_station_io_issue_ld_cmd_cmd_status_zero2),
		.io_issue_ld_cmd_cmd_status_mpv(_reservation_station_io_issue_ld_cmd_cmd_status_mpv),
		.io_issue_ld_cmd_cmd_status_gva(_reservation_station_io_issue_ld_cmd_cmd_status_gva),
		.io_issue_ld_cmd_cmd_status_mbe(_reservation_station_io_issue_ld_cmd_cmd_status_mbe),
		.io_issue_ld_cmd_cmd_status_sbe(_reservation_station_io_issue_ld_cmd_cmd_status_sbe),
		.io_issue_ld_cmd_cmd_status_sxl(_reservation_station_io_issue_ld_cmd_cmd_status_sxl),
		.io_issue_ld_cmd_cmd_status_uxl(_reservation_station_io_issue_ld_cmd_cmd_status_uxl),
		.io_issue_ld_cmd_cmd_status_sd_rv32(_reservation_station_io_issue_ld_cmd_cmd_status_sd_rv32),
		.io_issue_ld_cmd_cmd_status_zero1(_reservation_station_io_issue_ld_cmd_cmd_status_zero1),
		.io_issue_ld_cmd_cmd_status_tsr(_reservation_station_io_issue_ld_cmd_cmd_status_tsr),
		.io_issue_ld_cmd_cmd_status_tw(_reservation_station_io_issue_ld_cmd_cmd_status_tw),
		.io_issue_ld_cmd_cmd_status_tvm(_reservation_station_io_issue_ld_cmd_cmd_status_tvm),
		.io_issue_ld_cmd_cmd_status_mxr(_reservation_station_io_issue_ld_cmd_cmd_status_mxr),
		.io_issue_ld_cmd_cmd_status_sum(_reservation_station_io_issue_ld_cmd_cmd_status_sum),
		.io_issue_ld_cmd_cmd_status_mprv(_reservation_station_io_issue_ld_cmd_cmd_status_mprv),
		.io_issue_ld_cmd_cmd_status_xs(_reservation_station_io_issue_ld_cmd_cmd_status_xs),
		.io_issue_ld_cmd_cmd_status_fs(_reservation_station_io_issue_ld_cmd_cmd_status_fs),
		.io_issue_ld_cmd_cmd_status_mpp(_reservation_station_io_issue_ld_cmd_cmd_status_mpp),
		.io_issue_ld_cmd_cmd_status_vs(_reservation_station_io_issue_ld_cmd_cmd_status_vs),
		.io_issue_ld_cmd_cmd_status_spp(_reservation_station_io_issue_ld_cmd_cmd_status_spp),
		.io_issue_ld_cmd_cmd_status_mpie(_reservation_station_io_issue_ld_cmd_cmd_status_mpie),
		.io_issue_ld_cmd_cmd_status_ube(_reservation_station_io_issue_ld_cmd_cmd_status_ube),
		.io_issue_ld_cmd_cmd_status_spie(_reservation_station_io_issue_ld_cmd_cmd_status_spie),
		.io_issue_ld_cmd_cmd_status_upie(_reservation_station_io_issue_ld_cmd_cmd_status_upie),
		.io_issue_ld_cmd_cmd_status_mie(_reservation_station_io_issue_ld_cmd_cmd_status_mie),
		.io_issue_ld_cmd_cmd_status_hie(_reservation_station_io_issue_ld_cmd_cmd_status_hie),
		.io_issue_ld_cmd_cmd_status_sie(_reservation_station_io_issue_ld_cmd_cmd_status_sie),
		.io_issue_ld_cmd_cmd_status_uie(_reservation_station_io_issue_ld_cmd_cmd_status_uie),
		.io_issue_ld_cmd_from_matmul_fsm(_reservation_station_io_issue_ld_cmd_from_matmul_fsm),
		.io_issue_ld_cmd_from_conv_fsm(_reservation_station_io_issue_ld_cmd_from_conv_fsm),
		.io_issue_ld_rob_id(_reservation_station_io_issue_ld_rob_id),
		.io_issue_st_valid(_reservation_station_io_issue_st_valid),
		.io_issue_st_ready(_store_controller_io_cmd_ready),
		.io_issue_st_cmd_cmd_inst_funct(_reservation_station_io_issue_st_cmd_cmd_inst_funct),
		.io_issue_st_cmd_cmd_inst_rs2(_reservation_station_io_issue_st_cmd_cmd_inst_rs2),
		.io_issue_st_cmd_cmd_inst_rs1(_reservation_station_io_issue_st_cmd_cmd_inst_rs1),
		.io_issue_st_cmd_cmd_inst_xd(_reservation_station_io_issue_st_cmd_cmd_inst_xd),
		.io_issue_st_cmd_cmd_inst_xs1(_reservation_station_io_issue_st_cmd_cmd_inst_xs1),
		.io_issue_st_cmd_cmd_inst_xs2(_reservation_station_io_issue_st_cmd_cmd_inst_xs2),
		.io_issue_st_cmd_cmd_inst_rd(_reservation_station_io_issue_st_cmd_cmd_inst_rd),
		.io_issue_st_cmd_cmd_inst_opcode(_reservation_station_io_issue_st_cmd_cmd_inst_opcode),
		.io_issue_st_cmd_cmd_rs1(_reservation_station_io_issue_st_cmd_cmd_rs1),
		.io_issue_st_cmd_cmd_rs2(_reservation_station_io_issue_st_cmd_cmd_rs2),
		.io_issue_st_cmd_cmd_status_debug(_reservation_station_io_issue_st_cmd_cmd_status_debug),
		.io_issue_st_cmd_cmd_status_cease(_reservation_station_io_issue_st_cmd_cmd_status_cease),
		.io_issue_st_cmd_cmd_status_wfi(_reservation_station_io_issue_st_cmd_cmd_status_wfi),
		.io_issue_st_cmd_cmd_status_isa(_reservation_station_io_issue_st_cmd_cmd_status_isa),
		.io_issue_st_cmd_cmd_status_dprv(_reservation_station_io_issue_st_cmd_cmd_status_dprv),
		.io_issue_st_cmd_cmd_status_dv(_reservation_station_io_issue_st_cmd_cmd_status_dv),
		.io_issue_st_cmd_cmd_status_prv(_reservation_station_io_issue_st_cmd_cmd_status_prv),
		.io_issue_st_cmd_cmd_status_v(_reservation_station_io_issue_st_cmd_cmd_status_v),
		.io_issue_st_cmd_cmd_status_sd(_reservation_station_io_issue_st_cmd_cmd_status_sd),
		.io_issue_st_cmd_cmd_status_zero2(_reservation_station_io_issue_st_cmd_cmd_status_zero2),
		.io_issue_st_cmd_cmd_status_mpv(_reservation_station_io_issue_st_cmd_cmd_status_mpv),
		.io_issue_st_cmd_cmd_status_gva(_reservation_station_io_issue_st_cmd_cmd_status_gva),
		.io_issue_st_cmd_cmd_status_mbe(_reservation_station_io_issue_st_cmd_cmd_status_mbe),
		.io_issue_st_cmd_cmd_status_sbe(_reservation_station_io_issue_st_cmd_cmd_status_sbe),
		.io_issue_st_cmd_cmd_status_sxl(_reservation_station_io_issue_st_cmd_cmd_status_sxl),
		.io_issue_st_cmd_cmd_status_uxl(_reservation_station_io_issue_st_cmd_cmd_status_uxl),
		.io_issue_st_cmd_cmd_status_sd_rv32(_reservation_station_io_issue_st_cmd_cmd_status_sd_rv32),
		.io_issue_st_cmd_cmd_status_zero1(_reservation_station_io_issue_st_cmd_cmd_status_zero1),
		.io_issue_st_cmd_cmd_status_tsr(_reservation_station_io_issue_st_cmd_cmd_status_tsr),
		.io_issue_st_cmd_cmd_status_tw(_reservation_station_io_issue_st_cmd_cmd_status_tw),
		.io_issue_st_cmd_cmd_status_tvm(_reservation_station_io_issue_st_cmd_cmd_status_tvm),
		.io_issue_st_cmd_cmd_status_mxr(_reservation_station_io_issue_st_cmd_cmd_status_mxr),
		.io_issue_st_cmd_cmd_status_sum(_reservation_station_io_issue_st_cmd_cmd_status_sum),
		.io_issue_st_cmd_cmd_status_mprv(_reservation_station_io_issue_st_cmd_cmd_status_mprv),
		.io_issue_st_cmd_cmd_status_xs(_reservation_station_io_issue_st_cmd_cmd_status_xs),
		.io_issue_st_cmd_cmd_status_fs(_reservation_station_io_issue_st_cmd_cmd_status_fs),
		.io_issue_st_cmd_cmd_status_mpp(_reservation_station_io_issue_st_cmd_cmd_status_mpp),
		.io_issue_st_cmd_cmd_status_vs(_reservation_station_io_issue_st_cmd_cmd_status_vs),
		.io_issue_st_cmd_cmd_status_spp(_reservation_station_io_issue_st_cmd_cmd_status_spp),
		.io_issue_st_cmd_cmd_status_mpie(_reservation_station_io_issue_st_cmd_cmd_status_mpie),
		.io_issue_st_cmd_cmd_status_ube(_reservation_station_io_issue_st_cmd_cmd_status_ube),
		.io_issue_st_cmd_cmd_status_spie(_reservation_station_io_issue_st_cmd_cmd_status_spie),
		.io_issue_st_cmd_cmd_status_upie(_reservation_station_io_issue_st_cmd_cmd_status_upie),
		.io_issue_st_cmd_cmd_status_mie(_reservation_station_io_issue_st_cmd_cmd_status_mie),
		.io_issue_st_cmd_cmd_status_hie(_reservation_station_io_issue_st_cmd_cmd_status_hie),
		.io_issue_st_cmd_cmd_status_sie(_reservation_station_io_issue_st_cmd_cmd_status_sie),
		.io_issue_st_cmd_cmd_status_uie(_reservation_station_io_issue_st_cmd_cmd_status_uie),
		.io_issue_st_cmd_from_matmul_fsm(_reservation_station_io_issue_st_cmd_from_matmul_fsm),
		.io_issue_st_cmd_from_conv_fsm(_reservation_station_io_issue_st_cmd_from_conv_fsm),
		.io_issue_st_rob_id(_reservation_station_io_issue_st_rob_id),
		.io_issue_ex_valid(_reservation_station_io_issue_ex_valid),
		.io_issue_ex_ready(_ex_controller_io_cmd_ready),
		.io_issue_ex_cmd_cmd_inst_funct(_reservation_station_io_issue_ex_cmd_cmd_inst_funct),
		.io_issue_ex_cmd_cmd_rs1(_reservation_station_io_issue_ex_cmd_cmd_rs1),
		.io_issue_ex_cmd_cmd_rs2(_reservation_station_io_issue_ex_cmd_cmd_rs2),
		.io_issue_ex_rob_id(_reservation_station_io_issue_ex_rob_id),
		.io_conv_ld_completed(_reservation_station_io_conv_ld_completed),
		.io_conv_ex_completed(_reservation_station_io_conv_ex_completed),
		.io_conv_st_completed(_reservation_station_io_conv_st_completed),
		.io_matmul_ld_completed(_reservation_station_io_matmul_ld_completed),
		.io_matmul_ex_completed(_reservation_station_io_matmul_ex_completed),
		.io_matmul_st_completed(_reservation_station_io_matmul_st_completed),
		.io_busy(_reservation_station_io_busy),
		.io_counter_event_signal_41(_reservation_station_io_counter_event_signal_41),
		.io_counter_event_signal_42(_reservation_station_io_counter_event_signal_42),
		.io_counter_external_values_1(_reservation_station_io_counter_external_values_1),
		.io_counter_external_values_2(_reservation_station_io_counter_external_values_2),
		.io_counter_external_values_3(_reservation_station_io_counter_external_values_3)
	);
	Queue2_GemminiCmd raw_cmd_q(
		.clock(clock),
		.reset(reset),
		.io_enq_ready(_raw_cmd_q_io_enq_ready),
		.io_enq_valid(io_cmd_valid),
		.io_enq_bits_cmd_inst_funct(io_cmd_bits_inst_funct),
		.io_enq_bits_cmd_inst_rs2(io_cmd_bits_inst_rs2),
		.io_enq_bits_cmd_inst_rs1(io_cmd_bits_inst_rs1),
		.io_enq_bits_cmd_inst_xd(io_cmd_bits_inst_xd),
		.io_enq_bits_cmd_inst_xs1(io_cmd_bits_inst_xs1),
		.io_enq_bits_cmd_inst_xs2(io_cmd_bits_inst_xs2),
		.io_enq_bits_cmd_inst_rd(io_cmd_bits_inst_rd),
		.io_enq_bits_cmd_inst_opcode(io_cmd_bits_inst_opcode),
		.io_enq_bits_cmd_rs1(io_cmd_bits_rs1),
		.io_enq_bits_cmd_rs2(io_cmd_bits_rs2),
		.io_enq_bits_cmd_status_debug(io_cmd_bits_status_debug),
		.io_enq_bits_cmd_status_cease(io_cmd_bits_status_cease),
		.io_enq_bits_cmd_status_wfi(io_cmd_bits_status_wfi),
		.io_enq_bits_cmd_status_isa(io_cmd_bits_status_isa),
		.io_enq_bits_cmd_status_dprv(io_cmd_bits_status_dprv),
		.io_enq_bits_cmd_status_dv(io_cmd_bits_status_dv),
		.io_enq_bits_cmd_status_prv(io_cmd_bits_status_prv),
		.io_enq_bits_cmd_status_v(io_cmd_bits_status_v),
		.io_enq_bits_cmd_status_sd(io_cmd_bits_status_sd),
		.io_enq_bits_cmd_status_zero2(io_cmd_bits_status_zero2),
		.io_enq_bits_cmd_status_mpv(io_cmd_bits_status_mpv),
		.io_enq_bits_cmd_status_gva(io_cmd_bits_status_gva),
		.io_enq_bits_cmd_status_mbe(io_cmd_bits_status_mbe),
		.io_enq_bits_cmd_status_sbe(io_cmd_bits_status_sbe),
		.io_enq_bits_cmd_status_sxl(io_cmd_bits_status_sxl),
		.io_enq_bits_cmd_status_uxl(io_cmd_bits_status_uxl),
		.io_enq_bits_cmd_status_sd_rv32(io_cmd_bits_status_sd_rv32),
		.io_enq_bits_cmd_status_zero1(io_cmd_bits_status_zero1),
		.io_enq_bits_cmd_status_tsr(io_cmd_bits_status_tsr),
		.io_enq_bits_cmd_status_tw(io_cmd_bits_status_tw),
		.io_enq_bits_cmd_status_tvm(io_cmd_bits_status_tvm),
		.io_enq_bits_cmd_status_mxr(io_cmd_bits_status_mxr),
		.io_enq_bits_cmd_status_sum(io_cmd_bits_status_sum),
		.io_enq_bits_cmd_status_mprv(io_cmd_bits_status_mprv),
		.io_enq_bits_cmd_status_xs(io_cmd_bits_status_xs),
		.io_enq_bits_cmd_status_fs(io_cmd_bits_status_fs),
		.io_enq_bits_cmd_status_mpp(io_cmd_bits_status_mpp),
		.io_enq_bits_cmd_status_vs(io_cmd_bits_status_vs),
		.io_enq_bits_cmd_status_spp(io_cmd_bits_status_spp),
		.io_enq_bits_cmd_status_mpie(io_cmd_bits_status_mpie),
		.io_enq_bits_cmd_status_ube(io_cmd_bits_status_ube),
		.io_enq_bits_cmd_status_spie(io_cmd_bits_status_spie),
		.io_enq_bits_cmd_status_upie(io_cmd_bits_status_upie),
		.io_enq_bits_cmd_status_mie(io_cmd_bits_status_mie),
		.io_enq_bits_cmd_status_hie(io_cmd_bits_status_hie),
		.io_enq_bits_cmd_status_sie(io_cmd_bits_status_sie),
		.io_enq_bits_cmd_status_uie(io_cmd_bits_status_uie),
		.io_enq_bits_rob_id_valid(1'h0),
		.io_enq_bits_rob_id_bits(6'h00),
		.io_enq_bits_from_matmul_fsm(1'h0),
		.io_enq_bits_from_conv_fsm(1'h0),
		.io_deq_ready(_mod_io_in_ready),
		.io_deq_valid(_raw_cmd_q_io_deq_valid),
		.io_deq_bits_cmd_inst_funct(_raw_cmd_q_io_deq_bits_cmd_inst_funct),
		.io_deq_bits_cmd_inst_rs2(_raw_cmd_q_io_deq_bits_cmd_inst_rs2),
		.io_deq_bits_cmd_inst_rs1(_raw_cmd_q_io_deq_bits_cmd_inst_rs1),
		.io_deq_bits_cmd_inst_xd(_raw_cmd_q_io_deq_bits_cmd_inst_xd),
		.io_deq_bits_cmd_inst_xs1(_raw_cmd_q_io_deq_bits_cmd_inst_xs1),
		.io_deq_bits_cmd_inst_xs2(_raw_cmd_q_io_deq_bits_cmd_inst_xs2),
		.io_deq_bits_cmd_inst_rd(_raw_cmd_q_io_deq_bits_cmd_inst_rd),
		.io_deq_bits_cmd_inst_opcode(_raw_cmd_q_io_deq_bits_cmd_inst_opcode),
		.io_deq_bits_cmd_rs1(_raw_cmd_q_io_deq_bits_cmd_rs1),
		.io_deq_bits_cmd_rs2(_raw_cmd_q_io_deq_bits_cmd_rs2),
		.io_deq_bits_cmd_status_debug(_raw_cmd_q_io_deq_bits_cmd_status_debug),
		.io_deq_bits_cmd_status_cease(_raw_cmd_q_io_deq_bits_cmd_status_cease),
		.io_deq_bits_cmd_status_wfi(_raw_cmd_q_io_deq_bits_cmd_status_wfi),
		.io_deq_bits_cmd_status_isa(_raw_cmd_q_io_deq_bits_cmd_status_isa),
		.io_deq_bits_cmd_status_dprv(_raw_cmd_q_io_deq_bits_cmd_status_dprv),
		.io_deq_bits_cmd_status_dv(_raw_cmd_q_io_deq_bits_cmd_status_dv),
		.io_deq_bits_cmd_status_prv(_raw_cmd_q_io_deq_bits_cmd_status_prv),
		.io_deq_bits_cmd_status_v(_raw_cmd_q_io_deq_bits_cmd_status_v),
		.io_deq_bits_cmd_status_sd(_raw_cmd_q_io_deq_bits_cmd_status_sd),
		.io_deq_bits_cmd_status_zero2(_raw_cmd_q_io_deq_bits_cmd_status_zero2),
		.io_deq_bits_cmd_status_mpv(_raw_cmd_q_io_deq_bits_cmd_status_mpv),
		.io_deq_bits_cmd_status_gva(_raw_cmd_q_io_deq_bits_cmd_status_gva),
		.io_deq_bits_cmd_status_mbe(_raw_cmd_q_io_deq_bits_cmd_status_mbe),
		.io_deq_bits_cmd_status_sbe(_raw_cmd_q_io_deq_bits_cmd_status_sbe),
		.io_deq_bits_cmd_status_sxl(_raw_cmd_q_io_deq_bits_cmd_status_sxl),
		.io_deq_bits_cmd_status_uxl(_raw_cmd_q_io_deq_bits_cmd_status_uxl),
		.io_deq_bits_cmd_status_sd_rv32(_raw_cmd_q_io_deq_bits_cmd_status_sd_rv32),
		.io_deq_bits_cmd_status_zero1(_raw_cmd_q_io_deq_bits_cmd_status_zero1),
		.io_deq_bits_cmd_status_tsr(_raw_cmd_q_io_deq_bits_cmd_status_tsr),
		.io_deq_bits_cmd_status_tw(_raw_cmd_q_io_deq_bits_cmd_status_tw),
		.io_deq_bits_cmd_status_tvm(_raw_cmd_q_io_deq_bits_cmd_status_tvm),
		.io_deq_bits_cmd_status_mxr(_raw_cmd_q_io_deq_bits_cmd_status_mxr),
		.io_deq_bits_cmd_status_sum(_raw_cmd_q_io_deq_bits_cmd_status_sum),
		.io_deq_bits_cmd_status_mprv(_raw_cmd_q_io_deq_bits_cmd_status_mprv),
		.io_deq_bits_cmd_status_xs(_raw_cmd_q_io_deq_bits_cmd_status_xs),
		.io_deq_bits_cmd_status_fs(_raw_cmd_q_io_deq_bits_cmd_status_fs),
		.io_deq_bits_cmd_status_mpp(_raw_cmd_q_io_deq_bits_cmd_status_mpp),
		.io_deq_bits_cmd_status_vs(_raw_cmd_q_io_deq_bits_cmd_status_vs),
		.io_deq_bits_cmd_status_spp(_raw_cmd_q_io_deq_bits_cmd_status_spp),
		.io_deq_bits_cmd_status_mpie(_raw_cmd_q_io_deq_bits_cmd_status_mpie),
		.io_deq_bits_cmd_status_ube(_raw_cmd_q_io_deq_bits_cmd_status_ube),
		.io_deq_bits_cmd_status_spie(_raw_cmd_q_io_deq_bits_cmd_status_spie),
		.io_deq_bits_cmd_status_upie(_raw_cmd_q_io_deq_bits_cmd_status_upie),
		.io_deq_bits_cmd_status_mie(_raw_cmd_q_io_deq_bits_cmd_status_mie),
		.io_deq_bits_cmd_status_hie(_raw_cmd_q_io_deq_bits_cmd_status_hie),
		.io_deq_bits_cmd_status_sie(_raw_cmd_q_io_deq_bits_cmd_status_sie),
		.io_deq_bits_cmd_status_uie(_raw_cmd_q_io_deq_bits_cmd_status_uie),
		.io_deq_bits_rob_id_valid(_raw_cmd_q_io_deq_bits_rob_id_valid),
		.io_deq_bits_rob_id_bits(_raw_cmd_q_io_deq_bits_rob_id_bits),
		.io_deq_bits_from_matmul_fsm(_raw_cmd_q_io_deq_bits_from_matmul_fsm),
		.io_deq_bits_from_conv_fsm(_raw_cmd_q_io_deq_bits_from_conv_fsm)
	);
	LoopConv mod(
		.clock(clock),
		.reset(reset),
		.io_in_ready(_mod_io_in_ready),
		.io_in_valid(_raw_cmd_q_io_deq_valid),
		.io_in_bits_cmd_inst_funct(_raw_cmd_q_io_deq_bits_cmd_inst_funct),
		.io_in_bits_cmd_inst_rs2(_raw_cmd_q_io_deq_bits_cmd_inst_rs2),
		.io_in_bits_cmd_inst_rs1(_raw_cmd_q_io_deq_bits_cmd_inst_rs1),
		.io_in_bits_cmd_inst_xd(_raw_cmd_q_io_deq_bits_cmd_inst_xd),
		.io_in_bits_cmd_inst_xs1(_raw_cmd_q_io_deq_bits_cmd_inst_xs1),
		.io_in_bits_cmd_inst_xs2(_raw_cmd_q_io_deq_bits_cmd_inst_xs2),
		.io_in_bits_cmd_inst_rd(_raw_cmd_q_io_deq_bits_cmd_inst_rd),
		.io_in_bits_cmd_inst_opcode(_raw_cmd_q_io_deq_bits_cmd_inst_opcode),
		.io_in_bits_cmd_rs1(_raw_cmd_q_io_deq_bits_cmd_rs1),
		.io_in_bits_cmd_rs2(_raw_cmd_q_io_deq_bits_cmd_rs2),
		.io_in_bits_cmd_status_debug(_raw_cmd_q_io_deq_bits_cmd_status_debug),
		.io_in_bits_cmd_status_cease(_raw_cmd_q_io_deq_bits_cmd_status_cease),
		.io_in_bits_cmd_status_wfi(_raw_cmd_q_io_deq_bits_cmd_status_wfi),
		.io_in_bits_cmd_status_isa(_raw_cmd_q_io_deq_bits_cmd_status_isa),
		.io_in_bits_cmd_status_dprv(_raw_cmd_q_io_deq_bits_cmd_status_dprv),
		.io_in_bits_cmd_status_dv(_raw_cmd_q_io_deq_bits_cmd_status_dv),
		.io_in_bits_cmd_status_prv(_raw_cmd_q_io_deq_bits_cmd_status_prv),
		.io_in_bits_cmd_status_v(_raw_cmd_q_io_deq_bits_cmd_status_v),
		.io_in_bits_cmd_status_sd(_raw_cmd_q_io_deq_bits_cmd_status_sd),
		.io_in_bits_cmd_status_zero2(_raw_cmd_q_io_deq_bits_cmd_status_zero2),
		.io_in_bits_cmd_status_mpv(_raw_cmd_q_io_deq_bits_cmd_status_mpv),
		.io_in_bits_cmd_status_gva(_raw_cmd_q_io_deq_bits_cmd_status_gva),
		.io_in_bits_cmd_status_mbe(_raw_cmd_q_io_deq_bits_cmd_status_mbe),
		.io_in_bits_cmd_status_sbe(_raw_cmd_q_io_deq_bits_cmd_status_sbe),
		.io_in_bits_cmd_status_sxl(_raw_cmd_q_io_deq_bits_cmd_status_sxl),
		.io_in_bits_cmd_status_uxl(_raw_cmd_q_io_deq_bits_cmd_status_uxl),
		.io_in_bits_cmd_status_sd_rv32(_raw_cmd_q_io_deq_bits_cmd_status_sd_rv32),
		.io_in_bits_cmd_status_zero1(_raw_cmd_q_io_deq_bits_cmd_status_zero1),
		.io_in_bits_cmd_status_tsr(_raw_cmd_q_io_deq_bits_cmd_status_tsr),
		.io_in_bits_cmd_status_tw(_raw_cmd_q_io_deq_bits_cmd_status_tw),
		.io_in_bits_cmd_status_tvm(_raw_cmd_q_io_deq_bits_cmd_status_tvm),
		.io_in_bits_cmd_status_mxr(_raw_cmd_q_io_deq_bits_cmd_status_mxr),
		.io_in_bits_cmd_status_sum(_raw_cmd_q_io_deq_bits_cmd_status_sum),
		.io_in_bits_cmd_status_mprv(_raw_cmd_q_io_deq_bits_cmd_status_mprv),
		.io_in_bits_cmd_status_xs(_raw_cmd_q_io_deq_bits_cmd_status_xs),
		.io_in_bits_cmd_status_fs(_raw_cmd_q_io_deq_bits_cmd_status_fs),
		.io_in_bits_cmd_status_mpp(_raw_cmd_q_io_deq_bits_cmd_status_mpp),
		.io_in_bits_cmd_status_vs(_raw_cmd_q_io_deq_bits_cmd_status_vs),
		.io_in_bits_cmd_status_spp(_raw_cmd_q_io_deq_bits_cmd_status_spp),
		.io_in_bits_cmd_status_mpie(_raw_cmd_q_io_deq_bits_cmd_status_mpie),
		.io_in_bits_cmd_status_ube(_raw_cmd_q_io_deq_bits_cmd_status_ube),
		.io_in_bits_cmd_status_spie(_raw_cmd_q_io_deq_bits_cmd_status_spie),
		.io_in_bits_cmd_status_upie(_raw_cmd_q_io_deq_bits_cmd_status_upie),
		.io_in_bits_cmd_status_mie(_raw_cmd_q_io_deq_bits_cmd_status_mie),
		.io_in_bits_cmd_status_hie(_raw_cmd_q_io_deq_bits_cmd_status_hie),
		.io_in_bits_cmd_status_sie(_raw_cmd_q_io_deq_bits_cmd_status_sie),
		.io_in_bits_cmd_status_uie(_raw_cmd_q_io_deq_bits_cmd_status_uie),
		.io_in_bits_rob_id_valid(_raw_cmd_q_io_deq_bits_rob_id_valid),
		.io_in_bits_rob_id_bits(_raw_cmd_q_io_deq_bits_rob_id_bits),
		.io_in_bits_from_matmul_fsm(_raw_cmd_q_io_deq_bits_from_matmul_fsm),
		.io_in_bits_from_conv_fsm(_raw_cmd_q_io_deq_bits_from_conv_fsm),
		.io_out_ready(_mod_1_io_in_ready),
		.io_out_valid(_mod_io_out_valid),
		.io_out_bits_cmd_inst_funct(_mod_io_out_bits_cmd_inst_funct),
		.io_out_bits_cmd_inst_rs2(_mod_io_out_bits_cmd_inst_rs2),
		.io_out_bits_cmd_inst_rs1(_mod_io_out_bits_cmd_inst_rs1),
		.io_out_bits_cmd_inst_xd(_mod_io_out_bits_cmd_inst_xd),
		.io_out_bits_cmd_inst_xs1(_mod_io_out_bits_cmd_inst_xs1),
		.io_out_bits_cmd_inst_xs2(_mod_io_out_bits_cmd_inst_xs2),
		.io_out_bits_cmd_inst_rd(_mod_io_out_bits_cmd_inst_rd),
		.io_out_bits_cmd_inst_opcode(_mod_io_out_bits_cmd_inst_opcode),
		.io_out_bits_cmd_rs1(_mod_io_out_bits_cmd_rs1),
		.io_out_bits_cmd_rs2(_mod_io_out_bits_cmd_rs2),
		.io_out_bits_cmd_status_debug(_mod_io_out_bits_cmd_status_debug),
		.io_out_bits_cmd_status_cease(_mod_io_out_bits_cmd_status_cease),
		.io_out_bits_cmd_status_wfi(_mod_io_out_bits_cmd_status_wfi),
		.io_out_bits_cmd_status_isa(_mod_io_out_bits_cmd_status_isa),
		.io_out_bits_cmd_status_dprv(_mod_io_out_bits_cmd_status_dprv),
		.io_out_bits_cmd_status_dv(_mod_io_out_bits_cmd_status_dv),
		.io_out_bits_cmd_status_prv(_mod_io_out_bits_cmd_status_prv),
		.io_out_bits_cmd_status_v(_mod_io_out_bits_cmd_status_v),
		.io_out_bits_cmd_status_sd(_mod_io_out_bits_cmd_status_sd),
		.io_out_bits_cmd_status_zero2(_mod_io_out_bits_cmd_status_zero2),
		.io_out_bits_cmd_status_mpv(_mod_io_out_bits_cmd_status_mpv),
		.io_out_bits_cmd_status_gva(_mod_io_out_bits_cmd_status_gva),
		.io_out_bits_cmd_status_mbe(_mod_io_out_bits_cmd_status_mbe),
		.io_out_bits_cmd_status_sbe(_mod_io_out_bits_cmd_status_sbe),
		.io_out_bits_cmd_status_sxl(_mod_io_out_bits_cmd_status_sxl),
		.io_out_bits_cmd_status_uxl(_mod_io_out_bits_cmd_status_uxl),
		.io_out_bits_cmd_status_sd_rv32(_mod_io_out_bits_cmd_status_sd_rv32),
		.io_out_bits_cmd_status_zero1(_mod_io_out_bits_cmd_status_zero1),
		.io_out_bits_cmd_status_tsr(_mod_io_out_bits_cmd_status_tsr),
		.io_out_bits_cmd_status_tw(_mod_io_out_bits_cmd_status_tw),
		.io_out_bits_cmd_status_tvm(_mod_io_out_bits_cmd_status_tvm),
		.io_out_bits_cmd_status_mxr(_mod_io_out_bits_cmd_status_mxr),
		.io_out_bits_cmd_status_sum(_mod_io_out_bits_cmd_status_sum),
		.io_out_bits_cmd_status_mprv(_mod_io_out_bits_cmd_status_mprv),
		.io_out_bits_cmd_status_xs(_mod_io_out_bits_cmd_status_xs),
		.io_out_bits_cmd_status_fs(_mod_io_out_bits_cmd_status_fs),
		.io_out_bits_cmd_status_mpp(_mod_io_out_bits_cmd_status_mpp),
		.io_out_bits_cmd_status_vs(_mod_io_out_bits_cmd_status_vs),
		.io_out_bits_cmd_status_spp(_mod_io_out_bits_cmd_status_spp),
		.io_out_bits_cmd_status_mpie(_mod_io_out_bits_cmd_status_mpie),
		.io_out_bits_cmd_status_ube(_mod_io_out_bits_cmd_status_ube),
		.io_out_bits_cmd_status_spie(_mod_io_out_bits_cmd_status_spie),
		.io_out_bits_cmd_status_upie(_mod_io_out_bits_cmd_status_upie),
		.io_out_bits_cmd_status_mie(_mod_io_out_bits_cmd_status_mie),
		.io_out_bits_cmd_status_hie(_mod_io_out_bits_cmd_status_hie),
		.io_out_bits_cmd_status_sie(_mod_io_out_bits_cmd_status_sie),
		.io_out_bits_cmd_status_uie(_mod_io_out_bits_cmd_status_uie),
		.io_out_bits_from_matmul_fsm(_mod_io_out_bits_from_matmul_fsm),
		.io_out_bits_from_conv_fsm(_mod_io_out_bits_from_conv_fsm),
		.io_ld_completed({4'h0, _reservation_station_io_conv_ld_completed}),
		.io_st_completed({4'h0, _reservation_station_io_conv_st_completed}),
		.io_ex_completed({4'h0, _reservation_station_io_conv_ex_completed}),
		.io_busy(_mod_io_busy)
	);
	LoopMatmul mod_1(
		.clock(clock),
		.reset(reset),
		.io_in_ready(_mod_1_io_in_ready),
		.io_in_valid(_mod_io_out_valid),
		.io_in_bits_cmd_inst_funct(_mod_io_out_bits_cmd_inst_funct),
		.io_in_bits_cmd_inst_rs2(_mod_io_out_bits_cmd_inst_rs2),
		.io_in_bits_cmd_inst_rs1(_mod_io_out_bits_cmd_inst_rs1),
		.io_in_bits_cmd_inst_xd(_mod_io_out_bits_cmd_inst_xd),
		.io_in_bits_cmd_inst_xs1(_mod_io_out_bits_cmd_inst_xs1),
		.io_in_bits_cmd_inst_xs2(_mod_io_out_bits_cmd_inst_xs2),
		.io_in_bits_cmd_inst_rd(_mod_io_out_bits_cmd_inst_rd),
		.io_in_bits_cmd_inst_opcode(_mod_io_out_bits_cmd_inst_opcode),
		.io_in_bits_cmd_rs1(_mod_io_out_bits_cmd_rs1),
		.io_in_bits_cmd_rs2(_mod_io_out_bits_cmd_rs2),
		.io_in_bits_cmd_status_debug(_mod_io_out_bits_cmd_status_debug),
		.io_in_bits_cmd_status_cease(_mod_io_out_bits_cmd_status_cease),
		.io_in_bits_cmd_status_wfi(_mod_io_out_bits_cmd_status_wfi),
		.io_in_bits_cmd_status_isa(_mod_io_out_bits_cmd_status_isa),
		.io_in_bits_cmd_status_dprv(_mod_io_out_bits_cmd_status_dprv),
		.io_in_bits_cmd_status_dv(_mod_io_out_bits_cmd_status_dv),
		.io_in_bits_cmd_status_prv(_mod_io_out_bits_cmd_status_prv),
		.io_in_bits_cmd_status_v(_mod_io_out_bits_cmd_status_v),
		.io_in_bits_cmd_status_sd(_mod_io_out_bits_cmd_status_sd),
		.io_in_bits_cmd_status_zero2(_mod_io_out_bits_cmd_status_zero2),
		.io_in_bits_cmd_status_mpv(_mod_io_out_bits_cmd_status_mpv),
		.io_in_bits_cmd_status_gva(_mod_io_out_bits_cmd_status_gva),
		.io_in_bits_cmd_status_mbe(_mod_io_out_bits_cmd_status_mbe),
		.io_in_bits_cmd_status_sbe(_mod_io_out_bits_cmd_status_sbe),
		.io_in_bits_cmd_status_sxl(_mod_io_out_bits_cmd_status_sxl),
		.io_in_bits_cmd_status_uxl(_mod_io_out_bits_cmd_status_uxl),
		.io_in_bits_cmd_status_sd_rv32(_mod_io_out_bits_cmd_status_sd_rv32),
		.io_in_bits_cmd_status_zero1(_mod_io_out_bits_cmd_status_zero1),
		.io_in_bits_cmd_status_tsr(_mod_io_out_bits_cmd_status_tsr),
		.io_in_bits_cmd_status_tw(_mod_io_out_bits_cmd_status_tw),
		.io_in_bits_cmd_status_tvm(_mod_io_out_bits_cmd_status_tvm),
		.io_in_bits_cmd_status_mxr(_mod_io_out_bits_cmd_status_mxr),
		.io_in_bits_cmd_status_sum(_mod_io_out_bits_cmd_status_sum),
		.io_in_bits_cmd_status_mprv(_mod_io_out_bits_cmd_status_mprv),
		.io_in_bits_cmd_status_xs(_mod_io_out_bits_cmd_status_xs),
		.io_in_bits_cmd_status_fs(_mod_io_out_bits_cmd_status_fs),
		.io_in_bits_cmd_status_mpp(_mod_io_out_bits_cmd_status_mpp),
		.io_in_bits_cmd_status_vs(_mod_io_out_bits_cmd_status_vs),
		.io_in_bits_cmd_status_spp(_mod_io_out_bits_cmd_status_spp),
		.io_in_bits_cmd_status_mpie(_mod_io_out_bits_cmd_status_mpie),
		.io_in_bits_cmd_status_ube(_mod_io_out_bits_cmd_status_ube),
		.io_in_bits_cmd_status_spie(_mod_io_out_bits_cmd_status_spie),
		.io_in_bits_cmd_status_upie(_mod_io_out_bits_cmd_status_upie),
		.io_in_bits_cmd_status_mie(_mod_io_out_bits_cmd_status_mie),
		.io_in_bits_cmd_status_hie(_mod_io_out_bits_cmd_status_hie),
		.io_in_bits_cmd_status_sie(_mod_io_out_bits_cmd_status_sie),
		.io_in_bits_cmd_status_uie(_mod_io_out_bits_cmd_status_uie),
		.io_in_bits_from_matmul_fsm(_mod_io_out_bits_from_matmul_fsm),
		.io_in_bits_from_conv_fsm(_mod_io_out_bits_from_conv_fsm),
		.io_out_ready(_unrolled_cmd_q_io_enq_ready),
		.io_out_valid(_mod_1_io_out_valid),
		.io_out_bits_cmd_inst_funct(_mod_1_io_out_bits_cmd_inst_funct),
		.io_out_bits_cmd_inst_rs2(_mod_1_io_out_bits_cmd_inst_rs2),
		.io_out_bits_cmd_inst_rs1(_mod_1_io_out_bits_cmd_inst_rs1),
		.io_out_bits_cmd_inst_xd(_mod_1_io_out_bits_cmd_inst_xd),
		.io_out_bits_cmd_inst_xs1(_mod_1_io_out_bits_cmd_inst_xs1),
		.io_out_bits_cmd_inst_xs2(_mod_1_io_out_bits_cmd_inst_xs2),
		.io_out_bits_cmd_inst_rd(_mod_1_io_out_bits_cmd_inst_rd),
		.io_out_bits_cmd_inst_opcode(_mod_1_io_out_bits_cmd_inst_opcode),
		.io_out_bits_cmd_rs1(_mod_1_io_out_bits_cmd_rs1),
		.io_out_bits_cmd_rs2(_mod_1_io_out_bits_cmd_rs2),
		.io_out_bits_cmd_status_debug(_mod_1_io_out_bits_cmd_status_debug),
		.io_out_bits_cmd_status_cease(_mod_1_io_out_bits_cmd_status_cease),
		.io_out_bits_cmd_status_wfi(_mod_1_io_out_bits_cmd_status_wfi),
		.io_out_bits_cmd_status_isa(_mod_1_io_out_bits_cmd_status_isa),
		.io_out_bits_cmd_status_dprv(_mod_1_io_out_bits_cmd_status_dprv),
		.io_out_bits_cmd_status_dv(_mod_1_io_out_bits_cmd_status_dv),
		.io_out_bits_cmd_status_prv(_mod_1_io_out_bits_cmd_status_prv),
		.io_out_bits_cmd_status_v(_mod_1_io_out_bits_cmd_status_v),
		.io_out_bits_cmd_status_sd(_mod_1_io_out_bits_cmd_status_sd),
		.io_out_bits_cmd_status_zero2(_mod_1_io_out_bits_cmd_status_zero2),
		.io_out_bits_cmd_status_mpv(_mod_1_io_out_bits_cmd_status_mpv),
		.io_out_bits_cmd_status_gva(_mod_1_io_out_bits_cmd_status_gva),
		.io_out_bits_cmd_status_mbe(_mod_1_io_out_bits_cmd_status_mbe),
		.io_out_bits_cmd_status_sbe(_mod_1_io_out_bits_cmd_status_sbe),
		.io_out_bits_cmd_status_sxl(_mod_1_io_out_bits_cmd_status_sxl),
		.io_out_bits_cmd_status_uxl(_mod_1_io_out_bits_cmd_status_uxl),
		.io_out_bits_cmd_status_sd_rv32(_mod_1_io_out_bits_cmd_status_sd_rv32),
		.io_out_bits_cmd_status_zero1(_mod_1_io_out_bits_cmd_status_zero1),
		.io_out_bits_cmd_status_tsr(_mod_1_io_out_bits_cmd_status_tsr),
		.io_out_bits_cmd_status_tw(_mod_1_io_out_bits_cmd_status_tw),
		.io_out_bits_cmd_status_tvm(_mod_1_io_out_bits_cmd_status_tvm),
		.io_out_bits_cmd_status_mxr(_mod_1_io_out_bits_cmd_status_mxr),
		.io_out_bits_cmd_status_sum(_mod_1_io_out_bits_cmd_status_sum),
		.io_out_bits_cmd_status_mprv(_mod_1_io_out_bits_cmd_status_mprv),
		.io_out_bits_cmd_status_xs(_mod_1_io_out_bits_cmd_status_xs),
		.io_out_bits_cmd_status_fs(_mod_1_io_out_bits_cmd_status_fs),
		.io_out_bits_cmd_status_mpp(_mod_1_io_out_bits_cmd_status_mpp),
		.io_out_bits_cmd_status_vs(_mod_1_io_out_bits_cmd_status_vs),
		.io_out_bits_cmd_status_spp(_mod_1_io_out_bits_cmd_status_spp),
		.io_out_bits_cmd_status_mpie(_mod_1_io_out_bits_cmd_status_mpie),
		.io_out_bits_cmd_status_ube(_mod_1_io_out_bits_cmd_status_ube),
		.io_out_bits_cmd_status_spie(_mod_1_io_out_bits_cmd_status_spie),
		.io_out_bits_cmd_status_upie(_mod_1_io_out_bits_cmd_status_upie),
		.io_out_bits_cmd_status_mie(_mod_1_io_out_bits_cmd_status_mie),
		.io_out_bits_cmd_status_hie(_mod_1_io_out_bits_cmd_status_hie),
		.io_out_bits_cmd_status_sie(_mod_1_io_out_bits_cmd_status_sie),
		.io_out_bits_cmd_status_uie(_mod_1_io_out_bits_cmd_status_uie),
		.io_out_bits_from_matmul_fsm(_mod_1_io_out_bits_from_matmul_fsm),
		.io_out_bits_from_conv_fsm(_mod_1_io_out_bits_from_conv_fsm),
		.io_ld_completed({4'h0, _reservation_station_io_matmul_ld_completed}),
		.io_st_completed({4'h0, _reservation_station_io_matmul_st_completed}),
		.io_ex_completed({4'h0, _reservation_station_io_matmul_ex_completed}),
		.io_busy(_mod_1_io_busy)
	);
	Queue2_GemminiCmd unrolled_cmd_q(
		.clock(clock),
		.reset(reset),
		.io_enq_ready(_unrolled_cmd_q_io_enq_ready),
		.io_enq_valid(_mod_1_io_out_valid),
		.io_enq_bits_cmd_inst_funct(_mod_1_io_out_bits_cmd_inst_funct),
		.io_enq_bits_cmd_inst_rs2(_mod_1_io_out_bits_cmd_inst_rs2),
		.io_enq_bits_cmd_inst_rs1(_mod_1_io_out_bits_cmd_inst_rs1),
		.io_enq_bits_cmd_inst_xd(_mod_1_io_out_bits_cmd_inst_xd),
		.io_enq_bits_cmd_inst_xs1(_mod_1_io_out_bits_cmd_inst_xs1),
		.io_enq_bits_cmd_inst_xs2(_mod_1_io_out_bits_cmd_inst_xs2),
		.io_enq_bits_cmd_inst_rd(_mod_1_io_out_bits_cmd_inst_rd),
		.io_enq_bits_cmd_inst_opcode(_mod_1_io_out_bits_cmd_inst_opcode),
		.io_enq_bits_cmd_rs1(_mod_1_io_out_bits_cmd_rs1),
		.io_enq_bits_cmd_rs2(_mod_1_io_out_bits_cmd_rs2),
		.io_enq_bits_cmd_status_debug(_mod_1_io_out_bits_cmd_status_debug),
		.io_enq_bits_cmd_status_cease(_mod_1_io_out_bits_cmd_status_cease),
		.io_enq_bits_cmd_status_wfi(_mod_1_io_out_bits_cmd_status_wfi),
		.io_enq_bits_cmd_status_isa(_mod_1_io_out_bits_cmd_status_isa),
		.io_enq_bits_cmd_status_dprv(_mod_1_io_out_bits_cmd_status_dprv),
		.io_enq_bits_cmd_status_dv(_mod_1_io_out_bits_cmd_status_dv),
		.io_enq_bits_cmd_status_prv(_mod_1_io_out_bits_cmd_status_prv),
		.io_enq_bits_cmd_status_v(_mod_1_io_out_bits_cmd_status_v),
		.io_enq_bits_cmd_status_sd(_mod_1_io_out_bits_cmd_status_sd),
		.io_enq_bits_cmd_status_zero2(_mod_1_io_out_bits_cmd_status_zero2),
		.io_enq_bits_cmd_status_mpv(_mod_1_io_out_bits_cmd_status_mpv),
		.io_enq_bits_cmd_status_gva(_mod_1_io_out_bits_cmd_status_gva),
		.io_enq_bits_cmd_status_mbe(_mod_1_io_out_bits_cmd_status_mbe),
		.io_enq_bits_cmd_status_sbe(_mod_1_io_out_bits_cmd_status_sbe),
		.io_enq_bits_cmd_status_sxl(_mod_1_io_out_bits_cmd_status_sxl),
		.io_enq_bits_cmd_status_uxl(_mod_1_io_out_bits_cmd_status_uxl),
		.io_enq_bits_cmd_status_sd_rv32(_mod_1_io_out_bits_cmd_status_sd_rv32),
		.io_enq_bits_cmd_status_zero1(_mod_1_io_out_bits_cmd_status_zero1),
		.io_enq_bits_cmd_status_tsr(_mod_1_io_out_bits_cmd_status_tsr),
		.io_enq_bits_cmd_status_tw(_mod_1_io_out_bits_cmd_status_tw),
		.io_enq_bits_cmd_status_tvm(_mod_1_io_out_bits_cmd_status_tvm),
		.io_enq_bits_cmd_status_mxr(_mod_1_io_out_bits_cmd_status_mxr),
		.io_enq_bits_cmd_status_sum(_mod_1_io_out_bits_cmd_status_sum),
		.io_enq_bits_cmd_status_mprv(_mod_1_io_out_bits_cmd_status_mprv),
		.io_enq_bits_cmd_status_xs(_mod_1_io_out_bits_cmd_status_xs),
		.io_enq_bits_cmd_status_fs(_mod_1_io_out_bits_cmd_status_fs),
		.io_enq_bits_cmd_status_mpp(_mod_1_io_out_bits_cmd_status_mpp),
		.io_enq_bits_cmd_status_vs(_mod_1_io_out_bits_cmd_status_vs),
		.io_enq_bits_cmd_status_spp(_mod_1_io_out_bits_cmd_status_spp),
		.io_enq_bits_cmd_status_mpie(_mod_1_io_out_bits_cmd_status_mpie),
		.io_enq_bits_cmd_status_ube(_mod_1_io_out_bits_cmd_status_ube),
		.io_enq_bits_cmd_status_spie(_mod_1_io_out_bits_cmd_status_spie),
		.io_enq_bits_cmd_status_upie(_mod_1_io_out_bits_cmd_status_upie),
		.io_enq_bits_cmd_status_mie(_mod_1_io_out_bits_cmd_status_mie),
		.io_enq_bits_cmd_status_hie(_mod_1_io_out_bits_cmd_status_hie),
		.io_enq_bits_cmd_status_sie(_mod_1_io_out_bits_cmd_status_sie),
		.io_enq_bits_cmd_status_uie(_mod_1_io_out_bits_cmd_status_uie),
		.io_enq_bits_rob_id_valid(1'h0),
		.io_enq_bits_rob_id_bits(6'h00),
		.io_enq_bits_from_matmul_fsm(_mod_1_io_out_bits_from_matmul_fsm),
		.io_enq_bits_from_conv_fsm(_mod_1_io_out_bits_from_conv_fsm),
		.io_deq_ready(_unrolled_cmd_q_io_deq_valid & (is_flush | (is_counter_op ? _counters_io_in_ready : is_clock_gate_en | (_reservation_station_io_alloc_ready & _GEN_0)))),
		.io_deq_valid(_unrolled_cmd_q_io_deq_valid),
		.io_deq_bits_cmd_inst_funct(_unrolled_cmd_q_io_deq_bits_cmd_inst_funct),
		.io_deq_bits_cmd_inst_rs2(_unrolled_cmd_q_io_deq_bits_cmd_inst_rs2),
		.io_deq_bits_cmd_inst_rs1(_unrolled_cmd_q_io_deq_bits_cmd_inst_rs1),
		.io_deq_bits_cmd_inst_xd(_unrolled_cmd_q_io_deq_bits_cmd_inst_xd),
		.io_deq_bits_cmd_inst_xs1(_unrolled_cmd_q_io_deq_bits_cmd_inst_xs1),
		.io_deq_bits_cmd_inst_xs2(_unrolled_cmd_q_io_deq_bits_cmd_inst_xs2),
		.io_deq_bits_cmd_inst_rd(_unrolled_cmd_q_io_deq_bits_cmd_inst_rd),
		.io_deq_bits_cmd_inst_opcode(_unrolled_cmd_q_io_deq_bits_cmd_inst_opcode),
		.io_deq_bits_cmd_rs1(_unrolled_cmd_q_io_deq_bits_cmd_rs1),
		.io_deq_bits_cmd_rs2(_unrolled_cmd_q_io_deq_bits_cmd_rs2),
		.io_deq_bits_cmd_status_debug(_unrolled_cmd_q_io_deq_bits_cmd_status_debug),
		.io_deq_bits_cmd_status_cease(_unrolled_cmd_q_io_deq_bits_cmd_status_cease),
		.io_deq_bits_cmd_status_wfi(_unrolled_cmd_q_io_deq_bits_cmd_status_wfi),
		.io_deq_bits_cmd_status_isa(_unrolled_cmd_q_io_deq_bits_cmd_status_isa),
		.io_deq_bits_cmd_status_dprv(_unrolled_cmd_q_io_deq_bits_cmd_status_dprv),
		.io_deq_bits_cmd_status_dv(_unrolled_cmd_q_io_deq_bits_cmd_status_dv),
		.io_deq_bits_cmd_status_prv(_unrolled_cmd_q_io_deq_bits_cmd_status_prv),
		.io_deq_bits_cmd_status_v(_unrolled_cmd_q_io_deq_bits_cmd_status_v),
		.io_deq_bits_cmd_status_sd(_unrolled_cmd_q_io_deq_bits_cmd_status_sd),
		.io_deq_bits_cmd_status_zero2(_unrolled_cmd_q_io_deq_bits_cmd_status_zero2),
		.io_deq_bits_cmd_status_mpv(_unrolled_cmd_q_io_deq_bits_cmd_status_mpv),
		.io_deq_bits_cmd_status_gva(_unrolled_cmd_q_io_deq_bits_cmd_status_gva),
		.io_deq_bits_cmd_status_mbe(_unrolled_cmd_q_io_deq_bits_cmd_status_mbe),
		.io_deq_bits_cmd_status_sbe(_unrolled_cmd_q_io_deq_bits_cmd_status_sbe),
		.io_deq_bits_cmd_status_sxl(_unrolled_cmd_q_io_deq_bits_cmd_status_sxl),
		.io_deq_bits_cmd_status_uxl(_unrolled_cmd_q_io_deq_bits_cmd_status_uxl),
		.io_deq_bits_cmd_status_sd_rv32(_unrolled_cmd_q_io_deq_bits_cmd_status_sd_rv32),
		.io_deq_bits_cmd_status_zero1(_unrolled_cmd_q_io_deq_bits_cmd_status_zero1),
		.io_deq_bits_cmd_status_tsr(_unrolled_cmd_q_io_deq_bits_cmd_status_tsr),
		.io_deq_bits_cmd_status_tw(_unrolled_cmd_q_io_deq_bits_cmd_status_tw),
		.io_deq_bits_cmd_status_tvm(_unrolled_cmd_q_io_deq_bits_cmd_status_tvm),
		.io_deq_bits_cmd_status_mxr(_unrolled_cmd_q_io_deq_bits_cmd_status_mxr),
		.io_deq_bits_cmd_status_sum(_unrolled_cmd_q_io_deq_bits_cmd_status_sum),
		.io_deq_bits_cmd_status_mprv(_unrolled_cmd_q_io_deq_bits_cmd_status_mprv),
		.io_deq_bits_cmd_status_xs(_unrolled_cmd_q_io_deq_bits_cmd_status_xs),
		.io_deq_bits_cmd_status_fs(_unrolled_cmd_q_io_deq_bits_cmd_status_fs),
		.io_deq_bits_cmd_status_mpp(_unrolled_cmd_q_io_deq_bits_cmd_status_mpp),
		.io_deq_bits_cmd_status_vs(_unrolled_cmd_q_io_deq_bits_cmd_status_vs),
		.io_deq_bits_cmd_status_spp(_unrolled_cmd_q_io_deq_bits_cmd_status_spp),
		.io_deq_bits_cmd_status_mpie(_unrolled_cmd_q_io_deq_bits_cmd_status_mpie),
		.io_deq_bits_cmd_status_ube(_unrolled_cmd_q_io_deq_bits_cmd_status_ube),
		.io_deq_bits_cmd_status_spie(_unrolled_cmd_q_io_deq_bits_cmd_status_spie),
		.io_deq_bits_cmd_status_upie(_unrolled_cmd_q_io_deq_bits_cmd_status_upie),
		.io_deq_bits_cmd_status_mie(_unrolled_cmd_q_io_deq_bits_cmd_status_mie),
		.io_deq_bits_cmd_status_hie(_unrolled_cmd_q_io_deq_bits_cmd_status_hie),
		.io_deq_bits_cmd_status_sie(_unrolled_cmd_q_io_deq_bits_cmd_status_sie),
		.io_deq_bits_cmd_status_uie(_unrolled_cmd_q_io_deq_bits_cmd_status_uie),
		.io_deq_bits_from_matmul_fsm(_unrolled_cmd_q_io_deq_bits_from_matmul_fsm),
		.io_deq_bits_from_conv_fsm(_unrolled_cmd_q_io_deq_bits_from_conv_fsm)
	);
	LoadController load_controller(
		.clock(clock),
		.reset(reset),
		.io_cmd_ready(_load_controller_io_cmd_ready),
		.io_cmd_valid(_reservation_station_io_issue_ld_valid),
		.io_cmd_bits_cmd_inst_funct(_reservation_station_io_issue_ld_cmd_cmd_inst_funct),
		.io_cmd_bits_cmd_inst_rs2(_reservation_station_io_issue_ld_cmd_cmd_inst_rs2),
		.io_cmd_bits_cmd_inst_rs1(_reservation_station_io_issue_ld_cmd_cmd_inst_rs1),
		.io_cmd_bits_cmd_inst_xd(_reservation_station_io_issue_ld_cmd_cmd_inst_xd),
		.io_cmd_bits_cmd_inst_xs1(_reservation_station_io_issue_ld_cmd_cmd_inst_xs1),
		.io_cmd_bits_cmd_inst_xs2(_reservation_station_io_issue_ld_cmd_cmd_inst_xs2),
		.io_cmd_bits_cmd_inst_rd(_reservation_station_io_issue_ld_cmd_cmd_inst_rd),
		.io_cmd_bits_cmd_inst_opcode(_reservation_station_io_issue_ld_cmd_cmd_inst_opcode),
		.io_cmd_bits_cmd_rs1(_reservation_station_io_issue_ld_cmd_cmd_rs1),
		.io_cmd_bits_cmd_rs2(_reservation_station_io_issue_ld_cmd_cmd_rs2),
		.io_cmd_bits_cmd_status_debug(_reservation_station_io_issue_ld_cmd_cmd_status_debug),
		.io_cmd_bits_cmd_status_cease(_reservation_station_io_issue_ld_cmd_cmd_status_cease),
		.io_cmd_bits_cmd_status_wfi(_reservation_station_io_issue_ld_cmd_cmd_status_wfi),
		.io_cmd_bits_cmd_status_isa(_reservation_station_io_issue_ld_cmd_cmd_status_isa),
		.io_cmd_bits_cmd_status_dprv(_reservation_station_io_issue_ld_cmd_cmd_status_dprv),
		.io_cmd_bits_cmd_status_dv(_reservation_station_io_issue_ld_cmd_cmd_status_dv),
		.io_cmd_bits_cmd_status_prv(_reservation_station_io_issue_ld_cmd_cmd_status_prv),
		.io_cmd_bits_cmd_status_v(_reservation_station_io_issue_ld_cmd_cmd_status_v),
		.io_cmd_bits_cmd_status_sd(_reservation_station_io_issue_ld_cmd_cmd_status_sd),
		.io_cmd_bits_cmd_status_zero2(_reservation_station_io_issue_ld_cmd_cmd_status_zero2),
		.io_cmd_bits_cmd_status_mpv(_reservation_station_io_issue_ld_cmd_cmd_status_mpv),
		.io_cmd_bits_cmd_status_gva(_reservation_station_io_issue_ld_cmd_cmd_status_gva),
		.io_cmd_bits_cmd_status_mbe(_reservation_station_io_issue_ld_cmd_cmd_status_mbe),
		.io_cmd_bits_cmd_status_sbe(_reservation_station_io_issue_ld_cmd_cmd_status_sbe),
		.io_cmd_bits_cmd_status_sxl(_reservation_station_io_issue_ld_cmd_cmd_status_sxl),
		.io_cmd_bits_cmd_status_uxl(_reservation_station_io_issue_ld_cmd_cmd_status_uxl),
		.io_cmd_bits_cmd_status_sd_rv32(_reservation_station_io_issue_ld_cmd_cmd_status_sd_rv32),
		.io_cmd_bits_cmd_status_zero1(_reservation_station_io_issue_ld_cmd_cmd_status_zero1),
		.io_cmd_bits_cmd_status_tsr(_reservation_station_io_issue_ld_cmd_cmd_status_tsr),
		.io_cmd_bits_cmd_status_tw(_reservation_station_io_issue_ld_cmd_cmd_status_tw),
		.io_cmd_bits_cmd_status_tvm(_reservation_station_io_issue_ld_cmd_cmd_status_tvm),
		.io_cmd_bits_cmd_status_mxr(_reservation_station_io_issue_ld_cmd_cmd_status_mxr),
		.io_cmd_bits_cmd_status_sum(_reservation_station_io_issue_ld_cmd_cmd_status_sum),
		.io_cmd_bits_cmd_status_mprv(_reservation_station_io_issue_ld_cmd_cmd_status_mprv),
		.io_cmd_bits_cmd_status_xs(_reservation_station_io_issue_ld_cmd_cmd_status_xs),
		.io_cmd_bits_cmd_status_fs(_reservation_station_io_issue_ld_cmd_cmd_status_fs),
		.io_cmd_bits_cmd_status_mpp(_reservation_station_io_issue_ld_cmd_cmd_status_mpp),
		.io_cmd_bits_cmd_status_vs(_reservation_station_io_issue_ld_cmd_cmd_status_vs),
		.io_cmd_bits_cmd_status_spp(_reservation_station_io_issue_ld_cmd_cmd_status_spp),
		.io_cmd_bits_cmd_status_mpie(_reservation_station_io_issue_ld_cmd_cmd_status_mpie),
		.io_cmd_bits_cmd_status_ube(_reservation_station_io_issue_ld_cmd_cmd_status_ube),
		.io_cmd_bits_cmd_status_spie(_reservation_station_io_issue_ld_cmd_cmd_status_spie),
		.io_cmd_bits_cmd_status_upie(_reservation_station_io_issue_ld_cmd_cmd_status_upie),
		.io_cmd_bits_cmd_status_mie(_reservation_station_io_issue_ld_cmd_cmd_status_mie),
		.io_cmd_bits_cmd_status_hie(_reservation_station_io_issue_ld_cmd_cmd_status_hie),
		.io_cmd_bits_cmd_status_sie(_reservation_station_io_issue_ld_cmd_cmd_status_sie),
		.io_cmd_bits_cmd_status_uie(_reservation_station_io_issue_ld_cmd_cmd_status_uie),
		.io_cmd_bits_rob_id_bits(_reservation_station_io_issue_ld_rob_id),
		.io_cmd_bits_from_matmul_fsm(_reservation_station_io_issue_ld_cmd_from_matmul_fsm),
		.io_cmd_bits_from_conv_fsm(_reservation_station_io_issue_ld_cmd_from_conv_fsm),
		.io_dma_req_ready(_spad_io_dma_read_req_ready),
		.io_dma_req_valid(_load_controller_io_dma_req_valid),
		.io_dma_req_bits_vaddr(_load_controller_io_dma_req_bits_vaddr),
		.io_dma_req_bits_laddr_is_acc_addr(_load_controller_io_dma_req_bits_laddr_is_acc_addr),
		.io_dma_req_bits_laddr_accumulate(_load_controller_io_dma_req_bits_laddr_accumulate),
		.io_dma_req_bits_laddr_read_full_acc_row(_load_controller_io_dma_req_bits_laddr_read_full_acc_row),
		.io_dma_req_bits_laddr_norm_cmd(_load_controller_io_dma_req_bits_laddr_norm_cmd),
		.io_dma_req_bits_laddr_garbage(_load_controller_io_dma_req_bits_laddr_garbage),
		.io_dma_req_bits_laddr_garbage_bit(_load_controller_io_dma_req_bits_laddr_garbage_bit),
		.io_dma_req_bits_laddr_data(_load_controller_io_dma_req_bits_laddr_data),
		.io_dma_req_bits_cols(_load_controller_io_dma_req_bits_cols),
		.io_dma_req_bits_repeats(_load_controller_io_dma_req_bits_repeats),
		.io_dma_req_bits_scale(_load_controller_io_dma_req_bits_scale),
		.io_dma_req_bits_has_acc_bitwidth(_load_controller_io_dma_req_bits_has_acc_bitwidth),
		.io_dma_req_bits_all_zeros(_load_controller_io_dma_req_bits_all_zeros),
		.io_dma_req_bits_block_stride(_load_controller_io_dma_req_bits_block_stride),
		.io_dma_req_bits_pixel_repeats(_load_controller_io_dma_req_bits_pixel_repeats),
		.io_dma_req_bits_cmd_id(_load_controller_io_dma_req_bits_cmd_id),
		.io_dma_req_bits_status_debug(_load_controller_io_dma_req_bits_status_debug),
		.io_dma_req_bits_status_cease(_load_controller_io_dma_req_bits_status_cease),
		.io_dma_req_bits_status_wfi(_load_controller_io_dma_req_bits_status_wfi),
		.io_dma_req_bits_status_isa(_load_controller_io_dma_req_bits_status_isa),
		.io_dma_req_bits_status_dprv(_load_controller_io_dma_req_bits_status_dprv),
		.io_dma_req_bits_status_dv(_load_controller_io_dma_req_bits_status_dv),
		.io_dma_req_bits_status_prv(_load_controller_io_dma_req_bits_status_prv),
		.io_dma_req_bits_status_v(_load_controller_io_dma_req_bits_status_v),
		.io_dma_req_bits_status_sd(_load_controller_io_dma_req_bits_status_sd),
		.io_dma_req_bits_status_zero2(_load_controller_io_dma_req_bits_status_zero2),
		.io_dma_req_bits_status_mpv(_load_controller_io_dma_req_bits_status_mpv),
		.io_dma_req_bits_status_gva(_load_controller_io_dma_req_bits_status_gva),
		.io_dma_req_bits_status_mbe(_load_controller_io_dma_req_bits_status_mbe),
		.io_dma_req_bits_status_sbe(_load_controller_io_dma_req_bits_status_sbe),
		.io_dma_req_bits_status_sxl(_load_controller_io_dma_req_bits_status_sxl),
		.io_dma_req_bits_status_uxl(_load_controller_io_dma_req_bits_status_uxl),
		.io_dma_req_bits_status_sd_rv32(_load_controller_io_dma_req_bits_status_sd_rv32),
		.io_dma_req_bits_status_zero1(_load_controller_io_dma_req_bits_status_zero1),
		.io_dma_req_bits_status_tsr(_load_controller_io_dma_req_bits_status_tsr),
		.io_dma_req_bits_status_tw(_load_controller_io_dma_req_bits_status_tw),
		.io_dma_req_bits_status_tvm(_load_controller_io_dma_req_bits_status_tvm),
		.io_dma_req_bits_status_mxr(_load_controller_io_dma_req_bits_status_mxr),
		.io_dma_req_bits_status_sum(_load_controller_io_dma_req_bits_status_sum),
		.io_dma_req_bits_status_mprv(_load_controller_io_dma_req_bits_status_mprv),
		.io_dma_req_bits_status_xs(_load_controller_io_dma_req_bits_status_xs),
		.io_dma_req_bits_status_fs(_load_controller_io_dma_req_bits_status_fs),
		.io_dma_req_bits_status_mpp(_load_controller_io_dma_req_bits_status_mpp),
		.io_dma_req_bits_status_vs(_load_controller_io_dma_req_bits_status_vs),
		.io_dma_req_bits_status_spp(_load_controller_io_dma_req_bits_status_spp),
		.io_dma_req_bits_status_mpie(_load_controller_io_dma_req_bits_status_mpie),
		.io_dma_req_bits_status_ube(_load_controller_io_dma_req_bits_status_ube),
		.io_dma_req_bits_status_spie(_load_controller_io_dma_req_bits_status_spie),
		.io_dma_req_bits_status_upie(_load_controller_io_dma_req_bits_status_upie),
		.io_dma_req_bits_status_mie(_load_controller_io_dma_req_bits_status_mie),
		.io_dma_req_bits_status_hie(_load_controller_io_dma_req_bits_status_hie),
		.io_dma_req_bits_status_sie(_load_controller_io_dma_req_bits_status_sie),
		.io_dma_req_bits_status_uie(_load_controller_io_dma_req_bits_status_uie),
		.io_dma_resp_valid(_spad_io_dma_read_resp_valid),
		.io_dma_resp_bits_bytesRead(_spad_io_dma_read_resp_bits_bytesRead),
		.io_dma_resp_bits_cmd_id(_spad_io_dma_read_resp_bits_cmd_id),
		.io_completed_ready(_reservation_station_completed_arb_io_in_1_ready),
		.io_completed_valid(_load_controller_io_completed_valid),
		.io_completed_bits(_load_controller_io_completed_bits),
		.io_busy(_load_controller_io_busy),
		.io_counter_event_signal_8(_load_controller_io_counter_event_signal_8),
		.io_counter_event_signal_9(_load_controller_io_counter_event_signal_9),
		.io_counter_event_signal_10(_load_controller_io_counter_event_signal_10)
	);
	StoreController store_controller(
		.clock(clock),
		.reset(reset),
		.io_cmd_ready(_store_controller_io_cmd_ready),
		.io_cmd_valid(_reservation_station_io_issue_st_valid),
		.io_cmd_bits_cmd_inst_funct(_reservation_station_io_issue_st_cmd_cmd_inst_funct),
		.io_cmd_bits_cmd_inst_rs2(_reservation_station_io_issue_st_cmd_cmd_inst_rs2),
		.io_cmd_bits_cmd_inst_rs1(_reservation_station_io_issue_st_cmd_cmd_inst_rs1),
		.io_cmd_bits_cmd_inst_xd(_reservation_station_io_issue_st_cmd_cmd_inst_xd),
		.io_cmd_bits_cmd_inst_xs1(_reservation_station_io_issue_st_cmd_cmd_inst_xs1),
		.io_cmd_bits_cmd_inst_xs2(_reservation_station_io_issue_st_cmd_cmd_inst_xs2),
		.io_cmd_bits_cmd_inst_rd(_reservation_station_io_issue_st_cmd_cmd_inst_rd),
		.io_cmd_bits_cmd_inst_opcode(_reservation_station_io_issue_st_cmd_cmd_inst_opcode),
		.io_cmd_bits_cmd_rs1(_reservation_station_io_issue_st_cmd_cmd_rs1),
		.io_cmd_bits_cmd_rs2(_reservation_station_io_issue_st_cmd_cmd_rs2),
		.io_cmd_bits_cmd_status_debug(_reservation_station_io_issue_st_cmd_cmd_status_debug),
		.io_cmd_bits_cmd_status_cease(_reservation_station_io_issue_st_cmd_cmd_status_cease),
		.io_cmd_bits_cmd_status_wfi(_reservation_station_io_issue_st_cmd_cmd_status_wfi),
		.io_cmd_bits_cmd_status_isa(_reservation_station_io_issue_st_cmd_cmd_status_isa),
		.io_cmd_bits_cmd_status_dprv(_reservation_station_io_issue_st_cmd_cmd_status_dprv),
		.io_cmd_bits_cmd_status_dv(_reservation_station_io_issue_st_cmd_cmd_status_dv),
		.io_cmd_bits_cmd_status_prv(_reservation_station_io_issue_st_cmd_cmd_status_prv),
		.io_cmd_bits_cmd_status_v(_reservation_station_io_issue_st_cmd_cmd_status_v),
		.io_cmd_bits_cmd_status_sd(_reservation_station_io_issue_st_cmd_cmd_status_sd),
		.io_cmd_bits_cmd_status_zero2(_reservation_station_io_issue_st_cmd_cmd_status_zero2),
		.io_cmd_bits_cmd_status_mpv(_reservation_station_io_issue_st_cmd_cmd_status_mpv),
		.io_cmd_bits_cmd_status_gva(_reservation_station_io_issue_st_cmd_cmd_status_gva),
		.io_cmd_bits_cmd_status_mbe(_reservation_station_io_issue_st_cmd_cmd_status_mbe),
		.io_cmd_bits_cmd_status_sbe(_reservation_station_io_issue_st_cmd_cmd_status_sbe),
		.io_cmd_bits_cmd_status_sxl(_reservation_station_io_issue_st_cmd_cmd_status_sxl),
		.io_cmd_bits_cmd_status_uxl(_reservation_station_io_issue_st_cmd_cmd_status_uxl),
		.io_cmd_bits_cmd_status_sd_rv32(_reservation_station_io_issue_st_cmd_cmd_status_sd_rv32),
		.io_cmd_bits_cmd_status_zero1(_reservation_station_io_issue_st_cmd_cmd_status_zero1),
		.io_cmd_bits_cmd_status_tsr(_reservation_station_io_issue_st_cmd_cmd_status_tsr),
		.io_cmd_bits_cmd_status_tw(_reservation_station_io_issue_st_cmd_cmd_status_tw),
		.io_cmd_bits_cmd_status_tvm(_reservation_station_io_issue_st_cmd_cmd_status_tvm),
		.io_cmd_bits_cmd_status_mxr(_reservation_station_io_issue_st_cmd_cmd_status_mxr),
		.io_cmd_bits_cmd_status_sum(_reservation_station_io_issue_st_cmd_cmd_status_sum),
		.io_cmd_bits_cmd_status_mprv(_reservation_station_io_issue_st_cmd_cmd_status_mprv),
		.io_cmd_bits_cmd_status_xs(_reservation_station_io_issue_st_cmd_cmd_status_xs),
		.io_cmd_bits_cmd_status_fs(_reservation_station_io_issue_st_cmd_cmd_status_fs),
		.io_cmd_bits_cmd_status_mpp(_reservation_station_io_issue_st_cmd_cmd_status_mpp),
		.io_cmd_bits_cmd_status_vs(_reservation_station_io_issue_st_cmd_cmd_status_vs),
		.io_cmd_bits_cmd_status_spp(_reservation_station_io_issue_st_cmd_cmd_status_spp),
		.io_cmd_bits_cmd_status_mpie(_reservation_station_io_issue_st_cmd_cmd_status_mpie),
		.io_cmd_bits_cmd_status_ube(_reservation_station_io_issue_st_cmd_cmd_status_ube),
		.io_cmd_bits_cmd_status_spie(_reservation_station_io_issue_st_cmd_cmd_status_spie),
		.io_cmd_bits_cmd_status_upie(_reservation_station_io_issue_st_cmd_cmd_status_upie),
		.io_cmd_bits_cmd_status_mie(_reservation_station_io_issue_st_cmd_cmd_status_mie),
		.io_cmd_bits_cmd_status_hie(_reservation_station_io_issue_st_cmd_cmd_status_hie),
		.io_cmd_bits_cmd_status_sie(_reservation_station_io_issue_st_cmd_cmd_status_sie),
		.io_cmd_bits_cmd_status_uie(_reservation_station_io_issue_st_cmd_cmd_status_uie),
		.io_cmd_bits_rob_id_bits(_reservation_station_io_issue_st_rob_id),
		.io_cmd_bits_from_matmul_fsm(_reservation_station_io_issue_st_cmd_from_matmul_fsm),
		.io_cmd_bits_from_conv_fsm(_reservation_station_io_issue_st_cmd_from_conv_fsm),
		.io_dma_req_ready(_spad_io_dma_write_req_ready),
		.io_dma_req_valid(_store_controller_io_dma_req_valid),
		.io_dma_req_bits_vaddr(_store_controller_io_dma_req_bits_vaddr),
		.io_dma_req_bits_laddr_is_acc_addr(_store_controller_io_dma_req_bits_laddr_is_acc_addr),
		.io_dma_req_bits_laddr_accumulate(_store_controller_io_dma_req_bits_laddr_accumulate),
		.io_dma_req_bits_laddr_read_full_acc_row(_store_controller_io_dma_req_bits_laddr_read_full_acc_row),
		.io_dma_req_bits_laddr_garbage(_store_controller_io_dma_req_bits_laddr_garbage),
		.io_dma_req_bits_laddr_garbage_bit(_store_controller_io_dma_req_bits_laddr_garbage_bit),
		.io_dma_req_bits_laddr_data(_store_controller_io_dma_req_bits_laddr_data),
		.io_dma_req_bits_dest(_store_controller_io_dma_req_bits_dest),
		.io_dma_req_bits_acc_act(_store_controller_io_dma_req_bits_acc_act),
		.io_dma_req_bits_acc_scale(_store_controller_io_dma_req_bits_acc_scale),
		.io_dma_req_bits_len(_store_controller_io_dma_req_bits_len),
		.io_dma_req_bits_block(_store_controller_io_dma_req_bits_block),
		.io_dma_req_bits_cmd_id(_store_controller_io_dma_req_bits_cmd_id),
		.io_dma_req_bits_status_debug(_store_controller_io_dma_req_bits_status_debug),
		.io_dma_req_bits_status_cease(_store_controller_io_dma_req_bits_status_cease),
		.io_dma_req_bits_status_wfi(_store_controller_io_dma_req_bits_status_wfi),
		.io_dma_req_bits_status_isa(_store_controller_io_dma_req_bits_status_isa),
		.io_dma_req_bits_status_dprv(_store_controller_io_dma_req_bits_status_dprv),
		.io_dma_req_bits_status_dv(_store_controller_io_dma_req_bits_status_dv),
		.io_dma_req_bits_status_prv(_store_controller_io_dma_req_bits_status_prv),
		.io_dma_req_bits_status_v(_store_controller_io_dma_req_bits_status_v),
		.io_dma_req_bits_status_sd(_store_controller_io_dma_req_bits_status_sd),
		.io_dma_req_bits_status_zero2(_store_controller_io_dma_req_bits_status_zero2),
		.io_dma_req_bits_status_mpv(_store_controller_io_dma_req_bits_status_mpv),
		.io_dma_req_bits_status_gva(_store_controller_io_dma_req_bits_status_gva),
		.io_dma_req_bits_status_mbe(_store_controller_io_dma_req_bits_status_mbe),
		.io_dma_req_bits_status_sbe(_store_controller_io_dma_req_bits_status_sbe),
		.io_dma_req_bits_status_sxl(_store_controller_io_dma_req_bits_status_sxl),
		.io_dma_req_bits_status_uxl(_store_controller_io_dma_req_bits_status_uxl),
		.io_dma_req_bits_status_sd_rv32(_store_controller_io_dma_req_bits_status_sd_rv32),
		.io_dma_req_bits_status_zero1(_store_controller_io_dma_req_bits_status_zero1),
		.io_dma_req_bits_status_tsr(_store_controller_io_dma_req_bits_status_tsr),
		.io_dma_req_bits_status_tw(_store_controller_io_dma_req_bits_status_tw),
		.io_dma_req_bits_status_tvm(_store_controller_io_dma_req_bits_status_tvm),
		.io_dma_req_bits_status_mxr(_store_controller_io_dma_req_bits_status_mxr),
		.io_dma_req_bits_status_sum(_store_controller_io_dma_req_bits_status_sum),
		.io_dma_req_bits_status_mprv(_store_controller_io_dma_req_bits_status_mprv),
		.io_dma_req_bits_status_xs(_store_controller_io_dma_req_bits_status_xs),
		.io_dma_req_bits_status_fs(_store_controller_io_dma_req_bits_status_fs),
		.io_dma_req_bits_status_mpp(_store_controller_io_dma_req_bits_status_mpp),
		.io_dma_req_bits_status_vs(_store_controller_io_dma_req_bits_status_vs),
		.io_dma_req_bits_status_spp(_store_controller_io_dma_req_bits_status_spp),
		.io_dma_req_bits_status_mpie(_store_controller_io_dma_req_bits_status_mpie),
		.io_dma_req_bits_status_ube(_store_controller_io_dma_req_bits_status_ube),
		.io_dma_req_bits_status_spie(_store_controller_io_dma_req_bits_status_spie),
		.io_dma_req_bits_status_upie(_store_controller_io_dma_req_bits_status_upie),
		.io_dma_req_bits_status_mie(_store_controller_io_dma_req_bits_status_mie),
		.io_dma_req_bits_status_hie(_store_controller_io_dma_req_bits_status_hie),
		.io_dma_req_bits_status_sie(_store_controller_io_dma_req_bits_status_sie),
		.io_dma_req_bits_status_uie(_store_controller_io_dma_req_bits_status_uie),
		.io_dma_req_bits_pool_en(_store_controller_io_dma_req_bits_pool_en),
		.io_dma_req_bits_store_en(_store_controller_io_dma_req_bits_store_en),
		.io_dma_resp_valid(_spad_io_dma_write_resp_valid),
		.io_dma_resp_bits_cmd_id(_spad_io_dma_write_resp_bits_cmd_id),
		.io_completed_ready(_reservation_station_completed_arb_io_in_2_ready),
		.io_completed_valid(_store_controller_io_completed_valid),
		.io_completed_bits(_store_controller_io_completed_bits),
		.io_busy(_store_controller_io_busy),
		.io_counter_event_signal_11(_store_controller_io_counter_event_signal_11),
		.io_counter_event_signal_12(_store_controller_io_counter_event_signal_12),
		.io_counter_event_signal_13(_store_controller_io_counter_event_signal_13),
		.io_counter_event_signal_14(_store_controller_io_counter_event_signal_14)
	);
	ExecuteController ex_controller(
		.clock(clock),
		.reset(reset),
		.io_cmd_ready(_ex_controller_io_cmd_ready),
		.io_cmd_valid(_reservation_station_io_issue_ex_valid),
		.io_cmd_bits_cmd_inst_funct(_reservation_station_io_issue_ex_cmd_cmd_inst_funct),
		.io_cmd_bits_cmd_rs1(_reservation_station_io_issue_ex_cmd_cmd_rs1),
		.io_cmd_bits_cmd_rs2(_reservation_station_io_issue_ex_cmd_cmd_rs2),
		.io_cmd_bits_rob_id_bits(_reservation_station_io_issue_ex_rob_id),
		.io_im2col_req_bits_addr_data(_ex_controller_io_im2col_req_bits_addr_data),
		.io_im2col_req_bits_ocol(_ex_controller_io_im2col_req_bits_ocol),
		.io_im2col_req_bits_krow(_ex_controller_io_im2col_req_bits_krow),
		.io_im2col_req_bits_icol(_ex_controller_io_im2col_req_bits_icol),
		.io_im2col_req_bits_stride(_ex_controller_io_im2col_req_bits_stride),
		.io_im2col_req_bits_row_turn(_ex_controller_io_im2col_req_bits_row_turn),
		.io_im2col_req_bits_kdim2(_ex_controller_io_im2col_req_bits_kdim2),
		.io_im2col_req_bits_row_left(_ex_controller_io_im2col_req_bits_row_left),
		.io_im2col_req_bits_start_inputting(_ex_controller_io_im2col_req_bits_start_inputting),
		.io_im2col_resp_bits_a_im2col_0(_im2col_io_resp_bits_a_im2col_0),
		.io_im2col_resp_bits_a_im2col_1(_im2col_io_resp_bits_a_im2col_1),
		.io_im2col_resp_bits_a_im2col_2(_im2col_io_resp_bits_a_im2col_2),
		.io_im2col_resp_bits_a_im2col_3(_im2col_io_resp_bits_a_im2col_3),
		.io_im2col_resp_bits_a_im2col_4(_im2col_io_resp_bits_a_im2col_4),
		.io_im2col_resp_bits_a_im2col_5(_im2col_io_resp_bits_a_im2col_5),
		.io_im2col_resp_bits_a_im2col_6(_im2col_io_resp_bits_a_im2col_6),
		.io_im2col_resp_bits_a_im2col_7(_im2col_io_resp_bits_a_im2col_7),
		.io_im2col_resp_bits_a_im2col_8(_im2col_io_resp_bits_a_im2col_8),
		.io_im2col_resp_bits_a_im2col_9(_im2col_io_resp_bits_a_im2col_9),
		.io_im2col_resp_bits_a_im2col_10(_im2col_io_resp_bits_a_im2col_10),
		.io_im2col_resp_bits_a_im2col_11(_im2col_io_resp_bits_a_im2col_11),
		.io_im2col_resp_bits_a_im2col_12(_im2col_io_resp_bits_a_im2col_12),
		.io_im2col_resp_bits_a_im2col_13(_im2col_io_resp_bits_a_im2col_13),
		.io_im2col_resp_bits_a_im2col_14(_im2col_io_resp_bits_a_im2col_14),
		.io_im2col_resp_bits_a_im2col_15(_im2col_io_resp_bits_a_im2col_15),
		.io_srams_read_0_req_ready(_req_arb_io_in_0_ready),
		.io_srams_read_0_req_valid(_ex_controller_io_srams_read_0_req_valid),
		.io_srams_read_0_req_bits_addr(_ex_controller_io_srams_read_0_req_bits_addr),
		.io_srams_read_0_resp_ready(_ex_controller_io_srams_read_0_resp_ready),
		.io_srams_read_0_resp_valid(_spad_io_srams_read_0_resp_valid),
		.io_srams_read_0_resp_bits_data(_spad_io_srams_read_0_resp_bits_data),
		.io_srams_read_0_resp_bits_fromDMA(_spad_io_srams_read_0_resp_bits_fromDMA),
		.io_srams_read_1_req_ready(_req_arb_1_io_in_0_ready),
		.io_srams_read_1_req_valid(_ex_controller_io_srams_read_1_req_valid),
		.io_srams_read_1_req_bits_addr(_ex_controller_io_srams_read_1_req_bits_addr),
		.io_srams_read_1_resp_ready(_ex_controller_io_srams_read_1_resp_ready),
		.io_srams_read_1_resp_valid(_spad_io_srams_read_1_resp_valid),
		.io_srams_read_1_resp_bits_data(_spad_io_srams_read_1_resp_bits_data),
		.io_srams_read_1_resp_bits_fromDMA(_spad_io_srams_read_1_resp_bits_fromDMA),
		.io_srams_read_2_req_ready(_req_arb_2_io_in_0_ready),
		.io_srams_read_2_req_valid(_ex_controller_io_srams_read_2_req_valid),
		.io_srams_read_2_req_bits_addr(_ex_controller_io_srams_read_2_req_bits_addr),
		.io_srams_read_2_resp_ready(_ex_controller_io_srams_read_2_resp_ready),
		.io_srams_read_2_resp_valid(_spad_io_srams_read_2_resp_valid),
		.io_srams_read_2_resp_bits_data(_spad_io_srams_read_2_resp_bits_data),
		.io_srams_read_2_resp_bits_fromDMA(_spad_io_srams_read_2_resp_bits_fromDMA),
		.io_srams_read_3_req_ready(_req_arb_3_io_in_0_ready),
		.io_srams_read_3_req_valid(_ex_controller_io_srams_read_3_req_valid),
		.io_srams_read_3_req_bits_addr(_ex_controller_io_srams_read_3_req_bits_addr),
		.io_srams_read_3_resp_ready(_ex_controller_io_srams_read_3_resp_ready),
		.io_srams_read_3_resp_valid(_spad_io_srams_read_3_resp_valid),
		.io_srams_read_3_resp_bits_data(_spad_io_srams_read_3_resp_bits_data),
		.io_srams_read_3_resp_bits_fromDMA(_spad_io_srams_read_3_resp_bits_fromDMA),
		.io_srams_write_0_valid(_ex_controller_io_srams_write_0_valid),
		.io_srams_write_0_addr(_ex_controller_io_srams_write_0_addr),
		.io_srams_write_0_mask_0(_ex_controller_io_srams_write_0_mask_0),
		.io_srams_write_0_mask_1(_ex_controller_io_srams_write_0_mask_1),
		.io_srams_write_0_mask_2(_ex_controller_io_srams_write_0_mask_2),
		.io_srams_write_0_mask_3(_ex_controller_io_srams_write_0_mask_3),
		.io_srams_write_0_mask_4(_ex_controller_io_srams_write_0_mask_4),
		.io_srams_write_0_mask_5(_ex_controller_io_srams_write_0_mask_5),
		.io_srams_write_0_mask_6(_ex_controller_io_srams_write_0_mask_6),
		.io_srams_write_0_mask_7(_ex_controller_io_srams_write_0_mask_7),
		.io_srams_write_0_mask_8(_ex_controller_io_srams_write_0_mask_8),
		.io_srams_write_0_mask_9(_ex_controller_io_srams_write_0_mask_9),
		.io_srams_write_0_mask_10(_ex_controller_io_srams_write_0_mask_10),
		.io_srams_write_0_mask_11(_ex_controller_io_srams_write_0_mask_11),
		.io_srams_write_0_mask_12(_ex_controller_io_srams_write_0_mask_12),
		.io_srams_write_0_mask_13(_ex_controller_io_srams_write_0_mask_13),
		.io_srams_write_0_mask_14(_ex_controller_io_srams_write_0_mask_14),
		.io_srams_write_0_mask_15(_ex_controller_io_srams_write_0_mask_15),
		.io_srams_write_0_data(_ex_controller_io_srams_write_0_data),
		.io_srams_write_1_valid(_ex_controller_io_srams_write_1_valid),
		.io_srams_write_1_addr(_ex_controller_io_srams_write_1_addr),
		.io_srams_write_1_mask_0(_ex_controller_io_srams_write_1_mask_0),
		.io_srams_write_1_mask_1(_ex_controller_io_srams_write_1_mask_1),
		.io_srams_write_1_mask_2(_ex_controller_io_srams_write_1_mask_2),
		.io_srams_write_1_mask_3(_ex_controller_io_srams_write_1_mask_3),
		.io_srams_write_1_mask_4(_ex_controller_io_srams_write_1_mask_4),
		.io_srams_write_1_mask_5(_ex_controller_io_srams_write_1_mask_5),
		.io_srams_write_1_mask_6(_ex_controller_io_srams_write_1_mask_6),
		.io_srams_write_1_mask_7(_ex_controller_io_srams_write_1_mask_7),
		.io_srams_write_1_mask_8(_ex_controller_io_srams_write_1_mask_8),
		.io_srams_write_1_mask_9(_ex_controller_io_srams_write_1_mask_9),
		.io_srams_write_1_mask_10(_ex_controller_io_srams_write_1_mask_10),
		.io_srams_write_1_mask_11(_ex_controller_io_srams_write_1_mask_11),
		.io_srams_write_1_mask_12(_ex_controller_io_srams_write_1_mask_12),
		.io_srams_write_1_mask_13(_ex_controller_io_srams_write_1_mask_13),
		.io_srams_write_1_mask_14(_ex_controller_io_srams_write_1_mask_14),
		.io_srams_write_1_mask_15(_ex_controller_io_srams_write_1_mask_15),
		.io_srams_write_1_data(_ex_controller_io_srams_write_1_data),
		.io_srams_write_2_valid(_ex_controller_io_srams_write_2_valid),
		.io_srams_write_2_addr(_ex_controller_io_srams_write_2_addr),
		.io_srams_write_2_mask_0(_ex_controller_io_srams_write_2_mask_0),
		.io_srams_write_2_mask_1(_ex_controller_io_srams_write_2_mask_1),
		.io_srams_write_2_mask_2(_ex_controller_io_srams_write_2_mask_2),
		.io_srams_write_2_mask_3(_ex_controller_io_srams_write_2_mask_3),
		.io_srams_write_2_mask_4(_ex_controller_io_srams_write_2_mask_4),
		.io_srams_write_2_mask_5(_ex_controller_io_srams_write_2_mask_5),
		.io_srams_write_2_mask_6(_ex_controller_io_srams_write_2_mask_6),
		.io_srams_write_2_mask_7(_ex_controller_io_srams_write_2_mask_7),
		.io_srams_write_2_mask_8(_ex_controller_io_srams_write_2_mask_8),
		.io_srams_write_2_mask_9(_ex_controller_io_srams_write_2_mask_9),
		.io_srams_write_2_mask_10(_ex_controller_io_srams_write_2_mask_10),
		.io_srams_write_2_mask_11(_ex_controller_io_srams_write_2_mask_11),
		.io_srams_write_2_mask_12(_ex_controller_io_srams_write_2_mask_12),
		.io_srams_write_2_mask_13(_ex_controller_io_srams_write_2_mask_13),
		.io_srams_write_2_mask_14(_ex_controller_io_srams_write_2_mask_14),
		.io_srams_write_2_mask_15(_ex_controller_io_srams_write_2_mask_15),
		.io_srams_write_2_data(_ex_controller_io_srams_write_2_data),
		.io_srams_write_3_valid(_ex_controller_io_srams_write_3_valid),
		.io_srams_write_3_addr(_ex_controller_io_srams_write_3_addr),
		.io_srams_write_3_mask_0(_ex_controller_io_srams_write_3_mask_0),
		.io_srams_write_3_mask_1(_ex_controller_io_srams_write_3_mask_1),
		.io_srams_write_3_mask_2(_ex_controller_io_srams_write_3_mask_2),
		.io_srams_write_3_mask_3(_ex_controller_io_srams_write_3_mask_3),
		.io_srams_write_3_mask_4(_ex_controller_io_srams_write_3_mask_4),
		.io_srams_write_3_mask_5(_ex_controller_io_srams_write_3_mask_5),
		.io_srams_write_3_mask_6(_ex_controller_io_srams_write_3_mask_6),
		.io_srams_write_3_mask_7(_ex_controller_io_srams_write_3_mask_7),
		.io_srams_write_3_mask_8(_ex_controller_io_srams_write_3_mask_8),
		.io_srams_write_3_mask_9(_ex_controller_io_srams_write_3_mask_9),
		.io_srams_write_3_mask_10(_ex_controller_io_srams_write_3_mask_10),
		.io_srams_write_3_mask_11(_ex_controller_io_srams_write_3_mask_11),
		.io_srams_write_3_mask_12(_ex_controller_io_srams_write_3_mask_12),
		.io_srams_write_3_mask_13(_ex_controller_io_srams_write_3_mask_13),
		.io_srams_write_3_mask_14(_ex_controller_io_srams_write_3_mask_14),
		.io_srams_write_3_mask_15(_ex_controller_io_srams_write_3_mask_15),
		.io_srams_write_3_data(_ex_controller_io_srams_write_3_data),
		.io_acc_read_req_0_ready(_spad_io_acc_read_req_0_ready),
		.io_acc_read_req_0_valid(_ex_controller_io_acc_read_req_0_valid),
		.io_acc_read_req_0_bits_scale_bits(_ex_controller_io_acc_read_req_0_bits_scale_bits),
		.io_acc_read_req_0_bits_addr(_ex_controller_io_acc_read_req_0_bits_addr),
		.io_acc_read_req_0_bits_act(_ex_controller_io_acc_read_req_0_bits_act),
		.io_acc_read_req_1_ready(_spad_io_acc_read_req_1_ready),
		.io_acc_read_req_1_valid(_ex_controller_io_acc_read_req_1_valid),
		.io_acc_read_req_1_bits_scale_bits(_ex_controller_io_acc_read_req_1_bits_scale_bits),
		.io_acc_read_req_1_bits_addr(_ex_controller_io_acc_read_req_1_bits_addr),
		.io_acc_read_req_1_bits_act(_ex_controller_io_acc_read_req_1_bits_act),
		.io_acc_read_resp_0_ready(_ex_controller_io_acc_read_resp_0_ready),
		.io_acc_read_resp_0_valid(_spad_io_acc_read_resp_0_valid),
		.io_acc_read_resp_0_bits_data_0_0(_spad_io_acc_read_resp_0_bits_data_0_0),
		.io_acc_read_resp_0_bits_data_1_0(_spad_io_acc_read_resp_0_bits_data_1_0),
		.io_acc_read_resp_0_bits_data_2_0(_spad_io_acc_read_resp_0_bits_data_2_0),
		.io_acc_read_resp_0_bits_data_3_0(_spad_io_acc_read_resp_0_bits_data_3_0),
		.io_acc_read_resp_0_bits_data_4_0(_spad_io_acc_read_resp_0_bits_data_4_0),
		.io_acc_read_resp_0_bits_data_5_0(_spad_io_acc_read_resp_0_bits_data_5_0),
		.io_acc_read_resp_0_bits_data_6_0(_spad_io_acc_read_resp_0_bits_data_6_0),
		.io_acc_read_resp_0_bits_data_7_0(_spad_io_acc_read_resp_0_bits_data_7_0),
		.io_acc_read_resp_0_bits_data_8_0(_spad_io_acc_read_resp_0_bits_data_8_0),
		.io_acc_read_resp_0_bits_data_9_0(_spad_io_acc_read_resp_0_bits_data_9_0),
		.io_acc_read_resp_0_bits_data_10_0(_spad_io_acc_read_resp_0_bits_data_10_0),
		.io_acc_read_resp_0_bits_data_11_0(_spad_io_acc_read_resp_0_bits_data_11_0),
		.io_acc_read_resp_0_bits_data_12_0(_spad_io_acc_read_resp_0_bits_data_12_0),
		.io_acc_read_resp_0_bits_data_13_0(_spad_io_acc_read_resp_0_bits_data_13_0),
		.io_acc_read_resp_0_bits_data_14_0(_spad_io_acc_read_resp_0_bits_data_14_0),
		.io_acc_read_resp_0_bits_data_15_0(_spad_io_acc_read_resp_0_bits_data_15_0),
		.io_acc_read_resp_0_bits_fromDMA(_spad_io_acc_read_resp_0_bits_fromDMA),
		.io_acc_read_resp_1_ready(_ex_controller_io_acc_read_resp_1_ready),
		.io_acc_read_resp_1_valid(_spad_io_acc_read_resp_1_valid),
		.io_acc_read_resp_1_bits_data_0_0(_spad_io_acc_read_resp_1_bits_data_0_0),
		.io_acc_read_resp_1_bits_data_1_0(_spad_io_acc_read_resp_1_bits_data_1_0),
		.io_acc_read_resp_1_bits_data_2_0(_spad_io_acc_read_resp_1_bits_data_2_0),
		.io_acc_read_resp_1_bits_data_3_0(_spad_io_acc_read_resp_1_bits_data_3_0),
		.io_acc_read_resp_1_bits_data_4_0(_spad_io_acc_read_resp_1_bits_data_4_0),
		.io_acc_read_resp_1_bits_data_5_0(_spad_io_acc_read_resp_1_bits_data_5_0),
		.io_acc_read_resp_1_bits_data_6_0(_spad_io_acc_read_resp_1_bits_data_6_0),
		.io_acc_read_resp_1_bits_data_7_0(_spad_io_acc_read_resp_1_bits_data_7_0),
		.io_acc_read_resp_1_bits_data_8_0(_spad_io_acc_read_resp_1_bits_data_8_0),
		.io_acc_read_resp_1_bits_data_9_0(_spad_io_acc_read_resp_1_bits_data_9_0),
		.io_acc_read_resp_1_bits_data_10_0(_spad_io_acc_read_resp_1_bits_data_10_0),
		.io_acc_read_resp_1_bits_data_11_0(_spad_io_acc_read_resp_1_bits_data_11_0),
		.io_acc_read_resp_1_bits_data_12_0(_spad_io_acc_read_resp_1_bits_data_12_0),
		.io_acc_read_resp_1_bits_data_13_0(_spad_io_acc_read_resp_1_bits_data_13_0),
		.io_acc_read_resp_1_bits_data_14_0(_spad_io_acc_read_resp_1_bits_data_14_0),
		.io_acc_read_resp_1_bits_data_15_0(_spad_io_acc_read_resp_1_bits_data_15_0),
		.io_acc_read_resp_1_bits_fromDMA(_spad_io_acc_read_resp_1_bits_fromDMA),
		.io_acc_write_0_valid(_ex_controller_io_acc_write_0_valid),
		.io_acc_write_0_bits_addr(_ex_controller_io_acc_write_0_bits_addr),
		.io_acc_write_0_bits_data_0_0(_ex_controller_io_acc_write_0_bits_data_0_0),
		.io_acc_write_0_bits_data_1_0(_ex_controller_io_acc_write_0_bits_data_1_0),
		.io_acc_write_0_bits_data_2_0(_ex_controller_io_acc_write_0_bits_data_2_0),
		.io_acc_write_0_bits_data_3_0(_ex_controller_io_acc_write_0_bits_data_3_0),
		.io_acc_write_0_bits_data_4_0(_ex_controller_io_acc_write_0_bits_data_4_0),
		.io_acc_write_0_bits_data_5_0(_ex_controller_io_acc_write_0_bits_data_5_0),
		.io_acc_write_0_bits_data_6_0(_ex_controller_io_acc_write_0_bits_data_6_0),
		.io_acc_write_0_bits_data_7_0(_ex_controller_io_acc_write_0_bits_data_7_0),
		.io_acc_write_0_bits_data_8_0(_ex_controller_io_acc_write_0_bits_data_8_0),
		.io_acc_write_0_bits_data_9_0(_ex_controller_io_acc_write_0_bits_data_9_0),
		.io_acc_write_0_bits_data_10_0(_ex_controller_io_acc_write_0_bits_data_10_0),
		.io_acc_write_0_bits_data_11_0(_ex_controller_io_acc_write_0_bits_data_11_0),
		.io_acc_write_0_bits_data_12_0(_ex_controller_io_acc_write_0_bits_data_12_0),
		.io_acc_write_0_bits_data_13_0(_ex_controller_io_acc_write_0_bits_data_13_0),
		.io_acc_write_0_bits_data_14_0(_ex_controller_io_acc_write_0_bits_data_14_0),
		.io_acc_write_0_bits_data_15_0(_ex_controller_io_acc_write_0_bits_data_15_0),
		.io_acc_write_0_bits_acc(_ex_controller_io_acc_write_0_bits_acc),
		.io_acc_write_0_bits_mask_0(_ex_controller_io_acc_write_0_bits_mask_0),
		.io_acc_write_0_bits_mask_1(_ex_controller_io_acc_write_0_bits_mask_1),
		.io_acc_write_0_bits_mask_2(_ex_controller_io_acc_write_0_bits_mask_2),
		.io_acc_write_0_bits_mask_3(_ex_controller_io_acc_write_0_bits_mask_3),
		.io_acc_write_0_bits_mask_4(_ex_controller_io_acc_write_0_bits_mask_4),
		.io_acc_write_0_bits_mask_5(_ex_controller_io_acc_write_0_bits_mask_5),
		.io_acc_write_0_bits_mask_6(_ex_controller_io_acc_write_0_bits_mask_6),
		.io_acc_write_0_bits_mask_7(_ex_controller_io_acc_write_0_bits_mask_7),
		.io_acc_write_0_bits_mask_8(_ex_controller_io_acc_write_0_bits_mask_8),
		.io_acc_write_0_bits_mask_9(_ex_controller_io_acc_write_0_bits_mask_9),
		.io_acc_write_0_bits_mask_10(_ex_controller_io_acc_write_0_bits_mask_10),
		.io_acc_write_0_bits_mask_11(_ex_controller_io_acc_write_0_bits_mask_11),
		.io_acc_write_0_bits_mask_12(_ex_controller_io_acc_write_0_bits_mask_12),
		.io_acc_write_0_bits_mask_13(_ex_controller_io_acc_write_0_bits_mask_13),
		.io_acc_write_0_bits_mask_14(_ex_controller_io_acc_write_0_bits_mask_14),
		.io_acc_write_0_bits_mask_15(_ex_controller_io_acc_write_0_bits_mask_15),
		.io_acc_write_0_bits_mask_16(_ex_controller_io_acc_write_0_bits_mask_16),
		.io_acc_write_0_bits_mask_17(_ex_controller_io_acc_write_0_bits_mask_17),
		.io_acc_write_0_bits_mask_18(_ex_controller_io_acc_write_0_bits_mask_18),
		.io_acc_write_0_bits_mask_19(_ex_controller_io_acc_write_0_bits_mask_19),
		.io_acc_write_0_bits_mask_20(_ex_controller_io_acc_write_0_bits_mask_20),
		.io_acc_write_0_bits_mask_21(_ex_controller_io_acc_write_0_bits_mask_21),
		.io_acc_write_0_bits_mask_22(_ex_controller_io_acc_write_0_bits_mask_22),
		.io_acc_write_0_bits_mask_23(_ex_controller_io_acc_write_0_bits_mask_23),
		.io_acc_write_0_bits_mask_24(_ex_controller_io_acc_write_0_bits_mask_24),
		.io_acc_write_0_bits_mask_25(_ex_controller_io_acc_write_0_bits_mask_25),
		.io_acc_write_0_bits_mask_26(_ex_controller_io_acc_write_0_bits_mask_26),
		.io_acc_write_0_bits_mask_27(_ex_controller_io_acc_write_0_bits_mask_27),
		.io_acc_write_0_bits_mask_28(_ex_controller_io_acc_write_0_bits_mask_28),
		.io_acc_write_0_bits_mask_29(_ex_controller_io_acc_write_0_bits_mask_29),
		.io_acc_write_0_bits_mask_30(_ex_controller_io_acc_write_0_bits_mask_30),
		.io_acc_write_0_bits_mask_31(_ex_controller_io_acc_write_0_bits_mask_31),
		.io_acc_write_0_bits_mask_32(_ex_controller_io_acc_write_0_bits_mask_32),
		.io_acc_write_0_bits_mask_33(_ex_controller_io_acc_write_0_bits_mask_33),
		.io_acc_write_0_bits_mask_34(_ex_controller_io_acc_write_0_bits_mask_34),
		.io_acc_write_0_bits_mask_35(_ex_controller_io_acc_write_0_bits_mask_35),
		.io_acc_write_0_bits_mask_36(_ex_controller_io_acc_write_0_bits_mask_36),
		.io_acc_write_0_bits_mask_37(_ex_controller_io_acc_write_0_bits_mask_37),
		.io_acc_write_0_bits_mask_38(_ex_controller_io_acc_write_0_bits_mask_38),
		.io_acc_write_0_bits_mask_39(_ex_controller_io_acc_write_0_bits_mask_39),
		.io_acc_write_0_bits_mask_40(_ex_controller_io_acc_write_0_bits_mask_40),
		.io_acc_write_0_bits_mask_41(_ex_controller_io_acc_write_0_bits_mask_41),
		.io_acc_write_0_bits_mask_42(_ex_controller_io_acc_write_0_bits_mask_42),
		.io_acc_write_0_bits_mask_43(_ex_controller_io_acc_write_0_bits_mask_43),
		.io_acc_write_0_bits_mask_44(_ex_controller_io_acc_write_0_bits_mask_44),
		.io_acc_write_0_bits_mask_45(_ex_controller_io_acc_write_0_bits_mask_45),
		.io_acc_write_0_bits_mask_46(_ex_controller_io_acc_write_0_bits_mask_46),
		.io_acc_write_0_bits_mask_47(_ex_controller_io_acc_write_0_bits_mask_47),
		.io_acc_write_0_bits_mask_48(_ex_controller_io_acc_write_0_bits_mask_48),
		.io_acc_write_0_bits_mask_49(_ex_controller_io_acc_write_0_bits_mask_49),
		.io_acc_write_0_bits_mask_50(_ex_controller_io_acc_write_0_bits_mask_50),
		.io_acc_write_0_bits_mask_51(_ex_controller_io_acc_write_0_bits_mask_51),
		.io_acc_write_0_bits_mask_52(_ex_controller_io_acc_write_0_bits_mask_52),
		.io_acc_write_0_bits_mask_53(_ex_controller_io_acc_write_0_bits_mask_53),
		.io_acc_write_0_bits_mask_54(_ex_controller_io_acc_write_0_bits_mask_54),
		.io_acc_write_0_bits_mask_55(_ex_controller_io_acc_write_0_bits_mask_55),
		.io_acc_write_0_bits_mask_56(_ex_controller_io_acc_write_0_bits_mask_56),
		.io_acc_write_0_bits_mask_57(_ex_controller_io_acc_write_0_bits_mask_57),
		.io_acc_write_0_bits_mask_58(_ex_controller_io_acc_write_0_bits_mask_58),
		.io_acc_write_0_bits_mask_59(_ex_controller_io_acc_write_0_bits_mask_59),
		.io_acc_write_0_bits_mask_60(_ex_controller_io_acc_write_0_bits_mask_60),
		.io_acc_write_0_bits_mask_61(_ex_controller_io_acc_write_0_bits_mask_61),
		.io_acc_write_0_bits_mask_62(_ex_controller_io_acc_write_0_bits_mask_62),
		.io_acc_write_0_bits_mask_63(_ex_controller_io_acc_write_0_bits_mask_63),
		.io_acc_write_1_valid(_ex_controller_io_acc_write_1_valid),
		.io_acc_write_1_bits_addr(_ex_controller_io_acc_write_1_bits_addr),
		.io_acc_write_1_bits_data_0_0(_ex_controller_io_acc_write_1_bits_data_0_0),
		.io_acc_write_1_bits_data_1_0(_ex_controller_io_acc_write_1_bits_data_1_0),
		.io_acc_write_1_bits_data_2_0(_ex_controller_io_acc_write_1_bits_data_2_0),
		.io_acc_write_1_bits_data_3_0(_ex_controller_io_acc_write_1_bits_data_3_0),
		.io_acc_write_1_bits_data_4_0(_ex_controller_io_acc_write_1_bits_data_4_0),
		.io_acc_write_1_bits_data_5_0(_ex_controller_io_acc_write_1_bits_data_5_0),
		.io_acc_write_1_bits_data_6_0(_ex_controller_io_acc_write_1_bits_data_6_0),
		.io_acc_write_1_bits_data_7_0(_ex_controller_io_acc_write_1_bits_data_7_0),
		.io_acc_write_1_bits_data_8_0(_ex_controller_io_acc_write_1_bits_data_8_0),
		.io_acc_write_1_bits_data_9_0(_ex_controller_io_acc_write_1_bits_data_9_0),
		.io_acc_write_1_bits_data_10_0(_ex_controller_io_acc_write_1_bits_data_10_0),
		.io_acc_write_1_bits_data_11_0(_ex_controller_io_acc_write_1_bits_data_11_0),
		.io_acc_write_1_bits_data_12_0(_ex_controller_io_acc_write_1_bits_data_12_0),
		.io_acc_write_1_bits_data_13_0(_ex_controller_io_acc_write_1_bits_data_13_0),
		.io_acc_write_1_bits_data_14_0(_ex_controller_io_acc_write_1_bits_data_14_0),
		.io_acc_write_1_bits_data_15_0(_ex_controller_io_acc_write_1_bits_data_15_0),
		.io_acc_write_1_bits_acc(_ex_controller_io_acc_write_1_bits_acc),
		.io_acc_write_1_bits_mask_0(_ex_controller_io_acc_write_1_bits_mask_0),
		.io_acc_write_1_bits_mask_1(_ex_controller_io_acc_write_1_bits_mask_1),
		.io_acc_write_1_bits_mask_2(_ex_controller_io_acc_write_1_bits_mask_2),
		.io_acc_write_1_bits_mask_3(_ex_controller_io_acc_write_1_bits_mask_3),
		.io_acc_write_1_bits_mask_4(_ex_controller_io_acc_write_1_bits_mask_4),
		.io_acc_write_1_bits_mask_5(_ex_controller_io_acc_write_1_bits_mask_5),
		.io_acc_write_1_bits_mask_6(_ex_controller_io_acc_write_1_bits_mask_6),
		.io_acc_write_1_bits_mask_7(_ex_controller_io_acc_write_1_bits_mask_7),
		.io_acc_write_1_bits_mask_8(_ex_controller_io_acc_write_1_bits_mask_8),
		.io_acc_write_1_bits_mask_9(_ex_controller_io_acc_write_1_bits_mask_9),
		.io_acc_write_1_bits_mask_10(_ex_controller_io_acc_write_1_bits_mask_10),
		.io_acc_write_1_bits_mask_11(_ex_controller_io_acc_write_1_bits_mask_11),
		.io_acc_write_1_bits_mask_12(_ex_controller_io_acc_write_1_bits_mask_12),
		.io_acc_write_1_bits_mask_13(_ex_controller_io_acc_write_1_bits_mask_13),
		.io_acc_write_1_bits_mask_14(_ex_controller_io_acc_write_1_bits_mask_14),
		.io_acc_write_1_bits_mask_15(_ex_controller_io_acc_write_1_bits_mask_15),
		.io_acc_write_1_bits_mask_16(_ex_controller_io_acc_write_1_bits_mask_16),
		.io_acc_write_1_bits_mask_17(_ex_controller_io_acc_write_1_bits_mask_17),
		.io_acc_write_1_bits_mask_18(_ex_controller_io_acc_write_1_bits_mask_18),
		.io_acc_write_1_bits_mask_19(_ex_controller_io_acc_write_1_bits_mask_19),
		.io_acc_write_1_bits_mask_20(_ex_controller_io_acc_write_1_bits_mask_20),
		.io_acc_write_1_bits_mask_21(_ex_controller_io_acc_write_1_bits_mask_21),
		.io_acc_write_1_bits_mask_22(_ex_controller_io_acc_write_1_bits_mask_22),
		.io_acc_write_1_bits_mask_23(_ex_controller_io_acc_write_1_bits_mask_23),
		.io_acc_write_1_bits_mask_24(_ex_controller_io_acc_write_1_bits_mask_24),
		.io_acc_write_1_bits_mask_25(_ex_controller_io_acc_write_1_bits_mask_25),
		.io_acc_write_1_bits_mask_26(_ex_controller_io_acc_write_1_bits_mask_26),
		.io_acc_write_1_bits_mask_27(_ex_controller_io_acc_write_1_bits_mask_27),
		.io_acc_write_1_bits_mask_28(_ex_controller_io_acc_write_1_bits_mask_28),
		.io_acc_write_1_bits_mask_29(_ex_controller_io_acc_write_1_bits_mask_29),
		.io_acc_write_1_bits_mask_30(_ex_controller_io_acc_write_1_bits_mask_30),
		.io_acc_write_1_bits_mask_31(_ex_controller_io_acc_write_1_bits_mask_31),
		.io_acc_write_1_bits_mask_32(_ex_controller_io_acc_write_1_bits_mask_32),
		.io_acc_write_1_bits_mask_33(_ex_controller_io_acc_write_1_bits_mask_33),
		.io_acc_write_1_bits_mask_34(_ex_controller_io_acc_write_1_bits_mask_34),
		.io_acc_write_1_bits_mask_35(_ex_controller_io_acc_write_1_bits_mask_35),
		.io_acc_write_1_bits_mask_36(_ex_controller_io_acc_write_1_bits_mask_36),
		.io_acc_write_1_bits_mask_37(_ex_controller_io_acc_write_1_bits_mask_37),
		.io_acc_write_1_bits_mask_38(_ex_controller_io_acc_write_1_bits_mask_38),
		.io_acc_write_1_bits_mask_39(_ex_controller_io_acc_write_1_bits_mask_39),
		.io_acc_write_1_bits_mask_40(_ex_controller_io_acc_write_1_bits_mask_40),
		.io_acc_write_1_bits_mask_41(_ex_controller_io_acc_write_1_bits_mask_41),
		.io_acc_write_1_bits_mask_42(_ex_controller_io_acc_write_1_bits_mask_42),
		.io_acc_write_1_bits_mask_43(_ex_controller_io_acc_write_1_bits_mask_43),
		.io_acc_write_1_bits_mask_44(_ex_controller_io_acc_write_1_bits_mask_44),
		.io_acc_write_1_bits_mask_45(_ex_controller_io_acc_write_1_bits_mask_45),
		.io_acc_write_1_bits_mask_46(_ex_controller_io_acc_write_1_bits_mask_46),
		.io_acc_write_1_bits_mask_47(_ex_controller_io_acc_write_1_bits_mask_47),
		.io_acc_write_1_bits_mask_48(_ex_controller_io_acc_write_1_bits_mask_48),
		.io_acc_write_1_bits_mask_49(_ex_controller_io_acc_write_1_bits_mask_49),
		.io_acc_write_1_bits_mask_50(_ex_controller_io_acc_write_1_bits_mask_50),
		.io_acc_write_1_bits_mask_51(_ex_controller_io_acc_write_1_bits_mask_51),
		.io_acc_write_1_bits_mask_52(_ex_controller_io_acc_write_1_bits_mask_52),
		.io_acc_write_1_bits_mask_53(_ex_controller_io_acc_write_1_bits_mask_53),
		.io_acc_write_1_bits_mask_54(_ex_controller_io_acc_write_1_bits_mask_54),
		.io_acc_write_1_bits_mask_55(_ex_controller_io_acc_write_1_bits_mask_55),
		.io_acc_write_1_bits_mask_56(_ex_controller_io_acc_write_1_bits_mask_56),
		.io_acc_write_1_bits_mask_57(_ex_controller_io_acc_write_1_bits_mask_57),
		.io_acc_write_1_bits_mask_58(_ex_controller_io_acc_write_1_bits_mask_58),
		.io_acc_write_1_bits_mask_59(_ex_controller_io_acc_write_1_bits_mask_59),
		.io_acc_write_1_bits_mask_60(_ex_controller_io_acc_write_1_bits_mask_60),
		.io_acc_write_1_bits_mask_61(_ex_controller_io_acc_write_1_bits_mask_61),
		.io_acc_write_1_bits_mask_62(_ex_controller_io_acc_write_1_bits_mask_62),
		.io_acc_write_1_bits_mask_63(_ex_controller_io_acc_write_1_bits_mask_63),
		.io_completed_valid(_ex_controller_io_completed_valid),
		.io_completed_bits(_ex_controller_io_completed_bits),
		.io_busy(_ex_controller_io_busy),
		.io_counter_event_signal_24(_ex_controller_io_counter_event_signal_24),
		.io_counter_event_signal_25(_ex_controller_io_counter_event_signal_25),
		.io_counter_event_signal_26(_ex_controller_io_counter_event_signal_26),
		.io_counter_event_signal_27(_ex_controller_io_counter_event_signal_27),
		.io_counter_event_signal_28(_ex_controller_io_counter_event_signal_28),
		.io_counter_event_signal_29(_ex_controller_io_counter_event_signal_29),
		.io_counter_event_signal_30(_ex_controller_io_counter_event_signal_30),
		.io_counter_event_signal_31(_ex_controller_io_counter_event_signal_31),
		.io_counter_event_signal_32(_ex_controller_io_counter_event_signal_32),
		.io_counter_event_signal_33(_ex_controller_io_counter_event_signal_33),
		.io_counter_event_signal_34(_ex_controller_io_counter_event_signal_34),
		.io_counter_event_signal_35(_ex_controller_io_counter_event_signal_35),
		.io_counter_event_signal_36(_ex_controller_io_counter_event_signal_36),
		.io_counter_event_signal_37(_ex_controller_io_counter_event_signal_37)
	);
	Im2Col im2col(
		.clock(clock),
		.reset(reset),
		.io_req_bits_addr_data(_ex_controller_io_im2col_req_bits_addr_data),
		.io_req_bits_ocol(_ex_controller_io_im2col_req_bits_ocol),
		.io_req_bits_krow(_ex_controller_io_im2col_req_bits_krow),
		.io_req_bits_icol(_ex_controller_io_im2col_req_bits_icol),
		.io_req_bits_stride(_ex_controller_io_im2col_req_bits_stride),
		.io_req_bits_row_turn(_ex_controller_io_im2col_req_bits_row_turn),
		.io_req_bits_kdim2(_ex_controller_io_im2col_req_bits_kdim2),
		.io_req_bits_row_left(_ex_controller_io_im2col_req_bits_row_left),
		.io_req_bits_start_inputting(_ex_controller_io_im2col_req_bits_start_inputting),
		.io_resp_bits_a_im2col_0(_im2col_io_resp_bits_a_im2col_0),
		.io_resp_bits_a_im2col_1(_im2col_io_resp_bits_a_im2col_1),
		.io_resp_bits_a_im2col_2(_im2col_io_resp_bits_a_im2col_2),
		.io_resp_bits_a_im2col_3(_im2col_io_resp_bits_a_im2col_3),
		.io_resp_bits_a_im2col_4(_im2col_io_resp_bits_a_im2col_4),
		.io_resp_bits_a_im2col_5(_im2col_io_resp_bits_a_im2col_5),
		.io_resp_bits_a_im2col_6(_im2col_io_resp_bits_a_im2col_6),
		.io_resp_bits_a_im2col_7(_im2col_io_resp_bits_a_im2col_7),
		.io_resp_bits_a_im2col_8(_im2col_io_resp_bits_a_im2col_8),
		.io_resp_bits_a_im2col_9(_im2col_io_resp_bits_a_im2col_9),
		.io_resp_bits_a_im2col_10(_im2col_io_resp_bits_a_im2col_10),
		.io_resp_bits_a_im2col_11(_im2col_io_resp_bits_a_im2col_11),
		.io_resp_bits_a_im2col_12(_im2col_io_resp_bits_a_im2col_12),
		.io_resp_bits_a_im2col_13(_im2col_io_resp_bits_a_im2col_13),
		.io_resp_bits_a_im2col_14(_im2col_io_resp_bits_a_im2col_14),
		.io_resp_bits_a_im2col_15(_im2col_io_resp_bits_a_im2col_15),
		.io_sram_reads_0_req_bits_addr(_im2col_io_sram_reads_0_req_bits_addr),
		.io_sram_reads_0_resp_valid(_spad_io_srams_read_0_resp_valid),
		.io_sram_reads_1_req_bits_addr(_im2col_io_sram_reads_1_req_bits_addr),
		.io_sram_reads_1_resp_valid(_spad_io_srams_read_1_resp_valid),
		.io_sram_reads_2_req_bits_addr(_im2col_io_sram_reads_2_req_bits_addr),
		.io_sram_reads_2_resp_valid(_spad_io_srams_read_2_resp_valid),
		.io_sram_reads_3_req_bits_addr(_im2col_io_sram_reads_3_req_bits_addr),
		.io_sram_reads_3_resp_valid(_spad_io_srams_read_3_resp_valid),
		.io_counter_event_signal_38(_im2col_io_counter_event_signal_38),
		.io_counter_event_signal_39(_im2col_io_counter_event_signal_39),
		.io_counter_event_signal_40(_im2col_io_counter_event_signal_40)
	);
	Arbiter2_ScratchpadReadReq req_arb(
		.io_in_0_ready(_req_arb_io_in_0_ready),
		.io_in_0_valid(_ex_controller_io_srams_read_0_req_valid),
		.io_in_0_bits_addr(_ex_controller_io_srams_read_0_req_bits_addr),
		.io_in_1_bits_addr(_im2col_io_sram_reads_0_req_bits_addr),
		.io_out_ready(_spad_io_srams_read_0_req_ready),
		.io_out_valid(_req_arb_io_out_valid),
		.io_out_bits_addr(_req_arb_io_out_bits_addr)
	);
	Arbiter2_ScratchpadReadReq req_arb_1(
		.io_in_0_ready(_req_arb_1_io_in_0_ready),
		.io_in_0_valid(_ex_controller_io_srams_read_1_req_valid),
		.io_in_0_bits_addr(_ex_controller_io_srams_read_1_req_bits_addr),
		.io_in_1_bits_addr(_im2col_io_sram_reads_1_req_bits_addr),
		.io_out_ready(_spad_io_srams_read_1_req_ready),
		.io_out_valid(_req_arb_1_io_out_valid),
		.io_out_bits_addr(_req_arb_1_io_out_bits_addr)
	);
	Arbiter2_ScratchpadReadReq req_arb_2(
		.io_in_0_ready(_req_arb_2_io_in_0_ready),
		.io_in_0_valid(_ex_controller_io_srams_read_2_req_valid),
		.io_in_0_bits_addr(_ex_controller_io_srams_read_2_req_bits_addr),
		.io_in_1_bits_addr(_im2col_io_sram_reads_2_req_bits_addr),
		.io_out_ready(_spad_io_srams_read_2_req_ready),
		.io_out_valid(_req_arb_2_io_out_valid),
		.io_out_bits_addr(_req_arb_2_io_out_bits_addr)
	);
	Arbiter2_ScratchpadReadReq req_arb_3(
		.io_in_0_ready(_req_arb_3_io_in_0_ready),
		.io_in_0_valid(_ex_controller_io_srams_read_3_req_valid),
		.io_in_0_bits_addr(_ex_controller_io_srams_read_3_req_bits_addr),
		.io_in_1_bits_addr(_im2col_io_sram_reads_3_req_bits_addr),
		.io_out_ready(_spad_io_srams_read_3_req_ready),
		.io_out_valid(_req_arb_3_io_out_valid),
		.io_out_bits_addr(_req_arb_3_io_out_bits_addr)
	);
	Arbiter3_UInt6 reservation_station_completed_arb(
		.io_in_0_valid(_ex_controller_io_completed_valid),
		.io_in_0_bits(_ex_controller_io_completed_bits),
		.io_in_1_ready(_reservation_station_completed_arb_io_in_1_ready),
		.io_in_1_valid(_load_controller_io_completed_valid),
		.io_in_1_bits(_load_controller_io_completed_bits),
		.io_in_2_ready(_reservation_station_completed_arb_io_in_2_ready),
		.io_in_2_valid(_store_controller_io_completed_valid),
		.io_in_2_bits(_store_controller_io_completed_bits),
		.io_out_valid(_reservation_station_completed_arb_io_out_valid),
		.io_out_bits(_reservation_station_completed_arb_io_out_bits)
	);
	assign io_cmd_ready = _raw_cmd_q_io_enq_ready;
	assign io_busy = io_busy_0;
endmodule
