set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
    {{"Slow -2 0.9V 85 Model"} {sawtooth_gen_fpga_2_900mv_85c_slow.vo sawtooth_gen_fpga_2_900mv_85c_v_slow.sdo}}
    {{"Slow -2 0.9V 0 Model"} {sawtooth_gen_fpga_2_900mv_0c_slow.vo sawtooth_gen_fpga_2_900mv_0c_v_slow.sdo}}
    {{"Fast -M 0.9V 0 Model"} {sawtooth_gen_fpga_min_900mv_0c_fast.vo sawtooth_gen_fpga_min_900mv_0c_v_fast.sdo}}
}
