<?xml version="1.0"?>
<regs:peripheral xmlns:regs="http://swtools.freescale.net/XSD/registers/3.0/regsPeripheral.xsd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://swtools.freescale.net/XSD/registers/3.0/regsPeripheral.xsd http://swtools.freescale.net/XSD/registers/3.0/regsPeripheral.xsd">
  <register offset="0" width="32" name="VERID" description="Version ID Register">
    <alias type="CMSIS" value="VERID"/>
    <bit_field offset="0" width="16" name="FEATURE" access="RO" reset_value="0x3" description="Feature Specification Number">
      <alias type="CMSIS" value="RCM_VERID_FEATURE(x)"/>
      <bit_field_value name="VERID_FEATURE_0b0000000000000011" value="0b0000000000000011" description="Standard feature set."/>
    </bit_field>
    <bit_field offset="16" width="8" name="MINOR" access="RO" reset_value="0" description="Minor Version Number">
      <alias type="CMSIS" value="RCM_VERID_MINOR(x)"/>
    </bit_field>
    <bit_field offset="24" width="8" name="MAJOR" access="RO" reset_value="0x3" description="Major Version Number">
      <alias type="CMSIS" value="RCM_VERID_MAJOR(x)"/>
    </bit_field>
  </register>
  <register offset="0x4" width="32" name="PARAM" description="Parameter Register">
    <alias type="CMSIS" value="PARAM"/>
    <bit_field offset="0" width="1" name="EWAKEUP" access="RO" reset_value="0" description="Existence of SRS[WAKEUP] status indication feature">
      <alias type="CMSIS" value="RCM_PARAM_EWAKEUP(x)"/>
      <bit_field_value name="PARAM_EWAKEUP_0b0" value="0b0" description="The feature is not available."/>
      <bit_field_value name="PARAM_EWAKEUP_0b1" value="0b1" description="The feature is available."/>
    </bit_field>
    <bit_field offset="1" width="1" name="ELVD" access="RO" reset_value="0x1" description="Existence of SRS[LVD] status indication feature">
      <alias type="CMSIS" value="RCM_PARAM_ELVD(x)"/>
      <bit_field_value name="PARAM_ELVD_0b0" value="0b0" description="The feature is not available."/>
      <bit_field_value name="PARAM_ELVD_0b1" value="0b1" description="The feature is available."/>
    </bit_field>
    <bit_field offset="2" width="1" name="ELOC" access="RO" reset_value="0x1" description="Existence of SRS[LOC] status indication feature">
      <alias type="CMSIS" value="RCM_PARAM_ELOC(x)"/>
      <bit_field_value name="PARAM_ELOC_0b0" value="0b0" description="The feature is not available."/>
      <bit_field_value name="PARAM_ELOC_0b1" value="0b1" description="The feature is available."/>
    </bit_field>
    <bit_field offset="3" width="1" name="ELOL" access="RO" reset_value="0x1" description="Existence of SRS[LOL] status indication feature">
      <alias type="CMSIS" value="RCM_PARAM_ELOL(x)"/>
      <bit_field_value name="PARAM_ELOL_0b0" value="0b0" description="The feature is not available."/>
      <bit_field_value name="PARAM_ELOL_0b1" value="0b1" description="The feature is available."/>
    </bit_field>
    <bit_field offset="4" width="1" name="ECMU_LOC" access="RO" reset_value="0x1" description="Existence of SRS[CMU_LOC] status indication feature">
      <alias type="CMSIS" value="RCM_PARAM_ECMU_LOC(x)"/>
      <bit_field_value name="PARAM_ECMU_LOC_0b0" value="0b0" description="The feature is not available."/>
      <bit_field_value name="PARAM_ECMU_LOC_0b1" value="0b1" description="The feature is available."/>
    </bit_field>
    <bit_field offset="5" width="1" name="EWDOG" access="RO" reset_value="0x1" description="Existence of SRS[WDOG] status indication feature">
      <alias type="CMSIS" value="RCM_PARAM_EWDOG(x)"/>
      <bit_field_value name="PARAM_EWDOG_0b0" value="0b0" description="The feature is not available."/>
      <bit_field_value name="PARAM_EWDOG_0b1" value="0b1" description="The feature is available."/>
    </bit_field>
    <bit_field offset="6" width="1" name="EPIN" access="RO" reset_value="0x1" description="Existence of SRS[PIN] status indication feature">
      <alias type="CMSIS" value="RCM_PARAM_EPIN(x)"/>
      <bit_field_value name="PARAM_EPIN_0b0" value="0b0" description="The feature is not available."/>
      <bit_field_value name="PARAM_EPIN_0b1" value="0b1" description="The feature is available."/>
    </bit_field>
    <bit_field offset="7" width="1" name="EPOR" access="RO" reset_value="0x1" description="Existence of SRS[POR] status indication feature">
      <alias type="CMSIS" value="RCM_PARAM_EPOR(x)"/>
      <bit_field_value name="PARAM_EPOR_0b0" value="0b0" description="The feature is not available."/>
      <bit_field_value name="PARAM_EPOR_0b1" value="0b1" description="The feature is available."/>
    </bit_field>
    <bit_field offset="8" width="1" name="EJTAG" access="RO" reset_value="0x1" description="Existence of SRS[JTAG] status indication feature">
      <alias type="CMSIS" value="RCM_PARAM_EJTAG(x)"/>
      <bit_field_value name="PARAM_EJTAG_0b0" value="0b0" description="The feature is not available."/>
      <bit_field_value name="PARAM_EJTAG_0b1" value="0b1" description="The feature is available."/>
    </bit_field>
    <bit_field offset="9" width="1" name="ELOCKUP" access="RO" reset_value="0x1" description="Existence of SRS[LOCKUP] status indication feature">
      <alias type="CMSIS" value="RCM_PARAM_ELOCKUP(x)"/>
      <bit_field_value name="PARAM_ELOCKUP_0b0" value="0b0" description="The feature is not available."/>
      <bit_field_value name="PARAM_ELOCKUP_0b1" value="0b1" description="The feature is available."/>
    </bit_field>
    <bit_field offset="10" width="1" name="ESW" access="RO" reset_value="0x1" description="Existence of SRS[SW] status indication feature">
      <alias type="CMSIS" value="RCM_PARAM_ESW(x)"/>
      <bit_field_value name="PARAM_ESW_0b0" value="0b0" description="The feature is not available."/>
      <bit_field_value name="PARAM_ESW_0b1" value="0b1" description="The feature is available."/>
    </bit_field>
    <bit_field offset="11" width="1" name="EMDM_AP" access="RO" reset_value="0x1" description="Existence of SRS[MDM_AP] status indication feature">
      <alias type="CMSIS" value="RCM_PARAM_EMDM_AP(x)"/>
      <bit_field_value name="PARAM_EMDM_AP_0b0" value="0b0" description="The feature is not available."/>
      <bit_field_value name="PARAM_EMDM_AP_0b1" value="0b1" description="The feature is available."/>
    </bit_field>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <bit_field offset="13" width="1" name="ESACKERR" access="RO" reset_value="0x1" description="Existence of SRS[SACKERR] status indication feature">
      <alias type="CMSIS" value="RCM_PARAM_ESACKERR(x)"/>
      <bit_field_value name="PARAM_ESACKERR_0b0" value="0b0" description="The feature is not available."/>
      <bit_field_value name="PARAM_ESACKERR_0b1" value="0b1" description="The feature is available."/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <bit_field offset="15" width="1" name="ETAMPER" access="RO" reset_value="0" description="Existence of SRS[TAMPER] status indication feature">
      <alias type="CMSIS" value="RCM_PARAM_ETAMPER(x)"/>
      <bit_field_value name="PARAM_ETAMPER_0b0" value="0b0" description="The feature is not available."/>
      <bit_field_value name="PARAM_ETAMPER_0b1" value="0b1" description="The feature is available."/>
    </bit_field>
    <bit_field offset="16" width="1" name="ECORE1" access="RO" reset_value="0" description="Existence of SRS[CORE1] status indication feature">
      <alias type="CMSIS" value="RCM_PARAM_ECORE1(x)"/>
      <bit_field_value name="PARAM_ECORE1_0b0" value="0b0" description="The feature is not available."/>
      <bit_field_value name="PARAM_ECORE1_0b1" value="0b1" description="The feature is available."/>
    </bit_field>
    <reserved_bit_field offset="17" width="15" reset_value="0"/>
  </register>
  <register offset="0x8" width="32" name="SRS" description="System Reset Status Register">
    <alias type="CMSIS" value="SRS"/>
    <reserved_bit_field offset="0" width="1" reset_value="0"/>
    <bit_field offset="1" width="1" name="LVD" access="RO" reset_value="0x1" description="Low-Voltage Detect Reset or High-Voltage Detect Reset">
      <alias type="CMSIS" value="RCM_SRS_LVD(x)"/>
      <bit_field_value name="SRS_LVD_0b0" value="0b0" description="Reset not caused by LVD trip, HVD trip or POR"/>
      <bit_field_value name="SRS_LVD_0b1" value="0b1" description="Reset caused by LVD trip, HVD trip or POR"/>
    </bit_field>
    <bit_field offset="2" width="1" name="LOC" access="RO" reset_value="0" description="Loss-of-Clock Reset">
      <alias type="CMSIS" value="RCM_SRS_LOC(x)"/>
      <bit_field_value name="SRS_LOC_0b0" value="0b0" description="Reset not caused by a loss of external clock."/>
      <bit_field_value name="SRS_LOC_0b1" value="0b1" description="Reset caused by a loss of external clock."/>
    </bit_field>
    <bit_field offset="3" width="1" name="LOL" access="RO" reset_value="0" description="Loss-of-Lock Reset">
      <alias type="CMSIS" value="RCM_SRS_LOL(x)"/>
      <bit_field_value name="SRS_LOL_0b0" value="0b0" description="Reset not caused by a loss of lock in the PLL/FLL"/>
      <bit_field_value name="SRS_LOL_0b1" value="0b1" description="Reset caused by a loss of lock in the PLL/FLL"/>
    </bit_field>
    <bit_field offset="4" width="1" name="CMU_LOC" access="RO" reset_value="0" description="CMU Loss-of-Clock Reset">
      <alias type="CMSIS" value="RCM_SRS_CMU_LOC(x)"/>
      <bit_field_value name="SRS_CMU_LOC_0b0" value="0b0" description="Reset not caused by the CMU loss-of-clock circuit."/>
      <bit_field_value name="SRS_CMU_LOC_0b1" value="0b1" description="Reset caused by the CMU loss-of-clock circuit."/>
    </bit_field>
    <bit_field offset="5" width="1" name="WDOG" access="RO" reset_value="0" description="Watchdog">
      <alias type="CMSIS" value="RCM_SRS_WDOG(x)"/>
      <bit_field_value name="SRS_WDOG_0b0" value="0b0" description="Reset not caused by watchdog timeout"/>
      <bit_field_value name="SRS_WDOG_0b1" value="0b1" description="Reset caused by watchdog timeout"/>
    </bit_field>
    <bit_field offset="6" width="1" name="PIN" access="RO" reset_value="0" description="External Reset Pin">
      <alias type="CMSIS" value="RCM_SRS_PIN(x)"/>
      <bit_field_value name="SRS_PIN_0b0" value="0b0" description="Reset not caused by external reset pin"/>
      <bit_field_value name="SRS_PIN_0b1" value="0b1" description="Reset caused by external reset pin"/>
    </bit_field>
    <bit_field offset="7" width="1" name="POR" access="RO" reset_value="0x1" description="Power-On Reset">
      <alias type="CMSIS" value="RCM_SRS_POR(x)"/>
      <bit_field_value name="SRS_POR_0b0" value="0b0" description="Reset not caused by POR"/>
      <bit_field_value name="SRS_POR_0b1" value="0b1" description="Reset caused by POR"/>
    </bit_field>
    <bit_field offset="8" width="1" name="JTAG" access="RO" reset_value="0" description="JTAG generated reset">
      <alias type="CMSIS" value="RCM_SRS_JTAG(x)"/>
      <bit_field_value name="SRS_JTAG_0b0" value="0b0" description="Reset not caused by JTAG"/>
      <bit_field_value name="SRS_JTAG_0b1" value="0b1" description="Reset caused by JTAG"/>
    </bit_field>
    <bit_field offset="9" width="1" name="LOCKUP" access="RO" reset_value="0" description="Core Lockup">
      <alias type="CMSIS" value="RCM_SRS_LOCKUP(x)"/>
      <bit_field_value name="SRS_LOCKUP_0b0" value="0b0" description="Reset not caused by core LOCKUP event"/>
      <bit_field_value name="SRS_LOCKUP_0b1" value="0b1" description="Reset caused by core LOCKUP event"/>
    </bit_field>
    <bit_field offset="10" width="1" name="SW" access="RO" reset_value="0" description="Software">
      <alias type="CMSIS" value="RCM_SRS_SW(x)"/>
      <bit_field_value name="SRS_SW_0b0" value="0b0" description="Reset not caused by software setting of SYSRESETREQ bit"/>
      <bit_field_value name="SRS_SW_0b1" value="0b1" description="Reset caused by software setting of SYSRESETREQ bit"/>
    </bit_field>
    <bit_field offset="11" width="1" name="MDM_AP" access="RO" reset_value="0" description="MDM-AP System Reset Request">
      <alias type="CMSIS" value="RCM_SRS_MDM_AP(x)"/>
      <bit_field_value name="SRS_MDM_AP_0b0" value="0b0" description="Reset was not caused by host debugger system setting of the System Reset Request bit"/>
      <bit_field_value name="SRS_MDM_AP_0b1" value="0b1" description="Reset was caused by host debugger system setting of the System Reset Request bit"/>
    </bit_field>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <bit_field offset="13" width="1" name="SACKERR" access="RO" reset_value="0" description="Stop Acknowledge Error">
      <alias type="CMSIS" value="RCM_SRS_SACKERR(x)"/>
      <bit_field_value name="SRS_SACKERR_0b0" value="0b0" description="Reset not caused by peripheral failure to acknowledge attempt to enter stop mode"/>
      <bit_field_value name="SRS_SACKERR_0b1" value="0b1" description="Reset caused by peripheral failure to acknowledge attempt to enter stop mode"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="15" reset_value="0"/>
  </register>
  <register offset="0xC" width="32" name="RPC" description="Reset Pin Control register">
    <alias type="CMSIS" value="RPC"/>
    <bit_field offset="0" width="2" name="RSTFLTSRW" access="RW" reset_value="0" description="Reset Pin Filter Select in Run and Wait Modes">
      <alias type="CMSIS" value="RCM_RPC_RSTFLTSRW(x)"/>
      <bit_field_value name="RPC_RSTFLTSRW_0b00" value="0b00" description="All filtering disabled"/>
      <bit_field_value name="RPC_RSTFLTSRW_0b01" value="0b01" description="Bus clock filter enabled for normal operation"/>
      <bit_field_value name="RPC_RSTFLTSRW_0b10" value="0b10" description="LPO clock filter enabled for normal operation"/>
      <bit_field_value name="RPC_RSTFLTSRW_0b11" value="0b11" description="Reserved"/>
    </bit_field>
    <bit_field offset="2" width="1" name="RSTFLTSS" access="RW" reset_value="0" description="Reset Pin Filter Select in Stop Mode">
      <alias type="CMSIS" value="RCM_RPC_RSTFLTSS(x)"/>
      <bit_field_value name="RPC_RSTFLTSS_0b0" value="0b0" description="All filtering disabled"/>
      <bit_field_value name="RPC_RSTFLTSS_0b1" value="0b1" description="LPO clock filter enabled"/>
    </bit_field>
    <reserved_bit_field offset="3" width="5" reset_value="0"/>
    <bit_field offset="8" width="5" name="RSTFLTSEL" access="RW" reset_value="0" description="Reset Pin Filter Bus Clock Select">
      <alias type="CMSIS" value="RCM_RPC_RSTFLTSEL(x)"/>
    </bit_field>
    <reserved_bit_field offset="13" width="19" reset_value="0"/>
  </register>
  <register offset="0x18" width="32" name="SSRS" description="Sticky System Reset Status Register">
    <alias type="CMSIS" value="SSRS"/>
    <reserved_bit_field offset="0" width="1" reset_value="0"/>
    <bit_field offset="1" width="1" name="SLVD" access="W1C" reset_value="0x1" description="Sticky Low-Voltage Detect Reset">
      <alias type="CMSIS" value="RCM_SSRS_SLVD(x)"/>
      <bit_field_value name="SSRS_SLVD_0b0" value="0b0" description="Reset not caused by LVD trip or POR"/>
      <bit_field_value name="SSRS_SLVD_0b1" value="0b1" description="Reset caused by LVD trip or POR"/>
    </bit_field>
    <bit_field offset="2" width="1" name="SLOC" access="W1C" reset_value="0" description="Sticky Loss-of-Clock Reset">
      <alias type="CMSIS" value="RCM_SSRS_SLOC(x)"/>
      <bit_field_value name="SSRS_SLOC_0b0" value="0b0" description="Reset not caused by a loss of external clock."/>
      <bit_field_value name="SSRS_SLOC_0b1" value="0b1" description="Reset caused by a loss of external clock."/>
    </bit_field>
    <bit_field offset="3" width="1" name="SLOL" access="W1C" reset_value="0" description="Sticky Loss-of-Lock Reset">
      <alias type="CMSIS" value="RCM_SSRS_SLOL(x)"/>
      <bit_field_value name="SSRS_SLOL_0b0" value="0b0" description="Reset not caused by a loss of lock in the PLL/FLL"/>
      <bit_field_value name="SSRS_SLOL_0b1" value="0b1" description="Reset caused by a loss of lock in the PLL/FLL"/>
    </bit_field>
    <bit_field offset="4" width="1" name="SCMU_LOC" access="W1C" reset_value="0" description="Sticky CMU Loss-of-Clock Reset">
      <alias type="CMSIS" value="RCM_SSRS_SCMU_LOC(x)"/>
      <bit_field_value name="SSRS_SCMU_LOC_0b0" value="0b0" description="Reset not caused by the CMU loss-of-clock circuit."/>
      <bit_field_value name="SSRS_SCMU_LOC_0b1" value="0b1" description="Reset caused by the CMU loss-of-clock circuit."/>
    </bit_field>
    <bit_field offset="5" width="1" name="SWDOG" access="W1C" reset_value="0" description="Sticky Watchdog">
      <alias type="CMSIS" value="RCM_SSRS_SWDOG(x)"/>
      <bit_field_value name="SSRS_SWDOG_0b0" value="0b0" description="Reset not caused by watchdog timeout"/>
      <bit_field_value name="SSRS_SWDOG_0b1" value="0b1" description="Reset caused by watchdog timeout"/>
    </bit_field>
    <bit_field offset="6" width="1" name="SPIN" access="W1C" reset_value="0" description="Sticky External Reset Pin">
      <alias type="CMSIS" value="RCM_SSRS_SPIN(x)"/>
      <bit_field_value name="SSRS_SPIN_0b0" value="0b0" description="Reset not caused by external reset pin"/>
      <bit_field_value name="SSRS_SPIN_0b1" value="0b1" description="Reset caused by external reset pin"/>
    </bit_field>
    <bit_field offset="7" width="1" name="SPOR" access="W1C" reset_value="0x1" description="Sticky Power-On Reset">
      <alias type="CMSIS" value="RCM_SSRS_SPOR(x)"/>
      <bit_field_value name="SSRS_SPOR_0b0" value="0b0" description="Reset not caused by POR"/>
      <bit_field_value name="SSRS_SPOR_0b1" value="0b1" description="Reset caused by POR"/>
    </bit_field>
    <bit_field offset="8" width="1" name="SJTAG" access="W1C" reset_value="0" description="Sticky JTAG generated reset">
      <alias type="CMSIS" value="RCM_SSRS_SJTAG(x)"/>
      <bit_field_value name="SSRS_SJTAG_0b0" value="0b0" description="Reset not caused by JTAG"/>
      <bit_field_value name="SSRS_SJTAG_0b1" value="0b1" description="Reset caused by JTAG"/>
    </bit_field>
    <bit_field offset="9" width="1" name="SLOCKUP" access="W1C" reset_value="0" description="Sticky Core Lockup">
      <alias type="CMSIS" value="RCM_SSRS_SLOCKUP(x)"/>
      <bit_field_value name="SSRS_SLOCKUP_0b0" value="0b0" description="Reset not caused by core LOCKUP event"/>
      <bit_field_value name="SSRS_SLOCKUP_0b1" value="0b1" description="Reset caused by core LOCKUP event"/>
    </bit_field>
    <bit_field offset="10" width="1" name="SSW" access="W1C" reset_value="0" description="Sticky Software">
      <alias type="CMSIS" value="RCM_SSRS_SSW(x)"/>
      <bit_field_value name="SSRS_SSW_0b0" value="0b0" description="Reset not caused by software setting of SYSRESETREQ bit"/>
      <bit_field_value name="SSRS_SSW_0b1" value="0b1" description="Reset caused by software setting of SYSRESETREQ bit"/>
    </bit_field>
    <bit_field offset="11" width="1" name="SMDM_AP" access="W1C" reset_value="0" description="Sticky MDM-AP System Reset Request">
      <alias type="CMSIS" value="RCM_SSRS_SMDM_AP(x)"/>
      <bit_field_value name="SSRS_SMDM_AP_0b0" value="0b0" description="Reset was not caused by host debugger system setting of the System Reset Request bit"/>
      <bit_field_value name="SSRS_SMDM_AP_0b1" value="0b1" description="Reset was caused by host debugger system setting of the System Reset Request bit"/>
    </bit_field>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <bit_field offset="13" width="1" name="SSACKERR" access="W1C" reset_value="0" description="Sticky Stop Acknowledge Error">
      <alias type="CMSIS" value="RCM_SSRS_SSACKERR(x)"/>
      <bit_field_value name="SSRS_SSACKERR_0b0" value="0b0" description="Reset not caused by peripheral failure to acknowledge attempt to enter stop mode"/>
      <bit_field_value name="SSRS_SSACKERR_0b1" value="0b1" description="Reset caused by peripheral failure to acknowledge attempt to enter stop mode"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="15" reset_value="0"/>
  </register>
  <register offset="0x1C" width="32" name="SRIE" description="System Reset Interrupt Enable Register">
    <alias type="CMSIS" value="SRIE"/>
    <bit_field offset="0" width="2" name="DELAY" access="RW" reset_value="0" description="Reset Delay Time">
      <alias type="CMSIS" value="RCM_SRIE_DELAY(x)"/>
      <bit_field_value name="SRIE_DELAY_0b00" value="0b00" description="10 LPO cycles"/>
      <bit_field_value name="SRIE_DELAY_0b01" value="0b01" description="34 LPO cycles"/>
      <bit_field_value name="SRIE_DELAY_0b10" value="0b10" description="130 LPO cycles"/>
      <bit_field_value name="SRIE_DELAY_0b11" value="0b11" description="514 LPO cycles"/>
    </bit_field>
    <bit_field offset="2" width="1" name="LOC" access="RW" reset_value="0" description="Loss-of-Clock Interrupt">
      <alias type="CMSIS" value="RCM_SRIE_LOC(x)"/>
      <bit_field_value name="SRIE_LOC_0b0" value="0b0" description="Interrupt disabled."/>
      <bit_field_value name="SRIE_LOC_0b1" value="0b1" description="Interrupt enabled."/>
    </bit_field>
    <bit_field offset="3" width="1" name="LOL" access="RW" reset_value="0" description="Loss-of-Lock Interrupt">
      <alias type="CMSIS" value="RCM_SRIE_LOL(x)"/>
      <bit_field_value name="SRIE_LOL_0b0" value="0b0" description="Interrupt disabled."/>
      <bit_field_value name="SRIE_LOL_0b1" value="0b1" description="Interrupt enabled."/>
    </bit_field>
    <bit_field offset="4" width="1" name="CMU_LOC" access="RW" reset_value="0" description="CMU Loss-of-Clock Interrupt">
      <alias type="CMSIS" value="RCM_SRIE_CMU_LOC(x)"/>
      <bit_field_value name="SRIE_CMU_LOC_0b0" value="0b0" description="Interrupt disabled."/>
      <bit_field_value name="SRIE_CMU_LOC_0b1" value="0b1" description="Interrupt enabled."/>
    </bit_field>
    <bit_field offset="5" width="1" name="WDOG" access="RW" reset_value="0" description="Watchdog Interrupt">
      <alias type="CMSIS" value="RCM_SRIE_WDOG(x)"/>
      <bit_field_value name="SRIE_WDOG_0b0" value="0b0" description="Interrupt disabled."/>
      <bit_field_value name="SRIE_WDOG_0b1" value="0b1" description="Interrupt enabled."/>
    </bit_field>
    <bit_field offset="6" width="1" name="PIN" access="RW" reset_value="0" description="External Reset Pin Interrupt">
      <alias type="CMSIS" value="RCM_SRIE_PIN(x)"/>
      <bit_field_value name="SRIE_PIN_0b0" value="0b0" description="Reset not caused by external reset pin"/>
      <bit_field_value name="SRIE_PIN_0b1" value="0b1" description="Reset caused by external reset pin"/>
    </bit_field>
    <bit_field offset="7" width="1" name="GIE" access="RW" reset_value="0" description="Global Interrupt Enable">
      <alias type="CMSIS" value="RCM_SRIE_GIE(x)"/>
      <bit_field_value name="SRIE_GIE_0b0" value="0b0" description="All interrupt sources disabled."/>
      <bit_field_value name="SRIE_GIE_0b1" value="0b1" description="All interrupt sources enabled. Note that the individual interrupt-enable bits still need to be set to generate interrupts."/>
    </bit_field>
    <bit_field offset="8" width="1" name="JTAG" access="RW" reset_value="0" description="JTAG generated reset">
      <alias type="CMSIS" value="RCM_SRIE_JTAG(x)"/>
      <bit_field_value name="SRIE_JTAG_0b0" value="0b0" description="Interrupt disabled."/>
      <bit_field_value name="SRIE_JTAG_0b1" value="0b1" description="Interrupt enabled."/>
    </bit_field>
    <bit_field offset="9" width="1" name="LOCKUP" access="RW" reset_value="0" description="Core Lockup Interrupt">
      <alias type="CMSIS" value="RCM_SRIE_LOCKUP(x)"/>
      <bit_field_value name="SRIE_LOCKUP_0b0" value="0b0" description="Interrupt disabled."/>
      <bit_field_value name="SRIE_LOCKUP_0b1" value="0b1" description="Interrupt enabled."/>
    </bit_field>
    <bit_field offset="10" width="1" name="SW" access="RW" reset_value="0" description="Software Interrupt">
      <alias type="CMSIS" value="RCM_SRIE_SW(x)"/>
      <bit_field_value name="SRIE_SW_0b0" value="0b0" description="Interrupt disabled."/>
      <bit_field_value name="SRIE_SW_0b1" value="0b1" description="Interrupt enabled."/>
    </bit_field>
    <bit_field offset="11" width="1" name="MDM_AP" access="RW" reset_value="0" description="MDM-AP System Reset Request">
      <alias type="CMSIS" value="RCM_SRIE_MDM_AP(x)"/>
      <bit_field_value name="SRIE_MDM_AP_0b0" value="0b0" description="Interrupt disabled."/>
      <bit_field_value name="SRIE_MDM_AP_0b1" value="0b1" description="Interrupt enabled."/>
    </bit_field>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <bit_field offset="13" width="1" name="SACKERR" access="RW" reset_value="0" description="Stop Acknowledge Error Interrupt">
      <alias type="CMSIS" value="RCM_SRIE_SACKERR(x)"/>
      <bit_field_value name="SRIE_SACKERR_0b0" value="0b0" description="Interrupt disabled."/>
      <bit_field_value name="SRIE_SACKERR_0b1" value="0b1" description="Interrupt enabled."/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="15" reset_value="0"/>
  </register>
</regs:peripheral>