/wiki/Electronics
/wiki/Computer_language
/wiki/Electronic_circuit
/wiki/Digital_logic
/wiki/Formal_language
/wiki/Electronic_circuit_simulation
/wiki/Logic_synthesis
/wiki/Netlist
/wiki/Place_and_route
/wiki/Mask_set
/wiki/Integrated_circuit
/wiki/Programming_language
/wiki/C_(programming_language)
/wiki/Electronic_design_automation
/wiki/Application-specific_integrated_circuit
/wiki/Microprocessor
/wiki/Programmable_logic_device
/wiki/Moore%27s_law
/wiki/Digital_logic
/wiki/CMOS
/wiki/BJT
/wiki/Register-transfer_level
/wiki/VHDL
/wiki/Verilog
/wiki/Concurrent_programming
/wiki/Concurrency_(computer_science)
/wiki/Programming_language
/wiki/Netlist
/wiki/Computer-aided_design
/wiki/Logic_synthesis
/wiki/Programming_languages
/wiki/Specification_language
/wiki/Modeling_language
/wiki/C%2B%2B
/wiki/Control_flow
/wiki/Data_flow
/wiki/System_Verilog
/wiki/C%2B%2B
/wiki/Logic_simulation
/wiki/Object-oriented_programming
/wiki/Logic_synthesis
/wiki/MOS:JARGON
/wiki/Clock_signal
/wiki/Register_transfer_level
/wiki/Digital_Equipment_Corporation
/wiki/PDP-8
/wiki/Very-large-scale_integration
/wiki/University_of_Kaiserslautern
/wiki/MOS:JARGON
/wiki/Initialism
/wiki/CSELT
/wiki/Programmable_logic_device
/wiki/Finite_state_machine
/wiki/Data_General
/wiki/Data_General_Eclipse_MV/8000
/wiki/Data_I/O
/wiki/Verilog
/wiki/Gateway_Design_Automation
/wiki/Cadence_Design_Systems
/wiki/VHDL
/wiki/VHSIC
/wiki/Ada_(programming_language)
/wiki/Schematic
/wiki/Logic_synthesis
/wiki/Source_files
/wiki/Gate
/wiki/Transistor
/wiki/Mixed-signal_integrated_circuit
/wiki/Test_bench
/wiki/Flowchart
/wiki/State_diagram
/wiki/Perl
/wiki/Macro_(computer_science)
/wiki/Port
/wiki/Short_circuit
/wiki/Field-programmable_gate_array
/wiki/Application-specific_integrated_circuit
/wiki/Gate_array
/wiki/Standard_cell
/wiki/Logic_simulation
/wiki/Functional_verification
/wiki/Test_bench
/wiki/Graphical_user_interface
/wiki/Linux
/wiki/Functional_specification
/wiki/Programmable_logic_device
/wiki/Functional_verification
/wiki/Test_case
/wiki/Electronic_design_automation
/wiki/Property_Specification_Language
/wiki/Formal_verification
/wiki/Solution_space
/wiki/Programming_language
/wiki/Procedural_programming
/wiki/Concurrent_programming
/wiki/Flip-flop_(electronics)
/wiki/Adder_(electronics)
/wiki/Place_and_route
/wiki/Electronic_Design_Interchange_Format
/wiki/JEDEC
/wiki/Microprocessor
/wiki/Application_software
/wiki/General-purpose_programming_language
/wiki/Reconfigurable_system
/wiki/SystemC
/wiki/Embedded_system
/wiki/Black_box
/wiki/Assembly_language
/wiki/High-level_synthesis
/wiki/Cadence_Design_Systems
/wiki/Synopsys
/wiki/SystemC
/wiki/FPGA
/wiki/C_(programming_language)
/wiki/C%2B%2B
/wiki/Catapult_C
/wiki/Mentor_Graphics
/wiki/Impulse_C
/wiki/National_Instruments
/wiki/Dataflow
/wiki/SystemVerilog
/wiki/Handel-C
/wiki/Software_engineer
/wiki/MATLAB
/wiki/Simulink
/wiki/Mathworks
/wiki/Xilinx
/wiki/Field-programmable_analog_array
/wiki/Verilog-AMS
/wiki/VHDL-AMS
/wiki/Verilog
/wiki/VHDL
/wiki/Advanced_Boolean_Expression_Language
/wiki/Altera_Hardware_Description_Language
/wiki/Altera
/wiki/AHPL
/wiki/Bluespec
/wiki/Haskell_(programming_language)
/wiki/Domain-specific_language
/wiki/Verilog
/wiki/Bluespec,_Inc.
/wiki/Scala_(programming_language)
/wiki/Domain-specific_language
/wiki/CoWare
/wiki/ELLA_(programming_language)
/wiki/ESys.net
/wiki/Handel-C
/wiki/Haskell_(programming_language)
/wiki/Join_Java
/wiki/Standard_ML
/wiki/Haskell_(programming_language)
/wiki/Impulse_C
/wiki/JHDL
/wiki/Java_(programming_language)
/wiki/KARL
/wiki/Haskell_(programming_language)
/wiki/Lola_(hardware_description_language)
/wiki/M_(HDL)
/wiki/Mentor_Graphics
/wiki/MyHDL
/wiki/Python_(programming_language)
/wiki/Domain-specific_language
/wiki/PALASM
/wiki/Programmable_Array_Logic
/wiki/Ruby_(programming_language)
/wiki/Ruby_(hardware_description_language)
/wiki/SystemC
/wiki/Digital_hardware
/wiki/SystemVerilog
/wiki/Verilog
/wiki/VHDL
/wiki/VHSIC
/wiki/Printed_circuit_board
/wiki/Specification_language
/wiki/Modeling_language
/wiki/Hardware_verification_language
/wiki/SystemC
/wiki/SystemVerilog
/wiki/Property_Specification_Language
/wiki/OpenVera
/wiki/Bluespec
/wiki/C_to_HDL
/wiki/Flow_to_HDL
/wiki/Rosetta-lang
/wiki/International_Standard_Book_Number
/wiki/International_Standard_Book_Number
/wiki/LCCN
/wiki/CSELT
/wiki/University_of_Kaiserslautern
/wiki/Computer_language
/wiki/Architecture_description_language
/wiki/Knowledge_representation_language
/wiki/Markup_language
/wiki/Modeling_language
/wiki/Programming_language
/wiki/Query_language
/wiki/Specification_language
/wiki/Style_sheet_language
/wiki/Transformation_language
/wiki/List_of_programming_languages_by_type
/wiki/Programmable_logic_device
/wiki/Application-specific_integrated_circuit
/wiki/System_on_a_chip
/wiki/Field-programmable_gate_array
/wiki/Logic_block
/wiki/Complex_programmable_logic_device
/wiki/Erasable_programmable_logic_device
/wiki/Programmable_logic_array
/wiki/Programmable_Array_Logic
/wiki/Generic_array_logic
/wiki/Reconfigurable_computing
/wiki/Xputer
/wiki/Soft_microprocessor
/wiki/Circuit_underutilization
/wiki/Verilog
/wiki/Verilog-A
/wiki/Verilog-AMS
/wiki/VHDL
/wiki/VHDL-AMS
/wiki/VHDL-VITAL
/wiki/SystemVerilog
/wiki/SystemVerilog_DPI
/wiki/SystemC
/wiki/Altera_Hardware_Description_Language
/wiki/Handel-C
/wiki/Property_Specification_Language
/wiki/Unified_Power_Format
/wiki/PALASM
/wiki/Advanced_Boolean_Expression_Language
/wiki/OpenVera
/wiki/C_to_HDL
/wiki/Flow_to_HDL
/wiki/MyHDL
/wiki/JHDL
/wiki/ELLA_(programming_language)
/wiki/Accellera
/wiki/Actel
/wiki/Achronix
/wiki/Advanced_Micro_Devices
/wiki/Aldec
/wiki/Altera
/wiki/Atmel
/wiki/Cadence_Design_Systems
/wiki/Cypress_Semiconductor
/wiki/Duolog
/wiki/Forte_Design_Systems
/wiki/Intel
/wiki/Lattice_Semiconductor
/wiki/National_Semiconductor
/wiki/Mentor_Graphics
/wiki/Microsemi
/wiki/Signetics
/wiki/Synopsys
/wiki/Magma_Design_Automation
/wiki/Virage_Logic
/wiki/Texas_Instruments
/wiki/Tabula_(company)
/wiki/Xilinx
/wiki/ICE_(FPGA)
/wiki/Stratix
/wiki/Virtex_(FPGA)
/wiki/Altera_Quartus
/wiki/Xilinx_ISE
/wiki/Xilinx_Vivado
/wiki/ModelSim
/wiki/Verilog-to-Routing
/wiki/List_of_HDL_simulators
/wiki/ARC_(processor)
/wiki/LEON
/wiki/LatticeMico8
/wiki/MicroBlaze
/wiki/PicoBlaze
/wiki/Nios_embedded_processor
/wiki/Nios_II
/wiki/LatticeMico32
/wiki/OpenCores
/wiki/OpenRISC
/wiki/OpenRISC_1200
/wiki/RISC-V
/wiki/Java_Optimized_Processor
/wiki/Integrated_Authority_File
/wiki/National_Diet_Library
/wiki/Hardware_description_language
/wiki/Hardware_description_language
