Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Jun 21 20:01:48 2017
| Host         : shlab_42-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file lab6_wrapper_timing_summary_routed.rpt -rpx lab6_wrapper_timing_summary_routed.rpx
| Design       : lab6_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.077        0.000                      0                27841        0.027        0.000                      0                27841        4.020        0.000                       0                 13249  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.077        0.000                      0                27841        0.027        0.000                      0                27841        4.020        0.000                       0                 13249  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (required time - arrival time)
  Source:                 lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_5_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.652ns  (logic 3.565ns (36.937%)  route 6.087ns (63.063%))
  Logic Levels:           12  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13249, routed)       1.702     2.996    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y67         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_5_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.456     3.452 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_5_reg[2][6]/Q
                         net (fo=2, routed)           0.997     4.449    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_5_reg[2]__0[6]
    SLICE_X54Y62         LUT3 (Prop_lut3_I0_O)        0.124     4.573 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_48/O
                         net (fo=2, routed)           0.826     5.399    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_48_n_0
    SLICE_X55Y63         LUT4 (Prop_lut4_I3_O)        0.124     5.523 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_52/O
                         net (fo=1, routed)           0.000     5.523    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_52_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.924 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.924    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[11]_i_29_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.146 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[15]_i_31/O[0]
                         net (fo=3, routed)           0.843     6.989    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[15]_i_31_n_7
    SLICE_X61Y55         LUT3 (Prop_lut3_I2_O)        0.299     7.288 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_28/O
                         net (fo=2, routed)           0.590     7.878    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_28_n_0
    SLICE_X59Y55         LUT5 (Prop_lut5_I1_O)        0.124     8.002 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_14/O
                         net (fo=2, routed)           0.494     8.496    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_14_n_0
    SLICE_X60Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.620 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_18/O
                         net (fo=1, routed)           0.000     8.620    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_18_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.170 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.170    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[11]_i_3_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.504 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[15]_i_6/O[1]
                         net (fo=3, routed)           1.037    10.541    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad20_out[13]
    SLICE_X58Y49         LUT4 (Prop_lut4_I2_O)        0.303    10.844 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx[31]_i_11/O
                         net (fo=1, routed)           0.000    10.844    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx[31]_i_11_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.224 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[31]_i_4/CO[3]
                         net (fo=48, routed)          1.300    12.524    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[31]_i_4_n_0
    SLICE_X63Y41         LUT3 (Prop_lut3_I1_O)        0.124    12.648 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx[26]_i_1/O
                         net (fo=1, routed)           0.000    12.648    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx[26]
    SLICE_X63Y41         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13249, routed)       1.555    12.734    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X63Y41         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[26]/C
                         clock pessimism              0.115    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X63Y41         FDRE (Setup_fdre_C_D)        0.029    12.724    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[26]
  -------------------------------------------------------------------
                         required time                         12.724    
                         arrival time                         -12.648    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_5_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.646ns  (logic 3.559ns (36.898%)  route 6.087ns (63.102%))
  Logic Levels:           12  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13249, routed)       1.702     2.996    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y67         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_5_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.456     3.452 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_5_reg[2][6]/Q
                         net (fo=2, routed)           0.997     4.449    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_5_reg[2]__0[6]
    SLICE_X54Y62         LUT3 (Prop_lut3_I0_O)        0.124     4.573 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_48/O
                         net (fo=2, routed)           0.826     5.399    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_48_n_0
    SLICE_X55Y63         LUT4 (Prop_lut4_I3_O)        0.124     5.523 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_52/O
                         net (fo=1, routed)           0.000     5.523    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_52_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.924 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.924    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[11]_i_29_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.146 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[15]_i_31/O[0]
                         net (fo=3, routed)           0.843     6.989    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[15]_i_31_n_7
    SLICE_X61Y55         LUT3 (Prop_lut3_I2_O)        0.299     7.288 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_28/O
                         net (fo=2, routed)           0.590     7.878    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_28_n_0
    SLICE_X59Y55         LUT5 (Prop_lut5_I1_O)        0.124     8.002 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_14/O
                         net (fo=2, routed)           0.494     8.496    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_14_n_0
    SLICE_X60Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.620 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_18/O
                         net (fo=1, routed)           0.000     8.620    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_18_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.170 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.170    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[11]_i_3_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.504 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[15]_i_6/O[1]
                         net (fo=3, routed)           1.037    10.541    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad20_out[13]
    SLICE_X58Y49         LUT4 (Prop_lut4_I2_O)        0.303    10.844 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx[31]_i_11/O
                         net (fo=1, routed)           0.000    10.844    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx[31]_i_11_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.224 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[31]_i_4/CO[3]
                         net (fo=48, routed)          1.300    12.524    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[31]_i_4_n_0
    SLICE_X63Y41         LUT3 (Prop_lut3_I1_O)        0.118    12.642 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx[27]_i_1/O
                         net (fo=1, routed)           0.000    12.642    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx[27]
    SLICE_X63Y41         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13249, routed)       1.555    12.734    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X63Y41         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[27]/C
                         clock pessimism              0.115    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X63Y41         FDRE (Setup_fdre_C_D)        0.075    12.770    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[27]
  -------------------------------------------------------------------
                         required time                         12.770    
                         arrival time                         -12.642    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_5_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.577ns  (logic 3.565ns (37.225%)  route 6.012ns (62.775%))
  Logic Levels:           12  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13249, routed)       1.702     2.996    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y67         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_5_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.456     3.452 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_5_reg[2][6]/Q
                         net (fo=2, routed)           0.997     4.449    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_5_reg[2]__0[6]
    SLICE_X54Y62         LUT3 (Prop_lut3_I0_O)        0.124     4.573 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_48/O
                         net (fo=2, routed)           0.826     5.399    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_48_n_0
    SLICE_X55Y63         LUT4 (Prop_lut4_I3_O)        0.124     5.523 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_52/O
                         net (fo=1, routed)           0.000     5.523    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_52_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.924 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.924    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[11]_i_29_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.146 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[15]_i_31/O[0]
                         net (fo=3, routed)           0.843     6.989    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[15]_i_31_n_7
    SLICE_X61Y55         LUT3 (Prop_lut3_I2_O)        0.299     7.288 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_28/O
                         net (fo=2, routed)           0.590     7.878    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_28_n_0
    SLICE_X59Y55         LUT5 (Prop_lut5_I1_O)        0.124     8.002 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_14/O
                         net (fo=2, routed)           0.494     8.496    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_14_n_0
    SLICE_X60Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.620 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_18/O
                         net (fo=1, routed)           0.000     8.620    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_18_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.170 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.170    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[11]_i_3_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.504 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[15]_i_6/O[1]
                         net (fo=3, routed)           1.037    10.541    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad20_out[13]
    SLICE_X58Y49         LUT4 (Prop_lut4_I2_O)        0.303    10.844 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx[31]_i_11/O
                         net (fo=1, routed)           0.000    10.844    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx[31]_i_11_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.224 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[31]_i_4/CO[3]
                         net (fo=48, routed)          1.225    12.449    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[31]_i_4_n_0
    SLICE_X57Y42         LUT3 (Prop_lut3_I1_O)        0.124    12.573 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx[28]_i_1/O
                         net (fo=1, routed)           0.000    12.573    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx[28]
    SLICE_X57Y42         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13249, routed)       1.553    12.733    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y42         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[28]/C
                         clock pessimism              0.115    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X57Y42         FDRE (Setup_fdre_C_D)        0.031    12.724    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[28]
  -------------------------------------------------------------------
                         required time                         12.724    
                         arrival time                         -12.573    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_5_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.575ns  (logic 3.565ns (37.231%)  route 6.010ns (62.769%))
  Logic Levels:           12  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13249, routed)       1.702     2.996    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y67         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_5_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.456     3.452 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_5_reg[2][6]/Q
                         net (fo=2, routed)           0.997     4.449    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_5_reg[2]__0[6]
    SLICE_X54Y62         LUT3 (Prop_lut3_I0_O)        0.124     4.573 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_48/O
                         net (fo=2, routed)           0.826     5.399    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_48_n_0
    SLICE_X55Y63         LUT4 (Prop_lut4_I3_O)        0.124     5.523 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_52/O
                         net (fo=1, routed)           0.000     5.523    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_52_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.924 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.924    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[11]_i_29_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.146 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[15]_i_31/O[0]
                         net (fo=3, routed)           0.843     6.989    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[15]_i_31_n_7
    SLICE_X61Y55         LUT3 (Prop_lut3_I2_O)        0.299     7.288 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_28/O
                         net (fo=2, routed)           0.590     7.878    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_28_n_0
    SLICE_X59Y55         LUT5 (Prop_lut5_I1_O)        0.124     8.002 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_14/O
                         net (fo=2, routed)           0.494     8.496    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_14_n_0
    SLICE_X60Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.620 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_18/O
                         net (fo=1, routed)           0.000     8.620    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_18_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.170 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.170    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[11]_i_3_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.504 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[15]_i_6/O[1]
                         net (fo=3, routed)           1.037    10.541    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad20_out[13]
    SLICE_X58Y49         LUT4 (Prop_lut4_I2_O)        0.303    10.844 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx[31]_i_11/O
                         net (fo=1, routed)           0.000    10.844    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx[31]_i_11_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.224 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[31]_i_4/CO[3]
                         net (fo=48, routed)          1.223    12.447    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[31]_i_4_n_0
    SLICE_X61Y42         LUT3 (Prop_lut3_I1_O)        0.124    12.571 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx[10]_i_1/O
                         net (fo=1, routed)           0.000    12.571    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx[10]
    SLICE_X61Y42         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13249, routed)       1.555    12.734    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y42         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[10]/C
                         clock pessimism              0.115    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X61Y42         FDRE (Setup_fdre_C_D)        0.029    12.724    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[10]
  -------------------------------------------------------------------
                         required time                         12.724    
                         arrival time                         -12.571    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_5_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.576ns  (logic 3.565ns (37.229%)  route 6.011ns (62.771%))
  Logic Levels:           12  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13249, routed)       1.702     2.996    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y67         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_5_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.456     3.452 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_5_reg[2][6]/Q
                         net (fo=2, routed)           0.997     4.449    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_5_reg[2]__0[6]
    SLICE_X54Y62         LUT3 (Prop_lut3_I0_O)        0.124     4.573 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_48/O
                         net (fo=2, routed)           0.826     5.399    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_48_n_0
    SLICE_X55Y63         LUT4 (Prop_lut4_I3_O)        0.124     5.523 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_52/O
                         net (fo=1, routed)           0.000     5.523    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_52_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.924 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.924    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[11]_i_29_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.146 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[15]_i_31/O[0]
                         net (fo=3, routed)           0.843     6.989    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[15]_i_31_n_7
    SLICE_X61Y55         LUT3 (Prop_lut3_I2_O)        0.299     7.288 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_28/O
                         net (fo=2, routed)           0.590     7.878    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_28_n_0
    SLICE_X59Y55         LUT5 (Prop_lut5_I1_O)        0.124     8.002 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_14/O
                         net (fo=2, routed)           0.494     8.496    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_14_n_0
    SLICE_X60Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.620 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_18/O
                         net (fo=1, routed)           0.000     8.620    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_18_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.170 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.170    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[11]_i_3_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.504 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[15]_i_6/O[1]
                         net (fo=3, routed)           1.037    10.541    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad20_out[13]
    SLICE_X58Y49         LUT4 (Prop_lut4_I2_O)        0.303    10.844 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx[31]_i_11/O
                         net (fo=1, routed)           0.000    10.844    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx[31]_i_11_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.224 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[31]_i_4/CO[3]
                         net (fo=48, routed)          1.224    12.448    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[31]_i_4_n_0
    SLICE_X57Y42         LUT3 (Prop_lut3_I1_O)        0.124    12.572 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx[6]_i_1/O
                         net (fo=1, routed)           0.000    12.572    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx[6]
    SLICE_X57Y42         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13249, routed)       1.553    12.733    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y42         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[6]/C
                         clock pessimism              0.115    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X57Y42         FDRE (Setup_fdre_C_D)        0.032    12.725    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[6]
  -------------------------------------------------------------------
                         required time                         12.725    
                         arrival time                         -12.572    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_5_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.573ns  (logic 3.565ns (37.239%)  route 6.008ns (62.761%))
  Logic Levels:           12  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13249, routed)       1.702     2.996    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y67         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_5_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.456     3.452 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_5_reg[2][6]/Q
                         net (fo=2, routed)           0.997     4.449    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_5_reg[2]__0[6]
    SLICE_X54Y62         LUT3 (Prop_lut3_I0_O)        0.124     4.573 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_48/O
                         net (fo=2, routed)           0.826     5.399    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_48_n_0
    SLICE_X55Y63         LUT4 (Prop_lut4_I3_O)        0.124     5.523 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_52/O
                         net (fo=1, routed)           0.000     5.523    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_52_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.924 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.924    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[11]_i_29_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.146 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[15]_i_31/O[0]
                         net (fo=3, routed)           0.843     6.989    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[15]_i_31_n_7
    SLICE_X61Y55         LUT3 (Prop_lut3_I2_O)        0.299     7.288 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_28/O
                         net (fo=2, routed)           0.590     7.878    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_28_n_0
    SLICE_X59Y55         LUT5 (Prop_lut5_I1_O)        0.124     8.002 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_14/O
                         net (fo=2, routed)           0.494     8.496    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_14_n_0
    SLICE_X60Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.620 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_18/O
                         net (fo=1, routed)           0.000     8.620    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_18_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.170 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.170    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[11]_i_3_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.504 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[15]_i_6/O[1]
                         net (fo=3, routed)           1.037    10.541    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad20_out[13]
    SLICE_X58Y49         LUT4 (Prop_lut4_I2_O)        0.303    10.844 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx[31]_i_11/O
                         net (fo=1, routed)           0.000    10.844    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx[31]_i_11_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.224 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[31]_i_4/CO[3]
                         net (fo=48, routed)          1.221    12.445    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[31]_i_4_n_0
    SLICE_X61Y42         LUT3 (Prop_lut3_I1_O)        0.124    12.569 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx[2]_i_1/O
                         net (fo=1, routed)           0.000    12.569    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx[2]
    SLICE_X61Y42         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13249, routed)       1.555    12.734    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y42         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[2]/C
                         clock pessimism              0.115    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X61Y42         FDRE (Setup_fdre_C_D)        0.031    12.726    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[2]
  -------------------------------------------------------------------
                         required time                         12.726    
                         arrival time                         -12.569    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_5_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.601ns  (logic 3.591ns (37.401%)  route 6.010ns (62.599%))
  Logic Levels:           12  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13249, routed)       1.702     2.996    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y67         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_5_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.456     3.452 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_5_reg[2][6]/Q
                         net (fo=2, routed)           0.997     4.449    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_5_reg[2]__0[6]
    SLICE_X54Y62         LUT3 (Prop_lut3_I0_O)        0.124     4.573 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_48/O
                         net (fo=2, routed)           0.826     5.399    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_48_n_0
    SLICE_X55Y63         LUT4 (Prop_lut4_I3_O)        0.124     5.523 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_52/O
                         net (fo=1, routed)           0.000     5.523    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_52_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.924 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.924    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[11]_i_29_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.146 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[15]_i_31/O[0]
                         net (fo=3, routed)           0.843     6.989    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[15]_i_31_n_7
    SLICE_X61Y55         LUT3 (Prop_lut3_I2_O)        0.299     7.288 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_28/O
                         net (fo=2, routed)           0.590     7.878    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_28_n_0
    SLICE_X59Y55         LUT5 (Prop_lut5_I1_O)        0.124     8.002 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_14/O
                         net (fo=2, routed)           0.494     8.496    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_14_n_0
    SLICE_X60Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.620 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_18/O
                         net (fo=1, routed)           0.000     8.620    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_18_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.170 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.170    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[11]_i_3_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.504 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[15]_i_6/O[1]
                         net (fo=3, routed)           1.037    10.541    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad20_out[13]
    SLICE_X58Y49         LUT4 (Prop_lut4_I2_O)        0.303    10.844 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx[31]_i_11/O
                         net (fo=1, routed)           0.000    10.844    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx[31]_i_11_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.224 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[31]_i_4/CO[3]
                         net (fo=48, routed)          1.223    12.447    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[31]_i_4_n_0
    SLICE_X61Y42         LUT3 (Prop_lut3_I1_O)        0.150    12.597 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx[11]_i_1/O
                         net (fo=1, routed)           0.000    12.597    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx[11]
    SLICE_X61Y42         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13249, routed)       1.555    12.734    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y42         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[11]/C
                         clock pessimism              0.115    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X61Y42         FDRE (Setup_fdre_C_D)        0.075    12.770    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[11]
  -------------------------------------------------------------------
                         required time                         12.770    
                         arrival time                         -12.597    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_5_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.599ns  (logic 3.591ns (37.409%)  route 6.008ns (62.591%))
  Logic Levels:           12  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13249, routed)       1.702     2.996    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y67         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_5_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.456     3.452 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_5_reg[2][6]/Q
                         net (fo=2, routed)           0.997     4.449    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_5_reg[2]__0[6]
    SLICE_X54Y62         LUT3 (Prop_lut3_I0_O)        0.124     4.573 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_48/O
                         net (fo=2, routed)           0.826     5.399    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_48_n_0
    SLICE_X55Y63         LUT4 (Prop_lut4_I3_O)        0.124     5.523 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_52/O
                         net (fo=1, routed)           0.000     5.523    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_52_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.924 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.924    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[11]_i_29_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.146 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[15]_i_31/O[0]
                         net (fo=3, routed)           0.843     6.989    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[15]_i_31_n_7
    SLICE_X61Y55         LUT3 (Prop_lut3_I2_O)        0.299     7.288 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_28/O
                         net (fo=2, routed)           0.590     7.878    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_28_n_0
    SLICE_X59Y55         LUT5 (Prop_lut5_I1_O)        0.124     8.002 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_14/O
                         net (fo=2, routed)           0.494     8.496    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_14_n_0
    SLICE_X60Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.620 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_18/O
                         net (fo=1, routed)           0.000     8.620    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_18_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.170 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.170    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[11]_i_3_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.504 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[15]_i_6/O[1]
                         net (fo=3, routed)           1.037    10.541    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad20_out[13]
    SLICE_X58Y49         LUT4 (Prop_lut4_I2_O)        0.303    10.844 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx[31]_i_11/O
                         net (fo=1, routed)           0.000    10.844    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx[31]_i_11_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.224 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[31]_i_4/CO[3]
                         net (fo=48, routed)          1.221    12.445    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[31]_i_4_n_0
    SLICE_X61Y42         LUT3 (Prop_lut3_I1_O)        0.150    12.595 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx[3]_i_1/O
                         net (fo=1, routed)           0.000    12.595    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx[3]
    SLICE_X61Y42         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13249, routed)       1.555    12.734    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y42         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[3]/C
                         clock pessimism              0.115    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X61Y42         FDRE (Setup_fdre_C_D)        0.075    12.770    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[3]
  -------------------------------------------------------------------
                         required time                         12.770    
                         arrival time                         -12.595    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_5_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.546ns  (logic 3.565ns (37.346%)  route 5.981ns (62.654%))
  Logic Levels:           12  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13249, routed)       1.702     2.996    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y67         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_5_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.456     3.452 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_5_reg[2][6]/Q
                         net (fo=2, routed)           0.997     4.449    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_5_reg[2]__0[6]
    SLICE_X54Y62         LUT3 (Prop_lut3_I0_O)        0.124     4.573 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_48/O
                         net (fo=2, routed)           0.826     5.399    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_48_n_0
    SLICE_X55Y63         LUT4 (Prop_lut4_I3_O)        0.124     5.523 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_52/O
                         net (fo=1, routed)           0.000     5.523    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_52_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.924 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.924    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[11]_i_29_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.146 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[15]_i_31/O[0]
                         net (fo=3, routed)           0.843     6.989    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[15]_i_31_n_7
    SLICE_X61Y55         LUT3 (Prop_lut3_I2_O)        0.299     7.288 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_28/O
                         net (fo=2, routed)           0.590     7.878    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_28_n_0
    SLICE_X59Y55         LUT5 (Prop_lut5_I1_O)        0.124     8.002 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_14/O
                         net (fo=2, routed)           0.494     8.496    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_14_n_0
    SLICE_X60Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.620 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_18/O
                         net (fo=1, routed)           0.000     8.620    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_18_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.170 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.170    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[11]_i_3_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.504 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[15]_i_6/O[1]
                         net (fo=3, routed)           1.037    10.541    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad20_out[13]
    SLICE_X58Y49         LUT4 (Prop_lut4_I2_O)        0.303    10.844 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx[31]_i_11/O
                         net (fo=1, routed)           0.000    10.844    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx[31]_i_11_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.224 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[31]_i_4/CO[3]
                         net (fo=48, routed)          1.194    12.418    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[31]_i_4_n_0
    SLICE_X56Y44         LUT3 (Prop_lut3_I1_O)        0.124    12.542 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx[24]_i_1/O
                         net (fo=1, routed)           0.000    12.542    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx[24]
    SLICE_X56Y44         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13249, routed)       1.554    12.733    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y44         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[24]/C
                         clock pessimism              0.115    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X56Y44         FDRE (Setup_fdre_C_D)        0.031    12.725    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[24]
  -------------------------------------------------------------------
                         required time                         12.725    
                         arrival time                         -12.542    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_5_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.542ns  (logic 3.565ns (37.361%)  route 5.977ns (62.639%))
  Logic Levels:           12  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13249, routed)       1.702     2.996    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y67         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_5_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.456     3.452 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_5_reg[2][6]/Q
                         net (fo=2, routed)           0.997     4.449    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_5_reg[2]__0[6]
    SLICE_X54Y62         LUT3 (Prop_lut3_I0_O)        0.124     4.573 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_48/O
                         net (fo=2, routed)           0.826     5.399    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_48_n_0
    SLICE_X55Y63         LUT4 (Prop_lut4_I3_O)        0.124     5.523 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_52/O
                         net (fo=1, routed)           0.000     5.523    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_52_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.924 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.924    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[11]_i_29_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.146 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[15]_i_31/O[0]
                         net (fo=3, routed)           0.843     6.989    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[15]_i_31_n_7
    SLICE_X61Y55         LUT3 (Prop_lut3_I2_O)        0.299     7.288 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_28/O
                         net (fo=2, routed)           0.590     7.878    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_28_n_0
    SLICE_X59Y55         LUT5 (Prop_lut5_I1_O)        0.124     8.002 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_14/O
                         net (fo=2, routed)           0.494     8.496    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_14_n_0
    SLICE_X60Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.620 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_18/O
                         net (fo=1, routed)           0.000     8.620    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad[11]_i_18_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.170 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.170    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[11]_i_3_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.504 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad_reg[15]_i_6/O[1]
                         net (fo=3, routed)           1.037    10.541    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sad20_out[13]
    SLICE_X58Y49         LUT4 (Prop_lut4_I2_O)        0.303    10.844 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx[31]_i_11/O
                         net (fo=1, routed)           0.000    10.844    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx[31]_i_11_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.224 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[31]_i_4/CO[3]
                         net (fo=48, routed)          1.190    12.414    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[31]_i_4_n_0
    SLICE_X56Y45         LUT3 (Prop_lut3_I1_O)        0.124    12.538 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx[0]_i_1/O
                         net (fo=1, routed)           0.000    12.538    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx[0]
    SLICE_X56Y45         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13249, routed)       1.554    12.733    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y45         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[0]/C
                         clock pessimism              0.115    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X56Y45         FDRE (Setup_fdre_C_D)        0.029    12.723    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/tmpx_reg[0]
  -------------------------------------------------------------------
                         required time                         12.723    
                         arrival time                         -12.538    
  -------------------------------------------------------------------
                         slack                                  0.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/abs_diff_reg[49][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2_reg[12][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.256ns (60.951%)  route 0.164ns (39.049%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13249, routed)       0.543     0.879    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y73         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/abs_diff_reg[49][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/abs_diff_reg[49][7]/Q
                         net (fo=2, routed)           0.164     1.184    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/abs_diff_reg[49]__0[7]
    SLICE_X50Y72         LUT5 (Prop_lut5_I3_O)        0.045     1.229 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2[12][9]_i_3/O
                         net (fo=1, routed)           0.000     1.229    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2[12][9]_i_3_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.299 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2_reg[12][9]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.299    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/p_102_in51_out[8]
    SLICE_X50Y72         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2_reg[12][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13249, routed)       0.807     1.173    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y72         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2_reg[12][8]/C
                         clock pessimism             -0.035     1.138    
    SLICE_X50Y72         FDRE (Hold_fdre_C_D)         0.134     1.272    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2_reg[12][8]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/abs_diff_reg[49][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2_reg[12][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.256ns (60.836%)  route 0.165ns (39.164%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13249, routed)       0.545     0.881    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y72         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/abs_diff_reg[49][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/abs_diff_reg[49][3]/Q
                         net (fo=3, routed)           0.165     1.186    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/abs_diff_reg[49]__0[3]
    SLICE_X50Y71         LUT6 (Prop_lut6_I4_O)        0.045     1.231 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2[12][7]_i_9/O
                         net (fo=1, routed)           0.000     1.231    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2[12][7]_i_9_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.301 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2_reg[12][7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.301    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/p_102_in51_out[4]
    SLICE_X50Y71         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2_reg[12][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13249, routed)       0.808     1.174    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y71         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2_reg[12][4]/C
                         clock pessimism             -0.035     1.139    
    SLICE_X50Y71         FDRE (Hold_fdre_C_D)         0.134     1.273    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2_reg[12][4]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/abs_diff1_reg[194][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2_1_reg[48][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.256ns (60.702%)  route 0.166ns (39.298%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13249, routed)       0.592     0.928    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y49         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/abs_diff1_reg[194][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/abs_diff1_reg[194][7]/Q
                         net (fo=2, routed)           0.166     1.234    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/abs_diff1_reg[194]__0[7]
    SLICE_X26Y50         LUT5 (Prop_lut5_I2_O)        0.045     1.279 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2_1[48][9]_i_3/O
                         net (fo=1, routed)           0.000     1.279    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2_1[48][9]_i_3_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.349 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2_1_reg[48][9]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.349    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/p_30_in[8]
    SLICE_X26Y50         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2_1_reg[48][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13249, routed)       0.844     1.210    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y50         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2_1_reg[48][8]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.134     1.314    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2_1_reg[48][8]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/abs_diff_reg[17][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2_reg[4][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.256ns (61.787%)  route 0.158ns (38.213%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13249, routed)       0.549     0.885    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y62         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/abs_diff_reg[17][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/abs_diff_reg[17][3]/Q
                         net (fo=3, routed)           0.158     1.184    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/abs_diff_reg[17]__0[3]
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.045     1.229 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2[4][7]_i_9/O
                         net (fo=1, routed)           0.000     1.229    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2[4][7]_i_9_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.299 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2_reg[4][7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.299    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/p_118_in59_out[4]
    SLICE_X49Y61         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13249, routed)       0.822     1.188    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y61         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2_reg[4][4]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X49Y61         FDRE (Hold_fdre_C_D)         0.105     1.258    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2_reg[4][4]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/prev_pixel_reg[2][46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/prev_pixel_reg[1][46]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.384%)  route 0.215ns (53.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13249, routed)       0.613     0.949    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X93Y47         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/prev_pixel_reg[2][46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y47         FDRE (Prop_fdre_C_Q)         0.141     1.090 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/prev_pixel_reg[2][46]/Q
                         net (fo=5, routed)           0.215     1.304    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sa_bank/prev_pixel_reg[2][127]_0[46]
    SLICE_X93Y51         LUT5 (Prop_lut5_I0_O)        0.045     1.349 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sa_bank/prev_pixel[1][46]_i_1/O
                         net (fo=1, routed)           0.000     1.349    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sa_bank_n_2651
    SLICE_X93Y51         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/prev_pixel_reg[1][46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13249, routed)       0.877     1.243    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X93Y51         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/prev_pixel_reg[1][46]/C
                         clock pessimism             -0.030     1.213    
    SLICE_X93Y51         FDRE (Hold_fdre_C_D)         0.091     1.304    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/prev_pixel_reg[1][46]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/abs_diff1_reg[192][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2_1_reg[48][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.340ns (78.534%)  route 0.093ns (21.466%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13249, routed)       0.592     0.928    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y49         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/abs_diff1_reg[192][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/abs_diff1_reg[192][7]/Q
                         net (fo=3, routed)           0.092     1.161    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/abs_diff1_reg[192]__0[7]
    SLICE_X26Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.206 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2_1[48][7]_i_6/O
                         net (fo=1, routed)           0.000     1.206    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2_1[48][7]_i_6_n_0
    SLICE_X26Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.315 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2_1_reg[48][7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.315    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2_1_reg[48][7]_i_1_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.360 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2_1_reg[48][9]_i_1/CO[1]
                         net (fo=1, routed)           0.000     1.360    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/p_30_in[9]
    SLICE_X26Y50         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2_1_reg[48][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13249, routed)       0.844     1.210    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y50         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2_1_reg[48][9]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.129     1.309    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2_1_reg[48][9]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/abs_diff1_reg[152][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2_1_reg[38][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.251ns (55.851%)  route 0.198ns (44.149%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13249, routed)       0.559     0.895    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y38         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/abs_diff1_reg[152][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/abs_diff1_reg[152][1]/Q
                         net (fo=2, routed)           0.198     1.234    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/abs_diff1_reg[152]__0[1]
    SLICE_X50Y41         LUT6 (Prop_lut6_I5_O)        0.045     1.279 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2_1[38][3]_i_6/O
                         net (fo=1, routed)           0.000     1.279    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2_1[38][3]_i_6_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.344 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2_1_reg[38][3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.344    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/p_50_in[2]
    SLICE_X50Y41         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2_1_reg[38][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13249, routed)       0.824     1.190    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y41         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2_1_reg[38][2]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X50Y41         FDRE (Hold_fdre_C_D)         0.134     1.289    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2_1_reg[38][2]
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/abs_diff_reg[19][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.274ns (63.605%)  route 0.157ns (36.395%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13249, routed)       0.550     0.886    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y61         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/abs_diff_reg[19][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/abs_diff_reg[19][0]/Q
                         net (fo=2, routed)           0.157     1.206    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/abs_diff_reg[19]__0[0]
    SLICE_X49Y60         LUT4 (Prop_lut4_I3_O)        0.045     1.251 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2[4][3]_i_7/O
                         net (fo=1, routed)           0.000     1.251    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2[4][3]_i_7_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.316 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2_reg[4][3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.316    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/p_118_in59_out[1]
    SLICE_X49Y60         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13249, routed)       0.822     1.188    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y60         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2_reg[4][1]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X49Y60         FDRE (Hold_fdre_C_D)         0.105     1.258    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/slv_reg5_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sa_bank/RAM_reg_4/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.049%)  route 0.267ns (61.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13249, routed)       0.557     0.893    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y16         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/slv_reg5_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/slv_reg5_reg[9]/Q
                         net (fo=2, routed)           0.267     1.324    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sa_bank/data_in[41]
    RAMB18_X2Y7          RAMB18E1                                     r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sa_bank/RAM_reg_4/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13249, routed)       0.865     1.231    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sa_bank/s00_axi_aclk
    RAMB18_X2Y7          RAMB18E1                                     r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sa_bank/RAM_reg_4/CLKBWRCLK
                         clock pessimism             -0.263     0.968    
    RAMB18_X2Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                      0.296     1.264    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sa_bank/RAM_reg_4
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/abs_diff_reg[248][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2_reg[62][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.251ns (55.728%)  route 0.199ns (44.272%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13249, routed)       0.556     0.892    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y32         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/abs_diff_reg[248][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y32         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/abs_diff_reg[248][1]/Q
                         net (fo=2, routed)           0.199     1.232    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/abs_diff_reg[248]__0[1]
    SLICE_X50Y32         LUT6 (Prop_lut6_I5_O)        0.045     1.277 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2[62][3]_i_6/O
                         net (fo=1, routed)           0.000     1.277    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2[62][3]_i_6_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.342 r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2_reg[62][3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.342    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/p_2_in1_out[2]
    SLICE_X50Y32         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2_reg[62][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13249, routed)       0.817     1.183    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y32         FDRE                                         r  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2_reg[62][2]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X50Y32         FDRE (Hold_fdre_C_D)         0.134     1.282    lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/reg_partial_sum_2_reg[62][2]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lab6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y8   lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sa_bank/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y8   lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sa_bank/RAM_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y6   lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sa_bank/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y6   lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sa_bank/RAM_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y8   lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sa_bank/RAM_reg_10/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y8   lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sa_bank/RAM_reg_10/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y13  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sa_bank/RAM_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y13  lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sa_bank/RAM_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y9   lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sa_bank/RAM_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y9   lab6_i/me_match_0/inst/me_match_v1_0_S00_AXI_inst/sa_bank/RAM_reg_3/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y79  lab6_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y89  lab6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y90  lab6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y90  lab6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y90  lab6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y89  lab6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91  lab6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91  lab6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y92  lab6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y92  lab6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y84  lab6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y84  lab6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y85  lab6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y84  lab6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y84  lab6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y90  lab6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y90  lab6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y85  lab6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y90  lab6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y90  lab6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK



