{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715228280545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715228280552 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 09 12:18:00 2024 " "Processing started: Thu May 09 12:18:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715228280552 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715228280552 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off gsq_1783_6_0 -c gsq_1783_6_0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off gsq_1783_6_0 -c gsq_1783_6_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715228280552 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715228280936 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715228280936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gsq_1783_6_0.v 1 1 " "Found 1 design units, including 1 entities, in source file gsq_1783_6_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 gsq_1783_6_0 " "Found entity 1: gsq_1783_6_0" {  } { { "gsq_1783_6_0.v" "" { Text "C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/gsq_1783_6_0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715228289610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715228289610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gsq_1783_6_1.v 1 1 " "Found 1 design units, including 1 entities, in source file gsq_1783_6_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 gsq_1783_6_1 " "Found entity 1: gsq_1783_6_1" {  } { { "gsq_1783_6_1.v" "" { Text "C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/gsq_1783_6_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715228289612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715228289612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gsq_1783_6_2.v 1 1 " "Found 1 design units, including 1 entities, in source file gsq_1783_6_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 gsq_1783_6_2 " "Found entity 1: gsq_1783_6_2" {  } { { "gsq_1783_6_2.v" "" { Text "C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/gsq_1783_6_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715228289615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715228289615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gsq_1783_6_3.v 1 1 " "Found 1 design units, including 1 entities, in source file gsq_1783_6_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 gsq_1783_6_3 " "Found entity 1: gsq_1783_6_3" {  } { { "gsq_1783_6_3.v" "" { Text "C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/gsq_1783_6_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715228289618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715228289618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gsq_1783_6_4.v 1 1 " "Found 1 design units, including 1 entities, in source file gsq_1783_6_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 gsq_1783_6_4 " "Found entity 1: gsq_1783_6_4" {  } { { "gsq_1783_6_4.v" "" { Text "C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/gsq_1783_6_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715228289620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715228289620 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "gsq_1783_6_5.v(10) " "Verilog HDL warning at gsq_1783_6_5.v(10): extended using \"x\" or \"z\"" {  } { { "gsq_1783_6_5.v" "" { Text "C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/gsq_1783_6_5.v" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1715228289623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gsq_1783_6_5.v 1 1 " "Found 1 design units, including 1 entities, in source file gsq_1783_6_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 gsq_1783_6_5 " "Found entity 1: gsq_1783_6_5" {  } { { "gsq_1783_6_5.v" "" { Text "C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/gsq_1783_6_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715228289623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715228289623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_gsq_1783_6_0.v 1 1 " "Found 1 design units, including 1 entities, in source file test_gsq_1783_6_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 gsq_1783_6_0_vlg_tst " "Found entity 1: gsq_1783_6_0_vlg_tst" {  } { { "test_gsq_1783_6_0.v" "" { Text "C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/test_gsq_1783_6_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715228289625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715228289625 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "gsq_1783_6_0 " "Elaborating entity \"gsq_1783_6_0\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715228289645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gsq_1783_6_1 gsq_1783_6_1:a " "Elaborating entity \"gsq_1783_6_1\" for hierarchy \"gsq_1783_6_1:a\"" {  } { { "gsq_1783_6_0.v" "a" { Text "C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/gsq_1783_6_0.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715228289648 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 gsq_1783_6_1.v(19) " "Verilog HDL assignment warning at gsq_1783_6_1.v(19): truncated value with size 32 to match size of target (15)" {  } { { "gsq_1783_6_1.v" "" { Text "C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/gsq_1783_6_1.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715228289649 "|gsq_1783_6_0|gsq_1783_6_1:a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gsq_1783_6_2 gsq_1783_6_2:b " "Elaborating entity \"gsq_1783_6_2\" for hierarchy \"gsq_1783_6_2:b\"" {  } { { "gsq_1783_6_0.v" "b" { Text "C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/gsq_1783_6_0.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715228289649 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 gsq_1783_6_2.v(19) " "Verilog HDL assignment warning at gsq_1783_6_2.v(19): truncated value with size 32 to match size of target (2)" {  } { { "gsq_1783_6_2.v" "" { Text "C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/gsq_1783_6_2.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715228289650 "|gsq_1783_6_0|gsq_1783_6_2:b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gsq_1783_6_3 gsq_1783_6_3:c " "Elaborating entity \"gsq_1783_6_3\" for hierarchy \"gsq_1783_6_3:c\"" {  } { { "gsq_1783_6_0.v" "c" { Text "C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/gsq_1783_6_0.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715228289651 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "gsq_1783_6_3.v(6) " "Verilog HDL Case Statement warning at gsq_1783_6_3.v(6): incomplete case statement has no default case item" {  } { { "gsq_1783_6_3.v" "" { Text "C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/gsq_1783_6_3.v" 6 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1715228289651 "|gsq_1783_6_0|gsq_1783_6_3:c"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data gsq_1783_6_3.v(4) " "Verilog HDL Always Construct warning at gsq_1783_6_3.v(4): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "gsq_1783_6_3.v" "" { Text "C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/gsq_1783_6_3.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715228289651 "|gsq_1783_6_0|gsq_1783_6_3:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] gsq_1783_6_3.v(4) " "Inferred latch for \"data\[0\]\" at gsq_1783_6_3.v(4)" {  } { { "gsq_1783_6_3.v" "" { Text "C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/gsq_1783_6_3.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715228289651 "|gsq_1783_6_0|gsq_1783_6_3:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] gsq_1783_6_3.v(4) " "Inferred latch for \"data\[1\]\" at gsq_1783_6_3.v(4)" {  } { { "gsq_1783_6_3.v" "" { Text "C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/gsq_1783_6_3.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715228289651 "|gsq_1783_6_0|gsq_1783_6_3:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] gsq_1783_6_3.v(4) " "Inferred latch for \"data\[2\]\" at gsq_1783_6_3.v(4)" {  } { { "gsq_1783_6_3.v" "" { Text "C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/gsq_1783_6_3.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715228289651 "|gsq_1783_6_0|gsq_1783_6_3:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] gsq_1783_6_3.v(4) " "Inferred latch for \"data\[3\]\" at gsq_1783_6_3.v(4)" {  } { { "gsq_1783_6_3.v" "" { Text "C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/gsq_1783_6_3.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715228289651 "|gsq_1783_6_0|gsq_1783_6_3:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gsq_1783_6_5 gsq_1783_6_5:e " "Elaborating entity \"gsq_1783_6_5\" for hierarchy \"gsq_1783_6_5:e\"" {  } { { "gsq_1783_6_0.v" "e" { Text "C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/gsq_1783_6_0.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715228289652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gsq_1783_6_4 gsq_1783_6_4:d " "Elaborating entity \"gsq_1783_6_4\" for hierarchy \"gsq_1783_6_4:d\"" {  } { { "gsq_1783_6_0.v" "d" { Text "C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/gsq_1783_6_0.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715228289653 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gsq_1783_6_3:c\|data\[2\] gsq_1783_6_3:c\|data\[0\] " "Duplicate LATCH primitive \"gsq_1783_6_3:c\|data\[2\]\" merged with LATCH primitive \"gsq_1783_6_3:c\|data\[0\]\"" {  } { { "gsq_1783_6_3.v" "" { Text "C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/gsq_1783_6_3.v" 4 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1715228289886 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1715228289886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gsq_1783_6_3:c\|data\[0\] " "Latch gsq_1783_6_3:c\|data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gsq_1783_6_2:b\|SEL\[1\] " "Ports D and ENA on the latch are fed by the same signal gsq_1783_6_2:b\|SEL\[1\]" {  } { { "gsq_1783_6_2.v" "" { Text "C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/gsq_1783_6_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715228289886 ""}  } { { "gsq_1783_6_3.v" "" { Text "C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/gsq_1783_6_3.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715228289886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gsq_1783_6_3:c\|data\[1\] " "Latch gsq_1783_6_3:c\|data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gsq_1783_6_2:b\|SEL\[1\] " "Ports D and ENA on the latch are fed by the same signal gsq_1783_6_2:b\|SEL\[1\]" {  } { { "gsq_1783_6_2.v" "" { Text "C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/gsq_1783_6_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715228289886 ""}  } { { "gsq_1783_6_3.v" "" { Text "C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/gsq_1783_6_3.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715228289886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gsq_1783_6_3:c\|data\[3\] " "Latch gsq_1783_6_3:c\|data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gsq_1783_6_2:b\|SEL\[1\] " "Ports D and ENA on the latch are fed by the same signal gsq_1783_6_2:b\|SEL\[1\]" {  } { { "gsq_1783_6_2.v" "" { Text "C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/gsq_1783_6_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715228289886 ""}  } { { "gsq_1783_6_3.v" "" { Text "C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/gsq_1783_6_3.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715228289886 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DIG\[3\] GND " "Pin \"DIG\[3\]\" is stuck at GND" {  } { { "gsq_1783_6_0.v" "" { Text "C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/gsq_1783_6_0.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715228289892 "|gsq_1783_6_0|DIG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG\[4\] GND " "Pin \"DIG\[4\]\" is stuck at GND" {  } { { "gsq_1783_6_0.v" "" { Text "C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/gsq_1783_6_0.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715228289892 "|gsq_1783_6_0|DIG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG\[5\] GND " "Pin \"DIG\[5\]\" is stuck at GND" {  } { { "gsq_1783_6_0.v" "" { Text "C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/gsq_1783_6_0.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715228289892 "|gsq_1783_6_0|DIG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG\[6\] GND " "Pin \"DIG\[6\]\" is stuck at GND" {  } { { "gsq_1783_6_0.v" "" { Text "C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/gsq_1783_6_0.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715228289892 "|gsq_1783_6_0|DIG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG\[7\] GND " "Pin \"DIG\[7\]\" is stuck at GND" {  } { { "gsq_1783_6_0.v" "" { Text "C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/gsq_1783_6_0.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715228289892 "|gsq_1783_6_0|DIG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1715228289892 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715228289934 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/output_files/gsq_1783_6_0.map.smsg " "Generated suppressed messages file C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/output_files/gsq_1783_6_0.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715228290146 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715228290216 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715228290216 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "65 " "Implemented 65 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715228290249 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715228290249 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715228290249 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715228290249 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715228290261 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 09 12:18:10 2024 " "Processing ended: Thu May 09 12:18:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715228290261 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715228290261 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715228290261 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715228290261 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1715228291406 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715228291414 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 09 12:18:11 2024 " "Processing started: Thu May 09 12:18:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715228291414 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1715228291414 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off gsq_1783_6_0 -c gsq_1783_6_0 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off gsq_1783_6_0 -c gsq_1783_6_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1715228291414 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1715228291529 ""}
{ "Info" "0" "" "Project  = gsq_1783_6_0" {  } {  } 0 0 "Project  = gsq_1783_6_0" 0 0 "Fitter" 0 0 1715228291529 ""}
{ "Info" "0" "" "Revision = gsq_1783_6_0" {  } {  } 0 0 "Revision = gsq_1783_6_0" 0 0 "Fitter" 0 0 1715228291529 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1715228291568 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1715228291568 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "gsq_1783_6_0 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"gsq_1783_6_0\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1715228291573 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715228291606 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715228291606 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1715228291677 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1715228291682 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715228291869 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715228291869 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715228291869 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1715228291869 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715228291870 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715228291870 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715228291870 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715228291870 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715228291870 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1715228291870 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1715228291872 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "23 23 " "No exact pin location assignment(s) for 23 pins of 23 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1715228292001 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1715228292106 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "gsq_1783_6_0.sdc " "Synopsys Design Constraints File file not found: 'gsq_1783_6_0.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1715228292106 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1715228292106 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1715228292107 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1715228292108 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1715228292108 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_in~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk_in~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1715228292115 ""}  } { { "gsq_1783_6_0.v" "" { Text "C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/gsq_1783_6_0.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715228292115 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "gsq_1783_6_1:a\|clk_1khz  " "Automatically promoted node gsq_1783_6_1:a\|clk_1khz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1715228292115 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gsq_1783_6_2:b\|SEL\[1\] " "Destination node gsq_1783_6_2:b\|SEL\[1\]" {  } { { "gsq_1783_6_2.v" "" { Text "C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/gsq_1783_6_2.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715228292115 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gsq_1783_6_1:a\|clk_1khz~0 " "Destination node gsq_1783_6_1:a\|clk_1khz~0" {  } { { "gsq_1783_6_1.v" "" { Text "C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/gsq_1783_6_1.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715228292115 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1khz~output " "Destination node clk_1khz~output" {  } { { "gsq_1783_6_0.v" "" { Text "C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/gsq_1783_6_0.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715228292115 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1715228292115 ""}  } { { "gsq_1783_6_1.v" "" { Text "C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/gsq_1783_6_1.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715228292115 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "gsq_1783_6_3:c\|Mux3~0  " "Automatically promoted node gsq_1783_6_3:c\|Mux3~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1715228292116 ""}  } { { "gsq_1783_6_3.v" "" { Text "C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/gsq_1783_6_3.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715228292116 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1715228292242 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1715228292242 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1715228292242 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715228292243 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715228292243 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1715228292243 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1715228292243 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1715228292243 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1715228292243 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1715228292243 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1715228292243 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "22 unused 2.5V 0 22 0 " "Number of I/O pins in group: 22 (unused VREF, 2.5V VCCIO, 0 input, 22 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1715228292244 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1715228292244 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1715228292244 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1715228292245 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1715228292245 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1715228292245 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1715228292245 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1715228292245 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1715228292245 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1715228292245 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1715228292245 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1715228292245 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1715228292245 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715228292252 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1715228292256 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1715228292529 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715228292547 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1715228292554 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1715228292898 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715228292898 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1715228293031 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1715228293282 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1715228293282 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1715228293400 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1715228293400 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715228293403 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.07 " "Total time spent on timing analysis during the Fitter is 0.07 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1715228293483 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715228293486 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715228293571 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715228293571 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715228293668 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715228293904 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/output_files/gsq_1783_6_0.fit.smsg " "Generated suppressed messages file C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/output_files/gsq_1783_6_0.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1715228294039 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5483 " "Peak virtual memory: 5483 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715228294255 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 09 12:18:14 2024 " "Processing ended: Thu May 09 12:18:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715228294255 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715228294255 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715228294255 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1715228294255 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1715228295187 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715228295195 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 09 12:18:15 2024 " "Processing started: Thu May 09 12:18:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715228295195 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1715228295195 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off gsq_1783_6_0 -c gsq_1783_6_0 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off gsq_1783_6_0 -c gsq_1783_6_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1715228295195 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1715228295399 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1715228295588 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1715228295602 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4673 " "Peak virtual memory: 4673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715228295688 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 09 12:18:15 2024 " "Processing ended: Thu May 09 12:18:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715228295688 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715228295688 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715228295688 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1715228295688 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1715228296271 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1715228297205 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715228297216 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 09 12:18:16 2024 " "Processing started: Thu May 09 12:18:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715228297216 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1715228297216 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta gsq_1783_6_0 -c gsq_1783_6_0 " "Command: quartus_sta gsq_1783_6_0 -c gsq_1783_6_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1715228297216 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1715228297399 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1715228297663 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1715228297663 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715228297700 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715228297700 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1715228297804 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "gsq_1783_6_0.sdc " "Synopsys Design Constraints File file not found: 'gsq_1783_6_0.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1715228297816 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1715228297816 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_in clk_in " "create_clock -period 1.000 -name clk_in clk_in" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715228297816 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name gsq_1783_6_1:a\|clk_1khz gsq_1783_6_1:a\|clk_1khz " "create_clock -period 1.000 -name gsq_1783_6_1:a\|clk_1khz gsq_1783_6_1:a\|clk_1khz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715228297816 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name gsq_1783_6_2:b\|SEL\[0\] gsq_1783_6_2:b\|SEL\[0\] " "create_clock -period 1.000 -name gsq_1783_6_2:b\|SEL\[0\] gsq_1783_6_2:b\|SEL\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715228297816 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715228297816 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1715228297817 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715228297818 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1715228297818 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1715228297825 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1715228297835 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1715228297835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.554 " "Worst-case setup slack is -3.554" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715228297837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715228297837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.554             -29.116 clk_in  " "   -3.554             -29.116 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715228297837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.674              -4.853 gsq_1783_6_2:b\|SEL\[0\]  " "   -1.674              -4.853 gsq_1783_6_2:b\|SEL\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715228297837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.366              -2.850 gsq_1783_6_1:a\|clk_1khz  " "   -1.366              -2.850 gsq_1783_6_1:a\|clk_1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715228297837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715228297837 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.465 " "Worst-case hold slack is 0.465" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715228297840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715228297840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 gsq_1783_6_1:a\|clk_1khz  " "    0.465               0.000 gsq_1783_6_1:a\|clk_1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715228297840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.763               0.000 clk_in  " "    0.763               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715228297840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.182               0.000 gsq_1783_6_2:b\|SEL\[0\]  " "    1.182               0.000 gsq_1783_6_2:b\|SEL\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715228297840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715228297840 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715228297843 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715228297845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715228297847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715228297847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -26.792 clk_in  " "   -3.000             -26.792 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715228297847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 gsq_1783_6_1:a\|clk_1khz  " "   -1.487              -5.948 gsq_1783_6_1:a\|clk_1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715228297847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 gsq_1783_6_2:b\|SEL\[0\]  " "    0.364               0.000 gsq_1783_6_2:b\|SEL\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715228297847 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715228297847 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1715228297881 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1715228297895 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1715228298041 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715228298082 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1715228298086 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1715228298086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.373 " "Worst-case setup slack is -3.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715228298089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715228298089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.373             -25.164 clk_in  " "   -3.373             -25.164 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715228298089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.632              -4.731 gsq_1783_6_2:b\|SEL\[0\]  " "   -1.632              -4.731 gsq_1783_6_2:b\|SEL\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715228298089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.123              -2.246 gsq_1783_6_1:a\|clk_1khz  " "   -1.123              -2.246 gsq_1783_6_1:a\|clk_1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715228298089 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715228298089 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.417 " "Worst-case hold slack is 0.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715228298092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715228298092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 gsq_1783_6_1:a\|clk_1khz  " "    0.417               0.000 gsq_1783_6_1:a\|clk_1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715228298092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.707               0.000 clk_in  " "    0.707               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715228298092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.136               0.000 gsq_1783_6_2:b\|SEL\[0\]  " "    1.136               0.000 gsq_1783_6_2:b\|SEL\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715228298092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715228298092 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715228298096 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715228298100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715228298103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715228298103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -26.792 clk_in  " "   -3.000             -26.792 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715228298103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 gsq_1783_6_1:a\|clk_1khz  " "   -1.487              -5.948 gsq_1783_6_1:a\|clk_1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715228298103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 gsq_1783_6_2:b\|SEL\[0\]  " "    0.339               0.000 gsq_1783_6_2:b\|SEL\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715228298103 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715228298103 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1715228298139 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715228298227 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1715228298228 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1715228298228 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.001 " "Worst-case setup slack is -1.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715228298231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715228298231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.001              -4.262 clk_in  " "   -1.001              -4.262 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715228298231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.547              -1.212 gsq_1783_6_2:b\|SEL\[0\]  " "   -0.547              -1.212 gsq_1783_6_2:b\|SEL\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715228298231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.071              -0.071 gsq_1783_6_1:a\|clk_1khz  " "   -0.071              -0.071 gsq_1783_6_1:a\|clk_1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715228298231 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715228298231 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.194 " "Worst-case hold slack is 0.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715228298235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715228298235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 gsq_1783_6_1:a\|clk_1khz  " "    0.194               0.000 gsq_1783_6_1:a\|clk_1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715228298235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 clk_in  " "    0.304               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715228298235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 gsq_1783_6_2:b\|SEL\[0\]  " "    0.311               0.000 gsq_1783_6_2:b\|SEL\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715228298235 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715228298235 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715228298239 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715228298242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715228298246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715228298246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -20.040 clk_in  " "   -3.000             -20.040 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715228298246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 gsq_1783_6_1:a\|clk_1khz  " "   -1.000              -4.000 gsq_1783_6_1:a\|clk_1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715228298246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 gsq_1783_6_2:b\|SEL\[0\]  " "    0.457               0.000 gsq_1783_6_2:b\|SEL\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715228298246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715228298246 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1715228298594 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1715228298594 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4749 " "Peak virtual memory: 4749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715228298638 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 09 12:18:18 2024 " "Processing ended: Thu May 09 12:18:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715228298638 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715228298638 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715228298638 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1715228298638 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1715228299596 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715228299604 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 09 12:18:19 2024 " "Processing started: Thu May 09 12:18:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715228299604 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1715228299604 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off gsq_1783_6_0 -c gsq_1783_6_0 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off gsq_1783_6_0 -c gsq_1783_6_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1715228299604 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1715228300015 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "gsq_1783_6_0_8_1200mv_85c_slow.vo C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/simulation/modelsim/ simulation " "Generated file gsq_1783_6_0_8_1200mv_85c_slow.vo in folder \"C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715228300096 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "gsq_1783_6_0_8_1200mv_0c_slow.vo C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/simulation/modelsim/ simulation " "Generated file gsq_1783_6_0_8_1200mv_0c_slow.vo in folder \"C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715228300111 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "gsq_1783_6_0_min_1200mv_0c_fast.vo C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/simulation/modelsim/ simulation " "Generated file gsq_1783_6_0_min_1200mv_0c_fast.vo in folder \"C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715228300129 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "gsq_1783_6_0.vo C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/simulation/modelsim/ simulation " "Generated file gsq_1783_6_0.vo in folder \"C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715228300145 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "gsq_1783_6_0_8_1200mv_85c_v_slow.sdo C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/simulation/modelsim/ simulation " "Generated file gsq_1783_6_0_8_1200mv_85c_v_slow.sdo in folder \"C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715228300158 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "gsq_1783_6_0_8_1200mv_0c_v_slow.sdo C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/simulation/modelsim/ simulation " "Generated file gsq_1783_6_0_8_1200mv_0c_v_slow.sdo in folder \"C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715228300175 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "gsq_1783_6_0_min_1200mv_0c_v_fast.sdo C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/simulation/modelsim/ simulation " "Generated file gsq_1783_6_0_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715228300188 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "gsq_1783_6_0_v.sdo C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/simulation/modelsim/ simulation " "Generated file gsq_1783_6_0_v.sdo in folder \"C:/Users/A/Documents/Tencent Files/2971508120/FileRecv/gsq_1783_6_0/gsq_1783_6_0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715228300202 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4638 " "Peak virtual memory: 4638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715228300224 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 09 12:18:20 2024 " "Processing ended: Thu May 09 12:18:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715228300224 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715228300224 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715228300224 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1715228300224 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 31 s " "Quartus Prime Full Compilation was successful. 0 errors, 31 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1715228300816 ""}
