{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1549040585876 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549040585886 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 01 10:03:05 2019 " "Processing started: Fri Feb 01 10:03:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549040585886 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549040585886 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off two_bit_computer -c two_bit_computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off two_bit_computer -c two_bit_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549040585886 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1549040586776 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1549040586776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_str.v 1 1 " "Found 1 design units, including 1 entities, in source file sum_str.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sum_str " "Found entity 1: Sum_str" {  } { { "Sum_str.v" "" { Text "C:/Users/Ryan/Documents/Personal/spring2019/3700/3700_labs/lab_1/Sum_str.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549040600946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549040600946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ryan/documents/personal/spring2019/3700/3700_labs/schematic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/ryan/documents/personal/spring2019/3700/3700_labs/schematic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 schematic " "Found entity 1: schematic" {  } { { "../schematic.bdf" "" { Schematic "C:/Users/Ryan/Documents/Personal/spring2019/3700/3700_labs/schematic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549040600956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549040600956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diff.v 1 1 " "Found 1 design units, including 1 entities, in source file diff.v" { { "Info" "ISGN_ENTITY_NAME" "1 diff " "Found entity 1: diff" {  } { { "diff.v" "" { Text "C:/Users/Ryan/Documents/Personal/spring2019/3700/3700_labs/lab_1/diff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549040600966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549040600966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "error.v 1 1 " "Found 1 design units, including 1 entities, in source file error.v" { { "Info" "ISGN_ENTITY_NAME" "1 error " "Found entity 1: error" {  } { { "error.v" "" { Text "C:/Users/Ryan/Documents/Personal/spring2019/3700/3700_labs/lab_1/error.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549040600971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549040600971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "combinedbehavioral.v 1 1 " "Found 1 design units, including 1 entities, in source file combinedbehavioral.v" { { "Info" "ISGN_ENTITY_NAME" "1 combinedBehavioral " "Found entity 1: combinedBehavioral" {  } { { "combinedBehavioral.v" "" { Text "C:/Users/Ryan/Documents/Personal/spring2019/3700/3700_labs/lab_1/combinedBehavioral.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549040600976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549040600976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_bit_computer.v 1 1 " "Found 1 design units, including 1 entities, in source file two_bit_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_bit_computer " "Found entity 1: two_bit_computer" {  } { { "two_bit_computer.v" "" { Text "C:/Users/Ryan/Documents/Personal/spring2019/3700/3700_labs/lab_1/two_bit_computer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549040600986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549040600986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testBench " "Found entity 1: testBench" {  } { { "testBench.v" "" { Text "C:/Users/Ryan/Documents/Personal/spring2019/3700/3700_labs/lab_1/testBench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549040600986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549040600986 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w0 Sum_str.v(5) " "Verilog HDL Implicit Net warning at Sum_str.v(5): created implicit net for \"w0\"" {  } { { "Sum_str.v" "" { Text "C:/Users/Ryan/Documents/Personal/spring2019/3700/3700_labs/lab_1/Sum_str.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549040600986 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w0 diff.v(5) " "Verilog HDL Implicit Net warning at diff.v(5): created implicit net for \"w0\"" {  } { { "diff.v" "" { Text "C:/Users/Ryan/Documents/Personal/spring2019/3700/3700_labs/lab_1/diff.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549040600986 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w1 diff.v(6) " "Verilog HDL Implicit Net warning at diff.v(6): created implicit net for \"w1\"" {  } { { "diff.v" "" { Text "C:/Users/Ryan/Documents/Personal/spring2019/3700/3700_labs/lab_1/diff.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549040600986 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w0 error.v(5) " "Verilog HDL Implicit Net warning at error.v(5): created implicit net for \"w0\"" {  } { { "error.v" "" { Text "C:/Users/Ryan/Documents/Personal/spring2019/3700/3700_labs/lab_1/error.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549040600986 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w1 error.v(6) " "Verilog HDL Implicit Net warning at error.v(6): created implicit net for \"w1\"" {  } { { "error.v" "" { Text "C:/Users/Ryan/Documents/Personal/spring2019/3700/3700_labs/lab_1/error.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549040600986 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w2 error.v(7) " "Verilog HDL Implicit Net warning at error.v(7): created implicit net for \"w2\"" {  } { { "error.v" "" { Text "C:/Users/Ryan/Documents/Personal/spring2019/3700/3700_labs/lab_1/error.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549040600986 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w3 error.v(8) " "Verilog HDL Implicit Net warning at error.v(8): created implicit net for \"w3\"" {  } { { "error.v" "" { Text "C:/Users/Ryan/Documents/Personal/spring2019/3700/3700_labs/lab_1/error.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549040600986 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w4 error.v(9) " "Verilog HDL Implicit Net warning at error.v(9): created implicit net for \"w4\"" {  } { { "error.v" "" { Text "C:/Users/Ryan/Documents/Personal/spring2019/3700/3700_labs/lab_1/error.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549040600986 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w5 error.v(13) " "Verilog HDL Implicit Net warning at error.v(13): created implicit net for \"w5\"" {  } { { "error.v" "" { Text "C:/Users/Ryan/Documents/Personal/spring2019/3700/3700_labs/lab_1/error.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549040600986 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w6 error.v(14) " "Verilog HDL Implicit Net warning at error.v(14): created implicit net for \"w6\"" {  } { { "error.v" "" { Text "C:/Users/Ryan/Documents/Personal/spring2019/3700/3700_labs/lab_1/error.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549040600986 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w7 error.v(15) " "Verilog HDL Implicit Net warning at error.v(15): created implicit net for \"w7\"" {  } { { "error.v" "" { Text "C:/Users/Ryan/Documents/Personal/spring2019/3700/3700_labs/lab_1/error.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549040600986 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w8 error.v(16) " "Verilog HDL Implicit Net warning at error.v(16): created implicit net for \"w8\"" {  } { { "error.v" "" { Text "C:/Users/Ryan/Documents/Personal/spring2019/3700/3700_labs/lab_1/error.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549040600986 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "two_bit_computer " "Elaborating entity \"two_bit_computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1549040601027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sum_str Sum_str:u0 " "Elaborating entity \"Sum_str\" for hierarchy \"Sum_str:u0\"" {  } { { "two_bit_computer.v" "u0" { Text "C:/Users/Ryan/Documents/Personal/spring2019/3700/3700_labs/lab_1/two_bit_computer.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549040601027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "diff diff:u1 " "Elaborating entity \"diff\" for hierarchy \"diff:u1\"" {  } { { "two_bit_computer.v" "u1" { Text "C:/Users/Ryan/Documents/Personal/spring2019/3700/3700_labs/lab_1/two_bit_computer.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549040601036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "error error:u2 " "Elaborating entity \"error\" for hierarchy \"error:u2\"" {  } { { "two_bit_computer.v" "u2" { Text "C:/Users/Ryan/Documents/Personal/spring2019/3700/3700_labs/lab_1/two_bit_computer.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549040601036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "combinedBehavioral combinedBehavioral:u3 " "Elaborating entity \"combinedBehavioral\" for hierarchy \"combinedBehavioral:u3\"" {  } { { "two_bit_computer.v" "u3" { Text "C:/Users/Ryan/Documents/Personal/spring2019/3700/3700_labs/lab_1/two_bit_computer.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549040601041 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1549040601486 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1549040602036 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549040602036 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1549040602085 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1549040602085 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1549040602085 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1549040602085 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4757 " "Peak virtual memory: 4757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549040602115 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 01 10:03:22 2019 " "Processing ended: Fri Feb 01 10:03:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549040602115 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549040602115 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549040602115 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1549040602115 ""}
