# Counter DFT & ATPG (FULLSCAN)

This repository demonstrates a complete **Design-for-Testability (DFT)** and  
**Automatic Test Pattern Generation (ATPG)** flow for a **sequential counter design**
using an industry-standard digital implementation toolchain.

The project covers scan insertion, FULLSCAN ATPG, and post-DFT verification,
following best practices used in real-world VLSI design and test flows.

---

## ğŸ“Œ Project Overview

**Design:** Sequential Counter  
**Test Methodology:** FULLSCAN  
**Focus Areas:**
- Scan insertion
- ATPG vector generation
- Fault coverage readiness
- Post-DFT verification

This repository is structured to be **reproducible**, **clean**, and **IP-safe**.

---

## ğŸ” Design Flow

RTL
â†’ Logic Synthesis
â†’ DFT (Scan Insertion)
â†’ Scan Netlist Generation
â†’ ATPG (FULLSCAN)
â†’ Test Vector Generation
â†’ Verification
---

## ğŸ›  Tools & Methodology (IP-SAFE)

- Logic synthesis with integrated DFT support
- FULLSCAN ATPG for stuck-at fault modeling
- Scan-based verification flow
- Formal equivalence checking (RTL vs scan netlist)

> âš ï¸ **Note:**  
> Tool names, versions, technology nodes, standard-cell libraries,
> memory macros, and PDK details are intentionally omitted
> to protect proprietary and licensed IP.

---

## ğŸ“‚ Repository Structure

```text
counter_dft_atpg/
â”œâ”€â”€ README.md                # Project documentation (IP-safe)
â”œâ”€â”€ .gitignore
â”‚
â”œâ”€â”€ scripts/                 # Synthesis, DFT & ATPG control scripts
â”‚   â”œâ”€â”€ counter_lab1.tcl
â”‚   â”œâ”€â”€ counter_lab2.tcl
â”‚   â”œâ”€â”€ genus.cmd
â”‚   â””â”€â”€ modus.cmd
â”‚
â”œâ”€â”€ netlist/                 # Scan-inserted design outputs
â”‚   â”œâ”€â”€ counter.test_netlist.v
â”‚   â””â”€â”€ counter.FULLSCAN.pinassign
â”‚
â”œâ”€â”€ reports/                 # DFT analysis reports
â”‚   â”œâ”€â”€ DFTsetup_final.rpt
â”‚   â”œâ”€â”€ DFTchains_final.rpt
â”‚   â”œâ”€â”€ DFTregs_final.rpt
â”‚   â””â”€â”€ scanDEF.def
â”‚
â”œâ”€â”€ fv/                      # Formal verification (RTL vs scan netlist)
â”‚   â””â”€â”€ counter/
â”‚       â”œâ”€â”€ rtl_to_fv_map.do
â”‚       â”œâ”€â”€ read_libs.tcl
â”‚       â”œâ”€â”€ fv_map.map.do
â”‚       â””â”€â”€ fv_map.fv.json
â”‚
â”œâ”€â”€ MODUS_RUN_COUNTER/       # ATPG execution & generated test artifacts
â”‚   â””â”€â”€ testresults/
â”‚       â””â”€â”€ verilog/         # ATPG vectors & simulation models
â”‚
â””â”€â”€ LIBS/
    â””â”€â”€ README.md            # Placeholder (proprietary libraries excluded)

---

## ğŸ“Š DFT Highlights

- FULLSCAN architecture
- All sequential elements converted to scan flops
- Explicit scan chain definition
- ATPG-ready scan netlist
- Separation of logic and scan test modes

Detailed results are available in the `reports/` directory.

---

## ğŸ” Verification

- Formal equivalence checking between:
  - Original RTL
  - Scan-inserted netlist
- Ensures functional correctness is preserved after DFT insertion

---



