<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>dft</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.297</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>524576</Best-caseLatency>
            <Average-caseLatency>524576</Average-caseLatency>
            <Worst-caseLatency>524576</Worst-caseLatency>
            <Best-caseRealTimeLatency>5.246 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>5.246 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>5.246 ms</Worst-caseRealTimeLatency>
            <Interval-min>524577</Interval-min>
            <Interval-max>524577</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>6</BRAM_18K>
            <DSP>14</DSP>
            <FF>2582</FF>
            <LUT>2622</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>dft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>dft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>dft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>dft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>dft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>dft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>real_input_address0</name>
            <Object>real_input</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_input_ce0</name>
            <Object>real_input</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_input_we0</name>
            <Object>real_input</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_input_d0</name>
            <Object>real_input</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_input_q0</name>
            <Object>real_input</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_input_address0</name>
            <Object>imag_input</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_input_ce0</name>
            <Object>imag_input</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_input_we0</name>
            <Object>imag_input</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_input_d0</name>
            <Object>imag_input</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_input_q0</name>
            <Object>imag_input</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>dft</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_dft_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_25_2_fu_38</InstName>
                    <ModuleName>dft_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_25_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>38</ID>
                    <BindInstances>add_ln20_fu_209_p2 add_ln20_1_fu_235_p2 mul_8s_8s_8_1_1_U4 dmul_64ns_64ns_64_7_max_dsp_1_U3 dmul_64ns_64ns_64_7_max_dsp_1_U3 dadddsub_64ns_64ns_64_7_full_dsp_1_U2 dadddsub_64ns_64ns_64_7_full_dsp_1_U2 dmul_64ns_64ns_64_7_max_dsp_1_U3 dmul_64ns_64ns_64_7_max_dsp_1_U3 dadddsub_64ns_64ns_64_7_full_dsp_1_U2 dadddsub_64ns_64ns_64_7_full_dsp_1_U2 add_ln25_fu_282_p2 cos_coefficients_table_U sin_coefficients_table_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_dft_Pipeline_VITIS_LOOP_39_3_fu_54</InstName>
                    <ModuleName>dft_Pipeline_VITIS_LOOP_39_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>54</ID>
                    <BindInstances>add_ln39_fu_116_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>freq_real_U freq_imag_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>dft_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_25_2</Name>
            <Loops>
                <VITIS_LOOP_20_1_VITIS_LOOP_25_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.297</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>524312</Best-caseLatency>
                    <Average-caseLatency>524312</Average-caseLatency>
                    <Worst-caseLatency>524312</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.243 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.243 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.243 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>524312</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_20_1_VITIS_LOOP_25_2>
                        <Name>VITIS_LOOP_20_1_VITIS_LOOP_25_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>65536</TripCount>
                        <Latency>524310</Latency>
                        <AbsoluteTimeLatency>5.243 ms</AbsoluteTimeLatency>
                        <PipelineII>8</PipelineII>
                        <PipelineDepth>31</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_20_1_VITIS_LOOP_25_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>14</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>2293</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>2354</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_20_1_VITIS_LOOP_25_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_209_p2" SOURCE="dft.cpp:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_20_1_VITIS_LOOP_25_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_1_fu_235_p2" SOURCE="dft.cpp:20" URAM="0" VARIABLE="add_ln20_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_20_1_VITIS_LOOP_25_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_8_1_1_U4" SOURCE="dft.cpp:27" URAM="0" VARIABLE="table_idx"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="6" LOOP="VITIS_LOOP_20_1_VITIS_LOOP_25_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U3" SOURCE="dft.cpp:32" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="6" LOOP="VITIS_LOOP_20_1_VITIS_LOOP_25_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U3" SOURCE="dft.cpp:33" URAM="0" VARIABLE="mul1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_20_1_VITIS_LOOP_25_2" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_7_full_dsp_1_U2" SOURCE="dft.cpp:32" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_20_1_VITIS_LOOP_25_2" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_7_full_dsp_1_U2" SOURCE="dft.cpp:32" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="6" LOOP="VITIS_LOOP_20_1_VITIS_LOOP_25_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U3" SOURCE="dft.cpp:34" URAM="0" VARIABLE="mul2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="6" LOOP="VITIS_LOOP_20_1_VITIS_LOOP_25_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U3" SOURCE="dft.cpp:35" URAM="0" VARIABLE="mul3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_20_1_VITIS_LOOP_25_2" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_7_full_dsp_1_U2" SOURCE="dft.cpp:34" URAM="0" VARIABLE="add1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_20_1_VITIS_LOOP_25_2" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_7_full_dsp_1_U2" SOURCE="dft.cpp:34" URAM="0" VARIABLE="add2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_20_1_VITIS_LOOP_25_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_282_p2" SOURCE="dft.cpp:25" URAM="0" VARIABLE="add_ln25"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="cos_coefficients_table_U" SOURCE="" URAM="0" VARIABLE="cos_coefficients_table"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="sin_coefficients_table_U" SOURCE="" URAM="0" VARIABLE="sin_coefficients_table"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dft_Pipeline_VITIS_LOOP_39_3</Name>
            <Loops>
                <VITIS_LOOP_39_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.202</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>261</Best-caseLatency>
                    <Average-caseLatency>261</Average-caseLatency>
                    <Worst-caseLatency>261</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.610 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.610 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.610 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>261</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_39_3>
                        <Name>VITIS_LOOP_39_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>256</TripCount>
                        <Latency>259</Latency>
                        <AbsoluteTimeLatency>2.590 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_39_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>283</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>95</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_116_p2" SOURCE="dft.cpp:39" URAM="0" VARIABLE="add_ln39"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dft</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.297</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>524576</Best-caseLatency>
                    <Average-caseLatency>524576</Average-caseLatency>
                    <Worst-caseLatency>524576</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>524577</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>6</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>14</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>2582</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>2622</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="freq_real_U" SOURCE="dft.cpp:17" URAM="0" VARIABLE="freq_real"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="freq_imag_U" SOURCE="dft.cpp:18" URAM="0" VARIABLE="freq_imag"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="real_input" index="0" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="real_input_address0" name="real_input_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_input_ce0" name="real_input_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_input_we0" name="real_input_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_input_d0" name="real_input_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_input_q0" name="real_input_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="imag_input" index="1" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="imag_input_address0" name="imag_input_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_input_ce0" name="imag_input_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_input_we0" name="imag_input_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_input_d0" name="imag_input_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="imag_input_q0" name="imag_input_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="real_input_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="real_input_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_input_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_input_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_input_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_input_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_input_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_input_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_input_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_input_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="imag_input_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_input_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_input_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_input_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_input_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_input_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_input_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_input_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_input"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="imag_input_address0">8, , </column>
                    <column name="imag_input_d0">32, , </column>
                    <column name="imag_input_q0">32, , </column>
                    <column name="real_input_address0">8, , </column>
                    <column name="real_input_d0">32, , </column>
                    <column name="real_input_q0">32, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="real_input">inout, float*</column>
                    <column name="imag_input">inout, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="real_input">real_input_address0, port, offset, </column>
                    <column name="real_input">real_input_ce0, port, , </column>
                    <column name="real_input">real_input_we0, port, , </column>
                    <column name="real_input">real_input_d0, port, , </column>
                    <column name="real_input">real_input_q0, port, , </column>
                    <column name="imag_input">imag_input_address0, port, offset, </column>
                    <column name="imag_input">imag_input_ce0, port, , </column>
                    <column name="imag_input">imag_input_we0, port, , </column>
                    <column name="imag_input">imag_input_d0, port, , </column>
                    <column name="imag_input">imag_input_q0, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport/>
</profile>

