{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605904739106 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605904739107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 20 13:38:59 2020 " "Processing started: Fri Nov 20 13:38:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605904739107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605904739107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off burst_dds -c burst_dds " "Command: quartus_map --read_settings_files=on --write_settings_files=off burst_dds -c burst_dds" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605904739107 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605904739461 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605904739461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "devboard.sv 1 1 " "Found 1 design units, including 1 entities, in source file devboard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 devboard " "Found entity 1: devboard" {  } { { "devboard.sv" "" { Text "C:/Users/hansg/Desktop/HS2/GPR/DDS/HDL/devboard.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605904747219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605904747219 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "burst_dds.sv(48) " "Verilog HDL warning at burst_dds.sv(48): extended using \"x\" or \"z\"" {  } { { "burst_dds.sv" "" { Text "C:/Users/hansg/Desktop/HS2/GPR/DDS/HDL/burst_dds.sv" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605904747231 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "burst_dds.sv(73) " "Verilog HDL warning at burst_dds.sv(73): extended using \"x\" or \"z\"" {  } { { "burst_dds.sv" "" { Text "C:/Users/hansg/Desktop/HS2/GPR/DDS/HDL/burst_dds.sv" 73 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605904747232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "burst_dds.sv 2 2 " "Found 2 design units, including 2 entities, in source file burst_dds.sv" { { "Info" "ISGN_ENTITY_NAME" "1 burst_dds " "Found entity 1: burst_dds" {  } { { "burst_dds.sv" "" { Text "C:/Users/hansg/Desktop/HS2/GPR/DDS/HDL/burst_dds.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605904747236 ""} { "Info" "ISGN_ENTITY_NAME" "2 burst_dds_tb " "Found entity 2: burst_dds_tb" {  } { { "burst_dds.sv" "" { Text "C:/Users/hansg/Desktop/HS2/GPR/DDS/HDL/burst_dds.sv" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605904747236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605904747236 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DevBoardGPIO_Top.sv(14) " "Verilog HDL warning at DevBoardGPIO_Top.sv(14): extended using \"x\" or \"z\"" {  } { { "DevBoardGPIO_Top.sv" "" { Text "C:/Users/hansg/Desktop/HS2/GPR/DDS/HDL/DevBoardGPIO_Top.sv" 14 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605904747240 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DevBoardGPIO_Top.sv(21) " "Verilog HDL warning at DevBoardGPIO_Top.sv(21): extended using \"x\" or \"z\"" {  } { { "DevBoardGPIO_Top.sv" "" { Text "C:/Users/hansg/Desktop/HS2/GPR/DDS/HDL/DevBoardGPIO_Top.sv" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605904747240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "devboardgpio_top.sv 2 2 " "Found 2 design units, including 2 entities, in source file devboardgpio_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DevBoardGPIO_Top " "Found entity 1: DevBoardGPIO_Top" {  } { { "DevBoardGPIO_Top.sv" "" { Text "C:/Users/hansg/Desktop/HS2/GPR/DDS/HDL/DevBoardGPIO_Top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605904747241 ""} { "Info" "ISGN_ENTITY_NAME" "2 DevBoardGPIO_Top_tb " "Found entity 2: DevBoardGPIO_Top_tb" {  } { { "DevBoardGPIO_Top.sv" "" { Text "C:/Users/hansg/Desktop/HS2/GPR/DDS/HDL/DevBoardGPIO_Top.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605904747241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605904747241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clk_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_divider.sv" "" { Text "C:/Users/hansg/Desktop/HS2/GPR/DDS/HDL/clk_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605904747244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605904747244 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "debouncer.sv(19) " "Verilog HDL information at debouncer.sv(19): always construct contains both blocking and non-blocking assignments" {  } { { "debouncer.sv" "" { Text "C:/Users/hansg/Desktop/HS2/GPR/DDS/HDL/debouncer.sv" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1605904747246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.sv 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.sv" "" { Text "C:/Users/hansg/Desktop/HS2/GPR/DDS/HDL/debouncer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605904747247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605904747247 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "burst_dds " "Elaborating entity \"burst_dds\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605904747324 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 burst_dds.sv(86) " "Verilog HDL assignment warning at burst_dds.sv(86): truncated value with size 32 to match size of target (5)" {  } { { "burst_dds.sv" "" { Text "C:/Users/hansg/Desktop/HS2/GPR/DDS/HDL/burst_dds.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605904747335 "|burst_dds"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADSC GND " "Pin \"ADSC\" is stuck at GND" {  } { { "burst_dds.sv" "" { Text "C:/Users/hansg/Desktop/HS2/GPR/DDS/HDL/burst_dds.sv" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605904747936 "|burst_dds|ADSC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADSP VCC " "Pin \"ADSP\" is stuck at VCC" {  } { { "burst_dds.sv" "" { Text "C:/Users/hansg/Desktop/HS2/GPR/DDS/HDL/burst_dds.sv" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605904747936 "|burst_dds|ADSP"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADV VCC " "Pin \"ADV\" is stuck at VCC" {  } { { "burst_dds.sv" "" { Text "C:/Users/hansg/Desktop/HS2/GPR/DDS/HDL/burst_dds.sv" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605904747936 "|burst_dds|ADV"} { "Warning" "WMLS_MLS_STUCK_PIN" "BWE VCC " "Pin \"BWE\" is stuck at VCC" {  } { { "burst_dds.sv" "" { Text "C:/Users/hansg/Desktop/HS2/GPR/DDS/HDL/burst_dds.sv" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605904747936 "|burst_dds|BWE"} { "Warning" "WMLS_MLS_STUCK_PIN" "CE\[0\] GND " "Pin \"CE\[0\]\" is stuck at GND" {  } { { "burst_dds.sv" "" { Text "C:/Users/hansg/Desktop/HS2/GPR/DDS/HDL/burst_dds.sv" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605904747936 "|burst_dds|CE[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CE\[1\] VCC " "Pin \"CE\[1\]\" is stuck at VCC" {  } { { "burst_dds.sv" "" { Text "C:/Users/hansg/Desktop/HS2/GPR/DDS/HDL/burst_dds.sv" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605904747936 "|burst_dds|CE[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CE\[2\] GND " "Pin \"CE\[2\]\" is stuck at GND" {  } { { "burst_dds.sv" "" { Text "C:/Users/hansg/Desktop/HS2/GPR/DDS/HDL/burst_dds.sv" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605904747936 "|burst_dds|CE[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MODE GND " "Pin \"MODE\" is stuck at GND" {  } { { "burst_dds.sv" "" { Text "C:/Users/hansg/Desktop/HS2/GPR/DDS/HDL/burst_dds.sv" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605904747936 "|burst_dds|MODE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ZZ GND " "Pin \"ZZ\" is stuck at GND" {  } { { "burst_dds.sv" "" { Text "C:/Users/hansg/Desktop/HS2/GPR/DDS/HDL/burst_dds.sv" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605904747936 "|burst_dds|ZZ"} { "Warning" "WMLS_MLS_STUCK_PIN" "MISO VCC " "Pin \"MISO\" is stuck at VCC" {  } { { "burst_dds.sv" "" { Text "C:/Users/hansg/Desktop/HS2/GPR/DDS/HDL/burst_dds.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605904747936 "|burst_dds|MISO"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1605904747936 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MOSI " "No output dependent on input pin \"MOSI\"" {  } { { "burst_dds.sv" "" { Text "C:/Users/hansg/Desktop/HS2/GPR/DDS/HDL/burst_dds.sv" 42 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605904748239 "|burst_dds|MOSI"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "burst_dds.sv" "" { Text "C:/Users/hansg/Desktop/HS2/GPR/DDS/HDL/burst_dds.sv" 45 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605904748239 "|burst_dds|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1605904748239 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "151 " "Implemented 151 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1605904748240 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1605904748240 ""} { "Info" "ICUT_CUT_TM_LCELLS" "79 " "Implemented 79 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1605904748240 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1605904748240 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hansg/Desktop/HS2/GPR/DDS/HDL/output_files/burst_dds.map.smsg " "Generated suppressed messages file C:/Users/hansg/Desktop/HS2/GPR/DDS/HDL/output_files/burst_dds.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605904748770 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605904748855 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 20 13:39:08 2020 " "Processing ended: Fri Nov 20 13:39:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605904748855 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605904748855 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605904748855 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605904748855 ""}
