{"cursor":"17730","size":15,"audio":[],"currentlang":"en","article":"\n form]]\n\n'[[Double data rate]] [[synchronous dynamic random-access memory]]' ('DDR\nSDRAM') is a class of memory integrated circuits used in computers. DDR SDRAM,\nalso called DDR1 SDRAM, has been superseded by DDR2 SDRAM and DDR3 SDRAM,\nneither of which is either forward or backward compatible with DDR1 SDRAM -\nmeaning that DDR2 or DDR3 memory modules will not work in DDR1-equipped\nmotherboards, and vice versa.\n\nCompared to single data rate (SDR) SDRAM, the DDR SDRAM interface makes higher\ntransfer rates possible by more strict control of the timing of the electrical\ndata and clock signals. Implementations often have to use schemes such as phase-\nlocked loops and self-calibration to reach the required timing\naccuracy. [http://www.nwlogic.com/docs/ASIC_DDR_PHY.pdf Northwest Logic DDR\nPhy datasheet] [http://www.xilinx.com/support/documentation/applicati-\non_notes/xapp701.pdf Memory Interfaces Data Capture Using Direct Clocking\nTechnique (Xilinx application note)] The interface uses double pumping\n(transferring data on both the rising and falling edges of the clock signal) to\nlower the clock frequency. One advantage of keeping the clock frequency down is\nthat it reduces the signal integrity requirements on the circuit board\nconnecting the memory to the controller. The name \"double data rate\" refers to\nthe fact that a DDR SDRAM with a certain clock frequency achieves nearly twice\nthe bandwidth of a SDR SDRAM running at the same clock frequency, due to this\ndouble pumping.\n\nWith data being transferred 64 bits at a time, DDR SDRAM gives a transfer rate\nof (memory bus clock rate) Ã 2 (for dual rate) Ã 64 (number of bits transferred)\n/ 8 (number of bits/byte). Thus, with a bus frequency of 100 MHz, DDR SDRAM\ngives a maximum transfer rate of 1600 MB/s.\n\n\"Beginning in 1996 and concluding in June 2000, JEDEC developed the DDR (Double\nData Rate) SDRAM specification (JESD79).\" {{cite web\n | url = http://www.design-reuse.com/articles/13805/the-love-hate-relationship-with-\n | ddr-sdram-controllers.html title = The Love/Hate Relationship with DDR SDRAM\n | Controllers\n}} JEDEC has set standards for data rates of DDR SDRAM, divided into two\nparts. The first specification is for memory chips, and the second is for\nmemory modules.\n","linknr":282,"url":"DDR_SDRAM","recorded":1375054868,"links":["/w/index.php?title=DDR_SDRAM&action=edit","/w/index.php?title=DDR_SDRAM&action=edit","//bits.wikimedia.org/favicon/wikipedia.ico","/w/opensearch_desc.php","//en.wikipedia.org/w/api.php?action=rsd","//creativecommons.org/licenses/by-sa/3.0/","/w/index.php?title=Special:RecentChanges&feed=atom","//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&lang=en&modules=ext.gadget.DRN-wizard%2CReferenceTooltips%2Ccharinsert%2Cteahouse%7Cext.rtlcite%2Cwikihiero%7Cext.uls.nojs%7Cmediawiki.legacy.commonPrint%2Cshared%7Cmw.PopUpMediaTransform%7Cskins.vector&only=styles&skin=vector&*","//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&lang=en&modules=site&only=styles&skin=vector&*","//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&lang=en&modules=startup&only=scripts&skin=vector&*","//bits.wikimedia.org/geoiplookup","//meta.wikimedia.org","#mw-navigation","#p-search","/wiki/GDDR","/wiki/File:Generic_DDR_Memory_(Xytram).jpg","//upload.wikimedia.org/wikipedia/commons/thumb/9/9b/Generic_DDR_Memory_%28Xytram%29.jpg/220px-Generic_DDR_Memory_%28Xytram%29.jpg","/wiki/File:Generic_DDR_Memory_(Xytram).jpg","//bits.wikimedia.org/static-1.22wmf10/skins/common/images/magnify-clip.png","/wiki/DIMM","/wiki/File:Corsair_DDR_PC-3200_Memory_(Xytram).jpg","//upload.wikimedia.org/wikipedia/commons/thumb/a/ad/Corsair_DDR_PC-3200_Memory_%28Xytram%29.jpg/220px-Corsair_DDR_PC-3200_Memory_%28Xytram%29.jpg","/wiki/File:Corsair_DDR_PC-3200_Memory_(Xytram).jpg","//bits.wikimedia.org/static-1.22wmf10/skins/common/images/magnify-clip.png","/wiki/Double_data_rate","/wiki/Synchronous_dynamic_random-access_memory","/wiki/Integrated_circuit","/wiki/Computer","/wiki/DDR2_SDRAM","/wiki/DDR3_SDRAM","/wiki/Forward_compatibility","/wiki/Backward_compatibility","/wiki/Memory_module","/wiki/Motherboard","/wiki/SDRAM#SDR_SDRAM","/wiki/Phase-locked_loop","#cite_note-1","#cite_note-2","/wiki/Double_data_rate","/wiki/Clock_signal","/wiki/Signal_integrity","/wiki/Bandwidth_(computing)","/wiki/Bit","/wiki/MB/s","/wiki/JEDEC","#cite_note-3","#Specification_standards","#Chips_and_modules","#Chip_characteristics","#Module_characteristics","#History","#Double_data_rate_.28DDR.29_SDRAM_specification","#High_density_vs_low_density","#Organization","#High_density_RAM","#Variations","#MDDR","#See_also","#References","#External_links","/w/index.php?title=DDR_SDRAM&action=edit&section=1","/wiki/File:Desktop_DDR_Memory_Comparison.svg","//upload.wikimedia.org/wikipedia/commons/thumb/1/1b/Desktop_DDR_Memory_Comparison.svg/220px-Desktop_DDR_Memory_Comparison.svg.png","/wiki/File:Desktop_DDR_Memory_Comparison.svg","//bits.wikimedia.org/static-1.22wmf10/skins/common/images/magnify-clip.png","/wiki/File:DDR_layout_sketch.png","//upload.wikimedia.org/wikipedia/commons/thumb/9/9c/DDR_layout_sketch.png/220px-DDR_layout_sketch.png","/wiki/File:DDR_layout_sketch.png","//bits.wikimedia.org/static-1.22wmf10/skins/common/images/magnify-clip.png","/wiki/File:Laptop_SODIMM_DDR_Memory_Comparison_V2.svg","//upload.wikimedia.org/wikipedia/commons/thumb/9/95/Laptop_SODIMM_DDR_Memory_Comparison_V2.svg/220px-Laptop_SODIMM_DDR_Memory_Comparison_V2.svg.png","/wiki/File:Laptop_SODIMM_DDR_Memory_Comparison_V2.svg","//bits.wikimedia.org/static-1.22wmf10/skins/common/images/magnify-clip.png","/wiki/SO-DIMM","/w/index.php?title=DDR_SDRAM&action=edit&section=2","#cite_note-4","/wiki/JEDEC","#cite_note-5","/wiki/Underclocking","/wiki/Overclocking","#cite_note-6","/wiki/DIMM","/wiki/SO-DIMM","/wiki/Chipsets","/wiki/Dual-channel","/w/index.php?title=DDR_SDRAM&action=edit&section=3","/wiki/Megabits","/wiki/JEDEC","#cite_note-7","/wiki/Wikipedia:Verifiability","/wiki/Chipkill","/wiki/Memory_scrubbing","/w/index.php?title=DDR_SDRAM&action=edit&section=4","/wiki/Memory_rank","/wiki/Chip_Select","/wiki/Von_Neumann_architecture#Von_Neumann_bottleneck","/wiki/Chipsets","/wiki/Dual-channel","/wiki/Error-correcting_code","/wiki/Error_detection_and_correction#Error-correcting_memory","/wiki/Dynamic_random_access_memory#Error_detection_and_correction","/wiki/CAS_latency","/wiki/Registered_memory","/wiki/Unbuffered_memory","/wiki/DIMM","/wiki/SO-DIMM","/wiki/Order_of_magnitude","#cite_note-8","#cite_note-9","/w/index.php?title=DDR_SDRAM&action=edit&section=5","/w/index.php?title=DDR_SDRAM&action=edit&section=6","#cite_note-10","/w/index.php?title=DDR_SDRAM&action=edit&section=7","/wiki/Wikipedia:Citation_needed","/w/index.php?title=DDR_SDRAM&action=edit&section=8","/wiki/Wikipedia:Citation_needed","/w/index.php?title=DDR_SDRAM&action=edit&section=9","/wiki/Double-sided_RAM","/wiki/Wikipedia:Citation_needed","/wiki/Wikipedia:Citation_needed","/w/index.php?title=DDR_SDRAM&action=edit&section=10","/wiki/DIMM","/wiki/SO-DIMM","/wiki/MicroDIMM","/wiki/DDR1_SDRAM","/wiki/DDR2_SDRAM","/wiki/DDR3_SDRAM","/wiki/DDR2_SDRAM","/wiki/Rambus","/wiki/XDR_DRAM","/wiki/DDR3_SDRAM","/wiki/DDR4_SDRAM","#cite_note-11","/wiki/RDRAM","/w/index.php?title=DDR_SDRAM&action=edit&section=11","/wiki/Mobile_DDR","/wiki/Mobile_phone","/wiki/Handheld","/wiki/Digital_audio_player","/wiki/Mobile_DDR","/w/index.php?title=DDR_SDRAM&action=edit&section=12","/wiki/Serial_presence_detect","/wiki/Fully_buffered_DIMM","/wiki/List_of_device_bandwidths","/w/index.php?title=DDR_SDRAM&action=edit&section=13","#cite_ref-1","http://www.nwlogic.com/docs/ASIC_DDR_PHY.pdf","#cite_ref-2","http://www.xilinx.com/support/documentation/application_notes/xapp701.pdf","#cite_ref-3","http://www.design-reuse.com/articles/13805/the-love-hate-relationship-with-ddr-sdram-controllers.html","#cite_ref-4","#cite_ref-5","http://www.jedec.org/standards-documents/docs/jesd-79f","#cite_ref-6","http://www.crucial.com/support/memory_speeds.aspx","#cite_ref-7","http://reviews.ebay.com/Myth-Low-Density-vs-High-Density-memory-modules_W0QQugidZ10000000001236178","#cite_ref-8","http://www.silentpcreview.com/article265-page4.html","#cite_ref-9","http://www.micron.com/products/support/power-calc","#cite_ref-10","http://www.jedec.org/download/search/JESD79F.pdf","#cite_ref-11","http://www.xbitlabs.com/articles/memory/display/ddr2-ddr.html","/w/index.php?title=DDR_SDRAM&action=edit&section=14","http://www.jedec.org/","/wiki/Template:DRAM","/wiki/Template_talk:DRAM","//en.wikipedia.org/w/index.php?title=Template:DRAM&action=edit","/wiki/Dynamic_random-access_memory","/wiki/FPM_RAM","/wiki/EDO_RAM","/wiki/Synchronous_dynamic_random-access_memory","/wiki/Mobile_DDR","/wiki/DDR2_SDRAM","/wiki/DDR3_SDRAM","/wiki/DDR4_SDRAM","/wiki/Dynamic_random-access_memory#Extended_data_out_.28EDO.29_DRAM","/wiki/VRAM","/wiki/Dynamic_random-access_memory#Window_DRAM_.28WRAM.29","/wiki/MDRAM","/wiki/SGRAM","/wiki/SDRAM","/wiki/DDR2_SDRAM","/wiki/DDR3_SDRAM","/wiki/GDDR2","/wiki/GDDR3","/wiki/GDDR4","/wiki/GDDR5","/wiki/Rambus","/wiki/RDRAM","/wiki/XDR_DRAM","/wiki/XDR2_DRAM","//en.wikipedia.org/w/index.php?title=Special:CentralAutoLogin/start&type=1x1&from=enwiki","http://en.wikipedia.org/w/index.php?title=DDR_SDRAM&oldid=561435438","/wiki/Help:Categories","/wiki/Category:SDRAM","/wiki/Category:JEDEC_standards","/wiki/Category:All_pages_needing_factual_verification","/wiki/Category:Wikipedia_articles_needing_factual_verification_from_November_2010","/wiki/Category:All_articles_with_unsourced_statements","/wiki/Category:Articles_with_unsourced_statements_from_October_2010","/w/index.php?title=Special:UserLogin&returnto=DDR+SDRAM&type=signup","/w/index.php?title=Special:UserLogin&returnto=DDR+SDRAM","/wiki/DDR_SDRAM","/wiki/Talk:DDR_SDRAM","#","/wiki/DDR_SDRAM","/w/index.php?title=DDR_SDRAM&action=edit","/w/index.php?title=DDR_SDRAM&action=history","#","/w/index.php","//bits.wikimedia.org/static-1.22wmf10/skins/vector/images/search-ltr.png?303-4","/wiki/Main_Page","/wiki/Main_Page","/wiki/Portal:Contents","/wiki/Portal:Featured_content","/wiki/Portal:Current_events","/wiki/Special:Random","//donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&utm_medium=sidebar&utm_campaign=C13_en.wikipedia.org&uselang=en","/wiki/Help:Contents","/wiki/Wikipedia:About","/wiki/Wikipedia:Community_portal","/wiki/Special:RecentChanges","//en.wikipedia.org/wiki/Wikipedia:Contact_us","/wiki/Special:WhatLinksHere/DDR_SDRAM","/wiki/Special:RecentChangesLinked/DDR_SDRAM","/wiki/Wikipedia:File_Upload_Wizard","/wiki/Special:SpecialPages","/w/index.php?title=DDR_SDRAM&oldid=561435438","/w/index.php?title=DDR_SDRAM&action=info","//www.wikidata.org/wiki/Q333914","/w/index.php?title=Special:Cite&page=DDR_SDRAM&id=561435438","/w/index.php?title=Special:Book&bookcmd=book_creator&referer=DDR+SDRAM","/w/index.php?title=Special:Book&bookcmd=render_article&arttitle=DDR+SDRAM&oldid=561435438&writer=rl","/w/index.php?title=DDR_SDRAM&printable=yes","//af.wikipedia.org/wiki/DDR_SDRAM","//ar.wikipedia.org/wiki/%D8%B0%D8%A7%D9%83%D8%B1%D8%A9_%D8%AF%D9%8A.%D8%AF%D9%8A.%D8%A2%D8%B1_%D8%A7%D8%B3.%D8%AF%D9%8A.%D8%B1%D8%A7%D9%85","//ca.wikipedia.org/wiki/DDR_SDRAM","//cs.wikipedia.org/wiki/DDR_SDRAM","//de.wikipedia.org/wiki/DDR-SDRAM","//et.wikipedia.org/wiki/DDR_SDRAM","//el.wikipedia.org/wiki/%CE%9C%CE%BD%CE%AE%CE%BC%CE%B7_%CF%84%CF%85%CF%87%CE%B1%CE%AF%CE%B1%CF%82_%CF%80%CF%81%CE%BF%CF%83%CF%80%CE%AD%CE%BB%CE%B1%CF%83%CE%B7%CF%82#.CE.A4.CF.8D.CF.80.CE.BF.CE.B9_.CE.BC.CE.BD.CE.AE.CE.BC.CE.B7.CF.82_RAM","//es.wikipedia.org/wiki/DDR_SDRAM","//eu.wikipedia.org/wiki/DDR-SDRAM","//fr.wikipedia.org/wiki/DDR_SDRAM","//ko.wikipedia.org/wiki/DDR_SDRAM","//it.wikipedia.org/wiki/DDR_SDRAM","//he.wikipedia.org/wiki/DDR_SDRAM","//hu.wikipedia.org/wiki/DDR_SDRAM","//ms.wikipedia.org/wiki/DDR_SDRAM","//nl.wikipedia.org/wiki/DDR_SDRAM","//ja.wikipedia.org/wiki/DDR_SDRAM","//no.wikipedia.org/wiki/DDR-RAM","//pl.wikipedia.org/wiki/DDR_SDRAM","//pt.wikipedia.org/wiki/DDR_SDRAM","//ru.wikipedia.org/wiki/DDR_SDRAM","//sk.wikipedia.org/wiki/DDR_SDRAM","//fi.wikipedia.org/wiki/DRAM#DDR_SDRAM","//sv.wikipedia.org/wiki/DDR_SDRAM","//th.wikipedia.org/wiki/%E0%B8%94%E0%B8%B5%E0%B8%94%E0%B8%B5%E0%B8%AD%E0%B8%B2%E0%B8%A3%E0%B9%8C_%E0%B9%80%E0%B8%AD%E0%B8%AA%E0%B8%94%E0%B8%B5%E0%B9%81%E0%B8%A3%E0%B8%A1","//tr.wikipedia.org/wiki/DDR_SDRAM","//uk.wikipedia.org/wiki/DDR-SDRAM","//zh.wikipedia.org/wiki/DDR_SDRAM","#","//www.wikidata.org/wiki/Q333914#sitelinks-wikipedia","//en.wikipedia.org/wiki/Wikipedia:Text_of_Creative_Commons_Attribution-ShareAlike_3.0_Unported_License","//creativecommons.org/licenses/by-sa/3.0/","//wikimediafoundation.org/wiki/Terms_of_Use","//wikimediafoundation.org/wiki/Privacy_policy","//www.wikimediafoundation.org/","//wikimediafoundation.org/wiki/Privacy_policy","/wiki/Wikipedia:About","/wiki/Wikipedia:General_disclaimer","//en.wikipedia.org/wiki/Wikipedia:Contact_us","//en.m.wikipedia.org/wiki/DDR_SDRAM","//wikimediafoundation.org/","//bits.wikimedia.org/images/wikimedia-button.png","//www.mediawiki.org/","//bits.wikimedia.org/static-1.22wmf10/skins/common/images/poweredby_mediawiki_88x31.png","//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&lang=en&modules=site&only=scripts&skin=vector&*"],"instances":["computing"],"pdf":["http://www.nwlogic.com/docs/ASIC_DDR_PHY.pdf","http://www.xilinx.com/support/documentation/application_notes/xapp701.pdf","http://www.jedec.org/download/search/JESD79F.pdf"],"categories":["SDRAM","JEDEC standards"],"headings":["Specification standards","High density vs low density","Variations","MDDR","See also","References","External links"],"image":["//upload.wikimedia.org/wikipedia/commons/thumb/9/9b/Generic_DDR_Memory_%28Xytram%29.jpg/220px-Generic_DDR_Memory_%28Xytram%29.jpg","//bits.wikimedia.org/static-1.22wmf10/skins/common/images/magnify-clip.png","//upload.wikimedia.org/wikipedia/commons/thumb/a/ad/Corsair_DDR_PC-3200_Memory_%28Xytram%29.jpg/220px-Corsair_DDR_PC-3200_Memory_%28Xytram%29.jpg","//bits.wikimedia.org/static-1.22wmf10/skins/common/images/magnify-clip.png","//upload.wikimedia.org/wikipedia/commons/thumb/1/1b/Desktop_DDR_Memory_Comparison.svg/220px-Desktop_DDR_Memory_Comparison.svg.png","//bits.wikimedia.org/static-1.22wmf10/skins/common/images/magnify-clip.png","//upload.wikimedia.org/wikipedia/commons/thumb/9/9c/DDR_layout_sketch.png/220px-DDR_layout_sketch.png","//bits.wikimedia.org/static-1.22wmf10/skins/common/images/magnify-clip.png","//upload.wikimedia.org/wikipedia/commons/thumb/9/95/Laptop_SODIMM_DDR_Memory_Comparison_V2.svg/220px-Laptop_SODIMM_DDR_Memory_Comparison_V2.svg.png","//bits.wikimedia.org/static-1.22wmf10/skins/common/images/magnify-clip.png","//en.wikipedia.org/w/index.php?title=Special:CentralAutoLogin/start&type=1x1&from=enwiki","//bits.wikimedia.org/static-1.22wmf10/skins/vector/images/search-ltr.png?303-4","//bits.wikimedia.org/images/wikimedia-button.png","//bits.wikimedia.org/static-1.22wmf10/skins/common/images/poweredby_mediawiki_88x31.png"],"tags":[["bandwidth","computing"]],"members":["bandwidth"],"related":["Integrated_circuit","Computer","DDR2_SDRAM","DDR3_SDRAM","Forward_compatibility","Backward_compatibility","Memory_module","Motherboard","Phase-locked_loop","Double_data_rate","Clock_signal","Signal_integrity","Bandwidth_(computing)","Bit","MB/s","JEDEC","JEDEC","DIMM","SO-DIMM","Chipsets","Dual-channel","Megabits","JEDEC","Chipkill","Memory_scrubbing","Memory_rank","Chip_Select","Chipsets","Dual-channel","Error-correcting_code","CAS_latency","Registered_memory","Unbuffered_memory","DIMM","SO-DIMM","Order_of_magnitude","Double-sided_RAM","DIMM","SO-DIMM","MicroDIMM","DDR1_SDRAM","DDR2_SDRAM","DDR3_SDRAM","DDR2_SDRAM","Rambus","XDR_DRAM","DDR3_SDRAM","DDR4_SDRAM","RDRAM","Mobile_DDR","Mobile_phone","Handheld","Digital_audio_player","Mobile_DDR","Serial_presence_detect","Fully_buffered_DIMM","List_of_device_bandwidths"]}