

================================================================
== Vivado HLS Report for 'madd'
================================================================
* Date:           Sat Jan 02 06:34:49 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        madd
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.95|      4.35|        0.74|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1036|  1036|  1037|  1037|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1034|  1034|        12|          1|          1|  1024|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 14
* Pipeline: 1
  Pipeline-0: II = 1, D = 12, States = { 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	14  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	2  / true
14 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_15 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(float* %A) nounwind, !map !0

ST_1: stg_16 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(float* %B) nounwind, !map !6

ST_1: stg_17 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(float* %C) nounwind, !map !10

ST_1: stg_18 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @madd_str) nounwind

ST_1: stg_19 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecLatency(i32 1, i32 65535, [1 x i8]* @p_str) nounwind

ST_1: stg_20 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface(float* %C, [8 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_21 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecInterface(float* %B, [8 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_22 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecInterface(float* %A, [8 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_23 [1/1] 1.57ns
:8  br label %.preheader


 <State 2>: 2.11ns
ST_2: indvar_flatten [1/1] 0.00ns
.preheader:0  %indvar_flatten = phi i11 [ 0, %0 ], [ %indvar_flatten_next, %.preheader.preheader ]

ST_2: exitcond_flatten [1/1] 2.11ns
.preheader:1  %exitcond_flatten = icmp eq i11 %indvar_flatten, -1024

ST_2: indvar_flatten_next [1/1] 1.84ns
.preheader:2  %indvar_flatten_next = add i11 %indvar_flatten, 1

ST_2: stg_27 [1/1] 0.00ns
.preheader:3  br i1 %exitcond_flatten, label %1, label %.preheader.preheader


 <State 3>: 2.60ns
ST_3: A_read [1/1] 2.60ns
.preheader.preheader:3  %A_read = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A) nounwind

ST_3: B_read [1/1] 2.60ns
.preheader.preheader:4  %B_read = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B) nounwind


 <State 4>: 4.35ns
ST_4: tmp_4 [9/9] 4.35ns
.preheader.preheader:5  %tmp_4 = fadd float %A_read, %B_read


 <State 5>: 4.35ns
ST_5: tmp_4 [8/9] 4.35ns
.preheader.preheader:5  %tmp_4 = fadd float %A_read, %B_read


 <State 6>: 4.35ns
ST_6: tmp_4 [7/9] 4.35ns
.preheader.preheader:5  %tmp_4 = fadd float %A_read, %B_read


 <State 7>: 4.35ns
ST_7: tmp_4 [6/9] 4.35ns
.preheader.preheader:5  %tmp_4 = fadd float %A_read, %B_read


 <State 8>: 4.35ns
ST_8: tmp_4 [5/9] 4.35ns
.preheader.preheader:5  %tmp_4 = fadd float %A_read, %B_read


 <State 9>: 4.35ns
ST_9: tmp_4 [4/9] 4.35ns
.preheader.preheader:5  %tmp_4 = fadd float %A_read, %B_read


 <State 10>: 4.35ns
ST_10: tmp_4 [3/9] 4.35ns
.preheader.preheader:5  %tmp_4 = fadd float %A_read, %B_read


 <State 11>: 4.35ns
ST_11: tmp_4 [2/9] 4.35ns
.preheader.preheader:5  %tmp_4 = fadd float %A_read, %B_read


 <State 12>: 4.35ns
ST_12: tmp_4 [1/9] 4.35ns
.preheader.preheader:5  %tmp_4 = fadd float %A_read, %B_read


 <State 13>: 2.60ns
ST_13: empty [1/1] 0.00ns
.preheader.preheader:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind

ST_13: tmp_1 [1/1] 0.00ns
.preheader.preheader:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

ST_13: stg_41 [1/1] 0.00ns
.preheader.preheader:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_13: stg_42 [1/1] 2.60ns
.preheader.preheader:6  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %C, float %tmp_4) nounwind

ST_13: empty_3 [1/1] 0.00ns
.preheader.preheader:7  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_1) nounwind

ST_13: stg_44 [1/1] 0.00ns
.preheader.preheader:8  br label %.preheader


 <State 14>: 0.00ns
ST_14: stg_45 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
