
---------- Begin Simulation Statistics ----------
final_tick                               111921707000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 187430                       # Simulator instruction rate (inst/s)
host_mem_usage                                 714432                       # Number of bytes of host memory used
host_op_rate                                   204560                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   533.53                       # Real time elapsed on the host
host_tick_rate                              209774608                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109139393                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.111922                       # Number of seconds simulated
sim_ticks                                111921707000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109139393                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.119217                       # CPI: cycles per instruction
system.cpu.discardedOps                        429703                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         5309256                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.893482                       # IPC: instructions per cycle
system.cpu.numCycles                        111921707                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72222733     66.17%     66.17% # Class of committed instruction
system.cpu.op_class_0::IntMult                 547028      0.50%     66.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 231656      0.21%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 148482      0.14%     67.02% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 115828      0.11%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 42808      0.04%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           159857      0.15%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::MemRead               20932683     19.18%     86.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14738318     13.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109139393                       # Class of committed instruction
system.cpu.tickCycles                       106612451                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1545                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         11385                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          838                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       233673                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          104                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       467711                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            104                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                19685374                       # Number of BP lookups
system.cpu.branchPred.condPredicted          15844919                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             89090                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8076186                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8062837                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.834712                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050586                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                467                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          422689                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             287881                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           134808                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1216                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     34592041                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34592041                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34595082                       # number of overall hits
system.cpu.dcache.overall_hits::total        34595082                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35235                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35235                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35323                       # number of overall misses
system.cpu.dcache.overall_misses::total         35323                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2196829000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2196829000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2196829000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2196829000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34627276                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34627276                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34630405                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34630405                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001018                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001018                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001020                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001020                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62347.921101                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62347.921101                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62192.594061                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62192.594061                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        25905                       # number of writebacks
system.cpu.dcache.writebacks::total             25905                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         6042                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         6042                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         6042                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         6042                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        29193                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        29193                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        29237                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        29237                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1668514000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1668514000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1670151000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1670151000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000843                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000843                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000844                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000844                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 57154.591854                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57154.591854                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 57124.568184                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57124.568184                       # average overall mshr miss latency
system.cpu.dcache.replacements                  28981                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20425338                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20425338                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        20610                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20610                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    561707000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    561707000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20445948                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20445948                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001008                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001008                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 27254.099951                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27254.099951                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1416                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1416                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        19194                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        19194                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    472578000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    472578000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000939                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000939                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24621.131604                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24621.131604                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14166703                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14166703                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        14625                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        14625                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1635122000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1635122000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14181328                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14181328                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001031                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001031                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 111803.213675                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 111803.213675                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4626                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4626                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         9999                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9999                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1195936000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1195936000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000705                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000705                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 119605.560556                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 119605.560556                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3041                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3041                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           88                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           88                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.028124                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.028124                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           44                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           44                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1637000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1637000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.014062                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.014062                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 37204.545455                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 37204.545455                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 111921707000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.436129                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34795539                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             29237                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1190.120019                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            258000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.436129                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997797                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997797                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          110                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          117                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          69632487                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         69632487                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 111921707000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 111921707000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 111921707000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49161572                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17527168                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          10086674                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     24854696                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24854696                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     24854696                       # number of overall hits
system.cpu.icache.overall_hits::total        24854696                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       204806                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         204806                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       204806                       # number of overall misses
system.cpu.icache.overall_misses::total        204806                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5563417000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5563417000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5563417000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5563417000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     25059502                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     25059502                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     25059502                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     25059502                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008173                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008173                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008173                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008173                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 27164.326240                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 27164.326240                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 27164.326240                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 27164.326240                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       204687                       # number of writebacks
system.cpu.icache.writebacks::total            204687                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       204806                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       204806                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       204806                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       204806                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5153805000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5153805000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5153805000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5153805000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008173                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008173                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008173                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008173                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 25164.326240                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 25164.326240                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 25164.326240                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 25164.326240                       # average overall mshr miss latency
system.cpu.icache.replacements                 204687                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     24854696                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24854696                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       204806                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        204806                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5563417000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5563417000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     25059502                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     25059502                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008173                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008173                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 27164.326240                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 27164.326240                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       204806                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       204806                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5153805000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5153805000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008173                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008173                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 25164.326240                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 25164.326240                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 111921707000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           118.982798                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            25059502                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            204806                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            122.357265                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   118.982798                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.929553                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.929553                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          119                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          112                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          50323810                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         50323810                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 111921707000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 111921707000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 111921707000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 111921707000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109139393                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               204579                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                19621                       # number of demand (read+write) hits
system.l2.demand_hits::total                   224200                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              204579                       # number of overall hits
system.l2.overall_hits::.cpu.data               19621                       # number of overall hits
system.l2.overall_hits::total                  224200                       # number of overall hits
system.l2.demand_misses::.cpu.inst                227                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               9616                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9843                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               227                       # number of overall misses
system.l2.overall_misses::.cpu.data              9616                       # number of overall misses
system.l2.overall_misses::total                  9843                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     26537000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1170119000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1196656000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     26537000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1170119000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1196656000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           204806                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            29237                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               234043                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          204806                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           29237                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              234043                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.001108                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.328898                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.042056                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.001108                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.328898                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.042056                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 116903.083700                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 121684.588186                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 121574.316773                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 116903.083700                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 121684.588186                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 121574.316773                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1426                       # number of writebacks
system.l2.writebacks::total                      1426                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           227                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          9613                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9840                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          227                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         9613                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9840                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     21997000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    977537000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    999534000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     21997000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    977537000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    999534000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.001108                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.328796                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.042044                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.001108                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.328796                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.042044                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 96903.083700                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 101689.066889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 101578.658537                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 96903.083700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 101689.066889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 101578.658537                       # average overall mshr miss latency
system.l2.replacements                           1648                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        25905                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            25905                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        25905                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        25905                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       203923                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           203923                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       203923                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       203923                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               504                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   504                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            9495                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9495                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1155296000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1155296000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          9999                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9999                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.949595                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.949595                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 121674.144286                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 121674.144286                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         9495                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9495                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    965396000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    965396000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.949595                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.949595                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 101674.144286                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 101674.144286                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         204579                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             204579                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          227                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              227                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     26537000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     26537000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       204806                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         204806                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.001108                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001108                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 116903.083700                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 116903.083700                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          227                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          227                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     21997000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     21997000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.001108                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001108                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 96903.083700                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 96903.083700                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         19117                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             19117                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          121                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             121                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     14823000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     14823000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        19238                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         19238                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.006290                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.006290                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 122504.132231                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 122504.132231                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          118                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          118                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     12141000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     12141000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.006134                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.006134                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 102889.830508                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102889.830508                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 111921707000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6642.930761                       # Cycle average of tags in use
system.l2.tags.total_refs                      466869                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9840                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     47.446037                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       155.859845                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      6487.070916                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.019026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.791879                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.810905                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          455                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7686                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3744824                       # Number of tag accesses
system.l2.tags.data_accesses                  3744824                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 111921707000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      5704.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       908.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     38444.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.033339134750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          284                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          284                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               79333                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5406                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9840                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1426                       # Number of write requests accepted
system.mem_ctrls.readBursts                     39360                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5704                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      8                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      11.16                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 39360                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5704                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    9804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          284                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     138.535211                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.365125                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1882.994051                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          283     99.65%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.35%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           284                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          284                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      20.003521                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.003436                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.059339                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              283     99.65%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           284                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2519040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               365056                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     22.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  111903879000                       # Total gap between requests
system.mem_ctrls.avgGap                    9932884.70                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        58112                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2460416                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       363584                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 519220.100887131761                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 21983367.355181600899                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 3248556.600374224130                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          908                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        38452                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         5704                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     34543000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1642378750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1100499976500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     38042.95                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     42712.44                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 192934778.49                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        58112                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2460928                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2519040                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        58112                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        58112                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       365056                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       365056                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          227                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         9613                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           9840                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1426                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1426                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       519220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     21987942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         22507162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       519220                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       519220                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      3261709                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         3261709                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      3261709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       519220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     21987942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        25768871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                39352                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                5681                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2412                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2376                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2416                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2528                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2516                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2520                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2496                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2552                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2544                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2500                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2548                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2480                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2324                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2376                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2368                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2396                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          300                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          288                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          340                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          420                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          360                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          384                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          392                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          388                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          404                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          388                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          369                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          276                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          316                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          308                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          332                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               939071750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             196760000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1676921750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                23863.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           42613.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               31139                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               5025                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            79.13                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           88.45                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         8869                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   324.964709                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   300.031453                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   162.323772                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           34      0.38%      0.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           23      0.26%      0.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         7066     79.67%     80.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           27      0.30%     80.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1269     14.31%     94.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           29      0.33%     95.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          194      2.19%     97.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           25      0.28%     97.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          202      2.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         8869                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2518528                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             363584                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               22.502587                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                3.248557                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.20                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               80.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 111921707000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        31808700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        16906725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      141486240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      14991840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 8834835360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   8237075130                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  36041451360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   53318555355                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   476.391549                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  93609730500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3737240000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  14574736500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        31515960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        16751130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      139487040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      14662980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 8834835360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   8265176130                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  36017787360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   53320215960                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   476.406386                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  93548630000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3737240000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  14635837000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 111921707000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                345                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1426                       # Transaction distribution
system.membus.trans_dist::CleanEvict              119                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9495                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9495                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           345                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        21225                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  21225                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2884096                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2884096                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9840                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9840    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9840                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 111921707000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            34201000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          171758250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            224044                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        27331                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       204687                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3298                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9999                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9999                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        204806                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        19238                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       614299                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        87455                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                701754                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    104830208                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     14116352                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              118946560                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            1648                       # Total snoops (count)
system.tol2bus.snoopTraffic                    365056                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           235691                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004018                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.063260                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 234744     99.60%     99.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    947      0.40%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             235691                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 111921707000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2312447000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1843254000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         263135997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
