---
content_type: resource
description: 'NAND gate layout from Lecture 3: CMOS Technology and Logic Gates. (Image
  by Professors Arvind and Asanovic.)'
file: /courses/6-884-complex-digital-systems-spring-2005/bdf7410991079e1a9d2b9426a6102135_6-884S05.jpg
file_type: image/jpeg
image_metadata:
  caption: 'NAND gate layout from Lecture 3: CMOS Technology and Logic Gates. (Image
    by Professors Arvind and Asanovic.)'
  credit: ''
  image-alt: NAND gate diagram.
learning_resource_types: []
license: https://creativecommons.org/licenses/by-nc-sa/4.0/
ocw_type: OCWImage
resourcetype: Image
title: 6-884S05.jpg
uid: bdf74109-9107-9e1a-9d2b-9426a6102135
---
NAND gate layout from Lecture 3: CMOS Technology and Logic Gates. (Image by Professors Arvind and Asanovic.)