Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ac959033e96b41018946b95915403e9c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topModule_behav xil_defaultlib.topModule xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg16
Compiling module xil_defaultlib.reg47
Compiling module xil_defaultlib.Modul1
Compiling module xil_defaultlib.Modul7
Compiling module xil_defaultlib.reg56
Compiling module xil_defaultlib.Modul2
Compiling module xil_defaultlib.Modul4
Compiling module xil_defaultlib.reg7
Compiling module xil_defaultlib.Modul5
Compiling module xil_defaultlib.reg25
Compiling module xil_defaultlib.Modul6
Compiling module xil_defaultlib.Modul3
Compiling module xil_defaultlib.reg23
Compiling module xil_defaultlib.topModule
Compiling module xil_defaultlib.glbl
Built simulation snapshot topModule_behav
