#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001a07e5d96a0 .scope module, "serializer_tb" "serializer_tb" 2 3;
 .timescale -9 -12;
P_000001a07e708f40 .param/l "clock_period" 0 2 13, +C4<00000000000000000000000000001010>;
v000001a07e5daa40_0 .var "CLK_tb", 0 0;
v000001a07e5daae0_0 .var "P_DATA_tb", 7 0;
v000001a07e637870_0 .var "RST_tb", 0 0;
v000001a07e637910_0 .net "ser_data_tb", 0 0, v000001a07e5da860_0;  1 drivers
v000001a07e6379b0_0 .net "ser_done_tb", 0 0, v000001a07e5da900_0;  1 drivers
v000001a07e5e3310_0 .var "ser_en_tb", 0 0;
E_000001a07e7091c0 .event posedge, v000001a07e70b950_0;
S_000001a07e5d9830 .scope module, "uut" "serializer" 2 16, 3 1 0, S_000001a07e5d96a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "P_DATA";
    .port_info 1 /INPUT 1 "ser_en";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RST";
    .port_info 4 /OUTPUT 1 "ser_data";
    .port_info 5 /OUTPUT 1 "ser_done";
v000001a07e70b950_0 .net "CLK", 0 0, v000001a07e5daa40_0;  1 drivers
v000001a07e5b3360_0 .net "P_DATA", 7 0, v000001a07e5daae0_0;  1 drivers
v000001a07e5b2f70_0 .net "RST", 0 0, v000001a07e637870_0;  1 drivers
v000001a07e5da680_0 .var "busy", 0 0;
v000001a07e5da720_0 .var "counter", 3 0;
v000001a07e5da7c0_0 .var "internal_reg", 7 0;
v000001a07e5da860_0 .var "ser_data", 0 0;
v000001a07e5da900_0 .var "ser_done", 0 0;
v000001a07e5da9a0_0 .net "ser_en", 0 0, v000001a07e5e3310_0;  1 drivers
E_000001a07e7094c0/0 .event negedge, v000001a07e5b2f70_0;
E_000001a07e7094c0/1 .event posedge, v000001a07e70b950_0;
E_000001a07e7094c0 .event/or E_000001a07e7094c0/0, E_000001a07e7094c0/1;
    .scope S_000001a07e5d9830;
T_0 ;
    %wait E_000001a07e7094c0;
    %load/vec4 v000001a07e5b2f70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a07e5da860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a07e5da900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001a07e5da7c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a07e5da720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a07e5da680_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001a07e5da680_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v000001a07e5da9a0_0;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a07e5da720_0, 0;
    %load/vec4 v000001a07e5b3360_0;
    %assign/vec4 v000001a07e5da7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a07e5da680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a07e5da900_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001a07e5da680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %load/vec4 v000001a07e5da7c0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000001a07e5da860_0, 0;
    %load/vec4 v000001a07e5da7c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v000001a07e5da7c0_0, 0;
    %load/vec4 v000001a07e5da720_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001a07e5da720_0, 0;
    %load/vec4 v000001a07e5da720_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_0.7, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a07e5da900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a07e5da680_0, 0;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a07e5da900_0, 0;
T_0.8 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001a07e5d96a0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a07e5daa40_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a07e5daa40_0, 0, 1;
    %delay 5000, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000001a07e5d96a0;
T_2 ;
    %vpi_call 2 35 "$dumpfile", "serializer_tb.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001a07e5daae0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a07e5e3310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a07e637870_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a07e637870_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 179, 0, 8;
    %store/vec4 v000001a07e5daae0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a07e5e3310_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a07e5e3310_0, 0, 1;
    %pushi/vec4 8, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001a07e7091c0;
    %vpi_func 2 57 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 5, 0, 64;
    %vpi_call 2 57 "$display", "Time %0t | ser_data = %b | bit #%0d", $time, v000001a07e637910_0, S<0,vec4,u64> {1 0 0};
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %wait E_000001a07e7091c0;
    %load/vec4 v000001a07e6379b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %vpi_call 2 63 "$display", "\342\234\205 ser_done asserted correctly after 8 bits" {0 0 0};
    %jmp T_2.3;
T_2.2 ;
    %vpi_call 2 65 "$display", "\342\235\214 ser_done not asserted as expected" {0 0 0};
T_2.3 ;
    %vpi_call 2 67 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "serializer_tb.v";
    "./serializer.v";
