import re
from openpyxl import Workbook
from openpyxl.styles import PatternFill

def get_valid_connections():
    return [
        ('e_aic_0_init_ht', 'cc_l2_0_targ_ht'),
        ('e_aic_0_init_ht', 'cc_l2_1_targ_ht'),
        ('e_aic_0_init_ht', 'cc_l2_2_targ_ht'),
        ('e_aic_0_init_ht', 'cc_l2_3_targ_ht'),
        ('e_aic_0_init_ht', 'cc_l2_4_targ_ht'),
        ('e_aic_0_init_ht', 'cc_l2_5_targ_ht'),
        ('e_aic_0_init_ht', 'cc_l2_6_targ_ht'),
        ('e_aic_0_init_ht', 'cc_l2_7_targ_ht'),
        ('e_aic_0_init_ht', 'cc_lpddr_graph_0_targ_mt'),
        ('e_aic_0_init_ht', 'cc_lpddr_graph_1_targ_mt'),
        ('e_aic_0_init_ht', 'cc_lpddr_graph_2_targ_mt'),
        ('e_aic_0_init_ht', 'cc_lpddr_graph_3_targ_mt'),
        ('e_aic_0_init_ht', 'cc_lpddr_ppp_0_targ_ht'),
        ('e_aic_0_init_ht', 'cc_lpddr_ppp_1_targ_ht'),
        ('e_aic_0_init_ht', 'cc_lpddr_ppp_2_targ_ht'),
        ('e_aic_0_init_ht', 'cc_lpddr_ppp_3_targ_ht'),
        ('e_aic_0_init_ht', 'cc_pcie_targ_mt'),
        ('e_aic_0_init_ht', 'cc_aic_1_targ_lt'),
        ('e_aic_0_init_ht', 'cc_aic_2_targ_lt'),
        ('e_aic_0_init_ht', 'cc_aic_3_targ_lt'),
        ('e_aic_0_init_ht', 'cc_aic_4_targ_lt'),
        ('e_aic_0_init_ht', 'cc_aic_5_targ_lt'),
        ('e_aic_0_init_ht', 'cc_aic_6_targ_lt'),
        ('e_aic_0_init_ht', 'cc_aic_7_targ_lt'),
        ('e_aic_0_init_ht', 'cc_sdma_0_targ_lt'),
        ('e_aic_0_init_ht', 'cc_sdma_1_targ_lt'),
        ('e_aic_0_init_ht', 'cc_pve_0_targ_lt'),
        ('e_aic_0_init_ht', 'cc_pve_1_targ_lt'),
        ('e_aic_0_init_ht', 'cc_apu_targ_lt'),
        ('e_aic_0_init_ht', 'cc_sys_spm_targ_lt'),
        ('e_aic_1_init_ht', 'cc_l2_0_targ_ht'),
        ('e_aic_1_init_ht', 'cc_l2_1_targ_ht'),
        ('e_aic_1_init_ht', 'cc_l2_2_targ_ht'),
        ('e_aic_1_init_ht', 'cc_l2_3_targ_ht'),
        ('e_aic_1_init_ht', 'cc_l2_4_targ_ht'),
        ('e_aic_1_init_ht', 'cc_l2_5_targ_ht'),
        ('e_aic_1_init_ht', 'cc_l2_6_targ_ht'),
        ('e_aic_1_init_ht', 'cc_l2_7_targ_ht'),
        ('e_aic_1_init_ht', 'cc_lpddr_graph_0_targ_mt'),
        ('e_aic_1_init_ht', 'cc_lpddr_graph_1_targ_mt'),
        ('e_aic_1_init_ht', 'cc_lpddr_graph_2_targ_mt'),
        ('e_aic_1_init_ht', 'cc_lpddr_graph_3_targ_mt'),
        ('e_aic_1_init_ht', 'cc_lpddr_ppp_0_targ_ht'),
        ('e_aic_1_init_ht', 'cc_lpddr_ppp_1_targ_ht'),
        ('e_aic_1_init_ht', 'cc_lpddr_ppp_2_targ_ht'),
        ('e_aic_1_init_ht', 'cc_lpddr_ppp_3_targ_ht'),
        ('e_aic_1_init_ht', 'cc_pcie_targ_mt'),
        ('e_aic_1_init_ht', 'cc_aic_0_targ_lt'),
        ('e_aic_1_init_ht', 'cc_aic_2_targ_lt'),
        ('e_aic_1_init_ht', 'cc_aic_3_targ_lt'),
        ('e_aic_1_init_ht', 'cc_aic_4_targ_lt'),
        ('e_aic_1_init_ht', 'cc_aic_5_targ_lt'),
        ('e_aic_1_init_ht', 'cc_aic_6_targ_lt'),
        ('e_aic_1_init_ht', 'cc_aic_7_targ_lt'),
        ('e_aic_1_init_ht', 'cc_sdma_0_targ_lt'),
        ('e_aic_1_init_ht', 'cc_sdma_1_targ_lt'),
        ('e_aic_1_init_ht', 'cc_pve_0_targ_lt'),
        ('e_aic_1_init_ht', 'cc_pve_1_targ_lt'),
        ('e_aic_1_init_ht', 'cc_apu_targ_lt'),
        ('e_aic_1_init_ht', 'cc_sys_spm_targ_lt'),
        ('e_aic_2_init_ht', 'cc_l2_0_targ_ht'),
        ('e_aic_2_init_ht', 'cc_l2_1_targ_ht'),
        ('e_aic_2_init_ht', 'cc_l2_2_targ_ht'),
        ('e_aic_2_init_ht', 'cc_l2_3_targ_ht'),
        ('e_aic_2_init_ht', 'cc_l2_4_targ_ht'),
        ('e_aic_2_init_ht', 'cc_l2_5_targ_ht'),
        ('e_aic_2_init_ht', 'cc_l2_6_targ_ht'),
        ('e_aic_2_init_ht', 'cc_l2_7_targ_ht'),
        ('e_aic_2_init_ht', 'cc_lpddr_graph_0_targ_mt'),
        ('e_aic_2_init_ht', 'cc_lpddr_graph_1_targ_mt'),
        ('e_aic_2_init_ht', 'cc_lpddr_graph_2_targ_mt'),
        ('e_aic_2_init_ht', 'cc_lpddr_graph_3_targ_mt'),
        ('e_aic_2_init_ht', 'cc_lpddr_ppp_0_targ_ht'),
        ('e_aic_2_init_ht', 'cc_lpddr_ppp_1_targ_ht'),
        ('e_aic_2_init_ht', 'cc_lpddr_ppp_2_targ_ht'),
        ('e_aic_2_init_ht', 'cc_lpddr_ppp_3_targ_ht'),
        ('e_aic_2_init_ht', 'cc_pcie_targ_mt'),
        ('e_aic_2_init_ht', 'cc_aic_0_targ_lt'),
        ('e_aic_2_init_ht', 'cc_aic_1_targ_lt'),
        ('e_aic_2_init_ht', 'cc_aic_3_targ_lt'),
        ('e_aic_2_init_ht', 'cc_aic_4_targ_lt'),
        ('e_aic_2_init_ht', 'cc_aic_5_targ_lt'),
        ('e_aic_2_init_ht', 'cc_aic_6_targ_lt'),
        ('e_aic_2_init_ht', 'cc_aic_7_targ_lt'),
        ('e_aic_2_init_ht', 'cc_sdma_0_targ_lt'),
        ('e_aic_2_init_ht', 'cc_sdma_1_targ_lt'),
        ('e_aic_2_init_ht', 'cc_pve_0_targ_lt'),
        ('e_aic_2_init_ht', 'cc_pve_1_targ_lt'),
        ('e_aic_2_init_ht', 'cc_apu_targ_lt'),
        ('e_aic_2_init_ht', 'cc_sys_spm_targ_lt'),
        ('e_aic_3_init_ht', 'cc_l2_0_targ_ht'),
        ('e_aic_3_init_ht', 'cc_l2_1_targ_ht'),
        ('e_aic_3_init_ht', 'cc_l2_2_targ_ht'),
        ('e_aic_3_init_ht', 'cc_l2_3_targ_ht'),
        ('e_aic_3_init_ht', 'cc_l2_4_targ_ht'),
        ('e_aic_3_init_ht', 'cc_l2_5_targ_ht'),
        ('e_aic_3_init_ht', 'cc_l2_6_targ_ht'),
        ('e_aic_3_init_ht', 'cc_l2_7_targ_ht'),
        ('e_aic_3_init_ht', 'cc_lpddr_graph_0_targ_mt'),
        ('e_aic_3_init_ht', 'cc_lpddr_graph_1_targ_mt'),
        ('e_aic_3_init_ht', 'cc_lpddr_graph_2_targ_mt'),
        ('e_aic_3_init_ht', 'cc_lpddr_graph_3_targ_mt'),
        ('e_aic_3_init_ht', 'cc_lpddr_ppp_0_targ_ht'),
        ('e_aic_3_init_ht', 'cc_lpddr_ppp_1_targ_ht'),
        ('e_aic_3_init_ht', 'cc_lpddr_ppp_2_targ_ht'),
        ('e_aic_3_init_ht', 'cc_lpddr_ppp_3_targ_ht'),
        ('e_aic_3_init_ht', 'cc_pcie_targ_mt'),
        ('e_aic_3_init_ht', 'cc_aic_0_targ_lt'),
        ('e_aic_3_init_ht', 'cc_aic_1_targ_lt'),
        ('e_aic_3_init_ht', 'cc_aic_2_targ_lt'),
        ('e_aic_3_init_ht', 'cc_aic_4_targ_lt'),
        ('e_aic_3_init_ht', 'cc_aic_5_targ_lt'),
        ('e_aic_3_init_ht', 'cc_aic_6_targ_lt'),
        ('e_aic_3_init_ht', 'cc_aic_7_targ_lt'),
        ('e_aic_3_init_ht', 'cc_sdma_0_targ_lt'),
        ('e_aic_3_init_ht', 'cc_sdma_1_targ_lt'),
        ('e_aic_3_init_ht', 'cc_pve_0_targ_lt'),
        ('e_aic_3_init_ht', 'cc_pve_1_targ_lt'),
        ('e_aic_3_init_ht', 'cc_apu_targ_lt'),
        ('e_aic_3_init_ht', 'cc_sys_spm_targ_lt'),
        ('e_aic_4_init_ht', 'cc_l2_0_targ_ht'),
        ('e_aic_4_init_ht', 'cc_l2_1_targ_ht'),
        ('e_aic_4_init_ht', 'cc_l2_2_targ_ht'),
        ('e_aic_4_init_ht', 'cc_l2_3_targ_ht'),
        ('e_aic_4_init_ht', 'cc_l2_4_targ_ht'),
        ('e_aic_4_init_ht', 'cc_l2_5_targ_ht'),
        ('e_aic_4_init_ht', 'cc_l2_6_targ_ht'),
        ('e_aic_4_init_ht', 'cc_l2_7_targ_ht'),
        ('e_aic_4_init_ht', 'cc_lpddr_graph_0_targ_mt'),
        ('e_aic_4_init_ht', 'cc_lpddr_graph_1_targ_mt'),
        ('e_aic_4_init_ht', 'cc_lpddr_graph_2_targ_mt'),
        ('e_aic_4_init_ht', 'cc_lpddr_graph_3_targ_mt'),
        ('e_aic_4_init_ht', 'cc_lpddr_ppp_0_targ_ht'),
        ('e_aic_4_init_ht', 'cc_lpddr_ppp_1_targ_ht'),
        ('e_aic_4_init_ht', 'cc_lpddr_ppp_2_targ_ht'),
        ('e_aic_4_init_ht', 'cc_lpddr_ppp_3_targ_ht'),
        ('e_aic_4_init_ht', 'cc_pcie_targ_mt'),
        ('e_aic_4_init_ht', 'cc_aic_0_targ_lt'),
        ('e_aic_4_init_ht', 'cc_aic_1_targ_lt'),
        ('e_aic_4_init_ht', 'cc_aic_2_targ_lt'),
        ('e_aic_4_init_ht', 'cc_aic_3_targ_lt'),
        ('e_aic_4_init_ht', 'cc_aic_5_targ_lt'),
        ('e_aic_4_init_ht', 'cc_aic_6_targ_lt'),
        ('e_aic_4_init_ht', 'cc_aic_7_targ_lt'),
        ('e_aic_4_init_ht', 'cc_sdma_0_targ_lt'),
        ('e_aic_4_init_ht', 'cc_sdma_1_targ_lt'),
        ('e_aic_4_init_ht', 'cc_pve_0_targ_lt'),
        ('e_aic_4_init_ht', 'cc_pve_1_targ_lt'),
        ('e_aic_4_init_ht', 'cc_apu_targ_lt'),
        ('e_aic_4_init_ht', 'cc_sys_spm_targ_lt'),
        ('e_aic_5_init_ht', 'cc_l2_0_targ_ht'),
        ('e_aic_5_init_ht', 'cc_l2_1_targ_ht'),
        ('e_aic_5_init_ht', 'cc_l2_2_targ_ht'),
        ('e_aic_5_init_ht', 'cc_l2_3_targ_ht'),
        ('e_aic_5_init_ht', 'cc_l2_4_targ_ht'),
        ('e_aic_5_init_ht', 'cc_l2_5_targ_ht'),
        ('e_aic_5_init_ht', 'cc_l2_6_targ_ht'),
        ('e_aic_5_init_ht', 'cc_l2_7_targ_ht'),
        ('e_aic_5_init_ht', 'cc_lpddr_graph_0_targ_mt'),
        ('e_aic_5_init_ht', 'cc_lpddr_graph_1_targ_mt'),
        ('e_aic_5_init_ht', 'cc_lpddr_graph_2_targ_mt'),
        ('e_aic_5_init_ht', 'cc_lpddr_graph_3_targ_mt'),
        ('e_aic_5_init_ht', 'cc_lpddr_ppp_0_targ_ht'),
        ('e_aic_5_init_ht', 'cc_lpddr_ppp_1_targ_ht'),
        ('e_aic_5_init_ht', 'cc_lpddr_ppp_2_targ_ht'),
        ('e_aic_5_init_ht', 'cc_lpddr_ppp_3_targ_ht'),
        ('e_aic_5_init_ht', 'cc_pcie_targ_mt'),
        ('e_aic_5_init_ht', 'cc_aic_0_targ_lt'),
        ('e_aic_5_init_ht', 'cc_aic_1_targ_lt'),
        ('e_aic_5_init_ht', 'cc_aic_2_targ_lt'),
        ('e_aic_5_init_ht', 'cc_aic_3_targ_lt'),
        ('e_aic_5_init_ht', 'cc_aic_4_targ_lt'),
        ('e_aic_5_init_ht', 'cc_aic_6_targ_lt'),
        ('e_aic_5_init_ht', 'cc_aic_7_targ_lt'),
        ('e_aic_5_init_ht', 'cc_sdma_0_targ_lt'),
        ('e_aic_5_init_ht', 'cc_sdma_1_targ_lt'),
        ('e_aic_5_init_ht', 'cc_pve_0_targ_lt'),
        ('e_aic_5_init_ht', 'cc_pve_1_targ_lt'),
        ('e_aic_5_init_ht', 'cc_apu_targ_lt'),
        ('e_aic_5_init_ht', 'cc_sys_spm_targ_lt'),
        ('e_aic_6_init_ht', 'cc_l2_0_targ_ht'),
        ('e_aic_6_init_ht', 'cc_l2_1_targ_ht'),
        ('e_aic_6_init_ht', 'cc_l2_2_targ_ht'),
        ('e_aic_6_init_ht', 'cc_l2_3_targ_ht'),
        ('e_aic_6_init_ht', 'cc_l2_4_targ_ht'),
        ('e_aic_6_init_ht', 'cc_l2_5_targ_ht'),
        ('e_aic_6_init_ht', 'cc_l2_6_targ_ht'),
        ('e_aic_6_init_ht', 'cc_l2_7_targ_ht'),
        ('e_aic_6_init_ht', 'cc_lpddr_graph_0_targ_mt'),
        ('e_aic_6_init_ht', 'cc_lpddr_graph_1_targ_mt'),
        ('e_aic_6_init_ht', 'cc_lpddr_graph_2_targ_mt'),
        ('e_aic_6_init_ht', 'cc_lpddr_graph_3_targ_mt'),
        ('e_aic_6_init_ht', 'cc_lpddr_ppp_0_targ_ht'),
        ('e_aic_6_init_ht', 'cc_lpddr_ppp_1_targ_ht'),
        ('e_aic_6_init_ht', 'cc_lpddr_ppp_2_targ_ht'),
        ('e_aic_6_init_ht', 'cc_lpddr_ppp_3_targ_ht'),
        ('e_aic_6_init_ht', 'cc_pcie_targ_mt'),
        ('e_aic_6_init_ht', 'cc_aic_0_targ_lt'),
        ('e_aic_6_init_ht', 'cc_aic_1_targ_lt'),
        ('e_aic_6_init_ht', 'cc_aic_2_targ_lt'),
        ('e_aic_6_init_ht', 'cc_aic_3_targ_lt'),
        ('e_aic_6_init_ht', 'cc_aic_4_targ_lt'),
        ('e_aic_6_init_ht', 'cc_aic_5_targ_lt'),
        ('e_aic_6_init_ht', 'cc_aic_7_targ_lt'),
        ('e_aic_6_init_ht', 'cc_sdma_0_targ_lt'),
        ('e_aic_6_init_ht', 'cc_sdma_1_targ_lt'),
        ('e_aic_6_init_ht', 'cc_pve_0_targ_lt'),
        ('e_aic_6_init_ht', 'cc_pve_1_targ_lt'),
        ('e_aic_6_init_ht', 'cc_apu_targ_lt'),
        ('e_aic_6_init_ht', 'cc_sys_spm_targ_lt'),
        ('e_aic_7_init_ht', 'cc_l2_0_targ_ht'),
        ('e_aic_7_init_ht', 'cc_l2_1_targ_ht'),
        ('e_aic_7_init_ht', 'cc_l2_2_targ_ht'),
        ('e_aic_7_init_ht', 'cc_l2_3_targ_ht'),
        ('e_aic_7_init_ht', 'cc_l2_4_targ_ht'),
        ('e_aic_7_init_ht', 'cc_l2_5_targ_ht'),
        ('e_aic_7_init_ht', 'cc_l2_6_targ_ht'),
        ('e_aic_7_init_ht', 'cc_l2_7_targ_ht'),
        ('e_aic_7_init_ht', 'cc_lpddr_graph_0_targ_mt'),
        ('e_aic_7_init_ht', 'cc_lpddr_graph_1_targ_mt'),
        ('e_aic_7_init_ht', 'cc_lpddr_graph_2_targ_mt'),
        ('e_aic_7_init_ht', 'cc_lpddr_graph_3_targ_mt'),
        ('e_aic_7_init_ht', 'cc_lpddr_ppp_0_targ_ht'),
        ('e_aic_7_init_ht', 'cc_lpddr_ppp_1_targ_ht'),
        ('e_aic_7_init_ht', 'cc_lpddr_ppp_2_targ_ht'),
        ('e_aic_7_init_ht', 'cc_lpddr_ppp_3_targ_ht'),
        ('e_aic_7_init_ht', 'cc_pcie_targ_mt'),
        ('e_aic_7_init_ht', 'cc_aic_0_targ_lt'),
        ('e_aic_7_init_ht', 'cc_aic_1_targ_lt'),
        ('e_aic_7_init_ht', 'cc_aic_2_targ_lt'),
        ('e_aic_7_init_ht', 'cc_aic_3_targ_lt'),
        ('e_aic_7_init_ht', 'cc_aic_4_targ_lt'),
        ('e_aic_7_init_ht', 'cc_aic_5_targ_lt'),
        ('e_aic_7_init_ht', 'cc_aic_6_targ_lt'),
        ('e_aic_7_init_ht', 'cc_sdma_0_targ_lt'),
        ('e_aic_7_init_ht', 'cc_sdma_1_targ_lt'),
        ('e_aic_7_init_ht', 'cc_pve_0_targ_lt'),
        ('e_aic_7_init_ht', 'cc_pve_1_targ_lt'),
        ('e_aic_7_init_ht', 'cc_apu_targ_lt'),
        ('e_aic_7_init_ht', 'cc_sys_spm_targ_lt'),
        ('e_sdma_0_init_ht_0', 'cc_l2_0_targ_ht'),
        ('e_sdma_0_init_ht_0', 'cc_l2_1_targ_ht'),
        ('e_sdma_0_init_ht_0', 'cc_l2_2_targ_ht'),
        ('e_sdma_0_init_ht_0', 'cc_l2_3_targ_ht'),
        ('e_sdma_0_init_ht_0', 'cc_l2_4_targ_ht'),
        ('e_sdma_0_init_ht_0', 'cc_l2_5_targ_ht'),
        ('e_sdma_0_init_ht_0', 'cc_l2_6_targ_ht'),
        ('e_sdma_0_init_ht_0', 'cc_l2_7_targ_ht'),
        ('e_sdma_0_init_ht_0', 'cc_lpddr_graph_0_targ_mt'),
        ('e_sdma_0_init_ht_0', 'cc_lpddr_graph_1_targ_mt'),
        ('e_sdma_0_init_ht_0', 'cc_lpddr_graph_2_targ_mt'),
        ('e_sdma_0_init_ht_0', 'cc_lpddr_graph_3_targ_mt'),
        ('e_sdma_0_init_ht_0', 'cc_lpddr_ppp_0_targ_ht'),
        ('e_sdma_0_init_ht_0', 'cc_lpddr_ppp_1_targ_ht'),
        ('e_sdma_0_init_ht_0', 'cc_lpddr_ppp_2_targ_ht'),
        ('e_sdma_0_init_ht_0', 'cc_lpddr_ppp_3_targ_ht'),
        ('e_sdma_0_init_ht_0', 'cc_pcie_targ_mt'),
        ('e_sdma_0_init_ht_0', 'cc_aic_0_targ_lt'),
        ('e_sdma_0_init_ht_0', 'cc_aic_1_targ_lt'),
        ('e_sdma_0_init_ht_0', 'cc_aic_2_targ_lt'),
        ('e_sdma_0_init_ht_0', 'cc_aic_3_targ_lt'),
        ('e_sdma_0_init_ht_0', 'cc_aic_4_targ_lt'),
        ('e_sdma_0_init_ht_0', 'cc_aic_5_targ_lt'),
        ('e_sdma_0_init_ht_0', 'cc_aic_6_targ_lt'),
        ('e_sdma_0_init_ht_0', 'cc_aic_7_targ_lt'),
        ('e_sdma_0_init_ht_0', 'cc_pve_0_targ_lt'),
        ('e_sdma_0_init_ht_0', 'cc_pve_1_targ_lt'),
        ('e_sdma_0_init_ht_0', 'cc_apu_targ_lt'),
        ('e_sdma_0_init_ht_0', 'cc_sys_spm_targ_lt'),
        ('e_sdma_1_init_ht_0', 'cc_l2_0_targ_ht'),
        ('e_sdma_1_init_ht_0', 'cc_l2_1_targ_ht'),
        ('e_sdma_1_init_ht_0', 'cc_l2_2_targ_ht'),
        ('e_sdma_1_init_ht_0', 'cc_l2_3_targ_ht'),
        ('e_sdma_1_init_ht_0', 'cc_l2_4_targ_ht'),
        ('e_sdma_1_init_ht_0', 'cc_l2_5_targ_ht'),
        ('e_sdma_1_init_ht_0', 'cc_l2_6_targ_ht'),
        ('e_sdma_1_init_ht_0', 'cc_l2_7_targ_ht'),
        ('e_sdma_1_init_ht_0', 'cc_lpddr_graph_0_targ_mt'),
        ('e_sdma_1_init_ht_0', 'cc_lpddr_graph_1_targ_mt'),
        ('e_sdma_1_init_ht_0', 'cc_lpddr_graph_2_targ_mt'),
        ('e_sdma_1_init_ht_0', 'cc_lpddr_graph_3_targ_mt'),
        ('e_sdma_1_init_ht_0', 'cc_lpddr_ppp_0_targ_ht'),
        ('e_sdma_1_init_ht_0', 'cc_lpddr_ppp_1_targ_ht'),
        ('e_sdma_1_init_ht_0', 'cc_lpddr_ppp_2_targ_ht'),
        ('e_sdma_1_init_ht_0', 'cc_lpddr_ppp_3_targ_ht'),
        ('e_sdma_1_init_ht_0', 'cc_pcie_targ_mt'),
        ('e_sdma_1_init_ht_0', 'cc_aic_0_targ_lt'),
        ('e_sdma_1_init_ht_0', 'cc_aic_1_targ_lt'),
        ('e_sdma_1_init_ht_0', 'cc_aic_2_targ_lt'),
        ('e_sdma_1_init_ht_0', 'cc_aic_3_targ_lt'),
        ('e_sdma_1_init_ht_0', 'cc_aic_4_targ_lt'),
        ('e_sdma_1_init_ht_0', 'cc_aic_5_targ_lt'),
        ('e_sdma_1_init_ht_0', 'cc_aic_6_targ_lt'),
        ('e_sdma_1_init_ht_0', 'cc_aic_7_targ_lt'),
        ('e_sdma_1_init_ht_0', 'cc_pve_0_targ_lt'),
        ('e_sdma_1_init_ht_0', 'cc_pve_1_targ_lt'),
        ('e_sdma_1_init_ht_0', 'cc_apu_targ_lt'),
        ('e_sdma_1_init_ht_0', 'cc_sys_spm_targ_lt'),
        ('e_sdma_0_init_ht_1', 'cc_l2_0_targ_ht'),
        ('e_sdma_0_init_ht_1', 'cc_l2_1_targ_ht'),
        ('e_sdma_0_init_ht_1', 'cc_l2_2_targ_ht'),
        ('e_sdma_0_init_ht_1', 'cc_l2_3_targ_ht'),
        ('e_sdma_0_init_ht_1', 'cc_l2_4_targ_ht'),
        ('e_sdma_0_init_ht_1', 'cc_l2_5_targ_ht'),
        ('e_sdma_0_init_ht_1', 'cc_l2_6_targ_ht'),
        ('e_sdma_0_init_ht_1', 'cc_l2_7_targ_ht'),
        ('e_sdma_0_init_ht_1', 'cc_lpddr_graph_0_targ_mt'),
        ('e_sdma_0_init_ht_1', 'cc_lpddr_graph_1_targ_mt'),
        ('e_sdma_0_init_ht_1', 'cc_lpddr_graph_2_targ_mt'),
        ('e_sdma_0_init_ht_1', 'cc_lpddr_graph_3_targ_mt'),
        ('e_sdma_0_init_ht_1', 'cc_lpddr_ppp_0_targ_ht'),
        ('e_sdma_0_init_ht_1', 'cc_lpddr_ppp_1_targ_ht'),
        ('e_sdma_0_init_ht_1', 'cc_lpddr_ppp_2_targ_ht'),
        ('e_sdma_0_init_ht_1', 'cc_lpddr_ppp_3_targ_ht'),
        ('e_sdma_0_init_ht_1', 'cc_pcie_targ_mt'),
        ('e_sdma_0_init_ht_1', 'cc_aic_0_targ_lt'),
        ('e_sdma_0_init_ht_1', 'cc_aic_1_targ_lt'),
        ('e_sdma_0_init_ht_1', 'cc_aic_2_targ_lt'),
        ('e_sdma_0_init_ht_1', 'cc_aic_3_targ_lt'),
        ('e_sdma_0_init_ht_1', 'cc_aic_4_targ_lt'),
        ('e_sdma_0_init_ht_1', 'cc_aic_5_targ_lt'),
        ('e_sdma_0_init_ht_1', 'cc_aic_6_targ_lt'),
        ('e_sdma_0_init_ht_1', 'cc_aic_7_targ_lt'),
        ('e_sdma_0_init_ht_1', 'cc_pve_0_targ_lt'),
        ('e_sdma_0_init_ht_1', 'cc_pve_1_targ_lt'),
        ('e_sdma_0_init_ht_1', 'cc_apu_targ_lt'),
        ('e_sdma_0_init_ht_1', 'cc_sys_spm_targ_lt'),
        ('e_sdma_1_init_ht_1', 'cc_l2_0_targ_ht'),
        ('e_sdma_1_init_ht_1', 'cc_l2_1_targ_ht'),
        ('e_sdma_1_init_ht_1', 'cc_l2_2_targ_ht'),
        ('e_sdma_1_init_ht_1', 'cc_l2_3_targ_ht'),
        ('e_sdma_1_init_ht_1', 'cc_l2_4_targ_ht'),
        ('e_sdma_1_init_ht_1', 'cc_l2_5_targ_ht'),
        ('e_sdma_1_init_ht_1', 'cc_l2_6_targ_ht'),
        ('e_sdma_1_init_ht_1', 'cc_l2_7_targ_ht'),
        ('e_sdma_1_init_ht_1', 'cc_lpddr_graph_0_targ_mt'),
        ('e_sdma_1_init_ht_1', 'cc_lpddr_graph_1_targ_mt'),
        ('e_sdma_1_init_ht_1', 'cc_lpddr_graph_2_targ_mt'),
        ('e_sdma_1_init_ht_1', 'cc_lpddr_graph_3_targ_mt'),
        ('e_sdma_1_init_ht_1', 'cc_lpddr_ppp_0_targ_ht'),
        ('e_sdma_1_init_ht_1', 'cc_lpddr_ppp_1_targ_ht'),
        ('e_sdma_1_init_ht_1', 'cc_lpddr_ppp_2_targ_ht'),
        ('e_sdma_1_init_ht_1', 'cc_lpddr_ppp_3_targ_ht'),
        ('e_sdma_1_init_ht_1', 'cc_pcie_targ_mt'),
        ('e_sdma_1_init_ht_1', 'cc_aic_0_targ_lt'),
        ('e_sdma_1_init_ht_1', 'cc_aic_1_targ_lt'),
        ('e_sdma_1_init_ht_1', 'cc_aic_2_targ_lt'),
        ('e_sdma_1_init_ht_1', 'cc_aic_3_targ_lt'),
        ('e_sdma_1_init_ht_1', 'cc_aic_4_targ_lt'),
        ('e_sdma_1_init_ht_1', 'cc_aic_5_targ_lt'),
        ('e_sdma_1_init_ht_1', 'cc_aic_6_targ_lt'),
        ('e_sdma_1_init_ht_1', 'cc_aic_7_targ_lt'),
        ('e_sdma_1_init_ht_1', 'cc_pve_0_targ_lt'),
        ('e_sdma_1_init_ht_1', 'cc_pve_1_targ_lt'),
        ('e_sdma_1_init_ht_1', 'cc_apu_targ_lt'),
        ('e_sdma_1_init_ht_1', 'cc_sys_spm_targ_lt'),
        ('e_pve_0_init_ht', 'cc_l2_0_targ_ht'),
        ('e_pve_0_init_ht', 'cc_l2_1_targ_ht'),
        ('e_pve_0_init_ht', 'cc_l2_2_targ_ht'),
        ('e_pve_0_init_ht', 'cc_l2_3_targ_ht'),
        ('e_pve_0_init_ht', 'cc_l2_4_targ_ht'),
        ('e_pve_0_init_ht', 'cc_l2_5_targ_ht'),
        ('e_pve_0_init_ht', 'cc_l2_6_targ_ht'),
        ('e_pve_0_init_ht', 'cc_l2_7_targ_ht'),
        ('e_pve_0_init_ht', 'cc_lpddr_graph_0_targ_mt'),
        ('e_pve_0_init_ht', 'cc_lpddr_graph_1_targ_mt'),
        ('e_pve_0_init_ht', 'cc_lpddr_graph_2_targ_mt'),
        ('e_pve_0_init_ht', 'cc_lpddr_graph_3_targ_mt'),
        ('e_pve_0_init_ht', 'cc_lpddr_ppp_0_targ_ht'),
        ('e_pve_0_init_ht', 'cc_lpddr_ppp_1_targ_ht'),
        ('e_pve_0_init_ht', 'cc_lpddr_ppp_2_targ_ht'),
        ('e_pve_0_init_ht', 'cc_lpddr_ppp_3_targ_ht'),
        ('e_pve_0_init_ht', 'cc_pcie_targ_mt'),
        ('e_pve_0_init_ht', 'cc_aic_0_targ_lt'),
        ('e_pve_0_init_ht', 'cc_aic_1_targ_lt'),
        ('e_pve_0_init_ht', 'cc_aic_2_targ_lt'),
        ('e_pve_0_init_ht', 'cc_aic_3_targ_lt'),
        ('e_pve_0_init_ht', 'cc_aic_4_targ_lt'),
        ('e_pve_0_init_ht', 'cc_aic_5_targ_lt'),
        ('e_pve_0_init_ht', 'cc_aic_6_targ_lt'),
        ('e_pve_0_init_ht', 'cc_aic_7_targ_lt'),
        ('e_pve_0_init_ht', 'cc_sdma_0_targ_lt'),
        ('e_pve_0_init_ht', 'cc_sdma_1_targ_lt'),
        ('e_pve_0_init_ht', 'cc_pve_1_targ_lt'),
        ('e_pve_0_init_ht', 'cc_apu_targ_lt'),
        ('e_pve_0_init_ht', 'cc_sys_spm_targ_lt'),
        ('e_pve_1_init_ht', 'cc_l2_0_targ_ht'),
        ('e_pve_1_init_ht', 'cc_l2_1_targ_ht'),
        ('e_pve_1_init_ht', 'cc_l2_2_targ_ht'),
        ('e_pve_1_init_ht', 'cc_l2_3_targ_ht'),
        ('e_pve_1_init_ht', 'cc_l2_4_targ_ht'),
        ('e_pve_1_init_ht', 'cc_l2_5_targ_ht'),
        ('e_pve_1_init_ht', 'cc_l2_6_targ_ht'),
        ('e_pve_1_init_ht', 'cc_l2_7_targ_ht'),
        ('e_pve_1_init_ht', 'cc_lpddr_graph_0_targ_mt'),
        ('e_pve_1_init_ht', 'cc_lpddr_graph_1_targ_mt'),
        ('e_pve_1_init_ht', 'cc_lpddr_graph_2_targ_mt'),
        ('e_pve_1_init_ht', 'cc_lpddr_graph_3_targ_mt'),
        ('e_pve_1_init_ht', 'cc_lpddr_ppp_0_targ_ht'),
        ('e_pve_1_init_ht', 'cc_lpddr_ppp_1_targ_ht'),
        ('e_pve_1_init_ht', 'cc_lpddr_ppp_2_targ_ht'),
        ('e_pve_1_init_ht', 'cc_lpddr_ppp_3_targ_ht'),
        ('e_pve_1_init_ht', 'cc_pcie_targ_mt'),
        ('e_pve_1_init_ht', 'cc_aic_0_targ_lt'),
        ('e_pve_1_init_ht', 'cc_aic_1_targ_lt'),
        ('e_pve_1_init_ht', 'cc_aic_2_targ_lt'),
        ('e_pve_1_init_ht', 'cc_aic_3_targ_lt'),
        ('e_pve_1_init_ht', 'cc_aic_4_targ_lt'),
        ('e_pve_1_init_ht', 'cc_aic_5_targ_lt'),
        ('e_pve_1_init_ht', 'cc_aic_6_targ_lt'),
        ('e_pve_1_init_ht', 'cc_aic_7_targ_lt'),
        ('e_pve_1_init_ht', 'cc_sdma_0_targ_lt'),
        ('e_pve_1_init_ht', 'cc_sdma_1_targ_lt'),
        ('e_pve_1_init_ht', 'cc_pve_0_targ_lt'),
        ('e_pve_1_init_ht', 'cc_apu_targ_lt'),
        ('e_pve_1_init_ht', 'cc_sys_spm_targ_lt'),
        ('e_pcie_init_mt', 'cc_l2_0_targ_ht'),
        ('e_pcie_init_mt', 'cc_l2_1_targ_ht'),
        ('e_pcie_init_mt', 'cc_l2_2_targ_ht'),
        ('e_pcie_init_mt', 'cc_l2_3_targ_ht'),
        ('e_pcie_init_mt', 'cc_l2_4_targ_ht'),
        ('e_pcie_init_mt', 'cc_l2_5_targ_ht'),
        ('e_pcie_init_mt', 'cc_l2_6_targ_ht'),
        ('e_pcie_init_mt', 'cc_l2_7_targ_ht'),
        ('e_pcie_init_mt', 'cc_lpddr_graph_0_targ_mt'),
        ('e_pcie_init_mt', 'cc_lpddr_graph_1_targ_mt'),
        ('e_pcie_init_mt', 'cc_lpddr_graph_2_targ_mt'),
        ('e_pcie_init_mt', 'cc_lpddr_graph_3_targ_mt'),
        ('e_pcie_init_mt', 'cc_lpddr_ppp_0_targ_ht'),
        ('e_pcie_init_mt', 'cc_lpddr_ppp_1_targ_ht'),
        ('e_pcie_init_mt', 'cc_lpddr_ppp_2_targ_ht'),
        ('e_pcie_init_mt', 'cc_lpddr_ppp_3_targ_ht'),
        ('e_pcie_init_mt', 'cc_aic_0_targ_lt'),
        ('e_pcie_init_mt', 'cc_aic_1_targ_lt'),
        ('e_pcie_init_mt', 'cc_aic_2_targ_lt'),
        ('e_pcie_init_mt', 'cc_aic_3_targ_lt'),
        ('e_pcie_init_mt', 'cc_aic_4_targ_lt'),
        ('e_pcie_init_mt', 'cc_aic_5_targ_lt'),
        ('e_pcie_init_mt', 'cc_aic_6_targ_lt'),
        ('e_pcie_init_mt', 'cc_aic_7_targ_lt'),
        ('e_pcie_init_mt', 'cc_sdma_0_targ_lt'),
        ('e_pcie_init_mt', 'cc_sdma_1_targ_lt'),
        ('e_pcie_init_mt', 'cc_pve_0_targ_lt'),
        ('e_pcie_init_mt', 'cc_pve_1_targ_lt'),
        ('e_pcie_init_mt', 'cc_apu_targ_lt'),
        ('e_pcie_init_mt', 'cc_dcd_targ_cfg'),
        ('e_pcie_init_mt', 'cc_soc_mgmt_targ_lt'),
        ('e_pcie_init_mt', 'cc_soc_periph_targ_lt'),
        ('e_pcie_init_mt', 'cc_sys_spm_targ_lt'),
        ('e_pcie_init_mt', 'cc_lpddr_graph_0_targ_cfg'),
        ('e_pcie_init_mt', 'cc_lpddr_graph_1_targ_cfg'),
        ('e_pcie_init_mt', 'cc_lpddr_graph_2_targ_cfg'),
        ('e_pcie_init_mt', 'cc_lpddr_graph_3_targ_cfg'),
        ('e_pcie_init_mt', 'cc_lpddr_ppp_0_targ_cfg'),
        ('e_pcie_init_mt', 'cc_lpddr_ppp_1_targ_cfg'),
        ('e_pcie_init_mt', 'cc_lpddr_ppp_2_targ_cfg'),
        ('e_pcie_init_mt', 'cc_lpddr_ppp_3_targ_cfg'),
        ('e_pcie_init_mt', 'cc_pcie_targ_cfg'),
        ('e_pcie_init_mt', 'cc_pcie_targ_cfg_dbi'),
        ('e_apu_init_mt', 'cc_l2_0_targ_ht'),
        ('e_apu_init_mt', 'cc_l2_1_targ_ht'),
        ('e_apu_init_mt', 'cc_l2_2_targ_ht'),
        ('e_apu_init_mt', 'cc_l2_3_targ_ht'),
        ('e_apu_init_mt', 'cc_l2_4_targ_ht'),
        ('e_apu_init_mt', 'cc_l2_5_targ_ht'),
        ('e_apu_init_mt', 'cc_l2_6_targ_ht'),
        ('e_apu_init_mt', 'cc_l2_7_targ_ht'),
        ('e_apu_init_mt', 'cc_lpddr_graph_0_targ_mt'),
        ('e_apu_init_mt', 'cc_lpddr_graph_1_targ_mt'),
        ('e_apu_init_mt', 'cc_lpddr_graph_2_targ_mt'),
        ('e_apu_init_mt', 'cc_lpddr_graph_3_targ_mt'),
        ('e_apu_init_mt', 'cc_lpddr_ppp_0_targ_ht'),
        ('e_apu_init_mt', 'cc_lpddr_ppp_1_targ_ht'),
        ('e_apu_init_mt', 'cc_lpddr_ppp_2_targ_ht'),
        ('e_apu_init_mt', 'cc_lpddr_ppp_3_targ_ht'),
        ('e_apu_init_mt', 'cc_pcie_targ_mt'),
        ('e_apu_init_mt', 'cc_aic_0_targ_lt'),
        ('e_apu_init_mt', 'cc_aic_1_targ_lt'),
        ('e_apu_init_mt', 'cc_aic_2_targ_lt'),
        ('e_apu_init_mt', 'cc_aic_3_targ_lt'),
        ('e_apu_init_mt', 'cc_aic_4_targ_lt'),
        ('e_apu_init_mt', 'cc_aic_5_targ_lt'),
        ('e_apu_init_mt', 'cc_aic_6_targ_lt'),
        ('e_apu_init_mt', 'cc_aic_7_targ_lt'),
        ('e_apu_init_mt', 'cc_sdma_0_targ_lt'),
        ('e_apu_init_mt', 'cc_sdma_1_targ_lt'),
        ('e_apu_init_mt', 'cc_pve_0_targ_lt'),
        ('e_apu_init_mt', 'cc_pve_1_targ_lt'),
        ('e_apu_init_mt', 'cc_dcd_targ_cfg'),
        ('e_apu_init_mt', 'cc_soc_mgmt_targ_lt'),
        ('e_apu_init_mt', 'cc_soc_periph_targ_lt'),
        ('e_apu_init_mt', 'cc_sys_spm_targ_lt'),
        ('e_apu_init_mt', 'cc_lpddr_graph_0_targ_cfg'),
        ('e_apu_init_mt', 'cc_lpddr_graph_1_targ_cfg'),
        ('e_apu_init_mt', 'cc_lpddr_graph_2_targ_cfg'),
        ('e_apu_init_mt', 'cc_lpddr_graph_3_targ_cfg'),
        ('e_apu_init_mt', 'cc_lpddr_ppp_0_targ_cfg'),
        ('e_apu_init_mt', 'cc_lpddr_ppp_1_targ_cfg'),
        ('e_apu_init_mt', 'cc_lpddr_ppp_2_targ_cfg'),
        ('e_apu_init_mt', 'cc_lpddr_ppp_3_targ_cfg'),
        ('e_apu_init_mt', 'cc_pcie_targ_cfg'),
        ('e_apu_init_mt', 'cc_pcie_targ_cfg_dbi'),
        ('e_apu_init_mt', 'cc_aic_0_targ_syscfg'),
        ('e_apu_init_mt', 'cc_aic_1_targ_syscfg'),
        ('e_apu_init_mt', 'cc_aic_2_targ_syscfg'),
        ('e_apu_init_mt', 'cc_aic_3_targ_syscfg'),
        ('e_apu_init_mt', 'cc_aic_4_targ_syscfg'),
        ('e_apu_init_mt', 'cc_aic_5_targ_syscfg'),
        ('e_apu_init_mt', 'cc_aic_6_targ_syscfg'),
        ('e_apu_init_mt', 'cc_aic_7_targ_syscfg'),
        ('e_apu_init_mt', 'cc_l2_0_targ_syscfg'),
        ('e_apu_init_mt', 'cc_l2_1_targ_syscfg'),
        ('e_apu_init_mt', 'cc_l2_2_targ_syscfg'),
        ('e_apu_init_mt', 'cc_l2_3_targ_syscfg'),
        ('e_apu_init_mt', 'cc_l2_4_targ_syscfg'),
        ('e_apu_init_mt', 'cc_l2_5_targ_syscfg'),
        ('e_apu_init_mt', 'cc_l2_6_targ_syscfg'),
        ('e_apu_init_mt', 'cc_l2_7_targ_syscfg'),
        ('e_apu_init_mt', 'cc_lpddr_graph_0_targ_syscfg'),
        ('e_apu_init_mt', 'cc_lpddr_graph_1_targ_syscfg'),
        ('e_apu_init_mt', 'cc_lpddr_graph_2_targ_syscfg'),
        ('e_apu_init_mt', 'cc_lpddr_graph_3_targ_syscfg'),
        ('e_apu_init_mt', 'cc_lpddr_ppp_0_targ_syscfg'),
        ('e_apu_init_mt', 'cc_lpddr_ppp_1_targ_syscfg'),
        ('e_apu_init_mt', 'cc_lpddr_ppp_2_targ_syscfg'),
        ('e_apu_init_mt', 'cc_lpddr_ppp_3_targ_syscfg'),
        ('e_apu_init_mt', 'cc_pcie_targ_syscfg'),
        ('e_apu_init_mt', 'cc_pve_0_syscfg'),
        ('e_apu_init_mt', 'cc_pve_1_syscfg'),
        ('e_apu_init_mt', 'cc_apu_targ_syscfg'),
        ('e_apu_init_mt', 'cc_dcd_targ_syscfg'),
        ('e_apu_init_mt', 'cc_sdma_0_targ_syscfg'),
        ('e_apu_init_mt', 'cc_sdma_1_targ_syscfg'),
        ('e_apu_init_mt', 'cc_soc_mgmt_targ_syscfg'),
        ('e_apu_init_mt', 'cc_soc_periph_targ_syscfg'),
        ('e_apu_init_mt', 'cc_sys_spm_targ_syscfg'),
        ('e_dcd_dec_0_init_mt', 'cc_l2_0_targ_ht'),
        ('e_dcd_dec_0_init_mt', 'cc_l2_1_targ_ht'),
        ('e_dcd_dec_0_init_mt', 'cc_l2_2_targ_ht'),
        ('e_dcd_dec_0_init_mt', 'cc_l2_3_targ_ht'),
        ('e_dcd_dec_0_init_mt', 'cc_l2_4_targ_ht'),
        ('e_dcd_dec_0_init_mt', 'cc_l2_5_targ_ht'),
        ('e_dcd_dec_0_init_mt', 'cc_l2_6_targ_ht'),
        ('e_dcd_dec_0_init_mt', 'cc_l2_7_targ_ht'),
        ('e_dcd_dec_0_init_mt', 'cc_lpddr_graph_0_targ_mt'),
        ('e_dcd_dec_0_init_mt', 'cc_lpddr_graph_1_targ_mt'),
        ('e_dcd_dec_0_init_mt', 'cc_lpddr_graph_2_targ_mt'),
        ('e_dcd_dec_0_init_mt', 'cc_lpddr_graph_3_targ_mt'),
        ('e_dcd_dec_0_init_mt', 'cc_lpddr_ppp_0_targ_ht'),
        ('e_dcd_dec_0_init_mt', 'cc_lpddr_ppp_1_targ_ht'),
        ('e_dcd_dec_0_init_mt', 'cc_lpddr_ppp_2_targ_ht'),
        ('e_dcd_dec_0_init_mt', 'cc_lpddr_ppp_3_targ_ht'),
        ('e_dcd_dec_0_init_mt', 'cc_pcie_targ_mt'),
        ('e_dcd_dec_0_init_mt', 'cc_aic_0_targ_lt'),
        ('e_dcd_dec_0_init_mt', 'cc_aic_1_targ_lt'),
        ('e_dcd_dec_0_init_mt', 'cc_aic_2_targ_lt'),
        ('e_dcd_dec_0_init_mt', 'cc_aic_3_targ_lt'),
        ('e_dcd_dec_0_init_mt', 'cc_aic_4_targ_lt'),
        ('e_dcd_dec_0_init_mt', 'cc_aic_5_targ_lt'),
        ('e_dcd_dec_0_init_mt', 'cc_aic_6_targ_lt'),
        ('e_dcd_dec_0_init_mt', 'cc_aic_7_targ_lt'),
        ('e_dcd_dec_0_init_mt', 'cc_sdma_0_targ_lt'),
        ('e_dcd_dec_0_init_mt', 'cc_sdma_1_targ_lt'),
        ('e_dcd_dec_0_init_mt', 'cc_pve_0_targ_lt'),
        ('e_dcd_dec_0_init_mt', 'cc_pve_1_targ_lt'),
        ('e_dcd_dec_0_init_mt', 'cc_apu_targ_lt'),
        ('e_dcd_dec_0_init_mt', 'cc_soc_mgmt_targ_lt'),
        ('e_dcd_dec_0_init_mt', 'cc_soc_periph_targ_lt'),
        ('e_dcd_dec_0_init_mt', 'cc_sys_spm_targ_lt'),
        ('e_dcd_dec_1_init_mt', 'cc_l2_0_targ_ht'),
        ('e_dcd_dec_1_init_mt', 'cc_l2_1_targ_ht'),
        ('e_dcd_dec_1_init_mt', 'cc_l2_2_targ_ht'),
        ('e_dcd_dec_1_init_mt', 'cc_l2_3_targ_ht'),
        ('e_dcd_dec_1_init_mt', 'cc_l2_4_targ_ht'),
        ('e_dcd_dec_1_init_mt', 'cc_l2_5_targ_ht'),
        ('e_dcd_dec_1_init_mt', 'cc_l2_6_targ_ht'),
        ('e_dcd_dec_1_init_mt', 'cc_l2_7_targ_ht'),
        ('e_dcd_dec_1_init_mt', 'cc_lpddr_graph_0_targ_mt'),
        ('e_dcd_dec_1_init_mt', 'cc_lpddr_graph_1_targ_mt'),
        ('e_dcd_dec_1_init_mt', 'cc_lpddr_graph_2_targ_mt'),
        ('e_dcd_dec_1_init_mt', 'cc_lpddr_graph_3_targ_mt'),
        ('e_dcd_dec_1_init_mt', 'cc_lpddr_ppp_0_targ_ht'),
        ('e_dcd_dec_1_init_mt', 'cc_lpddr_ppp_1_targ_ht'),
        ('e_dcd_dec_1_init_mt', 'cc_lpddr_ppp_2_targ_ht'),
        ('e_dcd_dec_1_init_mt', 'cc_lpddr_ppp_3_targ_ht'),
        ('e_dcd_dec_1_init_mt', 'cc_pcie_targ_mt'),
        ('e_dcd_dec_1_init_mt', 'cc_aic_0_targ_lt'),
        ('e_dcd_dec_1_init_mt', 'cc_aic_1_targ_lt'),
        ('e_dcd_dec_1_init_mt', 'cc_aic_2_targ_lt'),
        ('e_dcd_dec_1_init_mt', 'cc_aic_3_targ_lt'),
        ('e_dcd_dec_1_init_mt', 'cc_aic_4_targ_lt'),
        ('e_dcd_dec_1_init_mt', 'cc_aic_5_targ_lt'),
        ('e_dcd_dec_1_init_mt', 'cc_aic_6_targ_lt'),
        ('e_dcd_dec_1_init_mt', 'cc_aic_7_targ_lt'),
        ('e_dcd_dec_1_init_mt', 'cc_sdma_0_targ_lt'),
        ('e_dcd_dec_1_init_mt', 'cc_sdma_1_targ_lt'),
        ('e_dcd_dec_1_init_mt', 'cc_pve_0_targ_lt'),
        ('e_dcd_dec_1_init_mt', 'cc_pve_1_targ_lt'),
        ('e_dcd_dec_1_init_mt', 'cc_apu_targ_lt'),
        ('e_dcd_dec_1_init_mt', 'cc_soc_mgmt_targ_lt'),
        ('e_dcd_dec_1_init_mt', 'cc_soc_periph_targ_lt'),
        ('e_dcd_dec_1_init_mt', 'cc_sys_spm_targ_lt'),
        ('e_dcd_dec_2_init_mt', 'cc_l2_0_targ_ht'),
        ('e_dcd_dec_2_init_mt', 'cc_l2_1_targ_ht'),
        ('e_dcd_dec_2_init_mt', 'cc_l2_2_targ_ht'),
        ('e_dcd_dec_2_init_mt', 'cc_l2_3_targ_ht'),
        ('e_dcd_dec_2_init_mt', 'cc_l2_4_targ_ht'),
        ('e_dcd_dec_2_init_mt', 'cc_l2_5_targ_ht'),
        ('e_dcd_dec_2_init_mt', 'cc_l2_6_targ_ht'),
        ('e_dcd_dec_2_init_mt', 'cc_l2_7_targ_ht'),
        ('e_dcd_dec_2_init_mt', 'cc_lpddr_graph_0_targ_mt'),
        ('e_dcd_dec_2_init_mt', 'cc_lpddr_graph_1_targ_mt'),
        ('e_dcd_dec_2_init_mt', 'cc_lpddr_graph_2_targ_mt'),
        ('e_dcd_dec_2_init_mt', 'cc_lpddr_graph_3_targ_mt'),
        ('e_dcd_dec_2_init_mt', 'cc_lpddr_ppp_0_targ_ht'),
        ('e_dcd_dec_2_init_mt', 'cc_lpddr_ppp_1_targ_ht'),
        ('e_dcd_dec_2_init_mt', 'cc_lpddr_ppp_2_targ_ht'),
        ('e_dcd_dec_2_init_mt', 'cc_lpddr_ppp_3_targ_ht'),
        ('e_dcd_dec_2_init_mt', 'cc_pcie_targ_mt'),
        ('e_dcd_dec_2_init_mt', 'cc_aic_0_targ_lt'),
        ('e_dcd_dec_2_init_mt', 'cc_aic_1_targ_lt'),
        ('e_dcd_dec_2_init_mt', 'cc_aic_2_targ_lt'),
        ('e_dcd_dec_2_init_mt', 'cc_aic_3_targ_lt'),
        ('e_dcd_dec_2_init_mt', 'cc_aic_4_targ_lt'),
        ('e_dcd_dec_2_init_mt', 'cc_aic_5_targ_lt'),
        ('e_dcd_dec_2_init_mt', 'cc_aic_6_targ_lt'),
        ('e_dcd_dec_2_init_mt', 'cc_aic_7_targ_lt'),
        ('e_dcd_dec_2_init_mt', 'cc_sdma_0_targ_lt'),
        ('e_dcd_dec_2_init_mt', 'cc_sdma_1_targ_lt'),
        ('e_dcd_dec_2_init_mt', 'cc_pve_0_targ_lt'),
        ('e_dcd_dec_2_init_mt', 'cc_pve_1_targ_lt'),
        ('e_dcd_dec_2_init_mt', 'cc_apu_targ_lt'),
        ('e_dcd_dec_2_init_mt', 'cc_soc_mgmt_targ_lt'),
        ('e_dcd_dec_2_init_mt', 'cc_soc_periph_targ_lt'),
        ('e_dcd_dec_2_init_mt', 'cc_sys_spm_targ_lt'),
        ('e_aic_0_init_lt', 'cc_l2_0_targ_ht'),
        ('e_aic_0_init_lt', 'cc_l2_1_targ_ht'),
        ('e_aic_0_init_lt', 'cc_l2_2_targ_ht'),
        ('e_aic_0_init_lt', 'cc_l2_3_targ_ht'),
        ('e_aic_0_init_lt', 'cc_l2_4_targ_ht'),
        ('e_aic_0_init_lt', 'cc_l2_5_targ_ht'),
        ('e_aic_0_init_lt', 'cc_l2_6_targ_ht'),
        ('e_aic_0_init_lt', 'cc_l2_7_targ_ht'),
        ('e_aic_0_init_lt', 'cc_lpddr_graph_0_targ_mt'),
        ('e_aic_0_init_lt', 'cc_lpddr_graph_1_targ_mt'),
        ('e_aic_0_init_lt', 'cc_lpddr_graph_2_targ_mt'),
        ('e_aic_0_init_lt', 'cc_lpddr_graph_3_targ_mt'),
        ('e_aic_0_init_lt', 'cc_lpddr_ppp_0_targ_ht'),
        ('e_aic_0_init_lt', 'cc_lpddr_ppp_1_targ_ht'),
        ('e_aic_0_init_lt', 'cc_lpddr_ppp_2_targ_ht'),
        ('e_aic_0_init_lt', 'cc_lpddr_ppp_3_targ_ht'),
        ('e_aic_0_init_lt', 'cc_pcie_targ_mt'),
        ('e_aic_0_init_lt', 'cc_aic_1_targ_lt'),
        ('e_aic_0_init_lt', 'cc_aic_2_targ_lt'),
        ('e_aic_0_init_lt', 'cc_aic_3_targ_lt'),
        ('e_aic_0_init_lt', 'cc_aic_4_targ_lt'),
        ('e_aic_0_init_lt', 'cc_aic_5_targ_lt'),
        ('e_aic_0_init_lt', 'cc_aic_6_targ_lt'),
        ('e_aic_0_init_lt', 'cc_aic_7_targ_lt'),
        ('e_aic_0_init_lt', 'cc_sdma_0_targ_lt'),
        ('e_aic_0_init_lt', 'cc_sdma_1_targ_lt'),
        ('e_aic_0_init_lt', 'cc_pve_0_targ_lt'),
        ('e_aic_0_init_lt', 'cc_pve_1_targ_lt'),
        ('e_aic_0_init_lt', 'cc_apu_targ_lt'),
        ('e_aic_0_init_lt', 'cc_dcd_targ_cfg'),
        ('e_aic_0_init_lt', 'cc_soc_mgmt_targ_lt'),
        ('e_aic_0_init_lt', 'cc_soc_periph_targ_lt'),
        ('e_aic_0_init_lt', 'cc_sys_spm_targ_lt'),
        ('e_aic_0_init_lt', 'cc_lpddr_graph_0_targ_cfg'),
        ('e_aic_0_init_lt', 'cc_lpddr_graph_1_targ_cfg'),
        ('e_aic_0_init_lt', 'cc_lpddr_graph_2_targ_cfg'),
        ('e_aic_0_init_lt', 'cc_lpddr_graph_3_targ_cfg'),
        ('e_aic_0_init_lt', 'cc_lpddr_ppp_0_targ_cfg'),
        ('e_aic_0_init_lt', 'cc_lpddr_ppp_1_targ_cfg'),
        ('e_aic_0_init_lt', 'cc_lpddr_ppp_2_targ_cfg'),
        ('e_aic_0_init_lt', 'cc_lpddr_ppp_3_targ_cfg'),
        ('e_aic_0_init_lt', 'cc_pcie_targ_cfg'),
        ('e_aic_0_init_lt', 'cc_pcie_targ_cfg_dbi'),
        ('e_aic_0_init_lt', 'cc_aic_0_targ_syscfg'),
        ('e_aic_0_init_lt', 'cc_aic_1_targ_syscfg'),
        ('e_aic_0_init_lt', 'cc_aic_2_targ_syscfg'),
        ('e_aic_0_init_lt', 'cc_aic_3_targ_syscfg'),
        ('e_aic_0_init_lt', 'cc_aic_4_targ_syscfg'),
        ('e_aic_0_init_lt', 'cc_aic_5_targ_syscfg'),
        ('e_aic_0_init_lt', 'cc_aic_6_targ_syscfg'),
        ('e_aic_0_init_lt', 'cc_aic_7_targ_syscfg'),
        ('e_aic_0_init_lt', 'cc_l2_0_targ_syscfg'),
        ('e_aic_0_init_lt', 'cc_l2_1_targ_syscfg'),
        ('e_aic_0_init_lt', 'cc_l2_2_targ_syscfg'),
        ('e_aic_0_init_lt', 'cc_l2_3_targ_syscfg'),
        ('e_aic_0_init_lt', 'cc_l2_4_targ_syscfg'),
        ('e_aic_0_init_lt', 'cc_l2_5_targ_syscfg'),
        ('e_aic_0_init_lt', 'cc_l2_6_targ_syscfg'),
        ('e_aic_0_init_lt', 'cc_l2_7_targ_syscfg'),
        ('e_aic_0_init_lt', 'cc_lpddr_graph_0_targ_syscfg'),
        ('e_aic_0_init_lt', 'cc_lpddr_graph_1_targ_syscfg'),
        ('e_aic_0_init_lt', 'cc_lpddr_graph_2_targ_syscfg'),
        ('e_aic_0_init_lt', 'cc_lpddr_graph_3_targ_syscfg'),
        ('e_aic_0_init_lt', 'cc_lpddr_ppp_0_targ_syscfg'),
        ('e_aic_0_init_lt', 'cc_lpddr_ppp_1_targ_syscfg'),
        ('e_aic_0_init_lt', 'cc_lpddr_ppp_2_targ_syscfg'),
        ('e_aic_0_init_lt', 'cc_lpddr_ppp_3_targ_syscfg'),
        ('e_aic_0_init_lt', 'cc_pcie_targ_syscfg'),
        ('e_aic_0_init_lt', 'cc_pve_0_syscfg'),
        ('e_aic_0_init_lt', 'cc_pve_1_syscfg'),
        ('e_aic_0_init_lt', 'cc_apu_targ_syscfg'),
        ('e_aic_0_init_lt', 'cc_dcd_targ_syscfg'),
        ('e_aic_0_init_lt', 'cc_sdma_0_targ_syscfg'),
        ('e_aic_0_init_lt', 'cc_sdma_1_targ_syscfg'),
        ('e_aic_0_init_lt', 'cc_soc_mgmt_targ_syscfg'),
        ('e_aic_0_init_lt', 'cc_soc_periph_targ_syscfg'),
        ('e_aic_0_init_lt', 'cc_sys_spm_targ_syscfg'),
        ('e_aic_1_init_lt', 'cc_l2_0_targ_ht'),
        ('e_aic_1_init_lt', 'cc_l2_1_targ_ht'),
        ('e_aic_1_init_lt', 'cc_l2_2_targ_ht'),
        ('e_aic_1_init_lt', 'cc_l2_3_targ_ht'),
        ('e_aic_1_init_lt', 'cc_l2_4_targ_ht'),
        ('e_aic_1_init_lt', 'cc_l2_5_targ_ht'),
        ('e_aic_1_init_lt', 'cc_l2_6_targ_ht'),
        ('e_aic_1_init_lt', 'cc_l2_7_targ_ht'),
        ('e_aic_1_init_lt', 'cc_lpddr_graph_0_targ_mt'),
        ('e_aic_1_init_lt', 'cc_lpddr_graph_1_targ_mt'),
        ('e_aic_1_init_lt', 'cc_lpddr_graph_2_targ_mt'),
        ('e_aic_1_init_lt', 'cc_lpddr_graph_3_targ_mt'),
        ('e_aic_1_init_lt', 'cc_lpddr_ppp_0_targ_ht'),
        ('e_aic_1_init_lt', 'cc_lpddr_ppp_1_targ_ht'),
        ('e_aic_1_init_lt', 'cc_lpddr_ppp_2_targ_ht'),
        ('e_aic_1_init_lt', 'cc_lpddr_ppp_3_targ_ht'),
        ('e_aic_1_init_lt', 'cc_pcie_targ_mt'),
        ('e_aic_1_init_lt', 'cc_aic_0_targ_lt'),
        ('e_aic_1_init_lt', 'cc_aic_2_targ_lt'),
        ('e_aic_1_init_lt', 'cc_aic_3_targ_lt'),
        ('e_aic_1_init_lt', 'cc_aic_4_targ_lt'),
        ('e_aic_1_init_lt', 'cc_aic_5_targ_lt'),
        ('e_aic_1_init_lt', 'cc_aic_6_targ_lt'),
        ('e_aic_1_init_lt', 'cc_aic_7_targ_lt'),
        ('e_aic_1_init_lt', 'cc_sdma_0_targ_lt'),
        ('e_aic_1_init_lt', 'cc_sdma_1_targ_lt'),
        ('e_aic_1_init_lt', 'cc_pve_0_targ_lt'),
        ('e_aic_1_init_lt', 'cc_pve_1_targ_lt'),
        ('e_aic_1_init_lt', 'cc_apu_targ_lt'),
        ('e_aic_1_init_lt', 'cc_dcd_targ_cfg'),
        ('e_aic_1_init_lt', 'cc_soc_mgmt_targ_lt'),
        ('e_aic_1_init_lt', 'cc_soc_periph_targ_lt'),
        ('e_aic_1_init_lt', 'cc_sys_spm_targ_lt'),
        ('e_aic_1_init_lt', 'cc_lpddr_graph_0_targ_cfg'),
        ('e_aic_1_init_lt', 'cc_lpddr_graph_1_targ_cfg'),
        ('e_aic_1_init_lt', 'cc_lpddr_graph_2_targ_cfg'),
        ('e_aic_1_init_lt', 'cc_lpddr_graph_3_targ_cfg'),
        ('e_aic_1_init_lt', 'cc_lpddr_ppp_0_targ_cfg'),
        ('e_aic_1_init_lt', 'cc_lpddr_ppp_1_targ_cfg'),
        ('e_aic_1_init_lt', 'cc_lpddr_ppp_2_targ_cfg'),
        ('e_aic_1_init_lt', 'cc_lpddr_ppp_3_targ_cfg'),
        ('e_aic_1_init_lt', 'cc_pcie_targ_cfg'),
        ('e_aic_1_init_lt', 'cc_pcie_targ_cfg_dbi'),
        ('e_aic_1_init_lt', 'cc_aic_0_targ_syscfg'),
        ('e_aic_1_init_lt', 'cc_aic_1_targ_syscfg'),
        ('e_aic_1_init_lt', 'cc_aic_2_targ_syscfg'),
        ('e_aic_1_init_lt', 'cc_aic_3_targ_syscfg'),
        ('e_aic_1_init_lt', 'cc_aic_4_targ_syscfg'),
        ('e_aic_1_init_lt', 'cc_aic_5_targ_syscfg'),
        ('e_aic_1_init_lt', 'cc_aic_6_targ_syscfg'),
        ('e_aic_1_init_lt', 'cc_aic_7_targ_syscfg'),
        ('e_aic_1_init_lt', 'cc_l2_0_targ_syscfg'),
        ('e_aic_1_init_lt', 'cc_l2_1_targ_syscfg'),
        ('e_aic_1_init_lt', 'cc_l2_2_targ_syscfg'),
        ('e_aic_1_init_lt', 'cc_l2_3_targ_syscfg'),
        ('e_aic_1_init_lt', 'cc_l2_4_targ_syscfg'),
        ('e_aic_1_init_lt', 'cc_l2_5_targ_syscfg'),
        ('e_aic_1_init_lt', 'cc_l2_6_targ_syscfg'),
        ('e_aic_1_init_lt', 'cc_l2_7_targ_syscfg'),
        ('e_aic_1_init_lt', 'cc_lpddr_graph_0_targ_syscfg'),
        ('e_aic_1_init_lt', 'cc_lpddr_graph_1_targ_syscfg'),
        ('e_aic_1_init_lt', 'cc_lpddr_graph_2_targ_syscfg'),
        ('e_aic_1_init_lt', 'cc_lpddr_graph_3_targ_syscfg'),
        ('e_aic_1_init_lt', 'cc_lpddr_ppp_0_targ_syscfg'),
        ('e_aic_1_init_lt', 'cc_lpddr_ppp_1_targ_syscfg'),
        ('e_aic_1_init_lt', 'cc_lpddr_ppp_2_targ_syscfg'),
        ('e_aic_1_init_lt', 'cc_lpddr_ppp_3_targ_syscfg'),
        ('e_aic_1_init_lt', 'cc_pcie_targ_syscfg'),
        ('e_aic_1_init_lt', 'cc_pve_0_syscfg'),
        ('e_aic_1_init_lt', 'cc_pve_1_syscfg'),
        ('e_aic_1_init_lt', 'cc_apu_targ_syscfg'),
        ('e_aic_1_init_lt', 'cc_dcd_targ_syscfg'),
        ('e_aic_1_init_lt', 'cc_sdma_0_targ_syscfg'),
        ('e_aic_1_init_lt', 'cc_sdma_1_targ_syscfg'),
        ('e_aic_1_init_lt', 'cc_soc_mgmt_targ_syscfg'),
        ('e_aic_1_init_lt', 'cc_soc_periph_targ_syscfg'),
        ('e_aic_1_init_lt', 'cc_sys_spm_targ_syscfg'),
        ('e_aic_2_init_lt', 'cc_l2_0_targ_ht'),
        ('e_aic_2_init_lt', 'cc_l2_1_targ_ht'),
        ('e_aic_2_init_lt', 'cc_l2_2_targ_ht'),
        ('e_aic_2_init_lt', 'cc_l2_3_targ_ht'),
        ('e_aic_2_init_lt', 'cc_l2_4_targ_ht'),
        ('e_aic_2_init_lt', 'cc_l2_5_targ_ht'),
        ('e_aic_2_init_lt', 'cc_l2_6_targ_ht'),
        ('e_aic_2_init_lt', 'cc_l2_7_targ_ht'),
        ('e_aic_2_init_lt', 'cc_lpddr_graph_0_targ_mt'),
        ('e_aic_2_init_lt', 'cc_lpddr_graph_1_targ_mt'),
        ('e_aic_2_init_lt', 'cc_lpddr_graph_2_targ_mt'),
        ('e_aic_2_init_lt', 'cc_lpddr_graph_3_targ_mt'),
        ('e_aic_2_init_lt', 'cc_lpddr_ppp_0_targ_ht'),
        ('e_aic_2_init_lt', 'cc_lpddr_ppp_1_targ_ht'),
        ('e_aic_2_init_lt', 'cc_lpddr_ppp_2_targ_ht'),
        ('e_aic_2_init_lt', 'cc_lpddr_ppp_3_targ_ht'),
        ('e_aic_2_init_lt', 'cc_pcie_targ_mt'),
        ('e_aic_2_init_lt', 'cc_aic_0_targ_lt'),
        ('e_aic_2_init_lt', 'cc_aic_1_targ_lt'),
        ('e_aic_2_init_lt', 'cc_aic_3_targ_lt'),
        ('e_aic_2_init_lt', 'cc_aic_4_targ_lt'),
        ('e_aic_2_init_lt', 'cc_aic_5_targ_lt'),
        ('e_aic_2_init_lt', 'cc_aic_6_targ_lt'),
        ('e_aic_2_init_lt', 'cc_aic_7_targ_lt'),
        ('e_aic_2_init_lt', 'cc_sdma_0_targ_lt'),
        ('e_aic_2_init_lt', 'cc_sdma_1_targ_lt'),
        ('e_aic_2_init_lt', 'cc_pve_0_targ_lt'),
        ('e_aic_2_init_lt', 'cc_pve_1_targ_lt'),
        ('e_aic_2_init_lt', 'cc_apu_targ_lt'),
        ('e_aic_2_init_lt', 'cc_dcd_targ_cfg'),
        ('e_aic_2_init_lt', 'cc_soc_mgmt_targ_lt'),
        ('e_aic_2_init_lt', 'cc_soc_periph_targ_lt'),
        ('e_aic_2_init_lt', 'cc_sys_spm_targ_lt'),
        ('e_aic_2_init_lt', 'cc_lpddr_graph_0_targ_cfg'),
        ('e_aic_2_init_lt', 'cc_lpddr_graph_1_targ_cfg'),
        ('e_aic_2_init_lt', 'cc_lpddr_graph_2_targ_cfg'),
        ('e_aic_2_init_lt', 'cc_lpddr_graph_3_targ_cfg'),
        ('e_aic_2_init_lt', 'cc_lpddr_ppp_0_targ_cfg'),
        ('e_aic_2_init_lt', 'cc_lpddr_ppp_1_targ_cfg'),
        ('e_aic_2_init_lt', 'cc_lpddr_ppp_2_targ_cfg'),
        ('e_aic_2_init_lt', 'cc_lpddr_ppp_3_targ_cfg'),
        ('e_aic_2_init_lt', 'cc_pcie_targ_cfg'),
        ('e_aic_2_init_lt', 'cc_pcie_targ_cfg_dbi'),
        ('e_aic_2_init_lt', 'cc_aic_0_targ_syscfg'),
        ('e_aic_2_init_lt', 'cc_aic_1_targ_syscfg'),
        ('e_aic_2_init_lt', 'cc_aic_2_targ_syscfg'),
        ('e_aic_2_init_lt', 'cc_aic_3_targ_syscfg'),
        ('e_aic_2_init_lt', 'cc_aic_4_targ_syscfg'),
        ('e_aic_2_init_lt', 'cc_aic_5_targ_syscfg'),
        ('e_aic_2_init_lt', 'cc_aic_6_targ_syscfg'),
        ('e_aic_2_init_lt', 'cc_aic_7_targ_syscfg'),
        ('e_aic_2_init_lt', 'cc_l2_0_targ_syscfg'),
        ('e_aic_2_init_lt', 'cc_l2_1_targ_syscfg'),
        ('e_aic_2_init_lt', 'cc_l2_2_targ_syscfg'),
        ('e_aic_2_init_lt', 'cc_l2_3_targ_syscfg'),
        ('e_aic_2_init_lt', 'cc_l2_4_targ_syscfg'),
        ('e_aic_2_init_lt', 'cc_l2_5_targ_syscfg'),
        ('e_aic_2_init_lt', 'cc_l2_6_targ_syscfg'),
        ('e_aic_2_init_lt', 'cc_l2_7_targ_syscfg'),
        ('e_aic_2_init_lt', 'cc_lpddr_graph_0_targ_syscfg'),
        ('e_aic_2_init_lt', 'cc_lpddr_graph_1_targ_syscfg'),
        ('e_aic_2_init_lt', 'cc_lpddr_graph_2_targ_syscfg'),
        ('e_aic_2_init_lt', 'cc_lpddr_graph_3_targ_syscfg'),
        ('e_aic_2_init_lt', 'cc_lpddr_ppp_0_targ_syscfg'),
        ('e_aic_2_init_lt', 'cc_lpddr_ppp_1_targ_syscfg'),
        ('e_aic_2_init_lt', 'cc_lpddr_ppp_2_targ_syscfg'),
        ('e_aic_2_init_lt', 'cc_lpddr_ppp_3_targ_syscfg'),
        ('e_aic_2_init_lt', 'cc_pcie_targ_syscfg'),
        ('e_aic_2_init_lt', 'cc_pve_0_syscfg'),
        ('e_aic_2_init_lt', 'cc_pve_1_syscfg'),
        ('e_aic_2_init_lt', 'cc_apu_targ_syscfg'),
        ('e_aic_2_init_lt', 'cc_dcd_targ_syscfg'),
        ('e_aic_2_init_lt', 'cc_sdma_0_targ_syscfg'),
        ('e_aic_2_init_lt', 'cc_sdma_1_targ_syscfg'),
        ('e_aic_2_init_lt', 'cc_soc_mgmt_targ_syscfg'),
        ('e_aic_2_init_lt', 'cc_soc_periph_targ_syscfg'),
        ('e_aic_2_init_lt', 'cc_sys_spm_targ_syscfg'),
        ('e_aic_3_init_lt', 'cc_l2_0_targ_ht'),
        ('e_aic_3_init_lt', 'cc_l2_1_targ_ht'),
        ('e_aic_3_init_lt', 'cc_l2_2_targ_ht'),
        ('e_aic_3_init_lt', 'cc_l2_3_targ_ht'),
        ('e_aic_3_init_lt', 'cc_l2_4_targ_ht'),
        ('e_aic_3_init_lt', 'cc_l2_5_targ_ht'),
        ('e_aic_3_init_lt', 'cc_l2_6_targ_ht'),
        ('e_aic_3_init_lt', 'cc_l2_7_targ_ht'),
        ('e_aic_3_init_lt', 'cc_lpddr_graph_0_targ_mt'),
        ('e_aic_3_init_lt', 'cc_lpddr_graph_1_targ_mt'),
        ('e_aic_3_init_lt', 'cc_lpddr_graph_2_targ_mt'),
        ('e_aic_3_init_lt', 'cc_lpddr_graph_3_targ_mt'),
        ('e_aic_3_init_lt', 'cc_lpddr_ppp_0_targ_ht'),
        ('e_aic_3_init_lt', 'cc_lpddr_ppp_1_targ_ht'),
        ('e_aic_3_init_lt', 'cc_lpddr_ppp_2_targ_ht'),
        ('e_aic_3_init_lt', 'cc_lpddr_ppp_3_targ_ht'),
        ('e_aic_3_init_lt', 'cc_pcie_targ_mt'),
        ('e_aic_3_init_lt', 'cc_aic_0_targ_lt'),
        ('e_aic_3_init_lt', 'cc_aic_1_targ_lt'),
        ('e_aic_3_init_lt', 'cc_aic_2_targ_lt'),
        ('e_aic_3_init_lt', 'cc_aic_4_targ_lt'),
        ('e_aic_3_init_lt', 'cc_aic_5_targ_lt'),
        ('e_aic_3_init_lt', 'cc_aic_6_targ_lt'),
        ('e_aic_3_init_lt', 'cc_aic_7_targ_lt'),
        ('e_aic_3_init_lt', 'cc_sdma_0_targ_lt'),
        ('e_aic_3_init_lt', 'cc_sdma_1_targ_lt'),
        ('e_aic_3_init_lt', 'cc_pve_0_targ_lt'),
        ('e_aic_3_init_lt', 'cc_pve_1_targ_lt'),
        ('e_aic_3_init_lt', 'cc_apu_targ_lt'),
        ('e_aic_3_init_lt', 'cc_dcd_targ_cfg'),
        ('e_aic_3_init_lt', 'cc_soc_mgmt_targ_lt'),
        ('e_aic_3_init_lt', 'cc_soc_periph_targ_lt'),
        ('e_aic_3_init_lt', 'cc_sys_spm_targ_lt'),
        ('e_aic_3_init_lt', 'cc_lpddr_graph_0_targ_cfg'),
        ('e_aic_3_init_lt', 'cc_lpddr_graph_1_targ_cfg'),
        ('e_aic_3_init_lt', 'cc_lpddr_graph_2_targ_cfg'),
        ('e_aic_3_init_lt', 'cc_lpddr_graph_3_targ_cfg'),
        ('e_aic_3_init_lt', 'cc_lpddr_ppp_0_targ_cfg'),
        ('e_aic_3_init_lt', 'cc_lpddr_ppp_1_targ_cfg'),
        ('e_aic_3_init_lt', 'cc_lpddr_ppp_2_targ_cfg'),
        ('e_aic_3_init_lt', 'cc_lpddr_ppp_3_targ_cfg'),
        ('e_aic_3_init_lt', 'cc_pcie_targ_cfg'),
        ('e_aic_3_init_lt', 'cc_pcie_targ_cfg_dbi'),
        ('e_aic_3_init_lt', 'cc_aic_0_targ_syscfg'),
        ('e_aic_3_init_lt', 'cc_aic_1_targ_syscfg'),
        ('e_aic_3_init_lt', 'cc_aic_2_targ_syscfg'),
        ('e_aic_3_init_lt', 'cc_aic_3_targ_syscfg'),
        ('e_aic_3_init_lt', 'cc_aic_4_targ_syscfg'),
        ('e_aic_3_init_lt', 'cc_aic_5_targ_syscfg'),
        ('e_aic_3_init_lt', 'cc_aic_6_targ_syscfg'),
        ('e_aic_3_init_lt', 'cc_aic_7_targ_syscfg'),
        ('e_aic_3_init_lt', 'cc_l2_0_targ_syscfg'),
        ('e_aic_3_init_lt', 'cc_l2_1_targ_syscfg'),
        ('e_aic_3_init_lt', 'cc_l2_2_targ_syscfg'),
        ('e_aic_3_init_lt', 'cc_l2_3_targ_syscfg'),
        ('e_aic_3_init_lt', 'cc_l2_4_targ_syscfg'),
        ('e_aic_3_init_lt', 'cc_l2_5_targ_syscfg'),
        ('e_aic_3_init_lt', 'cc_l2_6_targ_syscfg'),
        ('e_aic_3_init_lt', 'cc_l2_7_targ_syscfg'),
        ('e_aic_3_init_lt', 'cc_lpddr_graph_0_targ_syscfg'),
        ('e_aic_3_init_lt', 'cc_lpddr_graph_1_targ_syscfg'),
        ('e_aic_3_init_lt', 'cc_lpddr_graph_2_targ_syscfg'),
        ('e_aic_3_init_lt', 'cc_lpddr_graph_3_targ_syscfg'),
        ('e_aic_3_init_lt', 'cc_lpddr_ppp_0_targ_syscfg'),
        ('e_aic_3_init_lt', 'cc_lpddr_ppp_1_targ_syscfg'),
        ('e_aic_3_init_lt', 'cc_lpddr_ppp_2_targ_syscfg'),
        ('e_aic_3_init_lt', 'cc_lpddr_ppp_3_targ_syscfg'),
        ('e_aic_3_init_lt', 'cc_pcie_targ_syscfg'),
        ('e_aic_3_init_lt', 'cc_pve_0_syscfg'),
        ('e_aic_3_init_lt', 'cc_pve_1_syscfg'),
        ('e_aic_3_init_lt', 'cc_apu_targ_syscfg'),
        ('e_aic_3_init_lt', 'cc_dcd_targ_syscfg'),
        ('e_aic_3_init_lt', 'cc_sdma_0_targ_syscfg'),
        ('e_aic_3_init_lt', 'cc_sdma_1_targ_syscfg'),
        ('e_aic_3_init_lt', 'cc_soc_mgmt_targ_syscfg'),
        ('e_aic_3_init_lt', 'cc_soc_periph_targ_syscfg'),
        ('e_aic_3_init_lt', 'cc_sys_spm_targ_syscfg'),
        ('e_aic_4_init_lt', 'cc_l2_0_targ_ht'),
        ('e_aic_4_init_lt', 'cc_l2_1_targ_ht'),
        ('e_aic_4_init_lt', 'cc_l2_2_targ_ht'),
        ('e_aic_4_init_lt', 'cc_l2_3_targ_ht'),
        ('e_aic_4_init_lt', 'cc_l2_4_targ_ht'),
        ('e_aic_4_init_lt', 'cc_l2_5_targ_ht'),
        ('e_aic_4_init_lt', 'cc_l2_6_targ_ht'),
        ('e_aic_4_init_lt', 'cc_l2_7_targ_ht'),
        ('e_aic_4_init_lt', 'cc_lpddr_graph_0_targ_mt'),
        ('e_aic_4_init_lt', 'cc_lpddr_graph_1_targ_mt'),
        ('e_aic_4_init_lt', 'cc_lpddr_graph_2_targ_mt'),
        ('e_aic_4_init_lt', 'cc_lpddr_graph_3_targ_mt'),
        ('e_aic_4_init_lt', 'cc_lpddr_ppp_0_targ_ht'),
        ('e_aic_4_init_lt', 'cc_lpddr_ppp_1_targ_ht'),
        ('e_aic_4_init_lt', 'cc_lpddr_ppp_2_targ_ht'),
        ('e_aic_4_init_lt', 'cc_lpddr_ppp_3_targ_ht'),
        ('e_aic_4_init_lt', 'cc_pcie_targ_mt'),
        ('e_aic_4_init_lt', 'cc_aic_0_targ_lt'),
        ('e_aic_4_init_lt', 'cc_aic_1_targ_lt'),
        ('e_aic_4_init_lt', 'cc_aic_2_targ_lt'),
        ('e_aic_4_init_lt', 'cc_aic_3_targ_lt'),
        ('e_aic_4_init_lt', 'cc_aic_5_targ_lt'),
        ('e_aic_4_init_lt', 'cc_aic_6_targ_lt'),
        ('e_aic_4_init_lt', 'cc_aic_7_targ_lt'),
        ('e_aic_4_init_lt', 'cc_sdma_0_targ_lt'),
        ('e_aic_4_init_lt', 'cc_sdma_1_targ_lt'),
        ('e_aic_4_init_lt', 'cc_pve_0_targ_lt'),
        ('e_aic_4_init_lt', 'cc_pve_1_targ_lt'),
        ('e_aic_4_init_lt', 'cc_apu_targ_lt'),
        ('e_aic_4_init_lt', 'cc_dcd_targ_cfg'),
        ('e_aic_4_init_lt', 'cc_soc_mgmt_targ_lt'),
        ('e_aic_4_init_lt', 'cc_soc_periph_targ_lt'),
        ('e_aic_4_init_lt', 'cc_sys_spm_targ_lt'),
        ('e_aic_4_init_lt', 'cc_lpddr_graph_0_targ_cfg'),
        ('e_aic_4_init_lt', 'cc_lpddr_graph_1_targ_cfg'),
        ('e_aic_4_init_lt', 'cc_lpddr_graph_2_targ_cfg'),
        ('e_aic_4_init_lt', 'cc_lpddr_graph_3_targ_cfg'),
        ('e_aic_4_init_lt', 'cc_lpddr_ppp_0_targ_cfg'),
        ('e_aic_4_init_lt', 'cc_lpddr_ppp_1_targ_cfg'),
        ('e_aic_4_init_lt', 'cc_lpddr_ppp_2_targ_cfg'),
        ('e_aic_4_init_lt', 'cc_lpddr_ppp_3_targ_cfg'),
        ('e_aic_4_init_lt', 'cc_pcie_targ_cfg'),
        ('e_aic_4_init_lt', 'cc_pcie_targ_cfg_dbi'),
        ('e_aic_4_init_lt', 'cc_aic_0_targ_syscfg'),
        ('e_aic_4_init_lt', 'cc_aic_1_targ_syscfg'),
        ('e_aic_4_init_lt', 'cc_aic_2_targ_syscfg'),
        ('e_aic_4_init_lt', 'cc_aic_3_targ_syscfg'),
        ('e_aic_4_init_lt', 'cc_aic_4_targ_syscfg'),
        ('e_aic_4_init_lt', 'cc_aic_5_targ_syscfg'),
        ('e_aic_4_init_lt', 'cc_aic_6_targ_syscfg'),
        ('e_aic_4_init_lt', 'cc_aic_7_targ_syscfg'),
        ('e_aic_4_init_lt', 'cc_l2_0_targ_syscfg'),
        ('e_aic_4_init_lt', 'cc_l2_1_targ_syscfg'),
        ('e_aic_4_init_lt', 'cc_l2_2_targ_syscfg'),
        ('e_aic_4_init_lt', 'cc_l2_3_targ_syscfg'),
        ('e_aic_4_init_lt', 'cc_l2_4_targ_syscfg'),
        ('e_aic_4_init_lt', 'cc_l2_5_targ_syscfg'),
        ('e_aic_4_init_lt', 'cc_l2_6_targ_syscfg'),
        ('e_aic_4_init_lt', 'cc_l2_7_targ_syscfg'),
        ('e_aic_4_init_lt', 'cc_lpddr_graph_0_targ_syscfg'),
        ('e_aic_4_init_lt', 'cc_lpddr_graph_1_targ_syscfg'),
        ('e_aic_4_init_lt', 'cc_lpddr_graph_2_targ_syscfg'),
        ('e_aic_4_init_lt', 'cc_lpddr_graph_3_targ_syscfg'),
        ('e_aic_4_init_lt', 'cc_lpddr_ppp_0_targ_syscfg'),
        ('e_aic_4_init_lt', 'cc_lpddr_ppp_1_targ_syscfg'),
        ('e_aic_4_init_lt', 'cc_lpddr_ppp_2_targ_syscfg'),
        ('e_aic_4_init_lt', 'cc_lpddr_ppp_3_targ_syscfg'),
        ('e_aic_4_init_lt', 'cc_pcie_targ_syscfg'),
        ('e_aic_4_init_lt', 'cc_pve_0_syscfg'),
        ('e_aic_4_init_lt', 'cc_pve_1_syscfg'),
        ('e_aic_4_init_lt', 'cc_apu_targ_syscfg'),
        ('e_aic_4_init_lt', 'cc_dcd_targ_syscfg'),
        ('e_aic_4_init_lt', 'cc_sdma_0_targ_syscfg'),
        ('e_aic_4_init_lt', 'cc_sdma_1_targ_syscfg'),
        ('e_aic_4_init_lt', 'cc_soc_mgmt_targ_syscfg'),
        ('e_aic_4_init_lt', 'cc_soc_periph_targ_syscfg'),
        ('e_aic_4_init_lt', 'cc_sys_spm_targ_syscfg'),
        ('e_aic_5_init_lt', 'cc_l2_0_targ_ht'),
        ('e_aic_5_init_lt', 'cc_l2_1_targ_ht'),
        ('e_aic_5_init_lt', 'cc_l2_2_targ_ht'),
        ('e_aic_5_init_lt', 'cc_l2_3_targ_ht'),
        ('e_aic_5_init_lt', 'cc_l2_4_targ_ht'),
        ('e_aic_5_init_lt', 'cc_l2_5_targ_ht'),
        ('e_aic_5_init_lt', 'cc_l2_6_targ_ht'),
        ('e_aic_5_init_lt', 'cc_l2_7_targ_ht'),
        ('e_aic_5_init_lt', 'cc_lpddr_graph_0_targ_mt'),
        ('e_aic_5_init_lt', 'cc_lpddr_graph_1_targ_mt'),
        ('e_aic_5_init_lt', 'cc_lpddr_graph_2_targ_mt'),
        ('e_aic_5_init_lt', 'cc_lpddr_graph_3_targ_mt'),
        ('e_aic_5_init_lt', 'cc_lpddr_ppp_0_targ_ht'),
        ('e_aic_5_init_lt', 'cc_lpddr_ppp_1_targ_ht'),
        ('e_aic_5_init_lt', 'cc_lpddr_ppp_2_targ_ht'),
        ('e_aic_5_init_lt', 'cc_lpddr_ppp_3_targ_ht'),
        ('e_aic_5_init_lt', 'cc_pcie_targ_mt'),
        ('e_aic_5_init_lt', 'cc_aic_0_targ_lt'),
        ('e_aic_5_init_lt', 'cc_aic_1_targ_lt'),
        ('e_aic_5_init_lt', 'cc_aic_2_targ_lt'),
        ('e_aic_5_init_lt', 'cc_aic_3_targ_lt'),
        ('e_aic_5_init_lt', 'cc_aic_4_targ_lt'),
        ('e_aic_5_init_lt', 'cc_aic_6_targ_lt'),
        ('e_aic_5_init_lt', 'cc_aic_7_targ_lt'),
        ('e_aic_5_init_lt', 'cc_sdma_0_targ_lt'),
        ('e_aic_5_init_lt', 'cc_sdma_1_targ_lt'),
        ('e_aic_5_init_lt', 'cc_pve_0_targ_lt'),
        ('e_aic_5_init_lt', 'cc_pve_1_targ_lt'),
        ('e_aic_5_init_lt', 'cc_apu_targ_lt'),
        ('e_aic_5_init_lt', 'cc_dcd_targ_cfg'),
        ('e_aic_5_init_lt', 'cc_soc_mgmt_targ_lt'),
        ('e_aic_5_init_lt', 'cc_soc_periph_targ_lt'),
        ('e_aic_5_init_lt', 'cc_sys_spm_targ_lt'),
        ('e_aic_5_init_lt', 'cc_lpddr_graph_0_targ_cfg'),
        ('e_aic_5_init_lt', 'cc_lpddr_graph_1_targ_cfg'),
        ('e_aic_5_init_lt', 'cc_lpddr_graph_2_targ_cfg'),
        ('e_aic_5_init_lt', 'cc_lpddr_graph_3_targ_cfg'),
        ('e_aic_5_init_lt', 'cc_lpddr_ppp_0_targ_cfg'),
        ('e_aic_5_init_lt', 'cc_lpddr_ppp_1_targ_cfg'),
        ('e_aic_5_init_lt', 'cc_lpddr_ppp_2_targ_cfg'),
        ('e_aic_5_init_lt', 'cc_lpddr_ppp_3_targ_cfg'),
        ('e_aic_5_init_lt', 'cc_pcie_targ_cfg'),
        ('e_aic_5_init_lt', 'cc_pcie_targ_cfg_dbi'),
        ('e_aic_5_init_lt', 'cc_aic_0_targ_syscfg'),
        ('e_aic_5_init_lt', 'cc_aic_1_targ_syscfg'),
        ('e_aic_5_init_lt', 'cc_aic_2_targ_syscfg'),
        ('e_aic_5_init_lt', 'cc_aic_3_targ_syscfg'),
        ('e_aic_5_init_lt', 'cc_aic_4_targ_syscfg'),
        ('e_aic_5_init_lt', 'cc_aic_5_targ_syscfg'),
        ('e_aic_5_init_lt', 'cc_aic_6_targ_syscfg'),
        ('e_aic_5_init_lt', 'cc_aic_7_targ_syscfg'),
        ('e_aic_5_init_lt', 'cc_l2_0_targ_syscfg'),
        ('e_aic_5_init_lt', 'cc_l2_1_targ_syscfg'),
        ('e_aic_5_init_lt', 'cc_l2_2_targ_syscfg'),
        ('e_aic_5_init_lt', 'cc_l2_3_targ_syscfg'),
        ('e_aic_5_init_lt', 'cc_l2_4_targ_syscfg'),
        ('e_aic_5_init_lt', 'cc_l2_5_targ_syscfg'),
        ('e_aic_5_init_lt', 'cc_l2_6_targ_syscfg'),
        ('e_aic_5_init_lt', 'cc_l2_7_targ_syscfg'),
        ('e_aic_5_init_lt', 'cc_lpddr_graph_0_targ_syscfg'),
        ('e_aic_5_init_lt', 'cc_lpddr_graph_1_targ_syscfg'),
        ('e_aic_5_init_lt', 'cc_lpddr_graph_2_targ_syscfg'),
        ('e_aic_5_init_lt', 'cc_lpddr_graph_3_targ_syscfg'),
        ('e_aic_5_init_lt', 'cc_lpddr_ppp_0_targ_syscfg'),
        ('e_aic_5_init_lt', 'cc_lpddr_ppp_1_targ_syscfg'),
        ('e_aic_5_init_lt', 'cc_lpddr_ppp_2_targ_syscfg'),
        ('e_aic_5_init_lt', 'cc_lpddr_ppp_3_targ_syscfg'),
        ('e_aic_5_init_lt', 'cc_pcie_targ_syscfg'),
        ('e_aic_5_init_lt', 'cc_pve_0_syscfg'),
        ('e_aic_5_init_lt', 'cc_pve_1_syscfg'),
        ('e_aic_5_init_lt', 'cc_apu_targ_syscfg'),
        ('e_aic_5_init_lt', 'cc_dcd_targ_syscfg'),
        ('e_aic_5_init_lt', 'cc_sdma_0_targ_syscfg'),
        ('e_aic_5_init_lt', 'cc_sdma_1_targ_syscfg'),
        ('e_aic_5_init_lt', 'cc_soc_mgmt_targ_syscfg'),
        ('e_aic_5_init_lt', 'cc_soc_periph_targ_syscfg'),
        ('e_aic_5_init_lt', 'cc_sys_spm_targ_syscfg'),
        ('e_aic_6_init_lt', 'cc_l2_0_targ_ht'),
        ('e_aic_6_init_lt', 'cc_l2_1_targ_ht'),
        ('e_aic_6_init_lt', 'cc_l2_2_targ_ht'),
        ('e_aic_6_init_lt', 'cc_l2_3_targ_ht'),
        ('e_aic_6_init_lt', 'cc_l2_4_targ_ht'),
        ('e_aic_6_init_lt', 'cc_l2_5_targ_ht'),
        ('e_aic_6_init_lt', 'cc_l2_6_targ_ht'),
        ('e_aic_6_init_lt', 'cc_l2_7_targ_ht'),
        ('e_aic_6_init_lt', 'cc_lpddr_graph_0_targ_mt'),
        ('e_aic_6_init_lt', 'cc_lpddr_graph_1_targ_mt'),
        ('e_aic_6_init_lt', 'cc_lpddr_graph_2_targ_mt'),
        ('e_aic_6_init_lt', 'cc_lpddr_graph_3_targ_mt'),
        ('e_aic_6_init_lt', 'cc_lpddr_ppp_0_targ_ht'),
        ('e_aic_6_init_lt', 'cc_lpddr_ppp_1_targ_ht'),
        ('e_aic_6_init_lt', 'cc_lpddr_ppp_2_targ_ht'),
        ('e_aic_6_init_lt', 'cc_lpddr_ppp_3_targ_ht'),
        ('e_aic_6_init_lt', 'cc_pcie_targ_mt'),
        ('e_aic_6_init_lt', 'cc_aic_0_targ_lt'),
        ('e_aic_6_init_lt', 'cc_aic_1_targ_lt'),
        ('e_aic_6_init_lt', 'cc_aic_2_targ_lt'),
        ('e_aic_6_init_lt', 'cc_aic_3_targ_lt'),
        ('e_aic_6_init_lt', 'cc_aic_4_targ_lt'),
        ('e_aic_6_init_lt', 'cc_aic_5_targ_lt'),
        ('e_aic_6_init_lt', 'cc_aic_7_targ_lt'),
        ('e_aic_6_init_lt', 'cc_sdma_0_targ_lt'),
        ('e_aic_6_init_lt', 'cc_sdma_1_targ_lt'),
        ('e_aic_6_init_lt', 'cc_pve_0_targ_lt'),
        ('e_aic_6_init_lt', 'cc_pve_1_targ_lt'),
        ('e_aic_6_init_lt', 'cc_apu_targ_lt'),
        ('e_aic_6_init_lt', 'cc_dcd_targ_cfg'),
        ('e_aic_6_init_lt', 'cc_soc_mgmt_targ_lt'),
        ('e_aic_6_init_lt', 'cc_soc_periph_targ_lt'),
        ('e_aic_6_init_lt', 'cc_sys_spm_targ_lt'),
        ('e_aic_6_init_lt', 'cc_lpddr_graph_0_targ_cfg'),
        ('e_aic_6_init_lt', 'cc_lpddr_graph_1_targ_cfg'),
        ('e_aic_6_init_lt', 'cc_lpddr_graph_2_targ_cfg'),
        ('e_aic_6_init_lt', 'cc_lpddr_graph_3_targ_cfg'),
        ('e_aic_6_init_lt', 'cc_lpddr_ppp_0_targ_cfg'),
        ('e_aic_6_init_lt', 'cc_lpddr_ppp_1_targ_cfg'),
        ('e_aic_6_init_lt', 'cc_lpddr_ppp_2_targ_cfg'),
        ('e_aic_6_init_lt', 'cc_lpddr_ppp_3_targ_cfg'),
        ('e_aic_6_init_lt', 'cc_pcie_targ_cfg'),
        ('e_aic_6_init_lt', 'cc_pcie_targ_cfg_dbi'),
        ('e_aic_6_init_lt', 'cc_aic_0_targ_syscfg'),
        ('e_aic_6_init_lt', 'cc_aic_1_targ_syscfg'),
        ('e_aic_6_init_lt', 'cc_aic_2_targ_syscfg'),
        ('e_aic_6_init_lt', 'cc_aic_3_targ_syscfg'),
        ('e_aic_6_init_lt', 'cc_aic_4_targ_syscfg'),
        ('e_aic_6_init_lt', 'cc_aic_5_targ_syscfg'),
        ('e_aic_6_init_lt', 'cc_aic_6_targ_syscfg'),
        ('e_aic_6_init_lt', 'cc_aic_7_targ_syscfg'),
        ('e_aic_6_init_lt', 'cc_l2_0_targ_syscfg'),
        ('e_aic_6_init_lt', 'cc_l2_1_targ_syscfg'),
        ('e_aic_6_init_lt', 'cc_l2_2_targ_syscfg'),
        ('e_aic_6_init_lt', 'cc_l2_3_targ_syscfg'),
        ('e_aic_6_init_lt', 'cc_l2_4_targ_syscfg'),
        ('e_aic_6_init_lt', 'cc_l2_5_targ_syscfg'),
        ('e_aic_6_init_lt', 'cc_l2_6_targ_syscfg'),
        ('e_aic_6_init_lt', 'cc_l2_7_targ_syscfg'),
        ('e_aic_6_init_lt', 'cc_lpddr_graph_0_targ_syscfg'),
        ('e_aic_6_init_lt', 'cc_lpddr_graph_1_targ_syscfg'),
        ('e_aic_6_init_lt', 'cc_lpddr_graph_2_targ_syscfg'),
        ('e_aic_6_init_lt', 'cc_lpddr_graph_3_targ_syscfg'),
        ('e_aic_6_init_lt', 'cc_lpddr_ppp_0_targ_syscfg'),
        ('e_aic_6_init_lt', 'cc_lpddr_ppp_1_targ_syscfg'),
        ('e_aic_6_init_lt', 'cc_lpddr_ppp_2_targ_syscfg'),
        ('e_aic_6_init_lt', 'cc_lpddr_ppp_3_targ_syscfg'),
        ('e_aic_6_init_lt', 'cc_pcie_targ_syscfg'),
        ('e_aic_6_init_lt', 'cc_pve_0_syscfg'),
        ('e_aic_6_init_lt', 'cc_pve_1_syscfg'),
        ('e_aic_6_init_lt', 'cc_apu_targ_syscfg'),
        ('e_aic_6_init_lt', 'cc_dcd_targ_syscfg'),
        ('e_aic_6_init_lt', 'cc_sdma_0_targ_syscfg'),
        ('e_aic_6_init_lt', 'cc_sdma_1_targ_syscfg'),
        ('e_aic_6_init_lt', 'cc_soc_mgmt_targ_syscfg'),
        ('e_aic_6_init_lt', 'cc_soc_periph_targ_syscfg'),
        ('e_aic_6_init_lt', 'cc_sys_spm_targ_syscfg'),
        ('e_aic_7_init_lt', 'cc_l2_0_targ_ht'),
        ('e_aic_7_init_lt', 'cc_l2_1_targ_ht'),
        ('e_aic_7_init_lt', 'cc_l2_2_targ_ht'),
        ('e_aic_7_init_lt', 'cc_l2_3_targ_ht'),
        ('e_aic_7_init_lt', 'cc_l2_4_targ_ht'),
        ('e_aic_7_init_lt', 'cc_l2_5_targ_ht'),
        ('e_aic_7_init_lt', 'cc_l2_6_targ_ht'),
        ('e_aic_7_init_lt', 'cc_l2_7_targ_ht'),
        ('e_aic_7_init_lt', 'cc_lpddr_graph_0_targ_mt'),
        ('e_aic_7_init_lt', 'cc_lpddr_graph_1_targ_mt'),
        ('e_aic_7_init_lt', 'cc_lpddr_graph_2_targ_mt'),
        ('e_aic_7_init_lt', 'cc_lpddr_graph_3_targ_mt'),
        ('e_aic_7_init_lt', 'cc_lpddr_ppp_0_targ_ht'),
        ('e_aic_7_init_lt', 'cc_lpddr_ppp_1_targ_ht'),
        ('e_aic_7_init_lt', 'cc_lpddr_ppp_2_targ_ht'),
        ('e_aic_7_init_lt', 'cc_lpddr_ppp_3_targ_ht'),
        ('e_aic_7_init_lt', 'cc_pcie_targ_mt'),
        ('e_aic_7_init_lt', 'cc_aic_0_targ_lt'),
        ('e_aic_7_init_lt', 'cc_aic_1_targ_lt'),
        ('e_aic_7_init_lt', 'cc_aic_2_targ_lt'),
        ('e_aic_7_init_lt', 'cc_aic_3_targ_lt'),
        ('e_aic_7_init_lt', 'cc_aic_4_targ_lt'),
        ('e_aic_7_init_lt', 'cc_aic_5_targ_lt'),
        ('e_aic_7_init_lt', 'cc_aic_6_targ_lt'),
        ('e_aic_7_init_lt', 'cc_sdma_0_targ_lt'),
        ('e_aic_7_init_lt', 'cc_sdma_1_targ_lt'),
        ('e_aic_7_init_lt', 'cc_pve_0_targ_lt'),
        ('e_aic_7_init_lt', 'cc_pve_1_targ_lt'),
        ('e_aic_7_init_lt', 'cc_apu_targ_lt'),
        ('e_aic_7_init_lt', 'cc_dcd_targ_cfg'),
        ('e_aic_7_init_lt', 'cc_soc_mgmt_targ_lt'),
        ('e_aic_7_init_lt', 'cc_soc_periph_targ_lt'),
        ('e_aic_7_init_lt', 'cc_sys_spm_targ_lt'),
        ('e_aic_7_init_lt', 'cc_lpddr_graph_0_targ_cfg'),
        ('e_aic_7_init_lt', 'cc_lpddr_graph_1_targ_cfg'),
        ('e_aic_7_init_lt', 'cc_lpddr_graph_2_targ_cfg'),
        ('e_aic_7_init_lt', 'cc_lpddr_graph_3_targ_cfg'),
        ('e_aic_7_init_lt', 'cc_lpddr_ppp_0_targ_cfg'),
        ('e_aic_7_init_lt', 'cc_lpddr_ppp_1_targ_cfg'),
        ('e_aic_7_init_lt', 'cc_lpddr_ppp_2_targ_cfg'),
        ('e_aic_7_init_lt', 'cc_lpddr_ppp_3_targ_cfg'),
        ('e_aic_7_init_lt', 'cc_pcie_targ_cfg'),
        ('e_aic_7_init_lt', 'cc_pcie_targ_cfg_dbi'),
        ('e_aic_7_init_lt', 'cc_aic_0_targ_syscfg'),
        ('e_aic_7_init_lt', 'cc_aic_1_targ_syscfg'),
        ('e_aic_7_init_lt', 'cc_aic_2_targ_syscfg'),
        ('e_aic_7_init_lt', 'cc_aic_3_targ_syscfg'),
        ('e_aic_7_init_lt', 'cc_aic_4_targ_syscfg'),
        ('e_aic_7_init_lt', 'cc_aic_5_targ_syscfg'),
        ('e_aic_7_init_lt', 'cc_aic_6_targ_syscfg'),
        ('e_aic_7_init_lt', 'cc_aic_7_targ_syscfg'),
        ('e_aic_7_init_lt', 'cc_l2_0_targ_syscfg'),
        ('e_aic_7_init_lt', 'cc_l2_1_targ_syscfg'),
        ('e_aic_7_init_lt', 'cc_l2_2_targ_syscfg'),
        ('e_aic_7_init_lt', 'cc_l2_3_targ_syscfg'),
        ('e_aic_7_init_lt', 'cc_l2_4_targ_syscfg'),
        ('e_aic_7_init_lt', 'cc_l2_5_targ_syscfg'),
        ('e_aic_7_init_lt', 'cc_l2_6_targ_syscfg'),
        ('e_aic_7_init_lt', 'cc_l2_7_targ_syscfg'),
        ('e_aic_7_init_lt', 'cc_lpddr_graph_0_targ_syscfg'),
        ('e_aic_7_init_lt', 'cc_lpddr_graph_1_targ_syscfg'),
        ('e_aic_7_init_lt', 'cc_lpddr_graph_2_targ_syscfg'),
        ('e_aic_7_init_lt', 'cc_lpddr_graph_3_targ_syscfg'),
        ('e_aic_7_init_lt', 'cc_lpddr_ppp_0_targ_syscfg'),
        ('e_aic_7_init_lt', 'cc_lpddr_ppp_1_targ_syscfg'),
        ('e_aic_7_init_lt', 'cc_lpddr_ppp_2_targ_syscfg'),
        ('e_aic_7_init_lt', 'cc_lpddr_ppp_3_targ_syscfg'),
        ('e_aic_7_init_lt', 'cc_pcie_targ_syscfg'),
        ('e_aic_7_init_lt', 'cc_pve_0_syscfg'),
        ('e_aic_7_init_lt', 'cc_pve_1_syscfg'),
        ('e_aic_7_init_lt', 'cc_apu_targ_syscfg'),
        ('e_aic_7_init_lt', 'cc_dcd_targ_syscfg'),
        ('e_aic_7_init_lt', 'cc_sdma_0_targ_syscfg'),
        ('e_aic_7_init_lt', 'cc_sdma_1_targ_syscfg'),
        ('e_aic_7_init_lt', 'cc_soc_mgmt_targ_syscfg'),
        ('e_aic_7_init_lt', 'cc_soc_periph_targ_syscfg'),
        ('e_aic_7_init_lt', 'cc_sys_spm_targ_syscfg'),
        ('e_sdma_0_init_lt', 'cc_l2_0_targ_ht'),
        ('e_sdma_0_init_lt', 'cc_l2_1_targ_ht'),
        ('e_sdma_0_init_lt', 'cc_l2_2_targ_ht'),
        ('e_sdma_0_init_lt', 'cc_l2_3_targ_ht'),
        ('e_sdma_0_init_lt', 'cc_l2_4_targ_ht'),
        ('e_sdma_0_init_lt', 'cc_l2_5_targ_ht'),
        ('e_sdma_0_init_lt', 'cc_l2_6_targ_ht'),
        ('e_sdma_0_init_lt', 'cc_l2_7_targ_ht'),
        ('e_sdma_0_init_lt', 'cc_lpddr_graph_0_targ_mt'),
        ('e_sdma_0_init_lt', 'cc_lpddr_graph_1_targ_mt'),
        ('e_sdma_0_init_lt', 'cc_lpddr_graph_2_targ_mt'),
        ('e_sdma_0_init_lt', 'cc_lpddr_graph_3_targ_mt'),
        ('e_sdma_0_init_lt', 'cc_lpddr_ppp_0_targ_ht'),
        ('e_sdma_0_init_lt', 'cc_lpddr_ppp_1_targ_ht'),
        ('e_sdma_0_init_lt', 'cc_lpddr_ppp_2_targ_ht'),
        ('e_sdma_0_init_lt', 'cc_lpddr_ppp_3_targ_ht'),
        ('e_sdma_0_init_lt', 'cc_pcie_targ_mt'),
        ('e_sdma_0_init_lt', 'cc_aic_0_targ_lt'),
        ('e_sdma_0_init_lt', 'cc_aic_1_targ_lt'),
        ('e_sdma_0_init_lt', 'cc_aic_2_targ_lt'),
        ('e_sdma_0_init_lt', 'cc_aic_3_targ_lt'),
        ('e_sdma_0_init_lt', 'cc_aic_4_targ_lt'),
        ('e_sdma_0_init_lt', 'cc_aic_5_targ_lt'),
        ('e_sdma_0_init_lt', 'cc_aic_6_targ_lt'),
        ('e_sdma_0_init_lt', 'cc_aic_7_targ_lt'),
        ('e_sdma_0_init_lt', 'cc_pve_0_targ_lt'),
        ('e_sdma_0_init_lt', 'cc_pve_1_targ_lt'),
        ('e_sdma_0_init_lt', 'cc_apu_targ_lt'),
        ('e_sdma_0_init_lt', 'cc_soc_mgmt_targ_lt'),
        ('e_sdma_0_init_lt', 'cc_soc_periph_targ_lt'),
        ('e_sdma_0_init_lt', 'cc_sys_spm_targ_lt'),
        ('e_sdma_1_init_lt', 'cc_l2_0_targ_ht'),
        ('e_sdma_1_init_lt', 'cc_l2_1_targ_ht'),
        ('e_sdma_1_init_lt', 'cc_l2_2_targ_ht'),
        ('e_sdma_1_init_lt', 'cc_l2_3_targ_ht'),
        ('e_sdma_1_init_lt', 'cc_l2_4_targ_ht'),
        ('e_sdma_1_init_lt', 'cc_l2_5_targ_ht'),
        ('e_sdma_1_init_lt', 'cc_l2_6_targ_ht'),
        ('e_sdma_1_init_lt', 'cc_l2_7_targ_ht'),
        ('e_sdma_1_init_lt', 'cc_lpddr_graph_0_targ_mt'),
        ('e_sdma_1_init_lt', 'cc_lpddr_graph_1_targ_mt'),
        ('e_sdma_1_init_lt', 'cc_lpddr_graph_2_targ_mt'),
        ('e_sdma_1_init_lt', 'cc_lpddr_graph_3_targ_mt'),
        ('e_sdma_1_init_lt', 'cc_lpddr_ppp_0_targ_ht'),
        ('e_sdma_1_init_lt', 'cc_lpddr_ppp_1_targ_ht'),
        ('e_sdma_1_init_lt', 'cc_lpddr_ppp_2_targ_ht'),
        ('e_sdma_1_init_lt', 'cc_lpddr_ppp_3_targ_ht'),
        ('e_sdma_1_init_lt', 'cc_pcie_targ_mt'),
        ('e_sdma_1_init_lt', 'cc_aic_0_targ_lt'),
        ('e_sdma_1_init_lt', 'cc_aic_1_targ_lt'),
        ('e_sdma_1_init_lt', 'cc_aic_2_targ_lt'),
        ('e_sdma_1_init_lt', 'cc_aic_3_targ_lt'),
        ('e_sdma_1_init_lt', 'cc_aic_4_targ_lt'),
        ('e_sdma_1_init_lt', 'cc_aic_5_targ_lt'),
        ('e_sdma_1_init_lt', 'cc_aic_6_targ_lt'),
        ('e_sdma_1_init_lt', 'cc_aic_7_targ_lt'),
        ('e_sdma_1_init_lt', 'cc_pve_0_targ_lt'),
        ('e_sdma_1_init_lt', 'cc_pve_1_targ_lt'),
        ('e_sdma_1_init_lt', 'cc_apu_targ_lt'),
        ('e_sdma_1_init_lt', 'cc_soc_mgmt_targ_lt'),
        ('e_sdma_1_init_lt', 'cc_soc_periph_targ_lt'),
        ('e_sdma_1_init_lt', 'cc_sys_spm_targ_lt'),
        ('e_pve_0_init_lt', 'cc_l2_0_targ_ht'),
        ('e_pve_0_init_lt', 'cc_l2_1_targ_ht'),
        ('e_pve_0_init_lt', 'cc_l2_2_targ_ht'),
        ('e_pve_0_init_lt', 'cc_l2_3_targ_ht'),
        ('e_pve_0_init_lt', 'cc_l2_4_targ_ht'),
        ('e_pve_0_init_lt', 'cc_l2_5_targ_ht'),
        ('e_pve_0_init_lt', 'cc_l2_6_targ_ht'),
        ('e_pve_0_init_lt', 'cc_l2_7_targ_ht'),
        ('e_pve_0_init_lt', 'cc_lpddr_graph_0_targ_mt'),
        ('e_pve_0_init_lt', 'cc_lpddr_graph_1_targ_mt'),
        ('e_pve_0_init_lt', 'cc_lpddr_graph_2_targ_mt'),
        ('e_pve_0_init_lt', 'cc_lpddr_graph_3_targ_mt'),
        ('e_pve_0_init_lt', 'cc_lpddr_ppp_0_targ_ht'),
        ('e_pve_0_init_lt', 'cc_lpddr_ppp_1_targ_ht'),
        ('e_pve_0_init_lt', 'cc_lpddr_ppp_2_targ_ht'),
        ('e_pve_0_init_lt', 'cc_lpddr_ppp_3_targ_ht'),
        ('e_pve_0_init_lt', 'cc_pcie_targ_mt'),
        ('e_pve_0_init_lt', 'cc_aic_0_targ_lt'),
        ('e_pve_0_init_lt', 'cc_aic_1_targ_lt'),
        ('e_pve_0_init_lt', 'cc_aic_2_targ_lt'),
        ('e_pve_0_init_lt', 'cc_aic_3_targ_lt'),
        ('e_pve_0_init_lt', 'cc_aic_4_targ_lt'),
        ('e_pve_0_init_lt', 'cc_aic_5_targ_lt'),
        ('e_pve_0_init_lt', 'cc_aic_6_targ_lt'),
        ('e_pve_0_init_lt', 'cc_aic_7_targ_lt'),
        ('e_pve_0_init_lt', 'cc_sdma_0_targ_lt'),
        ('e_pve_0_init_lt', 'cc_sdma_1_targ_lt'),
        ('e_pve_0_init_lt', 'cc_pve_1_targ_lt'),
        ('e_pve_0_init_lt', 'cc_apu_targ_lt'),
        ('e_pve_0_init_lt', 'cc_dcd_targ_cfg'),
        ('e_pve_0_init_lt', 'cc_soc_mgmt_targ_lt'),
        ('e_pve_0_init_lt', 'cc_soc_periph_targ_lt'),
        ('e_pve_0_init_lt', 'cc_sys_spm_targ_lt'),
        ('e_pve_0_init_lt', 'cc_lpddr_graph_0_targ_cfg'),
        ('e_pve_0_init_lt', 'cc_lpddr_graph_1_targ_cfg'),
        ('e_pve_0_init_lt', 'cc_lpddr_graph_2_targ_cfg'),
        ('e_pve_0_init_lt', 'cc_lpddr_graph_3_targ_cfg'),
        ('e_pve_0_init_lt', 'cc_lpddr_ppp_0_targ_cfg'),
        ('e_pve_0_init_lt', 'cc_lpddr_ppp_1_targ_cfg'),
        ('e_pve_0_init_lt', 'cc_lpddr_ppp_2_targ_cfg'),
        ('e_pve_0_init_lt', 'cc_lpddr_ppp_3_targ_cfg'),
        ('e_pve_0_init_lt', 'cc_pcie_targ_cfg'),
        ('e_pve_0_init_lt', 'cc_pcie_targ_cfg_dbi'),
        ('e_pve_0_init_lt', 'cc_aic_0_targ_syscfg'),
        ('e_pve_0_init_lt', 'cc_aic_1_targ_syscfg'),
        ('e_pve_0_init_lt', 'cc_aic_2_targ_syscfg'),
        ('e_pve_0_init_lt', 'cc_aic_3_targ_syscfg'),
        ('e_pve_0_init_lt', 'cc_aic_4_targ_syscfg'),
        ('e_pve_0_init_lt', 'cc_aic_5_targ_syscfg'),
        ('e_pve_0_init_lt', 'cc_aic_6_targ_syscfg'),
        ('e_pve_0_init_lt', 'cc_aic_7_targ_syscfg'),
        ('e_pve_0_init_lt', 'cc_l2_0_targ_syscfg'),
        ('e_pve_0_init_lt', 'cc_l2_1_targ_syscfg'),
        ('e_pve_0_init_lt', 'cc_l2_2_targ_syscfg'),
        ('e_pve_0_init_lt', 'cc_l2_3_targ_syscfg'),
        ('e_pve_0_init_lt', 'cc_l2_4_targ_syscfg'),
        ('e_pve_0_init_lt', 'cc_l2_5_targ_syscfg'),
        ('e_pve_0_init_lt', 'cc_l2_6_targ_syscfg'),
        ('e_pve_0_init_lt', 'cc_l2_7_targ_syscfg'),
        ('e_pve_0_init_lt', 'cc_lpddr_graph_0_targ_syscfg'),
        ('e_pve_0_init_lt', 'cc_lpddr_graph_1_targ_syscfg'),
        ('e_pve_0_init_lt', 'cc_lpddr_graph_2_targ_syscfg'),
        ('e_pve_0_init_lt', 'cc_lpddr_graph_3_targ_syscfg'),
        ('e_pve_0_init_lt', 'cc_lpddr_ppp_0_targ_syscfg'),
        ('e_pve_0_init_lt', 'cc_lpddr_ppp_1_targ_syscfg'),
        ('e_pve_0_init_lt', 'cc_lpddr_ppp_2_targ_syscfg'),
        ('e_pve_0_init_lt', 'cc_lpddr_ppp_3_targ_syscfg'),
        ('e_pve_0_init_lt', 'cc_pcie_targ_syscfg'),
        ('e_pve_0_init_lt', 'cc_pve_0_syscfg'),
        ('e_pve_0_init_lt', 'cc_pve_1_syscfg'),
        ('e_pve_0_init_lt', 'cc_apu_targ_syscfg'),
        ('e_pve_0_init_lt', 'cc_dcd_targ_syscfg'),
        ('e_pve_0_init_lt', 'cc_sdma_0_targ_syscfg'),
        ('e_pve_0_init_lt', 'cc_sdma_1_targ_syscfg'),
        ('e_pve_0_init_lt', 'cc_soc_mgmt_targ_syscfg'),
        ('e_pve_0_init_lt', 'cc_soc_periph_targ_syscfg'),
        ('e_pve_0_init_lt', 'cc_sys_spm_targ_syscfg'),
        ('e_pve_1_init_lt', 'cc_l2_0_targ_ht'),
        ('e_pve_1_init_lt', 'cc_l2_1_targ_ht'),
        ('e_pve_1_init_lt', 'cc_l2_2_targ_ht'),
        ('e_pve_1_init_lt', 'cc_l2_3_targ_ht'),
        ('e_pve_1_init_lt', 'cc_l2_4_targ_ht'),
        ('e_pve_1_init_lt', 'cc_l2_5_targ_ht'),
        ('e_pve_1_init_lt', 'cc_l2_6_targ_ht'),
        ('e_pve_1_init_lt', 'cc_l2_7_targ_ht'),
        ('e_pve_1_init_lt', 'cc_lpddr_graph_0_targ_mt'),
        ('e_pve_1_init_lt', 'cc_lpddr_graph_1_targ_mt'),
        ('e_pve_1_init_lt', 'cc_lpddr_graph_2_targ_mt'),
        ('e_pve_1_init_lt', 'cc_lpddr_graph_3_targ_mt'),
        ('e_pve_1_init_lt', 'cc_lpddr_ppp_0_targ_ht'),
        ('e_pve_1_init_lt', 'cc_lpddr_ppp_1_targ_ht'),
        ('e_pve_1_init_lt', 'cc_lpddr_ppp_2_targ_ht'),
        ('e_pve_1_init_lt', 'cc_lpddr_ppp_3_targ_ht'),
        ('e_pve_1_init_lt', 'cc_pcie_targ_mt'),
        ('e_pve_1_init_lt', 'cc_aic_0_targ_lt'),
        ('e_pve_1_init_lt', 'cc_aic_1_targ_lt'),
        ('e_pve_1_init_lt', 'cc_aic_2_targ_lt'),
        ('e_pve_1_init_lt', 'cc_aic_3_targ_lt'),
        ('e_pve_1_init_lt', 'cc_aic_4_targ_lt'),
        ('e_pve_1_init_lt', 'cc_aic_5_targ_lt'),
        ('e_pve_1_init_lt', 'cc_aic_6_targ_lt'),
        ('e_pve_1_init_lt', 'cc_aic_7_targ_lt'),
        ('e_pve_1_init_lt', 'cc_sdma_0_targ_lt'),
        ('e_pve_1_init_lt', 'cc_sdma_1_targ_lt'),
        ('e_pve_1_init_lt', 'cc_pve_0_targ_lt'),
        ('e_pve_1_init_lt', 'cc_apu_targ_lt'),
        ('e_pve_1_init_lt', 'cc_dcd_targ_cfg'),
        ('e_pve_1_init_lt', 'cc_soc_mgmt_targ_lt'),
        ('e_pve_1_init_lt', 'cc_soc_periph_targ_lt'),
        ('e_pve_1_init_lt', 'cc_sys_spm_targ_lt'),
        ('e_pve_1_init_lt', 'cc_lpddr_graph_0_targ_cfg'),
        ('e_pve_1_init_lt', 'cc_lpddr_graph_1_targ_cfg'),
        ('e_pve_1_init_lt', 'cc_lpddr_graph_2_targ_cfg'),
        ('e_pve_1_init_lt', 'cc_lpddr_graph_3_targ_cfg'),
        ('e_pve_1_init_lt', 'cc_lpddr_ppp_0_targ_cfg'),
        ('e_pve_1_init_lt', 'cc_lpddr_ppp_1_targ_cfg'),
        ('e_pve_1_init_lt', 'cc_lpddr_ppp_2_targ_cfg'),
        ('e_pve_1_init_lt', 'cc_lpddr_ppp_3_targ_cfg'),
        ('e_pve_1_init_lt', 'cc_pcie_targ_cfg'),
        ('e_pve_1_init_lt', 'cc_pcie_targ_cfg_dbi'),
        ('e_pve_1_init_lt', 'cc_aic_0_targ_syscfg'),
        ('e_pve_1_init_lt', 'cc_aic_1_targ_syscfg'),
        ('e_pve_1_init_lt', 'cc_aic_2_targ_syscfg'),
        ('e_pve_1_init_lt', 'cc_aic_3_targ_syscfg'),
        ('e_pve_1_init_lt', 'cc_aic_4_targ_syscfg'),
        ('e_pve_1_init_lt', 'cc_aic_5_targ_syscfg'),
        ('e_pve_1_init_lt', 'cc_aic_6_targ_syscfg'),
        ('e_pve_1_init_lt', 'cc_aic_7_targ_syscfg'),
        ('e_pve_1_init_lt', 'cc_l2_0_targ_syscfg'),
        ('e_pve_1_init_lt', 'cc_l2_1_targ_syscfg'),
        ('e_pve_1_init_lt', 'cc_l2_2_targ_syscfg'),
        ('e_pve_1_init_lt', 'cc_l2_3_targ_syscfg'),
        ('e_pve_1_init_lt', 'cc_l2_4_targ_syscfg'),
        ('e_pve_1_init_lt', 'cc_l2_5_targ_syscfg'),
        ('e_pve_1_init_lt', 'cc_l2_6_targ_syscfg'),
        ('e_pve_1_init_lt', 'cc_l2_7_targ_syscfg'),
        ('e_pve_1_init_lt', 'cc_lpddr_graph_0_targ_syscfg'),
        ('e_pve_1_init_lt', 'cc_lpddr_graph_1_targ_syscfg'),
        ('e_pve_1_init_lt', 'cc_lpddr_graph_2_targ_syscfg'),
        ('e_pve_1_init_lt', 'cc_lpddr_graph_3_targ_syscfg'),
        ('e_pve_1_init_lt', 'cc_lpddr_ppp_0_targ_syscfg'),
        ('e_pve_1_init_lt', 'cc_lpddr_ppp_1_targ_syscfg'),
        ('e_pve_1_init_lt', 'cc_lpddr_ppp_2_targ_syscfg'),
        ('e_pve_1_init_lt', 'cc_lpddr_ppp_3_targ_syscfg'),
        ('e_pve_1_init_lt', 'cc_pcie_targ_syscfg'),
        ('e_pve_1_init_lt', 'cc_pve_0_syscfg'),
        ('e_pve_1_init_lt', 'cc_pve_1_syscfg'),
        ('e_pve_1_init_lt', 'cc_apu_targ_syscfg'),
        ('e_pve_1_init_lt', 'cc_dcd_targ_syscfg'),
        ('e_pve_1_init_lt', 'cc_sdma_0_targ_syscfg'),
        ('e_pve_1_init_lt', 'cc_sdma_1_targ_syscfg'),
        ('e_pve_1_init_lt', 'cc_soc_mgmt_targ_syscfg'),
        ('e_pve_1_init_lt', 'cc_soc_periph_targ_syscfg'),
        ('e_pve_1_init_lt', 'cc_sys_spm_targ_syscfg'),
        ('e_dcd_mcu_init_lt', 'cc_l2_0_targ_ht'),
        ('e_dcd_mcu_init_lt', 'cc_l2_1_targ_ht'),
        ('e_dcd_mcu_init_lt', 'cc_l2_2_targ_ht'),
        ('e_dcd_mcu_init_lt', 'cc_l2_3_targ_ht'),
        ('e_dcd_mcu_init_lt', 'cc_l2_4_targ_ht'),
        ('e_dcd_mcu_init_lt', 'cc_l2_5_targ_ht'),
        ('e_dcd_mcu_init_lt', 'cc_l2_6_targ_ht'),
        ('e_dcd_mcu_init_lt', 'cc_l2_7_targ_ht'),
        ('e_dcd_mcu_init_lt', 'cc_lpddr_graph_0_targ_mt'),
        ('e_dcd_mcu_init_lt', 'cc_lpddr_graph_1_targ_mt'),
        ('e_dcd_mcu_init_lt', 'cc_lpddr_graph_2_targ_mt'),
        ('e_dcd_mcu_init_lt', 'cc_lpddr_graph_3_targ_mt'),
        ('e_dcd_mcu_init_lt', 'cc_lpddr_ppp_0_targ_ht'),
        ('e_dcd_mcu_init_lt', 'cc_lpddr_ppp_1_targ_ht'),
        ('e_dcd_mcu_init_lt', 'cc_lpddr_ppp_2_targ_ht'),
        ('e_dcd_mcu_init_lt', 'cc_lpddr_ppp_3_targ_ht'),
        ('e_dcd_mcu_init_lt', 'cc_pcie_targ_mt'),
        ('e_dcd_mcu_init_lt', 'cc_aic_0_targ_lt'),
        ('e_dcd_mcu_init_lt', 'cc_aic_1_targ_lt'),
        ('e_dcd_mcu_init_lt', 'cc_aic_2_targ_lt'),
        ('e_dcd_mcu_init_lt', 'cc_aic_3_targ_lt'),
        ('e_dcd_mcu_init_lt', 'cc_aic_4_targ_lt'),
        ('e_dcd_mcu_init_lt', 'cc_aic_5_targ_lt'),
        ('e_dcd_mcu_init_lt', 'cc_aic_6_targ_lt'),
        ('e_dcd_mcu_init_lt', 'cc_aic_7_targ_lt'),
        ('e_dcd_mcu_init_lt', 'cc_sdma_0_targ_lt'),
        ('e_dcd_mcu_init_lt', 'cc_sdma_1_targ_lt'),
        ('e_dcd_mcu_init_lt', 'cc_pve_0_targ_lt'),
        ('e_dcd_mcu_init_lt', 'cc_pve_1_targ_lt'),
        ('e_dcd_mcu_init_lt', 'cc_apu_targ_lt'),
        ('e_dcd_mcu_init_lt', 'cc_dcd_targ_cfg'),
        ('e_dcd_mcu_init_lt', 'cc_soc_mgmt_targ_lt'),
        ('e_dcd_mcu_init_lt', 'cc_soc_periph_targ_lt'),
        ('e_dcd_mcu_init_lt', 'cc_sys_spm_targ_lt'),
        ('e_dcd_mcu_init_lt', 'cc_lpddr_graph_0_targ_cfg'),
        ('e_dcd_mcu_init_lt', 'cc_lpddr_graph_1_targ_cfg'),
        ('e_dcd_mcu_init_lt', 'cc_lpddr_graph_2_targ_cfg'),
        ('e_dcd_mcu_init_lt', 'cc_lpddr_graph_3_targ_cfg'),
        ('e_dcd_mcu_init_lt', 'cc_lpddr_ppp_0_targ_cfg'),
        ('e_dcd_mcu_init_lt', 'cc_lpddr_ppp_1_targ_cfg'),
        ('e_dcd_mcu_init_lt', 'cc_lpddr_ppp_2_targ_cfg'),
        ('e_dcd_mcu_init_lt', 'cc_lpddr_ppp_3_targ_cfg'),
        ('e_dcd_mcu_init_lt', 'cc_pcie_targ_cfg'),
        ('e_dcd_mcu_init_lt', 'cc_pcie_targ_cfg_dbi'),
        ('e_dcd_mcu_init_lt', 'cc_aic_0_targ_syscfg'),
        ('e_dcd_mcu_init_lt', 'cc_aic_1_targ_syscfg'),
        ('e_dcd_mcu_init_lt', 'cc_aic_2_targ_syscfg'),
        ('e_dcd_mcu_init_lt', 'cc_aic_3_targ_syscfg'),
        ('e_dcd_mcu_init_lt', 'cc_aic_4_targ_syscfg'),
        ('e_dcd_mcu_init_lt', 'cc_aic_5_targ_syscfg'),
        ('e_dcd_mcu_init_lt', 'cc_aic_6_targ_syscfg'),
        ('e_dcd_mcu_init_lt', 'cc_aic_7_targ_syscfg'),
        ('e_dcd_mcu_init_lt', 'cc_l2_0_targ_syscfg'),
        ('e_dcd_mcu_init_lt', 'cc_l2_1_targ_syscfg'),
        ('e_dcd_mcu_init_lt', 'cc_l2_2_targ_syscfg'),
        ('e_dcd_mcu_init_lt', 'cc_l2_3_targ_syscfg'),
        ('e_dcd_mcu_init_lt', 'cc_l2_4_targ_syscfg'),
        ('e_dcd_mcu_init_lt', 'cc_l2_5_targ_syscfg'),
        ('e_dcd_mcu_init_lt', 'cc_l2_6_targ_syscfg'),
        ('e_dcd_mcu_init_lt', 'cc_l2_7_targ_syscfg'),
        ('e_dcd_mcu_init_lt', 'cc_lpddr_graph_0_targ_syscfg'),
        ('e_dcd_mcu_init_lt', 'cc_lpddr_graph_1_targ_syscfg'),
        ('e_dcd_mcu_init_lt', 'cc_lpddr_graph_2_targ_syscfg'),
        ('e_dcd_mcu_init_lt', 'cc_lpddr_graph_3_targ_syscfg'),
        ('e_dcd_mcu_init_lt', 'cc_lpddr_ppp_0_targ_syscfg'),
        ('e_dcd_mcu_init_lt', 'cc_lpddr_ppp_1_targ_syscfg'),
        ('e_dcd_mcu_init_lt', 'cc_lpddr_ppp_2_targ_syscfg'),
        ('e_dcd_mcu_init_lt', 'cc_lpddr_ppp_3_targ_syscfg'),
        ('e_dcd_mcu_init_lt', 'cc_pcie_targ_syscfg'),
        ('e_dcd_mcu_init_lt', 'cc_pve_0_syscfg'),
        ('e_dcd_mcu_init_lt', 'cc_pve_1_syscfg'),
        ('e_dcd_mcu_init_lt', 'cc_apu_targ_syscfg'),
        ('e_dcd_mcu_init_lt', 'cc_dcd_targ_syscfg'),
        ('e_dcd_mcu_init_lt', 'cc_sdma_0_targ_syscfg'),
        ('e_dcd_mcu_init_lt', 'cc_sdma_1_targ_syscfg'),
        ('e_dcd_mcu_init_lt', 'cc_soc_mgmt_targ_syscfg'),
        ('e_dcd_mcu_init_lt', 'cc_soc_periph_targ_syscfg'),
        ('e_dcd_mcu_init_lt', 'cc_sys_spm_targ_syscfg'),
        ('e_apu_init_lt', 'cc_l2_0_targ_ht'),
        ('e_apu_init_lt', 'cc_l2_1_targ_ht'),
        ('e_apu_init_lt', 'cc_l2_2_targ_ht'),
        ('e_apu_init_lt', 'cc_l2_3_targ_ht'),
        ('e_apu_init_lt', 'cc_l2_4_targ_ht'),
        ('e_apu_init_lt', 'cc_l2_5_targ_ht'),
        ('e_apu_init_lt', 'cc_l2_6_targ_ht'),
        ('e_apu_init_lt', 'cc_l2_7_targ_ht'),
        ('e_apu_init_lt', 'cc_lpddr_graph_0_targ_mt'),
        ('e_apu_init_lt', 'cc_lpddr_graph_1_targ_mt'),
        ('e_apu_init_lt', 'cc_lpddr_graph_2_targ_mt'),
        ('e_apu_init_lt', 'cc_lpddr_graph_3_targ_mt'),
        ('e_apu_init_lt', 'cc_lpddr_ppp_0_targ_ht'),
        ('e_apu_init_lt', 'cc_lpddr_ppp_1_targ_ht'),
        ('e_apu_init_lt', 'cc_lpddr_ppp_2_targ_ht'),
        ('e_apu_init_lt', 'cc_lpddr_ppp_3_targ_ht'),
        ('e_apu_init_lt', 'cc_pcie_targ_mt'),
        ('e_apu_init_lt', 'cc_aic_0_targ_lt'),
        ('e_apu_init_lt', 'cc_aic_1_targ_lt'),
        ('e_apu_init_lt', 'cc_aic_2_targ_lt'),
        ('e_apu_init_lt', 'cc_aic_3_targ_lt'),
        ('e_apu_init_lt', 'cc_aic_4_targ_lt'),
        ('e_apu_init_lt', 'cc_aic_5_targ_lt'),
        ('e_apu_init_lt', 'cc_aic_6_targ_lt'),
        ('e_apu_init_lt', 'cc_aic_7_targ_lt'),
        ('e_apu_init_lt', 'cc_sdma_0_targ_lt'),
        ('e_apu_init_lt', 'cc_sdma_1_targ_lt'),
        ('e_apu_init_lt', 'cc_pve_0_targ_lt'),
        ('e_apu_init_lt', 'cc_pve_1_targ_lt'),
        ('e_apu_init_lt', 'cc_dcd_targ_cfg'),
        ('e_apu_init_lt', 'cc_soc_mgmt_targ_lt'),
        ('e_apu_init_lt', 'cc_soc_periph_targ_lt'),
        ('e_apu_init_lt', 'cc_sys_spm_targ_lt'),
        ('e_apu_init_lt', 'cc_lpddr_graph_0_targ_cfg'),
        ('e_apu_init_lt', 'cc_lpddr_graph_1_targ_cfg'),
        ('e_apu_init_lt', 'cc_lpddr_graph_2_targ_cfg'),
        ('e_apu_init_lt', 'cc_lpddr_graph_3_targ_cfg'),
        ('e_apu_init_lt', 'cc_lpddr_ppp_0_targ_cfg'),
        ('e_apu_init_lt', 'cc_lpddr_ppp_1_targ_cfg'),
        ('e_apu_init_lt', 'cc_lpddr_ppp_2_targ_cfg'),
        ('e_apu_init_lt', 'cc_lpddr_ppp_3_targ_cfg'),
        ('e_apu_init_lt', 'cc_pcie_targ_cfg'),
        ('e_apu_init_lt', 'cc_pcie_targ_cfg_dbi'),
        ('e_apu_init_lt', 'cc_aic_0_targ_syscfg'),
        ('e_apu_init_lt', 'cc_aic_1_targ_syscfg'),
        ('e_apu_init_lt', 'cc_aic_2_targ_syscfg'),
        ('e_apu_init_lt', 'cc_aic_3_targ_syscfg'),
        ('e_apu_init_lt', 'cc_aic_4_targ_syscfg'),
        ('e_apu_init_lt', 'cc_aic_5_targ_syscfg'),
        ('e_apu_init_lt', 'cc_aic_6_targ_syscfg'),
        ('e_apu_init_lt', 'cc_aic_7_targ_syscfg'),
        ('e_apu_init_lt', 'cc_l2_0_targ_syscfg'),
        ('e_apu_init_lt', 'cc_l2_1_targ_syscfg'),
        ('e_apu_init_lt', 'cc_l2_2_targ_syscfg'),
        ('e_apu_init_lt', 'cc_l2_3_targ_syscfg'),
        ('e_apu_init_lt', 'cc_l2_4_targ_syscfg'),
        ('e_apu_init_lt', 'cc_l2_5_targ_syscfg'),
        ('e_apu_init_lt', 'cc_l2_6_targ_syscfg'),
        ('e_apu_init_lt', 'cc_l2_7_targ_syscfg'),
        ('e_apu_init_lt', 'cc_lpddr_graph_0_targ_syscfg'),
        ('e_apu_init_lt', 'cc_lpddr_graph_1_targ_syscfg'),
        ('e_apu_init_lt', 'cc_lpddr_graph_2_targ_syscfg'),
        ('e_apu_init_lt', 'cc_lpddr_graph_3_targ_syscfg'),
        ('e_apu_init_lt', 'cc_lpddr_ppp_0_targ_syscfg'),
        ('e_apu_init_lt', 'cc_lpddr_ppp_1_targ_syscfg'),
        ('e_apu_init_lt', 'cc_lpddr_ppp_2_targ_syscfg'),
        ('e_apu_init_lt', 'cc_lpddr_ppp_3_targ_syscfg'),
        ('e_apu_init_lt', 'cc_pcie_targ_syscfg'),
        ('e_apu_init_lt', 'cc_pve_0_syscfg'),
        ('e_apu_init_lt', 'cc_pve_1_syscfg'),
        ('e_apu_init_lt', 'cc_apu_targ_syscfg'),
        ('e_apu_init_lt', 'cc_dcd_targ_syscfg'),
        ('e_apu_init_lt', 'cc_sdma_0_targ_syscfg'),
        ('e_apu_init_lt', 'cc_sdma_1_targ_syscfg'),
        ('e_apu_init_lt', 'cc_soc_mgmt_targ_syscfg'),
        ('e_apu_init_lt', 'cc_soc_periph_targ_syscfg'),
        ('e_apu_init_lt', 'cc_sys_spm_targ_syscfg'),
        ('e_apu_init_lt', 'cc_noc_csr_targ_int'),
        ('e_soc_mgmt_init_lt', 'cc_l2_0_targ_ht'),
        ('e_soc_mgmt_init_lt', 'cc_l2_1_targ_ht'),
        ('e_soc_mgmt_init_lt', 'cc_l2_2_targ_ht'),
        ('e_soc_mgmt_init_lt', 'cc_l2_3_targ_ht'),
        ('e_soc_mgmt_init_lt', 'cc_l2_4_targ_ht'),
        ('e_soc_mgmt_init_lt', 'cc_l2_5_targ_ht'),
        ('e_soc_mgmt_init_lt', 'cc_l2_6_targ_ht'),
        ('e_soc_mgmt_init_lt', 'cc_l2_7_targ_ht'),
        ('e_soc_mgmt_init_lt', 'cc_lpddr_graph_0_targ_mt'),
        ('e_soc_mgmt_init_lt', 'cc_lpddr_graph_1_targ_mt'),
        ('e_soc_mgmt_init_lt', 'cc_lpddr_graph_2_targ_mt'),
        ('e_soc_mgmt_init_lt', 'cc_lpddr_graph_3_targ_mt'),
        ('e_soc_mgmt_init_lt', 'cc_lpddr_ppp_0_targ_ht'),
        ('e_soc_mgmt_init_lt', 'cc_lpddr_ppp_1_targ_ht'),
        ('e_soc_mgmt_init_lt', 'cc_lpddr_ppp_2_targ_ht'),
        ('e_soc_mgmt_init_lt', 'cc_lpddr_ppp_3_targ_ht'),
        ('e_soc_mgmt_init_lt', 'cc_pcie_targ_mt'),
        ('e_soc_mgmt_init_lt', 'cc_aic_0_targ_lt'),
        ('e_soc_mgmt_init_lt', 'cc_aic_1_targ_lt'),
        ('e_soc_mgmt_init_lt', 'cc_aic_2_targ_lt'),
        ('e_soc_mgmt_init_lt', 'cc_aic_3_targ_lt'),
        ('e_soc_mgmt_init_lt', 'cc_aic_4_targ_lt'),
        ('e_soc_mgmt_init_lt', 'cc_aic_5_targ_lt'),
        ('e_soc_mgmt_init_lt', 'cc_aic_6_targ_lt'),
        ('e_soc_mgmt_init_lt', 'cc_aic_7_targ_lt'),
        ('e_soc_mgmt_init_lt', 'cc_sdma_0_targ_lt'),
        ('e_soc_mgmt_init_lt', 'cc_sdma_1_targ_lt'),
        ('e_soc_mgmt_init_lt', 'cc_pve_0_targ_lt'),
        ('e_soc_mgmt_init_lt', 'cc_pve_1_targ_lt'),
        ('e_soc_mgmt_init_lt', 'cc_apu_targ_lt'),
        ('e_soc_mgmt_init_lt', 'cc_dcd_targ_cfg'),
        ('e_soc_mgmt_init_lt', 'cc_soc_periph_targ_lt'),
        ('e_soc_mgmt_init_lt', 'cc_sys_spm_targ_lt'),
        ('e_soc_mgmt_init_lt', 'cc_lpddr_graph_0_targ_cfg'),
        ('e_soc_mgmt_init_lt', 'cc_lpddr_graph_1_targ_cfg'),
        ('e_soc_mgmt_init_lt', 'cc_lpddr_graph_2_targ_cfg'),
        ('e_soc_mgmt_init_lt', 'cc_lpddr_graph_3_targ_cfg'),
        ('e_soc_mgmt_init_lt', 'cc_lpddr_ppp_0_targ_cfg'),
        ('e_soc_mgmt_init_lt', 'cc_lpddr_ppp_1_targ_cfg'),
        ('e_soc_mgmt_init_lt', 'cc_lpddr_ppp_2_targ_cfg'),
        ('e_soc_mgmt_init_lt', 'cc_lpddr_ppp_3_targ_cfg'),
        ('e_soc_mgmt_init_lt', 'cc_pcie_targ_cfg'),
        ('e_soc_mgmt_init_lt', 'cc_pcie_targ_cfg_dbi'),
        ('e_soc_mgmt_init_lt', 'cc_aic_0_targ_syscfg'),
        ('e_soc_mgmt_init_lt', 'cc_aic_1_targ_syscfg'),
        ('e_soc_mgmt_init_lt', 'cc_aic_2_targ_syscfg'),
        ('e_soc_mgmt_init_lt', 'cc_aic_3_targ_syscfg'),
        ('e_soc_mgmt_init_lt', 'cc_aic_4_targ_syscfg'),
        ('e_soc_mgmt_init_lt', 'cc_aic_5_targ_syscfg'),
        ('e_soc_mgmt_init_lt', 'cc_aic_6_targ_syscfg'),
        ('e_soc_mgmt_init_lt', 'cc_aic_7_targ_syscfg'),
        ('e_soc_mgmt_init_lt', 'cc_l2_0_targ_syscfg'),
        ('e_soc_mgmt_init_lt', 'cc_l2_1_targ_syscfg'),
        ('e_soc_mgmt_init_lt', 'cc_l2_2_targ_syscfg'),
        ('e_soc_mgmt_init_lt', 'cc_l2_3_targ_syscfg'),
        ('e_soc_mgmt_init_lt', 'cc_l2_4_targ_syscfg'),
        ('e_soc_mgmt_init_lt', 'cc_l2_5_targ_syscfg'),
        ('e_soc_mgmt_init_lt', 'cc_l2_6_targ_syscfg'),
        ('e_soc_mgmt_init_lt', 'cc_l2_7_targ_syscfg'),
        ('e_soc_mgmt_init_lt', 'cc_lpddr_graph_0_targ_syscfg'),
        ('e_soc_mgmt_init_lt', 'cc_lpddr_graph_1_targ_syscfg'),
        ('e_soc_mgmt_init_lt', 'cc_lpddr_graph_2_targ_syscfg'),
        ('e_soc_mgmt_init_lt', 'cc_lpddr_graph_3_targ_syscfg'),
        ('e_soc_mgmt_init_lt', 'cc_lpddr_ppp_0_targ_syscfg'),
        ('e_soc_mgmt_init_lt', 'cc_lpddr_ppp_1_targ_syscfg'),
        ('e_soc_mgmt_init_lt', 'cc_lpddr_ppp_2_targ_syscfg'),
        ('e_soc_mgmt_init_lt', 'cc_lpddr_ppp_3_targ_syscfg'),
        ('e_soc_mgmt_init_lt', 'cc_pcie_targ_syscfg'),
        ('e_soc_mgmt_init_lt', 'cc_pve_0_syscfg'),
        ('e_soc_mgmt_init_lt', 'cc_pve_1_syscfg'),
        ('e_soc_mgmt_init_lt', 'cc_apu_targ_syscfg'),
        ('e_soc_mgmt_init_lt', 'cc_dcd_targ_syscfg'),
        ('e_soc_mgmt_init_lt', 'cc_sdma_0_targ_syscfg'),
        ('e_soc_mgmt_init_lt', 'cc_sdma_1_targ_syscfg'),
        ('e_soc_mgmt_init_lt', 'cc_soc_mgmt_targ_syscfg'),
        ('e_soc_mgmt_init_lt', 'cc_soc_periph_targ_syscfg'),
        ('e_soc_mgmt_init_lt', 'cc_sys_spm_targ_syscfg'),
        ('e_soc_mgmt_init_lt', 'cc_noc_csr_targ_int'),
        ('e_soc_periph_init_lt', 'cc_l2_0_targ_ht'),
        ('e_soc_periph_init_lt', 'cc_l2_1_targ_ht'),
        ('e_soc_periph_init_lt', 'cc_l2_2_targ_ht'),
        ('e_soc_periph_init_lt', 'cc_l2_3_targ_ht'),
        ('e_soc_periph_init_lt', 'cc_l2_4_targ_ht'),
        ('e_soc_periph_init_lt', 'cc_l2_5_targ_ht'),
        ('e_soc_periph_init_lt', 'cc_l2_6_targ_ht'),
        ('e_soc_periph_init_lt', 'cc_l2_7_targ_ht'),
        ('e_soc_periph_init_lt', 'cc_lpddr_graph_0_targ_mt'),
        ('e_soc_periph_init_lt', 'cc_lpddr_graph_1_targ_mt'),
        ('e_soc_periph_init_lt', 'cc_lpddr_graph_2_targ_mt'),
        ('e_soc_periph_init_lt', 'cc_lpddr_graph_3_targ_mt'),
        ('e_soc_periph_init_lt', 'cc_lpddr_ppp_0_targ_ht'),
        ('e_soc_periph_init_lt', 'cc_lpddr_ppp_1_targ_ht'),
        ('e_soc_periph_init_lt', 'cc_lpddr_ppp_2_targ_ht'),
        ('e_soc_periph_init_lt', 'cc_lpddr_ppp_3_targ_ht'),
        ('e_soc_periph_init_lt', 'cc_pcie_targ_mt'),
        ('e_soc_periph_init_lt', 'cc_aic_0_targ_lt'),
        ('e_soc_periph_init_lt', 'cc_aic_1_targ_lt'),
        ('e_soc_periph_init_lt', 'cc_aic_2_targ_lt'),
        ('e_soc_periph_init_lt', 'cc_aic_3_targ_lt'),
        ('e_soc_periph_init_lt', 'cc_aic_4_targ_lt'),
        ('e_soc_periph_init_lt', 'cc_aic_5_targ_lt'),
        ('e_soc_periph_init_lt', 'cc_aic_6_targ_lt'),
        ('e_soc_periph_init_lt', 'cc_aic_7_targ_lt'),
        ('e_soc_periph_init_lt', 'cc_sdma_0_targ_lt'),
        ('e_soc_periph_init_lt', 'cc_sdma_1_targ_lt'),
        ('e_soc_periph_init_lt', 'cc_pve_0_targ_lt'),
        ('e_soc_periph_init_lt', 'cc_pve_1_targ_lt'),
        ('e_soc_periph_init_lt', 'cc_apu_targ_lt'),
        ('e_soc_periph_init_lt', 'cc_dcd_targ_cfg'),
        ('e_soc_periph_init_lt', 'cc_soc_mgmt_targ_lt'),
        ('e_soc_periph_init_lt', 'cc_sys_spm_targ_lt'),
        ('e_soc_periph_init_lt', 'cc_lpddr_graph_0_targ_cfg'),
        ('e_soc_periph_init_lt', 'cc_lpddr_graph_1_targ_cfg'),
        ('e_soc_periph_init_lt', 'cc_lpddr_graph_2_targ_cfg'),
        ('e_soc_periph_init_lt', 'cc_lpddr_graph_3_targ_cfg'),
        ('e_soc_periph_init_lt', 'cc_lpddr_ppp_0_targ_cfg'),
        ('e_soc_periph_init_lt', 'cc_lpddr_ppp_1_targ_cfg'),
        ('e_soc_periph_init_lt', 'cc_lpddr_ppp_2_targ_cfg'),
        ('e_soc_periph_init_lt', 'cc_lpddr_ppp_3_targ_cfg'),
        ('e_soc_periph_init_lt', 'cc_pcie_targ_cfg'),
        ('e_soc_periph_init_lt', 'cc_pcie_targ_cfg_dbi'),
        ('e_soc_periph_init_lt', 'cc_aic_0_targ_syscfg'),
        ('e_soc_periph_init_lt', 'cc_aic_1_targ_syscfg'),
        ('e_soc_periph_init_lt', 'cc_aic_2_targ_syscfg'),
        ('e_soc_periph_init_lt', 'cc_aic_3_targ_syscfg'),
        ('e_soc_periph_init_lt', 'cc_aic_4_targ_syscfg'),
        ('e_soc_periph_init_lt', 'cc_aic_5_targ_syscfg'),
        ('e_soc_periph_init_lt', 'cc_aic_6_targ_syscfg'),
        ('e_soc_periph_init_lt', 'cc_aic_7_targ_syscfg'),
        ('e_soc_periph_init_lt', 'cc_l2_0_targ_syscfg'),
        ('e_soc_periph_init_lt', 'cc_l2_1_targ_syscfg'),
        ('e_soc_periph_init_lt', 'cc_l2_2_targ_syscfg'),
        ('e_soc_periph_init_lt', 'cc_l2_3_targ_syscfg'),
        ('e_soc_periph_init_lt', 'cc_l2_4_targ_syscfg'),
        ('e_soc_periph_init_lt', 'cc_l2_5_targ_syscfg'),
        ('e_soc_periph_init_lt', 'cc_l2_6_targ_syscfg'),
        ('e_soc_periph_init_lt', 'cc_l2_7_targ_syscfg'),
        ('e_soc_periph_init_lt', 'cc_lpddr_graph_0_targ_syscfg'),
        ('e_soc_periph_init_lt', 'cc_lpddr_graph_1_targ_syscfg'),
        ('e_soc_periph_init_lt', 'cc_lpddr_graph_2_targ_syscfg'),
        ('e_soc_periph_init_lt', 'cc_lpddr_graph_3_targ_syscfg'),
        ('e_soc_periph_init_lt', 'cc_lpddr_ppp_0_targ_syscfg'),
        ('e_soc_periph_init_lt', 'cc_lpddr_ppp_1_targ_syscfg'),
        ('e_soc_periph_init_lt', 'cc_lpddr_ppp_2_targ_syscfg'),
        ('e_soc_periph_init_lt', 'cc_lpddr_ppp_3_targ_syscfg'),
        ('e_soc_periph_init_lt', 'cc_pcie_targ_syscfg'),
        ('e_soc_periph_init_lt', 'cc_pve_0_syscfg'),
        ('e_soc_periph_init_lt', 'cc_pve_1_syscfg'),
        ('e_soc_periph_init_lt', 'cc_apu_targ_syscfg'),
        ('e_soc_periph_init_lt', 'cc_dcd_targ_syscfg'),
        ('e_soc_periph_init_lt', 'cc_sdma_0_targ_syscfg'),
        ('e_soc_periph_init_lt', 'cc_sdma_1_targ_syscfg'),
        ('e_soc_periph_init_lt', 'cc_soc_mgmt_targ_syscfg'),
        ('e_soc_periph_init_lt', 'cc_soc_periph_targ_syscfg'),
        ('e_soc_periph_init_lt', 'cc_sys_spm_targ_syscfg'),
    ]

def sort_by_priority(entries, priority_order):
    """Sort entries based on the given priority order."""
    sorted_entries = []
    for pattern in priority_order:
        sorted_entries.extend([entry for entry in entries if pattern in entry])
    return sorted_entries


def parse_sim_log(file_name):
    """Parse the simulation log and correlate INIT-TARG and ADDR for BRESP and RRESP."""
    connections = {}

    with open(file_name, 'r') as file:
        for line in file:
            # Look for lines with [CONN_MATRIX_CHECK]
            if "[CONN_MATRIX_CHECK]" not in line:
                continue

            # Match INIT, TARG, and Addr
            init_targ_addr_match = re.search(r"INIT:(\S+)\s+TARG:(\S+).*Addr\s*:\s*(\S+)", line)
            if init_targ_addr_match:
                init, targ, addr = init_targ_addr_match.groups()
                if (init, targ) not in connections:
                    connections[(init, targ)] = {}
                if addr not in connections[(init, targ)]:
                    connections[(init, targ)][addr] = {'BRESP': [], 'RRESP': []}

            # Match BRESP
            bresp_match = re.search(r"BRESP\s*:\s*(\S+)", line)
            if bresp_match and init_targ_addr_match:
                bresp_value = bresp_match.group(1)
                init, targ, addr = init_targ_addr_match.groups()
                connections[(init, targ)][addr]['BRESP'].append(bresp_value)

            # Match RRESP
            rresp_match = re.search(r"RRESP\[0\]\s*:\s*(\S+)", line)
            if rresp_match and init_targ_addr_match:
                rresp_value = rresp_match.group(1)
                init, targ, addr = init_targ_addr_match.groups()
                connections[(init, targ)][addr]['RRESP'].append(rresp_value)

    return connections


def determine_status(responses):
    """Determine the status for a given set of responses."""
    bresps = responses['BRESP']
    rresps = responses['RRESP']

    if all(resp == "OKAY" for resp in bresps) and all(resp == "OKAY" for resp in rresps):
        return "Green"
    elif all(resp != "OKAY" for resp in bresps) and all(resp != "OKAY" for resp in rresps):
        return "Red"
    else:
        return "Orange"


def create_connectivity_matrix(log_file, output_file):
    """Create the connectivity matrix based on parsed log data."""
    valid_connections = set(get_valid_connections())
    parsed_connections = parse_sim_log(log_file)

    # Define priority order for INIT and TARG
    init_priority_order = ['_ht', '_mt', '_lt']
    targ_priority_order = ['_ht', '_mt', '_lt', 'targ_cfg', 'syscfg', 'cc_noc_csr_targ_int']

    # Sort INIT and TARG entries by priority
    inits = sorted({conn[0] for conn in valid_connections})
    targs = sorted({conn[1] for conn in valid_connections})

    inits = sort_by_priority(inits, init_priority_order)
    targs = sort_by_priority(targs, targ_priority_order)

    connection_status = {}

    for init, targ in set(list(valid_connections) + list(parsed_connections.keys())):
        if (init, targ) not in parsed_connections:
            if (init, targ) in valid_connections:
                connection_status[(init, targ)] = "White"
            else:
                connection_status[(init, targ)] = "N/A"
            continue

        status_set = set()
        for addr, responses in parsed_connections[(init, targ)].items():
            status = determine_status(responses)
            status_set.add(status)

        if "Red" in status_set:
            connection_status[(init, targ)] = "Red"
        elif "Orange" in status_set:
            connection_status[(init, targ)] = "Orange"
        elif "Green" in status_set:
            if (init, targ) in valid_connections:
                connection_status[(init, targ)] = "Green"
            else:
                connection_status[(init, targ)] = "Red"
        else:
            connection_status[(init, targ)] = "White"

    # Generate Excel
    wb = Workbook()
    ws = wb.active
    ws.title = "Connectivity Matrix"
    ws.append(["INIT \\ TARG"] + targs)

    for init in inits:
        row = [init]
        for targ in targs:
            if (init, targ) in valid_connections:
                row.append("x")
            else:
                row.append("N/A")
        ws.append(row)

    # Apply cell coloring
    for row in ws.iter_rows(min_row=2, min_col=2, max_row=len(inits) + 1, max_col=len(targs) + 1):
        for cell in row:
            if cell.value == "x":
                init = ws.cell(row=cell.row, column=1).value
                targ = ws.cell(row=1, column=cell.column).value
                status = connection_status.get((init, targ), "White")

                if status == "Green":
                    fill_color = PatternFill(start_color="00FF00", end_color="00FF00", fill_type="solid")
                elif status == "Orange":
                    fill_color = PatternFill(start_color="FFA500", end_color="FFA500", fill_type="solid")
                elif status == "Red":
                    fill_color = PatternFill(start_color="FF0000", end_color="FF0000", fill_type="solid")
                elif status == "White":
                    fill_color = PatternFill(start_color="FFFFFF", end_color="FFFFFF", fill_type="solid")
                else:
                    fill_color = None
            elif cell.value == "N/A":
                fill_color = PatternFill(start_color="D3D3D3", end_color="D3D3D3", fill_type="solid")
            else:
                fill_color = None

            if fill_color:
                cell.fill = fill_color

    # Add description below the matrix
    ws.append([])
    ws.append(["Descriptions:"])
    ws.append(["Green", "Both WR & RD working"])
    ws.append(["Red", "Both WR & RD not working"])
    ws.append(["Orange", "Either WR or RD not working"])
    ws.append(["x", "Connection exists"])
    ws.append(["N/A", "No connection exists"])
    ws.append(["x and colourless", "Not exercised"])

    # Freeze the first row and column
    ws.freeze_panes = "B2"

    wb.save(output_file)
    print(f"Connectivity matrix report generated at {output_file}")


log_file_path = "sim.log"
output_excel_path = "report.xlsx"
create_connectivity_matrix(log_file_path, output_excel_path)

