// Seed: 1361466977
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  nmos (.id_0(id_1));
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    output supply0 id_2,
    input wor id_3,
    input tri0 id_4,
    input wor id_5,
    input uwire id_6,
    output uwire id_7,
    input uwire id_8,
    output wand id_9,
    output tri0 id_10,
    input wor id_11,
    input tri0 id_12,
    output uwire id_13
);
  wire id_15;
  module_0(
      id_15, id_15, id_15
  );
endmodule
