module top_module (
    input clk,
    input resetn,   // synchronous reset
    input in,
    output out);
    wire q0, q1, q2;
    always @(posedge clk) begin
        if(!resetn)
        	{out, q2, q1, q0} <= 4'b0;
        else
        	{out, q2, q1, q0} <= {q2, q1, q0, in};
    end
endmodule
