package core_

import chisel3._
import chisel3.util.Valid
import core_.mmu.MMU

class CoreState extends Bundle {
  val idex      = new ID_EX_Output()
  val ifpc      = Output(UInt(32.W))
  val reg       = Output(Vec(32, UInt(32.W)))
  val finish_pc = Output(Valid(UInt(32.W)))
}

class Core extends Module {
  val io = IO(new Bundle {
    val dev = new Core_IO()
    val debug = new CoreState
  })

  val iff = Module(new IF())
  val id  = Module(new ID())
  val ex  = Module(new EX())
  val mem = Module(new MEM())
  val reg = Module(new RegFile())
  val mmu = Module(new MMU())
  val csr = Module(new CSR())

  // IF -> ID -> EX -> MEM -> Reg/CSR
  iff.io.id        <> id.io.iff
  id.io.ex         <> ex.io.id
  ex.io.mem        <> mem.io.ex
  mem.io.reg       <> reg.io.mem
  mem.io.csr       <> csr.io.mem

  // ID read Reg & forwarding
  id.io.reg        <> reg.io.id
  id.io.csr        <> csr.io.id 
  id.io.exWrRegOp  <> ex.io.mem.wrRegOp
  id.io.memWrRegOp <> mem.io.reg
  id.io.exWrCSROp  <> ex.io.mem.wrCSROp
  id.io.memWrCSROp <> mem.io.csr.wrCSROp

  // IF / MEM -> MMU <-> CSR / out
  iff.io.mmu       <> mmu.io.iff
  mem.io.mmu       <> mmu.io.mem
  mmu.io.dev       <> io.dev
  mmu.io.csr       <> csr.io.mmu

  //flush of exceptions
  iff.io.id.branch.valid := csr.io.flush | id.io.iff.branch.valid
  iff.io.id.branch.bits := Mux(csr.io.flush, csr.io.csrNewPc, id.io.iff.branch.bits)
  id.io.flush := csr.io.flush
  ex.io.flush := csr.io.flush
  mem.io.flush := csr.io.flush

  // external interrupt
  csr.io.external_inter := 0.U.asTypeOf(Valid(UInt(32.W))) //fake 

  // all the fxxking debug things... fxxk chisel
  val d = io.debug
  d.reg       <> reg.io.log
  d.ifpc      <> iff.io.id.excep.pc
  d.idex      <> id.io.ex.asTypeOf(new ID_EX_Output)
  d.finish_pc.valid := mem.io.csr.excep.valid_inst
  d.finish_pc.bits  := mem.io.csr.excep.pc
}
