INFO-FLOW: Workspace D:/projects/evmone_fpga/refactor-fpga/refactor opened at Mon Aug 23 09:39:34 +0700 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name Virtex-7 -data parts 
DBG:HLSDevice: Trying to load device library: D:/Xillin/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xillin/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 0.673 sec.
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.116 sec.
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.162 sec.
Execute     import_lib D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7_fpv7 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.103 sec.
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.148 sec.
Execute     import_lib D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.107 sec.
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.15 sec.
Execute     import_lib D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.119 sec.
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.176 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Xillin/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Xillin/Vivado/2020.2/data;D:/Xillin/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute         config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_library_info -library virtexuplus_slow 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu11p:-flga2577:-1-e 
Execute         import_lib D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.106 sec.
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.15 sec.
Command       add_library done; 0.23 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.261 sec.
Execute     ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute     config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=D:/projects/evmone_fpga/execute_contract_fpga.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/projects/evmone_fpga/execute_contract_fpga.zip
Execute     config_export -output=D:/projects/evmone_fpga/execute_contract_fpga.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.641 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Xillin/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Xillin/Vivado/2020.2/data;D:/Xillin/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute       config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_library_info -library virtexuplus_slow 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu11p:-flga2577:-1-e 
Execute       import_lib D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.107 sec.
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.149 sec.
Command     add_library done; 0.189 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.216 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output D:/projects/evmone_fpga/execute_contract_fpga.zip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/projects/evmone_fpga/execute_contract_fpga.zip -rtl verilog 
Execute   source ./refactor-fpga/refactor/directives.tcl 
Execute     set_directive_top -name execute_contract_fpga execute_contract_fpga 
INFO: [HLS 200-1510] Running: set_directive_top -name execute_contract_fpga execute_contract_fpga 
INFO-FLOW: Setting directive 'TOP' name=execute_contract_fpga 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 877.192 MB.
INFO: [HLS 200-10] Analyzing design file 'analysis.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling analysis.cpp as C++
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/Xillin/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang analysis.cpp -foptimization-record-file=D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/clang.analysis.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I D:/Xillin/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xillin/Vitis_HLS/2020.2/common/technology/autopilot -I D:/Xillin/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/analysis.pp.0.cpp > D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/clang.analysis.cpp.out.log 2> D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/clang.analysis.cpp.err.log 
Command       ap_eval done; 0.408 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
Execute       set_directive_top execute_contract_fpga -name=execute_contract_fpga 
INFO-FLOW: Setting directive 'TOP' name=execute_contract_fpga 
INFO-FLOW: Setting directive 'TOP' name=execute_contract_fpga 
INFO-FLOW: Setting directive 'TOP' name=execute_contract_fpga 
INFO-FLOW: Setting directive 'TOP' name=execute_contract_fpga 
Execute       source D:/Xillin/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/Xillin/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source D:/Xillin/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=execute_contract_fpga 
INFO-FLOW: Setting directive 'TOP' name=execute_contract_fpga 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/analysis.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xillin/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/.systemc_flag -fix-errors D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/analysis.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.374 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/analysis.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xillin/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/all.directive.json -fix-errors D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/analysis.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.356 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/analysis.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec D:/Xillin/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/analysis.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.395 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/analysis.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/Xillin/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/clang-tidy.analysis.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/analysis.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/clang-tidy.analysis.pp.0.cpp.out.log 2> D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/clang-tidy.analysis.pp.0.cpp.err.log 
Command         ap_eval done; 0.748 sec.
Execute         source D:/Xillin/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source D:/Xillin/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 0.83 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xillin/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/xilinx-dataflow-lawyer.analysis.pp.0.cpp.diag.yml D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/analysis.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/xilinx-dataflow-lawyer.analysis.pp.0.cpp.out.log 2> D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/xilinx-dataflow-lawyer.analysis.pp.0.cpp.err.log 
Command       ap_eval done; 0.345 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/Xillin/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/clang.analysis.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/analysis.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xillin/Vitis_HLS/2020.2/common/technology/autopilot -I D:/Xillin/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/analysis.bc > D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/clang.analysis.pp.0.cpp.out.log 2> D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/clang.analysis.pp.0.cpp.err.log 
Command       ap_eval done; 0.66 sec.
INFO: [HLS 200-10] Analyzing design file 'executor_fpga.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling executor_fpga.cpp as C++
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/Xillin/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang executor_fpga.cpp -foptimization-record-file=D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/clang.executor_fpga.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I D:/Xillin/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xillin/Vitis_HLS/2020.2/common/technology/autopilot -I D:/Xillin/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/executor_fpga.pp.0.cpp > D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/clang.executor_fpga.cpp.out.log 2> D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/clang.executor_fpga.cpp.err.log 
Command       ap_eval done; 0.412 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
Execute       set_directive_top execute_contract_fpga -name=execute_contract_fpga 
INFO-FLOW: Setting directive 'TOP' name=execute_contract_fpga 
INFO-FLOW: Setting directive 'TOP' name=execute_contract_fpga 
INFO-FLOW: Setting directive 'TOP' name=execute_contract_fpga 
INFO-FLOW: Setting directive 'TOP' name=execute_contract_fpga 
INFO-FLOW: Setting directive 'TOP' name=execute_contract_fpga 
INFO-FLOW: Setting directive 'TOP' name=execute_contract_fpga 
INFO-FLOW: Setting directive 'TOP' name=execute_contract_fpga 
INFO-FLOW: Setting directive 'TOP' name=execute_contract_fpga 
INFO-FLOW: Setting directive 'TOP' name=execute_contract_fpga 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/executor_fpga.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xillin/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/.systemc_flag -fix-errors D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/executor_fpga.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.422 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/executor_fpga.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xillin/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/all.directive.json -fix-errors D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/executor_fpga.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.669 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/executor_fpga.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec D:/Xillin/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/executor_fpga.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.473 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/executor_fpga.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/Xillin/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/clang-tidy.executor_fpga.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/executor_fpga.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/clang-tidy.executor_fpga.pp.0.cpp.out.log 2> D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/clang-tidy.executor_fpga.pp.0.cpp.err.log 
Command         ap_eval done; 0.897 sec.
Command       clang_tidy done; 1.002 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xillin/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/xilinx-dataflow-lawyer.executor_fpga.pp.0.cpp.diag.yml D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/executor_fpga.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/xilinx-dataflow-lawyer.executor_fpga.pp.0.cpp.out.log 2> D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/xilinx-dataflow-lawyer.executor_fpga.pp.0.cpp.err.log 
Command       ap_eval done; 0.425 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/Xillin/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/clang.executor_fpga.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/executor_fpga.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xillin/Vitis_HLS/2020.2/common/technology/autopilot -I D:/Xillin/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/executor_fpga.bc > D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/clang.executor_fpga.pp.0.cpp.out.log 2> D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/clang.executor_fpga.pp.0.cpp.err.log 
Command       ap_eval done; 0.815 sec.
INFO: [HLS 200-10] Analyzing design file 'instructions.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling instructions.cpp as C++
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/Xillin/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang instructions.cpp -foptimization-record-file=D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/clang.instructions.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I D:/Xillin/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xillin/Vitis_HLS/2020.2/common/technology/autopilot -I D:/Xillin/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/instructions.pp.0.cpp > D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/clang.instructions.cpp.out.log 2> D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/clang.instructions.cpp.err.log 
Command       ap_eval done; 0.388 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
Execute       set_directive_top execute_contract_fpga -name=execute_contract_fpga 
INFO-FLOW: Setting directive 'TOP' name=execute_contract_fpga 
INFO-FLOW: Setting directive 'TOP' name=execute_contract_fpga 
INFO-FLOW: Setting directive 'TOP' name=execute_contract_fpga 
INFO-FLOW: Setting directive 'TOP' name=execute_contract_fpga 
INFO-FLOW: Setting directive 'TOP' name=execute_contract_fpga 
INFO-FLOW: Setting directive 'TOP' name=execute_contract_fpga 
INFO-FLOW: Setting directive 'TOP' name=execute_contract_fpga 
INFO-FLOW: Setting directive 'TOP' name=execute_contract_fpga 
INFO-FLOW: Setting directive 'TOP' name=execute_contract_fpga 
INFO-FLOW: Setting directive 'TOP' name=execute_contract_fpga 
INFO-FLOW: Setting directive 'TOP' name=execute_contract_fpga 
INFO-FLOW: Setting directive 'TOP' name=execute_contract_fpga 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/instructions.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xillin/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/.systemc_flag -fix-errors D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/instructions.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.425 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/instructions.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xillin/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/all.directive.json -fix-errors D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/instructions.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.514 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/instructions.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec D:/Xillin/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/instructions.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.557 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/instructions.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/Xillin/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/clang-tidy.instructions.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/instructions.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/clang-tidy.instructions.pp.0.cpp.out.log 2> D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/clang-tidy.instructions.pp.0.cpp.err.log 
Command         ap_eval done; 0.861 sec.
Command       clang_tidy done; 0.958 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xillin/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/xilinx-dataflow-lawyer.instructions.pp.0.cpp.diag.yml D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/instructions.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/xilinx-dataflow-lawyer.instructions.pp.0.cpp.out.log 2> D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/xilinx-dataflow-lawyer.instructions.pp.0.cpp.err.log 
Command       ap_eval done; 0.391 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/Xillin/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/clang.instructions.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/instructions.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xillin/Vitis_HLS/2020.2/common/technology/autopilot -I D:/Xillin/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/instructions.bc > D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/clang.instructions.pp.0.cpp.out.log 2> D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/clang.instructions.pp.0.cpp.err.log 
Command       ap_eval done; 0.69 sec.
WARNING: [HLS 207-4855] format specifies type 'unsigned int' but the argument has type 'uint64_t' (aka 'unsigned long long'): ./instructions.hpp:74:17
WARNING: [HLS 207-4855] format specifies type 'unsigned int' but the argument has type 'uint64_t' (aka 'unsigned long long'): ./instructions.hpp:79:17
WARNING: [HLS 207-4855] format specifies type 'unsigned int' but the argument has type 'uint64_t' (aka 'unsigned long long'): ./instructions.hpp:183:20
WARNING: [HLS 207-4855] format specifies type 'unsigned int' but the argument has type 'uint64_t' (aka 'unsigned long long'): ./instructions.hpp:188:17
INFO: [HLS 200-10] Analyzing design file 'keccak256.c' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling keccak256.c as C
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/Xillin/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang keccak256.c -foptimization-record-file=D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/clang.keccak256.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-mingw32 -I D:/Xillin/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xillin/Vitis_HLS/2020.2/common/technology/autopilot -I D:/Xillin/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/keccak256.pp.0.c > D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/clang.keccak256.c.out.log 2> D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/clang.keccak256.c.err.log 
Command       ap_eval done; 0.307 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top execute_contract_fpga -name=execute_contract_fpga 
INFO-FLOW: Setting directive 'TOP' name=execute_contract_fpga 
INFO-FLOW: Setting directive 'TOP' name=execute_contract_fpga 
INFO-FLOW: Setting directive 'TOP' name=execute_contract_fpga 
INFO-FLOW: Setting directive 'TOP' name=execute_contract_fpga 
INFO-FLOW: Setting directive 'TOP' name=execute_contract_fpga 
INFO-FLOW: Setting directive 'TOP' name=execute_contract_fpga 
INFO-FLOW: Setting directive 'TOP' name=execute_contract_fpga 
INFO-FLOW: Setting directive 'TOP' name=execute_contract_fpga 
INFO-FLOW: Setting directive 'TOP' name=execute_contract_fpga 
INFO-FLOW: Setting directive 'TOP' name=execute_contract_fpga 
INFO-FLOW: Setting directive 'TOP' name=execute_contract_fpga 
INFO-FLOW: Setting directive 'TOP' name=execute_contract_fpga 
INFO-FLOW: Setting directive 'TOP' name=execute_contract_fpga 
INFO-FLOW: Setting directive 'TOP' name=execute_contract_fpga 
INFO-FLOW: Setting directive 'TOP' name=execute_contract_fpga 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/keccak256.pp.0.c std=gnu99 -target fpga  -directive=D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xillin/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/.systemc_flag -fix-errors D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/keccak256.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/keccak256.pp.0.c std=gnu99 -target fpga  -directive=D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xillin/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/all.directive.json -fix-errors D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/keccak256.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/keccak256.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec D:/Xillin/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/keccak256.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/keccak256.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr D:/Xillin/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/clang-tidy.keccak256.pp.0.c.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/keccak256.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/clang-tidy.keccak256.pp.0.c.out.log 2> D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/clang-tidy.keccak256.pp.0.c.err.log 
Command       clang_tidy done; 0.131 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xillin/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/xilinx-dataflow-lawyer.keccak256.pp.0.c.diag.yml D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/keccak256.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/xilinx-dataflow-lawyer.keccak256.pp.0.c.out.log 2> D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/xilinx-dataflow-lawyer.keccak256.pp.0.c.err.log 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/Xillin/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/clang.keccak256.pp.0.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/keccak256.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xillin/Vitis_HLS/2020.2/common/technology/autopilot -I D:/Xillin/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/keccak256.bc > D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/clang.keccak256.pp.0.c.out.log 2> D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/clang.keccak256.pp.0.c.err.log 
Command       ap_eval done; 0.322 sec.
WARNING: [HLS 207-4048] incompatible pointer types passing 'const unsigned char *' to parameter of type 'const uint64_t *' (aka 'const unsigned long long *'): keccak256.c:222:40
INFO: [HLS 207-4409] passing argument to parameter 'block' here: keccak256.c:161:67
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.748 seconds; current allocated memory: 99.681 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/a.g.ld.0.bc -args  "D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/analysis.g.bc" "D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/executor_fpga.g.bc" "D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/instructions.g.bc" "D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/keccak256.g.bc"  
Execute         ap_eval exec -ignorestderr D:/Xillin/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/analysis.g.bc D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/executor_fpga.g.bc D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/instructions.g.bc D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/keccak256.g.bc -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/a.g.ld.0.bc > D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.103 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.104 sec.
Execute       run_link_or_opt -opt -out D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/a.g.ld.1.lower.bc -args D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr D:/Xillin/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/a.g.ld.1.lower.bc > D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/a.g.ld.2.m1.bc -args D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Xillin/Vitis_HLS/2020.2/win64/lib/libhlsm_39.bc D:/Xillin/Vitis_HLS/2020.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr D:/Xillin/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Xillin/Vitis_HLS/2020.2/win64/lib/libhlsm_39.bc D:/Xillin/Vitis_HLS/2020.2/win64/lib/libhlsmc++_39.bc -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/a.g.ld.2.m1.bc > D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 3.04 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 3.042 sec.
Execute       run_link_or_opt -opt -out D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/a.g.ld.3.fpc.bc -args D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=execute_contract_fpga -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr D:/Xillin/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=execute_contract_fpga -reflow-float-conversion -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/a.g.ld.3.fpc.bc > D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 1.174 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.175 sec.
Execute       run_link_or_opt -out D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/a.g.ld.4.m2.bc -args D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Xillin/Vitis_HLS/2020.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr D:/Xillin/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Xillin/Vitis_HLS/2020.2/win64/lib/libfloatconversion_39.bc -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/a.g.ld.4.m2.bc > D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command         ap_eval done; 0.127 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.128 sec.
Execute       run_link_or_opt -opt -out D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/a.g.ld.5.gdce.bc -args D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=execute_contract_fpga 
Execute         ap_eval exec -ignorestderr D:/Xillin/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=execute_contract_fpga -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/a.g.ld.5.gdce.bc > D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr D:/Xillin/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=execute_contract_fpga -mllvm -hls-db-dir -mllvm D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/a.g.ld.5.gdce.bc -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/a.g.lto.bc > D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 6.797 sec.
INFO: [HLS 214-131] Inlining function 'intx::internal::normalized_div_args<intx::uint<256u>::num_bits> intx::internal::normalize<intx::uint<256u> >(intx::uint<256u> const&, intx::uint<256u> const&)' into 'intx::div_result<intx::uint<256u>, intx::uint<256u> > intx::udivrem<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:657:15)
INFO: [HLS 214-131] Inlining function 'intx::internal::normalized_div_args<intx::uint<512u>::num_bits> intx::internal::normalize<intx::uint<512u> >(intx::uint<512u> const&, intx::uint<512u> const&)' into 'intx::div_result<intx::uint<512u>, intx::uint<512u> > intx::udivrem<512u>(intx::uint<512u> const&, intx::uint<512u> const&)' (./intx/intx.hpp:657:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<intx::uint<256u>, 0>::read(intx::uint<256u>&)' into 'hls::stream<intx::uint<256u>, 0>::read()' (D:/Xillin/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<intx::uint<256u>, 0>::write(intx::uint<256u> const&)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:290:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<intx::uint<256u>, 0>::write(intx::uint<256u> const&)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:291:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<intx::uint<256u>, 0>::read()' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:294:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<intx::uint<256u>, 0>::write(intx::uint<256u> const&)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:304:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<intx::uint<256u>, 0>::write(intx::uint<256u> const&)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:305:25)
INFO: [HLS 214-178] Inlining function 'Stack::clear()' into 'ExecutionState::reset(evmc::evmc_message const&, evmc::evmc_revision, evmc::evmc_host_interface const&, evmc::evmc_host_context*, unsigned char const*, unsigned long)' (./execution_state.hpp:128:0)
INFO: [HLS 214-178] Inlining function 'fpga_basic_string<unsigned char, 8192u>::assign(unsigned char const*, unsigned char const*)' into 'ExecutionState::reset(evmc::evmc_message const&, evmc::evmc_revision, evmc::evmc_host_interface const&, evmc::evmc_host_context*, unsigned char const*, unsigned long)' (./execution_state.hpp:128:0)
INFO: [HLS 214-178] Inlining function 'ExecutionState::reset(evmc::evmc_message const&, evmc::evmc_revision, evmc::evmc_host_interface const&, evmc::evmc_host_context*, unsigned char const*, unsigned long)' into 'AdvancedExecutionState::reset(evmc::evmc_message const&, evmc::evmc_revision, evmc::evmc_host_interface const&, evmc::evmc_host_context*, unsigned char const*, unsigned long)' (./analysis.hpp:147:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<op_table_entry, 256ul>::_S_ref(op_table_entry const (&) [256], unsigned long)' into 'std::array<op_table_entry, 256ul>::operator[](unsigned long) const' (D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator[](unsigned long)' into 'unsigned long long* intx::as_words<256u>(intx::uint<256u>&)' (./intx/intx.hpp:318:0)
INFO: [HLS 214-178] Inlining function 'unsigned long long* intx::as_words<256u>(intx::uint<256u>&)' into 'unsigned char* intx::as_bytes<256u>(intx::uint<256u>&)' (./intx/intx.hpp:330:0)
INFO: [HLS 214-178] Inlining function 'Stack::pop()' into 'pop(Stack&)' (./instructions.hpp:598:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint()' into 'intx::result_with_carry<intx::uint<256u> > intx::add_with_carry<256u>(intx::uint<256u> const&, intx::uint<256u> const&, bool)' (./intx/int128.hpp:170:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator[](unsigned long) const' into 'intx::result_with_carry<intx::uint<256u> > intx::add_with_carry<256u>(intx::uint<256u> const&, intx::uint<256u> const&, bool)' (./intx/int128.hpp:170:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator[](unsigned long)' into 'intx::result_with_carry<intx::uint<256u> > intx::add_with_carry<256u>(intx::uint<256u> const&, intx::uint<256u> const&, bool)' (./intx/int128.hpp:170:0)
INFO: [HLS 214-178] Inlining function 'intx::result_with_carry<intx::uint<256u> > intx::add_with_carry<256u>(intx::uint<256u> const&, intx::uint<256u> const&, bool)' into 'intx::uint<256u> intx::operator+<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:342:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::operator+<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' into 'intx::uint<256u>& intx::operator+=<256u, intx::uint<256u>, void>(intx::uint<256u>&, intx::uint<256u> const&)' (./intx/intx.hpp:361:0)
INFO: [HLS 214-178] Inlining function 'Stack::pop()' into 'add(Stack&)' (./instructions.hpp:60:0)
INFO: [HLS 214-178] Inlining function 'Stack::top()' into 'add(Stack&)' (./instructions.hpp:60:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>& intx::operator+=<256u, intx::uint<256u>, void>(intx::uint<256u>&, intx::uint<256u> const&)' into 'add(Stack&)' (./instructions.hpp:60:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u>::uint(unsigned __int128)' into 'intx::umul(unsigned long long, unsigned long long)' (./intx/int128.hpp:395:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u>::uint()' into 'intx::result_with_carry<intx::uint<128u> > intx::add_with_carry<128u>(intx::uint<128u> const&, intx::uint<128u> const&, bool) (.12)' (./intx/int128.hpp:170:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u>::operator[](unsigned long) const' into 'intx::result_with_carry<intx::uint<128u> > intx::add_with_carry<128u>(intx::uint<128u> const&, intx::uint<128u> const&, bool) (.12)' (./intx/int128.hpp:170:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u>::operator[](unsigned long) const (.15)' into 'intx::result_with_carry<intx::uint<128u> > intx::add_with_carry<128u>(intx::uint<128u> const&, intx::uint<128u> const&, bool) (.12)' (./intx/int128.hpp:170:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u>::operator[](unsigned long)' into 'intx::result_with_carry<intx::uint<128u> > intx::add_with_carry<128u>(intx::uint<128u> const&, intx::uint<128u> const&, bool) (.12)' (./intx/int128.hpp:170:0)
INFO: [HLS 214-178] Inlining function 'intx::result_with_carry<intx::uint<128u> > intx::add_with_carry<128u>(intx::uint<128u> const&, intx::uint<128u> const&, bool) (.12)' into 'intx::operator+(intx::uint<128u>, intx::uint<128u>) (.9)' (./intx/int128.hpp:184:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u>::uint<unsigned long long, void>(unsigned long long) (.18)' into 'intx::uint<128u> intx::operator+<128u, unsigned long long, void>(intx::uint<128u> const&, unsigned long long const&)' (./intx/intx.hpp:751:0)
INFO: [HLS 214-178] Inlining function 'intx::operator+(intx::uint<128u>, intx::uint<128u>) (.9)' into 'intx::uint<128u> intx::operator+<128u, unsigned long long, void>(intx::uint<128u> const&, unsigned long long const&)' (./intx/intx.hpp:751:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint()' into 'intx::uint<256u> intx::operator*<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:396:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator[](unsigned long) const' into 'intx::uint<256u> intx::operator*<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:396:0)
INFO: [HLS 214-178] Inlining function 'intx::umul(unsigned long long, unsigned long long)' into 'intx::uint<256u> intx::operator*<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:396:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator[](unsigned long)' into 'intx::uint<256u> intx::operator*<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:396:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u>::operator[](unsigned long) const' into 'intx::uint<256u> intx::operator*<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:396:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::operator*<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' into 'intx::uint<256u>& intx::operator*=<256u, intx::uint<256u>, void>(intx::uint<256u>&, intx::uint<256u> const&)' (./intx/intx.hpp:417:0)
INFO: [HLS 214-178] Inlining function 'Stack::pop()' into 'mul(Stack&)' (./instructions.hpp:65:0)
INFO: [HLS 214-178] Inlining function 'Stack::top()' into 'mul(Stack&)' (./instructions.hpp:65:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>& intx::operator*=<256u, intx::uint<256u>, void>(intx::uint<256u>&, intx::uint<256u> const&)' into 'mul(Stack&)' (./instructions.hpp:65:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint()' into 'intx::result_with_carry<intx::uint<256u> > intx::sub_with_carry<256u>(intx::uint<256u> const&, intx::uint<256u> const&, bool)' (./intx/int128.hpp:208:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator[](unsigned long) const' into 'intx::result_with_carry<intx::uint<256u> > intx::sub_with_carry<256u>(intx::uint<256u> const&, intx::uint<256u> const&, bool)' (./intx/int128.hpp:208:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator[](unsigned long)' into 'intx::result_with_carry<intx::uint<256u> > intx::sub_with_carry<256u>(intx::uint<256u> const&, intx::uint<256u> const&, bool)' (./intx/int128.hpp:208:0)
INFO: [HLS 214-178] Inlining function 'intx::result_with_carry<intx::uint<256u> > intx::sub_with_carry<256u>(intx::uint<256u> const&, intx::uint<256u> const&, bool)' into 'intx::uint<256u> intx::operator-<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:354:0)
INFO: [HLS 214-178] Inlining function 'Stack::operator[](int)' into 'sub(Stack&)' (./instructions.hpp:70:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator[](unsigned long)' into 'sub(Stack&)' (./instructions.hpp:70:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::operator-<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' into 'sub(Stack&)' (./instructions.hpp:70:0)
INFO: [HLS 214-178] Inlining function 'Stack::pop()' into 'sub(Stack&)' (./instructions.hpp:70:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator[](unsigned long) const' into 'bool intx::operator==<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:80:0)
INFO: [HLS 214-178] Inlining function 'bool intx::operator==<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' into 'bool intx::operator!=<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:104:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint<int>(int)' into 'bool intx::operator!=<256u, int, void>(intx::uint<256u> const&, int const&)' (./intx/intx.hpp:111:0)
INFO: [HLS 214-178] Inlining function 'bool intx::operator!=<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' into 'bool intx::operator!=<256u, int, void>(intx::uint<256u> const&, int const&)' (./intx/intx.hpp:111:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator[](unsigned long) const' into 'unsigned long long const* intx::as_words<256u>(intx::uint<256u> const&)' (./intx/intx.hpp:324:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint()' into 'intx::internal::normalized_div_args<256u>::normalized_div_args()' (./intx/intx.hpp:473:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u>::uint(unsigned __int128) (.33)' into 'intx::umul(unsigned long long, unsigned long long) (.30)' (./intx/int128.hpp:395:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u>::uint()' into 'intx::result_with_carry<intx::uint<128u> > intx::add_with_carry<128u>(intx::uint<128u> const&, intx::uint<128u> const&, bool) (.12.27)' (./intx/int128.hpp:170:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u>::operator[](unsigned long) const (.15)' into 'intx::result_with_carry<intx::uint<128u> > intx::add_with_carry<128u>(intx::uint<128u> const&, intx::uint<128u> const&, bool) (.12.27)' (./intx/int128.hpp:170:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u>::operator[](unsigned long)' into 'intx::result_with_carry<intx::uint<128u> > intx::add_with_carry<128u>(intx::uint<128u> const&, intx::uint<128u> const&, bool) (.12.27)' (./intx/int128.hpp:170:0)
INFO: [HLS 214-178] Inlining function 'intx::result_with_carry<intx::uint<128u> > intx::add_with_carry<128u>(intx::uint<128u> const&, intx::uint<128u> const&, bool) (.12.27)' into 'intx::operator+(intx::uint<128u>, intx::uint<128u>) (.9.24)' (./intx/int128.hpp:184:0)
INFO: [HLS 214-178] Inlining function 'intx::umul(unsigned long long, unsigned long long) (.30)' into 'intx::reciprocal_2by1(unsigned long long)' (./intx/int128.hpp:605:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u>::operator[](unsigned long) (.36)' into 'intx::reciprocal_2by1(unsigned long long)' (./intx/int128.hpp:605:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u>::uint<unsigned long long, void>(unsigned long long) (.18)' into 'intx::reciprocal_2by1(unsigned long long)' (./intx/int128.hpp:605:0)
INFO: [HLS 214-178] Inlining function 'intx::operator+(intx::uint<128u>, intx::uint<128u>) (.9.24)' into 'intx::reciprocal_2by1(unsigned long long)' (./intx/int128.hpp:605:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u>::operator[](unsigned long)' into 'intx::reciprocal_2by1(unsigned long long)' (./intx/int128.hpp:605:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u>::uint()' into 'intx::result_with_carry<intx::uint<128u> > intx::add_with_carry<128u>(intx::uint<128u> const&, intx::uint<128u> const&, bool)' (./intx/int128.hpp:170:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u>::operator[](unsigned long) const' into 'intx::result_with_carry<intx::uint<128u> > intx::add_with_carry<128u>(intx::uint<128u> const&, intx::uint<128u> const&, bool)' (./intx/int128.hpp:170:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u>::operator[](unsigned long)' into 'intx::result_with_carry<intx::uint<128u> > intx::add_with_carry<128u>(intx::uint<128u> const&, intx::uint<128u> const&, bool)' (./intx/int128.hpp:170:0)
INFO: [HLS 214-178] Inlining function 'intx::result_with_carry<intx::uint<128u> > intx::add_with_carry<128u>(intx::uint<128u> const&, intx::uint<128u> const&, bool)' into 'intx::operator+(intx::uint<128u>, intx::uint<128u>)' (./intx/int128.hpp:184:0)
INFO: [HLS 214-178] Inlining function 'intx::operator+(intx::uint<128u>, intx::uint<128u>)' into 'intx::fast_add(intx::uint<128u>, intx::uint<128u>)' (./intx/int128.hpp:264:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u>::operator[](unsigned long)' into 'intx::udivrem_2by1(intx::uint<128u>, unsigned long long, unsigned long long)' (./intx/int128.hpp:657:0)
INFO: [HLS 214-178] Inlining function 'intx::umul(unsigned long long, unsigned long long)' into 'intx::udivrem_2by1(intx::uint<128u>, unsigned long long, unsigned long long)' (./intx/int128.hpp:657:0)
INFO: [HLS 214-178] Inlining function 'intx::fast_add(intx::uint<128u>, intx::uint<128u>)' into 'intx::udivrem_2by1(intx::uint<128u>, unsigned long long, unsigned long long)' (./intx/int128.hpp:657:0)
INFO: [HLS 214-178] Inlining function 'std::_Head_base<1ul, unsigned long long&, false>::_Head_base(unsigned long long&)' into 'std::_Tuple_impl<1ul, unsigned long long&>::_Tuple_impl(unsigned long long&)' (D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:356:0)
INFO: [HLS 214-178] Inlining function 'std::_Tuple_impl<1ul, unsigned long long&>::_Tuple_impl(unsigned long long&)' into 'std::_Tuple_impl<0ul, unsigned long long&, unsigned long long&>::_Tuple_impl(unsigned long long&, unsigned long long&)' (D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:206:0)
INFO: [HLS 214-178] Inlining function 'std::_Head_base<0ul, unsigned long long&, false>::_Head_base(unsigned long long&)' into 'std::_Tuple_impl<0ul, unsigned long long&, unsigned long long&>::_Tuple_impl(unsigned long long&, unsigned long long&)' (D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:206:0)
INFO: [HLS 214-178] Inlining function 'std::_Tuple_impl<0ul, unsigned long long&, unsigned long long&>::_Tuple_impl(unsigned long long&, unsigned long long&)' into 'std::tuple<unsigned long long&, unsigned long long&>::tuple<void, true>(unsigned long long&, unsigned long long&)' (D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:907:0)
INFO: [HLS 214-178] Inlining function 'std::tuple<unsigned long long&, unsigned long long&>::tuple<void, true>(unsigned long long&, unsigned long long&)' into 'intx::div_result<unsigned long long, unsigned long long>::operator std::tuple<unsigned long long&, unsigned long long&>()' (./intx/int128.hpp:571:0)
INFO: [HLS 214-178] Inlining function 'std::tuple<unsigned long long&, unsigned long long&>::tuple<void, true>(unsigned long long&, unsigned long long&)' into 'std::tuple<unsigned long long&, unsigned long long&> std::tie<unsigned long long, unsigned long long>(unsigned long long&, unsigned long long&)' (D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:1541:0)
INFO: [HLS 214-178] Inlining function 'std::_Head_base<0ul, unsigned long long&, false>::_M_head(std::_Head_base<0ul, unsigned long long&, false>&)' into 'std::_Tuple_impl<0ul, unsigned long long&, unsigned long long&>::_M_head(std::_Tuple_impl<0ul, unsigned long long&, unsigned long long&>&)' (D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:190:0)
INFO: [HLS 214-178] Inlining function 'std::_Head_base<1ul, unsigned long long&, false>::_M_head(std::_Head_base<1ul, unsigned long long&, false>&)' into 'std::_Tuple_impl<1ul, unsigned long long&>::_M_head(std::_Tuple_impl<1ul, unsigned long long&>&)'
INFO: [HLS 214-178] Inlining function 'std::_Tuple_impl<1ul, unsigned long long&>::_M_head(std::_Tuple_impl<1ul, unsigned long long&>&)' into 'std::_Tuple_impl<1ul, unsigned long long&>::operator=(std::_Tuple_impl<1ul, unsigned long long&>&&)'
INFO: [HLS 214-178] Inlining function 'unsigned long long& std::forward<unsigned long long&>(std::remove_reference<unsigned long long&>::type&)' into 'std::_Tuple_impl<1ul, unsigned long long&>::operator=(std::_Tuple_impl<1ul, unsigned long long&>&&)'
INFO: [HLS 214-178] Inlining function 'std::_Tuple_impl<1ul, unsigned long long&>::_M_head(std::_Tuple_impl<1ul, unsigned long long&>&)' into 'std::_Tuple_impl<1ul, unsigned long long&>::operator=(std::_Tuple_impl<1ul, unsigned long long&>&&)'
INFO: [HLS 214-178] Inlining function 'std::_Tuple_impl<0ul, unsigned long long&, unsigned long long&>::_M_head(std::_Tuple_impl<0ul, unsigned long long&, unsigned long long&>&)' into 'std::_Tuple_impl<0ul, unsigned long long&, unsigned long long&>::operator=(std::_Tuple_impl<0ul, unsigned long long&, unsigned long long&>&&)' (D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:298:0)
INFO: [HLS 214-178] Inlining function 'unsigned long long& std::forward<unsigned long long&>(std::remove_reference<unsigned long long&>::type&)' into 'std::_Tuple_impl<0ul, unsigned long long&, unsigned long long&>::operator=(std::_Tuple_impl<0ul, unsigned long long&, unsigned long long&>&&)' (D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:298:0)
INFO: [HLS 214-178] Inlining function 'std::_Tuple_impl<0ul, unsigned long long&, unsigned long long&>::_M_tail(std::_Tuple_impl<0ul, unsigned long long&, unsigned long long&>&)' into 'std::_Tuple_impl<0ul, unsigned long long&, unsigned long long&>::operator=(std::_Tuple_impl<0ul, unsigned long long&, unsigned long long&>&&)' (D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:298:0)
INFO: [HLS 214-178] Inlining function 'std::remove_reference<std::_Tuple_impl<1ul, unsigned long long&>&>::type&& std::move<std::_Tuple_impl<1ul, unsigned long long&>&>(std::_Tuple_impl<1ul, unsigned long long&>&)' into 'std::_Tuple_impl<0ul, unsigned long long&, unsigned long long&>::operator=(std::_Tuple_impl<0ul, unsigned long long&, unsigned long long&>&&)' (D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:298:0)
INFO: [HLS 214-178] Inlining function 'std::_Tuple_impl<1ul, unsigned long long&>::operator=(std::_Tuple_impl<1ul, unsigned long long&>&&)' into 'std::_Tuple_impl<0ul, unsigned long long&, unsigned long long&>::operator=(std::_Tuple_impl<0ul, unsigned long long&, unsigned long long&>&&)' (D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:298:0)
INFO: [HLS 214-178] Inlining function 'std::remove_reference<std::tuple<unsigned long long&, unsigned long long&>&>::type&& std::move<std::tuple<unsigned long long&, unsigned long long&>&>(std::tuple<unsigned long long&, unsigned long long&>&)' into 'std::tuple<unsigned long long&, unsigned long long&>::operator=(std::tuple<unsigned long long&, unsigned long long&>&&)' (D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:1173:0)
INFO: [HLS 214-178] Inlining function 'std::_Tuple_impl<0ul, unsigned long long&, unsigned long long&>::operator=(std::_Tuple_impl<0ul, unsigned long long&, unsigned long long&>&&)' into 'std::tuple<unsigned long long&, unsigned long long&>::operator=(std::tuple<unsigned long long&, unsigned long long&>&&)' (D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:1173:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u>::uint(unsigned long long, unsigned long long)' into 'intx::internal::udivrem_by1(unsigned long long*, int, unsigned long long)' (./intx/intx.hpp:538:0)
INFO: [HLS 214-178] Inlining function 'intx::div_result<unsigned long long, unsigned long long>::operator std::tuple<unsigned long long&, unsigned long long&>()' into 'intx::internal::udivrem_by1(unsigned long long*, int, unsigned long long)' (./intx/intx.hpp:538:0)
INFO: [HLS 214-178] Inlining function 'std::tuple<unsigned long long&, unsigned long long&> std::tie<unsigned long long, unsigned long long>(unsigned long long&, unsigned long long&)' into 'intx::internal::udivrem_by1(unsigned long long*, int, unsigned long long)' (./intx/intx.hpp:538:0)
INFO: [HLS 214-178] Inlining function 'std::tuple<unsigned long long&, unsigned long long&>::operator=(std::tuple<unsigned long long&, unsigned long long&>&&)' into 'intx::internal::udivrem_by1(unsigned long long*, int, unsigned long long)' (./intx/intx.hpp:538:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u>::operator[](unsigned long)' into 'intx::reciprocal_3by2(intx::uint<128u>)' (./intx/int128.hpp:626:0)
INFO: [HLS 214-178] Inlining function 'intx::umul(unsigned long long, unsigned long long) (.30)' into 'intx::reciprocal_3by2(intx::uint<128u>)' (./intx/int128.hpp:626:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u>::operator[](unsigned long) const (.15)' into 'intx::reciprocal_3by2(intx::uint<128u>)' (./intx/int128.hpp:626:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u>::uint()' into 'intx::result_with_carry<intx::uint<128u> > intx::sub_with_carry<128u>(intx::uint<128u> const&, intx::uint<128u> const&, bool) (.45)' (./intx/int128.hpp:208:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u>::operator[](unsigned long) const (.15)' into 'intx::result_with_carry<intx::uint<128u> > intx::sub_with_carry<128u>(intx::uint<128u> const&, intx::uint<128u> const&, bool) (.45)' (./intx/int128.hpp:208:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u>::operator[](unsigned long) const' into 'intx::result_with_carry<intx::uint<128u> > intx::sub_with_carry<128u>(intx::uint<128u> const&, intx::uint<128u> const&, bool) (.45)' (./intx/int128.hpp:208:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u>::operator[](unsigned long)' into 'intx::result_with_carry<intx::uint<128u> > intx::sub_with_carry<128u>(intx::uint<128u> const&, intx::uint<128u> const&, bool) (.45)' (./intx/int128.hpp:208:0)
INFO: [HLS 214-178] Inlining function 'intx::result_with_carry<intx::uint<128u> > intx::sub_with_carry<128u>(intx::uint<128u> const&, intx::uint<128u> const&, bool) (.45)' into 'intx::operator-(intx::uint<128u>, intx::uint<128u>) (.42)' (./intx/int128.hpp:223:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u>::uint()' into 'intx::result_with_carry<intx::uint<128u> > intx::sub_with_carry<128u>(intx::uint<128u> const&, intx::uint<128u> const&, bool)' (./intx/int128.hpp:208:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u>::operator[](unsigned long) const' into 'intx::result_with_carry<intx::uint<128u> > intx::sub_with_carry<128u>(intx::uint<128u> const&, intx::uint<128u> const&, bool)' (./intx/int128.hpp:208:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u>::operator[](unsigned long)' into 'intx::result_with_carry<intx::uint<128u> > intx::sub_with_carry<128u>(intx::uint<128u> const&, intx::uint<128u> const&, bool)' (./intx/int128.hpp:208:0)
INFO: [HLS 214-178] Inlining function 'intx::result_with_carry<intx::uint<128u> > intx::sub_with_carry<128u>(intx::uint<128u> const&, intx::uint<128u> const&, bool)' into 'intx::operator-(intx::uint<128u>, intx::uint<128u>)' (./intx/int128.hpp:223:0)
INFO: [HLS 214-178] Inlining function 'intx::operator+(intx::uint<128u>, intx::uint<128u>)' into 'intx::operator+=(intx::uint<128u>&, intx::uint<128u>)' (./intx/int128.hpp:441:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u>::operator[](unsigned long)' into 'intx::operator<(intx::uint<128u>, intx::uint<128u>)' (./intx/int128.hpp:298:0)
INFO: [HLS 214-178] Inlining function 'intx::operator<(intx::uint<128u>, intx::uint<128u>)' into 'intx::operator>=(intx::uint<128u>, intx::uint<128u>)' (./intx/int128.hpp:316:0)
INFO: [HLS 214-178] Inlining function 'intx::operator-(intx::uint<128u>, intx::uint<128u>)' into 'intx::operator-=(intx::uint<128u>&, intx::uint<128u>)' (./intx/int128.hpp:446:0)
INFO: [HLS 214-178] Inlining function 'intx::umul(unsigned long long, unsigned long long)' into 'intx::udivrem_3by2(unsigned long long, unsigned long long, unsigned long long, intx::uint<128u>, unsigned long long)' (./intx/int128.hpp:682:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u>::uint(unsigned long long, unsigned long long)' into 'intx::udivrem_3by2(unsigned long long, unsigned long long, unsigned long long, intx::uint<128u>, unsigned long long)' (./intx/int128.hpp:682:0)
INFO: [HLS 214-178] Inlining function 'intx::fast_add(intx::uint<128u>, intx::uint<128u>)' into 'intx::udivrem_3by2(unsigned long long, unsigned long long, unsigned long long, intx::uint<128u>, unsigned long long)' (./intx/int128.hpp:682:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u>::operator[](unsigned long)' into 'intx::udivrem_3by2(unsigned long long, unsigned long long, unsigned long long, intx::uint<128u>, unsigned long long)' (./intx/int128.hpp:682:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u>::uint(unsigned long long, unsigned long long) (.48)' into 'intx::udivrem_3by2(unsigned long long, unsigned long long, unsigned long long, intx::uint<128u>, unsigned long long)' (./intx/int128.hpp:682:0)
INFO: [HLS 214-178] Inlining function 'intx::operator-(intx::uint<128u>, intx::uint<128u>) (.42)' into 'intx::udivrem_3by2(unsigned long long, unsigned long long, unsigned long long, intx::uint<128u>, unsigned long long)' (./intx/int128.hpp:682:0)
INFO: [HLS 214-178] Inlining function 'intx::operator-(intx::uint<128u>, intx::uint<128u>)' into 'intx::udivrem_3by2(unsigned long long, unsigned long long, unsigned long long, intx::uint<128u>, unsigned long long)' (./intx/int128.hpp:682:0)
INFO: [HLS 214-178] Inlining function 'intx::operator+=(intx::uint<128u>&, intx::uint<128u>)' into 'intx::udivrem_3by2(unsigned long long, unsigned long long, unsigned long long, intx::uint<128u>, unsigned long long)' (./intx/int128.hpp:682:0)
INFO: [HLS 214-178] Inlining function 'intx::operator>=(intx::uint<128u>, intx::uint<128u>)' into 'intx::udivrem_3by2(unsigned long long, unsigned long long, unsigned long long, intx::uint<128u>, unsigned long long)' (./intx/int128.hpp:682:0)
INFO: [HLS 214-178] Inlining function 'intx::operator-=(intx::uint<128u>&, intx::uint<128u>)' into 'intx::udivrem_3by2(unsigned long long, unsigned long long, unsigned long long, intx::uint<128u>, unsigned long long)' (./intx/int128.hpp:682:0)
INFO: [HLS 214-178] Inlining function 'std::_Head_base<1ul, intx::uint<128u>&, false>::_Head_base(intx::uint<128u>&)' into 'std::_Tuple_impl<1ul, intx::uint<128u>&>::_Tuple_impl(intx::uint<128u>&)' (D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:356:0)
INFO: [HLS 214-178] Inlining function 'std::_Tuple_impl<1ul, intx::uint<128u>&>::_Tuple_impl(intx::uint<128u>&)' into 'std::_Tuple_impl<0ul, unsigned long long&, intx::uint<128u>&>::_Tuple_impl(unsigned long long&, intx::uint<128u>&)' (D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:206:0)
INFO: [HLS 214-178] Inlining function 'std::_Head_base<0ul, unsigned long long&, false>::_Head_base(unsigned long long&)' into 'std::_Tuple_impl<0ul, unsigned long long&, intx::uint<128u>&>::_Tuple_impl(unsigned long long&, intx::uint<128u>&)' (D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:206:0)
INFO: [HLS 214-178] Inlining function 'std::_Tuple_impl<0ul, unsigned long long&, intx::uint<128u>&>::_Tuple_impl(unsigned long long&, intx::uint<128u>&)' into 'std::tuple<unsigned long long&, intx::uint<128u>&>::tuple<void, true>(unsigned long long&, intx::uint<128u>&)' (D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:907:0)
INFO: [HLS 214-178] Inlining function 'std::tuple<unsigned long long&, intx::uint<128u>&>::tuple<void, true>(unsigned long long&, intx::uint<128u>&)' into 'intx::div_result<unsigned long long, intx::uint<128u> >::operator std::tuple<unsigned long long&, intx::uint<128u>&>()' (./intx/int128.hpp:571:0)
INFO: [HLS 214-178] Inlining function 'std::tuple<unsigned long long&, intx::uint<128u>&>::tuple<void, true>(unsigned long long&, intx::uint<128u>&)' into 'std::tuple<unsigned long long&, intx::uint<128u>&> std::tie<unsigned long long, intx::uint<128u> >(unsigned long long&, intx::uint<128u>&)' (D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:1541:0)
INFO: [HLS 214-178] Inlining function 'std::_Head_base<0ul, unsigned long long&, false>::_M_head(std::_Head_base<0ul, unsigned long long&, false>&)' into 'std::_Tuple_impl<0ul, unsigned long long&, intx::uint<128u>&>::_M_head(std::_Tuple_impl<0ul, unsigned long long&, intx::uint<128u>&>&)' (D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:190:0)
INFO: [HLS 214-178] Inlining function 'std::_Head_base<1ul, intx::uint<128u>&, false>::_M_head(std::_Head_base<1ul, intx::uint<128u>&, false>&)' into 'std::_Tuple_impl<1ul, intx::uint<128u>&>::_M_head(std::_Tuple_impl<1ul, intx::uint<128u>&>&)'
INFO: [HLS 214-178] Inlining function 'std::_Tuple_impl<1ul, intx::uint<128u>&>::_M_head(std::_Tuple_impl<1ul, intx::uint<128u>&>&)' into 'std::_Tuple_impl<1ul, intx::uint<128u>&>::operator=(std::_Tuple_impl<1ul, intx::uint<128u>&>&&)'
INFO: [HLS 214-178] Inlining function 'intx::uint<128u>& std::forward<intx::uint<128u>&>(std::remove_reference<intx::uint<128u>&>::type&)' into 'std::_Tuple_impl<1ul, intx::uint<128u>&>::operator=(std::_Tuple_impl<1ul, intx::uint<128u>&>&&)'
INFO: [HLS 214-178] Inlining function 'std::_Tuple_impl<1ul, intx::uint<128u>&>::_M_head(std::_Tuple_impl<1ul, intx::uint<128u>&>&)' into 'std::_Tuple_impl<1ul, intx::uint<128u>&>::operator=(std::_Tuple_impl<1ul, intx::uint<128u>&>&&)'
INFO: [HLS 214-178] Inlining function 'std::_Tuple_impl<0ul, unsigned long long&, intx::uint<128u>&>::_M_head(std::_Tuple_impl<0ul, unsigned long long&, intx::uint<128u>&>&)' into 'std::_Tuple_impl<0ul, unsigned long long&, intx::uint<128u>&>::operator=(std::_Tuple_impl<0ul, unsigned long long&, intx::uint<128u>&>&&)' (D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:298:0)
INFO: [HLS 214-178] Inlining function 'unsigned long long& std::forward<unsigned long long&>(std::remove_reference<unsigned long long&>::type&)' into 'std::_Tuple_impl<0ul, unsigned long long&, intx::uint<128u>&>::operator=(std::_Tuple_impl<0ul, unsigned long long&, intx::uint<128u>&>&&)' (D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:298:0)
INFO: [HLS 214-178] Inlining function 'std::_Tuple_impl<0ul, unsigned long long&, intx::uint<128u>&>::_M_tail(std::_Tuple_impl<0ul, unsigned long long&, intx::uint<128u>&>&)' into 'std::_Tuple_impl<0ul, unsigned long long&, intx::uint<128u>&>::operator=(std::_Tuple_impl<0ul, unsigned long long&, intx::uint<128u>&>&&)' (D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:298:0)
INFO: [HLS 214-178] Inlining function 'std::remove_reference<std::_Tuple_impl<1ul, intx::uint<128u>&>&>::type&& std::move<std::_Tuple_impl<1ul, intx::uint<128u>&>&>(std::_Tuple_impl<1ul, intx::uint<128u>&>&)' into 'std::_Tuple_impl<0ul, unsigned long long&, intx::uint<128u>&>::operator=(std::_Tuple_impl<0ul, unsigned long long&, intx::uint<128u>&>&&)' (D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:298:0)
INFO: [HLS 214-178] Inlining function 'std::_Tuple_impl<1ul, intx::uint<128u>&>::operator=(std::_Tuple_impl<1ul, intx::uint<128u>&>&&)' into 'std::_Tuple_impl<0ul, unsigned long long&, intx::uint<128u>&>::operator=(std::_Tuple_impl<0ul, unsigned long long&, intx::uint<128u>&>&&)' (D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:298:0)
INFO: [HLS 214-178] Inlining function 'std::remove_reference<std::tuple<unsigned long long&, intx::uint<128u>&>&>::type&& std::move<std::tuple<unsigned long long&, intx::uint<128u>&>&>(std::tuple<unsigned long long&, intx::uint<128u>&>&)' into 'std::tuple<unsigned long long&, intx::uint<128u>&>::operator=(std::tuple<unsigned long long&, intx::uint<128u>&>&&)' (D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:1173:0)
INFO: [HLS 214-178] Inlining function 'std::_Tuple_impl<0ul, unsigned long long&, intx::uint<128u>&>::operator=(std::_Tuple_impl<0ul, unsigned long long&, intx::uint<128u>&>&&)' into 'std::tuple<unsigned long long&, intx::uint<128u>&>::operator=(std::tuple<unsigned long long&, intx::uint<128u>&>&&)' (D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:1173:0)
INFO: [HLS 214-178] Inlining function 'intx::reciprocal_3by2(intx::uint<128u>)' into 'intx::internal::udivrem_by2(unsigned long long*, int, intx::uint<128u>)' (./intx/intx.hpp:562:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u>::uint(unsigned long long, unsigned long long)' into 'intx::internal::udivrem_by2(unsigned long long*, int, intx::uint<128u>)' (./intx/intx.hpp:562:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u>::operator[](unsigned long)' into 'intx::internal::udivrem_by2(unsigned long long*, int, intx::uint<128u>)' (./intx/intx.hpp:562:0)
INFO: [HLS 214-178] Inlining function 'intx::div_result<unsigned long long, intx::uint<128u> >::operator std::tuple<unsigned long long&, intx::uint<128u>&>()' into 'intx::internal::udivrem_by2(unsigned long long*, int, intx::uint<128u>)' (./intx/intx.hpp:562:0)
INFO: [HLS 214-178] Inlining function 'std::tuple<unsigned long long&, intx::uint<128u>&> std::tie<unsigned long long, intx::uint<128u> >(unsigned long long&, intx::uint<128u>&)' into 'intx::internal::udivrem_by2(unsigned long long*, int, intx::uint<128u>)' (./intx/intx.hpp:562:0)
INFO: [HLS 214-178] Inlining function 'std::tuple<unsigned long long&, intx::uint<128u>&>::operator=(std::tuple<unsigned long long&, intx::uint<128u>&>&&)' into 'intx::internal::udivrem_by2(unsigned long long*, int, intx::uint<128u>)' (./intx/intx.hpp:562:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u>::operator[](unsigned long)' into 'intx::operator>>(intx::uint<128u>, unsigned long long) (.76)' (./intx/int128.hpp:368:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u>::uint(unsigned long long, unsigned long long) (.48)' into 'intx::operator>>(intx::uint<128u>, unsigned long long) (.76)' (./intx/int128.hpp:368:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u>::uint<unsigned long long, void>(unsigned long long) (.18)' into 'intx::operator>>(intx::uint<128u>, unsigned long long) (.76)' (./intx/int128.hpp:368:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u>::uint<int, void>(int) (.73)' into 'intx::operator>>(intx::uint<128u>, unsigned long long) (.76)' (./intx/int128.hpp:368:0)
INFO: [HLS 214-178] Inlining function 'intx::operator>>(intx::uint<128u>, unsigned long long) (.76)' into 'intx::uint<128u> intx::operator>><128u, unsigned int, void>(intx::uint<128u> const&, unsigned int const&)' (./intx/intx.hpp:293:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u>::uint<int, void>(int) (.73)' into 'intx::uint<128u> intx::operator>><128u, unsigned int, void>(intx::uint<128u> const&, unsigned int const&)' (./intx/intx.hpp:293:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u>::operator[](unsigned long) const (.15)' into 'intx::uint<256u>::uint<128u, void>(intx::uint<128u> const&)' (./intx/intx.hpp:37:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u>::operator[](unsigned long) (.36)' into 'intx::operator==(intx::uint<128u>, intx::uint<128u>)' (./intx/int128.hpp:283:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u>::operator[](unsigned long)' into 'intx::operator==(intx::uint<128u>, intx::uint<128u>)' (./intx/int128.hpp:283:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u>::operator[](unsigned long) const (.15)' into 'intx::internal::submul(unsigned long long*, unsigned long long const*, unsigned long long const*, int, unsigned long long)' (./intx/intx.hpp:594:0)
INFO: [HLS 214-178] Inlining function 'intx::sub_with_carry(unsigned long long, unsigned long long, bool)' into 'intx::internal::submul(unsigned long long*, unsigned long long const*, unsigned long long const*, int, unsigned long long)' (./intx/intx.hpp:594:0)
INFO: [HLS 214-178] Inlining function 'intx::umul(unsigned long long, unsigned long long) (.30)' into 'intx::internal::submul(unsigned long long*, unsigned long long const*, unsigned long long const*, int, unsigned long long)' (./intx/intx.hpp:594:0)
INFO: [HLS 214-178] Inlining function 'std::_Head_base<1ul, bool&, false>::_Head_base(bool&)' into 'std::_Tuple_impl<1ul, bool&>::_Tuple_impl(bool&)' (D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:356:0)
INFO: [HLS 214-178] Inlining function 'std::_Tuple_impl<1ul, bool&>::_Tuple_impl(bool&)' into 'std::_Tuple_impl<0ul, unsigned long long&, bool&>::_Tuple_impl(unsigned long long&, bool&)' (D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:206:0)
INFO: [HLS 214-178] Inlining function 'std::_Head_base<0ul, unsigned long long&, false>::_Head_base(unsigned long long&)' into 'std::_Tuple_impl<0ul, unsigned long long&, bool&>::_Tuple_impl(unsigned long long&, bool&)' (D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:206:0)
INFO: [HLS 214-178] Inlining function 'std::_Tuple_impl<0ul, unsigned long long&, bool&>::_Tuple_impl(unsigned long long&, bool&)' into 'std::tuple<unsigned long long&, bool&>::tuple<void, true>(unsigned long long&, bool&)' (D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:907:0)
INFO: [HLS 214-178] Inlining function 'std::tuple<unsigned long long&, bool&>::tuple<void, true>(unsigned long long&, bool&)' into 'intx::result_with_carry<unsigned long long>::operator std::tuple<unsigned long long&, bool&>()' (./intx/int128.hpp:150:0)
INFO: [HLS 214-178] Inlining function 'std::tuple<unsigned long long&, bool&>::tuple<void, true>(unsigned long long&, bool&)' into 'std::tuple<unsigned long long&, bool&> std::tie<unsigned long long, bool>(unsigned long long&, bool&)' (D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:1541:0)
INFO: [HLS 214-178] Inlining function 'std::_Head_base<0ul, unsigned long long&, false>::_M_head(std::_Head_base<0ul, unsigned long long&, false>&)' into 'std::_Tuple_impl<0ul, unsigned long long&, bool&>::_M_head(std::_Tuple_impl<0ul, unsigned long long&, bool&>&)' (D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:190:0)
INFO: [HLS 214-178] Inlining function 'std::_Head_base<1ul, bool&, false>::_M_head(std::_Head_base<1ul, bool&, false>&)' into 'std::_Tuple_impl<1ul, bool&>::_M_head(std::_Tuple_impl<1ul, bool&>&)'
INFO: [HLS 214-178] Inlining function 'std::_Tuple_impl<1ul, bool&>::_M_head(std::_Tuple_impl<1ul, bool&>&)' into 'std::_Tuple_impl<1ul, bool&>::operator=(std::_Tuple_impl<1ul, bool&>&&)'
INFO: [HLS 214-178] Inlining function 'bool& std::forward<bool&>(std::remove_reference<bool&>::type&)' into 'std::_Tuple_impl<1ul, bool&>::operator=(std::_Tuple_impl<1ul, bool&>&&)'
INFO: [HLS 214-178] Inlining function 'std::_Tuple_impl<1ul, bool&>::_M_head(std::_Tuple_impl<1ul, bool&>&)' into 'std::_Tuple_impl<1ul, bool&>::operator=(std::_Tuple_impl<1ul, bool&>&&)'
INFO: [HLS 214-178] Inlining function 'std::_Tuple_impl<0ul, unsigned long long&, bool&>::_M_head(std::_Tuple_impl<0ul, unsigned long long&, bool&>&)' into 'std::_Tuple_impl<0ul, unsigned long long&, bool&>::operator=(std::_Tuple_impl<0ul, unsigned long long&, bool&>&&)' (D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:298:0)
INFO: [HLS 214-178] Inlining function 'unsigned long long& std::forward<unsigned long long&>(std::remove_reference<unsigned long long&>::type&)' into 'std::_Tuple_impl<0ul, unsigned long long&, bool&>::operator=(std::_Tuple_impl<0ul, unsigned long long&, bool&>&&)' (D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:298:0)
INFO: [HLS 214-178] Inlining function 'std::_Tuple_impl<0ul, unsigned long long&, bool&>::_M_tail(std::_Tuple_impl<0ul, unsigned long long&, bool&>&)' into 'std::_Tuple_impl<0ul, unsigned long long&, bool&>::operator=(std::_Tuple_impl<0ul, unsigned long long&, bool&>&&)' (D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:298:0)
INFO: [HLS 214-178] Inlining function 'std::remove_reference<std::_Tuple_impl<1ul, bool&>&>::type&& std::move<std::_Tuple_impl<1ul, bool&>&>(std::_Tuple_impl<1ul, bool&>&)' into 'std::_Tuple_impl<0ul, unsigned long long&, bool&>::operator=(std::_Tuple_impl<0ul, unsigned long long&, bool&>&&)' (D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:298:0)
INFO: [HLS 214-178] Inlining function 'std::_Tuple_impl<1ul, bool&>::operator=(std::_Tuple_impl<1ul, bool&>&&)' into 'std::_Tuple_impl<0ul, unsigned long long&, bool&>::operator=(std::_Tuple_impl<0ul, unsigned long long&, bool&>&&)' (D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:298:0)
INFO: [HLS 214-178] Inlining function 'std::remove_reference<std::tuple<unsigned long long&, bool&>&>::type&& std::move<std::tuple<unsigned long long&, bool&>&>(std::tuple<unsigned long long&, bool&>&)' into 'std::tuple<unsigned long long&, bool&>::operator=(std::tuple<unsigned long long&, bool&>&&)' (D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:1173:0)
INFO: [HLS 214-178] Inlining function 'std::_Tuple_impl<0ul, unsigned long long&, bool&>::operator=(std::_Tuple_impl<0ul, unsigned long long&, bool&>&&)' into 'std::tuple<unsigned long long&, bool&>::operator=(std::tuple<unsigned long long&, bool&>&&)' (D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:1173:0)
INFO: [HLS 214-178] Inlining function 'intx::add_with_carry(unsigned long long, unsigned long long, bool)' into 'intx::internal::add(unsigned long long*, unsigned long long const*, unsigned long long const*, int)' (./intx/intx.hpp:581:0)
INFO: [HLS 214-178] Inlining function 'intx::result_with_carry<unsigned long long>::operator std::tuple<unsigned long long&, bool&>()' into 'intx::internal::add(unsigned long long*, unsigned long long const*, unsigned long long const*, int)' (./intx/intx.hpp:581:0)
INFO: [HLS 214-178] Inlining function 'std::tuple<unsigned long long&, bool&> std::tie<unsigned long long, bool>(unsigned long long&, bool&)' into 'intx::internal::add(unsigned long long*, unsigned long long const*, unsigned long long const*, int)' (./intx/intx.hpp:581:0)
INFO: [HLS 214-178] Inlining function 'std::tuple<unsigned long long&, bool&>::operator=(std::tuple<unsigned long long&, bool&>&&)' into 'intx::internal::add(unsigned long long*, unsigned long long const*, unsigned long long const*, int)' (./intx/intx.hpp:581:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u>::uint(unsigned long long, unsigned long long)' into 'intx::internal::udivrem_knuth(unsigned long long*, unsigned long long*, int, unsigned long long const*, int)' (./intx/intx.hpp:612:0)
INFO: [HLS 214-178] Inlining function 'intx::reciprocal_3by2(intx::uint<128u>)' into 'intx::internal::udivrem_knuth(unsigned long long*, unsigned long long*, int, unsigned long long const*, int)' (./intx/intx.hpp:612:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u>::uint(unsigned long long, unsigned long long) (.48)' into 'intx::internal::udivrem_knuth(unsigned long long*, unsigned long long*, int, unsigned long long const*, int)' (./intx/intx.hpp:612:0)
INFO: [HLS 214-178] Inlining function 'intx::operator==(intx::uint<128u>, intx::uint<128u>)' into 'intx::internal::udivrem_knuth(unsigned long long*, unsigned long long*, int, unsigned long long const*, int)' (./intx/intx.hpp:612:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u>::uint()' into 'intx::internal::udivrem_knuth(unsigned long long*, unsigned long long*, int, unsigned long long const*, int)' (./intx/intx.hpp:612:0)
INFO: [HLS 214-178] Inlining function 'intx::div_result<unsigned long long, intx::uint<128u> >::operator std::tuple<unsigned long long&, intx::uint<128u>&>()' into 'intx::internal::udivrem_knuth(unsigned long long*, unsigned long long*, int, unsigned long long const*, int)' (./intx/intx.hpp:612:0)
INFO: [HLS 214-178] Inlining function 'std::tuple<unsigned long long&, intx::uint<128u>&> std::tie<unsigned long long, intx::uint<128u> >(unsigned long long&, intx::uint<128u>&)' into 'intx::internal::udivrem_knuth(unsigned long long*, unsigned long long*, int, unsigned long long const*, int)' (./intx/intx.hpp:612:0)
INFO: [HLS 214-178] Inlining function 'std::tuple<unsigned long long&, intx::uint<128u>&>::operator=(std::tuple<unsigned long long&, intx::uint<128u>&>&&)' into 'intx::internal::udivrem_knuth(unsigned long long*, unsigned long long*, int, unsigned long long const*, int)' (./intx/intx.hpp:612:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u>::operator[](unsigned long)' into 'intx::internal::udivrem_knuth(unsigned long long*, unsigned long long*, int, unsigned long long const*, int)' (./intx/intx.hpp:612:0)
INFO: [HLS 214-178] Inlining function 'intx::sub_with_carry(unsigned long long, unsigned long long, bool)' into 'intx::internal::udivrem_knuth(unsigned long long*, unsigned long long*, int, unsigned long long const*, int)' (./intx/intx.hpp:612:0)
INFO: [HLS 214-178] Inlining function 'intx::result_with_carry<unsigned long long>::operator std::tuple<unsigned long long&, bool&>()' into 'intx::internal::udivrem_knuth(unsigned long long*, unsigned long long*, int, unsigned long long const*, int)' (./intx/intx.hpp:612:0)
INFO: [HLS 214-178] Inlining function 'std::tuple<unsigned long long&, bool&> std::tie<unsigned long long, bool>(unsigned long long&, bool&)' into 'intx::internal::udivrem_knuth(unsigned long long*, unsigned long long*, int, unsigned long long const*, int)' (./intx/intx.hpp:612:0)
INFO: [HLS 214-178] Inlining function 'std::tuple<unsigned long long&, bool&>::operator=(std::tuple<unsigned long long&, bool&>&&)' into 'intx::internal::udivrem_knuth(unsigned long long*, unsigned long long*, int, unsigned long long const*, int)' (./intx/intx.hpp:612:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u>::operator[](unsigned long) const' into 'intx::internal::udivrem_knuth(unsigned long long*, unsigned long long*, int, unsigned long long const*, int)' (./intx/intx.hpp:612:0)
INFO: [HLS 214-178] Inlining function 'intx::internal::add(unsigned long long*, unsigned long long const*, unsigned long long const*, int)' into 'intx::internal::udivrem_knuth(unsigned long long*, unsigned long long*, int, unsigned long long const*, int)' (./intx/intx.hpp:612:0)
INFO: [HLS 214-178] Inlining function 'unsigned long long const* intx::as_words<256u>(intx::uint<256u> const&)' into 'intx::div_result<intx::uint<256u>, intx::uint<256u> > intx::udivrem<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:656:0)
INFO: [HLS 214-178] Inlining function 'intx::internal::normalized_div_args<256u>::normalized_div_args()' into 'intx::div_result<intx::uint<256u>, intx::uint<256u> > intx::udivrem<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:656:0)
INFO: [HLS 214-178] Inlining function 'unsigned long long* intx::as_words<256u>(intx::uint<256u>&)' into 'intx::div_result<intx::uint<256u>, intx::uint<256u> > intx::udivrem<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:656:0)
INFO: [HLS 214-178] Inlining function 'intx::internal::clz_nonzero(unsigned long long)' into 'intx::div_result<intx::uint<256u>, intx::uint<256u> > intx::udivrem<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:656:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint<int>(int)' into 'intx::div_result<intx::uint<256u>, intx::uint<256u> > intx::udivrem<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:656:0)
INFO: [HLS 214-178] Inlining function 'intx::internal::udivrem_by1(unsigned long long*, int, unsigned long long)' into 'intx::div_result<intx::uint<256u>, intx::uint<256u> > intx::udivrem<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:656:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint<unsigned long long>(unsigned long long)' into 'intx::div_result<intx::uint<256u>, intx::uint<256u> > intx::udivrem<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:656:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u>::uint(unsigned long long, unsigned long long)' into 'intx::div_result<intx::uint<256u>, intx::uint<256u> > intx::udivrem<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:656:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u> intx::operator>><128u, unsigned int, void>(intx::uint<128u> const&, unsigned int const&)' into 'intx::div_result<intx::uint<256u>, intx::uint<256u> > intx::udivrem<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:656:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint<128u, void>(intx::uint<128u> const&)' into 'intx::div_result<intx::uint<256u>, intx::uint<256u> > intx::udivrem<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:656:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint()' into 'intx::div_result<intx::uint<256u>, intx::uint<256u> > intx::udivrem<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:656:0)
INFO: [HLS 214-178] Inlining function 'Stack::operator[](int)' into 'div(Stack&)' (./instructions.hpp:87:0)
INFO: [HLS 214-178] Inlining function 'bool intx::operator!=<256u, int, void>(intx::uint<256u> const&, int const&)' into 'div(Stack&)' (./instructions.hpp:87:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::operator/<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' into 'div(Stack&)' (./instructions.hpp:87:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint<int>(int)' into 'div(Stack&)' (./instructions.hpp:87:0)
INFO: [HLS 214-178] Inlining function 'Stack::pop()' into 'div(Stack&)' (./instructions.hpp:87:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint()' into 'intx::uint<256u> intx::operator<<<256u>(intx::uint<256u> const&, unsigned long long)' (./intx/intx.hpp:244:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator[](unsigned long) const' into 'intx::uint<256u> intx::operator<<<256u>(intx::uint<256u> const&, unsigned long long)' (./intx/intx.hpp:244:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator[](unsigned long)' into 'intx::uint<256u> intx::operator<<<256u>(intx::uint<256u> const&, unsigned long long)' (./intx/intx.hpp:244:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::operator<<<256u>(intx::uint<256u> const&, unsigned long long)' into 'intx::uint<256u> intx::operator<<<256u, unsigned long, void>(intx::uint<256u> const&, unsigned long const&)' (./intx/intx.hpp:284:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint<int>(int)' into 'intx::uint<256u> intx::operator<<<256u, unsigned long, void>(intx::uint<256u> const&, unsigned long const&)' (./intx/intx.hpp:284:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint() (.98)' into 'intx::uint<256u> intx::operator&<256u>(intx::uint<256u> const&, intx::uint<256u> const&) (.110)' (./intx/intx.hpp:217:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator[](unsigned long) const' into 'intx::uint<256u> intx::operator&<256u>(intx::uint<256u> const&, intx::uint<256u> const&) (.110)' (./intx/intx.hpp:217:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator[](unsigned long) (.95)' into 'intx::uint<256u> intx::operator&<256u>(intx::uint<256u> const&, intx::uint<256u> const&) (.110)' (./intx/intx.hpp:217:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator[](unsigned long) const (.89)' into 'bool intx::operator==<256u>(intx::uint<256u> const&, intx::uint<256u> const&) (.107)' (./intx/intx.hpp:80:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator[](unsigned long) const' into 'bool intx::operator==<256u>(intx::uint<256u> const&, intx::uint<256u> const&) (.107)' (./intx/intx.hpp:80:0)
INFO: [HLS 214-178] Inlining function 'bool intx::operator==<256u>(intx::uint<256u> const&, intx::uint<256u> const&) (.107)' into 'bool intx::operator!=<256u>(intx::uint<256u> const&, intx::uint<256u> const&) (.104)' (./intx/intx.hpp:104:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint<int>(int)' into 'bool intx::operator!=<256u, int, void>(intx::uint<256u> const&, int const&) (.101)' (./intx/intx.hpp:111:0)
INFO: [HLS 214-178] Inlining function 'bool intx::operator!=<256u>(intx::uint<256u> const&, intx::uint<256u> const&) (.104)' into 'bool intx::operator!=<256u, int, void>(intx::uint<256u> const&, int const&) (.101)' (./intx/intx.hpp:111:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint() (.98)' into 'intx::uint<256u> intx::operator~<256u>(intx::uint<256u> const&) (.92)' (./intx/intx.hpp:235:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator[](unsigned long) const' into 'intx::uint<256u> intx::operator~<256u>(intx::uint<256u> const&) (.92)' (./intx/intx.hpp:235:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator[](unsigned long) (.95)' into 'intx::uint<256u> intx::operator~<256u>(intx::uint<256u> const&) (.92)' (./intx/intx.hpp:235:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint()' into 'intx::result_with_carry<intx::uint<256u> > intx::add_with_carry<256u>(intx::uint<256u> const&, intx::uint<256u> const&, bool) (.5.86)' (./intx/int128.hpp:170:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator[](unsigned long) const (.89)' into 'intx::result_with_carry<intx::uint<256u> > intx::add_with_carry<256u>(intx::uint<256u> const&, intx::uint<256u> const&, bool) (.5.86)' (./intx/int128.hpp:170:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator[](unsigned long) const' into 'intx::result_with_carry<intx::uint<256u> > intx::add_with_carry<256u>(intx::uint<256u> const&, intx::uint<256u> const&, bool) (.5.86)' (./intx/int128.hpp:170:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator[](unsigned long)' into 'intx::result_with_carry<intx::uint<256u> > intx::add_with_carry<256u>(intx::uint<256u> const&, intx::uint<256u> const&, bool) (.5.86)' (./intx/int128.hpp:170:0)
INFO: [HLS 214-178] Inlining function 'intx::result_with_carry<intx::uint<256u> > intx::add_with_carry<256u>(intx::uint<256u> const&, intx::uint<256u> const&, bool) (.5.86)' into 'intx::uint<256u> intx::operator+<256u>(intx::uint<256u> const&, intx::uint<256u> const&) (.83)' (./intx/intx.hpp:342:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::operator~<256u>(intx::uint<256u> const&) (.92)' into 'intx::uint<256u> intx::operator-<256u>(intx::uint<256u> const&)' (./intx/intx.hpp:348:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint<int>(int)' into 'intx::uint<256u> intx::operator-<256u>(intx::uint<256u> const&)' (./intx/intx.hpp:348:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::operator+<256u>(intx::uint<256u> const&, intx::uint<256u> const&) (.83)' into 'intx::uint<256u> intx::operator-<256u>(intx::uint<256u> const&)' (./intx/intx.hpp:348:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint<int>(int)' into 'intx::div_result<intx::uint<256u>, intx::uint<256u> > intx::sdivrem<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:694:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::operator<<<256u, unsigned long, void>(intx::uint<256u> const&, unsigned long const&)' into 'intx::div_result<intx::uint<256u>, intx::uint<256u> > intx::sdivrem<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:694:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::operator&<256u>(intx::uint<256u> const&, intx::uint<256u> const&) (.110)' into 'intx::div_result<intx::uint<256u>, intx::uint<256u> > intx::sdivrem<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:694:0)
INFO: [HLS 214-178] Inlining function 'bool intx::operator!=<256u, int, void>(intx::uint<256u> const&, int const&) (.101)' into 'intx::div_result<intx::uint<256u>, intx::uint<256u> > intx::sdivrem<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:694:0)
INFO: [HLS 214-178] Inlining function 'Stack::operator[](int)' into 'sdiv(Stack&)' (./instructions.hpp:94:0)
INFO: [HLS 214-178] Inlining function 'bool intx::operator!=<256u, int, void>(intx::uint<256u> const&, int const&)' into 'sdiv(Stack&)' (./instructions.hpp:94:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint<int>(int)' into 'sdiv(Stack&)' (./instructions.hpp:94:0)
INFO: [HLS 214-178] Inlining function 'Stack::pop()' into 'sdiv(Stack&)' (./instructions.hpp:94:0)
INFO: [HLS 214-178] Inlining function 'Stack::operator[](int)' into 'mod(Stack&)' (./instructions.hpp:101:0)
INFO: [HLS 214-178] Inlining function 'bool intx::operator!=<256u, int, void>(intx::uint<256u> const&, int const&)' into 'mod(Stack&)' (./instructions.hpp:101:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::operator%<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' into 'mod(Stack&)' (./instructions.hpp:101:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint<int>(int)' into 'mod(Stack&)' (./instructions.hpp:101:0)
INFO: [HLS 214-178] Inlining function 'Stack::pop()' into 'mod(Stack&)' (./instructions.hpp:101:0)
INFO: [HLS 214-178] Inlining function 'Stack::operator[](int)' into 'smod(Stack&)' (./instructions.hpp:108:0)
INFO: [HLS 214-178] Inlining function 'bool intx::operator!=<256u, int, void>(intx::uint<256u> const&, int const&)' into 'smod(Stack&)' (./instructions.hpp:108:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint<int>(int)' into 'smod(Stack&)' (./instructions.hpp:108:0)
INFO: [HLS 214-178] Inlining function 'Stack::pop()' into 'smod(Stack&)' (./instructions.hpp:108:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator[](unsigned long) const' into 'intx::uint<512u>::uint<256u, void>(intx::uint<256u> const&)' (./intx/intx.hpp:37:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<512u>::operator[](unsigned long) const' into 'unsigned long long const* intx::as_words<512u>(intx::uint<512u> const&)' (./intx/intx.hpp:324:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<512u>::uint()' into 'intx::internal::normalized_div_args<512u>::normalized_div_args()' (./intx/intx.hpp:473:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<512u>::operator[](unsigned long)' into 'unsigned long long* intx::as_words<512u>(intx::uint<512u>&)' (./intx/intx.hpp:318:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u>::operator[](unsigned long) const (.15)' into 'intx::uint<512u>::uint<128u, void>(intx::uint<128u> const&)' (./intx/intx.hpp:37:0)
INFO: [HLS 214-178] Inlining function 'unsigned long long const* intx::as_words<512u>(intx::uint<512u> const&)' into 'intx::div_result<intx::uint<512u>, intx::uint<512u> > intx::udivrem<512u>(intx::uint<512u> const&, intx::uint<512u> const&)' (./intx/intx.hpp:656:0)
INFO: [HLS 214-178] Inlining function 'intx::internal::normalized_div_args<512u>::normalized_div_args()' into 'intx::div_result<intx::uint<512u>, intx::uint<512u> > intx::udivrem<512u>(intx::uint<512u> const&, intx::uint<512u> const&)' (./intx/intx.hpp:656:0)
INFO: [HLS 214-178] Inlining function 'unsigned long long* intx::as_words<512u>(intx::uint<512u>&)' into 'intx::div_result<intx::uint<512u>, intx::uint<512u> > intx::udivrem<512u>(intx::uint<512u> const&, intx::uint<512u> const&)' (./intx/intx.hpp:656:0)
INFO: [HLS 214-178] Inlining function 'intx::internal::clz_nonzero(unsigned long long)' into 'intx::div_result<intx::uint<512u>, intx::uint<512u> > intx::udivrem<512u>(intx::uint<512u> const&, intx::uint<512u> const&)' (./intx/intx.hpp:656:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<512u>::uint<int>(int)' into 'intx::div_result<intx::uint<512u>, intx::uint<512u> > intx::udivrem<512u>(intx::uint<512u> const&, intx::uint<512u> const&)' (./intx/intx.hpp:656:0)
INFO: [HLS 214-178] Inlining function 'intx::internal::udivrem_by1(unsigned long long*, int, unsigned long long)' into 'intx::div_result<intx::uint<512u>, intx::uint<512u> > intx::udivrem<512u>(intx::uint<512u> const&, intx::uint<512u> const&)' (./intx/intx.hpp:656:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<512u>::uint<unsigned long long>(unsigned long long)' into 'intx::div_result<intx::uint<512u>, intx::uint<512u> > intx::udivrem<512u>(intx::uint<512u> const&, intx::uint<512u> const&)' (./intx/intx.hpp:656:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u>::uint(unsigned long long, unsigned long long)' into 'intx::div_result<intx::uint<512u>, intx::uint<512u> > intx::udivrem<512u>(intx::uint<512u> const&, intx::uint<512u> const&)' (./intx/intx.hpp:656:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u> intx::operator>><128u, unsigned int, void>(intx::uint<128u> const&, unsigned int const&)' into 'intx::div_result<intx::uint<512u>, intx::uint<512u> > intx::udivrem<512u>(intx::uint<512u> const&, intx::uint<512u> const&)' (./intx/intx.hpp:656:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<512u>::uint<128u, void>(intx::uint<128u> const&)' into 'intx::div_result<intx::uint<512u>, intx::uint<512u> > intx::udivrem<512u>(intx::uint<512u> const&, intx::uint<512u> const&)' (./intx/intx.hpp:656:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<512u>::uint()' into 'intx::div_result<intx::uint<512u>, intx::uint<512u> > intx::udivrem<512u>(intx::uint<512u> const&, intx::uint<512u> const&)' (./intx/intx.hpp:656:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<512u>::uint<256u, void>(intx::uint<256u> const&)' into 'intx::uint<512u> intx::operator%<512u, intx::uint<256u>, void>(intx::uint<512u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:807:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<512u> intx::operator%<512u>(intx::uint<512u> const&, intx::uint<512u> const&)' into 'intx::uint<512u> intx::operator%<512u, intx::uint<256u>, void>(intx::uint<512u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:807:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<512u>::operator unsigned long long<unsigned long long>() const' into 'intx::uint<256u>::uint<intx::uint<512u> >(intx::uint<512u>)' (./intx/intx.hpp:46:0)
INFO: [HLS 214-178] Inlining function 'intx::result_with_carry<intx::uint<256u> > intx::add_with_carry<256u>(intx::uint<256u> const&, intx::uint<256u> const&, bool)' into 'intx::addmod(intx::uint<256u> const&, intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:897:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<512u>::uint<256u, void>(intx::uint<256u> const&)' into 'intx::addmod(intx::uint<256u> const&, intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:897:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<512u>::operator[](unsigned long)' into 'intx::addmod(intx::uint<256u> const&, intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:897:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<512u> intx::operator%<512u, intx::uint<256u>, void>(intx::uint<512u> const&, intx::uint<256u> const&)' into 'intx::addmod(intx::uint<256u> const&, intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:897:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint<intx::uint<512u> >(intx::uint<512u>)' into 'intx::addmod(intx::uint<256u> const&, intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:897:0)
INFO: [HLS 214-178] Inlining function 'Stack::pop()' into 'addmod(Stack&)' (./instructions.hpp:115:0)
INFO: [HLS 214-178] Inlining function 'Stack::top()' into 'addmod(Stack&)' (./instructions.hpp:115:0)
INFO: [HLS 214-178] Inlining function 'bool intx::operator!=<256u, int, void>(intx::uint<256u> const&, int const&)' into 'addmod(Stack&)' (./instructions.hpp:115:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint<int>(int)' into 'addmod(Stack&)' (./instructions.hpp:115:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<512u>::uint()' into 'intx::uint<(2) * (256u)> intx::umul<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:374:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator[](unsigned long) const' into 'intx::uint<(2) * (256u)> intx::umul<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:374:0)
INFO: [HLS 214-178] Inlining function 'intx::umul(unsigned long long, unsigned long long)' into 'intx::uint<(2) * (256u)> intx::umul<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:374:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<512u>::operator[](unsigned long)' into 'intx::uint<(2) * (256u)> intx::umul<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:374:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<128u>::operator[](unsigned long) const' into 'intx::uint<(2) * (256u)> intx::umul<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:374:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<(2) * (256u)> intx::umul<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' into 'intx::mulmod(intx::uint<256u> const&, intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:905:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<512u> intx::operator%<512u, intx::uint<256u>, void>(intx::uint<512u> const&, intx::uint<256u> const&)' into 'intx::mulmod(intx::uint<256u> const&, intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:905:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint<intx::uint<512u> >(intx::uint<512u>)' into 'intx::mulmod(intx::uint<256u> const&, intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:905:0)
INFO: [HLS 214-178] Inlining function 'Stack::pop()' into 'mulmod(Stack&)' (./instructions.hpp:123:0)
INFO: [HLS 214-178] Inlining function 'Stack::top()' into 'mulmod(Stack&)' (./instructions.hpp:123:0)
INFO: [HLS 214-178] Inlining function 'bool intx::operator!=<256u, int, void>(intx::uint<256u> const&, int const&)' into 'mulmod(Stack&)' (./instructions.hpp:123:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint<int>(int)' into 'mulmod(Stack&)' (./instructions.hpp:123:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator[](unsigned long) const' into 'unsigned int intx::count_significant_words<256u>(intx::uint<256u> const&)' (./intx/intx.hpp:440:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint<int>(int)' into 'bool intx::operator==<256u, int, void>(intx::uint<256u> const&, int const&)' (./intx/intx.hpp:90:0)
INFO: [HLS 214-178] Inlining function 'bool intx::operator==<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' into 'bool intx::operator==<256u, int, void>(intx::uint<256u> const&, int const&)' (./intx/intx.hpp:90:0)
INFO: [HLS 214-178] Inlining function 'intx::result_with_carry<intx::uint<256u> > intx::sub_with_carry<256u>(intx::uint<256u> const&, intx::uint<256u> const&, bool)' into 'bool intx::operator<<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:125:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint<unsigned long>(unsigned long)' into 'intx::uint<256u> intx::operator<<<256u, intx::uint<256u>, void>(intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:284:0)
INFO: [HLS 214-178] Inlining function 'bool intx::operator<<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' into 'intx::uint<256u> intx::operator<<<256u, intx::uint<256u>, void>(intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:284:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator unsigned long long<unsigned long long>() const' into 'intx::uint<256u> intx::operator<<<256u, intx::uint<256u>, void>(intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:284:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::operator<<<256u>(intx::uint<256u> const&, unsigned long long)' into 'intx::uint<256u> intx::operator<<<256u, intx::uint<256u>, void>(intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:284:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint<int>(int)' into 'intx::uint<256u> intx::operator<<<256u, intx::uint<256u>, void>(intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:284:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint<int>(int)' into 'intx::uint<256u> intx::operator&<256u, int, void>(intx::uint<256u> const&, int const&) (.123)' (./intx/intx.hpp:835:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::operator&<256u>(intx::uint<256u> const&, intx::uint<256u> const&) (.110)' into 'intx::uint<256u> intx::operator&<256u, int, void>(intx::uint<256u> const&, int const&) (.123)' (./intx/intx.hpp:835:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint()' into 'intx::uint<256u> intx::operator>><256u>(intx::uint<256u> const&, unsigned long long)' (./intx/intx.hpp:263:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator[](unsigned long) const' into 'intx::uint<256u> intx::operator>><256u>(intx::uint<256u> const&, unsigned long long)' (./intx/intx.hpp:263:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator[](unsigned long)' into 'intx::uint<256u> intx::operator>><256u>(intx::uint<256u> const&, unsigned long long)' (./intx/intx.hpp:263:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::operator>><256u>(intx::uint<256u> const&, unsigned long long)' into 'intx::uint<256u> intx::operator>><256u, int, void>(intx::uint<256u> const&, int const&)' (./intx/intx.hpp:293:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint<int>(int)' into 'intx::uint<256u> intx::operator>><256u, int, void>(intx::uint<256u> const&, int const&)' (./intx/intx.hpp:293:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::operator>><256u, int, void>(intx::uint<256u> const&, int const&)' into 'intx::uint<256u>& intx::operator>>=<256u, int, void>(intx::uint<256u>&, int const&)' (./intx/intx.hpp:891:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint<int>(int)' into 'intx::uint<256u> intx::exp<256u>(intx::uint<256u>, intx::uint<256u>)' (./intx/intx.hpp:423:0)
INFO: [HLS 214-178] Inlining function 'bool intx::operator==<256u, int, void>(intx::uint<256u> const&, int const&)' into 'intx::uint<256u> intx::exp<256u>(intx::uint<256u>, intx::uint<256u>)' (./intx/intx.hpp:423:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::operator<<<256u, intx::uint<256u>, void>(intx::uint<256u> const&, intx::uint<256u> const&)' into 'intx::uint<256u> intx::exp<256u>(intx::uint<256u>, intx::uint<256u>)' (./intx/intx.hpp:423:0)
INFO: [HLS 214-178] Inlining function 'bool intx::operator!=<256u, int, void>(intx::uint<256u> const&, int const&)' into 'intx::uint<256u> intx::exp<256u>(intx::uint<256u>, intx::uint<256u>)' (./intx/intx.hpp:423:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::operator&<256u, int, void>(intx::uint<256u> const&, int const&) (.123)' into 'intx::uint<256u> intx::exp<256u>(intx::uint<256u>, intx::uint<256u>)' (./intx/intx.hpp:423:0)
INFO: [HLS 214-178] Inlining function 'bool intx::operator!=<256u, int, void>(intx::uint<256u> const&, int const&) (.101)' into 'intx::uint<256u> intx::exp<256u>(intx::uint<256u>, intx::uint<256u>)' (./intx/intx.hpp:423:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>& intx::operator>>=<256u, int, void>(intx::uint<256u>&, int const&)' into 'intx::uint<256u> intx::exp<256u>(intx::uint<256u>, intx::uint<256u>)' (./intx/intx.hpp:423:0)
INFO: [HLS 214-178] Inlining function 'Stack::pop()' into 'exp(ExecutionState&)' (./instructions.hpp:131:0)
INFO: [HLS 214-178] Inlining function 'Stack::top()' into 'exp(ExecutionState&)' (./instructions.hpp:131:0)
INFO: [HLS 214-178] Inlining function 'unsigned int intx::count_significant_words<256u>(intx::uint<256u> const&)' into 'exp(ExecutionState&)' (./instructions.hpp:131:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint<int>(int)' into 'bool intx::operator<<256u, int, void>(intx::uint<256u> const&, int const&)' (./intx/intx.hpp:132:0)
INFO: [HLS 214-178] Inlining function 'bool intx::operator<<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' into 'bool intx::operator<<256u, int, void>(intx::uint<256u> const&, int const&)' (./intx/intx.hpp:132:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::operator<<<256u>(intx::uint<256u> const&, unsigned long long)' into 'intx::uint<256u> intx::operator<<<256u, int, void>(intx::uint<256u> const&, int const&)' (./intx/intx.hpp:284:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint<int>(int)' into 'intx::uint<256u> intx::operator<<<256u, int, void>(intx::uint<256u> const&, int const&)' (./intx/intx.hpp:284:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint<int>(int)' into 'intx::uint<256u> intx::operator-<256u, int, void>(intx::uint<256u> const&, int const&)' (./intx/intx.hpp:765:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::operator-<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' into 'intx::uint<256u> intx::operator-<256u, int, void>(intx::uint<256u> const&, int const&)' (./intx/intx.hpp:765:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint()' into 'intx::uint<256u> intx::operator|<256u>(intx::uint<256u> const&, intx::uint<256u> const&) (.126)' (./intx/intx.hpp:208:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator[](unsigned long) const' into 'intx::uint<256u> intx::operator|<256u>(intx::uint<256u> const&, intx::uint<256u> const&) (.126)' (./intx/intx.hpp:208:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator[](unsigned long) const (.89)' into 'intx::uint<256u> intx::operator|<256u>(intx::uint<256u> const&, intx::uint<256u> const&) (.126)' (./intx/intx.hpp:208:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator[](unsigned long)' into 'intx::uint<256u> intx::operator|<256u>(intx::uint<256u> const&, intx::uint<256u> const&) (.126)' (./intx/intx.hpp:208:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint()' into 'intx::uint<256u> intx::operator&<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:217:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator[](unsigned long) const' into 'intx::uint<256u> intx::operator&<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:217:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator[](unsigned long)' into 'intx::uint<256u> intx::operator&<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:217:0)
INFO: [HLS 214-178] Inlining function 'Stack::pop()' into 'signextend(Stack&)' (./instructions.hpp:147:0)
INFO: [HLS 214-178] Inlining function 'Stack::top()' into 'signextend(Stack&)' (./instructions.hpp:147:0)
INFO: [HLS 214-178] Inlining function 'bool intx::operator<<256u, int, void>(intx::uint<256u> const&, int const&)' into 'signextend(Stack&)' (./instructions.hpp:147:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator int<int>() const' into 'signextend(Stack&)' (./instructions.hpp:147:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint<int>(int)' into 'signextend(Stack&)' (./instructions.hpp:147:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::operator<<<256u, int, void>(intx::uint<256u> const&, int const&)' into 'signextend(Stack&)' (./instructions.hpp:147:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::operator-<256u, int, void>(intx::uint<256u> const&, int const&)' into 'signextend(Stack&)' (./instructions.hpp:147:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::operator&<256u>(intx::uint<256u> const&, intx::uint<256u> const&) (.110)' into 'signextend(Stack&)' (./instructions.hpp:147:0)
INFO: [HLS 214-178] Inlining function 'bool intx::operator!=<256u, int, void>(intx::uint<256u> const&, int const&) (.101)' into 'signextend(Stack&)' (./instructions.hpp:147:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::operator~<256u>(intx::uint<256u> const&) (.92)' into 'signextend(Stack&)' (./instructions.hpp:147:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::operator|<256u>(intx::uint<256u> const&, intx::uint<256u> const&) (.126)' into 'signextend(Stack&)' (./instructions.hpp:147:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::operator&<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' into 'signextend(Stack&)' (./instructions.hpp:147:0)
INFO: [HLS 214-178] Inlining function 'Stack::pop()' into 'lt(Stack&)' (./instructions.hpp:162:0)
INFO: [HLS 214-178] Inlining function 'Stack::operator[](int)' into 'lt(Stack&)' (./instructions.hpp:162:0)
INFO: [HLS 214-178] Inlining function 'bool intx::operator<<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' into 'lt(Stack&)' (./instructions.hpp:162:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint<bool>(bool)' into 'lt(Stack&)' (./instructions.hpp:162:0)
INFO: [HLS 214-178] Inlining function 'Stack::pop()' into 'gt(Stack&)' (./instructions.hpp:168:0)
INFO: [HLS 214-178] Inlining function 'Stack::operator[](int)' into 'gt(Stack&)' (./instructions.hpp:168:0)
INFO: [HLS 214-178] Inlining function 'bool intx::operator<<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' into 'gt(Stack&)' (./instructions.hpp:168:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint<bool>(bool)' into 'gt(Stack&)' (./instructions.hpp:168:0)
INFO: [HLS 214-178] Inlining function 'Stack::pop()' into 'slt(Stack&)' (./instructions.hpp:174:0)
INFO: [HLS 214-178] Inlining function 'Stack::operator[](int)' into 'slt(Stack&)' (./instructions.hpp:174:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator[](unsigned long) const' into 'slt(Stack&)' (./instructions.hpp:174:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator[](unsigned long)' into 'slt(Stack&)' (./instructions.hpp:174:0)
INFO: [HLS 214-178] Inlining function 'bool intx::operator<<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' into 'slt(Stack&)' (./instructions.hpp:174:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint<unsigned long long>(unsigned long long)' into 'slt(Stack&)' (./instructions.hpp:174:0)
INFO: [HLS 214-178] Inlining function 'intx::result_with_carry<intx::uint<256u> > intx::sub_with_carry<256u>(intx::uint<256u> const&, intx::uint<256u> const&, bool)' into 'bool intx::operator><256u>(intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:146:0)
INFO: [HLS 214-178] Inlining function 'Stack::pop()' into 'sgt(Stack&)' (./instructions.hpp:198:0)
INFO: [HLS 214-178] Inlining function 'Stack::operator[](int)' into 'sgt(Stack&)' (./instructions.hpp:198:0)
INFO: [HLS 214-178] Inlining function 'bool intx::operator><256u>(intx::uint<256u> const&, intx::uint<256u> const&)' into 'sgt(Stack&)' (./instructions.hpp:198:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint<bool>(bool)' into 'sgt(Stack&)' (./instructions.hpp:198:0)
INFO: [HLS 214-178] Inlining function 'Stack::operator[](int)' into 'eq(Stack&)' (./instructions.hpp:211:0)
INFO: [HLS 214-178] Inlining function 'bool intx::operator==<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' into 'eq(Stack&)' (./instructions.hpp:211:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint<bool>(bool)' into 'eq(Stack&)' (./instructions.hpp:211:0)
INFO: [HLS 214-178] Inlining function 'Stack::pop()' into 'eq(Stack&)' (./instructions.hpp:211:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::operator&<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' into 'intx::uint<256u>& intx::operator&=<256u, intx::uint<256u>, void>(intx::uint<256u>&, intx::uint<256u> const&)' (./intx/intx.hpp:870:0)
INFO: [HLS 214-178] Inlining function 'Stack::pop()' into 'and_(Stack&)' (./instructions.hpp:222:0)
INFO: [HLS 214-178] Inlining function 'Stack::top()' into 'and_(Stack&)' (./instructions.hpp:222:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>& intx::operator&=<256u, intx::uint<256u>, void>(intx::uint<256u>&, intx::uint<256u> const&)' into 'and_(Stack&)' (./instructions.hpp:222:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint()' into 'intx::uint<256u> intx::operator|<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:208:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator[](unsigned long) const' into 'intx::uint<256u> intx::operator|<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:208:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator[](unsigned long)' into 'intx::uint<256u> intx::operator|<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:208:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::operator|<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' into 'intx::uint<256u>& intx::operator|=<256u, intx::uint<256u>, void>(intx::uint<256u>&, intx::uint<256u> const&)' (./intx/intx.hpp:863:0)
INFO: [HLS 214-178] Inlining function 'Stack::pop()' into 'or_(Stack&)' (./instructions.hpp:227:0)
INFO: [HLS 214-178] Inlining function 'Stack::top()' into 'or_(Stack&)' (./instructions.hpp:227:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>& intx::operator|=<256u, intx::uint<256u>, void>(intx::uint<256u>&, intx::uint<256u> const&)' into 'or_(Stack&)' (./instructions.hpp:227:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint()' into 'intx::uint<256u> intx::operator^<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:226:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator[](unsigned long) const' into 'intx::uint<256u> intx::operator^<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:226:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator[](unsigned long)' into 'intx::uint<256u> intx::operator^<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:226:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::operator^<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' into 'intx::uint<256u>& intx::operator^=<256u, intx::uint<256u>, void>(intx::uint<256u>&, intx::uint<256u> const&)' (./intx/intx.hpp:877:0)
INFO: [HLS 214-178] Inlining function 'Stack::pop()' into 'xor_(Stack&)' (./instructions.hpp:232:0)
INFO: [HLS 214-178] Inlining function 'Stack::top()' into 'xor_(Stack&)' (./instructions.hpp:232:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>& intx::operator^=<256u, intx::uint<256u>, void>(intx::uint<256u>&, intx::uint<256u> const&)' into 'xor_(Stack&)' (./instructions.hpp:232:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint()' into 'intx::uint<256u> intx::operator~<256u>(intx::uint<256u> const&)' (./intx/intx.hpp:235:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator[](unsigned long) const' into 'intx::uint<256u> intx::operator~<256u>(intx::uint<256u> const&)' (./intx/intx.hpp:235:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator[](unsigned long)' into 'intx::uint<256u> intx::operator~<256u>(intx::uint<256u> const&)' (./intx/intx.hpp:235:0)
INFO: [HLS 214-178] Inlining function 'Stack::top()' into 'not_(Stack&)' (./instructions.hpp:237:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::operator~<256u>(intx::uint<256u> const&)' into 'not_(Stack&)' (./instructions.hpp:237:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint<int>(int)' into 'bool intx::operator><256u, int, void>(intx::uint<256u> const&, int const&)' (./intx/intx.hpp:153:0)
INFO: [HLS 214-178] Inlining function 'bool intx::operator><256u>(intx::uint<256u> const&, intx::uint<256u> const&)' into 'bool intx::operator><256u, int, void>(intx::uint<256u> const&, int const&)' (./intx/intx.hpp:153:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::operator>><256u>(intx::uint<256u> const&, unsigned long long)' into 'intx::uint<256u> intx::operator>><256u, unsigned int, void>(intx::uint<256u> const&, unsigned int const&)' (./intx/intx.hpp:293:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint<int>(int)' into 'intx::uint<256u> intx::operator>><256u, unsigned int, void>(intx::uint<256u> const&, unsigned int const&)' (./intx/intx.hpp:293:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint<int>(int)' into 'intx::uint<256u> intx::operator&<256u, int, void>(intx::uint<256u> const&, int const&)' (./intx/intx.hpp:835:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::operator&<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' into 'intx::uint<256u> intx::operator&<256u, int, void>(intx::uint<256u> const&, int const&)' (./intx/intx.hpp:835:0)
INFO: [HLS 214-178] Inlining function 'Stack::pop()' into 'byte(Stack&)' (./instructions.hpp:242:0)
INFO: [HLS 214-178] Inlining function 'Stack::top()' into 'byte(Stack&)' (./instructions.hpp:242:0)
INFO: [HLS 214-178] Inlining function 'bool intx::operator><256u, int, void>(intx::uint<256u> const&, int const&)' into 'byte(Stack&)' (./instructions.hpp:242:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint<int>(int)' into 'byte(Stack&)' (./instructions.hpp:242:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator unsigned int<unsigned int>() const' into 'byte(Stack&)' (./instructions.hpp:242:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::operator>><256u, unsigned int, void>(intx::uint<256u> const&, unsigned int const&)' into 'byte(Stack&)' (./instructions.hpp:242:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::operator&<256u, int, void>(intx::uint<256u> const&, int const&)' into 'byte(Stack&)' (./instructions.hpp:242:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::operator<<<256u, intx::uint<256u>, void>(intx::uint<256u> const&, intx::uint<256u> const&)' into 'intx::uint<256u>& intx::operator<<=<256u, intx::uint<256u>, void>(intx::uint<256u>&, intx::uint<256u> const&)' (./intx/intx.hpp:884:0)
INFO: [HLS 214-178] Inlining function 'Stack::pop()' into 'shl(Stack&)' (./instructions.hpp:257:0)
INFO: [HLS 214-178] Inlining function 'Stack::top()' into 'shl(Stack&)' (./instructions.hpp:257:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint<unsigned long>(unsigned long)' into 'intx::uint<256u> intx::operator>><256u, intx::uint<256u>, void>(intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:293:0)
INFO: [HLS 214-178] Inlining function 'bool intx::operator<<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' into 'intx::uint<256u> intx::operator>><256u, intx::uint<256u>, void>(intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:293:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator unsigned long long<unsigned long long>() const' into 'intx::uint<256u> intx::operator>><256u, intx::uint<256u>, void>(intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:293:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::operator>><256u>(intx::uint<256u> const&, unsigned long long)' into 'intx::uint<256u> intx::operator>><256u, intx::uint<256u>, void>(intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:293:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint<int>(int)' into 'intx::uint<256u> intx::operator>><256u, intx::uint<256u>, void>(intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:293:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::operator>><256u, intx::uint<256u>, void>(intx::uint<256u> const&, intx::uint<256u> const&)' into 'intx::uint<256u>& intx::operator>>=<256u, intx::uint<256u>, void>(intx::uint<256u>&, intx::uint<256u> const&)' (./intx/intx.hpp:891:0)
INFO: [HLS 214-178] Inlining function 'Stack::pop()' into 'shr(Stack&)' (./instructions.hpp:262:0)
INFO: [HLS 214-178] Inlining function 'Stack::top()' into 'shr(Stack&)' (./instructions.hpp:262:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint<int>(int)' into 'bool intx::operator==<256u, int, void>(intx::uint<256u> const&, int const&) (.130)' (./intx/intx.hpp:90:0)
INFO: [HLS 214-178] Inlining function 'bool intx::operator==<256u>(intx::uint<256u> const&, intx::uint<256u> const&) (.107)' into 'bool intx::operator==<256u, int, void>(intx::uint<256u> const&, int const&) (.130)' (./intx/intx.hpp:90:0)
INFO: [HLS 214-178] Inlining function 'intx::result_with_carry<intx::uint<256u> > intx::sub_with_carry<256u>(intx::uint<256u> const&, intx::uint<256u> const&, bool)' into 'bool intx::operator>=<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' (./intx/intx.hpp:167:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint<int>(int)' into 'bool intx::operator>=<256u, int, void>(intx::uint<256u> const&, int const&)' (./intx/intx.hpp:174:0)
INFO: [HLS 214-178] Inlining function 'bool intx::operator>=<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' into 'bool intx::operator>=<256u, int, void>(intx::uint<256u> const&, int const&)' (./intx/intx.hpp:174:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint()' into 'intx::uint<256u> intx::operator<<<256u>(intx::uint<256u> const&, unsigned long long) (.153)' (./intx/intx.hpp:244:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator[](unsigned long) const (.89)' into 'intx::uint<256u> intx::operator<<<256u>(intx::uint<256u> const&, unsigned long long) (.153)' (./intx/intx.hpp:244:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator[](unsigned long)' into 'intx::uint<256u> intx::operator<<<256u>(intx::uint<256u> const&, unsigned long long) (.153)' (./intx/intx.hpp:244:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::operator<<<256u>(intx::uint<256u> const&, unsigned long long) (.153)' into 'intx::uint<256u> intx::operator<<<256u, unsigned int, void>(intx::uint<256u> const&, unsigned int const&)' (./intx/intx.hpp:284:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint<int>(int)' into 'intx::uint<256u> intx::operator<<<256u, unsigned int, void>(intx::uint<256u> const&, unsigned int const&)' (./intx/intx.hpp:284:0)
INFO: [HLS 214-178] Inlining function 'Stack::operator[](int)' into 'sar(Stack&)' (./instructions.hpp:267:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint<int>(int)' into 'sar(Stack&)' (./instructions.hpp:267:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::operator<<<256u, int, void>(intx::uint<256u> const&, int const&)' into 'sar(Stack&)' (./instructions.hpp:267:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::operator&<256u>(intx::uint<256u> const&, intx::uint<256u> const&) (.110)' into 'sar(Stack&)' (./instructions.hpp:267:0)
INFO: [HLS 214-178] Inlining function 'bool intx::operator==<256u, int, void>(intx::uint<256u> const&, int const&) (.130)' into 'sar(Stack&)' (./instructions.hpp:267:0)
INFO: [HLS 214-178] Inlining function 'shr(Stack&)' into 'sar(Stack&)' (./instructions.hpp:267:0)
INFO: [HLS 214-178] Inlining function 'bool intx::operator>=<256u, int, void>(intx::uint<256u> const&, int const&)' into 'sar(Stack&)' (./instructions.hpp:267:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator unsigned int<unsigned int>() const' into 'sar(Stack&)' (./instructions.hpp:267:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::operator>><256u, unsigned int, void>(intx::uint<256u> const&, unsigned int const&)' into 'sar(Stack&)' (./instructions.hpp:267:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::operator<<<256u, unsigned int, void>(intx::uint<256u> const&, unsigned int const&)' into 'sar(Stack&)' (./instructions.hpp:267:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::operator|<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' into 'sar(Stack&)' (./instructions.hpp:267:0)
INFO: [HLS 214-178] Inlining function 'Stack::pop()' into 'sar(Stack&)' (./instructions.hpp:267:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint<unsigned int>(unsigned int)' into 'bool intx::operator><256u, unsigned int, void>(intx::uint<256u> const&, unsigned int const&)' (./intx/intx.hpp:153:0)
INFO: [HLS 214-178] Inlining function 'bool intx::operator><256u>(intx::uint<256u> const&, intx::uint<256u> const&)' into 'bool intx::operator><256u, unsigned int, void>(intx::uint<256u> const&, unsigned int const&)' (./intx/intx.hpp:153:0)
INFO: [HLS 214-178] Inlining function 'bool intx::operator><256u, unsigned int, void>(intx::uint<256u> const&, unsigned int const&)' into 'check_memory(ExecutionState&, intx::uint<256u> const&, unsigned long long)' (./instructions.hpp:25:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator unsigned long long<unsigned long long>() const' into 'check_memory(ExecutionState&, intx::uint<256u> const&, unsigned long long)' (./instructions.hpp:25:0)
INFO: [HLS 214-178] Inlining function 'num_words(unsigned long long)' into 'check_memory(ExecutionState&, intx::uint<256u> const&, unsigned long long)' (./instructions.hpp:25:0)
INFO: [HLS 214-178] Inlining function 'bool intx::operator==<256u, int, void>(intx::uint<256u> const&, int const&)' into 'check_memory(ExecutionState&, intx::uint<256u> const&, intx::uint<256u> const&)' (./instructions.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'bool intx::operator><256u, unsigned int, void>(intx::uint<256u> const&, unsigned int const&)' into 'check_memory(ExecutionState&, intx::uint<256u> const&, intx::uint<256u> const&)' (./instructions.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator unsigned long long<unsigned long long>() const' into 'check_memory(ExecutionState&, intx::uint<256u> const&, intx::uint<256u> const&)' (./instructions.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'check_memory(ExecutionState&, intx::uint<256u> const&, unsigned long long)' into 'check_memory(ExecutionState&, intx::uint<256u> const&, intx::uint<256u> const&)' (./instructions.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'getConstant' into 'keccak_pi' (keccak256.c:107:0)
INFO: [HLS 214-178] Inlining function 'getConstant' into 'get_round_constant' (keccak256.c:61:0)
INFO: [HLS 214-178] Inlining function 'keccak_theta' into 'sha3_permutation' (keccak256.c:135:0)
INFO: [HLS 214-178] Inlining function 'getConstant' into 'sha3_permutation' (keccak256.c:135:0)
INFO: [HLS 214-178] Inlining function 'keccak_pi' into 'sha3_permutation' (keccak256.c:135:0)
INFO: [HLS 214-178] Inlining function 'keccak_chi' into 'sha3_permutation' (keccak256.c:135:0)
INFO: [HLS 214-178] Inlining function 'get_round_constant' into 'sha3_permutation' (keccak256.c:135:0)
INFO: [HLS 214-178] Inlining function 'sha3_process_block' into 'keccak_update' (keccak256.c:182:0)
INFO: [HLS 214-178] Inlining function 'sha3_process_block' into 'keccak_final' (keccak256.c:248:0)
INFO: [HLS 214-178] Inlining function 'keccak_init' into 'compute_keccak' (keccak256.c:269:0)
INFO: [HLS 214-178] Inlining function 'keccak_update' into 'compute_keccak' (keccak256.c:269:0)
INFO: [HLS 214-178] Inlining function 'keccak_final' into 'compute_keccak' (keccak256.c:269:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint()' into 'intx::uint<256u> intx::bswap<256u>(intx::uint<256u> const&)' (./intx/intx.hpp:737:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator[](unsigned long) const' into 'intx::uint<256u> intx::bswap<256u>(intx::uint<256u> const&)' (./intx/intx.hpp:737:0)
INFO: [HLS 214-178] Inlining function 'intx::bswap(unsigned long long)' into 'intx::uint<256u> intx::bswap<256u>(intx::uint<256u> const&)' (./intx/intx.hpp:737:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator[](unsigned long)' into 'intx::uint<256u> intx::bswap<256u>(intx::uint<256u> const&)' (./intx/intx.hpp:737:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint()' into 'intx::uint<256u> intx::be::load<intx::uint<256u>, 32u>(unsigned char const (&) [32u])' (./intx/intx.hpp:947:0)
INFO: [HLS 214-178] Inlining function 'unsigned char* intx::as_bytes<256u>(intx::uint<256u>&)' into 'intx::uint<256u> intx::be::load<intx::uint<256u>, 32u>(unsigned char const (&) [32u])' (./intx/intx.hpp:947:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::bswap<256u>(intx::uint<256u> const&)' into 'intx::uint<256u> intx::be::load<intx::uint<256u>, 32u>(unsigned char const (&) [32u])' (./intx/intx.hpp:947:0)
INFO: [HLS 214-178] Inlining function 'Stack::pop()' into 'keccak256(ExecutionState&)' (./instructions.hpp:286:0)
INFO: [HLS 214-178] Inlining function 'Stack::top()' into 'keccak256(ExecutionState&)' (./instructions.hpp:286:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator unsigned long<unsigned long>() const' into 'keccak256(ExecutionState&)' (./instructions.hpp:286:0)
INFO: [HLS 214-178] Inlining function 'num_words(unsigned long long)' into 'keccak256(ExecutionState&)' (./instructions.hpp:286:0)
INFO: [HLS 214-178] Inlining function 'Memory::operator[](unsigned long)' into 'keccak256(ExecutionState&)' (./instructions.hpp:286:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::be::load<intx::uint<256u>, 32u>(unsigned char const (&) [32u])' into 'keccak256(ExecutionState&)' (./instructions.hpp:286:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint<int>(int)' into 'bool intx::operator<<256u, int, void>(int const&, intx::uint<256u> const&)' (./intx/intx.hpp:139:0)
INFO: [HLS 214-178] Inlining function 'bool intx::operator<<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' into 'bool intx::operator<<256u, int, void>(int const&, intx::uint<256u> const&)' (./intx/intx.hpp:139:0)
INFO: [HLS 214-178] Inlining function 'Stack::pop()' into 'codecopy(ExecutionState&)' (./instructions.hpp:410:0)
INFO: [HLS 214-178] Inlining function 'fpga_basic_string<unsigned char, 8192u>::size()' into 'codecopy(ExecutionState&)' (./instructions.hpp:410:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator unsigned long<unsigned long>() const' into 'codecopy(ExecutionState&)' (./instructions.hpp:410:0)
INFO: [HLS 214-178] Inlining function 'bool intx::operator<<256u, int, void>(int const&, intx::uint<256u> const&)' into 'codecopy(ExecutionState&)' (./instructions.hpp:410:0)
INFO: [HLS 214-178] Inlining function 'unsigned long const& std::min<unsigned long>(unsigned long const&, unsigned long const&)' into 'codecopy(ExecutionState&)' (./instructions.hpp:410:0)
INFO: [HLS 214-178] Inlining function 'num_words(unsigned long long)' into 'codecopy(ExecutionState&)' (./instructions.hpp:410:0)
INFO: [HLS 214-178] Inlining function 'Memory::operator[](unsigned long)' into 'codecopy(ExecutionState&)' (./instructions.hpp:410:0)
INFO: [HLS 214-178] Inlining function 'fpga_basic_string<unsigned char, 8192u>::operator[](int) const' into 'codecopy(ExecutionState&)' (./instructions.hpp:410:0)
INFO: [HLS 214-178] Inlining function 'std::remove_reference<intx::uint<256u>&>::type&& std::move<intx::uint<256u>&>(intx::uint<256u>&)' into 'std::enable_if<__and_<std::is_move_constructible<intx::uint<256u> >, std::is_move_assignable<intx::uint<256u> > >::value, void>::type std::swap<intx::uint<256u> >(intx::uint<256u>&, intx::uint<256u>&)' (D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:186:0)
INFO: [HLS 214-178] Inlining function 'Stack::top()' into 'void swap<1ul>(Stack&)' (./instructions.hpp:724:0)
INFO: [HLS 214-178] Inlining function 'Stack::operator[](int)' into 'void swap<1ul>(Stack&)' (./instructions.hpp:724:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<__and_<std::is_move_constructible<intx::uint<256u> >, std::is_move_assignable<intx::uint<256u> > >::value, void>::type std::swap<intx::uint<256u> >(intx::uint<256u>&, intx::uint<256u>&)' into 'void swap<1ul>(Stack&)' (./instructions.hpp:724:0)
INFO: [HLS 214-178] Inlining function 'Stack::top()' into 'void swap<2ul>(Stack&)' (./instructions.hpp:724:0)
INFO: [HLS 214-178] Inlining function 'Stack::operator[](int)' into 'void swap<2ul>(Stack&)' (./instructions.hpp:724:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<__and_<std::is_move_constructible<intx::uint<256u> >, std::is_move_assignable<intx::uint<256u> > >::value, void>::type std::swap<intx::uint<256u> >(intx::uint<256u>&, intx::uint<256u>&)' into 'void swap<2ul>(Stack&)' (./instructions.hpp:724:0)
INFO: [HLS 214-178] Inlining function 'Stack::top()' into 'void swap<3ul>(Stack&)' (./instructions.hpp:724:0)
INFO: [HLS 214-178] Inlining function 'Stack::operator[](int)' into 'void swap<3ul>(Stack&)' (./instructions.hpp:724:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<__and_<std::is_move_constructible<intx::uint<256u> >, std::is_move_assignable<intx::uint<256u> > >::value, void>::type std::swap<intx::uint<256u> >(intx::uint<256u>&, intx::uint<256u>&)' into 'void swap<3ul>(Stack&)' (./instructions.hpp:724:0)
INFO: [HLS 214-178] Inlining function 'Stack::top()' into 'void swap<4ul>(Stack&)' (./instructions.hpp:724:0)
INFO: [HLS 214-178] Inlining function 'Stack::operator[](int)' into 'void swap<4ul>(Stack&)' (./instructions.hpp:724:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<__and_<std::is_move_constructible<intx::uint<256u> >, std::is_move_assignable<intx::uint<256u> > >::value, void>::type std::swap<intx::uint<256u> >(intx::uint<256u>&, intx::uint<256u>&)' into 'void swap<4ul>(Stack&)' (./instructions.hpp:724:0)
INFO: [HLS 214-178] Inlining function 'Stack::top()' into 'void swap<5ul>(Stack&)' (./instructions.hpp:724:0)
INFO: [HLS 214-178] Inlining function 'Stack::operator[](int)' into 'void swap<5ul>(Stack&)' (./instructions.hpp:724:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<__and_<std::is_move_constructible<intx::uint<256u> >, std::is_move_assignable<intx::uint<256u> > >::value, void>::type std::swap<intx::uint<256u> >(intx::uint<256u>&, intx::uint<256u>&)' into 'void swap<5ul>(Stack&)' (./instructions.hpp:724:0)
INFO: [HLS 214-178] Inlining function 'Stack::top()' into 'void swap<6ul>(Stack&)' (./instructions.hpp:724:0)
INFO: [HLS 214-178] Inlining function 'Stack::operator[](int)' into 'void swap<6ul>(Stack&)' (./instructions.hpp:724:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<__and_<std::is_move_constructible<intx::uint<256u> >, std::is_move_assignable<intx::uint<256u> > >::value, void>::type std::swap<intx::uint<256u> >(intx::uint<256u>&, intx::uint<256u>&)' into 'void swap<6ul>(Stack&)' (./instructions.hpp:724:0)
INFO: [HLS 214-178] Inlining function 'Stack::top()' into 'void swap<7ul>(Stack&)' (./instructions.hpp:724:0)
INFO: [HLS 214-178] Inlining function 'Stack::operator[](int)' into 'void swap<7ul>(Stack&)' (./instructions.hpp:724:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<__and_<std::is_move_constructible<intx::uint<256u> >, std::is_move_assignable<intx::uint<256u> > >::value, void>::type std::swap<intx::uint<256u> >(intx::uint<256u>&, intx::uint<256u>&)' into 'void swap<7ul>(Stack&)' (./instructions.hpp:724:0)
INFO: [HLS 214-178] Inlining function 'Stack::top()' into 'void swap<8ul>(Stack&)' (./instructions.hpp:724:0)
INFO: [HLS 214-178] Inlining function 'Stack::operator[](int)' into 'void swap<8ul>(Stack&)' (./instructions.hpp:724:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<__and_<std::is_move_constructible<intx::uint<256u> >, std::is_move_assignable<intx::uint<256u> > >::value, void>::type std::swap<intx::uint<256u> >(intx::uint<256u>&, intx::uint<256u>&)' into 'void swap<8ul>(Stack&)' (./instructions.hpp:724:0)
INFO: [HLS 214-178] Inlining function 'Stack::top()' into 'void swap<9ul>(Stack&)' (./instructions.hpp:724:0)
INFO: [HLS 214-178] Inlining function 'Stack::operator[](int)' into 'void swap<9ul>(Stack&)' (./instructions.hpp:724:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<__and_<std::is_move_constructible<intx::uint<256u> >, std::is_move_assignable<intx::uint<256u> > >::value, void>::type std::swap<intx::uint<256u> >(intx::uint<256u>&, intx::uint<256u>&)' into 'void swap<9ul>(Stack&)' (./instructions.hpp:724:0)
INFO: [HLS 214-178] Inlining function 'Stack::top()' into 'void swap<10ul>(Stack&)' (./instructions.hpp:724:0)
INFO: [HLS 214-178] Inlining function 'Stack::operator[](int)' into 'void swap<10ul>(Stack&)' (./instructions.hpp:724:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<__and_<std::is_move_constructible<intx::uint<256u> >, std::is_move_assignable<intx::uint<256u> > >::value, void>::type std::swap<intx::uint<256u> >(intx::uint<256u>&, intx::uint<256u>&)' into 'void swap<10ul>(Stack&)' (./instructions.hpp:724:0)
INFO: [HLS 214-178] Inlining function 'Stack::top()' into 'void swap<11ul>(Stack&)' (./instructions.hpp:724:0)
INFO: [HLS 214-178] Inlining function 'Stack::operator[](int)' into 'void swap<11ul>(Stack&)' (./instructions.hpp:724:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<__and_<std::is_move_constructible<intx::uint<256u> >, std::is_move_assignable<intx::uint<256u> > >::value, void>::type std::swap<intx::uint<256u> >(intx::uint<256u>&, intx::uint<256u>&)' into 'void swap<11ul>(Stack&)' (./instructions.hpp:724:0)
INFO: [HLS 214-178] Inlining function 'Stack::top()' into 'void swap<12ul>(Stack&)' (./instructions.hpp:724:0)
INFO: [HLS 214-178] Inlining function 'Stack::operator[](int)' into 'void swap<12ul>(Stack&)' (./instructions.hpp:724:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<__and_<std::is_move_constructible<intx::uint<256u> >, std::is_move_assignable<intx::uint<256u> > >::value, void>::type std::swap<intx::uint<256u> >(intx::uint<256u>&, intx::uint<256u>&)' into 'void swap<12ul>(Stack&)' (./instructions.hpp:724:0)
INFO: [HLS 214-178] Inlining function 'Stack::top()' into 'void swap<13ul>(Stack&)' (./instructions.hpp:724:0)
INFO: [HLS 214-178] Inlining function 'Stack::operator[](int)' into 'void swap<13ul>(Stack&)' (./instructions.hpp:724:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<__and_<std::is_move_constructible<intx::uint<256u> >, std::is_move_assignable<intx::uint<256u> > >::value, void>::type std::swap<intx::uint<256u> >(intx::uint<256u>&, intx::uint<256u>&)' into 'void swap<13ul>(Stack&)' (./instructions.hpp:724:0)
INFO: [HLS 214-178] Inlining function 'Stack::top()' into 'void swap<14ul>(Stack&)' (./instructions.hpp:724:0)
INFO: [HLS 214-178] Inlining function 'Stack::operator[](int)' into 'void swap<14ul>(Stack&)' (./instructions.hpp:724:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<__and_<std::is_move_constructible<intx::uint<256u> >, std::is_move_assignable<intx::uint<256u> > >::value, void>::type std::swap<intx::uint<256u> >(intx::uint<256u>&, intx::uint<256u>&)' into 'void swap<14ul>(Stack&)' (./instructions.hpp:724:0)
INFO: [HLS 214-178] Inlining function 'Stack::top()' into 'void swap<15ul>(Stack&)' (./instructions.hpp:724:0)
INFO: [HLS 214-178] Inlining function 'Stack::operator[](int)' into 'void swap<15ul>(Stack&)' (./instructions.hpp:724:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<__and_<std::is_move_constructible<intx::uint<256u> >, std::is_move_assignable<intx::uint<256u> > >::value, void>::type std::swap<intx::uint<256u> >(intx::uint<256u>&, intx::uint<256u>&)' into 'void swap<15ul>(Stack&)' (./instructions.hpp:724:0)
INFO: [HLS 214-178] Inlining function 'Stack::top()' into 'void swap<16ul>(Stack&)' (./instructions.hpp:724:0)
INFO: [HLS 214-178] Inlining function 'Stack::operator[](int)' into 'void swap<16ul>(Stack&)' (./instructions.hpp:724:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<__and_<std::is_move_constructible<intx::uint<256u> >, std::is_move_assignable<intx::uint<256u> > >::value, void>::type std::swap<intx::uint<256u> >(intx::uint<256u>&, intx::uint<256u>&)' into 'void swap<16ul>(Stack&)' (./instructions.hpp:724:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint()' into 'intx::uint<256u> intx::be::load<intx::uint<256u>, 20u>(unsigned char const (&) [20u])' (./intx/intx.hpp:947:0)
INFO: [HLS 214-178] Inlining function 'unsigned char* intx::as_bytes<256u>(intx::uint<256u>&)' into 'intx::uint<256u> intx::be::load<intx::uint<256u>, 20u>(unsigned char const (&) [20u])' (./intx/intx.hpp:947:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::bswap<256u>(intx::uint<256u> const&)' into 'intx::uint<256u> intx::be::load<intx::uint<256u>, 20u>(unsigned char const (&) [20u])' (./intx/intx.hpp:947:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::be::load<intx::uint<256u>, 20u>(unsigned char const (&) [20u])' into 'intx::uint<256u> intx::be::load<intx::uint<256u>, evmc::evmc_address>(evmc::evmc_address const&)' (./intx/intx.hpp:957:0)
INFO: [HLS 214-178] Inlining function 'evmc::HostContext::get_tx_context() const' into 'origin(ExecutionState&)' (./instructions.hpp:330:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::be::load<intx::uint<256u>, evmc::evmc_address>(evmc::evmc_address const&)' into 'origin(ExecutionState&)' (./instructions.hpp:330:0)
INFO: [HLS 214-178] Inlining function 'Stack::push(intx::uint<256u> const&)' into 'origin(ExecutionState&)' (./instructions.hpp:330:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::be::load<intx::uint<256u>, evmc::evmc_address>(evmc::evmc_address const&)' into 'caller(ExecutionState&)' (./instructions.hpp:335:0)
INFO: [HLS 214-178] Inlining function 'Stack::push(intx::uint<256u> const&)' into 'caller(ExecutionState&)' (./instructions.hpp:335:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::be::load<intx::uint<256u>, 32u>(unsigned char const (&) [32u])' into 'intx::uint<256u> intx::be::load<intx::uint<256u>, evmc::evmc_bytes32>(evmc::evmc_bytes32 const&)' (./intx/intx.hpp:957:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::be::load<intx::uint<256u>, evmc::evmc_bytes32>(evmc::evmc_bytes32 const&)' into 'callvalue(ExecutionState&)' (./instructions.hpp:340:0)
INFO: [HLS 214-178] Inlining function 'Stack::push(intx::uint<256u> const&)' into 'callvalue(ExecutionState&)' (./instructions.hpp:340:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint<unsigned long>(unsigned long)' into 'bool intx::operator<<256u, unsigned long, void>(unsigned long const&, intx::uint<256u> const&)' (./intx/intx.hpp:139:0)
INFO: [HLS 214-178] Inlining function 'bool intx::operator<<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' into 'bool intx::operator<<256u, unsigned long, void>(unsigned long const&, intx::uint<256u> const&)' (./intx/intx.hpp:139:0)
INFO: [HLS 214-178] Inlining function 'Stack::top()' into 'calldataload(ExecutionState&)' (./instructions.hpp:350:0)
INFO: [HLS 214-178] Inlining function 'bool intx::operator<<256u, unsigned long, void>(unsigned long const&, intx::uint<256u> const&)' into 'calldataload(ExecutionState&)' (./instructions.hpp:350:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint<int>(int)' into 'calldataload(ExecutionState&)' (./instructions.hpp:350:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator unsigned long<unsigned long>() const' into 'calldataload(ExecutionState&)' (./instructions.hpp:350:0)
INFO: [HLS 214-178] Inlining function 'unsigned long const& std::min<unsigned long>(unsigned long const&, unsigned long const&)' into 'calldataload(ExecutionState&)' (./instructions.hpp:350:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::be::load<intx::uint<256u>, 32u>(unsigned char const (&) [32u])' into 'calldataload(ExecutionState&)' (./instructions.hpp:350:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint<unsigned long>(unsigned long)' into 'calldatasize(ExecutionState&)' (./instructions.hpp:372:0)
INFO: [HLS 214-178] Inlining function 'Stack::push(intx::uint<256u> const&)' into 'calldatasize(ExecutionState&)' (./instructions.hpp:372:0)
INFO: [HLS 214-178] Inlining function 'Stack::pop()' into 'calldatacopy(ExecutionState&)' (./instructions.hpp:377:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator unsigned long<unsigned long>() const' into 'calldatacopy(ExecutionState&)' (./instructions.hpp:377:0)
INFO: [HLS 214-178] Inlining function 'bool intx::operator<<256u, unsigned long, void>(unsigned long const&, intx::uint<256u> const&)' into 'calldatacopy(ExecutionState&)' (./instructions.hpp:377:0)
INFO: [HLS 214-178] Inlining function 'unsigned long const& std::min<unsigned long>(unsigned long const&, unsigned long const&)' into 'calldatacopy(ExecutionState&)' (./instructions.hpp:377:0)
INFO: [HLS 214-178] Inlining function 'num_words(unsigned long long)' into 'calldatacopy(ExecutionState&)' (./instructions.hpp:377:0)
INFO: [HLS 214-178] Inlining function 'Memory::operator[](unsigned long)' into 'calldatacopy(ExecutionState&)' (./instructions.hpp:377:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint() (.98)' into 'intx::uint<256u> intx::bswap<256u>(intx::uint<256u> const&) (.137)' (./intx/intx.hpp:737:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator[](unsigned long) const' into 'intx::uint<256u> intx::bswap<256u>(intx::uint<256u> const&) (.137)' (./intx/intx.hpp:737:0)
INFO: [HLS 214-178] Inlining function 'intx::bswap(unsigned long long)' into 'intx::uint<256u> intx::bswap<256u>(intx::uint<256u> const&) (.137)' (./intx/intx.hpp:737:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator[](unsigned long) (.95)' into 'intx::uint<256u> intx::bswap<256u>(intx::uint<256u> const&) (.137)' (./intx/intx.hpp:737:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator[](unsigned long) const (.89)' into 'unsigned long long const* intx::as_words<256u>(intx::uint<256u> const&) (.134)' (./intx/intx.hpp:324:0)
INFO: [HLS 214-178] Inlining function 'unsigned long long const* intx::as_words<256u>(intx::uint<256u> const&) (.134)' into 'unsigned char const* intx::as_bytes<256u>(intx::uint<256u> const&)' (./intx/intx.hpp:336:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::bswap<256u>(intx::uint<256u> const&) (.137)' into 'void intx::be::trunc<20u, 256u>(unsigned char (&) [20u], intx::uint<256u> const&)' (./intx/intx.hpp:984:0)
INFO: [HLS 214-178] Inlining function 'unsigned char const* intx::as_bytes<256u>(intx::uint<256u> const&)' into 'void intx::be::trunc<20u, 256u>(unsigned char (&) [20u], intx::uint<256u> const&)' (./intx/intx.hpp:984:0)
INFO: [HLS 214-178] Inlining function 'evmc::address::address(evmc::evmc_address)' into 'evmc::address intx::be::trunc<evmc::address, 256u>(intx::uint<256u> const&)' (./intx/intx.hpp:994:0)
INFO: [HLS 214-178] Inlining function 'void intx::be::trunc<20u, 256u>(unsigned char (&) [20u], intx::uint<256u> const&)' into 'evmc::address intx::be::trunc<evmc::address, 256u>(intx::uint<256u> const&)' (./intx/intx.hpp:994:0)
INFO: [HLS 214-178] Inlining function 'Stack::top()' into 'extcodesize(ExecutionState&)' (./instructions.hpp:447:0)
INFO: [HLS 214-178] Inlining function 'evmc::address intx::be::trunc<evmc::address, 256u>(intx::uint<256u> const&)' into 'extcodesize(ExecutionState&)' (./instructions.hpp:447:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint<unsigned long>(unsigned long)' into 'extcodesize(ExecutionState&)' (./instructions.hpp:447:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint<unsigned int>(unsigned int)' into 'bool intx::operator<<256u, unsigned int, void>(unsigned int const&, intx::uint<256u> const&)' (./intx/intx.hpp:139:0)
INFO: [HLS 214-178] Inlining function 'bool intx::operator<<256u>(intx::uint<256u> const&, intx::uint<256u> const&)' into 'bool intx::operator<<256u, unsigned int, void>(unsigned int const&, intx::uint<256u> const&)' (./intx/intx.hpp:139:0)
INFO: [HLS 214-178] Inlining function 'Stack::pop()' into 'extcodecopy(ExecutionState&)' (./instructions.hpp:462:0)
INFO: [HLS 214-178] Inlining function 'evmc::address intx::be::trunc<evmc::address, 256u>(intx::uint<256u> const&)' into 'extcodecopy(ExecutionState&)' (./instructions.hpp:462:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator unsigned long<unsigned long>() const' into 'extcodecopy(ExecutionState&)' (./instructions.hpp:462:0)
INFO: [HLS 214-178] Inlining function 'bool intx::operator<<256u, unsigned int, void>(unsigned int const&, intx::uint<256u> const&)' into 'extcodecopy(ExecutionState&)' (./instructions.hpp:462:0)
INFO: [HLS 214-178] Inlining function 'num_words(unsigned long long)' into 'extcodecopy(ExecutionState&)' (./instructions.hpp:462:0)
INFO: [HLS 214-178] Inlining function 'Memory::operator[](unsigned long)' into 'extcodecopy(ExecutionState&)' (./instructions.hpp:462:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint()' into 'intx::uint<256u> intx::be::unsafe::load<intx::uint<256u> >(unsigned char const*)' (./intx/intx.hpp:1006:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::bswap<256u>(intx::uint<256u> const&)' into 'intx::uint<256u> intx::be::unsafe::load<intx::uint<256u> >(unsigned char const*)' (./intx/intx.hpp:1006:0)
INFO: [HLS 214-178] Inlining function 'Stack::top()' into 'mload(ExecutionState&)' (./instructions.hpp:603:0)
INFO: [HLS 214-178] Inlining function 'check_memory(ExecutionState&, intx::uint<256u> const&, unsigned long long)' into 'mload(ExecutionState&)' (./instructions.hpp:603:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator unsigned long<unsigned long>() const' into 'mload(ExecutionState&)' (./instructions.hpp:603:0)
INFO: [HLS 214-178] Inlining function 'Memory::operator[](unsigned long)' into 'mload(ExecutionState&)' (./instructions.hpp:603:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::be::unsafe::load<intx::uint<256u> >(unsigned char const*)' into 'mload(ExecutionState&)' (./instructions.hpp:603:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u> intx::bswap<256u>(intx::uint<256u> const&)' into 'void intx::be::unsafe::store<256u>(unsigned char*, intx::uint<256u> const&)' (./intx/intx.hpp:1016:0)
INFO: [HLS 214-178] Inlining function 'Stack::pop()' into 'mstore(ExecutionState&)' (./instructions.hpp:614:0)
INFO: [HLS 214-178] Inlining function 'check_memory(ExecutionState&, intx::uint<256u> const&, unsigned long long)' into 'mstore(ExecutionState&)' (./instructions.hpp:614:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator unsigned long<unsigned long>() const' into 'mstore(ExecutionState&)' (./instructions.hpp:614:0)
INFO: [HLS 214-178] Inlining function 'Memory::operator[](unsigned long)' into 'mstore(ExecutionState&)' (./instructions.hpp:614:0)
INFO: [HLS 214-178] Inlining function 'void intx::be::unsafe::store<256u>(unsigned char*, intx::uint<256u> const&)' into 'mstore(ExecutionState&)' (./instructions.hpp:614:0)
INFO: [HLS 214-178] Inlining function 'Stack::pop()' into 'mstore8(ExecutionState&)' (./instructions.hpp:626:0)
INFO: [HLS 214-178] Inlining function 'check_memory(ExecutionState&, intx::uint<256u> const&, unsigned long long)' into 'mstore8(ExecutionState&)' (./instructions.hpp:626:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator unsigned char<unsigned char>() const' into 'mstore8(ExecutionState&)' (./instructions.hpp:626:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator unsigned long<unsigned long>() const' into 'mstore8(ExecutionState&)' (./instructions.hpp:626:0)
INFO: [HLS 214-178] Inlining function 'Memory::operator[](unsigned long)' into 'mstore8(ExecutionState&)' (./instructions.hpp:626:0)
INFO: [HLS 214-178] Inlining function 'evmc::bytes32::bytes32(evmc::evmc_bytes32)' into 'evmc::HostContext::get_balance(evmc::address const&) const' (./evmc/evmc.hpp:598:0)
INFO: [HLS 214-178] Inlining function 'Stack::operator[](int)' into 'selfdestruct(ExecutionState&)' (./instructions.hpp:766:0)
INFO: [HLS 214-178] Inlining function 'evmc::address intx::be::trunc<evmc::address, 256u>(intx::uint<256u> const&)' into 'selfdestruct(ExecutionState&)' (./instructions.hpp:766:0)
INFO: [HLS 214-178] Inlining function 'evmc::address::address(evmc::evmc_address) (.144)' into 'selfdestruct(ExecutionState&)' (./instructions.hpp:766:0)
INFO: [HLS 214-178] Inlining function 'evmc::HostContext::get_balance(evmc::address const&) const' into 'selfdestruct(ExecutionState&)' (./instructions.hpp:766:0)
INFO: [HLS 214-178] Inlining function 'AdvancedExecutionState::reset(evmc::evmc_message const&, evmc::evmc_revision, evmc::evmc_host_interface const&, evmc::evmc_host_context*, unsigned char const*, unsigned long)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint()' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'std::array<op_table_entry, 256ul>::operator[](unsigned long) const' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'unsigned long const& std::min<unsigned long>(unsigned long const&, unsigned long const&)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator[](unsigned long)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'unsigned char* intx::as_bytes<256u>(intx::uint<256u>&)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'Stack::push(intx::uint<256u> const&)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'pop(Stack&)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'add(Stack&)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'mul(Stack&)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'div(Stack&)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'sdiv(Stack&)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'mod(Stack&)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'smod(Stack&)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'addmod(Stack&)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'mulmod(Stack&)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'exp(ExecutionState&)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'lt(Stack&)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'gt(Stack&)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'sgt(Stack&)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'eq(Stack&)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'Stack::top()' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'bool intx::operator==<256u, int, void>(intx::uint<256u> const&, int const&)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint<bool>(bool)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'and_(Stack&)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'or_(Stack&)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'xor_(Stack&)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'not_(Stack&)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'shl(Stack&)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'shr(Stack&)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'keccak256(ExecutionState&)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint<unsigned long>(unsigned long)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'Stack::operator[](int)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'void swap<1ul>(Stack&)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'void swap<2ul>(Stack&)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'void swap<3ul>(Stack&)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'void swap<4ul>(Stack&)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'void swap<5ul>(Stack&)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'void swap<6ul>(Stack&)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'void swap<7ul>(Stack&)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'void swap<8ul>(Stack&)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'void swap<9ul>(Stack&)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'void swap<10ul>(Stack&)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'void swap<11ul>(Stack&)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'void swap<12ul>(Stack&)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'void swap<13ul>(Stack&)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'void swap<14ul>(Stack&)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'void swap<15ul>(Stack&)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'void swap<16ul>(Stack&)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'bool intx::operator!=<256u, int, void>(intx::uint<256u> const&, int const&)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::operator unsigned long<unsigned long>() const' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'Stack::pop()' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'origin(ExecutionState&)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'caller(ExecutionState&)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'callvalue(ExecutionState&)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'calldatasize(ExecutionState&)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'extcodesize(ExecutionState&)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'mstore8(ExecutionState&)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'intx::uint<256u>::uint<int>(int)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'Memory::operator[](unsigned long)' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:17:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.intx::uints' into 'sub(Stack&) (.1)' (./instructions.hpp:82:11)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.intx::uints.i256' into 'intx::div_result<intx::uint<256u>, intx::uint<256u> > intx::udivrem<256u>(intx::uint<256u> const&, intx::uint<256u> const&) (.1)' (./intx/intx.hpp:660:20)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.intx::uints' into 'signextend(Stack&) (.1)' (./instructions.hpp:157:11)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.intx::uints' into 'slt(Stack&) (.1)' (./instructions.hpp:194:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.intx::uints' into 'byte(Stack&) (.1)' (./instructions.hpp:252:11)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.intx::uints' into 'intx::uint<256u>& intx::operator<<=<256u, intx::uint<256u>, void>(intx::uint<256u>&, intx::uint<256u> const&) (.1)' (./intx/intx.hpp:885:14)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.intx::uints' into 'intx::uint<256u>& intx::operator>>=<256u, intx::uint<256u>, void>(intx::uint<256u>&, intx::uint<256u> const&) (.1)' (./intx/intx.hpp:892:14)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.intx::uints' into 'sar(Stack&) (.1)' (./instructions.hpp:278:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.intx::uints' into 'calldataload(ExecutionState&) (.1)' (./instructions.hpp:364:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.intx::uints' into 'mload(ExecutionState&) (.1)' (./instructions.hpp:609:11)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.intx::uints' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (./execution_state.hpp:55:70)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.intx::uints' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (./intx/intx.hpp:362:14)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.intx::uints' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (./intx/intx.hpp:418:14)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.intx::uints' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (./instructions.hpp:89:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.intx::uints' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (./instructions.hpp:96:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.intx::uints' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (./instructions.hpp:103:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.intx::uints' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (./instructions.hpp:110:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.intx::uints' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (./execution_state.hpp:55:70)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.intx::uints' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (./instructions.hpp:119:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.intx::uints' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (./execution_state.hpp:55:70)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.intx::uints' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (./execution_state.hpp:55:70)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.intx::uints' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (./execution_state.hpp:55:70)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.intx::uints' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (./execution_state.hpp:55:70)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.intx::uints' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (./instructions.hpp:127:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.intx::uints' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (./execution_state.hpp:55:70)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.intx::uints' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (./instructions.hpp:304:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.intx::uints' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (./instructions.hpp:142:14)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.intx::uints' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (./instructions.hpp:164:14)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.intx::uints' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (./instructions.hpp:170:14)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.intx::uints' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (./instructions.hpp:203:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.intx::uints' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (./instructions.hpp:212:14)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.intx::uints' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (executor_fpga.cpp:121:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.intx::uints' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (./instructions.hpp:238:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.intx::uints' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (./intx/intx.hpp:878:14)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.intx::uints' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (./intx/intx.hpp:864:14)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.intx::uints' into 'execute_contract_fpga(evmc::evmc_message const*, unsigned char const*, unsigned long, AdvancedExecutionState*, hls::stream<intx::uint<256u>, 0>*, hls::stream<intx::uint<256u>, 0>*, evmc::evmc_result*)' (./intx/intx.hpp:871:14)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 21 seconds. CPU system time: 1 seconds. Elapsed time: 37.64 seconds; current allocated memory: 124.317 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 124.318 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top execute_contract_fpga -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/a.g.0.bc -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 1.884 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.941 seconds; current allocated memory: 135.331 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/a.g.1.bc -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'intx::operator+<128u, unsigned long long, void>.1' into 'intx::mulmod' (./intx/intx.hpp:383) automatically.
INFO: [XFORM 203-602] Inlining function 'intx::operator+<128u, unsigned long long, void>.2' into 'intx::mulmod' (./intx/intx.hpp:383) automatically.
INFO: [XFORM 203-602] Inlining function 'intx::operator+<128u, unsigned long long, void>' into 'intx::operator*=<256u, intx::uint<256u>, void>' (./intx/intx.hpp:405) automatically.
INFO: [XFORM 203-602] Inlining function 'intx::operator+<128u, unsigned long long, void>.2' into 'intx::operator*=<256u, intx::uint<256u>, void>' (./intx/intx.hpp:405) automatically.
INFO: [XFORM 203-602] Inlining function 'intx::operator+<128u, unsigned long long, void>' into 'execute_contract_fpga' (./intx/intx.hpp:405) automatically.
INFO: [XFORM 203-602] Inlining function 'intx::operator+<128u, unsigned long long, void>.2' into 'execute_contract_fpga' (./intx/intx.hpp:405) automatically.
Command         transform done; 5.396 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/a.g.2.prechk.bc -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-62] ./intx/intx.hpp:29: warning: out of bound array access on variable 'na.numerator.word_num_bits'.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.232 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.678 seconds; current allocated memory: 145.391 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/a.g.1.bc to D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/a.o.1.bc -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_599_1' (./intx/intx.hpp:598) in function 'intx::internal::submul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_599_1' (./intx/intx.hpp:598) in function 'intx::internal::submul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_571_1' (./intx/intx.hpp:570) in function 'intx::internal::udivrem_by2.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_571_1' (./intx/intx.hpp:570) in function 'intx::internal::udivrem_by2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_586_1' (./intx/intx.hpp:586) in function 'intx::internal::udivrem_knuth.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_586_1' (./intx/intx.hpp:586) in function 'intx::internal::udivrem_knuth' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.1' (./intx/intx.hpp:403) in function 'intx::operator*=<256u, intx::uint<256u>, void>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_502_2' (./intx/intx.hpp:502) in function 'intx::udivrem<256u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_508_3' (./intx/intx.hpp:508) in function 'intx::udivrem<256u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_513_4' (./intx/intx.hpp:513) in function 'intx::udivrem<256u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_547_1' (./intx/intx.hpp:546) in function 'intx::udivrem<256u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-9' (./intx/intx.hpp:29) in function 'intx::udivrem<256u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-10' (./intx/intx.hpp:38) in function 'intx::udivrem<256u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' (./intx/intx.hpp:29) in function 'intx::udivrem<256u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-12' (./intx/intx.hpp:29) in function 'intx::udivrem<256u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_685_1' (./intx/intx.hpp:685) in function 'intx::udivrem<256u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_502_2' (./intx/intx.hpp:502) in function 'intx::udivrem<512u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_508_3' (./intx/intx.hpp:508) in function 'intx::udivrem<512u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_513_4' (./intx/intx.hpp:513) in function 'intx::udivrem<512u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_547_1' (./intx/intx.hpp:546) in function 'intx::udivrem<512u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-9' (./intx/intx.hpp:29) in function 'intx::udivrem<512u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-10' (./intx/intx.hpp:38) in function 'intx::udivrem<512u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' (./intx/intx.hpp:29) in function 'intx::udivrem<512u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-12' (./intx/intx.hpp:29) in function 'intx::udivrem<512u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_685_1' (./intx/intx.hpp:685) in function 'intx::udivrem<512u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.1' (./intx/intx.hpp:403) in function 'intx::operator*=<256u, intx::uint<256u>, void>.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'extcodecopy' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' (./intx/intx.hpp:252) in function 'intx::exp<256u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' (./intx/intx.hpp:378) in function 'intx::mulmod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' (./intx/intx.hpp:29) in function 'intx::mulmod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' (./intx/intx.hpp:38) in function 'intx::mulmod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' (./intx/intx.hpp:252) in function 'intx::operator<<=<256u, intx::uint<256u>, void>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' (./intx/intx.hpp:272) in function 'intx::operator>>=<256u, intx::uint<256u>, void>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_502_2' (./intx/intx.hpp:502) in function 'intx::udivrem<256u>.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_508_3' (./intx/intx.hpp:508) in function 'intx::udivrem<256u>.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_513_4' (./intx/intx.hpp:513) in function 'intx::udivrem<256u>.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_547_1' (./intx/intx.hpp:546) in function 'intx::udivrem<256u>.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-9' (./intx/intx.hpp:29) in function 'intx::udivrem<256u>.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-10' (./intx/intx.hpp:38) in function 'intx::udivrem<256u>.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' (./intx/intx.hpp:29) in function 'intx::udivrem<256u>.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-12' (./intx/intx.hpp:29) in function 'intx::udivrem<256u>.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_685_1' (./intx/intx.hpp:685) in function 'intx::udivrem<256u>.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' (./intx/intx.hpp:272) in function 'sar' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-9' (./intx/intx.hpp:29) in function 'sar' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-10' (./intx/intx.hpp:252) in function 'sar' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' (./intx/intx.hpp:29) in function 'sar' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-12' (./intx/intx.hpp:210) in function 'sar' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_137_1' (keccak256.c:137) in function 'sha3_permutation.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' (./intx/intx.hpp:252) in function 'signextend' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' (./intx/intx.hpp:29) in function 'signextend' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' (./intx/int128.hpp:211) in function 'signextend' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' (./intx/intx.hpp:29) in function 'signextend' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' (./intx/intx.hpp:219) in function 'signextend' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-9' (./intx/intx.hpp:82) in function 'signextend' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-10' (./intx/intx.hpp:29) in function 'signextend' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' (./intx/intx.hpp:237) in function 'signextend' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-12' (./intx/intx.hpp:29) in function 'signextend' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-13' (./intx/intx.hpp:210) in function 'signextend' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-14' (./intx/intx.hpp:29) in function 'signextend' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-15' (./intx/intx.hpp:219) in function 'signextend' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' (./intx/intx.hpp:272) in function 'byte' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' (./intx/intx.hpp:29) in function 'byte' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' (./intx/intx.hpp:219) in function 'byte' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'calldatacopy' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'calldatacopy' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_360_1' (./instructions.hpp:360) in function 'calldataload' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' (./intx/intx.hpp:29) in function 'calldataload' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' (./intx/intx.hpp:740) in function 'calldataload' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'codecopy' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'codecopy' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.2' in function 'compute_keccak.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_162_1' (keccak256.c:162) in function 'compute_keccak.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_162_1' (keccak256.c:162) in function 'compute_keccak.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_keccak.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_keccak.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_162_1' (keccak256.c:162) in function 'compute_keccak.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.33.1' (./intx/intx.hpp:403) in function 'execute_contract_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.34' (./intx/intx.hpp:29) in function 'execute_contract_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.35' (./intx/int128.hpp:173) in function 'execute_contract_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_61_2' (executor_fpga.cpp:25) in function 'execute_contract_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1' (./intx/int128.hpp:211) in function 'execute_contract_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.2' (./intx/intx.hpp:29) in function 'execute_contract_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.3' (./intx/intx.hpp:740) in function 'execute_contract_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.4' in function 'execute_contract_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.5' (./intx/intx.hpp:29) in function 'execute_contract_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.6' (./intx/intx.hpp:740) in function 'execute_contract_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.7' (./intx/intx.hpp:29) in function 'execute_contract_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.8' (./intx/intx.hpp:740) in function 'execute_contract_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.9' (./intx/intx.hpp:82) in function 'execute_contract_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.10' (./intx/intx.hpp:29) in function 'execute_contract_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.11' (./intx/intx.hpp:740) in function 'execute_contract_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.12' (./intx/intx.hpp:29) in function 'execute_contract_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.13' (./intx/intx.hpp:237) in function 'execute_contract_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.14' (./intx/intx.hpp:29) in function 'execute_contract_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.15' (./intx/intx.hpp:228) in function 'execute_contract_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.16' (./intx/intx.hpp:29) in function 'execute_contract_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.17' (./intx/intx.hpp:210) in function 'execute_contract_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.18' (./intx/intx.hpp:29) in function 'execute_contract_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.19' (./intx/intx.hpp:219) in function 'execute_contract_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.20' (./intx/intx.hpp:82) in function 'execute_contract_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.21' (./intx/intx.hpp:82) in function 'execute_contract_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.22' (./intx/int128.hpp:211) in function 'execute_contract_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.23' (./intx/int128.hpp:211) in function 'execute_contract_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.24' (./intx/int128.hpp:211) in function 'execute_contract_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.25' (./intx/intx.hpp:441) in function 'execute_contract_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.26' (./intx/intx.hpp:82) in function 'execute_contract_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.27' (./intx/intx.hpp:82) in function 'execute_contract_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.28' (./intx/intx.hpp:82) in function 'execute_contract_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.29' (./intx/intx.hpp:82) in function 'execute_contract_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.30' (./intx/intx.hpp:82) in function 'execute_contract_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.31' (./intx/intx.hpp:82) in function 'execute_contract_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.32' (./intx/intx.hpp:29) in function 'execute_contract_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'execute_contract_fpga' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_137_1' (keccak256.c:137) in function 'sha3_permutation.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'intx::udivrem_3by2' (./intx/int128.hpp:681).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'intx::udivrem_2by1' (./intx/int128.hpp:656).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'intx::operator+<128u, unsigned long long, void>' (./intx/int128.hpp:93:48).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (./intx/intx.hpp:378) in function 'intx::mulmod' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_90_1' (keccak256.c:88) in function 'sha3_permutation.1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_92_2' (keccak256.c:92) in function 'sha3_permutation.1' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_95_3' (keccak256.c:88) in function 'sha3_permutation.1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_99_4' (keccak256.c:88) in function 'sha3_permutation.1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_101_5' (keccak256.c:88) in function 'sha3_permutation.1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_141_2' (keccak256.c:141) in function 'sha3_permutation.1' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_110_1' (keccak256.c:110) in function 'sha3_permutation.1' completely with a factor of 23.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_124_1' (keccak256.c:124) in function 'sha3_permutation.1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./intx/int128.hpp:93) in function 'intx::udivrem_3by2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./intx/int128.hpp:173) in function 'intx::udivrem_3by2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./intx/int128.hpp:93) in function 'intx::udivrem_3by2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (./intx/int128.hpp:211) in function 'intx::udivrem_3by2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (./intx/int128.hpp:93) in function 'intx::udivrem_3by2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (./intx/int128.hpp:211) in function 'intx::udivrem_3by2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-7' (./intx/int128.hpp:93) in function 'intx::udivrem_3by2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-8' (./intx/int128.hpp:173) in function 'intx::udivrem_3by2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-9' (./intx/int128.hpp:93) in function 'intx::udivrem_3by2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-10' (./intx/int128.hpp:211) in function 'intx::udivrem_3by2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./intx/int128.hpp:93) in function 'intx::udivrem_2by1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./intx/int128.hpp:173) in function 'intx::udivrem_2by1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./intx/int128.hpp:93) in function 'intx::operator+<128u, unsigned long long, void>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./intx/int128.hpp:173) in function 'intx::operator+<128u, unsigned long long, void>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (./intx/intx.hpp:381) in function 'intx::mulmod' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 's.word_num_bits' (./intx/int128.hpp:171) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.words_' (./intx/int128.hpp:183) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.word_num_bits' (./intx/int128.hpp:183) automatically.
INFO: [XFORM 203-102] Partitioning array 's.word_num_bits' (./intx/int128.hpp:171) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.word_num_bits.assign' (./intx/int128.hpp:183) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.word_num_bits.assign' (./intx/int128.hpp:183) automatically.
INFO: [XFORM 203-102] Partitioning array 'z.word_num_bits' (./intx/int128.hpp:209) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.word_num_bits.assign' (./intx/int128.hpp:222) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.word_num_bits.assign' (./intx/int128.hpp:222) automatically.
INFO: [XFORM 203-102] Partitioning array 's.word_num_bits' (./intx/int128.hpp:171) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.word_num_bits.assign.5' (./intx/int128.hpp:183) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.word_num_bits.assign.6' (./intx/int128.hpp:183) automatically.
INFO: [XFORM 203-102] Partitioning array 'z.word_num_bits.2' (./intx/int128.hpp:209) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.word_num_bits.assign.6' (./intx/int128.hpp:222) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.word_num_bits.assign.7' (./intx/int128.hpp:222) automatically.
INFO: [XFORM 203-102] Partitioning array 'z.word_num_bits.3' (./intx/int128.hpp:209) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.word_num_bits' (./intx/int128.hpp:222) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.words_' (./intx/int128.hpp:222) automatically.
INFO: [XFORM 203-102] Partitioning array 's.word_num_bits.1' (./intx/int128.hpp:171) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.word_num_bits.assign.7' (./intx/int128.hpp:183) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.word_num_bits.assign.8' (./intx/int128.hpp:183) automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp15' automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp30' automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.49' automatically.
INFO: [XFORM 203-102] Partitioning array 'r.word_num_bits' (./intx/intx.hpp:672) automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.47' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.53' automatically.
INFO: [XFORM 203-102] Partitioning array 'r.word_num_bits' (./intx/intx.hpp:672) automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.51' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp15' automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp30' automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.45' automatically.
INFO: [XFORM 203-102] Partitioning array 'r.word_num_bits' (./intx/intx.hpp:672) automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.43' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp.0.i.i' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp.0.i.i' automatically.
INFO: [XFORM 203-102] Partitioning array 't.word_num_bits' (./intx/intx.hpp:383) automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp.i' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.64' automatically.
INFO: [XFORM 203-102] Partitioning array 't.word_num_bits' (./intx/intx.hpp:405) automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp.i' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.62' automatically.
INFO: [XFORM 203-102] Partitioning array 't.word_num_bits' (./intx/intx.hpp:405) automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp.i' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.62' automatically.
INFO: [XFORM 203-102] Partitioning array 'C' (keccak256.c:87) automatically.
INFO: [XFORM 203-102] Partitioning array 'D' (keccak256.c:87) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.word_num_bits.9' (./instructions.hpp:124) automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.123' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.122' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp3.0.i305' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp3.1.i306' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp.0.i.i246' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp3.0.i' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp3.1.i' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp.0.i.i' automatically.
INFO: [XFORM 203-102] Partitioning array 't.word_num_bits' (./intx/intx.hpp:405) automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp.i.i.i' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.136' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'allones.words_' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'z.word_num_bits' (./intx/int128.hpp:209) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.word_num_bits' (./instructions.hpp:176) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.word_num_bits.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'z.word_num_bits' (./intx/int128.hpp:209) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.word_num_bits.assign.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.word_num_bits.assign' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ext.word_num_bits' (./instructions.hpp:148) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'sign_mask.word_num_bits' (./instructions.hpp:154) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.word_num_bits.assign' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'value_mask.word_num_bits' (./instructions.hpp:155) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'z.words_.2' (./intx/intx.hpp:218) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'z.word_num_bits.1' (./intx/intx.hpp:209) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'z.words_' (./intx/intx.hpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.word_num_bits.assign' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp.i12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.word_num_bits.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'z.words_' (./intx/intx.hpp:218) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r.word_num_bits.4' (./intx/intx.hpp:250) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'z.word_num_bits' (./intx/intx.hpp:209) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r.word_num_bits' (./intx/intx.hpp:270) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r.word_num_bits.3' (./intx/intx.hpp:250) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.word_num_bits.assign' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'index.word_num_bits' (./instructions.hpp:615) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'value.word_num_bits' (./instructions.hpp:616) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.word_num_bits.assign' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'z.word_num_bits' (./intx/intx.hpp:739) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'this.words_' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'na.divisor.word_num_bits' (./intx/intx.hpp:493) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'this.words_' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'q.word_num_bits' (./intx/intx.hpp:679) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r.word_num_bits.6' (./intx/intx.hpp:683) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'na.divisor.word_num_bits' (./intx/intx.hpp:493) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'this.words_' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'q.word_num_bits' (./intx/intx.hpp:679) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r.word_num_bits.7' (./intx/intx.hpp:683) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.word_num_bits.11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.word_num_bits.10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r.word_num_bits' (./intx/intx.hpp:250) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'z.words_.4' (./intx/intx.hpp:218) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'z.words_' (./intx/intx.hpp:218) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'u_abs.word_num_bits' (./intx/intx.hpp:699) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v_abs.word_num_bits' (./intx/intx.hpp:700) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'res.quot.word_num_bits' (./intx/intx.hpp:704) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'res.rem.word_num_bits' (./intx/intx.hpp:704) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 's.word_num_bits' (./intx/int128.hpp:171) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.words_' (./intx/int128.hpp:183) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.words_' (./intx/int128.hpp:183) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.word_num_bits.assign' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r.word_num_bits' (./intx/intx.hpp:270) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.word_num_bits.assign' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r.word_num_bits' (./intx/intx.hpp:250) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 's.word_num_bits' (./intx/int128.hpp:171) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'z.words_' (./intx/intx.hpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.word_num_bits' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 's.word_num_bits' (./intx/int128.hpp:171) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'z.words_' (./intx/intx.hpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.word_num_bits' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'p.word_num_bits' (./intx/intx.hpp:399) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'base.word_num_bits.buf' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r.word_num_bits' (./intx/intx.hpp:270) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.word_num_bits.13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.word_num_bits.12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.word_num_bits.assign.9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.word_num_bits.assign.10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.word_num_bits.assign' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'result.word_num_bits' (./intx/intx.hpp:424) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'z.words_' (./intx/intx.hpp:218) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 's.word_num_bits' (./intx/int128.hpp:171) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 's.value.word_num_bits' (./intx/intx.hpp:898) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mem_index.word_num_bits' (./instructions.hpp:464) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'size.word_num_bits' (./instructions.hpp:466) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.word_num_bits.assign.25' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'index.word_num_bits' (./instructions.hpp:627) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'z.word_num_bits' (./intx/intx.hpp:739) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'z.word_num_bits.11' (./intx/intx.hpp:739) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'z.word_num_bits.12' (./intx/intx.hpp:739) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.word_num_bits.assign.22' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'index.word_num_bits.1' (./instructions.hpp:287) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'z.word_num_bits.6' (./intx/intx.hpp:739) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp.i814' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp.i805' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'z.word_num_bits.7' (./intx/intx.hpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'z.word_num_bits.8' (./intx/intx.hpp:227) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.word_num_bits.assign.21' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'z.word_num_bits.9' (./intx/intx.hpp:209) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.word_num_bits.assign.20' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'z.word_num_bits.10' (./intx/intx.hpp:218) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.word_num_bits.assign.19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.word_num_bits.assign.18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.word_num_bits.12' (./instructions.hpp:199) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.word_num_bits.13' (./instructions.hpp:169) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.word_num_bits.11' (./instructions.hpp:163) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp.i439' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'agg.tmp.i' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'agg.tmp4.i' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.word_num_bits.assign.16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.word_num_bits' (./instructions.hpp:125) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.word_num_bits.assign.15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.word_num_bits.10' (./instructions.hpp:116) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.word_num_bits.14' (./instructions.hpp:117) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.word_num_bits.assign.14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp.1.i.i247' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.word_num_bits.assign.13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.word_num_bits.assign.12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp.1.i.i' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.word_num_bits.assign.11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'p.word_num_bits' (./intx/intx.hpp:399) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.word_num_bits.assign' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 's.word_num_bits' (./intx/int128.hpp:171) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.word_num_bits.assign.24' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'offset.word_num_bits' (executor_fpga.cpp:310) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'size.word_num_bits' (executor_fpga.cpp:311) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.word_num_bits.assign' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mem_index.word_num_bits' (./instructions.hpp:413) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_index.word_num_bits' (./instructions.hpp:414) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'size.word_num_bits' (./instructions.hpp:415) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.word_num_bits.assign.29' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.word_num_bits.assign.28' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.word_num_bits.assign' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.word_num_bits.assign.33' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.word_num_bits.assign.32' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.word_num_bits.assign' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.word_num_bits.assign' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'z.word_num_bits' (./intx/intx.hpp:739) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.word_num_bits.assign' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mem_index.word_num_bits' (./instructions.hpp:378) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_index.word_num_bits' (./instructions.hpp:379) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'size.word_num_bits' (./instructions.hpp:380) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.word_num_bits.assign' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.word_num_bits.assign.34' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'n.word_num_bits' (./instructions.hpp:243) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.word_num_bits' (./instructions.hpp:251) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'z.word_num_bits' (./intx/intx.hpp:218) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'p.word_num_bits' (./intx/intx.hpp:399) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'allones.words_' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'z.word_num_bits' (./intx/int128.hpp:209) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.word_num_bits' (./instructions.hpp:176) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'z.word_num_bits' (./intx/int128.hpp:209) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ext.word_num_bits' (./instructions.hpp:148) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sign_mask.word_num_bits' (./instructions.hpp:154) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'value_mask.word_num_bits' (./instructions.hpp:155) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'z.words_.2' (./intx/intx.hpp:218) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'z.word_num_bits.1' (./intx/intx.hpp:209) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'z.words_' (./intx/intx.hpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp.i12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'z.words_' (./intx/intx.hpp:218) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r.word_num_bits.4' (./intx/intx.hpp:250) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'z.word_num_bits' (./intx/intx.hpp:209) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r.word_num_bits' (./intx/intx.hpp:270) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r.word_num_bits.3' (./intx/intx.hpp:250) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'index.word_num_bits' (./instructions.hpp:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'value.word_num_bits' (./instructions.hpp:616) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'z.word_num_bits' (./intx/intx.hpp:739) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'na.divisor.word_num_bits' (./intx/intx.hpp:493) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'q.word_num_bits' (./intx/intx.hpp:679) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r.word_num_bits.6' (./intx/intx.hpp:683) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'na.divisor.word_num_bits' (./intx/intx.hpp:493) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'q.word_num_bits' (./intx/intx.hpp:679) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r.word_num_bits.7' (./intx/intx.hpp:683) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r.word_num_bits' (./intx/intx.hpp:250) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'z.words_.4' (./intx/intx.hpp:218) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'z.words_' (./intx/intx.hpp:218) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'u_abs.word_num_bits' (./intx/intx.hpp:699) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_abs.word_num_bits' (./intx/intx.hpp:700) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.quot.word_num_bits' (./intx/intx.hpp:704) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.rem.word_num_bits' (./intx/intx.hpp:704) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.word_num_bits' (./intx/int128.hpp:171) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.words_' (./intx/int128.hpp:183) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.words_' (./intx/int128.hpp:183) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r.word_num_bits' (./intx/intx.hpp:270) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r.word_num_bits' (./intx/intx.hpp:250) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.word_num_bits' (./intx/int128.hpp:171) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'z.words_' (./intx/intx.hpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.word_num_bits' (./intx/int128.hpp:171) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'z.words_' (./intx/intx.hpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p.word_num_bits' (./intx/intx.hpp:399) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'base.word_num_bits.buf' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r.word_num_bits' (./intx/intx.hpp:270) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.word_num_bits' (./intx/intx.hpp:424) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'z.words_' (./intx/intx.hpp:218) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.word_num_bits' (./intx/int128.hpp:171) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.value.word_num_bits' (./intx/intx.hpp:898) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mem_index.word_num_bits' (./instructions.hpp:464) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'size.word_num_bits' (./instructions.hpp:466) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'index.word_num_bits' (./instructions.hpp:627) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'z.word_num_bits' (./intx/intx.hpp:739) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'z.word_num_bits.11' (./intx/intx.hpp:739) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'z.word_num_bits.12' (./intx/intx.hpp:739) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'index.word_num_bits.1' (./instructions.hpp:287) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'z.word_num_bits.6' (./intx/intx.hpp:739) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp.i814' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp.i805' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'z.word_num_bits.7' (./intx/intx.hpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'z.word_num_bits.8' (./intx/intx.hpp:227) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'z.word_num_bits.9' (./intx/intx.hpp:209) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'z.word_num_bits.10' (./intx/intx.hpp:218) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.word_num_bits.12' (./instructions.hpp:199) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.word_num_bits.13' (./instructions.hpp:169) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.word_num_bits.11' (./instructions.hpp:163) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp.i439' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'agg.tmp.i' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'agg.tmp4.i' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.word_num_bits' (./instructions.hpp:125) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.word_num_bits.10' (./instructions.hpp:116) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.word_num_bits.14' (./instructions.hpp:117) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp.1.i.i247' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp.1.i.i' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p.word_num_bits' (./intx/intx.hpp:399) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.word_num_bits' (./intx/int128.hpp:171) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'offset.word_num_bits' (executor_fpga.cpp:310) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'size.word_num_bits' (executor_fpga.cpp:311) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mem_index.word_num_bits' (./instructions.hpp:413) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_index.word_num_bits' (./instructions.hpp:414) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'size.word_num_bits' (./instructions.hpp:415) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'z.word_num_bits' (./intx/intx.hpp:739) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mem_index.word_num_bits' (./instructions.hpp:378) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_index.word_num_bits' (./instructions.hpp:379) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'size.word_num_bits' (./instructions.hpp:380) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'n.word_num_bits' (./instructions.hpp:243) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.word_num_bits' (./instructions.hpp:251) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'z.word_num_bits' (./intx/intx.hpp:218) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p.word_num_bits' (./intx/intx.hpp:399) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'intx::reciprocal_2by1' into 'intx::internal::udivrem_by2.1' (./intx/int128.hpp:627) automatically.
INFO: [XFORM 203-602] Inlining function 'intx::udivrem_3by2' into 'intx::internal::udivrem_by2.1' (./intx/intx.hpp:573) automatically.
INFO: [XFORM 203-602] Inlining function 'intx::reciprocal_2by1' into 'intx::internal::udivrem_knuth' (./intx/int128.hpp:627) automatically.
INFO: [XFORM 203-602] Inlining function 'intx::udivrem_3by2' into 'intx::internal::udivrem_knuth' (./intx/intx.hpp:634) automatically.
INFO: [XFORM 203-602] Inlining function 'intx::reciprocal_2by1' into 'intx::udivrem<256u>.1' (./intx/intx.hpp:541) automatically.
INFO: [XFORM 203-602] Inlining function 'intx::udivrem_2by1' into 'intx::udivrem<256u>.1' (./intx/intx.hpp:549) automatically.
INFO: [XFORM 203-602] Inlining function 'intx::reciprocal_2by1' into 'intx::udivrem<256u>' (./intx/intx.hpp:541) automatically.
INFO: [XFORM 203-602] Inlining function 'intx::udivrem_2by1' into 'intx::udivrem<256u>' (./intx/intx.hpp:549) automatically.
INFO: [XFORM 203-602] Inlining function 'intx::reciprocal_2by1' into 'intx::internal::udivrem_by2' (./intx/int128.hpp:627) automatically.
INFO: [XFORM 203-602] Inlining function 'intx::udivrem_3by2' into 'intx::internal::udivrem_by2' (./intx/intx.hpp:573) automatically.
INFO: [XFORM 203-602] Inlining function 'intx::reciprocal_2by1' into 'intx::internal::udivrem_knuth.1' (./intx/int128.hpp:627) automatically.
INFO: [XFORM 203-602] Inlining function 'intx::udivrem_3by2' into 'intx::internal::udivrem_knuth.1' (./intx/intx.hpp:634) automatically.
INFO: [XFORM 203-602] Inlining function 'intx::reciprocal_2by1' into 'intx::udivrem<512u>' (./intx/intx.hpp:541) automatically.
INFO: [XFORM 203-602] Inlining function 'intx::udivrem_2by1' into 'intx::udivrem<512u>' (./intx/intx.hpp:549) automatically.
INFO: [XFORM 203-602] Inlining function 'intx::operator+<128u, unsigned long long, void>' into 'intx::mulmod' (./intx/intx.hpp:383) automatically.
INFO: [XFORM 203-602] Inlining function 'intx::operator+<128u, unsigned long long, void>' into 'intx::operator*=<256u, intx::uint<256u>, void>' (./intx/intx.hpp:405) automatically.
INFO: [XFORM 203-602] Inlining function 'intx::operator+<128u, unsigned long long, void>' into 'intx::operator*=<256u, intx::uint<256u>, void>.1' (./intx/intx.hpp:405) automatically.
INFO: [XFORM 203-602] Inlining function 'intx::operator+<128u, unsigned long long, void>' into 'execute_contract_fpga' (./intx/intx.hpp:405) automatically.
Command         transform done; 26.671 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/a.o.1.tmp.bc -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/a.o.2.bc -f -phase presyn 
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 7 for loop 'VITIS_LOOP_586_1' in function 'intx::internal::udivrem_knuth.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 3 for loop 'VITIS_LOOP_586_1' in function 'intx::internal::udivrem_knuth'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 3 for loop 'VITIS_LOOP_571_1' in function 'intx::internal::udivrem_by2.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 7 for loop 'VITIS_LOOP_571_1' in function 'intx::internal::udivrem_by2'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 4 for loop 'VITIS_LOOP_599_1' in function 'intx::internal::submul.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 8 for loop 'VITIS_LOOP_599_1' in function 'intx::internal::submul'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./intx/intx.hpp:29:31) to (./intx/intx.hpp:29:31) in function 'signextend'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./intx/intx.hpp:29:31) in function 'signextend'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./intx/intx.hpp:29:31) in function 'signextend'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./intx/intx.hpp:29:31) to (./intx/intx.hpp:29:31) in function 'sar'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./intx/intx.hpp:29:31) to (./intx/intx.hpp:29:31) in function 'sar'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./intx/intx.hpp:29:31) to (./intx/intx.hpp:29:31) in function 'sar'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./intx/intx.hpp:29:31) in function 'sar'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./intx/intx.hpp:685:32) in function 'intx::udivrem<512u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./intx/intx.hpp:525:9) to (./intx/intx.hpp:659:9) in function 'intx::udivrem<512u>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./intx/intx.hpp:685:32) in function 'intx::udivrem<256u>.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./intx/intx.hpp:525:9) to (./intx/intx.hpp:659:9) in function 'intx::udivrem<256u>.1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./intx/intx.hpp:685:32) in function 'intx::udivrem<256u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./intx/intx.hpp:525:9) to (./intx/intx.hpp:659:9) in function 'intx::udivrem<256u>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./intx/intx.hpp:29:31) to (./intx/intx.hpp:29:31) in function 'intx::sdivrem<256u>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./intx/intx.hpp:29:31) to (./intx/intx.hpp:29:31) in function 'intx::sdivrem<256u>'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./intx/intx.hpp:29:31) to (./intx/intx.hpp:29:31) in function 'intx::sdivrem<256u>'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./intx/intx.hpp:699:34) to (./intx/intx.hpp:699:18) in function 'intx::sdivrem<256u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./intx/intx.hpp:700:34) to (./intx/intx.hpp:700:18) in function 'intx::sdivrem<256u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./intx/intx.hpp:29:31) to (./intx/intx.hpp:29:31) in function 'intx::operator-<256u>.1'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./intx/intx.hpp:29:31) to (./intx/intx.hpp:29:31) in function 'intx::operator-<256u>'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./intx/intx.hpp:29:31) to (./intx/intx.hpp:29:31) in function 'intx::operator*=<256u, intx::uint<256u>, void>.1'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./intx/intx.hpp:29:31) to (./intx/intx.hpp:29:31) in function 'intx::operator*=<256u, intx::uint<256u>, void>'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./intx/int128.hpp:681:14) to (./intx/intx.hpp:641:17) in function 'intx::internal::udivrem_knuth.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./intx/int128.hpp:621:28) to (./intx/intx.hpp:618:23) in function 'intx::internal::udivrem_knuth.1'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./intx/int128.hpp:681:14) to (./intx/intx.hpp:641:17) in function 'intx::internal::udivrem_knuth'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./intx/int128.hpp:173:26) in function 'intx::internal::udivrem_knuth'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./intx/int128.hpp:621:28) to (./intx/intx.hpp:618:23) in function 'intx::internal::udivrem_knuth'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./intx/intx.hpp:574:5) in function 'intx::internal::udivrem_by2.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./intx/int128.hpp:621:28) to (./intx/intx.hpp:571:23) in function 'intx::internal::udivrem_by2.1'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./intx/intx.hpp:574:5) in function 'intx::internal::udivrem_by2'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./intx/int128.hpp:621:28) to (./intx/intx.hpp:571:23) in function 'intx::internal::udivrem_by2'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./intx/intx.hpp:29:31) in function 'execute_contract_fpga'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (executor_fpga.cpp:231:8) to (executor_fpga.cpp:240:4) in function 'execute_contract_fpga'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (executor_fpga.cpp:358:31) in function 'execute_contract_fpga'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./intx/intx.hpp:29:31) to (./intx/intx.hpp:29:31) in function 'byte'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sha3_permutation.1' (keccak256.c:57:64)...35 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'mstore' (./intx/intx.hpp:21:39)...34 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'mload' (./intx/intx.hpp:21:30)...34 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'intx::mulmod' (./intx/intx.hpp:904)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'execute_contract_fpga' (executor_fpga.cpp:11)...113 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'check_memory.1' (./instructions.hpp:21:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'check_memory' (./instructions.hpp:24)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'calldataload' (./intx/intx.hpp:29:30)...31 expression(s) balanced.
Command         transform done; 13.369 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 36 seconds. CPU system time: 1 seconds. Elapsed time: 40.081 seconds; current allocated memory: 188.653 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/a.o.2.bc -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'Loop-2' (./intx/intx.hpp:400:5) in function 'intx::operator*=<256u, intx::uint<256u>, void>.1' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'Loop-2' (./intx/intx.hpp:400:5) in function 'intx::operator*=<256u, intx::uint<256u>, void>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_618_1' (./intx/intx.hpp:618:32) in function 'intx::internal::udivrem_knuth.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_618_1' (./intx/intx.hpp:618:32) in function 'intx::internal::udivrem_knuth' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'Loop-1.33' (./intx/intx.hpp:400:5) in function 'execute_contract_fpga' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_28_1' (executor_fpga.cpp:30:30) in function 'execute_contract_fpga' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_217_1' (keccak256.c:215:14) in function 'compute_keccak.1' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'u' (./intx/intx.hpp:629:25)
INFO: [HLS 200-472] Inferring partial write operation for 'u' (D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:299:17)
INFO: [HLS 200-472] Inferring partial write operation for 'u' (./intx/intx.hpp:644:33)
INFO: [HLS 200-472] Inferring partial write operation for 'q' (./intx/intx.hpp:648:14)
INFO: [HLS 200-472] Inferring partial write operation for 'u' (./intx/intx.hpp:568:29)
INFO: [HLS 200-472] Inferring partial write operation for 'u' (./intx/intx.hpp:568:16)
INFO: [HLS 200-472] Inferring partial write operation for 'u' (D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:299:17)
INFO: [HLS 200-472] Inferring partial write operation for 'na.divisor.word_num_bits' (./intx/intx.hpp:29:31)
INFO: [HLS 200-472] Inferring partial write operation for 'na.divisor.word_num_bits' (./intx/intx.hpp:509:19)
INFO: [HLS 200-472] Inferring partial write operation for 'na.divisor.word_num_bits' (./intx/intx.hpp:510:15)
INFO: [HLS 200-472] Inferring partial write operation for 'na.numerator.word_num_bits' (./intx/intx.hpp:512:23)
INFO: [HLS 200-472] Inferring partial write operation for 'na.numerator.word_num_bits' (./intx/intx.hpp:514:19)
INFO: [HLS 200-472] Inferring partial write operation for 'na.numerator.word_num_bits' (./intx/intx.hpp:515:15)
INFO: [HLS 200-472] Inferring partial write operation for 'na.numerator.word_num_bits' (./intx/intx.hpp:520:22)
INFO: [HLS 200-472] Inferring partial write operation for 'na.divisor.word_num_bits' (./intx/intx.hpp:521:20)
INFO: [HLS 200-472] Inferring partial write operation for 'agg.result.1' (./intx/intx.hpp:660:20)
INFO: [HLS 200-472] Inferring partial write operation for 'na.numerator.word_num_bits' (./intx/intx.hpp:544:16)
INFO: [HLS 200-472] Inferring partial write operation for 'na.numerator.word_num_bits' (D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:299:17)
INFO: [HLS 200-472] Inferring partial write operation for 'agg.result.1' 
INFO: [HLS 200-472] Inferring partial write operation for 'agg.result.1' 
INFO: [HLS 200-472] Inferring partial write operation for 'agg.result.1' 
INFO: [HLS 200-472] Inferring partial write operation for 'agg.result.1' 
INFO: [HLS 200-472] Inferring partial write operation for 'agg.result.1' 
INFO: [HLS 200-472] Inferring partial write operation for 'agg.result.1' 
INFO: [HLS 200-472] Inferring partial write operation for 'agg.result.1' 
INFO: [HLS 200-472] Inferring partial write operation for 'agg.result.1' (./intx/intx.hpp:45:45)
INFO: [HLS 200-472] Inferring partial write operation for 'agg.result.1' (./intx/intx.hpp:29:31)
INFO: [HLS 200-472] Inferring partial write operation for 'agg.result.1' (./intx/intx.hpp:39:23)
INFO: [HLS 200-472] Inferring partial write operation for 'r.word_num_bits' (./intx/intx.hpp:686:15)
INFO: [HLS 200-472] Inferring partial write operation for 'r.word_num_bits' (./intx/intx.hpp:687:34)
INFO: [HLS 200-472] Inferring partial write operation for 'agg.result.1' (./intx/intx.hpp:689:16)
INFO: [HLS 200-472] Inferring partial write operation for 'na.numerator.word_num_bits' (./intx/intx.hpp:29:31)
INFO: [HLS 200-472] Inferring partial write operation for 'na.numerator.word_num_bits' (./intx/intx.hpp:512:23)
INFO: [HLS 200-472] Inferring partial write operation for 'na.numerator.word_num_bits' (./intx/intx.hpp:514:19)
INFO: [HLS 200-472] Inferring partial write operation for 'na.numerator.word_num_bits' (./intx/intx.hpp:515:15)
INFO: [HLS 200-472] Inferring partial write operation for 'na.numerator.word_num_bits' (./intx/intx.hpp:520:22)
INFO: [HLS 200-472] Inferring partial write operation for 'na.numerator.word_num_bits' (D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:299:17)
INFO: [HLS 200-472] Inferring partial write operation for 'na.numerator.word_num_bits' (D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:299:17)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (./intx/intx.hpp:604:14)
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' (keccak256.c:127:18)
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' (keccak256.c:128:18)
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' (keccak256.c:129:18)
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' (keccak256.c:130:18)
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' (keccak256.c:126:18)
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' (keccak256.c:150:16)
INFO: [HLS 200-472] Inferring partial write operation for 'p.word_num_bits' (./intx/intx.hpp:384:22)
INFO: [HLS 200-472] Inferring partial write operation for 'p.word_num_bits' (./intx/intx.hpp:387:26)
INFO: [HLS 200-472] Inferring partial write operation for 'y.word_num_bits.assign' (./intx/intx.hpp:29:31)
INFO: [HLS 200-472] Inferring partial write operation for 'y.word_num_bits.assign' (./intx/intx.hpp:39:23)
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' 
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' 
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' 
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' 
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' 
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' 
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' 
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' 
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' 
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' 
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' 
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' 
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' 
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' 
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' 
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' 
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' 
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' 
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' 
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' 
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' 
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' 
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' 
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' 
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' 
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' 
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' 
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' 
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' 
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' 
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' 
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' 
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' 
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' 
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' 
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' 
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' 
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' 
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' 
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' 
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' 
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' 
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' 
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' 
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' 
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' 
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' 
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' 
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' 
INFO: [HLS 200-472] Inferring partial write operation for 'keccak_context' (keccak256.c:163:17)
INFO: [HLS 200-472] Inferring partial write operation for 'n.word_num_bits' (./intx/intx.hpp:900:10)
Command         transform done; 34.17 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 33 seconds. CPU system time: 0 seconds. Elapsed time: 34.256 seconds; current allocated memory: 587.584 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 82.025 sec.
Command     elaborate done; 132.501 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'execute_contract_fpga' ...
Execute       ap_set_top_model execute_contract_fpga 
WARNING: [SYN 201-103] Legalizing function name 'check_memory.1' to 'check_memory_1'.
WARNING: [SYN 201-103] Legalizing function name 'sha3_permutation.1' to 'sha3_permutation_1'.
WARNING: [SYN 201-103] Legalizing function name 'compute_keccak.1' to 'compute_keccak_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator>>=<256u, uint<256u>, void>' to 'operator_rs_assign_256u_uint_256u_void'.
WARNING: [SYN 201-103] Legalizing function name 'operator<<=<256u, uint<256u>, void>' to 'operator_ls_assign_256u_uint_256u_void'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=<256u, uint<256u>, void>' to 'operator_mul_assign_256u_uint_256u_void'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=<256u, uint<256u>, void>.1' to 'operator_256u_uint_256u_void_1'.
WARNING: [SYN 201-103] Legalizing function name 'exp<256u>' to 'exp_256u_s'.
WARNING: [SYN 201-103] Legalizing function name 'udivrem_knuth.1' to 'udivrem_knuth_1'.
WARNING: [SYN 201-103] Legalizing function name 'udivrem<512u>' to 'udivrem_512u_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator-<256u>.1' to 'operator_256u_1'.
WARNING: [SYN 201-103] Legalizing function name 'udivrem_by2.1' to 'udivrem_by2_1'.
WARNING: [SYN 201-103] Legalizing function name 'submul.1' to 'submul_1'.
WARNING: [SYN 201-103] Legalizing function name 'udivrem<256u>' to 'udivrem_256u_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator-<256u>' to 'operator_sub_256u'.
WARNING: [SYN 201-103] Legalizing function name 'sdivrem<256u>' to 'sdivrem_256u_s'.
WARNING: [SYN 201-103] Legalizing function name 'udivrem<256u>.1' to 'udivrem_256u_1'.
Command       ap_set_top_model done; 0.528 sec.
Execute       get_model_list execute_contract_fpga -filter all-wo-channel -topdown 
Execute       preproc_iomode -model execute_contract_fpga 
Execute       preproc_iomode -model sub 
Execute       preproc_iomode -model udivrem<256u>.1 
Execute       preproc_iomode -model sdivrem<256u> 
Execute       preproc_iomode -model operator-<256u> 
Execute       preproc_iomode -model udivrem<256u> 
Execute       preproc_iomode -model udivrem_knuth 
Execute       preproc_iomode -model submul.1 
Execute       preproc_iomode -model udivrem_by2.1 
Execute       preproc_iomode -model operator-<256u>.1 
Execute       preproc_iomode -model addmod 
Execute       preproc_iomode -model mulmod 
Execute       preproc_iomode -model udivrem<512u> 
Execute       preproc_iomode -model udivrem_knuth.1 
Execute       preproc_iomode -model submul 
Execute       preproc_iomode -model udivrem_by2 
Execute       preproc_iomode -model exp<256u> 
Execute       preproc_iomode -model operator*=<256u, uint<256u>, void>.1 
Execute       preproc_iomode -model operator*=<256u, uint<256u>, void> 
Execute       preproc_iomode -model signextend 
Execute       preproc_iomode -model slt 
Execute       preproc_iomode -model byte 
Execute       preproc_iomode -model operator<<=<256u, uint<256u>, void> 
Execute       preproc_iomode -model sar 
Execute       preproc_iomode -model operator>>=<256u, uint<256u>, void> 
Execute       preproc_iomode -model compute_keccak.1 
Execute       preproc_iomode -model sha3_permutation.1 
Execute       preproc_iomode -model check_memory.1 
Execute       preproc_iomode -model codecopy 
Execute       preproc_iomode -model calldataload 
Execute       preproc_iomode -model calldatacopy 
Execute       preproc_iomode -model mload 
Execute       preproc_iomode -model extcodecopy 
Execute       preproc_iomode -model mstore 
Execute       preproc_iomode -model check_memory 
Execute       preproc_iomode -model selfdestruct 
Execute       get_model_list execute_contract_fpga -filter all-wo-channel 
INFO-FLOW: Model list for configure: selfdestruct check_memory mstore extcodecopy mload calldatacopy calldataload codecopy check_memory.1 sha3_permutation.1 compute_keccak.1 {operator>>=<256u, uint<256u>, void>} sar {operator<<=<256u, uint<256u>, void>} byte slt signextend {operator*=<256u, uint<256u>, void>} {operator*=<256u, uint<256u>, void>.1} exp<256u> udivrem_by2 submul udivrem_knuth.1 udivrem<512u> mulmod addmod operator-<256u>.1 udivrem_by2.1 submul.1 udivrem_knuth udivrem<256u> operator-<256u> sdivrem<256u> udivrem<256u>.1 sub execute_contract_fpga
INFO-FLOW: Configuring Module : selfdestruct ...
Execute       set_default_model selfdestruct 
Execute       apply_spec_resource_limit selfdestruct 
INFO-FLOW: Configuring Module : check_memory ...
Execute       set_default_model check_memory 
Execute       apply_spec_resource_limit check_memory 
INFO-FLOW: Configuring Module : mstore ...
Execute       set_default_model mstore 
Execute       apply_spec_resource_limit mstore 
INFO-FLOW: Configuring Module : extcodecopy ...
Execute       set_default_model extcodecopy 
Execute       apply_spec_resource_limit extcodecopy 
INFO-FLOW: Configuring Module : mload ...
Execute       set_default_model mload 
Execute       apply_spec_resource_limit mload 
INFO-FLOW: Configuring Module : calldatacopy ...
Execute       set_default_model calldatacopy 
Execute       apply_spec_resource_limit calldatacopy 
INFO-FLOW: Configuring Module : calldataload ...
Execute       set_default_model calldataload 
Execute       apply_spec_resource_limit calldataload 
INFO-FLOW: Configuring Module : codecopy ...
Execute       set_default_model codecopy 
Execute       apply_spec_resource_limit codecopy 
INFO-FLOW: Configuring Module : check_memory.1 ...
Execute       set_default_model check_memory.1 
Execute       apply_spec_resource_limit check_memory.1 
INFO-FLOW: Configuring Module : sha3_permutation.1 ...
Execute       set_default_model sha3_permutation.1 
Execute       apply_spec_resource_limit sha3_permutation.1 
INFO-FLOW: Configuring Module : compute_keccak.1 ...
Execute       set_default_model compute_keccak.1 
Execute       apply_spec_resource_limit compute_keccak.1 
INFO-FLOW: Configuring Module : operator>>=<256u, uint<256u>, void> ...
Execute       set_default_model operator>>=<256u, uint<256u>, void> 
Execute       apply_spec_resource_limit operator>>=<256u, uint<256u>, void> 
INFO-FLOW: Configuring Module : sar ...
Execute       set_default_model sar 
Execute       apply_spec_resource_limit sar 
INFO-FLOW: Configuring Module : operator<<=<256u, uint<256u>, void> ...
Execute       set_default_model operator<<=<256u, uint<256u>, void> 
Execute       apply_spec_resource_limit operator<<=<256u, uint<256u>, void> 
INFO-FLOW: Configuring Module : byte ...
Execute       set_default_model byte 
Execute       apply_spec_resource_limit byte 
INFO-FLOW: Configuring Module : slt ...
Execute       set_default_model slt 
Execute       apply_spec_resource_limit slt 
INFO-FLOW: Configuring Module : signextend ...
Execute       set_default_model signextend 
Execute       apply_spec_resource_limit signextend 
INFO-FLOW: Configuring Module : operator*=<256u, uint<256u>, void> ...
Execute       set_default_model operator*=<256u, uint<256u>, void> 
Execute       apply_spec_resource_limit operator*=<256u, uint<256u>, void> 
INFO-FLOW: Configuring Module : operator*=<256u, uint<256u>, void>.1 ...
Execute       set_default_model operator*=<256u, uint<256u>, void>.1 
Execute       apply_spec_resource_limit operator*=<256u, uint<256u>, void>.1 
INFO-FLOW: Configuring Module : exp<256u> ...
Execute       set_default_model exp<256u> 
Execute       apply_spec_resource_limit exp<256u> 
INFO-FLOW: Configuring Module : udivrem_by2 ...
Execute       set_default_model udivrem_by2 
Execute       apply_spec_resource_limit udivrem_by2 
INFO-FLOW: Configuring Module : submul ...
Execute       set_default_model submul 
Execute       apply_spec_resource_limit submul 
INFO-FLOW: Configuring Module : udivrem_knuth.1 ...
Execute       set_default_model udivrem_knuth.1 
Execute       apply_spec_resource_limit udivrem_knuth.1 
INFO-FLOW: Configuring Module : udivrem<512u> ...
Execute       set_default_model udivrem<512u> 
Execute       apply_spec_resource_limit udivrem<512u> 
INFO-FLOW: Configuring Module : mulmod ...
Execute       set_default_model mulmod 
Execute       apply_spec_resource_limit mulmod 
INFO-FLOW: Configuring Module : addmod ...
Execute       set_default_model addmod 
Execute       apply_spec_resource_limit addmod 
INFO-FLOW: Configuring Module : operator-<256u>.1 ...
Execute       set_default_model operator-<256u>.1 
Execute       apply_spec_resource_limit operator-<256u>.1 
INFO-FLOW: Configuring Module : udivrem_by2.1 ...
Execute       set_default_model udivrem_by2.1 
Execute       apply_spec_resource_limit udivrem_by2.1 
INFO-FLOW: Configuring Module : submul.1 ...
Execute       set_default_model submul.1 
Execute       apply_spec_resource_limit submul.1 
INFO-FLOW: Configuring Module : udivrem_knuth ...
Execute       set_default_model udivrem_knuth 
Execute       apply_spec_resource_limit udivrem_knuth 
INFO-FLOW: Configuring Module : udivrem<256u> ...
Execute       set_default_model udivrem<256u> 
Execute       apply_spec_resource_limit udivrem<256u> 
INFO-FLOW: Configuring Module : operator-<256u> ...
Execute       set_default_model operator-<256u> 
Execute       apply_spec_resource_limit operator-<256u> 
INFO-FLOW: Configuring Module : sdivrem<256u> ...
Execute       set_default_model sdivrem<256u> 
Execute       apply_spec_resource_limit sdivrem<256u> 
INFO-FLOW: Configuring Module : udivrem<256u>.1 ...
Execute       set_default_model udivrem<256u>.1 
Execute       apply_spec_resource_limit udivrem<256u>.1 
INFO-FLOW: Configuring Module : sub ...
Execute       set_default_model sub 
Execute       apply_spec_resource_limit sub 
INFO-FLOW: Configuring Module : execute_contract_fpga ...
Execute       set_default_model execute_contract_fpga 
Execute       apply_spec_resource_limit execute_contract_fpga 
INFO-FLOW: Model list for preprocess: selfdestruct check_memory mstore extcodecopy mload calldatacopy calldataload codecopy check_memory.1 sha3_permutation.1 compute_keccak.1 {operator>>=<256u, uint<256u>, void>} sar {operator<<=<256u, uint<256u>, void>} byte slt signextend {operator*=<256u, uint<256u>, void>} {operator*=<256u, uint<256u>, void>.1} exp<256u> udivrem_by2 submul udivrem_knuth.1 udivrem<512u> mulmod addmod operator-<256u>.1 udivrem_by2.1 submul.1 udivrem_knuth udivrem<256u> operator-<256u> sdivrem<256u> udivrem<256u>.1 sub execute_contract_fpga
INFO-FLOW: Preprocessing Module: selfdestruct ...
Execute       set_default_model selfdestruct 
Execute       cdfg_preprocess -model selfdestruct 
Execute       rtl_gen_preprocess selfdestruct 
INFO-FLOW: Preprocessing Module: check_memory ...
Execute       set_default_model check_memory 
Execute       cdfg_preprocess -model check_memory 
Execute       rtl_gen_preprocess check_memory 
INFO-FLOW: Preprocessing Module: mstore ...
Execute       set_default_model mstore 
Execute       cdfg_preprocess -model mstore 
Execute       rtl_gen_preprocess mstore 
INFO-FLOW: Preprocessing Module: extcodecopy ...
Execute       set_default_model extcodecopy 
Execute       cdfg_preprocess -model extcodecopy 
Execute       rtl_gen_preprocess extcodecopy 
INFO-FLOW: Preprocessing Module: mload ...
Execute       set_default_model mload 
Execute       cdfg_preprocess -model mload 
Execute       rtl_gen_preprocess mload 
INFO-FLOW: Preprocessing Module: calldatacopy ...
Execute       set_default_model calldatacopy 
Execute       cdfg_preprocess -model calldatacopy 
Execute       rtl_gen_preprocess calldatacopy 
INFO-FLOW: Preprocessing Module: calldataload ...
Execute       set_default_model calldataload 
Execute       cdfg_preprocess -model calldataload 
Execute       rtl_gen_preprocess calldataload 
INFO-FLOW: Preprocessing Module: codecopy ...
Execute       set_default_model codecopy 
Execute       cdfg_preprocess -model codecopy 
Execute       rtl_gen_preprocess codecopy 
INFO-FLOW: Preprocessing Module: check_memory.1 ...
Execute       set_default_model check_memory.1 
Execute       cdfg_preprocess -model check_memory.1 
Execute       rtl_gen_preprocess check_memory.1 
INFO-FLOW: Preprocessing Module: sha3_permutation.1 ...
Execute       set_default_model sha3_permutation.1 
Execute       cdfg_preprocess -model sha3_permutation.1 
Execute       rtl_gen_preprocess sha3_permutation.1 
INFO-FLOW: Preprocessing Module: compute_keccak.1 ...
Execute       set_default_model compute_keccak.1 
Execute       cdfg_preprocess -model compute_keccak.1 
Execute       rtl_gen_preprocess compute_keccak.1 
INFO-FLOW: Preprocessing Module: operator>>=<256u, uint<256u>, void> ...
Execute       set_default_model operator>>=<256u, uint<256u>, void> 
Execute       cdfg_preprocess -model operator>>=<256u, uint<256u>, void> 
Execute       rtl_gen_preprocess operator>>=<256u, uint<256u>, void> 
INFO-FLOW: Preprocessing Module: sar ...
Execute       set_default_model sar 
Execute       cdfg_preprocess -model sar 
Execute       rtl_gen_preprocess sar 
INFO-FLOW: Preprocessing Module: operator<<=<256u, uint<256u>, void> ...
Execute       set_default_model operator<<=<256u, uint<256u>, void> 
Execute       cdfg_preprocess -model operator<<=<256u, uint<256u>, void> 
Execute       rtl_gen_preprocess operator<<=<256u, uint<256u>, void> 
INFO-FLOW: Preprocessing Module: byte ...
Execute       set_default_model byte 
Execute       cdfg_preprocess -model byte 
Execute       rtl_gen_preprocess byte 
WARNING: [SYN 201-103] Legalizing function name 'byte' to 'byte_r'.
INFO-FLOW: Preprocessing Module: slt ...
Execute       set_default_model slt 
Execute       cdfg_preprocess -model slt 
Execute       rtl_gen_preprocess slt 
INFO-FLOW: Preprocessing Module: signextend ...
Execute       set_default_model signextend 
Execute       cdfg_preprocess -model signextend 
Execute       rtl_gen_preprocess signextend 
INFO-FLOW: Preprocessing Module: operator*=<256u, uint<256u>, void> ...
Execute       set_default_model operator*=<256u, uint<256u>, void> 
Execute       cdfg_preprocess -model operator*=<256u, uint<256u>, void> 
Execute       rtl_gen_preprocess operator*=<256u, uint<256u>, void> 
INFO-FLOW: Preprocessing Module: operator*=<256u, uint<256u>, void>.1 ...
Execute       set_default_model operator*=<256u, uint<256u>, void>.1 
Execute       cdfg_preprocess -model operator*=<256u, uint<256u>, void>.1 
Execute       rtl_gen_preprocess operator*=<256u, uint<256u>, void>.1 
INFO-FLOW: Preprocessing Module: exp<256u> ...
Execute       set_default_model exp<256u> 
Execute       cdfg_preprocess -model exp<256u> 
Execute       rtl_gen_preprocess exp<256u> 
INFO-FLOW: Preprocessing Module: udivrem_by2 ...
Execute       set_default_model udivrem_by2 
Execute       cdfg_preprocess -model udivrem_by2 
Execute       rtl_gen_preprocess udivrem_by2 
INFO-FLOW: Preprocessing Module: submul ...
Execute       set_default_model submul 
Execute       cdfg_preprocess -model submul 
Execute       rtl_gen_preprocess submul 
INFO-FLOW: Preprocessing Module: udivrem_knuth.1 ...
Execute       set_default_model udivrem_knuth.1 
Execute       cdfg_preprocess -model udivrem_knuth.1 
Execute       rtl_gen_preprocess udivrem_knuth.1 
INFO-FLOW: Preprocessing Module: udivrem<512u> ...
Execute       set_default_model udivrem<512u> 
Execute       cdfg_preprocess -model udivrem<512u> 
Execute       rtl_gen_preprocess udivrem<512u> 
INFO-FLOW: Preprocessing Module: mulmod ...
Execute       set_default_model mulmod 
Execute       cdfg_preprocess -model mulmod 
Execute       rtl_gen_preprocess mulmod 
INFO-FLOW: Preprocessing Module: addmod ...
Execute       set_default_model addmod 
Execute       cdfg_preprocess -model addmod 
Execute       rtl_gen_preprocess addmod 
INFO-FLOW: Preprocessing Module: operator-<256u>.1 ...
Execute       set_default_model operator-<256u>.1 
Execute       cdfg_preprocess -model operator-<256u>.1 
Execute       rtl_gen_preprocess operator-<256u>.1 
INFO-FLOW: Preprocessing Module: udivrem_by2.1 ...
Execute       set_default_model udivrem_by2.1 
Execute       cdfg_preprocess -model udivrem_by2.1 
Execute       rtl_gen_preprocess udivrem_by2.1 
INFO-FLOW: Preprocessing Module: submul.1 ...
Execute       set_default_model submul.1 
Execute       cdfg_preprocess -model submul.1 
Execute       rtl_gen_preprocess submul.1 
INFO-FLOW: Preprocessing Module: udivrem_knuth ...
Execute       set_default_model udivrem_knuth 
Execute       cdfg_preprocess -model udivrem_knuth 
Execute       rtl_gen_preprocess udivrem_knuth 
INFO-FLOW: Preprocessing Module: udivrem<256u> ...
Execute       set_default_model udivrem<256u> 
Execute       cdfg_preprocess -model udivrem<256u> 
Execute       rtl_gen_preprocess udivrem<256u> 
INFO-FLOW: Preprocessing Module: operator-<256u> ...
Execute       set_default_model operator-<256u> 
Execute       cdfg_preprocess -model operator-<256u> 
Execute       rtl_gen_preprocess operator-<256u> 
INFO-FLOW: Preprocessing Module: sdivrem<256u> ...
Execute       set_default_model sdivrem<256u> 
Execute       cdfg_preprocess -model sdivrem<256u> 
Execute       rtl_gen_preprocess sdivrem<256u> 
INFO-FLOW: Preprocessing Module: udivrem<256u>.1 ...
Execute       set_default_model udivrem<256u>.1 
Execute       cdfg_preprocess -model udivrem<256u>.1 
Execute       rtl_gen_preprocess udivrem<256u>.1 
INFO-FLOW: Preprocessing Module: sub ...
Execute       set_default_model sub 
Execute       cdfg_preprocess -model sub 
Execute       rtl_gen_preprocess sub 
INFO-FLOW: Preprocessing Module: execute_contract_fpga ...
Execute       set_default_model execute_contract_fpga 
Execute       cdfg_preprocess -model execute_contract_fpga 
Execute       rtl_gen_preprocess execute_contract_fpga 
INFO-FLOW: Model list for synthesis: selfdestruct check_memory mstore extcodecopy mload calldatacopy calldataload codecopy check_memory.1 sha3_permutation.1 compute_keccak.1 {operator>>=<256u, uint<256u>, void>} sar {operator<<=<256u, uint<256u>, void>} byte slt signextend {operator*=<256u, uint<256u>, void>} {operator*=<256u, uint<256u>, void>.1} exp<256u> udivrem_by2 submul udivrem_knuth.1 udivrem<512u> mulmod addmod operator-<256u>.1 udivrem_by2.1 submul.1 udivrem_knuth udivrem<256u> operator-<256u> sdivrem<256u> udivrem<256u>.1 sub execute_contract_fpga
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'selfdestruct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model selfdestruct 
Execute       schedule -model selfdestruct 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.013 seconds; current allocated memory: 589.857 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/selfdestruct.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/selfdestruct.sched.adb -f 
INFO-FLOW: Finish scheduling selfdestruct.
Execute       set_default_model selfdestruct 
Execute       bind -model selfdestruct 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.144 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 589.919 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/selfdestruct.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/selfdestruct.bind.adb -f 
INFO-FLOW: Finish binding selfdestruct.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'check_memory' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model check_memory 
Execute       schedule -model check_memory 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.123 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 590.193 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/check_memory.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/check_memory.sched.adb -f 
INFO-FLOW: Finish scheduling check_memory.
Execute       set_default_model check_memory 
Execute       bind -model check_memory 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.172 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 590.551 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/check_memory.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.113 sec.
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/check_memory.bind.adb -f 
INFO-FLOW: Finish binding check_memory.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mstore' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mstore 
Execute       schedule -model mstore 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.218 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.528 seconds; current allocated memory: 591.274 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/mstore.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/mstore.sched.adb -f 
INFO-FLOW: Finish scheduling mstore.
Execute       set_default_model mstore 
Execute       bind -model mstore 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.225 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 592.246 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/mstore.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.252 sec.
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/mstore.bind.adb -f 
INFO-FLOW: Finish binding mstore.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extcodecopy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model extcodecopy 
Execute       schedule -model extcodecopy 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.185 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.677 seconds; current allocated memory: 592.524 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/extcodecopy.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/extcodecopy.sched.adb -f 
INFO-FLOW: Finish scheduling extcodecopy.
Execute       set_default_model extcodecopy 
Execute       bind -model extcodecopy 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.205 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.371 seconds; current allocated memory: 592.837 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/extcodecopy.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.245 sec.
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/extcodecopy.bind.adb -f 
INFO-FLOW: Finish binding extcodecopy.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mload' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mload 
Execute       schedule -model mload 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.219 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.691 seconds; current allocated memory: 593.588 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/mload.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/mload.sched.adb -f 
INFO-FLOW: Finish scheduling mload.
Execute       set_default_model mload 
Execute       bind -model mload 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.229 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.467 seconds; current allocated memory: 594.668 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/mload.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.242 sec.
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/mload.bind.adb -f 
INFO-FLOW: Finish binding mload.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calldatacopy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model calldatacopy 
Execute       schedule -model calldatacopy 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [HLS 200-880] The II Violation in module 'calldatacopy' (loop 'Loop 2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_addr_175_write_ln60', ./execution_state.hpp:60) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' and 'load' operation ('state_load_204', ./instructions.hpp:386) on array 'state'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.337 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.83 seconds; current allocated memory: 595.100 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/calldatacopy.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/calldatacopy.sched.adb -f 
INFO-FLOW: Finish scheduling calldatacopy.
Execute       set_default_model calldatacopy 
Execute       bind -model calldatacopy 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.245 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.451 seconds; current allocated memory: 595.625 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/calldatacopy.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.275 sec.
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/calldatacopy.bind.adb -f 
INFO-FLOW: Finish binding calldatacopy.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calldataload' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model calldataload 
Execute       schedule -model calldataload 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_360_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_360_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.413 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.909 seconds; current allocated memory: 596.405 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/calldataload.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/calldataload.sched.adb -f 
INFO-FLOW: Finish scheduling calldataload.
Execute       set_default_model calldataload 
Execute       bind -model calldataload 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.243 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.492 seconds; current allocated memory: 597.546 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/calldataload.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.219 sec.
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/calldataload.bind.adb -f 
INFO-FLOW: Finish binding calldataload.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'codecopy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model codecopy 
Execute       schedule -model codecopy 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [HLS 200-880] The II Violation in module 'codecopy' (loop 'Loop 2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_addr_160_write_ln60', ./execution_state.hpp:60) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' and 'load' operation ('state_load_191', ./instructions.hpp:432) on array 'state'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.355 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.825 seconds; current allocated memory: 598.013 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/codecopy.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/codecopy.sched.adb -f 
INFO-FLOW: Finish scheduling codecopy.
Execute       set_default_model codecopy 
Execute       bind -model codecopy 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.253 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.464 seconds; current allocated memory: 598.550 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/codecopy.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.283 sec.
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/codecopy.bind.adb -f 
INFO-FLOW: Finish binding codecopy.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'check_memory_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model check_memory.1 
Execute       schedule -model check_memory.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.151 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.656 seconds; current allocated memory: 598.879 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/check_memory_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/check_memory_1.sched.adb -f 
INFO-FLOW: Finish scheduling check_memory.1.
Execute       set_default_model check_memory.1 
Execute       bind -model check_memory.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 599.301 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/check_memory_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.142 sec.
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/check_memory_1.bind.adb -f 
INFO-FLOW: Finish binding check_memory.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha3_permutation_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sha3_permutation.1 
Execute       schedule -model sha3_permutation.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_137_1'.
WARNING: [HLS 200-880] The II Violation in module 'sha3_permutation_1' (loop 'VITIS_LOOP_137_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('keccak_context_addr_write_ln127', keccak256.c:127) of constant <constant:_ssdm_op_Write.bram.i64> on array 'keccak_context' and 'load' operation ('keccak_context_load_6', keccak256.c:91) on array 'keccak_context'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('keccak_context_load', keccak256.c:91) on array 'keccak_context' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'keccak_context'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 26, Depth = 26, loop 'VITIS_LOOP_137_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.835 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.204 seconds; current allocated memory: 600.190 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sha3_permutation_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.15 sec.
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sha3_permutation_1.sched.adb -f 
INFO-FLOW: Finish scheduling sha3_permutation.1.
Execute       set_default_model sha3_permutation.1 
Execute       bind -model sha3_permutation.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.303 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.605 seconds; current allocated memory: 601.239 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sha3_permutation_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.433 sec.
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sha3_permutation_1.bind.adb -f 
INFO-FLOW: Finish binding sha3_permutation.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_keccak_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_keccak.1 
Execute       schedule -model compute_keccak.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln215) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_217_1.2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_217_1.2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_162_1'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('keccak_context_addr_67_write_ln163', keccak256.c:163) of constant <constant:_ssdm_op_Write.bram.i64> on array 'keccak_context' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'keccak_context'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_162_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_162_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_162_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_162_1'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('keccak_context_addr_71_write_ln163', keccak256.c:163) of constant <constant:_ssdm_op_Write.bram.i64> on array 'keccak_context' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'keccak_context'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_162_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.842 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.536 seconds; current allocated memory: 602.101 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/compute_keccak_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.227 sec.
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/compute_keccak_1.sched.adb -f 
INFO-FLOW: Finish scheduling compute_keccak.1.
Execute       set_default_model compute_keccak.1 
Execute       bind -model compute_keccak.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.385 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.826 seconds; current allocated memory: 603.094 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/compute_keccak_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.68 sec.
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/compute_keccak_1.bind.adb -f 
INFO-FLOW: Finish binding compute_keccak.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_rs_assign_256u_uint_256u_void' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator>>=<256u, uint<256u>, void> 
Execute       schedule -model operator>>=<256u, uint<256u>, void> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'Loop 3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.202 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.141 seconds; current allocated memory: 603.449 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_rs_assign_256u_uint_256u_void.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_rs_assign_256u_uint_256u_void.sched.adb -f 
INFO-FLOW: Finish scheduling operator>>=<256u, uint<256u>, void>.
Execute       set_default_model operator>>=<256u, uint<256u>, void> 
Execute       bind -model operator>>=<256u, uint<256u>, void> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.186 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 603.960 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_rs_assign_256u_uint_256u_void.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.103 sec.
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_rs_assign_256u_uint_256u_void.bind.adb -f 
INFO-FLOW: Finish binding operator>>=<256u, uint<256u>, void>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sar 
Execute       schedule -model sar 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 6'
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 7'
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 8'
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 9'
INFO: [SCHED 204-61] Pipelining loop 'Loop 10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 10'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.635 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.009 seconds; current allocated memory: 604.885 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sar.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.137 sec.
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sar.sched.adb -f 
INFO-FLOW: Finish scheduling sar.
Execute       set_default_model sar 
Execute       bind -model sar 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.312 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.627 seconds; current allocated memory: 606.142 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sar.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.422 sec.
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sar.bind.adb -f 
INFO-FLOW: Finish binding sar.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_ls_assign_256u_uint_256u_void' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator<<=<256u, uint<256u>, void> 
Execute       schedule -model operator<<=<256u, uint<256u>, void> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'Loop 3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.202 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.897 seconds; current allocated memory: 606.501 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_ls_assign_256u_uint_256u_void.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_ls_assign_256u_uint_256u_void.sched.adb -f 
INFO-FLOW: Finish scheduling operator<<=<256u, uint<256u>, void>.
Execute       set_default_model operator<<=<256u, uint<256u>, void> 
Execute       bind -model operator<<=<256u, uint<256u>, void> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.197 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 607.020 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_ls_assign_256u_uint_256u_void.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.103 sec.
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_ls_assign_256u_uint_256u_void.bind.adb -f 
INFO-FLOW: Finish binding operator<<=<256u, uint<256u>, void>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model byte 
Execute       schedule -model byte 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.385 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.725 seconds; current allocated memory: 607.545 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/byte_r.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/byte_r.sched.adb -f 
INFO-FLOW: Finish scheduling byte.
Execute       set_default_model byte 
Execute       bind -model byte 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.236 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 608.192 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/byte_r.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.182 sec.
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/byte_r.bind.adb -f 
INFO-FLOW: Finish binding byte.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'slt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model slt 
Execute       schedule -model slt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.536 seconds; current allocated memory: 608.356 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/slt.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/slt.sched.adb -f 
INFO-FLOW: Finish scheduling slt.
Execute       set_default_model slt 
Execute       bind -model slt 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.178 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 608.567 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/slt.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/slt.bind.adb -f 
INFO-FLOW: Finish binding slt.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'signextend' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model signextend 
Execute       schedule -model signextend 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 6'
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 7'
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 8'
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 9'
INFO: [SCHED 204-61] Pipelining loop 'Loop 10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 10'
INFO: [SCHED 204-61] Pipelining loop 'Loop 11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 11'
INFO: [SCHED 204-61] Pipelining loop 'Loop 12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 12'
INFO: [SCHED 204-61] Pipelining loop 'Loop 13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 13'
INFO: [SCHED 204-61] Pipelining loop 'Loop 14'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 14'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.176 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.462 seconds; current allocated memory: 609.725 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/signextend.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.159 sec.
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/signextend.sched.adb -f 
INFO-FLOW: Finish scheduling signextend.
Execute       set_default_model signextend 
Execute       bind -model signextend 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.371 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.726 seconds; current allocated memory: 611.338 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/signextend.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.38 sec.
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/signextend.bind.adb -f 
INFO-FLOW: Finish binding signextend.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_mul_assign_256u_uint_256u_void' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator*=<256u, uint<256u>, void> 
Execute       schedule -model operator*=<256u, uint<256u>, void> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'Loop 2.1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.226 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.919 seconds; current allocated memory: 611.701 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_mul_assign_256u_uint_256u_void.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_mul_assign_256u_uint_256u_void.sched.adb -f 
INFO-FLOW: Finish scheduling operator*=<256u, uint<256u>, void>.
Execute       set_default_model operator*=<256u, uint<256u>, void> 
Execute       bind -model operator*=<256u, uint<256u>, void> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.208 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.391 seconds; current allocated memory: 612.157 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_mul_assign_256u_uint_256u_void.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.137 sec.
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_mul_assign_256u_uint_256u_void.bind.adb -f 
INFO-FLOW: Finish binding operator*=<256u, uint<256u>, void>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_256u_uint_256u_void_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator*=<256u, uint<256u>, void>.1 
Execute       schedule -model operator*=<256u, uint<256u>, void>.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'Loop 2.1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.225 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.598 seconds; current allocated memory: 612.482 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_256u_uint_256u_void_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_256u_uint_256u_void_1.sched.adb -f 
INFO-FLOW: Finish scheduling operator*=<256u, uint<256u>, void>.1.
Execute       set_default_model operator*=<256u, uint<256u>, void>.1 
Execute       bind -model operator*=<256u, uint<256u>, void>.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.203 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.381 seconds; current allocated memory: 612.958 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_256u_uint_256u_void_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.129 sec.
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_256u_uint_256u_void_1.bind.adb -f 
INFO-FLOW: Finish binding operator*=<256u, uint<256u>, void>.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_256u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model exp<256u> 
Execute       schedule -model exp<256u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.319 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.705 seconds; current allocated memory: 613.780 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/exp_256u_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/exp_256u_s.sched.adb -f 
INFO-FLOW: Finish scheduling exp<256u>.
Execute       set_default_model exp<256u> 
Execute       bind -model exp<256u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.445 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.706 seconds; current allocated memory: 615.106 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/exp_256u_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.395 sec.
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/exp_256u_s.bind.adb -f 
INFO-FLOW: Finish binding exp<256u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'udivrem_by2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model udivrem_by2 
Execute       schedule -model udivrem_by2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln612) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_571_1'.
WARNING: [HLS 200-880] The II Violation in module 'udivrem_by2' (loop 'VITIS_LOOP_571_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'sub' operation ('r1', ./intx/int128.hpp:686->./intx/intx.hpp:573) and 'add' operation ('q', ./intx/int128.hpp:175).
WARNING: [HLS 200-880] The II Violation in module 'udivrem_by2' (loop 'VITIS_LOOP_571_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'sub' operation ('sub_ln216', ./intx/int128.hpp:216) and 'add' operation ('q', ./intx/int128.hpp:175).
WARNING: [HLS 200-880] The II Violation in module 'udivrem_by2' (loop 'VITIS_LOOP_571_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'sub' operation ('sub_ln216', ./intx/int128.hpp:216) and 'mul' operation ('x', ./intx/int128.hpp:397).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 4, loop 'VITIS_LOOP_571_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.504 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.195 seconds; current allocated memory: 615.647 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_by2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.125 sec.
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_by2.sched.adb -f 
INFO-FLOW: Finish scheduling udivrem_by2.
Execute       set_default_model udivrem_by2 
Execute       bind -model udivrem_by2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.283 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.553 seconds; current allocated memory: 616.357 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_by2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.328 sec.
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_by2.bind.adb -f 
INFO-FLOW: Finish binding udivrem_by2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'submul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model submul 
Execute       schedule -model submul 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_599_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_599_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.175 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.766 seconds; current allocated memory: 616.498 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/submul.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/submul.sched.adb -f 
INFO-FLOW: Finish scheduling submul.
Execute       set_default_model submul 
Execute       bind -model submul 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.193 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.345 seconds; current allocated memory: 616.674 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/submul.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/submul.bind.adb -f 
INFO-FLOW: Finish binding submul.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'udivrem_knuth_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model udivrem_knuth.1 
Execute       schedule -model udivrem_knuth.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln612) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_586_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_586_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.472 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.743 seconds; current allocated memory: 617.353 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_knuth_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.169 sec.
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_knuth_1.sched.adb -f 
INFO-FLOW: Finish scheduling udivrem_knuth.1.
Execute       set_default_model udivrem_knuth.1 
Execute       bind -model udivrem_knuth.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.327 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 618.169 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_knuth_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.428 sec.
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_knuth_1.bind.adb -f 
INFO-FLOW: Finish binding udivrem_knuth.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'udivrem_512u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model udivrem<512u> 
Execute       schedule -model udivrem<512u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln612) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_502_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln502', ./intx/intx.hpp:502)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_502_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_508_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_508_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_513_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_513_4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 9'
INFO: [SCHED 204-61] Pipelining loop 'Loop 10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 10'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_547_1'.
WARNING: [HLS 200-880] The II Violation in module 'udivrem_512u_s' (loop 'VITIS_LOOP_547_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'sub' operation ('r', ./intx/int128.hpp:663->./intx/intx.hpp:549) and 'mul' operation ('x', ./intx/int128.hpp:397).
WARNING: [HLS 200-880] The II Violation in module 'udivrem_512u_s' (loop 'VITIS_LOOP_547_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'sub' operation ('r', ./intx/int128.hpp:663->./intx/intx.hpp:549) and 'mul' operation ('x', ./intx/int128.hpp:397).
WARNING: [HLS 200-880] The II Violation in module 'udivrem_512u_s' (loop 'VITIS_LOOP_547_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'icmp' operation ('icmp_ln665', ./intx/int128.hpp:665->./intx/intx.hpp:549) and 'mul' operation ('x', ./intx/int128.hpp:397).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 4, loop 'VITIS_LOOP_547_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 11'
INFO: [SCHED 204-61] Pipelining loop 'Loop 12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 12'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_685_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_685_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.354 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.053 seconds; current allocated memory: 619.479 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_512u_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.295 sec.
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_512u_s.sched.adb -f 
INFO-FLOW: Finish scheduling udivrem<512u>.
Execute       set_default_model udivrem<512u> 
Execute       bind -model udivrem<512u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.788 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.28 seconds; current allocated memory: 620.977 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_512u_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.058 sec.
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_512u_s.bind.adb -f 
INFO-FLOW: Finish binding udivrem<512u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mulmod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mulmod 
Execute       schedule -model mulmod 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [HLS 200-880] The II Violation in module 'mulmod' (loop 'Loop 2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('p_word_num_bits_addr_2_write_ln384', ./intx/intx.hpp:384) of variable 'add_ln175_8', ./intx/int128.hpp:175 on array 'x.word_num_bits', ./intx/intx.hpp:377 and 'load' operation ('y', ./intx/intx.hpp:383) on array 'x.word_num_bits', ./intx/intx.hpp:377.
WARNING: [HLS 200-880] The II Violation in module 'mulmod' (loop 'Loop 2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('p_word_num_bits_addr_3_write_ln384', ./intx/intx.hpp:384) of variable 'add_ln175_12', ./intx/int128.hpp:175 on array 'x.word_num_bits', ./intx/intx.hpp:377 and 'load' operation ('y', ./intx/intx.hpp:383) on array 'x.word_num_bits', ./intx/intx.hpp:377.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('p_word_num_bits_addr_3_write_ln384', ./intx/intx.hpp:384) of variable 'add_ln175_12', ./intx/int128.hpp:175 on array 'x.word_num_bits', ./intx/intx.hpp:377 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_word_num_bits'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 5, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'Loop 4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.532 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.92 seconds; current allocated memory: 621.351 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/mulmod.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/mulmod.sched.adb -f 
INFO-FLOW: Finish scheduling mulmod.
Execute       set_default_model mulmod 
Execute       bind -model mulmod 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.508 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.724 seconds; current allocated memory: 621.823 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/mulmod.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.995 sec.
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/mulmod.bind.adb -f 
INFO-FLOW: Finish binding mulmod.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'addmod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model addmod 
Execute       schedule -model addmod 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.144 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.418 seconds; current allocated memory: 622.165 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/addmod.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/addmod.sched.adb -f 
INFO-FLOW: Finish scheduling addmod.
Execute       set_default_model addmod 
Execute       bind -model addmod 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.499 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 622.628 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/addmod.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.962 sec.
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/addmod.bind.adb -f 
INFO-FLOW: Finish binding addmod.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_256u_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator-<256u>.1 
Execute       schedule -model operator-<256u>.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.363 seconds; current allocated memory: 622.977 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_256u_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_256u_1.sched.adb -f 
INFO-FLOW: Finish scheduling operator-<256u>.1.
Execute       set_default_model operator-<256u>.1 
Execute       bind -model operator-<256u>.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.404 seconds; current allocated memory: 623.412 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_256u_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.107 sec.
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_256u_1.bind.adb -f 
INFO-FLOW: Finish binding operator-<256u>.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'udivrem_by2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model udivrem_by2.1 
Execute       schedule -model udivrem_by2.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln612) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_571_1'.
WARNING: [HLS 200-880] The II Violation in module 'udivrem_by2_1' (loop 'VITIS_LOOP_571_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'sub' operation ('r1', ./intx/int128.hpp:686->./intx/intx.hpp:573) and 'add' operation ('q', ./intx/int128.hpp:175).
WARNING: [HLS 200-880] The II Violation in module 'udivrem_by2_1' (loop 'VITIS_LOOP_571_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'sub' operation ('sub_ln216', ./intx/int128.hpp:216) and 'add' operation ('q', ./intx/int128.hpp:175).
WARNING: [HLS 200-880] The II Violation in module 'udivrem_by2_1' (loop 'VITIS_LOOP_571_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'sub' operation ('sub_ln216', ./intx/int128.hpp:216) and 'mul' operation ('x', ./intx/int128.hpp:397).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 4, loop 'VITIS_LOOP_571_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.515 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.876 seconds; current allocated memory: 623.951 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_by2_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.128 sec.
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_by2_1.sched.adb -f 
INFO-FLOW: Finish scheduling udivrem_by2.1.
Execute       set_default_model udivrem_by2.1 
Execute       bind -model udivrem_by2.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.303 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.585 seconds; current allocated memory: 624.631 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_by2_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.319 sec.
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_by2_1.bind.adb -f 
INFO-FLOW: Finish binding udivrem_by2.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'submul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model submul.1 
Execute       schedule -model submul.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_599_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_599_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.787 seconds; current allocated memory: 624.802 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/submul_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/submul_1.sched.adb -f 
INFO-FLOW: Finish scheduling submul.1.
Execute       set_default_model submul.1 
Execute       bind -model submul.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.189 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.343 seconds; current allocated memory: 624.989 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/submul_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/submul_1.bind.adb -f 
INFO-FLOW: Finish binding submul.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'udivrem_knuth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model udivrem_knuth 
Execute       schedule -model udivrem_knuth 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln612) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_586_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_586_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.472 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.757 seconds; current allocated memory: 625.724 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_knuth.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.161 sec.
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_knuth.sched.adb -f 
INFO-FLOW: Finish scheduling udivrem_knuth.
Execute       set_default_model udivrem_knuth 
Execute       bind -model udivrem_knuth 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.347 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.676 seconds; current allocated memory: 626.700 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_knuth.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.464 sec.
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_knuth.bind.adb -f 
INFO-FLOW: Finish binding udivrem_knuth.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'udivrem_256u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model udivrem<256u> 
Execute       schedule -model udivrem<256u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln612) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_502_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_502_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_508_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_508_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_513_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_513_4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 9'
INFO: [SCHED 204-61] Pipelining loop 'Loop 10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 10'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_547_1'.
WARNING: [HLS 200-880] The II Violation in module 'udivrem_256u_s' (loop 'VITIS_LOOP_547_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'sub' operation ('r', ./intx/int128.hpp:663->./intx/intx.hpp:549) and 'mul' operation ('x', ./intx/int128.hpp:397).
WARNING: [HLS 200-880] The II Violation in module 'udivrem_256u_s' (loop 'VITIS_LOOP_547_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'sub' operation ('r', ./intx/int128.hpp:663->./intx/intx.hpp:549) and 'mul' operation ('x', ./intx/int128.hpp:397).
WARNING: [HLS 200-880] The II Violation in module 'udivrem_256u_s' (loop 'VITIS_LOOP_547_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'icmp' operation ('icmp_ln665', ./intx/int128.hpp:665->./intx/intx.hpp:549) and 'mul' operation ('x', ./intx/int128.hpp:397).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 4, loop 'VITIS_LOOP_547_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 11'
INFO: [SCHED 204-61] Pipelining loop 'Loop 12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 12'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_685_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_685_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.348 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.1 seconds; current allocated memory: 627.949 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_256u_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.233 sec.
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_256u_s.sched.adb -f 
INFO-FLOW: Finish scheduling udivrem<256u>.
Execute       set_default_model udivrem<256u> 
Execute       bind -model udivrem<256u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.765 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.207 seconds; current allocated memory: 629.749 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_256u_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.027 sec.
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_256u_s.bind.adb -f 
Command       db_write done; 0.105 sec.
INFO-FLOW: Finish binding udivrem<256u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_sub_256u' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator-<256u> 
Execute       schedule -model operator-<256u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.132 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.513 seconds; current allocated memory: 630.105 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_sub_256u.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_sub_256u.sched.adb -f 
INFO-FLOW: Finish scheduling operator-<256u>.
Execute       set_default_model operator-<256u> 
Execute       bind -model operator-<256u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.437 seconds; current allocated memory: 630.537 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_sub_256u.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_sub_256u.bind.adb -f 
INFO-FLOW: Finish binding operator-<256u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sdivrem_256u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sdivrem<256u> 
Execute       schedule -model sdivrem<256u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.233 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.589 seconds; current allocated memory: 631.198 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sdivrem_256u_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sdivrem_256u_s.sched.adb -f 
INFO-FLOW: Finish scheduling sdivrem<256u>.
Execute       set_default_model sdivrem<256u> 
Execute       bind -model sdivrem<256u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.31 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.572 seconds; current allocated memory: 632.069 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sdivrem_256u_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.256 sec.
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sdivrem_256u_s.bind.adb -f 
INFO-FLOW: Finish binding sdivrem<256u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'udivrem_256u_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model udivrem<256u>.1 
Execute       schedule -model udivrem<256u>.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln612) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_502_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln502', ./intx/intx.hpp:502)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_502_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_508_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_508_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_513_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_513_4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 9'
INFO: [SCHED 204-61] Pipelining loop 'Loop 10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 10'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_547_1'.
WARNING: [HLS 200-880] The II Violation in module 'udivrem_256u_1' (loop 'VITIS_LOOP_547_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'sub' operation ('r', ./intx/int128.hpp:663->./intx/intx.hpp:549) and 'mul' operation ('x', ./intx/int128.hpp:397).
WARNING: [HLS 200-880] The II Violation in module 'udivrem_256u_1' (loop 'VITIS_LOOP_547_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'sub' operation ('r', ./intx/int128.hpp:663->./intx/intx.hpp:549) and 'mul' operation ('x', ./intx/int128.hpp:397).
WARNING: [HLS 200-880] The II Violation in module 'udivrem_256u_1' (loop 'VITIS_LOOP_547_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'icmp' operation ('icmp_ln665', ./intx/int128.hpp:665->./intx/intx.hpp:549) and 'mul' operation ('x', ./intx/int128.hpp:397).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 4, loop 'VITIS_LOOP_547_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 11'
INFO: [SCHED 204-61] Pipelining loop 'Loop 12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 12'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_685_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_685_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.525 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.079 seconds; current allocated memory: 633.566 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_256u_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.355 sec.
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_256u_1.sched.adb -f 
INFO-FLOW: Finish scheduling udivrem<256u>.1.
Execute       set_default_model udivrem<256u>.1 
Execute       bind -model udivrem<256u>.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.85 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.431 seconds; current allocated memory: 635.656 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_256u_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.132 sec.
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_256u_1.bind.adb -f 
Command       db_write done; 0.123 sec.
INFO-FLOW: Finish binding udivrem<256u>.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sub' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sub 
Execute       schedule -model sub 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.134 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.638 seconds; current allocated memory: 635.937 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sub.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sub.sched.adb -f 
INFO-FLOW: Finish scheduling sub.
Execute       set_default_model sub 
Execute       bind -model sub 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.208 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.421 seconds; current allocated memory: 636.290 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sub.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sub.bind.adb -f 
INFO-FLOW: Finish binding sub.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute_contract_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model execute_contract_fpga 
Execute       schedule -model execute_contract_fpga 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1.2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_28_1.2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1.3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_28_1.3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1.4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_28_1.4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1.5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_28_1.5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1.6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_28_1.6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1.7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_28_1.7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1.8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_28_1.8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1.9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_28_1.9'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1.10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_28_1.10'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1.11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_28_1.11'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1.12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_28_1.12'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1.13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_28_1.13'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1.14'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_28_1.14'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1.15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_28_1.15'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1.16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_28_1.16'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1.17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_28_1.17'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1.18'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_28_1.18'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1.19'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_28_1.19'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1.20'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_28_1.20'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1.21'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_28_1.21'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1.22'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_28_1.22'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1.23'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_28_1.23'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1.24'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_28_1.24'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1.25'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_28_1.25'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1.1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln443', ./intx/intx.hpp:443)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_28_1.1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1.26'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_28_1.26'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1.27'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_28_1.27'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1.28'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_28_1.28'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1.29'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_28_1.29'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1.30'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_28_1.30'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1.31'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_28_1.31'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1.32'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_28_1.32'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1.33.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_28_1.33.1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1.34'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_28_1.34'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1.35'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_28_1.35'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_61_2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'Loop 2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.504 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.862 seconds; current allocated memory: 643.522 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.415 sec.
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.sched.adb -f 
Command       db_write done; 0.691 sec.
INFO-FLOW: Finish scheduling execute_contract_fpga.
Execute       set_default_model execute_contract_fpga 
Execute       bind -model execute_contract_fpga 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 34.023 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 36 seconds. CPU system time: 0 seconds. Elapsed time: 36.278 seconds; current allocated memory: 662.941 MB.
Execute       syn_report -verbosereport -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 9.337 sec.
Execute       db_write -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.bind.adb -f 
Command       db_write done; 0.756 sec.
INFO-FLOW: Finish binding execute_contract_fpga.
Execute       get_model_list execute_contract_fpga -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess selfdestruct 
Execute       rtl_gen_preprocess check_memory 
Execute       rtl_gen_preprocess mstore 
Execute       rtl_gen_preprocess extcodecopy 
Execute       rtl_gen_preprocess mload 
Execute       rtl_gen_preprocess calldatacopy 
Execute       rtl_gen_preprocess calldataload 
Execute       rtl_gen_preprocess codecopy 
Execute       rtl_gen_preprocess check_memory.1 
Execute       rtl_gen_preprocess sha3_permutation.1 
Execute       rtl_gen_preprocess compute_keccak.1 
Execute       rtl_gen_preprocess operator>>=<256u, uint<256u>, void> 
Execute       rtl_gen_preprocess sar 
Execute       rtl_gen_preprocess operator<<=<256u, uint<256u>, void> 
Execute       rtl_gen_preprocess byte 
Execute       rtl_gen_preprocess slt 
Execute       rtl_gen_preprocess signextend 
Execute       rtl_gen_preprocess operator*=<256u, uint<256u>, void> 
Execute       rtl_gen_preprocess operator*=<256u, uint<256u>, void>.1 
Execute       rtl_gen_preprocess exp<256u> 
Execute       rtl_gen_preprocess udivrem_by2 
Execute       rtl_gen_preprocess submul 
Execute       rtl_gen_preprocess udivrem_knuth.1 
Execute       rtl_gen_preprocess udivrem<512u> 
Execute       rtl_gen_preprocess mulmod 
Execute       rtl_gen_preprocess addmod 
Execute       rtl_gen_preprocess operator-<256u>.1 
Execute       rtl_gen_preprocess udivrem_by2.1 
Execute       rtl_gen_preprocess submul.1 
Execute       rtl_gen_preprocess udivrem_knuth 
Execute       rtl_gen_preprocess udivrem<256u> 
Execute       rtl_gen_preprocess operator-<256u> 
Execute       rtl_gen_preprocess sdivrem<256u> 
Execute       rtl_gen_preprocess udivrem<256u>.1 
Execute       rtl_gen_preprocess sub 
Execute       rtl_gen_preprocess execute_contract_fpga 
INFO-FLOW: Model list for RTL generation: selfdestruct check_memory mstore extcodecopy mload calldatacopy calldataload codecopy check_memory.1 sha3_permutation.1 compute_keccak.1 {operator>>=<256u, uint<256u>, void>} sar {operator<<=<256u, uint<256u>, void>} byte slt signextend {operator*=<256u, uint<256u>, void>} {operator*=<256u, uint<256u>, void>.1} exp<256u> udivrem_by2 submul udivrem_knuth.1 udivrem<512u> mulmod addmod operator-<256u>.1 udivrem_by2.1 submul.1 udivrem_knuth udivrem<256u> operator-<256u> sdivrem<256u> udivrem<256u>.1 sub execute_contract_fpga
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'selfdestruct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model selfdestruct -top_prefix execute_contract_fpga_ -sub_prefix execute_contract_fpga_ -mg_file D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/selfdestruct.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'selfdestruct'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 10.436 seconds; current allocated memory: 663.124 MB.
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.rtl_wrap.cfg.tcl 
Execute       gen_rtl selfdestruct -style xilinx -f -lang vhdl -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/vhdl/execute_contract_fpga_selfdestruct 
Execute       gen_rtl selfdestruct -style xilinx -f -lang vlog -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/verilog/execute_contract_fpga_selfdestruct 
Execute       syn_report -csynth -model selfdestruct -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/selfdestruct_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model selfdestruct -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/selfdestruct_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model selfdestruct -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/selfdestruct.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model selfdestruct -f -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/selfdestruct.adb 
Execute       gen_tb_info selfdestruct -p D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/selfdestruct 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'check_memory' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model check_memory -top_prefix execute_contract_fpga_ -sub_prefix execute_contract_fpga_ -mg_file D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/check_memory.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_60s_60s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'check_memory'.
Command       create_rtl_model done; 0.138 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 663.995 MB.
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.rtl_wrap.cfg.tcl 
Execute       gen_rtl check_memory -style xilinx -f -lang vhdl -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/vhdl/execute_contract_fpga_check_memory 
Execute       gen_rtl check_memory -style xilinx -f -lang vlog -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/verilog/execute_contract_fpga_check_memory 
Execute       syn_report -csynth -model check_memory -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/check_memory_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model check_memory -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/check_memory_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model check_memory -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/check_memory.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.143 sec.
Execute       db_write -model check_memory -f -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/check_memory.adb 
Execute       gen_tb_info check_memory -p D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/check_memory 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mstore' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mstore -top_prefix execute_contract_fpga_ -sub_prefix execute_contract_fpga_ -mg_file D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/mstore.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_60s_60s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mstore'.
Command       create_rtl_model done; 0.196 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.829 seconds; current allocated memory: 667.152 MB.
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.rtl_wrap.cfg.tcl 
Execute       gen_rtl mstore -style xilinx -f -lang vhdl -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/vhdl/execute_contract_fpga_mstore 
Execute       gen_rtl mstore -style xilinx -f -lang vlog -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/verilog/execute_contract_fpga_mstore 
Execute       syn_report -csynth -model mstore -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/mstore_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.129 sec.
Execute       syn_report -rtlxml -model mstore -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/mstore_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mstore -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/mstore.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.304 sec.
Execute       db_write -model mstore -f -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/mstore.adb 
Command       db_write done; 0.123 sec.
Execute       gen_tb_info mstore -p D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/mstore 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extcodecopy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model extcodecopy -top_prefix execute_contract_fpga_ -sub_prefix execute_contract_fpga_ -mg_file D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/extcodecopy.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'extcodecopy'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.151 seconds; current allocated memory: 671.113 MB.
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.rtl_wrap.cfg.tcl 
Execute       gen_rtl extcodecopy -style xilinx -f -lang vhdl -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/vhdl/execute_contract_fpga_extcodecopy 
Execute       gen_rtl extcodecopy -style xilinx -f -lang vlog -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/verilog/execute_contract_fpga_extcodecopy 
Execute       syn_report -csynth -model extcodecopy -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/extcodecopy_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model extcodecopy -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/extcodecopy_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model extcodecopy -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/extcodecopy.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.195 sec.
Execute       db_write -model extcodecopy -f -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/extcodecopy.adb 
Execute       gen_tb_info extcodecopy -p D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/extcodecopy 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mload' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mload -top_prefix execute_contract_fpga_ -sub_prefix execute_contract_fpga_ -mg_file D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/mload.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_60s_60s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mload'.
Command       create_rtl_model done; 0.207 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 674.194 MB.
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.rtl_wrap.cfg.tcl 
Execute       gen_rtl mload -style xilinx -f -lang vhdl -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/vhdl/execute_contract_fpga_mload 
Execute       gen_rtl mload -style xilinx -f -lang vlog -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/verilog/execute_contract_fpga_mload 
Execute       syn_report -csynth -model mload -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/mload_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.128 sec.
Execute       syn_report -rtlxml -model mload -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/mload_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mload -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/mload.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.303 sec.
Execute       db_write -model mload -f -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/mload.adb 
Command       db_write done; 0.13 sec.
Execute       gen_tb_info mload -p D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/mload 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calldatacopy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model calldatacopy -top_prefix execute_contract_fpga_ -sub_prefix execute_contract_fpga_ -mg_file D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/calldatacopy.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calldatacopy'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.205 seconds; current allocated memory: 678.756 MB.
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.rtl_wrap.cfg.tcl 
Execute       gen_rtl calldatacopy -style xilinx -f -lang vhdl -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/vhdl/execute_contract_fpga_calldatacopy 
Execute       gen_rtl calldatacopy -style xilinx -f -lang vlog -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/verilog/execute_contract_fpga_calldatacopy 
Execute       syn_report -csynth -model calldatacopy -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/calldatacopy_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.102 sec.
Execute       syn_report -rtlxml -model calldatacopy -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/calldatacopy_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model calldatacopy -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/calldatacopy.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.319 sec.
Execute       db_write -model calldatacopy -f -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/calldatacopy.adb 
Execute       gen_tb_info calldatacopy -p D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/calldatacopy 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calldataload' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model calldataload -top_prefix execute_contract_fpga_ -sub_prefix execute_contract_fpga_ -mg_file D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/calldataload.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calldataload'.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.085 seconds; current allocated memory: 682.602 MB.
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.rtl_wrap.cfg.tcl 
Execute       gen_rtl calldataload -style xilinx -f -lang vhdl -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/vhdl/execute_contract_fpga_calldataload 
Execute       gen_rtl calldataload -style xilinx -f -lang vlog -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/verilog/execute_contract_fpga_calldataload 
Execute       syn_report -csynth -model calldataload -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/calldataload_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.123 sec.
Execute       syn_report -rtlxml -model calldataload -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/calldataload_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model calldataload -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/calldataload.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.266 sec.
Execute       db_write -model calldataload -f -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/calldataload.adb 
Command       db_write done; 0.119 sec.
Execute       gen_tb_info calldataload -p D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/calldataload 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'codecopy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model codecopy -top_prefix execute_contract_fpga_ -sub_prefix execute_contract_fpga_ -mg_file D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/codecopy.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'mux_42_64_1_1' is changed to 'mux_42_64_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'codecopy'.
Command       create_rtl_model done; 0.226 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.247 seconds; current allocated memory: 686.966 MB.
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.rtl_wrap.cfg.tcl 
Execute       gen_rtl codecopy -style xilinx -f -lang vhdl -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/vhdl/execute_contract_fpga_codecopy 
Execute       gen_rtl codecopy -style xilinx -f -lang vlog -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/verilog/execute_contract_fpga_codecopy 
Execute       syn_report -csynth -model codecopy -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/codecopy_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.104 sec.
Execute       syn_report -rtlxml -model codecopy -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/codecopy_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model codecopy -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/codecopy.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.326 sec.
Execute       db_write -model codecopy -f -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/codecopy.adb 
Execute       gen_tb_info codecopy -p D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/codecopy 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'check_memory_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model check_memory.1 -top_prefix execute_contract_fpga_ -sub_prefix execute_contract_fpga_ -mg_file D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/check_memory_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_60s_60s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'check_memory_1'.
Command       create_rtl_model done; 0.155 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.124 seconds; current allocated memory: 689.826 MB.
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.rtl_wrap.cfg.tcl 
Execute       gen_rtl check_memory.1 -style xilinx -f -lang vhdl -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/vhdl/execute_contract_fpga_check_memory_1 
Execute       gen_rtl check_memory.1 -style xilinx -f -lang vlog -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/verilog/execute_contract_fpga_check_memory_1 
Execute       syn_report -csynth -model check_memory.1 -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/check_memory_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model check_memory.1 -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/check_memory_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model check_memory.1 -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/check_memory_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.172 sec.
Execute       db_write -model check_memory.1 -f -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/check_memory_1.adb 
Execute       gen_tb_info check_memory.1 -p D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/check_memory_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha3_permutation_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sha3_permutation.1 -top_prefix execute_contract_fpga_ -sub_prefix execute_contract_fpga_ -mg_file D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sha3_permutation_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha3_permutation_1'.
Command       create_rtl_model done; 0.201 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.918 seconds; current allocated memory: 693.296 MB.
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.rtl_wrap.cfg.tcl 
Execute       gen_rtl sha3_permutation.1 -style xilinx -f -lang vhdl -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/vhdl/execute_contract_fpga_sha3_permutation_1 
Execute       gen_rtl sha3_permutation.1 -style xilinx -f -lang vlog -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/verilog/execute_contract_fpga_sha3_permutation_1 
Execute       syn_report -csynth -model sha3_permutation.1 -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/sha3_permutation_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.244 sec.
Execute       syn_report -rtlxml -model sha3_permutation.1 -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/sha3_permutation_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       syn_report -verbosereport -model sha3_permutation.1 -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sha3_permutation_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.549 sec.
Execute       db_write -model sha3_permutation.1 -f -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sha3_permutation_1.adb 
Command       db_write done; 0.198 sec.
Execute       gen_tb_info sha3_permutation.1 -p D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sha3_permutation_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_keccak_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model compute_keccak.1 -top_prefix execute_contract_fpga_ -sub_prefix execute_contract_fpga_ -mg_file D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/compute_keccak_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_18ns_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_16ns_9ns_16_20_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_keccak_1'.
Command       create_rtl_model done; 0.211 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.847 seconds; current allocated memory: 699.230 MB.
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_keccak.1 -style xilinx -f -lang vhdl -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/vhdl/execute_contract_fpga_compute_keccak_1 
Execute       gen_rtl compute_keccak.1 -style xilinx -f -lang vlog -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/verilog/execute_contract_fpga_compute_keccak_1 
Execute       syn_report -csynth -model compute_keccak.1 -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/compute_keccak_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.131 sec.
Execute       syn_report -rtlxml -model compute_keccak.1 -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/compute_keccak_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model compute_keccak.1 -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/compute_keccak_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.644 sec.
Execute       db_write -model compute_keccak.1 -f -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/compute_keccak_1.adb 
Command       db_write done; 0.134 sec.
Execute       gen_tb_info compute_keccak.1 -p D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/compute_keccak_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_rs_assign_256u_uint_256u_void' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator>>=<256u, uint<256u>, void> -top_prefix execute_contract_fpga_ -sub_prefix execute_contract_fpga_ -mg_file D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_rs_assign_256u_uint_256u_void.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_rs_assign_256u_uint_256u_void'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.541 seconds; current allocated memory: 703.731 MB.
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator>>=<256u, uint<256u>, void> -style xilinx -f -lang vhdl -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/vhdl/execute_contract_fpga_operator_rs_assign_256u_uint_256u_void 
Execute       gen_rtl operator>>=<256u, uint<256u>, void> -style xilinx -f -lang vlog -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/verilog/execute_contract_fpga_operator_rs_assign_256u_uint_256u_void 
Execute       syn_report -csynth -model operator>>=<256u, uint<256u>, void> -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/operator_rs_assign_256u_uint_256u_void_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator>>=<256u, uint<256u>, void> -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/operator_rs_assign_256u_uint_256u_void_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator>>=<256u, uint<256u>, void> -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_rs_assign_256u_uint_256u_void.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.132 sec.
Execute       db_write -model operator>>=<256u, uint<256u>, void> -f -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_rs_assign_256u_uint_256u_void.adb 
Execute       gen_tb_info operator>>=<256u, uint<256u>, void> -p D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_rs_assign_256u_uint_256u_void 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sar -top_prefix execute_contract_fpga_ -sub_prefix execute_contract_fpga_ -mg_file D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sar.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'mux_42_64_1_1' is changed to 'mux_42_64_1_1_x0' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1_x0': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sar'.
Command       create_rtl_model done; 0.236 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.907 seconds; current allocated memory: 707.372 MB.
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.rtl_wrap.cfg.tcl 
Execute       gen_rtl sar -style xilinx -f -lang vhdl -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/vhdl/execute_contract_fpga_sar 
Execute       gen_rtl sar -style xilinx -f -lang vlog -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/verilog/execute_contract_fpga_sar 
Execute       syn_report -csynth -model sar -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/sar_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.19 sec.
Execute       syn_report -rtlxml -model sar -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/sar_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sar -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sar.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.503 sec.
Execute       db_write -model sar -f -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sar.adb 
Command       db_write done; 0.175 sec.
Execute       gen_tb_info sar -p D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sar 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_ls_assign_256u_uint_256u_void' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator<<=<256u, uint<256u>, void> -top_prefix execute_contract_fpga_ -sub_prefix execute_contract_fpga_ -mg_file D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_ls_assign_256u_uint_256u_void.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_ls_assign_256u_uint_256u_void'.
Command       create_rtl_model done; 0.108 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.586 seconds; current allocated memory: 712.866 MB.
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator<<=<256u, uint<256u>, void> -style xilinx -f -lang vhdl -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/vhdl/execute_contract_fpga_operator_ls_assign_256u_uint_256u_void 
Execute       gen_rtl operator<<=<256u, uint<256u>, void> -style xilinx -f -lang vlog -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/verilog/execute_contract_fpga_operator_ls_assign_256u_uint_256u_void 
Execute       syn_report -csynth -model operator<<=<256u, uint<256u>, void> -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/operator_ls_assign_256u_uint_256u_void_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator<<=<256u, uint<256u>, void> -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/operator_ls_assign_256u_uint_256u_void_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator<<=<256u, uint<256u>, void> -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_ls_assign_256u_uint_256u_void.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.135 sec.
Execute       db_write -model operator<<=<256u, uint<256u>, void> -f -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_ls_assign_256u_uint_256u_void.adb 
Execute       gen_tb_info operator<<=<256u, uint<256u>, void> -p D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_ls_assign_256u_uint_256u_void 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model byte -top_prefix execute_contract_fpga_ -sub_prefix execute_contract_fpga_ -mg_file D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/byte_r.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_r'.
Command       create_rtl_model done; 0.117 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.83 seconds; current allocated memory: 715.684 MB.
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.rtl_wrap.cfg.tcl 
Execute       gen_rtl byte -style xilinx -f -lang vhdl -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/vhdl/execute_contract_fpga_byte_r 
Execute       gen_rtl byte -style xilinx -f -lang vlog -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/verilog/execute_contract_fpga_byte_r 
Execute       syn_report -csynth -model byte -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/byte_r_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model byte -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/byte_r_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model byte -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/byte_r.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.218 sec.
Execute       db_write -model byte -f -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/byte_r.adb 
Execute       gen_tb_info byte -p D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/byte_r 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'slt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model slt -top_prefix execute_contract_fpga_ -sub_prefix execute_contract_fpga_ -mg_file D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/slt.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'slt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.984 seconds; current allocated memory: 718.553 MB.
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.rtl_wrap.cfg.tcl 
Execute       gen_rtl slt -style xilinx -f -lang vhdl -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/vhdl/execute_contract_fpga_slt 
Execute       gen_rtl slt -style xilinx -f -lang vlog -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/verilog/execute_contract_fpga_slt 
Execute       syn_report -csynth -model slt -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/slt_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model slt -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/slt_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model slt -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/slt.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model slt -f -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/slt.adb 
Execute       gen_tb_info slt -p D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/slt 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'signextend' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model signextend -top_prefix execute_contract_fpga_ -sub_prefix execute_contract_fpga_ -mg_file D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/signextend.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1': 23 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'signextend'.
Command       create_rtl_model done; 0.186 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.678 seconds; current allocated memory: 721.620 MB.
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.rtl_wrap.cfg.tcl 
Execute       gen_rtl signextend -style xilinx -f -lang vhdl -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/vhdl/execute_contract_fpga_signextend 
Execute       gen_rtl signextend -style xilinx -f -lang vlog -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/verilog/execute_contract_fpga_signextend 
Execute       syn_report -csynth -model signextend -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/signextend_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.224 sec.
Execute       syn_report -rtlxml -model signextend -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/signextend_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.121 sec.
Execute       syn_report -verbosereport -model signextend -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/signextend.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.468 sec.
Execute       db_write -model signextend -f -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/signextend.adb 
Command       db_write done; 0.213 sec.
Execute       gen_tb_info signextend -p D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/signextend 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_mul_assign_256u_uint_256u_void' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator*=<256u, uint<256u>, void> -top_prefix execute_contract_fpga_ -sub_prefix execute_contract_fpga_ -mg_file D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_mul_assign_256u_uint_256u_void.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_64ns_128_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_mul_assign_256u_uint_256u_void'.
Command       create_rtl_model done; 0.202 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.821 seconds; current allocated memory: 728.100 MB.
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator*=<256u, uint<256u>, void> -style xilinx -f -lang vhdl -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/vhdl/execute_contract_fpga_operator_mul_assign_256u_uint_256u_void 
Execute       gen_rtl operator*=<256u, uint<256u>, void> -style xilinx -f -lang vlog -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/verilog/execute_contract_fpga_operator_mul_assign_256u_uint_256u_void 
Execute       syn_report -csynth -model operator*=<256u, uint<256u>, void> -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/operator_mul_assign_256u_uint_256u_void_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.143 sec.
Execute       syn_report -rtlxml -model operator*=<256u, uint<256u>, void> -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/operator_mul_assign_256u_uint_256u_void_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator*=<256u, uint<256u>, void> -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_mul_assign_256u_uint_256u_void.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.179 sec.
Execute       db_write -model operator*=<256u, uint<256u>, void> -f -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_mul_assign_256u_uint_256u_void.adb 
Execute       gen_tb_info operator*=<256u, uint<256u>, void> -p D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_mul_assign_256u_uint_256u_void 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_256u_uint_256u_void_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator*=<256u, uint<256u>, void>.1 -top_prefix execute_contract_fpga_ -sub_prefix execute_contract_fpga_ -mg_file D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_256u_uint_256u_void_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_64ns_128_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_256u_uint_256u_void_1'.
Command       create_rtl_model done; 0.192 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.034 seconds; current allocated memory: 730.723 MB.
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator*=<256u, uint<256u>, void>.1 -style xilinx -f -lang vhdl -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/vhdl/execute_contract_fpga_operator_256u_uint_256u_void_1 
Execute       gen_rtl operator*=<256u, uint<256u>, void>.1 -style xilinx -f -lang vlog -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/verilog/execute_contract_fpga_operator_256u_uint_256u_void_1 
Execute       syn_report -csynth -model operator*=<256u, uint<256u>, void>.1 -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/operator_256u_uint_256u_void_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator*=<256u, uint<256u>, void>.1 -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/operator_256u_uint_256u_void_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator*=<256u, uint<256u>, void>.1 -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_256u_uint_256u_void_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.176 sec.
Execute       db_write -model operator*=<256u, uint<256u>, void>.1 -f -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_256u_uint_256u_void_1.adb 
Execute       gen_tb_info operator*=<256u, uint<256u>, void>.1 -p D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_256u_uint_256u_void_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_256u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model exp<256u> -top_prefix execute_contract_fpga_ -sub_prefix execute_contract_fpga_ -mg_file D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/exp_256u_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_42_1_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_256u_s'.
Command       create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.974 seconds; current allocated memory: 734.370 MB.
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.rtl_wrap.cfg.tcl 
Execute       gen_rtl exp<256u> -style xilinx -f -lang vhdl -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/vhdl/execute_contract_fpga_exp_256u_s 
Execute       gen_rtl exp<256u> -style xilinx -f -lang vlog -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/verilog/execute_contract_fpga_exp_256u_s 
Execute       syn_report -csynth -model exp<256u> -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/exp_256u_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.127 sec.
Execute       syn_report -rtlxml -model exp<256u> -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/exp_256u_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model exp<256u> -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/exp_256u_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.448 sec.
Execute       db_write -model exp<256u> -f -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/exp_256u_s.adb 
Command       db_write done; 0.14 sec.
Execute       gen_tb_info exp<256u> -p D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/exp_256u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'udivrem_by2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model udivrem_by2 -top_prefix execute_contract_fpga_ -sub_prefix execute_contract_fpga_ -mg_file D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_by2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_41ns_22ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_41ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_46ns_64s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_46ns_110_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_64ns_128_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11ns_11ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'udivrem_by2'.
Command       create_rtl_model done; 0.432 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.715 seconds; current allocated memory: 740.355 MB.
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.rtl_wrap.cfg.tcl 
Execute       gen_rtl udivrem_by2 -style xilinx -f -lang vhdl -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/vhdl/execute_contract_fpga_udivrem_by2 
Execute       gen_rtl udivrem_by2 -style xilinx -f -lang vlog -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/verilog/execute_contract_fpga_udivrem_by2 
Execute       syn_report -csynth -model udivrem_by2 -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/udivrem_by2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.179 sec.
Execute       syn_report -rtlxml -model udivrem_by2 -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/udivrem_by2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model udivrem_by2 -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_by2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.447 sec.
Execute       db_write -model udivrem_by2 -f -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_by2.adb 
Command       db_write done; 0.135 sec.
Execute       gen_tb_info udivrem_by2 -p D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_by2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'submul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model submul -top_prefix execute_contract_fpga_ -sub_prefix execute_contract_fpga_ -mg_file D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/submul.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_64ns_128_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'submul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.392 seconds; current allocated memory: 743.321 MB.
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.rtl_wrap.cfg.tcl 
Execute       gen_rtl submul -style xilinx -f -lang vhdl -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/vhdl/execute_contract_fpga_submul 
Execute       gen_rtl submul -style xilinx -f -lang vlog -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/verilog/execute_contract_fpga_submul 
Execute       syn_report -csynth -model submul -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/submul_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model submul -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/submul_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model submul -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/submul.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model submul -f -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/submul.adb 
Execute       gen_tb_info submul -p D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/submul 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'udivrem_knuth_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model udivrem_knuth.1 -top_prefix execute_contract_fpga_ -sub_prefix execute_contract_fpga_ -mg_file D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_knuth_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_41ns_22ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_41ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_46ns_64s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_46ns_110_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_64ns_128_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11ns_11ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'udivrem_knuth_1'.
Command       create_rtl_model done; 0.459 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.947 seconds; current allocated memory: 745.724 MB.
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.rtl_wrap.cfg.tcl 
Execute       gen_rtl udivrem_knuth.1 -style xilinx -f -lang vhdl -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/vhdl/execute_contract_fpga_udivrem_knuth_1 
Execute       gen_rtl udivrem_knuth.1 -style xilinx -f -lang vlog -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/verilog/execute_contract_fpga_udivrem_knuth_1 
Execute       syn_report -csynth -model udivrem_knuth.1 -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/udivrem_knuth_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.228 sec.
Execute       syn_report -rtlxml -model udivrem_knuth.1 -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/udivrem_knuth_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.111 sec.
Execute       syn_report -verbosereport -model udivrem_knuth.1 -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_knuth_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.548 sec.
Execute       db_write -model udivrem_knuth.1 -f -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_knuth_1.adb 
Command       db_write done; 0.17 sec.
Execute       gen_tb_info udivrem_knuth.1 -p D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_knuth_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'udivrem_512u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model udivrem<512u> -top_prefix execute_contract_fpga_ -sub_prefix execute_contract_fpga_ -mg_file D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_512u_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_41ns_22ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_41ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_46ns_64s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_46ns_110_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_64ns_128_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11ns_11ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'udivrem_512u_s'.
Command       create_rtl_model done; 0.555 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.104 seconds; current allocated memory: 751.802 MB.
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.rtl_wrap.cfg.tcl 
Execute       gen_rtl udivrem<512u> -style xilinx -f -lang vhdl -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/vhdl/execute_contract_fpga_udivrem_512u_s 
Execute       gen_rtl udivrem<512u> -style xilinx -f -lang vlog -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/verilog/execute_contract_fpga_udivrem_512u_s 
Execute       syn_report -csynth -model udivrem<512u> -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/udivrem_512u_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.234 sec.
Execute       syn_report -rtlxml -model udivrem<512u> -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/udivrem_512u_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.114 sec.
Execute       syn_report -verbosereport -model udivrem<512u> -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_512u_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.131 sec.
Execute       db_write -model udivrem<512u> -f -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_512u_s.adb 
Command       db_write done; 0.22 sec.
Execute       gen_tb_info udivrem<512u> -p D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_512u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mulmod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mulmod -top_prefix execute_contract_fpga_ -sub_prefix execute_contract_fpga_ -mg_file D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/mulmod.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_64ns_128_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mulmod'.
Command       create_rtl_model done; 0.163 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.503 seconds; current allocated memory: 758.695 MB.
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.rtl_wrap.cfg.tcl 
Execute       gen_rtl mulmod -style xilinx -f -lang vhdl -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/vhdl/execute_contract_fpga_mulmod 
Execute       gen_rtl mulmod -style xilinx -f -lang vlog -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/verilog/execute_contract_fpga_mulmod 
Execute       syn_report -csynth -model mulmod -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/mulmod_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mulmod -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/mulmod_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mulmod -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/mulmod.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.064 sec.
Execute       db_write -model mulmod -f -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/mulmod.adb 
Execute       gen_tb_info mulmod -p D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/mulmod 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'addmod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model addmod -top_prefix execute_contract_fpga_ -sub_prefix execute_contract_fpga_ -mg_file D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/addmod.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'addmod'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.836 seconds; current allocated memory: 761.392 MB.
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.rtl_wrap.cfg.tcl 
Execute       gen_rtl addmod -style xilinx -f -lang vhdl -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/vhdl/execute_contract_fpga_addmod 
Execute       gen_rtl addmod -style xilinx -f -lang vlog -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/verilog/execute_contract_fpga_addmod 
Execute       syn_report -csynth -model addmod -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/addmod_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model addmod -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/addmod_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model addmod -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/addmod.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.999 sec.
Execute       db_write -model addmod -f -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/addmod.adb 
Execute       gen_tb_info addmod -p D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/addmod 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_256u_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator-<256u>.1 -top_prefix execute_contract_fpga_ -sub_prefix execute_contract_fpga_ -mg_file D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_256u_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_256u_1'.
Command       create_rtl_model done; 0.104 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.649 seconds; current allocated memory: 763.850 MB.
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator-<256u>.1 -style xilinx -f -lang vhdl -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/vhdl/execute_contract_fpga_operator_256u_1 
Execute       gen_rtl operator-<256u>.1 -style xilinx -f -lang vlog -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/verilog/execute_contract_fpga_operator_256u_1 
Execute       syn_report -csynth -model operator-<256u>.1 -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/operator_256u_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator-<256u>.1 -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/operator_256u_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator-<256u>.1 -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_256u_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.147 sec.
Execute       db_write -model operator-<256u>.1 -f -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_256u_1.adb 
Execute       gen_tb_info operator-<256u>.1 -p D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_256u_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'udivrem_by2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model udivrem_by2.1 -top_prefix execute_contract_fpga_ -sub_prefix execute_contract_fpga_ -mg_file D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_by2_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_41ns_22ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_41ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_46ns_64s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_46ns_110_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_64ns_128_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11ns_11ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'udivrem_by2_1'.
Command       create_rtl_model done; 0.483 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.219 seconds; current allocated memory: 766.859 MB.
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.rtl_wrap.cfg.tcl 
Execute       gen_rtl udivrem_by2.1 -style xilinx -f -lang vhdl -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/vhdl/execute_contract_fpga_udivrem_by2_1 
Execute       gen_rtl udivrem_by2.1 -style xilinx -f -lang vlog -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/verilog/execute_contract_fpga_udivrem_by2_1 
Execute       syn_report -csynth -model udivrem_by2.1 -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/udivrem_by2_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.192 sec.
Execute       syn_report -rtlxml -model udivrem_by2.1 -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/udivrem_by2_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model udivrem_by2.1 -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_by2_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.414 sec.
Execute       db_write -model udivrem_by2.1 -f -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_by2_1.adb 
Command       db_write done; 0.134 sec.
Execute       gen_tb_info udivrem_by2.1 -p D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_by2_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'submul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model submul.1 -top_prefix execute_contract_fpga_ -sub_prefix execute_contract_fpga_ -mg_file D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/submul_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_64ns_128_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'submul_1'.
Command       create_rtl_model done; 0.136 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.438 seconds; current allocated memory: 769.879 MB.
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.rtl_wrap.cfg.tcl 
Execute       gen_rtl submul.1 -style xilinx -f -lang vhdl -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/vhdl/execute_contract_fpga_submul_1 
Execute       gen_rtl submul.1 -style xilinx -f -lang vlog -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/verilog/execute_contract_fpga_submul_1 
Execute       syn_report -csynth -model submul.1 -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/submul_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model submul.1 -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/submul_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model submul.1 -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/submul_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model submul.1 -f -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/submul_1.adb 
Execute       gen_tb_info submul.1 -p D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/submul_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'udivrem_knuth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model udivrem_knuth -top_prefix execute_contract_fpga_ -sub_prefix execute_contract_fpga_ -mg_file D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_knuth.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_41ns_22ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_41ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_46ns_64s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_46ns_110_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_64ns_128_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11ns_11ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_1_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'udivrem_knuth'.
Command       create_rtl_model done; 0.572 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.088 seconds; current allocated memory: 772.650 MB.
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.rtl_wrap.cfg.tcl 
Execute       gen_rtl udivrem_knuth -style xilinx -f -lang vhdl -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/vhdl/execute_contract_fpga_udivrem_knuth 
Execute       gen_rtl udivrem_knuth -style xilinx -f -lang vlog -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/verilog/execute_contract_fpga_udivrem_knuth 
Execute       syn_report -csynth -model udivrem_knuth -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/udivrem_knuth_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.255 sec.
Execute       syn_report -rtlxml -model udivrem_knuth -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/udivrem_knuth_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.123 sec.
Execute       syn_report -verbosereport -model udivrem_knuth -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_knuth.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.594 sec.
Execute       db_write -model udivrem_knuth -f -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_knuth.adb 
Command       db_write done; 0.189 sec.
Execute       gen_tb_info udivrem_knuth -p D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_knuth 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'udivrem_256u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model udivrem<256u> -top_prefix execute_contract_fpga_ -sub_prefix execute_contract_fpga_ -mg_file D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_256u_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_41ns_22ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_41ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_46ns_64s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_46ns_110_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_64ns_128_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11ns_11ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_1_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'udivrem_256u_s'.
Command       create_rtl_model done; 0.78 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.472 seconds; current allocated memory: 780.075 MB.
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.rtl_wrap.cfg.tcl 
Execute       gen_rtl udivrem<256u> -style xilinx -f -lang vhdl -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/vhdl/execute_contract_fpga_udivrem_256u_s 
Execute       gen_rtl udivrem<256u> -style xilinx -f -lang vlog -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/verilog/execute_contract_fpga_udivrem_256u_s 
Execute       syn_report -csynth -model udivrem<256u> -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/udivrem_256u_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.262 sec.
Execute       syn_report -rtlxml -model udivrem<256u> -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/udivrem_256u_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.127 sec.
Execute       syn_report -verbosereport -model udivrem<256u> -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_256u_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.222 sec.
Execute       db_write -model udivrem<256u> -f -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_256u_s.adb 
Command       db_write done; 0.243 sec.
Execute       gen_tb_info udivrem<256u> -p D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_256u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_sub_256u' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator-<256u> -top_prefix execute_contract_fpga_ -sub_prefix execute_contract_fpga_ -mg_file D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_sub_256u.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_sub_256u'.
Command       create_rtl_model done; 0.102 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.595 seconds; current allocated memory: 787.174 MB.
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator-<256u> -style xilinx -f -lang vhdl -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/vhdl/execute_contract_fpga_operator_sub_256u 
Execute       gen_rtl operator-<256u> -style xilinx -f -lang vlog -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/verilog/execute_contract_fpga_operator_sub_256u 
Execute       syn_report -csynth -model operator-<256u> -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/operator_sub_256u_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator-<256u> -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/operator_sub_256u_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator-<256u> -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_sub_256u.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.125 sec.
Execute       db_write -model operator-<256u> -f -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_sub_256u.adb 
Execute       gen_tb_info operator-<256u> -p D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_sub_256u 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sdivrem_256u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sdivrem<256u> -top_prefix execute_contract_fpga_ -sub_prefix execute_contract_fpga_ -mg_file D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sdivrem_256u_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1_x0': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sdivrem_256u_s'.
Command       create_rtl_model done; 0.205 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.909 seconds; current allocated memory: 790.518 MB.
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.rtl_wrap.cfg.tcl 
Execute       gen_rtl sdivrem<256u> -style xilinx -f -lang vhdl -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/vhdl/execute_contract_fpga_sdivrem_256u_s 
Execute       gen_rtl sdivrem<256u> -style xilinx -f -lang vlog -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/verilog/execute_contract_fpga_sdivrem_256u_s 
Execute       syn_report -csynth -model sdivrem<256u> -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/sdivrem_256u_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.132 sec.
Execute       syn_report -rtlxml -model sdivrem<256u> -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/sdivrem_256u_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sdivrem<256u> -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sdivrem_256u_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.343 sec.
Execute       db_write -model sdivrem<256u> -f -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sdivrem_256u_s.adb 
Command       db_write done; 0.125 sec.
Execute       gen_tb_info sdivrem<256u> -p D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sdivrem_256u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'udivrem_256u_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model udivrem<256u>.1 -top_prefix execute_contract_fpga_ -sub_prefix execute_contract_fpga_ -mg_file D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_256u_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_41ns_22ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_41ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_46ns_64s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_46ns_110_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_64ns_128_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11ns_11ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_1_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'udivrem_256u_1'.
Command       create_rtl_model done; 0.758 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.986 seconds; current allocated memory: 798.203 MB.
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.rtl_wrap.cfg.tcl 
Execute       gen_rtl udivrem<256u>.1 -style xilinx -f -lang vhdl -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/vhdl/execute_contract_fpga_udivrem_256u_1 
Execute       gen_rtl udivrem<256u>.1 -style xilinx -f -lang vlog -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/verilog/execute_contract_fpga_udivrem_256u_1 
Execute       syn_report -csynth -model udivrem<256u>.1 -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/udivrem_256u_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.318 sec.
Execute       syn_report -rtlxml -model udivrem<256u>.1 -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/udivrem_256u_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.156 sec.
Execute       syn_report -verbosereport -model udivrem<256u>.1 -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_256u_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.317 sec.
Execute       db_write -model udivrem<256u>.1 -f -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_256u_1.adb 
Command       db_write done; 0.302 sec.
Execute       gen_tb_info udivrem<256u>.1 -p D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_256u_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sub' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sub -top_prefix execute_contract_fpga_ -sub_prefix execute_contract_fpga_ -mg_file D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sub.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sub'.
Command       create_rtl_model done; 0.106 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 2.926 seconds; current allocated memory: 806.383 MB.
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.rtl_wrap.cfg.tcl 
Execute       gen_rtl sub -style xilinx -f -lang vhdl -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/vhdl/execute_contract_fpga_sub 
Execute       gen_rtl sub -style xilinx -f -lang vlog -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/verilog/execute_contract_fpga_sub 
Execute       syn_report -csynth -model sub -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/sub_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sub -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/sub_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sub -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sub.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model sub -f -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sub.adb 
Execute       gen_tb_info sub -p D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sub 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute_contract_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model execute_contract_fpga -top_prefix  -sub_prefix execute_contract_fpga_ -mg_file D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'execute_contract_fpga/msg' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'execute_contract_fpga/code' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'execute_contract_fpga/code_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'execute_contract_fpga/state' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'execute_contract_fpga/storage_stream_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'execute_contract_fpga/storage_stream_out_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'execute_contract_fpga/result' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'execute_contract_fpga' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_60s_60s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_64ns_128_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_3ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1': 55 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute_contract_fpga'.
Command       create_rtl_model done; 3.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.778 seconds; current allocated memory: 826.681 MB.
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.rtl_wrap.cfg.tcl 
Execute       gen_rtl execute_contract_fpga -istop -style xilinx -f -lang vhdl -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/vhdl/execute_contract_fpga 
Command       gen_rtl done; 1.231 sec.
Execute       gen_rtl execute_contract_fpga -istop -style xilinx -f -lang vlog -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/verilog/execute_contract_fpga 
Command       gen_rtl done; 0.64 sec.
Execute       syn_report -csynth -model execute_contract_fpga -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/execute_contract_fpga_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.62 sec.
Execute       syn_report -rtlxml -model execute_contract_fpga -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/execute_contract_fpga_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.589 sec.
Execute       syn_report -verbosereport -model execute_contract_fpga -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 10.203 sec.
Execute       db_write -model execute_contract_fpga -f -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.adb 
Command       db_write done; 1.467 sec.
Execute       gen_tb_info execute_contract_fpga -p D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga 
Execute       export_constraint_db -f -tool general -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.constraint.tcl 
Execute       syn_report -designview -model execute_contract_fpga -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.design.xml 
Command       syn_report done; 5.349 sec.
Execute       syn_report -csynthDesign -model execute_contract_fpga -o D:/projects/evmone_fpga/refactor-fpga/refactor/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model execute_contract_fpga -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model execute_contract_fpga -o D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks execute_contract_fpga 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain execute_contract_fpga 
INFO-FLOW: Model list for RTL component generation: selfdestruct check_memory mstore extcodecopy mload calldatacopy calldataload codecopy check_memory.1 sha3_permutation.1 compute_keccak.1 {operator>>=<256u, uint<256u>, void>} sar {operator<<=<256u, uint<256u>, void>} byte slt signextend {operator*=<256u, uint<256u>, void>} {operator*=<256u, uint<256u>, void>.1} exp<256u> udivrem_by2 submul udivrem_knuth.1 udivrem<512u> mulmod addmod operator-<256u>.1 udivrem_by2.1 submul.1 udivrem_knuth udivrem<256u> operator-<256u> sdivrem<256u> udivrem<256u>.1 sub execute_contract_fpga
INFO-FLOW: Handling components in module [selfdestruct] ... 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/selfdestruct.compgen.tcl 
INFO-FLOW: Handling components in module [check_memory] ... 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/check_memory.compgen.tcl 
INFO-FLOW: Found component execute_contract_fpga_mux_42_64_1_1.
INFO-FLOW: Append model execute_contract_fpga_mux_42_64_1_1
INFO-FLOW: Found component execute_contract_fpga_mul_60s_60s_64_1_1.
INFO-FLOW: Append model execute_contract_fpga_mul_60s_60s_64_1_1
INFO-FLOW: Handling components in module [mstore] ... 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/mstore.compgen.tcl 
INFO-FLOW: Handling components in module [extcodecopy] ... 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/extcodecopy.compgen.tcl 
INFO-FLOW: Handling components in module [mload] ... 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/mload.compgen.tcl 
INFO-FLOW: Handling components in module [calldatacopy] ... 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/calldatacopy.compgen.tcl 
INFO-FLOW: Handling components in module [calldataload] ... 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/calldataload.compgen.tcl 
INFO-FLOW: Handling components in module [codecopy] ... 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/codecopy.compgen.tcl 
INFO-FLOW: Found component execute_contract_fpga_mux_42_64_1_1_x.
INFO-FLOW: Append model execute_contract_fpga_mux_42_64_1_1_x
INFO-FLOW: Handling components in module [check_memory_1] ... 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/check_memory_1.compgen.tcl 
INFO-FLOW: Handling components in module [sha3_permutation_1] ... 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sha3_permutation_1.compgen.tcl 
INFO-FLOW: Found component execute_contract_fpga_sha3_permutation_1_constants.
INFO-FLOW: Append model execute_contract_fpga_sha3_permutation_1_constants
INFO-FLOW: Handling components in module [compute_keccak_1] ... 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/compute_keccak_1.compgen.tcl 
INFO-FLOW: Found component execute_contract_fpga_urem_16ns_9ns_16_20_seq_1.
INFO-FLOW: Append model execute_contract_fpga_urem_16ns_9ns_16_20_seq_1
INFO-FLOW: Found component execute_contract_fpga_mul_mul_16ns_18ns_33_4_1.
INFO-FLOW: Append model execute_contract_fpga_mul_mul_16ns_18ns_33_4_1
INFO-FLOW: Found component execute_contract_fpga_compute_keccak_1_keccak_context.
INFO-FLOW: Append model execute_contract_fpga_compute_keccak_1_keccak_context
INFO-FLOW: Handling components in module [operator_rs_assign_256u_uint_256u_void] ... 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_rs_assign_256u_uint_256u_void.compgen.tcl 
INFO-FLOW: Handling components in module [sar] ... 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sar.compgen.tcl 
INFO-FLOW: Found component execute_contract_fpga_mux_42_64_1_1_x0.
INFO-FLOW: Append model execute_contract_fpga_mux_42_64_1_1_x0
INFO-FLOW: Found component execute_contract_fpga_mux_42_64_1_1_x0.
INFO-FLOW: Append model execute_contract_fpga_mux_42_64_1_1_x0
INFO-FLOW: Handling components in module [operator_ls_assign_256u_uint_256u_void] ... 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_ls_assign_256u_uint_256u_void.compgen.tcl 
INFO-FLOW: Handling components in module [byte_r] ... 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/byte_r.compgen.tcl 
INFO-FLOW: Handling components in module [slt] ... 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/slt.compgen.tcl 
INFO-FLOW: Handling components in module [signextend] ... 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/signextend.compgen.tcl 
INFO-FLOW: Handling components in module [operator_mul_assign_256u_uint_256u_void] ... 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_mul_assign_256u_uint_256u_void.compgen.tcl 
INFO-FLOW: Found component execute_contract_fpga_mul_64ns_64ns_128_1_1.
INFO-FLOW: Append model execute_contract_fpga_mul_64ns_64ns_128_1_1
INFO-FLOW: Found component execute_contract_fpga_mul_64s_64s_64_1_1.
INFO-FLOW: Append model execute_contract_fpga_mul_64s_64s_64_1_1
INFO-FLOW: Handling components in module [operator_256u_uint_256u_void_1] ... 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_256u_uint_256u_void_1.compgen.tcl 
INFO-FLOW: Handling components in module [exp_256u_s] ... 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/exp_256u_s.compgen.tcl 
INFO-FLOW: Found component execute_contract_fpga_mux_42_1_1_1.
INFO-FLOW: Append model execute_contract_fpga_mux_42_1_1_1
INFO-FLOW: Found component execute_contract_fpga_mux_42_1_1_1.
INFO-FLOW: Append model execute_contract_fpga_mux_42_1_1_1
INFO-FLOW: Found component execute_contract_fpga_mux_42_1_1_1.
INFO-FLOW: Append model execute_contract_fpga_mux_42_1_1_1
INFO-FLOW: Found component execute_contract_fpga_mux_42_1_1_1.
INFO-FLOW: Append model execute_contract_fpga_mux_42_1_1_1
INFO-FLOW: Handling components in module [udivrem_by2] ... 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_by2.compgen.tcl 
INFO-FLOW: Found component execute_contract_fpga_mul_41ns_22ns_62_1_1.
INFO-FLOW: Append model execute_contract_fpga_mul_41ns_22ns_62_1_1
INFO-FLOW: Found component execute_contract_fpga_mul_41ns_32ns_64_1_1.
INFO-FLOW: Append model execute_contract_fpga_mul_41ns_32ns_64_1_1
INFO-FLOW: Found component execute_contract_fpga_mul_64s_32ns_64_1_1.
INFO-FLOW: Append model execute_contract_fpga_mul_64s_32ns_64_1_1
INFO-FLOW: Found component execute_contract_fpga_mul_46ns_64s_64_1_1.
INFO-FLOW: Append model execute_contract_fpga_mul_46ns_64s_64_1_1
INFO-FLOW: Found component execute_contract_fpga_mul_64ns_46ns_110_1_1.
INFO-FLOW: Append model execute_contract_fpga_mul_64ns_46ns_110_1_1
INFO-FLOW: Found component execute_contract_fpga_mul_mul_11ns_11ns_22_4_1.
INFO-FLOW: Append model execute_contract_fpga_mul_mul_11ns_11ns_22_4_1
INFO-FLOW: Found component execute_contract_fpga_udivrem_by2_intx_internal_reciprocal_table.
INFO-FLOW: Append model execute_contract_fpga_udivrem_by2_intx_internal_reciprocal_table
INFO-FLOW: Handling components in module [submul] ... 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/submul.compgen.tcl 
INFO-FLOW: Handling components in module [udivrem_knuth_1] ... 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_knuth_1.compgen.tcl 
INFO-FLOW: Handling components in module [udivrem_512u_s] ... 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_512u_s.compgen.tcl 
INFO-FLOW: Found component execute_contract_fpga_udivrem_512u_s_na_divisor_word_num_bits.
INFO-FLOW: Append model execute_contract_fpga_udivrem_512u_s_na_divisor_word_num_bits
INFO-FLOW: Found component execute_contract_fpga_udivrem_512u_s_q_word_num_bits.
INFO-FLOW: Append model execute_contract_fpga_udivrem_512u_s_q_word_num_bits
INFO-FLOW: Found component execute_contract_fpga_udivrem_512u_s_r_word_num_bits.
INFO-FLOW: Append model execute_contract_fpga_udivrem_512u_s_r_word_num_bits
INFO-FLOW: Handling components in module [mulmod] ... 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/mulmod.compgen.tcl 
INFO-FLOW: Found component execute_contract_fpga_mulmod_ref_tmp_1_i_i.
INFO-FLOW: Append model execute_contract_fpga_mulmod_ref_tmp_1_i_i
INFO-FLOW: Handling components in module [addmod] ... 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/addmod.compgen.tcl 
INFO-FLOW: Handling components in module [operator_256u_1] ... 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_256u_1.compgen.tcl 
INFO-FLOW: Handling components in module [udivrem_by2_1] ... 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_by2_1.compgen.tcl 
INFO-FLOW: Handling components in module [submul_1] ... 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/submul_1.compgen.tcl 
INFO-FLOW: Handling components in module [udivrem_knuth] ... 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_knuth.compgen.tcl 
INFO-FLOW: Handling components in module [udivrem_256u_s] ... 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_256u_s.compgen.tcl 
INFO-FLOW: Found component execute_contract_fpga_udivrem_256u_s_na_numerator_word_num_bits.
INFO-FLOW: Append model execute_contract_fpga_udivrem_256u_s_na_numerator_word_num_bits
INFO-FLOW: Handling components in module [operator_sub_256u] ... 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_sub_256u.compgen.tcl 
INFO-FLOW: Handling components in module [sdivrem_256u_s] ... 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sdivrem_256u_s.compgen.tcl 
INFO-FLOW: Handling components in module [udivrem_256u_1] ... 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_256u_1.compgen.tcl 
INFO-FLOW: Handling components in module [sub] ... 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sub.compgen.tcl 
INFO-FLOW: Handling components in module [execute_contract_fpga] ... 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.compgen.tcl 
INFO-FLOW: Found component execute_contract_fpga_mul_7s_3ns_9_1_1.
INFO-FLOW: Append model execute_contract_fpga_mul_7s_3ns_9_1_1
INFO-FLOW: Found component execute_contract_fpga_mul_64ns_66ns_129_1_1.
INFO-FLOW: Append model execute_contract_fpga_mul_64ns_66ns_129_1_1
INFO-FLOW: Found component execute_contract_fpga_default_op_table_M_elems_gas_cost.
INFO-FLOW: Append model execute_contract_fpga_default_op_table_M_elems_gas_cost
INFO-FLOW: Append model selfdestruct
INFO-FLOW: Append model check_memory
INFO-FLOW: Append model mstore
INFO-FLOW: Append model extcodecopy
INFO-FLOW: Append model mload
INFO-FLOW: Append model calldatacopy
INFO-FLOW: Append model calldataload
INFO-FLOW: Append model codecopy
INFO-FLOW: Append model check_memory_1
INFO-FLOW: Append model sha3_permutation_1
INFO-FLOW: Append model compute_keccak_1
INFO-FLOW: Append model operator_rs_assign_256u_uint_256u_void
INFO-FLOW: Append model sar
INFO-FLOW: Append model operator_ls_assign_256u_uint_256u_void
INFO-FLOW: Append model byte_r
INFO-FLOW: Append model slt
INFO-FLOW: Append model signextend
INFO-FLOW: Append model operator_mul_assign_256u_uint_256u_void
INFO-FLOW: Append model operator_256u_uint_256u_void_1
INFO-FLOW: Append model exp_256u_s
INFO-FLOW: Append model udivrem_by2
INFO-FLOW: Append model submul
INFO-FLOW: Append model udivrem_knuth_1
INFO-FLOW: Append model udivrem_512u_s
INFO-FLOW: Append model mulmod
INFO-FLOW: Append model addmod
INFO-FLOW: Append model operator_256u_1
INFO-FLOW: Append model udivrem_by2_1
INFO-FLOW: Append model submul_1
INFO-FLOW: Append model udivrem_knuth
INFO-FLOW: Append model udivrem_256u_s
INFO-FLOW: Append model operator_sub_256u
INFO-FLOW: Append model sdivrem_256u_s
INFO-FLOW: Append model udivrem_256u_1
INFO-FLOW: Append model sub
INFO-FLOW: Append model execute_contract_fpga
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: execute_contract_fpga_mux_42_64_1_1 execute_contract_fpga_mul_60s_60s_64_1_1 execute_contract_fpga_mux_42_64_1_1_x execute_contract_fpga_sha3_permutation_1_constants execute_contract_fpga_urem_16ns_9ns_16_20_seq_1 execute_contract_fpga_mul_mul_16ns_18ns_33_4_1 execute_contract_fpga_compute_keccak_1_keccak_context execute_contract_fpga_mux_42_64_1_1_x0 execute_contract_fpga_mux_42_64_1_1_x0 execute_contract_fpga_mul_64ns_64ns_128_1_1 execute_contract_fpga_mul_64s_64s_64_1_1 execute_contract_fpga_mux_42_1_1_1 execute_contract_fpga_mux_42_1_1_1 execute_contract_fpga_mux_42_1_1_1 execute_contract_fpga_mux_42_1_1_1 execute_contract_fpga_mul_41ns_22ns_62_1_1 execute_contract_fpga_mul_41ns_32ns_64_1_1 execute_contract_fpga_mul_64s_32ns_64_1_1 execute_contract_fpga_mul_46ns_64s_64_1_1 execute_contract_fpga_mul_64ns_46ns_110_1_1 execute_contract_fpga_mul_mul_11ns_11ns_22_4_1 execute_contract_fpga_udivrem_by2_intx_internal_reciprocal_table execute_contract_fpga_udivrem_512u_s_na_divisor_word_num_bits execute_contract_fpga_udivrem_512u_s_q_word_num_bits execute_contract_fpga_udivrem_512u_s_r_word_num_bits execute_contract_fpga_mulmod_ref_tmp_1_i_i execute_contract_fpga_udivrem_256u_s_na_numerator_word_num_bits execute_contract_fpga_mul_7s_3ns_9_1_1 execute_contract_fpga_mul_64ns_66ns_129_1_1 execute_contract_fpga_default_op_table_M_elems_gas_cost selfdestruct check_memory mstore extcodecopy mload calldatacopy calldataload codecopy check_memory_1 sha3_permutation_1 compute_keccak_1 operator_rs_assign_256u_uint_256u_void sar operator_ls_assign_256u_uint_256u_void byte_r slt signextend operator_mul_assign_256u_uint_256u_void operator_256u_uint_256u_void_1 exp_256u_s udivrem_by2 submul udivrem_knuth_1 udivrem_512u_s mulmod addmod operator_256u_1 udivrem_by2_1 submul_1 udivrem_knuth udivrem_256u_s operator_sub_256u sdivrem_256u_s udivrem_256u_1 sub execute_contract_fpga
INFO-FLOW: To file: write model execute_contract_fpga_mux_42_64_1_1
INFO-FLOW: To file: write model execute_contract_fpga_mul_60s_60s_64_1_1
INFO-FLOW: To file: write model execute_contract_fpga_mux_42_64_1_1_x
INFO-FLOW: To file: write model execute_contract_fpga_sha3_permutation_1_constants
INFO-FLOW: To file: write model execute_contract_fpga_urem_16ns_9ns_16_20_seq_1
INFO-FLOW: To file: write model execute_contract_fpga_mul_mul_16ns_18ns_33_4_1
INFO-FLOW: To file: write model execute_contract_fpga_compute_keccak_1_keccak_context
INFO-FLOW: To file: write model execute_contract_fpga_mux_42_64_1_1_x0
INFO-FLOW: To file: write model execute_contract_fpga_mux_42_64_1_1_x0
INFO-FLOW: To file: write model execute_contract_fpga_mul_64ns_64ns_128_1_1
INFO-FLOW: To file: write model execute_contract_fpga_mul_64s_64s_64_1_1
INFO-FLOW: To file: write model execute_contract_fpga_mux_42_1_1_1
INFO-FLOW: To file: write model execute_contract_fpga_mux_42_1_1_1
INFO-FLOW: To file: write model execute_contract_fpga_mux_42_1_1_1
INFO-FLOW: To file: write model execute_contract_fpga_mux_42_1_1_1
INFO-FLOW: To file: write model execute_contract_fpga_mul_41ns_22ns_62_1_1
INFO-FLOW: To file: write model execute_contract_fpga_mul_41ns_32ns_64_1_1
INFO-FLOW: To file: write model execute_contract_fpga_mul_64s_32ns_64_1_1
INFO-FLOW: To file: write model execute_contract_fpga_mul_46ns_64s_64_1_1
INFO-FLOW: To file: write model execute_contract_fpga_mul_64ns_46ns_110_1_1
INFO-FLOW: To file: write model execute_contract_fpga_mul_mul_11ns_11ns_22_4_1
INFO-FLOW: To file: write model execute_contract_fpga_udivrem_by2_intx_internal_reciprocal_table
INFO-FLOW: To file: write model execute_contract_fpga_udivrem_512u_s_na_divisor_word_num_bits
INFO-FLOW: To file: write model execute_contract_fpga_udivrem_512u_s_q_word_num_bits
INFO-FLOW: To file: write model execute_contract_fpga_udivrem_512u_s_r_word_num_bits
INFO-FLOW: To file: write model execute_contract_fpga_mulmod_ref_tmp_1_i_i
INFO-FLOW: To file: write model execute_contract_fpga_udivrem_256u_s_na_numerator_word_num_bits
INFO-FLOW: To file: write model execute_contract_fpga_mul_7s_3ns_9_1_1
INFO-FLOW: To file: write model execute_contract_fpga_mul_64ns_66ns_129_1_1
INFO-FLOW: To file: write model execute_contract_fpga_default_op_table_M_elems_gas_cost
INFO-FLOW: To file: write model selfdestruct
INFO-FLOW: To file: write model check_memory
INFO-FLOW: To file: write model mstore
INFO-FLOW: To file: write model extcodecopy
INFO-FLOW: To file: write model mload
INFO-FLOW: To file: write model calldatacopy
INFO-FLOW: To file: write model calldataload
INFO-FLOW: To file: write model codecopy
INFO-FLOW: To file: write model check_memory_1
INFO-FLOW: To file: write model sha3_permutation_1
INFO-FLOW: To file: write model compute_keccak_1
INFO-FLOW: To file: write model operator_rs_assign_256u_uint_256u_void
INFO-FLOW: To file: write model sar
INFO-FLOW: To file: write model operator_ls_assign_256u_uint_256u_void
INFO-FLOW: To file: write model byte_r
INFO-FLOW: To file: write model slt
INFO-FLOW: To file: write model signextend
INFO-FLOW: To file: write model operator_mul_assign_256u_uint_256u_void
INFO-FLOW: To file: write model operator_256u_uint_256u_void_1
INFO-FLOW: To file: write model exp_256u_s
INFO-FLOW: To file: write model udivrem_by2
INFO-FLOW: To file: write model submul
INFO-FLOW: To file: write model udivrem_knuth_1
INFO-FLOW: To file: write model udivrem_512u_s
INFO-FLOW: To file: write model mulmod
INFO-FLOW: To file: write model addmod
INFO-FLOW: To file: write model operator_256u_1
INFO-FLOW: To file: write model udivrem_by2_1
INFO-FLOW: To file: write model submul_1
INFO-FLOW: To file: write model udivrem_knuth
INFO-FLOW: To file: write model udivrem_256u_s
INFO-FLOW: To file: write model operator_sub_256u
INFO-FLOW: To file: write model sdivrem_256u_s
INFO-FLOW: To file: write model udivrem_256u_1
INFO-FLOW: To file: write model sub
INFO-FLOW: To file: write model execute_contract_fpga
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): execute_contract_fpga
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d D:/projects/evmone_fpga/refactor-fpga/refactor
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/global.setting.tcl
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/global.setting.tcl 
Execute       ap_family_info -name Virtex-7 -data parts 
Execute       ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.153 sec.
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.214 sec.
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.127 sec.
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.195 sec.
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.123 sec.
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.179 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/global.setting.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/global.setting.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/selfdestruct.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/check_memory.compgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'execute_contract_fpga_mul_60s_60s_64_1_1_Multiplier_0'
Command       ap_source done; 0.232 sec.
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/mstore.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/extcodecopy.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/mload.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/calldatacopy.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/calldataload.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/codecopy.compgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/check_memory_1.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sha3_permutation_1.compgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'execute_contract_fpga_sha3_permutation_1_constants_rom' using auto ROMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/compute_keccak_1.compgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'execute_contract_fpga_urem_16ns_9ns_16_20_seq_1_div'
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'execute_contract_fpga_compute_keccak_1_keccak_context_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Command       ap_source done; 0.192 sec.
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_rs_assign_256u_uint_256u_void.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sar.compgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_ls_assign_256u_uint_256u_void.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/byte_r.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/slt.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/signextend.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_mul_assign_256u_uint_256u_void.compgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'execute_contract_fpga_mul_64ns_64ns_128_1_1_Multiplier_1'
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'execute_contract_fpga_mul_64s_64s_64_1_1_Multiplier_2'
Command       ap_source done; 0.18 sec.
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_256u_uint_256u_void_1.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/exp_256u_s.compgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_by2.compgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'execute_contract_fpga_mul_41ns_22ns_62_1_1_Multiplier_3'
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'execute_contract_fpga_mul_41ns_32ns_64_1_1_Multiplier_4'
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'execute_contract_fpga_mul_64s_32ns_64_1_1_Multiplier_5'
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'execute_contract_fpga_mul_46ns_64s_64_1_1_Multiplier_6'
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'execute_contract_fpga_mul_64ns_46ns_110_1_1_Multiplier_7'
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'execute_contract_fpga_udivrem_by2_intx_internal_reciprocal_table_rom' using auto ROMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Command       ap_source done; 0.62 sec.
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/submul.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_knuth_1.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_512u_s.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'execute_contract_fpga_udivrem_512u_s_na_divisor_word_num_bits_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'execute_contract_fpga_udivrem_512u_s_q_word_num_bits_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'execute_contract_fpga_udivrem_512u_s_r_word_num_bits_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Command       ap_source done; 0.197 sec.
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/mulmod.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'execute_contract_fpga_mulmod_ref_tmp_1_i_i_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/addmod.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_256u_1.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_by2_1.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/submul_1.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_knuth.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_256u_s.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'execute_contract_fpga_udivrem_256u_s_na_numerator_word_num_bits_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_sub_256u.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sdivrem_256u_s.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_256u_1.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sub.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.compgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'execute_contract_fpga_mul_7s_3ns_9_1_1_Multiplier_8'
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'execute_contract_fpga_mul_64ns_66ns_129_1_1_Multiplier_9'
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'execute_contract_fpga_default_op_table_M_elems_gas_cost_rom' using auto ROMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Command       ap_source done; 0.256 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d D:/projects/evmone_fpga/refactor-fpga/refactor
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/global.setting.tcl
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/global.setting.tcl 
Execute       ap_family_info -name Virtex-7 -data parts 
Execute       ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.106 sec.
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.152 sec.
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.105 sec.
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.106 sec.
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.151 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=execute_contract_fpga xml_exists=0
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.rtl_wrap.cfg.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.rtl_wrap.cfg.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.rtl_wrap.cfg.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.tbgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/global.setting.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/selfdestruct.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/check_memory.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/mstore.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/extcodecopy.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/mload.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/calldatacopy.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/calldataload.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/codecopy.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/check_memory_1.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sha3_permutation_1.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/compute_keccak_1.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_rs_assign_256u_uint_256u_void.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sar.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_ls_assign_256u_uint_256u_void.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/byte_r.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/slt.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/signextend.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_mul_assign_256u_uint_256u_void.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_256u_uint_256u_void_1.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/exp_256u_s.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_by2.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/submul.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_knuth_1.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_512u_s.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/mulmod.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/addmod.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_256u_1.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_by2_1.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/submul_1.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_knuth.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_256u_s.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_sub_256u.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sdivrem_256u_s.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_256u_1.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sub.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/global.setting.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/selfdestruct.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/check_memory.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/mstore.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/extcodecopy.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/mload.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/calldatacopy.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/calldataload.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/codecopy.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/check_memory_1.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sha3_permutation_1.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/compute_keccak_1.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_rs_assign_256u_uint_256u_void.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sar.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_ls_assign_256u_uint_256u_void.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/byte_r.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/slt.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/signextend.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_mul_assign_256u_uint_256u_void.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_256u_uint_256u_void_1.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/exp_256u_s.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_by2.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/submul.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_knuth_1.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_512u_s.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/mulmod.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/addmod.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_256u_1.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_by2_1.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/submul_1.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_knuth.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_256u_s.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_sub_256u.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sdivrem_256u_s.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_256u_1.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sub.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.compgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.tbgen.tcl 
Execute         source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.tbgen.tcl 
Execute         source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.tbgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Command       ap_source done; 0.209 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/global.setting.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/selfdestruct.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/check_memory.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/mstore.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/extcodecopy.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/mload.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/calldatacopy.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/calldataload.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/codecopy.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/check_memory_1.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sha3_permutation_1.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/compute_keccak_1.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_rs_assign_256u_uint_256u_void.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sar.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_ls_assign_256u_uint_256u_void.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/byte_r.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/slt.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/signextend.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_mul_assign_256u_uint_256u_void.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_256u_uint_256u_void_1.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/exp_256u_s.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_by2.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/submul.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_knuth_1.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_512u_s.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/mulmod.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/addmod.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_256u_1.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_by2_1.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/submul_1.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_knuth.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_256u_s.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_sub_256u.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sdivrem_256u_s.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_256u_1.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sub.compgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.compgen.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.constraint.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=16
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=7
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=66 #gSsdmPorts=16
Execute       source D:/Xillin/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/global.setting.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/global.setting.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/top-io-be.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.tbgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.rtl_wrap.cfg.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/selfdestruct.tbgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/check_memory.tbgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/mstore.tbgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/extcodecopy.tbgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/mload.tbgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/calldatacopy.tbgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/calldataload.tbgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/codecopy.tbgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/check_memory_1.tbgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sha3_permutation_1.tbgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/compute_keccak_1.tbgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_rs_assign_256u_uint_256u_void.tbgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sar.tbgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_ls_assign_256u_uint_256u_void.tbgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/byte_r.tbgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/slt.tbgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/signextend.tbgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_mul_assign_256u_uint_256u_void.tbgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_256u_uint_256u_void_1.tbgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/exp_256u_s.tbgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_by2.tbgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/submul.tbgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_knuth_1.tbgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_512u_s.tbgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/mulmod.tbgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/addmod.tbgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_256u_1.tbgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_by2_1.tbgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/submul_1.tbgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_knuth.tbgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_256u_s.tbgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/operator_sub_256u.tbgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sdivrem_256u_s.tbgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/udivrem_256u_1.tbgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/sub.tbgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.tbgen.tcl 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.constraint.tcl 
Execute       sc_get_clocks execute_contract_fpga 
Execute       source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 29 seconds. CPU system time: 2 seconds. Elapsed time: 33.018 seconds; current allocated memory: 868.104 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for execute_contract_fpga.
INFO: [VLOG 209-307] Generating Verilog RTL for execute_contract_fpga.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/execute_contract_fpga.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model execute_contract_fpga -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.26 MHz
Command     autosyn done; 203.077 sec.
Command   csynth_design done; 335.584 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 287 seconds. CPU system time: 10 seconds. Elapsed time: 335.899 seconds; current allocated memory: 871.845 MB.
Command ap_source done; 337.878 sec.
Execute cleanup_all 
Command cleanup_all done; 0.215 sec.
INFO-FLOW: Workspace D:/projects/evmone_fpga/refactor-fpga/refactor opened at Mon Aug 23 22:37:32 +0700 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name Virtex-7 -data parts 
DBG:HLSDevice: Trying to load device library: D:/Xillin/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xillin/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 1.25 sec.
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.133 sec.
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.266 sec.
Execute     import_lib D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7_fpv7 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.159 sec.
Execute     import_lib D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.104 sec.
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.148 sec.
Execute     import_lib D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.104 sec.
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.146 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Xillin/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Xillin/Vivado/2020.2/data;D:/Xillin/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute         config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_library_info -library virtexuplus_slow 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu11p:-flga2577:-1-e 
Execute         import_lib D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.106 sec.
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.151 sec.
Command       add_library done; 0.266 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.299 sec.
Execute     ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute     config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=D:/projects/evmone_fpga/execute_contract_fpga.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/projects/evmone_fpga/execute_contract_fpga.zip
Execute     config_export -output=D:/projects/evmone_fpga/execute_contract_fpga.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 2.389 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Xillin/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Xillin/Vivado/2020.2/data;D:/Xillin/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute       config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_library_info -library virtexuplus_slow 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu11p:-flga2577:-1-e 
Execute       import_lib D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.107 sec.
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.151 sec.
Command     add_library done; 0.194 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.226 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output D:/projects/evmone_fpga/execute_contract_fpga.zip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/projects/evmone_fpga/execute_contract_fpga.zip -rtl verilog 
Execute   source ./refactor-fpga/refactor/directives.tcl 
Execute     set_directive_top -name execute_contract_fpga execute_contract_fpga 
INFO: [HLS 200-1510] Running: set_directive_top -name execute_contract_fpga execute_contract_fpga 
INFO-FLOW: Setting directive 'TOP' name=execute_contract_fpga 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.644 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.664 seconds; current allocated memory: 97.808 MB.
Command ap_source done; error code: 1; 4.445 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/projects/evmone_fpga/refactor-fpga/refactor opened at Mon Aug 23 22:39:43 +0700 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name Virtex-7 -data parts 
DBG:HLSDevice: Trying to load device library: D:/Xillin/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xillin/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 0.657 sec.
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.112 sec.
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.159 sec.
Execute     import_lib D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7_fpv7 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.105 sec.
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.149 sec.
Execute     import_lib D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.102 sec.
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.145 sec.
Execute     import_lib D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.104 sec.
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.147 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Xillin/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Xillin/Vivado/2020.2/data;D:/Xillin/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute         config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_library_info -library virtexuplus_slow 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu11p:-flga2577:-1-e 
Execute         import_lib D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.103 sec.
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.145 sec.
Command       add_library done; 0.22 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.25 sec.
Execute     ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute     config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=D:/projects/evmone_fpga/execute_contract_fpga.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/projects/evmone_fpga/execute_contract_fpga.zip
Execute     config_export -output=D:/projects/evmone_fpga/execute_contract_fpga.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.576 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Xillin/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Xillin/Vivado/2020.2/data;D:/Xillin/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute       config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_library_info -library virtexuplus_slow 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu11p:-flga2577:-1-e 
Execute       import_lib D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.104 sec.
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.146 sec.
Command     add_library done; 0.186 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.214 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output D:/projects/evmone_fpga/execute_contract_fpga.zip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/projects/evmone_fpga/execute_contract_fpga.zip -rtl verilog 
Execute   source ./refactor-fpga/refactor/directives.tcl 
Execute     set_directive_top -name execute_contract_fpga execute_contract_fpga 
INFO: [HLS 200-1510] Running: set_directive_top -name execute_contract_fpga execute_contract_fpga 
INFO-FLOW: Setting directive 'TOP' name=execute_contract_fpga 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.153 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 10.523 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.542 seconds; current allocated memory: 97.775 MB.
Command ap_source done; 12.449 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/projects/evmone_fpga/refactor-fpga/refactor opened at Mon Aug 23 22:50:43 +0700 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name Virtex-7 -data parts 
DBG:HLSDevice: Trying to load device library: D:/Xillin/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xillin/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 0.67 sec.
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.112 sec.
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.159 sec.
Execute     import_lib D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7_fpv7 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.106 sec.
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.151 sec.
Execute     import_lib D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.103 sec.
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.146 sec.
Execute     import_lib D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.105 sec.
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.147 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Xillin/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Xillin/Vivado/2020.2/data;D:/Xillin/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute         config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_library_info -library virtexuplus_slow 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu11p:-flga2577:-1-e 
Execute         import_lib D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.107 sec.
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.152 sec.
Command       add_library done; 0.229 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.258 sec.
Execute     ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute     config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=D:/projects/evmone_fpga/execute_contract_fpga.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/projects/evmone_fpga/execute_contract_fpga.zip
Execute     config_export -output=D:/projects/evmone_fpga/execute_contract_fpga.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.591 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Xillin/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Xillin/Vivado/2020.2/data;D:/Xillin/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute       config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_library_info -library virtexuplus_slow 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu11p:-flga2577:-1-e 
Execute       import_lib D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.105 sec.
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.148 sec.
Command     add_library done; 0.187 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.215 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output D:/projects/evmone_fpga/execute_contract_fpga.zip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/projects/evmone_fpga/execute_contract_fpga.zip -rtl verilog 
Execute   source ./refactor-fpga/refactor/directives.tcl 
Execute     set_directive_top -name execute_contract_fpga execute_contract_fpga 
INFO: [HLS 200-1510] Running: set_directive_top -name execute_contract_fpga execute_contract_fpga 
INFO-FLOW: Setting directive 'TOP' name=execute_contract_fpga 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.123 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 8.541 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.561 seconds; current allocated memory: 97.775 MB.
Command ap_source done; 10.481 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/projects/evmone_fpga/refactor-fpga/refactor opened at Mon Aug 23 22:54:48 +0700 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name Virtex-7 -data parts 
DBG:HLSDevice: Trying to load device library: D:/Xillin/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xillin/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 0.65 sec.
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.116 sec.
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.161 sec.
Execute     import_lib D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7_fpv7 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.105 sec.
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.149 sec.
Execute     import_lib D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.104 sec.
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.148 sec.
Execute     import_lib D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.104 sec.
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.159 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Xillin/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Xillin/Vivado/2020.2/data;D:/Xillin/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute         config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_library_info -library virtexuplus_slow 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu11p:-flga2577:-1-e 
Execute         import_lib D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.108 sec.
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.156 sec.
Command       add_library done; 0.243 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.273 sec.
Execute     ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute     config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=D:/projects/evmone_fpga/execute_contract_fpga.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/projects/evmone_fpga/execute_contract_fpga.zip
Execute     config_export -output=D:/projects/evmone_fpga/execute_contract_fpga.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.602 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Xillin/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Xillin/Vivado/2020.2/data;D:/Xillin/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute       config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_library_info -library virtexuplus_slow 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu11p:-flga2577:-1-e 
Execute       import_lib D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.104 sec.
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.149 sec.
Command     add_library done; 0.188 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.216 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output D:/projects/evmone_fpga/execute_contract_fpga.zip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/projects/evmone_fpga/execute_contract_fpga.zip -rtl verilog 
Execute   source ./refactor-fpga/refactor/directives.tcl 
Execute     set_directive_top -name execute_contract_fpga execute_contract_fpga 
INFO: [HLS 200-1510] Running: set_directive_top -name execute_contract_fpga execute_contract_fpga 
INFO-FLOW: Setting directive 'TOP' name=execute_contract_fpga 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.126 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 8.525 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.544 seconds; current allocated memory: 97.775 MB.
Command ap_source done; 10.463 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/projects/evmone_fpga/refactor-fpga/refactor opened at Mon Aug 23 22:59:14 +0700 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name Virtex-7 -data parts 
DBG:HLSDevice: Trying to load device library: D:/Xillin/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xillin/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 0.729 sec.
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.12 sec.
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.169 sec.
Execute     import_lib D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7_fpv7 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.108 sec.
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.156 sec.
Execute     import_lib D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.106 sec.
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.156 sec.
Execute     import_lib D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.108 sec.
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.163 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Xillin/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Xillin/Vivado/2020.2/data;D:/Xillin/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute         config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_library_info -library virtexuplus_slow 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu11p:-flga2577:-1-e 
Execute         import_lib D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.115 sec.
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.16 sec.
Command       add_library done; 0.294 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.333 sec.
Execute     ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute     config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=D:/projects/evmone_fpga/execute_contract_fpga.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/projects/evmone_fpga/execute_contract_fpga.zip
Execute     config_export -output=D:/projects/evmone_fpga/execute_contract_fpga.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.779 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Xillin/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Xillin/Vivado/2020.2/data;D:/Xillin/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute       config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_library_info -library virtexuplus_slow 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu11p:-flga2577:-1-e 
Execute       import_lib D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.106 sec.
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xillin/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.149 sec.
Command     add_library done; 0.194 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.246 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output D:/projects/evmone_fpga/execute_contract_fpga.zip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/projects/evmone_fpga/execute_contract_fpga.zip -rtl verilog 
Execute   source ./refactor-fpga/refactor/directives.tcl 
Execute     set_directive_top -name execute_contract_fpga execute_contract_fpga 
INFO: [HLS 200-1510] Running: set_directive_top -name execute_contract_fpga execute_contract_fpga 
INFO-FLOW: Setting directive 'TOP' name=execute_contract_fpga 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source D:/projects/evmone_fpga/refactor-fpga/refactor/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.107 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.421 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 97.775 MB.
Command ap_source done; 2.589 sec.
Execute cleanup_all 
