Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Nov 25 11:18:20 2023
| Host         : Ganesh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file processor_timing_summary_routed.rpt -pb processor_timing_summary_routed.pb -rpx processor_timing_summary_routed.rpx -warn_on_violation
| Design       : processor
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                1000        
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  576         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3751)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (26109)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3751)
---------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: ps2c (HIGH)

 There are 3729 register/latch pins with no clock driven by root clock pin: count_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: current_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ps2_rx_unit/rx_done_tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (26109)
----------------------------------------------------
 There are 26109 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.030        0.000                      0                  176        0.116        0.000                      0                  176        1.500        0.000                       0                   145  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
clk_pin           {0.000 4.000}        8.000           125.000         
  DCM_TMDS_CLKFX  {0.000 2.000}        4.000           250.000         
  MMCM_pix_clock  {0.000 20.000}       40.000          25.000          
  clkfb_in        {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin                 4.711        0.000                      0                   23        0.252        0.000                      0                   23        2.000        0.000                       0                    25  
  DCM_TMDS_CLKFX        1.647        0.000                      0                   39        0.197        0.000                      0                   39        1.500        0.000                       0                    37  
  MMCM_pix_clock       21.042        0.000                      0                  114        0.136        0.000                      0                  114       19.500        0.000                       0                    80  
  clkfb_in                                                                                                                                                          5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
MMCM_pix_clock  DCM_TMDS_CLKFX        1.030        0.000                      0                   30        0.116        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group      From Clock      To Clock      
----------      ----------      --------      
(none)                                          
(none)          DCM_TMDS_CLKFX                  
(none)          MMCM_pix_clock                  
(none)          clkfb_in                        
(none)                          MMCM_pix_clock  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.711ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.711ns  (required time - arrival time)
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.316ns  (logic 0.929ns (28.018%)  route 2.387ns (71.982%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.676     5.345    sysclk_IBUF_BUFG
    SLICE_X21Y46         FDRE                                         r  count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.456     5.801 r  count_reg[22]/Q
                         net (fo=1, routed)           0.568     6.369    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.470 r  clk_BUFG_inst/O
                         net (fo=3730, routed)        1.819     8.289    clk_BUFG
    SLICE_X21Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.372     8.661 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.661    count_reg[20]_i_1_n_5
    SLICE_X21Y46         FDRE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502    12.894    sysclk_IBUF_BUFG
    SLICE_X21Y46         FDRE                                         r  count_reg[22]/C
                         clock pessimism              0.450    13.345    
                         clock uncertainty           -0.035    13.309    
    SLICE_X21Y46         FDRE (Setup_fdre_C_D)        0.062    13.371    count_reg[22]
  -------------------------------------------------------------------
                         required time                         13.371    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  4.711    

Slack (MET) :             5.508ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.494ns  (logic 1.920ns (76.979%)  route 0.574ns (23.021%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.675     5.344    sysclk_IBUF_BUFG
    SLICE_X21Y41         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDRE (Prop_fdre_C_Q)         0.456     5.800 r  count_reg[1]/Q
                         net (fo=1, routed)           0.574     6.374    count_reg_n_0_[1]
    SLICE_X21Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.048 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    count_reg[0]_i_1_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    count_reg[4]_i_1_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    count_reg[8]_i_1_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.390 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.390    count_reg[12]_i_1_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.504 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.504    count_reg[16]_i_1_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.838 r  count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.838    count_reg[20]_i_1_n_6
    SLICE_X21Y46         FDRE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502    12.894    sysclk_IBUF_BUFG
    SLICE_X21Y46         FDRE                                         r  count_reg[21]/C
                         clock pessimism              0.425    13.320    
                         clock uncertainty           -0.035    13.284    
    SLICE_X21Y46         FDRE (Setup_fdre_C_D)        0.062    13.346    count_reg[21]
  -------------------------------------------------------------------
                         required time                         13.346    
                         arrival time                          -7.838    
  -------------------------------------------------------------------
                         slack                                  5.508    

Slack (MET) :             5.619ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 1.809ns (75.907%)  route 0.574ns (24.093%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.675     5.344    sysclk_IBUF_BUFG
    SLICE_X21Y41         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDRE (Prop_fdre_C_Q)         0.456     5.800 r  count_reg[1]/Q
                         net (fo=1, routed)           0.574     6.374    count_reg_n_0_[1]
    SLICE_X21Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.048 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    count_reg[0]_i_1_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    count_reg[4]_i_1_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    count_reg[8]_i_1_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.390 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.390    count_reg[12]_i_1_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.504 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.504    count_reg[16]_i_1_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.727 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.727    count_reg[20]_i_1_n_7
    SLICE_X21Y46         FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502    12.894    sysclk_IBUF_BUFG
    SLICE_X21Y46         FDRE                                         r  count_reg[20]/C
                         clock pessimism              0.425    13.320    
                         clock uncertainty           -0.035    13.284    
    SLICE_X21Y46         FDRE (Setup_fdre_C_D)        0.062    13.346    count_reg[20]
  -------------------------------------------------------------------
                         required time                         13.346    
                         arrival time                          -7.727    
  -------------------------------------------------------------------
                         slack                                  5.619    

Slack (MET) :             5.622ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 1.806ns (75.877%)  route 0.574ns (24.123%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.675     5.344    sysclk_IBUF_BUFG
    SLICE_X21Y41         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDRE (Prop_fdre_C_Q)         0.456     5.800 r  count_reg[1]/Q
                         net (fo=1, routed)           0.574     6.374    count_reg_n_0_[1]
    SLICE_X21Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.048 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    count_reg[0]_i_1_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    count_reg[4]_i_1_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    count_reg[8]_i_1_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.390 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.390    count_reg[12]_i_1_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.724 r  count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.724    count_reg[16]_i_1_n_6
    SLICE_X21Y45         FDRE                                         r  count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502    12.894    sysclk_IBUF_BUFG
    SLICE_X21Y45         FDRE                                         r  count_reg[17]/C
                         clock pessimism              0.425    13.320    
                         clock uncertainty           -0.035    13.284    
    SLICE_X21Y45         FDRE (Setup_fdre_C_D)        0.062    13.346    count_reg[17]
  -------------------------------------------------------------------
                         required time                         13.346    
                         arrival time                          -7.724    
  -------------------------------------------------------------------
                         slack                                  5.622    

Slack (MET) :             5.643ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 1.785ns (75.662%)  route 0.574ns (24.338%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.675     5.344    sysclk_IBUF_BUFG
    SLICE_X21Y41         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDRE (Prop_fdre_C_Q)         0.456     5.800 r  count_reg[1]/Q
                         net (fo=1, routed)           0.574     6.374    count_reg_n_0_[1]
    SLICE_X21Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.048 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    count_reg[0]_i_1_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    count_reg[4]_i_1_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    count_reg[8]_i_1_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.390 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.390    count_reg[12]_i_1_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.703 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.703    count_reg[16]_i_1_n_4
    SLICE_X21Y45         FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502    12.894    sysclk_IBUF_BUFG
    SLICE_X21Y45         FDRE                                         r  count_reg[19]/C
                         clock pessimism              0.425    13.320    
                         clock uncertainty           -0.035    13.284    
    SLICE_X21Y45         FDRE (Setup_fdre_C_D)        0.062    13.346    count_reg[19]
  -------------------------------------------------------------------
                         required time                         13.346    
                         arrival time                          -7.703    
  -------------------------------------------------------------------
                         slack                                  5.643    

Slack (MET) :             5.717ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 1.711ns (74.874%)  route 0.574ns (25.126%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.675     5.344    sysclk_IBUF_BUFG
    SLICE_X21Y41         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDRE (Prop_fdre_C_Q)         0.456     5.800 r  count_reg[1]/Q
                         net (fo=1, routed)           0.574     6.374    count_reg_n_0_[1]
    SLICE_X21Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.048 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    count_reg[0]_i_1_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    count_reg[4]_i_1_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    count_reg[8]_i_1_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.390 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.390    count_reg[12]_i_1_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.629 r  count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.629    count_reg[16]_i_1_n_5
    SLICE_X21Y45         FDRE                                         r  count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502    12.894    sysclk_IBUF_BUFG
    SLICE_X21Y45         FDRE                                         r  count_reg[18]/C
                         clock pessimism              0.425    13.320    
                         clock uncertainty           -0.035    13.284    
    SLICE_X21Y45         FDRE (Setup_fdre_C_D)        0.062    13.346    count_reg[18]
  -------------------------------------------------------------------
                         required time                         13.346    
                         arrival time                          -7.629    
  -------------------------------------------------------------------
                         slack                                  5.717    

Slack (MET) :             5.733ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 1.695ns (74.696%)  route 0.574ns (25.304%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.675     5.344    sysclk_IBUF_BUFG
    SLICE_X21Y41         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDRE (Prop_fdre_C_Q)         0.456     5.800 r  count_reg[1]/Q
                         net (fo=1, routed)           0.574     6.374    count_reg_n_0_[1]
    SLICE_X21Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.048 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    count_reg[0]_i_1_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    count_reg[4]_i_1_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    count_reg[8]_i_1_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.390 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.390    count_reg[12]_i_1_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.613 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.613    count_reg[16]_i_1_n_7
    SLICE_X21Y45         FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502    12.894    sysclk_IBUF_BUFG
    SLICE_X21Y45         FDRE                                         r  count_reg[16]/C
                         clock pessimism              0.425    13.320    
                         clock uncertainty           -0.035    13.284    
    SLICE_X21Y45         FDRE (Setup_fdre_C_D)        0.062    13.346    count_reg[16]
  -------------------------------------------------------------------
                         required time                         13.346    
                         arrival time                          -7.613    
  -------------------------------------------------------------------
                         slack                                  5.733    

Slack (MET) :             5.736ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 1.692ns (74.663%)  route 0.574ns (25.337%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.675     5.344    sysclk_IBUF_BUFG
    SLICE_X21Y41         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDRE (Prop_fdre_C_Q)         0.456     5.800 r  count_reg[1]/Q
                         net (fo=1, routed)           0.574     6.374    count_reg_n_0_[1]
    SLICE_X21Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.048 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    count_reg[0]_i_1_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    count_reg[4]_i_1_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    count_reg[8]_i_1_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.610 r  count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.610    count_reg[12]_i_1_n_6
    SLICE_X21Y44         FDRE                                         r  count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502    12.894    sysclk_IBUF_BUFG
    SLICE_X21Y44         FDRE                                         r  count_reg[13]/C
                         clock pessimism              0.425    13.320    
                         clock uncertainty           -0.035    13.284    
    SLICE_X21Y44         FDRE (Setup_fdre_C_D)        0.062    13.346    count_reg[13]
  -------------------------------------------------------------------
                         required time                         13.346    
                         arrival time                          -7.610    
  -------------------------------------------------------------------
                         slack                                  5.736    

Slack (MET) :             5.757ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 1.671ns (74.426%)  route 0.574ns (25.574%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.675     5.344    sysclk_IBUF_BUFG
    SLICE_X21Y41         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDRE (Prop_fdre_C_Q)         0.456     5.800 r  count_reg[1]/Q
                         net (fo=1, routed)           0.574     6.374    count_reg_n_0_[1]
    SLICE_X21Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.048 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    count_reg[0]_i_1_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    count_reg[4]_i_1_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    count_reg[8]_i_1_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.589 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.589    count_reg[12]_i_1_n_4
    SLICE_X21Y44         FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502    12.894    sysclk_IBUF_BUFG
    SLICE_X21Y44         FDRE                                         r  count_reg[15]/C
                         clock pessimism              0.425    13.320    
                         clock uncertainty           -0.035    13.284    
    SLICE_X21Y44         FDRE (Setup_fdre_C_D)        0.062    13.346    count_reg[15]
  -------------------------------------------------------------------
                         required time                         13.346    
                         arrival time                          -7.589    
  -------------------------------------------------------------------
                         slack                                  5.757    

Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.171ns  (logic 1.597ns (73.554%)  route 0.574ns (26.446%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.675     5.344    sysclk_IBUF_BUFG
    SLICE_X21Y41         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDRE (Prop_fdre_C_Q)         0.456     5.800 r  count_reg[1]/Q
                         net (fo=1, routed)           0.574     6.374    count_reg_n_0_[1]
    SLICE_X21Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.048 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    count_reg[0]_i_1_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    count_reg[4]_i_1_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    count_reg[8]_i_1_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.515 r  count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.515    count_reg[12]_i_1_n_5
    SLICE_X21Y44         FDRE                                         r  count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502    12.894    sysclk_IBUF_BUFG
    SLICE_X21Y44         FDRE                                         r  count_reg[14]/C
                         clock pessimism              0.425    13.320    
                         clock uncertainty           -0.035    13.284    
    SLICE_X21Y44         FDRE (Setup_fdre_C_D)        0.062    13.346    count_reg[14]
  -------------------------------------------------------------------
                         required time                         13.346    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  5.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.562     1.474    sysclk_IBUF_BUFG
    SLICE_X21Y43         FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.723    count_reg_n_0_[11]
    SLICE_X21Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.831    count_reg[8]_i_1_n_4
    SLICE_X21Y43         FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.832     1.991    sysclk_IBUF_BUFG
    SLICE_X21Y43         FDRE                                         r  count_reg[11]/C
                         clock pessimism             -0.517     1.474    
    SLICE_X21Y43         FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.562     1.474    sysclk_IBUF_BUFG
    SLICE_X21Y44         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.723    count_reg_n_0_[15]
    SLICE_X21Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.831    count_reg[12]_i_1_n_4
    SLICE_X21Y44         FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.832     1.991    sysclk_IBUF_BUFG
    SLICE_X21Y44         FDRE                                         r  count_reg[15]/C
                         clock pessimism             -0.517     1.474    
    SLICE_X21Y44         FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.562     1.474    sysclk_IBUF_BUFG
    SLICE_X21Y45         FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[19]/Q
                         net (fo=1, routed)           0.108     1.723    count_reg_n_0_[19]
    SLICE_X21Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.831    count_reg[16]_i_1_n_4
    SLICE_X21Y45         FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.832     1.991    sysclk_IBUF_BUFG
    SLICE_X21Y45         FDRE                                         r  count_reg[19]/C
                         clock pessimism             -0.517     1.474    
    SLICE_X21Y45         FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.561     1.473    sysclk_IBUF_BUFG
    SLICE_X21Y42         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.722    count_reg_n_0_[7]
    SLICE_X21Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.830 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.830    count_reg[4]_i_1_n_4
    SLICE_X21Y42         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.831     1.990    sysclk_IBUF_BUFG
    SLICE_X21Y42         FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.517     1.473    
    SLICE_X21Y42         FDRE (Hold_fdre_C_D)         0.105     1.578    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.562     1.474    sysclk_IBUF_BUFG
    SLICE_X21Y44         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[12]/Q
                         net (fo=1, routed)           0.105     1.720    count_reg_n_0_[12]
    SLICE_X21Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.835 r  count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.835    count_reg[12]_i_1_n_7
    SLICE_X21Y44         FDRE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.832     1.991    sysclk_IBUF_BUFG
    SLICE_X21Y44         FDRE                                         r  count_reg[12]/C
                         clock pessimism             -0.517     1.474    
    SLICE_X21Y44         FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.561     1.473    sysclk_IBUF_BUFG
    SLICE_X21Y42         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.719    count_reg_n_0_[4]
    SLICE_X21Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.834 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.834    count_reg[4]_i_1_n_7
    SLICE_X21Y42         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.831     1.990    sysclk_IBUF_BUFG
    SLICE_X21Y42         FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.517     1.473    
    SLICE_X21Y42         FDRE (Hold_fdre_C_D)         0.105     1.578    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.562     1.474    sysclk_IBUF_BUFG
    SLICE_X21Y43         FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[8]/Q
                         net (fo=1, routed)           0.105     1.720    count_reg_n_0_[8]
    SLICE_X21Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.835 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.835    count_reg[8]_i_1_n_7
    SLICE_X21Y43         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.832     1.991    sysclk_IBUF_BUFG
    SLICE_X21Y43         FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.517     1.474    
    SLICE_X21Y43         FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.292ns (73.520%)  route 0.105ns (26.480%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.562     1.474    sysclk_IBUF_BUFG
    SLICE_X21Y44         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[12]/Q
                         net (fo=1, routed)           0.105     1.720    count_reg_n_0_[12]
    SLICE_X21Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.871 r  count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.871    count_reg[12]_i_1_n_6
    SLICE_X21Y44         FDRE                                         r  count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.832     1.991    sysclk_IBUF_BUFG
    SLICE_X21Y44         FDRE                                         r  count_reg[13]/C
                         clock pessimism             -0.517     1.474    
    SLICE_X21Y44         FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.292ns (73.520%)  route 0.105ns (26.480%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.561     1.473    sysclk_IBUF_BUFG
    SLICE_X21Y42         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.719    count_reg_n_0_[4]
    SLICE_X21Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.870 r  count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.870    count_reg[4]_i_1_n_6
    SLICE_X21Y42         FDRE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.831     1.990    sysclk_IBUF_BUFG
    SLICE_X21Y42         FDRE                                         r  count_reg[5]/C
                         clock pessimism             -0.517     1.473    
    SLICE_X21Y42         FDRE (Hold_fdre_C_D)         0.105     1.578    count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.292ns (73.520%)  route 0.105ns (26.480%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.562     1.474    sysclk_IBUF_BUFG
    SLICE_X21Y43         FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[8]/Q
                         net (fo=1, routed)           0.105     1.720    count_reg_n_0_[8]
    SLICE_X21Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.871 r  count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.871    count_reg[8]_i_1_n_6
    SLICE_X21Y43         FDRE                                         r  count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.832     1.991    sysclk_IBUF_BUFG
    SLICE_X21Y43         FDRE                                         r  count_reg[9]/C
                         clock pessimism             -0.517     1.474    
    SLICE_X21Y43         FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.292    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16   sysclk_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X21Y41     count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X21Y43     count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X21Y43     count_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X21Y44     count_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X21Y44     count_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X21Y44     count_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X21Y44     count_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X21Y45     count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X21Y41     count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X21Y41     count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X21Y43     count_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X21Y43     count_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X21Y43     count_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X21Y43     count_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X21Y44     count_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X21Y44     count_reg[12]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X21Y41     count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X21Y41     count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X21Y43     count_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X21Y43     count_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X21Y43     count_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X21Y43     count_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X21Y44     count_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X21Y44     count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  DCM_TMDS_CLKFX
  To Clock:  DCM_TMDS_CLKFX

Setup :            0  Failing Endpoints,  Worst Slack        1.647ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.647ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.718ns (38.636%)  route 1.140ns (61.364%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 8.892 - 4.000 ) 
    Source Clock Delay      (SCD):    5.343ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.671     5.343    dispDriver/clk_TMDS
    SLICE_X29Y38         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.419     5.762 f  dispDriver/TMDS_mod10_reg[1]/Q
                         net (fo=4, routed)           0.604     6.366    dispDriver/TMDS_mod10[1]
    SLICE_X30Y38         LUT4 (Prop_lut4_I1_O)        0.299     6.665 r  dispDriver/p_0_out_inferred__0/i_/O
                         net (fo=5, routed)           0.536     7.201    dispDriver/p_0_out_inferred__0/i__n_0
    SLICE_X29Y38         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.496     8.892    dispDriver/clk_TMDS
    SLICE_X29Y38         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
                         clock pessimism              0.451     9.343    
                         clock uncertainty           -0.066     9.277    
    SLICE_X29Y38         FDRE (Setup_fdre_C_R)       -0.429     8.848    dispDriver/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          8.848    
                         arrival time                          -7.201    
  -------------------------------------------------------------------
                         slack                                  1.647    

Slack (MET) :             1.647ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.718ns (38.636%)  route 1.140ns (61.364%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 8.892 - 4.000 ) 
    Source Clock Delay      (SCD):    5.343ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.671     5.343    dispDriver/clk_TMDS
    SLICE_X29Y38         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.419     5.762 f  dispDriver/TMDS_mod10_reg[1]/Q
                         net (fo=4, routed)           0.604     6.366    dispDriver/TMDS_mod10[1]
    SLICE_X30Y38         LUT4 (Prop_lut4_I1_O)        0.299     6.665 r  dispDriver/p_0_out_inferred__0/i_/O
                         net (fo=5, routed)           0.536     7.201    dispDriver/p_0_out_inferred__0/i__n_0
    SLICE_X29Y38         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.496     8.892    dispDriver/clk_TMDS
    SLICE_X29Y38         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/C
                         clock pessimism              0.451     9.343    
                         clock uncertainty           -0.066     9.277    
    SLICE_X29Y38         FDRE (Setup_fdre_C_R)       -0.429     8.848    dispDriver/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          8.848    
                         arrival time                          -7.201    
  -------------------------------------------------------------------
                         slack                                  1.647    

Slack (MET) :             1.647ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.718ns (38.636%)  route 1.140ns (61.364%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 8.892 - 4.000 ) 
    Source Clock Delay      (SCD):    5.343ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.671     5.343    dispDriver/clk_TMDS
    SLICE_X29Y38         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.419     5.762 f  dispDriver/TMDS_mod10_reg[1]/Q
                         net (fo=4, routed)           0.604     6.366    dispDriver/TMDS_mod10[1]
    SLICE_X30Y38         LUT4 (Prop_lut4_I1_O)        0.299     6.665 r  dispDriver/p_0_out_inferred__0/i_/O
                         net (fo=5, routed)           0.536     7.201    dispDriver/p_0_out_inferred__0/i__n_0
    SLICE_X29Y38         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.496     8.892    dispDriver/clk_TMDS
    SLICE_X29Y38         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
                         clock pessimism              0.451     9.343    
                         clock uncertainty           -0.066     9.277    
    SLICE_X29Y38         FDRE (Setup_fdre_C_R)       -0.429     8.848    dispDriver/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          8.848    
                         arrival time                          -7.201    
  -------------------------------------------------------------------
                         slack                                  1.647    

Slack (MET) :             1.647ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.718ns (38.636%)  route 1.140ns (61.364%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 8.892 - 4.000 ) 
    Source Clock Delay      (SCD):    5.343ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.671     5.343    dispDriver/clk_TMDS
    SLICE_X29Y38         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.419     5.762 f  dispDriver/TMDS_mod10_reg[1]/Q
                         net (fo=4, routed)           0.604     6.366    dispDriver/TMDS_mod10[1]
    SLICE_X30Y38         LUT4 (Prop_lut4_I1_O)        0.299     6.665 r  dispDriver/p_0_out_inferred__0/i_/O
                         net (fo=5, routed)           0.536     7.201    dispDriver/p_0_out_inferred__0/i__n_0
    SLICE_X29Y38         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.496     8.892    dispDriver/clk_TMDS
    SLICE_X29Y38         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/C
                         clock pessimism              0.451     9.343    
                         clock uncertainty           -0.066     9.277    
    SLICE_X29Y38         FDRE (Setup_fdre_C_R)       -0.429     8.848    dispDriver/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          8.848    
                         arrival time                          -7.201    
  -------------------------------------------------------------------
                         slack                                  1.647    

Slack (MET) :             1.692ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 0.642ns (30.358%)  route 1.473ns (69.642%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 8.896 - 4.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.674     5.346    dispDriver/clk_TMDS
    SLICE_X28Y43         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.518     5.864 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.473     7.337    dispDriver/TMDS_shift_load
    SLICE_X17Y45         LUT3 (Prop_lut3_I1_O)        0.124     7.461 r  dispDriver/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     7.461    dispDriver/TMDS_shift_red[7]_i_1_n_0
    SLICE_X17Y45         FDRE                                         r  dispDriver/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.500     8.896    dispDriver/clk_TMDS
    SLICE_X17Y45         FDRE                                         r  dispDriver/TMDS_shift_red_reg[7]/C
                         clock pessimism              0.291     9.186    
                         clock uncertainty           -0.066     9.120    
    SLICE_X17Y45         FDRE (Setup_fdre_C_D)        0.032     9.152    dispDriver/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          9.152    
                         arrival time                          -7.461    
  -------------------------------------------------------------------
                         slack                                  1.692    

Slack (MET) :             1.710ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.667ns (31.172%)  route 1.473ns (68.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 8.896 - 4.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.674     5.346    dispDriver/clk_TMDS
    SLICE_X28Y43         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.518     5.864 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.473     7.337    dispDriver/TMDS_shift_load
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.149     7.486 r  dispDriver/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     7.486    dispDriver/TMDS_shift_red[9]_i_1_n_0
    SLICE_X17Y45         FDRE                                         r  dispDriver/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.500     8.896    dispDriver/clk_TMDS
    SLICE_X17Y45         FDRE                                         r  dispDriver/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.291     9.186    
                         clock uncertainty           -0.066     9.120    
    SLICE_X17Y45         FDRE (Setup_fdre_C_D)        0.075     9.195    dispDriver/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          9.195    
                         arrival time                          -7.486    
  -------------------------------------------------------------------
                         slack                                  1.710    

Slack (MET) :             1.817ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.718ns (34.790%)  route 1.346ns (65.210%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 8.895 - 4.000 ) 
    Source Clock Delay      (SCD):    5.343ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.671     5.343    dispDriver/clk_TMDS
    SLICE_X29Y38         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.419     5.762 f  dispDriver/TMDS_mod10_reg[1]/Q
                         net (fo=4, routed)           0.604     6.366    dispDriver/TMDS_mod10[1]
    SLICE_X30Y38         LUT4 (Prop_lut4_I1_O)        0.299     6.665 r  dispDriver/p_0_out_inferred__0/i_/O
                         net (fo=5, routed)           0.742     7.407    dispDriver/p_0_out_inferred__0/i__n_0
    SLICE_X28Y43         FDRE                                         r  dispDriver/TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.499     8.894    dispDriver/clk_TMDS
    SLICE_X28Y43         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
                         clock pessimism              0.426     9.321    
                         clock uncertainty           -0.066     9.255    
    SLICE_X28Y43         FDRE (Setup_fdre_C_D)       -0.031     9.224    dispDriver/TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                          9.224    
                         arrival time                          -7.407    
  -------------------------------------------------------------------
                         slack                                  1.817    

Slack (MET) :             1.860ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.642ns (33.044%)  route 1.301ns (66.956%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 8.896 - 4.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.674     5.346    dispDriver/clk_TMDS
    SLICE_X28Y43         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.518     5.864 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.301     7.165    dispDriver/TMDS_shift_load
    SLICE_X18Y45         LUT3 (Prop_lut3_I1_O)        0.124     7.289 r  dispDriver/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     7.289    dispDriver/TMDS_shift_red[0]_i_1_n_0
    SLICE_X18Y45         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.500     8.896    dispDriver/clk_TMDS
    SLICE_X18Y45         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
                         clock pessimism              0.291     9.186    
                         clock uncertainty           -0.066     9.120    
    SLICE_X18Y45         FDRE (Setup_fdre_C_D)        0.029     9.149    dispDriver/TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          9.149    
                         arrival time                          -7.289    
  -------------------------------------------------------------------
                         slack                                  1.860    

Slack (MET) :             1.866ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.940ns  (logic 0.642ns (33.093%)  route 1.298ns (66.907%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 8.896 - 4.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.674     5.346    dispDriver/clk_TMDS
    SLICE_X28Y43         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.518     5.864 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.298     7.162    dispDriver/TMDS_shift_load
    SLICE_X18Y47         LUT3 (Prop_lut3_I1_O)        0.124     7.286 r  dispDriver/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     7.286    dispDriver/TMDS_shift_green[4]_i_1_n_0
    SLICE_X18Y47         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.501     8.896    dispDriver/clk_TMDS
    SLICE_X18Y47         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/C
                         clock pessimism              0.291     9.187    
                         clock uncertainty           -0.066     9.121    
    SLICE_X18Y47         FDRE (Setup_fdre_C_D)        0.031     9.152    dispDriver/TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          9.152    
                         arrival time                          -7.286    
  -------------------------------------------------------------------
                         slack                                  1.866    

Slack (MET) :             1.880ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.668ns (33.928%)  route 1.301ns (66.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 8.896 - 4.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.674     5.346    dispDriver/clk_TMDS
    SLICE_X28Y43         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.518     5.864 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.301     7.165    dispDriver/TMDS_shift_load
    SLICE_X18Y45         LUT3 (Prop_lut3_I1_O)        0.150     7.315 r  dispDriver/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     7.315    dispDriver/TMDS_shift_red[1]_i_1_n_0
    SLICE_X18Y45         FDRE                                         r  dispDriver/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.500     8.896    dispDriver/clk_TMDS
    SLICE_X18Y45         FDRE                                         r  dispDriver/TMDS_shift_red_reg[1]/C
                         clock pessimism              0.291     9.186    
                         clock uncertainty           -0.066     9.120    
    SLICE_X18Y45         FDRE (Setup_fdre_C_D)        0.075     9.195    dispDriver/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          9.195    
                         arrival time                          -7.315    
  -------------------------------------------------------------------
                         slack                                  1.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.192ns (59.968%)  route 0.128ns (40.032%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.560     1.474    dispDriver/clk_TMDS
    SLICE_X23Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  dispDriver/TMDS_shift_blue_reg[6]/Q
                         net (fo=1, routed)           0.128     1.743    dispDriver/TMDS_shift_blue__0[6]
    SLICE_X25Y43         LUT3 (Prop_lut3_I2_O)        0.051     1.794 r  dispDriver/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     1.794    dispDriver/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X25Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.828     1.989    dispDriver/clk_TMDS
    SLICE_X25Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[5]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X25Y43         FDRE (Hold_fdre_C_D)         0.107     1.597    dispDriver/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_green_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.230ns (69.493%)  route 0.101ns (30.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.564     1.478    dispDriver/clk_TMDS
    SLICE_X18Y47         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.128     1.606 r  dispDriver/TMDS_shift_green_reg[7]/Q
                         net (fo=1, routed)           0.101     1.707    dispDriver/TMDS_shift_green__0[7]
    SLICE_X18Y47         LUT3 (Prop_lut3_I2_O)        0.102     1.809 r  dispDriver/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     1.809    dispDriver/TMDS_shift_green[6]_i_1_n_0
    SLICE_X18Y47         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.832     1.993    dispDriver/clk_TMDS
    SLICE_X18Y47         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X18Y47         FDRE (Hold_fdre_C_D)         0.107     1.585    dispDriver/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.183ns (53.493%)  route 0.159ns (46.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.560     1.474    dispDriver/clk_TMDS
    SLICE_X23Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  dispDriver/TMDS_shift_blue_reg[8]/Q
                         net (fo=1, routed)           0.159     1.774    dispDriver/TMDS_shift_blue__0[8]
    SLICE_X23Y43         LUT3 (Prop_lut3_I2_O)        0.042     1.816 r  dispDriver/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     1.816    dispDriver/TMDS_shift_blue[7]_i_1_n_0
    SLICE_X23Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.828     1.989    dispDriver/clk_TMDS
    SLICE_X23Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[7]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X23Y43         FDRE (Hold_fdre_C_D)         0.107     1.581    dispDriver/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.226ns (67.929%)  route 0.107ns (32.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.564     1.478    dispDriver/clk_TMDS
    SLICE_X18Y47         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.128     1.606 r  dispDriver/TMDS_shift_green_reg[6]/Q
                         net (fo=1, routed)           0.107     1.713    dispDriver/TMDS_shift_green__0[6]
    SLICE_X18Y47         LUT3 (Prop_lut3_I2_O)        0.098     1.811 r  dispDriver/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.811    dispDriver/TMDS_shift_green[5]_i_1_n_0
    SLICE_X18Y47         FDRE                                         r  dispDriver/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.832     1.993    dispDriver/clk_TMDS
    SLICE_X18Y47         FDRE                                         r  dispDriver/TMDS_shift_green_reg[5]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X18Y47         FDRE (Hold_fdre_C_D)         0.092     1.570    dispDriver/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.561     1.475    dispDriver/clk_TMDS
    SLICE_X29Y38         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  dispDriver/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.170     1.786    dispDriver/TMDS_mod10[0]
    SLICE_X29Y38         LUT4 (Prop_lut4_I1_O)        0.043     1.829 r  dispDriver/TMDS_mod10[3]_i_1/O
                         net (fo=1, routed)           0.000     1.829    dispDriver/TMDS_mod10[3]_i_1_n_0
    SLICE_X29Y38         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.829     1.990    dispDriver/clk_TMDS
    SLICE_X29Y38         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X29Y38         FDRE (Hold_fdre_C_D)         0.107     1.582    dispDriver/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.561     1.475    dispDriver/clk_TMDS
    SLICE_X29Y38         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  dispDriver/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.170     1.786    dispDriver/TMDS_mod10[0]
    SLICE_X29Y38         LUT3 (Prop_lut3_I0_O)        0.045     1.831 r  dispDriver/TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000     1.831    dispDriver/TMDS_mod10[2]_i_1_n_0
    SLICE_X29Y38         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.829     1.990    dispDriver/clk_TMDS
    SLICE_X29Y38         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X29Y38         FDRE (Hold_fdre_C_D)         0.092     1.567    dispDriver/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_red_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.184ns (46.095%)  route 0.215ns (53.905%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.563     1.477    dispDriver/clk_TMDS
    SLICE_X17Y45         FDRE                                         r  dispDriver/TMDS_shift_red_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  dispDriver/TMDS_shift_red_reg[4]/Q
                         net (fo=1, routed)           0.215     1.833    dispDriver/TMDS_shift_red__0[4]
    SLICE_X17Y45         LUT3 (Prop_lut3_I2_O)        0.043     1.876 r  dispDriver/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     1.876    dispDriver/TMDS_shift_red[3]_i_1_n_0
    SLICE_X17Y45         FDRE                                         r  dispDriver/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.831     1.992    dispDriver/clk_TMDS
    SLICE_X17Y45         FDRE                                         r  dispDriver/TMDS_shift_red_reg[3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X17Y45         FDRE (Hold_fdre_C_D)         0.107     1.584    dispDriver/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.227ns (59.030%)  route 0.158ns (40.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.564     1.478    dispDriver/clk_TMDS
    SLICE_X18Y47         FDRE                                         r  dispDriver/TMDS_shift_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.128     1.606 r  dispDriver/TMDS_shift_green_reg[3]/Q
                         net (fo=1, routed)           0.158     1.764    dispDriver/TMDS_shift_green__0[3]
    SLICE_X18Y47         LUT3 (Prop_lut3_I2_O)        0.099     1.863 r  dispDriver/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     1.863    dispDriver/TMDS_shift_green[2]_i_1_n_0
    SLICE_X18Y47         FDRE                                         r  dispDriver/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.832     1.993    dispDriver/clk_TMDS
    SLICE_X18Y47         FDRE                                         r  dispDriver/TMDS_shift_green_reg[2]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X18Y47         FDRE (Hold_fdre_C_D)         0.091     1.569    dispDriver/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_mod10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.230ns (57.093%)  route 0.173ns (42.907%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.561     1.475    dispDriver/clk_TMDS
    SLICE_X29Y38         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.128     1.603 r  dispDriver/TMDS_mod10_reg[1]/Q
                         net (fo=4, routed)           0.173     1.776    dispDriver/TMDS_mod10[1]
    SLICE_X29Y38         LUT2 (Prop_lut2_I1_O)        0.102     1.878 r  dispDriver/TMDS_mod10[1]_i_1/O
                         net (fo=1, routed)           0.000     1.878    dispDriver/TMDS_mod10[1]_i_1_n_0
    SLICE_X29Y38         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.829     1.990    dispDriver/clk_TMDS
    SLICE_X29Y38         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X29Y38         FDRE (Hold_fdre_C_D)         0.107     1.582    dispDriver/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.227ns (58.598%)  route 0.160ns (41.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.563     1.477    dispDriver/clk_TMDS
    SLICE_X18Y45         FDRE                                         r  dispDriver/TMDS_shift_red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDRE (Prop_fdre_C_Q)         0.128     1.605 r  dispDriver/TMDS_shift_red_reg[1]/Q
                         net (fo=1, routed)           0.160     1.766    dispDriver/TMDS_shift_red__0[1]
    SLICE_X18Y45         LUT3 (Prop_lut3_I2_O)        0.099     1.865 r  dispDriver/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     1.865    dispDriver/TMDS_shift_red[0]_i_1_n_0
    SLICE_X18Y45         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.831     1.992    dispDriver/clk_TMDS
    SLICE_X18Y45         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X18Y45         FDRE (Hold_fdre_C_D)         0.091     1.568    dispDriver/TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.296    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DCM_TMDS_CLKFX
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { dispDriver/MMCME2_BASE_INST/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    dispDriver/BUFG_TMDSp/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X29Y38     dispDriver/TMDS_mod10_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X29Y38     dispDriver/TMDS_mod10_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X29Y38     dispDriver/TMDS_mod10_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X29Y38     dispDriver/TMDS_mod10_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X25Y43     dispDriver/TMDS_shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X23Y43     dispDriver/TMDS_shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X23Y43     dispDriver/TMDS_shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X23Y43     dispDriver/TMDS_shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X29Y38     dispDriver/TMDS_mod10_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X29Y38     dispDriver/TMDS_mod10_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X29Y38     dispDriver/TMDS_mod10_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X29Y38     dispDriver/TMDS_mod10_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X29Y38     dispDriver/TMDS_mod10_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X29Y38     dispDriver/TMDS_mod10_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X29Y38     dispDriver/TMDS_mod10_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X29Y38     dispDriver/TMDS_mod10_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X25Y43     dispDriver/TMDS_shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X25Y43     dispDriver/TMDS_shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X29Y38     dispDriver/TMDS_mod10_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X29Y38     dispDriver/TMDS_mod10_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X29Y38     dispDriver/TMDS_mod10_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X29Y38     dispDriver/TMDS_mod10_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X29Y38     dispDriver/TMDS_mod10_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X29Y38     dispDriver/TMDS_mod10_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X29Y38     dispDriver/TMDS_mod10_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X29Y38     dispDriver/TMDS_mod10_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X25Y43     dispDriver/TMDS_shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X25Y43     dispDriver/TMDS_shift_blue_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  MMCM_pix_clock
  To Clock:  MMCM_pix_clock

Setup :            0  Failing Endpoints,  Worst Slack       21.042ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.042ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.744ns  (logic 2.667ns (14.229%)  route 16.077ns (85.771%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 44.896 - 40.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.667     5.339    dispDriver/pixclk
    SLICE_X25Y39         FDRE                                         r  dispDriver/CounterY_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_fdre_C_Q)         0.456     5.795 r  dispDriver/CounterY_reg[-1111111111]/Q
                         net (fo=3, routed)           0.653     6.447    dispDriver/CounterY_reg[-_n_0_1111111111]
    SLICE_X23Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.571 r  dispDriver/memory_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.000     6.571    dispDriver/memory_reg_0_127_0_0_i_19_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.818 r  dispDriver/memory_reg_0_127_0_0_i_10/O[0]
                         net (fo=1216, routed)        9.463    16.281    mem/disMem/memory_reg_0_127_11_11/DPRA1
    SLICE_X0Y7           RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299    16.580 f  mem/disMem/memory_reg_0_127_11_11/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.580    mem/disMem/memory_reg_0_127_11_11/DPO1
    SLICE_X0Y7           MUXF7 (Prop_muxf7_I1_O)      0.214    16.794 f  mem/disMem/memory_reg_0_127_11_11/F7.DP/O
                         net (fo=1, routed)           1.128    17.923    mem/disMem/memory_reg_0_127_11_11_n_0
    SLICE_X5Y3           LUT6 (Prop_lut6_I5_O)        0.297    18.220 f  mem/disMem/genblk1.balance_acc[3]_i_185/O
                         net (fo=1, routed)           0.000    18.220    mem/disMem/genblk1.balance_acc[3]_i_185_n_0
    SLICE_X5Y3           MUXF7 (Prop_muxf7_I0_O)      0.238    18.458 f  mem/disMem/genblk1.balance_acc_reg[3]_i_91/O
                         net (fo=1, routed)           0.000    18.458    mem/disMem/genblk1.balance_acc_reg[3]_i_91_n_0
    SLICE_X5Y3           MUXF8 (Prop_muxf8_I0_O)      0.104    18.562 f  mem/disMem/genblk1.balance_acc_reg[3]_i_37/O
                         net (fo=1, routed)           1.524    20.085    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I5_O)        0.316    20.401 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_16/O
                         net (fo=1, routed)           1.021    21.422    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_n_0
    SLICE_X17Y13         LUT6 (Prop_lut6_I4_O)        0.124    21.546 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.223    22.769    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I4_O)        0.124    22.893 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.065    23.958    dispDriver/encode_G/genblk1.TMDS_reg[5]_0
    SLICE_X19Y47         LUT3 (Prop_lut3_I1_O)        0.124    24.082 r  dispDriver/encode_G/genblk1.TMDS[2]_i_1__0/O
                         net (fo=1, routed)           0.000    24.082    dispDriver/encode_G/genblk1.TMDS[2]_i_1__0_n_0
    SLICE_X19Y47         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.501    44.896    dispDriver/encode_G/pixclk
    SLICE_X19Y47         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/C
                         clock pessimism              0.291    45.187    
                         clock uncertainty           -0.094    45.093    
    SLICE_X19Y47         FDRE (Setup_fdre_C_D)        0.031    45.124    dispDriver/encode_G/genblk1.TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         45.124    
                         arrival time                         -24.082    
  -------------------------------------------------------------------
                         slack                                 21.042    

Slack (MET) :             21.091ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.739ns  (logic 2.662ns (14.206%)  route 16.077ns (85.794%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 44.896 - 40.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.667     5.339    dispDriver/pixclk
    SLICE_X25Y39         FDRE                                         r  dispDriver/CounterY_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_fdre_C_Q)         0.456     5.795 r  dispDriver/CounterY_reg[-1111111111]/Q
                         net (fo=3, routed)           0.653     6.447    dispDriver/CounterY_reg[-_n_0_1111111111]
    SLICE_X23Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.571 r  dispDriver/memory_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.000     6.571    dispDriver/memory_reg_0_127_0_0_i_19_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.818 r  dispDriver/memory_reg_0_127_0_0_i_10/O[0]
                         net (fo=1216, routed)        9.463    16.281    mem/disMem/memory_reg_0_127_11_11/DPRA1
    SLICE_X0Y7           RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299    16.580 f  mem/disMem/memory_reg_0_127_11_11/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.580    mem/disMem/memory_reg_0_127_11_11/DPO1
    SLICE_X0Y7           MUXF7 (Prop_muxf7_I1_O)      0.214    16.794 f  mem/disMem/memory_reg_0_127_11_11/F7.DP/O
                         net (fo=1, routed)           1.128    17.923    mem/disMem/memory_reg_0_127_11_11_n_0
    SLICE_X5Y3           LUT6 (Prop_lut6_I5_O)        0.297    18.220 f  mem/disMem/genblk1.balance_acc[3]_i_185/O
                         net (fo=1, routed)           0.000    18.220    mem/disMem/genblk1.balance_acc[3]_i_185_n_0
    SLICE_X5Y3           MUXF7 (Prop_muxf7_I0_O)      0.238    18.458 f  mem/disMem/genblk1.balance_acc_reg[3]_i_91/O
                         net (fo=1, routed)           0.000    18.458    mem/disMem/genblk1.balance_acc_reg[3]_i_91_n_0
    SLICE_X5Y3           MUXF8 (Prop_muxf8_I0_O)      0.104    18.562 f  mem/disMem/genblk1.balance_acc_reg[3]_i_37/O
                         net (fo=1, routed)           1.524    20.085    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I5_O)        0.316    20.401 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_16/O
                         net (fo=1, routed)           1.021    21.422    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_n_0
    SLICE_X17Y13         LUT6 (Prop_lut6_I4_O)        0.124    21.546 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.223    22.769    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I4_O)        0.124    22.893 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.065    23.958    dispDriver/encode_G/genblk1.TMDS_reg[5]_0
    SLICE_X19Y47         LUT3 (Prop_lut3_I1_O)        0.119    24.077 r  dispDriver/encode_G/genblk1.TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000    24.077    dispDriver/encode_G/genblk1.TMDS[5]_i_1_n_0
    SLICE_X19Y47         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.501    44.896    dispDriver/encode_G/pixclk
    SLICE_X19Y47         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/C
                         clock pessimism              0.291    45.187    
                         clock uncertainty           -0.094    45.093    
    SLICE_X19Y47         FDRE (Setup_fdre_C_D)        0.075    45.168    dispDriver/encode_G/genblk1.TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         45.168    
                         arrival time                         -24.077    
  -------------------------------------------------------------------
                         slack                                 21.091    

Slack (MET) :             21.153ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.631ns  (logic 2.667ns (14.315%)  route 15.964ns (85.685%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT6=5 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 44.896 - 40.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.667     5.339    dispDriver/pixclk
    SLICE_X25Y39         FDRE                                         r  dispDriver/CounterY_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_fdre_C_Q)         0.456     5.795 r  dispDriver/CounterY_reg[-1111111111]/Q
                         net (fo=3, routed)           0.653     6.447    dispDriver/CounterY_reg[-_n_0_1111111111]
    SLICE_X23Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.571 r  dispDriver/memory_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.000     6.571    dispDriver/memory_reg_0_127_0_0_i_19_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.818 r  dispDriver/memory_reg_0_127_0_0_i_10/O[0]
                         net (fo=1216, routed)        9.463    16.281    mem/disMem/memory_reg_0_127_11_11/DPRA1
    SLICE_X0Y7           RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299    16.580 f  mem/disMem/memory_reg_0_127_11_11/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.580    mem/disMem/memory_reg_0_127_11_11/DPO1
    SLICE_X0Y7           MUXF7 (Prop_muxf7_I1_O)      0.214    16.794 f  mem/disMem/memory_reg_0_127_11_11/F7.DP/O
                         net (fo=1, routed)           1.128    17.923    mem/disMem/memory_reg_0_127_11_11_n_0
    SLICE_X5Y3           LUT6 (Prop_lut6_I5_O)        0.297    18.220 f  mem/disMem/genblk1.balance_acc[3]_i_185/O
                         net (fo=1, routed)           0.000    18.220    mem/disMem/genblk1.balance_acc[3]_i_185_n_0
    SLICE_X5Y3           MUXF7 (Prop_muxf7_I0_O)      0.238    18.458 f  mem/disMem/genblk1.balance_acc_reg[3]_i_91/O
                         net (fo=1, routed)           0.000    18.458    mem/disMem/genblk1.balance_acc_reg[3]_i_91_n_0
    SLICE_X5Y3           MUXF8 (Prop_muxf8_I0_O)      0.104    18.562 f  mem/disMem/genblk1.balance_acc_reg[3]_i_37/O
                         net (fo=1, routed)           1.524    20.085    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I5_O)        0.316    20.401 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_16/O
                         net (fo=1, routed)           1.021    21.422    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_n_0
    SLICE_X17Y13         LUT6 (Prop_lut6_I4_O)        0.124    21.546 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.223    22.769    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I4_O)        0.124    22.893 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.952    23.846    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X17Y44         LUT6 (Prop_lut6_I4_O)        0.124    23.970 r  dispDriver/encode_R/genblk1.TMDS[4]_i_1__0/O
                         net (fo=1, routed)           0.000    23.970    dispDriver/encode_R/TMDS0[4]
    SLICE_X17Y44         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.500    44.896    dispDriver/encode_R/pixclk
    SLICE_X17Y44         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/C
                         clock pessimism              0.291    45.186    
                         clock uncertainty           -0.094    45.092    
    SLICE_X17Y44         FDRE (Setup_fdre_C_D)        0.031    45.123    dispDriver/encode_R/genblk1.TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                         45.123    
                         arrival time                         -23.970    
  -------------------------------------------------------------------
                         slack                                 21.153    

Slack (MET) :             21.267ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.518ns  (logic 2.667ns (14.402%)  route 15.851ns (85.598%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT6=5 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 44.896 - 40.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.667     5.339    dispDriver/pixclk
    SLICE_X25Y39         FDRE                                         r  dispDriver/CounterY_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_fdre_C_Q)         0.456     5.795 r  dispDriver/CounterY_reg[-1111111111]/Q
                         net (fo=3, routed)           0.653     6.447    dispDriver/CounterY_reg[-_n_0_1111111111]
    SLICE_X23Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.571 r  dispDriver/memory_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.000     6.571    dispDriver/memory_reg_0_127_0_0_i_19_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.818 r  dispDriver/memory_reg_0_127_0_0_i_10/O[0]
                         net (fo=1216, routed)        9.463    16.281    mem/disMem/memory_reg_0_127_11_11/DPRA1
    SLICE_X0Y7           RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299    16.580 r  mem/disMem/memory_reg_0_127_11_11/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.580    mem/disMem/memory_reg_0_127_11_11/DPO1
    SLICE_X0Y7           MUXF7 (Prop_muxf7_I1_O)      0.214    16.794 r  mem/disMem/memory_reg_0_127_11_11/F7.DP/O
                         net (fo=1, routed)           1.128    17.923    mem/disMem/memory_reg_0_127_11_11_n_0
    SLICE_X5Y3           LUT6 (Prop_lut6_I5_O)        0.297    18.220 r  mem/disMem/genblk1.balance_acc[3]_i_185/O
                         net (fo=1, routed)           0.000    18.220    mem/disMem/genblk1.balance_acc[3]_i_185_n_0
    SLICE_X5Y3           MUXF7 (Prop_muxf7_I0_O)      0.238    18.458 r  mem/disMem/genblk1.balance_acc_reg[3]_i_91/O
                         net (fo=1, routed)           0.000    18.458    mem/disMem/genblk1.balance_acc_reg[3]_i_91_n_0
    SLICE_X5Y3           MUXF8 (Prop_muxf8_I0_O)      0.104    18.562 r  mem/disMem/genblk1.balance_acc_reg[3]_i_37/O
                         net (fo=1, routed)           1.524    20.085    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I5_O)        0.316    20.401 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_16/O
                         net (fo=1, routed)           1.021    21.422    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_n_0
    SLICE_X17Y13         LUT6 (Prop_lut6_I4_O)        0.124    21.546 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.223    22.769    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I4_O)        0.124    22.893 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.839    23.733    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X17Y44         LUT6 (Prop_lut6_I0_O)        0.124    23.857 r  dispDriver/encode_R/genblk1.TMDS[9]_i_1__0/O
                         net (fo=1, routed)           0.000    23.857    dispDriver/encode_R/TMDS0[9]
    SLICE_X17Y44         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.500    44.896    dispDriver/encode_R/pixclk
    SLICE_X17Y44         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[9]/C
                         clock pessimism              0.291    45.186    
                         clock uncertainty           -0.094    45.092    
    SLICE_X17Y44         FDRE (Setup_fdre_C_D)        0.032    45.124    dispDriver/encode_R/genblk1.TMDS_reg[9]
  -------------------------------------------------------------------
                         required time                         45.124    
                         arrival time                         -23.857    
  -------------------------------------------------------------------
                         slack                                 21.267    

Slack (MET) :             21.271ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.513ns  (logic 2.667ns (14.406%)  route 15.846ns (85.594%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT6=5 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 44.896 - 40.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.667     5.339    dispDriver/pixclk
    SLICE_X25Y39         FDRE                                         r  dispDriver/CounterY_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_fdre_C_Q)         0.456     5.795 r  dispDriver/CounterY_reg[-1111111111]/Q
                         net (fo=3, routed)           0.653     6.447    dispDriver/CounterY_reg[-_n_0_1111111111]
    SLICE_X23Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.571 r  dispDriver/memory_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.000     6.571    dispDriver/memory_reg_0_127_0_0_i_19_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.818 r  dispDriver/memory_reg_0_127_0_0_i_10/O[0]
                         net (fo=1216, routed)        9.463    16.281    mem/disMem/memory_reg_0_127_11_11/DPRA1
    SLICE_X0Y7           RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299    16.580 r  mem/disMem/memory_reg_0_127_11_11/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.580    mem/disMem/memory_reg_0_127_11_11/DPO1
    SLICE_X0Y7           MUXF7 (Prop_muxf7_I1_O)      0.214    16.794 r  mem/disMem/memory_reg_0_127_11_11/F7.DP/O
                         net (fo=1, routed)           1.128    17.923    mem/disMem/memory_reg_0_127_11_11_n_0
    SLICE_X5Y3           LUT6 (Prop_lut6_I5_O)        0.297    18.220 r  mem/disMem/genblk1.balance_acc[3]_i_185/O
                         net (fo=1, routed)           0.000    18.220    mem/disMem/genblk1.balance_acc[3]_i_185_n_0
    SLICE_X5Y3           MUXF7 (Prop_muxf7_I0_O)      0.238    18.458 r  mem/disMem/genblk1.balance_acc_reg[3]_i_91/O
                         net (fo=1, routed)           0.000    18.458    mem/disMem/genblk1.balance_acc_reg[3]_i_91_n_0
    SLICE_X5Y3           MUXF8 (Prop_muxf8_I0_O)      0.104    18.562 r  mem/disMem/genblk1.balance_acc_reg[3]_i_37/O
                         net (fo=1, routed)           1.524    20.085    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I5_O)        0.316    20.401 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_16/O
                         net (fo=1, routed)           1.021    21.422    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_n_0
    SLICE_X17Y13         LUT6 (Prop_lut6_I4_O)        0.124    21.546 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.223    22.769    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I4_O)        0.124    22.893 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.834    23.728    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X17Y44         LUT6 (Prop_lut6_I4_O)        0.124    23.852 r  dispDriver/encode_R/genblk1.TMDS[5]_i_1__0/O
                         net (fo=1, routed)           0.000    23.852    dispDriver/encode_R/genblk1.TMDS[5]_i_1__0_n_0
    SLICE_X17Y44         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.500    44.896    dispDriver/encode_R/pixclk
    SLICE_X17Y44         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/C
                         clock pessimism              0.291    45.186    
                         clock uncertainty           -0.094    45.092    
    SLICE_X17Y44         FDRE (Setup_fdre_C_D)        0.031    45.123    dispDriver/encode_R/genblk1.TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         45.123    
                         arrival time                         -23.852    
  -------------------------------------------------------------------
                         slack                                 21.271    

Slack (MET) :             21.272ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.639ns  (logic 2.667ns (14.308%)  route 15.972ns (85.692%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 44.890 - 40.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.667     5.339    dispDriver/pixclk
    SLICE_X25Y39         FDRE                                         r  dispDriver/CounterY_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_fdre_C_Q)         0.456     5.795 r  dispDriver/CounterY_reg[-1111111111]/Q
                         net (fo=3, routed)           0.653     6.447    dispDriver/CounterY_reg[-_n_0_1111111111]
    SLICE_X23Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.571 r  dispDriver/memory_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.000     6.571    dispDriver/memory_reg_0_127_0_0_i_19_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.818 r  dispDriver/memory_reg_0_127_0_0_i_10/O[0]
                         net (fo=1216, routed)        9.463    16.281    mem/disMem/memory_reg_0_127_11_11/DPRA1
    SLICE_X0Y7           RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299    16.580 f  mem/disMem/memory_reg_0_127_11_11/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.580    mem/disMem/memory_reg_0_127_11_11/DPO1
    SLICE_X0Y7           MUXF7 (Prop_muxf7_I1_O)      0.214    16.794 f  mem/disMem/memory_reg_0_127_11_11/F7.DP/O
                         net (fo=1, routed)           1.128    17.923    mem/disMem/memory_reg_0_127_11_11_n_0
    SLICE_X5Y3           LUT6 (Prop_lut6_I5_O)        0.297    18.220 f  mem/disMem/genblk1.balance_acc[3]_i_185/O
                         net (fo=1, routed)           0.000    18.220    mem/disMem/genblk1.balance_acc[3]_i_185_n_0
    SLICE_X5Y3           MUXF7 (Prop_muxf7_I0_O)      0.238    18.458 f  mem/disMem/genblk1.balance_acc_reg[3]_i_91/O
                         net (fo=1, routed)           0.000    18.458    mem/disMem/genblk1.balance_acc_reg[3]_i_91_n_0
    SLICE_X5Y3           MUXF8 (Prop_muxf8_I0_O)      0.104    18.562 f  mem/disMem/genblk1.balance_acc_reg[3]_i_37/O
                         net (fo=1, routed)           1.524    20.085    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I5_O)        0.316    20.401 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_16/O
                         net (fo=1, routed)           1.021    21.422    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_n_0
    SLICE_X17Y13         LUT6 (Prop_lut6_I4_O)        0.124    21.546 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.223    22.769    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I4_O)        0.124    22.893 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.961    23.854    dispDriver/encode_B/genblk1.TMDS_reg[7]_0
    SLICE_X22Y43         LUT3 (Prop_lut3_I1_O)        0.124    23.978 r  dispDriver/encode_B/genblk1.TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000    23.978    dispDriver/encode_B/genblk1.TMDS[1]_i_1_n_0
    SLICE_X22Y43         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.495    44.890    dispDriver/encode_B/pixclk
    SLICE_X22Y43         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/C
                         clock pessimism              0.425    45.316    
                         clock uncertainty           -0.094    45.222    
    SLICE_X22Y43         FDRE (Setup_fdre_C_D)        0.029    45.251    dispDriver/encode_B/genblk1.TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                         45.251    
                         arrival time                         -23.978    
  -------------------------------------------------------------------
                         slack                                 21.272    

Slack (MET) :             21.283ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.502ns  (logic 2.667ns (14.415%)  route 15.835ns (85.585%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT6=5 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 44.896 - 40.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.667     5.339    dispDriver/pixclk
    SLICE_X25Y39         FDRE                                         r  dispDriver/CounterY_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_fdre_C_Q)         0.456     5.795 r  dispDriver/CounterY_reg[-1111111111]/Q
                         net (fo=3, routed)           0.653     6.447    dispDriver/CounterY_reg[-_n_0_1111111111]
    SLICE_X23Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.571 r  dispDriver/memory_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.000     6.571    dispDriver/memory_reg_0_127_0_0_i_19_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.818 r  dispDriver/memory_reg_0_127_0_0_i_10/O[0]
                         net (fo=1216, routed)        9.463    16.281    mem/disMem/memory_reg_0_127_11_11/DPRA1
    SLICE_X0Y7           RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299    16.580 f  mem/disMem/memory_reg_0_127_11_11/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.580    mem/disMem/memory_reg_0_127_11_11/DPO1
    SLICE_X0Y7           MUXF7 (Prop_muxf7_I1_O)      0.214    16.794 f  mem/disMem/memory_reg_0_127_11_11/F7.DP/O
                         net (fo=1, routed)           1.128    17.923    mem/disMem/memory_reg_0_127_11_11_n_0
    SLICE_X5Y3           LUT6 (Prop_lut6_I5_O)        0.297    18.220 f  mem/disMem/genblk1.balance_acc[3]_i_185/O
                         net (fo=1, routed)           0.000    18.220    mem/disMem/genblk1.balance_acc[3]_i_185_n_0
    SLICE_X5Y3           MUXF7 (Prop_muxf7_I0_O)      0.238    18.458 f  mem/disMem/genblk1.balance_acc_reg[3]_i_91/O
                         net (fo=1, routed)           0.000    18.458    mem/disMem/genblk1.balance_acc_reg[3]_i_91_n_0
    SLICE_X5Y3           MUXF8 (Prop_muxf8_I0_O)      0.104    18.562 f  mem/disMem/genblk1.balance_acc_reg[3]_i_37/O
                         net (fo=1, routed)           1.524    20.085    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I5_O)        0.316    20.401 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_16/O
                         net (fo=1, routed)           1.021    21.422    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_n_0
    SLICE_X17Y13         LUT6 (Prop_lut6_I4_O)        0.124    21.546 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.223    22.769    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I4_O)        0.124    22.893 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.823    23.716    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X18Y44         LUT6 (Prop_lut6_I4_O)        0.124    23.840 r  dispDriver/encode_R/genblk1.TMDS[0]_i_1__1/O
                         net (fo=1, routed)           0.000    23.840    dispDriver/encode_R/TMDS0[0]
    SLICE_X18Y44         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.500    44.896    dispDriver/encode_R/pixclk
    SLICE_X18Y44         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/C
                         clock pessimism              0.291    45.186    
                         clock uncertainty           -0.094    45.092    
    SLICE_X18Y44         FDRE (Setup_fdre_C_D)        0.031    45.123    dispDriver/encode_R/genblk1.TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                         45.123    
                         arrival time                         -23.840    
  -------------------------------------------------------------------
                         slack                                 21.283    

Slack (MET) :             21.285ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.498ns  (logic 2.667ns (14.418%)  route 15.831ns (85.582%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT6=5 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 44.896 - 40.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.667     5.339    dispDriver/pixclk
    SLICE_X25Y39         FDRE                                         r  dispDriver/CounterY_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_fdre_C_Q)         0.456     5.795 r  dispDriver/CounterY_reg[-1111111111]/Q
                         net (fo=3, routed)           0.653     6.447    dispDriver/CounterY_reg[-_n_0_1111111111]
    SLICE_X23Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.571 r  dispDriver/memory_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.000     6.571    dispDriver/memory_reg_0_127_0_0_i_19_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.818 r  dispDriver/memory_reg_0_127_0_0_i_10/O[0]
                         net (fo=1216, routed)        9.463    16.281    mem/disMem/memory_reg_0_127_11_11/DPRA1
    SLICE_X0Y7           RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299    16.580 r  mem/disMem/memory_reg_0_127_11_11/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.580    mem/disMem/memory_reg_0_127_11_11/DPO1
    SLICE_X0Y7           MUXF7 (Prop_muxf7_I1_O)      0.214    16.794 r  mem/disMem/memory_reg_0_127_11_11/F7.DP/O
                         net (fo=1, routed)           1.128    17.923    mem/disMem/memory_reg_0_127_11_11_n_0
    SLICE_X5Y3           LUT6 (Prop_lut6_I5_O)        0.297    18.220 r  mem/disMem/genblk1.balance_acc[3]_i_185/O
                         net (fo=1, routed)           0.000    18.220    mem/disMem/genblk1.balance_acc[3]_i_185_n_0
    SLICE_X5Y3           MUXF7 (Prop_muxf7_I0_O)      0.238    18.458 r  mem/disMem/genblk1.balance_acc_reg[3]_i_91/O
                         net (fo=1, routed)           0.000    18.458    mem/disMem/genblk1.balance_acc_reg[3]_i_91_n_0
    SLICE_X5Y3           MUXF8 (Prop_muxf8_I0_O)      0.104    18.562 r  mem/disMem/genblk1.balance_acc_reg[3]_i_37/O
                         net (fo=1, routed)           1.524    20.085    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I5_O)        0.316    20.401 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_16/O
                         net (fo=1, routed)           1.021    21.422    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_n_0
    SLICE_X17Y13         LUT6 (Prop_lut6_I4_O)        0.124    21.546 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.223    22.769    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I4_O)        0.124    22.893 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.819    23.712    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X18Y44         LUT6 (Prop_lut6_I4_O)        0.124    23.836 r  dispDriver/encode_R/genblk1.TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.000    23.836    dispDriver/encode_R/TMDS0[2]
    SLICE_X18Y44         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.500    44.896    dispDriver/encode_R/pixclk
    SLICE_X18Y44         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/C
                         clock pessimism              0.291    45.186    
                         clock uncertainty           -0.094    45.092    
    SLICE_X18Y44         FDRE (Setup_fdre_C_D)        0.029    45.121    dispDriver/encode_R/genblk1.TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         45.121    
                         arrival time                         -23.836    
  -------------------------------------------------------------------
                         slack                                 21.285    

Slack (MET) :             21.299ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.483ns  (logic 2.667ns (14.430%)  route 15.816ns (85.570%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 44.896 - 40.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.667     5.339    dispDriver/pixclk
    SLICE_X25Y39         FDRE                                         r  dispDriver/CounterY_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_fdre_C_Q)         0.456     5.795 r  dispDriver/CounterY_reg[-1111111111]/Q
                         net (fo=3, routed)           0.653     6.447    dispDriver/CounterY_reg[-_n_0_1111111111]
    SLICE_X23Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.571 r  dispDriver/memory_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.000     6.571    dispDriver/memory_reg_0_127_0_0_i_19_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.818 r  dispDriver/memory_reg_0_127_0_0_i_10/O[0]
                         net (fo=1216, routed)        9.463    16.281    mem/disMem/memory_reg_0_127_11_11/DPRA1
    SLICE_X0Y7           RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299    16.580 f  mem/disMem/memory_reg_0_127_11_11/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.580    mem/disMem/memory_reg_0_127_11_11/DPO1
    SLICE_X0Y7           MUXF7 (Prop_muxf7_I1_O)      0.214    16.794 f  mem/disMem/memory_reg_0_127_11_11/F7.DP/O
                         net (fo=1, routed)           1.128    17.923    mem/disMem/memory_reg_0_127_11_11_n_0
    SLICE_X5Y3           LUT6 (Prop_lut6_I5_O)        0.297    18.220 f  mem/disMem/genblk1.balance_acc[3]_i_185/O
                         net (fo=1, routed)           0.000    18.220    mem/disMem/genblk1.balance_acc[3]_i_185_n_0
    SLICE_X5Y3           MUXF7 (Prop_muxf7_I0_O)      0.238    18.458 f  mem/disMem/genblk1.balance_acc_reg[3]_i_91/O
                         net (fo=1, routed)           0.000    18.458    mem/disMem/genblk1.balance_acc_reg[3]_i_91_n_0
    SLICE_X5Y3           MUXF8 (Prop_muxf8_I0_O)      0.104    18.562 f  mem/disMem/genblk1.balance_acc_reg[3]_i_37/O
                         net (fo=1, routed)           1.524    20.085    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I5_O)        0.316    20.401 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_16/O
                         net (fo=1, routed)           1.021    21.422    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_n_0
    SLICE_X17Y13         LUT6 (Prop_lut6_I4_O)        0.124    21.546 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.223    22.769    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I4_O)        0.124    22.893 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.804    23.698    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X19Y44         LUT5 (Prop_lut5_I4_O)        0.124    23.822 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0/O
                         net (fo=1, routed)           0.000    23.822    dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0_n_0
    SLICE_X19Y44         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.500    44.896    dispDriver/encode_R/pixclk
    SLICE_X19Y44         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
                         clock pessimism              0.291    45.186    
                         clock uncertainty           -0.094    45.092    
    SLICE_X19Y44         FDRE (Setup_fdre_C_D)        0.029    45.121    dispDriver/encode_R/genblk1.balance_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         45.121    
                         arrival time                         -23.822    
  -------------------------------------------------------------------
                         slack                                 21.299    

Slack (MET) :             21.321ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.461ns  (logic 2.667ns (14.447%)  route 15.794ns (85.553%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT6=5 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 44.896 - 40.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.667     5.339    dispDriver/pixclk
    SLICE_X25Y39         FDRE                                         r  dispDriver/CounterY_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_fdre_C_Q)         0.456     5.795 r  dispDriver/CounterY_reg[-1111111111]/Q
                         net (fo=3, routed)           0.653     6.447    dispDriver/CounterY_reg[-_n_0_1111111111]
    SLICE_X23Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.571 r  dispDriver/memory_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.000     6.571    dispDriver/memory_reg_0_127_0_0_i_19_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.818 r  dispDriver/memory_reg_0_127_0_0_i_10/O[0]
                         net (fo=1216, routed)        9.463    16.281    mem/disMem/memory_reg_0_127_11_11/DPRA1
    SLICE_X0Y7           RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299    16.580 f  mem/disMem/memory_reg_0_127_11_11/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.580    mem/disMem/memory_reg_0_127_11_11/DPO1
    SLICE_X0Y7           MUXF7 (Prop_muxf7_I1_O)      0.214    16.794 f  mem/disMem/memory_reg_0_127_11_11/F7.DP/O
                         net (fo=1, routed)           1.128    17.923    mem/disMem/memory_reg_0_127_11_11_n_0
    SLICE_X5Y3           LUT6 (Prop_lut6_I5_O)        0.297    18.220 f  mem/disMem/genblk1.balance_acc[3]_i_185/O
                         net (fo=1, routed)           0.000    18.220    mem/disMem/genblk1.balance_acc[3]_i_185_n_0
    SLICE_X5Y3           MUXF7 (Prop_muxf7_I0_O)      0.238    18.458 f  mem/disMem/genblk1.balance_acc_reg[3]_i_91/O
                         net (fo=1, routed)           0.000    18.458    mem/disMem/genblk1.balance_acc_reg[3]_i_91_n_0
    SLICE_X5Y3           MUXF8 (Prop_muxf8_I0_O)      0.104    18.562 f  mem/disMem/genblk1.balance_acc_reg[3]_i_37/O
                         net (fo=1, routed)           1.524    20.085    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I5_O)        0.316    20.401 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_16/O
                         net (fo=1, routed)           1.021    21.422    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_n_0
    SLICE_X17Y13         LUT6 (Prop_lut6_I4_O)        0.124    21.546 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.223    22.769    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I4_O)        0.124    22.893 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.782    23.676    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X17Y44         LUT6 (Prop_lut6_I0_O)        0.124    23.800 r  dispDriver/encode_R/genblk1.TMDS[3]_i_1__1/O
                         net (fo=1, routed)           0.000    23.800    dispDriver/encode_R/TMDS0[3]
    SLICE_X17Y44         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.500    44.896    dispDriver/encode_R/pixclk
    SLICE_X17Y44         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/C
                         clock pessimism              0.291    45.186    
                         clock uncertainty           -0.094    45.092    
    SLICE_X17Y44         FDRE (Setup_fdre_C_D)        0.029    45.121    dispDriver/encode_R/genblk1.TMDS_reg[3]
  -------------------------------------------------------------------
                         required time                         45.121    
                         arrival time                         -23.800    
  -------------------------------------------------------------------
                         slack                                 21.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/CounterX_reg[-1111111109]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.185ns (36.541%)  route 0.321ns (63.459%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.559     1.473    dispDriver/pixclk
    SLICE_X21Y40         FDRE                                         r  dispDriver/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  dispDriver/CounterX_reg[8]/Q
                         net (fo=7, routed)           0.321     1.935    dispDriver/CounterX[8]
    SLICE_X22Y40         LUT4 (Prop_lut4_I2_O)        0.044     1.979 r  dispDriver/CounterX[-1111111109]_i_1/O
                         net (fo=1, routed)           0.000     1.979    dispDriver/CounterX[-1111111109]_i_1_n_0
    SLICE_X22Y40         FDRE                                         r  dispDriver/CounterX_reg[-1111111109]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.827     1.988    dispDriver/pixclk
    SLICE_X22Y40         FDRE                                         r  dispDriver/CounterX_reg[-1111111109]/C
                         clock pessimism             -0.252     1.737    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.107     1.844    dispDriver/CounterX_reg[-1111111109]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/CounterX_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.227ns (45.675%)  route 0.270ns (54.325%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.559     1.473    dispDriver/pixclk
    SLICE_X22Y41         FDRE                                         r  dispDriver/CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.128     1.601 r  dispDriver/CounterX_reg[7]/Q
                         net (fo=8, routed)           0.270     1.871    dispDriver/CounterX[7]
    SLICE_X21Y40         LUT6 (Prop_lut6_I5_O)        0.099     1.970 r  dispDriver/CounterX[8]_i_1/O
                         net (fo=1, routed)           0.000     1.970    dispDriver/data0[8]
    SLICE_X21Y40         FDRE                                         r  dispDriver/CounterX_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.829     1.990    dispDriver/pixclk
    SLICE_X21Y40         FDRE                                         r  dispDriver/CounterX_reg[8]/C
                         clock pessimism             -0.252     1.739    
    SLICE_X21Y40         FDRE (Hold_fdre_C_D)         0.092     1.831    dispDriver/CounterX_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.226ns (44.934%)  route 0.277ns (55.065%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.559     1.473    dispDriver/pixclk
    SLICE_X21Y40         FDRE                                         r  dispDriver/CounterX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.128     1.601 r  dispDriver/CounterX_reg[6]/Q
                         net (fo=6, routed)           0.277     1.878    dispDriver/CounterX[6]
    SLICE_X22Y40         LUT6 (Prop_lut6_I2_O)        0.098     1.976 r  dispDriver/hSync_i_1/O
                         net (fo=1, routed)           0.000     1.976    dispDriver/hSync0
    SLICE_X22Y40         FDRE                                         r  dispDriver/hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.827     1.988    dispDriver/pixclk
    SLICE_X22Y40         FDRE                                         r  dispDriver/hSync_reg/C
                         clock pessimism             -0.252     1.737    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.092     1.829    dispDriver/hSync_reg
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/DrawArea_reg/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.931%)  route 0.318ns (63.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.559     1.473    dispDriver/pixclk
    SLICE_X21Y40         FDRE                                         r  dispDriver/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  dispDriver/CounterX_reg[8]/Q
                         net (fo=7, routed)           0.318     1.932    dispDriver/CounterX[8]
    SLICE_X22Y42         LUT5 (Prop_lut5_I0_O)        0.045     1.977 r  dispDriver/DrawArea_i_1/O
                         net (fo=1, routed)           0.000     1.977    dispDriver/DrawArea0
    SLICE_X22Y42         FDRE                                         r  dispDriver/DrawArea_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.827     1.988    dispDriver/pixclk
    SLICE_X22Y42         FDRE                                         r  dispDriver/DrawArea_reg/C
                         clock pessimism             -0.252     1.737    
    SLICE_X22Y42         FDRE (Hold_fdre_C_D)         0.091     1.828    dispDriver/DrawArea_reg
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/CounterX_reg[-1111111108]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.666%)  route 0.321ns (63.334%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.559     1.473    dispDriver/pixclk
    SLICE_X21Y40         FDRE                                         r  dispDriver/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  dispDriver/CounterX_reg[8]/Q
                         net (fo=7, routed)           0.321     1.935    dispDriver/CounterX[8]
    SLICE_X22Y40         LUT5 (Prop_lut5_I2_O)        0.045     1.980 r  dispDriver/CounterX[-1111111108]_i_1/O
                         net (fo=1, routed)           0.000     1.980    dispDriver/CounterX[-1111111108]_i_1_n_0
    SLICE_X22Y40         FDRE                                         r  dispDriver/CounterX_reg[-1111111108]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.827     1.988    dispDriver/pixclk
    SLICE_X22Y40         FDRE                                         r  dispDriver/CounterX_reg[-1111111108]/C
                         clock pessimism             -0.252     1.737    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.091     1.828    dispDriver/CounterX_reg[-1111111108]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 dispDriver/DrawArea_reg/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.873%)  route 0.363ns (66.127%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.559     1.473    dispDriver/pixclk
    SLICE_X22Y42         FDRE                                         r  dispDriver/DrawArea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  dispDriver/DrawArea_reg/Q
                         net (fo=19, routed)          0.363     1.977    dispDriver/encode_R/DrawArea
    SLICE_X18Y44         LUT6 (Prop_lut6_I5_O)        0.045     2.022 r  dispDriver/encode_R/genblk1.TMDS[0]_i_1__1/O
                         net (fo=1, routed)           0.000     2.022    dispDriver/encode_R/TMDS0[0]
    SLICE_X18Y44         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.831     1.992    dispDriver/encode_R/pixclk
    SLICE_X18Y44         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/C
                         clock pessimism             -0.252     1.741    
    SLICE_X18Y44         FDRE (Hold_fdre_C_D)         0.092     1.833    dispDriver/encode_R/genblk1.TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/CounterX_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.186ns (33.293%)  route 0.373ns (66.707%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.559     1.473    dispDriver/pixclk
    SLICE_X21Y40         FDRE                                         r  dispDriver/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  dispDriver/CounterX_reg[8]/Q
                         net (fo=7, routed)           0.373     1.987    dispDriver/CounterX[8]
    SLICE_X22Y41         LUT4 (Prop_lut4_I1_O)        0.045     2.032 r  dispDriver/CounterX[9]_i_2/O
                         net (fo=1, routed)           0.000     2.032    dispDriver/data0[9]
    SLICE_X22Y41         FDRE                                         r  dispDriver/CounterX_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.827     1.988    dispDriver/pixclk
    SLICE_X22Y41         FDRE                                         r  dispDriver/CounterX_reg[9]/C
                         clock pessimism             -0.252     1.737    
    SLICE_X22Y41         FDRE (Hold_fdre_C_D)         0.091     1.828    dispDriver/CounterX_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/CounterX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.189%)  route 0.134ns (41.811%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.559     1.473    dispDriver/pixclk
    SLICE_X21Y40         FDRE                                         r  dispDriver/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  dispDriver/CounterX_reg[0]/Q
                         net (fo=10, routed)          0.134     1.748    dispDriver/CounterX[0]
    SLICE_X21Y40         LUT6 (Prop_lut6_I3_O)        0.045     1.793 r  dispDriver/CounterX[5]_i_1/O
                         net (fo=1, routed)           0.000     1.793    dispDriver/CounterX[5]_i_1_n_0
    SLICE_X21Y40         FDRE                                         r  dispDriver/CounterX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.829     1.990    dispDriver/pixclk
    SLICE_X21Y40         FDRE                                         r  dispDriver/CounterX_reg[5]/C
                         clock pessimism             -0.517     1.473    
    SLICE_X21Y40         FDRE (Hold_fdre_C_D)         0.092     1.565    dispDriver/CounterX_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/CounterX_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (39.035%)  route 0.291ns (60.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.559     1.473    dispDriver/pixclk
    SLICE_X21Y40         FDRE                                         r  dispDriver/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  dispDriver/CounterX_reg[8]/Q
                         net (fo=7, routed)           0.161     1.775    dispDriver/CounterX[8]
    SLICE_X22Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.820 r  dispDriver/CounterX[9]_i_1/O
                         net (fo=31, routed)          0.130     1.950    dispDriver/CounterY
    SLICE_X22Y41         FDRE                                         r  dispDriver/CounterX_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.827     1.988    dispDriver/pixclk
    SLICE_X22Y41         FDRE                                         r  dispDriver/CounterX_reg[7]/C
                         clock pessimism             -0.252     1.737    
    SLICE_X22Y41         FDRE (Hold_fdre_C_R)        -0.018     1.719    dispDriver/CounterX_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/CounterX_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (39.035%)  route 0.291ns (60.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.559     1.473    dispDriver/pixclk
    SLICE_X21Y40         FDRE                                         r  dispDriver/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  dispDriver/CounterX_reg[8]/Q
                         net (fo=7, routed)           0.161     1.775    dispDriver/CounterX[8]
    SLICE_X22Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.820 r  dispDriver/CounterX[9]_i_1/O
                         net (fo=31, routed)          0.130     1.950    dispDriver/CounterY
    SLICE_X22Y41         FDRE                                         r  dispDriver/CounterX_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.827     1.988    dispDriver/pixclk
    SLICE_X22Y41         FDRE                                         r  dispDriver/CounterX_reg[9]/C
                         clock pessimism             -0.252     1.737    
    SLICE_X22Y41         FDRE (Hold_fdre_C_R)        -0.018     1.719    dispDriver/CounterX_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCM_pix_clock
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { dispDriver/MMCME2_BASE_INST/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    dispDriver/BUFG_pixclk/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X22Y40     dispDriver/CounterX_reg[-1111111108]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X22Y40     dispDriver/CounterX_reg[-1111111109]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X23Y40     dispDriver/CounterX_reg[-1111111110]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y21     dispDriver/CounterX_reg[-1111111111]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y12     dispDriver/CounterX_reg[-1111111111]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y12      dispDriver/CounterX_reg[-1111111111]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y12     dispDriver/CounterX_reg[-1111111111]_rep__1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y21     dispDriver/CounterX_reg[-1111111111]_rep__10/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X22Y40     dispDriver/CounterX_reg[-1111111108]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X22Y40     dispDriver/CounterX_reg[-1111111108]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X22Y40     dispDriver/CounterX_reg[-1111111109]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X22Y40     dispDriver/CounterX_reg[-1111111109]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X23Y40     dispDriver/CounterX_reg[-1111111110]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X23Y40     dispDriver/CounterX_reg[-1111111110]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y21     dispDriver/CounterX_reg[-1111111111]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y21     dispDriver/CounterX_reg[-1111111111]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y12     dispDriver/CounterX_reg[-1111111111]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y12     dispDriver/CounterX_reg[-1111111111]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X22Y40     dispDriver/CounterX_reg[-1111111108]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X22Y40     dispDriver/CounterX_reg[-1111111108]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X22Y40     dispDriver/CounterX_reg[-1111111109]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X22Y40     dispDriver/CounterX_reg[-1111111109]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X23Y40     dispDriver/CounterX_reg[-1111111110]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X23Y40     dispDriver/CounterX_reg[-1111111110]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y21     dispDriver/CounterX_reg[-1111111111]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y21     dispDriver/CounterX_reg[-1111111111]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y12     dispDriver/CounterX_reg[-1111111111]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y12     dispDriver/CounterX_reg[-1111111111]_rep/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_in
  To Clock:  clkfb_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { dispDriver/MMCME2_BASE_INST/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y4    dispDriver/BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  MMCM_pix_clock
  To Clock:  DCM_TMDS_CLKFX

Setup :            0  Failing Endpoints,  Worst Slack        1.030ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.442ns  (logic 0.580ns (23.751%)  route 1.862ns (76.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 8.891 - 4.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.669     5.341    dispDriver/encode_B/pixclk
    SLICE_X22Y43         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  dispDriver/encode_B/genblk1.TMDS_reg[0]/Q
                         net (fo=2, routed)           1.862     7.659    dispDriver/encode_B_n_6
    SLICE_X25Y43         LUT3 (Prop_lut3_I0_O)        0.124     7.783 r  dispDriver/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     7.783    dispDriver/TMDS_shift_blue[0]_i_1_n_0
    SLICE_X25Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.495     8.891    dispDriver/clk_TMDS
    SLICE_X25Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
                         clock pessimism              0.106     8.996    
                         clock uncertainty           -0.214     8.782    
    SLICE_X25Y43         FDRE (Setup_fdre_C_D)        0.031     8.813    dispDriver/TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                          -7.783    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.472ns  (logic 0.610ns (24.677%)  route 1.862ns (75.323%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 8.891 - 4.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.669     5.341    dispDriver/encode_B/pixclk
    SLICE_X22Y43         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  dispDriver/encode_B/genblk1.TMDS_reg[0]/Q
                         net (fo=2, routed)           1.862     7.659    dispDriver/encode_B_n_6
    SLICE_X25Y43         LUT3 (Prop_lut3_I0_O)        0.154     7.813 r  dispDriver/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     7.813    dispDriver/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X25Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.495     8.891    dispDriver/clk_TMDS
    SLICE_X25Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.106     8.996    
                         clock uncertainty           -0.214     8.782    
    SLICE_X25Y43         FDRE (Setup_fdre_C_D)        0.075     8.857    dispDriver/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          8.857    
                         arrival time                          -7.813    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.062ns  (required time - arrival time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.410ns  (logic 0.580ns (24.068%)  route 1.830ns (75.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 8.896 - 4.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.674     5.346    dispDriver/encode_R/pixclk
    SLICE_X18Y44         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.456     5.802 r  dispDriver/encode_R/genblk1.TMDS_reg[2]/Q
                         net (fo=2, routed)           1.830     7.632    dispDriver/TMDS[2]
    SLICE_X18Y45         LUT3 (Prop_lut3_I0_O)        0.124     7.756 r  dispDriver/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     7.756    dispDriver/TMDS_shift_red[2]_i_1_n_0
    SLICE_X18Y45         FDRE                                         r  dispDriver/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.500     8.896    dispDriver/clk_TMDS
    SLICE_X18Y45         FDRE                                         r  dispDriver/TMDS_shift_red_reg[2]/C
                         clock pessimism              0.106     9.001    
                         clock uncertainty           -0.214     8.787    
    SLICE_X18Y45         FDRE (Setup_fdre_C_D)        0.031     8.818    dispDriver/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          8.818    
                         arrival time                          -7.756    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.064ns  (required time - arrival time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.718ns (29.837%)  route 1.688ns (70.163%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 8.896 - 4.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.674     5.346    dispDriver/encode_R/pixclk
    SLICE_X17Y44         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.419     5.765 r  dispDriver/encode_R/genblk1.TMDS_reg[8]/Q
                         net (fo=2, routed)           1.688     7.453    dispDriver/TMDS[8]
    SLICE_X17Y45         LUT3 (Prop_lut3_I0_O)        0.299     7.752 r  dispDriver/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000     7.752    dispDriver/TMDS_shift_green[8]_i_1_n_0
    SLICE_X17Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.500     8.896    dispDriver/clk_TMDS
    SLICE_X17Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[8]/C
                         clock pessimism              0.106     9.001    
                         clock uncertainty           -0.214     8.787    
    SLICE_X17Y45         FDRE (Setup_fdre_C_D)        0.029     8.816    dispDriver/TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          8.816    
                         arrival time                          -7.752    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.078ns  (required time - arrival time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 0.608ns (24.940%)  route 1.830ns (75.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 8.896 - 4.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.674     5.346    dispDriver/encode_R/pixclk
    SLICE_X18Y44         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.456     5.802 r  dispDriver/encode_R/genblk1.TMDS_reg[2]/Q
                         net (fo=2, routed)           1.830     7.632    dispDriver/TMDS[2]
    SLICE_X18Y45         LUT3 (Prop_lut3_I0_O)        0.152     7.784 r  dispDriver/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     7.784    dispDriver/TMDS_shift_red[6]_i_1_n_0
    SLICE_X18Y45         FDRE                                         r  dispDriver/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.500     8.896    dispDriver/clk_TMDS
    SLICE_X18Y45         FDRE                                         r  dispDriver/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.106     9.001    
                         clock uncertainty           -0.214     8.787    
    SLICE_X18Y45         FDRE (Setup_fdre_C_D)        0.075     8.862    dispDriver/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          8.862    
                         arrival time                          -7.784    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.082ns  (required time - arrival time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.434ns  (logic 0.746ns (30.644%)  route 1.688ns (69.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 8.896 - 4.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.674     5.346    dispDriver/encode_R/pixclk
    SLICE_X17Y44         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.419     5.765 r  dispDriver/encode_R/genblk1.TMDS_reg[8]/Q
                         net (fo=2, routed)           1.688     7.453    dispDriver/TMDS[8]
    SLICE_X17Y45         LUT3 (Prop_lut3_I0_O)        0.327     7.780 r  dispDriver/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     7.780    dispDriver/TMDS_shift_red[8]_i_1_n_0
    SLICE_X17Y45         FDRE                                         r  dispDriver/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.500     8.896    dispDriver/clk_TMDS
    SLICE_X17Y45         FDRE                                         r  dispDriver/TMDS_shift_red_reg[8]/C
                         clock pessimism              0.106     9.001    
                         clock uncertainty           -0.214     8.787    
    SLICE_X17Y45         FDRE (Setup_fdre_C_D)        0.075     8.862    dispDriver/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          8.862    
                         arrival time                          -7.780    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.082ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.718ns (30.042%)  route 1.672ns (69.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 8.896 - 4.000 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.675     5.347    dispDriver/encode_G/pixclk
    SLICE_X19Y47         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDRE (Prop_fdre_C_Q)         0.419     5.766 r  dispDriver/encode_G/genblk1.TMDS_reg[4]/Q
                         net (fo=3, routed)           1.672     7.438    dispDriver/encode_G_n_1
    SLICE_X18Y47         LUT3 (Prop_lut3_I0_O)        0.299     7.737 r  dispDriver/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     7.737    dispDriver/TMDS_shift_green[4]_i_1_n_0
    SLICE_X18Y47         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.501     8.896    dispDriver/clk_TMDS
    SLICE_X18Y47         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/C
                         clock pessimism              0.106     9.002    
                         clock uncertainty           -0.214     8.788    
    SLICE_X18Y47         FDRE (Setup_fdre_C_D)        0.031     8.819    dispDriver/TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          8.819    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.098ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.418ns  (logic 0.746ns (30.852%)  route 1.672ns (69.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 8.896 - 4.000 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.675     5.347    dispDriver/encode_G/pixclk
    SLICE_X19Y47         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDRE (Prop_fdre_C_Q)         0.419     5.766 r  dispDriver/encode_G/genblk1.TMDS_reg[4]/Q
                         net (fo=3, routed)           1.672     7.438    dispDriver/encode_G_n_1
    SLICE_X18Y47         LUT3 (Prop_lut3_I0_O)        0.327     7.765 r  dispDriver/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     7.765    dispDriver/TMDS_shift_green[6]_i_1_n_0
    SLICE_X18Y47         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.501     8.896    dispDriver/clk_TMDS
    SLICE_X18Y47         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/C
                         clock pessimism              0.106     9.002    
                         clock uncertainty           -0.214     8.788    
    SLICE_X18Y47         FDRE (Setup_fdre_C_D)        0.075     8.863    dispDriver/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          8.863    
                         arrival time                          -7.765    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.133ns  (required time - arrival time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 0.580ns (24.798%)  route 1.759ns (75.202%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 8.896 - 4.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.674     5.346    dispDriver/encode_R/pixclk
    SLICE_X17Y44         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.456     5.802 r  dispDriver/encode_R/genblk1.TMDS_reg[4]/Q
                         net (fo=1, routed)           1.759     7.561    dispDriver/TMDS[4]
    SLICE_X17Y45         LUT3 (Prop_lut3_I0_O)        0.124     7.685 r  dispDriver/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     7.685    dispDriver/TMDS_shift_red[4]_i_1_n_0
    SLICE_X17Y45         FDRE                                         r  dispDriver/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.500     8.896    dispDriver/clk_TMDS
    SLICE_X17Y45         FDRE                                         r  dispDriver/TMDS_shift_red_reg[4]/C
                         clock pessimism              0.106     9.001    
                         clock uncertainty           -0.214     8.787    
    SLICE_X17Y45         FDRE (Setup_fdre_C_D)        0.031     8.818    dispDriver/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          8.818    
                         arrival time                          -7.685    
  -------------------------------------------------------------------
                         slack                                  1.133    

Slack (MET) :             1.164ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.580ns (25.159%)  route 1.725ns (74.841%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 8.896 - 4.000 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.675     5.347    dispDriver/encode_G/pixclk
    SLICE_X19Y47         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDRE (Prop_fdre_C_Q)         0.456     5.803 r  dispDriver/encode_G/genblk1.TMDS_reg[0]/Q
                         net (fo=2, routed)           1.725     7.528    dispDriver/encode_G_n_4
    SLICE_X21Y47         LUT3 (Prop_lut3_I0_O)        0.124     7.652 r  dispDriver/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     7.652    dispDriver/TMDS_shift_green[0]_i_1_n_0
    SLICE_X21Y47         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.500     8.896    dispDriver/clk_TMDS
    SLICE_X21Y47         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
                         clock pessimism              0.106     9.001    
                         clock uncertainty           -0.214     8.787    
    SLICE_X21Y47         FDRE (Setup_fdre_C_D)        0.029     8.816    dispDriver/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          8.816    
                         arrival time                          -7.652    
  -------------------------------------------------------------------
                         slack                                  1.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.186ns (24.632%)  route 0.569ns (75.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.563     1.477    dispDriver/encode_R/pixclk
    SLICE_X17Y44         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  dispDriver/encode_R/genblk1.TMDS_reg[3]/Q
                         net (fo=1, routed)           0.569     2.187    dispDriver/TMDS[3]
    SLICE_X17Y45         LUT3 (Prop_lut3_I0_O)        0.045     2.232 r  dispDriver/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     2.232    dispDriver/TMDS_shift_red[3]_i_1_n_0
    SLICE_X17Y45         FDRE                                         r  dispDriver/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.831     1.992    dispDriver/clk_TMDS
    SLICE_X17Y45         FDRE                                         r  dispDriver/TMDS_shift_red_reg[3]/C
                         clock pessimism             -0.198     1.795    
                         clock uncertainty            0.214     2.009    
    SLICE_X17Y45         FDRE (Hold_fdre_C_D)         0.107     2.116    dispDriver/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.226ns (30.488%)  route 0.515ns (69.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.564     1.478    dispDriver/encode_G/pixclk
    SLICE_X19Y47         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDRE (Prop_fdre_C_Q)         0.128     1.606 r  dispDriver/encode_G/genblk1.TMDS_reg[5]/Q
                         net (fo=1, routed)           0.515     2.121    dispDriver/encode_G_n_0
    SLICE_X18Y47         LUT3 (Prop_lut3_I0_O)        0.098     2.219 r  dispDriver/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     2.219    dispDriver/TMDS_shift_green[5]_i_1_n_0
    SLICE_X18Y47         FDRE                                         r  dispDriver/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.832     1.993    dispDriver/clk_TMDS
    SLICE_X18Y47         FDRE                                         r  dispDriver/TMDS_shift_green_reg[5]/C
                         clock pessimism             -0.198     1.796    
                         clock uncertainty            0.214     2.010    
    SLICE_X18Y47         FDRE (Hold_fdre_C_D)         0.092     2.102    dispDriver/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.223ns (29.014%)  route 0.546ns (70.986%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.560     1.474    dispDriver/encode_B/pixclk
    SLICE_X22Y43         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.128     1.602 r  dispDriver/encode_B/genblk1.TMDS_reg[9]/Q
                         net (fo=1, routed)           0.546     2.148    dispDriver/encode_B_n_0
    SLICE_X23Y43         LUT2 (Prop_lut2_I1_O)        0.095     2.243 r  dispDriver/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     2.243    dispDriver/TMDS_shift_blue[9]_i_1_n_0
    SLICE_X23Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.828     1.989    dispDriver/clk_TMDS
    SLICE_X23Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[9]/C
                         clock pessimism             -0.198     1.792    
                         clock uncertainty            0.214     2.006    
    SLICE_X23Y43         FDRE (Hold_fdre_C_D)         0.107     2.113    dispDriver/TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.186ns (24.656%)  route 0.568ns (75.344%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.560     1.474    dispDriver/encode_B/pixclk
    SLICE_X22Y43         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  dispDriver/encode_B/genblk1.TMDS_reg[1]/Q
                         net (fo=1, routed)           0.568     2.184    dispDriver/encode_B_n_5
    SLICE_X23Y43         LUT3 (Prop_lut3_I0_O)        0.045     2.229 r  dispDriver/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     2.229    dispDriver/TMDS_shift_blue[1]_i_1_n_0
    SLICE_X23Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.828     1.989    dispDriver/clk_TMDS
    SLICE_X23Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[1]/C
                         clock pessimism             -0.198     1.792    
                         clock uncertainty            0.214     2.006    
    SLICE_X23Y43         FDRE (Hold_fdre_C_D)         0.091     2.097    dispDriver/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.226ns (29.788%)  route 0.533ns (70.212%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.560     1.474    dispDriver/encode_B/pixclk
    SLICE_X22Y43         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.128     1.602 r  dispDriver/encode_B/genblk1.TMDS_reg[6]/Q
                         net (fo=1, routed)           0.533     2.135    dispDriver/encode_B_n_2
    SLICE_X23Y43         LUT3 (Prop_lut3_I0_O)        0.098     2.233 r  dispDriver/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     2.233    dispDriver/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X23Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.828     1.989    dispDriver/clk_TMDS
    SLICE_X23Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/C
                         clock pessimism             -0.198     1.792    
                         clock uncertainty            0.214     2.006    
    SLICE_X23Y43         FDRE (Hold_fdre_C_D)         0.092     2.098    dispDriver/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.186ns (24.337%)  route 0.578ns (75.663%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.560     1.474    dispDriver/encode_B/pixclk
    SLICE_X22Y43         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  dispDriver/encode_B/genblk1.TMDS_reg[3]/Q
                         net (fo=1, routed)           0.578     2.193    dispDriver/encode_B_n_3
    SLICE_X23Y43         LUT3 (Prop_lut3_I0_O)        0.045     2.238 r  dispDriver/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     2.238    dispDriver/TMDS_shift_blue[3]_i_1_n_0
    SLICE_X23Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.828     1.989    dispDriver/clk_TMDS
    SLICE_X23Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[3]/C
                         clock pessimism             -0.198     1.792    
                         clock uncertainty            0.214     2.006    
    SLICE_X23Y43         FDRE (Hold_fdre_C_D)         0.092     2.098    dispDriver/TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.187ns (23.392%)  route 0.612ns (76.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.563     1.477    dispDriver/encode_R/pixclk
    SLICE_X18Y44         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  dispDriver/encode_R/genblk1.TMDS_reg[0]/Q
                         net (fo=2, routed)           0.612     2.231    dispDriver/TMDS[0]
    SLICE_X18Y45         LUT3 (Prop_lut3_I0_O)        0.046     2.277 r  dispDriver/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     2.277    dispDriver/TMDS_shift_red[1]_i_1_n_0
    SLICE_X18Y45         FDRE                                         r  dispDriver/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.831     1.992    dispDriver/clk_TMDS
    SLICE_X18Y45         FDRE                                         r  dispDriver/TMDS_shift_red_reg[1]/C
                         clock pessimism             -0.198     1.795    
                         clock uncertainty            0.214     2.009    
    SLICE_X18Y45         FDRE (Hold_fdre_C_D)         0.107     2.116    dispDriver/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.399%)  route 0.609ns (76.601%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.564     1.478    dispDriver/encode_G/pixclk
    SLICE_X19Y47         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  dispDriver/encode_G/genblk1.TMDS_reg[2]/Q
                         net (fo=1, routed)           0.609     2.228    dispDriver/encode_G_n_3
    SLICE_X18Y47         LUT3 (Prop_lut3_I0_O)        0.045     2.273 r  dispDriver/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     2.273    dispDriver/TMDS_shift_green[2]_i_1_n_0
    SLICE_X18Y47         FDRE                                         r  dispDriver/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.832     1.993    dispDriver/clk_TMDS
    SLICE_X18Y47         FDRE                                         r  dispDriver/TMDS_shift_green_reg[2]/C
                         clock pessimism             -0.198     1.796    
                         clock uncertainty            0.214     2.010    
    SLICE_X18Y47         FDRE (Hold_fdre_C_D)         0.091     2.101    dispDriver/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.186ns (23.296%)  route 0.612ns (76.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.563     1.477    dispDriver/encode_R/pixclk
    SLICE_X18Y44         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  dispDriver/encode_R/genblk1.TMDS_reg[0]/Q
                         net (fo=2, routed)           0.612     2.231    dispDriver/TMDS[0]
    SLICE_X18Y45         LUT3 (Prop_lut3_I0_O)        0.045     2.276 r  dispDriver/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     2.276    dispDriver/TMDS_shift_red[0]_i_1_n_0
    SLICE_X18Y45         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.831     1.992    dispDriver/clk_TMDS
    SLICE_X18Y45         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
                         clock pessimism             -0.198     1.795    
                         clock uncertainty            0.214     2.009    
    SLICE_X18Y45         FDRE (Hold_fdre_C_D)         0.091     2.100    dispDriver/TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.189ns (22.927%)  route 0.635ns (77.073%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.564     1.478    dispDriver/encode_G/pixclk
    SLICE_X19Y47         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  dispDriver/encode_G/genblk1.TMDS_reg[0]/Q
                         net (fo=2, routed)           0.635     2.255    dispDriver/encode_G_n_4
    SLICE_X21Y47         LUT3 (Prop_lut3_I0_O)        0.048     2.303 r  dispDriver/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     2.303    dispDriver/TMDS_shift_green[1]_i_1_n_0
    SLICE_X21Y47         FDRE                                         r  dispDriver/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.831     1.992    dispDriver/clk_TMDS
    SLICE_X21Y47         FDRE                                         r  dispDriver/TMDS_shift_green_reg[1]/C
                         clock pessimism             -0.198     1.795    
                         clock uncertainty            0.214     2.009    
    SLICE_X21Y47         FDRE (Hold_fdre_C_D)         0.107     2.116    dispDriver/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.187    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         26113 Endpoints
Min Delay         26113 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buf_reg_3/genblk1[10].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/disMem/memory_reg_1920_2047_29_29/DP.HIGH/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.375ns  (logic 2.688ns (8.054%)  route 30.687ns (91.946%))
  Logic Levels:           19  (FDRE=1 LUT4=1 LUT5=6 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y22         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[10].reg1/d/Q_reg/C
    SLICE_X21Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  buf_reg_3/genblk1[10].reg1/d/Q_reg/Q
                         net (fo=901, routed)         5.822     6.278    mem/disMem/out[8]
    SLICE_X42Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.402 r  mem/disMem/Q_i_5__31/O
                         net (fo=2, routed)           1.187     7.589    control_unit/mainDecoder/Q_reg_47
    SLICE_X41Y25         LUT5 (Prop_lut5_I2_O)        0.124     7.713 r  control_unit/mainDecoder/Q_i_3__29/O
                         net (fo=5, routed)           1.423     9.135    control_unit/mainDecoder/Q_i_3__29_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.259 r  control_unit/mainDecoder/Q_i_11__2/O
                         net (fo=1, routed)           1.135    10.395    control_unit/mainDecoder/Q_i_11__2_n_0
    SLICE_X39Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.519 f  control_unit/mainDecoder/Q_i_10__2/O
                         net (fo=1, routed)           0.955    11.474    control_unit/mainDecoder/Q_i_10__2_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.598 r  control_unit/mainDecoder/Q_i_8__29/O
                         net (fo=1, routed)           0.808    12.406    control_unit/mainDecoder/Q_i_8__29_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I1_O)        0.124    12.530 r  control_unit/mainDecoder/Q_i_5__11/O
                         net (fo=2, routed)           1.255    13.785    control_unit/mainDecoder/Q_i_5__11_n_0
    SLICE_X25Y26         LUT6 (Prop_lut6_I5_O)        0.124    13.909 r  control_unit/mainDecoder/Q_i_8__28/O
                         net (fo=1, routed)           0.433    14.342    control_unit/mainDecoder/Q_i_8__28_n_0
    SLICE_X25Y26         LUT6 (Prop_lut6_I1_O)        0.124    14.466 f  control_unit/mainDecoder/Q_i_5__10/O
                         net (fo=2, routed)           1.691    16.157    control_unit/mainDecoder/Q_i_5__10_n_0
    SLICE_X36Y23         LUT5 (Prop_lut5_I0_O)        0.124    16.281 f  control_unit/mainDecoder/Q_i_2__19/O
                         net (fo=2, routed)           1.300    17.582    control_unit/mainDecoder/Q_i_2__19_n_0
    SLICE_X37Y17         LUT5 (Prop_lut5_I0_O)        0.124    17.706 r  control_unit/mainDecoder/Q_i_2__17/O
                         net (fo=3, routed)           1.429    19.134    control_unit/mainDecoder/Q_i_2__17_n_0
    SLICE_X37Y15         LUT5 (Prop_lut5_I2_O)        0.124    19.258 f  control_unit/mainDecoder/Q_i_2__15/O
                         net (fo=1, routed)           0.264    19.523    control_unit/mainDecoder/Q_i_2__15_n_0
    SLICE_X37Y15         LUT6 (Prop_lut6_I0_O)        0.124    19.647 f  control_unit/mainDecoder/Q_i_1__40/O
                         net (fo=3, routed)           1.487    21.134    control_unit/mainDecoder/ALUResult[21]
    SLICE_X22Y17         LUT5 (Prop_lut5_I2_O)        0.124    21.258 f  control_unit/mainDecoder/register_file_i_12/O
                         net (fo=34, routed)          1.503    22.761    control_unit/mainDecoder/Result[20]
    SLICE_X38Y12         LUT4 (Prop_lut4_I1_O)        0.124    22.885 r  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_12/O
                         net (fo=1, routed)           0.961    23.845    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_12_n_0
    SLICE_X36Y14         LUT5 (Prop_lut5_I1_O)        0.124    23.969 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_7/O
                         net (fo=1, routed)           0.841    24.811    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_7_n_0
    SLICE_X28Y15         LUT6 (Prop_lut6_I5_O)        0.124    24.935 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_3/O
                         net (fo=27, routed)          1.244    26.179    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_3_n_0
    SLICE_X37Y19         LUT6 (Prop_lut6_I2_O)        0.124    26.303 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_12/O
                         net (fo=80, routed)          3.244    29.546    control_unit/mainDecoder/mem/displayIsWrite
    SLICE_X22Y23         LUT6 (Prop_lut6_I3_O)        0.124    29.670 r  control_unit/mainDecoder/memory_reg_1920_2047_24_24_i_1/O
                         net (fo=32, routed)          3.705    33.375    mem/disMem/memory_reg_1920_2047_29_29/WE
    SLICE_X34Y52         RAMD64E                                      r  mem/disMem/memory_reg_1920_2047_29_29/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[10].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/disMem/memory_reg_1920_2047_29_29/DP.LOW/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.375ns  (logic 2.688ns (8.054%)  route 30.687ns (91.946%))
  Logic Levels:           19  (FDRE=1 LUT4=1 LUT5=6 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y22         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[10].reg1/d/Q_reg/C
    SLICE_X21Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  buf_reg_3/genblk1[10].reg1/d/Q_reg/Q
                         net (fo=901, routed)         5.822     6.278    mem/disMem/out[8]
    SLICE_X42Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.402 r  mem/disMem/Q_i_5__31/O
                         net (fo=2, routed)           1.187     7.589    control_unit/mainDecoder/Q_reg_47
    SLICE_X41Y25         LUT5 (Prop_lut5_I2_O)        0.124     7.713 r  control_unit/mainDecoder/Q_i_3__29/O
                         net (fo=5, routed)           1.423     9.135    control_unit/mainDecoder/Q_i_3__29_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.259 r  control_unit/mainDecoder/Q_i_11__2/O
                         net (fo=1, routed)           1.135    10.395    control_unit/mainDecoder/Q_i_11__2_n_0
    SLICE_X39Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.519 f  control_unit/mainDecoder/Q_i_10__2/O
                         net (fo=1, routed)           0.955    11.474    control_unit/mainDecoder/Q_i_10__2_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.598 r  control_unit/mainDecoder/Q_i_8__29/O
                         net (fo=1, routed)           0.808    12.406    control_unit/mainDecoder/Q_i_8__29_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I1_O)        0.124    12.530 r  control_unit/mainDecoder/Q_i_5__11/O
                         net (fo=2, routed)           1.255    13.785    control_unit/mainDecoder/Q_i_5__11_n_0
    SLICE_X25Y26         LUT6 (Prop_lut6_I5_O)        0.124    13.909 r  control_unit/mainDecoder/Q_i_8__28/O
                         net (fo=1, routed)           0.433    14.342    control_unit/mainDecoder/Q_i_8__28_n_0
    SLICE_X25Y26         LUT6 (Prop_lut6_I1_O)        0.124    14.466 f  control_unit/mainDecoder/Q_i_5__10/O
                         net (fo=2, routed)           1.691    16.157    control_unit/mainDecoder/Q_i_5__10_n_0
    SLICE_X36Y23         LUT5 (Prop_lut5_I0_O)        0.124    16.281 f  control_unit/mainDecoder/Q_i_2__19/O
                         net (fo=2, routed)           1.300    17.582    control_unit/mainDecoder/Q_i_2__19_n_0
    SLICE_X37Y17         LUT5 (Prop_lut5_I0_O)        0.124    17.706 r  control_unit/mainDecoder/Q_i_2__17/O
                         net (fo=3, routed)           1.429    19.134    control_unit/mainDecoder/Q_i_2__17_n_0
    SLICE_X37Y15         LUT5 (Prop_lut5_I2_O)        0.124    19.258 f  control_unit/mainDecoder/Q_i_2__15/O
                         net (fo=1, routed)           0.264    19.523    control_unit/mainDecoder/Q_i_2__15_n_0
    SLICE_X37Y15         LUT6 (Prop_lut6_I0_O)        0.124    19.647 f  control_unit/mainDecoder/Q_i_1__40/O
                         net (fo=3, routed)           1.487    21.134    control_unit/mainDecoder/ALUResult[21]
    SLICE_X22Y17         LUT5 (Prop_lut5_I2_O)        0.124    21.258 f  control_unit/mainDecoder/register_file_i_12/O
                         net (fo=34, routed)          1.503    22.761    control_unit/mainDecoder/Result[20]
    SLICE_X38Y12         LUT4 (Prop_lut4_I1_O)        0.124    22.885 r  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_12/O
                         net (fo=1, routed)           0.961    23.845    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_12_n_0
    SLICE_X36Y14         LUT5 (Prop_lut5_I1_O)        0.124    23.969 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_7/O
                         net (fo=1, routed)           0.841    24.811    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_7_n_0
    SLICE_X28Y15         LUT6 (Prop_lut6_I5_O)        0.124    24.935 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_3/O
                         net (fo=27, routed)          1.244    26.179    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_3_n_0
    SLICE_X37Y19         LUT6 (Prop_lut6_I2_O)        0.124    26.303 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_12/O
                         net (fo=80, routed)          3.244    29.546    control_unit/mainDecoder/mem/displayIsWrite
    SLICE_X22Y23         LUT6 (Prop_lut6_I3_O)        0.124    29.670 r  control_unit/mainDecoder/memory_reg_1920_2047_24_24_i_1/O
                         net (fo=32, routed)          3.705    33.375    mem/disMem/memory_reg_1920_2047_29_29/WE
    SLICE_X34Y52         RAMD64E                                      r  mem/disMem/memory_reg_1920_2047_29_29/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[10].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/disMem/memory_reg_1920_2047_29_29/SP.HIGH/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.375ns  (logic 2.688ns (8.054%)  route 30.687ns (91.946%))
  Logic Levels:           19  (FDRE=1 LUT4=1 LUT5=6 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y22         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[10].reg1/d/Q_reg/C
    SLICE_X21Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  buf_reg_3/genblk1[10].reg1/d/Q_reg/Q
                         net (fo=901, routed)         5.822     6.278    mem/disMem/out[8]
    SLICE_X42Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.402 r  mem/disMem/Q_i_5__31/O
                         net (fo=2, routed)           1.187     7.589    control_unit/mainDecoder/Q_reg_47
    SLICE_X41Y25         LUT5 (Prop_lut5_I2_O)        0.124     7.713 r  control_unit/mainDecoder/Q_i_3__29/O
                         net (fo=5, routed)           1.423     9.135    control_unit/mainDecoder/Q_i_3__29_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.259 r  control_unit/mainDecoder/Q_i_11__2/O
                         net (fo=1, routed)           1.135    10.395    control_unit/mainDecoder/Q_i_11__2_n_0
    SLICE_X39Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.519 f  control_unit/mainDecoder/Q_i_10__2/O
                         net (fo=1, routed)           0.955    11.474    control_unit/mainDecoder/Q_i_10__2_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.598 r  control_unit/mainDecoder/Q_i_8__29/O
                         net (fo=1, routed)           0.808    12.406    control_unit/mainDecoder/Q_i_8__29_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I1_O)        0.124    12.530 r  control_unit/mainDecoder/Q_i_5__11/O
                         net (fo=2, routed)           1.255    13.785    control_unit/mainDecoder/Q_i_5__11_n_0
    SLICE_X25Y26         LUT6 (Prop_lut6_I5_O)        0.124    13.909 r  control_unit/mainDecoder/Q_i_8__28/O
                         net (fo=1, routed)           0.433    14.342    control_unit/mainDecoder/Q_i_8__28_n_0
    SLICE_X25Y26         LUT6 (Prop_lut6_I1_O)        0.124    14.466 f  control_unit/mainDecoder/Q_i_5__10/O
                         net (fo=2, routed)           1.691    16.157    control_unit/mainDecoder/Q_i_5__10_n_0
    SLICE_X36Y23         LUT5 (Prop_lut5_I0_O)        0.124    16.281 f  control_unit/mainDecoder/Q_i_2__19/O
                         net (fo=2, routed)           1.300    17.582    control_unit/mainDecoder/Q_i_2__19_n_0
    SLICE_X37Y17         LUT5 (Prop_lut5_I0_O)        0.124    17.706 r  control_unit/mainDecoder/Q_i_2__17/O
                         net (fo=3, routed)           1.429    19.134    control_unit/mainDecoder/Q_i_2__17_n_0
    SLICE_X37Y15         LUT5 (Prop_lut5_I2_O)        0.124    19.258 f  control_unit/mainDecoder/Q_i_2__15/O
                         net (fo=1, routed)           0.264    19.523    control_unit/mainDecoder/Q_i_2__15_n_0
    SLICE_X37Y15         LUT6 (Prop_lut6_I0_O)        0.124    19.647 f  control_unit/mainDecoder/Q_i_1__40/O
                         net (fo=3, routed)           1.487    21.134    control_unit/mainDecoder/ALUResult[21]
    SLICE_X22Y17         LUT5 (Prop_lut5_I2_O)        0.124    21.258 f  control_unit/mainDecoder/register_file_i_12/O
                         net (fo=34, routed)          1.503    22.761    control_unit/mainDecoder/Result[20]
    SLICE_X38Y12         LUT4 (Prop_lut4_I1_O)        0.124    22.885 r  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_12/O
                         net (fo=1, routed)           0.961    23.845    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_12_n_0
    SLICE_X36Y14         LUT5 (Prop_lut5_I1_O)        0.124    23.969 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_7/O
                         net (fo=1, routed)           0.841    24.811    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_7_n_0
    SLICE_X28Y15         LUT6 (Prop_lut6_I5_O)        0.124    24.935 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_3/O
                         net (fo=27, routed)          1.244    26.179    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_3_n_0
    SLICE_X37Y19         LUT6 (Prop_lut6_I2_O)        0.124    26.303 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_12/O
                         net (fo=80, routed)          3.244    29.546    control_unit/mainDecoder/mem/displayIsWrite
    SLICE_X22Y23         LUT6 (Prop_lut6_I3_O)        0.124    29.670 r  control_unit/mainDecoder/memory_reg_1920_2047_24_24_i_1/O
                         net (fo=32, routed)          3.705    33.375    mem/disMem/memory_reg_1920_2047_29_29/WE
    SLICE_X34Y52         RAMD64E                                      r  mem/disMem/memory_reg_1920_2047_29_29/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[10].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/disMem/memory_reg_1920_2047_29_29/SP.LOW/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.375ns  (logic 2.688ns (8.054%)  route 30.687ns (91.946%))
  Logic Levels:           19  (FDRE=1 LUT4=1 LUT5=6 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y22         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[10].reg1/d/Q_reg/C
    SLICE_X21Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  buf_reg_3/genblk1[10].reg1/d/Q_reg/Q
                         net (fo=901, routed)         5.822     6.278    mem/disMem/out[8]
    SLICE_X42Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.402 r  mem/disMem/Q_i_5__31/O
                         net (fo=2, routed)           1.187     7.589    control_unit/mainDecoder/Q_reg_47
    SLICE_X41Y25         LUT5 (Prop_lut5_I2_O)        0.124     7.713 r  control_unit/mainDecoder/Q_i_3__29/O
                         net (fo=5, routed)           1.423     9.135    control_unit/mainDecoder/Q_i_3__29_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.259 r  control_unit/mainDecoder/Q_i_11__2/O
                         net (fo=1, routed)           1.135    10.395    control_unit/mainDecoder/Q_i_11__2_n_0
    SLICE_X39Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.519 f  control_unit/mainDecoder/Q_i_10__2/O
                         net (fo=1, routed)           0.955    11.474    control_unit/mainDecoder/Q_i_10__2_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.598 r  control_unit/mainDecoder/Q_i_8__29/O
                         net (fo=1, routed)           0.808    12.406    control_unit/mainDecoder/Q_i_8__29_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I1_O)        0.124    12.530 r  control_unit/mainDecoder/Q_i_5__11/O
                         net (fo=2, routed)           1.255    13.785    control_unit/mainDecoder/Q_i_5__11_n_0
    SLICE_X25Y26         LUT6 (Prop_lut6_I5_O)        0.124    13.909 r  control_unit/mainDecoder/Q_i_8__28/O
                         net (fo=1, routed)           0.433    14.342    control_unit/mainDecoder/Q_i_8__28_n_0
    SLICE_X25Y26         LUT6 (Prop_lut6_I1_O)        0.124    14.466 f  control_unit/mainDecoder/Q_i_5__10/O
                         net (fo=2, routed)           1.691    16.157    control_unit/mainDecoder/Q_i_5__10_n_0
    SLICE_X36Y23         LUT5 (Prop_lut5_I0_O)        0.124    16.281 f  control_unit/mainDecoder/Q_i_2__19/O
                         net (fo=2, routed)           1.300    17.582    control_unit/mainDecoder/Q_i_2__19_n_0
    SLICE_X37Y17         LUT5 (Prop_lut5_I0_O)        0.124    17.706 r  control_unit/mainDecoder/Q_i_2__17/O
                         net (fo=3, routed)           1.429    19.134    control_unit/mainDecoder/Q_i_2__17_n_0
    SLICE_X37Y15         LUT5 (Prop_lut5_I2_O)        0.124    19.258 f  control_unit/mainDecoder/Q_i_2__15/O
                         net (fo=1, routed)           0.264    19.523    control_unit/mainDecoder/Q_i_2__15_n_0
    SLICE_X37Y15         LUT6 (Prop_lut6_I0_O)        0.124    19.647 f  control_unit/mainDecoder/Q_i_1__40/O
                         net (fo=3, routed)           1.487    21.134    control_unit/mainDecoder/ALUResult[21]
    SLICE_X22Y17         LUT5 (Prop_lut5_I2_O)        0.124    21.258 f  control_unit/mainDecoder/register_file_i_12/O
                         net (fo=34, routed)          1.503    22.761    control_unit/mainDecoder/Result[20]
    SLICE_X38Y12         LUT4 (Prop_lut4_I1_O)        0.124    22.885 r  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_12/O
                         net (fo=1, routed)           0.961    23.845    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_12_n_0
    SLICE_X36Y14         LUT5 (Prop_lut5_I1_O)        0.124    23.969 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_7/O
                         net (fo=1, routed)           0.841    24.811    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_7_n_0
    SLICE_X28Y15         LUT6 (Prop_lut6_I5_O)        0.124    24.935 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_3/O
                         net (fo=27, routed)          1.244    26.179    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_3_n_0
    SLICE_X37Y19         LUT6 (Prop_lut6_I2_O)        0.124    26.303 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_12/O
                         net (fo=80, routed)          3.244    29.546    control_unit/mainDecoder/mem/displayIsWrite
    SLICE_X22Y23         LUT6 (Prop_lut6_I3_O)        0.124    29.670 r  control_unit/mainDecoder/memory_reg_1920_2047_24_24_i_1/O
                         net (fo=32, routed)          3.705    33.375    mem/disMem/memory_reg_1920_2047_29_29/WE
    SLICE_X34Y52         RAMD64E                                      r  mem/disMem/memory_reg_1920_2047_29_29/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[10].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/disMem/memory_reg_256_383_29_29/DP.HIGH/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.973ns  (logic 2.688ns (8.152%)  route 30.285ns (91.848%))
  Logic Levels:           19  (FDRE=1 LUT4=1 LUT5=6 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y22         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[10].reg1/d/Q_reg/C
    SLICE_X21Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  buf_reg_3/genblk1[10].reg1/d/Q_reg/Q
                         net (fo=901, routed)         5.822     6.278    mem/disMem/out[8]
    SLICE_X42Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.402 r  mem/disMem/Q_i_5__31/O
                         net (fo=2, routed)           1.187     7.589    control_unit/mainDecoder/Q_reg_47
    SLICE_X41Y25         LUT5 (Prop_lut5_I2_O)        0.124     7.713 r  control_unit/mainDecoder/Q_i_3__29/O
                         net (fo=5, routed)           1.423     9.135    control_unit/mainDecoder/Q_i_3__29_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.259 r  control_unit/mainDecoder/Q_i_11__2/O
                         net (fo=1, routed)           1.135    10.395    control_unit/mainDecoder/Q_i_11__2_n_0
    SLICE_X39Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.519 f  control_unit/mainDecoder/Q_i_10__2/O
                         net (fo=1, routed)           0.955    11.474    control_unit/mainDecoder/Q_i_10__2_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.598 r  control_unit/mainDecoder/Q_i_8__29/O
                         net (fo=1, routed)           0.808    12.406    control_unit/mainDecoder/Q_i_8__29_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I1_O)        0.124    12.530 r  control_unit/mainDecoder/Q_i_5__11/O
                         net (fo=2, routed)           1.255    13.785    control_unit/mainDecoder/Q_i_5__11_n_0
    SLICE_X25Y26         LUT6 (Prop_lut6_I5_O)        0.124    13.909 r  control_unit/mainDecoder/Q_i_8__28/O
                         net (fo=1, routed)           0.433    14.342    control_unit/mainDecoder/Q_i_8__28_n_0
    SLICE_X25Y26         LUT6 (Prop_lut6_I1_O)        0.124    14.466 f  control_unit/mainDecoder/Q_i_5__10/O
                         net (fo=2, routed)           1.691    16.157    control_unit/mainDecoder/Q_i_5__10_n_0
    SLICE_X36Y23         LUT5 (Prop_lut5_I0_O)        0.124    16.281 f  control_unit/mainDecoder/Q_i_2__19/O
                         net (fo=2, routed)           1.300    17.582    control_unit/mainDecoder/Q_i_2__19_n_0
    SLICE_X37Y17         LUT5 (Prop_lut5_I0_O)        0.124    17.706 r  control_unit/mainDecoder/Q_i_2__17/O
                         net (fo=3, routed)           1.429    19.134    control_unit/mainDecoder/Q_i_2__17_n_0
    SLICE_X37Y15         LUT5 (Prop_lut5_I2_O)        0.124    19.258 f  control_unit/mainDecoder/Q_i_2__15/O
                         net (fo=1, routed)           0.264    19.523    control_unit/mainDecoder/Q_i_2__15_n_0
    SLICE_X37Y15         LUT6 (Prop_lut6_I0_O)        0.124    19.647 f  control_unit/mainDecoder/Q_i_1__40/O
                         net (fo=3, routed)           1.487    21.134    control_unit/mainDecoder/ALUResult[21]
    SLICE_X22Y17         LUT5 (Prop_lut5_I2_O)        0.124    21.258 f  control_unit/mainDecoder/register_file_i_12/O
                         net (fo=34, routed)          1.503    22.761    control_unit/mainDecoder/Result[20]
    SLICE_X38Y12         LUT4 (Prop_lut4_I1_O)        0.124    22.885 r  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_12/O
                         net (fo=1, routed)           0.961    23.845    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_12_n_0
    SLICE_X36Y14         LUT5 (Prop_lut5_I1_O)        0.124    23.969 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_7/O
                         net (fo=1, routed)           0.841    24.811    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_7_n_0
    SLICE_X28Y15         LUT6 (Prop_lut6_I5_O)        0.124    24.935 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_3/O
                         net (fo=27, routed)          1.244    26.179    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_3_n_0
    SLICE_X37Y19         LUT6 (Prop_lut6_I2_O)        0.124    26.303 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_12/O
                         net (fo=80, routed)          3.162    29.464    control_unit/mainDecoder/mem/displayIsWrite
    SLICE_X22Y21         LUT6 (Prop_lut6_I4_O)        0.124    29.588 r  control_unit/mainDecoder/memory_reg_256_383_24_24_i_1/O
                         net (fo=32, routed)          3.384    32.973    mem/disMem/memory_reg_256_383_29_29/WE
    SLICE_X20Y61         RAMD64E                                      r  mem/disMem/memory_reg_256_383_29_29/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[10].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/disMem/memory_reg_256_383_29_29/DP.LOW/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.973ns  (logic 2.688ns (8.152%)  route 30.285ns (91.848%))
  Logic Levels:           19  (FDRE=1 LUT4=1 LUT5=6 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y22         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[10].reg1/d/Q_reg/C
    SLICE_X21Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  buf_reg_3/genblk1[10].reg1/d/Q_reg/Q
                         net (fo=901, routed)         5.822     6.278    mem/disMem/out[8]
    SLICE_X42Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.402 r  mem/disMem/Q_i_5__31/O
                         net (fo=2, routed)           1.187     7.589    control_unit/mainDecoder/Q_reg_47
    SLICE_X41Y25         LUT5 (Prop_lut5_I2_O)        0.124     7.713 r  control_unit/mainDecoder/Q_i_3__29/O
                         net (fo=5, routed)           1.423     9.135    control_unit/mainDecoder/Q_i_3__29_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.259 r  control_unit/mainDecoder/Q_i_11__2/O
                         net (fo=1, routed)           1.135    10.395    control_unit/mainDecoder/Q_i_11__2_n_0
    SLICE_X39Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.519 f  control_unit/mainDecoder/Q_i_10__2/O
                         net (fo=1, routed)           0.955    11.474    control_unit/mainDecoder/Q_i_10__2_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.598 r  control_unit/mainDecoder/Q_i_8__29/O
                         net (fo=1, routed)           0.808    12.406    control_unit/mainDecoder/Q_i_8__29_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I1_O)        0.124    12.530 r  control_unit/mainDecoder/Q_i_5__11/O
                         net (fo=2, routed)           1.255    13.785    control_unit/mainDecoder/Q_i_5__11_n_0
    SLICE_X25Y26         LUT6 (Prop_lut6_I5_O)        0.124    13.909 r  control_unit/mainDecoder/Q_i_8__28/O
                         net (fo=1, routed)           0.433    14.342    control_unit/mainDecoder/Q_i_8__28_n_0
    SLICE_X25Y26         LUT6 (Prop_lut6_I1_O)        0.124    14.466 f  control_unit/mainDecoder/Q_i_5__10/O
                         net (fo=2, routed)           1.691    16.157    control_unit/mainDecoder/Q_i_5__10_n_0
    SLICE_X36Y23         LUT5 (Prop_lut5_I0_O)        0.124    16.281 f  control_unit/mainDecoder/Q_i_2__19/O
                         net (fo=2, routed)           1.300    17.582    control_unit/mainDecoder/Q_i_2__19_n_0
    SLICE_X37Y17         LUT5 (Prop_lut5_I0_O)        0.124    17.706 r  control_unit/mainDecoder/Q_i_2__17/O
                         net (fo=3, routed)           1.429    19.134    control_unit/mainDecoder/Q_i_2__17_n_0
    SLICE_X37Y15         LUT5 (Prop_lut5_I2_O)        0.124    19.258 f  control_unit/mainDecoder/Q_i_2__15/O
                         net (fo=1, routed)           0.264    19.523    control_unit/mainDecoder/Q_i_2__15_n_0
    SLICE_X37Y15         LUT6 (Prop_lut6_I0_O)        0.124    19.647 f  control_unit/mainDecoder/Q_i_1__40/O
                         net (fo=3, routed)           1.487    21.134    control_unit/mainDecoder/ALUResult[21]
    SLICE_X22Y17         LUT5 (Prop_lut5_I2_O)        0.124    21.258 f  control_unit/mainDecoder/register_file_i_12/O
                         net (fo=34, routed)          1.503    22.761    control_unit/mainDecoder/Result[20]
    SLICE_X38Y12         LUT4 (Prop_lut4_I1_O)        0.124    22.885 r  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_12/O
                         net (fo=1, routed)           0.961    23.845    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_12_n_0
    SLICE_X36Y14         LUT5 (Prop_lut5_I1_O)        0.124    23.969 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_7/O
                         net (fo=1, routed)           0.841    24.811    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_7_n_0
    SLICE_X28Y15         LUT6 (Prop_lut6_I5_O)        0.124    24.935 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_3/O
                         net (fo=27, routed)          1.244    26.179    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_3_n_0
    SLICE_X37Y19         LUT6 (Prop_lut6_I2_O)        0.124    26.303 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_12/O
                         net (fo=80, routed)          3.162    29.464    control_unit/mainDecoder/mem/displayIsWrite
    SLICE_X22Y21         LUT6 (Prop_lut6_I4_O)        0.124    29.588 r  control_unit/mainDecoder/memory_reg_256_383_24_24_i_1/O
                         net (fo=32, routed)          3.384    32.973    mem/disMem/memory_reg_256_383_29_29/WE
    SLICE_X20Y61         RAMD64E                                      r  mem/disMem/memory_reg_256_383_29_29/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[10].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/disMem/memory_reg_256_383_29_29/SP.HIGH/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.973ns  (logic 2.688ns (8.152%)  route 30.285ns (91.848%))
  Logic Levels:           19  (FDRE=1 LUT4=1 LUT5=6 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y22         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[10].reg1/d/Q_reg/C
    SLICE_X21Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  buf_reg_3/genblk1[10].reg1/d/Q_reg/Q
                         net (fo=901, routed)         5.822     6.278    mem/disMem/out[8]
    SLICE_X42Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.402 r  mem/disMem/Q_i_5__31/O
                         net (fo=2, routed)           1.187     7.589    control_unit/mainDecoder/Q_reg_47
    SLICE_X41Y25         LUT5 (Prop_lut5_I2_O)        0.124     7.713 r  control_unit/mainDecoder/Q_i_3__29/O
                         net (fo=5, routed)           1.423     9.135    control_unit/mainDecoder/Q_i_3__29_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.259 r  control_unit/mainDecoder/Q_i_11__2/O
                         net (fo=1, routed)           1.135    10.395    control_unit/mainDecoder/Q_i_11__2_n_0
    SLICE_X39Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.519 f  control_unit/mainDecoder/Q_i_10__2/O
                         net (fo=1, routed)           0.955    11.474    control_unit/mainDecoder/Q_i_10__2_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.598 r  control_unit/mainDecoder/Q_i_8__29/O
                         net (fo=1, routed)           0.808    12.406    control_unit/mainDecoder/Q_i_8__29_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I1_O)        0.124    12.530 r  control_unit/mainDecoder/Q_i_5__11/O
                         net (fo=2, routed)           1.255    13.785    control_unit/mainDecoder/Q_i_5__11_n_0
    SLICE_X25Y26         LUT6 (Prop_lut6_I5_O)        0.124    13.909 r  control_unit/mainDecoder/Q_i_8__28/O
                         net (fo=1, routed)           0.433    14.342    control_unit/mainDecoder/Q_i_8__28_n_0
    SLICE_X25Y26         LUT6 (Prop_lut6_I1_O)        0.124    14.466 f  control_unit/mainDecoder/Q_i_5__10/O
                         net (fo=2, routed)           1.691    16.157    control_unit/mainDecoder/Q_i_5__10_n_0
    SLICE_X36Y23         LUT5 (Prop_lut5_I0_O)        0.124    16.281 f  control_unit/mainDecoder/Q_i_2__19/O
                         net (fo=2, routed)           1.300    17.582    control_unit/mainDecoder/Q_i_2__19_n_0
    SLICE_X37Y17         LUT5 (Prop_lut5_I0_O)        0.124    17.706 r  control_unit/mainDecoder/Q_i_2__17/O
                         net (fo=3, routed)           1.429    19.134    control_unit/mainDecoder/Q_i_2__17_n_0
    SLICE_X37Y15         LUT5 (Prop_lut5_I2_O)        0.124    19.258 f  control_unit/mainDecoder/Q_i_2__15/O
                         net (fo=1, routed)           0.264    19.523    control_unit/mainDecoder/Q_i_2__15_n_0
    SLICE_X37Y15         LUT6 (Prop_lut6_I0_O)        0.124    19.647 f  control_unit/mainDecoder/Q_i_1__40/O
                         net (fo=3, routed)           1.487    21.134    control_unit/mainDecoder/ALUResult[21]
    SLICE_X22Y17         LUT5 (Prop_lut5_I2_O)        0.124    21.258 f  control_unit/mainDecoder/register_file_i_12/O
                         net (fo=34, routed)          1.503    22.761    control_unit/mainDecoder/Result[20]
    SLICE_X38Y12         LUT4 (Prop_lut4_I1_O)        0.124    22.885 r  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_12/O
                         net (fo=1, routed)           0.961    23.845    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_12_n_0
    SLICE_X36Y14         LUT5 (Prop_lut5_I1_O)        0.124    23.969 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_7/O
                         net (fo=1, routed)           0.841    24.811    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_7_n_0
    SLICE_X28Y15         LUT6 (Prop_lut6_I5_O)        0.124    24.935 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_3/O
                         net (fo=27, routed)          1.244    26.179    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_3_n_0
    SLICE_X37Y19         LUT6 (Prop_lut6_I2_O)        0.124    26.303 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_12/O
                         net (fo=80, routed)          3.162    29.464    control_unit/mainDecoder/mem/displayIsWrite
    SLICE_X22Y21         LUT6 (Prop_lut6_I4_O)        0.124    29.588 r  control_unit/mainDecoder/memory_reg_256_383_24_24_i_1/O
                         net (fo=32, routed)          3.384    32.973    mem/disMem/memory_reg_256_383_29_29/WE
    SLICE_X20Y61         RAMD64E                                      r  mem/disMem/memory_reg_256_383_29_29/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[10].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/disMem/memory_reg_256_383_29_29/SP.LOW/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.973ns  (logic 2.688ns (8.152%)  route 30.285ns (91.848%))
  Logic Levels:           19  (FDRE=1 LUT4=1 LUT5=6 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y22         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[10].reg1/d/Q_reg/C
    SLICE_X21Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  buf_reg_3/genblk1[10].reg1/d/Q_reg/Q
                         net (fo=901, routed)         5.822     6.278    mem/disMem/out[8]
    SLICE_X42Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.402 r  mem/disMem/Q_i_5__31/O
                         net (fo=2, routed)           1.187     7.589    control_unit/mainDecoder/Q_reg_47
    SLICE_X41Y25         LUT5 (Prop_lut5_I2_O)        0.124     7.713 r  control_unit/mainDecoder/Q_i_3__29/O
                         net (fo=5, routed)           1.423     9.135    control_unit/mainDecoder/Q_i_3__29_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.259 r  control_unit/mainDecoder/Q_i_11__2/O
                         net (fo=1, routed)           1.135    10.395    control_unit/mainDecoder/Q_i_11__2_n_0
    SLICE_X39Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.519 f  control_unit/mainDecoder/Q_i_10__2/O
                         net (fo=1, routed)           0.955    11.474    control_unit/mainDecoder/Q_i_10__2_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.598 r  control_unit/mainDecoder/Q_i_8__29/O
                         net (fo=1, routed)           0.808    12.406    control_unit/mainDecoder/Q_i_8__29_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I1_O)        0.124    12.530 r  control_unit/mainDecoder/Q_i_5__11/O
                         net (fo=2, routed)           1.255    13.785    control_unit/mainDecoder/Q_i_5__11_n_0
    SLICE_X25Y26         LUT6 (Prop_lut6_I5_O)        0.124    13.909 r  control_unit/mainDecoder/Q_i_8__28/O
                         net (fo=1, routed)           0.433    14.342    control_unit/mainDecoder/Q_i_8__28_n_0
    SLICE_X25Y26         LUT6 (Prop_lut6_I1_O)        0.124    14.466 f  control_unit/mainDecoder/Q_i_5__10/O
                         net (fo=2, routed)           1.691    16.157    control_unit/mainDecoder/Q_i_5__10_n_0
    SLICE_X36Y23         LUT5 (Prop_lut5_I0_O)        0.124    16.281 f  control_unit/mainDecoder/Q_i_2__19/O
                         net (fo=2, routed)           1.300    17.582    control_unit/mainDecoder/Q_i_2__19_n_0
    SLICE_X37Y17         LUT5 (Prop_lut5_I0_O)        0.124    17.706 r  control_unit/mainDecoder/Q_i_2__17/O
                         net (fo=3, routed)           1.429    19.134    control_unit/mainDecoder/Q_i_2__17_n_0
    SLICE_X37Y15         LUT5 (Prop_lut5_I2_O)        0.124    19.258 f  control_unit/mainDecoder/Q_i_2__15/O
                         net (fo=1, routed)           0.264    19.523    control_unit/mainDecoder/Q_i_2__15_n_0
    SLICE_X37Y15         LUT6 (Prop_lut6_I0_O)        0.124    19.647 f  control_unit/mainDecoder/Q_i_1__40/O
                         net (fo=3, routed)           1.487    21.134    control_unit/mainDecoder/ALUResult[21]
    SLICE_X22Y17         LUT5 (Prop_lut5_I2_O)        0.124    21.258 f  control_unit/mainDecoder/register_file_i_12/O
                         net (fo=34, routed)          1.503    22.761    control_unit/mainDecoder/Result[20]
    SLICE_X38Y12         LUT4 (Prop_lut4_I1_O)        0.124    22.885 r  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_12/O
                         net (fo=1, routed)           0.961    23.845    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_12_n_0
    SLICE_X36Y14         LUT5 (Prop_lut5_I1_O)        0.124    23.969 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_7/O
                         net (fo=1, routed)           0.841    24.811    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_7_n_0
    SLICE_X28Y15         LUT6 (Prop_lut6_I5_O)        0.124    24.935 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_3/O
                         net (fo=27, routed)          1.244    26.179    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_3_n_0
    SLICE_X37Y19         LUT6 (Prop_lut6_I2_O)        0.124    26.303 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_12/O
                         net (fo=80, routed)          3.162    29.464    control_unit/mainDecoder/mem/displayIsWrite
    SLICE_X22Y21         LUT6 (Prop_lut6_I4_O)        0.124    29.588 r  control_unit/mainDecoder/memory_reg_256_383_24_24_i_1/O
                         net (fo=32, routed)          3.384    32.973    mem/disMem/memory_reg_256_383_29_29/WE
    SLICE_X20Y61         RAMD64E                                      r  mem/disMem/memory_reg_256_383_29_29/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[10].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/disMem/memory_reg_640_767_30_30/DP.HIGH/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.944ns  (logic 2.688ns (8.159%)  route 30.256ns (91.841%))
  Logic Levels:           19  (FDRE=1 LUT4=1 LUT5=7 LUT6=10)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y22         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[10].reg1/d/Q_reg/C
    SLICE_X21Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  buf_reg_3/genblk1[10].reg1/d/Q_reg/Q
                         net (fo=901, routed)         5.822     6.278    mem/disMem/out[8]
    SLICE_X42Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.402 r  mem/disMem/Q_i_5__31/O
                         net (fo=2, routed)           1.187     7.589    control_unit/mainDecoder/Q_reg_47
    SLICE_X41Y25         LUT5 (Prop_lut5_I2_O)        0.124     7.713 r  control_unit/mainDecoder/Q_i_3__29/O
                         net (fo=5, routed)           1.423     9.135    control_unit/mainDecoder/Q_i_3__29_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.259 r  control_unit/mainDecoder/Q_i_11__2/O
                         net (fo=1, routed)           1.135    10.395    control_unit/mainDecoder/Q_i_11__2_n_0
    SLICE_X39Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.519 f  control_unit/mainDecoder/Q_i_10__2/O
                         net (fo=1, routed)           0.955    11.474    control_unit/mainDecoder/Q_i_10__2_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.598 r  control_unit/mainDecoder/Q_i_8__29/O
                         net (fo=1, routed)           0.808    12.406    control_unit/mainDecoder/Q_i_8__29_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I1_O)        0.124    12.530 r  control_unit/mainDecoder/Q_i_5__11/O
                         net (fo=2, routed)           1.255    13.785    control_unit/mainDecoder/Q_i_5__11_n_0
    SLICE_X25Y26         LUT6 (Prop_lut6_I5_O)        0.124    13.909 r  control_unit/mainDecoder/Q_i_8__28/O
                         net (fo=1, routed)           0.433    14.342    control_unit/mainDecoder/Q_i_8__28_n_0
    SLICE_X25Y26         LUT6 (Prop_lut6_I1_O)        0.124    14.466 f  control_unit/mainDecoder/Q_i_5__10/O
                         net (fo=2, routed)           1.691    16.157    control_unit/mainDecoder/Q_i_5__10_n_0
    SLICE_X36Y23         LUT5 (Prop_lut5_I0_O)        0.124    16.281 f  control_unit/mainDecoder/Q_i_2__19/O
                         net (fo=2, routed)           1.300    17.582    control_unit/mainDecoder/Q_i_2__19_n_0
    SLICE_X37Y17         LUT5 (Prop_lut5_I0_O)        0.124    17.706 r  control_unit/mainDecoder/Q_i_2__17/O
                         net (fo=3, routed)           1.429    19.134    control_unit/mainDecoder/Q_i_2__17_n_0
    SLICE_X37Y15         LUT5 (Prop_lut5_I2_O)        0.124    19.258 f  control_unit/mainDecoder/Q_i_2__15/O
                         net (fo=1, routed)           0.264    19.523    control_unit/mainDecoder/Q_i_2__15_n_0
    SLICE_X37Y15         LUT6 (Prop_lut6_I0_O)        0.124    19.647 f  control_unit/mainDecoder/Q_i_1__40/O
                         net (fo=3, routed)           1.487    21.134    control_unit/mainDecoder/ALUResult[21]
    SLICE_X22Y17         LUT5 (Prop_lut5_I2_O)        0.124    21.258 f  control_unit/mainDecoder/register_file_i_12/O
                         net (fo=34, routed)          1.503    22.761    control_unit/mainDecoder/Result[20]
    SLICE_X38Y12         LUT4 (Prop_lut4_I1_O)        0.124    22.885 r  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_12/O
                         net (fo=1, routed)           0.961    23.845    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_12_n_0
    SLICE_X36Y14         LUT5 (Prop_lut5_I1_O)        0.124    23.969 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_7/O
                         net (fo=1, routed)           0.841    24.811    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_7_n_0
    SLICE_X28Y15         LUT6 (Prop_lut6_I5_O)        0.124    24.935 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_3/O
                         net (fo=27, routed)          1.244    26.179    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_3_n_0
    SLICE_X37Y19         LUT6 (Prop_lut6_I2_O)        0.124    26.303 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_12/O
                         net (fo=80, routed)          2.220    28.523    control_unit/mainDecoder/mem/displayIsWrite
    SLICE_X19Y22         LUT5 (Prop_lut5_I3_O)        0.124    28.647 r  control_unit/mainDecoder/memory_reg_640_767_24_24_i_1/O
                         net (fo=32, routed)          4.297    32.944    mem/disMem/memory_reg_640_767_30_30/WE
    SLICE_X20Y63         RAMD64E                                      r  mem/disMem/memory_reg_640_767_30_30/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[10].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/disMem/memory_reg_640_767_30_30/DP.LOW/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.944ns  (logic 2.688ns (8.159%)  route 30.256ns (91.841%))
  Logic Levels:           19  (FDRE=1 LUT4=1 LUT5=7 LUT6=10)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y22         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[10].reg1/d/Q_reg/C
    SLICE_X21Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  buf_reg_3/genblk1[10].reg1/d/Q_reg/Q
                         net (fo=901, routed)         5.822     6.278    mem/disMem/out[8]
    SLICE_X42Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.402 r  mem/disMem/Q_i_5__31/O
                         net (fo=2, routed)           1.187     7.589    control_unit/mainDecoder/Q_reg_47
    SLICE_X41Y25         LUT5 (Prop_lut5_I2_O)        0.124     7.713 r  control_unit/mainDecoder/Q_i_3__29/O
                         net (fo=5, routed)           1.423     9.135    control_unit/mainDecoder/Q_i_3__29_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.259 r  control_unit/mainDecoder/Q_i_11__2/O
                         net (fo=1, routed)           1.135    10.395    control_unit/mainDecoder/Q_i_11__2_n_0
    SLICE_X39Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.519 f  control_unit/mainDecoder/Q_i_10__2/O
                         net (fo=1, routed)           0.955    11.474    control_unit/mainDecoder/Q_i_10__2_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.598 r  control_unit/mainDecoder/Q_i_8__29/O
                         net (fo=1, routed)           0.808    12.406    control_unit/mainDecoder/Q_i_8__29_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I1_O)        0.124    12.530 r  control_unit/mainDecoder/Q_i_5__11/O
                         net (fo=2, routed)           1.255    13.785    control_unit/mainDecoder/Q_i_5__11_n_0
    SLICE_X25Y26         LUT6 (Prop_lut6_I5_O)        0.124    13.909 r  control_unit/mainDecoder/Q_i_8__28/O
                         net (fo=1, routed)           0.433    14.342    control_unit/mainDecoder/Q_i_8__28_n_0
    SLICE_X25Y26         LUT6 (Prop_lut6_I1_O)        0.124    14.466 f  control_unit/mainDecoder/Q_i_5__10/O
                         net (fo=2, routed)           1.691    16.157    control_unit/mainDecoder/Q_i_5__10_n_0
    SLICE_X36Y23         LUT5 (Prop_lut5_I0_O)        0.124    16.281 f  control_unit/mainDecoder/Q_i_2__19/O
                         net (fo=2, routed)           1.300    17.582    control_unit/mainDecoder/Q_i_2__19_n_0
    SLICE_X37Y17         LUT5 (Prop_lut5_I0_O)        0.124    17.706 r  control_unit/mainDecoder/Q_i_2__17/O
                         net (fo=3, routed)           1.429    19.134    control_unit/mainDecoder/Q_i_2__17_n_0
    SLICE_X37Y15         LUT5 (Prop_lut5_I2_O)        0.124    19.258 f  control_unit/mainDecoder/Q_i_2__15/O
                         net (fo=1, routed)           0.264    19.523    control_unit/mainDecoder/Q_i_2__15_n_0
    SLICE_X37Y15         LUT6 (Prop_lut6_I0_O)        0.124    19.647 f  control_unit/mainDecoder/Q_i_1__40/O
                         net (fo=3, routed)           1.487    21.134    control_unit/mainDecoder/ALUResult[21]
    SLICE_X22Y17         LUT5 (Prop_lut5_I2_O)        0.124    21.258 f  control_unit/mainDecoder/register_file_i_12/O
                         net (fo=34, routed)          1.503    22.761    control_unit/mainDecoder/Result[20]
    SLICE_X38Y12         LUT4 (Prop_lut4_I1_O)        0.124    22.885 r  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_12/O
                         net (fo=1, routed)           0.961    23.845    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_12_n_0
    SLICE_X36Y14         LUT5 (Prop_lut5_I1_O)        0.124    23.969 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_7/O
                         net (fo=1, routed)           0.841    24.811    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_7_n_0
    SLICE_X28Y15         LUT6 (Prop_lut6_I5_O)        0.124    24.935 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_3/O
                         net (fo=27, routed)          1.244    26.179    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_3_n_0
    SLICE_X37Y19         LUT6 (Prop_lut6_I2_O)        0.124    26.303 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_12/O
                         net (fo=80, routed)          2.220    28.523    control_unit/mainDecoder/mem/displayIsWrite
    SLICE_X19Y22         LUT5 (Prop_lut5_I3_O)        0.124    28.647 r  control_unit/mainDecoder/memory_reg_640_767_24_24_i_1/O
                         net (fo=32, routed)          4.297    32.944    mem/disMem/memory_reg_640_767_30_30/WE
    SLICE_X20Y63         RAMD64E                                      r  mem/disMem/memory_reg_640_767_30_30/DP.LOW/WE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/keyVal_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.146ns (54.873%)  route 0.120ns (45.127%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE                         0.000     0.000 r  key_reg_reg[3]/C
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  key_reg_reg[3]/Q
                         net (fo=1, routed)           0.120     0.266    mem/key_reg[3]
    SLICE_X37Y15         FDRE                                         r  mem/keyVal_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_6/genblk1[26].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/ram/RAM_reg_bram_14/DIADI[26]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.583%)  route 0.132ns (48.417%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y7          FDRE                         0.000     0.000 r  buf_reg_6/genblk1[26].reg1/d/Q_reg/C
    SLICE_X27Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  buf_reg_6/genblk1[26].reg1/d/Q_reg/Q
                         net (fo=18, routed)          0.132     0.273    mem/ram/Q[26]
    RAMB36_X1Y1          RAMB36E1                                     r  mem/ram/RAM_reg_bram_14/DIADI[26]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[12].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.222%)  route 0.134ns (48.778%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDRE                         0.000     0.000 r  PC1_reg[12]/C
    SLICE_X21Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC1_reg[12]/Q
                         net (fo=4, routed)           0.134     0.275    buf_reg_4/genblk1[12].reg1/d/Q[0]
    SLICE_X21Y26         FDRE                                         r  buf_reg_4/genblk1[12].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1_reg[10]/C
                            (rising edge-triggered cell FDSE)
  Destination:            buf_reg_4/genblk1[10].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.141ns (50.858%)  route 0.136ns (49.142%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDSE                         0.000     0.000 r  PC1_reg[10]/C
    SLICE_X21Y25         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  PC1_reg[10]/Q
                         net (fo=4, routed)           0.136     0.277    buf_reg_4/genblk1[10].reg1/d/Q[0]
    SLICE_X22Y25         FDRE                                         r  buf_reg_4/genblk1[10].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[16].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.141ns (50.464%)  route 0.138ns (49.536%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         FDRE                         0.000     0.000 r  PC1_reg[16]/C
    SLICE_X26Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC1_reg[16]/Q
                         net (fo=3, routed)           0.138     0.279    buf_reg_4/genblk1[16].reg1/d/Q[0]
    SLICE_X26Y25         FDRE                                         r  buf_reg_4/genblk1[16].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[9].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.141ns (49.567%)  route 0.143ns (50.433%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y28         FDRE                         0.000     0.000 r  PC1_reg[9]/C
    SLICE_X22Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC1_reg[9]/Q
                         net (fo=4, routed)           0.143     0.284    buf_reg_4/genblk1[9].reg1/d/Q[0]
    SLICE_X23Y28         FDRE                                         r  buf_reg_4/genblk1[9].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/dample_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/dample_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE                         0.000     0.000 r  mem/dample_reg/C
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mem/dample_reg/Q
                         net (fo=2, routed)           0.114     0.255    control_unit/mainDecoder/keyVal_reg[0]
    SLICE_X33Y17         LUT6 (Prop_lut6_I4_O)        0.045     0.300 r  control_unit/mainDecoder/dample_i_1/O
                         net (fo=1, routed)           0.000     0.300    mem/dample_reg_1
    SLICE_X33Y17         FDRE                                         r  mem/dample_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[30][21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_file/register_reg[30][21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.186ns (61.784%)  route 0.115ns (38.216%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y8          FDRE                         0.000     0.000 r  register_file/register_reg[30][21]/C
    SLICE_X23Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  register_file/register_reg[30][21]/Q
                         net (fo=3, routed)           0.115     0.256    register_file/register[30][21]
    SLICE_X23Y8          LUT6 (Prop_lut6_I5_O)        0.045     0.301 r  register_file/register[30][21]_i_1/O
                         net (fo=1, routed)           0.000     0.301    register_file/register_reg[30][21]
    SLICE_X23Y8          FDRE                                         r  register_file/register_reg[30][21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[1][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_file/register_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE                         0.000     0.000 r  register_file/register_reg[1][0]/C
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  register_file/register_reg[1][0]/Q
                         net (fo=3, routed)           0.117     0.258    register_file/register[1][0]
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.045     0.303 r  register_file/register[1][0]_i_1/O
                         net (fo=1, routed)           0.000     0.303    register_file/register_reg[1][0]
    SLICE_X41Y35         FDRE                                         r  register_file/register_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[2].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.128ns (42.199%)  route 0.175ns (57.801%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE                         0.000     0.000 r  PC1_reg[2]/C
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  PC1_reg[2]/Q
                         net (fo=36, routed)          0.175     0.303    buf_reg_4/genblk1[2].reg1/d/Q[0]
    SLICE_X39Y13         FDRE                                         r  buf_reg_4/genblk1[2].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  DCM_TMDS_CLKFX
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.525ns  (logic 2.320ns (35.554%)  route 4.205ns (64.446%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.674     5.346    dispDriver/clk_TMDS
    SLICE_X18Y45         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDRE (Prop_fdre_C_Q)         0.456     5.802 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           4.205    10.007    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_OB)    1.864    11.871 r  dispDriver/genblk1.OBUFDS_red/OB
                         net (fo=0)                   0.000    11.871    TMDSn[2]
    A20                                                               r  TMDSn[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.524ns  (logic 2.319ns (35.544%)  route 4.205ns (64.456%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.674     5.346    dispDriver/clk_TMDS
    SLICE_X18Y45         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDRE (Prop_fdre_C_Q)         0.456     5.802 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           4.205    10.007    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_O)     1.863    11.870 r  dispDriver/genblk1.OBUFDS_red/O
                         net (fo=0)                   0.000    11.870    TMDSp[2]
    B19                                                               r  TMDSp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.370ns  (logic 2.315ns (36.343%)  route 4.055ns (63.657%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.674     5.346    dispDriver/clk_TMDS
    SLICE_X21Y47         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.456     5.802 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           4.055     9.857    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_OB)    1.859    11.716 r  dispDriver/genblk1.OBUFDS_green/OB
                         net (fo=0)                   0.000    11.716    TMDSn[1]
    B20                                                               r  TMDSn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.369ns  (logic 2.314ns (36.333%)  route 4.055ns (63.667%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.674     5.346    dispDriver/clk_TMDS
    SLICE_X21Y47         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.456     5.802 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           4.055     9.857    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_O)     1.858    11.715 r  dispDriver/genblk1.OBUFDS_green/O
                         net (fo=0)                   0.000    11.715    TMDSp[1]
    C20                                                               r  TMDSp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.177ns  (logic 2.317ns (37.509%)  route 3.860ns (62.491%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.669     5.341    dispDriver/clk_TMDS
    SLICE_X25Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           3.860     9.657    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_OB)    1.861    11.518 r  dispDriver/genblk1.OBUFDS_blue/OB
                         net (fo=0)                   0.000    11.518    TMDSn[0]
    D20                                                               r  TMDSn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.176ns  (logic 2.316ns (37.498%)  route 3.860ns (62.502%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.669     5.341    dispDriver/clk_TMDS
    SLICE_X25Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           3.860     9.657    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_O)     1.860    11.517 r  dispDriver/genblk1.OBUFDS_blue/O
                         net (fo=0)                   0.000    11.517    TMDSp[0]
    D19                                                               r  TMDSp[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.342ns  (logic 0.950ns (40.556%)  route 1.392ns (59.444%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.560     1.474    dispDriver/clk_TMDS
    SLICE_X25Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           1.392     3.007    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_O)     0.809     3.816 r  dispDriver/genblk1.OBUFDS_blue/O
                         net (fo=0)                   0.000     3.816    TMDSp[0]
    D19                                                               r  TMDSp[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.343ns  (logic 0.951ns (40.582%)  route 1.392ns (59.418%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.560     1.474    dispDriver/clk_TMDS
    SLICE_X25Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           1.392     3.007    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_OB)    0.810     3.817 r  dispDriver/genblk1.OBUFDS_blue/OB
                         net (fo=0)                   0.000     3.817    TMDSn[0]
    D20                                                               r  TMDSn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.421ns  (logic 0.948ns (39.157%)  route 1.473ns (60.843%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.561     1.475    dispDriver/clk_TMDS
    SLICE_X21Y47         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           1.473     3.089    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_O)     0.807     3.896 r  dispDriver/genblk1.OBUFDS_green/O
                         net (fo=0)                   0.000     3.896    TMDSp[1]
    C20                                                               r  TMDSp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.422ns  (logic 0.949ns (39.182%)  route 1.473ns (60.818%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.561     1.475    dispDriver/clk_TMDS
    SLICE_X21Y47         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           1.473     3.089    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_OB)    0.808     3.897 r  dispDriver/genblk1.OBUFDS_green/OB
                         net (fo=0)                   0.000     3.897    TMDSn[1]
    B20                                                               r  TMDSn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.494ns  (logic 0.953ns (38.204%)  route 1.541ns (61.796%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.563     1.477    dispDriver/clk_TMDS
    SLICE_X18Y45         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           1.541     3.159    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_O)     0.812     3.971 r  dispDriver/genblk1.OBUFDS_red/O
                         net (fo=0)                   0.000     3.971    TMDSp[2]
    B19                                                               r  TMDSp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.495ns  (logic 0.954ns (38.229%)  route 1.541ns (61.771%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.563     1.477    dispDriver/clk_TMDS
    SLICE_X18Y45         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           1.541     3.159    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_OB)    0.813     3.972 r  dispDriver/genblk1.OBUFDS_red/OB
                         net (fo=0)                   0.000     3.972    TMDSn[2]
    A20                                                               r  TMDSn[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  MMCM_pix_clock
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSn_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.728ns  (logic 1.942ns (28.866%)  route 4.786ns (71.134%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 f  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076    23.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    23.669 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680    25.349    dispDriver/clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    21.811 f  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    23.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.672 f  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          3.026    26.698    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_OB)    1.841    28.539 r  dispDriver/genblk1.OBUFDS_clock/OB
                         net (fo=0)                   0.000    28.539    TMDSn_clock
    H17                                                               r  TMDSn_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSp_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.727ns  (logic 1.941ns (28.855%)  route 4.786ns (71.145%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 f  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076    23.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    23.669 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680    25.349    dispDriver/clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    21.811 f  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    23.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.672 f  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          3.026    26.698    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_O)     1.840    28.538 f  dispDriver/genblk1.OBUFDS_clock/O
                         net (fo=0)                   0.000    28.538    TMDSp_clock
    H16                                                               f  TMDSp_clock (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSp_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 0.815ns (40.182%)  route 1.213ns (59.818%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.731     1.646    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_O)     0.789     2.435 r  dispDriver/genblk1.OBUFDS_clock/O
                         net (fo=0)                   0.000     2.435    TMDSp_clock
    H16                                                               r  TMDSp_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSn_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.029ns  (logic 0.816ns (40.212%)  route 1.213ns (59.788%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.731     1.646    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_OB)    0.790     2.436 r  dispDriver/genblk1.OBUFDS_clock/OB
                         net (fo=0)                   0.000     2.436    TMDSn_clock
    H17                                                               r  TMDSn_clock (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfb_in
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKFBOUT
                            (clock source 'clkfb_in'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/MMCME2_BASE_INST/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb_in fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     9.349    dispDriver/clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     5.811 f  dispDriver/MMCME2_BASE_INST/CLKFBOUT
                         net (fo=1, routed)           1.760     7.571    dispDriver/clkfb_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     7.672 f  dispDriver/BUFG_CLKFB/O
                         net (fo=1, routed)           1.677     9.349    dispDriver/clkfb_out
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  dispDriver/MMCME2_BASE_INST/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKFBOUT
                            (clock source 'clkfb_in'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/MMCME2_BASE_INST/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb_in rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKFBOUT
                         net (fo=1, routed)           0.482     0.889    dispDriver/clkfb_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_CLKFB/O
                         net (fo=1, routed)           0.546     1.460    dispDriver/clkfb_out
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  dispDriver/MMCME2_BASE_INST/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  MMCM_pix_clock

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem/disMem/memory_reg_1792_1919_6_6/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.949ns  (logic 3.083ns (30.989%)  route 6.866ns (69.011%))
  Logic Levels:           11  (LUT3=1 LUT6=7 MUXF7=2 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_1792_1919_6_6/DP.LOW/CLK
    SLICE_X34Y27         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 f  mem/disMem/memory_reg_1792_1919_6_6/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_1792_1919_6_6/DPO0
    SLICE_X34Y27         MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 f  mem/disMem/memory_reg_1792_1919_6_6/F7.DP/O
                         net (fo=1, routed)           1.794     3.320    mem/disMem/memory_reg_1792_1919_6_6_n_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I1_O)        0.297     3.617 f  mem/disMem/genblk1.balance_acc[3]_i_310/O
                         net (fo=1, routed)           0.000     3.617    mem/disMem/genblk1.balance_acc[3]_i_310_n_0
    SLICE_X35Y11         MUXF7 (Prop_muxf7_I1_O)      0.217     3.834 f  mem/disMem/genblk1.balance_acc_reg[3]_i_284/O
                         net (fo=1, routed)           0.436     4.271    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_3
    SLICE_X35Y11         LUT6 (Prop_lut6_I3_O)        0.299     4.570 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_202/O
                         net (fo=1, routed)           0.488     5.058    dispDriver/encode_R/genblk1.balance_acc[3]_i_202_n_0
    SLICE_X31Y12         LUT6 (Prop_lut6_I5_O)        0.124     5.182 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_99/O
                         net (fo=1, routed)           0.959     6.141    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I4_O)        0.124     6.265 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.433     6.698    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I5_O)        0.124     6.822 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.466     7.288    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X17Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.412 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.223     8.636    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I4_O)        0.124     8.760 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.065     9.825    dispDriver/encode_G/genblk1.TMDS_reg[5]_0
    SLICE_X19Y47         LUT3 (Prop_lut3_I1_O)        0.124     9.949 r  dispDriver/encode_G/genblk1.TMDS[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.949    dispDriver/encode_G/genblk1.TMDS[2]_i_1__0_n_0
    SLICE_X19Y47         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.501     4.897    dispDriver/encode_G/pixclk
    SLICE_X19Y47         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_1792_1919_6_6/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.944ns  (logic 3.078ns (30.954%)  route 6.866ns (69.046%))
  Logic Levels:           11  (LUT3=1 LUT6=7 MUXF7=2 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_1792_1919_6_6/DP.LOW/CLK
    SLICE_X34Y27         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 f  mem/disMem/memory_reg_1792_1919_6_6/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_1792_1919_6_6/DPO0
    SLICE_X34Y27         MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 f  mem/disMem/memory_reg_1792_1919_6_6/F7.DP/O
                         net (fo=1, routed)           1.794     3.320    mem/disMem/memory_reg_1792_1919_6_6_n_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I1_O)        0.297     3.617 f  mem/disMem/genblk1.balance_acc[3]_i_310/O
                         net (fo=1, routed)           0.000     3.617    mem/disMem/genblk1.balance_acc[3]_i_310_n_0
    SLICE_X35Y11         MUXF7 (Prop_muxf7_I1_O)      0.217     3.834 f  mem/disMem/genblk1.balance_acc_reg[3]_i_284/O
                         net (fo=1, routed)           0.436     4.271    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_3
    SLICE_X35Y11         LUT6 (Prop_lut6_I3_O)        0.299     4.570 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_202/O
                         net (fo=1, routed)           0.488     5.058    dispDriver/encode_R/genblk1.balance_acc[3]_i_202_n_0
    SLICE_X31Y12         LUT6 (Prop_lut6_I5_O)        0.124     5.182 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_99/O
                         net (fo=1, routed)           0.959     6.141    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I4_O)        0.124     6.265 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.433     6.698    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I5_O)        0.124     6.822 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.466     7.288    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X17Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.412 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.223     8.636    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I4_O)        0.124     8.760 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.065     9.825    dispDriver/encode_G/genblk1.TMDS_reg[5]_0
    SLICE_X19Y47         LUT3 (Prop_lut3_I1_O)        0.119     9.944 r  dispDriver/encode_G/genblk1.TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000     9.944    dispDriver/encode_G/genblk1.TMDS[5]_i_1_n_0
    SLICE_X19Y47         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.501     4.897    dispDriver/encode_G/pixclk
    SLICE_X19Y47         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_1792_1919_6_6/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.845ns  (logic 3.083ns (31.317%)  route 6.762ns (68.683%))
  Logic Levels:           11  (LUT3=1 LUT6=7 MUXF7=2 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_1792_1919_6_6/DP.LOW/CLK
    SLICE_X34Y27         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 f  mem/disMem/memory_reg_1792_1919_6_6/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_1792_1919_6_6/DPO0
    SLICE_X34Y27         MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 f  mem/disMem/memory_reg_1792_1919_6_6/F7.DP/O
                         net (fo=1, routed)           1.794     3.320    mem/disMem/memory_reg_1792_1919_6_6_n_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I1_O)        0.297     3.617 f  mem/disMem/genblk1.balance_acc[3]_i_310/O
                         net (fo=1, routed)           0.000     3.617    mem/disMem/genblk1.balance_acc[3]_i_310_n_0
    SLICE_X35Y11         MUXF7 (Prop_muxf7_I1_O)      0.217     3.834 f  mem/disMem/genblk1.balance_acc_reg[3]_i_284/O
                         net (fo=1, routed)           0.436     4.271    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_3
    SLICE_X35Y11         LUT6 (Prop_lut6_I3_O)        0.299     4.570 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_202/O
                         net (fo=1, routed)           0.488     5.058    dispDriver/encode_R/genblk1.balance_acc[3]_i_202_n_0
    SLICE_X31Y12         LUT6 (Prop_lut6_I5_O)        0.124     5.182 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_99/O
                         net (fo=1, routed)           0.959     6.141    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I4_O)        0.124     6.265 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.433     6.698    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I5_O)        0.124     6.822 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.466     7.288    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X17Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.412 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.223     8.636    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I4_O)        0.124     8.760 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.961     9.721    dispDriver/encode_B/genblk1.TMDS_reg[7]_0
    SLICE_X22Y43         LUT3 (Prop_lut3_I1_O)        0.124     9.845 r  dispDriver/encode_B/genblk1.TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000     9.845    dispDriver/encode_B/genblk1.TMDS[1]_i_1_n_0
    SLICE_X22Y43         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.495     4.891    dispDriver/encode_B/pixclk
    SLICE_X22Y43         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_1792_1919_6_6/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.839ns  (logic 3.077ns (31.275%)  route 6.762ns (68.725%))
  Logic Levels:           11  (LUT3=1 LUT6=7 MUXF7=2 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_1792_1919_6_6/DP.LOW/CLK
    SLICE_X34Y27         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 r  mem/disMem/memory_reg_1792_1919_6_6/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_1792_1919_6_6/DPO0
    SLICE_X34Y27         MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 r  mem/disMem/memory_reg_1792_1919_6_6/F7.DP/O
                         net (fo=1, routed)           1.794     3.320    mem/disMem/memory_reg_1792_1919_6_6_n_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I1_O)        0.297     3.617 r  mem/disMem/genblk1.balance_acc[3]_i_310/O
                         net (fo=1, routed)           0.000     3.617    mem/disMem/genblk1.balance_acc[3]_i_310_n_0
    SLICE_X35Y11         MUXF7 (Prop_muxf7_I1_O)      0.217     3.834 r  mem/disMem/genblk1.balance_acc_reg[3]_i_284/O
                         net (fo=1, routed)           0.436     4.271    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_3
    SLICE_X35Y11         LUT6 (Prop_lut6_I3_O)        0.299     4.570 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_202/O
                         net (fo=1, routed)           0.488     5.058    dispDriver/encode_R/genblk1.balance_acc[3]_i_202_n_0
    SLICE_X31Y12         LUT6 (Prop_lut6_I5_O)        0.124     5.182 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_99/O
                         net (fo=1, routed)           0.959     6.141    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I4_O)        0.124     6.265 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.433     6.698    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I5_O)        0.124     6.822 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.466     7.288    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X17Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.412 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.223     8.636    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I4_O)        0.124     8.760 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.961     9.721    dispDriver/encode_B/genblk1.TMDS_reg[7]_0
    SLICE_X22Y43         LUT3 (Prop_lut3_I1_O)        0.118     9.839 r  dispDriver/encode_B/genblk1.TMDS[7]_i_1/O
                         net (fo=1, routed)           0.000     9.839    dispDriver/encode_B/genblk1.TMDS[7]_i_1_n_0
    SLICE_X22Y43         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.495     4.891    dispDriver/encode_B/pixclk
    SLICE_X22Y43         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_1792_1919_6_6/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.836ns  (logic 3.083ns (31.344%)  route 6.753ns (68.656%))
  Logic Levels:           11  (LUT6=8 MUXF7=2 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_1792_1919_6_6/DP.LOW/CLK
    SLICE_X34Y27         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 f  mem/disMem/memory_reg_1792_1919_6_6/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_1792_1919_6_6/DPO0
    SLICE_X34Y27         MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 f  mem/disMem/memory_reg_1792_1919_6_6/F7.DP/O
                         net (fo=1, routed)           1.794     3.320    mem/disMem/memory_reg_1792_1919_6_6_n_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I1_O)        0.297     3.617 f  mem/disMem/genblk1.balance_acc[3]_i_310/O
                         net (fo=1, routed)           0.000     3.617    mem/disMem/genblk1.balance_acc[3]_i_310_n_0
    SLICE_X35Y11         MUXF7 (Prop_muxf7_I1_O)      0.217     3.834 f  mem/disMem/genblk1.balance_acc_reg[3]_i_284/O
                         net (fo=1, routed)           0.436     4.271    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_3
    SLICE_X35Y11         LUT6 (Prop_lut6_I3_O)        0.299     4.570 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_202/O
                         net (fo=1, routed)           0.488     5.058    dispDriver/encode_R/genblk1.balance_acc[3]_i_202_n_0
    SLICE_X31Y12         LUT6 (Prop_lut6_I5_O)        0.124     5.182 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_99/O
                         net (fo=1, routed)           0.959     6.141    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I4_O)        0.124     6.265 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.433     6.698    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I5_O)        0.124     6.822 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.466     7.288    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X17Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.412 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.223     8.636    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I4_O)        0.124     8.760 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.952     9.712    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X17Y44         LUT6 (Prop_lut6_I4_O)        0.124     9.836 r  dispDriver/encode_R/genblk1.TMDS[4]_i_1__0/O
                         net (fo=1, routed)           0.000     9.836    dispDriver/encode_R/TMDS0[4]
    SLICE_X17Y44         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.500     4.896    dispDriver/encode_R/pixclk
    SLICE_X17Y44         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_1792_1919_6_6/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.723ns  (logic 3.083ns (31.708%)  route 6.640ns (68.292%))
  Logic Levels:           11  (LUT6=8 MUXF7=2 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_1792_1919_6_6/DP.LOW/CLK
    SLICE_X34Y27         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 r  mem/disMem/memory_reg_1792_1919_6_6/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_1792_1919_6_6/DPO0
    SLICE_X34Y27         MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 r  mem/disMem/memory_reg_1792_1919_6_6/F7.DP/O
                         net (fo=1, routed)           1.794     3.320    mem/disMem/memory_reg_1792_1919_6_6_n_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I1_O)        0.297     3.617 r  mem/disMem/genblk1.balance_acc[3]_i_310/O
                         net (fo=1, routed)           0.000     3.617    mem/disMem/genblk1.balance_acc[3]_i_310_n_0
    SLICE_X35Y11         MUXF7 (Prop_muxf7_I1_O)      0.217     3.834 r  mem/disMem/genblk1.balance_acc_reg[3]_i_284/O
                         net (fo=1, routed)           0.436     4.271    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_3
    SLICE_X35Y11         LUT6 (Prop_lut6_I3_O)        0.299     4.570 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_202/O
                         net (fo=1, routed)           0.488     5.058    dispDriver/encode_R/genblk1.balance_acc[3]_i_202_n_0
    SLICE_X31Y12         LUT6 (Prop_lut6_I5_O)        0.124     5.182 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_99/O
                         net (fo=1, routed)           0.959     6.141    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I4_O)        0.124     6.265 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.433     6.698    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I5_O)        0.124     6.822 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.466     7.288    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X17Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.412 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.223     8.636    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I4_O)        0.124     8.760 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.839     9.599    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X17Y44         LUT6 (Prop_lut6_I0_O)        0.124     9.723 r  dispDriver/encode_R/genblk1.TMDS[9]_i_1__0/O
                         net (fo=1, routed)           0.000     9.723    dispDriver/encode_R/TMDS0[9]
    SLICE_X17Y44         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.500     4.896    dispDriver/encode_R/pixclk
    SLICE_X17Y44         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[9]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_1792_1919_6_6/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.718ns  (logic 3.083ns (31.724%)  route 6.635ns (68.276%))
  Logic Levels:           11  (LUT6=8 MUXF7=2 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_1792_1919_6_6/DP.LOW/CLK
    SLICE_X34Y27         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 r  mem/disMem/memory_reg_1792_1919_6_6/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_1792_1919_6_6/DPO0
    SLICE_X34Y27         MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 r  mem/disMem/memory_reg_1792_1919_6_6/F7.DP/O
                         net (fo=1, routed)           1.794     3.320    mem/disMem/memory_reg_1792_1919_6_6_n_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I1_O)        0.297     3.617 r  mem/disMem/genblk1.balance_acc[3]_i_310/O
                         net (fo=1, routed)           0.000     3.617    mem/disMem/genblk1.balance_acc[3]_i_310_n_0
    SLICE_X35Y11         MUXF7 (Prop_muxf7_I1_O)      0.217     3.834 r  mem/disMem/genblk1.balance_acc_reg[3]_i_284/O
                         net (fo=1, routed)           0.436     4.271    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_3
    SLICE_X35Y11         LUT6 (Prop_lut6_I3_O)        0.299     4.570 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_202/O
                         net (fo=1, routed)           0.488     5.058    dispDriver/encode_R/genblk1.balance_acc[3]_i_202_n_0
    SLICE_X31Y12         LUT6 (Prop_lut6_I5_O)        0.124     5.182 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_99/O
                         net (fo=1, routed)           0.959     6.141    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I4_O)        0.124     6.265 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.433     6.698    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I5_O)        0.124     6.822 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.466     7.288    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X17Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.412 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.223     8.636    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I4_O)        0.124     8.760 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.834     9.594    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X17Y44         LUT6 (Prop_lut6_I4_O)        0.124     9.718 r  dispDriver/encode_R/genblk1.TMDS[5]_i_1__0/O
                         net (fo=1, routed)           0.000     9.718    dispDriver/encode_R/genblk1.TMDS[5]_i_1__0_n_0
    SLICE_X17Y44         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.500     4.896    dispDriver/encode_R/pixclk
    SLICE_X17Y44         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_1792_1919_6_6/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.707ns  (logic 3.083ns (31.761%)  route 6.624ns (68.239%))
  Logic Levels:           11  (LUT6=8 MUXF7=2 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_1792_1919_6_6/DP.LOW/CLK
    SLICE_X34Y27         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 f  mem/disMem/memory_reg_1792_1919_6_6/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_1792_1919_6_6/DPO0
    SLICE_X34Y27         MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 f  mem/disMem/memory_reg_1792_1919_6_6/F7.DP/O
                         net (fo=1, routed)           1.794     3.320    mem/disMem/memory_reg_1792_1919_6_6_n_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I1_O)        0.297     3.617 f  mem/disMem/genblk1.balance_acc[3]_i_310/O
                         net (fo=1, routed)           0.000     3.617    mem/disMem/genblk1.balance_acc[3]_i_310_n_0
    SLICE_X35Y11         MUXF7 (Prop_muxf7_I1_O)      0.217     3.834 f  mem/disMem/genblk1.balance_acc_reg[3]_i_284/O
                         net (fo=1, routed)           0.436     4.271    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_3
    SLICE_X35Y11         LUT6 (Prop_lut6_I3_O)        0.299     4.570 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_202/O
                         net (fo=1, routed)           0.488     5.058    dispDriver/encode_R/genblk1.balance_acc[3]_i_202_n_0
    SLICE_X31Y12         LUT6 (Prop_lut6_I5_O)        0.124     5.182 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_99/O
                         net (fo=1, routed)           0.959     6.141    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I4_O)        0.124     6.265 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.433     6.698    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I5_O)        0.124     6.822 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.466     7.288    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X17Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.412 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.223     8.636    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I4_O)        0.124     8.760 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.823     9.583    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X18Y44         LUT6 (Prop_lut6_I4_O)        0.124     9.707 r  dispDriver/encode_R/genblk1.TMDS[0]_i_1__1/O
                         net (fo=1, routed)           0.000     9.707    dispDriver/encode_R/TMDS0[0]
    SLICE_X18Y44         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.500     4.896    dispDriver/encode_R/pixclk
    SLICE_X18Y44         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_1792_1919_6_6/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.703ns  (logic 3.083ns (31.774%)  route 6.620ns (68.226%))
  Logic Levels:           11  (LUT6=8 MUXF7=2 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_1792_1919_6_6/DP.LOW/CLK
    SLICE_X34Y27         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 r  mem/disMem/memory_reg_1792_1919_6_6/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_1792_1919_6_6/DPO0
    SLICE_X34Y27         MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 r  mem/disMem/memory_reg_1792_1919_6_6/F7.DP/O
                         net (fo=1, routed)           1.794     3.320    mem/disMem/memory_reg_1792_1919_6_6_n_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I1_O)        0.297     3.617 r  mem/disMem/genblk1.balance_acc[3]_i_310/O
                         net (fo=1, routed)           0.000     3.617    mem/disMem/genblk1.balance_acc[3]_i_310_n_0
    SLICE_X35Y11         MUXF7 (Prop_muxf7_I1_O)      0.217     3.834 r  mem/disMem/genblk1.balance_acc_reg[3]_i_284/O
                         net (fo=1, routed)           0.436     4.271    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_3
    SLICE_X35Y11         LUT6 (Prop_lut6_I3_O)        0.299     4.570 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_202/O
                         net (fo=1, routed)           0.488     5.058    dispDriver/encode_R/genblk1.balance_acc[3]_i_202_n_0
    SLICE_X31Y12         LUT6 (Prop_lut6_I5_O)        0.124     5.182 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_99/O
                         net (fo=1, routed)           0.959     6.141    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I4_O)        0.124     6.265 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.433     6.698    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I5_O)        0.124     6.822 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.466     7.288    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X17Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.412 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.223     8.636    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I4_O)        0.124     8.760 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.819     9.579    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X18Y44         LUT6 (Prop_lut6_I4_O)        0.124     9.703 r  dispDriver/encode_R/genblk1.TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.000     9.703    dispDriver/encode_R/TMDS0[2]
    SLICE_X18Y44         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.500     4.896    dispDriver/encode_R/pixclk
    SLICE_X18Y44         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_1792_1919_6_6/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.688ns  (logic 3.083ns (31.823%)  route 6.605ns (68.177%))
  Logic Levels:           11  (LUT5=1 LUT6=7 MUXF7=2 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_1792_1919_6_6/DP.LOW/CLK
    SLICE_X34Y27         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 f  mem/disMem/memory_reg_1792_1919_6_6/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_1792_1919_6_6/DPO0
    SLICE_X34Y27         MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 f  mem/disMem/memory_reg_1792_1919_6_6/F7.DP/O
                         net (fo=1, routed)           1.794     3.320    mem/disMem/memory_reg_1792_1919_6_6_n_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I1_O)        0.297     3.617 f  mem/disMem/genblk1.balance_acc[3]_i_310/O
                         net (fo=1, routed)           0.000     3.617    mem/disMem/genblk1.balance_acc[3]_i_310_n_0
    SLICE_X35Y11         MUXF7 (Prop_muxf7_I1_O)      0.217     3.834 f  mem/disMem/genblk1.balance_acc_reg[3]_i_284/O
                         net (fo=1, routed)           0.436     4.271    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_3
    SLICE_X35Y11         LUT6 (Prop_lut6_I3_O)        0.299     4.570 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_202/O
                         net (fo=1, routed)           0.488     5.058    dispDriver/encode_R/genblk1.balance_acc[3]_i_202_n_0
    SLICE_X31Y12         LUT6 (Prop_lut6_I5_O)        0.124     5.182 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_99/O
                         net (fo=1, routed)           0.959     6.141    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I4_O)        0.124     6.265 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.433     6.698    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I5_O)        0.124     6.822 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.466     7.288    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X17Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.412 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.223     8.636    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I4_O)        0.124     8.760 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.804     9.564    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X19Y44         LUT5 (Prop_lut5_I4_O)        0.124     9.688 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0/O
                         net (fo=1, routed)           0.000     9.688    dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0_n_0
    SLICE_X19Y44         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.500     4.896    dispDriver/encode_R/pixclk
    SLICE_X19Y44         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem/disMem/memory_reg_0_63_0_0__22/DP/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.977ns  (logic 0.701ns (35.449%)  route 1.276ns (64.551%))
  Logic Levels:           8  (LUT5=2 LUT6=5 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y30         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_0_63_0_0__22/DP/CLK
    SLICE_X16Y30         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386     0.386 f  mem/disMem/memory_reg_0_63_0_0__22/DP/O
                         net (fo=1, routed)           0.220     0.606    dispDriver/encode_R/genblk1.balance_acc[3]_i_56_0
    SLICE_X17Y30         LUT5 (Prop_lut5_I0_O)        0.045     0.651 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_127/O
                         net (fo=1, routed)           0.050     0.701    dispDriver/encode_R/genblk1.balance_acc[3]_i_127_n_0
    SLICE_X17Y30         LUT6 (Prop_lut6_I4_O)        0.045     0.746 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_56/O
                         net (fo=1, routed)           0.052     0.798    dispDriver/encode_R/genblk1.balance_acc[3]_i_56_n_0
    SLICE_X17Y30         LUT5 (Prop_lut5_I0_O)        0.045     0.843 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_23/O
                         net (fo=1, routed)           0.243     1.087    dispDriver/encode_R/mem/displayData0[23]
    SLICE_X23Y30         LUT6 (Prop_lut6_I2_O)        0.045     1.132 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_11/O
                         net (fo=1, routed)           0.168     1.300    dispDriver/encode_R/genblk1.balance_acc[3]_i_11_n_0
    SLICE_X22Y30         LUT6 (Prop_lut6_I1_O)        0.045     1.345 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.239     1.583    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I3_O)        0.045     1.628 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.304     1.933    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X17Y44         LUT6 (Prop_lut6_I0_O)        0.045     1.977 r  dispDriver/encode_R/genblk1.TMDS[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.977    dispDriver/encode_R/TMDS0[3]
    SLICE_X17Y44         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.831     1.992    dispDriver/encode_R/pixclk
    SLICE_X17Y44         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_0_63_0_0__22/DP/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.992ns  (logic 0.701ns (35.188%)  route 1.291ns (64.812%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=4 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y30         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_0_63_0_0__22/DP/CLK
    SLICE_X16Y30         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386     0.386 f  mem/disMem/memory_reg_0_63_0_0__22/DP/O
                         net (fo=1, routed)           0.220     0.606    dispDriver/encode_R/genblk1.balance_acc[3]_i_56_0
    SLICE_X17Y30         LUT5 (Prop_lut5_I0_O)        0.045     0.651 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_127/O
                         net (fo=1, routed)           0.050     0.701    dispDriver/encode_R/genblk1.balance_acc[3]_i_127_n_0
    SLICE_X17Y30         LUT6 (Prop_lut6_I4_O)        0.045     0.746 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_56/O
                         net (fo=1, routed)           0.052     0.798    dispDriver/encode_R/genblk1.balance_acc[3]_i_56_n_0
    SLICE_X17Y30         LUT5 (Prop_lut5_I0_O)        0.045     0.843 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_23/O
                         net (fo=1, routed)           0.243     1.087    dispDriver/encode_R/mem/displayData0[23]
    SLICE_X23Y30         LUT6 (Prop_lut6_I2_O)        0.045     1.132 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_11/O
                         net (fo=1, routed)           0.168     1.300    dispDriver/encode_R/genblk1.balance_acc[3]_i_11_n_0
    SLICE_X22Y30         LUT6 (Prop_lut6_I1_O)        0.045     1.345 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.239     1.583    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I3_O)        0.045     1.628 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.319     1.947    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X19Y44         LUT4 (Prop_lut4_I0_O)        0.045     1.992 r  dispDriver/encode_R/genblk1.balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.992    dispDriver/encode_R/genblk1.balance_acc[1]_i_1__0_n_0
    SLICE_X19Y44         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.831     1.992    dispDriver/encode_R/pixclk
    SLICE_X19Y44         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[1]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_0_63_0_0__22/DP/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.996ns  (logic 0.705ns (35.318%)  route 1.291ns (64.682%))
  Logic Levels:           8  (LUT5=3 LUT6=4 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y30         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_0_63_0_0__22/DP/CLK
    SLICE_X16Y30         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386     0.386 f  mem/disMem/memory_reg_0_63_0_0__22/DP/O
                         net (fo=1, routed)           0.220     0.606    dispDriver/encode_R/genblk1.balance_acc[3]_i_56_0
    SLICE_X17Y30         LUT5 (Prop_lut5_I0_O)        0.045     0.651 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_127/O
                         net (fo=1, routed)           0.050     0.701    dispDriver/encode_R/genblk1.balance_acc[3]_i_127_n_0
    SLICE_X17Y30         LUT6 (Prop_lut6_I4_O)        0.045     0.746 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_56/O
                         net (fo=1, routed)           0.052     0.798    dispDriver/encode_R/genblk1.balance_acc[3]_i_56_n_0
    SLICE_X17Y30         LUT5 (Prop_lut5_I0_O)        0.045     0.843 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_23/O
                         net (fo=1, routed)           0.243     1.087    dispDriver/encode_R/mem/displayData0[23]
    SLICE_X23Y30         LUT6 (Prop_lut6_I2_O)        0.045     1.132 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_11/O
                         net (fo=1, routed)           0.168     1.300    dispDriver/encode_R/genblk1.balance_acc[3]_i_11_n_0
    SLICE_X22Y30         LUT6 (Prop_lut6_I1_O)        0.045     1.345 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.239     1.583    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I3_O)        0.045     1.628 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.319     1.947    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X19Y44         LUT5 (Prop_lut5_I0_O)        0.049     1.996 r  dispDriver/encode_R/genblk1.balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.996    dispDriver/encode_R/genblk1.balance_acc[2]_i_1__0_n_0
    SLICE_X19Y44         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.831     1.992    dispDriver/encode_R/pixclk
    SLICE_X19Y44         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[2]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_0_63_0_0__22/DP/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.018ns  (logic 0.701ns (34.746%)  route 1.317ns (65.254%))
  Logic Levels:           8  (LUT5=3 LUT6=4 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y30         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_0_63_0_0__22/DP/CLK
    SLICE_X16Y30         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386     0.386 f  mem/disMem/memory_reg_0_63_0_0__22/DP/O
                         net (fo=1, routed)           0.220     0.606    dispDriver/encode_R/genblk1.balance_acc[3]_i_56_0
    SLICE_X17Y30         LUT5 (Prop_lut5_I0_O)        0.045     0.651 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_127/O
                         net (fo=1, routed)           0.050     0.701    dispDriver/encode_R/genblk1.balance_acc[3]_i_127_n_0
    SLICE_X17Y30         LUT6 (Prop_lut6_I4_O)        0.045     0.746 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_56/O
                         net (fo=1, routed)           0.052     0.798    dispDriver/encode_R/genblk1.balance_acc[3]_i_56_n_0
    SLICE_X17Y30         LUT5 (Prop_lut5_I0_O)        0.045     0.843 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_23/O
                         net (fo=1, routed)           0.243     1.087    dispDriver/encode_R/mem/displayData0[23]
    SLICE_X23Y30         LUT6 (Prop_lut6_I2_O)        0.045     1.132 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_11/O
                         net (fo=1, routed)           0.168     1.300    dispDriver/encode_R/genblk1.balance_acc[3]_i_11_n_0
    SLICE_X22Y30         LUT6 (Prop_lut6_I1_O)        0.045     1.345 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.239     1.583    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I3_O)        0.045     1.628 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.344     1.973    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X19Y44         LUT5 (Prop_lut5_I4_O)        0.045     2.018 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.018    dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0_n_0
    SLICE_X19Y44         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.831     1.992    dispDriver/encode_R/pixclk
    SLICE_X19Y44         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_0_63_0_0__22/DP/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.021ns  (logic 0.704ns (34.843%)  route 1.317ns (65.157%))
  Logic Levels:           8  (LUT5=3 LUT6=4 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y30         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_0_63_0_0__22/DP/CLK
    SLICE_X16Y30         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386     0.386 f  mem/disMem/memory_reg_0_63_0_0__22/DP/O
                         net (fo=1, routed)           0.220     0.606    dispDriver/encode_R/genblk1.balance_acc[3]_i_56_0
    SLICE_X17Y30         LUT5 (Prop_lut5_I0_O)        0.045     0.651 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_127/O
                         net (fo=1, routed)           0.050     0.701    dispDriver/encode_R/genblk1.balance_acc[3]_i_127_n_0
    SLICE_X17Y30         LUT6 (Prop_lut6_I4_O)        0.045     0.746 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_56/O
                         net (fo=1, routed)           0.052     0.798    dispDriver/encode_R/genblk1.balance_acc[3]_i_56_n_0
    SLICE_X17Y30         LUT5 (Prop_lut5_I0_O)        0.045     0.843 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_23/O
                         net (fo=1, routed)           0.243     1.087    dispDriver/encode_R/mem/displayData0[23]
    SLICE_X23Y30         LUT6 (Prop_lut6_I2_O)        0.045     1.132 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_11/O
                         net (fo=1, routed)           0.168     1.300    dispDriver/encode_R/genblk1.balance_acc[3]_i_11_n_0
    SLICE_X22Y30         LUT6 (Prop_lut6_I1_O)        0.045     1.345 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.239     1.583    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I3_O)        0.045     1.628 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.344     1.973    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X19Y44         LUT5 (Prop_lut5_I0_O)        0.048     2.021 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000     2.021    dispDriver/encode_R/genblk1.balance_acc[3]_i_2_n_0
    SLICE_X19Y44         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.831     1.992    dispDriver/encode_R/pixclk
    SLICE_X19Y44         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[3]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_0_63_0_0__22/DP/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.030ns  (logic 0.701ns (34.524%)  route 1.330ns (65.476%))
  Logic Levels:           8  (LUT5=2 LUT6=5 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y30         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_0_63_0_0__22/DP/CLK
    SLICE_X16Y30         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386     0.386 f  mem/disMem/memory_reg_0_63_0_0__22/DP/O
                         net (fo=1, routed)           0.220     0.606    dispDriver/encode_R/genblk1.balance_acc[3]_i_56_0
    SLICE_X17Y30         LUT5 (Prop_lut5_I0_O)        0.045     0.651 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_127/O
                         net (fo=1, routed)           0.050     0.701    dispDriver/encode_R/genblk1.balance_acc[3]_i_127_n_0
    SLICE_X17Y30         LUT6 (Prop_lut6_I4_O)        0.045     0.746 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_56/O
                         net (fo=1, routed)           0.052     0.798    dispDriver/encode_R/genblk1.balance_acc[3]_i_56_n_0
    SLICE_X17Y30         LUT5 (Prop_lut5_I0_O)        0.045     0.843 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_23/O
                         net (fo=1, routed)           0.243     1.087    dispDriver/encode_R/mem/displayData0[23]
    SLICE_X23Y30         LUT6 (Prop_lut6_I2_O)        0.045     1.132 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_11/O
                         net (fo=1, routed)           0.168     1.300    dispDriver/encode_R/genblk1.balance_acc[3]_i_11_n_0
    SLICE_X22Y30         LUT6 (Prop_lut6_I1_O)        0.045     1.345 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.239     1.583    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I3_O)        0.045     1.628 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.357     1.985    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X17Y44         LUT6 (Prop_lut6_I4_O)        0.045     2.030 r  dispDriver/encode_R/genblk1.TMDS[4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.030    dispDriver/encode_R/TMDS0[4]
    SLICE_X17Y44         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.831     1.992    dispDriver/encode_R/pixclk
    SLICE_X17Y44         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_0_63_0_0__22/DP/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.032ns  (logic 0.701ns (34.493%)  route 1.331ns (65.507%))
  Logic Levels:           8  (LUT5=2 LUT6=5 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y30         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_0_63_0_0__22/DP/CLK
    SLICE_X16Y30         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386     0.386 r  mem/disMem/memory_reg_0_63_0_0__22/DP/O
                         net (fo=1, routed)           0.220     0.606    dispDriver/encode_R/genblk1.balance_acc[3]_i_56_0
    SLICE_X17Y30         LUT5 (Prop_lut5_I0_O)        0.045     0.651 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_127/O
                         net (fo=1, routed)           0.050     0.701    dispDriver/encode_R/genblk1.balance_acc[3]_i_127_n_0
    SLICE_X17Y30         LUT6 (Prop_lut6_I4_O)        0.045     0.746 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_56/O
                         net (fo=1, routed)           0.052     0.798    dispDriver/encode_R/genblk1.balance_acc[3]_i_56_n_0
    SLICE_X17Y30         LUT5 (Prop_lut5_I0_O)        0.045     0.843 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_23/O
                         net (fo=1, routed)           0.243     1.087    dispDriver/encode_R/mem/displayData0[23]
    SLICE_X23Y30         LUT6 (Prop_lut6_I2_O)        0.045     1.132 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_11/O
                         net (fo=1, routed)           0.168     1.300    dispDriver/encode_R/genblk1.balance_acc[3]_i_11_n_0
    SLICE_X22Y30         LUT6 (Prop_lut6_I1_O)        0.045     1.345 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.239     1.583    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I3_O)        0.045     1.628 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.359     1.987    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X18Y44         LUT6 (Prop_lut6_I4_O)        0.045     2.032 r  dispDriver/encode_R/genblk1.TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.000     2.032    dispDriver/encode_R/TMDS0[2]
    SLICE_X18Y44         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.831     1.992    dispDriver/encode_R/pixclk
    SLICE_X18Y44         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_0_63_0_0__22/DP/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.033ns  (logic 0.701ns (34.476%)  route 1.332ns (65.524%))
  Logic Levels:           8  (LUT5=2 LUT6=5 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y30         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_0_63_0_0__22/DP/CLK
    SLICE_X16Y30         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386     0.386 f  mem/disMem/memory_reg_0_63_0_0__22/DP/O
                         net (fo=1, routed)           0.220     0.606    dispDriver/encode_R/genblk1.balance_acc[3]_i_56_0
    SLICE_X17Y30         LUT5 (Prop_lut5_I0_O)        0.045     0.651 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_127/O
                         net (fo=1, routed)           0.050     0.701    dispDriver/encode_R/genblk1.balance_acc[3]_i_127_n_0
    SLICE_X17Y30         LUT6 (Prop_lut6_I4_O)        0.045     0.746 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_56/O
                         net (fo=1, routed)           0.052     0.798    dispDriver/encode_R/genblk1.balance_acc[3]_i_56_n_0
    SLICE_X17Y30         LUT5 (Prop_lut5_I0_O)        0.045     0.843 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_23/O
                         net (fo=1, routed)           0.243     1.087    dispDriver/encode_R/mem/displayData0[23]
    SLICE_X23Y30         LUT6 (Prop_lut6_I2_O)        0.045     1.132 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_11/O
                         net (fo=1, routed)           0.168     1.300    dispDriver/encode_R/genblk1.balance_acc[3]_i_11_n_0
    SLICE_X22Y30         LUT6 (Prop_lut6_I1_O)        0.045     1.345 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.239     1.583    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I3_O)        0.045     1.628 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.360     1.988    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X18Y44         LUT6 (Prop_lut6_I4_O)        0.045     2.033 r  dispDriver/encode_R/genblk1.TMDS[0]_i_1__1/O
                         net (fo=1, routed)           0.000     2.033    dispDriver/encode_R/TMDS0[0]
    SLICE_X18Y44         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.831     1.992    dispDriver/encode_R/pixclk
    SLICE_X18Y44         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_0_63_0_0__22/DP/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.038ns  (logic 0.701ns (34.403%)  route 1.337ns (65.597%))
  Logic Levels:           8  (LUT5=2 LUT6=5 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y30         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_0_63_0_0__22/DP/CLK
    SLICE_X16Y30         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386     0.386 r  mem/disMem/memory_reg_0_63_0_0__22/DP/O
                         net (fo=1, routed)           0.220     0.606    dispDriver/encode_R/genblk1.balance_acc[3]_i_56_0
    SLICE_X17Y30         LUT5 (Prop_lut5_I0_O)        0.045     0.651 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_127/O
                         net (fo=1, routed)           0.050     0.701    dispDriver/encode_R/genblk1.balance_acc[3]_i_127_n_0
    SLICE_X17Y30         LUT6 (Prop_lut6_I4_O)        0.045     0.746 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_56/O
                         net (fo=1, routed)           0.052     0.798    dispDriver/encode_R/genblk1.balance_acc[3]_i_56_n_0
    SLICE_X17Y30         LUT5 (Prop_lut5_I0_O)        0.045     0.843 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_23/O
                         net (fo=1, routed)           0.243     1.087    dispDriver/encode_R/mem/displayData0[23]
    SLICE_X23Y30         LUT6 (Prop_lut6_I2_O)        0.045     1.132 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_11/O
                         net (fo=1, routed)           0.168     1.300    dispDriver/encode_R/genblk1.balance_acc[3]_i_11_n_0
    SLICE_X22Y30         LUT6 (Prop_lut6_I1_O)        0.045     1.345 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.239     1.583    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I3_O)        0.045     1.628 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.364     1.993    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X17Y44         LUT6 (Prop_lut6_I4_O)        0.045     2.038 r  dispDriver/encode_R/genblk1.TMDS[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.038    dispDriver/encode_R/genblk1.TMDS[5]_i_1__0_n_0
    SLICE_X17Y44         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.831     1.992    dispDriver/encode_R/pixclk
    SLICE_X17Y44         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_0_63_0_0__22/DP/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.041ns  (logic 0.701ns (34.353%)  route 1.340ns (65.647%))
  Logic Levels:           8  (LUT5=2 LUT6=5 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y30         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_0_63_0_0__22/DP/CLK
    SLICE_X16Y30         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386     0.386 r  mem/disMem/memory_reg_0_63_0_0__22/DP/O
                         net (fo=1, routed)           0.220     0.606    dispDriver/encode_R/genblk1.balance_acc[3]_i_56_0
    SLICE_X17Y30         LUT5 (Prop_lut5_I0_O)        0.045     0.651 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_127/O
                         net (fo=1, routed)           0.050     0.701    dispDriver/encode_R/genblk1.balance_acc[3]_i_127_n_0
    SLICE_X17Y30         LUT6 (Prop_lut6_I4_O)        0.045     0.746 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_56/O
                         net (fo=1, routed)           0.052     0.798    dispDriver/encode_R/genblk1.balance_acc[3]_i_56_n_0
    SLICE_X17Y30         LUT5 (Prop_lut5_I0_O)        0.045     0.843 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_23/O
                         net (fo=1, routed)           0.243     1.087    dispDriver/encode_R/mem/displayData0[23]
    SLICE_X23Y30         LUT6 (Prop_lut6_I2_O)        0.045     1.132 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_11/O
                         net (fo=1, routed)           0.168     1.300    dispDriver/encode_R/genblk1.balance_acc[3]_i_11_n_0
    SLICE_X22Y30         LUT6 (Prop_lut6_I1_O)        0.045     1.345 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.239     1.583    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I3_O)        0.045     1.628 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.367     1.996    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X17Y44         LUT6 (Prop_lut6_I0_O)        0.045     2.041 r  dispDriver/encode_R/genblk1.TMDS[9]_i_1__0/O
                         net (fo=1, routed)           0.000     2.041    dispDriver/encode_R/TMDS0[9]
    SLICE_X17Y44         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.831     1.992    dispDriver/encode_R/pixclk
    SLICE_X17Y44         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[9]/C





