Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Apr  7 15:45:58 2024
| Host         : DESKTOP-NM8ULCN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rtc_timing_summary_routed.rpt -pb rtc_timing_summary_routed.pb -rpx rtc_timing_summary_routed.rpx -warn_on_violation
| Design       : rtc
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 19 register/latch pins with no clock driven by root clock pin: rst_i (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[0]_C/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[0]_LDC/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[0]_P/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[10]_C/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[10]_LDC/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[10]_P/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[11]_C/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[11]_LDC/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[11]_P/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[12]_C/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[12]_LDC/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[12]_P/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[13]_C/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[13]_LDC/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[13]_P/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[14]_C/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[14]_LDC/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[14]_P/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[15]_C/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[15]_LDC/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[15]_P/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[16]_C/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[16]_LDC/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[16]_P/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[17]_C/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[17]_LDC/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[17]_P/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[18]_C/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[18]_LDC/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[18]_P/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[1]_C/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[1]_LDC/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[1]_P/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[2]_C/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[2]_LDC/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[2]_P/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[3]_C/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[3]_LDC/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[3]_P/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[4]_C/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[4]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[4]_P/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[5]_C/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[5]_LDC/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[5]_P/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[6]_C/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[6]_LDC/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[6]_P/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[7]_C/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[7]_LDC/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[7]_P/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[8]_C/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[8]_LDC/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[8]_P/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[9]_C/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[9]_LDC/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: clock/seconds_reg[9]_P/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: d1/seg_digit_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: db_hr/sw_o_reg/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: db_min/sw_o_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: pres/pres_o_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pres_1ms/pres_o_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 151 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.035        0.000                      0                  324        0.157        0.000                      0                  324        4.500        0.000                       0                   139  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.035        0.000                      0                  324        0.157        0.000                      0                  324        4.500        0.000                       0                   139  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.035ns  (required time - arrival time)
  Source:                 pres/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pres/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.457ns  (logic 1.816ns (33.277%)  route 3.641ns (66.723%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.710     5.313    pres/clk_i_IBUF_BUFG
    SLICE_X7Y71          FDRE                                         r  pres/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDRE (Prop_fdre_C_Q)         0.456     5.769 r  pres/counter_reg[5]/Q
                         net (fo=3, routed)           1.065     6.834    pres/counter_reg_n_0_[5]
    SLICE_X2Y74          LUT3 (Prop_lut3_I1_O)        0.124     6.958 r  pres/counter1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.958    pres/counter1_carry_i_8_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.471 r  pres/counter1_carry/CO[3]
                         net (fo=1, routed)           0.009     7.480    pres/counter1_carry_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.597 r  pres/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.597    pres/counter1_carry__0_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.714 r  pres/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.714    pres/counter1_carry__1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.871 f  pres/counter1_carry__2/CO[1]
                         net (fo=33, routed)          1.580     9.451    pres/counter1
    SLICE_X6Y71          LUT1 (Prop_lut1_I0_O)        0.332     9.783 r  pres/counter[31]_i_1/O
                         net (fo=31, routed)          0.987    10.770    pres/counter[31]_i_1_n_0
    SLICE_X7Y76          FDRE                                         r  pres/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.588    15.011    pres/clk_i_IBUF_BUFG
    SLICE_X7Y76          FDRE                                         r  pres/counter_reg[25]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X7Y76          FDRE (Setup_fdre_C_R)       -0.429    14.805    pres/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -10.770    
  -------------------------------------------------------------------
                         slack                                  4.035    

Slack (MET) :             4.035ns  (required time - arrival time)
  Source:                 pres/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pres/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.457ns  (logic 1.816ns (33.277%)  route 3.641ns (66.723%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.710     5.313    pres/clk_i_IBUF_BUFG
    SLICE_X7Y71          FDRE                                         r  pres/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDRE (Prop_fdre_C_Q)         0.456     5.769 r  pres/counter_reg[5]/Q
                         net (fo=3, routed)           1.065     6.834    pres/counter_reg_n_0_[5]
    SLICE_X2Y74          LUT3 (Prop_lut3_I1_O)        0.124     6.958 r  pres/counter1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.958    pres/counter1_carry_i_8_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.471 r  pres/counter1_carry/CO[3]
                         net (fo=1, routed)           0.009     7.480    pres/counter1_carry_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.597 r  pres/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.597    pres/counter1_carry__0_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.714 r  pres/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.714    pres/counter1_carry__1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.871 f  pres/counter1_carry__2/CO[1]
                         net (fo=33, routed)          1.580     9.451    pres/counter1
    SLICE_X6Y71          LUT1 (Prop_lut1_I0_O)        0.332     9.783 r  pres/counter[31]_i_1/O
                         net (fo=31, routed)          0.987    10.770    pres/counter[31]_i_1_n_0
    SLICE_X7Y76          FDRE                                         r  pres/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.588    15.011    pres/clk_i_IBUF_BUFG
    SLICE_X7Y76          FDRE                                         r  pres/counter_reg[26]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X7Y76          FDRE (Setup_fdre_C_R)       -0.429    14.805    pres/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -10.770    
  -------------------------------------------------------------------
                         slack                                  4.035    

Slack (MET) :             4.035ns  (required time - arrival time)
  Source:                 pres/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pres/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.457ns  (logic 1.816ns (33.277%)  route 3.641ns (66.723%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.710     5.313    pres/clk_i_IBUF_BUFG
    SLICE_X7Y71          FDRE                                         r  pres/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDRE (Prop_fdre_C_Q)         0.456     5.769 r  pres/counter_reg[5]/Q
                         net (fo=3, routed)           1.065     6.834    pres/counter_reg_n_0_[5]
    SLICE_X2Y74          LUT3 (Prop_lut3_I1_O)        0.124     6.958 r  pres/counter1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.958    pres/counter1_carry_i_8_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.471 r  pres/counter1_carry/CO[3]
                         net (fo=1, routed)           0.009     7.480    pres/counter1_carry_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.597 r  pres/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.597    pres/counter1_carry__0_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.714 r  pres/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.714    pres/counter1_carry__1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.871 f  pres/counter1_carry__2/CO[1]
                         net (fo=33, routed)          1.580     9.451    pres/counter1
    SLICE_X6Y71          LUT1 (Prop_lut1_I0_O)        0.332     9.783 r  pres/counter[31]_i_1/O
                         net (fo=31, routed)          0.987    10.770    pres/counter[31]_i_1_n_0
    SLICE_X7Y76          FDRE                                         r  pres/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.588    15.011    pres/clk_i_IBUF_BUFG
    SLICE_X7Y76          FDRE                                         r  pres/counter_reg[27]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X7Y76          FDRE (Setup_fdre_C_R)       -0.429    14.805    pres/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -10.770    
  -------------------------------------------------------------------
                         slack                                  4.035    

Slack (MET) :             4.035ns  (required time - arrival time)
  Source:                 pres/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pres/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.457ns  (logic 1.816ns (33.277%)  route 3.641ns (66.723%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.710     5.313    pres/clk_i_IBUF_BUFG
    SLICE_X7Y71          FDRE                                         r  pres/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDRE (Prop_fdre_C_Q)         0.456     5.769 r  pres/counter_reg[5]/Q
                         net (fo=3, routed)           1.065     6.834    pres/counter_reg_n_0_[5]
    SLICE_X2Y74          LUT3 (Prop_lut3_I1_O)        0.124     6.958 r  pres/counter1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.958    pres/counter1_carry_i_8_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.471 r  pres/counter1_carry/CO[3]
                         net (fo=1, routed)           0.009     7.480    pres/counter1_carry_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.597 r  pres/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.597    pres/counter1_carry__0_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.714 r  pres/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.714    pres/counter1_carry__1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.871 f  pres/counter1_carry__2/CO[1]
                         net (fo=33, routed)          1.580     9.451    pres/counter1
    SLICE_X6Y71          LUT1 (Prop_lut1_I0_O)        0.332     9.783 r  pres/counter[31]_i_1/O
                         net (fo=31, routed)          0.987    10.770    pres/counter[31]_i_1_n_0
    SLICE_X7Y76          FDRE                                         r  pres/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.588    15.011    pres/clk_i_IBUF_BUFG
    SLICE_X7Y76          FDRE                                         r  pres/counter_reg[28]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X7Y76          FDRE (Setup_fdre_C_R)       -0.429    14.805    pres/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -10.770    
  -------------------------------------------------------------------
                         slack                                  4.035    

Slack (MET) :             4.172ns  (required time - arrival time)
  Source:                 pres/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pres/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.319ns  (logic 1.816ns (34.143%)  route 3.503ns (65.857%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.710     5.313    pres/clk_i_IBUF_BUFG
    SLICE_X7Y71          FDRE                                         r  pres/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDRE (Prop_fdre_C_Q)         0.456     5.769 r  pres/counter_reg[5]/Q
                         net (fo=3, routed)           1.065     6.834    pres/counter_reg_n_0_[5]
    SLICE_X2Y74          LUT3 (Prop_lut3_I1_O)        0.124     6.958 r  pres/counter1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.958    pres/counter1_carry_i_8_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.471 r  pres/counter1_carry/CO[3]
                         net (fo=1, routed)           0.009     7.480    pres/counter1_carry_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.597 r  pres/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.597    pres/counter1_carry__0_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.714 r  pres/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.714    pres/counter1_carry__1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.871 f  pres/counter1_carry__2/CO[1]
                         net (fo=33, routed)          1.580     9.451    pres/counter1
    SLICE_X6Y71          LUT1 (Prop_lut1_I0_O)        0.332     9.783 r  pres/counter[31]_i_1/O
                         net (fo=31, routed)          0.848    10.631    pres/counter[31]_i_1_n_0
    SLICE_X7Y75          FDRE                                         r  pres/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.586    15.009    pres/clk_i_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  pres/counter_reg[21]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X7Y75          FDRE (Setup_fdre_C_R)       -0.429    14.803    pres/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                         -10.631    
  -------------------------------------------------------------------
                         slack                                  4.172    

Slack (MET) :             4.172ns  (required time - arrival time)
  Source:                 pres/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pres/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.319ns  (logic 1.816ns (34.143%)  route 3.503ns (65.857%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.710     5.313    pres/clk_i_IBUF_BUFG
    SLICE_X7Y71          FDRE                                         r  pres/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDRE (Prop_fdre_C_Q)         0.456     5.769 r  pres/counter_reg[5]/Q
                         net (fo=3, routed)           1.065     6.834    pres/counter_reg_n_0_[5]
    SLICE_X2Y74          LUT3 (Prop_lut3_I1_O)        0.124     6.958 r  pres/counter1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.958    pres/counter1_carry_i_8_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.471 r  pres/counter1_carry/CO[3]
                         net (fo=1, routed)           0.009     7.480    pres/counter1_carry_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.597 r  pres/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.597    pres/counter1_carry__0_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.714 r  pres/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.714    pres/counter1_carry__1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.871 f  pres/counter1_carry__2/CO[1]
                         net (fo=33, routed)          1.580     9.451    pres/counter1
    SLICE_X6Y71          LUT1 (Prop_lut1_I0_O)        0.332     9.783 r  pres/counter[31]_i_1/O
                         net (fo=31, routed)          0.848    10.631    pres/counter[31]_i_1_n_0
    SLICE_X7Y75          FDRE                                         r  pres/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.586    15.009    pres/clk_i_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  pres/counter_reg[22]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X7Y75          FDRE (Setup_fdre_C_R)       -0.429    14.803    pres/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                         -10.631    
  -------------------------------------------------------------------
                         slack                                  4.172    

Slack (MET) :             4.172ns  (required time - arrival time)
  Source:                 pres/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pres/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.319ns  (logic 1.816ns (34.143%)  route 3.503ns (65.857%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.710     5.313    pres/clk_i_IBUF_BUFG
    SLICE_X7Y71          FDRE                                         r  pres/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDRE (Prop_fdre_C_Q)         0.456     5.769 r  pres/counter_reg[5]/Q
                         net (fo=3, routed)           1.065     6.834    pres/counter_reg_n_0_[5]
    SLICE_X2Y74          LUT3 (Prop_lut3_I1_O)        0.124     6.958 r  pres/counter1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.958    pres/counter1_carry_i_8_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.471 r  pres/counter1_carry/CO[3]
                         net (fo=1, routed)           0.009     7.480    pres/counter1_carry_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.597 r  pres/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.597    pres/counter1_carry__0_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.714 r  pres/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.714    pres/counter1_carry__1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.871 f  pres/counter1_carry__2/CO[1]
                         net (fo=33, routed)          1.580     9.451    pres/counter1
    SLICE_X6Y71          LUT1 (Prop_lut1_I0_O)        0.332     9.783 r  pres/counter[31]_i_1/O
                         net (fo=31, routed)          0.848    10.631    pres/counter[31]_i_1_n_0
    SLICE_X7Y75          FDRE                                         r  pres/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.586    15.009    pres/clk_i_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  pres/counter_reg[23]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X7Y75          FDRE (Setup_fdre_C_R)       -0.429    14.803    pres/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                         -10.631    
  -------------------------------------------------------------------
                         slack                                  4.172    

Slack (MET) :             4.172ns  (required time - arrival time)
  Source:                 pres/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pres/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.319ns  (logic 1.816ns (34.143%)  route 3.503ns (65.857%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.710     5.313    pres/clk_i_IBUF_BUFG
    SLICE_X7Y71          FDRE                                         r  pres/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDRE (Prop_fdre_C_Q)         0.456     5.769 r  pres/counter_reg[5]/Q
                         net (fo=3, routed)           1.065     6.834    pres/counter_reg_n_0_[5]
    SLICE_X2Y74          LUT3 (Prop_lut3_I1_O)        0.124     6.958 r  pres/counter1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.958    pres/counter1_carry_i_8_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.471 r  pres/counter1_carry/CO[3]
                         net (fo=1, routed)           0.009     7.480    pres/counter1_carry_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.597 r  pres/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.597    pres/counter1_carry__0_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.714 r  pres/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.714    pres/counter1_carry__1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.871 f  pres/counter1_carry__2/CO[1]
                         net (fo=33, routed)          1.580     9.451    pres/counter1
    SLICE_X6Y71          LUT1 (Prop_lut1_I0_O)        0.332     9.783 r  pres/counter[31]_i_1/O
                         net (fo=31, routed)          0.848    10.631    pres/counter[31]_i_1_n_0
    SLICE_X7Y75          FDRE                                         r  pres/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.586    15.009    pres/clk_i_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  pres/counter_reg[24]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X7Y75          FDRE (Setup_fdre_C_R)       -0.429    14.803    pres/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                         -10.631    
  -------------------------------------------------------------------
                         slack                                  4.172    

Slack (MET) :             4.347ns  (required time - arrival time)
  Source:                 pres/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pres/pres_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 2.708ns (50.388%)  route 2.666ns (49.612%))
  Logic Levels:           10  (CARRY4=8 LUT3=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.710     5.313    pres/clk_i_IBUF_BUFG
    SLICE_X7Y71          FDRE                                         r  pres/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDRE (Prop_fdre_C_Q)         0.456     5.769 r  pres/counter_reg[5]/Q
                         net (fo=3, routed)           1.065     6.834    pres/counter_reg_n_0_[5]
    SLICE_X2Y74          LUT3 (Prop_lut3_I1_O)        0.124     6.958 r  pres/counter1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.958    pres/counter1_carry_i_8_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.471 r  pres/counter1_carry/CO[3]
                         net (fo=1, routed)           0.009     7.480    pres/counter1_carry_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.597 r  pres/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.597    pres/counter1_carry__0_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.714 r  pres/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.714    pres/counter1_carry__1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.871 f  pres/counter1_carry__2/CO[1]
                         net (fo=33, routed)          1.583     9.454    pres/counter1
    SLICE_X4Y72          LUT3 (Prop_lut3_I2_O)        0.332     9.786 r  pres/pres_o0_carry_i_7/O
                         net (fo=1, routed)           0.000     9.786    pres/pres_o0_carry_i_7_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.336 r  pres/pres_o0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.336    pres/pres_o0_carry_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.450 r  pres/pres_o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.450    pres/pres_o0_carry__0_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.564 r  pres/pres_o0_carry__1/CO[3]
                         net (fo=1, routed)           0.009    10.573    pres/pres_o0_carry__1_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.687 r  pres/pres_o0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.687    pres/pres_o0_carry__2_n_0
    SLICE_X4Y75          FDRE                                         r  pres/pres_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.586    15.009    pres/clk_i_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  pres/pres_o_reg/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X4Y75          FDRE (Setup_fdre_C_D)       -0.198    15.034    pres/pres_o_reg
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -10.687    
  -------------------------------------------------------------------
                         slack                                  4.347    

Slack (MET) :             4.365ns  (required time - arrival time)
  Source:                 pres/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pres/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.142ns  (logic 1.816ns (35.315%)  route 3.326ns (64.685%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.710     5.313    pres/clk_i_IBUF_BUFG
    SLICE_X7Y71          FDRE                                         r  pres/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDRE (Prop_fdre_C_Q)         0.456     5.769 r  pres/counter_reg[5]/Q
                         net (fo=3, routed)           1.065     6.834    pres/counter_reg_n_0_[5]
    SLICE_X2Y74          LUT3 (Prop_lut3_I1_O)        0.124     6.958 r  pres/counter1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.958    pres/counter1_carry_i_8_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.471 r  pres/counter1_carry/CO[3]
                         net (fo=1, routed)           0.009     7.480    pres/counter1_carry_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.597 r  pres/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.597    pres/counter1_carry__0_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.714 r  pres/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.714    pres/counter1_carry__1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.871 f  pres/counter1_carry__2/CO[1]
                         net (fo=33, routed)          1.580     9.451    pres/counter1
    SLICE_X6Y71          LUT1 (Prop_lut1_I0_O)        0.332     9.783 r  pres/counter[31]_i_1/O
                         net (fo=31, routed)          0.672    10.455    pres/counter[31]_i_1_n_0
    SLICE_X7Y74          FDRE                                         r  pres/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.586    15.009    pres/clk_i_IBUF_BUFG
    SLICE_X7Y74          FDRE                                         r  pres/counter_reg[17]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X7Y74          FDRE (Setup_fdre_C_R)       -0.429    14.820    pres/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -10.455    
  -------------------------------------------------------------------
                         slack                                  4.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 db_min/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_min/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.727%)  route 0.133ns (25.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.567     1.486    db_min/clk_i_IBUF_BUFG
    SLICE_X48Y98         FDRE                                         r  db_min/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  db_min/counter_reg[23]/Q
                         net (fo=2, routed)           0.133     1.760    db_min/counter_reg_n_0_[23]
    SLICE_X48Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.920 r  db_min/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.920    db_min/counter0_carry__4_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.959 r  db_min/counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.960    db_min/counter0_carry__5_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.014 r  db_min/counter0_carry__6/O[0]
                         net (fo=1, routed)           0.000     2.014    db_min/counter0_carry__6_n_7
    SLICE_X48Y100        FDRE                                         r  db_min/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.832     1.997    db_min/clk_i_IBUF_BUFG
    SLICE_X48Y100        FDRE                                         r  db_min/counter_reg[29]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    db_min/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 db_min/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_min/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.405ns (75.243%)  route 0.133ns (24.757%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.567     1.486    db_min/clk_i_IBUF_BUFG
    SLICE_X48Y98         FDRE                                         r  db_min/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  db_min/counter_reg[23]/Q
                         net (fo=2, routed)           0.133     1.760    db_min/counter_reg_n_0_[23]
    SLICE_X48Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.920 r  db_min/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.920    db_min/counter0_carry__4_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.959 r  db_min/counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.960    db_min/counter0_carry__5_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.025 r  db_min/counter0_carry__6/O[2]
                         net (fo=1, routed)           0.000     2.025    db_min/counter0_carry__6_n_5
    SLICE_X48Y100        FDRE                                         r  db_min/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.832     1.997    db_min/clk_i_IBUF_BUFG
    SLICE_X48Y100        FDRE                                         r  db_min/counter_reg[31]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    db_min/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 db_min/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_min/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.231ns (41.550%)  route 0.325ns (58.450%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.561     1.480    db_min/clk_i_IBUF_BUFG
    SLICE_X48Y100        FDRE                                         r  db_min/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.141     1.621 f  db_min/counter_reg[31]/Q
                         net (fo=2, routed)           0.179     1.801    db_min/counter_reg_n_0_[31]
    SLICE_X49Y97         LUT6 (Prop_lut6_I4_O)        0.045     1.846 f  db_min/FSM_onehot_state[2]_i_2__0/O
                         net (fo=5, routed)           0.146     1.991    db_min/FSM_onehot_state[2]_i_2__0_n_0
    SLICE_X47Y96         LUT6 (Prop_lut6_I2_O)        0.045     2.036 r  db_min/FSM_onehot_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.036    db_min/FSM_onehot_state[2]_i_1__0_n_0
    SLICE_X47Y96         FDRE                                         r  db_min/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.837     2.002    db_min/clk_i_IBUF_BUFG
    SLICE_X47Y96         FDRE                                         r  db_min/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X47Y96         FDRE (Hold_fdre_C_D)         0.092     1.848    db_min/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 db_min/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_min/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.231ns (41.550%)  route 0.325ns (58.450%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.561     1.480    db_min/clk_i_IBUF_BUFG
    SLICE_X48Y100        FDRE                                         r  db_min/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  db_min/counter_reg[31]/Q
                         net (fo=2, routed)           0.179     1.801    db_min/counter_reg_n_0_[31]
    SLICE_X49Y97         LUT6 (Prop_lut6_I4_O)        0.045     1.846 r  db_min/FSM_onehot_state[2]_i_2__0/O
                         net (fo=5, routed)           0.146     1.991    db_min/FSM_onehot_state[2]_i_2__0_n_0
    SLICE_X47Y96         LUT3 (Prop_lut3_I0_O)        0.045     2.036 r  db_min/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.036    db_min/counter[0]_i_1_n_0
    SLICE_X47Y96         FDRE                                         r  db_min/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.837     2.002    db_min/clk_i_IBUF_BUFG
    SLICE_X47Y96         FDRE                                         r  db_min/counter_reg[0]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X47Y96         FDRE (Hold_fdre_C_D)         0.092     1.848    db_min/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 db_min/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_min/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.430ns (76.342%)  route 0.133ns (23.658%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.567     1.486    db_min/clk_i_IBUF_BUFG
    SLICE_X48Y98         FDRE                                         r  db_min/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  db_min/counter_reg[23]/Q
                         net (fo=2, routed)           0.133     1.760    db_min/counter_reg_n_0_[23]
    SLICE_X48Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.920 r  db_min/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.920    db_min/counter0_carry__4_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.959 r  db_min/counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.960    db_min/counter0_carry__5_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.050 r  db_min/counter0_carry__6/O[1]
                         net (fo=1, routed)           0.000     2.050    db_min/counter0_carry__6_n_6
    SLICE_X48Y100        FDRE                                         r  db_min/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.832     1.997    db_min/clk_i_IBUF_BUFG
    SLICE_X48Y100        FDRE                                         r  db_min/counter_reg[30]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    db_min/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 db_min/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_min/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.231ns (40.785%)  route 0.335ns (59.215%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.561     1.480    db_min/clk_i_IBUF_BUFG
    SLICE_X48Y100        FDRE                                         r  db_min/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  db_min/counter_reg[31]/Q
                         net (fo=2, routed)           0.179     1.801    db_min/counter_reg_n_0_[31]
    SLICE_X49Y97         LUT6 (Prop_lut6_I4_O)        0.045     1.846 r  db_min/FSM_onehot_state[2]_i_2__0/O
                         net (fo=5, routed)           0.156     2.002    db_min/FSM_onehot_state[2]_i_2__0_n_0
    SLICE_X47Y96         LUT6 (Prop_lut6_I2_O)        0.045     2.047 r  db_min/FSM_onehot_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.047    db_min/FSM_onehot_state[1]_i_1__0_n_0
    SLICE_X47Y96         FDRE                                         r  db_min/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.837     2.002    db_min/clk_i_IBUF_BUFG
    SLICE_X47Y96         FDRE                                         r  db_min/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X47Y96         FDRE (Hold_fdre_C_D)         0.092     1.848    db_min/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 db_hr/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_hr/sw_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.195%)  route 0.164ns (46.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.594     1.513    db_hr/clk_i_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  db_hr/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  db_hr/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.164     1.818    db_hr/FSM_onehot_state_reg_n_0_[2]
    SLICE_X0Y73          LUT3 (Prop_lut3_I1_O)        0.045     1.863 r  db_hr/sw_o_i_1/O
                         net (fo=1, routed)           0.000     1.863    db_hr/sw_o_i_1_n_0
    SLICE_X0Y73          FDRE                                         r  db_hr/sw_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.862     2.027    db_hr/clk_i_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  db_hr/sw_o_reg/C
                         clock pessimism             -0.502     1.524    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.091     1.615    db_hr/sw_o_reg
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 db_hr/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_hr/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.596%)  route 0.155ns (45.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.594     1.513    db_hr/clk_i_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  db_hr/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  db_hr/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.155     1.809    db_hr/FSM_onehot_state_reg_n_0_[2]
    SLICE_X0Y72          LUT6 (Prop_lut6_I3_O)        0.045     1.854 r  db_hr/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.854    db_hr/FSM_onehot_state[2]_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  db_hr/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.864     2.029    db_hr/clk_i_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  db_hr/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.092     1.605    db_hr/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 db_hr/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_hr/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.436%)  route 0.156ns (45.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.594     1.513    db_hr/clk_i_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  db_hr/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  db_hr/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.156     1.810    db_hr/FSM_onehot_state_reg_n_0_[2]
    SLICE_X0Y72          LUT6 (Prop_lut6_I3_O)        0.045     1.855 r  db_hr/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.855    db_hr/FSM_onehot_state[1]_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  db_hr/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.864     2.029    db_hr/clk_i_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  db_hr/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.091     1.604    db_hr/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 db_min/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_min/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.231ns (37.355%)  route 0.387ns (62.645%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.561     1.480    db_min/clk_i_IBUF_BUFG
    SLICE_X48Y100        FDRE                                         r  db_min/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  db_min/counter_reg[31]/Q
                         net (fo=2, routed)           0.179     1.801    db_min/counter_reg_n_0_[31]
    SLICE_X49Y97         LUT6 (Prop_lut6_I4_O)        0.045     1.846 r  db_min/FSM_onehot_state[2]_i_2__0/O
                         net (fo=5, routed)           0.208     2.054    db_min/FSM_onehot_state[2]_i_2__0_n_0
    SLICE_X47Y96         LUT6 (Prop_lut6_I2_O)        0.045     2.099 r  db_min/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.099    db_min/FSM_onehot_state[0]_i_1__0_n_0
    SLICE_X47Y96         FDRE                                         r  db_min/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.837     2.002    db_min/clk_i_IBUF_BUFG
    SLICE_X47Y96         FDRE                                         r  db_min/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X47Y96         FDRE (Hold_fdre_C_D)         0.091     1.847    db_min/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y72     db_hr/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y96    db_min/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y95    db_min/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y95    db_min/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y95    db_min/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y96    db_min/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y96    db_min/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y96    db_min/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y96    db_min/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y73     pres/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y73     pres/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y73     pres/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y73     pres/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y76     pres/counter_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y76     pres/counter_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y76     pres/counter_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y76     pres/counter_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y72     db_hr/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     pres_1ms/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y72     db_hr/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y96    db_min/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y96    db_min/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y95    db_min/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y95    db_min/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y95    db_min/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y95    db_min/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y95    db_min/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y95    db_min/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y96    db_min/counter_reg[13]/C



