Classic Timing Analyzer report for LC3
Fri May 29 11:31:32 2009
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CLK'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                       ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------+------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                            ; To                                                         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------+------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.797 ns                         ; RESET                                           ; Instruction_Fetch:instruction_fetch_inst|PC[15]            ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 33.999 ns                        ; Instruction_Fetch:instruction_fetch_inst|IR[15] ; NPZ[2]                                                     ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -5.173 ns                        ; RESET                                           ; Instruction_Fetch:instruction_fetch_inst|PC[15]            ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; 39.28 MHz ( period = 25.461 ns ) ; Instruction_Fetch:instruction_fetch_inst|IR[15] ; Registers:registers_inst|register_file:regfile|RS2_DATA[7] ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                 ;                                                            ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------+------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C6Q240C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                           ; To                                                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 39.28 MHz ( period = 25.461 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[7]  ; CLK        ; CLK      ; None                        ; None                      ; 24.737 ns               ;
; N/A                                     ; 39.76 MHz ( period = 25.152 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[7]   ; CLK        ; CLK      ; None                        ; None                      ; 24.428 ns               ;
; N/A                                     ; 39.76 MHz ( period = 25.150 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[7]  ; CLK        ; CLK      ; None                        ; None                      ; 24.426 ns               ;
; N/A                                     ; 40.35 MHz ( period = 24.786 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[7]  ; CLK        ; CLK      ; None                        ; None                      ; 24.062 ns               ;
; N/A                                     ; 40.38 MHz ( period = 24.764 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 24.040 ns               ;
; N/A                                     ; 40.47 MHz ( period = 24.708 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[7]  ; CLK        ; CLK      ; None                        ; None                      ; 23.984 ns               ;
; N/A                                     ; 40.65 MHz ( period = 24.600 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Registers:registers_inst|register_file:regfile|RS2_DATA[7]  ; CLK        ; CLK      ; None                        ; None                      ; 23.909 ns               ;
; N/A                                     ; 40.71 MHz ( period = 24.562 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[7]  ; CLK        ; CLK      ; None                        ; None                      ; 23.838 ns               ;
; N/A                                     ; 40.85 MHz ( period = 24.477 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[7]   ; CLK        ; CLK      ; None                        ; None                      ; 23.753 ns               ;
; N/A                                     ; 40.86 MHz ( period = 24.475 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[7]  ; CLK        ; CLK      ; None                        ; None                      ; 23.751 ns               ;
; N/A                                     ; 40.99 MHz ( period = 24.399 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[7]   ; CLK        ; CLK      ; None                        ; None                      ; 23.675 ns               ;
; N/A                                     ; 40.99 MHz ( period = 24.397 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[7]  ; CLK        ; CLK      ; None                        ; None                      ; 23.673 ns               ;
; N/A                                     ; 40.99 MHz ( period = 24.394 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 23.670 ns               ;
; N/A                                     ; 41.04 MHz ( period = 24.364 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Registers:registers_inst|register_file:regfile|RS2_DATA[7]  ; CLK        ; CLK      ; None                        ; None                      ; 24.063 ns               ;
; N/A                                     ; 41.17 MHz ( period = 24.291 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Registers:registers_inst|register_file:regfile|RD_DATA[7]   ; CLK        ; CLK      ; None                        ; None                      ; 23.600 ns               ;
; N/A                                     ; 41.17 MHz ( period = 24.289 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Registers:registers_inst|register_file:regfile|RS1_DATA[7]  ; CLK        ; CLK      ; None                        ; None                      ; 23.598 ns               ;
; N/A                                     ; 41.21 MHz ( period = 24.266 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Registers:registers_inst|register_file:regfile|RS2_DATA[7]  ; CLK        ; CLK      ; None                        ; None                      ; 23.965 ns               ;
; N/A                                     ; 41.23 MHz ( period = 24.253 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[7]   ; CLK        ; CLK      ; None                        ; None                      ; 23.529 ns               ;
; N/A                                     ; 41.24 MHz ( period = 24.251 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[7]  ; CLK        ; CLK      ; None                        ; None                      ; 23.527 ns               ;
; N/A                                     ; 41.28 MHz ( period = 24.224 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[12]  ; CLK        ; CLK      ; None                        ; None                      ; 23.540 ns               ;
; N/A                                     ; 41.48 MHz ( period = 24.108 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[15]  ; CLK        ; CLK      ; None                        ; None                      ; 23.384 ns               ;
; N/A                                     ; 41.51 MHz ( period = 24.089 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 23.365 ns               ;
; N/A                                     ; 41.57 MHz ( period = 24.055 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Registers:registers_inst|register_file:regfile|RD_DATA[7]   ; CLK        ; CLK      ; None                        ; None                      ; 23.754 ns               ;
; N/A                                     ; 41.57 MHz ( period = 24.053 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Registers:registers_inst|register_file:regfile|RS1_DATA[7]  ; CLK        ; CLK      ; None                        ; None                      ; 23.752 ns               ;
; N/A                                     ; 41.60 MHz ( period = 24.037 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 23.320 ns               ;
; N/A                                     ; 41.65 MHz ( period = 24.011 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 23.287 ns               ;
; N/A                                     ; 41.66 MHz ( period = 24.005 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[13] ; CLK        ; CLK      ; None                        ; None                      ; 23.341 ns               ;
; N/A                                     ; 41.74 MHz ( period = 23.957 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Registers:registers_inst|register_file:regfile|RD_DATA[7]   ; CLK        ; CLK      ; None                        ; None                      ; 23.656 ns               ;
; N/A                                     ; 41.74 MHz ( period = 23.955 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Registers:registers_inst|register_file:regfile|RS1_DATA[7]  ; CLK        ; CLK      ; None                        ; None                      ; 23.654 ns               ;
; N/A                                     ; 41.78 MHz ( period = 23.933 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[11] ; CLK        ; CLK      ; None                        ; None                      ; 23.216 ns               ;
; N/A                                     ; 41.82 MHz ( period = 23.911 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[13] ; CLK        ; CLK      ; None                        ; None                      ; 23.247 ns               ;
; N/A                                     ; 41.84 MHz ( period = 23.903 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Registers:registers_inst|register_file:regfile|RS2_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 23.212 ns               ;
; N/A                                     ; 41.87 MHz ( period = 23.884 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 23.200 ns               ;
; N/A                                     ; 41.90 MHz ( period = 23.865 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 23.141 ns               ;
; N/A                                     ; 42.02 MHz ( period = 23.799 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 23.082 ns               ;
; N/A                                     ; 42.03 MHz ( period = 23.793 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[14]  ; CLK        ; CLK      ; None                        ; None                      ; 23.076 ns               ;
; N/A                                     ; 42.16 MHz ( period = 23.719 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 22.995 ns               ;
; N/A                                     ; 42.18 MHz ( period = 23.706 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 23.022 ns               ;
; N/A                                     ; 42.19 MHz ( period = 23.701 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[11]  ; CLK        ; CLK      ; None                        ; None                      ; 22.984 ns               ;
; N/A                                     ; 42.25 MHz ( period = 23.667 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Registers:registers_inst|register_file:regfile|RS2_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 23.366 ns               ;
; N/A                                     ; 42.30 MHz ( period = 23.641 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 22.917 ns               ;
; N/A                                     ; 42.43 MHz ( period = 23.569 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Registers:registers_inst|register_file:regfile|RS2_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 23.268 ns               ;
; N/A                                     ; 42.46 MHz ( period = 23.549 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[12]  ; CLK        ; CLK      ; None                        ; None                      ; 22.865 ns               ;
; N/A                                     ; 42.49 MHz ( period = 23.535 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[4]  ; CLK        ; CLK      ; None                        ; None                      ; 22.818 ns               ;
; N/A                                     ; 42.49 MHz ( period = 23.533 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Registers:registers_inst|register_file:regfile|RS1_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 22.842 ns               ;
; N/A                                     ; 42.56 MHz ( period = 23.498 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[10]  ; CLK        ; CLK      ; None                        ; None                      ; 22.781 ns               ;
; N/A                                     ; 42.56 MHz ( period = 23.495 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 22.771 ns               ;
; N/A                                     ; 42.58 MHz ( period = 23.485 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[11] ; CLK        ; CLK      ; None                        ; None                      ; 22.768 ns               ;
; N/A                                     ; 42.61 MHz ( period = 23.471 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[12]  ; CLK        ; CLK      ; None                        ; None                      ; 22.787 ns               ;
; N/A                                     ; 42.67 MHz ( period = 23.433 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[15]  ; CLK        ; CLK      ; None                        ; None                      ; 22.709 ns               ;
; N/A                                     ; 42.80 MHz ( period = 23.363 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Registers:registers_inst|register_file:regfile|RD_DATA[12]  ; CLK        ; CLK      ; None                        ; None                      ; 22.712 ns               ;
; N/A                                     ; 42.80 MHz ( period = 23.362 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 22.645 ns               ;
; N/A                                     ; 42.82 MHz ( period = 23.355 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[15]  ; CLK        ; CLK      ; None                        ; None                      ; 22.631 ns               ;
; N/A                                     ; 42.86 MHz ( period = 23.331 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[10] ; CLK        ; CLK      ; None                        ; None                      ; 22.614 ns               ;
; N/A                                     ; 42.86 MHz ( period = 23.330 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[13] ; CLK        ; CLK      ; None                        ; None                      ; 22.666 ns               ;
; N/A                                     ; 42.87 MHz ( period = 23.325 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[12]  ; CLK        ; CLK      ; None                        ; None                      ; 22.641 ns               ;
; N/A                                     ; 42.92 MHz ( period = 23.297 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Registers:registers_inst|register_file:regfile|RS1_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 22.996 ns               ;
; N/A                                     ; 42.94 MHz ( period = 23.289 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[10] ; CLK        ; CLK      ; None                        ; None                      ; 22.572 ns               ;
; N/A                                     ; 42.95 MHz ( period = 23.284 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 22.567 ns               ;
; N/A                                     ; 42.95 MHz ( period = 23.282 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|R6[7]        ; CLK        ; CLK      ; None                        ; None                      ; 22.558 ns               ;
; N/A                                     ; 42.95 MHz ( period = 23.281 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|R7[7]        ; CLK        ; CLK      ; None                        ; None                      ; 22.557 ns               ;
; N/A                                     ; 42.96 MHz ( period = 23.278 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|R2[7]        ; CLK        ; CLK      ; None                        ; None                      ; 22.554 ns               ;
; N/A                                     ; 42.96 MHz ( period = 23.277 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|R5[7]        ; CLK        ; CLK      ; None                        ; None                      ; 22.553 ns               ;
; N/A                                     ; 43.00 MHz ( period = 23.258 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[11] ; CLK        ; CLK      ; None                        ; None                      ; 22.541 ns               ;
; N/A                                     ; 43.01 MHz ( period = 23.252 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[13] ; CLK        ; CLK      ; None                        ; None                      ; 22.588 ns               ;
; N/A                                     ; 43.02 MHz ( period = 23.247 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Registers:registers_inst|register_file:regfile|RD_DATA[15]  ; CLK        ; CLK      ; None                        ; None                      ; 22.556 ns               ;
; N/A                                     ; 43.02 MHz ( period = 23.244 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[13]  ; CLK        ; CLK      ; None                        ; None                      ; 22.580 ns               ;
; N/A                                     ; 43.04 MHz ( period = 23.236 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[13] ; CLK        ; CLK      ; None                        ; None                      ; 22.572 ns               ;
; N/A                                     ; 43.09 MHz ( period = 23.209 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 22.525 ns               ;
; N/A                                     ; 43.09 MHz ( period = 23.209 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[15]  ; CLK        ; CLK      ; None                        ; None                      ; 22.485 ns               ;
; N/A                                     ; 43.11 MHz ( period = 23.199 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Registers:registers_inst|register_file:regfile|RS1_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 22.898 ns               ;
; N/A                                     ; 43.13 MHz ( period = 23.184 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[0]                                                 ; Registers:registers_inst|register_file:regfile|RS2_DATA[7]  ; CLK        ; CLK      ; None                        ; None                      ; 22.493 ns               ;
; N/A                                     ; 43.14 MHz ( period = 23.180 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[11] ; CLK        ; CLK      ; None                        ; None                      ; 22.463 ns               ;
; N/A                                     ; 43.15 MHz ( period = 23.176 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Registers:registers_inst|register_file:regfile|RS1_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 22.492 ns               ;
; N/A                                     ; 43.18 MHz ( period = 23.158 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[13] ; CLK        ; CLK      ; None                        ; None                      ; 22.494 ns               ;
; N/A                                     ; 43.21 MHz ( period = 23.144 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Registers:registers_inst|register_file:regfile|RS2_DATA[13] ; CLK        ; CLK      ; None                        ; None                      ; 22.513 ns               ;
; N/A                                     ; 43.22 MHz ( period = 23.138 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 22.421 ns               ;
; N/A                                     ; 43.23 MHz ( period = 23.131 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 22.447 ns               ;
; N/A                                     ; 43.24 MHz ( period = 23.127 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Registers:registers_inst|register_file:regfile|RD_DATA[12]  ; CLK        ; CLK      ; None                        ; None                      ; 22.866 ns               ;
; N/A                                     ; 43.25 MHz ( period = 23.124 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 22.407 ns               ;
; N/A                                     ; 43.26 MHz ( period = 23.118 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[14]  ; CLK        ; CLK      ; None                        ; None                      ; 22.401 ns               ;
; N/A                                     ; 43.28 MHz ( period = 23.106 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[13] ; CLK        ; CLK      ; None                        ; None                      ; 22.442 ns               ;
; N/A                                     ; 43.34 MHz ( period = 23.072 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Registers:registers_inst|register_file:regfile|RS2_DATA[11] ; CLK        ; CLK      ; None                        ; None                      ; 22.388 ns               ;
; N/A                                     ; 43.38 MHz ( period = 23.050 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Registers:registers_inst|register_file:regfile|RS1_DATA[13] ; CLK        ; CLK      ; None                        ; None                      ; 22.419 ns               ;
; N/A                                     ; 43.39 MHz ( period = 23.046 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 22.329 ns               ;
; N/A                                     ; 43.40 MHz ( period = 23.040 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[14]  ; CLK        ; CLK      ; None                        ; None                      ; 22.323 ns               ;
; N/A                                     ; 43.41 MHz ( period = 23.034 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[11] ; CLK        ; CLK      ; None                        ; None                      ; 22.317 ns               ;
; N/A                                     ; 43.42 MHz ( period = 23.031 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 22.347 ns               ;
; N/A                                     ; 43.42 MHz ( period = 23.029 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Registers:registers_inst|register_file:regfile|RD_DATA[12]  ; CLK        ; CLK      ; None                        ; None                      ; 22.768 ns               ;
; N/A                                     ; 43.43 MHz ( period = 23.026 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[11]  ; CLK        ; CLK      ; None                        ; None                      ; 22.309 ns               ;
; N/A                                     ; 43.43 MHz ( period = 23.023 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Registers:registers_inst|register_file:regfile|RS2_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 22.372 ns               ;
; N/A                                     ; 43.44 MHz ( period = 23.021 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[9]   ; CLK        ; CLK      ; None                        ; None                      ; 22.337 ns               ;
; N/A                                     ; 43.46 MHz ( period = 23.012 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[13] ; CLK        ; CLK      ; None                        ; None                      ; 22.348 ns               ;
; N/A                                     ; 43.46 MHz ( period = 23.011 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Registers:registers_inst|register_file:regfile|RD_DATA[15]  ; CLK        ; CLK      ; None                        ; None                      ; 22.710 ns               ;
; N/A                                     ; 43.50 MHz ( period = 22.988 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[4]   ; CLK        ; CLK      ; None                        ; None                      ; 22.271 ns               ;
; N/A                                     ; 43.51 MHz ( period = 22.985 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 22.301 ns               ;
; N/A                                     ; 43.51 MHz ( period = 22.982 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[1]   ; CLK        ; CLK      ; None                        ; None                      ; 22.318 ns               ;
; N/A                                     ; 43.57 MHz ( period = 22.953 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[9]  ; CLK        ; CLK      ; None                        ; None                      ; 22.269 ns               ;
; N/A                                     ; 43.57 MHz ( period = 22.953 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 22.269 ns               ;
; N/A                                     ; 43.58 MHz ( period = 22.948 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[11]  ; CLK        ; CLK      ; None                        ; None                      ; 22.231 ns               ;
; N/A                                     ; 43.59 MHz ( period = 22.940 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Registers:registers_inst|register_file:regfile|RS1_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 22.646 ns               ;
; N/A                                     ; 43.60 MHz ( period = 22.938 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Registers:registers_inst|register_file:regfile|RS2_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 22.254 ns               ;
; N/A                                     ; 43.61 MHz ( period = 22.932 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Registers:registers_inst|register_file:regfile|RD_DATA[14]  ; CLK        ; CLK      ; None                        ; None                      ; 22.248 ns               ;
; N/A                                     ; 43.64 MHz ( period = 22.913 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Registers:registers_inst|register_file:regfile|RD_DATA[15]  ; CLK        ; CLK      ; None                        ; None                      ; 22.612 ns               ;
; N/A                                     ; 43.65 MHz ( period = 22.908 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Registers:registers_inst|register_file:regfile|RS2_DATA[13] ; CLK        ; CLK      ; None                        ; None                      ; 22.667 ns               ;
; N/A                                     ; 43.67 MHz ( period = 22.900 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 22.183 ns               ;
; N/A                                     ; 43.68 MHz ( period = 22.894 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[14]  ; CLK        ; CLK      ; None                        ; None                      ; 22.177 ns               ;
; N/A                                     ; 43.72 MHz ( period = 22.875 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[0]                                                 ; Registers:registers_inst|register_file:regfile|RD_DATA[7]   ; CLK        ; CLK      ; None                        ; None                      ; 22.184 ns               ;
; N/A                                     ; 43.72 MHz ( period = 22.873 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[0]                                                 ; Registers:registers_inst|register_file:regfile|RS1_DATA[7]  ; CLK        ; CLK      ; None                        ; None                      ; 22.182 ns               ;
; N/A                                     ; 43.74 MHz ( period = 22.860 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[4]  ; CLK        ; CLK      ; None                        ; None                      ; 22.143 ns               ;
; N/A                                     ; 43.77 MHz ( period = 22.845 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Registers:registers_inst|register_file:regfile|RS1_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 22.194 ns               ;
; N/A                                     ; 43.78 MHz ( period = 22.842 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Registers:registers_inst|register_file:regfile|RS1_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 22.548 ns               ;
; N/A                                     ; 43.78 MHz ( period = 22.840 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Registers:registers_inst|register_file:regfile|RD_DATA[11]  ; CLK        ; CLK      ; None                        ; None                      ; 22.156 ns               ;
; N/A                                     ; 43.79 MHz ( period = 22.836 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Registers:registers_inst|register_file:regfile|RS2_DATA[11] ; CLK        ; CLK      ; None                        ; None                      ; 22.542 ns               ;
; N/A                                     ; 43.82 MHz ( period = 22.823 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[10]  ; CLK        ; CLK      ; None                        ; None                      ; 22.106 ns               ;
; N/A                                     ; 43.83 MHz ( period = 22.814 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Registers:registers_inst|register_file:regfile|RS1_DATA[13] ; CLK        ; CLK      ; None                        ; None                      ; 22.573 ns               ;
; N/A                                     ; 43.84 MHz ( period = 22.811 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[4]  ; CLK        ; CLK      ; None                        ; None                      ; 22.094 ns               ;
; N/A                                     ; 43.84 MHz ( period = 22.810 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[11] ; CLK        ; CLK      ; None                        ; None                      ; 22.093 ns               ;
; N/A                                     ; 43.84 MHz ( period = 22.810 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Registers:registers_inst|register_file:regfile|RS2_DATA[13] ; CLK        ; CLK      ; None                        ; None                      ; 22.569 ns               ;
; N/A                                     ; 43.85 MHz ( period = 22.807 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 22.123 ns               ;
; N/A                                     ; 43.86 MHz ( period = 22.802 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[11]  ; CLK        ; CLK      ; None                        ; None                      ; 22.085 ns               ;
; N/A                                     ; 43.88 MHz ( period = 22.787 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Registers:registers_inst|register_file:regfile|RS2_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 22.526 ns               ;
; N/A                                     ; 43.89 MHz ( period = 22.782 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[4]  ; CLK        ; CLK      ; None                        ; None                      ; 22.065 ns               ;
; N/A                                     ; 43.92 MHz ( period = 22.767 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|R3[7]        ; CLK        ; CLK      ; None                        ; None                      ; 22.043 ns               ;
; N/A                                     ; 43.97 MHz ( period = 22.745 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[10]  ; CLK        ; CLK      ; None                        ; None                      ; 22.028 ns               ;
; N/A                                     ; 43.98 MHz ( period = 22.738 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Registers:registers_inst|register_file:regfile|RS2_DATA[11] ; CLK        ; CLK      ; None                        ; None                      ; 22.444 ns               ;
; N/A                                     ; 43.99 MHz ( period = 22.732 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[11] ; CLK        ; CLK      ; None                        ; None                      ; 22.015 ns               ;
; N/A                                     ; 44.02 MHz ( period = 22.716 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Registers:registers_inst|register_file:regfile|RS1_DATA[13] ; CLK        ; CLK      ; None                        ; None                      ; 22.475 ns               ;
; N/A                                     ; 44.05 MHz ( period = 22.702 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Registers:registers_inst|register_file:regfile|RS2_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 22.408 ns               ;
; N/A                                     ; 44.06 MHz ( period = 22.696 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Registers:registers_inst|register_file:regfile|RD_DATA[14]  ; CLK        ; CLK      ; None                        ; None                      ; 22.402 ns               ;
; N/A                                     ; 44.07 MHz ( period = 22.689 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Registers:registers_inst|register_file:regfile|RS2_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 22.428 ns               ;
; N/A                                     ; 44.10 MHz ( period = 22.674 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Registers:registers_inst|register_file:regfile|RS1_DATA[4]  ; CLK        ; CLK      ; None                        ; None                      ; 21.990 ns               ;
; N/A                                     ; 44.13 MHz ( period = 22.658 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[5]  ; CLK        ; CLK      ; None                        ; None                      ; 21.974 ns               ;
; N/A                                     ; 44.14 MHz ( period = 22.656 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[10] ; CLK        ; CLK      ; None                        ; None                      ; 21.939 ns               ;
; N/A                                     ; 44.17 MHz ( period = 22.640 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]                                     ; Registers:registers_inst|register_file:regfile|RS2_DATA[7]  ; CLK        ; CLK      ; None                        ; None                      ; 22.372 ns               ;
; N/A                                     ; 44.17 MHz ( period = 22.638 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[9]  ; CLK        ; CLK      ; None                        ; None                      ; 21.954 ns               ;
; N/A                                     ; 44.18 MHz ( period = 22.637 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Registers:registers_inst|register_file:regfile|RD_DATA[10]  ; CLK        ; CLK      ; None                        ; None                      ; 21.953 ns               ;
; N/A                                     ; 44.18 MHz ( period = 22.636 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[4]  ; CLK        ; CLK      ; None                        ; None                      ; 21.919 ns               ;
; N/A                                     ; 44.20 MHz ( period = 22.624 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Registers:registers_inst|register_file:regfile|RS1_DATA[11] ; CLK        ; CLK      ; None                        ; None                      ; 21.940 ns               ;
; N/A                                     ; 44.22 MHz ( period = 22.614 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[10] ; CLK        ; CLK      ; None                        ; None                      ; 21.897 ns               ;
; N/A                                     ; 44.23 MHz ( period = 22.609 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Registers:registers_inst|register_file:regfile|RS1_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 22.348 ns               ;
; N/A                                     ; 44.23 MHz ( period = 22.607 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Registers:registers_inst|register_file:regfile|R6[7]        ; CLK        ; CLK      ; None                        ; None                      ; 21.883 ns               ;
; N/A                                     ; 44.24 MHz ( period = 22.606 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Registers:registers_inst|register_file:regfile|R7[7]        ; CLK        ; CLK      ; None                        ; None                      ; 21.882 ns               ;
; N/A                                     ; 44.24 MHz ( period = 22.604 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Registers:registers_inst|register_file:regfile|RS2_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 22.310 ns               ;
; N/A                                     ; 44.24 MHz ( period = 22.604 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Registers:registers_inst|register_file:regfile|RD_DATA[11]  ; CLK        ; CLK      ; None                        ; None                      ; 22.310 ns               ;
; N/A                                     ; 44.24 MHz ( period = 22.603 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Registers:registers_inst|register_file:regfile|R2[7]        ; CLK        ; CLK      ; None                        ; None                      ; 21.879 ns               ;
; N/A                                     ; 44.24 MHz ( period = 22.602 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Registers:registers_inst|register_file:regfile|R5[7]        ; CLK        ; CLK      ; None                        ; None                      ; 21.878 ns               ;
; N/A                                     ; 44.25 MHz ( period = 22.599 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[10]  ; CLK        ; CLK      ; None                        ; None                      ; 21.882 ns               ;
; N/A                                     ; 44.25 MHz ( period = 22.598 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Registers:registers_inst|register_file:regfile|RD_DATA[14]  ; CLK        ; CLK      ; None                        ; None                      ; 22.304 ns               ;
; N/A                                     ; 44.26 MHz ( period = 22.596 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[1]                                                 ; Registers:registers_inst|register_file:regfile|RS2_DATA[7]  ; CLK        ; CLK      ; None                        ; None                      ; 21.905 ns               ;
; N/A                                     ; 44.28 MHz ( period = 22.586 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[11] ; CLK        ; CLK      ; None                        ; None                      ; 21.869 ns               ;
; N/A                                     ; 44.29 MHz ( period = 22.578 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[10] ; CLK        ; CLK      ; None                        ; None                      ; 21.861 ns               ;
; N/A                                     ; 44.31 MHz ( period = 22.569 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[13]  ; CLK        ; CLK      ; None                        ; None                      ; 21.905 ns               ;
; N/A                                     ; 44.37 MHz ( period = 22.536 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[10] ; CLK        ; CLK      ; None                        ; None                      ; 21.819 ns               ;
; N/A                                     ; 44.39 MHz ( period = 22.529 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Registers:registers_inst|register_file:regfile|R6[7]        ; CLK        ; CLK      ; None                        ; None                      ; 21.805 ns               ;
; N/A                                     ; 44.39 MHz ( period = 22.528 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Registers:registers_inst|register_file:regfile|R7[7]        ; CLK        ; CLK      ; None                        ; None                      ; 21.804 ns               ;
; N/A                                     ; 44.40 MHz ( period = 22.525 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Registers:registers_inst|register_file:regfile|R2[7]        ; CLK        ; CLK      ; None                        ; None                      ; 21.801 ns               ;
; N/A                                     ; 44.40 MHz ( period = 22.524 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Registers:registers_inst|register_file:regfile|R5[7]        ; CLK        ; CLK      ; None                        ; None                      ; 21.800 ns               ;
; N/A                                     ; 44.42 MHz ( period = 22.511 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Registers:registers_inst|register_file:regfile|RS1_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 22.250 ns               ;
; N/A                                     ; 44.43 MHz ( period = 22.506 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Registers:registers_inst|register_file:regfile|RD_DATA[11]  ; CLK        ; CLK      ; None                        ; None                      ; 22.212 ns               ;
; N/A                                     ; 44.46 MHz ( period = 22.491 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[13]  ; CLK        ; CLK      ; None                        ; None                      ; 21.827 ns               ;
; N/A                                     ; 44.47 MHz ( period = 22.488 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|R0[7]        ; CLK        ; CLK      ; None                        ; None                      ; 21.764 ns               ;
; N/A                                     ; 44.47 MHz ( period = 22.487 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|R4[7]        ; CLK        ; CLK      ; None                        ; None                      ; 21.763 ns               ;
; N/A                                     ; 44.50 MHz ( period = 22.470 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Registers:registers_inst|register_file:regfile|RS1_DATA[10] ; CLK        ; CLK      ; None                        ; None                      ; 21.786 ns               ;
; N/A                                     ; 44.57 MHz ( period = 22.438 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Registers:registers_inst|register_file:regfile|RS1_DATA[4]  ; CLK        ; CLK      ; None                        ; None                      ; 22.144 ns               ;
; N/A                                     ; 44.58 MHz ( period = 22.432 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[10] ; CLK        ; CLK      ; None                        ; None                      ; 21.715 ns               ;
; N/A                                     ; 44.59 MHz ( period = 22.428 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Registers:registers_inst|register_file:regfile|RS2_DATA[10] ; CLK        ; CLK      ; None                        ; None                      ; 21.744 ns               ;
; N/A                                     ; 44.60 MHz ( period = 22.421 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Registers:registers_inst|register_file:regfile|R6[7]        ; CLK        ; CLK      ; None                        ; None                      ; 21.730 ns               ;
; N/A                                     ; 44.60 MHz ( period = 22.420 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Registers:registers_inst|register_file:regfile|R7[7]        ; CLK        ; CLK      ; None                        ; None                      ; 21.729 ns               ;
; N/A                                     ; 44.61 MHz ( period = 22.417 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Registers:registers_inst|register_file:regfile|R2[7]        ; CLK        ; CLK      ; None                        ; None                      ; 21.726 ns               ;
; N/A                                     ; 44.61 MHz ( period = 22.416 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Registers:registers_inst|register_file:regfile|R5[7]        ; CLK        ; CLK      ; None                        ; None                      ; 21.725 ns               ;
; N/A                                     ; 44.64 MHz ( period = 22.401 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Registers:registers_inst|register_file:regfile|RD_DATA[10]  ; CLK        ; CLK      ; None                        ; None                      ; 22.107 ns               ;
; N/A                                     ; 44.66 MHz ( period = 22.390 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[10] ; CLK        ; CLK      ; None                        ; None                      ; 21.673 ns               ;
; N/A                                     ; 44.67 MHz ( period = 22.388 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Registers:registers_inst|register_file:regfile|RS1_DATA[11] ; CLK        ; CLK      ; None                        ; None                      ; 22.094 ns               ;
; N/A                                     ; 44.68 MHz ( period = 22.383 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Registers:registers_inst|register_file:regfile|RD_DATA[13]  ; CLK        ; CLK      ; None                        ; None                      ; 21.752 ns               ;
; N/A                                     ; 44.68 MHz ( period = 22.383 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|R6[7]        ; CLK        ; CLK      ; None                        ; None                      ; 21.659 ns               ;
; N/A                                     ; 44.68 MHz ( period = 22.382 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|R7[7]        ; CLK        ; CLK      ; None                        ; None                      ; 21.658 ns               ;
; N/A                                     ; 44.68 MHz ( period = 22.379 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|R2[7]        ; CLK        ; CLK      ; None                        ; None                      ; 21.655 ns               ;
; N/A                                     ; 44.69 MHz ( period = 22.378 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|R5[7]        ; CLK        ; CLK      ; None                        ; None                      ; 21.654 ns               ;
; N/A                                     ; 44.74 MHz ( period = 22.352 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[0]                                                 ; Registers:registers_inst|register_file:regfile|RS2_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 21.661 ns               ;
; N/A                                     ; 44.75 MHz ( period = 22.346 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[9]   ; CLK        ; CLK      ; None                        ; None                      ; 21.662 ns               ;
; N/A                                     ; 44.75 MHz ( period = 22.345 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[13]  ; CLK        ; CLK      ; None                        ; None                      ; 21.681 ns               ;
; N/A                                     ; 44.76 MHz ( period = 22.340 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Registers:registers_inst|register_file:regfile|RS1_DATA[4]  ; CLK        ; CLK      ; None                        ; None                      ; 22.046 ns               ;
; N/A                                     ; 44.78 MHz ( period = 22.332 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[0]   ; CLK        ; CLK      ; None                        ; None                      ; 21.608 ns               ;
; N/A                                     ; 44.78 MHz ( period = 22.331 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]                                     ; Registers:registers_inst|register_file:regfile|RD_DATA[7]   ; CLK        ; CLK      ; None                        ; None                      ; 22.063 ns               ;
; N/A                                     ; 44.78 MHz ( period = 22.329 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]                                     ; Registers:registers_inst|register_file:regfile|RS1_DATA[7]  ; CLK        ; CLK      ; None                        ; None                      ; 22.061 ns               ;
; N/A                                     ; 44.82 MHz ( period = 22.313 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[4]   ; CLK        ; CLK      ; None                        ; None                      ; 21.596 ns               ;
; N/A                                     ; 44.83 MHz ( period = 22.307 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[1]   ; CLK        ; CLK      ; None                        ; None                      ; 21.643 ns               ;
; N/A                                     ; 44.84 MHz ( period = 22.303 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Registers:registers_inst|register_file:regfile|RD_DATA[10]  ; CLK        ; CLK      ; None                        ; None                      ; 22.009 ns               ;
; N/A                                     ; 44.85 MHz ( period = 22.299 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]                                     ; Registers:registers_inst|register_file:regfile|RS2_DATA[7]  ; CLK        ; CLK      ; None                        ; None                      ; 22.038 ns               ;
; N/A                                     ; 44.86 MHz ( period = 22.290 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Registers:registers_inst|register_file:regfile|RS1_DATA[11] ; CLK        ; CLK      ; None                        ; None                      ; 21.996 ns               ;
; N/A                                     ; 44.87 MHz ( period = 22.287 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[1]                                                 ; Registers:registers_inst|register_file:regfile|RD_DATA[7]   ; CLK        ; CLK      ; None                        ; None                      ; 21.596 ns               ;
; N/A                                     ; 44.87 MHz ( period = 22.285 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[1]                                                 ; Registers:registers_inst|register_file:regfile|RS1_DATA[7]  ; CLK        ; CLK      ; None                        ; None                      ; 21.594 ns               ;
; N/A                                     ; 44.89 MHz ( period = 22.278 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[9]  ; CLK        ; CLK      ; None                        ; None                      ; 21.594 ns               ;
; N/A                                     ; 44.91 MHz ( period = 22.268 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[9]   ; CLK        ; CLK      ; None                        ; None                      ; 21.584 ns               ;
; N/A                                     ; 44.97 MHz ( period = 22.235 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[4]   ; CLK        ; CLK      ; None                        ; None                      ; 21.518 ns               ;
; N/A                                     ; 44.98 MHz ( period = 22.234 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Registers:registers_inst|register_file:regfile|RS1_DATA[10] ; CLK        ; CLK      ; None                        ; None                      ; 21.940 ns               ;
; N/A                                     ; 44.98 MHz ( period = 22.230 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|R1[7]        ; CLK        ; CLK      ; None                        ; None                      ; 21.506 ns               ;
; N/A                                     ; 44.99 MHz ( period = 22.229 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[1]   ; CLK        ; CLK      ; None                        ; None                      ; 21.565 ns               ;
; N/A                                     ; 45.02 MHz ( period = 22.211 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]                                     ; Registers:registers_inst|register_file:regfile|RS2_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 21.950 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                ;                                                             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------+
; tsu                                                                                                    ;
+-------+--------------+------------+-------+-------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                                              ; To Clock ;
+-------+--------------+------------+-------+-------------------------------------------------+----------+
; N/A   ; None         ; 6.797 ns   ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[8]  ; CLK      ;
; N/A   ; None         ; 6.797 ns   ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[9]  ; CLK      ;
; N/A   ; None         ; 6.797 ns   ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[10] ; CLK      ;
; N/A   ; None         ; 6.797 ns   ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[11] ; CLK      ;
; N/A   ; None         ; 6.797 ns   ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[12] ; CLK      ;
; N/A   ; None         ; 6.797 ns   ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[13] ; CLK      ;
; N/A   ; None         ; 6.797 ns   ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[14] ; CLK      ;
; N/A   ; None         ; 6.797 ns   ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[15] ; CLK      ;
; N/A   ; None         ; 6.000 ns   ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[0]  ; CLK      ;
; N/A   ; None         ; 6.000 ns   ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[1]  ; CLK      ;
; N/A   ; None         ; 6.000 ns   ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[2]  ; CLK      ;
; N/A   ; None         ; 6.000 ns   ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[3]  ; CLK      ;
; N/A   ; None         ; 6.000 ns   ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[4]  ; CLK      ;
; N/A   ; None         ; 6.000 ns   ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[5]  ; CLK      ;
; N/A   ; None         ; 6.000 ns   ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[6]  ; CLK      ;
; N/A   ; None         ; 6.000 ns   ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[7]  ; CLK      ;
+-------+--------------+------------+-------+-------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------+--------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                           ; To     ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------+--------+------------+
; N/A                                     ; None                                                ; 33.999 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 33.324 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 33.246 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 33.138 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 33.100 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 32.902 ns  ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 32.804 ns  ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 32.095 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 31.722 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[0]                                                 ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 31.420 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 31.386 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]                                     ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 31.342 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 31.234 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 31.196 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 31.178 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]                                     ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 31.170 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[1]                                                 ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 31.012 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[4]                                                 ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 30.998 ns  ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 30.900 ns  ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 30.728 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[2]                                                 ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 30.515 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[3]                                                 ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 29.983 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[5]                                     ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 29.818 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[0]                                                 ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 29.706 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[3]                                     ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 29.531 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[2]                                     ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 29.482 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]                                     ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 29.377 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[4]                                     ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 29.324 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[6]                                     ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 29.274 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]                                     ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 29.266 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[1]                                                 ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 29.108 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[4]                                                 ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 28.856 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Y[7]   ; CLK        ;
; N/A                                     ; None                                                ; 28.824 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[2]                                                 ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 28.611 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[3]                                                 ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 28.181 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Y[7]   ; CLK        ;
; N/A                                     ; None                                                ; 28.103 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Y[7]   ; CLK        ;
; N/A                                     ; None                                                ; 28.101 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Y[15]  ; CLK        ;
; N/A                                     ; None                                                ; 28.079 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[5]                                     ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 28.036 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[7]                                     ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 27.995 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Y[7]   ; CLK        ;
; N/A                                     ; None                                                ; 27.957 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Y[7]   ; CLK        ;
; N/A                                     ; None                                                ; 27.859 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Y[12]  ; CLK        ;
; N/A                                     ; None                                                ; 27.802 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[3]                                     ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 27.759 ns  ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Y[7]   ; CLK        ;
; N/A                                     ; None                                                ; 27.661 ns  ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Y[7]   ; CLK        ;
; N/A                                     ; None                                                ; 27.655 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Y[11]  ; CLK        ;
; N/A                                     ; None                                                ; 27.627 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[2]                                     ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 27.577 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Y[13]  ; CLK        ;
; N/A                                     ; None                                                ; 27.473 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[4]                                     ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 27.426 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Y[15]  ; CLK        ;
; N/A                                     ; None                                                ; 27.420 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[6]                                     ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 27.348 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Y[15]  ; CLK        ;
; N/A                                     ; None                                                ; 27.323 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Y[14]  ; CLK        ;
; N/A                                     ; None                                                ; 27.240 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Y[15]  ; CLK        ;
; N/A                                     ; None                                                ; 27.202 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Y[15]  ; CLK        ;
; N/A                                     ; None                                                ; 27.188 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[1]                                     ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 27.184 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Y[12]  ; CLK        ;
; N/A                                     ; None                                                ; 27.106 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Y[12]  ; CLK        ;
; N/A                                     ; None                                                ; 27.095 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[5]                                     ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 27.027 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[6]                                     ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 27.004 ns  ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Y[15]  ; CLK        ;
; N/A                                     ; None                                                ; 26.998 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Y[12]  ; CLK        ;
; N/A                                     ; None                                                ; 26.980 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Y[11]  ; CLK        ;
; N/A                                     ; None                                                ; 26.960 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Y[12]  ; CLK        ;
; N/A                                     ; None                                                ; 26.906 ns  ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Y[15]  ; CLK        ;
; N/A                                     ; None                                                ; 26.902 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Y[13]  ; CLK        ;
; N/A                                     ; None                                                ; 26.902 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Y[11]  ; CLK        ;
; N/A                                     ; None                                                ; 26.824 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Y[13]  ; CLK        ;
; N/A                                     ; None                                                ; 26.794 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Y[11]  ; CLK        ;
; N/A                                     ; None                                                ; 26.762 ns  ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Y[12]  ; CLK        ;
; N/A                                     ; None                                                ; 26.756 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Y[11]  ; CLK        ;
; N/A                                     ; None                                                ; 26.716 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Y[13]  ; CLK        ;
; N/A                                     ; None                                                ; 26.678 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Y[13]  ; CLK        ;
; N/A                                     ; None                                                ; 26.664 ns  ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Y[12]  ; CLK        ;
; N/A                                     ; None                                                ; 26.663 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[3]                                     ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 26.648 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Y[14]  ; CLK        ;
; N/A                                     ; None                                                ; 26.579 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[0]                                                 ; Y[7]   ; CLK        ;
; N/A                                     ; None                                                ; 26.570 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Y[14]  ; CLK        ;
; N/A                                     ; None                                                ; 26.558 ns  ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Y[11]  ; CLK        ;
; N/A                                     ; None                                                ; 26.539 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Y[9]   ; CLK        ;
; N/A                                     ; None                                                ; 26.514 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[4]                                     ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 26.480 ns  ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Y[13]  ; CLK        ;
; N/A                                     ; None                                                ; 26.462 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Y[14]  ; CLK        ;
; N/A                                     ; None                                                ; 26.460 ns  ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Y[11]  ; CLK        ;
; N/A                                     ; None                                                ; 26.424 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Y[14]  ; CLK        ;
; N/A                                     ; None                                                ; 26.382 ns  ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Y[13]  ; CLK        ;
; N/A                                     ; None                                                ; 26.349 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Y[10]  ; CLK        ;
; N/A                                     ; None                                                ; 26.305 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[7]                                     ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 26.247 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[2]                                     ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 26.226 ns  ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Y[14]  ; CLK        ;
; N/A                                     ; None                                                ; 26.137 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[0]                                     ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 26.132 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[7]                                     ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 26.128 ns  ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Y[14]  ; CLK        ;
; N/A                                     ; None                                                ; 26.035 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]                                     ; Y[7]   ; CLK        ;
; N/A                                     ; None                                                ; 25.996 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Y[8]   ; CLK        ;
; N/A                                     ; None                                                ; 25.991 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[1]                                                 ; Y[7]   ; CLK        ;
; N/A                                     ; None                                                ; 25.864 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Y[9]   ; CLK        ;
; N/A                                     ; None                                                ; 25.786 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Y[9]   ; CLK        ;
; N/A                                     ; None                                                ; 25.694 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]                                     ; Y[7]   ; CLK        ;
; N/A                                     ; None                                                ; 25.689 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[0]                                                 ; Y[15]  ; CLK        ;
; N/A                                     ; None                                                ; 25.678 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Y[9]   ; CLK        ;
; N/A                                     ; None                                                ; 25.674 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Y[10]  ; CLK        ;
; N/A                                     ; None                                                ; 25.640 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Y[9]   ; CLK        ;
; N/A                                     ; None                                                ; 25.596 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Y[10]  ; CLK        ;
; N/A                                     ; None                                                ; 25.582 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[0]                                                 ; Y[12]  ; CLK        ;
; N/A                                     ; None                                                ; 25.548 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]                                     ; Y[15]  ; CLK        ;
; N/A                                     ; None                                                ; 25.488 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Y[10]  ; CLK        ;
; N/A                                     ; None                                                ; 25.450 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Y[10]  ; CLK        ;
; N/A                                     ; None                                                ; 25.442 ns  ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Y[9]   ; CLK        ;
; N/A                                     ; None                                                ; 25.378 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[0]                                                 ; Y[11]  ; CLK        ;
; N/A                                     ; None                                                ; 25.344 ns  ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Y[9]   ; CLK        ;
; N/A                                     ; None                                                ; 25.332 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[1]                                                 ; Y[15]  ; CLK        ;
; N/A                                     ; None                                                ; 25.321 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Y[8]   ; CLK        ;
; N/A                                     ; None                                                ; 25.300 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[0]                                                 ; Y[13]  ; CLK        ;
; N/A                                     ; None                                                ; 25.284 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[1]                                     ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 25.272 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Y[6]   ; CLK        ;
; N/A                                     ; None                                                ; 25.266 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[4]                                                 ; Y[7]   ; CLK        ;
; N/A                                     ; None                                                ; 25.252 ns  ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Y[10]  ; CLK        ;
; N/A                                     ; None                                                ; 25.243 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Y[8]   ; CLK        ;
; N/A                                     ; None                                                ; 25.191 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[5]                                     ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 25.174 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[4]                                                 ; Y[15]  ; CLK        ;
; N/A                                     ; None                                                ; 25.161 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Y[4]   ; CLK        ;
; N/A                                     ; None                                                ; 25.154 ns  ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Y[10]  ; CLK        ;
; N/A                                     ; None                                                ; 25.145 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]                                     ; Y[15]  ; CLK        ;
; N/A                                     ; None                                                ; 25.135 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Y[8]   ; CLK        ;
; N/A                                     ; None                                                ; 25.123 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[6]                                     ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 25.097 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Y[8]   ; CLK        ;
; N/A                                     ; None                                                ; 25.046 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[0]                                                 ; Y[14]  ; CLK        ;
; N/A                                     ; None                                                ; 25.038 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]                                     ; Y[12]  ; CLK        ;
; N/A                                     ; None                                                ; 24.964 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]                                     ; Y[13]  ; CLK        ;
; N/A                                     ; None                                                ; 24.931 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]                                     ; Y[12]  ; CLK        ;
; N/A                                     ; None                                                ; 24.899 ns  ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Y[8]   ; CLK        ;
; N/A                                     ; None                                                ; 24.890 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[2]                                                 ; Y[15]  ; CLK        ;
; N/A                                     ; None                                                ; 24.877 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]                                     ; Y[11]  ; CLK        ;
; N/A                                     ; None                                                ; 24.834 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]                                     ; Y[11]  ; CLK        ;
; N/A                                     ; None                                                ; 24.801 ns  ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Y[8]   ; CLK        ;
; N/A                                     ; None                                                ; 24.759 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[3]                                     ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 24.756 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]                                     ; Y[13]  ; CLK        ;
; N/A                                     ; None                                                ; 24.755 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[1]                                                 ; Y[12]  ; CLK        ;
; N/A                                     ; None                                                ; 24.748 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[1]                                                 ; Y[13]  ; CLK        ;
; N/A                                     ; None                                                ; 24.725 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[1]                                                 ; Y[11]  ; CLK        ;
; N/A                                     ; None                                                ; 24.710 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]                                     ; Y[14]  ; CLK        ;
; N/A                                     ; None                                                ; 24.677 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[3]                                                 ; Y[15]  ; CLK        ;
; N/A                                     ; None                                                ; 24.610 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[4]                                     ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 24.597 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Y[6]   ; CLK        ;
; N/A                                     ; None                                                ; 24.590 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[4]                                                 ; Y[13]  ; CLK        ;
; N/A                                     ; None                                                ; 24.582 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[4]                                                 ; Y[12]  ; CLK        ;
; N/A                                     ; None                                                ; 24.559 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[4]                                                 ; Y[11]  ; CLK        ;
; N/A                                     ; None                                                ; 24.533 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[5]                                     ; Y[7]   ; CLK        ;
; N/A                                     ; None                                                ; 24.519 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Y[6]   ; CLK        ;
; N/A                                     ; None                                                ; 24.518 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[2]                                                 ; Y[7]   ; CLK        ;
; N/A                                     ; None                                                ; 24.517 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Y[5]   ; CLK        ;
; N/A                                     ; None                                                ; 24.502 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]                                     ; Y[14]  ; CLK        ;
; N/A                                     ; None                                                ; 24.494 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[1]                                                 ; Y[14]  ; CLK        ;
; N/A                                     ; None                                                ; 24.486 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Y[4]   ; CLK        ;
; N/A                                     ; None                                                ; 24.411 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Y[6]   ; CLK        ;
; N/A                                     ; None                                                ; 24.408 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Y[4]   ; CLK        ;
; N/A                                     ; None                                                ; 24.401 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[7]                                     ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 24.373 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Y[6]   ; CLK        ;
; N/A                                     ; None                                                ; 24.343 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[2]                                     ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 24.336 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[4]                                                 ; Y[14]  ; CLK        ;
; N/A                                     ; None                                                ; 24.321 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[3]                                                 ; Y[7]   ; CLK        ;
; N/A                                     ; None                                                ; 24.306 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[2]                                                 ; Y[13]  ; CLK        ;
; N/A                                     ; None                                                ; 24.300 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Y[4]   ; CLK        ;
; N/A                                     ; None                                                ; 24.262 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[0]                                                 ; Y[9]   ; CLK        ;
; N/A                                     ; None                                                ; 24.262 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Y[4]   ; CLK        ;
; N/A                                     ; None                                                ; 24.233 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[0]                                     ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 24.224 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[2]                                                 ; Y[12]  ; CLK        ;
; N/A                                     ; None                                                ; 24.175 ns  ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Y[6]   ; CLK        ;
; N/A                                     ; None                                                ; 24.093 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[3]                                                 ; Y[13]  ; CLK        ;
; N/A                                     ; None                                                ; 24.077 ns  ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Y[6]   ; CLK        ;
; N/A                                     ; None                                                ; 24.072 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[0]                                                 ; Y[10]  ; CLK        ;
; N/A                                     ; None                                                ; 24.064 ns  ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Y[4]   ; CLK        ;
; N/A                                     ; None                                                ; 24.052 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[2]                                                 ; Y[14]  ; CLK        ;
; N/A                                     ; None                                                ; 24.011 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[3]                                                 ; Y[12]  ; CLK        ;
; N/A                                     ; None                                                ; 24.008 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Y[1]   ; CLK        ;
; N/A                                     ; None                                                ; 23.966 ns  ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Y[4]   ; CLK        ;
; N/A                                     ; None                                                ; 23.946 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[5]                                     ; Y[15]  ; CLK        ;
; N/A                                     ; None                                                ; 23.913 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[3]                                                 ; Y[11]  ; CLK        ;
; N/A                                     ; None                                                ; 23.874 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[6]                                     ; Y[7]   ; CLK        ;
; N/A                                     ; None                                                ; 23.868 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[3]                                     ; Y[15]  ; CLK        ;
; N/A                                     ; None                                                ; 23.849 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[5]                                     ; Y[12]  ; CLK        ;
; N/A                                     ; None                                                ; 23.842 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Y[5]   ; CLK        ;
; N/A                                     ; None                                                ; 23.839 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[3]                                                 ; Y[14]  ; CLK        ;
; N/A                                     ; None                                                ; 23.838 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Y[3]   ; CLK        ;
; N/A                                     ; None                                                ; 23.826 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[5]                                     ; Y[11]  ; CLK        ;
; N/A                                     ; None                                                ; 23.764 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Y[5]   ; CLK        ;
; N/A                                     ; None                                                ; 23.719 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[0]                                                 ; Y[8]   ; CLK        ;
; N/A                                     ; None                                                ; 23.718 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]                                     ; Y[9]   ; CLK        ;
; N/A                                     ; None                                                ; 23.701 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[2]                                                 ; Y[11]  ; CLK        ;
; N/A                                     ; None                                                ; 23.693 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[2]                                     ; Y[15]  ; CLK        ;
; N/A                                     ; None                                                ; 23.658 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]                                     ; Y[10]  ; CLK        ;
; N/A                                     ; None                                                ; 23.656 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Y[5]   ; CLK        ;
; N/A                                     ; None                                                ; 23.618 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Y[5]   ; CLK        ;
; N/A                                     ; None                                                ; 23.606 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]                                     ; Y[9]   ; CLK        ;
; N/A                                     ; None                                                ; 23.561 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[5]                                     ; Y[13]  ; CLK        ;
; N/A                                     ; None                                                ; 23.539 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[4]                                     ; Y[15]  ; CLK        ;
; N/A                                     ; None                                                ; 23.528 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]                                     ; Y[10]  ; CLK        ;
; N/A                                     ; None                                                ; 23.512 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[3]                                     ; Y[7]   ; CLK        ;
; N/A                                     ; None                                                ; 23.506 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[1]                                                 ; Y[10]  ; CLK        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                ;        ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------+--------+------------+


+--------------------------------------------------------------------------------------------------------------+
; th                                                                                                           ;
+---------------+-------------+-----------+-------+-------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                                              ; To Clock ;
+---------------+-------------+-----------+-------+-------------------------------------------------+----------+
; N/A           ; None        ; -5.173 ns ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[8]  ; CLK      ;
; N/A           ; None        ; -5.173 ns ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[9]  ; CLK      ;
; N/A           ; None        ; -5.173 ns ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[10] ; CLK      ;
; N/A           ; None        ; -5.173 ns ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[11] ; CLK      ;
; N/A           ; None        ; -5.173 ns ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[12] ; CLK      ;
; N/A           ; None        ; -5.173 ns ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[13] ; CLK      ;
; N/A           ; None        ; -5.173 ns ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[14] ; CLK      ;
; N/A           ; None        ; -5.173 ns ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[15] ; CLK      ;
; N/A           ; None        ; -5.664 ns ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[0]  ; CLK      ;
; N/A           ; None        ; -5.664 ns ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[1]  ; CLK      ;
; N/A           ; None        ; -5.664 ns ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[2]  ; CLK      ;
; N/A           ; None        ; -5.664 ns ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[3]  ; CLK      ;
; N/A           ; None        ; -5.664 ns ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[4]  ; CLK      ;
; N/A           ; None        ; -5.664 ns ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[5]  ; CLK      ;
; N/A           ; None        ; -5.664 ns ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[6]  ; CLK      ;
; N/A           ; None        ; -5.664 ns ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[7]  ; CLK      ;
+---------------+-------------+-----------+-------+-------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Fri May 29 11:31:24 2009
Info: Command: quartus_tan --read_settings_files=on --write_settings_files=off LC3 -c LC3 --speed=8
Info: Only one processor detected - disabling parallel compilation
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" has Internal fmax of 39.28 MHz between source memory "Instruction_Fetch:instruction_fetch_inst|IR[15]" and destination register "Registers:registers_inst|register_file:regfile|RS2_DATA[7]" (period= 25.461 ns)
    Info: + Longest memory to register delay is 24.737 ns
        Info: 1: + IC(0.000 ns) + CELL(0.104 ns) = 0.104 ns; Loc. = M4K_X17_Y10; Fanout = 11; MEM Node = 'Instruction_Fetch:instruction_fetch_inst|IR[15]'
        Info: 2: + IC(1.518 ns) + CELL(0.114 ns) = 1.736 ns; Loc. = LC_X20_Y12_N9; Fanout = 1; COMB Node = 'control:control_inst|ALU_MuxB[2]~124'
        Info: 3: + IC(1.275 ns) + CELL(0.114 ns) = 3.125 ns; Loc. = LC_X20_Y10_N9; Fanout = 29; COMB Node = 'control:control_inst|ALU_MuxB[2]~127'
        Info: 4: + IC(0.783 ns) + CELL(0.114 ns) = 4.022 ns; Loc. = LC_X19_Y10_N6; Fanout = 2; COMB Node = 'Execution:execution_inst|ALU_B[0]~1779'
        Info: 5: + IC(1.284 ns) + CELL(0.292 ns) = 5.598 ns; Loc. = LC_X16_Y10_N2; Fanout = 4; COMB Node = 'Execution:execution_inst|ALU_B[0]~1781'
        Info: 6: + IC(1.242 ns) + CELL(0.442 ns) = 7.282 ns; Loc. = LC_X20_Y10_N1; Fanout = 9; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0]'
        Info: 7: + IC(1.431 ns) + CELL(0.114 ns) = 8.827 ns; Loc. = LC_X21_Y12_N3; Fanout = 2; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[3]'
        Info: 8: + IC(1.538 ns) + CELL(0.718 ns) = 11.083 ns; Loc. = LC_X23_Y10_N4; Fanout = 6; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~84'
        Info: 9: + IC(0.000 ns) + CELL(0.621 ns) = 11.704 ns; Loc. = LC_X23_Y10_N6; Fanout = 3; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~87'
        Info: 10: + IC(0.717 ns) + CELL(0.575 ns) = 12.996 ns; Loc. = LC_X22_Y10_N7; Fanout = 2; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~104COUT1_147'
        Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 13.076 ns; Loc. = LC_X22_Y10_N8; Fanout = 2; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~106COUT1_149'
        Info: 12: + IC(0.000 ns) + CELL(0.608 ns) = 13.684 ns; Loc. = LC_X22_Y10_N9; Fanout = 1; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~107'
        Info: 13: + IC(0.438 ns) + CELL(0.292 ns) = 14.414 ns; Loc. = LC_X22_Y10_N0; Fanout = 1; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|Mux9~175'
        Info: 14: + IC(1.205 ns) + CELL(0.114 ns) = 15.733 ns; Loc. = LC_X21_Y12_N2; Fanout = 1; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|Mux9~176'
        Info: 15: + IC(1.233 ns) + CELL(0.114 ns) = 17.080 ns; Loc. = LC_X20_Y14_N7; Fanout = 2; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|Mux9~177'
        Info: 16: + IC(1.696 ns) + CELL(0.114 ns) = 18.890 ns; Loc. = LC_X21_Y8_N9; Fanout = 4; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|Mux9~178'
        Info: 17: + IC(2.011 ns) + CELL(0.114 ns) = 21.015 ns; Loc. = LC_X13_Y5_N1; Fanout = 16; COMB Node = 'Registers:registers_inst|DATA_IN[7]~1567'
        Info: 18: + IC(1.234 ns) + CELL(0.114 ns) = 22.363 ns; Loc. = LC_X11_Y5_N7; Fanout = 3; COMB Node = 'Registers:registers_inst|register_file:regfile|R6~2571'
        Info: 19: + IC(1.163 ns) + CELL(0.292 ns) = 23.818 ns; Loc. = LC_X13_Y5_N7; Fanout = 1; COMB Node = 'Registers:registers_inst|register_file:regfile|Mux24~40'
        Info: 20: + IC(0.441 ns) + CELL(0.478 ns) = 24.737 ns; Loc. = LC_X13_Y5_N9; Fanout = 10; REG Node = 'Registers:registers_inst|register_file:regfile|RS2_DATA[7]'
        Info: Total cell delay = 5.528 ns ( 22.35 % )
        Info: Total interconnect delay = 19.209 ns ( 77.65 % )
    Info: - Smallest clock skew is -0.037 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 2.902 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 502; CLK Node = 'CLK'
            Info: 2: + IC(0.722 ns) + CELL(0.711 ns) = 2.902 ns; Loc. = LC_X13_Y5_N9; Fanout = 10; REG Node = 'Registers:registers_inst|register_file:regfile|RS2_DATA[7]'
            Info: Total cell delay = 2.180 ns ( 75.12 % )
            Info: Total interconnect delay = 0.722 ns ( 24.88 % )
        Info: - Longest clock path from clock "CLK" to source memory is 2.939 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 502; CLK Node = 'CLK'
            Info: 2: + IC(0.762 ns) + CELL(0.708 ns) = 2.939 ns; Loc. = M4K_X17_Y10; Fanout = 11; MEM Node = 'Instruction_Fetch:instruction_fetch_inst|IR[15]'
            Info: Total cell delay = 2.177 ns ( 74.07 % )
            Info: Total interconnect delay = 0.762 ns ( 25.93 % )
    Info: + Micro clock to output delay of source is 0.650 ns
    Info: + Micro setup delay of destination is 0.037 ns
Info: tsu for register "Instruction_Fetch:instruction_fetch_inst|PC[8]" (data pin = "RESET", clock pin = "CLK") is 6.797 ns
    Info: + Longest pin to register delay is 9.669 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_97; Fanout = 17; PIN Node = 'RESET'
        Info: 2: + IC(5.943 ns) + CELL(0.114 ns) = 7.532 ns; Loc. = LC_X20_Y8_N1; Fanout = 16; COMB Node = 'Instruction_Fetch:instruction_fetch_inst|PC[10]~421'
        Info: 3: + IC(1.270 ns) + CELL(0.867 ns) = 9.669 ns; Loc. = LC_X20_Y7_N0; Fanout = 8; REG Node = 'Instruction_Fetch:instruction_fetch_inst|PC[8]'
        Info: Total cell delay = 2.456 ns ( 25.40 % )
        Info: Total interconnect delay = 7.213 ns ( 74.60 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.909 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 502; CLK Node = 'CLK'
        Info: 2: + IC(0.729 ns) + CELL(0.711 ns) = 2.909 ns; Loc. = LC_X20_Y7_N0; Fanout = 8; REG Node = 'Instruction_Fetch:instruction_fetch_inst|PC[8]'
        Info: Total cell delay = 2.180 ns ( 74.94 % )
        Info: Total interconnect delay = 0.729 ns ( 25.06 % )
Info: tco from clock "CLK" to destination pin "NPZ[2]" through memory "Instruction_Fetch:instruction_fetch_inst|IR[15]" is 33.999 ns
    Info: + Longest clock path from clock "CLK" to source memory is 2.939 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 502; CLK Node = 'CLK'
        Info: 2: + IC(0.762 ns) + CELL(0.708 ns) = 2.939 ns; Loc. = M4K_X17_Y10; Fanout = 11; MEM Node = 'Instruction_Fetch:instruction_fetch_inst|IR[15]'
        Info: Total cell delay = 2.177 ns ( 74.07 % )
        Info: Total interconnect delay = 0.762 ns ( 25.93 % )
    Info: + Micro clock to output delay of source is 0.650 ns
    Info: + Longest memory to pin delay is 30.410 ns
        Info: 1: + IC(0.000 ns) + CELL(0.104 ns) = 0.104 ns; Loc. = M4K_X17_Y10; Fanout = 11; MEM Node = 'Instruction_Fetch:instruction_fetch_inst|IR[15]'
        Info: 2: + IC(1.518 ns) + CELL(0.114 ns) = 1.736 ns; Loc. = LC_X20_Y12_N9; Fanout = 1; COMB Node = 'control:control_inst|ALU_MuxB[2]~124'
        Info: 3: + IC(1.275 ns) + CELL(0.114 ns) = 3.125 ns; Loc. = LC_X20_Y10_N9; Fanout = 29; COMB Node = 'control:control_inst|ALU_MuxB[2]~127'
        Info: 4: + IC(0.783 ns) + CELL(0.114 ns) = 4.022 ns; Loc. = LC_X19_Y10_N6; Fanout = 2; COMB Node = 'Execution:execution_inst|ALU_B[0]~1779'
        Info: 5: + IC(1.284 ns) + CELL(0.292 ns) = 5.598 ns; Loc. = LC_X16_Y10_N2; Fanout = 4; COMB Node = 'Execution:execution_inst|ALU_B[0]~1781'
        Info: 6: + IC(1.242 ns) + CELL(0.442 ns) = 7.282 ns; Loc. = LC_X20_Y10_N1; Fanout = 9; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0]'
        Info: 7: + IC(1.434 ns) + CELL(0.114 ns) = 8.830 ns; Loc. = LC_X21_Y12_N1; Fanout = 3; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7]'
        Info: 8: + IC(0.739 ns) + CELL(0.575 ns) = 10.144 ns; Loc. = LC_X22_Y12_N1; Fanout = 2; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~15COUT1_35'
        Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 10.224 ns; Loc. = LC_X22_Y12_N2; Fanout = 2; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[1]~17COUT1_37'
        Info: 10: + IC(0.000 ns) + CELL(0.608 ns) = 10.832 ns; Loc. = LC_X22_Y12_N3; Fanout = 3; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[2]~18'
        Info: 11: + IC(1.256 ns) + CELL(0.575 ns) = 12.663 ns; Loc. = LC_X23_Y9_N0; Fanout = 2; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~96COUT1_131'
        Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 12.743 ns; Loc. = LC_X23_Y9_N1; Fanout = 2; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~98COUT1_133'
        Info: 13: + IC(0.000 ns) + CELL(0.608 ns) = 13.351 ns; Loc. = LC_X23_Y9_N2; Fanout = 3; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~99'
        Info: 14: + IC(1.077 ns) + CELL(0.423 ns) = 14.851 ns; Loc. = LC_X22_Y9_N3; Fanout = 2; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~116'
        Info: 15: + IC(0.000 ns) + CELL(0.178 ns) = 15.029 ns; Loc. = LC_X22_Y9_N4; Fanout = 3; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~118'
        Info: 16: + IC(0.000 ns) + CELL(0.621 ns) = 15.650 ns; Loc. = LC_X22_Y9_N6; Fanout = 1; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~121'
        Info: 17: + IC(1.118 ns) + CELL(0.114 ns) = 16.882 ns; Loc. = LC_X25_Y9_N9; Fanout = 1; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|Mux2~351'
        Info: 18: + IC(1.862 ns) + CELL(0.114 ns) = 18.858 ns; Loc. = LC_X25_Y5_N6; Fanout = 1; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|Mux2~352'
        Info: 19: + IC(0.182 ns) + CELL(0.114 ns) = 19.154 ns; Loc. = LC_X25_Y5_N7; Fanout = 4; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|Mux2~353'
        Info: 20: + IC(2.358 ns) + CELL(0.442 ns) = 21.954 ns; Loc. = LC_X19_Y9_N2; Fanout = 1; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|Equal0~296'
        Info: 21: + IC(1.222 ns) + CELL(0.590 ns) = 23.766 ns; Loc. = LC_X20_Y7_N8; Fanout = 2; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|Equal0~298'
        Info: 22: + IC(2.105 ns) + CELL(0.114 ns) = 25.985 ns; Loc. = LC_X21_Y17_N2; Fanout = 1; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|CC[2]~5'
        Info: 23: + IC(2.317 ns) + CELL(2.108 ns) = 30.410 ns; Loc. = PIN_193; Fanout = 0; PIN Node = 'NPZ[2]'
        Info: Total cell delay = 8.638 ns ( 28.41 % )
        Info: Total interconnect delay = 21.772 ns ( 71.59 % )
Info: th for register "Instruction_Fetch:instruction_fetch_inst|PC[8]" (data pin = "RESET", clock pin = "CLK") is -5.173 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.909 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 502; CLK Node = 'CLK'
        Info: 2: + IC(0.729 ns) + CELL(0.711 ns) = 2.909 ns; Loc. = LC_X20_Y7_N0; Fanout = 8; REG Node = 'Instruction_Fetch:instruction_fetch_inst|PC[8]'
        Info: Total cell delay = 2.180 ns ( 74.94 % )
        Info: Total interconnect delay = 0.729 ns ( 25.06 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 8.097 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_97; Fanout = 17; PIN Node = 'RESET'
        Info: 2: + IC(5.510 ns) + CELL(1.112 ns) = 8.097 ns; Loc. = LC_X20_Y7_N0; Fanout = 8; REG Node = 'Instruction_Fetch:instruction_fetch_inst|PC[8]'
        Info: Total cell delay = 2.587 ns ( 31.95 % )
        Info: Total interconnect delay = 5.510 ns ( 68.05 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 134 megabytes
    Info: Processing ended: Fri May 29 11:31:32 2009
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:07


