{"Source Block": ["hdl/projects/ad9265_fmc/zc706/system_top.v@100:110@HdlStmAssign", "wire            spi1_miso;\n\n// instantiations\n\nassign spi_csn_adc = spi0_csn[0];\nassign spi_csn_clk = spi0_csn[1];\nassign spi_clk = spi0_clk;\nassign spi_mosi = spi0_mosi;\nassign spi0_miso = spi_miso;\n\nad_iobuf #(.DATA_WIDTH(15)) iobuf_gpio_bd (\n"], "Clone Blocks": [["hdl/projects/ad9265_fmc/zc706/system_top.v@101:111", "\n// instantiations\n\nassign spi_csn_adc = spi0_csn[0];\nassign spi_csn_clk = spi0_csn[1];\nassign spi_clk = spi0_clk;\nassign spi_mosi = spi0_mosi;\nassign spi0_miso = spi_miso;\n\nad_iobuf #(.DATA_WIDTH(15)) iobuf_gpio_bd (\n  .dio_i (gpio_o[14:0]),\n"], ["hdl/projects/ad9083_evb/zcu102/system_top.v@90:100", "\n  assign gpio_i[20: 8] = gpio_bd_i;\n  assign gpio_bd_o = gpio_o[7:0];\n\n  assign spi_csn_adc = spi0_csn[0];\n  assign spi_csn_clk = spi0_csn[1];\n  assign spi_clk = spi0_clk;\n  assign spi_mosi = spi0_mosi;\n  assign spi0_miso = spi_miso;\n\n  // instantiations\n"], ["hdl/projects/ad9265_fmc/zc706/system_top.v@102:112", "// instantiations\n\nassign spi_csn_adc = spi0_csn[0];\nassign spi_csn_clk = spi0_csn[1];\nassign spi_clk = spi0_clk;\nassign spi_mosi = spi0_mosi;\nassign spi0_miso = spi_miso;\n\nad_iobuf #(.DATA_WIDTH(15)) iobuf_gpio_bd (\n  .dio_i (gpio_o[14:0]),\n  .dio_o (gpio_i[14:0]),\n"], ["hdl/projects/ad9265_fmc/zc706/system_top.v@103:113", "\nassign spi_csn_adc = spi0_csn[0];\nassign spi_csn_clk = spi0_csn[1];\nassign spi_clk = spi0_clk;\nassign spi_mosi = spi0_mosi;\nassign spi0_miso = spi_miso;\n\nad_iobuf #(.DATA_WIDTH(15)) iobuf_gpio_bd (\n  .dio_i (gpio_o[14:0]),\n  .dio_o (gpio_i[14:0]),\n  .dio_t (gpio_t[14:0]),\n"], ["hdl/projects/ad9739a_fmc/zc706/system_top.v@105:115", "  // assignments\n\n  assign spi_csn_clk = spi0_csn[0];\n  assign spi_csn_dac = spi0_csn[1];\n  assign spi_clk = spi0_clk;\n  assign spi_mosi = spi0_mosi;\n  assign spi0_miso = spi_miso;\n\n  // instantiations\n\n  ad_iobuf #(.DATA_WIDTH(15)) i_iobuf_bd (\n"], ["hdl/projects/ad9083_evb/zcu102/system_top.v@92:102", "  assign gpio_bd_o = gpio_o[7:0];\n\n  assign spi_csn_adc = spi0_csn[0];\n  assign spi_csn_clk = spi0_csn[1];\n  assign spi_clk = spi0_clk;\n  assign spi_mosi = spi0_mosi;\n  assign spi0_miso = spi_miso;\n\n  // instantiations\n\n  IBUFDS IBUFDS_inst (\n"], ["hdl/projects/m2k/standalone/system_top.v@101:111", "  wire            spi0_miso;\n\n  assign ad9963_csn = spi0_csn[0];\n  assign adf4360_cs = spi0_csn[1];\n  assign spi_clk = spi0_clk;\n  assign spi_mosi = spi0_mosi;\n  assign spi0_miso = spi_miso;\n\n  // instantiations\n\n  ad_iobuf #(.DATA_WIDTH(2)) i_iobuf (\n"], ["hdl/projects/ad9083_evb/zcu102/system_top.v@91:101", "  assign gpio_i[20: 8] = gpio_bd_i;\n  assign gpio_bd_o = gpio_o[7:0];\n\n  assign spi_csn_adc = spi0_csn[0];\n  assign spi_csn_clk = spi0_csn[1];\n  assign spi_clk = spi0_clk;\n  assign spi_mosi = spi0_mosi;\n  assign spi0_miso = spi_miso;\n\n  // instantiations\n\n"], ["hdl/projects/ad9739a_fmc/zc706/system_top.v@102:112", "  wire            spi1_mosi;\n  wire            spi1_miso;\n\n  // assignments\n\n  assign spi_csn_clk = spi0_csn[0];\n  assign spi_csn_dac = spi0_csn[1];\n  assign spi_clk = spi0_clk;\n  assign spi_mosi = spi0_mosi;\n  assign spi0_miso = spi_miso;\n\n"], ["hdl/projects/ad9739a_fmc/zc706/system_top.v@103:113", "  wire            spi1_miso;\n\n  // assignments\n\n  assign spi_csn_clk = spi0_csn[0];\n  assign spi_csn_dac = spi0_csn[1];\n  assign spi_clk = spi0_clk;\n  assign spi_mosi = spi0_mosi;\n  assign spi0_miso = spi_miso;\n\n  // instantiations\n"], ["hdl/projects/ad9739a_fmc/zc706/system_top.v@106:116", "\n  assign spi_csn_clk = spi0_csn[0];\n  assign spi_csn_dac = spi0_csn[1];\n  assign spi_clk = spi0_clk;\n  assign spi_mosi = spi0_mosi;\n  assign spi0_miso = spi_miso;\n\n  // instantiations\n\n  ad_iobuf #(.DATA_WIDTH(15)) i_iobuf_bd (\n    .dio_t (gpio_t[14:0]),\n"], ["hdl/projects/ad9265_fmc/zc706/system_top.v@99:109", "wire            spi1_mosi;\nwire            spi1_miso;\n\n// instantiations\n\nassign spi_csn_adc = spi0_csn[0];\nassign spi_csn_clk = spi0_csn[1];\nassign spi_clk = spi0_clk;\nassign spi_mosi = spi0_mosi;\nassign spi0_miso = spi_miso;\n\n"]], "Diff Content": {"Delete": [[105, "assign spi_csn_clk = spi0_csn[1];\n"]], "Add": []}}