

================================================================
== Vivado HLS Report for 'draw_box'
================================================================
* Date:           Sat May 23 21:09:09 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj_extr_.darknetsrcimage.c_draw_box_with_main.c
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.792|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 2  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.79>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %a_w), !map !13"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %a_h), !map !19"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100000 x float]* %a_data), !map !23"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %x1), !map !29"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %y1), !map !33"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %x2), !map !37"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %y2), !map !41"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %r), !map !45"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %g), !map !49"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %b), !map !53"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @draw_box_str) nounwind"   --->   Operation 14 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%y2_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %y2)" [extr_.darknetsrcimage.c_draw_box_with_main.c:18]   --->   Operation 15 'read' 'y2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x2_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x2)" [extr_.darknetsrcimage.c_draw_box_with_main.c:18]   --->   Operation 16 'read' 'x2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%y1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %y1)" [extr_.darknetsrcimage.c_draw_box_with_main.c:18]   --->   Operation 17 'read' 'y1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x1)" [extr_.darknetsrcimage.c_draw_box_with_main.c:18]   --->   Operation 18 'read' 'x1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%a_h_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %a_h)" [extr_.darknetsrcimage.c_draw_box_with_main.c:18]   --->   Operation 19 'read' 'a_h_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%a_w_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %a_w)" [extr_.darknetsrcimage.c_draw_box_with_main.c:18]   --->   Operation 20 'read' 'a_w_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x1_read, i32 31)" [extr_.darknetsrcimage.c_draw_box_with_main.c:22]   --->   Operation 21 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i32 %x1_read to i31" [extr_.darknetsrcimage.c_draw_box_with_main.c:22]   --->   Operation 22 'trunc' 'trunc_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.61ns)   --->   "%select_ln22 = select i1 %tmp, i31 0, i31 %trunc_ln22" [extr_.darknetsrcimage.c_draw_box_with_main.c:22]   --->   Operation 23 'select' 'select_ln22' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i31 %select_ln22 to i32" [extr_.darknetsrcimage.c_draw_box_with_main.c:22]   --->   Operation 24 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.54ns)   --->   "%icmp_ln23 = icmp slt i32 %zext_ln22, %a_w_read" [extr_.darknetsrcimage.c_draw_box_with_main.c:23]   --->   Operation 25 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.78ns)   --->   "%add_ln23 = add nsw i32 -1, %a_w_read" [extr_.darknetsrcimage.c_draw_box_with_main.c:23]   --->   Operation 26 'add' 'add_ln23' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.63ns)   --->   "%i_2 = select i1 %icmp_ln23, i32 %zext_ln22, i32 %add_ln23" [extr_.darknetsrcimage.c_draw_box_with_main.c:23]   --->   Operation 27 'select' 'i_2' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x2_read, i32 31)" [extr_.darknetsrcimage.c_draw_box_with_main.c:24]   --->   Operation 28 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i32 %x2_read to i31" [extr_.darknetsrcimage.c_draw_box_with_main.c:24]   --->   Operation 29 'trunc' 'trunc_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.61ns)   --->   "%select_ln24 = select i1 %tmp_1, i31 0, i31 %trunc_ln24" [extr_.darknetsrcimage.c_draw_box_with_main.c:24]   --->   Operation 30 'select' 'select_ln24' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i31 %select_ln24 to i32" [extr_.darknetsrcimage.c_draw_box_with_main.c:24]   --->   Operation 31 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.54ns)   --->   "%icmp_ln25 = icmp slt i32 %zext_ln24, %a_w_read" [extr_.darknetsrcimage.c_draw_box_with_main.c:25]   --->   Operation 32 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.63ns)   --->   "%select_ln25 = select i1 %icmp_ln25, i32 %zext_ln24, i32 %add_ln23" [extr_.darknetsrcimage.c_draw_box_with_main.c:25]   --->   Operation 33 'select' 'select_ln25' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y1_read, i32 31)" [extr_.darknetsrcimage.c_draw_box_with_main.c:27]   --->   Operation 34 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i32 %y1_read to i31" [extr_.darknetsrcimage.c_draw_box_with_main.c:27]   --->   Operation 35 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.61ns)   --->   "%select_ln27 = select i1 %tmp_2, i31 0, i31 %trunc_ln27" [extr_.darknetsrcimage.c_draw_box_with_main.c:27]   --->   Operation 36 'select' 'select_ln27' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i31 %select_ln27 to i32" [extr_.darknetsrcimage.c_draw_box_with_main.c:27]   --->   Operation 37 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.54ns)   --->   "%icmp_ln28 = icmp slt i32 %zext_ln27, %a_h_read" [extr_.darknetsrcimage.c_draw_box_with_main.c:28]   --->   Operation 38 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.78ns)   --->   "%add_ln28 = add nsw i32 -1, %a_h_read" [extr_.darknetsrcimage.c_draw_box_with_main.c:28]   --->   Operation 39 'add' 'add_ln28' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.63ns)   --->   "%i = select i1 %icmp_ln28, i32 %zext_ln27, i32 %add_ln28" [extr_.darknetsrcimage.c_draw_box_with_main.c:28]   --->   Operation 40 'select' 'i' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y2_read, i32 31)" [extr_.darknetsrcimage.c_draw_box_with_main.c:29]   --->   Operation 41 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %y2_read to i31" [extr_.darknetsrcimage.c_draw_box_with_main.c:29]   --->   Operation 42 'trunc' 'trunc_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.61ns)   --->   "%select_ln29 = select i1 %tmp_3, i31 0, i31 %trunc_ln29" [extr_.darknetsrcimage.c_draw_box_with_main.c:29]   --->   Operation 43 'select' 'select_ln29' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i31 %select_ln29 to i32" [extr_.darknetsrcimage.c_draw_box_with_main.c:29]   --->   Operation 44 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.54ns)   --->   "%icmp_ln30 = icmp slt i32 %zext_ln29, %a_h_read" [extr_.darknetsrcimage.c_draw_box_with_main.c:30]   --->   Operation 45 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.63ns)   --->   "%select_ln30 = select i1 %icmp_ln30, i32 %zext_ln29, i32 %add_ln28" [extr_.darknetsrcimage.c_draw_box_with_main.c:30]   --->   Operation 46 'select' 'select_ln30' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.06ns)   --->   "br label %0" [extr_.darknetsrcimage.c_draw_box_with_main.c:32]   --->   Operation 47 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%i_0 = phi i32 [ %i_2, %._crit_edge ], [ %i_3, %1 ]"   --->   Operation 48 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.54ns)   --->   "%icmp_ln32 = icmp sgt i32 %i_0, %select_ln25" [extr_.darknetsrcimage.c_draw_box_with_main.c:32]   --->   Operation 49 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %icmp_ln32, label %.preheader.preheader, label %1" [extr_.darknetsrcimage.c_draw_box_with_main.c:32]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.78ns)   --->   "%i_3 = add nsw i32 %i_0, 1" [extr_.darknetsrcimage.c_draw_box_with_main.c:32]   --->   Operation 51 'add' 'i_3' <Predicate = (!icmp_ln32)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br label %0" [extr_.darknetsrcimage.c_draw_box_with_main.c:32]   --->   Operation 52 'br' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.06ns)   --->   "br label %.preheader" [extr_.darknetsrcimage.c_draw_box_with_main.c:42]   --->   Operation 53 'br' <Predicate = (icmp_ln32)> <Delay = 1.06>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%i_1 = phi i32 [ %i_4, %2 ], [ %i, %.preheader.preheader ]"   --->   Operation 54 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.54ns)   --->   "%icmp_ln42 = icmp sgt i32 %i_1, %select_ln30" [extr_.darknetsrcimage.c_draw_box_with_main.c:42]   --->   Operation 55 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %icmp_ln42, label %3, label %2" [extr_.darknetsrcimage.c_draw_box_with_main.c:42]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.78ns)   --->   "%i_4 = add nsw i32 %i_1, 1" [extr_.darknetsrcimage.c_draw_box_with_main.c:42]   --->   Operation 57 'add' 'i_4' <Predicate = (!icmp_ln42)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "br label %.preheader" [extr_.darknetsrcimage.c_draw_box_with_main.c:42]   --->   Operation 58 'br' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "ret void" [extr_.darknetsrcimage.c_draw_box_with_main.c:52]   --->   Operation 59 'ret' <Predicate = (icmp_ln42)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.79ns
The critical path consists of the following:
	wire read on port 'y2' (extr_.darknetsrcimage.c_draw_box_with_main.c:18) [22]  (0 ns)
	'select' operation ('select_ln29', extr_.darknetsrcimage.c_draw_box_with_main.c:29) [50]  (0.615 ns)
	'icmp' operation ('icmp_ln30', extr_.darknetsrcimage.c_draw_box_with_main.c:30) [52]  (1.55 ns)
	'select' operation ('y2', extr_.darknetsrcimage.c_draw_box_with_main.c:30) [53]  (0.631 ns)

 <State 2>: 1.78ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', extr_.darknetsrcimage.c_draw_box_with_main.c:23) ('i', extr_.darknetsrcimage.c_draw_box_with_main.c:32) [56]  (0 ns)
	'add' operation ('i', extr_.darknetsrcimage.c_draw_box_with_main.c:32) [60]  (1.78 ns)

 <State 3>: 1.78ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', extr_.darknetsrcimage.c_draw_box_with_main.c:28) ('i', extr_.darknetsrcimage.c_draw_box_with_main.c:42) [65]  (0 ns)
	'add' operation ('i', extr_.darknetsrcimage.c_draw_box_with_main.c:42) [69]  (1.78 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
