{"gems":{"name":"rggen-systemverilog","downloads":34113,"version":"0.30.2","version_created_at":"2023-08-08T14:52:32.207Z","version_downloads":4,"platform":"ruby","authors":"Taichi Ishitani","info":"SystemVerilog RTL and UVM RAL model generators for RgGen.\n","licenses":["MIT"],"metadata":{"wiki_uri":"https://github.com/rggen/rggen/wiki","bug_tracker_uri":"https://github.com/rggen/rggen/issues","source_code_uri":"https://github.com/rggen/rggen-systemverilog","mailing_list_uri":"https://groups.google.com/d/forum/rggen","rubygems_mfa_required":"true"},"yanked":false,"sha":"a26a9e7de49da3fddf760223e7bbcd79a6c1b34492a3b47177a31b357b2a45c7","project_uri":"https://rubygems.org/gems/rggen-systemverilog","gem_uri":"https://rubygems.org/gems/rggen-systemverilog-0.30.2.gem","homepage_uri":"https://github.com/rggen/rggen-systemverilog","wiki_uri":"https://github.com/rggen/rggen/wiki","documentation_uri":null,"mailing_list_uri":"https://groups.google.com/d/forum/rggen","source_code_uri":"https://github.com/rggen/rggen-systemverilog","bug_tracker_uri":"https://github.com/rggen/rggen/issues","changelog_uri":null,"funding_uri":null,"dependencies":{"development":[{"name":"bundler","requirements":">= 0"}],"runtime":[]}},"vcs_name":"GitHub","ci":1,"github_actions":1,"vcs_uri":"https://github.com/rggen/rggen-systemverilog"}