Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon May 27 08:27:04 2024
| Host         : VietAn running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_loopback_control_sets_placed.rpt
| Design       : uart_loopback
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              27 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               9 |            3 |
| Yes          | No                    | No                     |              17 |            6 |
| Yes          | No                    | Yes                    |              47 |           11 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+--------------------------------+------------------------------------------+------------------+----------------+
|    Clock Signal    |          Enable Signal         |             Set/Reset Signal             | Slice Load Count | Bel Load Count |
+--------------------+--------------------------------+------------------------------------------+------------------+----------------+
|  sys_clk_IBUF_BUFG | UART_RX_INST/state_reg[0][0]   | state[1]_i_3_n_0                         |                1 |              2 |
|  sys_clk_IBUF_BUFG | UART_TX_INST/tx_cnt_reg_0_sn_1 | state[1]_i_3_n_0                         |                1 |              4 |
|  sys_clk_IBUF_BUFG | UART_RX_INST/E[0]              | state[1]_i_3_n_0                         |                3 |              8 |
|  sys_clk_IBUF_BUFG | UART_TX_INST/r_Tx_Data         |                                          |                2 |              8 |
|  sys_clk_IBUF_BUFG |                                | UART_TX_INST/r_Clock_Count[8]_i_1__0_n_0 |                3 |              9 |
|  sys_clk_IBUF_BUFG | UART_RX_INST/r_Clock_Count     |                                          |                4 |              9 |
|  sys_clk_IBUF_BUFG |                                |                                          |               10 |             27 |
|  sys_clk_IBUF_BUFG | wait_cnt[31]_i_1_n_0           | state[1]_i_3_n_0                         |                6 |             33 |
+--------------------+--------------------------------+------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     1 |
| 8      |                     2 |
| 9      |                     2 |
| 16+    |                     2 |
+--------+-----------------------+


