
*** Running vivado
    with args -log blk_mem_LNPN_I_inhi.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_mem_LNPN_I_inhi.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source blk_mem_LNPN_I_inhi.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 364.043 ; gain = 153.477
INFO: [Synth 8-638] synthesizing module 'blk_mem_LNPN_I_inhi' [d:/research/Xilinx/DrosophilaOlfactorySystem/release/DrosophilaOlfactorySystem20230324/DrosophilaOlfactorySystem20230324.srcs/sources_1/ip/blk_mem_LNPN_I_inhi/synth/blk_mem_LNPN_I_inhi.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_LNPN_I_inhi' (9#1) [d:/research/Xilinx/DrosophilaOlfactorySystem/release/DrosophilaOlfactorySystem20230324/DrosophilaOlfactorySystem20230324.srcs/sources_1/ip/blk_mem_LNPN_I_inhi/synth/blk_mem_LNPN_I_inhi.vhd:74]
Finished RTL Elaboration : Time (s): cpu = 00:01:23 ; elapsed = 00:01:38 . Memory (MB): peak = 562.938 ; gain = 352.371
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:23 ; elapsed = 00:01:38 . Memory (MB): peak = 562.938 ; gain = 352.371
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 617.262 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:37 ; elapsed = 00:01:53 . Memory (MB): peak = 617.262 ; gain = 406.695
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:37 ; elapsed = 00:01:53 . Memory (MB): peak = 617.262 ; gain = 406.695
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:37 ; elapsed = 00:01:53 . Memory (MB): peak = 617.262 ; gain = 406.695
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:37 ; elapsed = 00:01:53 . Memory (MB): peak = 617.262 ; gain = 406.695
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:37 ; elapsed = 00:01:53 . Memory (MB): peak = 617.262 ; gain = 406.695
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:53 ; elapsed = 00:02:09 . Memory (MB): peak = 639.641 ; gain = 429.074
Finished Timing Optimization : Time (s): cpu = 00:01:53 ; elapsed = 00:02:09 . Memory (MB): peak = 639.641 ; gain = 429.074
Finished Technology Mapping : Time (s): cpu = 00:01:53 ; elapsed = 00:02:09 . Memory (MB): peak = 649.227 ; gain = 438.660
Finished IO Insertion : Time (s): cpu = 00:01:54 ; elapsed = 00:02:10 . Memory (MB): peak = 649.227 ; gain = 438.660
Finished Renaming Generated Instances : Time (s): cpu = 00:01:54 ; elapsed = 00:02:10 . Memory (MB): peak = 649.227 ; gain = 438.660
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:54 ; elapsed = 00:02:10 . Memory (MB): peak = 649.227 ; gain = 438.660
Finished Renaming Generated Ports : Time (s): cpu = 00:01:54 ; elapsed = 00:02:10 . Memory (MB): peak = 649.227 ; gain = 438.660
Finished Handling Custom Attributes : Time (s): cpu = 00:01:54 ; elapsed = 00:02:10 . Memory (MB): peak = 649.227 ; gain = 438.660
Finished Renaming Generated Nets : Time (s): cpu = 00:01:54 ; elapsed = 00:02:10 . Memory (MB): peak = 649.227 ; gain = 438.660

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:54 ; elapsed = 00:02:10 . Memory (MB): peak = 649.227 ; gain = 438.660
synth_design: Time (s): cpu = 00:01:48 ; elapsed = 00:01:57 . Memory (MB): peak = 679.758 ; gain = 395.469
