0.7
2020.2
May 21 2025
22:59:56
/home/Sol/Digital-System-Design-II/execute/execute.sim/sim_1/synth/timing/xsim/aluTB_time_synth.v,1760129229,verilog,,,,aluN;glbl,,,../../../../../../../Xilinx/Vivado/2025.1/data/rsb/busdef,,,,,
/home/Sol/Digital-System-Design-II/execute/execute.srcs/sim_1/new/aluTB.vhd,1760128506,vhdl,,,,alutb,,,,,,,,
