// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "03/08/2018 22:18:44"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module lab03 (
	S,
	key3,
	key2,
	clk_27,
	led,
	saida_contador,
	soma_exibir,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4);
input 	[7:0] S;
input 	key3;
input 	key2;
input 	clk_27;
output 	led;
output 	[3:0] saida_contador;
output 	[7:0] soma_exibir;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \DISP2|outt[4]~27_combout ;
wire \DISP2|outt[4]~31_combout ;
wire \DISP2|outt[4]~32_combout ;
wire \DISP2|outt[6]~39_combout ;
wire \DISP2|outt[6]~41_combout ;
wire \DISP2|outt[6]~43_combout ;
wire \DISP2|outt[6]~51_combout ;
wire \DISP2|outt[6]~52_combout ;
wire \DISP2|outt[6]~53_combout ;
wire \DISPLAYTOTAL|LessThan0~0_combout ;
wire \MAQUINONA|OPERA|Somador|SOMA1|s~0_combout ;
wire \DISP2|outt[6]~59_combout ;
wire \DISP3|outt[4]~7_combout ;
wire \DISP3|outt[4]~12_combout ;
wire \DISP3|outt[4]~10_combout ;
wire \DISP2|outt[6]~5_combout ;
wire \DISP2|outt[6]~6_combout ;
wire \DISP3|outt[6]~25_combout ;
wire \DISP3|outt[6]~32_combout ;
wire \DISP3|outt[1]~38_combout ;
wire \DISP3|outt[1]~41_combout ;
wire \DISPLAYTOTAL|LessThan4~3_combout ;
wire \DISP2|outt[6]~65_combout ;
wire \DISP2|outt[6]~66_combout ;
wire \key2~combout ;
wire \clk_27~combout ;
wire \BS|y_present.a~0_combout ;
wire \BS|y_present.a~regout ;
wire \BS|y_next.b~0_combout ;
wire \BS|y_present.b~regout ;
wire \MAQUINONA|OPERA|COMPARA0|LessThan0~1_cout ;
wire \MAQUINONA|OPERA|COMPARA0|LessThan0~3_cout ;
wire \MAQUINONA|OPERA|COMPARA0|LessThan0~5_cout ;
wire \MAQUINONA|OPERA|COMPARA0|LessThan0~7_cout ;
wire \MAQUINONA|OPERA|COMPARA0|LessThan0~9_cout ;
wire \MAQUINONA|OPERA|COMPARA0|LessThan0~11_cout ;
wire \MAQUINONA|OPERA|COMPARA0|LessThan0~13_cout ;
wire \MAQUINONA|OPERA|COMPARA0|LessThan0~14_combout ;
wire \MAQUINONA|CONTROL|FFJK1|qS~0_combout ;
wire \MAQUINONA|CONTROL|FFJK1|qS~regout ;
wire \MAQUINONA|CONTROL|FFJK2|qS~0_combout ;
wire \MAQUINONA|CONTROL|FFJK2|qS~regout ;
wire \MAQUINONA|CONTROL|d~combout ;
wire \DIV|cnt~0_combout ;
wire \DIV|cnt~regout ;
wire \DIV|ax~0_combout ;
wire \DIV|ax~regout ;
wire \COUNTER|FFD0|qS~0_combout ;
wire \key3~combout ;
wire \COUNTER|FFD0|qS~regout ;
wire \COUNTER|FFD1|qS~0_combout ;
wire \COUNTER|FFD1|qS~regout ;
wire \COUNTER|FFD2|qS~0_combout ;
wire \COUNTER|FFD2|qS~regout ;
wire \COUNTER|next_D[3]~0_combout ;
wire \COUNTER|FFD3|qS~regout ;
wire \~GND~combout ;
wire \MAQUINONA|OPERA|Registrador|FFD1|qS~0_combout ;
wire \MAQUINONA|clearVerdadeiro~0_combout ;
wire \MAQUINONA|OPERA|Registrador|FFD1|qS~regout ;
wire \MAQUINONA|OPERA|Somador|SOMA2|s~1_cout ;
wire \MAQUINONA|OPERA|Somador|SOMA2|s~2_combout ;
wire \MAQUINONA|CONTROL|ld_tot~combout ;
wire \MAQUINONA|OPERA|Registrador|FFD2|qS~regout ;
wire \MAQUINONA|OPERA|Somador|SOMA2|s~3 ;
wire \MAQUINONA|OPERA|Somador|SOMA2|s~4_combout ;
wire \MAQUINONA|OPERA|Registrador|FFD3|qS~regout ;
wire \MAQUINONA|OPERA|Somador|SOMA2|s~5 ;
wire \MAQUINONA|OPERA|Somador|SOMA2|s~6_combout ;
wire \MAQUINONA|OPERA|Registrador|FFD4|qS~regout ;
wire \MAQUINONA|OPERA|Somador|SOMA2|s~7 ;
wire \MAQUINONA|OPERA|Somador|SOMA2|s~8_combout ;
wire \MAQUINONA|OPERA|Registrador|FFD5|qS~regout ;
wire \MAQUINONA|OPERA|Somador|SOMA2|s~9 ;
wire \MAQUINONA|OPERA|Somador|SOMA2|s~10_combout ;
wire \MAQUINONA|OPERA|Registrador|FFD6|qS~regout ;
wire \MAQUINONA|OPERA|Somador|SOMA2|s~11 ;
wire \MAQUINONA|OPERA|Somador|SOMA2|s~12_combout ;
wire \MAQUINONA|OPERA|Registrador|FFD7|qS~2_combout ;
wire \MAQUINONA|OPERA|Registrador|FFD7|qS~regout ;
wire \MAQUINONA|OPERA|Registrador|FFD8|qS~0_combout ;
wire \MAQUINONA|OPERA|Registrador|FFD8|qS~regout ;
wire \DISPLAYMOEDA|aux_bin~1_combout ;
wire \DISPLAYMOEDA|aux_bin~2_combout ;
wire \DISPLAYMOEDA|b2cd[2]~0_combout ;
wire \DISPLAYMOEDA|b2cd[1]~1_combout ;
wire \DISPLAYMOEDA|aux_bin~0_combout ;
wire \DISPLAYMOEDA|b2cd[3]~2_combout ;
wire \DISP0|outt[0]~17_combout ;
wire \DISP0|outt[1]~25_combout ;
wire \DISP0|outt[1]~26_combout ;
wire \DISP0|outt[2]~18_combout ;
wire \DISP0|outt[3]~19_combout ;
wire \DISP0|outt[3]~20_combout ;
wire \DISP0|outt[3]~21_combout ;
wire \DISP0|outt[3]~22_combout ;
wire \DISP0|outt[4]~3_combout ;
wire \DISP0|outt[4]~4_combout ;
wire \DISP0|outt[4]~24_combout ;
wire \DISP0|outt[5]~23_combout ;
wire \DISP0|outt[6]~13_combout ;
wire \DISP0|outt[6]~10_combout ;
wire \DISP0|outt[6]~15_combout ;
wire \DISP0|outt[6]~14_combout ;
wire \DISP0|outt[6]~16_combout ;
wire \DISPLAYMOEDA|b2cd[5]~3_combout ;
wire \DISPLAYMOEDA|LessThan0~0_combout ;
wire \DISPLAYMOEDA|b2cd[4]~4_combout ;
wire \DISP1|outt[0]~9_combout ;
wire \DISP1|outt[1]~3_combout ;
wire \DISP1|outt[1]~13_combout ;
wire \DISP1|Equal9~3_combout ;
wire \DISP1|Equal9~6_combout ;
wire \DISP1|outt[4]~10_combout ;
wire \DISP1|outt[5]~11_combout ;
wire \DISP1|outt[6]~12_combout ;
wire \DISPLAYTOTAL|aux_bin~1_combout ;
wire \DISPLAYTOTAL|aux_bin~2_combout ;
wire \DISPLAYTOTAL|aux_bin~3_combout ;
wire \DISPLAYTOTAL|aux_bin~5_combout ;
wire \DISPLAYTOTAL|aux_bin~7_combout ;
wire \DISPLAYTOTAL|aux_bin~0_combout ;
wire \DISPLAYTOTAL|aux_bin~4_combout ;
wire \DISPLAYTOTAL|aux_bin~8_combout ;
wire \DISPLAYTOTAL|b3cd[2]~0_combout ;
wire \DISPLAYTOTAL|b3cd[1]~1_combout ;
wire \DISPLAYTOTAL|aux_bin~6_combout ;
wire \DISPLAYTOTAL|b3cd[3]~2_combout ;
wire \DISP2|outt[0]~19_combout ;
wire \DISP2|outt[1]~67_combout ;
wire \DISP2|outt[1]~68_combout ;
wire \DISP2|outt[2]~20_combout ;
wire \DISP2|outt~21_combout ;
wire \DISP2|outt[3]~22_combout ;
wire \DISP2|outt[3]~23_combout ;
wire \DISP2|outt[3]~24_combout ;
wire \DISP2|outt[4]~25_combout ;
wire \DISPLAYTOTAL|aux_bin~9_combout ;
wire \DISP2|outt[4]~26_combout ;
wire \DISP2|outt[6]~46_combout ;
wire \DISP2|outt[4]~58_combout ;
wire \DISP2|outt[4]~28_combout ;
wire \DISP2|outt[4]~29_combout ;
wire \DISPLAYTOTAL|aux_bin~10_combout ;
wire \DISP2|outt[4]~30_combout ;
wire \DISP2|outt[4]~33_combout ;
wire \DISP2|outt[4]~34_combout ;
wire \DISP2|outt[4]~35_combout ;
wire \DISP2|outt[4]~36_combout ;
wire \DISP2|outt[6]~37_combout ;
wire \DISP2|outt[6]~40_combout ;
wire \DISP2|outt[6]~38_combout ;
wire \DISP2|outt[6]~42_combout ;
wire \DISP2|outt[6]~44_combout ;
wire \DISP2|outt[6]~45_combout ;
wire \DISP2|outt[6]~47_combout ;
wire \DISP2|outt[4]~48_combout ;
wire \DISP2|outt[5]~49_combout ;
wire \DISP2|outt[6]~50_combout ;
wire \DISP2|outt[6]~12_combout ;
wire \DISP2|outt[6]~8_combout ;
wire \DISP2|outt[6]~63_combout ;
wire \DISP2|outt[6]~15_combout ;
wire \DISP2|outt[6]~64_combout ;
wire \DISP2|outt[6]~60_combout ;
wire \DISP2|outt[6]~61_combout ;
wire \DISP2|outt[6]~62_combout ;
wire \DISP2|outt[6]~54_combout ;
wire \DISP2|outt[6]~55_combout ;
wire \DISP2|outt[6]~56_combout ;
wire \DISP2|outt[6]~57_combout ;
wire \DISPLAYTOTAL|aux_bin~14_combout ;
wire \DISPLAYTOTAL|aux_bin~15_combout ;
wire \DISPLAYTOTAL|aux_bin~12_combout ;
wire \DISPLAYTOTAL|aux_bin~13_combout ;
wire \DISPLAYTOTAL|aux_bin~17_combout ;
wire \DISPLAYTOTAL|b3cd[5]~3_combout ;
wire \DISPLAYTOTAL|b3cd[4]~4_combout ;
wire \DISPLAYTOTAL|aux_bin~16_combout ;
wire \DISPLAYTOTAL|aux_bin~11_combout ;
wire \DISPLAYTOTAL|b3cd[6]~5_combout ;
wire \DISPLAYTOTAL|LessThan6~0_combout ;
wire \DISPLAYTOTAL|b3cd[6]~6_combout ;
wire \DISPLAYTOTAL|b3cd[7]~7_combout ;
wire \DISP3|outt[0]~56_combout ;
wire \DISP3|outt[1]~42_combout ;
wire \DISP3|outt[1]~40_combout ;
wire \DISP3|outt[1]~39_combout ;
wire \DISP3|outt[1]~37_combout ;
wire \DISP3|outt[1]~67_combout ;
wire \DISP3|outt[1]~47_combout ;
wire \DISP3|outt[1]~68_combout ;
wire \DISP3|outt[2]~57_combout ;
wire \DISP3|outt[3]~58_combout ;
wire \DISP3|outt[3]~59_combout ;
wire \DISP3|outt[3]~60_combout ;
wire \DISP3|outt[4]~5_combout ;
wire \DISP3|outt[4]~4_combout ;
wire \DISP3|outt[4]~50_combout ;
wire \DISP3|outt[4]~8_combout ;
wire \DISP3|outt[4]~51_combout ;
wire \DISP3|outt[4]~65_combout ;
wire \DISP3|outt[4]~66_combout ;
wire \DISP3|outt[4]~9_combout ;
wire \DISP3|outt[4]~63_combout ;
wire \DISP3|outt[3]~61_combout ;
wire \DISP3|outt[5]~62_combout ;
wire \DISP3|outt[6]~23_combout ;
wire \DISP3|outt[6]~22_combout ;
wire \DISP3|outt[6]~52_combout ;
wire \DISP3|outt[6]~26_combout ;
wire \DISP3|outt[6]~53_combout ;
wire \DISP3|outt[6]~30_combout ;
wire \DISP3|outt[6]~54_combout ;
wire \DISP3|outt[6]~55_combout ;
wire \DISP3|outt[6]~64_combout ;
wire \DISPLAYTOTAL|LessThan4~9_combout ;
wire \DISPLAYTOTAL|LessThan6~1_combout ;
wire \DISP4|Equal8~0_combout ;
wire \DISP4|Equal8~1_combout ;
wire \DISP4|outt[5]~0_combout ;
wire [5:0] \ROM0|altsyncram_component|auto_generated|q_a ;
wire [7:0] \S~combout ;

wire [0:0] \ROM0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \ROM0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \ROM0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \ROM0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \ROM0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \ROM0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;

assign \ROM0|altsyncram_component|auto_generated|q_a [0] = \ROM0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \ROM0|altsyncram_component|auto_generated|q_a [2] = \ROM0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \ROM0|altsyncram_component|auto_generated|q_a [5] = \ROM0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \ROM0|altsyncram_component|auto_generated|q_a [3] = \ROM0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \ROM0|altsyncram_component|auto_generated|q_a [4] = \ROM0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \ROM0|altsyncram_component|auto_generated|q_a [1] = \ROM0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

cycloneii_lcell_comb \DISP2|outt[4]~27 (
// Equation(s):
// \DISP2|outt[4]~27_combout  = (\MAQUINONA|OPERA|Registrador|FFD4|qS~regout  & (\DISPLAYTOTAL|aux_bin~9_combout  $ (!\MAQUINONA|OPERA|Registrador|FFD2|qS~regout ))) # (!\MAQUINONA|OPERA|Registrador|FFD4|qS~regout  & (\DISPLAYTOTAL|aux_bin~9_combout  & 
// !\MAQUINONA|OPERA|Registrador|FFD2|qS~regout ))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD4|qS~regout ),
	.datab(\DISPLAYTOTAL|aux_bin~9_combout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD2|qS~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\DISP2|outt[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[4]~27 .lut_mask = 16'h8686;
defparam \DISP2|outt[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt[4]~31 (
// Equation(s):
// \DISP2|outt[4]~31_combout  = (\DISPLAYTOTAL|aux_bin~9_combout  & ((\MAQUINONA|OPERA|Registrador|FFD4|qS~regout  & (\MAQUINONA|OPERA|Registrador|FFD2|qS~regout  $ (\DISPLAYTOTAL|aux_bin~10_combout ))) # (!\MAQUINONA|OPERA|Registrador|FFD4|qS~regout  & 
// (!\MAQUINONA|OPERA|Registrador|FFD2|qS~regout  & !\DISPLAYTOTAL|aux_bin~10_combout )))) # (!\DISPLAYTOTAL|aux_bin~9_combout  & (!\MAQUINONA|OPERA|Registrador|FFD4|qS~regout  & (\MAQUINONA|OPERA|Registrador|FFD2|qS~regout  & 
// \DISPLAYTOTAL|aux_bin~10_combout )))

	.dataa(\DISPLAYTOTAL|aux_bin~9_combout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD4|qS~regout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD2|qS~regout ),
	.datad(\DISPLAYTOTAL|aux_bin~10_combout ),
	.cin(gnd),
	.combout(\DISP2|outt[4]~31_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[4]~31 .lut_mask = 16'h1882;
defparam \DISP2|outt[4]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt[4]~32 (
// Equation(s):
// \DISP2|outt[4]~32_combout  = (\MAQUINONA|OPERA|Registrador|FFD2|qS~regout  & (\MAQUINONA|OPERA|Registrador|FFD6|qS~regout  $ ((!\MAQUINONA|OPERA|Registrador|FFD8|qS~regout )))) # (!\MAQUINONA|OPERA|Registrador|FFD2|qS~regout  & 
// ((\MAQUINONA|OPERA|Registrador|FFD6|qS~regout  & (!\MAQUINONA|OPERA|Registrador|FFD8|qS~regout )) # (!\MAQUINONA|OPERA|Registrador|FFD6|qS~regout  & (\MAQUINONA|OPERA|Registrador|FFD8|qS~regout  & \MAQUINONA|OPERA|Registrador|FFD7|qS~regout ))))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD2|qS~regout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD6|qS~regout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD8|qS~regout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD7|qS~regout ),
	.cin(gnd),
	.combout(\DISP2|outt[4]~32_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[4]~32 .lut_mask = 16'h9686;
defparam \DISP2|outt[4]~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt[6]~39 (
// Equation(s):
// \DISP2|outt[6]~39_combout  = (\DISPLAYTOTAL|aux_bin~10_combout  & (((\DISPLAYTOTAL|aux_bin~9_combout )))) # (!\DISPLAYTOTAL|aux_bin~10_combout  & ((\DISPLAYTOTAL|aux_bin~9_combout  & (!\DISP2|outt[6]~59_combout )) # (!\DISPLAYTOTAL|aux_bin~9_combout  & 
// ((!\DISP2|outt[6]~38_combout )))))

	.dataa(\DISPLAYTOTAL|aux_bin~10_combout ),
	.datab(\DISP2|outt[6]~59_combout ),
	.datac(\DISPLAYTOTAL|aux_bin~9_combout ),
	.datad(\DISP2|outt[6]~38_combout ),
	.cin(gnd),
	.combout(\DISP2|outt[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[6]~39 .lut_mask = 16'hB0B5;
defparam \DISP2|outt[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt[6]~41 (
// Equation(s):
// \DISP2|outt[6]~41_combout  = (\DISPLAYTOTAL|aux_bin~10_combout  & ((\DISP2|outt[6]~39_combout  & ((\DISP2|outt[6]~40_combout ))) # (!\DISP2|outt[6]~39_combout  & (!\DISP2|outt[4]~28_combout )))) # (!\DISPLAYTOTAL|aux_bin~10_combout  & 
// (((\DISP2|outt[6]~39_combout ))))

	.dataa(\DISP2|outt[4]~28_combout ),
	.datab(\DISPLAYTOTAL|aux_bin~10_combout ),
	.datac(\DISP2|outt[6]~39_combout ),
	.datad(\DISP2|outt[6]~40_combout ),
	.cin(gnd),
	.combout(\DISP2|outt[6]~41_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[6]~41 .lut_mask = 16'hF434;
defparam \DISP2|outt[6]~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt[6]~43 (
// Equation(s):
// \DISP2|outt[6]~43_combout  = (\MAQUINONA|OPERA|Registrador|FFD3|qS~regout  & (\MAQUINONA|OPERA|Registrador|FFD7|qS~regout  & (\MAQUINONA|OPERA|Registrador|FFD8|qS~regout  $ (!\MAQUINONA|OPERA|Registrador|FFD6|qS~regout )))) # 
// (!\MAQUINONA|OPERA|Registrador|FFD3|qS~regout  & (!\MAQUINONA|OPERA|Registrador|FFD7|qS~regout  & ((\MAQUINONA|OPERA|Registrador|FFD8|qS~regout ) # (!\MAQUINONA|OPERA|Registrador|FFD6|qS~regout ))))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD8|qS~regout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD3|qS~regout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD7|qS~regout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD6|qS~regout ),
	.cin(gnd),
	.combout(\DISP2|outt[6]~43_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[6]~43 .lut_mask = 16'h8243;
defparam \DISP2|outt[6]~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt[6]~51 (
// Equation(s):
// \DISP2|outt[6]~51_combout  = (\DISPLAYTOTAL|aux_bin~9_combout  & (\MAQUINONA|OPERA|Registrador|FFD2|qS~regout  $ ((!\MAQUINONA|OPERA|Registrador|FFD4|qS~regout )))) # (!\DISPLAYTOTAL|aux_bin~9_combout  & (\MAQUINONA|OPERA|Registrador|FFD3|qS~regout  $ 
// (((!\MAQUINONA|OPERA|Registrador|FFD2|qS~regout  & \MAQUINONA|OPERA|Registrador|FFD4|qS~regout )))))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD2|qS~regout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD4|qS~regout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD3|qS~regout ),
	.datad(\DISPLAYTOTAL|aux_bin~9_combout ),
	.cin(gnd),
	.combout(\DISP2|outt[6]~51_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[6]~51 .lut_mask = 16'h99B4;
defparam \DISP2|outt[6]~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt[6]~52 (
// Equation(s):
// \DISP2|outt[6]~52_combout  = (\MAQUINONA|OPERA|Registrador|FFD3|qS~regout  & ((\DISPLAYTOTAL|aux_bin~9_combout ) # ((\MAQUINONA|OPERA|Registrador|FFD2|qS~regout  & !\MAQUINONA|OPERA|Registrador|FFD4|qS~regout )))) # 
// (!\MAQUINONA|OPERA|Registrador|FFD3|qS~regout  & (\DISPLAYTOTAL|aux_bin~9_combout  $ (((\MAQUINONA|OPERA|Registrador|FFD4|qS~regout ) # (!\MAQUINONA|OPERA|Registrador|FFD2|qS~regout )))))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD3|qS~regout ),
	.datab(\DISPLAYTOTAL|aux_bin~9_combout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD2|qS~regout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD4|qS~regout ),
	.cin(gnd),
	.combout(\DISP2|outt[6]~52_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[6]~52 .lut_mask = 16'h99E9;
defparam \DISP2|outt[6]~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt[6]~53 (
// Equation(s):
// \DISP2|outt[6]~53_combout  = (!\MAQUINONA|OPERA|Registrador|FFD5|qS~regout  & ((\DISPLAYTOTAL|aux_bin~10_combout  & (\DISP2|outt[6]~51_combout )) # (!\DISPLAYTOTAL|aux_bin~10_combout  & ((\DISP2|outt[6]~52_combout )))))

	.dataa(\DISP2|outt[6]~51_combout ),
	.datab(\DISP2|outt[6]~52_combout ),
	.datac(\DISPLAYTOTAL|aux_bin~10_combout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD5|qS~regout ),
	.cin(gnd),
	.combout(\DISP2|outt[6]~53_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[6]~53 .lut_mask = 16'h00AC;
defparam \DISP2|outt[6]~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISPLAYTOTAL|LessThan0~0 (
// Equation(s):
// \DISPLAYTOTAL|LessThan0~0_combout  = (\MAQUINONA|OPERA|Registrador|FFD8|qS~regout  & ((\MAQUINONA|OPERA|Registrador|FFD6|qS~regout ) # (\MAQUINONA|OPERA|Registrador|FFD7|qS~regout )))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD8|qS~regout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD6|qS~regout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD7|qS~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\DISPLAYTOTAL|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAYTOTAL|LessThan0~0 .lut_mask = 16'hA8A8;
defparam \DISPLAYTOTAL|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MAQUINONA|OPERA|Somador|SOMA1|s~0 (
// Equation(s):
// \MAQUINONA|OPERA|Somador|SOMA1|s~0_combout  = (\MAQUINONA|OPERA|Registrador|FFD1|qS~regout  & \ROM0|altsyncram_component|auto_generated|q_a [0])

	.dataa(\MAQUINONA|OPERA|Registrador|FFD1|qS~regout ),
	.datab(\ROM0|altsyncram_component|auto_generated|q_a [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MAQUINONA|OPERA|Somador|SOMA1|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \MAQUINONA|OPERA|Somador|SOMA1|s~0 .lut_mask = 16'h8888;
defparam \MAQUINONA|OPERA|Somador|SOMA1|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt[6]~59 (
// Equation(s):
// \DISP2|outt[6]~59_combout  = (\MAQUINONA|OPERA|Registrador|FFD2|qS~regout ) # ((\MAQUINONA|OPERA|Registrador|FFD3|qS~regout ) # (!\MAQUINONA|OPERA|Registrador|FFD4|qS~regout ))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD2|qS~regout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD3|qS~regout ),
	.datac(vcc),
	.datad(\MAQUINONA|OPERA|Registrador|FFD4|qS~regout ),
	.cin(gnd),
	.combout(\DISP2|outt[6]~59_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[6]~59 .lut_mask = 16'hEEFF;
defparam \DISP2|outt[6]~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP3|outt[4]~7 (
// Equation(s):
// \DISP3|outt[4]~7_combout  = (\MAQUINONA|OPERA|Registrador|FFD5|qS~regout  & ((\MAQUINONA|OPERA|Registrador|FFD8|qS~regout ) # ((\MAQUINONA|OPERA|Registrador|FFD7|qS~regout  & \MAQUINONA|OPERA|Registrador|FFD2|qS~regout )))) # 
// (!\MAQUINONA|OPERA|Registrador|FFD5|qS~regout  & ((\MAQUINONA|OPERA|Registrador|FFD7|qS~regout  & (!\MAQUINONA|OPERA|Registrador|FFD8|qS~regout )) # (!\MAQUINONA|OPERA|Registrador|FFD7|qS~regout  & ((\MAQUINONA|OPERA|Registrador|FFD8|qS~regout ) # 
// (\MAQUINONA|OPERA|Registrador|FFD2|qS~regout )))))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD5|qS~regout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD7|qS~regout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD8|qS~regout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD2|qS~regout ),
	.cin(gnd),
	.combout(\DISP3|outt[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \DISP3|outt[4]~7 .lut_mask = 16'hBDB4;
defparam \DISP3|outt[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP3|outt[4]~12 (
// Equation(s):
// \DISP3|outt[4]~12_combout  = (\MAQUINONA|OPERA|Registrador|FFD7|qS~regout  & ((\MAQUINONA|OPERA|Registrador|FFD5|qS~regout ) # ((\MAQUINONA|OPERA|Registrador|FFD8|qS~regout  & \MAQUINONA|OPERA|Registrador|FFD2|qS~regout )))) # 
// (!\MAQUINONA|OPERA|Registrador|FFD7|qS~regout  & (((!\MAQUINONA|OPERA|Registrador|FFD8|qS~regout ))))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD5|qS~regout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD7|qS~regout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD8|qS~regout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD2|qS~regout ),
	.cin(gnd),
	.combout(\DISP3|outt[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \DISP3|outt[4]~12 .lut_mask = 16'hCB8B;
defparam \DISP3|outt[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP3|outt[4]~10 (
// Equation(s):
// \DISP3|outt[4]~10_combout  = (\MAQUINONA|OPERA|Registrador|FFD3|qS~regout  & (((\DISP3|outt[4]~12_combout )))) # (!\MAQUINONA|OPERA|Registrador|FFD3|qS~regout  & ((\MAQUINONA|OPERA|Registrador|FFD5|qS~regout ) # 
// ((!\MAQUINONA|OPERA|Registrador|FFD8|qS~regout ))))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD5|qS~regout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD8|qS~regout ),
	.datac(\DISP3|outt[4]~12_combout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD3|qS~regout ),
	.cin(gnd),
	.combout(\DISP3|outt[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \DISP3|outt[4]~10 .lut_mask = 16'hF0BB;
defparam \DISP3|outt[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt[6]~5 (
// Equation(s):
// \DISP2|outt[6]~5_combout  = (\MAQUINONA|OPERA|Registrador|FFD3|qS~regout  & (\MAQUINONA|OPERA|Registrador|FFD5|qS~regout  & (\MAQUINONA|OPERA|Registrador|FFD4|qS~regout  $ (!\MAQUINONA|OPERA|Registrador|FFD2|qS~regout )))) # 
// (!\MAQUINONA|OPERA|Registrador|FFD3|qS~regout  & (!\MAQUINONA|OPERA|Registrador|FFD5|qS~regout  & (\MAQUINONA|OPERA|Registrador|FFD4|qS~regout  $ (!\MAQUINONA|OPERA|Registrador|FFD2|qS~regout ))))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD3|qS~regout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD4|qS~regout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD5|qS~regout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD2|qS~regout ),
	.cin(gnd),
	.combout(\DISP2|outt[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[6]~5 .lut_mask = 16'h8421;
defparam \DISP2|outt[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt[6]~6 (
// Equation(s):
// \DISP2|outt[6]~6_combout  = (\MAQUINONA|OPERA|Registrador|FFD4|qS~regout  & (\MAQUINONA|OPERA|Registrador|FFD3|qS~regout  & (!\MAQUINONA|OPERA|Registrador|FFD5|qS~regout  & !\MAQUINONA|OPERA|Registrador|FFD2|qS~regout ))) # 
// (!\MAQUINONA|OPERA|Registrador|FFD4|qS~regout  & (\MAQUINONA|OPERA|Registrador|FFD2|qS~regout  & (\MAQUINONA|OPERA|Registrador|FFD3|qS~regout  $ (!\MAQUINONA|OPERA|Registrador|FFD5|qS~regout ))))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD3|qS~regout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD4|qS~regout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD5|qS~regout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD2|qS~regout ),
	.cin(gnd),
	.combout(\DISP2|outt[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[6]~6 .lut_mask = 16'h2108;
defparam \DISP2|outt[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP3|outt[6]~25 (
// Equation(s):
// \DISP3|outt[6]~25_combout  = (\MAQUINONA|OPERA|Registrador|FFD5|qS~regout  & (\MAQUINONA|OPERA|Registrador|FFD7|qS~regout  & (\MAQUINONA|OPERA|Registrador|FFD8|qS~regout  $ (\MAQUINONA|OPERA|Registrador|FFD6|qS~regout )))) # 
// (!\MAQUINONA|OPERA|Registrador|FFD5|qS~regout  & (!\MAQUINONA|OPERA|Registrador|FFD8|qS~regout  & (\MAQUINONA|OPERA|Registrador|FFD6|qS~regout  $ (!\MAQUINONA|OPERA|Registrador|FFD7|qS~regout ))))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD5|qS~regout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD8|qS~regout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD6|qS~regout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD7|qS~regout ),
	.cin(gnd),
	.combout(\DISP3|outt[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \DISP3|outt[6]~25 .lut_mask = 16'h3801;
defparam \DISP3|outt[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP3|outt[6]~32 (
// Equation(s):
// \DISP3|outt[6]~32_combout  = (\MAQUINONA|OPERA|Registrador|FFD5|qS~regout  & (\MAQUINONA|OPERA|Registrador|FFD7|qS~regout  & (\MAQUINONA|OPERA|Registrador|FFD8|qS~regout  $ (\MAQUINONA|OPERA|Registrador|FFD6|qS~regout )))) # 
// (!\MAQUINONA|OPERA|Registrador|FFD5|qS~regout  & (!\MAQUINONA|OPERA|Registrador|FFD8|qS~regout  & ((\MAQUINONA|OPERA|Registrador|FFD7|qS~regout ) # (!\MAQUINONA|OPERA|Registrador|FFD6|qS~regout ))))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD5|qS~regout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD8|qS~regout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD6|qS~regout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD7|qS~regout ),
	.cin(gnd),
	.combout(\DISP3|outt[6]~32_combout ),
	.cout());
// synopsys translate_off
defparam \DISP3|outt[6]~32 .lut_mask = 16'h3901;
defparam \DISP3|outt[6]~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP3|outt[1]~38 (
// Equation(s):
// \DISP3|outt[1]~38_combout  = (!\MAQUINONA|OPERA|Registrador|FFD5|qS~regout  & ((\MAQUINONA|OPERA|Registrador|FFD6|qS~regout  & (!\MAQUINONA|OPERA|Registrador|FFD7|qS~regout  & \MAQUINONA|OPERA|Registrador|FFD8|qS~regout )) # 
// (!\MAQUINONA|OPERA|Registrador|FFD6|qS~regout  & (\MAQUINONA|OPERA|Registrador|FFD7|qS~regout  & !\MAQUINONA|OPERA|Registrador|FFD8|qS~regout ))))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD6|qS~regout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD7|qS~regout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD8|qS~regout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD5|qS~regout ),
	.cin(gnd),
	.combout(\DISP3|outt[1]~38_combout ),
	.cout());
// synopsys translate_off
defparam \DISP3|outt[1]~38 .lut_mask = 16'h0024;
defparam \DISP3|outt[1]~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP3|outt[1]~41 (
// Equation(s):
// \DISP3|outt[1]~41_combout  = (\MAQUINONA|OPERA|Registrador|FFD6|qS~regout  & (!\MAQUINONA|OPERA|Registrador|FFD7|qS~regout  & (\MAQUINONA|OPERA|Registrador|FFD8|qS~regout  $ (\MAQUINONA|OPERA|Registrador|FFD5|qS~regout )))) # 
// (!\MAQUINONA|OPERA|Registrador|FFD6|qS~regout  & (\MAQUINONA|OPERA|Registrador|FFD7|qS~regout  & (!\MAQUINONA|OPERA|Registrador|FFD8|qS~regout  & !\MAQUINONA|OPERA|Registrador|FFD5|qS~regout )))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD6|qS~regout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD7|qS~regout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD8|qS~regout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD5|qS~regout ),
	.cin(gnd),
	.combout(\DISP3|outt[1]~41_combout ),
	.cout());
// synopsys translate_off
defparam \DISP3|outt[1]~41 .lut_mask = 16'h0224;
defparam \DISP3|outt[1]~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISPLAYTOTAL|LessThan4~3 (
// Equation(s):
// \DISPLAYTOTAL|LessThan4~3_combout  = (\MAQUINONA|OPERA|Registrador|FFD4|qS~regout ) # (\MAQUINONA|OPERA|Registrador|FFD6|qS~regout )

	.dataa(\MAQUINONA|OPERA|Registrador|FFD4|qS~regout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD6|qS~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DISPLAYTOTAL|LessThan4~3_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAYTOTAL|LessThan4~3 .lut_mask = 16'hEEEE;
defparam \DISPLAYTOTAL|LessThan4~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt[6]~65 (
// Equation(s):
// \DISP2|outt[6]~65_combout  = (\MAQUINONA|OPERA|Registrador|FFD8|qS~regout  & ((\MAQUINONA|OPERA|Registrador|FFD6|qS~regout  & (\DISP2|outt[6]~5_combout )) # (!\MAQUINONA|OPERA|Registrador|FFD6|qS~regout  & ((\DISP2|outt[6]~6_combout ))))) # 
// (!\MAQUINONA|OPERA|Registrador|FFD8|qS~regout  & (\DISP2|outt[6]~5_combout  $ (((\MAQUINONA|OPERA|Registrador|FFD6|qS~regout )))))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD8|qS~regout ),
	.datab(\DISP2|outt[6]~5_combout ),
	.datac(\DISP2|outt[6]~6_combout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD6|qS~regout ),
	.cin(gnd),
	.combout(\DISP2|outt[6]~65_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[6]~65 .lut_mask = 16'h99E4;
defparam \DISP2|outt[6]~65 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt[6]~66 (
// Equation(s):
// \DISP2|outt[6]~66_combout  = (\MAQUINONA|OPERA|Registrador|FFD8|qS~regout  & (\DISP2|outt[6]~65_combout )) # (!\MAQUINONA|OPERA|Registrador|FFD8|qS~regout  & ((\DISP2|outt[6]~65_combout  & ((\DISP2|outt[6]~5_combout ) # (\DISP2|outt[6]~8_combout ))) # 
// (!\DISP2|outt[6]~65_combout  & (\DISP2|outt[6]~5_combout  & \DISP2|outt[6]~8_combout ))))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD8|qS~regout ),
	.datab(\DISP2|outt[6]~65_combout ),
	.datac(\DISP2|outt[6]~5_combout ),
	.datad(\DISP2|outt[6]~8_combout ),
	.cin(gnd),
	.combout(\DISP2|outt[6]~66_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[6]~66 .lut_mask = 16'hDCC8;
defparam \DISP2|outt[6]~66 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \key2~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\key2~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(key2));
// synopsys translate_off
defparam \key2~I .input_async_reset = "none";
defparam \key2~I .input_power_up = "low";
defparam \key2~I .input_register_mode = "none";
defparam \key2~I .input_sync_reset = "none";
defparam \key2~I .oe_async_reset = "none";
defparam \key2~I .oe_power_up = "low";
defparam \key2~I .oe_register_mode = "none";
defparam \key2~I .oe_sync_reset = "none";
defparam \key2~I .operation_mode = "input";
defparam \key2~I .output_async_reset = "none";
defparam \key2~I .output_power_up = "low";
defparam \key2~I .output_register_mode = "none";
defparam \key2~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \clk_27~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk_27~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk_27));
// synopsys translate_off
defparam \clk_27~I .input_async_reset = "none";
defparam \clk_27~I .input_power_up = "low";
defparam \clk_27~I .input_register_mode = "none";
defparam \clk_27~I .input_sync_reset = "none";
defparam \clk_27~I .oe_async_reset = "none";
defparam \clk_27~I .oe_power_up = "low";
defparam \clk_27~I .oe_register_mode = "none";
defparam \clk_27~I .oe_sync_reset = "none";
defparam \clk_27~I .operation_mode = "input";
defparam \clk_27~I .output_async_reset = "none";
defparam \clk_27~I .output_power_up = "low";
defparam \clk_27~I .output_register_mode = "none";
defparam \clk_27~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \BS|y_present.a~0 (
// Equation(s):
// \BS|y_present.a~0_combout  = !\key2~combout 

	.dataa(\key2~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\BS|y_present.a~0_combout ),
	.cout());
// synopsys translate_off
defparam \BS|y_present.a~0 .lut_mask = 16'h5555;
defparam \BS|y_present.a~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \BS|y_present.a (
	.clk(\DIV|ax~regout ),
	.datain(\BS|y_present.a~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BS|y_present.a~regout ));

cycloneii_lcell_comb \BS|y_next.b~0 (
// Equation(s):
// \BS|y_next.b~0_combout  = (!\key2~combout  & !\BS|y_present.a~regout )

	.dataa(\key2~combout ),
	.datab(\BS|y_present.a~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\BS|y_next.b~0_combout ),
	.cout());
// synopsys translate_off
defparam \BS|y_next.b~0 .lut_mask = 16'h1111;
defparam \BS|y_next.b~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \BS|y_present.b (
	.clk(\DIV|ax~regout ),
	.datain(\BS|y_next.b~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BS|y_present.b~regout ));

cycloneii_io \S[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S[7]));
// synopsys translate_off
defparam \S[7]~I .input_async_reset = "none";
defparam \S[7]~I .input_power_up = "low";
defparam \S[7]~I .input_register_mode = "none";
defparam \S[7]~I .input_sync_reset = "none";
defparam \S[7]~I .oe_async_reset = "none";
defparam \S[7]~I .oe_power_up = "low";
defparam \S[7]~I .oe_register_mode = "none";
defparam \S[7]~I .oe_sync_reset = "none";
defparam \S[7]~I .operation_mode = "input";
defparam \S[7]~I .output_async_reset = "none";
defparam \S[7]~I .output_power_up = "low";
defparam \S[7]~I .output_register_mode = "none";
defparam \S[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \S[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S[6]));
// synopsys translate_off
defparam \S[6]~I .input_async_reset = "none";
defparam \S[6]~I .input_power_up = "low";
defparam \S[6]~I .input_register_mode = "none";
defparam \S[6]~I .input_sync_reset = "none";
defparam \S[6]~I .oe_async_reset = "none";
defparam \S[6]~I .oe_power_up = "low";
defparam \S[6]~I .oe_register_mode = "none";
defparam \S[6]~I .oe_sync_reset = "none";
defparam \S[6]~I .operation_mode = "input";
defparam \S[6]~I .output_async_reset = "none";
defparam \S[6]~I .output_power_up = "low";
defparam \S[6]~I .output_register_mode = "none";
defparam \S[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \S[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S[5]));
// synopsys translate_off
defparam \S[5]~I .input_async_reset = "none";
defparam \S[5]~I .input_power_up = "low";
defparam \S[5]~I .input_register_mode = "none";
defparam \S[5]~I .input_sync_reset = "none";
defparam \S[5]~I .oe_async_reset = "none";
defparam \S[5]~I .oe_power_up = "low";
defparam \S[5]~I .oe_register_mode = "none";
defparam \S[5]~I .oe_sync_reset = "none";
defparam \S[5]~I .operation_mode = "input";
defparam \S[5]~I .output_async_reset = "none";
defparam \S[5]~I .output_power_up = "low";
defparam \S[5]~I .output_register_mode = "none";
defparam \S[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \S[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S[4]));
// synopsys translate_off
defparam \S[4]~I .input_async_reset = "none";
defparam \S[4]~I .input_power_up = "low";
defparam \S[4]~I .input_register_mode = "none";
defparam \S[4]~I .input_sync_reset = "none";
defparam \S[4]~I .oe_async_reset = "none";
defparam \S[4]~I .oe_power_up = "low";
defparam \S[4]~I .oe_register_mode = "none";
defparam \S[4]~I .oe_sync_reset = "none";
defparam \S[4]~I .operation_mode = "input";
defparam \S[4]~I .output_async_reset = "none";
defparam \S[4]~I .output_power_up = "low";
defparam \S[4]~I .output_register_mode = "none";
defparam \S[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \S[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S[3]));
// synopsys translate_off
defparam \S[3]~I .input_async_reset = "none";
defparam \S[3]~I .input_power_up = "low";
defparam \S[3]~I .input_register_mode = "none";
defparam \S[3]~I .input_sync_reset = "none";
defparam \S[3]~I .oe_async_reset = "none";
defparam \S[3]~I .oe_power_up = "low";
defparam \S[3]~I .oe_register_mode = "none";
defparam \S[3]~I .oe_sync_reset = "none";
defparam \S[3]~I .operation_mode = "input";
defparam \S[3]~I .output_async_reset = "none";
defparam \S[3]~I .output_power_up = "low";
defparam \S[3]~I .output_register_mode = "none";
defparam \S[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \S[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S[2]));
// synopsys translate_off
defparam \S[2]~I .input_async_reset = "none";
defparam \S[2]~I .input_power_up = "low";
defparam \S[2]~I .input_register_mode = "none";
defparam \S[2]~I .input_sync_reset = "none";
defparam \S[2]~I .oe_async_reset = "none";
defparam \S[2]~I .oe_power_up = "low";
defparam \S[2]~I .oe_register_mode = "none";
defparam \S[2]~I .oe_sync_reset = "none";
defparam \S[2]~I .operation_mode = "input";
defparam \S[2]~I .output_async_reset = "none";
defparam \S[2]~I .output_power_up = "low";
defparam \S[2]~I .output_register_mode = "none";
defparam \S[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \S[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S[1]));
// synopsys translate_off
defparam \S[1]~I .input_async_reset = "none";
defparam \S[1]~I .input_power_up = "low";
defparam \S[1]~I .input_register_mode = "none";
defparam \S[1]~I .input_sync_reset = "none";
defparam \S[1]~I .oe_async_reset = "none";
defparam \S[1]~I .oe_power_up = "low";
defparam \S[1]~I .oe_register_mode = "none";
defparam \S[1]~I .oe_sync_reset = "none";
defparam \S[1]~I .operation_mode = "input";
defparam \S[1]~I .output_async_reset = "none";
defparam \S[1]~I .output_power_up = "low";
defparam \S[1]~I .output_register_mode = "none";
defparam \S[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \S[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S[0]));
// synopsys translate_off
defparam \S[0]~I .input_async_reset = "none";
defparam \S[0]~I .input_power_up = "low";
defparam \S[0]~I .input_register_mode = "none";
defparam \S[0]~I .input_sync_reset = "none";
defparam \S[0]~I .oe_async_reset = "none";
defparam \S[0]~I .oe_power_up = "low";
defparam \S[0]~I .oe_register_mode = "none";
defparam \S[0]~I .oe_sync_reset = "none";
defparam \S[0]~I .operation_mode = "input";
defparam \S[0]~I .output_async_reset = "none";
defparam \S[0]~I .output_power_up = "low";
defparam \S[0]~I .output_register_mode = "none";
defparam \S[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \MAQUINONA|OPERA|COMPARA0|LessThan0~1 (
// Equation(s):
// \MAQUINONA|OPERA|COMPARA0|LessThan0~1_cout  = CARRY((!\MAQUINONA|OPERA|Registrador|FFD1|qS~regout  & \S~combout [0]))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD1|qS~regout ),
	.datab(\S~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\MAQUINONA|OPERA|COMPARA0|LessThan0~1_cout ));
// synopsys translate_off
defparam \MAQUINONA|OPERA|COMPARA0|LessThan0~1 .lut_mask = 16'h0044;
defparam \MAQUINONA|OPERA|COMPARA0|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \MAQUINONA|OPERA|COMPARA0|LessThan0~3 (
// Equation(s):
// \MAQUINONA|OPERA|COMPARA0|LessThan0~3_cout  = CARRY((\MAQUINONA|OPERA|Registrador|FFD2|qS~regout  & ((!\MAQUINONA|OPERA|COMPARA0|LessThan0~1_cout ) # (!\S~combout [1]))) # (!\MAQUINONA|OPERA|Registrador|FFD2|qS~regout  & (!\S~combout [1] & 
// !\MAQUINONA|OPERA|COMPARA0|LessThan0~1_cout )))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD2|qS~regout ),
	.datab(\S~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MAQUINONA|OPERA|COMPARA0|LessThan0~1_cout ),
	.combout(),
	.cout(\MAQUINONA|OPERA|COMPARA0|LessThan0~3_cout ));
// synopsys translate_off
defparam \MAQUINONA|OPERA|COMPARA0|LessThan0~3 .lut_mask = 16'h002B;
defparam \MAQUINONA|OPERA|COMPARA0|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \MAQUINONA|OPERA|COMPARA0|LessThan0~5 (
// Equation(s):
// \MAQUINONA|OPERA|COMPARA0|LessThan0~5_cout  = CARRY((\MAQUINONA|OPERA|Registrador|FFD3|qS~regout  & (\S~combout [2] & !\MAQUINONA|OPERA|COMPARA0|LessThan0~3_cout )) # (!\MAQUINONA|OPERA|Registrador|FFD3|qS~regout  & ((\S~combout [2]) # 
// (!\MAQUINONA|OPERA|COMPARA0|LessThan0~3_cout ))))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD3|qS~regout ),
	.datab(\S~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MAQUINONA|OPERA|COMPARA0|LessThan0~3_cout ),
	.combout(),
	.cout(\MAQUINONA|OPERA|COMPARA0|LessThan0~5_cout ));
// synopsys translate_off
defparam \MAQUINONA|OPERA|COMPARA0|LessThan0~5 .lut_mask = 16'h004D;
defparam \MAQUINONA|OPERA|COMPARA0|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \MAQUINONA|OPERA|COMPARA0|LessThan0~7 (
// Equation(s):
// \MAQUINONA|OPERA|COMPARA0|LessThan0~7_cout  = CARRY((\MAQUINONA|OPERA|Registrador|FFD4|qS~regout  & ((!\MAQUINONA|OPERA|COMPARA0|LessThan0~5_cout ) # (!\S~combout [3]))) # (!\MAQUINONA|OPERA|Registrador|FFD4|qS~regout  & (!\S~combout [3] & 
// !\MAQUINONA|OPERA|COMPARA0|LessThan0~5_cout )))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD4|qS~regout ),
	.datab(\S~combout [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MAQUINONA|OPERA|COMPARA0|LessThan0~5_cout ),
	.combout(),
	.cout(\MAQUINONA|OPERA|COMPARA0|LessThan0~7_cout ));
// synopsys translate_off
defparam \MAQUINONA|OPERA|COMPARA0|LessThan0~7 .lut_mask = 16'h002B;
defparam \MAQUINONA|OPERA|COMPARA0|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \MAQUINONA|OPERA|COMPARA0|LessThan0~9 (
// Equation(s):
// \MAQUINONA|OPERA|COMPARA0|LessThan0~9_cout  = CARRY((\MAQUINONA|OPERA|Registrador|FFD5|qS~regout  & (\S~combout [4] & !\MAQUINONA|OPERA|COMPARA0|LessThan0~7_cout )) # (!\MAQUINONA|OPERA|Registrador|FFD5|qS~regout  & ((\S~combout [4]) # 
// (!\MAQUINONA|OPERA|COMPARA0|LessThan0~7_cout ))))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD5|qS~regout ),
	.datab(\S~combout [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MAQUINONA|OPERA|COMPARA0|LessThan0~7_cout ),
	.combout(),
	.cout(\MAQUINONA|OPERA|COMPARA0|LessThan0~9_cout ));
// synopsys translate_off
defparam \MAQUINONA|OPERA|COMPARA0|LessThan0~9 .lut_mask = 16'h004D;
defparam \MAQUINONA|OPERA|COMPARA0|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \MAQUINONA|OPERA|COMPARA0|LessThan0~11 (
// Equation(s):
// \MAQUINONA|OPERA|COMPARA0|LessThan0~11_cout  = CARRY((\MAQUINONA|OPERA|Registrador|FFD6|qS~regout  & ((!\MAQUINONA|OPERA|COMPARA0|LessThan0~9_cout ) # (!\S~combout [5]))) # (!\MAQUINONA|OPERA|Registrador|FFD6|qS~regout  & (!\S~combout [5] & 
// !\MAQUINONA|OPERA|COMPARA0|LessThan0~9_cout )))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD6|qS~regout ),
	.datab(\S~combout [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MAQUINONA|OPERA|COMPARA0|LessThan0~9_cout ),
	.combout(),
	.cout(\MAQUINONA|OPERA|COMPARA0|LessThan0~11_cout ));
// synopsys translate_off
defparam \MAQUINONA|OPERA|COMPARA0|LessThan0~11 .lut_mask = 16'h002B;
defparam \MAQUINONA|OPERA|COMPARA0|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \MAQUINONA|OPERA|COMPARA0|LessThan0~13 (
// Equation(s):
// \MAQUINONA|OPERA|COMPARA0|LessThan0~13_cout  = CARRY((\MAQUINONA|OPERA|Registrador|FFD7|qS~regout  & (\S~combout [6] & !\MAQUINONA|OPERA|COMPARA0|LessThan0~11_cout )) # (!\MAQUINONA|OPERA|Registrador|FFD7|qS~regout  & ((\S~combout [6]) # 
// (!\MAQUINONA|OPERA|COMPARA0|LessThan0~11_cout ))))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD7|qS~regout ),
	.datab(\S~combout [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MAQUINONA|OPERA|COMPARA0|LessThan0~11_cout ),
	.combout(),
	.cout(\MAQUINONA|OPERA|COMPARA0|LessThan0~13_cout ));
// synopsys translate_off
defparam \MAQUINONA|OPERA|COMPARA0|LessThan0~13 .lut_mask = 16'h004D;
defparam \MAQUINONA|OPERA|COMPARA0|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \MAQUINONA|OPERA|COMPARA0|LessThan0~14 (
// Equation(s):
// \MAQUINONA|OPERA|COMPARA0|LessThan0~14_combout  = (\MAQUINONA|OPERA|Registrador|FFD8|qS~regout  & (\S~combout [7] & \MAQUINONA|OPERA|COMPARA0|LessThan0~13_cout )) # (!\MAQUINONA|OPERA|Registrador|FFD8|qS~regout  & ((\S~combout [7]) # 
// (\MAQUINONA|OPERA|COMPARA0|LessThan0~13_cout )))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD8|qS~regout ),
	.datab(\S~combout [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MAQUINONA|OPERA|COMPARA0|LessThan0~13_cout ),
	.combout(\MAQUINONA|OPERA|COMPARA0|LessThan0~14_combout ),
	.cout());
// synopsys translate_off
defparam \MAQUINONA|OPERA|COMPARA0|LessThan0~14 .lut_mask = 16'hD4D4;
defparam \MAQUINONA|OPERA|COMPARA0|LessThan0~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \MAQUINONA|CONTROL|FFJK1|qS~0 (
// Equation(s):
// \MAQUINONA|CONTROL|FFJK1|qS~0_combout  = (\MAQUINONA|CONTROL|FFJK2|qS~regout  & (!\MAQUINONA|CONTROL|FFJK1|qS~regout  & ((\BS|y_present.b~regout ) # (!\MAQUINONA|OPERA|COMPARA0|LessThan0~14_combout ))))

	.dataa(\MAQUINONA|CONTROL|FFJK2|qS~regout ),
	.datab(\BS|y_present.b~regout ),
	.datac(\MAQUINONA|OPERA|COMPARA0|LessThan0~14_combout ),
	.datad(\MAQUINONA|CONTROL|FFJK1|qS~regout ),
	.cin(gnd),
	.combout(\MAQUINONA|CONTROL|FFJK1|qS~0_combout ),
	.cout());
// synopsys translate_off
defparam \MAQUINONA|CONTROL|FFJK1|qS~0 .lut_mask = 16'h008A;
defparam \MAQUINONA|CONTROL|FFJK1|qS~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \MAQUINONA|CONTROL|FFJK1|qS (
	.clk(\DIV|ax~regout ),
	.datain(\MAQUINONA|CONTROL|FFJK1|qS~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MAQUINONA|CONTROL|FFJK1|qS~regout ));

cycloneii_lcell_comb \MAQUINONA|CONTROL|FFJK2|qS~0 (
// Equation(s):
// \MAQUINONA|CONTROL|FFJK2|qS~0_combout  = ((!\MAQUINONA|CONTROL|FFJK1|qS~regout  & !\BS|y_present.b~regout )) # (!\MAQUINONA|CONTROL|FFJK2|qS~regout )

	.dataa(vcc),
	.datab(\MAQUINONA|CONTROL|FFJK1|qS~regout ),
	.datac(\BS|y_present.b~regout ),
	.datad(\MAQUINONA|CONTROL|FFJK2|qS~regout ),
	.cin(gnd),
	.combout(\MAQUINONA|CONTROL|FFJK2|qS~0_combout ),
	.cout());
// synopsys translate_off
defparam \MAQUINONA|CONTROL|FFJK2|qS~0 .lut_mask = 16'h03FF;
defparam \MAQUINONA|CONTROL|FFJK2|qS~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \MAQUINONA|CONTROL|FFJK2|qS (
	.clk(\DIV|ax~regout ),
	.datain(\MAQUINONA|CONTROL|FFJK2|qS~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MAQUINONA|CONTROL|FFJK2|qS~regout ));

cycloneii_lcell_comb \MAQUINONA|CONTROL|d (
// Equation(s):
// \MAQUINONA|CONTROL|d~combout  = (\MAQUINONA|CONTROL|FFJK1|qS~regout  & \MAQUINONA|CONTROL|FFJK2|qS~regout )

	.dataa(\MAQUINONA|CONTROL|FFJK1|qS~regout ),
	.datab(\MAQUINONA|CONTROL|FFJK2|qS~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MAQUINONA|CONTROL|d~combout ),
	.cout());
// synopsys translate_off
defparam \MAQUINONA|CONTROL|d .lut_mask = 16'h8888;
defparam \MAQUINONA|CONTROL|d .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DIV|cnt~0 (
// Equation(s):
// \DIV|cnt~0_combout  = !\DIV|cnt~regout 

	.dataa(\DIV|cnt~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DIV|cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \DIV|cnt~0 .lut_mask = 16'h5555;
defparam \DIV|cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DIV|cnt (
	.clk(\clk_27~combout ),
	.datain(\DIV|cnt~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DIV|cnt~regout ));

cycloneii_lcell_comb \DIV|ax~0 (
// Equation(s):
// \DIV|ax~0_combout  = \DIV|ax~regout  $ (\DIV|cnt~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\DIV|ax~regout ),
	.datad(\DIV|cnt~regout ),
	.cin(gnd),
	.combout(\DIV|ax~0_combout ),
	.cout());
// synopsys translate_off
defparam \DIV|ax~0 .lut_mask = 16'h0FF0;
defparam \DIV|ax~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DIV|ax (
	.clk(\clk_27~combout ),
	.datain(\DIV|ax~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DIV|ax~regout ));

cycloneii_lcell_comb \COUNTER|FFD0|qS~0 (
// Equation(s):
// \COUNTER|FFD0|qS~0_combout  = !\COUNTER|FFD0|qS~regout 

	.dataa(\COUNTER|FFD0|qS~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\COUNTER|FFD0|qS~0_combout ),
	.cout());
// synopsys translate_off
defparam \COUNTER|FFD0|qS~0 .lut_mask = 16'h5555;
defparam \COUNTER|FFD0|qS~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \key3~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\key3~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(key3));
// synopsys translate_off
defparam \key3~I .input_async_reset = "none";
defparam \key3~I .input_power_up = "low";
defparam \key3~I .input_register_mode = "none";
defparam \key3~I .input_sync_reset = "none";
defparam \key3~I .oe_async_reset = "none";
defparam \key3~I .oe_power_up = "low";
defparam \key3~I .oe_register_mode = "none";
defparam \key3~I .oe_sync_reset = "none";
defparam \key3~I .operation_mode = "input";
defparam \key3~I .output_async_reset = "none";
defparam \key3~I .output_power_up = "low";
defparam \key3~I .output_register_mode = "none";
defparam \key3~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_ff \COUNTER|FFD0|qS (
	.clk(\DIV|ax~regout ),
	.datain(\COUNTER|FFD0|qS~0_combout ),
	.sdata(gnd),
	.aclr(!\key3~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BS|y_present.b~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\COUNTER|FFD0|qS~regout ));

cycloneii_lcell_comb \COUNTER|FFD1|qS~0 (
// Equation(s):
// \COUNTER|FFD1|qS~0_combout  = \COUNTER|FFD1|qS~regout  $ (((\COUNTER|FFD0|qS~regout  & \BS|y_present.b~regout )))

	.dataa(vcc),
	.datab(\COUNTER|FFD1|qS~regout ),
	.datac(\COUNTER|FFD0|qS~regout ),
	.datad(\BS|y_present.b~regout ),
	.cin(gnd),
	.combout(\COUNTER|FFD1|qS~0_combout ),
	.cout());
// synopsys translate_off
defparam \COUNTER|FFD1|qS~0 .lut_mask = 16'h3CCC;
defparam \COUNTER|FFD1|qS~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \COUNTER|FFD1|qS (
	.clk(\DIV|ax~regout ),
	.datain(\COUNTER|FFD1|qS~0_combout ),
	.sdata(gnd),
	.aclr(!\key3~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\COUNTER|FFD1|qS~regout ));

cycloneii_lcell_comb \COUNTER|FFD2|qS~0 (
// Equation(s):
// \COUNTER|FFD2|qS~0_combout  = \COUNTER|FFD2|qS~regout  $ (((\COUNTER|FFD0|qS~regout  & (\COUNTER|FFD1|qS~regout  & \BS|y_present.b~regout ))))

	.dataa(\COUNTER|FFD2|qS~regout ),
	.datab(\COUNTER|FFD0|qS~regout ),
	.datac(\COUNTER|FFD1|qS~regout ),
	.datad(\BS|y_present.b~regout ),
	.cin(gnd),
	.combout(\COUNTER|FFD2|qS~0_combout ),
	.cout());
// synopsys translate_off
defparam \COUNTER|FFD2|qS~0 .lut_mask = 16'h6AAA;
defparam \COUNTER|FFD2|qS~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \COUNTER|FFD2|qS (
	.clk(\DIV|ax~regout ),
	.datain(\COUNTER|FFD2|qS~0_combout ),
	.sdata(gnd),
	.aclr(!\key3~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\COUNTER|FFD2|qS~regout ));

cycloneii_lcell_comb \COUNTER|next_D[3]~0 (
// Equation(s):
// \COUNTER|next_D[3]~0_combout  = \COUNTER|FFD3|qS~regout  $ (((\COUNTER|FFD0|qS~regout  & (\COUNTER|FFD1|qS~regout  & \COUNTER|FFD2|qS~regout ))))

	.dataa(\COUNTER|FFD3|qS~regout ),
	.datab(\COUNTER|FFD0|qS~regout ),
	.datac(\COUNTER|FFD1|qS~regout ),
	.datad(\COUNTER|FFD2|qS~regout ),
	.cin(gnd),
	.combout(\COUNTER|next_D[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \COUNTER|next_D[3]~0 .lut_mask = 16'h6AAA;
defparam \COUNTER|next_D[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \COUNTER|FFD3|qS (
	.clk(\DIV|ax~regout ),
	.datain(\COUNTER|next_D[3]~0_combout ),
	.sdata(gnd),
	.aclr(!\key3~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BS|y_present.b~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\COUNTER|FFD3|qS~regout ));

cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \ROM0|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV|ax~regout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\COUNTER|FFD3|qS~regout ,\COUNTER|FFD2|qS~regout ,\COUNTER|FFD1|qS~regout ,\COUNTER|FFD0|qS~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(4'b0000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a0 .init_file = "rom_memory.mif";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "rom_memory:ROM0|altsyncram:altsyncram_component|altsyncram_o9d1:auto_generated|ALTSYNCRAM";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 6;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 16'h5555;
// synopsys translate_on

cycloneii_lcell_comb \MAQUINONA|OPERA|Registrador|FFD1|qS~0 (
// Equation(s):
// \MAQUINONA|OPERA|Registrador|FFD1|qS~0_combout  = \MAQUINONA|OPERA|Registrador|FFD1|qS~regout  $ (((!\MAQUINONA|CONTROL|FFJK2|qS~regout  & (\MAQUINONA|CONTROL|FFJK1|qS~regout  & \ROM0|altsyncram_component|auto_generated|q_a [0]))))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD1|qS~regout ),
	.datab(\MAQUINONA|CONTROL|FFJK2|qS~regout ),
	.datac(\MAQUINONA|CONTROL|FFJK1|qS~regout ),
	.datad(\ROM0|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\MAQUINONA|OPERA|Registrador|FFD1|qS~0_combout ),
	.cout());
// synopsys translate_off
defparam \MAQUINONA|OPERA|Registrador|FFD1|qS~0 .lut_mask = 16'h9AAA;
defparam \MAQUINONA|OPERA|Registrador|FFD1|qS~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MAQUINONA|clearVerdadeiro~0 (
// Equation(s):
// \MAQUINONA|clearVerdadeiro~0_combout  = ((!\MAQUINONA|CONTROL|FFJK1|qS~regout  & !\MAQUINONA|CONTROL|FFJK2|qS~regout )) # (!\key3~combout )

	.dataa(vcc),
	.datab(\MAQUINONA|CONTROL|FFJK1|qS~regout ),
	.datac(\MAQUINONA|CONTROL|FFJK2|qS~regout ),
	.datad(\key3~combout ),
	.cin(gnd),
	.combout(\MAQUINONA|clearVerdadeiro~0_combout ),
	.cout());
// synopsys translate_off
defparam \MAQUINONA|clearVerdadeiro~0 .lut_mask = 16'h03FF;
defparam \MAQUINONA|clearVerdadeiro~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \MAQUINONA|OPERA|Registrador|FFD1|qS (
	.clk(\DIV|ax~regout ),
	.datain(\MAQUINONA|OPERA|Registrador|FFD1|qS~0_combout ),
	.sdata(gnd),
	.aclr(\MAQUINONA|clearVerdadeiro~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MAQUINONA|OPERA|Registrador|FFD1|qS~regout ));

cycloneii_ram_block \ROM0|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV|ax~regout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\COUNTER|FFD3|qS~regout ,\COUNTER|FFD2|qS~regout ,\COUNTER|FFD1|qS~regout ,\COUNTER|FFD0|qS~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(4'b0000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a1 .init_file = "rom_memory.mif";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "rom_memory:ROM0|altsyncram:altsyncram_component|altsyncram_o9d1:auto_generated|ALTSYNCRAM";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 4;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 15;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 6;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 4;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 16'hAAAA;
// synopsys translate_on

cycloneii_lcell_comb \MAQUINONA|OPERA|Somador|SOMA2|s~1 (
// Equation(s):
// \MAQUINONA|OPERA|Somador|SOMA2|s~1_cout  = CARRY(\MAQUINONA|OPERA|Registrador|FFD2|qS~regout )

	.dataa(\MAQUINONA|OPERA|Registrador|FFD2|qS~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\MAQUINONA|OPERA|Somador|SOMA2|s~1_cout ));
// synopsys translate_off
defparam \MAQUINONA|OPERA|Somador|SOMA2|s~1 .lut_mask = 16'h00AA;
defparam \MAQUINONA|OPERA|Somador|SOMA2|s~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \MAQUINONA|OPERA|Somador|SOMA2|s~2 (
// Equation(s):
// \MAQUINONA|OPERA|Somador|SOMA2|s~2_combout  = (\MAQUINONA|OPERA|Somador|SOMA1|s~0_combout  & ((\ROM0|altsyncram_component|auto_generated|q_a [1] & (\MAQUINONA|OPERA|Somador|SOMA2|s~1_cout  & VCC)) # (!\ROM0|altsyncram_component|auto_generated|q_a [1] & 
// (!\MAQUINONA|OPERA|Somador|SOMA2|s~1_cout )))) # (!\MAQUINONA|OPERA|Somador|SOMA1|s~0_combout  & ((\ROM0|altsyncram_component|auto_generated|q_a [1] & (!\MAQUINONA|OPERA|Somador|SOMA2|s~1_cout )) # (!\ROM0|altsyncram_component|auto_generated|q_a [1] & 
// ((\MAQUINONA|OPERA|Somador|SOMA2|s~1_cout ) # (GND)))))
// \MAQUINONA|OPERA|Somador|SOMA2|s~3  = CARRY((\MAQUINONA|OPERA|Somador|SOMA1|s~0_combout  & (!\ROM0|altsyncram_component|auto_generated|q_a [1] & !\MAQUINONA|OPERA|Somador|SOMA2|s~1_cout )) # (!\MAQUINONA|OPERA|Somador|SOMA1|s~0_combout  & 
// ((!\MAQUINONA|OPERA|Somador|SOMA2|s~1_cout ) # (!\ROM0|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(\MAQUINONA|OPERA|Somador|SOMA1|s~0_combout ),
	.datab(\ROM0|altsyncram_component|auto_generated|q_a [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MAQUINONA|OPERA|Somador|SOMA2|s~1_cout ),
	.combout(\MAQUINONA|OPERA|Somador|SOMA2|s~2_combout ),
	.cout(\MAQUINONA|OPERA|Somador|SOMA2|s~3 ));
// synopsys translate_off
defparam \MAQUINONA|OPERA|Somador|SOMA2|s~2 .lut_mask = 16'h9617;
defparam \MAQUINONA|OPERA|Somador|SOMA2|s~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \MAQUINONA|CONTROL|ld_tot (
// Equation(s):
// \MAQUINONA|CONTROL|ld_tot~combout  = (\MAQUINONA|CONTROL|FFJK1|qS~regout  & !\MAQUINONA|CONTROL|FFJK2|qS~regout )

	.dataa(\MAQUINONA|CONTROL|FFJK1|qS~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\MAQUINONA|CONTROL|FFJK2|qS~regout ),
	.cin(gnd),
	.combout(\MAQUINONA|CONTROL|ld_tot~combout ),
	.cout());
// synopsys translate_off
defparam \MAQUINONA|CONTROL|ld_tot .lut_mask = 16'h00AA;
defparam \MAQUINONA|CONTROL|ld_tot .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \MAQUINONA|OPERA|Registrador|FFD2|qS (
	.clk(\DIV|ax~regout ),
	.datain(\MAQUINONA|OPERA|Somador|SOMA2|s~2_combout ),
	.sdata(gnd),
	.aclr(\MAQUINONA|clearVerdadeiro~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MAQUINONA|CONTROL|ld_tot~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MAQUINONA|OPERA|Registrador|FFD2|qS~regout ));

cycloneii_ram_block \ROM0|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV|ax~regout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\COUNTER|FFD3|qS~regout ,\COUNTER|FFD2|qS~regout ,\COUNTER|FFD1|qS~regout ,\COUNTER|FFD0|qS~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(4'b0000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a2 .init_file = "rom_memory.mif";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "rom_memory:ROM0|altsyncram:altsyncram_component|altsyncram_o9d1:auto_generated|ALTSYNCRAM";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 4;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 15;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 6;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 4;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 16'h1111;
// synopsys translate_on

cycloneii_lcell_comb \MAQUINONA|OPERA|Somador|SOMA2|s~4 (
// Equation(s):
// \MAQUINONA|OPERA|Somador|SOMA2|s~4_combout  = ((\MAQUINONA|OPERA|Registrador|FFD3|qS~regout  $ (\ROM0|altsyncram_component|auto_generated|q_a [2] $ (!\MAQUINONA|OPERA|Somador|SOMA2|s~3 )))) # (GND)
// \MAQUINONA|OPERA|Somador|SOMA2|s~5  = CARRY((\MAQUINONA|OPERA|Registrador|FFD3|qS~regout  & ((\ROM0|altsyncram_component|auto_generated|q_a [2]) # (!\MAQUINONA|OPERA|Somador|SOMA2|s~3 ))) # (!\MAQUINONA|OPERA|Registrador|FFD3|qS~regout  & 
// (\ROM0|altsyncram_component|auto_generated|q_a [2] & !\MAQUINONA|OPERA|Somador|SOMA2|s~3 )))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD3|qS~regout ),
	.datab(\ROM0|altsyncram_component|auto_generated|q_a [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MAQUINONA|OPERA|Somador|SOMA2|s~3 ),
	.combout(\MAQUINONA|OPERA|Somador|SOMA2|s~4_combout ),
	.cout(\MAQUINONA|OPERA|Somador|SOMA2|s~5 ));
// synopsys translate_off
defparam \MAQUINONA|OPERA|Somador|SOMA2|s~4 .lut_mask = 16'h698E;
defparam \MAQUINONA|OPERA|Somador|SOMA2|s~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \MAQUINONA|OPERA|Registrador|FFD3|qS (
	.clk(\DIV|ax~regout ),
	.datain(\MAQUINONA|OPERA|Somador|SOMA2|s~4_combout ),
	.sdata(gnd),
	.aclr(\MAQUINONA|clearVerdadeiro~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MAQUINONA|CONTROL|ld_tot~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MAQUINONA|OPERA|Registrador|FFD3|qS~regout ));

cycloneii_ram_block \ROM0|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV|ax~regout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\COUNTER|FFD3|qS~regout ,\COUNTER|FFD2|qS~regout ,\COUNTER|FFD1|qS~regout ,\COUNTER|FFD0|qS~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(4'b0000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a3 .init_file = "rom_memory.mif";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "rom_memory:ROM0|altsyncram:altsyncram_component|altsyncram_o9d1:auto_generated|ALTSYNCRAM";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 4;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 15;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 6;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 4;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 16'h6666;
// synopsys translate_on

cycloneii_lcell_comb \MAQUINONA|OPERA|Somador|SOMA2|s~6 (
// Equation(s):
// \MAQUINONA|OPERA|Somador|SOMA2|s~6_combout  = (\MAQUINONA|OPERA|Registrador|FFD4|qS~regout  & ((\ROM0|altsyncram_component|auto_generated|q_a [3] & (\MAQUINONA|OPERA|Somador|SOMA2|s~5  & VCC)) # (!\ROM0|altsyncram_component|auto_generated|q_a [3] & 
// (!\MAQUINONA|OPERA|Somador|SOMA2|s~5 )))) # (!\MAQUINONA|OPERA|Registrador|FFD4|qS~regout  & ((\ROM0|altsyncram_component|auto_generated|q_a [3] & (!\MAQUINONA|OPERA|Somador|SOMA2|s~5 )) # (!\ROM0|altsyncram_component|auto_generated|q_a [3] & 
// ((\MAQUINONA|OPERA|Somador|SOMA2|s~5 ) # (GND)))))
// \MAQUINONA|OPERA|Somador|SOMA2|s~7  = CARRY((\MAQUINONA|OPERA|Registrador|FFD4|qS~regout  & (!\ROM0|altsyncram_component|auto_generated|q_a [3] & !\MAQUINONA|OPERA|Somador|SOMA2|s~5 )) # (!\MAQUINONA|OPERA|Registrador|FFD4|qS~regout  & 
// ((!\MAQUINONA|OPERA|Somador|SOMA2|s~5 ) # (!\ROM0|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD4|qS~regout ),
	.datab(\ROM0|altsyncram_component|auto_generated|q_a [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MAQUINONA|OPERA|Somador|SOMA2|s~5 ),
	.combout(\MAQUINONA|OPERA|Somador|SOMA2|s~6_combout ),
	.cout(\MAQUINONA|OPERA|Somador|SOMA2|s~7 ));
// synopsys translate_off
defparam \MAQUINONA|OPERA|Somador|SOMA2|s~6 .lut_mask = 16'h9617;
defparam \MAQUINONA|OPERA|Somador|SOMA2|s~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \MAQUINONA|OPERA|Registrador|FFD4|qS (
	.clk(\DIV|ax~regout ),
	.datain(\MAQUINONA|OPERA|Somador|SOMA2|s~6_combout ),
	.sdata(gnd),
	.aclr(\MAQUINONA|clearVerdadeiro~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MAQUINONA|CONTROL|ld_tot~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MAQUINONA|OPERA|Registrador|FFD4|qS~regout ));

cycloneii_ram_block \ROM0|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV|ax~regout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\COUNTER|FFD3|qS~regout ,\COUNTER|FFD2|qS~regout ,\COUNTER|FFD1|qS~regout ,\COUNTER|FFD0|qS~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(4'b0000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a4 .init_file = "rom_memory.mif";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "rom_memory:ROM0|altsyncram:altsyncram_component|altsyncram_o9d1:auto_generated|ALTSYNCRAM";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 4;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 15;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 6;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 4;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 16'hCCCC;
// synopsys translate_on

cycloneii_lcell_comb \MAQUINONA|OPERA|Somador|SOMA2|s~8 (
// Equation(s):
// \MAQUINONA|OPERA|Somador|SOMA2|s~8_combout  = ((\MAQUINONA|OPERA|Registrador|FFD5|qS~regout  $ (\ROM0|altsyncram_component|auto_generated|q_a [4] $ (!\MAQUINONA|OPERA|Somador|SOMA2|s~7 )))) # (GND)
// \MAQUINONA|OPERA|Somador|SOMA2|s~9  = CARRY((\MAQUINONA|OPERA|Registrador|FFD5|qS~regout  & ((\ROM0|altsyncram_component|auto_generated|q_a [4]) # (!\MAQUINONA|OPERA|Somador|SOMA2|s~7 ))) # (!\MAQUINONA|OPERA|Registrador|FFD5|qS~regout  & 
// (\ROM0|altsyncram_component|auto_generated|q_a [4] & !\MAQUINONA|OPERA|Somador|SOMA2|s~7 )))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD5|qS~regout ),
	.datab(\ROM0|altsyncram_component|auto_generated|q_a [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MAQUINONA|OPERA|Somador|SOMA2|s~7 ),
	.combout(\MAQUINONA|OPERA|Somador|SOMA2|s~8_combout ),
	.cout(\MAQUINONA|OPERA|Somador|SOMA2|s~9 ));
// synopsys translate_off
defparam \MAQUINONA|OPERA|Somador|SOMA2|s~8 .lut_mask = 16'h698E;
defparam \MAQUINONA|OPERA|Somador|SOMA2|s~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \MAQUINONA|OPERA|Registrador|FFD5|qS (
	.clk(\DIV|ax~regout ),
	.datain(\MAQUINONA|OPERA|Somador|SOMA2|s~8_combout ),
	.sdata(gnd),
	.aclr(\MAQUINONA|clearVerdadeiro~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MAQUINONA|CONTROL|ld_tot~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MAQUINONA|OPERA|Registrador|FFD5|qS~regout ));

cycloneii_ram_block \ROM0|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\DIV|ax~regout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\COUNTER|FFD3|qS~regout ,\COUNTER|FFD2|qS~regout ,\COUNTER|FFD1|qS~regout ,\COUNTER|FFD0|qS~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(4'b0000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a5 .init_file = "rom_memory.mif";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "rom_memory:ROM0|altsyncram:altsyncram_component|altsyncram_o9d1:auto_generated|ALTSYNCRAM";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 4;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 15;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 6;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 4;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 16'h8888;
// synopsys translate_on

cycloneii_lcell_comb \MAQUINONA|OPERA|Somador|SOMA2|s~10 (
// Equation(s):
// \MAQUINONA|OPERA|Somador|SOMA2|s~10_combout  = (\MAQUINONA|OPERA|Registrador|FFD6|qS~regout  & ((\ROM0|altsyncram_component|auto_generated|q_a [5] & (\MAQUINONA|OPERA|Somador|SOMA2|s~9  & VCC)) # (!\ROM0|altsyncram_component|auto_generated|q_a [5] & 
// (!\MAQUINONA|OPERA|Somador|SOMA2|s~9 )))) # (!\MAQUINONA|OPERA|Registrador|FFD6|qS~regout  & ((\ROM0|altsyncram_component|auto_generated|q_a [5] & (!\MAQUINONA|OPERA|Somador|SOMA2|s~9 )) # (!\ROM0|altsyncram_component|auto_generated|q_a [5] & 
// ((\MAQUINONA|OPERA|Somador|SOMA2|s~9 ) # (GND)))))
// \MAQUINONA|OPERA|Somador|SOMA2|s~11  = CARRY((\MAQUINONA|OPERA|Registrador|FFD6|qS~regout  & (!\ROM0|altsyncram_component|auto_generated|q_a [5] & !\MAQUINONA|OPERA|Somador|SOMA2|s~9 )) # (!\MAQUINONA|OPERA|Registrador|FFD6|qS~regout  & 
// ((!\MAQUINONA|OPERA|Somador|SOMA2|s~9 ) # (!\ROM0|altsyncram_component|auto_generated|q_a [5]))))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD6|qS~regout ),
	.datab(\ROM0|altsyncram_component|auto_generated|q_a [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MAQUINONA|OPERA|Somador|SOMA2|s~9 ),
	.combout(\MAQUINONA|OPERA|Somador|SOMA2|s~10_combout ),
	.cout(\MAQUINONA|OPERA|Somador|SOMA2|s~11 ));
// synopsys translate_off
defparam \MAQUINONA|OPERA|Somador|SOMA2|s~10 .lut_mask = 16'h9617;
defparam \MAQUINONA|OPERA|Somador|SOMA2|s~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \MAQUINONA|OPERA|Registrador|FFD6|qS (
	.clk(\DIV|ax~regout ),
	.datain(\MAQUINONA|OPERA|Somador|SOMA2|s~10_combout ),
	.sdata(gnd),
	.aclr(\MAQUINONA|clearVerdadeiro~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MAQUINONA|CONTROL|ld_tot~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MAQUINONA|OPERA|Registrador|FFD6|qS~regout ));

cycloneii_lcell_comb \MAQUINONA|OPERA|Somador|SOMA2|s~12 (
// Equation(s):
// \MAQUINONA|OPERA|Somador|SOMA2|s~12_combout  = !\MAQUINONA|OPERA|Somador|SOMA2|s~11 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\MAQUINONA|OPERA|Somador|SOMA2|s~11 ),
	.combout(\MAQUINONA|OPERA|Somador|SOMA2|s~12_combout ),
	.cout());
// synopsys translate_off
defparam \MAQUINONA|OPERA|Somador|SOMA2|s~12 .lut_mask = 16'h0F0F;
defparam \MAQUINONA|OPERA|Somador|SOMA2|s~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \MAQUINONA|OPERA|Registrador|FFD7|qS~2 (
// Equation(s):
// \MAQUINONA|OPERA|Registrador|FFD7|qS~2_combout  = \MAQUINONA|OPERA|Registrador|FFD7|qS~regout  $ (((\MAQUINONA|CONTROL|FFJK1|qS~regout  & (!\MAQUINONA|CONTROL|FFJK2|qS~regout  & \MAQUINONA|OPERA|Somador|SOMA2|s~12_combout ))))

	.dataa(\MAQUINONA|CONTROL|FFJK1|qS~regout ),
	.datab(\MAQUINONA|CONTROL|FFJK2|qS~regout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD7|qS~regout ),
	.datad(\MAQUINONA|OPERA|Somador|SOMA2|s~12_combout ),
	.cin(gnd),
	.combout(\MAQUINONA|OPERA|Registrador|FFD7|qS~2_combout ),
	.cout());
// synopsys translate_off
defparam \MAQUINONA|OPERA|Registrador|FFD7|qS~2 .lut_mask = 16'hD2F0;
defparam \MAQUINONA|OPERA|Registrador|FFD7|qS~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \MAQUINONA|OPERA|Registrador|FFD7|qS (
	.clk(\DIV|ax~regout ),
	.datain(\MAQUINONA|OPERA|Registrador|FFD7|qS~2_combout ),
	.sdata(gnd),
	.aclr(\MAQUINONA|clearVerdadeiro~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MAQUINONA|OPERA|Registrador|FFD7|qS~regout ));

cycloneii_lcell_comb \MAQUINONA|OPERA|Registrador|FFD8|qS~0 (
// Equation(s):
// \MAQUINONA|OPERA|Registrador|FFD8|qS~0_combout  = \MAQUINONA|OPERA|Registrador|FFD8|qS~regout  $ (((\MAQUINONA|OPERA|Registrador|FFD7|qS~regout  & (\MAQUINONA|CONTROL|ld_tot~combout  & \MAQUINONA|OPERA|Somador|SOMA2|s~12_combout ))))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD8|qS~regout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD7|qS~regout ),
	.datac(\MAQUINONA|CONTROL|ld_tot~combout ),
	.datad(\MAQUINONA|OPERA|Somador|SOMA2|s~12_combout ),
	.cin(gnd),
	.combout(\MAQUINONA|OPERA|Registrador|FFD8|qS~0_combout ),
	.cout());
// synopsys translate_off
defparam \MAQUINONA|OPERA|Registrador|FFD8|qS~0 .lut_mask = 16'h6AAA;
defparam \MAQUINONA|OPERA|Registrador|FFD8|qS~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \MAQUINONA|OPERA|Registrador|FFD8|qS (
	.clk(\DIV|ax~regout ),
	.datain(\MAQUINONA|OPERA|Registrador|FFD8|qS~0_combout ),
	.sdata(gnd),
	.aclr(\MAQUINONA|clearVerdadeiro~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MAQUINONA|OPERA|Registrador|FFD8|qS~regout ));

cycloneii_lcell_comb \DISPLAYMOEDA|aux_bin~1 (
// Equation(s):
// \DISPLAYMOEDA|aux_bin~1_combout  = (\ROM0|altsyncram_component|auto_generated|q_a [4] & (!\ROM0|altsyncram_component|auto_generated|q_a [2] & (\ROM0|altsyncram_component|auto_generated|q_a [5] $ (!\ROM0|altsyncram_component|auto_generated|q_a [3])))) # 
// (!\ROM0|altsyncram_component|auto_generated|q_a [4] & (\ROM0|altsyncram_component|auto_generated|q_a [5] & (!\ROM0|altsyncram_component|auto_generated|q_a [3] & \ROM0|altsyncram_component|auto_generated|q_a [2])))

	.dataa(\ROM0|altsyncram_component|auto_generated|q_a [5]),
	.datab(\ROM0|altsyncram_component|auto_generated|q_a [4]),
	.datac(\ROM0|altsyncram_component|auto_generated|q_a [3]),
	.datad(\ROM0|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\DISPLAYMOEDA|aux_bin~1_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAYMOEDA|aux_bin~1 .lut_mask = 16'h0284;
defparam \DISPLAYMOEDA|aux_bin~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISPLAYMOEDA|aux_bin~2 (
// Equation(s):
// \DISPLAYMOEDA|aux_bin~2_combout  = (\ROM0|altsyncram_component|auto_generated|q_a [5] & (!\ROM0|altsyncram_component|auto_generated|q_a [3] & ((\ROM0|altsyncram_component|auto_generated|q_a [4]) # (!\ROM0|altsyncram_component|auto_generated|q_a [2])))) # 
// (!\ROM0|altsyncram_component|auto_generated|q_a [5] & (\ROM0|altsyncram_component|auto_generated|q_a [3] & ((\ROM0|altsyncram_component|auto_generated|q_a [2]) # (!\ROM0|altsyncram_component|auto_generated|q_a [4]))))

	.dataa(\ROM0|altsyncram_component|auto_generated|q_a [2]),
	.datab(\ROM0|altsyncram_component|auto_generated|q_a [4]),
	.datac(\ROM0|altsyncram_component|auto_generated|q_a [5]),
	.datad(\ROM0|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\DISPLAYMOEDA|aux_bin~2_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAYMOEDA|aux_bin~2 .lut_mask = 16'h0BD0;
defparam \DISPLAYMOEDA|aux_bin~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISPLAYMOEDA|b2cd[2]~0 (
// Equation(s):
// \DISPLAYMOEDA|b2cd[2]~0_combout  = (\DISPLAYMOEDA|aux_bin~0_combout  & ((\ROM0|altsyncram_component|auto_generated|q_a [1]) # ((!\DISPLAYMOEDA|aux_bin~1_combout  & !\DISPLAYMOEDA|aux_bin~2_combout )))) # (!\DISPLAYMOEDA|aux_bin~0_combout  & 
// (!\ROM0|altsyncram_component|auto_generated|q_a [1] & (\DISPLAYMOEDA|aux_bin~1_combout )))

	.dataa(\DISPLAYMOEDA|aux_bin~0_combout ),
	.datab(\ROM0|altsyncram_component|auto_generated|q_a [1]),
	.datac(\DISPLAYMOEDA|aux_bin~1_combout ),
	.datad(\DISPLAYMOEDA|aux_bin~2_combout ),
	.cin(gnd),
	.combout(\DISPLAYMOEDA|b2cd[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAYMOEDA|b2cd[2]~0 .lut_mask = 16'h989A;
defparam \DISPLAYMOEDA|b2cd[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISPLAYMOEDA|b2cd[1]~1 (
// Equation(s):
// \DISPLAYMOEDA|b2cd[1]~1_combout  = (\DISPLAYMOEDA|aux_bin~1_combout  & (((!\ROM0|altsyncram_component|auto_generated|q_a [1])))) # (!\DISPLAYMOEDA|aux_bin~1_combout  & ((\DISPLAYMOEDA|aux_bin~2_combout  & (\DISPLAYMOEDA|aux_bin~0_combout  & 
// !\ROM0|altsyncram_component|auto_generated|q_a [1])) # (!\DISPLAYMOEDA|aux_bin~2_combout  & ((\ROM0|altsyncram_component|auto_generated|q_a [1])))))

	.dataa(\DISPLAYMOEDA|aux_bin~0_combout ),
	.datab(\DISPLAYMOEDA|aux_bin~1_combout ),
	.datac(\DISPLAYMOEDA|aux_bin~2_combout ),
	.datad(\ROM0|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\DISPLAYMOEDA|b2cd[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAYMOEDA|b2cd[1]~1 .lut_mask = 16'h03EC;
defparam \DISPLAYMOEDA|b2cd[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISPLAYMOEDA|aux_bin~0 (
// Equation(s):
// \DISPLAYMOEDA|aux_bin~0_combout  = (\ROM0|altsyncram_component|auto_generated|q_a [2] & (\ROM0|altsyncram_component|auto_generated|q_a [4] $ (((\ROM0|altsyncram_component|auto_generated|q_a [3]) # (!\ROM0|altsyncram_component|auto_generated|q_a [5]))))) # 
// (!\ROM0|altsyncram_component|auto_generated|q_a [2] & ((\ROM0|altsyncram_component|auto_generated|q_a [5] & (!\ROM0|altsyncram_component|auto_generated|q_a [3] & !\ROM0|altsyncram_component|auto_generated|q_a [4])) # 
// (!\ROM0|altsyncram_component|auto_generated|q_a [5] & (\ROM0|altsyncram_component|auto_generated|q_a [3] & \ROM0|altsyncram_component|auto_generated|q_a [4]))))

	.dataa(\ROM0|altsyncram_component|auto_generated|q_a [2]),
	.datab(\ROM0|altsyncram_component|auto_generated|q_a [5]),
	.datac(\ROM0|altsyncram_component|auto_generated|q_a [3]),
	.datad(\ROM0|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\DISPLAYMOEDA|aux_bin~0_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAYMOEDA|aux_bin~0 .lut_mask = 16'h18A6;
defparam \DISPLAYMOEDA|aux_bin~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISPLAYMOEDA|b2cd[3]~2 (
// Equation(s):
// \DISPLAYMOEDA|b2cd[3]~2_combout  = (\DISPLAYMOEDA|aux_bin~2_combout  & (((!\ROM0|altsyncram_component|auto_generated|q_a [1] & !\DISPLAYMOEDA|aux_bin~0_combout )))) # (!\DISPLAYMOEDA|aux_bin~2_combout  & (\DISPLAYMOEDA|aux_bin~1_combout  & 
// ((\ROM0|altsyncram_component|auto_generated|q_a [1]) # (\DISPLAYMOEDA|aux_bin~0_combout ))))

	.dataa(\DISPLAYMOEDA|aux_bin~1_combout ),
	.datab(\ROM0|altsyncram_component|auto_generated|q_a [1]),
	.datac(\DISPLAYMOEDA|aux_bin~0_combout ),
	.datad(\DISPLAYMOEDA|aux_bin~2_combout ),
	.cin(gnd),
	.combout(\DISPLAYMOEDA|b2cd[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAYMOEDA|b2cd[3]~2 .lut_mask = 16'h03A8;
defparam \DISPLAYMOEDA|b2cd[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP0|outt[0]~17 (
// Equation(s):
// \DISP0|outt[0]~17_combout  = (!\DISPLAYMOEDA|b2cd[1]~1_combout  & (!\DISPLAYMOEDA|b2cd[3]~2_combout  & (\ROM0|altsyncram_component|auto_generated|q_a [0] $ (\DISPLAYMOEDA|b2cd[2]~0_combout ))))

	.dataa(\ROM0|altsyncram_component|auto_generated|q_a [0]),
	.datab(\DISPLAYMOEDA|b2cd[2]~0_combout ),
	.datac(\DISPLAYMOEDA|b2cd[1]~1_combout ),
	.datad(\DISPLAYMOEDA|b2cd[3]~2_combout ),
	.cin(gnd),
	.combout(\DISP0|outt[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \DISP0|outt[0]~17 .lut_mask = 16'h0006;
defparam \DISP0|outt[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP0|outt[1]~25 (
// Equation(s):
// \DISP0|outt[1]~25_combout  = (\DISPLAYMOEDA|aux_bin~2_combout  & (((\ROM0|altsyncram_component|auto_generated|q_a [0] & \ROM0|altsyncram_component|auto_generated|q_a [1])))) # (!\DISPLAYMOEDA|aux_bin~2_combout  & ((\DISPLAYMOEDA|aux_bin~1_combout  & 
// (!\ROM0|altsyncram_component|auto_generated|q_a [0] & !\ROM0|altsyncram_component|auto_generated|q_a [1])) # (!\DISPLAYMOEDA|aux_bin~1_combout  & (\ROM0|altsyncram_component|auto_generated|q_a [0] $ (\ROM0|altsyncram_component|auto_generated|q_a [1])))))

	.dataa(\DISPLAYMOEDA|aux_bin~1_combout ),
	.datab(\DISPLAYMOEDA|aux_bin~2_combout ),
	.datac(\ROM0|altsyncram_component|auto_generated|q_a [0]),
	.datad(\ROM0|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\DISP0|outt[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \DISP0|outt[1]~25 .lut_mask = 16'hC112;
defparam \DISP0|outt[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP0|outt[1]~26 (
// Equation(s):
// \DISP0|outt[1]~26_combout  = (\DISP0|outt[1]~25_combout  & (\DISPLAYMOEDA|aux_bin~0_combout  $ (((\DISPLAYMOEDA|aux_bin~1_combout  & !\DISPLAYMOEDA|aux_bin~2_combout )))))

	.dataa(\DISPLAYMOEDA|aux_bin~1_combout ),
	.datab(\DISP0|outt[1]~25_combout ),
	.datac(\DISPLAYMOEDA|aux_bin~2_combout ),
	.datad(\DISPLAYMOEDA|aux_bin~0_combout ),
	.cin(gnd),
	.combout(\DISP0|outt[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \DISP0|outt[1]~26 .lut_mask = 16'hC408;
defparam \DISP0|outt[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP0|outt[2]~18 (
// Equation(s):
// \DISP0|outt[2]~18_combout  = (\DISPLAYMOEDA|b2cd[1]~1_combout  & (!\ROM0|altsyncram_component|auto_generated|q_a [0] & (!\DISPLAYMOEDA|b2cd[2]~0_combout  & !\DISPLAYMOEDA|b2cd[3]~2_combout )))

	.dataa(\DISPLAYMOEDA|b2cd[1]~1_combout ),
	.datab(\ROM0|altsyncram_component|auto_generated|q_a [0]),
	.datac(\DISPLAYMOEDA|b2cd[2]~0_combout ),
	.datad(\DISPLAYMOEDA|b2cd[3]~2_combout ),
	.cin(gnd),
	.combout(\DISP0|outt[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \DISP0|outt[2]~18 .lut_mask = 16'h0002;
defparam \DISP0|outt[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP0|outt[3]~19 (
// Equation(s):
// \DISP0|outt[3]~19_combout  = (\DISPLAYMOEDA|aux_bin~2_combout  & (\DISPLAYMOEDA|aux_bin~0_combout  & ((!\ROM0|altsyncram_component|auto_generated|q_a [1])))) # (!\DISPLAYMOEDA|aux_bin~2_combout  & ((\DISPLAYMOEDA|aux_bin~1_combout  & 
// (!\DISPLAYMOEDA|aux_bin~0_combout  & !\ROM0|altsyncram_component|auto_generated|q_a [1])) # (!\DISPLAYMOEDA|aux_bin~1_combout  & ((\ROM0|altsyncram_component|auto_generated|q_a [1])))))

	.dataa(\DISPLAYMOEDA|aux_bin~0_combout ),
	.datab(\DISPLAYMOEDA|aux_bin~2_combout ),
	.datac(\DISPLAYMOEDA|aux_bin~1_combout ),
	.datad(\ROM0|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\DISP0|outt[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \DISP0|outt[3]~19 .lut_mask = 16'h0398;
defparam \DISP0|outt[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP0|outt[3]~20 (
// Equation(s):
// \DISP0|outt[3]~20_combout  = (\DISPLAYMOEDA|b2cd[2]~0_combout  & (\ROM0|altsyncram_component|auto_generated|q_a [0] & (\DISP0|outt[3]~19_combout ))) # (!\DISPLAYMOEDA|b2cd[2]~0_combout  & (((!\DISPLAYMOEDA|b2cd[3]~2_combout ))))

	.dataa(\ROM0|altsyncram_component|auto_generated|q_a [0]),
	.datab(\DISP0|outt[3]~19_combout ),
	.datac(\DISPLAYMOEDA|b2cd[2]~0_combout ),
	.datad(\DISPLAYMOEDA|b2cd[3]~2_combout ),
	.cin(gnd),
	.combout(\DISP0|outt[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \DISP0|outt[3]~20 .lut_mask = 16'h808F;
defparam \DISP0|outt[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP0|outt[3]~21 (
// Equation(s):
// \DISP0|outt[3]~21_combout  = (\DISPLAYMOEDA|b2cd[2]~0_combout  & ((\DISPLAYMOEDA|b2cd[1]~1_combout  & (\DISP0|outt[3]~19_combout )) # (!\DISPLAYMOEDA|b2cd[1]~1_combout  & ((!\DISPLAYMOEDA|b2cd[3]~2_combout )))))

	.dataa(\DISPLAYMOEDA|b2cd[1]~1_combout ),
	.datab(\DISP0|outt[3]~19_combout ),
	.datac(\DISPLAYMOEDA|b2cd[3]~2_combout ),
	.datad(\DISPLAYMOEDA|b2cd[2]~0_combout ),
	.cin(gnd),
	.combout(\DISP0|outt[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \DISP0|outt[3]~21 .lut_mask = 16'h8D00;
defparam \DISP0|outt[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP0|outt[3]~22 (
// Equation(s):
// \DISP0|outt[3]~22_combout  = (\ROM0|altsyncram_component|auto_generated|q_a [0] & ((\DISPLAYMOEDA|b2cd[1]~1_combout  & ((\DISP0|outt[3]~21_combout ))) # (!\DISPLAYMOEDA|b2cd[1]~1_combout  & (\DISP0|outt[3]~20_combout )))) # 
// (!\ROM0|altsyncram_component|auto_generated|q_a [0] & (((!\DISPLAYMOEDA|b2cd[1]~1_combout  & \DISP0|outt[3]~21_combout ))))

	.dataa(\ROM0|altsyncram_component|auto_generated|q_a [0]),
	.datab(\DISP0|outt[3]~20_combout ),
	.datac(\DISPLAYMOEDA|b2cd[1]~1_combout ),
	.datad(\DISP0|outt[3]~21_combout ),
	.cin(gnd),
	.combout(\DISP0|outt[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \DISP0|outt[3]~22 .lut_mask = 16'hAD08;
defparam \DISP0|outt[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP0|outt[4]~3 (
// Equation(s):
// \DISP0|outt[4]~3_combout  = (\ROM0|altsyncram_component|auto_generated|q_a [1] & ((\ROM0|altsyncram_component|auto_generated|q_a [5] & (!\ROM0|altsyncram_component|auto_generated|q_a [2] & !\ROM0|altsyncram_component|auto_generated|q_a [3])) # 
// (!\ROM0|altsyncram_component|auto_generated|q_a [5] & (\ROM0|altsyncram_component|auto_generated|q_a [2] & \ROM0|altsyncram_component|auto_generated|q_a [3])))) # (!\ROM0|altsyncram_component|auto_generated|q_a [1] & 
// (\ROM0|altsyncram_component|auto_generated|q_a [2] & (\ROM0|altsyncram_component|auto_generated|q_a [5] $ (!\ROM0|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\ROM0|altsyncram_component|auto_generated|q_a [1]),
	.datab(\ROM0|altsyncram_component|auto_generated|q_a [5]),
	.datac(\ROM0|altsyncram_component|auto_generated|q_a [2]),
	.datad(\ROM0|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\DISP0|outt[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \DISP0|outt[4]~3 .lut_mask = 16'h6018;
defparam \DISP0|outt[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP0|outt[4]~4 (
// Equation(s):
// \DISP0|outt[4]~4_combout  = (\ROM0|altsyncram_component|auto_generated|q_a [1] & (\ROM0|altsyncram_component|auto_generated|q_a [5] & (\ROM0|altsyncram_component|auto_generated|q_a [2] & !\ROM0|altsyncram_component|auto_generated|q_a [3]))) # 
// (!\ROM0|altsyncram_component|auto_generated|q_a [1] & (!\ROM0|altsyncram_component|auto_generated|q_a [5] & (!\ROM0|altsyncram_component|auto_generated|q_a [2] & \ROM0|altsyncram_component|auto_generated|q_a [3])))

	.dataa(\ROM0|altsyncram_component|auto_generated|q_a [1]),
	.datab(\ROM0|altsyncram_component|auto_generated|q_a [5]),
	.datac(\ROM0|altsyncram_component|auto_generated|q_a [2]),
	.datad(\ROM0|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\DISP0|outt[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \DISP0|outt[4]~4 .lut_mask = 16'h0180;
defparam \DISP0|outt[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP0|outt[4]~24 (
// Equation(s):
// \DISP0|outt[4]~24_combout  = (\ROM0|altsyncram_component|auto_generated|q_a [0]) # ((\ROM0|altsyncram_component|auto_generated|q_a [4] & ((\DISP0|outt[4]~4_combout ))) # (!\ROM0|altsyncram_component|auto_generated|q_a [4] & (\DISP0|outt[4]~3_combout )))

	.dataa(\DISP0|outt[4]~3_combout ),
	.datab(\DISP0|outt[4]~4_combout ),
	.datac(\ROM0|altsyncram_component|auto_generated|q_a [4]),
	.datad(\ROM0|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\DISP0|outt[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \DISP0|outt[4]~24 .lut_mask = 16'hFFCA;
defparam \DISP0|outt[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP0|outt[5]~23 (
// Equation(s):
// \DISP0|outt[5]~23_combout  = (\DISP0|outt[3]~20_combout  & ((\ROM0|altsyncram_component|auto_generated|q_a [0]) # (\DISPLAYMOEDA|b2cd[1]~1_combout )))

	.dataa(\DISP0|outt[3]~20_combout ),
	.datab(\ROM0|altsyncram_component|auto_generated|q_a [0]),
	.datac(\DISPLAYMOEDA|b2cd[1]~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\DISP0|outt[5]~23_combout ),
	.cout());
// synopsys translate_off
defparam \DISP0|outt[5]~23 .lut_mask = 16'hA8A8;
defparam \DISP0|outt[5]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP0|outt[6]~13 (
// Equation(s):
// \DISP0|outt[6]~13_combout  = (\ROM0|altsyncram_component|auto_generated|q_a [1] & ((\ROM0|altsyncram_component|auto_generated|q_a [5] & (\ROM0|altsyncram_component|auto_generated|q_a [2] & \ROM0|altsyncram_component|auto_generated|q_a [3])) # 
// (!\ROM0|altsyncram_component|auto_generated|q_a [5] & (\ROM0|altsyncram_component|auto_generated|q_a [2] $ (\ROM0|altsyncram_component|auto_generated|q_a [3]))))) # (!\ROM0|altsyncram_component|auto_generated|q_a [1] & 
// ((\ROM0|altsyncram_component|auto_generated|q_a [5] & (\ROM0|altsyncram_component|auto_generated|q_a [2] $ (\ROM0|altsyncram_component|auto_generated|q_a [3]))) # (!\ROM0|altsyncram_component|auto_generated|q_a [5] & 
// (!\ROM0|altsyncram_component|auto_generated|q_a [2] & !\ROM0|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\ROM0|altsyncram_component|auto_generated|q_a [1]),
	.datab(\ROM0|altsyncram_component|auto_generated|q_a [5]),
	.datac(\ROM0|altsyncram_component|auto_generated|q_a [2]),
	.datad(\ROM0|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\DISP0|outt[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \DISP0|outt[6]~13 .lut_mask = 16'h8661;
defparam \DISP0|outt[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP0|outt[6]~10 (
// Equation(s):
// \DISP0|outt[6]~10_combout  = (!\ROM0|altsyncram_component|auto_generated|q_a [2] & ((\ROM0|altsyncram_component|auto_generated|q_a [1] & (!\ROM0|altsyncram_component|auto_generated|q_a [5] & \ROM0|altsyncram_component|auto_generated|q_a [3])) # 
// (!\ROM0|altsyncram_component|auto_generated|q_a [1] & (\ROM0|altsyncram_component|auto_generated|q_a [5] $ (!\ROM0|altsyncram_component|auto_generated|q_a [3])))))

	.dataa(\ROM0|altsyncram_component|auto_generated|q_a [1]),
	.datab(\ROM0|altsyncram_component|auto_generated|q_a [5]),
	.datac(\ROM0|altsyncram_component|auto_generated|q_a [2]),
	.datad(\ROM0|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\DISP0|outt[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \DISP0|outt[6]~10 .lut_mask = 16'h0601;
defparam \DISP0|outt[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP0|outt[6]~15 (
// Equation(s):
// \DISP0|outt[6]~15_combout  = (\ROM0|altsyncram_component|auto_generated|q_a [0] & (((\ROM0|altsyncram_component|auto_generated|q_a [4])))) # (!\ROM0|altsyncram_component|auto_generated|q_a [0] & ((\ROM0|altsyncram_component|auto_generated|q_a [4] & 
// (\DISP0|outt[4]~3_combout )) # (!\ROM0|altsyncram_component|auto_generated|q_a [4] & ((\DISP0|outt[6]~10_combout )))))

	.dataa(\ROM0|altsyncram_component|auto_generated|q_a [0]),
	.datab(\DISP0|outt[4]~3_combout ),
	.datac(\ROM0|altsyncram_component|auto_generated|q_a [4]),
	.datad(\DISP0|outt[6]~10_combout ),
	.cin(gnd),
	.combout(\DISP0|outt[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \DISP0|outt[6]~15 .lut_mask = 16'hE5E0;
defparam \DISP0|outt[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP0|outt[6]~14 (
// Equation(s):
// \DISP0|outt[6]~14_combout  = (\ROM0|altsyncram_component|auto_generated|q_a [1] & ((\ROM0|altsyncram_component|auto_generated|q_a [5] & (!\ROM0|altsyncram_component|auto_generated|q_a [2] & !\ROM0|altsyncram_component|auto_generated|q_a [3])) # 
// (!\ROM0|altsyncram_component|auto_generated|q_a [5] & ((\ROM0|altsyncram_component|auto_generated|q_a [3]))))) # (!\ROM0|altsyncram_component|auto_generated|q_a [1] & (\ROM0|altsyncram_component|auto_generated|q_a [5] $ 
// (((!\ROM0|altsyncram_component|auto_generated|q_a [3])))))

	.dataa(\ROM0|altsyncram_component|auto_generated|q_a [1]),
	.datab(\ROM0|altsyncram_component|auto_generated|q_a [5]),
	.datac(\ROM0|altsyncram_component|auto_generated|q_a [2]),
	.datad(\ROM0|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\DISP0|outt[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \DISP0|outt[6]~14 .lut_mask = 16'h6619;
defparam \DISP0|outt[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP0|outt[6]~16 (
// Equation(s):
// \DISP0|outt[6]~16_combout  = (\ROM0|altsyncram_component|auto_generated|q_a [0] & ((\DISP0|outt[6]~15_combout  & ((\DISP0|outt[6]~14_combout ))) # (!\DISP0|outt[6]~15_combout  & (\DISP0|outt[6]~13_combout )))) # 
// (!\ROM0|altsyncram_component|auto_generated|q_a [0] & (((\DISP0|outt[6]~15_combout ))))

	.dataa(\DISP0|outt[6]~13_combout ),
	.datab(\ROM0|altsyncram_component|auto_generated|q_a [0]),
	.datac(\DISP0|outt[6]~15_combout ),
	.datad(\DISP0|outt[6]~14_combout ),
	.cin(gnd),
	.combout(\DISP0|outt[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \DISP0|outt[6]~16 .lut_mask = 16'hF838;
defparam \DISP0|outt[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISPLAYMOEDA|b2cd[5]~3 (
// Equation(s):
// \DISPLAYMOEDA|b2cd[5]~3_combout  = (\ROM0|altsyncram_component|auto_generated|q_a [5] & ((\ROM0|altsyncram_component|auto_generated|q_a [3] & ((!\ROM0|altsyncram_component|auto_generated|q_a [4]) # (!\ROM0|altsyncram_component|auto_generated|q_a [2]))) # 
// (!\ROM0|altsyncram_component|auto_generated|q_a [3] & ((\ROM0|altsyncram_component|auto_generated|q_a [4]))))) # (!\ROM0|altsyncram_component|auto_generated|q_a [5] & (((!\ROM0|altsyncram_component|auto_generated|q_a [3] & 
// !\ROM0|altsyncram_component|auto_generated|q_a [2])) # (!\ROM0|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\ROM0|altsyncram_component|auto_generated|q_a [5]),
	.datab(\ROM0|altsyncram_component|auto_generated|q_a [3]),
	.datac(\ROM0|altsyncram_component|auto_generated|q_a [2]),
	.datad(\ROM0|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\DISPLAYMOEDA|b2cd[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAYMOEDA|b2cd[5]~3 .lut_mask = 16'h2BDD;
defparam \DISPLAYMOEDA|b2cd[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISPLAYMOEDA|LessThan0~0 (
// Equation(s):
// \DISPLAYMOEDA|LessThan0~0_combout  = (\ROM0|altsyncram_component|auto_generated|q_a [5] & ((\ROM0|altsyncram_component|auto_generated|q_a [3]) # (\ROM0|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\ROM0|altsyncram_component|auto_generated|q_a [5]),
	.datab(\ROM0|altsyncram_component|auto_generated|q_a [3]),
	.datac(\ROM0|altsyncram_component|auto_generated|q_a [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\DISPLAYMOEDA|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAYMOEDA|LessThan0~0 .lut_mask = 16'hA8A8;
defparam \DISPLAYMOEDA|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISPLAYMOEDA|b2cd[4]~4 (
// Equation(s):
// \DISPLAYMOEDA|b2cd[4]~4_combout  = \DISPLAYMOEDA|aux_bin~1_combout  $ ((((!\ROM0|altsyncram_component|auto_generated|q_a [1] & !\DISPLAYMOEDA|aux_bin~0_combout )) # (!\DISPLAYMOEDA|aux_bin~2_combout )))

	.dataa(\DISPLAYMOEDA|aux_bin~2_combout ),
	.datab(\DISPLAYMOEDA|aux_bin~1_combout ),
	.datac(\ROM0|altsyncram_component|auto_generated|q_a [1]),
	.datad(\DISPLAYMOEDA|aux_bin~0_combout ),
	.cin(gnd),
	.combout(\DISPLAYMOEDA|b2cd[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAYMOEDA|b2cd[4]~4 .lut_mask = 16'h9993;
defparam \DISPLAYMOEDA|b2cd[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP1|outt[0]~9 (
// Equation(s):
// \DISP1|outt[0]~9_combout  = (\DISPLAYMOEDA|b2cd[5]~3_combout  & (\DISPLAYMOEDA|LessThan0~0_combout  $ (!\DISPLAYMOEDA|b2cd[4]~4_combout )))

	.dataa(\DISPLAYMOEDA|b2cd[5]~3_combout ),
	.datab(\DISPLAYMOEDA|LessThan0~0_combout ),
	.datac(\DISPLAYMOEDA|b2cd[4]~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\DISP1|outt[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \DISP1|outt[0]~9 .lut_mask = 16'h8282;
defparam \DISP1|outt[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP1|outt[1]~3 (
// Equation(s):
// \DISP1|outt[1]~3_combout  = (\ROM0|altsyncram_component|auto_generated|q_a [1]) # (\ROM0|altsyncram_component|auto_generated|q_a [2])

	.dataa(\ROM0|altsyncram_component|auto_generated|q_a [1]),
	.datab(\ROM0|altsyncram_component|auto_generated|q_a [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DISP1|outt[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \DISP1|outt[1]~3 .lut_mask = 16'hEEEE;
defparam \DISP1|outt[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP1|outt[1]~13 (
// Equation(s):
// \DISP1|outt[1]~13_combout  = (\ROM0|altsyncram_component|auto_generated|q_a [4] & (\ROM0|altsyncram_component|auto_generated|q_a [5] & ((\DISP1|outt[1]~3_combout ) # (\ROM0|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\DISP1|outt[1]~3_combout ),
	.datab(\ROM0|altsyncram_component|auto_generated|q_a [3]),
	.datac(\ROM0|altsyncram_component|auto_generated|q_a [4]),
	.datad(\ROM0|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\DISP1|outt[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \DISP1|outt[1]~13 .lut_mask = 16'hE000;
defparam \DISP1|outt[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP1|Equal9~3 (
// Equation(s):
// \DISP1|Equal9~3_combout  = (\ROM0|altsyncram_component|auto_generated|q_a [2] & ((!\ROM0|altsyncram_component|auto_generated|q_a [1]) # (!\ROM0|altsyncram_component|auto_generated|q_a [3]))) # (!\ROM0|altsyncram_component|auto_generated|q_a [2] & 
// (\ROM0|altsyncram_component|auto_generated|q_a [3]))

	.dataa(\ROM0|altsyncram_component|auto_generated|q_a [2]),
	.datab(\ROM0|altsyncram_component|auto_generated|q_a [3]),
	.datac(\ROM0|altsyncram_component|auto_generated|q_a [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\DISP1|Equal9~3_combout ),
	.cout());
// synopsys translate_off
defparam \DISP1|Equal9~3 .lut_mask = 16'h6E6E;
defparam \DISP1|Equal9~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP1|Equal9~6 (
// Equation(s):
// \DISP1|Equal9~6_combout  = (\DISP1|Equal9~3_combout  & (!\ROM0|altsyncram_component|auto_generated|q_a [5] & \ROM0|altsyncram_component|auto_generated|q_a [4]))

	.dataa(\DISP1|Equal9~3_combout ),
	.datab(\ROM0|altsyncram_component|auto_generated|q_a [5]),
	.datac(\ROM0|altsyncram_component|auto_generated|q_a [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\DISP1|Equal9~6_combout ),
	.cout());
// synopsys translate_off
defparam \DISP1|Equal9~6 .lut_mask = 16'h2020;
defparam \DISP1|Equal9~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP1|outt[4]~10 (
// Equation(s):
// \DISP1|outt[4]~10_combout  = (\DISPLAYMOEDA|LessThan0~0_combout  & (\DISPLAYMOEDA|b2cd[5]~3_combout )) # (!\DISPLAYMOEDA|LessThan0~0_combout  & ((!\DISPLAYMOEDA|b2cd[4]~4_combout )))

	.dataa(\DISPLAYMOEDA|b2cd[5]~3_combout ),
	.datab(\DISPLAYMOEDA|LessThan0~0_combout ),
	.datac(vcc),
	.datad(\DISPLAYMOEDA|b2cd[4]~4_combout ),
	.cin(gnd),
	.combout(\DISP1|outt[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \DISP1|outt[4]~10 .lut_mask = 16'h88BB;
defparam \DISP1|outt[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP1|outt[5]~11 (
// Equation(s):
// \DISP1|outt[5]~11_combout  = (\DISPLAYMOEDA|LessThan0~0_combout ) # ((\DISPLAYMOEDA|b2cd[5]~3_combout  & \DISPLAYMOEDA|b2cd[4]~4_combout ))

	.dataa(\DISPLAYMOEDA|LessThan0~0_combout ),
	.datab(\DISPLAYMOEDA|b2cd[5]~3_combout ),
	.datac(\DISPLAYMOEDA|b2cd[4]~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\DISP1|outt[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \DISP1|outt[5]~11 .lut_mask = 16'hEAEA;
defparam \DISP1|outt[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP1|outt[6]~12 (
// Equation(s):
// \DISP1|outt[6]~12_combout  = (\ROM0|altsyncram_component|auto_generated|q_a [5]) # ((\ROM0|altsyncram_component|auto_generated|q_a [4] & ((\ROM0|altsyncram_component|auto_generated|q_a [2]) # (\ROM0|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\ROM0|altsyncram_component|auto_generated|q_a [5]),
	.datab(\ROM0|altsyncram_component|auto_generated|q_a [4]),
	.datac(\ROM0|altsyncram_component|auto_generated|q_a [2]),
	.datad(\ROM0|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\DISP1|outt[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \DISP1|outt[6]~12 .lut_mask = 16'hEEEA;
defparam \DISP1|outt[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISPLAYTOTAL|aux_bin~1 (
// Equation(s):
// \DISPLAYTOTAL|aux_bin~1_combout  = (\MAQUINONA|OPERA|Registrador|FFD7|qS~regout  & (!\MAQUINONA|OPERA|Registrador|FFD5|qS~regout  & (\MAQUINONA|OPERA|Registrador|FFD8|qS~regout  $ (!\MAQUINONA|OPERA|Registrador|FFD6|qS~regout )))) # 
// (!\MAQUINONA|OPERA|Registrador|FFD7|qS~regout  & (\MAQUINONA|OPERA|Registrador|FFD8|qS~regout  & (!\MAQUINONA|OPERA|Registrador|FFD6|qS~regout  & \MAQUINONA|OPERA|Registrador|FFD5|qS~regout )))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD8|qS~regout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD7|qS~regout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD6|qS~regout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD5|qS~regout ),
	.cin(gnd),
	.combout(\DISPLAYTOTAL|aux_bin~1_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAYTOTAL|aux_bin~1 .lut_mask = 16'h0284;
defparam \DISPLAYTOTAL|aux_bin~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISPLAYTOTAL|aux_bin~2 (
// Equation(s):
// \DISPLAYTOTAL|aux_bin~2_combout  = (\MAQUINONA|OPERA|Registrador|FFD8|qS~regout  & (!\MAQUINONA|OPERA|Registrador|FFD6|qS~regout  & ((\MAQUINONA|OPERA|Registrador|FFD7|qS~regout ) # (!\MAQUINONA|OPERA|Registrador|FFD5|qS~regout )))) # 
// (!\MAQUINONA|OPERA|Registrador|FFD8|qS~regout  & (\MAQUINONA|OPERA|Registrador|FFD6|qS~regout  & ((\MAQUINONA|OPERA|Registrador|FFD5|qS~regout ) # (!\MAQUINONA|OPERA|Registrador|FFD7|qS~regout ))))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD5|qS~regout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD7|qS~regout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD8|qS~regout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD6|qS~regout ),
	.cin(gnd),
	.combout(\DISPLAYTOTAL|aux_bin~2_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAYTOTAL|aux_bin~2 .lut_mask = 16'h0BD0;
defparam \DISPLAYTOTAL|aux_bin~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISPLAYTOTAL|aux_bin~3 (
// Equation(s):
// \DISPLAYTOTAL|aux_bin~3_combout  = (\DISPLAYTOTAL|aux_bin~1_combout  & (((!\MAQUINONA|OPERA|Registrador|FFD4|qS~regout )))) # (!\DISPLAYTOTAL|aux_bin~1_combout  & ((\DISPLAYTOTAL|aux_bin~2_combout  & (\DISPLAYTOTAL|aux_bin~0_combout  & 
// !\MAQUINONA|OPERA|Registrador|FFD4|qS~regout )) # (!\DISPLAYTOTAL|aux_bin~2_combout  & ((\MAQUINONA|OPERA|Registrador|FFD4|qS~regout )))))

	.dataa(\DISPLAYTOTAL|aux_bin~0_combout ),
	.datab(\DISPLAYTOTAL|aux_bin~1_combout ),
	.datac(\DISPLAYTOTAL|aux_bin~2_combout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD4|qS~regout ),
	.cin(gnd),
	.combout(\DISPLAYTOTAL|aux_bin~3_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAYTOTAL|aux_bin~3 .lut_mask = 16'h03EC;
defparam \DISPLAYTOTAL|aux_bin~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISPLAYTOTAL|aux_bin~5 (
// Equation(s):
// \DISPLAYTOTAL|aux_bin~5_combout  = (\DISPLAYTOTAL|aux_bin~0_combout  & ((\MAQUINONA|OPERA|Registrador|FFD4|qS~regout ) # ((!\DISPLAYTOTAL|aux_bin~1_combout  & !\DISPLAYTOTAL|aux_bin~2_combout )))) # (!\DISPLAYTOTAL|aux_bin~0_combout  & 
// (!\MAQUINONA|OPERA|Registrador|FFD4|qS~regout  & (\DISPLAYTOTAL|aux_bin~1_combout )))

	.dataa(\DISPLAYTOTAL|aux_bin~0_combout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD4|qS~regout ),
	.datac(\DISPLAYTOTAL|aux_bin~1_combout ),
	.datad(\DISPLAYTOTAL|aux_bin~2_combout ),
	.cin(gnd),
	.combout(\DISPLAYTOTAL|aux_bin~5_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAYTOTAL|aux_bin~5 .lut_mask = 16'h989A;
defparam \DISPLAYTOTAL|aux_bin~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISPLAYTOTAL|aux_bin~7 (
// Equation(s):
// \DISPLAYTOTAL|aux_bin~7_combout  = (\DISPLAYTOTAL|aux_bin~5_combout  & (((!\MAQUINONA|OPERA|Registrador|FFD3|qS~regout  & !\DISPLAYTOTAL|aux_bin~3_combout )))) # (!\DISPLAYTOTAL|aux_bin~5_combout  & (\DISPLAYTOTAL|aux_bin~4_combout  & 
// ((\MAQUINONA|OPERA|Registrador|FFD3|qS~regout ) # (\DISPLAYTOTAL|aux_bin~3_combout ))))

	.dataa(\DISPLAYTOTAL|aux_bin~4_combout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD3|qS~regout ),
	.datac(\DISPLAYTOTAL|aux_bin~3_combout ),
	.datad(\DISPLAYTOTAL|aux_bin~5_combout ),
	.cin(gnd),
	.combout(\DISPLAYTOTAL|aux_bin~7_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAYTOTAL|aux_bin~7 .lut_mask = 16'h03A8;
defparam \DISPLAYTOTAL|aux_bin~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISPLAYTOTAL|aux_bin~0 (
// Equation(s):
// \DISPLAYTOTAL|aux_bin~0_combout  = (\MAQUINONA|OPERA|Registrador|FFD5|qS~regout  & (\MAQUINONA|OPERA|Registrador|FFD7|qS~regout  $ (((\MAQUINONA|OPERA|Registrador|FFD6|qS~regout ) # (!\MAQUINONA|OPERA|Registrador|FFD8|qS~regout ))))) # 
// (!\MAQUINONA|OPERA|Registrador|FFD5|qS~regout  & ((\MAQUINONA|OPERA|Registrador|FFD8|qS~regout  & (!\MAQUINONA|OPERA|Registrador|FFD6|qS~regout  & !\MAQUINONA|OPERA|Registrador|FFD7|qS~regout )) # (!\MAQUINONA|OPERA|Registrador|FFD8|qS~regout  & 
// (\MAQUINONA|OPERA|Registrador|FFD6|qS~regout  & \MAQUINONA|OPERA|Registrador|FFD7|qS~regout ))))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD5|qS~regout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD8|qS~regout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD6|qS~regout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD7|qS~regout ),
	.cin(gnd),
	.combout(\DISPLAYTOTAL|aux_bin~0_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAYTOTAL|aux_bin~0 .lut_mask = 16'h18A6;
defparam \DISPLAYTOTAL|aux_bin~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISPLAYTOTAL|aux_bin~4 (
// Equation(s):
// \DISPLAYTOTAL|aux_bin~4_combout  = (\DISPLAYTOTAL|aux_bin~2_combout  & (((!\MAQUINONA|OPERA|Registrador|FFD4|qS~regout  & !\DISPLAYTOTAL|aux_bin~0_combout )))) # (!\DISPLAYTOTAL|aux_bin~2_combout  & (\DISPLAYTOTAL|aux_bin~1_combout  & 
// ((\MAQUINONA|OPERA|Registrador|FFD4|qS~regout ) # (\DISPLAYTOTAL|aux_bin~0_combout ))))

	.dataa(\DISPLAYTOTAL|aux_bin~1_combout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD4|qS~regout ),
	.datac(\DISPLAYTOTAL|aux_bin~0_combout ),
	.datad(\DISPLAYTOTAL|aux_bin~2_combout ),
	.cin(gnd),
	.combout(\DISPLAYTOTAL|aux_bin~4_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAYTOTAL|aux_bin~4 .lut_mask = 16'h03A8;
defparam \DISPLAYTOTAL|aux_bin~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISPLAYTOTAL|aux_bin~8 (
// Equation(s):
// \DISPLAYTOTAL|aux_bin~8_combout  = (\DISPLAYTOTAL|aux_bin~3_combout  & ((\MAQUINONA|OPERA|Registrador|FFD3|qS~regout ) # ((!\DISPLAYTOTAL|aux_bin~4_combout  & !\DISPLAYTOTAL|aux_bin~5_combout )))) # (!\DISPLAYTOTAL|aux_bin~3_combout  & 
// (!\MAQUINONA|OPERA|Registrador|FFD3|qS~regout  & (\DISPLAYTOTAL|aux_bin~4_combout )))

	.dataa(\DISPLAYTOTAL|aux_bin~3_combout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD3|qS~regout ),
	.datac(\DISPLAYTOTAL|aux_bin~4_combout ),
	.datad(\DISPLAYTOTAL|aux_bin~5_combout ),
	.cin(gnd),
	.combout(\DISPLAYTOTAL|aux_bin~8_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAYTOTAL|aux_bin~8 .lut_mask = 16'h989A;
defparam \DISPLAYTOTAL|aux_bin~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISPLAYTOTAL|b3cd[2]~0 (
// Equation(s):
// \DISPLAYTOTAL|b3cd[2]~0_combout  = (\DISPLAYTOTAL|aux_bin~6_combout  & ((\MAQUINONA|OPERA|Registrador|FFD2|qS~regout ) # ((!\DISPLAYTOTAL|aux_bin~7_combout  & !\DISPLAYTOTAL|aux_bin~8_combout )))) # (!\DISPLAYTOTAL|aux_bin~6_combout  & 
// (!\MAQUINONA|OPERA|Registrador|FFD2|qS~regout  & (\DISPLAYTOTAL|aux_bin~7_combout )))

	.dataa(\DISPLAYTOTAL|aux_bin~6_combout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD2|qS~regout ),
	.datac(\DISPLAYTOTAL|aux_bin~7_combout ),
	.datad(\DISPLAYTOTAL|aux_bin~8_combout ),
	.cin(gnd),
	.combout(\DISPLAYTOTAL|b3cd[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAYTOTAL|b3cd[2]~0 .lut_mask = 16'h989A;
defparam \DISPLAYTOTAL|b3cd[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISPLAYTOTAL|b3cd[1]~1 (
// Equation(s):
// \DISPLAYTOTAL|b3cd[1]~1_combout  = (\DISPLAYTOTAL|aux_bin~7_combout  & (((!\MAQUINONA|OPERA|Registrador|FFD2|qS~regout )))) # (!\DISPLAYTOTAL|aux_bin~7_combout  & ((\DISPLAYTOTAL|aux_bin~8_combout  & (\DISPLAYTOTAL|aux_bin~6_combout  & 
// !\MAQUINONA|OPERA|Registrador|FFD2|qS~regout )) # (!\DISPLAYTOTAL|aux_bin~8_combout  & ((\MAQUINONA|OPERA|Registrador|FFD2|qS~regout )))))

	.dataa(\DISPLAYTOTAL|aux_bin~6_combout ),
	.datab(\DISPLAYTOTAL|aux_bin~7_combout ),
	.datac(\DISPLAYTOTAL|aux_bin~8_combout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD2|qS~regout ),
	.cin(gnd),
	.combout(\DISPLAYTOTAL|b3cd[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAYTOTAL|b3cd[1]~1 .lut_mask = 16'h03EC;
defparam \DISPLAYTOTAL|b3cd[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISPLAYTOTAL|aux_bin~6 (
// Equation(s):
// \DISPLAYTOTAL|aux_bin~6_combout  = (\DISPLAYTOTAL|aux_bin~4_combout  & (((!\MAQUINONA|OPERA|Registrador|FFD3|qS~regout )))) # (!\DISPLAYTOTAL|aux_bin~4_combout  & ((\DISPLAYTOTAL|aux_bin~5_combout  & (\DISPLAYTOTAL|aux_bin~3_combout  & 
// !\MAQUINONA|OPERA|Registrador|FFD3|qS~regout )) # (!\DISPLAYTOTAL|aux_bin~5_combout  & ((\MAQUINONA|OPERA|Registrador|FFD3|qS~regout )))))

	.dataa(\DISPLAYTOTAL|aux_bin~3_combout ),
	.datab(\DISPLAYTOTAL|aux_bin~4_combout ),
	.datac(\DISPLAYTOTAL|aux_bin~5_combout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD3|qS~regout ),
	.cin(gnd),
	.combout(\DISPLAYTOTAL|aux_bin~6_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAYTOTAL|aux_bin~6 .lut_mask = 16'h03EC;
defparam \DISPLAYTOTAL|aux_bin~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISPLAYTOTAL|b3cd[3]~2 (
// Equation(s):
// \DISPLAYTOTAL|b3cd[3]~2_combout  = (\DISPLAYTOTAL|aux_bin~8_combout  & (((!\MAQUINONA|OPERA|Registrador|FFD2|qS~regout  & !\DISPLAYTOTAL|aux_bin~6_combout )))) # (!\DISPLAYTOTAL|aux_bin~8_combout  & (\DISPLAYTOTAL|aux_bin~7_combout  & 
// ((\MAQUINONA|OPERA|Registrador|FFD2|qS~regout ) # (\DISPLAYTOTAL|aux_bin~6_combout ))))

	.dataa(\DISPLAYTOTAL|aux_bin~7_combout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD2|qS~regout ),
	.datac(\DISPLAYTOTAL|aux_bin~6_combout ),
	.datad(\DISPLAYTOTAL|aux_bin~8_combout ),
	.cin(gnd),
	.combout(\DISPLAYTOTAL|b3cd[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAYTOTAL|b3cd[3]~2 .lut_mask = 16'h03A8;
defparam \DISPLAYTOTAL|b3cd[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt[0]~19 (
// Equation(s):
// \DISP2|outt[0]~19_combout  = (!\DISPLAYTOTAL|b3cd[1]~1_combout  & (!\DISPLAYTOTAL|b3cd[3]~2_combout  & (\MAQUINONA|OPERA|Registrador|FFD1|qS~regout  $ (\DISPLAYTOTAL|b3cd[2]~0_combout ))))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD1|qS~regout ),
	.datab(\DISPLAYTOTAL|b3cd[2]~0_combout ),
	.datac(\DISPLAYTOTAL|b3cd[1]~1_combout ),
	.datad(\DISPLAYTOTAL|b3cd[3]~2_combout ),
	.cin(gnd),
	.combout(\DISP2|outt[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[0]~19 .lut_mask = 16'h0006;
defparam \DISP2|outt[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt[1]~67 (
// Equation(s):
// \DISP2|outt[1]~67_combout  = (\DISPLAYTOTAL|aux_bin~8_combout  & (((\MAQUINONA|OPERA|Registrador|FFD1|qS~regout  & \MAQUINONA|OPERA|Registrador|FFD2|qS~regout )))) # (!\DISPLAYTOTAL|aux_bin~8_combout  & ((\DISPLAYTOTAL|aux_bin~7_combout  & 
// (!\MAQUINONA|OPERA|Registrador|FFD1|qS~regout  & !\MAQUINONA|OPERA|Registrador|FFD2|qS~regout )) # (!\DISPLAYTOTAL|aux_bin~7_combout  & (\MAQUINONA|OPERA|Registrador|FFD1|qS~regout  $ (\MAQUINONA|OPERA|Registrador|FFD2|qS~regout )))))

	.dataa(\DISPLAYTOTAL|aux_bin~7_combout ),
	.datab(\DISPLAYTOTAL|aux_bin~8_combout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD1|qS~regout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD2|qS~regout ),
	.cin(gnd),
	.combout(\DISP2|outt[1]~67_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[1]~67 .lut_mask = 16'hC112;
defparam \DISP2|outt[1]~67 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt[1]~68 (
// Equation(s):
// \DISP2|outt[1]~68_combout  = (\DISP2|outt[1]~67_combout  & (\DISPLAYTOTAL|aux_bin~6_combout  $ (((\DISPLAYTOTAL|aux_bin~7_combout  & !\DISPLAYTOTAL|aux_bin~8_combout )))))

	.dataa(\DISPLAYTOTAL|aux_bin~7_combout ),
	.datab(\DISP2|outt[1]~67_combout ),
	.datac(\DISPLAYTOTAL|aux_bin~8_combout ),
	.datad(\DISPLAYTOTAL|aux_bin~6_combout ),
	.cin(gnd),
	.combout(\DISP2|outt[1]~68_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[1]~68 .lut_mask = 16'hC408;
defparam \DISP2|outt[1]~68 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt[2]~20 (
// Equation(s):
// \DISP2|outt[2]~20_combout  = (\DISPLAYTOTAL|b3cd[1]~1_combout  & (!\MAQUINONA|OPERA|Registrador|FFD1|qS~regout  & (!\DISPLAYTOTAL|b3cd[2]~0_combout  & !\DISPLAYTOTAL|b3cd[3]~2_combout )))

	.dataa(\DISPLAYTOTAL|b3cd[1]~1_combout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD1|qS~regout ),
	.datac(\DISPLAYTOTAL|b3cd[2]~0_combout ),
	.datad(\DISPLAYTOTAL|b3cd[3]~2_combout ),
	.cin(gnd),
	.combout(\DISP2|outt[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[2]~20 .lut_mask = 16'h0002;
defparam \DISP2|outt[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt~21 (
// Equation(s):
// \DISP2|outt~21_combout  = (!\DISPLAYTOTAL|aux_bin~8_combout  & ((\MAQUINONA|OPERA|Registrador|FFD2|qS~regout  & (\DISPLAYTOTAL|aux_bin~6_combout  & !\DISPLAYTOTAL|aux_bin~7_combout )) # (!\MAQUINONA|OPERA|Registrador|FFD2|qS~regout  & 
// (!\DISPLAYTOTAL|aux_bin~6_combout  & \DISPLAYTOTAL|aux_bin~7_combout ))))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD2|qS~regout ),
	.datab(\DISPLAYTOTAL|aux_bin~6_combout ),
	.datac(\DISPLAYTOTAL|aux_bin~7_combout ),
	.datad(\DISPLAYTOTAL|aux_bin~8_combout ),
	.cin(gnd),
	.combout(\DISP2|outt~21_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt~21 .lut_mask = 16'h0018;
defparam \DISP2|outt~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt[3]~22 (
// Equation(s):
// \DISP2|outt[3]~22_combout  = (\DISPLAYTOTAL|b3cd[2]~0_combout  & (\MAQUINONA|OPERA|Registrador|FFD1|qS~regout  & (\DISP2|outt~21_combout ))) # (!\DISPLAYTOTAL|b3cd[2]~0_combout  & (((!\DISPLAYTOTAL|b3cd[3]~2_combout ))))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD1|qS~regout ),
	.datab(\DISP2|outt~21_combout ),
	.datac(\DISPLAYTOTAL|b3cd[2]~0_combout ),
	.datad(\DISPLAYTOTAL|b3cd[3]~2_combout ),
	.cin(gnd),
	.combout(\DISP2|outt[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[3]~22 .lut_mask = 16'h808F;
defparam \DISP2|outt[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt[3]~23 (
// Equation(s):
// \DISP2|outt[3]~23_combout  = (\DISPLAYTOTAL|b3cd[2]~0_combout  & ((\DISPLAYTOTAL|b3cd[1]~1_combout  & (\DISP2|outt~21_combout )) # (!\DISPLAYTOTAL|b3cd[1]~1_combout  & ((!\DISPLAYTOTAL|b3cd[3]~2_combout )))))

	.dataa(\DISPLAYTOTAL|b3cd[1]~1_combout ),
	.datab(\DISP2|outt~21_combout ),
	.datac(\DISPLAYTOTAL|b3cd[3]~2_combout ),
	.datad(\DISPLAYTOTAL|b3cd[2]~0_combout ),
	.cin(gnd),
	.combout(\DISP2|outt[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[3]~23 .lut_mask = 16'h8D00;
defparam \DISP2|outt[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt[3]~24 (
// Equation(s):
// \DISP2|outt[3]~24_combout  = (\MAQUINONA|OPERA|Registrador|FFD1|qS~regout  & ((\DISPLAYTOTAL|b3cd[1]~1_combout  & ((\DISP2|outt[3]~23_combout ))) # (!\DISPLAYTOTAL|b3cd[1]~1_combout  & (\DISP2|outt[3]~22_combout )))) # 
// (!\MAQUINONA|OPERA|Registrador|FFD1|qS~regout  & (((!\DISPLAYTOTAL|b3cd[1]~1_combout  & \DISP2|outt[3]~23_combout ))))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD1|qS~regout ),
	.datab(\DISP2|outt[3]~22_combout ),
	.datac(\DISPLAYTOTAL|b3cd[1]~1_combout ),
	.datad(\DISP2|outt[3]~23_combout ),
	.cin(gnd),
	.combout(\DISP2|outt[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[3]~24 .lut_mask = 16'hAD08;
defparam \DISP2|outt[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt[4]~25 (
// Equation(s):
// \DISP2|outt[4]~25_combout  = (\MAQUINONA|OPERA|Registrador|FFD1|qS~regout  & (\DISPLAYTOTAL|b3cd[3]~2_combout  & (!\DISPLAYTOTAL|b3cd[2]~0_combout  & !\DISPLAYTOTAL|b3cd[1]~1_combout )))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD1|qS~regout ),
	.datab(\DISPLAYTOTAL|b3cd[3]~2_combout ),
	.datac(\DISPLAYTOTAL|b3cd[2]~0_combout ),
	.datad(\DISPLAYTOTAL|b3cd[1]~1_combout ),
	.cin(gnd),
	.combout(\DISP2|outt[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[4]~25 .lut_mask = 16'h0008;
defparam \DISP2|outt[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISPLAYTOTAL|aux_bin~9 (
// Equation(s):
// \DISPLAYTOTAL|aux_bin~9_combout  = (\MAQUINONA|OPERA|Registrador|FFD7|qS~regout  & ((\MAQUINONA|OPERA|Registrador|FFD6|qS~regout ) # (!\MAQUINONA|OPERA|Registrador|FFD8|qS~regout )))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD7|qS~regout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD6|qS~regout ),
	.datac(vcc),
	.datad(\MAQUINONA|OPERA|Registrador|FFD8|qS~regout ),
	.cin(gnd),
	.combout(\DISPLAYTOTAL|aux_bin~9_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAYTOTAL|aux_bin~9 .lut_mask = 16'h88AA;
defparam \DISPLAYTOTAL|aux_bin~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt[4]~26 (
// Equation(s):
// \DISP2|outt[4]~26_combout  = (\MAQUINONA|OPERA|Registrador|FFD4|qS~regout  & (\MAQUINONA|OPERA|Registrador|FFD3|qS~regout  & (\DISPLAYTOTAL|aux_bin~9_combout  & !\MAQUINONA|OPERA|Registrador|FFD2|qS~regout ))) # 
// (!\MAQUINONA|OPERA|Registrador|FFD4|qS~regout  & (\MAQUINONA|OPERA|Registrador|FFD2|qS~regout  & (\MAQUINONA|OPERA|Registrador|FFD3|qS~regout  $ (\DISPLAYTOTAL|aux_bin~9_combout ))))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD3|qS~regout ),
	.datab(\DISPLAYTOTAL|aux_bin~9_combout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD4|qS~regout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD2|qS~regout ),
	.cin(gnd),
	.combout(\DISP2|outt[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[4]~26 .lut_mask = 16'h0680;
defparam \DISP2|outt[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt[6]~46 (
// Equation(s):
// \DISP2|outt[6]~46_combout  = (\MAQUINONA|OPERA|Registrador|FFD8|qS~regout  & (!\MAQUINONA|OPERA|Registrador|FFD6|qS~regout  & !\MAQUINONA|OPERA|Registrador|FFD7|qS~regout ))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD8|qS~regout ),
	.datab(vcc),
	.datac(\MAQUINONA|OPERA|Registrador|FFD6|qS~regout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD7|qS~regout ),
	.cin(gnd),
	.combout(\DISP2|outt[6]~46_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[6]~46 .lut_mask = 16'h000A;
defparam \DISP2|outt[6]~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt[4]~58 (
// Equation(s):
// \DISP2|outt[4]~58_combout  = \MAQUINONA|OPERA|Registrador|FFD3|qS~regout  $ (((\MAQUINONA|OPERA|Registrador|FFD7|qS~regout  & ((\MAQUINONA|OPERA|Registrador|FFD6|qS~regout ) # (!\MAQUINONA|OPERA|Registrador|FFD8|qS~regout )))))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD8|qS~regout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD6|qS~regout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD3|qS~regout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD7|qS~regout ),
	.cin(gnd),
	.combout(\DISP2|outt[4]~58_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[4]~58 .lut_mask = 16'h2DF0;
defparam \DISP2|outt[4]~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt[4]~28 (
// Equation(s):
// \DISP2|outt[4]~28_combout  = (\MAQUINONA|OPERA|Registrador|FFD3|qS~regout ) # (\MAQUINONA|OPERA|Registrador|FFD2|qS~regout  $ (\MAQUINONA|OPERA|Registrador|FFD4|qS~regout ))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD3|qS~regout ),
	.datab(vcc),
	.datac(\MAQUINONA|OPERA|Registrador|FFD2|qS~regout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD4|qS~regout ),
	.cin(gnd),
	.combout(\DISP2|outt[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[4]~28 .lut_mask = 16'hAFFA;
defparam \DISP2|outt[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt[4]~29 (
// Equation(s):
// \DISP2|outt[4]~29_combout  = (\DISP2|outt[6]~46_combout  & (((!\DISP2|outt[4]~28_combout )))) # (!\DISP2|outt[6]~46_combout  & (\DISP2|outt[4]~27_combout  & (!\DISP2|outt[4]~58_combout )))

	.dataa(\DISP2|outt[4]~27_combout ),
	.datab(\DISP2|outt[6]~46_combout ),
	.datac(\DISP2|outt[4]~58_combout ),
	.datad(\DISP2|outt[4]~28_combout ),
	.cin(gnd),
	.combout(\DISP2|outt[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[4]~29 .lut_mask = 16'h02CE;
defparam \DISP2|outt[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISPLAYTOTAL|aux_bin~10 (
// Equation(s):
// \DISPLAYTOTAL|aux_bin~10_combout  = (\MAQUINONA|OPERA|Registrador|FFD6|qS~regout  & ((!\MAQUINONA|OPERA|Registrador|FFD8|qS~regout ))) # (!\MAQUINONA|OPERA|Registrador|FFD6|qS~regout  & (\MAQUINONA|OPERA|Registrador|FFD7|qS~regout  & 
// \MAQUINONA|OPERA|Registrador|FFD8|qS~regout ))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD7|qS~regout ),
	.datab(vcc),
	.datac(\MAQUINONA|OPERA|Registrador|FFD6|qS~regout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD8|qS~regout ),
	.cin(gnd),
	.combout(\DISPLAYTOTAL|aux_bin~10_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAYTOTAL|aux_bin~10 .lut_mask = 16'h0AF0;
defparam \DISPLAYTOTAL|aux_bin~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt[4]~30 (
// Equation(s):
// \DISP2|outt[4]~30_combout  = (\MAQUINONA|OPERA|Registrador|FFD5|qS~regout  & ((\DISPLAYTOTAL|aux_bin~10_combout  & (\DISP2|outt[4]~26_combout )) # (!\DISPLAYTOTAL|aux_bin~10_combout  & ((\DISP2|outt[4]~29_combout )))))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD5|qS~regout ),
	.datab(\DISP2|outt[4]~26_combout ),
	.datac(\DISP2|outt[4]~29_combout ),
	.datad(\DISPLAYTOTAL|aux_bin~10_combout ),
	.cin(gnd),
	.combout(\DISP2|outt[4]~30_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[4]~30 .lut_mask = 16'h88A0;
defparam \DISP2|outt[4]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt[4]~33 (
// Equation(s):
// \DISP2|outt[4]~33_combout  = (\MAQUINONA|OPERA|Registrador|FFD2|qS~regout  & (\MAQUINONA|OPERA|Registrador|FFD8|qS~regout  & (!\MAQUINONA|OPERA|Registrador|FFD6|qS~regout  & !\MAQUINONA|OPERA|Registrador|FFD7|qS~regout ))) # 
// (!\MAQUINONA|OPERA|Registrador|FFD2|qS~regout  & (\MAQUINONA|OPERA|Registrador|FFD8|qS~regout  $ ((!\MAQUINONA|OPERA|Registrador|FFD6|qS~regout ))))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD8|qS~regout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD6|qS~regout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD7|qS~regout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD2|qS~regout ),
	.cin(gnd),
	.combout(\DISP2|outt[4]~33_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[4]~33 .lut_mask = 16'h0299;
defparam \DISP2|outt[4]~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt[4]~34 (
// Equation(s):
// \DISP2|outt[4]~34_combout  = (\MAQUINONA|OPERA|Registrador|FFD4|qS~regout  & (\DISP2|outt[4]~32_combout )) # (!\MAQUINONA|OPERA|Registrador|FFD4|qS~regout  & ((\DISP2|outt[4]~33_combout )))

	.dataa(\DISP2|outt[4]~32_combout ),
	.datab(\DISP2|outt[4]~33_combout ),
	.datac(vcc),
	.datad(\MAQUINONA|OPERA|Registrador|FFD4|qS~regout ),
	.cin(gnd),
	.combout(\DISP2|outt[4]~34_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[4]~34 .lut_mask = 16'hAACC;
defparam \DISP2|outt[4]~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt[4]~35 (
// Equation(s):
// \DISP2|outt[4]~35_combout  = (\MAQUINONA|OPERA|Registrador|FFD3|qS~regout  & (((\DISP2|outt[4]~34_combout  & !\DISPLAYTOTAL|aux_bin~9_combout )))) # (!\MAQUINONA|OPERA|Registrador|FFD3|qS~regout  & (\DISP2|outt[4]~31_combout ))

	.dataa(\DISP2|outt[4]~31_combout ),
	.datab(\DISP2|outt[4]~34_combout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD3|qS~regout ),
	.datad(\DISPLAYTOTAL|aux_bin~9_combout ),
	.cin(gnd),
	.combout(\DISP2|outt[4]~35_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[4]~35 .lut_mask = 16'h0ACA;
defparam \DISP2|outt[4]~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt[4]~36 (
// Equation(s):
// \DISP2|outt[4]~36_combout  = (\MAQUINONA|OPERA|Registrador|FFD1|qS~regout ) # ((\DISP2|outt[4]~35_combout  & !\MAQUINONA|OPERA|Registrador|FFD5|qS~regout ))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD1|qS~regout ),
	.datab(\DISP2|outt[4]~35_combout ),
	.datac(vcc),
	.datad(\MAQUINONA|OPERA|Registrador|FFD5|qS~regout ),
	.cin(gnd),
	.combout(\DISP2|outt[4]~36_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[4]~36 .lut_mask = 16'hAAEE;
defparam \DISP2|outt[4]~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt[6]~37 (
// Equation(s):
// \DISP2|outt[6]~37_combout  = (\MAQUINONA|OPERA|Registrador|FFD2|qS~regout  & (\MAQUINONA|OPERA|Registrador|FFD4|qS~regout  & (\MAQUINONA|OPERA|Registrador|FFD3|qS~regout  $ (!\MAQUINONA|OPERA|Registrador|FFD5|qS~regout )))) # 
// (!\MAQUINONA|OPERA|Registrador|FFD2|qS~regout  & (!\MAQUINONA|OPERA|Registrador|FFD4|qS~regout  & (\MAQUINONA|OPERA|Registrador|FFD3|qS~regout  $ (!\MAQUINONA|OPERA|Registrador|FFD5|qS~regout ))))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD2|qS~regout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD3|qS~regout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD5|qS~regout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD4|qS~regout ),
	.cin(gnd),
	.combout(\DISP2|outt[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[6]~37 .lut_mask = 16'h8241;
defparam \DISP2|outt[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt[6]~40 (
// Equation(s):
// \DISP2|outt[6]~40_combout  = (\MAQUINONA|OPERA|Registrador|FFD2|qS~regout  & (\MAQUINONA|OPERA|Registrador|FFD3|qS~regout  & !\MAQUINONA|OPERA|Registrador|FFD4|qS~regout ))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD2|qS~regout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD3|qS~regout ),
	.datac(vcc),
	.datad(\MAQUINONA|OPERA|Registrador|FFD4|qS~regout ),
	.cin(gnd),
	.combout(\DISP2|outt[6]~40_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[6]~40 .lut_mask = 16'h0088;
defparam \DISP2|outt[6]~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt[6]~38 (
// Equation(s):
// \DISP2|outt[6]~38_combout  = (\MAQUINONA|OPERA|Registrador|FFD2|qS~regout  & ((\MAQUINONA|OPERA|Registrador|FFD3|qS~regout ) # (\MAQUINONA|OPERA|Registrador|FFD4|qS~regout ))) # (!\MAQUINONA|OPERA|Registrador|FFD2|qS~regout  & 
// ((!\MAQUINONA|OPERA|Registrador|FFD4|qS~regout ) # (!\MAQUINONA|OPERA|Registrador|FFD3|qS~regout )))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD2|qS~regout ),
	.datab(vcc),
	.datac(\MAQUINONA|OPERA|Registrador|FFD3|qS~regout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD4|qS~regout ),
	.cin(gnd),
	.combout(\DISP2|outt[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[6]~38 .lut_mask = 16'hAFF5;
defparam \DISP2|outt[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt[6]~42 (
// Equation(s):
// \DISP2|outt[6]~42_combout  = (\DISPLAYTOTAL|aux_bin~10_combout  & ((\DISPLAYTOTAL|aux_bin~9_combout  & ((!\DISP2|outt[6]~38_combout ))) # (!\DISPLAYTOTAL|aux_bin~9_combout  & (\DISP2|outt[6]~40_combout ))))

	.dataa(\DISPLAYTOTAL|aux_bin~10_combout ),
	.datab(\DISP2|outt[6]~40_combout ),
	.datac(\DISPLAYTOTAL|aux_bin~9_combout ),
	.datad(\DISP2|outt[6]~38_combout ),
	.cin(gnd),
	.combout(\DISP2|outt[6]~42_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[6]~42 .lut_mask = 16'h08A8;
defparam \DISP2|outt[6]~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt[6]~44 (
// Equation(s):
// \DISP2|outt[6]~44_combout  = (\DISP2|outt[6]~43_combout  & ((\MAQUINONA|OPERA|Registrador|FFD4|qS~regout  & (\DISPLAYTOTAL|aux_bin~9_combout  $ (!\MAQUINONA|OPERA|Registrador|FFD2|qS~regout ))) # (!\MAQUINONA|OPERA|Registrador|FFD4|qS~regout  & 
// (\DISPLAYTOTAL|aux_bin~9_combout  & !\MAQUINONA|OPERA|Registrador|FFD2|qS~regout ))))

	.dataa(\DISP2|outt[6]~43_combout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD4|qS~regout ),
	.datac(\DISPLAYTOTAL|aux_bin~9_combout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD2|qS~regout ),
	.cin(gnd),
	.combout(\DISP2|outt[6]~44_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[6]~44 .lut_mask = 16'h8028;
defparam \DISP2|outt[6]~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt[6]~45 (
// Equation(s):
// \DISP2|outt[6]~45_combout  = (\MAQUINONA|OPERA|Registrador|FFD5|qS~regout  & (\DISP2|outt[6]~41_combout )) # (!\MAQUINONA|OPERA|Registrador|FFD5|qS~regout  & (((\DISP2|outt[6]~42_combout ) # (\DISP2|outt[6]~44_combout ))))

	.dataa(\DISP2|outt[6]~41_combout ),
	.datab(\DISP2|outt[6]~42_combout ),
	.datac(\DISP2|outt[6]~44_combout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD5|qS~regout ),
	.cin(gnd),
	.combout(\DISP2|outt[6]~45_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[6]~45 .lut_mask = 16'hAAFC;
defparam \DISP2|outt[6]~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt[6]~47 (
// Equation(s):
// \DISP2|outt[6]~47_combout  = (\MAQUINONA|OPERA|Registrador|FFD1|qS~regout  & ((\DISP2|outt[6]~46_combout  & (\DISP2|outt[6]~37_combout )) # (!\DISP2|outt[6]~46_combout  & ((\DISP2|outt[6]~45_combout )))))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD1|qS~regout ),
	.datab(\DISP2|outt[6]~37_combout ),
	.datac(\DISP2|outt[6]~45_combout ),
	.datad(\DISP2|outt[6]~46_combout ),
	.cin(gnd),
	.combout(\DISP2|outt[6]~47_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[6]~47 .lut_mask = 16'h88A0;
defparam \DISP2|outt[6]~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt[4]~48 (
// Equation(s):
// \DISP2|outt[4]~48_combout  = (\DISP2|outt[4]~25_combout ) # ((!\DISP2|outt[6]~47_combout  & ((\DISP2|outt[4]~30_combout ) # (\DISP2|outt[4]~36_combout ))))

	.dataa(\DISP2|outt[4]~25_combout ),
	.datab(\DISP2|outt[4]~30_combout ),
	.datac(\DISP2|outt[4]~36_combout ),
	.datad(\DISP2|outt[6]~47_combout ),
	.cin(gnd),
	.combout(\DISP2|outt[4]~48_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[4]~48 .lut_mask = 16'hAAFE;
defparam \DISP2|outt[4]~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt[5]~49 (
// Equation(s):
// \DISP2|outt[5]~49_combout  = (\DISP2|outt[3]~22_combout  & ((\MAQUINONA|OPERA|Registrador|FFD1|qS~regout ) # (\DISPLAYTOTAL|b3cd[1]~1_combout )))

	.dataa(\DISP2|outt[3]~22_combout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD1|qS~regout ),
	.datac(\DISPLAYTOTAL|b3cd[1]~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\DISP2|outt[5]~49_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[5]~49 .lut_mask = 16'hA8A8;
defparam \DISP2|outt[5]~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt[6]~50 (
// Equation(s):
// \DISP2|outt[6]~50_combout  = (\DISP2|outt[6]~47_combout  & ((\DISPLAYTOTAL|b3cd[2]~0_combout ) # ((\DISPLAYTOTAL|b3cd[1]~1_combout ) # (!\DISPLAYTOTAL|b3cd[3]~2_combout ))))

	.dataa(\DISP2|outt[6]~47_combout ),
	.datab(\DISPLAYTOTAL|b3cd[2]~0_combout ),
	.datac(\DISPLAYTOTAL|b3cd[1]~1_combout ),
	.datad(\DISPLAYTOTAL|b3cd[3]~2_combout ),
	.cin(gnd),
	.combout(\DISP2|outt[6]~50_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[6]~50 .lut_mask = 16'hA8AA;
defparam \DISP2|outt[6]~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt[6]~12 (
// Equation(s):
// \DISP2|outt[6]~12_combout  = (\MAQUINONA|OPERA|Registrador|FFD3|qS~regout  & (!\MAQUINONA|OPERA|Registrador|FFD4|qS~regout  & (!\MAQUINONA|OPERA|Registrador|FFD5|qS~regout  & \MAQUINONA|OPERA|Registrador|FFD2|qS~regout ))) # 
// (!\MAQUINONA|OPERA|Registrador|FFD3|qS~regout  & (\MAQUINONA|OPERA|Registrador|FFD5|qS~regout  & (\MAQUINONA|OPERA|Registrador|FFD4|qS~regout  $ (!\MAQUINONA|OPERA|Registrador|FFD2|qS~regout ))))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD3|qS~regout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD4|qS~regout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD5|qS~regout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD2|qS~regout ),
	.cin(gnd),
	.combout(\DISP2|outt[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[6]~12 .lut_mask = 16'h4210;
defparam \DISP2|outt[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt[6]~8 (
// Equation(s):
// \DISP2|outt[6]~8_combout  = (\MAQUINONA|OPERA|Registrador|FFD4|qS~regout  & (!\MAQUINONA|OPERA|Registrador|FFD2|qS~regout  & (\MAQUINONA|OPERA|Registrador|FFD3|qS~regout  $ (!\MAQUINONA|OPERA|Registrador|FFD5|qS~regout )))) # 
// (!\MAQUINONA|OPERA|Registrador|FFD4|qS~regout  & (!\MAQUINONA|OPERA|Registrador|FFD3|qS~regout  & (\MAQUINONA|OPERA|Registrador|FFD5|qS~regout  & \MAQUINONA|OPERA|Registrador|FFD2|qS~regout )))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD3|qS~regout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD4|qS~regout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD5|qS~regout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD2|qS~regout ),
	.cin(gnd),
	.combout(\DISP2|outt[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[6]~8 .lut_mask = 16'h1084;
defparam \DISP2|outt[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt[6]~63 (
// Equation(s):
// \DISP2|outt[6]~63_combout  = (\MAQUINONA|OPERA|Registrador|FFD8|qS~regout  & ((\MAQUINONA|OPERA|Registrador|FFD6|qS~regout  & (\DISP2|outt[6]~12_combout )) # (!\MAQUINONA|OPERA|Registrador|FFD6|qS~regout  & ((\DISP2|outt[6]~8_combout ))))) # 
// (!\MAQUINONA|OPERA|Registrador|FFD8|qS~regout  & (\DISP2|outt[6]~12_combout  $ (((\MAQUINONA|OPERA|Registrador|FFD6|qS~regout )))))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD8|qS~regout ),
	.datab(\DISP2|outt[6]~12_combout ),
	.datac(\DISP2|outt[6]~8_combout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD6|qS~regout ),
	.cin(gnd),
	.combout(\DISP2|outt[6]~63_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[6]~63 .lut_mask = 16'h99E4;
defparam \DISP2|outt[6]~63 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt[6]~15 (
// Equation(s):
// \DISP2|outt[6]~15_combout  = (\MAQUINONA|OPERA|Registrador|FFD3|qS~regout  & (!\MAQUINONA|OPERA|Registrador|FFD5|qS~regout  & (\MAQUINONA|OPERA|Registrador|FFD4|qS~regout  $ (!\MAQUINONA|OPERA|Registrador|FFD2|qS~regout )))) # 
// (!\MAQUINONA|OPERA|Registrador|FFD3|qS~regout  & (\MAQUINONA|OPERA|Registrador|FFD4|qS~regout  & (\MAQUINONA|OPERA|Registrador|FFD5|qS~regout  & !\MAQUINONA|OPERA|Registrador|FFD2|qS~regout )))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD3|qS~regout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD4|qS~regout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD5|qS~regout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD2|qS~regout ),
	.cin(gnd),
	.combout(\DISP2|outt[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[6]~15 .lut_mask = 16'h0842;
defparam \DISP2|outt[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt[6]~64 (
// Equation(s):
// \DISP2|outt[6]~64_combout  = (\MAQUINONA|OPERA|Registrador|FFD8|qS~regout  & (\DISP2|outt[6]~63_combout )) # (!\MAQUINONA|OPERA|Registrador|FFD8|qS~regout  & ((\DISP2|outt[6]~63_combout  & ((\DISP2|outt[6]~12_combout ) # (\DISP2|outt[6]~15_combout ))) # 
// (!\DISP2|outt[6]~63_combout  & (\DISP2|outt[6]~12_combout  & \DISP2|outt[6]~15_combout ))))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD8|qS~regout ),
	.datab(\DISP2|outt[6]~63_combout ),
	.datac(\DISP2|outt[6]~12_combout ),
	.datad(\DISP2|outt[6]~15_combout ),
	.cin(gnd),
	.combout(\DISP2|outt[6]~64_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[6]~64 .lut_mask = 16'hDCC8;
defparam \DISP2|outt[6]~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt[6]~60 (
// Equation(s):
// \DISP2|outt[6]~60_combout  = (!\MAQUINONA|OPERA|Registrador|FFD1|qS~regout  & ((\MAQUINONA|OPERA|Registrador|FFD7|qS~regout  & ((\DISP2|outt[6]~64_combout ))) # (!\MAQUINONA|OPERA|Registrador|FFD7|qS~regout  & (\DISP2|outt[6]~66_combout ))))

	.dataa(\DISP2|outt[6]~66_combout ),
	.datab(\DISP2|outt[6]~64_combout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD7|qS~regout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD1|qS~regout ),
	.cin(gnd),
	.combout(\DISP2|outt[6]~60_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[6]~60 .lut_mask = 16'h00CA;
defparam \DISP2|outt[6]~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt[6]~61 (
// Equation(s):
// \DISP2|outt[6]~61_combout  = (\DISPLAYTOTAL|aux_bin~10_combout  & (((\MAQUINONA|OPERA|Registrador|FFD4|qS~regout  & !\MAQUINONA|OPERA|Registrador|FFD2|qS~regout )))) # (!\DISPLAYTOTAL|aux_bin~10_combout  & ((\MAQUINONA|OPERA|Registrador|FFD4|qS~regout  & 
// ((\DISPLAYTOTAL|aux_bin~9_combout ) # (\MAQUINONA|OPERA|Registrador|FFD2|qS~regout ))) # (!\MAQUINONA|OPERA|Registrador|FFD4|qS~regout  & ((!\MAQUINONA|OPERA|Registrador|FFD2|qS~regout )))))

	.dataa(\DISPLAYTOTAL|aux_bin~9_combout ),
	.datab(\DISPLAYTOTAL|aux_bin~10_combout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD4|qS~regout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD2|qS~regout ),
	.cin(gnd),
	.combout(\DISP2|outt[6]~61_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[6]~61 .lut_mask = 16'h30E3;
defparam \DISP2|outt[6]~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt[6]~62 (
// Equation(s):
// \DISP2|outt[6]~62_combout  = (\DISPLAYTOTAL|aux_bin~9_combout  & (\DISP2|outt[6]~61_combout  $ (((\MAQUINONA|OPERA|Registrador|FFD3|qS~regout ))))) # (!\DISPLAYTOTAL|aux_bin~9_combout  & ((\DISP2|outt[6]~61_combout ) # ((\DISPLAYTOTAL|aux_bin~10_combout  
// & !\MAQUINONA|OPERA|Registrador|FFD3|qS~regout ))))

	.dataa(\DISPLAYTOTAL|aux_bin~9_combout ),
	.datab(\DISP2|outt[6]~61_combout ),
	.datac(\DISPLAYTOTAL|aux_bin~10_combout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD3|qS~regout ),
	.cin(gnd),
	.combout(\DISP2|outt[6]~62_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[6]~62 .lut_mask = 16'h66DC;
defparam \DISP2|outt[6]~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt[6]~54 (
// Equation(s):
// \DISP2|outt[6]~54_combout  = (!\DISP2|outt[6]~46_combout  & ((\DISP2|outt[6]~53_combout ) # ((\MAQUINONA|OPERA|Registrador|FFD5|qS~regout  & \DISP2|outt[6]~62_combout ))))

	.dataa(\DISP2|outt[6]~53_combout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD5|qS~regout ),
	.datac(\DISP2|outt[6]~62_combout ),
	.datad(\DISP2|outt[6]~46_combout ),
	.cin(gnd),
	.combout(\DISP2|outt[6]~54_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[6]~54 .lut_mask = 16'h00EA;
defparam \DISP2|outt[6]~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt[6]~55 (
// Equation(s):
// \DISP2|outt[6]~55_combout  = (\MAQUINONA|OPERA|Registrador|FFD3|qS~regout  & ((\MAQUINONA|OPERA|Registrador|FFD5|qS~regout ) # ((!\MAQUINONA|OPERA|Registrador|FFD2|qS~regout  & \MAQUINONA|OPERA|Registrador|FFD4|qS~regout )))) # 
// (!\MAQUINONA|OPERA|Registrador|FFD3|qS~regout  & (((\MAQUINONA|OPERA|Registrador|FFD2|qS~regout  & !\MAQUINONA|OPERA|Registrador|FFD4|qS~regout )) # (!\MAQUINONA|OPERA|Registrador|FFD5|qS~regout )))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD3|qS~regout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD5|qS~regout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD2|qS~regout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD4|qS~regout ),
	.cin(gnd),
	.combout(\DISP2|outt[6]~55_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[6]~55 .lut_mask = 16'h9BD9;
defparam \DISP2|outt[6]~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt[6]~56 (
// Equation(s):
// \DISP2|outt[6]~56_combout  = (\MAQUINONA|OPERA|Registrador|FFD1|qS~regout  & ((\DISP2|outt[6]~54_combout ) # ((\DISP2|outt[6]~46_combout  & \DISP2|outt[6]~55_combout ))))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD1|qS~regout ),
	.datab(\DISP2|outt[6]~54_combout ),
	.datac(\DISP2|outt[6]~46_combout ),
	.datad(\DISP2|outt[6]~55_combout ),
	.cin(gnd),
	.combout(\DISP2|outt[6]~56_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[6]~56 .lut_mask = 16'hA888;
defparam \DISP2|outt[6]~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP2|outt[6]~57 (
// Equation(s):
// \DISP2|outt[6]~57_combout  = (\DISP2|outt[6]~50_combout ) # ((\DISP2|outt[6]~60_combout ) # ((\DISP2|outt[6]~56_combout  & !\DISP2|outt[6]~47_combout )))

	.dataa(\DISP2|outt[6]~50_combout ),
	.datab(\DISP2|outt[6]~60_combout ),
	.datac(\DISP2|outt[6]~56_combout ),
	.datad(\DISP2|outt[6]~47_combout ),
	.cin(gnd),
	.combout(\DISP2|outt[6]~57_combout ),
	.cout());
// synopsys translate_off
defparam \DISP2|outt[6]~57 .lut_mask = 16'hEEFE;
defparam \DISP2|outt[6]~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISPLAYTOTAL|aux_bin~14 (
// Equation(s):
// \DISPLAYTOTAL|aux_bin~14_combout  = \DISPLAYTOTAL|aux_bin~1_combout  $ ((((!\MAQUINONA|OPERA|Registrador|FFD4|qS~regout  & !\DISPLAYTOTAL|aux_bin~0_combout )) # (!\DISPLAYTOTAL|aux_bin~2_combout )))

	.dataa(\DISPLAYTOTAL|aux_bin~2_combout ),
	.datab(\DISPLAYTOTAL|aux_bin~1_combout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD4|qS~regout ),
	.datad(\DISPLAYTOTAL|aux_bin~0_combout ),
	.cin(gnd),
	.combout(\DISPLAYTOTAL|aux_bin~14_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAYTOTAL|aux_bin~14 .lut_mask = 16'h9993;
defparam \DISPLAYTOTAL|aux_bin~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISPLAYTOTAL|aux_bin~15 (
// Equation(s):
// \DISPLAYTOTAL|aux_bin~15_combout  = (\MAQUINONA|OPERA|Registrador|FFD8|qS~regout  & ((\MAQUINONA|OPERA|Registrador|FFD6|qS~regout  & ((!\MAQUINONA|OPERA|Registrador|FFD7|qS~regout ) # (!\MAQUINONA|OPERA|Registrador|FFD5|qS~regout ))) # 
// (!\MAQUINONA|OPERA|Registrador|FFD6|qS~regout  & ((\MAQUINONA|OPERA|Registrador|FFD7|qS~regout ))))) # (!\MAQUINONA|OPERA|Registrador|FFD8|qS~regout  & (((!\MAQUINONA|OPERA|Registrador|FFD6|qS~regout  & !\MAQUINONA|OPERA|Registrador|FFD5|qS~regout )) # 
// (!\MAQUINONA|OPERA|Registrador|FFD7|qS~regout )))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD8|qS~regout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD6|qS~regout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD5|qS~regout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD7|qS~regout ),
	.cin(gnd),
	.combout(\DISPLAYTOTAL|aux_bin~15_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAYTOTAL|aux_bin~15 .lut_mask = 16'h2BDD;
defparam \DISPLAYTOTAL|aux_bin~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISPLAYTOTAL|aux_bin~12 (
// Equation(s):
// \DISPLAYTOTAL|aux_bin~12_combout  = (!\DISPLAYTOTAL|aux_bin~15_combout  & ((\DISPLAYTOTAL|aux_bin~16_combout ) # (!\DISPLAYTOTAL|aux_bin~14_combout )))

	.dataa(\DISPLAYTOTAL|aux_bin~16_combout ),
	.datab(vcc),
	.datac(\DISPLAYTOTAL|aux_bin~14_combout ),
	.datad(\DISPLAYTOTAL|aux_bin~15_combout ),
	.cin(gnd),
	.combout(\DISPLAYTOTAL|aux_bin~12_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAYTOTAL|aux_bin~12 .lut_mask = 16'h00AF;
defparam \DISPLAYTOTAL|aux_bin~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISPLAYTOTAL|aux_bin~13 (
// Equation(s):
// \DISPLAYTOTAL|aux_bin~13_combout  = (\DISPLAYTOTAL|LessThan0~0_combout  & (\DISPLAYTOTAL|aux_bin~14_combout  & \DISPLAYTOTAL|aux_bin~15_combout ))

	.dataa(\DISPLAYTOTAL|LessThan0~0_combout ),
	.datab(\DISPLAYTOTAL|aux_bin~14_combout ),
	.datac(\DISPLAYTOTAL|aux_bin~15_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\DISPLAYTOTAL|aux_bin~13_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAYTOTAL|aux_bin~13 .lut_mask = 16'h8080;
defparam \DISPLAYTOTAL|aux_bin~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISPLAYTOTAL|aux_bin~17 (
// Equation(s):
// \DISPLAYTOTAL|aux_bin~17_combout  = \DISPLAYTOTAL|aux_bin~4_combout  $ ((((!\MAQUINONA|OPERA|Registrador|FFD3|qS~regout  & !\DISPLAYTOTAL|aux_bin~3_combout )) # (!\DISPLAYTOTAL|aux_bin~5_combout )))

	.dataa(\DISPLAYTOTAL|aux_bin~5_combout ),
	.datab(\DISPLAYTOTAL|aux_bin~4_combout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD3|qS~regout ),
	.datad(\DISPLAYTOTAL|aux_bin~3_combout ),
	.cin(gnd),
	.combout(\DISPLAYTOTAL|aux_bin~17_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAYTOTAL|aux_bin~17 .lut_mask = 16'h9993;
defparam \DISPLAYTOTAL|aux_bin~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISPLAYTOTAL|b3cd[5]~3 (
// Equation(s):
// \DISPLAYTOTAL|b3cd[5]~3_combout  = (\DISPLAYTOTAL|aux_bin~12_combout  & (((\DISPLAYTOTAL|aux_bin~11_combout  & !\DISPLAYTOTAL|aux_bin~13_combout )) # (!\DISPLAYTOTAL|aux_bin~17_combout ))) # (!\DISPLAYTOTAL|aux_bin~12_combout  & 
// ((\DISPLAYTOTAL|aux_bin~13_combout  $ (\DISPLAYTOTAL|aux_bin~17_combout ))))

	.dataa(\DISPLAYTOTAL|aux_bin~11_combout ),
	.datab(\DISPLAYTOTAL|aux_bin~12_combout ),
	.datac(\DISPLAYTOTAL|aux_bin~13_combout ),
	.datad(\DISPLAYTOTAL|aux_bin~17_combout ),
	.cin(gnd),
	.combout(\DISPLAYTOTAL|b3cd[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAYTOTAL|b3cd[5]~3 .lut_mask = 16'h0BFC;
defparam \DISPLAYTOTAL|b3cd[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISPLAYTOTAL|b3cd[4]~4 (
// Equation(s):
// \DISPLAYTOTAL|b3cd[4]~4_combout  = \DISPLAYTOTAL|aux_bin~7_combout  $ ((((!\MAQUINONA|OPERA|Registrador|FFD2|qS~regout  & !\DISPLAYTOTAL|aux_bin~6_combout )) # (!\DISPLAYTOTAL|aux_bin~8_combout )))

	.dataa(\DISPLAYTOTAL|aux_bin~8_combout ),
	.datab(\DISPLAYTOTAL|aux_bin~7_combout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD2|qS~regout ),
	.datad(\DISPLAYTOTAL|aux_bin~6_combout ),
	.cin(gnd),
	.combout(\DISPLAYTOTAL|b3cd[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAYTOTAL|b3cd[4]~4 .lut_mask = 16'h9993;
defparam \DISPLAYTOTAL|b3cd[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISPLAYTOTAL|aux_bin~16 (
// Equation(s):
// \DISPLAYTOTAL|aux_bin~16_combout  = ((!\MAQUINONA|OPERA|Registrador|FFD6|qS~regout  & !\MAQUINONA|OPERA|Registrador|FFD7|qS~regout )) # (!\MAQUINONA|OPERA|Registrador|FFD8|qS~regout )

	.dataa(vcc),
	.datab(\MAQUINONA|OPERA|Registrador|FFD6|qS~regout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD7|qS~regout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD8|qS~regout ),
	.cin(gnd),
	.combout(\DISPLAYTOTAL|aux_bin~16_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAYTOTAL|aux_bin~16 .lut_mask = 16'h03FF;
defparam \DISPLAYTOTAL|aux_bin~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISPLAYTOTAL|aux_bin~11 (
// Equation(s):
// \DISPLAYTOTAL|aux_bin~11_combout  = (\DISPLAYTOTAL|aux_bin~14_combout  & ((\DISPLAYTOTAL|aux_bin~15_combout ) # (\DISPLAYTOTAL|aux_bin~16_combout ))) # (!\DISPLAYTOTAL|aux_bin~14_combout  & ((!\DISPLAYTOTAL|aux_bin~16_combout )))

	.dataa(\DISPLAYTOTAL|aux_bin~14_combout ),
	.datab(\DISPLAYTOTAL|aux_bin~15_combout ),
	.datac(vcc),
	.datad(\DISPLAYTOTAL|aux_bin~16_combout ),
	.cin(gnd),
	.combout(\DISPLAYTOTAL|aux_bin~11_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAYTOTAL|aux_bin~11 .lut_mask = 16'hAADD;
defparam \DISPLAYTOTAL|aux_bin~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISPLAYTOTAL|b3cd[6]~5 (
// Equation(s):
// \DISPLAYTOTAL|b3cd[6]~5_combout  = (\DISPLAYTOTAL|aux_bin~16_combout  & ((!\DISPLAYTOTAL|aux_bin~14_combout ))) # (!\DISPLAYTOTAL|aux_bin~16_combout  & (!\DISPLAYTOTAL|aux_bin~15_combout  & \DISPLAYTOTAL|aux_bin~14_combout ))

	.dataa(vcc),
	.datab(\DISPLAYTOTAL|aux_bin~16_combout ),
	.datac(\DISPLAYTOTAL|aux_bin~15_combout ),
	.datad(\DISPLAYTOTAL|aux_bin~14_combout ),
	.cin(gnd),
	.combout(\DISPLAYTOTAL|b3cd[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAYTOTAL|b3cd[6]~5 .lut_mask = 16'h03CC;
defparam \DISPLAYTOTAL|b3cd[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISPLAYTOTAL|LessThan6~0 (
// Equation(s):
// \DISPLAYTOTAL|LessThan6~0_combout  = (\DISPLAYTOTAL|aux_bin~13_combout ) # ((\DISPLAYTOTAL|aux_bin~12_combout  & ((!\DISPLAYTOTAL|aux_bin~11_combout ) # (!\DISPLAYTOTAL|aux_bin~17_combout ))))

	.dataa(\DISPLAYTOTAL|aux_bin~13_combout ),
	.datab(\DISPLAYTOTAL|aux_bin~12_combout ),
	.datac(\DISPLAYTOTAL|aux_bin~17_combout ),
	.datad(\DISPLAYTOTAL|aux_bin~11_combout ),
	.cin(gnd),
	.combout(\DISPLAYTOTAL|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAYTOTAL|LessThan6~0 .lut_mask = 16'hAEEE;
defparam \DISPLAYTOTAL|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISPLAYTOTAL|b3cd[6]~6 (
// Equation(s):
// \DISPLAYTOTAL|b3cd[6]~6_combout  = (\DISPLAYTOTAL|LessThan6~0_combout  & (\DISPLAYTOTAL|aux_bin~17_combout  $ ((!\DISPLAYTOTAL|aux_bin~11_combout )))) # (!\DISPLAYTOTAL|LessThan6~0_combout  & (((\DISPLAYTOTAL|b3cd[6]~5_combout ))))

	.dataa(\DISPLAYTOTAL|aux_bin~17_combout ),
	.datab(\DISPLAYTOTAL|aux_bin~11_combout ),
	.datac(\DISPLAYTOTAL|b3cd[6]~5_combout ),
	.datad(\DISPLAYTOTAL|LessThan6~0_combout ),
	.cin(gnd),
	.combout(\DISPLAYTOTAL|b3cd[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAYTOTAL|b3cd[6]~6 .lut_mask = 16'h99F0;
defparam \DISPLAYTOTAL|b3cd[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISPLAYTOTAL|b3cd[7]~7 (
// Equation(s):
// \DISPLAYTOTAL|b3cd[7]~7_combout  = (\DISPLAYTOTAL|aux_bin~12_combout  & (\DISPLAYTOTAL|aux_bin~17_combout  & (\DISPLAYTOTAL|aux_bin~11_combout ))) # (!\DISPLAYTOTAL|aux_bin~12_combout  & (\DISPLAYTOTAL|aux_bin~13_combout  & 
// ((!\DISPLAYTOTAL|aux_bin~11_combout ) # (!\DISPLAYTOTAL|aux_bin~17_combout ))))

	.dataa(\DISPLAYTOTAL|aux_bin~17_combout ),
	.datab(\DISPLAYTOTAL|aux_bin~11_combout ),
	.datac(\DISPLAYTOTAL|aux_bin~12_combout ),
	.datad(\DISPLAYTOTAL|aux_bin~13_combout ),
	.cin(gnd),
	.combout(\DISPLAYTOTAL|b3cd[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAYTOTAL|b3cd[7]~7 .lut_mask = 16'h8780;
defparam \DISPLAYTOTAL|b3cd[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP3|outt[0]~56 (
// Equation(s):
// \DISP3|outt[0]~56_combout  = (\DISPLAYTOTAL|b3cd[5]~3_combout  & (!\DISPLAYTOTAL|b3cd[7]~7_combout  & (\DISPLAYTOTAL|b3cd[4]~4_combout  $ (!\DISPLAYTOTAL|b3cd[6]~6_combout ))))

	.dataa(\DISPLAYTOTAL|b3cd[5]~3_combout ),
	.datab(\DISPLAYTOTAL|b3cd[4]~4_combout ),
	.datac(\DISPLAYTOTAL|b3cd[6]~6_combout ),
	.datad(\DISPLAYTOTAL|b3cd[7]~7_combout ),
	.cin(gnd),
	.combout(\DISP3|outt[0]~56_combout ),
	.cout());
// synopsys translate_off
defparam \DISP3|outt[0]~56 .lut_mask = 16'h0082;
defparam \DISP3|outt[0]~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP3|outt[1]~42 (
// Equation(s):
// \DISP3|outt[1]~42_combout  = (\MAQUINONA|OPERA|Registrador|FFD5|qS~regout  & ((\MAQUINONA|OPERA|Registrador|FFD6|qS~regout  & (\MAQUINONA|OPERA|Registrador|FFD7|qS~regout  $ (!\MAQUINONA|OPERA|Registrador|FFD8|qS~regout ))) # 
// (!\MAQUINONA|OPERA|Registrador|FFD6|qS~regout  & (!\MAQUINONA|OPERA|Registrador|FFD7|qS~regout  & \MAQUINONA|OPERA|Registrador|FFD8|qS~regout ))))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD6|qS~regout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD7|qS~regout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD8|qS~regout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD5|qS~regout ),
	.cin(gnd),
	.combout(\DISP3|outt[1]~42_combout ),
	.cout());
// synopsys translate_off
defparam \DISP3|outt[1]~42 .lut_mask = 16'h9200;
defparam \DISP3|outt[1]~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP3|outt[1]~40 (
// Equation(s):
// \DISP3|outt[1]~40_combout  = (\MAQUINONA|OPERA|Registrador|FFD4|qS~regout  & ((\DISP3|outt[1]~42_combout ))) # (!\MAQUINONA|OPERA|Registrador|FFD4|qS~regout  & (\DISP3|outt[1]~41_combout ))

	.dataa(\DISP3|outt[1]~41_combout ),
	.datab(\DISP3|outt[1]~42_combout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD4|qS~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\DISP3|outt[1]~40_combout ),
	.cout());
// synopsys translate_off
defparam \DISP3|outt[1]~40 .lut_mask = 16'hCACA;
defparam \DISP3|outt[1]~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP3|outt[1]~39 (
// Equation(s):
// \DISP3|outt[1]~39_combout  = (!\MAQUINONA|OPERA|Registrador|FFD7|qS~regout  & ((\MAQUINONA|OPERA|Registrador|FFD6|qS~regout  & (\MAQUINONA|OPERA|Registrador|FFD8|qS~regout  $ (\MAQUINONA|OPERA|Registrador|FFD5|qS~regout ))) # 
// (!\MAQUINONA|OPERA|Registrador|FFD6|qS~regout  & (\MAQUINONA|OPERA|Registrador|FFD8|qS~regout  & \MAQUINONA|OPERA|Registrador|FFD5|qS~regout ))))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD6|qS~regout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD7|qS~regout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD8|qS~regout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD5|qS~regout ),
	.cin(gnd),
	.combout(\DISP3|outt[1]~39_combout ),
	.cout());
// synopsys translate_off
defparam \DISP3|outt[1]~39 .lut_mask = 16'h1220;
defparam \DISP3|outt[1]~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP3|outt[1]~37 (
// Equation(s):
// \DISP3|outt[1]~37_combout  = (\MAQUINONA|OPERA|Registrador|FFD4|qS~regout  & ((\DISP3|outt[1]~39_combout ))) # (!\MAQUINONA|OPERA|Registrador|FFD4|qS~regout  & (\DISP3|outt[1]~38_combout ))

	.dataa(\DISP3|outt[1]~38_combout ),
	.datab(\DISP3|outt[1]~39_combout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD4|qS~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\DISP3|outt[1]~37_combout ),
	.cout());
// synopsys translate_off
defparam \DISP3|outt[1]~37 .lut_mask = 16'hCACA;
defparam \DISP3|outt[1]~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP3|outt[1]~67 (
// Equation(s):
// \DISP3|outt[1]~67_combout  = (\MAQUINONA|OPERA|Registrador|FFD3|qS~regout  & (\DISP3|outt[1]~40_combout  $ (((\MAQUINONA|OPERA|Registrador|FFD2|qS~regout ))))) # (!\MAQUINONA|OPERA|Registrador|FFD3|qS~regout  & 
// ((\MAQUINONA|OPERA|Registrador|FFD2|qS~regout  & (\DISP3|outt[1]~40_combout )) # (!\MAQUINONA|OPERA|Registrador|FFD2|qS~regout  & ((\DISP3|outt[1]~37_combout )))))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD3|qS~regout ),
	.datab(\DISP3|outt[1]~40_combout ),
	.datac(\DISP3|outt[1]~37_combout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD2|qS~regout ),
	.cin(gnd),
	.combout(\DISP3|outt[1]~67_combout ),
	.cout());
// synopsys translate_off
defparam \DISP3|outt[1]~67 .lut_mask = 16'h66D8;
defparam \DISP3|outt[1]~67 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP3|outt[1]~47 (
// Equation(s):
// \DISP3|outt[1]~47_combout  = (\MAQUINONA|OPERA|Registrador|FFD4|qS~regout  & ((\DISP3|outt[1]~42_combout ))) # (!\MAQUINONA|OPERA|Registrador|FFD4|qS~regout  & (\DISP3|outt[1]~39_combout ))

	.dataa(\DISP3|outt[1]~39_combout ),
	.datab(\DISP3|outt[1]~42_combout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD4|qS~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\DISP3|outt[1]~47_combout ),
	.cout());
// synopsys translate_off
defparam \DISP3|outt[1]~47 .lut_mask = 16'hCACA;
defparam \DISP3|outt[1]~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP3|outt[1]~68 (
// Equation(s):
// \DISP3|outt[1]~68_combout  = (\MAQUINONA|OPERA|Registrador|FFD3|qS~regout  & ((\DISP3|outt[1]~67_combout  & ((\DISP3|outt[1]~40_combout ) # (\DISP3|outt[1]~47_combout ))) # (!\DISP3|outt[1]~67_combout  & (\DISP3|outt[1]~40_combout  & 
// \DISP3|outt[1]~47_combout )))) # (!\MAQUINONA|OPERA|Registrador|FFD3|qS~regout  & (\DISP3|outt[1]~67_combout ))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD3|qS~regout ),
	.datab(\DISP3|outt[1]~67_combout ),
	.datac(\DISP3|outt[1]~40_combout ),
	.datad(\DISP3|outt[1]~47_combout ),
	.cin(gnd),
	.combout(\DISP3|outt[1]~68_combout ),
	.cout());
// synopsys translate_off
defparam \DISP3|outt[1]~68 .lut_mask = 16'hECC4;
defparam \DISP3|outt[1]~68 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP3|outt[2]~57 (
// Equation(s):
// \DISP3|outt[2]~57_combout  = (\DISPLAYTOTAL|b3cd[4]~4_combout  & (!\DISPLAYTOTAL|b3cd[6]~6_combout  & (!\DISPLAYTOTAL|b3cd[5]~3_combout  & !\DISPLAYTOTAL|b3cd[7]~7_combout )))

	.dataa(\DISPLAYTOTAL|b3cd[4]~4_combout ),
	.datab(\DISPLAYTOTAL|b3cd[6]~6_combout ),
	.datac(\DISPLAYTOTAL|b3cd[5]~3_combout ),
	.datad(\DISPLAYTOTAL|b3cd[7]~7_combout ),
	.cin(gnd),
	.combout(\DISP3|outt[2]~57_combout ),
	.cout());
// synopsys translate_off
defparam \DISP3|outt[2]~57 .lut_mask = 16'h0002;
defparam \DISP3|outt[2]~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP3|outt[3]~58 (
// Equation(s):
// \DISP3|outt[3]~58_combout  = (\DISPLAYTOTAL|aux_bin~17_combout  & ((\DISPLAYTOTAL|aux_bin~12_combout  & ((!\DISPLAYTOTAL|aux_bin~11_combout ))) # (!\DISPLAYTOTAL|aux_bin~12_combout  & (\DISPLAYTOTAL|aux_bin~13_combout  & \DISPLAYTOTAL|aux_bin~11_combout 
// )))) # (!\DISPLAYTOTAL|aux_bin~17_combout  & (!\DISPLAYTOTAL|aux_bin~13_combout  & (!\DISPLAYTOTAL|aux_bin~12_combout )))

	.dataa(\DISPLAYTOTAL|aux_bin~17_combout ),
	.datab(\DISPLAYTOTAL|aux_bin~13_combout ),
	.datac(\DISPLAYTOTAL|aux_bin~12_combout ),
	.datad(\DISPLAYTOTAL|aux_bin~11_combout ),
	.cin(gnd),
	.combout(\DISP3|outt[3]~58_combout ),
	.cout());
// synopsys translate_off
defparam \DISP3|outt[3]~58 .lut_mask = 16'h09A1;
defparam \DISP3|outt[3]~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP3|outt[3]~59 (
// Equation(s):
// \DISP3|outt[3]~59_combout  = (!\DISPLAYTOTAL|b3cd[7]~7_combout  & \DISPLAYTOTAL|b3cd[5]~3_combout )

	.dataa(\DISPLAYTOTAL|b3cd[7]~7_combout ),
	.datab(vcc),
	.datac(\DISPLAYTOTAL|b3cd[5]~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\DISP3|outt[3]~59_combout ),
	.cout());
// synopsys translate_off
defparam \DISP3|outt[3]~59 .lut_mask = 16'h5050;
defparam \DISP3|outt[3]~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP3|outt[3]~60 (
// Equation(s):
// \DISP3|outt[3]~60_combout  = (\DISPLAYTOTAL|b3cd[6]~6_combout  & ((\DISPLAYTOTAL|b3cd[4]~4_combout  & ((\DISP3|outt[3]~59_combout ))) # (!\DISPLAYTOTAL|b3cd[4]~4_combout  & (\DISP3|outt[3]~58_combout )))) # (!\DISPLAYTOTAL|b3cd[6]~6_combout  & 
// (((!\DISPLAYTOTAL|b3cd[4]~4_combout  & \DISP3|outt[3]~59_combout ))))

	.dataa(\DISP3|outt[3]~58_combout ),
	.datab(\DISPLAYTOTAL|b3cd[6]~6_combout ),
	.datac(\DISPLAYTOTAL|b3cd[4]~4_combout ),
	.datad(\DISP3|outt[3]~59_combout ),
	.cin(gnd),
	.combout(\DISP3|outt[3]~60_combout ),
	.cout());
// synopsys translate_off
defparam \DISP3|outt[3]~60 .lut_mask = 16'hCB08;
defparam \DISP3|outt[3]~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP3|outt[4]~5 (
// Equation(s):
// \DISP3|outt[4]~5_combout  = (\MAQUINONA|OPERA|Registrador|FFD8|qS~regout ) # ((!\MAQUINONA|OPERA|Registrador|FFD5|qS~regout  & (\MAQUINONA|OPERA|Registrador|FFD7|qS~regout  & \MAQUINONA|OPERA|Registrador|FFD2|qS~regout )))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD5|qS~regout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD7|qS~regout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD8|qS~regout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD2|qS~regout ),
	.cin(gnd),
	.combout(\DISP3|outt[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \DISP3|outt[4]~5 .lut_mask = 16'hF4F0;
defparam \DISP3|outt[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP3|outt[4]~4 (
// Equation(s):
// \DISP3|outt[4]~4_combout  = (\MAQUINONA|OPERA|Registrador|FFD8|qS~regout  & ((\MAQUINONA|OPERA|Registrador|FFD2|qS~regout ) # (\MAQUINONA|OPERA|Registrador|FFD5|qS~regout  $ (\MAQUINONA|OPERA|Registrador|FFD7|qS~regout )))) # 
// (!\MAQUINONA|OPERA|Registrador|FFD8|qS~regout  & (\MAQUINONA|OPERA|Registrador|FFD5|qS~regout  & (!\MAQUINONA|OPERA|Registrador|FFD7|qS~regout )))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD5|qS~regout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD7|qS~regout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD8|qS~regout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD2|qS~regout ),
	.cin(gnd),
	.combout(\DISP3|outt[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \DISP3|outt[4]~4 .lut_mask = 16'hF262;
defparam \DISP3|outt[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP3|outt[4]~50 (
// Equation(s):
// \DISP3|outt[4]~50_combout  = (\MAQUINONA|OPERA|Registrador|FFD4|qS~regout  & (((\MAQUINONA|OPERA|Registrador|FFD3|qS~regout )))) # (!\MAQUINONA|OPERA|Registrador|FFD4|qS~regout  & ((\MAQUINONA|OPERA|Registrador|FFD3|qS~regout  & (\DISP3|outt[4]~5_combout 
// )) # (!\MAQUINONA|OPERA|Registrador|FFD3|qS~regout  & ((\DISP3|outt[4]~4_combout )))))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD4|qS~regout ),
	.datab(\DISP3|outt[4]~5_combout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD3|qS~regout ),
	.datad(\DISP3|outt[4]~4_combout ),
	.cin(gnd),
	.combout(\DISP3|outt[4]~50_combout ),
	.cout());
// synopsys translate_off
defparam \DISP3|outt[4]~50 .lut_mask = 16'hE5E0;
defparam \DISP3|outt[4]~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP3|outt[4]~8 (
// Equation(s):
// \DISP3|outt[4]~8_combout  = (\MAQUINONA|OPERA|Registrador|FFD7|qS~regout  & (((!\MAQUINONA|OPERA|Registrador|FFD8|qS~regout )))) # (!\MAQUINONA|OPERA|Registrador|FFD7|qS~regout  & (((\MAQUINONA|OPERA|Registrador|FFD8|qS~regout ) # 
// (\MAQUINONA|OPERA|Registrador|FFD2|qS~regout )) # (!\MAQUINONA|OPERA|Registrador|FFD5|qS~regout )))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD5|qS~regout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD7|qS~regout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD8|qS~regout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD2|qS~regout ),
	.cin(gnd),
	.combout(\DISP3|outt[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \DISP3|outt[4]~8 .lut_mask = 16'h3F3D;
defparam \DISP3|outt[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP3|outt[4]~51 (
// Equation(s):
// \DISP3|outt[4]~51_combout  = (\MAQUINONA|OPERA|Registrador|FFD4|qS~regout  & ((\DISP3|outt[4]~50_combout  & ((\DISP3|outt[4]~8_combout ))) # (!\DISP3|outt[4]~50_combout  & (\DISP3|outt[4]~7_combout )))) # (!\MAQUINONA|OPERA|Registrador|FFD4|qS~regout  & 
// (((\DISP3|outt[4]~50_combout ))))

	.dataa(\DISP3|outt[4]~7_combout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD4|qS~regout ),
	.datac(\DISP3|outt[4]~50_combout ),
	.datad(\DISP3|outt[4]~8_combout ),
	.cin(gnd),
	.combout(\DISP3|outt[4]~51_combout ),
	.cout());
// synopsys translate_off
defparam \DISP3|outt[4]~51 .lut_mask = 16'hF838;
defparam \DISP3|outt[4]~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP3|outt[4]~65 (
// Equation(s):
// \DISP3|outt[4]~65_combout  = (\MAQUINONA|OPERA|Registrador|FFD8|qS~regout  & ((\MAQUINONA|OPERA|Registrador|FFD5|qS~regout  & (\MAQUINONA|OPERA|Registrador|FFD2|qS~regout  & \MAQUINONA|OPERA|Registrador|FFD3|qS~regout )) # 
// (!\MAQUINONA|OPERA|Registrador|FFD5|qS~regout  & ((\MAQUINONA|OPERA|Registrador|FFD2|qS~regout ) # (\MAQUINONA|OPERA|Registrador|FFD3|qS~regout ))))) # (!\MAQUINONA|OPERA|Registrador|FFD8|qS~regout  & ((\MAQUINONA|OPERA|Registrador|FFD5|qS~regout  & 
// ((!\MAQUINONA|OPERA|Registrador|FFD3|qS~regout ))) # (!\MAQUINONA|OPERA|Registrador|FFD5|qS~regout  & (\MAQUINONA|OPERA|Registrador|FFD2|qS~regout  & \MAQUINONA|OPERA|Registrador|FFD3|qS~regout ))))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD8|qS~regout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD5|qS~regout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD2|qS~regout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD3|qS~regout ),
	.cin(gnd),
	.combout(\DISP3|outt[4]~65_combout ),
	.cout());
// synopsys translate_off
defparam \DISP3|outt[4]~65 .lut_mask = 16'hB264;
defparam \DISP3|outt[4]~65 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP3|outt[4]~66 (
// Equation(s):
// \DISP3|outt[4]~66_combout  = (\MAQUINONA|OPERA|Registrador|FFD5|qS~regout  & ((\MAQUINONA|OPERA|Registrador|FFD7|qS~regout  & (\MAQUINONA|OPERA|Registrador|FFD8|qS~regout )) # (!\MAQUINONA|OPERA|Registrador|FFD7|qS~regout  & ((\DISP3|outt[4]~65_combout 
// ))))) # (!\MAQUINONA|OPERA|Registrador|FFD5|qS~regout  & ((\DISP3|outt[4]~65_combout ) # (\MAQUINONA|OPERA|Registrador|FFD8|qS~regout  $ (!\MAQUINONA|OPERA|Registrador|FFD7|qS~regout ))))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD8|qS~regout ),
	.datab(\DISP3|outt[4]~65_combout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD5|qS~regout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD7|qS~regout ),
	.cin(gnd),
	.combout(\DISP3|outt[4]~66_combout ),
	.cout());
// synopsys translate_off
defparam \DISP3|outt[4]~66 .lut_mask = 16'hAECD;
defparam \DISP3|outt[4]~66 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP3|outt[4]~9 (
// Equation(s):
// \DISP3|outt[4]~9_combout  = (\MAQUINONA|OPERA|Registrador|FFD4|qS~regout  & ((\DISP3|outt[4]~66_combout ))) # (!\MAQUINONA|OPERA|Registrador|FFD4|qS~regout  & (\DISP3|outt[4]~10_combout ))

	.dataa(\DISP3|outt[4]~10_combout ),
	.datab(\DISP3|outt[4]~66_combout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD4|qS~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\DISP3|outt[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \DISP3|outt[4]~9 .lut_mask = 16'hCACA;
defparam \DISP3|outt[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP3|outt[4]~63 (
// Equation(s):
// \DISP3|outt[4]~63_combout  = (\MAQUINONA|OPERA|Registrador|FFD6|qS~regout  & ((\DISP3|outt[4]~9_combout ))) # (!\MAQUINONA|OPERA|Registrador|FFD6|qS~regout  & (\DISP3|outt[4]~51_combout ))

	.dataa(\DISP3|outt[4]~51_combout ),
	.datab(\DISP3|outt[4]~9_combout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD6|qS~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\DISP3|outt[4]~63_combout ),
	.cout());
// synopsys translate_off
defparam \DISP3|outt[4]~63 .lut_mask = 16'hCACA;
defparam \DISP3|outt[4]~63 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP3|outt[3]~61 (
// Equation(s):
// \DISP3|outt[3]~61_combout  = (\DISPLAYTOTAL|b3cd[6]~6_combout  & (\DISP3|outt[3]~58_combout  & ((!\DISPLAYTOTAL|b3cd[4]~4_combout )))) # (!\DISPLAYTOTAL|b3cd[6]~6_combout  & (((!\DISPLAYTOTAL|b3cd[7]~7_combout ))))

	.dataa(\DISP3|outt[3]~58_combout ),
	.datab(\DISPLAYTOTAL|b3cd[6]~6_combout ),
	.datac(\DISPLAYTOTAL|b3cd[7]~7_combout ),
	.datad(\DISPLAYTOTAL|b3cd[4]~4_combout ),
	.cin(gnd),
	.combout(\DISP3|outt[3]~61_combout ),
	.cout());
// synopsys translate_off
defparam \DISP3|outt[3]~61 .lut_mask = 16'h038B;
defparam \DISP3|outt[3]~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP3|outt[5]~62 (
// Equation(s):
// \DISP3|outt[5]~62_combout  = (\DISP3|outt[3]~61_combout  & ((!\DISPLAYTOTAL|b3cd[5]~3_combout ) # (!\DISPLAYTOTAL|b3cd[4]~4_combout )))

	.dataa(\DISP3|outt[3]~61_combout ),
	.datab(vcc),
	.datac(\DISPLAYTOTAL|b3cd[4]~4_combout ),
	.datad(\DISPLAYTOTAL|b3cd[5]~3_combout ),
	.cin(gnd),
	.combout(\DISP3|outt[5]~62_combout ),
	.cout());
// synopsys translate_off
defparam \DISP3|outt[5]~62 .lut_mask = 16'h0AAA;
defparam \DISP3|outt[5]~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP3|outt[6]~23 (
// Equation(s):
// \DISP3|outt[6]~23_combout  = (\MAQUINONA|OPERA|Registrador|FFD8|qS~regout  & (((!\MAQUINONA|OPERA|Registrador|FFD6|qS~regout  & \MAQUINONA|OPERA|Registrador|FFD7|qS~regout )))) # (!\MAQUINONA|OPERA|Registrador|FFD8|qS~regout  & 
// (!\MAQUINONA|OPERA|Registrador|FFD5|qS~regout  & ((\MAQUINONA|OPERA|Registrador|FFD7|qS~regout ) # (!\MAQUINONA|OPERA|Registrador|FFD6|qS~regout ))))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD5|qS~regout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD8|qS~regout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD6|qS~regout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD7|qS~regout ),
	.cin(gnd),
	.combout(\DISP3|outt[6]~23_combout ),
	.cout());
// synopsys translate_off
defparam \DISP3|outt[6]~23 .lut_mask = 16'h1D01;
defparam \DISP3|outt[6]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP3|outt[6]~22 (
// Equation(s):
// \DISP3|outt[6]~22_combout  = (\MAQUINONA|OPERA|Registrador|FFD5|qS~regout  & (\MAQUINONA|OPERA|Registrador|FFD8|qS~regout  $ (\MAQUINONA|OPERA|Registrador|FFD6|qS~regout  $ (!\MAQUINONA|OPERA|Registrador|FFD7|qS~regout )))) # 
// (!\MAQUINONA|OPERA|Registrador|FFD5|qS~regout  & (!\MAQUINONA|OPERA|Registrador|FFD8|qS~regout  & (!\MAQUINONA|OPERA|Registrador|FFD6|qS~regout  & !\MAQUINONA|OPERA|Registrador|FFD7|qS~regout )))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD5|qS~regout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD8|qS~regout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD6|qS~regout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD7|qS~regout ),
	.cin(gnd),
	.combout(\DISP3|outt[6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \DISP3|outt[6]~22 .lut_mask = 16'h2883;
defparam \DISP3|outt[6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP3|outt[6]~52 (
// Equation(s):
// \DISP3|outt[6]~52_combout  = (\MAQUINONA|OPERA|Registrador|FFD3|qS~regout  & (((\MAQUINONA|OPERA|Registrador|FFD4|qS~regout )))) # (!\MAQUINONA|OPERA|Registrador|FFD3|qS~regout  & ((\MAQUINONA|OPERA|Registrador|FFD4|qS~regout  & (\DISP3|outt[6]~23_combout 
// )) # (!\MAQUINONA|OPERA|Registrador|FFD4|qS~regout  & ((\DISP3|outt[6]~22_combout )))))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD3|qS~regout ),
	.datab(\DISP3|outt[6]~23_combout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD4|qS~regout ),
	.datad(\DISP3|outt[6]~22_combout ),
	.cin(gnd),
	.combout(\DISP3|outt[6]~52_combout ),
	.cout());
// synopsys translate_off
defparam \DISP3|outt[6]~52 .lut_mask = 16'hE5E0;
defparam \DISP3|outt[6]~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP3|outt[6]~26 (
// Equation(s):
// \DISP3|outt[6]~26_combout  = (!\MAQUINONA|OPERA|Registrador|FFD5|qS~regout  & ((\MAQUINONA|OPERA|Registrador|FFD8|qS~regout  & (\MAQUINONA|OPERA|Registrador|FFD6|qS~regout  $ (\MAQUINONA|OPERA|Registrador|FFD7|qS~regout ))) # 
// (!\MAQUINONA|OPERA|Registrador|FFD8|qS~regout  & ((\MAQUINONA|OPERA|Registrador|FFD7|qS~regout ) # (!\MAQUINONA|OPERA|Registrador|FFD6|qS~regout )))))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD5|qS~regout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD8|qS~regout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD6|qS~regout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD7|qS~regout ),
	.cin(gnd),
	.combout(\DISP3|outt[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \DISP3|outt[6]~26 .lut_mask = 16'h1541;
defparam \DISP3|outt[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP3|outt[6]~53 (
// Equation(s):
// \DISP3|outt[6]~53_combout  = (\MAQUINONA|OPERA|Registrador|FFD3|qS~regout  & ((\DISP3|outt[6]~52_combout  & ((\DISP3|outt[6]~26_combout ))) # (!\DISP3|outt[6]~52_combout  & (\DISP3|outt[6]~25_combout )))) # (!\MAQUINONA|OPERA|Registrador|FFD3|qS~regout  & 
// (((\DISP3|outt[6]~52_combout ))))

	.dataa(\DISP3|outt[6]~25_combout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD3|qS~regout ),
	.datac(\DISP3|outt[6]~52_combout ),
	.datad(\DISP3|outt[6]~26_combout ),
	.cin(gnd),
	.combout(\DISP3|outt[6]~53_combout ),
	.cout());
// synopsys translate_off
defparam \DISP3|outt[6]~53 .lut_mask = 16'hF838;
defparam \DISP3|outt[6]~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP3|outt[6]~30 (
// Equation(s):
// \DISP3|outt[6]~30_combout  = (\MAQUINONA|OPERA|Registrador|FFD6|qS~regout  & (!\MAQUINONA|OPERA|Registrador|FFD5|qS~regout  & (\MAQUINONA|OPERA|Registrador|FFD8|qS~regout  $ (\MAQUINONA|OPERA|Registrador|FFD7|qS~regout )))) # 
// (!\MAQUINONA|OPERA|Registrador|FFD6|qS~regout  & ((\MAQUINONA|OPERA|Registrador|FFD8|qS~regout  & ((\MAQUINONA|OPERA|Registrador|FFD7|qS~regout ))) # (!\MAQUINONA|OPERA|Registrador|FFD8|qS~regout  & (!\MAQUINONA|OPERA|Registrador|FFD5|qS~regout ))))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD5|qS~regout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD8|qS~regout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD6|qS~regout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD7|qS~regout ),
	.cin(gnd),
	.combout(\DISP3|outt[6]~30_combout ),
	.cout());
// synopsys translate_off
defparam \DISP3|outt[6]~30 .lut_mask = 16'h1D41;
defparam \DISP3|outt[6]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP3|outt[6]~54 (
// Equation(s):
// \DISP3|outt[6]~54_combout  = (\MAQUINONA|OPERA|Registrador|FFD3|qS~regout  & (((\MAQUINONA|OPERA|Registrador|FFD4|qS~regout )))) # (!\MAQUINONA|OPERA|Registrador|FFD3|qS~regout  & ((\MAQUINONA|OPERA|Registrador|FFD4|qS~regout  & (\DISP3|outt[6]~30_combout 
// )) # (!\MAQUINONA|OPERA|Registrador|FFD4|qS~regout  & ((\DISP3|outt[6]~22_combout )))))

	.dataa(\MAQUINONA|OPERA|Registrador|FFD3|qS~regout ),
	.datab(\DISP3|outt[6]~30_combout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD4|qS~regout ),
	.datad(\DISP3|outt[6]~22_combout ),
	.cin(gnd),
	.combout(\DISP3|outt[6]~54_combout ),
	.cout());
// synopsys translate_off
defparam \DISP3|outt[6]~54 .lut_mask = 16'hE5E0;
defparam \DISP3|outt[6]~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP3|outt[6]~55 (
// Equation(s):
// \DISP3|outt[6]~55_combout  = (\MAQUINONA|OPERA|Registrador|FFD3|qS~regout  & ((\DISP3|outt[6]~54_combout  & ((\DISP3|outt[6]~26_combout ))) # (!\DISP3|outt[6]~54_combout  & (\DISP3|outt[6]~32_combout )))) # (!\MAQUINONA|OPERA|Registrador|FFD3|qS~regout  & 
// (((\DISP3|outt[6]~54_combout ))))

	.dataa(\DISP3|outt[6]~32_combout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD3|qS~regout ),
	.datac(\DISP3|outt[6]~54_combout ),
	.datad(\DISP3|outt[6]~26_combout ),
	.cin(gnd),
	.combout(\DISP3|outt[6]~55_combout ),
	.cout());
// synopsys translate_off
defparam \DISP3|outt[6]~55 .lut_mask = 16'hF838;
defparam \DISP3|outt[6]~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP3|outt[6]~64 (
// Equation(s):
// \DISP3|outt[6]~64_combout  = (\MAQUINONA|OPERA|Registrador|FFD2|qS~regout  & ((\DISP3|outt[6]~55_combout ))) # (!\MAQUINONA|OPERA|Registrador|FFD2|qS~regout  & (\DISP3|outt[6]~53_combout ))

	.dataa(\DISP3|outt[6]~53_combout ),
	.datab(\DISP3|outt[6]~55_combout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD2|qS~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\DISP3|outt[6]~64_combout ),
	.cout());
// synopsys translate_off
defparam \DISP3|outt[6]~64 .lut_mask = 16'hCACA;
defparam \DISP3|outt[6]~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISPLAYTOTAL|LessThan4~9 (
// Equation(s):
// \DISPLAYTOTAL|LessThan4~9_combout  = (\MAQUINONA|OPERA|Registrador|FFD8|qS~regout  & (\MAQUINONA|OPERA|Registrador|FFD7|qS~regout  & ((\DISPLAYTOTAL|LessThan4~3_combout ) # (\MAQUINONA|OPERA|Registrador|FFD5|qS~regout ))))

	.dataa(\DISPLAYTOTAL|LessThan4~3_combout ),
	.datab(\MAQUINONA|OPERA|Registrador|FFD5|qS~regout ),
	.datac(\MAQUINONA|OPERA|Registrador|FFD8|qS~regout ),
	.datad(\MAQUINONA|OPERA|Registrador|FFD7|qS~regout ),
	.cin(gnd),
	.combout(\DISPLAYTOTAL|LessThan4~9_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAYTOTAL|LessThan4~9 .lut_mask = 16'hE000;
defparam \DISPLAYTOTAL|LessThan4~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISPLAYTOTAL|LessThan6~1 (
// Equation(s):
// \DISPLAYTOTAL|LessThan6~1_combout  = (\DISPLAYTOTAL|aux_bin~12_combout  & ((!\DISPLAYTOTAL|aux_bin~11_combout ) # (!\DISPLAYTOTAL|aux_bin~17_combout )))

	.dataa(\DISPLAYTOTAL|aux_bin~12_combout ),
	.datab(vcc),
	.datac(\DISPLAYTOTAL|aux_bin~17_combout ),
	.datad(\DISPLAYTOTAL|aux_bin~11_combout ),
	.cin(gnd),
	.combout(\DISPLAYTOTAL|LessThan6~1_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAYTOTAL|LessThan6~1 .lut_mask = 16'h0AAA;
defparam \DISPLAYTOTAL|LessThan6~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP4|Equal8~0 (
// Equation(s):
// \DISP4|Equal8~0_combout  = (\DISPLAYTOTAL|LessThan4~9_combout ) # (\DISPLAYTOTAL|LessThan6~1_combout  $ (!\DISPLAYTOTAL|aux_bin~13_combout ))

	.dataa(\DISPLAYTOTAL|LessThan4~9_combout ),
	.datab(\DISPLAYTOTAL|LessThan6~1_combout ),
	.datac(\DISPLAYTOTAL|aux_bin~13_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\DISP4|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \DISP4|Equal8~0 .lut_mask = 16'hEBEB;
defparam \DISP4|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP4|Equal8~1 (
// Equation(s):
// \DISP4|Equal8~1_combout  = (\DISPLAYTOTAL|LessThan4~9_combout  & (\DISPLAYTOTAL|LessThan6~1_combout  $ (!\DISPLAYTOTAL|aux_bin~13_combout )))

	.dataa(\DISPLAYTOTAL|LessThan4~9_combout ),
	.datab(\DISPLAYTOTAL|LessThan6~1_combout ),
	.datac(\DISPLAYTOTAL|aux_bin~13_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\DISP4|Equal8~1_combout ),
	.cout());
// synopsys translate_off
defparam \DISP4|Equal8~1 .lut_mask = 16'h8282;
defparam \DISP4|Equal8~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DISP4|outt[5]~0 (
// Equation(s):
// \DISP4|outt[5]~0_combout  = \DISPLAYTOTAL|LessThan4~9_combout  $ (\DISPLAYTOTAL|LessThan6~1_combout  $ (\DISPLAYTOTAL|aux_bin~13_combout ))

	.dataa(\DISPLAYTOTAL|LessThan4~9_combout ),
	.datab(\DISPLAYTOTAL|LessThan6~1_combout ),
	.datac(\DISPLAYTOTAL|aux_bin~13_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\DISP4|outt[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DISP4|outt[5]~0 .lut_mask = 16'h9696;
defparam \DISP4|outt[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \led~I (
	.datain(\MAQUINONA|CONTROL|d~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(led));
// synopsys translate_off
defparam \led~I .input_async_reset = "none";
defparam \led~I .input_power_up = "low";
defparam \led~I .input_register_mode = "none";
defparam \led~I .input_sync_reset = "none";
defparam \led~I .oe_async_reset = "none";
defparam \led~I .oe_power_up = "low";
defparam \led~I .oe_register_mode = "none";
defparam \led~I .oe_sync_reset = "none";
defparam \led~I .operation_mode = "output";
defparam \led~I .output_async_reset = "none";
defparam \led~I .output_power_up = "low";
defparam \led~I .output_register_mode = "none";
defparam \led~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_contador[0]~I (
	.datain(\COUNTER|FFD0|qS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_contador[0]));
// synopsys translate_off
defparam \saida_contador[0]~I .input_async_reset = "none";
defparam \saida_contador[0]~I .input_power_up = "low";
defparam \saida_contador[0]~I .input_register_mode = "none";
defparam \saida_contador[0]~I .input_sync_reset = "none";
defparam \saida_contador[0]~I .oe_async_reset = "none";
defparam \saida_contador[0]~I .oe_power_up = "low";
defparam \saida_contador[0]~I .oe_register_mode = "none";
defparam \saida_contador[0]~I .oe_sync_reset = "none";
defparam \saida_contador[0]~I .operation_mode = "output";
defparam \saida_contador[0]~I .output_async_reset = "none";
defparam \saida_contador[0]~I .output_power_up = "low";
defparam \saida_contador[0]~I .output_register_mode = "none";
defparam \saida_contador[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_contador[1]~I (
	.datain(\COUNTER|FFD1|qS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_contador[1]));
// synopsys translate_off
defparam \saida_contador[1]~I .input_async_reset = "none";
defparam \saida_contador[1]~I .input_power_up = "low";
defparam \saida_contador[1]~I .input_register_mode = "none";
defparam \saida_contador[1]~I .input_sync_reset = "none";
defparam \saida_contador[1]~I .oe_async_reset = "none";
defparam \saida_contador[1]~I .oe_power_up = "low";
defparam \saida_contador[1]~I .oe_register_mode = "none";
defparam \saida_contador[1]~I .oe_sync_reset = "none";
defparam \saida_contador[1]~I .operation_mode = "output";
defparam \saida_contador[1]~I .output_async_reset = "none";
defparam \saida_contador[1]~I .output_power_up = "low";
defparam \saida_contador[1]~I .output_register_mode = "none";
defparam \saida_contador[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_contador[2]~I (
	.datain(\COUNTER|FFD2|qS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_contador[2]));
// synopsys translate_off
defparam \saida_contador[2]~I .input_async_reset = "none";
defparam \saida_contador[2]~I .input_power_up = "low";
defparam \saida_contador[2]~I .input_register_mode = "none";
defparam \saida_contador[2]~I .input_sync_reset = "none";
defparam \saida_contador[2]~I .oe_async_reset = "none";
defparam \saida_contador[2]~I .oe_power_up = "low";
defparam \saida_contador[2]~I .oe_register_mode = "none";
defparam \saida_contador[2]~I .oe_sync_reset = "none";
defparam \saida_contador[2]~I .operation_mode = "output";
defparam \saida_contador[2]~I .output_async_reset = "none";
defparam \saida_contador[2]~I .output_power_up = "low";
defparam \saida_contador[2]~I .output_register_mode = "none";
defparam \saida_contador[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_contador[3]~I (
	.datain(\COUNTER|FFD3|qS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_contador[3]));
// synopsys translate_off
defparam \saida_contador[3]~I .input_async_reset = "none";
defparam \saida_contador[3]~I .input_power_up = "low";
defparam \saida_contador[3]~I .input_register_mode = "none";
defparam \saida_contador[3]~I .input_sync_reset = "none";
defparam \saida_contador[3]~I .oe_async_reset = "none";
defparam \saida_contador[3]~I .oe_power_up = "low";
defparam \saida_contador[3]~I .oe_register_mode = "none";
defparam \saida_contador[3]~I .oe_sync_reset = "none";
defparam \saida_contador[3]~I .operation_mode = "output";
defparam \saida_contador[3]~I .output_async_reset = "none";
defparam \saida_contador[3]~I .output_power_up = "low";
defparam \saida_contador[3]~I .output_register_mode = "none";
defparam \saida_contador[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \soma_exibir[0]~I (
	.datain(\MAQUINONA|OPERA|Registrador|FFD1|qS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(soma_exibir[0]));
// synopsys translate_off
defparam \soma_exibir[0]~I .input_async_reset = "none";
defparam \soma_exibir[0]~I .input_power_up = "low";
defparam \soma_exibir[0]~I .input_register_mode = "none";
defparam \soma_exibir[0]~I .input_sync_reset = "none";
defparam \soma_exibir[0]~I .oe_async_reset = "none";
defparam \soma_exibir[0]~I .oe_power_up = "low";
defparam \soma_exibir[0]~I .oe_register_mode = "none";
defparam \soma_exibir[0]~I .oe_sync_reset = "none";
defparam \soma_exibir[0]~I .operation_mode = "output";
defparam \soma_exibir[0]~I .output_async_reset = "none";
defparam \soma_exibir[0]~I .output_power_up = "low";
defparam \soma_exibir[0]~I .output_register_mode = "none";
defparam \soma_exibir[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \soma_exibir[1]~I (
	.datain(\MAQUINONA|OPERA|Registrador|FFD2|qS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(soma_exibir[1]));
// synopsys translate_off
defparam \soma_exibir[1]~I .input_async_reset = "none";
defparam \soma_exibir[1]~I .input_power_up = "low";
defparam \soma_exibir[1]~I .input_register_mode = "none";
defparam \soma_exibir[1]~I .input_sync_reset = "none";
defparam \soma_exibir[1]~I .oe_async_reset = "none";
defparam \soma_exibir[1]~I .oe_power_up = "low";
defparam \soma_exibir[1]~I .oe_register_mode = "none";
defparam \soma_exibir[1]~I .oe_sync_reset = "none";
defparam \soma_exibir[1]~I .operation_mode = "output";
defparam \soma_exibir[1]~I .output_async_reset = "none";
defparam \soma_exibir[1]~I .output_power_up = "low";
defparam \soma_exibir[1]~I .output_register_mode = "none";
defparam \soma_exibir[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \soma_exibir[2]~I (
	.datain(\MAQUINONA|OPERA|Registrador|FFD3|qS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(soma_exibir[2]));
// synopsys translate_off
defparam \soma_exibir[2]~I .input_async_reset = "none";
defparam \soma_exibir[2]~I .input_power_up = "low";
defparam \soma_exibir[2]~I .input_register_mode = "none";
defparam \soma_exibir[2]~I .input_sync_reset = "none";
defparam \soma_exibir[2]~I .oe_async_reset = "none";
defparam \soma_exibir[2]~I .oe_power_up = "low";
defparam \soma_exibir[2]~I .oe_register_mode = "none";
defparam \soma_exibir[2]~I .oe_sync_reset = "none";
defparam \soma_exibir[2]~I .operation_mode = "output";
defparam \soma_exibir[2]~I .output_async_reset = "none";
defparam \soma_exibir[2]~I .output_power_up = "low";
defparam \soma_exibir[2]~I .output_register_mode = "none";
defparam \soma_exibir[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \soma_exibir[3]~I (
	.datain(\MAQUINONA|OPERA|Registrador|FFD4|qS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(soma_exibir[3]));
// synopsys translate_off
defparam \soma_exibir[3]~I .input_async_reset = "none";
defparam \soma_exibir[3]~I .input_power_up = "low";
defparam \soma_exibir[3]~I .input_register_mode = "none";
defparam \soma_exibir[3]~I .input_sync_reset = "none";
defparam \soma_exibir[3]~I .oe_async_reset = "none";
defparam \soma_exibir[3]~I .oe_power_up = "low";
defparam \soma_exibir[3]~I .oe_register_mode = "none";
defparam \soma_exibir[3]~I .oe_sync_reset = "none";
defparam \soma_exibir[3]~I .operation_mode = "output";
defparam \soma_exibir[3]~I .output_async_reset = "none";
defparam \soma_exibir[3]~I .output_power_up = "low";
defparam \soma_exibir[3]~I .output_register_mode = "none";
defparam \soma_exibir[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \soma_exibir[4]~I (
	.datain(\MAQUINONA|OPERA|Registrador|FFD5|qS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(soma_exibir[4]));
// synopsys translate_off
defparam \soma_exibir[4]~I .input_async_reset = "none";
defparam \soma_exibir[4]~I .input_power_up = "low";
defparam \soma_exibir[4]~I .input_register_mode = "none";
defparam \soma_exibir[4]~I .input_sync_reset = "none";
defparam \soma_exibir[4]~I .oe_async_reset = "none";
defparam \soma_exibir[4]~I .oe_power_up = "low";
defparam \soma_exibir[4]~I .oe_register_mode = "none";
defparam \soma_exibir[4]~I .oe_sync_reset = "none";
defparam \soma_exibir[4]~I .operation_mode = "output";
defparam \soma_exibir[4]~I .output_async_reset = "none";
defparam \soma_exibir[4]~I .output_power_up = "low";
defparam \soma_exibir[4]~I .output_register_mode = "none";
defparam \soma_exibir[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \soma_exibir[5]~I (
	.datain(\MAQUINONA|OPERA|Registrador|FFD6|qS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(soma_exibir[5]));
// synopsys translate_off
defparam \soma_exibir[5]~I .input_async_reset = "none";
defparam \soma_exibir[5]~I .input_power_up = "low";
defparam \soma_exibir[5]~I .input_register_mode = "none";
defparam \soma_exibir[5]~I .input_sync_reset = "none";
defparam \soma_exibir[5]~I .oe_async_reset = "none";
defparam \soma_exibir[5]~I .oe_power_up = "low";
defparam \soma_exibir[5]~I .oe_register_mode = "none";
defparam \soma_exibir[5]~I .oe_sync_reset = "none";
defparam \soma_exibir[5]~I .operation_mode = "output";
defparam \soma_exibir[5]~I .output_async_reset = "none";
defparam \soma_exibir[5]~I .output_power_up = "low";
defparam \soma_exibir[5]~I .output_register_mode = "none";
defparam \soma_exibir[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \soma_exibir[6]~I (
	.datain(\MAQUINONA|OPERA|Registrador|FFD7|qS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(soma_exibir[6]));
// synopsys translate_off
defparam \soma_exibir[6]~I .input_async_reset = "none";
defparam \soma_exibir[6]~I .input_power_up = "low";
defparam \soma_exibir[6]~I .input_register_mode = "none";
defparam \soma_exibir[6]~I .input_sync_reset = "none";
defparam \soma_exibir[6]~I .oe_async_reset = "none";
defparam \soma_exibir[6]~I .oe_power_up = "low";
defparam \soma_exibir[6]~I .oe_register_mode = "none";
defparam \soma_exibir[6]~I .oe_sync_reset = "none";
defparam \soma_exibir[6]~I .operation_mode = "output";
defparam \soma_exibir[6]~I .output_async_reset = "none";
defparam \soma_exibir[6]~I .output_power_up = "low";
defparam \soma_exibir[6]~I .output_register_mode = "none";
defparam \soma_exibir[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \soma_exibir[7]~I (
	.datain(\MAQUINONA|OPERA|Registrador|FFD8|qS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(soma_exibir[7]));
// synopsys translate_off
defparam \soma_exibir[7]~I .input_async_reset = "none";
defparam \soma_exibir[7]~I .input_power_up = "low";
defparam \soma_exibir[7]~I .input_register_mode = "none";
defparam \soma_exibir[7]~I .input_sync_reset = "none";
defparam \soma_exibir[7]~I .oe_async_reset = "none";
defparam \soma_exibir[7]~I .oe_power_up = "low";
defparam \soma_exibir[7]~I .oe_register_mode = "none";
defparam \soma_exibir[7]~I .oe_sync_reset = "none";
defparam \soma_exibir[7]~I .operation_mode = "output";
defparam \soma_exibir[7]~I .output_async_reset = "none";
defparam \soma_exibir[7]~I .output_power_up = "low";
defparam \soma_exibir[7]~I .output_register_mode = "none";
defparam \soma_exibir[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \HEX0[0]~I (
	.datain(\DISP0|outt[0]~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[0]));
// synopsys translate_off
defparam \HEX0[0]~I .input_async_reset = "none";
defparam \HEX0[0]~I .input_power_up = "low";
defparam \HEX0[0]~I .input_register_mode = "none";
defparam \HEX0[0]~I .input_sync_reset = "none";
defparam \HEX0[0]~I .oe_async_reset = "none";
defparam \HEX0[0]~I .oe_power_up = "low";
defparam \HEX0[0]~I .oe_register_mode = "none";
defparam \HEX0[0]~I .oe_sync_reset = "none";
defparam \HEX0[0]~I .operation_mode = "output";
defparam \HEX0[0]~I .output_async_reset = "none";
defparam \HEX0[0]~I .output_power_up = "low";
defparam \HEX0[0]~I .output_register_mode = "none";
defparam \HEX0[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \HEX0[1]~I (
	.datain(\DISP0|outt[1]~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[1]));
// synopsys translate_off
defparam \HEX0[1]~I .input_async_reset = "none";
defparam \HEX0[1]~I .input_power_up = "low";
defparam \HEX0[1]~I .input_register_mode = "none";
defparam \HEX0[1]~I .input_sync_reset = "none";
defparam \HEX0[1]~I .oe_async_reset = "none";
defparam \HEX0[1]~I .oe_power_up = "low";
defparam \HEX0[1]~I .oe_register_mode = "none";
defparam \HEX0[1]~I .oe_sync_reset = "none";
defparam \HEX0[1]~I .operation_mode = "output";
defparam \HEX0[1]~I .output_async_reset = "none";
defparam \HEX0[1]~I .output_power_up = "low";
defparam \HEX0[1]~I .output_register_mode = "none";
defparam \HEX0[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \HEX0[2]~I (
	.datain(\DISP0|outt[2]~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[2]));
// synopsys translate_off
defparam \HEX0[2]~I .input_async_reset = "none";
defparam \HEX0[2]~I .input_power_up = "low";
defparam \HEX0[2]~I .input_register_mode = "none";
defparam \HEX0[2]~I .input_sync_reset = "none";
defparam \HEX0[2]~I .oe_async_reset = "none";
defparam \HEX0[2]~I .oe_power_up = "low";
defparam \HEX0[2]~I .oe_register_mode = "none";
defparam \HEX0[2]~I .oe_sync_reset = "none";
defparam \HEX0[2]~I .operation_mode = "output";
defparam \HEX0[2]~I .output_async_reset = "none";
defparam \HEX0[2]~I .output_power_up = "low";
defparam \HEX0[2]~I .output_register_mode = "none";
defparam \HEX0[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \HEX0[3]~I (
	.datain(\DISP0|outt[3]~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[3]));
// synopsys translate_off
defparam \HEX0[3]~I .input_async_reset = "none";
defparam \HEX0[3]~I .input_power_up = "low";
defparam \HEX0[3]~I .input_register_mode = "none";
defparam \HEX0[3]~I .input_sync_reset = "none";
defparam \HEX0[3]~I .oe_async_reset = "none";
defparam \HEX0[3]~I .oe_power_up = "low";
defparam \HEX0[3]~I .oe_register_mode = "none";
defparam \HEX0[3]~I .oe_sync_reset = "none";
defparam \HEX0[3]~I .operation_mode = "output";
defparam \HEX0[3]~I .output_async_reset = "none";
defparam \HEX0[3]~I .output_power_up = "low";
defparam \HEX0[3]~I .output_register_mode = "none";
defparam \HEX0[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \HEX0[4]~I (
	.datain(\DISP0|outt[4]~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[4]));
// synopsys translate_off
defparam \HEX0[4]~I .input_async_reset = "none";
defparam \HEX0[4]~I .input_power_up = "low";
defparam \HEX0[4]~I .input_register_mode = "none";
defparam \HEX0[4]~I .input_sync_reset = "none";
defparam \HEX0[4]~I .oe_async_reset = "none";
defparam \HEX0[4]~I .oe_power_up = "low";
defparam \HEX0[4]~I .oe_register_mode = "none";
defparam \HEX0[4]~I .oe_sync_reset = "none";
defparam \HEX0[4]~I .operation_mode = "output";
defparam \HEX0[4]~I .output_async_reset = "none";
defparam \HEX0[4]~I .output_power_up = "low";
defparam \HEX0[4]~I .output_register_mode = "none";
defparam \HEX0[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \HEX0[5]~I (
	.datain(\DISP0|outt[5]~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[5]));
// synopsys translate_off
defparam \HEX0[5]~I .input_async_reset = "none";
defparam \HEX0[5]~I .input_power_up = "low";
defparam \HEX0[5]~I .input_register_mode = "none";
defparam \HEX0[5]~I .input_sync_reset = "none";
defparam \HEX0[5]~I .oe_async_reset = "none";
defparam \HEX0[5]~I .oe_power_up = "low";
defparam \HEX0[5]~I .oe_register_mode = "none";
defparam \HEX0[5]~I .oe_sync_reset = "none";
defparam \HEX0[5]~I .operation_mode = "output";
defparam \HEX0[5]~I .output_async_reset = "none";
defparam \HEX0[5]~I .output_power_up = "low";
defparam \HEX0[5]~I .output_register_mode = "none";
defparam \HEX0[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \HEX0[6]~I (
	.datain(\DISP0|outt[6]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[6]));
// synopsys translate_off
defparam \HEX0[6]~I .input_async_reset = "none";
defparam \HEX0[6]~I .input_power_up = "low";
defparam \HEX0[6]~I .input_register_mode = "none";
defparam \HEX0[6]~I .input_sync_reset = "none";
defparam \HEX0[6]~I .oe_async_reset = "none";
defparam \HEX0[6]~I .oe_power_up = "low";
defparam \HEX0[6]~I .oe_register_mode = "none";
defparam \HEX0[6]~I .oe_sync_reset = "none";
defparam \HEX0[6]~I .operation_mode = "output";
defparam \HEX0[6]~I .output_async_reset = "none";
defparam \HEX0[6]~I .output_power_up = "low";
defparam \HEX0[6]~I .output_register_mode = "none";
defparam \HEX0[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \HEX1[0]~I (
	.datain(\DISP1|outt[0]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[0]));
// synopsys translate_off
defparam \HEX1[0]~I .input_async_reset = "none";
defparam \HEX1[0]~I .input_power_up = "low";
defparam \HEX1[0]~I .input_register_mode = "none";
defparam \HEX1[0]~I .input_sync_reset = "none";
defparam \HEX1[0]~I .oe_async_reset = "none";
defparam \HEX1[0]~I .oe_power_up = "low";
defparam \HEX1[0]~I .oe_register_mode = "none";
defparam \HEX1[0]~I .oe_sync_reset = "none";
defparam \HEX1[0]~I .operation_mode = "output";
defparam \HEX1[0]~I .output_async_reset = "none";
defparam \HEX1[0]~I .output_power_up = "low";
defparam \HEX1[0]~I .output_register_mode = "none";
defparam \HEX1[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \HEX1[1]~I (
	.datain(\DISP1|outt[1]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[1]));
// synopsys translate_off
defparam \HEX1[1]~I .input_async_reset = "none";
defparam \HEX1[1]~I .input_power_up = "low";
defparam \HEX1[1]~I .input_register_mode = "none";
defparam \HEX1[1]~I .input_sync_reset = "none";
defparam \HEX1[1]~I .oe_async_reset = "none";
defparam \HEX1[1]~I .oe_power_up = "low";
defparam \HEX1[1]~I .oe_register_mode = "none";
defparam \HEX1[1]~I .oe_sync_reset = "none";
defparam \HEX1[1]~I .operation_mode = "output";
defparam \HEX1[1]~I .output_async_reset = "none";
defparam \HEX1[1]~I .output_power_up = "low";
defparam \HEX1[1]~I .output_register_mode = "none";
defparam \HEX1[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \HEX1[2]~I (
	.datain(\DISP1|Equal9~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[2]));
// synopsys translate_off
defparam \HEX1[2]~I .input_async_reset = "none";
defparam \HEX1[2]~I .input_power_up = "low";
defparam \HEX1[2]~I .input_register_mode = "none";
defparam \HEX1[2]~I .input_sync_reset = "none";
defparam \HEX1[2]~I .oe_async_reset = "none";
defparam \HEX1[2]~I .oe_power_up = "low";
defparam \HEX1[2]~I .oe_register_mode = "none";
defparam \HEX1[2]~I .oe_sync_reset = "none";
defparam \HEX1[2]~I .operation_mode = "output";
defparam \HEX1[2]~I .output_async_reset = "none";
defparam \HEX1[2]~I .output_power_up = "low";
defparam \HEX1[2]~I .output_register_mode = "none";
defparam \HEX1[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \HEX1[3]~I (
	.datain(\DISP1|outt[0]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[3]));
// synopsys translate_off
defparam \HEX1[3]~I .input_async_reset = "none";
defparam \HEX1[3]~I .input_power_up = "low";
defparam \HEX1[3]~I .input_register_mode = "none";
defparam \HEX1[3]~I .input_sync_reset = "none";
defparam \HEX1[3]~I .oe_async_reset = "none";
defparam \HEX1[3]~I .oe_power_up = "low";
defparam \HEX1[3]~I .oe_register_mode = "none";
defparam \HEX1[3]~I .oe_sync_reset = "none";
defparam \HEX1[3]~I .operation_mode = "output";
defparam \HEX1[3]~I .output_async_reset = "none";
defparam \HEX1[3]~I .output_power_up = "low";
defparam \HEX1[3]~I .output_register_mode = "none";
defparam \HEX1[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \HEX1[4]~I (
	.datain(\DISP1|outt[4]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[4]));
// synopsys translate_off
defparam \HEX1[4]~I .input_async_reset = "none";
defparam \HEX1[4]~I .input_power_up = "low";
defparam \HEX1[4]~I .input_register_mode = "none";
defparam \HEX1[4]~I .input_sync_reset = "none";
defparam \HEX1[4]~I .oe_async_reset = "none";
defparam \HEX1[4]~I .oe_power_up = "low";
defparam \HEX1[4]~I .oe_register_mode = "none";
defparam \HEX1[4]~I .oe_sync_reset = "none";
defparam \HEX1[4]~I .operation_mode = "output";
defparam \HEX1[4]~I .output_async_reset = "none";
defparam \HEX1[4]~I .output_power_up = "low";
defparam \HEX1[4]~I .output_register_mode = "none";
defparam \HEX1[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \HEX1[5]~I (
	.datain(!\DISP1|outt[5]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[5]));
// synopsys translate_off
defparam \HEX1[5]~I .input_async_reset = "none";
defparam \HEX1[5]~I .input_power_up = "low";
defparam \HEX1[5]~I .input_register_mode = "none";
defparam \HEX1[5]~I .input_sync_reset = "none";
defparam \HEX1[5]~I .oe_async_reset = "none";
defparam \HEX1[5]~I .oe_power_up = "low";
defparam \HEX1[5]~I .oe_register_mode = "none";
defparam \HEX1[5]~I .oe_sync_reset = "none";
defparam \HEX1[5]~I .operation_mode = "output";
defparam \HEX1[5]~I .output_async_reset = "none";
defparam \HEX1[5]~I .output_power_up = "low";
defparam \HEX1[5]~I .output_register_mode = "none";
defparam \HEX1[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \HEX1[6]~I (
	.datain(!\DISP1|outt[6]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[6]));
// synopsys translate_off
defparam \HEX1[6]~I .input_async_reset = "none";
defparam \HEX1[6]~I .input_power_up = "low";
defparam \HEX1[6]~I .input_register_mode = "none";
defparam \HEX1[6]~I .input_sync_reset = "none";
defparam \HEX1[6]~I .oe_async_reset = "none";
defparam \HEX1[6]~I .oe_power_up = "low";
defparam \HEX1[6]~I .oe_register_mode = "none";
defparam \HEX1[6]~I .oe_sync_reset = "none";
defparam \HEX1[6]~I .operation_mode = "output";
defparam \HEX1[6]~I .output_async_reset = "none";
defparam \HEX1[6]~I .output_power_up = "low";
defparam \HEX1[6]~I .output_register_mode = "none";
defparam \HEX1[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \HEX2[0]~I (
	.datain(\DISP2|outt[0]~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[0]));
// synopsys translate_off
defparam \HEX2[0]~I .input_async_reset = "none";
defparam \HEX2[0]~I .input_power_up = "low";
defparam \HEX2[0]~I .input_register_mode = "none";
defparam \HEX2[0]~I .input_sync_reset = "none";
defparam \HEX2[0]~I .oe_async_reset = "none";
defparam \HEX2[0]~I .oe_power_up = "low";
defparam \HEX2[0]~I .oe_register_mode = "none";
defparam \HEX2[0]~I .oe_sync_reset = "none";
defparam \HEX2[0]~I .operation_mode = "output";
defparam \HEX2[0]~I .output_async_reset = "none";
defparam \HEX2[0]~I .output_power_up = "low";
defparam \HEX2[0]~I .output_register_mode = "none";
defparam \HEX2[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \HEX2[1]~I (
	.datain(\DISP2|outt[1]~68_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[1]));
// synopsys translate_off
defparam \HEX2[1]~I .input_async_reset = "none";
defparam \HEX2[1]~I .input_power_up = "low";
defparam \HEX2[1]~I .input_register_mode = "none";
defparam \HEX2[1]~I .input_sync_reset = "none";
defparam \HEX2[1]~I .oe_async_reset = "none";
defparam \HEX2[1]~I .oe_power_up = "low";
defparam \HEX2[1]~I .oe_register_mode = "none";
defparam \HEX2[1]~I .oe_sync_reset = "none";
defparam \HEX2[1]~I .operation_mode = "output";
defparam \HEX2[1]~I .output_async_reset = "none";
defparam \HEX2[1]~I .output_power_up = "low";
defparam \HEX2[1]~I .output_register_mode = "none";
defparam \HEX2[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \HEX2[2]~I (
	.datain(\DISP2|outt[2]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[2]));
// synopsys translate_off
defparam \HEX2[2]~I .input_async_reset = "none";
defparam \HEX2[2]~I .input_power_up = "low";
defparam \HEX2[2]~I .input_register_mode = "none";
defparam \HEX2[2]~I .input_sync_reset = "none";
defparam \HEX2[2]~I .oe_async_reset = "none";
defparam \HEX2[2]~I .oe_power_up = "low";
defparam \HEX2[2]~I .oe_register_mode = "none";
defparam \HEX2[2]~I .oe_sync_reset = "none";
defparam \HEX2[2]~I .operation_mode = "output";
defparam \HEX2[2]~I .output_async_reset = "none";
defparam \HEX2[2]~I .output_power_up = "low";
defparam \HEX2[2]~I .output_register_mode = "none";
defparam \HEX2[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \HEX2[3]~I (
	.datain(\DISP2|outt[3]~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[3]));
// synopsys translate_off
defparam \HEX2[3]~I .input_async_reset = "none";
defparam \HEX2[3]~I .input_power_up = "low";
defparam \HEX2[3]~I .input_register_mode = "none";
defparam \HEX2[3]~I .input_sync_reset = "none";
defparam \HEX2[3]~I .oe_async_reset = "none";
defparam \HEX2[3]~I .oe_power_up = "low";
defparam \HEX2[3]~I .oe_register_mode = "none";
defparam \HEX2[3]~I .oe_sync_reset = "none";
defparam \HEX2[3]~I .operation_mode = "output";
defparam \HEX2[3]~I .output_async_reset = "none";
defparam \HEX2[3]~I .output_power_up = "low";
defparam \HEX2[3]~I .output_register_mode = "none";
defparam \HEX2[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \HEX2[4]~I (
	.datain(\DISP2|outt[4]~48_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[4]));
// synopsys translate_off
defparam \HEX2[4]~I .input_async_reset = "none";
defparam \HEX2[4]~I .input_power_up = "low";
defparam \HEX2[4]~I .input_register_mode = "none";
defparam \HEX2[4]~I .input_sync_reset = "none";
defparam \HEX2[4]~I .oe_async_reset = "none";
defparam \HEX2[4]~I .oe_power_up = "low";
defparam \HEX2[4]~I .oe_register_mode = "none";
defparam \HEX2[4]~I .oe_sync_reset = "none";
defparam \HEX2[4]~I .operation_mode = "output";
defparam \HEX2[4]~I .output_async_reset = "none";
defparam \HEX2[4]~I .output_power_up = "low";
defparam \HEX2[4]~I .output_register_mode = "none";
defparam \HEX2[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \HEX2[5]~I (
	.datain(\DISP2|outt[5]~49_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[5]));
// synopsys translate_off
defparam \HEX2[5]~I .input_async_reset = "none";
defparam \HEX2[5]~I .input_power_up = "low";
defparam \HEX2[5]~I .input_register_mode = "none";
defparam \HEX2[5]~I .input_sync_reset = "none";
defparam \HEX2[5]~I .oe_async_reset = "none";
defparam \HEX2[5]~I .oe_power_up = "low";
defparam \HEX2[5]~I .oe_register_mode = "none";
defparam \HEX2[5]~I .oe_sync_reset = "none";
defparam \HEX2[5]~I .operation_mode = "output";
defparam \HEX2[5]~I .output_async_reset = "none";
defparam \HEX2[5]~I .output_power_up = "low";
defparam \HEX2[5]~I .output_register_mode = "none";
defparam \HEX2[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \HEX2[6]~I (
	.datain(\DISP2|outt[6]~57_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[6]));
// synopsys translate_off
defparam \HEX2[6]~I .input_async_reset = "none";
defparam \HEX2[6]~I .input_power_up = "low";
defparam \HEX2[6]~I .input_register_mode = "none";
defparam \HEX2[6]~I .input_sync_reset = "none";
defparam \HEX2[6]~I .oe_async_reset = "none";
defparam \HEX2[6]~I .oe_power_up = "low";
defparam \HEX2[6]~I .oe_register_mode = "none";
defparam \HEX2[6]~I .oe_sync_reset = "none";
defparam \HEX2[6]~I .operation_mode = "output";
defparam \HEX2[6]~I .output_async_reset = "none";
defparam \HEX2[6]~I .output_power_up = "low";
defparam \HEX2[6]~I .output_register_mode = "none";
defparam \HEX2[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \HEX3[0]~I (
	.datain(\DISP3|outt[0]~56_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[0]));
// synopsys translate_off
defparam \HEX3[0]~I .input_async_reset = "none";
defparam \HEX3[0]~I .input_power_up = "low";
defparam \HEX3[0]~I .input_register_mode = "none";
defparam \HEX3[0]~I .input_sync_reset = "none";
defparam \HEX3[0]~I .oe_async_reset = "none";
defparam \HEX3[0]~I .oe_power_up = "low";
defparam \HEX3[0]~I .oe_register_mode = "none";
defparam \HEX3[0]~I .oe_sync_reset = "none";
defparam \HEX3[0]~I .operation_mode = "output";
defparam \HEX3[0]~I .output_async_reset = "none";
defparam \HEX3[0]~I .output_power_up = "low";
defparam \HEX3[0]~I .output_register_mode = "none";
defparam \HEX3[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \HEX3[1]~I (
	.datain(\DISP3|outt[1]~68_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[1]));
// synopsys translate_off
defparam \HEX3[1]~I .input_async_reset = "none";
defparam \HEX3[1]~I .input_power_up = "low";
defparam \HEX3[1]~I .input_register_mode = "none";
defparam \HEX3[1]~I .input_sync_reset = "none";
defparam \HEX3[1]~I .oe_async_reset = "none";
defparam \HEX3[1]~I .oe_power_up = "low";
defparam \HEX3[1]~I .oe_register_mode = "none";
defparam \HEX3[1]~I .oe_sync_reset = "none";
defparam \HEX3[1]~I .operation_mode = "output";
defparam \HEX3[1]~I .output_async_reset = "none";
defparam \HEX3[1]~I .output_power_up = "low";
defparam \HEX3[1]~I .output_register_mode = "none";
defparam \HEX3[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \HEX3[2]~I (
	.datain(\DISP3|outt[2]~57_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[2]));
// synopsys translate_off
defparam \HEX3[2]~I .input_async_reset = "none";
defparam \HEX3[2]~I .input_power_up = "low";
defparam \HEX3[2]~I .input_register_mode = "none";
defparam \HEX3[2]~I .input_sync_reset = "none";
defparam \HEX3[2]~I .oe_async_reset = "none";
defparam \HEX3[2]~I .oe_power_up = "low";
defparam \HEX3[2]~I .oe_register_mode = "none";
defparam \HEX3[2]~I .oe_sync_reset = "none";
defparam \HEX3[2]~I .operation_mode = "output";
defparam \HEX3[2]~I .output_async_reset = "none";
defparam \HEX3[2]~I .output_power_up = "low";
defparam \HEX3[2]~I .output_register_mode = "none";
defparam \HEX3[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \HEX3[3]~I (
	.datain(\DISP3|outt[3]~60_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[3]));
// synopsys translate_off
defparam \HEX3[3]~I .input_async_reset = "none";
defparam \HEX3[3]~I .input_power_up = "low";
defparam \HEX3[3]~I .input_register_mode = "none";
defparam \HEX3[3]~I .input_sync_reset = "none";
defparam \HEX3[3]~I .oe_async_reset = "none";
defparam \HEX3[3]~I .oe_power_up = "low";
defparam \HEX3[3]~I .oe_register_mode = "none";
defparam \HEX3[3]~I .oe_sync_reset = "none";
defparam \HEX3[3]~I .operation_mode = "output";
defparam \HEX3[3]~I .output_async_reset = "none";
defparam \HEX3[3]~I .output_power_up = "low";
defparam \HEX3[3]~I .output_register_mode = "none";
defparam \HEX3[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \HEX3[4]~I (
	.datain(\DISP3|outt[4]~63_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[4]));
// synopsys translate_off
defparam \HEX3[4]~I .input_async_reset = "none";
defparam \HEX3[4]~I .input_power_up = "low";
defparam \HEX3[4]~I .input_register_mode = "none";
defparam \HEX3[4]~I .input_sync_reset = "none";
defparam \HEX3[4]~I .oe_async_reset = "none";
defparam \HEX3[4]~I .oe_power_up = "low";
defparam \HEX3[4]~I .oe_register_mode = "none";
defparam \HEX3[4]~I .oe_sync_reset = "none";
defparam \HEX3[4]~I .operation_mode = "output";
defparam \HEX3[4]~I .output_async_reset = "none";
defparam \HEX3[4]~I .output_power_up = "low";
defparam \HEX3[4]~I .output_register_mode = "none";
defparam \HEX3[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \HEX3[5]~I (
	.datain(\DISP3|outt[5]~62_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[5]));
// synopsys translate_off
defparam \HEX3[5]~I .input_async_reset = "none";
defparam \HEX3[5]~I .input_power_up = "low";
defparam \HEX3[5]~I .input_register_mode = "none";
defparam \HEX3[5]~I .input_sync_reset = "none";
defparam \HEX3[5]~I .oe_async_reset = "none";
defparam \HEX3[5]~I .oe_power_up = "low";
defparam \HEX3[5]~I .oe_register_mode = "none";
defparam \HEX3[5]~I .oe_sync_reset = "none";
defparam \HEX3[5]~I .operation_mode = "output";
defparam \HEX3[5]~I .output_async_reset = "none";
defparam \HEX3[5]~I .output_power_up = "low";
defparam \HEX3[5]~I .output_register_mode = "none";
defparam \HEX3[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \HEX3[6]~I (
	.datain(\DISP3|outt[6]~64_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[6]));
// synopsys translate_off
defparam \HEX3[6]~I .input_async_reset = "none";
defparam \HEX3[6]~I .input_power_up = "low";
defparam \HEX3[6]~I .input_register_mode = "none";
defparam \HEX3[6]~I .input_sync_reset = "none";
defparam \HEX3[6]~I .oe_async_reset = "none";
defparam \HEX3[6]~I .oe_power_up = "low";
defparam \HEX3[6]~I .oe_register_mode = "none";
defparam \HEX3[6]~I .oe_sync_reset = "none";
defparam \HEX3[6]~I .operation_mode = "output";
defparam \HEX3[6]~I .output_async_reset = "none";
defparam \HEX3[6]~I .output_power_up = "low";
defparam \HEX3[6]~I .output_register_mode = "none";
defparam \HEX3[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \HEX4[0]~I (
	.datain(!\DISP4|Equal8~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[0]));
// synopsys translate_off
defparam \HEX4[0]~I .input_async_reset = "none";
defparam \HEX4[0]~I .input_power_up = "low";
defparam \HEX4[0]~I .input_register_mode = "none";
defparam \HEX4[0]~I .input_sync_reset = "none";
defparam \HEX4[0]~I .oe_async_reset = "none";
defparam \HEX4[0]~I .oe_power_up = "low";
defparam \HEX4[0]~I .oe_register_mode = "none";
defparam \HEX4[0]~I .oe_sync_reset = "none";
defparam \HEX4[0]~I .operation_mode = "output";
defparam \HEX4[0]~I .output_async_reset = "none";
defparam \HEX4[0]~I .output_power_up = "low";
defparam \HEX4[0]~I .output_register_mode = "none";
defparam \HEX4[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \HEX4[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[1]));
// synopsys translate_off
defparam \HEX4[1]~I .input_async_reset = "none";
defparam \HEX4[1]~I .input_power_up = "low";
defparam \HEX4[1]~I .input_register_mode = "none";
defparam \HEX4[1]~I .input_sync_reset = "none";
defparam \HEX4[1]~I .oe_async_reset = "none";
defparam \HEX4[1]~I .oe_power_up = "low";
defparam \HEX4[1]~I .oe_register_mode = "none";
defparam \HEX4[1]~I .oe_sync_reset = "none";
defparam \HEX4[1]~I .operation_mode = "output";
defparam \HEX4[1]~I .output_async_reset = "none";
defparam \HEX4[1]~I .output_power_up = "low";
defparam \HEX4[1]~I .output_register_mode = "none";
defparam \HEX4[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \HEX4[2]~I (
	.datain(\DISP4|Equal8~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[2]));
// synopsys translate_off
defparam \HEX4[2]~I .input_async_reset = "none";
defparam \HEX4[2]~I .input_power_up = "low";
defparam \HEX4[2]~I .input_register_mode = "none";
defparam \HEX4[2]~I .input_sync_reset = "none";
defparam \HEX4[2]~I .oe_async_reset = "none";
defparam \HEX4[2]~I .oe_power_up = "low";
defparam \HEX4[2]~I .oe_register_mode = "none";
defparam \HEX4[2]~I .oe_sync_reset = "none";
defparam \HEX4[2]~I .operation_mode = "output";
defparam \HEX4[2]~I .output_async_reset = "none";
defparam \HEX4[2]~I .output_power_up = "low";
defparam \HEX4[2]~I .output_register_mode = "none";
defparam \HEX4[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \HEX4[3]~I (
	.datain(!\DISP4|Equal8~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[3]));
// synopsys translate_off
defparam \HEX4[3]~I .input_async_reset = "none";
defparam \HEX4[3]~I .input_power_up = "low";
defparam \HEX4[3]~I .input_register_mode = "none";
defparam \HEX4[3]~I .input_sync_reset = "none";
defparam \HEX4[3]~I .oe_async_reset = "none";
defparam \HEX4[3]~I .oe_power_up = "low";
defparam \HEX4[3]~I .oe_register_mode = "none";
defparam \HEX4[3]~I .oe_sync_reset = "none";
defparam \HEX4[3]~I .operation_mode = "output";
defparam \HEX4[3]~I .output_async_reset = "none";
defparam \HEX4[3]~I .output_power_up = "low";
defparam \HEX4[3]~I .output_register_mode = "none";
defparam \HEX4[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \HEX4[4]~I (
	.datain(!\DISP4|Equal8~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[4]));
// synopsys translate_off
defparam \HEX4[4]~I .input_async_reset = "none";
defparam \HEX4[4]~I .input_power_up = "low";
defparam \HEX4[4]~I .input_register_mode = "none";
defparam \HEX4[4]~I .input_sync_reset = "none";
defparam \HEX4[4]~I .oe_async_reset = "none";
defparam \HEX4[4]~I .oe_power_up = "low";
defparam \HEX4[4]~I .oe_register_mode = "none";
defparam \HEX4[4]~I .oe_sync_reset = "none";
defparam \HEX4[4]~I .operation_mode = "output";
defparam \HEX4[4]~I .output_async_reset = "none";
defparam \HEX4[4]~I .output_power_up = "low";
defparam \HEX4[4]~I .output_register_mode = "none";
defparam \HEX4[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \HEX4[5]~I (
	.datain(\DISP4|outt[5]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[5]));
// synopsys translate_off
defparam \HEX4[5]~I .input_async_reset = "none";
defparam \HEX4[5]~I .input_power_up = "low";
defparam \HEX4[5]~I .input_register_mode = "none";
defparam \HEX4[5]~I .input_sync_reset = "none";
defparam \HEX4[5]~I .oe_async_reset = "none";
defparam \HEX4[5]~I .oe_power_up = "low";
defparam \HEX4[5]~I .oe_register_mode = "none";
defparam \HEX4[5]~I .oe_sync_reset = "none";
defparam \HEX4[5]~I .operation_mode = "output";
defparam \HEX4[5]~I .output_async_reset = "none";
defparam \HEX4[5]~I .output_power_up = "low";
defparam \HEX4[5]~I .output_register_mode = "none";
defparam \HEX4[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \HEX4[6]~I (
	.datain(!\DISPLAYTOTAL|LessThan4~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[6]));
// synopsys translate_off
defparam \HEX4[6]~I .input_async_reset = "none";
defparam \HEX4[6]~I .input_power_up = "low";
defparam \HEX4[6]~I .input_register_mode = "none";
defparam \HEX4[6]~I .input_sync_reset = "none";
defparam \HEX4[6]~I .oe_async_reset = "none";
defparam \HEX4[6]~I .oe_power_up = "low";
defparam \HEX4[6]~I .oe_register_mode = "none";
defparam \HEX4[6]~I .oe_sync_reset = "none";
defparam \HEX4[6]~I .operation_mode = "output";
defparam \HEX4[6]~I .output_async_reset = "none";
defparam \HEX4[6]~I .output_power_up = "low";
defparam \HEX4[6]~I .output_register_mode = "none";
defparam \HEX4[6]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
