sch2hdl,-intstyle,ise,-family,spartan6,-verilog,C:/Users/admin/Documents/GitHub/circuit_year_1_st/store/16-10-23/test_6_1/counter0_9.vf,-w,C:/Users/admin/Documents/GitHub/circuit_year_1_st/store/16-10-23/test_6_1/counter0_9.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,C:/Users/admin/Documents/GitHub/circuit_year_1_st/store/16-10-23/test_6_1/sch_6.vf,-w,C:/Users/admin/Documents/GitHub/circuit_year_1_st/store/16-10-23/test_6_1/sch_6.sch
