=====
SETUP
-2.955
7.236
4.281
DVI_RX_Top_inst/dvi2rgb_inst/de_r_s0
3.924
4.307
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0
7.236
=====
SETUP
-2.894
7.158
4.264
DVI_RX_Top_inst/dvi2rgb_inst/dr_r_6_s0
3.927
4.309
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0
7.158
=====
SETUP
-2.786
7.064
4.279
DVI_RX_Top_inst/dvi2rgb_inst/dr_r_1_s0
3.927
4.309
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0
7.064
=====
SETUP
-2.786
7.064
4.279
DVI_RX_Top_inst/dvi2rgb_inst/dr_r_2_s0
3.927
4.309
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0
7.064
=====
SETUP
-2.763
7.027
4.264
DVI_RX_Top_inst/dvi2rgb_inst/dr_r_4_s0
3.927
4.309
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0
7.027
=====
SETUP
-2.714
6.988
4.274
DVI_RX_Top_inst/dvi2rgb_inst/dr_r_5_s0
3.927
4.309
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0
6.988
=====
SETUP
-2.626
6.904
4.279
DVI_RX_Top_inst/dvi2rgb_inst/dr_r_3_s0
3.927
4.309
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0
6.904
=====
SETUP
-2.616
6.881
4.264
DVI_RX_Top_inst/dvi2rgb_inst/dr_r_7_s0
3.883
4.266
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0
6.881
=====
SETUP
-2.465
6.734
4.269
DVI_RX_Top_inst/dvi2rgb_inst/dr_r_0_s0
3.927
4.309
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0
6.734
=====
SETUP
-1.918
6.161
4.243
DVI_RX_Top_inst/dvi2rgb_inst/de_r_s0
3.924
4.307
gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0
6.161
=====
SETUP
-1.856
6.137
4.281
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_2_s0
3.878
4.261
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0
6.137
=====
SETUP
-1.686
5.934
4.249
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_0_s0
3.909
4.292
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0
5.934
=====
SETUP
-1.307
5.588
4.281
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_1_s0
3.909
4.292
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0
5.588
=====
SETUP
-1.087
5.361
4.274
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_lock_s0
3.907
4.290
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0
5.361
=====
SETUP
-0.113
4.383
4.269
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0
4.383
=====
SETUP
2.708
14.326
17.034
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1
3.881
4.263
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s13
7.117
7.477
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_64_s4
13.020
13.527
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_64_s0
14.326
=====
SETUP
2.708
14.326
17.034
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1
3.881
4.263
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s13
7.117
7.477
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_65_s4
13.020
13.527
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_65_s0
14.326
=====
SETUP
2.720
14.335
17.055
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1
3.881
4.263
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s13
7.117
7.477
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_101_s4
13.028
13.536
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_101_s0
14.335
=====
SETUP
2.720
14.335
17.055
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1
3.881
4.263
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s13
7.117
7.477
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_102_s4
13.028
13.536
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_102_s0
14.335
=====
SETUP
2.749
11.186
13.936
gw_gao_inst_0/tck_ibuf
0.000
0.683
gw_gao_inst_0/u_gw_jtag
0.683
1.365
gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_2_s0
5.384
5.766
gw_gao_inst_0/u_la0_top/n1334_s0
6.921
7.521
gw_gao_inst_0/u_la0_top/n1335_s0
7.521
7.571
gw_gao_inst_0/u_la0_top/n1376_s1
9.396
9.853
gw_gao_inst_0/u_la0_top/trigger_seq_start_s3
9.855
10.363
gw_gao_inst_0/u_la0_top/trigger_seq_start_s1
11.186
=====
SETUP
2.795
14.251
17.045
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1
3.881
4.263
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s13
7.117
7.477
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_166_s4
12.810
13.377
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_166_s0
14.251
=====
SETUP
2.854
14.182
17.036
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1
3.881
4.263
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s13
7.117
7.477
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_167_s4
12.810
13.383
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_167_s0
14.182
=====
SETUP
2.860
14.176
17.036
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1
3.881
4.263
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s13
7.117
7.477
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_171_s4
12.810
13.377
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_171_s0
14.176
=====
SETUP
2.871
14.182
17.053
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1
3.881
4.263
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s13
7.117
7.477
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_73_s4
12.810
13.383
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_73_s0
14.182
=====
SETUP
2.971
10.993
13.963
gw_gao_inst_0/tck_ibuf
0.000
0.683
gw_gao_inst_0/u_gw_jtag
0.683
1.365
gw_gao_inst_0/u_la0_top/capture_mem_addr_max_4_s0
5.395
5.778
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n280_s12
6.431
7.010
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n280_s6
7.013
7.580
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n280_s4
7.964
8.420
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s4
10.130
10.586
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1
10.993
=====
HOLD
-0.512
1.699
2.211
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0
1.699
=====
HOLD
-0.291
2.808
3.099
I_clk_ibuf
0.000
0.675
gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1
2.158
2.302
gw_gao_inst_0/u_la0_top/n1368_s1
2.602
2.808
gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0
2.808
=====
HOLD
-0.100
2.109
2.209
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_lock_s0
1.454
1.598
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0
2.109
=====
HOLD
0.029
2.243
2.214
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_1_s0
1.453
1.597
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0
2.243
=====
HOLD
0.144
2.338
2.194
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_0_s0
1.453
1.597
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0
2.338
=====
HOLD
0.259
2.449
2.190
DVI_RX_Top_inst/dvi2rgb_inst/de_r_s0
1.466
1.610
gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0
2.449
=====
HOLD
0.275
2.472
2.197
I_clk_ibuf
0.000
0.675
EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/nstate_2_s1
2.172
2.313
EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1258_s1
2.319
2.472
EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/nstate_2_s1
2.472
=====
HOLD
0.275
2.467
2.191
I_clk_ibuf
0.000
0.675
EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_1_s0
2.166
2.307
EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/n646_s3
2.313
2.466
EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_1_s0
2.466
=====
HOLD
0.275
2.454
2.178
I_clk_ibuf
0.000
0.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1
2.153
2.294
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n190_s0
2.300
2.453
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1
2.453
=====
HOLD
0.275
1.738
1.463
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_1_s3
1.438
1.579
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3627_s4
1.585
1.738
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_1_s3
1.738
=====
HOLD
0.275
1.730
1.455
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_3_s3
1.430
1.571
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3625_s4
1.577
1.730
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_3_s3
1.730
=====
HOLD
0.275
1.753
1.478
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_11_s0
1.453
1.594
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3420_s1
1.600
1.753
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_11_s0
1.753
=====
HOLD
0.275
1.759
1.484
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_31_s0
1.459
1.600
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3400_s1
1.606
1.759
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_31_s0
1.759
=====
HOLD
0.275
1.759
1.484
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_4_s0
1.459
1.600
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2881_s1
1.606
1.759
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_4_s0
1.759
=====
HOLD
0.275
1.755
1.480
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_5_s0
1.455
1.596
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2880_s1
1.602
1.755
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_5_s0
1.755
=====
HOLD
0.275
1.734
1.459
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_15_s0
1.434
1.575
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2870_s1
1.581
1.734
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_15_s0
1.734
=====
HOLD
0.275
1.735
1.460
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_20_s0
1.435
1.576
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2865_s1
1.582
1.735
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_20_s0
1.735
=====
HOLD
0.275
1.730
1.455
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_26_s0
1.430
1.571
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2859_s1
1.577
1.730
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_26_s0
1.730
=====
HOLD
0.275
1.734
1.459
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_28_s0
1.434
1.575
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2857_s1
1.581
1.734
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_28_s0
1.734
=====
HOLD
0.275
2.435
2.160
I_clk_ibuf
0.000
0.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1
2.135
2.276
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s2
2.282
2.435
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1
2.435
=====
HOLD
0.275
3.342
3.067
gw_gao_inst_0/tck_ibuf
0.000
0.675
gw_gao_inst_0/u_gw_jtag
0.675
1.351
gw_gao_inst_0/u_la0_top/bit_count_0_s1
3.042
3.183
gw_gao_inst_0/u_la0_top/n489_s4
3.189
3.342
gw_gao_inst_0/u_la0_top/bit_count_0_s1
3.342
=====
HOLD
0.275
3.328
3.053
gw_gao_inst_0/tck_ibuf
0.000
0.675
gw_gao_inst_0/u_gw_jtag
0.675
1.351
gw_gao_inst_0/u_la0_top/address_counter_0_s0
3.028
3.169
gw_gao_inst_0/u_la0_top/data_to_addr_counter_0_s0
3.175
3.328
gw_gao_inst_0/u_la0_top/address_counter_0_s0
3.328
=====
HOLD
0.278
2.453
2.175
I_clk_ibuf
0.000
0.675
EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_0_s0
2.150
2.291
EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1112_s34
2.300
2.453
EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_0_s0
2.453
=====
HOLD
0.278
2.451
2.173
I_clk_ibuf
0.000
0.675
EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_8_s0
2.148
2.289
EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/n608_s5
2.298
2.451
EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_8_s0
2.451
=====
HOLD
0.278
2.465
2.188
I_clk_ibuf
0.000
0.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1
2.162
2.303
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n192_s0
2.312
2.465
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1
2.465
