digraph "" {
	wr_last -> next_state	 [weight=2.0];
	wr_last -> word_done	 [weight=1.0];
	dma_en -> adrw_next1	 [weight=2.0];
	send_data_r -> send_data	 [weight=1.0];
	rx_data_done_r2 -> wr_last_en	 [weight=1.0];
	rx_data_done_r2 -> next_state	 [weight=1.0];
	adr_incb -> adrb_next	 [weight=2.0];
	send_zero_length_r -> send_data	 [weight=1.0];
	send_zero_length_r -> next_state	 [weight=1.0];
	abort -> wr_last_en	 [weight=1.0];
	abort -> mreq_d	 [weight=1.0];
	abort -> dtmp_sel	 [weight=1.0];
	abort -> next_state	 [weight=15.0];
	sizd_c -> send_data_r	 [weight=1.0];
	sizd_c -> sizd_c	 [weight=1.0];
	sizd_c -> siz_dec	 [weight=1.0];
	sizd_c -> sizd_is_zero_d	 [weight=1.0];
	adrb_next -> adr_cb	 [weight=1.0];
	adrb_next -> tx_data_st	 [weight=8.0];
	adr_incw -> adrw_next	 [weight=2.0];
	mreq -> mack_r	 [weight=1.0];
	size -> sizd_c	 [weight=1.0];
	wr_done_r -> wr_done	 [weight=1.0];
	wr_last_en -> wr_last	 [weight=1.0];
	adrw_next1 -> adr_cw	 [weight=1.0];
	mreq_d -> mreq	 [weight=1.0];
	buf_size -> last_buf_adr	 [weight=1.0];
	adr_cw -> adrw_next	 [weight=2.0];
	adr_cw -> fill_buf0	 [weight=1.0];
	adr_cw -> fill_buf1	 [weight=1.0];
	adr_cw -> madr	 [weight=1.0];
	rd_next -> send_data_r	 [weight=1.0];
	rd_next -> adr_incb	 [weight=1.0];
	rd_next -> siz_dec	 [weight=1.0];
	rd_next -> next_state	 [weight=1.0];
	dout_r -> mdout	 [weight=1.0];
	dtmp_r -> dout_r	 [weight=1.0];
	send_zero_length -> send_zero_length_r	 [weight=1.0];
	rd_first -> send_data_r	 [weight=2.0];
	rd_first -> siz_dec	 [weight=1.0];
	mack_r -> adr_incw	 [weight=1.0];
	mack_r -> mreq	 [weight=1.0];
	mack_r -> mreq_d	 [weight=1.0];
	mack_r -> rd_first	 [weight=1.0];
	mack_r -> siz_dec	 [weight=1.0];
	mack_r -> dtmp_sel	 [weight=1.0];
	mack_r -> fill_buf0	 [weight=1.0];
	mack_r -> fill_buf1	 [weight=1.0];
	mack_r -> next_state	 [weight=4.0];
	rx_data_valid_r -> wr_last	 [weight=1.0];
	rx_data_valid_r -> adr_incb	 [weight=1.0];
	rx_data_valid_r -> dtmp_r	 [weight=4.0];
	rx_data_valid_r -> siz_inc	 [weight=1.0];
	rx_data_valid_r -> word_done	 [weight=1.0];
	adr_cb -> wr_last	 [weight=1.0];
	adr_cb -> adrb_next	 [weight=2.0];
	adr_cb -> dtmp_r	 [weight=4.0];
	adr_cb -> adrb_is_3	 [weight=1.0];
	adr_cb -> word_done	 [weight=1.0];
	siz_dec -> sizd_c	 [weight=1.0];
	tx_dma_en_r -> sizd_c	 [weight=2.0];
	tx_dma_en_r -> adr_cw	 [weight=2.0];
	tx_dma_en_r -> adr_cb	 [weight=2.0];
	tx_dma_en_r -> next_state	 [weight=1.0];
	last_buf_adr -> adrw_next1	 [weight=2.0];
	sizu_c -> sizu_c	 [weight=1.0];
	word_done_r -> mreq	 [weight=1.0];
	word_done_r -> word_done_r	 [weight=1.0];
	rd_buf1 -> tx_data_st	 [weight=4.0];
	rd_buf0 -> tx_data_st	 [weight=4.0];
	rx_data_done -> rx_data_done_r	 [weight=1.0];
	sizd_is_zero_d -> send_data_r	 [weight=1.0];
	sizd_is_zero_d -> idma_done	 [weight=1.0];
	sizd_is_zero_d -> sizd_is_zero	 [weight=1.0];
	state -> wr_last_en	 [weight=7.0];
	state -> mreq_d	 [weight=10.0];
	state -> rd_first	 [weight=1.0];
	state -> dtmp_sel	 [weight=1.0];
	state -> next_state	 [weight=17.0];
	state -> mwe_d	 [weight=12.0];
	dtmp_sel -> dtmp_sel_r	 [weight=1.0];
	dtmp_sel_r -> adr_incw	 [weight=1.0];
	dtmp_sel_r -> dtmp_r	 [weight=5.0];
	rx_dma_en_r -> adr_cw	 [weight=2.0];
	rx_dma_en_r -> adr_cb	 [weight=2.0];
	rx_dma_en_r -> sizu_c	 [weight=2.0];
	rx_dma_en_r -> next_state	 [weight=1.0];
	adrw_next -> adrw_next1	 [weight=3.0];
	rst -> send_data_r	 [weight=3.0];
	rst -> sizd_c	 [weight=3.0];
	rst -> adr_cb	 [weight=3.0];
	rst -> sizu_c	 [weight=3.0];
	rst -> state	 [weight=2.0];
	adr -> adr_cw	 [weight=1.0];
	adr -> adr_cb	 [weight=1.0];
	adr -> last_buf_adr	 [weight=1.0];
	fill_buf0 -> rd_buf0	 [weight=1.0];
	fill_buf1 -> rd_buf1	 [weight=1.0];
	mack -> mack_r	 [weight=1.0];
	adrb_is_3 -> next_state	 [weight=1.0];
	tx_dma_en -> sizd_c	 [weight=2.0];
	tx_dma_en -> tx_dma_en_r	 [weight=1.0];
	next_state -> state	 [weight=1.0];
	mwe_d -> mwe	 [weight=1.0];
	rx_dma_en -> rx_dma_en_r	 [weight=1.0];
	siz_inc -> sizu_c	 [weight=1.0];
	word_done -> dout_r	 [weight=1.0];
	word_done -> word_done_r	 [weight=1.0];
	rx_data_st_r -> dtmp_r	 [weight=4.0];
	rx_data_st -> rx_data_st_r	 [weight=1.0];
	sizd_is_zero -> next_state	 [weight=2.0];
	rx_data_valid -> rx_data_valid_r	 [weight=1.0];
	wr_done -> next_state	 [weight=1.0];
	rx_data_done_r -> rx_data_done_r2	 [weight=1.0];
	rx_data_done_r -> wr_done_r	 [weight=1.0];
	rx_data_done_r -> idma_done	 [weight=1.0];
	mdin -> dtmp_r	 [weight=1.0];
	mdin -> rd_buf1	 [weight=1.0];
	mdin -> rd_buf0	 [weight=1.0];
}
