
*** Running vivado
    with args -log lab61.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source lab61.tcl -notrace


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source lab61.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1723.848 ; gain = 52.148 ; free physical = 1016 ; free virtual = 5128
Command: link_design -top lab61 -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2122.012 ; gain = 0.039 ; free physical = 546 ; free virtual = 4684
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/user/lab61/lab61.srcs/constrs_1/imports/user/man.xdc]
Finished Parsing XDC File [/home/user/lab61/lab61.srcs/constrs_1/imports/user/man.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2229.598 ; gain = 0.000 ; free physical = 414 ; free virtual = 4558
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2235.855 ; gain = 506.418 ; free physical = 407 ; free virtual = 4551
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2325.969 ; gain = 90.027 ; free physical = 379 ; free virtual = 4527

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: cbf6003d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2757.055 ; gain = 431.086 ; free physical = 104 ; free virtual = 4092

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: cbf6003d

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3043.434 ; gain = 0.816 ; free physical = 90 ; free virtual = 3819
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: cbf6003d

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3043.469 ; gain = 0.852 ; free physical = 90 ; free virtual = 3819
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11dd9b3c9

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3043.680 ; gain = 1.062 ; free physical = 90 ; free virtual = 3820
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 11dd9b3c9

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3076.066 ; gain = 33.449 ; free physical = 90 ; free virtual = 3819
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2099ec2f3

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3076.328 ; gain = 33.711 ; free physical = 88 ; free virtual = 3819
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2099ec2f3

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3076.348 ; gain = 33.730 ; free physical = 88 ; free virtual = 3819
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3076.391 ; gain = 0.023 ; free physical = 88 ; free virtual = 3819
Ending Logic Optimization Task | Checksum: 2099ec2f3

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3076.395 ; gain = 33.777 ; free physical = 88 ; free virtual = 3819

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2099ec2f3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3076.508 ; gain = 0.074 ; free physical = 88 ; free virtual = 3819

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2099ec2f3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3076.508 ; gain = 0.000 ; free physical = 88 ; free virtual = 3819

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3076.512 ; gain = 0.000 ; free physical = 88 ; free virtual = 3819
Ending Netlist Obfuscation Task | Checksum: 2099ec2f3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3076.512 ; gain = 0.000 ; free physical = 88 ; free virtual = 3819
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3076.531 ; gain = 840.652 ; free physical = 88 ; free virtual = 3819
INFO: [runtcl-4] Executing : report_drc -file lab61_drc_opted.rpt -pb lab61_drc_opted.pb -rpx lab61_drc_opted.rpx
Command: report_drc -file lab61_drc_opted.rpt -pb lab61_drc_opted.pb -rpx lab61_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/user/Xilinx/Vivado/2023.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/user/lab61/lab61.runs/impl_1/lab61_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3158.797 ; gain = 0.000 ; free physical = 92 ; free virtual = 3797
INFO: [Common 17-1381] The checkpoint '/home/user/lab61/lab61.runs/impl_1/lab61_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3183.055 ; gain = 0.000 ; free physical = 102 ; free virtual = 3780
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11fccb9b1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3183.055 ; gain = 0.000 ; free physical = 102 ; free virtual = 3780
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3183.055 ; gain = 0.000 ; free physical = 102 ; free virtual = 3780

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12c8fde77

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3183.055 ; gain = 0.000 ; free physical = 86 ; free virtual = 3768

Phase 1.3 Build Placer Netlist Model
WARNING: [Place 30-2953] Timing driven mode will be turned off because no critical terminals were found.
Phase 1.3 Build Placer Netlist Model | Checksum: 1810c8eff

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3185.191 ; gain = 2.137 ; free physical = 83 ; free virtual = 3769

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1810c8eff

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3185.191 ; gain = 2.137 ; free physical = 82 ; free virtual = 3768
Phase 1 Placer Initialization | Checksum: 1810c8eff

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3185.191 ; gain = 2.137 ; free physical = 83 ; free virtual = 3769

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1810c8eff

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3185.191 ; gain = 2.137 ; free physical = 82 ; free virtual = 3768

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1810c8eff

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3185.191 ; gain = 2.137 ; free physical = 82 ; free virtual = 3768

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1810c8eff

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3185.191 ; gain = 2.137 ; free physical = 82 ; free virtual = 3768

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 1beb22ab3

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.6 . Memory (MB): peak = 3185.191 ; gain = 2.137 ; free physical = 89 ; free virtual = 3776
Phase 2 Global Placement | Checksum: 1beb22ab3

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.61 . Memory (MB): peak = 3185.191 ; gain = 2.137 ; free physical = 89 ; free virtual = 3776

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1beb22ab3

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.61 . Memory (MB): peak = 3185.191 ; gain = 2.137 ; free physical = 89 ; free virtual = 3776

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: fac63b4e

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3185.191 ; gain = 2.137 ; free physical = 89 ; free virtual = 3776

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: fac63b4e

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3185.191 ; gain = 2.137 ; free physical = 89 ; free virtual = 3776

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: fac63b4e

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3185.191 ; gain = 2.137 ; free physical = 89 ; free virtual = 3776

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: fac63b4e

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.69 . Memory (MB): peak = 3185.191 ; gain = 2.137 ; free physical = 88 ; free virtual = 3776

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: fac63b4e

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.69 . Memory (MB): peak = 3185.191 ; gain = 2.137 ; free physical = 88 ; free virtual = 3776

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: fac63b4e

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3185.191 ; gain = 2.137 ; free physical = 88 ; free virtual = 3776
Phase 3 Detail Placement | Checksum: fac63b4e

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3185.191 ; gain = 2.137 ; free physical = 88 ; free virtual = 3776

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: fac63b4e

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3185.191 ; gain = 2.137 ; free physical = 88 ; free virtual = 3776

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: fac63b4e

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3185.191 ; gain = 2.137 ; free physical = 87 ; free virtual = 3776

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: fac63b4e

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3185.191 ; gain = 2.137 ; free physical = 87 ; free virtual = 3776
Phase 4.3 Placer Reporting | Checksum: fac63b4e

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3185.191 ; gain = 2.137 ; free physical = 87 ; free virtual = 3776

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3185.191 ; gain = 0.000 ; free physical = 87 ; free virtual = 3776

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3185.191 ; gain = 2.137 ; free physical = 87 ; free virtual = 3776
Phase 4 Post Placement Optimization and Clean-Up | Checksum: fac63b4e

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3185.191 ; gain = 2.137 ; free physical = 87 ; free virtual = 3776
Ending Placer Task | Checksum: e8c44710

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3185.191 ; gain = 2.137 ; free physical = 87 ; free virtual = 3776
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file lab61_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3185.191 ; gain = 0.000 ; free physical = 101 ; free virtual = 3765
INFO: [runtcl-4] Executing : report_utilization -file lab61_utilization_placed.rpt -pb lab61_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file lab61_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3185.191 ; gain = 0.000 ; free physical = 108 ; free virtual = 3763
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3185.191 ; gain = 0.000 ; free physical = 107 ; free virtual = 3763
INFO: [Common 17-1381] The checkpoint '/home/user/lab61/lab61.runs/impl_1/lab61_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3185.191 ; gain = 0.000 ; free physical = 96 ; free virtual = 3753
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3185.809 ; gain = 0.617 ; free physical = 93 ; free virtual = 3751
INFO: [Common 17-1381] The checkpoint '/home/user/lab61/lab61.runs/impl_1/lab61_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1293c359 ConstDB: 0 ShapeSum: d63083b7 RouteDB: 0
Post Restoration Checksum: NetGraph: 8e03d16e | NumContArr: 79cb416a | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 120d96885

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 3296.074 ; gain = 61.152 ; free physical = 76 ; free virtual = 3628

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 120d96885

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 3296.270 ; gain = 61.348 ; free physical = 72 ; free virtual = 3626

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 120d96885

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 3296.289 ; gain = 61.367 ; free physical = 72 ; free virtual = 3626
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1f4f9bb25

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3304.941 ; gain = 70.020 ; free physical = 85 ; free virtual = 3624
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.275  | TNS=0.000  | WHS=0.005  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 38
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 38
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1c293c2ba

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3308.242 ; gain = 73.320 ; free physical = 81 ; free virtual = 3621

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1c293c2ba

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3308.273 ; gain = 73.352 ; free physical = 81 ; free virtual = 3621
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 134ab3f5a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3308.664 ; gain = 73.742 ; free physical = 82 ; free virtual = 3622

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.991  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 164d727f9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3308.789 ; gain = 73.867 ; free physical = 82 ; free virtual = 3622
Phase 4 Rip-up And Reroute | Checksum: 164d727f9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3308.793 ; gain = 73.871 ; free physical = 82 ; free virtual = 3622

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 164d727f9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3308.809 ; gain = 73.887 ; free physical = 82 ; free virtual = 3622

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 164d727f9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3308.816 ; gain = 73.895 ; free physical = 82 ; free virtual = 3622
Phase 5 Delay and Skew Optimization | Checksum: 164d727f9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3308.820 ; gain = 73.898 ; free physical = 82 ; free virtual = 3622

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2230c388d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3308.840 ; gain = 73.918 ; free physical = 82 ; free virtual = 3622
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.084  | TNS=0.000  | WHS=0.309  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 181de4538

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3308.844 ; gain = 73.922 ; free physical = 82 ; free virtual = 3622
Phase 6 Post Hold Fix | Checksum: 181de4538

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3308.844 ; gain = 73.922 ; free physical = 82 ; free virtual = 3622

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00956709 %
  Global Horizontal Routing Utilization  = 0.0186101 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1e07798eb

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3308.895 ; gain = 73.973 ; free physical = 82 ; free virtual = 3622

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e07798eb

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3308.914 ; gain = 73.992 ; free physical = 81 ; free virtual = 3621

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17405df4d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3309.285 ; gain = 74.363 ; free physical = 81 ; free virtual = 3621

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.084  | TNS=0.000  | WHS=0.309  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 17405df4d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3309.367 ; gain = 74.445 ; free physical = 81 ; free virtual = 3621
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: f912f713

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3309.406 ; gain = 74.484 ; free physical = 81 ; free virtual = 3620

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3309.410 ; gain = 74.488 ; free physical = 81 ; free virtual = 3620

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3313.352 ; gain = 127.461 ; free physical = 84 ; free virtual = 3621
INFO: [runtcl-4] Executing : report_drc -file lab61_drc_routed.rpt -pb lab61_drc_routed.pb -rpx lab61_drc_routed.rpx
Command: report_drc -file lab61_drc_routed.rpt -pb lab61_drc_routed.pb -rpx lab61_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/user/lab61/lab61.runs/impl_1/lab61_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file lab61_methodology_drc_routed.rpt -pb lab61_methodology_drc_routed.pb -rpx lab61_methodology_drc_routed.rpx
Command: report_methodology -file lab61_methodology_drc_routed.rpt -pb lab61_methodology_drc_routed.pb -rpx lab61_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/user/lab61/lab61.runs/impl_1/lab61_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file lab61_power_routed.rpt -pb lab61_power_summary_routed.pb -rpx lab61_power_routed.rpx
Command: report_power -file lab61_power_routed.rpt -pb lab61_power_summary_routed.pb -rpx lab61_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
77 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file lab61_route_status.rpt -pb lab61_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file lab61_timing_summary_routed.rpt -pb lab61_timing_summary_routed.pb -rpx lab61_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file lab61_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file lab61_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file lab61_bus_skew_routed.rpt -pb lab61_bus_skew_routed.pb -rpx lab61_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3429.090 ; gain = 0.000 ; free physical = 104 ; free virtual = 3576
INFO: [Common 17-1381] The checkpoint '/home/user/lab61/lab61.runs/impl_1/lab61_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu Oct 10 09:25:27 2024...

*** Running vivado
    with args -log lab61.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source lab61.tcl -notrace


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source lab61.tcl -notrace
Command: open_checkpoint lab61_routed.dcp
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2124.531 ; gain = 0.035 ; free physical = 827 ; free virtual = 4677
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2732.570 ; gain = 7.398 ; free physical = 207 ; free virtual = 4091
Restored from archive | CPU: 0.090000 secs | Memory: 1.101921 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2732.574 ; gain = 7.414 ; free physical = 207 ; free virtual = 4091
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2740.848 ; gain = 0.000 ; free physical = 199 ; free virtual = 4084
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.1 (64-bit) build 3865809
open_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2740.949 ; gain = 1069.238 ; free physical = 199 ; free virtual = 4084
Command: write_bitstream -force lab61.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/user/Xilinx/Vivado/2023.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./lab61.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 3265.043 ; gain = 523.859 ; free physical = 163 ; free virtual = 3742
INFO: [Common 17-206] Exiting Vivado at Thu Oct 10 09:27:03 2024...
