Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Mar 22 21:38:41 2025
| Host         : DESKTOP-2CUDO2B running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file prj_uart_stopwatch_control_sets_placed.rpt
| Design       : prj_uart_stopwatch
| Device       : xc7a35t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    32 |
|    Minimum number of control sets                        |    32 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   110 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    32 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |    10 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             152 |           57 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             122 |           47 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+---------------------------------------------------------------+------------------+------------------+----------------+--------------+
|                   Clock Signal                   |                         Enable Signal                         | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------+---------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                                   | U_UART_FIFO/U_UART/U_UART_RX/rx_data_next[1]                  | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   | U_UART_FIFO/U_UART/U_UART_RX/rx_data_next[2]                  | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   | U_UART_FIFO/U_UART/U_UART_RX/rx_data_next[0]                  | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   | U_UART_FIFO/U_UART/U_UART_RX/rx_data_next[7]                  | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   | U_UART_FIFO/U_UART/U_UART_RX/rx_data_next[3]                  | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   | U_UART_FIFO/U_UART/U_UART_RX/rx_data_next[5]                  | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   | U_UART_FIFO/U_UART/U_UART_RX/rx_data_next[4]                  | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   | U_UART_FIFO/U_UART/U_UART_RX/rx_data_next[6]                  | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   | U_UART_FIFO/U_UART/U_UART_TX/tx_next                          | rst_IBUF         |                1 |              1 |         1.00 |
|  U_Stopwatch_watch/U_Fnd_Ctrl/U_Clk_Divider/CLK  |                                                               | rst_IBUF         |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG                                   | U_UART_FIFO/U_UART/U_UART_TX/FSM_onehot_state[3]_i_1_n_0      | rst_IBUF         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                   | U_UART_FIFO/U_UART/U_UART_TX/tick_count_next                  | rst_IBUF         |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG                                   | U_Stopwatch_watch/U_StopWatch_DP/U_Time_Min/E[0]              | rst_IBUF         |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                   | U_Stopwatch_watch/U_Clock_CU/o_hour[4]_i_1_n_0                | rst_IBUF         |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                                   | U_UART_FIFO/U_UART/U_UART_RX/tick_count_next_rx               | rst_IBUF         |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                   | U_Stopwatch_watch/U_StopWatch_DP/U_Time_mSec/E[0]             | rst_IBUF         |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                                   | U_Stopwatch_watch/U_StopWatch_DP/U_Time_Sec/tick_reg_reg_0[0] | rst_IBUF         |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                                   | U_Stopwatch_watch/U_Clock_CU/o_minute[5]_i_1_n_0              | rst_IBUF         |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                                   | U_Stopwatch_watch/U_Clock_CU/o_sec[5]_i_1_n_0                 | rst_IBUF         |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                                   | U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/wptr_reg[5]_i_1_n_0           | rst_IBUF         |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                                   | U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/I12                           | rst_IBUF         |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG                                   | U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/rptr_reg[5]_i_1_n_0           | rst_IBUF         |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                                   | U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg[5]_i_1__0_n_0        | rst_IBUF         |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                                   | U_Stopwatch_watch/U_StopWatch_DP/U_Clk_Div/E[0]               | rst_IBUF         |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                                   | U_UART_CU/inst0                                               | rst_IBUF         |                3 |              7 |         2.33 |
|  U_Stopwatch_watch/U_Btn_DB_CLEAR/r_1kHz_reg_n_0 |                                                               | rst_IBUF         |                3 |              8 |         2.67 |
|  U_Stopwatch_watch/U_Btn_DB_RUN/r_1kHz           |                                                               | rst_IBUF         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                   | U_UART_FIFO/U_UART/U_UART_TX/temp_data_next                   | rst_IBUF         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                   | U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/I12                           |                  |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                                   | U_UART_FIFO/U_UART/U_UART_RX/I7                               |                  |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                                   | U_Stopwatch_watch/U_Stopwatch_CU/E[0]                         | rst_IBUF         |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                                   |                                                               | rst_IBUF         |               50 |            133 |         2.66 |
+--------------------------------------------------+---------------------------------------------------------------+------------------+------------------+----------------+--------------+


