// Seed: 1904085631
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  initial begin
    if (1 && 1'b0 == 1'b0) id_2 = id_1 != id_2;
  end
endmodule
module module_1 (
    output wand  id_0,
    input  wire  id_1,
    input  uwire id_2,
    output logic id_3,
    input  tri1  id_4,
    input  wire  id_5,
    input  wire  id_6,
    input  uwire id_7,
    input  logic id_8,
    input  wire  id_9,
    output tri1  id_10
);
  assign id_10 = id_1;
  reg id_12;
  initial begin
    id_3 <= id_12;
    id_3 <= id_8;
  end
  wire id_13;
  module_0(
      id_13, id_13, id_13, id_13
  ); id_14(
      .id_0(id_7), .id_1(1)
  );
endmodule
