5 18 1fd81 5 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (assign2.vcd) 2 -o (assign2.cdd) 2 -v (assign2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 assign2.v 1 25 1 
2 1 5 5 5 150015 2 1 100c 0 0 1 1 b
2 2 5 5 5 110011 2 1 100c 0 0 1 1 a
2 3 5 5 5 110015 3 2 134c 1 2 1 18 0 1 1 0 1 1
2 4 5 5 5 c000d 0 1 1410 0 0 1 1 w0
2 5 5 5 5 c0015 4 36 e 3 4
2 6 6 6 6 160016 2 1 100c 0 0 1 1 b
2 7 6 6 6 110011 2 1 100c 0 0 1 1 a
2 8 6 6 6 110016 3 f 100c 6 7 32 18 0 ffffffff ffffffff 3 0 0
2 9 6 6 6 c000d 0 1 1410 0 0 32 1 w1
2 10 6 6 6 c0016 4 36 e 8 9
2 11 7 7 7 120012 2 1 100c 0 0 1 1 a
2 12 7 7 7 110012 2 1b 100c 11 0 1 18 0 1 1 1 0 0
2 13 7 7 7 c000d 0 1 1410 0 0 1 1 w2
2 14 7 7 7 c0012 3 36 e 12 13
2 15 8 8 8 1c001d 2 1 100c 0 0 1 1 w2
2 16 8 8 8 170018 3 1 100c 0 0 32 1 w1
2 17 8 8 8 160018 3 1e 100c 16 0 1 18 0 1 1 1 0 0
2 18 8 8 8 110012 3 1 100c 0 0 1 1 w0
2 19 8 8 8 110018 3 8 138c 17 18 1 18 0 1 1 1 1 0
2 20 8 8 8 11001d 3 8 1184 15 19 2 18 0 3 3 3 0 0
2 21 8 8 8 c000d 0 1 1410 0 0 2 1 w3
2 22 8 8 8 c001d 2 36 6 20 21
1 a 1 3 70008 1 0 0 0 1 17 0 1 0 1 0 0
1 b 2 3 7000b 1 0 0 0 1 17 0 1 0 1 0 0
1 w0 3 5 6000c 1 0 0 0 1 17 1 1 0 1 1 0
1 w1 4 6 6000c 1 0 31 0 32 17 ffffffff ffffffff 0 3 1 0
1 w2 5 7 6000c 1 0 0 0 1 17 1 1 0 0 1 0
1 w3 6 8 6000c 1 0 1 0 2 17 3 3 0 0 0 0
4 5 f 5 5 5
4 10 f 10 10 10
4 14 f 14 14 14
4 22 f 22 22 22
3 1 main.u$0 "main.u$0" 0 assign2.v 10 23 1 
