C:\lscc\diamond\3.12\synpbase\bin64\c_vhdl.exe  -osyn  C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\synwork\SDI2_impl1_hdl_.srs  -top  TOP_LEVEL  -prodtype  synplify_pro  -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver  -encrypt  -pro  -dmgen  C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\dm  -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm  -ignore_undefined_lib  -lib work C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd  -log  C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\syntax.log  -fileorder  C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\syntmp\hdlorder.tcl  -jobname  "hdl_info_gen" 
relcom:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\c_vhdl.exe -osyn ..\synwork\SDI2_impl1_hdl_.srs -top TOP_LEVEL -prodtype synplify_pro -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver -encrypt -pro -dmgen ..\dm -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm -ignore_undefined_lib -lib work ..\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd -log ..\syntax.log -fileorder hdlorder.tcl -jobname "hdl_info_gen"
rc:0 success:1 runtime:1
file:..\synwork\SDI2_impl1_hdl_.srs|io:o|time:0|size:-1|exec:0|csum:
file:..\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd|io:i|time:1611644089|size:129529|exec:0|csum:62F4F9D1745A38BFA038850C4A589228
file:..\syntax.log|io:o|time:1611644090|size:1335|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\c_vhdl.exe|io:i|time:1603963122|size:6088192|exec:1|csum:65784030B81A37FDBF615E387BAB679B
