// Seed: 1605330993
module module_0;
  uwire id_2 = 1;
  module_3 modCall_1 ();
endmodule
module module_1 (
    input wire id_0,
    output wand id_1,
    input supply1 id_2
);
  assign id_1 = id_2;
  wire id_4;
  wor  id_5;
  wire id_6;
  module_0 modCall_1 ();
  assign modCall_1.type_3 = 0;
  generate
    assign id_5 = 1 + id_0;
  endgenerate
endmodule
module module_2;
  wire id_2;
  timeunit 1ps;
  module_0 modCall_1 ();
  wire id_3;
endmodule
module module_3 ();
  assign id_1 = 1;
  assign id_1 = 1 == id_1;
  wire id_3, id_4, id_5;
  assign module_4.id_8 = 0;
endmodule
module module_4 (
    input uwire id_0,
    input supply1 id_1,
    output wand id_2,
    output supply0 id_3,
    output wand id_4,
    input wor id_5,
    input wire id_6,
    output supply0 id_7,
    input uwire id_8,
    input tri0 id_9,
    input wor id_10,
    output tri0 id_11,
    input tri1 id_12,
    input wire id_13
);
  wire id_15;
  module_3 modCall_1 ();
endmodule
