[*]
[*] GTKWave Analyzer v3.3.58 (w)1999-2014 BSI
[*] Thu Dec 18 21:33:00 2014
[*]
[dumpfile] "/home/stuart/VHDL/gbvhdl/testing/waves.ghw"
[dumpfile_mtime] "Thu Dec 18 21:23:22 2014"
[dumpfile_size] 61486389
[savefile] "/home/stuart/VHDL/gbvhdl/testing/memory.gtkw"
[timestart] 0
[size] 1000 600
[pos] -1 -1
*-27.138504 149900000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] top.
[treeopen] top.memory_tb.
[treeopen] top.memory_tb.memory_0.
[treeopen] top.memory_tb.memory_0.rom.
[sst_width] 196
[signals_width] 134
[sst_expanded] 1
[sst_vpaned_height] 179
@28
top.memory_tb.clk
top.memory_tb.reset
@22
#{top.memory_tb.data_in[7:0]} top.memory_tb.data_in[7] top.memory_tb.data_in[6] top.memory_tb.data_in[5] top.memory_tb.data_in[4] top.memory_tb.data_in[3] top.memory_tb.data_in[2] top.memory_tb.data_in[1] top.memory_tb.data_in[0]
#{top.memory_tb.data_out[7:0]} top.memory_tb.data_out[7] top.memory_tb.data_out[6] top.memory_tb.data_out[5] top.memory_tb.data_out[4] top.memory_tb.data_out[3] top.memory_tb.data_out[2] top.memory_tb.data_out[1] top.memory_tb.data_out[0]
#{top.memory_tb.address[15:0]} top.memory_tb.address[15] top.memory_tb.address[14] top.memory_tb.address[13] top.memory_tb.address[12] top.memory_tb.address[11] top.memory_tb.address[10] top.memory_tb.address[9] top.memory_tb.address[8] top.memory_tb.address[7] top.memory_tb.address[6] top.memory_tb.address[5] top.memory_tb.address[4] top.memory_tb.address[3] top.memory_tb.address[2] top.memory_tb.address[1] top.memory_tb.address[0]
@28
top.memory_tb.memory_0.index
top.memory_tb.memory_0.valid
top.memory_tb.memory_0.we
@22
#{top.memory_tb.memory_0.rom[0][7:0]} top.memory_tb.memory_0.rom[0][7] top.memory_tb.memory_0.rom[0][6] top.memory_tb.memory_0.rom[0][5] top.memory_tb.memory_0.rom[0][4] top.memory_tb.memory_0.rom[0][3] top.memory_tb.memory_0.rom[0][2] top.memory_tb.memory_0.rom[0][1] top.memory_tb.memory_0.rom[0][0]
#{top.memory_tb.memory_0.rom[1][7:0]} top.memory_tb.memory_0.rom[1][7] top.memory_tb.memory_0.rom[1][6] top.memory_tb.memory_0.rom[1][5] top.memory_tb.memory_0.rom[1][4] top.memory_tb.memory_0.rom[1][3] top.memory_tb.memory_0.rom[1][2] top.memory_tb.memory_0.rom[1][1] top.memory_tb.memory_0.rom[1][0]
#{top.memory_tb.memory_0.rom[2][7:0]} top.memory_tb.memory_0.rom[2][7] top.memory_tb.memory_0.rom[2][6] top.memory_tb.memory_0.rom[2][5] top.memory_tb.memory_0.rom[2][4] top.memory_tb.memory_0.rom[2][3] top.memory_tb.memory_0.rom[2][2] top.memory_tb.memory_0.rom[2][1] top.memory_tb.memory_0.rom[2][0]
@28
top.memory_tb.lineno
[pattern_trace] 1
[pattern_trace] 0
