###############################################################
#  Generated by:      Cadence Encounter 14.23-s044_1
#  OS:                Linux x86_64(Host ID cadpc02)
#  Generated on:      Wed Apr 24 21:21:43 2019
#  Design:            router
#  Command:           report_timing > "$designName.hold.rpt"
###############################################################
Path 1: MET Hold Check with Pin cacheController/dataOut_Concatenated_reg[2][3]/
G 
Endpoint:   cacheController/dataOut_Concatenated_reg[2][3]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheDataOut_B[3]                                (^) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                         -0.029
+ Phase Shift                   0.000
= Required Time                 1.359
  Arrival Time                  1.638
  Slack Time                    0.279
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |         Arc         |    Cell    | Delay | Arrival | Required | 
     |                                                |                     |            |       |  Time   |   Time   | 
     |------------------------------------------------+---------------------+------------+-------+---------+----------| 
     |                                                | cacheDataOut_B[3] ^ |            |       |   0.050 |   -0.229 | 
     | FE_PHC261_cacheDataOut_B_3_                    | A ^ -> Y ^          | DLY1X1TS   | 0.347 |   0.397 |    0.117 | 
     | FE_PHC254_cacheDataOut_B_3_                    | A ^ -> Y ^          | CLKBUFX2TS | 0.459 |   0.856 |    0.577 | 
     | cacheController/U174                           | B1 ^ -> Y ^         | AO22X2TS   | 0.435 |   1.291 |    1.012 | 
     | cacheController/FE_PHC242_N5392                | A ^ -> Y ^          | DLY1X1TS   | 0.347 |   1.638 |    1.359 | 
     | cacheController/dataOut_Concatenated_reg[2][3] | D ^                 | TLATXLTS   | 0.000 |   1.638 |    1.359 | 
     +----------------------------------------------------------------------------------------------------------------+ 

