Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\DesignData\CoilDriverDesigns\Mk_8\Inline_Controller\HardwareDesignCopy\EB_Mk8_Inline_Controller_Hardware\ip\USB_Comms_SYS.qsys --block-symbol-file --output-directory=C:\DesignData\CoilDriverDesigns\Mk_8\Inline_Controller\HardwareDesignCopy\EB_Mk8_Inline_Controller_Hardware\ip\USB_Comms_SYS --family="MAX 10" --part=10M50DAF484I7G
Progress: Loading ip/USB_Comms_SYS.qsys
Progress: Reading input file
Progress: Adding Reset [altera_avalon_pio 18.1]
Progress: Parameterizing module Reset
Progress: Adding Slave_CLK [clock_source 18.1]
Progress: Parameterizing module Slave_CLK
Progress: Adding USB_Ext_CLK [clock_source 18.1]
Progress: Parameterizing module USB_Ext_CLK
Progress: Adding USB_GPIO [altera_avalon_pio 18.1]
Progress: Parameterizing module USB_GPIO
Progress: Adding USB_RX_RAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module USB_RX_RAM
Progress: Adding mm_clock_crossing_bridge_0 [altera_avalon_mm_clock_crossing_bridge 18.1]
Progress: Parameterizing module mm_clock_crossing_bridge_0
Progress: Adding pheriphal_clk [clock_source 18.1]
Progress: Parameterizing module pheriphal_clk
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\DesignData\CoilDriverDesigns\Mk_8\Inline_Controller\HardwareDesignCopy\EB_Mk8_Inline_Controller_Hardware\ip\USB_Comms_SYS.qsys --synthesis=VERILOG --output-directory=C:\DesignData\CoilDriverDesigns\Mk_8\Inline_Controller\HardwareDesignCopy\EB_Mk8_Inline_Controller_Hardware\ip\USB_Comms_SYS\synthesis --family="MAX 10" --part=10M50DAF484I7G
Progress: Loading ip/USB_Comms_SYS.qsys
Progress: Reading input file
Progress: Adding Reset [altera_avalon_pio 18.1]
Progress: Parameterizing module Reset
Progress: Adding Slave_CLK [clock_source 18.1]
Progress: Parameterizing module Slave_CLK
Progress: Adding USB_Ext_CLK [clock_source 18.1]
Progress: Parameterizing module USB_Ext_CLK
Progress: Adding USB_GPIO [altera_avalon_pio 18.1]
Progress: Parameterizing module USB_GPIO
Progress: Adding USB_RX_RAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module USB_RX_RAM
Progress: Adding mm_clock_crossing_bridge_0 [altera_avalon_mm_clock_crossing_bridge 18.1]
Progress: Parameterizing module mm_clock_crossing_bridge_0
Progress: Adding pheriphal_clk [clock_source 18.1]
Progress: Parameterizing module pheriphal_clk
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: USB_Comms_SYS: Generating USB_Comms_SYS "USB_Comms_SYS" for QUARTUS_SYNTH
Info: Reset: Starting RTL generation for module 'USB_Comms_SYS_Reset'
Info: Reset:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=USB_Comms_SYS_Reset --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8656_8237028555128123338.dir/0002_Reset_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8656_8237028555128123338.dir/0002_Reset_gen//USB_Comms_SYS_Reset_component_configuration.pl  --do_build_sim=0  ]
Info: Reset: Done RTL generation for module 'USB_Comms_SYS_Reset'
Info: Reset: "USB_Comms_SYS" instantiated altera_avalon_pio "Reset"
Info: USB_GPIO: Starting RTL generation for module 'USB_Comms_SYS_USB_GPIO'
Info: USB_GPIO:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=USB_Comms_SYS_USB_GPIO --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8656_8237028555128123338.dir/0003_USB_GPIO_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8656_8237028555128123338.dir/0003_USB_GPIO_gen//USB_Comms_SYS_USB_GPIO_component_configuration.pl  --do_build_sim=0  ]
Info: USB_GPIO: Done RTL generation for module 'USB_Comms_SYS_USB_GPIO'
Info: USB_GPIO: "USB_Comms_SYS" instantiated altera_avalon_pio "USB_GPIO"
Info: USB_RX_RAM: Starting RTL generation for module 'USB_Comms_SYS_USB_RX_RAM'
Info: USB_RX_RAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=USB_Comms_SYS_USB_RX_RAM --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8656_8237028555128123338.dir/0004_USB_RX_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8656_8237028555128123338.dir/0004_USB_RX_RAM_gen//USB_Comms_SYS_USB_RX_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: USB_RX_RAM: Done RTL generation for module 'USB_Comms_SYS_USB_RX_RAM'
Info: USB_RX_RAM: "USB_Comms_SYS" instantiated altera_avalon_onchip_memory2 "USB_RX_RAM"
Info: rst_controller: "USB_Comms_SYS" instantiated altera_reset_controller "rst_controller"
Info: USB_Comms_SYS: Done "USB_Comms_SYS" with 5 modules, 7 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
