Analysis & Synthesis report for final_project_top
Tue Apr 17 15:24:09 2018
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Parameter Settings for User Entity Instance: VGA_controller:vga
  6. Parameter Settings for User Entity Instance: increment_write:comb_4
  7. Port Connectivity Checks: "ray_lut:rl"
  8. Port Connectivity Checks: "increment_write:comb_4"
  9. Port Connectivity Checks: "frame_buffer:fb"
 10. Port Connectivity Checks: "VGA_controller:vga"
 11. Port Connectivity Checks: "collision_detection:cd|dot_product_scale:cc"
 12. Port Connectivity Checks: "collision_detection:cd|dot_product_scale:vdxc"
 13. Port Connectivity Checks: "collision_detection:cd"
 14. Port Connectivity Checks: "sphere_reg:firstsph"
 15. Analysis & Synthesis Messages
 16. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue Apr 17 15:24:09 2018          ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                      ; final_project_top                          ;
; Top-level Entity Name              ; final_top_level                            ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; N/A until Partition Merge                  ;
;     Total combinational functions  ; N/A until Partition Merge                  ;
;     Dedicated logic registers      ; N/A until Partition Merge                  ;
; Total registers                    ; N/A until Partition Merge                  ;
; Total pins                         ; N/A until Partition Merge                  ;
; Total virtual pins                 ; N/A until Partition Merge                  ;
; Total memory bits                  ; N/A until Partition Merge                  ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                  ;
; Total PLLs                         ; N/A until Partition Merge                  ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; final_top_level    ; final_project_top  ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_controller:vga ;
+----------------+------------+-----------------------------------+
; Parameter Name ; Value      ; Type                              ;
+----------------+------------+-----------------------------------+
; H_TOTAL        ; 1100100000 ; Unsigned Binary                   ;
; V_TOTAL        ; 1000001101 ; Unsigned Binary                   ;
+----------------+------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: increment_write:comb_4 ;
+----------------+------------+---------------------------------------+
; Parameter Name ; Value      ; Type                                  ;
+----------------+------------+---------------------------------------+
; H_TOTAL        ; 1010000000 ; Unsigned Binary                       ;
; V_TOTAL        ; 0111100000 ; Unsigned Binary                       ;
+----------------+------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------+
; Port Connectivity Checks: "ray_lut:rl"         ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; theta[15..0] ; Input ; Info     ; Stuck at GND ;
; phi[15..0]   ; Input ; Info     ; Stuck at GND ;
+--------------+-------+----------+--------------+


+----------------------------------------------------+
; Port Connectivity Checks: "increment_write:comb_4" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; Clk  ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "frame_buffer:fb" ;
+-------+-------+----------+------------------+
; Port  ; Type  ; Severity ; Details          ;
+-------+-------+----------+------------------+
; Write ; Input ; Info     ; Stuck at GND     ;
+-------+-------+----------+------------------+


+------------------------------------------------+
; Port Connectivity Checks: "VGA_controller:vga" ;
+---------+-------+----------+-------------------+
; Port    ; Type  ; Severity ; Details           ;
+---------+-------+----------+-------------------+
; VGA_CLK ; Input ; Info     ; Stuck at GND      ;
+---------+-------+----------+-------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "collision_detection:cd|dot_product_scale:cc" ;
+------+--------+----------+----------------------------------------------+
; Port ; Type   ; Severity ; Details                                      ;
+------+--------+----------+----------------------------------------------+
; s    ; Output ; Info     ; Explicitly unconnected                       ;
+------+--------+----------+----------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "collision_detection:cd|dot_product_scale:vdxc" ;
+------+--------+----------+------------------------------------------------+
; Port ; Type   ; Severity ; Details                                        ;
+------+--------+----------+------------------------------------------------+
; s    ; Output ; Info     ; Explicitly unconnected                         ;
+------+--------+----------+------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "collision_detection:cd"         ;
+---------------+--------+----------+------------------------+
; Port          ; Type   ; Severity ; Details                ;
+---------------+--------+----------+------------------------+
; tbest[31..25] ; Input  ; Info     ; Stuck at GND           ;
; tbest[23..0]  ; Input  ; Info     ; Stuck at GND           ;
; tbest[24]     ; Input  ; Info     ; Stuck at VCC           ;
; tnew          ; Output ; Info     ; Explicitly unconnected ;
+---------------+--------+----------+------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "sphere_reg:firstsph"      ;
+--------------------+-------+----------+--------------+
; Port               ; Type  ; Severity ; Details      ;
+--------------------+-------+----------+--------------+
; sphere_clk         ; Input ; Info     ; Stuck at GND ;
; nextcol            ; Input ; Info     ; Stuck at VCC ;
; nextpos[2]         ; Input ; Info     ; Stuck at GND ;
; nextpos[1][31..17] ; Input ; Info     ; Stuck at GND ;
; nextpos[1][15..0]  ; Input ; Info     ; Stuck at GND ;
; nextpos[1][16]     ; Input ; Info     ; Stuck at VCC ;
; nextpos[0]         ; Input ; Info     ; Stuck at GND ;
+--------------------+-------+----------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Tue Apr 17 15:23:54 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project_top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 3 design units, including 3 entities, in source file lut.sv
    Info (12023): Found entity 1: sin_lut
    Info (12023): Found entity 2: cos_lut
    Info (12023): Found entity 3: ray_lut
Info (12021): Found 2 design units, including 2 entities, in source file ang_lut.sv
    Info (12023): Found entity 1: y_ang_lut
    Info (12023): Found entity 2: x_ang_lut
Info (12021): Found 1 design units, including 1 entities, in source file ps2_mouse_controller.sv
    Info (12023): Found entity 1: ps2m
Info (12021): Found 1 design units, including 1 entities, in source file vga_clk.v
    Info (12023): Found entity 1: vga_clk
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.sv
    Info (12023): Found entity 1: VGA_controller
Info (12021): Found 1 design units, including 1 entities, in source file final_top_level.sv
    Info (12023): Found entity 1: final_top_level
Info (12021): Found 7 design units, including 7 entities, in source file vector.sv
    Info (12023): Found entity 1: add_vector
    Info (12023): Found entity 2: sub_vector
    Info (12023): Found entity 3: mult_real
    Info (12023): Found entity 4: div_real
    Info (12023): Found entity 5: dot_product_scale
    Info (12023): Found entity 6: normalize_vector
    Info (12023): Found entity 7: sqrt_real
Info (12021): Found 1 design units, including 1 entities, in source file frame_buffer.sv
    Info (12023): Found entity 1: frame_buffer
Info (12021): Found 1 design units, including 1 entities, in source file collision_detection.sv
    Info (12023): Found entity 1: collision_detection
Info (12021): Found 1 design units, including 1 entities, in source file sphere_reg.sv
    Info (12023): Found entity 1: sphere_reg
Info (12021): Found 1 design units, including 1 entities, in source file writeupdate.sv
    Info (12023): Found entity 1: increment_write
Info (12021): Found 1 design units, including 1 entities, in source file color_mapper.sv
    Info (12023): Found entity 1: color_mapper
Warning (10236): Verilog HDL Implicit Net warning at ang_lut.sv(133): created implicit net for "dPhi"
Warning (10236): Verilog HDL Implicit Net warning at frame_buffer.sv(14): created implicit net for "Write_Index"
Warning (10236): Verilog HDL Implicit Net warning at frame_buffer.sv(15): created implicit net for "Read_Index"
Warning (10236): Verilog HDL Implicit Net warning at collision_detection.sv(21): created implicit net for "radsq"
Critical Warning (10846): Verilog HDL Instantiation warning at final_top_level.sv(36): instance has no name
Info (12127): Elaborating entity "final_top_level" for the top level hierarchy
Warning (10858): Verilog HDL warning at final_top_level.sv(16): object State used but never assigned
Warning (10036): Verilog HDL or VHDL warning at final_top_level.sv(16): object "State_n" assigned a value but never read
Warning (10030): Net "VGA_CLK" at final_top_level.sv(11) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "State.Reset" at final_top_level.sv(16) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "sphere_reg" for hierarchy "sphere_reg:firstsph"
Info (12128): Elaborating entity "color_mapper" for hierarchy "color_mapper:colmap"
Info (12128): Elaborating entity "collision_detection" for hierarchy "collision_detection:cd"
Warning (10230): Verilog HDL assignment warning at collision_detection.sv(21): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "dot_product_scale" for hierarchy "collision_detection:cd|dot_product_scale:vdxc"
Info (12128): Elaborating entity "mult_real" for hierarchy "collision_detection:cd|dot_product_scale:vdxc|mult_real:x"
Info (12128): Elaborating entity "sqrt_real" for hierarchy "collision_detection:cd|sqrt_real:rbsqrt"
Info (12128): Elaborating entity "VGA_controller" for hierarchy "VGA_controller:vga"
Info (12128): Elaborating entity "frame_buffer" for hierarchy "frame_buffer:fb"
Warning (10230): Verilog HDL assignment warning at frame_buffer.sv(14): truncated value with size 10 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at frame_buffer.sv(15): truncated value with size 10 to match size of target (1)
Info (12128): Elaborating entity "increment_write" for hierarchy "increment_write:comb_4"
Info (12128): Elaborating entity "y_ang_lut" for hierarchy "y_ang_lut:yang"
Warning (10230): Verilog HDL assignment warning at ang_lut.sv(13): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "x_ang_lut" for hierarchy "x_ang_lut:xang"
Warning (10036): Verilog HDL or VHDL warning at ang_lut.sv(133): object "dPhi" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at ang_lut.sv(133): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "ray_lut" for hierarchy "ray_lut:rl"
Info (12128): Elaborating entity "sin_lut" for hierarchy "ray_lut:rl|sin_lut:s0"
Warning (10230): Verilog HDL assignment warning at lut.sv(46): truncated value with size 32 to match size of target (15)
Info (12128): Elaborating entity "cos_lut" for hierarchy "ray_lut:rl|cos_lut:c0"
Warning (10230): Verilog HDL assignment warning at lut.sv(194): truncated value with size 32 to match size of target (15)
Error (12014): Net "ray_lut:rl|ray[2][31]", which fans out to "ray_lut:rl|ray[2][31]", cannot be assigned more than one value File: D:/ECE_385/final_project/lut.sv Line: 329
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c0|cos[31]" File: D:/ECE_385/final_project/lut.sv Line: 184
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c1|cos[31]" File: D:/ECE_385/final_project/lut.sv Line: 184
Error (12014): Net "ray_lut:rl|ray[2][30]", which fans out to "ray_lut:rl|ray[2][30]", cannot be assigned more than one value File: D:/ECE_385/final_project/lut.sv Line: 329
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c0|cos[30]" File: D:/ECE_385/final_project/lut.sv Line: 184
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c1|cos[30]" File: D:/ECE_385/final_project/lut.sv Line: 184
Error (12014): Net "ray_lut:rl|ray[2][29]", which fans out to "ray_lut:rl|ray[2][29]", cannot be assigned more than one value File: D:/ECE_385/final_project/lut.sv Line: 329
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c0|cos[29]" File: D:/ECE_385/final_project/lut.sv Line: 184
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c1|cos[29]" File: D:/ECE_385/final_project/lut.sv Line: 184
Error (12014): Net "ray_lut:rl|ray[2][28]", which fans out to "ray_lut:rl|ray[2][28]", cannot be assigned more than one value File: D:/ECE_385/final_project/lut.sv Line: 329
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c0|cos[28]" File: D:/ECE_385/final_project/lut.sv Line: 184
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c1|cos[28]" File: D:/ECE_385/final_project/lut.sv Line: 184
Error (12014): Net "ray_lut:rl|ray[2][27]", which fans out to "ray_lut:rl|ray[2][27]", cannot be assigned more than one value File: D:/ECE_385/final_project/lut.sv Line: 329
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c0|cos[27]" File: D:/ECE_385/final_project/lut.sv Line: 184
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c1|cos[27]" File: D:/ECE_385/final_project/lut.sv Line: 184
Error (12014): Net "ray_lut:rl|ray[2][26]", which fans out to "ray_lut:rl|ray[2][26]", cannot be assigned more than one value File: D:/ECE_385/final_project/lut.sv Line: 329
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c0|cos[26]" File: D:/ECE_385/final_project/lut.sv Line: 184
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c1|cos[26]" File: D:/ECE_385/final_project/lut.sv Line: 184
Error (12014): Net "ray_lut:rl|ray[2][25]", which fans out to "ray_lut:rl|ray[2][25]", cannot be assigned more than one value File: D:/ECE_385/final_project/lut.sv Line: 329
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c0|cos[25]" File: D:/ECE_385/final_project/lut.sv Line: 184
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c1|cos[25]" File: D:/ECE_385/final_project/lut.sv Line: 184
Error (12014): Net "ray_lut:rl|ray[2][24]", which fans out to "ray_lut:rl|ray[2][24]", cannot be assigned more than one value File: D:/ECE_385/final_project/lut.sv Line: 329
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c0|cos[24]" File: D:/ECE_385/final_project/lut.sv Line: 184
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c1|cos[24]" File: D:/ECE_385/final_project/lut.sv Line: 184
Error (12014): Net "ray_lut:rl|ray[2][23]", which fans out to "ray_lut:rl|ray[2][23]", cannot be assigned more than one value File: D:/ECE_385/final_project/lut.sv Line: 329
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c0|cos[23]" File: D:/ECE_385/final_project/lut.sv Line: 184
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c1|cos[23]" File: D:/ECE_385/final_project/lut.sv Line: 184
Error (12014): Net "ray_lut:rl|ray[2][22]", which fans out to "ray_lut:rl|ray[2][22]", cannot be assigned more than one value File: D:/ECE_385/final_project/lut.sv Line: 329
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c0|cos[22]" File: D:/ECE_385/final_project/lut.sv Line: 184
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c1|cos[22]" File: D:/ECE_385/final_project/lut.sv Line: 184
Error (12014): Net "ray_lut:rl|ray[2][21]", which fans out to "ray_lut:rl|ray[2][21]", cannot be assigned more than one value File: D:/ECE_385/final_project/lut.sv Line: 329
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c0|cos[21]" File: D:/ECE_385/final_project/lut.sv Line: 184
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c1|cos[21]" File: D:/ECE_385/final_project/lut.sv Line: 184
Error (12014): Net "ray_lut:rl|ray[2][20]", which fans out to "ray_lut:rl|ray[2][20]", cannot be assigned more than one value File: D:/ECE_385/final_project/lut.sv Line: 329
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c0|cos[20]" File: D:/ECE_385/final_project/lut.sv Line: 184
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c1|cos[20]" File: D:/ECE_385/final_project/lut.sv Line: 184
Error (12014): Net "ray_lut:rl|ray[2][19]", which fans out to "ray_lut:rl|ray[2][19]", cannot be assigned more than one value File: D:/ECE_385/final_project/lut.sv Line: 329
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c0|cos[19]" File: D:/ECE_385/final_project/lut.sv Line: 184
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c1|cos[19]" File: D:/ECE_385/final_project/lut.sv Line: 184
Error (12014): Net "ray_lut:rl|ray[2][18]", which fans out to "ray_lut:rl|ray[2][18]", cannot be assigned more than one value File: D:/ECE_385/final_project/lut.sv Line: 329
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c0|cos[18]" File: D:/ECE_385/final_project/lut.sv Line: 184
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c1|cos[18]" File: D:/ECE_385/final_project/lut.sv Line: 184
Error (12014): Net "ray_lut:rl|ray[2][17]", which fans out to "ray_lut:rl|ray[2][17]", cannot be assigned more than one value File: D:/ECE_385/final_project/lut.sv Line: 329
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c0|cos[17]" File: D:/ECE_385/final_project/lut.sv Line: 184
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c1|cos[17]" File: D:/ECE_385/final_project/lut.sv Line: 184
Error (12014): Net "ray_lut:rl|ray[2][16]", which fans out to "ray_lut:rl|ray[2][16]", cannot be assigned more than one value File: D:/ECE_385/final_project/lut.sv Line: 329
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c0|cos[16]" File: D:/ECE_385/final_project/lut.sv Line: 184
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c1|cos[16]" File: D:/ECE_385/final_project/lut.sv Line: 184
Error (12014): Net "ray_lut:rl|ray[2][15]", which fans out to "ray_lut:rl|ray[2][15]", cannot be assigned more than one value File: D:/ECE_385/final_project/lut.sv Line: 329
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c0|cos[15]" File: D:/ECE_385/final_project/lut.sv Line: 184
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c1|cos[15]" File: D:/ECE_385/final_project/lut.sv Line: 184
Error (12014): Net "ray_lut:rl|ray[2][14]", which fans out to "ray_lut:rl|ray[2][14]", cannot be assigned more than one value File: D:/ECE_385/final_project/lut.sv Line: 329
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c0|cos[14]" File: D:/ECE_385/final_project/lut.sv Line: 184
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c1|cos[14]" File: D:/ECE_385/final_project/lut.sv Line: 184
Error (12014): Net "ray_lut:rl|ray[2][13]", which fans out to "ray_lut:rl|ray[2][13]", cannot be assigned more than one value File: D:/ECE_385/final_project/lut.sv Line: 329
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c0|cos[13]" File: D:/ECE_385/final_project/lut.sv Line: 184
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c1|cos[13]" File: D:/ECE_385/final_project/lut.sv Line: 184
Error (12014): Net "ray_lut:rl|ray[2][12]", which fans out to "ray_lut:rl|ray[2][12]", cannot be assigned more than one value File: D:/ECE_385/final_project/lut.sv Line: 329
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c0|cos[12]" File: D:/ECE_385/final_project/lut.sv Line: 184
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c1|cos[12]" File: D:/ECE_385/final_project/lut.sv Line: 184
Error (12014): Net "ray_lut:rl|ray[2][11]", which fans out to "ray_lut:rl|ray[2][11]", cannot be assigned more than one value File: D:/ECE_385/final_project/lut.sv Line: 329
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c0|cos[11]" File: D:/ECE_385/final_project/lut.sv Line: 184
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c1|cos[11]" File: D:/ECE_385/final_project/lut.sv Line: 184
Error (12014): Net "ray_lut:rl|ray[2][10]", which fans out to "ray_lut:rl|ray[2][10]", cannot be assigned more than one value File: D:/ECE_385/final_project/lut.sv Line: 329
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c0|cos[10]" File: D:/ECE_385/final_project/lut.sv Line: 184
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c1|cos[10]" File: D:/ECE_385/final_project/lut.sv Line: 184
Error (12014): Net "ray_lut:rl|ray[2][9]", which fans out to "ray_lut:rl|ray[2][9]", cannot be assigned more than one value File: D:/ECE_385/final_project/lut.sv Line: 329
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c0|cos[9]" File: D:/ECE_385/final_project/lut.sv Line: 184
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c1|cos[9]" File: D:/ECE_385/final_project/lut.sv Line: 184
Error (12014): Net "ray_lut:rl|ray[2][8]", which fans out to "ray_lut:rl|ray[2][8]", cannot be assigned more than one value File: D:/ECE_385/final_project/lut.sv Line: 329
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c0|cos[8]" File: D:/ECE_385/final_project/lut.sv Line: 184
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c1|cos[8]" File: D:/ECE_385/final_project/lut.sv Line: 184
Error (12014): Net "ray_lut:rl|ray[2][7]", which fans out to "ray_lut:rl|ray[2][7]", cannot be assigned more than one value File: D:/ECE_385/final_project/lut.sv Line: 329
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c0|cos[7]" File: D:/ECE_385/final_project/lut.sv Line: 184
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c1|cos[7]" File: D:/ECE_385/final_project/lut.sv Line: 184
Error (12014): Net "ray_lut:rl|ray[2][6]", which fans out to "ray_lut:rl|ray[2][6]", cannot be assigned more than one value File: D:/ECE_385/final_project/lut.sv Line: 329
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c0|cos[6]" File: D:/ECE_385/final_project/lut.sv Line: 184
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c1|cos[6]" File: D:/ECE_385/final_project/lut.sv Line: 184
Error (12014): Net "ray_lut:rl|ray[2][5]", which fans out to "ray_lut:rl|ray[2][5]", cannot be assigned more than one value File: D:/ECE_385/final_project/lut.sv Line: 329
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c0|cos[5]" File: D:/ECE_385/final_project/lut.sv Line: 184
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c1|cos[5]" File: D:/ECE_385/final_project/lut.sv Line: 184
Error (12014): Net "ray_lut:rl|ray[2][4]", which fans out to "ray_lut:rl|ray[2][4]", cannot be assigned more than one value File: D:/ECE_385/final_project/lut.sv Line: 329
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c0|cos[4]" File: D:/ECE_385/final_project/lut.sv Line: 184
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c1|cos[4]" File: D:/ECE_385/final_project/lut.sv Line: 184
Error (12014): Net "ray_lut:rl|ray[2][3]", which fans out to "ray_lut:rl|ray[2][3]", cannot be assigned more than one value File: D:/ECE_385/final_project/lut.sv Line: 329
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c0|cos[3]" File: D:/ECE_385/final_project/lut.sv Line: 184
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c1|cos[3]" File: D:/ECE_385/final_project/lut.sv Line: 184
Error (12014): Net "ray_lut:rl|ray[2][2]", which fans out to "ray_lut:rl|ray[2][2]", cannot be assigned more than one value File: D:/ECE_385/final_project/lut.sv Line: 329
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c0|cos[2]" File: D:/ECE_385/final_project/lut.sv Line: 184
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c1|cos[2]" File: D:/ECE_385/final_project/lut.sv Line: 184
Error (12014): Net "ray_lut:rl|ray[2][1]", which fans out to "ray_lut:rl|ray[2][1]", cannot be assigned more than one value File: D:/ECE_385/final_project/lut.sv Line: 329
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c0|cos[1]" File: D:/ECE_385/final_project/lut.sv Line: 184
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c1|cos[1]" File: D:/ECE_385/final_project/lut.sv Line: 184
Error (12014): Net "ray_lut:rl|ray[2][0]", which fans out to "ray_lut:rl|ray[2][0]", cannot be assigned more than one value File: D:/ECE_385/final_project/lut.sv Line: 329
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c0|cos[0]" File: D:/ECE_385/final_project/lut.sv Line: 184
    Error (12015): Net is fed by "ray_lut:rl|cos_lut:c1|cos[0]" File: D:/ECE_385/final_project/lut.sv Line: 184
Info (144001): Generated suppressed messages file D:/ECE_385/final_project/output_files/final_project_top.map.smsg
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 96 errors, 18 warnings
    Error: Peak virtual memory: 1919 megabytes
    Error: Processing ended: Tue Apr 17 15:24:09 2018
    Error: Elapsed time: 00:00:15
    Error: Total CPU time (on all processors): 00:00:28


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/ECE_385/final_project/output_files/final_project_top.map.smsg.


