{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 25 14:06:31 2018 " "Info: Processing started: Tue Dec 25 14:06:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Microwave -c Microwave " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Microwave -c Microwave" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "FireConstant.qip " "Warning: Tcl Script File FireConstant.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE FireConstant.qip " "Info: set_global_assignment -name QIP_FILE FireConstant.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "Constant_4bit.qip " "Warning: Tcl Script File Constant_4bit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE Constant_4bit.qip " "Info: set_global_assignment -name QIP_FILE Constant_4bit.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scanner.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file scanner.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Scanner " "Info: Found entity 1: Scanner" {  } { { "Scanner.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Scanner.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigger.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file trigger.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Trigger " "Info: Found entity 1: Trigger" {  } { { "Trigger.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Trigger.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4to2encoder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 4to2encoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4to2Encoder " "Info: Found entity 1: 4to2Encoder" {  } { { "4to2Encoder.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/4to2Encoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyencoder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file keyencoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 KeyEncoder " "Info: Found entity 1: KeyEncoder" {  } { { "KeyEncoder.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/KeyEncoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixkeyboard.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file matrixkeyboard.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MatrixKeyBoard " "Info: Found entity 1: MatrixKeyBoard" {  } { { "MatrixKeyBoard.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/MatrixKeyBoard.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainstatusmachine.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mainstatusmachine.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MainStatusMachine " "Info: Found entity 1: MainStatusMachine" {  } { { "MainStatusMachine.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/MainStatusMachine.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainstatusjudge.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mainstatusjudge.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MainStatusJudge " "Info: Found entity 1: MainStatusJudge" {  } { { "MainStatusJudge.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/MainStatusJudge.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m25counter.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file m25counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 M25Counter " "Info: Found entity 1: M25Counter" {  } { { "M25Counter.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/M25Counter.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file blinker.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Blinker " "Info: Found entity 1: Blinker" {  } { { "Blinker.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Blinker.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isdigit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file isdigit.v" { { "Info" "ISGN_ENTITY_NAME" "1 IsDigit " "Info: Found entity 1: IsDigit" {  } { { "IsDigit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/IsDigit.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "firestatus.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file firestatus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FireStatus " "Info: Found entity 1: FireStatus" {  } { { "FireStatus.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/FireStatus.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fire_mux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fire_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fire_Mux " "Info: Found entity 1: Fire_Mux" {  } { { "Fire_Mux.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Fire_Mux.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fire_constant.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fire_constant.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fire_Constant " "Info: Found entity 1: Fire_Constant" {  } { { "Fire_Constant.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Fire_Constant.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero4bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file zero4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Zero4bit " "Info: Found entity 1: Zero4bit" {  } { { "Zero4bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Zero4bit.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alessthanb4bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alessthanb4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALessThanB4bit " "Info: Found entity 1: ALessThanB4bit" {  } { { "ALessThanB4bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/ALessThanB4bit.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one4bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file one4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 One4bit " "Info: Found entity 1: One4bit" {  } { { "One4bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/One4bit.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "firevaluelimit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file firevaluelimit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FireValueLimit " "Info: Found entity 1: FireValueLimit" {  } { { "FireValueLimit.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/FireValueLimit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "firestatuscontrol.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file firestatuscontrol.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FireStatusControl " "Info: Found entity 1: FireStatusControl" {  } { { "FireStatusControl.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/FireStatusControl.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bitdff.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 4bitdff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4bitDff " "Info: Found entity 1: 4bitDff" {  } { { "4bitDff.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/4bitDff.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "firedencontrol.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file firedencontrol.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FireDENControl " "Info: Found entity 1: FireDENControl" {  } { { "FireDENControl.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/FireDENControl.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4ch4bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux4ch4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4Ch4Bit " "Info: Found entity 1: mux4Ch4Bit" {  } { { "mux4Ch4Bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/mux4Ch4Bit.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "firesourceselector.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file firesourceselector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FireSourceSelector " "Info: Found entity 1: FireSourceSelector" {  } { { "FireSourceSelector.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/FireSourceSelector.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "firestatus_test.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file firestatus_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FireStatus_test " "Info: Found entity 1: FireStatus_test" {  } { { "FireStatus_test.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/FireStatus_test.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timestatus.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file timestatus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TimeStatus " "Info: Found entity 1: TimeStatus" {  } { { "TimeStatus.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/TimeStatus.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three4bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file three4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Three4bit " "Info: Found entity 1: Three4bit" {  } { { "Three4bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Three4bit.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timestatuscontrol.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file timestatuscontrol.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TimeStatusControl " "Info: Found entity 1: TimeStatusControl" {  } { { "TimeStatusControl.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/TimeStatusControl.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timedencontrol.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file timedencontrol.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TimeDENControl " "Info: Found entity 1: TimeDENControl" {  } { { "TimeDENControl.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/TimeDENControl.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timesourceselector.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file timesourceselector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TimeSourceSelector " "Info: Found entity 1: TimeSourceSelector" {  } { { "TimeSourceSelector.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/TimeSourceSelector.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timevaluelimit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file timevaluelimit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TimeValueLimit " "Info: Found entity 1: TimeValueLimit" {  } { { "TimeValueLimit.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/TimeValueLimit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2ch16bits.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux2ch16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2Ch16Bits " "Info: Found entity 1: MUX2Ch16Bits" {  } { { "MUX2Ch16Bits.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/MUX2Ch16Bits.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alessorequalb16bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alessorequalb16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALessOrEqualB16bit " "Info: Found entity 1: ALessOrEqualB16bit" {  } { { "ALessOrEqualB16bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/ALessOrEqualB16bit.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timestatus_test.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file timestatus_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TimeStatus_test " "Info: Found entity 1: TimeStatus_test" {  } { { "TimeStatus_test.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/TimeStatus_test.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m10countdown.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file m10countdown.v" { { "Info" "ISGN_ENTITY_NAME" "1 M10Countdown " "Info: Found entity 1: M10Countdown" {  } { { "M10Countdown.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/M10Countdown.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m6countdown.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file m6countdown.v" { { "Info" "ISGN_ENTITY_NAME" "1 M6Countdown " "Info: Found entity 1: M6Countdown" {  } { { "M6Countdown.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/M6Countdown.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countdown.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file countdown.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CountDown " "Info: Found entity 1: CountDown" {  } { { "CountDown.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/CountDown.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare4bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file compare4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Compare4bit " "Info: Found entity 1: Compare4bit" {  } { { "Compare4bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Compare4bit.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ten4bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ten4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ten4bit " "Info: Found entity 1: Ten4bit" {  } { { "Ten4bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Ten4bit.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nine4bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nine4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nine4bit " "Info: Found entity 1: Nine4bit" {  } { { "Nine4bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Nine4bit.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "five4bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file five4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Five4bit " "Info: Found entity 1: Five4bit" {  } { { "Five4bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Five4bit.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countdowntimer.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file countdowntimer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CountDownTimer " "Info: Found entity 1: CountDownTimer" {  } { { "CountDownTimer.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/CountDownTimer.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equal4bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file equal4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Equal4bit " "Info: Found entity 1: Equal4bit" {  } { { "Equal4bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Equal4bit.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equal3bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file equal3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Equal3bit " "Info: Found entity 1: Equal3bit" {  } { { "Equal3bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Equal3bit.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four3bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file four3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Four3bit " "Info: Found entity 1: Four3bit" {  } { { "Four3bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Four3bit.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countdowncontrol.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file countdowncontrol.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CountDownControl " "Info: Found entity 1: CountDownControl" {  } { { "CountDownControl.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/CountDownControl.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8ch16bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux8ch16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX8ch16bit " "Info: Found entity 1: MUX8ch16bit" {  } { { "MUX8ch16bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/MUX8ch16bit.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stunumber.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file stunumber.v" { { "Info" "ISGN_ENTITY_NAME" "1 StuNumber " "Info: Found entity 1: StuNumber" {  } { { "StuNumber.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/StuNumber.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8ch4bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux8ch4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX8ch4bit " "Info: Found entity 1: MUX8ch4bit" {  } { { "MUX8ch4bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/MUX8ch4bit.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayer_number.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file displayer_number.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Displayer_Number " "Info: Found entity 1: Displayer_Number" {  } { { "Displayer_Number.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Displayer_Number.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2ch4bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux2ch4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2ch4bit " "Info: Found entity 1: MUX2ch4bit" {  } { { "MUX2ch4bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/MUX2ch4bit.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numberflashcontroler.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file numberflashcontroler.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NumberFlashControler " "Info: Found entity 1: NumberFlashControler" {  } { { "NumberFlashControler.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/NumberFlashControler.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opendoor.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file opendoor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OpenDoor " "Info: Found entity 1: OpenDoor" {  } { { "OpenDoor.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/OpenDoor.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven4bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file seven4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seven4bit " "Info: Found entity 1: Seven4bit" {  } { { "Seven4bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Seven4bit.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight4bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eight4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Eight4bit " "Info: Found entity 1: Eight4bit" {  } { { "Eight4bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Eight4bit.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "firelitdecoder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file firelitdecoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FireLitDecoder " "Info: Found entity 1: FireLitDecoder" {  } { { "FireLitDecoder.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/FireLitDecoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "five3bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file five3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Five3bit " "Info: Found entity 1: Five3bit" {  } { { "Five3bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Five3bit.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "firelit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file firelit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FireLit " "Info: Found entity 1: FireLit" {  } { { "FireLit.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/FireLit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddlight.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ddlight.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DDLight " "Info: Found entity 1: DDLight" {  } { { "DDLight.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/DDLight.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayer.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file displayer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Displayer " "Info: Found entity 1: Displayer" {  } { { "Displayer.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Displayer.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prefabstatus.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file prefabstatus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PrefabStatus " "Info: Found entity 1: PrefabStatus" {  } { { "PrefabStatus.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/PrefabStatus.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microwave.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file microwave.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Microwave " "Info: Found entity 1: Microwave" {  } { { "Microwave.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Microwave.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram10w8bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ram10w8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM10w8bit " "Info: Found entity 1: RAM10w8bit" {  } { { "RAM10w8bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/RAM10w8bit.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram10w16bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ram10w16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM10w16bit " "Info: Found entity 1: RAM10w16bit" {  } { { "RAM10w16bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/RAM10w16bit.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prefabstatuscontrol.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file prefabstatuscontrol.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PrefabStatusControl " "Info: Found entity 1: PrefabStatusControl" {  } { { "PrefabStatusControl.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/PrefabStatusControl.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two3bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file two3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Two3bit " "Info: Found entity 1: Two3bit" {  } { { "Two3bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Two3bit.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prefabram_en.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file prefabram_en.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PrefabRAM_EN " "Info: Found entity 1: PrefabRAM_EN" {  } { { "PrefabRAM_EN.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/PrefabRAM_EN.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prefabstatusjudge.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file prefabstatusjudge.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PrefabStatusJudge " "Info: Found entity 1: PrefabStatusJudge" {  } { { "PrefabStatusJudge.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/PrefabStatusJudge.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bitdffc.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 4bitdffc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4bitDffC " "Info: Found entity 1: 4bitDffC" {  } { { "4bitDffC.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/4bitDffC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microwave_test.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file microwave_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Microwave_test " "Info: Found entity 1: Microwave_test" {  } { { "Microwave_test.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Microwave_test.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timestatuscontrol_test.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file timestatuscontrol_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TimeStatusControl_test " "Info: Found entity 1: TimeStatusControl_test" {  } { { "TimeStatusControl_test.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/TimeStatusControl_test.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countdown_test.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file countdown_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CountDown_test " "Info: Found entity 1: CountDown_test" {  } { { "CountDown_test.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/CountDown_test.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Microwave " "Info: Elaborating entity \"Microwave\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst8 " "Warning: Primitive \"VCC\" of instance \"inst8\" not used" {  } { { "Microwave.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Microwave.bdf" { { 288 272 304 304 "inst8" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OpenDoor OpenDoor:inst7 " "Info: Elaborating entity \"OpenDoor\" for hierarchy \"OpenDoor:inst7\"" {  } { { "Microwave.bdf" "inst7" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Microwave.bdf" { { 424 512 688 520 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "Fourteen4bit inst4 " "Warning: Block or symbol \"Fourteen4bit\" of instance \"inst4\" overlaps another block or symbol" {  } { { "OpenDoor.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/OpenDoor.bdf" { { 192 104 184 240 "inst4" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Equal4bit OpenDoor:inst7\|Equal4bit:inst3 " "Info: Elaborating entity \"Equal4bit\" for hierarchy \"OpenDoor:inst7\|Equal4bit:inst3\"" {  } { { "OpenDoor.bdf" "inst3" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/OpenDoor.bdf" { { 168 184 312 264 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare OpenDoor:inst7\|Equal4bit:inst3\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"OpenDoor:inst7\|Equal4bit:inst3\|lpm_compare:lpm_compare_component\"" {  } { { "Equal4bit.v" "lpm_compare_component" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Equal4bit.v" 62 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "OpenDoor:inst7\|Equal4bit:inst3\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"OpenDoor:inst7\|Equal4bit:inst3\|lpm_compare:lpm_compare_component\"" {  } { { "Equal4bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Equal4bit.v" 62 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OpenDoor:inst7\|Equal4bit:inst3\|lpm_compare:lpm_compare_component " "Info: Instantiated megafunction \"OpenDoor:inst7\|Equal4bit:inst3\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Info: Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info: Parameter \"lpm_width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Equal4bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Equal4bit.v" 62 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ikg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_ikg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ikg " "Info: Found entity 1: cmpr_ikg" {  } { { "db/cmpr_ikg.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cmpr_ikg.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ikg OpenDoor:inst7\|Equal4bit:inst3\|lpm_compare:lpm_compare_component\|cmpr_ikg:auto_generated " "Info: Elaborating entity \"cmpr_ikg\" for hierarchy \"OpenDoor:inst7\|Equal4bit:inst3\|lpm_compare:lpm_compare_component\|cmpr_ikg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "fourteen4bit.tdf 1 1 " "Warning: Using design file fourteen4bit.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Fourteen4bit " "Info: Found entity 1: Fourteen4bit" {  } { { "fourteen4bit.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/fourteen4bit.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fourteen4bit OpenDoor:inst7\|Fourteen4bit:inst4 " "Info: Elaborating entity \"Fourteen4bit\" for hierarchy \"OpenDoor:inst7\|Fourteen4bit:inst4\"" {  } { { "OpenDoor.bdf" "inst4" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/OpenDoor.bdf" { { 192 104 184 240 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant OpenDoor:inst7\|Fourteen4bit:inst4\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"OpenDoor:inst7\|Fourteen4bit:inst4\|lpm_constant:lpm_constant_component\"" {  } { { "fourteen4bit.tdf" "lpm_constant_component" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/fourteen4bit.tdf" 46 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "OpenDoor:inst7\|Fourteen4bit:inst4\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"OpenDoor:inst7\|Fourteen4bit:inst4\|lpm_constant:lpm_constant_component\"" {  } { { "fourteen4bit.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/fourteen4bit.tdf" 46 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OpenDoor:inst7\|Fourteen4bit:inst4\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"OpenDoor:inst7\|Fourteen4bit:inst4\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CONSTANT " "Info: Parameter \"LPM_TYPE\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 14 " "Info: Parameter \"LPM_CVALUE\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fourteen4bit.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/fourteen4bit.tdf" 46 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MatrixKeyBoard MatrixKeyBoard:inst " "Info: Elaborating entity \"MatrixKeyBoard\" for hierarchy \"MatrixKeyBoard:inst\"" {  } { { "Microwave.bdf" "inst" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Microwave.bdf" { { 144 192 368 272 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Trigger MatrixKeyBoard:inst\|Trigger:inst2 " "Info: Elaborating entity \"Trigger\" for hierarchy \"MatrixKeyBoard:inst\|Trigger:inst2\"" {  } { { "MatrixKeyBoard.bdf" "inst2" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/MatrixKeyBoard.bdf" { { 240 432 600 336 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scanner MatrixKeyBoard:inst\|Scanner:inst " "Info: Elaborating entity \"Scanner\" for hierarchy \"MatrixKeyBoard:inst\|Scanner:inst\"" {  } { { "MatrixKeyBoard.bdf" "inst" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/MatrixKeyBoard.bdf" { { 144 144 288 240 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 MatrixKeyBoard:inst\|Scanner:inst\|74138:inst5 " "Info: Elaborating entity \"74138\" for hierarchy \"MatrixKeyBoard:inst\|Scanner:inst\|74138:inst5\"" {  } { { "Scanner.bdf" "inst5" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Scanner.bdf" { { 144 360 480 304 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MatrixKeyBoard:inst\|Scanner:inst\|74138:inst5 " "Info: Elaborated megafunction instantiation \"MatrixKeyBoard:inst\|Scanner:inst\|74138:inst5\"" {  } { { "Scanner.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Scanner.bdf" { { 144 360 480 304 "inst5" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 MatrixKeyBoard:inst\|Scanner:inst\|74161:inst " "Info: Elaborating entity \"74161\" for hierarchy \"MatrixKeyBoard:inst\|Scanner:inst\|74161:inst\"" {  } { { "Scanner.bdf" "inst" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Scanner.bdf" { { 128 144 264 312 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MatrixKeyBoard:inst\|Scanner:inst\|74161:inst " "Info: Elaborated megafunction instantiation \"MatrixKeyBoard:inst\|Scanner:inst\|74161:inst\"" {  } { { "Scanner.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Scanner.bdf" { { 128 144 264 312 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 MatrixKeyBoard:inst\|Scanner:inst\|74161:inst\|f74161:sub " "Info: Elaborating entity \"f74161\" for hierarchy \"MatrixKeyBoard:inst\|Scanner:inst\|74161:inst\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "d:/altera/91sp2/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MatrixKeyBoard:inst\|Scanner:inst\|74161:inst\|f74161:sub MatrixKeyBoard:inst\|Scanner:inst\|74161:inst " "Info: Elaborated megafunction instantiation \"MatrixKeyBoard:inst\|Scanner:inst\|74161:inst\|f74161:sub\", which is child of megafunction instantiation \"MatrixKeyBoard:inst\|Scanner:inst\|74161:inst\"" {  } { { "74161.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "Scanner.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Scanner.bdf" { { 128 144 264 312 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyEncoder MatrixKeyBoard:inst\|KeyEncoder:inst1 " "Info: Elaborating entity \"KeyEncoder\" for hierarchy \"MatrixKeyBoard:inst\|KeyEncoder:inst1\"" {  } { { "MatrixKeyBoard.bdf" "inst1" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/MatrixKeyBoard.bdf" { { 144 408 584 240 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4to2Encoder MatrixKeyBoard:inst\|KeyEncoder:inst1\|4to2Encoder:inst " "Info: Elaborating entity \"4to2Encoder\" for hierarchy \"MatrixKeyBoard:inst\|KeyEncoder:inst1\|4to2Encoder:inst\"" {  } { { "KeyEncoder.bdf" "inst" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/KeyEncoder.bdf" { { 208 248 376 304 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CountDown CountDown:inst5 " "Info: Elaborating entity \"CountDown\" for hierarchy \"CountDown:inst5\"" {  } { { "Microwave.bdf" "inst5" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Microwave.bdf" { { 392 816 1024 552 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst14 " "Warning: Block or symbol \"AND2\" of instance \"inst14\" overlaps another block or symbol" {  } { { "CountDown.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/CountDown.bdf" { { 368 -40 24 416 "inst14" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CountDownTimer CountDown:inst5\|CountDownTimer:inst " "Info: Elaborating entity \"CountDownTimer\" for hierarchy \"CountDown:inst5\|CountDownTimer:inst\"" {  } { { "CountDown.bdf" "inst" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/CountDown.bdf" { { 88 336 528 216 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zero4bit CountDown:inst5\|CountDownTimer:inst\|Zero4bit:inst20 " "Info: Elaborating entity \"Zero4bit\" for hierarchy \"CountDown:inst5\|CountDownTimer:inst\|Zero4bit:inst20\"" {  } { { "CountDownTimer.bdf" "inst20" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/CountDownTimer.bdf" { { -216 440 504 -168 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant CountDown:inst5\|CountDownTimer:inst\|Zero4bit:inst20\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"CountDown:inst5\|CountDownTimer:inst\|Zero4bit:inst20\|lpm_constant:lpm_constant_component\"" {  } { { "Zero4bit.v" "lpm_constant_component" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Zero4bit.v" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CountDown:inst5\|CountDownTimer:inst\|Zero4bit:inst20\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"CountDown:inst5\|CountDownTimer:inst\|Zero4bit:inst20\|lpm_constant:lpm_constant_component\"" {  } { { "Zero4bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Zero4bit.v" 48 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CountDown:inst5\|CountDownTimer:inst\|Zero4bit:inst20\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"CountDown:inst5\|CountDownTimer:inst\|Zero4bit:inst20\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Info: Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info: Parameter \"lpm_width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Zero4bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Zero4bit.v" 48 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M10Countdown CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst37 " "Info: Elaborating entity \"M10Countdown\" for hierarchy \"CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst37\"" {  } { { "CountDownTimer.bdf" "inst37" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/CountDownTimer.bdf" { { 688 208 352 816 "inst37" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst37\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst37\|lpm_counter:lpm_counter_component\"" {  } { { "M10Countdown.v" "lpm_counter_component" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/M10Countdown.v" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst37\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst37\|lpm_counter:lpm_counter_component\"" {  } { { "M10Countdown.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/M10Countdown.v" 70 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst37\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst37\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Info: Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 10 " "Info: Parameter \"lpm_modulus\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info: Parameter \"lpm_width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "M10Countdown.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/M10Countdown.v" 70 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state. " "Warning: Assertion warning: Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state." {  } { { "db/cntr_ltk.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ltk.tdf" 124 2 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ltk.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_ltk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ltk " "Info: Found entity 1: cntr_ltk" {  } { { "db/cntr_ltk.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ltk.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ltk CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst37\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated " "Info: Elaborating entity \"cntr_ltk\" for hierarchy \"CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst37\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M6Countdown CountDown:inst5\|CountDownTimer:inst\|M6Countdown:inst43 " "Info: Elaborating entity \"M6Countdown\" for hierarchy \"CountDown:inst5\|CountDownTimer:inst\|M6Countdown:inst43\"" {  } { { "CountDownTimer.bdf" "inst43" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/CountDownTimer.bdf" { { 512 208 352 640 "inst43" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter CountDown:inst5\|CountDownTimer:inst\|M6Countdown:inst43\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"CountDown:inst5\|CountDownTimer:inst\|M6Countdown:inst43\|lpm_counter:lpm_counter_component\"" {  } { { "M6Countdown.v" "lpm_counter_component" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/M6Countdown.v" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CountDown:inst5\|CountDownTimer:inst\|M6Countdown:inst43\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"CountDown:inst5\|CountDownTimer:inst\|M6Countdown:inst43\|lpm_counter:lpm_counter_component\"" {  } { { "M6Countdown.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/M6Countdown.v" 70 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CountDown:inst5\|CountDownTimer:inst\|M6Countdown:inst43\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"CountDown:inst5\|CountDownTimer:inst\|M6Countdown:inst43\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Info: Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 6 " "Info: Parameter \"lpm_modulus\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info: Parameter \"lpm_width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "M6Countdown.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/M6Countdown.v" 70 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state. " "Warning: Assertion warning: Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state." {  } { { "db/cntr_ask.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ask.tdf" 124 2 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ask.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_ask.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ask " "Info: Found entity 1: cntr_ask" {  } { { "db/cntr_ask.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ask.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ask CountDown:inst5\|CountDownTimer:inst\|M6Countdown:inst43\|lpm_counter:lpm_counter_component\|cntr_ask:auto_generated " "Info: Elaborating entity \"cntr_ask\" for hierarchy \"CountDown:inst5\|CountDownTimer:inst\|M6Countdown:inst43\|lpm_counter:lpm_counter_component\|cntr_ask:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nine4bit CountDown:inst5\|CountDownTimer:inst\|Nine4bit:inst42 " "Info: Elaborating entity \"Nine4bit\" for hierarchy \"CountDown:inst5\|CountDownTimer:inst\|Nine4bit:inst42\"" {  } { { "CountDownTimer.bdf" "inst42" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/CountDownTimer.bdf" { { 704 -184 -120 752 "inst42" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant CountDown:inst5\|CountDownTimer:inst\|Nine4bit:inst42\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"CountDown:inst5\|CountDownTimer:inst\|Nine4bit:inst42\|lpm_constant:lpm_constant_component\"" {  } { { "Nine4bit.v" "lpm_constant_component" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Nine4bit.v" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CountDown:inst5\|CountDownTimer:inst\|Nine4bit:inst42\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"CountDown:inst5\|CountDownTimer:inst\|Nine4bit:inst42\|lpm_constant:lpm_constant_component\"" {  } { { "Nine4bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Nine4bit.v" 48 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CountDown:inst5\|CountDownTimer:inst\|Nine4bit:inst42\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"CountDown:inst5\|CountDownTimer:inst\|Nine4bit:inst42\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 9 " "Info: Parameter \"lpm_cvalue\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info: Parameter \"lpm_width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Nine4bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Nine4bit.v" 48 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Five4bit CountDown:inst5\|CountDownTimer:inst\|Five4bit:inst45 " "Info: Elaborating entity \"Five4bit\" for hierarchy \"CountDown:inst5\|CountDownTimer:inst\|Five4bit:inst45\"" {  } { { "CountDownTimer.bdf" "inst45" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/CountDownTimer.bdf" { { 400 -248 -184 448 "inst45" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant CountDown:inst5\|CountDownTimer:inst\|Five4bit:inst45\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"CountDown:inst5\|CountDownTimer:inst\|Five4bit:inst45\|lpm_constant:lpm_constant_component\"" {  } { { "Five4bit.v" "lpm_constant_component" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Five4bit.v" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CountDown:inst5\|CountDownTimer:inst\|Five4bit:inst45\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"CountDown:inst5\|CountDownTimer:inst\|Five4bit:inst45\|lpm_constant:lpm_constant_component\"" {  } { { "Five4bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Five4bit.v" 48 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CountDown:inst5\|CountDownTimer:inst\|Five4bit:inst45\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"CountDown:inst5\|CountDownTimer:inst\|Five4bit:inst45\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 5 " "Info: Parameter \"lpm_cvalue\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info: Parameter \"lpm_width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Five4bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Five4bit.v" 48 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "alessorequalb4bit.tdf 1 1 " "Warning: Using design file alessorequalb4bit.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALessOrEqualB4Bit " "Info: Found entity 1: ALessOrEqualB4Bit" {  } { { "alessorequalb4bit.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/alessorequalb4bit.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALessOrEqualB4Bit CountDown:inst5\|CountDownTimer:inst\|ALessOrEqualB4Bit:inst52 " "Info: Elaborating entity \"ALessOrEqualB4Bit\" for hierarchy \"CountDown:inst5\|CountDownTimer:inst\|ALessOrEqualB4Bit:inst52\"" {  } { { "CountDownTimer.bdf" "inst52" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/CountDownTimer.bdf" { { 744 944 1072 840 "inst52" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare CountDown:inst5\|CountDownTimer:inst\|ALessOrEqualB4Bit:inst52\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"CountDown:inst5\|CountDownTimer:inst\|ALessOrEqualB4Bit:inst52\|lpm_compare:lpm_compare_component\"" {  } { { "alessorequalb4bit.tdf" "lpm_compare_component" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/alessorequalb4bit.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CountDown:inst5\|CountDownTimer:inst\|ALessOrEqualB4Bit:inst52\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"CountDown:inst5\|CountDownTimer:inst\|ALessOrEqualB4Bit:inst52\|lpm_compare:lpm_compare_component\"" {  } { { "alessorequalb4bit.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/alessorequalb4bit.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CountDown:inst5\|CountDownTimer:inst\|ALessOrEqualB4Bit:inst52\|lpm_compare:lpm_compare_component " "Info: Instantiated megafunction \"CountDown:inst5\|CountDownTimer:inst\|ALessOrEqualB4Bit:inst52\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COMPARE " "Info: Parameter \"LPM_TYPE\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "alessorequalb4bit.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/alessorequalb4bit.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1vg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_1vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1vg " "Info: Found entity 1: cmpr_1vg" {  } { { "db/cmpr_1vg.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cmpr_1vg.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1vg CountDown:inst5\|CountDownTimer:inst\|ALessOrEqualB4Bit:inst52\|lpm_compare:lpm_compare_component\|cmpr_1vg:auto_generated " "Info: Elaborating entity \"cmpr_1vg\" for hierarchy \"CountDown:inst5\|CountDownTimer:inst\|ALessOrEqualB4Bit:inst52\|lpm_compare:lpm_compare_component\|cmpr_1vg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Three4bit CountDown:inst5\|CountDownTimer:inst\|Three4bit:inst26 " "Info: Elaborating entity \"Three4bit\" for hierarchy \"CountDown:inst5\|CountDownTimer:inst\|Three4bit:inst26\"" {  } { { "CountDownTimer.bdf" "inst26" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/CountDownTimer.bdf" { { 824 816 880 872 "inst26" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant CountDown:inst5\|CountDownTimer:inst\|Three4bit:inst26\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"CountDown:inst5\|CountDownTimer:inst\|Three4bit:inst26\|lpm_constant:lpm_constant_component\"" {  } { { "Three4bit.v" "lpm_constant_component" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Three4bit.v" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CountDown:inst5\|CountDownTimer:inst\|Three4bit:inst26\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"CountDown:inst5\|CountDownTimer:inst\|Three4bit:inst26\|lpm_constant:lpm_constant_component\"" {  } { { "Three4bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Three4bit.v" 48 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CountDown:inst5\|CountDownTimer:inst\|Three4bit:inst26\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"CountDown:inst5\|CountDownTimer:inst\|Three4bit:inst26\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 3 " "Info: Parameter \"lpm_cvalue\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info: Parameter \"lpm_width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Three4bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Three4bit.v" 48 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CountDownControl CountDown:inst5\|CountDownControl:inst13 " "Info: Elaborating entity \"CountDownControl\" for hierarchy \"CountDown:inst5\|CountDownControl:inst13\"" {  } { { "CountDown.bdf" "inst13" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/CountDown.bdf" { { 304 32 200 432 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ten4bit CountDown:inst5\|CountDownControl:inst13\|Ten4bit:inst7 " "Info: Elaborating entity \"Ten4bit\" for hierarchy \"CountDown:inst5\|CountDownControl:inst13\|Ten4bit:inst7\"" {  } { { "CountDownControl.bdf" "inst7" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/CountDownControl.bdf" { { 0 -168 -104 48 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant CountDown:inst5\|CountDownControl:inst13\|Ten4bit:inst7\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"CountDown:inst5\|CountDownControl:inst13\|Ten4bit:inst7\|lpm_constant:lpm_constant_component\"" {  } { { "Ten4bit.v" "lpm_constant_component" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Ten4bit.v" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CountDown:inst5\|CountDownControl:inst13\|Ten4bit:inst7\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"CountDown:inst5\|CountDownControl:inst13\|Ten4bit:inst7\|lpm_constant:lpm_constant_component\"" {  } { { "Ten4bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Ten4bit.v" 48 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CountDown:inst5\|CountDownControl:inst13\|Ten4bit:inst7\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"CountDown:inst5\|CountDownControl:inst13\|Ten4bit:inst7\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 10 " "Info: Parameter \"lpm_cvalue\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info: Parameter \"lpm_width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Ten4bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Ten4bit.v" 48 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Equal3bit CountDown:inst5\|CountDownControl:inst13\|Equal3bit:inst4 " "Info: Elaborating entity \"Equal3bit\" for hierarchy \"CountDown:inst5\|CountDownControl:inst13\|Equal3bit:inst4\"" {  } { { "CountDownControl.bdf" "inst4" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/CountDownControl.bdf" { { 40 -40 88 136 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare CountDown:inst5\|CountDownControl:inst13\|Equal3bit:inst4\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"CountDown:inst5\|CountDownControl:inst13\|Equal3bit:inst4\|lpm_compare:lpm_compare_component\"" {  } { { "Equal3bit.v" "lpm_compare_component" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Equal3bit.v" 62 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CountDown:inst5\|CountDownControl:inst13\|Equal3bit:inst4\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"CountDown:inst5\|CountDownControl:inst13\|Equal3bit:inst4\|lpm_compare:lpm_compare_component\"" {  } { { "Equal3bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Equal3bit.v" 62 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CountDown:inst5\|CountDownControl:inst13\|Equal3bit:inst4\|lpm_compare:lpm_compare_component " "Info: Instantiated megafunction \"CountDown:inst5\|CountDownControl:inst13\|Equal3bit:inst4\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Info: Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Info: Parameter \"lpm_width\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Equal3bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Equal3bit.v" 62 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hkg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_hkg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hkg " "Info: Found entity 1: cmpr_hkg" {  } { { "db/cmpr_hkg.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cmpr_hkg.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hkg CountDown:inst5\|CountDownControl:inst13\|Equal3bit:inst4\|lpm_compare:lpm_compare_component\|cmpr_hkg:auto_generated " "Info: Elaborating entity \"cmpr_hkg\" for hierarchy \"CountDown:inst5\|CountDownControl:inst13\|Equal3bit:inst4\|lpm_compare:lpm_compare_component\|cmpr_hkg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Four3bit CountDown:inst5\|CountDownControl:inst13\|Four3bit:inst6 " "Info: Elaborating entity \"Four3bit\" for hierarchy \"CountDown:inst5\|CountDownControl:inst13\|Four3bit:inst6\"" {  } { { "CountDownControl.bdf" "inst6" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/CountDownControl.bdf" { { 112 -168 -104 160 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant CountDown:inst5\|CountDownControl:inst13\|Four3bit:inst6\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"CountDown:inst5\|CountDownControl:inst13\|Four3bit:inst6\|lpm_constant:lpm_constant_component\"" {  } { { "Four3bit.v" "lpm_constant_component" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Four3bit.v" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CountDown:inst5\|CountDownControl:inst13\|Four3bit:inst6\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"CountDown:inst5\|CountDownControl:inst13\|Four3bit:inst6\|lpm_constant:lpm_constant_component\"" {  } { { "Four3bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Four3bit.v" 48 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CountDown:inst5\|CountDownControl:inst13\|Four3bit:inst6\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"CountDown:inst5\|CountDownControl:inst13\|Four3bit:inst6\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 4 " "Info: Parameter \"lpm_cvalue\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Info: Parameter \"lpm_width\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Four3bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Four3bit.v" 48 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M25Counter M25Counter:inst3 " "Info: Elaborating entity \"M25Counter\" for hierarchy \"M25Counter:inst3\"" {  } { { "Microwave.bdf" "inst3" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Microwave.bdf" { { 352 288 400 448 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 M25Counter:inst3\|74161:inst " "Info: Elaborating entity \"74161\" for hierarchy \"M25Counter:inst3\|74161:inst\"" {  } { { "M25Counter.bdf" "inst" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/M25Counter.bdf" { { 104 248 368 288 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "M25Counter:inst3\|74161:inst " "Info: Elaborated megafunction instantiation \"M25Counter:inst3\|74161:inst\"" {  } { { "M25Counter.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/M25Counter.bdf" { { 104 248 368 288 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 M25Counter:inst3\|74161:inst1 " "Info: Elaborating entity \"74161\" for hierarchy \"M25Counter:inst3\|74161:inst1\"" {  } { { "M25Counter.bdf" "inst1" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/M25Counter.bdf" { { 104 568 688 288 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "M25Counter:inst3\|74161:inst1 " "Info: Elaborated megafunction instantiation \"M25Counter:inst3\|74161:inst1\"" {  } { { "M25Counter.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/M25Counter.bdf" { { 104 568 688 288 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainStatusMachine MainStatusMachine:inst1 " "Info: Elaborating entity \"MainStatusMachine\" for hierarchy \"MainStatusMachine:inst1\"" {  } { { "Microwave.bdf" "inst1" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Microwave.bdf" { { 160 512 704 288 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 MainStatusMachine:inst1\|74161:inst " "Info: Elaborating entity \"74161\" for hierarchy \"MainStatusMachine:inst1\|74161:inst\"" {  } { { "MainStatusMachine.bdf" "inst" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/MainStatusMachine.bdf" { { 136 480 600 320 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MainStatusMachine:inst1\|74161:inst " "Info: Elaborated megafunction instantiation \"MainStatusMachine:inst1\|74161:inst\"" {  } { { "MainStatusMachine.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/MainStatusMachine.bdf" { { 136 480 600 320 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainStatusJudge MainStatusMachine:inst1\|MainStatusJudge:inst2 " "Info: Elaborating entity \"MainStatusJudge\" for hierarchy \"MainStatusMachine:inst1\|MainStatusJudge:inst2\"" {  } { { "MainStatusMachine.bdf" "inst2" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/MainStatusMachine.bdf" { { 328 680 848 424 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74154 MainStatusMachine:inst1\|MainStatusJudge:inst2\|74154:inst " "Info: Elaborating entity \"74154\" for hierarchy \"MainStatusMachine:inst1\|MainStatusJudge:inst2\|74154:inst\"" {  } { { "MainStatusJudge.bdf" "inst" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/MainStatusJudge.bdf" { { 48 320 440 336 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MainStatusMachine:inst1\|MainStatusJudge:inst2\|74154:inst " "Info: Elaborated megafunction instantiation \"MainStatusMachine:inst1\|MainStatusJudge:inst2\|74154:inst\"" {  } { { "MainStatusJudge.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/MainStatusJudge.bdf" { { 48 320 440 336 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimeStatus TimeStatus:inst4 " "Info: Elaborating entity \"TimeStatus\" for hierarchy \"TimeStatus:inst4\"" {  } { { "Microwave.bdf" "inst4" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Microwave.bdf" { { 0 808 1024 160 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimeValueLimit TimeStatus:inst4\|TimeValueLimit:inst19 " "Info: Elaborating entity \"TimeValueLimit\" for hierarchy \"TimeStatus:inst4\|TimeValueLimit:inst19\"" {  } { { "TimeStatus.bdf" "inst19" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/TimeStatus.bdf" { { -576 24 216 -480 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALessOrEqualB16bit TimeStatus:inst4\|TimeValueLimit:inst19\|ALessOrEqualB16bit:inst5 " "Info: Elaborating entity \"ALessOrEqualB16bit\" for hierarchy \"TimeStatus:inst4\|TimeValueLimit:inst19\|ALessOrEqualB16bit:inst5\"" {  } { { "TimeValueLimit.bdf" "inst5" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/TimeValueLimit.bdf" { { 208 288 416 304 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare TimeStatus:inst4\|TimeValueLimit:inst19\|ALessOrEqualB16bit:inst5\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"TimeStatus:inst4\|TimeValueLimit:inst19\|ALessOrEqualB16bit:inst5\|lpm_compare:lpm_compare_component\"" {  } { { "ALessOrEqualB16bit.v" "lpm_compare_component" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/ALessOrEqualB16bit.v" 62 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "TimeStatus:inst4\|TimeValueLimit:inst19\|ALessOrEqualB16bit:inst5\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"TimeStatus:inst4\|TimeValueLimit:inst19\|ALessOrEqualB16bit:inst5\|lpm_compare:lpm_compare_component\"" {  } { { "ALessOrEqualB16bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/ALessOrEqualB16bit.v" 62 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TimeStatus:inst4\|TimeValueLimit:inst19\|ALessOrEqualB16bit:inst5\|lpm_compare:lpm_compare_component " "Info: Instantiated megafunction \"TimeStatus:inst4\|TimeValueLimit:inst19\|ALessOrEqualB16bit:inst5\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Info: Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ALessOrEqualB16bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/ALessOrEqualB16bit.v" 62 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hpg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_hpg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hpg " "Info: Found entity 1: cmpr_hpg" {  } { { "db/cmpr_hpg.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cmpr_hpg.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hpg TimeStatus:inst4\|TimeValueLimit:inst19\|ALessOrEqualB16bit:inst5\|lpm_compare:lpm_compare_component\|cmpr_hpg:auto_generated " "Info: Elaborating entity \"cmpr_hpg\" for hierarchy \"TimeStatus:inst4\|TimeValueLimit:inst19\|ALessOrEqualB16bit:inst5\|lpm_compare:lpm_compare_component\|cmpr_hpg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2Ch16Bits TimeStatus:inst4\|TimeValueLimit:inst19\|MUX2Ch16Bits:inst4 " "Info: Elaborating entity \"MUX2Ch16Bits\" for hierarchy \"TimeStatus:inst4\|TimeValueLimit:inst19\|MUX2Ch16Bits:inst4\"" {  } { { "TimeValueLimit.bdf" "inst4" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/TimeValueLimit.bdf" { { 80 368 520 160 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux TimeStatus:inst4\|TimeValueLimit:inst19\|MUX2Ch16Bits:inst4\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"TimeStatus:inst4\|TimeValueLimit:inst19\|MUX2Ch16Bits:inst4\|lpm_mux:lpm_mux_component\"" {  } { { "MUX2Ch16Bits.v" "lpm_mux_component" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/MUX2Ch16Bits.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "TimeStatus:inst4\|TimeValueLimit:inst19\|MUX2Ch16Bits:inst4\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"TimeStatus:inst4\|TimeValueLimit:inst19\|MUX2Ch16Bits:inst4\|lpm_mux:lpm_mux_component\"" {  } { { "MUX2Ch16Bits.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/MUX2Ch16Bits.v" 68 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TimeStatus:inst4\|TimeValueLimit:inst19\|MUX2Ch16Bits:inst4\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"TimeStatus:inst4\|TimeValueLimit:inst19\|MUX2Ch16Bits:inst4\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Info: Parameter \"lpm_size\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Info: Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Info: Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "MUX2Ch16Bits.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/MUX2Ch16Bits.v" 68 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_krc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_krc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_krc " "Info: Found entity 1: mux_krc" {  } { { "db/mux_krc.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/mux_krc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_krc TimeStatus:inst4\|TimeValueLimit:inst19\|MUX2Ch16Bits:inst4\|lpm_mux:lpm_mux_component\|mux_krc:auto_generated " "Info: Elaborating entity \"mux_krc\" for hierarchy \"TimeStatus:inst4\|TimeValueLimit:inst19\|MUX2Ch16Bits:inst4\|lpm_mux:lpm_mux_component\|mux_krc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4bitDff TimeStatus:inst4\|4bitDff:inst4 " "Info: Elaborating entity \"4bitDff\" for hierarchy \"TimeStatus:inst4\|4bitDff:inst4\"" {  } { { "TimeStatus.bdf" "inst4" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/TimeStatus.bdf" { { -368 736 880 -272 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimeDENControl TimeStatus:inst4\|TimeDENControl:inst17 " "Info: Elaborating entity \"TimeDENControl\" for hierarchy \"TimeStatus:inst4\|TimeDENControl:inst17\"" {  } { { "TimeStatus.bdf" "inst17" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/TimeStatus.bdf" { { 544 248 448 640 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IsDigit TimeStatus:inst4\|TimeDENControl:inst17\|IsDigit:inst15 " "Info: Elaborating entity \"IsDigit\" for hierarchy \"TimeStatus:inst4\|TimeDENControl:inst17\|IsDigit:inst15\"" {  } { { "TimeDENControl.bdf" "inst15" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/TimeDENControl.bdf" { { 728 453 581 824 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare TimeStatus:inst4\|TimeDENControl:inst17\|IsDigit:inst15\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"TimeStatus:inst4\|TimeDENControl:inst17\|IsDigit:inst15\|lpm_compare:lpm_compare_component\"" {  } { { "IsDigit.v" "lpm_compare_component" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/IsDigit.v" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "TimeStatus:inst4\|TimeDENControl:inst17\|IsDigit:inst15\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"TimeStatus:inst4\|TimeDENControl:inst17\|IsDigit:inst15\|lpm_compare:lpm_compare_component\"" {  } { { "IsDigit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/IsDigit.v" 61 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TimeStatus:inst4\|TimeDENControl:inst17\|IsDigit:inst15\|lpm_compare:lpm_compare_component " "Info: Instantiated megafunction \"TimeStatus:inst4\|TimeDENControl:inst17\|IsDigit:inst15\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Info: Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info: Parameter \"lpm_width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "IsDigit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/IsDigit.v" 61 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0bj.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_0bj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0bj " "Info: Found entity 1: cmpr_0bj" {  } { { "db/cmpr_0bj.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cmpr_0bj.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0bj TimeStatus:inst4\|TimeDENControl:inst17\|IsDigit:inst15\|lpm_compare:lpm_compare_component\|cmpr_0bj:auto_generated " "Info: Elaborating entity \"cmpr_0bj\" for hierarchy \"TimeStatus:inst4\|TimeDENControl:inst17\|IsDigit:inst15\|lpm_compare:lpm_compare_component\|cmpr_0bj:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lowerthansix4bit.tdf 1 1 " "Warning: Using design file lowerthansix4bit.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LowerThanSix4bit " "Info: Found entity 1: LowerThanSix4bit" {  } { { "lowerthansix4bit.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/lowerthansix4bit.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LowerThanSix4bit TimeStatus:inst4\|TimeDENControl:inst17\|LowerThanSix4bit:inst1 " "Info: Elaborating entity \"LowerThanSix4bit\" for hierarchy \"TimeStatus:inst4\|TimeDENControl:inst17\|LowerThanSix4bit:inst1\"" {  } { { "TimeDENControl.bdf" "inst1" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/TimeDENControl.bdf" { { 840 456 584 952 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare TimeStatus:inst4\|TimeDENControl:inst17\|LowerThanSix4bit:inst1\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"TimeStatus:inst4\|TimeDENControl:inst17\|LowerThanSix4bit:inst1\|lpm_compare:lpm_compare_component\"" {  } { { "lowerthansix4bit.tdf" "lpm_compare_component" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/lowerthansix4bit.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "TimeStatus:inst4\|TimeDENControl:inst17\|LowerThanSix4bit:inst1\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"TimeStatus:inst4\|TimeDENControl:inst17\|LowerThanSix4bit:inst1\|lpm_compare:lpm_compare_component\"" {  } { { "lowerthansix4bit.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/lowerthansix4bit.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TimeStatus:inst4\|TimeDENControl:inst17\|LowerThanSix4bit:inst1\|lpm_compare:lpm_compare_component " "Info: Instantiated megafunction \"TimeStatus:inst4\|TimeDENControl:inst17\|LowerThanSix4bit:inst1\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COMPARE " "Info: Parameter \"LPM_TYPE\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=YES " "Info: Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lowerthansix4bit.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/lowerthansix4bit.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_s2k.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_s2k.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_s2k " "Info: Found entity 1: cmpr_s2k" {  } { { "db/cmpr_s2k.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cmpr_s2k.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_s2k TimeStatus:inst4\|TimeDENControl:inst17\|LowerThanSix4bit:inst1\|lpm_compare:lpm_compare_component\|cmpr_s2k:auto_generated " "Info: Elaborating entity \"cmpr_s2k\" for hierarchy \"TimeStatus:inst4\|TimeDENControl:inst17\|LowerThanSix4bit:inst1\|lpm_compare:lpm_compare_component\|cmpr_s2k:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 TimeStatus:inst4\|74161:inst " "Info: Elaborating entity \"74161\" for hierarchy \"TimeStatus:inst4\|74161:inst\"" {  } { { "TimeStatus.bdf" "inst" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/TimeStatus.bdf" { { 208 512 632 392 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "TimeStatus:inst4\|74161:inst " "Info: Elaborated megafunction instantiation \"TimeStatus:inst4\|74161:inst\"" {  } { { "TimeStatus.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/TimeStatus.bdf" { { 208 512 632 392 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimeStatusControl TimeStatus:inst4\|TimeStatusControl:inst10 " "Info: Elaborating entity \"TimeStatusControl\" for hierarchy \"TimeStatus:inst4\|TimeStatusControl:inst10\"" {  } { { "TimeStatus.bdf" "inst10" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/TimeStatus.bdf" { { 448 248 408 544 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4Ch4Bit TimeStatus:inst4\|mux4Ch4Bit:inst8 " "Info: Elaborating entity \"mux4Ch4Bit\" for hierarchy \"TimeStatus:inst4\|mux4Ch4Bit:inst8\"" {  } { { "TimeStatus.bdf" "inst8" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/TimeStatus.bdf" { { -488 464 600 -376 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux TimeStatus:inst4\|mux4Ch4Bit:inst8\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"TimeStatus:inst4\|mux4Ch4Bit:inst8\|lpm_mux:lpm_mux_component\"" {  } { { "mux4Ch4Bit.v" "lpm_mux_component" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/mux4Ch4Bit.v" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "TimeStatus:inst4\|mux4Ch4Bit:inst8\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"TimeStatus:inst4\|mux4Ch4Bit:inst8\|lpm_mux:lpm_mux_component\"" {  } { { "mux4Ch4Bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/mux4Ch4Bit.v" 72 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TimeStatus:inst4\|mux4Ch4Bit:inst8\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"TimeStatus:inst4\|mux4Ch4Bit:inst8\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 4 " "Info: Parameter \"lpm_size\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Info: Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info: Parameter \"lpm_width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 2 " "Info: Parameter \"lpm_widths\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mux4Ch4Bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/mux4Ch4Bit.v" 72 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4qc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_4qc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4qc " "Info: Found entity 1: mux_4qc" {  } { { "db/mux_4qc.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/mux_4qc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4qc TimeStatus:inst4\|mux4Ch4Bit:inst8\|lpm_mux:lpm_mux_component\|mux_4qc:auto_generated " "Info: Elaborating entity \"mux_4qc\" for hierarchy \"TimeStatus:inst4\|mux4Ch4Bit:inst8\|lpm_mux:lpm_mux_component\|mux_4qc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimeSourceSelector TimeStatus:inst4\|TimeSourceSelector:inst18 " "Info: Elaborating entity \"TimeSourceSelector\" for hierarchy \"TimeStatus:inst4\|TimeSourceSelector:inst18\"" {  } { { "TimeStatus.bdf" "inst18" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/TimeStatus.bdf" { { 120 -48 128 248 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PrefabStatus PrefabStatus:inst16 " "Info: Elaborating entity \"PrefabStatus\" for hierarchy \"PrefabStatus:inst16\"" {  } { { "Microwave.bdf" "inst16" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Microwave.bdf" { { -144 328 576 16 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst8 " "Warning: Primitive \"NOT\" of instance \"inst8\" not used" {  } { { "PrefabStatus.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/PrefabStatus.bdf" { { 64 128 176 96 "inst8" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PrefabStatusControl PrefabStatus:inst16\|PrefabStatusControl:inst5 " "Info: Elaborating entity \"PrefabStatusControl\" for hierarchy \"PrefabStatus:inst16\|PrefabStatusControl:inst5\"" {  } { { "PrefabStatus.bdf" "inst5" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/PrefabStatus.bdf" { { 272 8 256 432 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 PrefabStatus:inst16\|PrefabStatusControl:inst5\|74161:inst6 " "Info: Elaborating entity \"74161\" for hierarchy \"PrefabStatus:inst16\|PrefabStatusControl:inst5\|74161:inst6\"" {  } { { "PrefabStatusControl.bdf" "inst6" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/PrefabStatusControl.bdf" { { -24 368 488 160 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PrefabStatus:inst16\|PrefabStatusControl:inst5\|74161:inst6 " "Info: Elaborated megafunction instantiation \"PrefabStatus:inst16\|PrefabStatusControl:inst5\|74161:inst6\"" {  } { { "PrefabStatusControl.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/PrefabStatusControl.bdf" { { -24 368 488 160 "inst6" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PrefabStatusJudge PrefabStatus:inst16\|PrefabStatusControl:inst5\|PrefabStatusJudge:inst4 " "Info: Elaborating entity \"PrefabStatusJudge\" for hierarchy \"PrefabStatus:inst16\|PrefabStatusControl:inst5\|PrefabStatusJudge:inst4\"" {  } { { "PrefabStatusControl.bdf" "inst4" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/PrefabStatusControl.bdf" { { 192 328 520 288 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PrefabRAM_EN PrefabStatus:inst16\|PrefabStatusControl:inst5\|PrefabRAM_EN:inst " "Info: Elaborating entity \"PrefabRAM_EN\" for hierarchy \"PrefabStatus:inst16\|PrefabStatusControl:inst5\|PrefabRAM_EN:inst\"" {  } { { "PrefabStatusControl.bdf" "inst" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/PrefabStatusControl.bdf" { { 392 288 536 488 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Two3bit PrefabStatus:inst16\|PrefabStatusControl:inst5\|PrefabRAM_EN:inst\|Two3bit:inst2 " "Info: Elaborating entity \"Two3bit\" for hierarchy \"PrefabStatus:inst16\|PrefabStatusControl:inst5\|PrefabRAM_EN:inst\|Two3bit:inst2\"" {  } { { "PrefabRAM_EN.bdf" "inst2" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/PrefabRAM_EN.bdf" { { 112 216 280 160 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant PrefabStatus:inst16\|PrefabStatusControl:inst5\|PrefabRAM_EN:inst\|Two3bit:inst2\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"PrefabStatus:inst16\|PrefabStatusControl:inst5\|PrefabRAM_EN:inst\|Two3bit:inst2\|lpm_constant:lpm_constant_component\"" {  } { { "Two3bit.v" "lpm_constant_component" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Two3bit.v" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PrefabStatus:inst16\|PrefabStatusControl:inst5\|PrefabRAM_EN:inst\|Two3bit:inst2\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"PrefabStatus:inst16\|PrefabStatusControl:inst5\|PrefabRAM_EN:inst\|Two3bit:inst2\|lpm_constant:lpm_constant_component\"" {  } { { "Two3bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Two3bit.v" 48 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PrefabStatus:inst16\|PrefabStatusControl:inst5\|PrefabRAM_EN:inst\|Two3bit:inst2\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"PrefabStatus:inst16\|PrefabStatusControl:inst5\|PrefabRAM_EN:inst\|Two3bit:inst2\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 2 " "Info: Parameter \"lpm_cvalue\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Info: Parameter \"lpm_width\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Two3bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Two3bit.v" 48 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM10w8bit PrefabStatus:inst16\|RAM10w8bit:inst " "Info: Elaborating entity \"RAM10w8bit\" for hierarchy \"PrefabStatus:inst16\|RAM10w8bit:inst\"" {  } { { "PrefabStatus.bdf" "inst" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/PrefabStatus.bdf" { { -40 408 568 88 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PrefabStatus:inst16\|RAM10w8bit:inst\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"PrefabStatus:inst16\|RAM10w8bit:inst\|altsyncram:altsyncram_component\"" {  } { { "RAM10w8bit.v" "altsyncram_component" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/RAM10w8bit.v" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PrefabStatus:inst16\|RAM10w8bit:inst\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"PrefabStatus:inst16\|RAM10w8bit:inst\|altsyncram:altsyncram_component\"" {  } { { "RAM10w8bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/RAM10w8bit.v" 88 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PrefabStatus:inst16\|RAM10w8bit:inst\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"PrefabStatus:inst16\|RAM10w8bit:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Info: Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Info: Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file PrefabFire.mif " "Info: Parameter \"init_file\" = \"PrefabFire.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10 " "Info: Parameter \"numwords_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Info: Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Info: Parameter \"widthad_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "RAM10w8bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/RAM10w8bit.v" 88 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qii1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_qii1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qii1 " "Info: Found entity 1: altsyncram_qii1" {  } { { "db/altsyncram_qii1.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/altsyncram_qii1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qii1 PrefabStatus:inst16\|RAM10w8bit:inst\|altsyncram:altsyncram_component\|altsyncram_qii1:auto_generated " "Info: Elaborating entity \"altsyncram_qii1\" for hierarchy \"PrefabStatus:inst16\|RAM10w8bit:inst\|altsyncram:altsyncram_component\|altsyncram_qii1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4bitDffC PrefabStatus:inst16\|4bitDffC:inst10 " "Info: Elaborating entity \"4bitDffC\" for hierarchy \"PrefabStatus:inst16\|4bitDffC:inst10\"" {  } { { "PrefabStatus.bdf" "inst10" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/PrefabStatus.bdf" { { 128 440 584 256 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM10w16bit PrefabStatus:inst16\|RAM10w16bit:inst2 " "Info: Elaborating entity \"RAM10w16bit\" for hierarchy \"PrefabStatus:inst16\|RAM10w16bit:inst2\"" {  } { { "PrefabStatus.bdf" "inst2" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/PrefabStatus.bdf" { { -184 408 568 -56 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PrefabStatus:inst16\|RAM10w16bit:inst2\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"PrefabStatus:inst16\|RAM10w16bit:inst2\|altsyncram:altsyncram_component\"" {  } { { "RAM10w16bit.v" "altsyncram_component" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/RAM10w16bit.v" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PrefabStatus:inst16\|RAM10w16bit:inst2\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"PrefabStatus:inst16\|RAM10w16bit:inst2\|altsyncram:altsyncram_component\"" {  } { { "RAM10w16bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/RAM10w16bit.v" 88 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PrefabStatus:inst16\|RAM10w16bit:inst2\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"PrefabStatus:inst16\|RAM10w16bit:inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Info: Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Info: Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file PrefabTime.mif " "Info: Parameter \"init_file\" = \"PrefabTime.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10 " "Info: Parameter \"numwords_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Info: Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Info: Parameter \"widthad_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "RAM10w16bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/RAM10w16bit.v" 88 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iki1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_iki1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iki1 " "Info: Found entity 1: altsyncram_iki1" {  } { { "db/altsyncram_iki1.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/altsyncram_iki1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iki1 PrefabStatus:inst16\|RAM10w16bit:inst2\|altsyncram:altsyncram_component\|altsyncram_iki1:auto_generated " "Info: Elaborating entity \"altsyncram_iki1\" for hierarchy \"PrefabStatus:inst16\|RAM10w16bit:inst2\|altsyncram:altsyncram_component\|altsyncram_iki1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FireStatus FireStatus:inst2 " "Info: Elaborating entity \"FireStatus\" for hierarchy \"FireStatus:inst2\"" {  } { { "Microwave.bdf" "inst2" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Microwave.bdf" { { -160 808 1032 0 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "VCC inst6 " "Warning: Block or symbol \"VCC\" of instance \"inst6\" overlaps another block or symbol" {  } { { "FireStatus.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/FireStatus.bdf" { { 96 280 296 128 "inst6" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FireValueLimit FireStatus:inst2\|FireValueLimit:inst11 " "Info: Elaborating entity \"FireValueLimit\" for hierarchy \"FireStatus:inst2\|FireValueLimit:inst11\"" {  } { { "FireStatus.bdf" "inst11" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/FireStatus.bdf" { { -376 -56 120 -280 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALessOrEqualB4Bit FireStatus:inst2\|FireValueLimit:inst11\|ALessOrEqualB4Bit:inst6 " "Info: Elaborating entity \"ALessOrEqualB4Bit\" for hierarchy \"FireStatus:inst2\|FireValueLimit:inst11\|ALessOrEqualB4Bit:inst6\"" {  } { { "FireValueLimit.bdf" "inst6" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/FireValueLimit.bdf" { { 144 312 440 240 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "One4bit FireStatus:inst2\|FireValueLimit:inst11\|One4bit:inst4 " "Info: Elaborating entity \"One4bit\" for hierarchy \"FireStatus:inst2\|FireValueLimit:inst11\|One4bit:inst4\"" {  } { { "FireValueLimit.bdf" "inst4" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/FireValueLimit.bdf" { { 224 160 224 272 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant FireStatus:inst2\|FireValueLimit:inst11\|One4bit:inst4\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"FireStatus:inst2\|FireValueLimit:inst11\|One4bit:inst4\|lpm_constant:lpm_constant_component\"" {  } { { "One4bit.v" "lpm_constant_component" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/One4bit.v" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "FireStatus:inst2\|FireValueLimit:inst11\|One4bit:inst4\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"FireStatus:inst2\|FireValueLimit:inst11\|One4bit:inst4\|lpm_constant:lpm_constant_component\"" {  } { { "One4bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/One4bit.v" 48 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FireStatus:inst2\|FireValueLimit:inst11\|One4bit:inst4\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"FireStatus:inst2\|FireValueLimit:inst11\|One4bit:inst4\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1 " "Info: Parameter \"lpm_cvalue\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info: Parameter \"lpm_width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "One4bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/One4bit.v" 48 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALessThanB4bit FireStatus:inst2\|FireValueLimit:inst11\|ALessThanB4bit:inst1 " "Info: Elaborating entity \"ALessThanB4bit\" for hierarchy \"FireStatus:inst2\|FireValueLimit:inst11\|ALessThanB4bit:inst1\"" {  } { { "FireValueLimit.bdf" "inst1" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/FireValueLimit.bdf" { { 272 312 440 368 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare FireStatus:inst2\|FireValueLimit:inst11\|ALessThanB4bit:inst1\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"FireStatus:inst2\|FireValueLimit:inst11\|ALessThanB4bit:inst1\|lpm_compare:lpm_compare_component\"" {  } { { "ALessThanB4bit.v" "lpm_compare_component" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/ALessThanB4bit.v" 62 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "FireStatus:inst2\|FireValueLimit:inst11\|ALessThanB4bit:inst1\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"FireStatus:inst2\|FireValueLimit:inst11\|ALessThanB4bit:inst1\|lpm_compare:lpm_compare_component\"" {  } { { "ALessThanB4bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/ALessThanB4bit.v" 62 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FireStatus:inst2\|FireValueLimit:inst11\|ALessThanB4bit:inst1\|lpm_compare:lpm_compare_component " "Info: Instantiated megafunction \"FireStatus:inst2\|FireValueLimit:inst11\|ALessThanB4bit:inst1\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Info: Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info: Parameter \"lpm_width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ALessThanB4bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/ALessThanB4bit.v" 62 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pkg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_pkg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pkg " "Info: Found entity 1: cmpr_pkg" {  } { { "db/cmpr_pkg.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cmpr_pkg.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_pkg FireStatus:inst2\|FireValueLimit:inst11\|ALessThanB4bit:inst1\|lpm_compare:lpm_compare_component\|cmpr_pkg:auto_generated " "Info: Elaborating entity \"cmpr_pkg\" for hierarchy \"FireStatus:inst2\|FireValueLimit:inst11\|ALessThanB4bit:inst1\|lpm_compare:lpm_compare_component\|cmpr_pkg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mux2ch8bit.tdf 1 1 " "Warning: Using design file mux2ch8bit.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2CH8Bit " "Info: Found entity 1: MUX2CH8Bit" {  } { { "mux2ch8bit.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/mux2ch8bit.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2CH8Bit FireStatus:inst2\|FireValueLimit:inst11\|MUX2CH8Bit:inst5 " "Info: Elaborating entity \"MUX2CH8Bit\" for hierarchy \"FireStatus:inst2\|FireValueLimit:inst11\|MUX2CH8Bit:inst5\"" {  } { { "FireValueLimit.bdf" "inst5" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/FireValueLimit.bdf" { { 32 560 696 112 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux FireStatus:inst2\|FireValueLimit:inst11\|MUX2CH8Bit:inst5\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"FireStatus:inst2\|FireValueLimit:inst11\|MUX2CH8Bit:inst5\|lpm_mux:lpm_mux_component\"" {  } { { "mux2ch8bit.tdf" "lpm_mux_component" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/mux2ch8bit.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "FireStatus:inst2\|FireValueLimit:inst11\|MUX2CH8Bit:inst5\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"FireStatus:inst2\|FireValueLimit:inst11\|MUX2CH8Bit:inst5\|lpm_mux:lpm_mux_component\"" {  } { { "mux2ch8bit.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/mux2ch8bit.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FireStatus:inst2\|FireValueLimit:inst11\|MUX2CH8Bit:inst5\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"FireStatus:inst2\|FireValueLimit:inst11\|MUX2CH8Bit:inst5\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mux2ch8bit.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/mux2ch8bit.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5qc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_5qc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5qc " "Info: Found entity 1: mux_5qc" {  } { { "db/mux_5qc.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/mux_5qc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5qc FireStatus:inst2\|FireValueLimit:inst11\|MUX2CH8Bit:inst5\|lpm_mux:lpm_mux_component\|mux_5qc:auto_generated " "Info: Elaborating entity \"mux_5qc\" for hierarchy \"FireStatus:inst2\|FireValueLimit:inst11\|MUX2CH8Bit:inst5\|lpm_mux:lpm_mux_component\|mux_5qc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FireDENControl FireStatus:inst2\|FireDENControl:inst " "Info: Elaborating entity \"FireDENControl\" for hierarchy \"FireStatus:inst2\|FireDENControl:inst\"" {  } { { "FireStatus.bdf" "inst" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/FireStatus.bdf" { { 504 80 280 600 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 FireStatus:inst2\|74161:inst7 " "Info: Elaborating entity \"74161\" for hierarchy \"FireStatus:inst2\|74161:inst7\"" {  } { { "FireStatus.bdf" "inst7" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/FireStatus.bdf" { { 72 336 456 256 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "FireStatus:inst2\|74161:inst7 " "Info: Elaborated megafunction instantiation \"FireStatus:inst2\|74161:inst7\"" {  } { { "FireStatus.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/FireStatus.bdf" { { 72 336 456 256 "inst7" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FireStatusControl FireStatus:inst2\|FireStatusControl:inst1 " "Info: Elaborating entity \"FireStatusControl\" for hierarchy \"FireStatus:inst2\|FireStatusControl:inst1\"" {  } { { "FireStatus.bdf" "inst1" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/FireStatus.bdf" { { 408 80 240 504 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FireSourceSelector FireStatus:inst2\|FireSourceSelector:inst15 " "Info: Elaborating entity \"FireSourceSelector\" for hierarchy \"FireStatus:inst2\|FireSourceSelector:inst15\"" {  } { { "FireStatus.bdf" "inst15" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/FireStatus.bdf" { { -8 -8 168 120 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst6 " "Warning: Block or symbol \"AND2\" of instance \"inst6\" overlaps another block or symbol" {  } { { "FireSourceSelector.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/FireSourceSelector.bdf" { { 352 672 736 400 "inst6" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Displayer Displayer:inst6 " "Info: Elaborating entity \"Displayer\" for hierarchy \"Displayer:inst6\"" {  } { { "Microwave.bdf" "inst6" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Microwave.bdf" { { 104 1200 1400 328 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDLight Displayer:inst6\|DDLight:inst1 " "Info: Elaborating entity \"DDLight\" for hierarchy \"Displayer:inst6\|DDLight:inst1\"" {  } { { "Displayer.bdf" "inst1" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Displayer.bdf" { { 208 576 736 304 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Displayer_Number Displayer:inst6\|Displayer_Number:inst " "Info: Elaborating entity \"Displayer_Number\" for hierarchy \"Displayer:inst6\|Displayer_Number:inst\"" {  } { { "Displayer.bdf" "inst" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Displayer.bdf" { { 16 576 752 208 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NumberFlashControler Displayer:inst6\|Displayer_Number:inst\|NumberFlashControler:inst32 " "Info: Elaborating entity \"NumberFlashControler\" for hierarchy \"Displayer:inst6\|Displayer_Number:inst\|NumberFlashControler:inst32\"" {  } { { "Displayer_Number.bdf" "inst32" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Displayer_Number.bdf" { { 480 776 936 576 "inst32" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2ch4bit Displayer:inst6\|Displayer_Number:inst\|NumberFlashControler:inst32\|MUX2ch4bit:inst18 " "Info: Elaborating entity \"MUX2ch4bit\" for hierarchy \"Displayer:inst6\|Displayer_Number:inst\|NumberFlashControler:inst32\|MUX2ch4bit:inst18\"" {  } { { "NumberFlashControler.bdf" "inst18" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/NumberFlashControler.bdf" { { 152 376 512 232 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Displayer:inst6\|Displayer_Number:inst\|NumberFlashControler:inst32\|MUX2ch4bit:inst18\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"Displayer:inst6\|Displayer_Number:inst\|NumberFlashControler:inst32\|MUX2ch4bit:inst18\|lpm_mux:lpm_mux_component\"" {  } { { "MUX2ch4bit.v" "lpm_mux_component" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/MUX2ch4bit.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Displayer:inst6\|Displayer_Number:inst\|NumberFlashControler:inst32\|MUX2ch4bit:inst18\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"Displayer:inst6\|Displayer_Number:inst\|NumberFlashControler:inst32\|MUX2ch4bit:inst18\|lpm_mux:lpm_mux_component\"" {  } { { "MUX2ch4bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/MUX2ch4bit.v" 68 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Displayer:inst6\|Displayer_Number:inst\|NumberFlashControler:inst32\|MUX2ch4bit:inst18\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"Displayer:inst6\|Displayer_Number:inst\|NumberFlashControler:inst32\|MUX2ch4bit:inst18\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Info: Parameter \"lpm_size\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Info: Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info: Parameter \"lpm_width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Info: Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "MUX2ch4bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/MUX2ch4bit.v" 68 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1qc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_1qc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1qc " "Info: Found entity 1: mux_1qc" {  } { { "db/mux_1qc.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/mux_1qc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1qc Displayer:inst6\|Displayer_Number:inst\|NumberFlashControler:inst32\|MUX2ch4bit:inst18\|lpm_mux:lpm_mux_component\|mux_1qc:auto_generated " "Info: Elaborating entity \"mux_1qc\" for hierarchy \"Displayer:inst6\|Displayer_Number:inst\|NumberFlashControler:inst32\|MUX2ch4bit:inst18\|lpm_mux:lpm_mux_component\|mux_1qc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8ch4bit Displayer:inst6\|Displayer_Number:inst\|MUX8ch4bit:inst12 " "Info: Elaborating entity \"MUX8ch4bit\" for hierarchy \"Displayer:inst6\|Displayer_Number:inst\|MUX8ch4bit:inst12\"" {  } { { "Displayer_Number.bdf" "inst12" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Displayer_Number.bdf" { { 432 368 504 608 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Displayer:inst6\|Displayer_Number:inst\|MUX8ch4bit:inst12\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"Displayer:inst6\|Displayer_Number:inst\|MUX8ch4bit:inst12\|lpm_mux:lpm_mux_component\"" {  } { { "MUX8ch4bit.v" "lpm_mux_component" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/MUX8ch4bit.v" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Displayer:inst6\|Displayer_Number:inst\|MUX8ch4bit:inst12\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"Displayer:inst6\|Displayer_Number:inst\|MUX8ch4bit:inst12\|lpm_mux:lpm_mux_component\"" {  } { { "MUX8ch4bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/MUX8ch4bit.v" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Displayer:inst6\|Displayer_Number:inst\|MUX8ch4bit:inst12\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"Displayer:inst6\|Displayer_Number:inst\|MUX8ch4bit:inst12\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 8 " "Info: Parameter \"lpm_size\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Info: Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info: Parameter \"lpm_width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 3 " "Info: Parameter \"lpm_widths\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "MUX8ch4bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/MUX8ch4bit.v" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9qc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_9qc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9qc " "Info: Found entity 1: mux_9qc" {  } { { "db/mux_9qc.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/mux_9qc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9qc Displayer:inst6\|Displayer_Number:inst\|MUX8ch4bit:inst12\|lpm_mux:lpm_mux_component\|mux_9qc:auto_generated " "Info: Elaborating entity \"mux_9qc\" for hierarchy \"Displayer:inst6\|Displayer_Number:inst\|MUX8ch4bit:inst12\|lpm_mux:lpm_mux_component\|mux_9qc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8ch16bit Displayer:inst6\|Displayer_Number:inst\|MUX8ch16bit:inst " "Info: Elaborating entity \"MUX8ch16bit\" for hierarchy \"Displayer:inst6\|Displayer_Number:inst\|MUX8ch16bit:inst\"" {  } { { "Displayer_Number.bdf" "inst" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Displayer_Number.bdf" { { 104 368 520 280 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Displayer:inst6\|Displayer_Number:inst\|MUX8ch16bit:inst\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"Displayer:inst6\|Displayer_Number:inst\|MUX8ch16bit:inst\|lpm_mux:lpm_mux_component\"" {  } { { "MUX8ch16bit.v" "lpm_mux_component" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/MUX8ch16bit.v" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Displayer:inst6\|Displayer_Number:inst\|MUX8ch16bit:inst\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"Displayer:inst6\|Displayer_Number:inst\|MUX8ch16bit:inst\|lpm_mux:lpm_mux_component\"" {  } { { "MUX8ch16bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/MUX8ch16bit.v" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Displayer:inst6\|Displayer_Number:inst\|MUX8ch16bit:inst\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"Displayer:inst6\|Displayer_Number:inst\|MUX8ch16bit:inst\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 8 " "Info: Parameter \"lpm_size\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Info: Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 3 " "Info: Parameter \"lpm_widths\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "MUX8ch16bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/MUX8ch16bit.v" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_src.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_src.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_src " "Info: Found entity 1: mux_src" {  } { { "db/mux_src.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/mux_src.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_src Displayer:inst6\|Displayer_Number:inst\|MUX8ch16bit:inst\|lpm_mux:lpm_mux_component\|mux_src:auto_generated " "Info: Elaborating entity \"mux_src\" for hierarchy \"Displayer:inst6\|Displayer_Number:inst\|MUX8ch16bit:inst\|lpm_mux:lpm_mux_component\|mux_src:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StuNumber Displayer:inst6\|Displayer_Number:inst\|StuNumber:inst5 " "Info: Elaborating entity \"StuNumber\" for hierarchy \"Displayer:inst6\|Displayer_Number:inst\|StuNumber:inst5\"" {  } { { "Displayer_Number.bdf" "inst5" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Displayer_Number.bdf" { { 280 192 264 328 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant Displayer:inst6\|Displayer_Number:inst\|StuNumber:inst5\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"Displayer:inst6\|Displayer_Number:inst\|StuNumber:inst5\|lpm_constant:lpm_constant_component\"" {  } { { "StuNumber.v" "lpm_constant_component" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/StuNumber.v" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Displayer:inst6\|Displayer_Number:inst\|StuNumber:inst5\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"Displayer:inst6\|Displayer_Number:inst\|StuNumber:inst5\|lpm_constant:lpm_constant_component\"" {  } { { "StuNumber.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/StuNumber.v" 48 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Displayer:inst6\|Displayer_Number:inst\|StuNumber:inst5\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"Displayer:inst6\|Displayer_Number:inst\|StuNumber:inst5\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 28951 " "Info: Parameter \"lpm_cvalue\" = \"28951\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "StuNumber.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/StuNumber.v" 48 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FireLit Displayer:inst6\|FireLit:inst3 " "Info: Elaborating entity \"FireLit\" for hierarchy \"Displayer:inst6\|FireLit:inst3\"" {  } { { "Displayer.bdf" "inst3" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Displayer.bdf" { { 304 576 776 400 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FireLitDecoder Displayer:inst6\|FireLit:inst3\|FireLitDecoder:inst " "Info: Elaborating entity \"FireLitDecoder\" for hierarchy \"Displayer:inst6\|FireLit:inst3\|FireLitDecoder:inst\"" {  } { { "FireLit.bdf" "inst" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/FireLit.bdf" { { 96 320 496 192 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eight4bit Displayer:inst6\|FireLit:inst3\|FireLitDecoder:inst\|Eight4bit:inst22 " "Info: Elaborating entity \"Eight4bit\" for hierarchy \"Displayer:inst6\|FireLit:inst3\|FireLitDecoder:inst\|Eight4bit:inst22\"" {  } { { "FireLitDecoder.bdf" "inst22" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/FireLitDecoder.bdf" { { 120 232 296 168 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant Displayer:inst6\|FireLit:inst3\|FireLitDecoder:inst\|Eight4bit:inst22\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"Displayer:inst6\|FireLit:inst3\|FireLitDecoder:inst\|Eight4bit:inst22\|lpm_constant:lpm_constant_component\"" {  } { { "Eight4bit.v" "lpm_constant_component" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Eight4bit.v" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Displayer:inst6\|FireLit:inst3\|FireLitDecoder:inst\|Eight4bit:inst22\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"Displayer:inst6\|FireLit:inst3\|FireLitDecoder:inst\|Eight4bit:inst22\|lpm_constant:lpm_constant_component\"" {  } { { "Eight4bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Eight4bit.v" 48 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Displayer:inst6\|FireLit:inst3\|FireLitDecoder:inst\|Eight4bit:inst22\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"Displayer:inst6\|FireLit:inst3\|FireLitDecoder:inst\|Eight4bit:inst22\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 8 " "Info: Parameter \"lpm_cvalue\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info: Parameter \"lpm_width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Eight4bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Eight4bit.v" 48 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seven4bit Displayer:inst6\|FireLit:inst3\|FireLitDecoder:inst\|Seven4bit:inst20 " "Info: Elaborating entity \"Seven4bit\" for hierarchy \"Displayer:inst6\|FireLit:inst3\|FireLitDecoder:inst\|Seven4bit:inst20\"" {  } { { "FireLitDecoder.bdf" "inst20" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/FireLitDecoder.bdf" { { 216 232 296 264 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant Displayer:inst6\|FireLit:inst3\|FireLitDecoder:inst\|Seven4bit:inst20\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"Displayer:inst6\|FireLit:inst3\|FireLitDecoder:inst\|Seven4bit:inst20\|lpm_constant:lpm_constant_component\"" {  } { { "Seven4bit.v" "lpm_constant_component" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Seven4bit.v" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Displayer:inst6\|FireLit:inst3\|FireLitDecoder:inst\|Seven4bit:inst20\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"Displayer:inst6\|FireLit:inst3\|FireLitDecoder:inst\|Seven4bit:inst20\|lpm_constant:lpm_constant_component\"" {  } { { "Seven4bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Seven4bit.v" 48 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Displayer:inst6\|FireLit:inst3\|FireLitDecoder:inst\|Seven4bit:inst20\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"Displayer:inst6\|FireLit:inst3\|FireLitDecoder:inst\|Seven4bit:inst20\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 7 " "Info: Parameter \"lpm_cvalue\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info: Parameter \"lpm_width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Seven4bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Seven4bit.v" 48 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "six4bit.tdf 1 1 " "Warning: Using design file six4bit.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Six4bit " "Info: Found entity 1: Six4bit" {  } { { "six4bit.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/six4bit.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Six4bit Displayer:inst6\|FireLit:inst3\|FireLitDecoder:inst\|Six4bit:inst19 " "Info: Elaborating entity \"Six4bit\" for hierarchy \"Displayer:inst6\|FireLit:inst3\|FireLitDecoder:inst\|Six4bit:inst19\"" {  } { { "FireLitDecoder.bdf" "inst19" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/FireLitDecoder.bdf" { { 312 232 296 360 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant Displayer:inst6\|FireLit:inst3\|FireLitDecoder:inst\|Six4bit:inst19\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"Displayer:inst6\|FireLit:inst3\|FireLitDecoder:inst\|Six4bit:inst19\|lpm_constant:lpm_constant_component\"" {  } { { "six4bit.tdf" "lpm_constant_component" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/six4bit.tdf" 46 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Displayer:inst6\|FireLit:inst3\|FireLitDecoder:inst\|Six4bit:inst19\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"Displayer:inst6\|FireLit:inst3\|FireLitDecoder:inst\|Six4bit:inst19\|lpm_constant:lpm_constant_component\"" {  } { { "six4bit.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/six4bit.tdf" 46 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Displayer:inst6\|FireLit:inst3\|FireLitDecoder:inst\|Six4bit:inst19\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"Displayer:inst6\|FireLit:inst3\|FireLitDecoder:inst\|Six4bit:inst19\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CONSTANT " "Info: Parameter \"LPM_TYPE\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 6 " "Info: Parameter \"LPM_CVALUE\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "six4bit.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/six4bit.tdf" 46 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "four4bit.tdf 1 1 " "Warning: Using design file four4bit.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Four4bit " "Info: Found entity 1: Four4bit" {  } { { "four4bit.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/four4bit.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Four4bit Displayer:inst6\|FireLit:inst3\|FireLitDecoder:inst\|Four4bit:inst17 " "Info: Elaborating entity \"Four4bit\" for hierarchy \"Displayer:inst6\|FireLit:inst3\|FireLitDecoder:inst\|Four4bit:inst17\"" {  } { { "FireLitDecoder.bdf" "inst17" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/FireLitDecoder.bdf" { { 504 232 296 552 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant Displayer:inst6\|FireLit:inst3\|FireLitDecoder:inst\|Four4bit:inst17\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"Displayer:inst6\|FireLit:inst3\|FireLitDecoder:inst\|Four4bit:inst17\|lpm_constant:lpm_constant_component\"" {  } { { "four4bit.tdf" "lpm_constant_component" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/four4bit.tdf" 46 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Displayer:inst6\|FireLit:inst3\|FireLitDecoder:inst\|Four4bit:inst17\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"Displayer:inst6\|FireLit:inst3\|FireLitDecoder:inst\|Four4bit:inst17\|lpm_constant:lpm_constant_component\"" {  } { { "four4bit.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/four4bit.tdf" 46 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Displayer:inst6\|FireLit:inst3\|FireLitDecoder:inst\|Four4bit:inst17\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"Displayer:inst6\|FireLit:inst3\|FireLitDecoder:inst\|Four4bit:inst17\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CONSTANT " "Info: Parameter \"LPM_TYPE\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 4 " "Info: Parameter \"LPM_CVALUE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "four4bit.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/four4bit.tdf" 46 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "two4bit.tdf 1 1 " "Warning: Using design file two4bit.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Two4Bit " "Info: Found entity 1: Two4Bit" {  } { { "two4bit.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/two4bit.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Two4Bit Displayer:inst6\|FireLit:inst3\|FireLitDecoder:inst\|Two4Bit:inst15 " "Info: Elaborating entity \"Two4Bit\" for hierarchy \"Displayer:inst6\|FireLit:inst3\|FireLitDecoder:inst\|Two4Bit:inst15\"" {  } { { "FireLitDecoder.bdf" "inst15" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/FireLitDecoder.bdf" { { 696 232 296 744 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant Displayer:inst6\|FireLit:inst3\|FireLitDecoder:inst\|Two4Bit:inst15\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"Displayer:inst6\|FireLit:inst3\|FireLitDecoder:inst\|Two4Bit:inst15\|lpm_constant:lpm_constant_component\"" {  } { { "two4bit.tdf" "lpm_constant_component" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/two4bit.tdf" 46 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Displayer:inst6\|FireLit:inst3\|FireLitDecoder:inst\|Two4Bit:inst15\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"Displayer:inst6\|FireLit:inst3\|FireLitDecoder:inst\|Two4Bit:inst15\|lpm_constant:lpm_constant_component\"" {  } { { "two4bit.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/two4bit.tdf" 46 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Displayer:inst6\|FireLit:inst3\|FireLitDecoder:inst\|Two4Bit:inst15\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"Displayer:inst6\|FireLit:inst3\|FireLitDecoder:inst\|Two4Bit:inst15\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CONSTANT " "Info: Parameter \"LPM_TYPE\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 2 " "Info: Parameter \"LPM_CVALUE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "two4bit.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/two4bit.tdf" 46 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Five3bit Displayer:inst6\|FireLit:inst3\|Five3bit:inst5 " "Info: Elaborating entity \"Five3bit\" for hierarchy \"Displayer:inst6\|FireLit:inst3\|Five3bit:inst5\"" {  } { { "FireLit.bdf" "inst5" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/FireLit.bdf" { { 352 -72 -8 400 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant Displayer:inst6\|FireLit:inst3\|Five3bit:inst5\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"Displayer:inst6\|FireLit:inst3\|Five3bit:inst5\|lpm_constant:lpm_constant_component\"" {  } { { "Five3bit.v" "lpm_constant_component" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Five3bit.v" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Displayer:inst6\|FireLit:inst3\|Five3bit:inst5\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"Displayer:inst6\|FireLit:inst3\|Five3bit:inst5\|lpm_constant:lpm_constant_component\"" {  } { { "Five3bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Five3bit.v" 48 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Displayer:inst6\|FireLit:inst3\|Five3bit:inst5\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"Displayer:inst6\|FireLit:inst3\|Five3bit:inst5\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 5 " "Info: Parameter \"lpm_cvalue\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Info: Parameter \"lpm_width\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Five3bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Five3bit.v" 48 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "zero16bit.tdf 1 1 " "Warning: Using design file zero16bit.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Zero16bit " "Info: Found entity 1: Zero16bit" {  } { { "zero16bit.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/zero16bit.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zero16bit Displayer:inst6\|FireLit:inst3\|Zero16bit:inst3 " "Info: Elaborating entity \"Zero16bit\" for hierarchy \"Displayer:inst6\|FireLit:inst3\|Zero16bit:inst3\"" {  } { { "FireLit.bdf" "inst3" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/FireLit.bdf" { { 176 -24 40 224 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant Displayer:inst6\|FireLit:inst3\|Zero16bit:inst3\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"Displayer:inst6\|FireLit:inst3\|Zero16bit:inst3\|lpm_constant:lpm_constant_component\"" {  } { { "zero16bit.tdf" "lpm_constant_component" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/zero16bit.tdf" 46 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Displayer:inst6\|FireLit:inst3\|Zero16bit:inst3\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"Displayer:inst6\|FireLit:inst3\|Zero16bit:inst3\|lpm_constant:lpm_constant_component\"" {  } { { "zero16bit.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/zero16bit.tdf" 46 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Displayer:inst6\|FireLit:inst3\|Zero16bit:inst3\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"Displayer:inst6\|FireLit:inst3\|Zero16bit:inst3\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CONSTANT " "Info: Parameter \"LPM_TYPE\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 0 " "Info: Parameter \"LPM_CVALUE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "zero16bit.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/zero16bit.tdf" 46 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "16 " "Info: Ignored 16 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY" "16 " "Info: Ignored 16 CARRY buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated\|_~synth " "Warning: Found clock multiplexer CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated\|_~synth" {  } { { "lpm_counter.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated\|mux211_dataout~synth " "Warning: Found clock multiplexer CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated\|mux211_dataout~synth" {  } { { "db/cntr_ltk.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ltk.tdf" 57 2 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated\|_~synth " "Warning: Found clock multiplexer CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated\|_~synth" {  } { { "lpm_counter.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated\|mux213_dataout~synth " "Warning: Found clock multiplexer CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated\|mux213_dataout~synth" {  } { { "db/cntr_ltk.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ltk.tdf" 59 2 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated\|_~synth " "Warning: Found clock multiplexer CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated\|_~synth" {  } { { "lpm_counter.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated\|mux215_dataout~synth " "Warning: Found clock multiplexer CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated\|mux215_dataout~synth" {  } { { "db/cntr_ltk.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ltk.tdf" 61 2 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated\|_~synth " "Warning: Found clock multiplexer CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated\|_~synth" {  } { { "lpm_counter.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated\|mux217_dataout~synth " "Warning: Found clock multiplexer CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated\|mux217_dataout~synth" {  } { { "db/cntr_ltk.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ltk.tdf" 63 2 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CountDown:inst5\|CountDownTimer:inst\|M6Countdown:inst43\|lpm_counter:lpm_counter_component\|cntr_ask:auto_generated\|_~synth " "Warning: Found clock multiplexer CountDown:inst5\|CountDownTimer:inst\|M6Countdown:inst43\|lpm_counter:lpm_counter_component\|cntr_ask:auto_generated\|_~synth" {  } { { "lpm_counter.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CountDown:inst5\|CountDownTimer:inst\|M6Countdown:inst43\|lpm_counter:lpm_counter_component\|cntr_ask:auto_generated\|mux211_dataout~synth " "Warning: Found clock multiplexer CountDown:inst5\|CountDownTimer:inst\|M6Countdown:inst43\|lpm_counter:lpm_counter_component\|cntr_ask:auto_generated\|mux211_dataout~synth" {  } { { "db/cntr_ask.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ask.tdf" 57 2 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CountDown:inst5\|CountDownTimer:inst\|M6Countdown:inst43\|lpm_counter:lpm_counter_component\|cntr_ask:auto_generated\|_~synth " "Warning: Found clock multiplexer CountDown:inst5\|CountDownTimer:inst\|M6Countdown:inst43\|lpm_counter:lpm_counter_component\|cntr_ask:auto_generated\|_~synth" {  } { { "lpm_counter.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CountDown:inst5\|CountDownTimer:inst\|M6Countdown:inst43\|lpm_counter:lpm_counter_component\|cntr_ask:auto_generated\|mux213_dataout~synth " "Warning: Found clock multiplexer CountDown:inst5\|CountDownTimer:inst\|M6Countdown:inst43\|lpm_counter:lpm_counter_component\|cntr_ask:auto_generated\|mux213_dataout~synth" {  } { { "db/cntr_ask.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ask.tdf" 59 2 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CountDown:inst5\|CountDownTimer:inst\|M6Countdown:inst43\|lpm_counter:lpm_counter_component\|cntr_ask:auto_generated\|_~synth " "Warning: Found clock multiplexer CountDown:inst5\|CountDownTimer:inst\|M6Countdown:inst43\|lpm_counter:lpm_counter_component\|cntr_ask:auto_generated\|_~synth" {  } { { "lpm_counter.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CountDown:inst5\|CountDownTimer:inst\|M6Countdown:inst43\|lpm_counter:lpm_counter_component\|cntr_ask:auto_generated\|mux215_dataout~synth " "Warning: Found clock multiplexer CountDown:inst5\|CountDownTimer:inst\|M6Countdown:inst43\|lpm_counter:lpm_counter_component\|cntr_ask:auto_generated\|mux215_dataout~synth" {  } { { "db/cntr_ask.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ask.tdf" 61 2 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CountDown:inst5\|CountDownTimer:inst\|M6Countdown:inst43\|lpm_counter:lpm_counter_component\|cntr_ask:auto_generated\|_~synth " "Warning: Found clock multiplexer CountDown:inst5\|CountDownTimer:inst\|M6Countdown:inst43\|lpm_counter:lpm_counter_component\|cntr_ask:auto_generated\|_~synth" {  } { { "lpm_counter.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CountDown:inst5\|CountDownTimer:inst\|M6Countdown:inst43\|lpm_counter:lpm_counter_component\|cntr_ask:auto_generated\|mux217_dataout~synth " "Warning: Found clock multiplexer CountDown:inst5\|CountDownTimer:inst\|M6Countdown:inst43\|lpm_counter:lpm_counter_component\|cntr_ask:auto_generated\|mux217_dataout~synth" {  } { { "db/cntr_ask.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ask.tdf" 63 2 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst37\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated\|_~synth " "Warning: Found clock multiplexer CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst37\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated\|_~synth" {  } { { "lpm_counter.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst37\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated\|mux211_dataout~synth " "Warning: Found clock multiplexer CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst37\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated\|mux211_dataout~synth" {  } { { "db/cntr_ltk.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ltk.tdf" 57 2 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst37\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated\|_~synth " "Warning: Found clock multiplexer CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst37\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated\|_~synth" {  } { { "lpm_counter.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst37\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated\|mux213_dataout~synth " "Warning: Found clock multiplexer CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst37\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated\|mux213_dataout~synth" {  } { { "db/cntr_ltk.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ltk.tdf" 59 2 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst37\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated\|_~synth " "Warning: Found clock multiplexer CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst37\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated\|_~synth" {  } { { "lpm_counter.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst37\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated\|mux215_dataout~synth " "Warning: Found clock multiplexer CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst37\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated\|mux215_dataout~synth" {  } { { "db/cntr_ltk.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ltk.tdf" 61 2 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst37\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated\|_~synth " "Warning: Found clock multiplexer CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst37\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated\|_~synth" {  } { { "lpm_counter.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst37\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated\|mux217_dataout~synth " "Warning: Found clock multiplexer CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst37\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated\|mux217_dataout~synth" {  } { { "db/cntr_ltk.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ltk.tdf" 63 2 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "416 " "Info: Implemented 416 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Info: Implemented 33 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "352 " "Info: Implemented 352 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Info: Implemented 24 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "270 " "Info: Peak virtual memory: 270 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 25 14:06:47 2018 " "Info: Processing ended: Tue Dec 25 14:06:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 25 14:06:49 2018 " "Info: Processing started: Tue Dec 25 14:06:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Microwave -c Microwave " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Microwave -c Microwave" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Microwave EP3C5E144C8 " "Info: Selected device EP3C5E144C8 for design \"Microwave\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10E144C8 " "Info: Device EP3C10E144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144C8 " "Info: Device EP3C16E144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25E144C8 " "Info: Device EP3C25E144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 1263 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 1265 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Info: Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 1267 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Info: Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 1269 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Info: Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 1271 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst\|inst38\|lpm_counter_component\|auto_generated\|mux215_dataout~1\|combout " "Warning: Node \"inst5\|inst\|inst38\|lpm_counter_component\|auto_generated\|mux215_dataout~1\|combout\" is a latch" {  } { { "db/cntr_ltk.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ltk.tdf" 61 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst\|inst38\|lpm_counter_component\|auto_generated\|mux213_dataout~1\|combout " "Warning: Node \"inst5\|inst\|inst38\|lpm_counter_component\|auto_generated\|mux213_dataout~1\|combout\" is a latch" {  } { { "db/cntr_ltk.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ltk.tdf" 59 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst\|inst38\|lpm_counter_component\|auto_generated\|mux217_dataout~1\|combout " "Warning: Node \"inst5\|inst\|inst38\|lpm_counter_component\|auto_generated\|mux217_dataout~1\|combout\" is a latch" {  } { { "db/cntr_ltk.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ltk.tdf" 63 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst\|inst38\|lpm_counter_component\|auto_generated\|mux211_dataout~1\|combout " "Warning: Node \"inst5\|inst\|inst38\|lpm_counter_component\|auto_generated\|mux211_dataout~1\|combout\" is a latch" {  } { { "db/cntr_ltk.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ltk.tdf" 57 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|mux213_dataout~1\|combout " "Warning: Node \"inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|mux213_dataout~1\|combout\" is a latch" {  } { { "db/cntr_ltk.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ltk.tdf" 59 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|mux215_dataout~1\|combout " "Warning: Node \"inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|mux215_dataout~1\|combout\" is a latch" {  } { { "db/cntr_ltk.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ltk.tdf" 61 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|mux211_dataout~1\|combout " "Warning: Node \"inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|mux211_dataout~1\|combout\" is a latch" {  } { { "db/cntr_ltk.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ltk.tdf" 57 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|mux217_dataout~1\|combout " "Warning: Node \"inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|mux217_dataout~1\|combout\" is a latch" {  } { { "db/cntr_ltk.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ltk.tdf" 63 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|mux213_dataout~1\|combout " "Warning: Node \"inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|mux213_dataout~1\|combout\" is a latch" {  } { { "db/cntr_ask.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ask.tdf" 59 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|mux217_dataout~1\|combout " "Warning: Node \"inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|mux217_dataout~1\|combout\" is a latch" {  } { { "db/cntr_ask.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ask.tdf" 63 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|mux211_dataout~1\|combout " "Warning: Node \"inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|mux211_dataout~1\|combout\" is a latch" {  } { { "db/cntr_ask.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ask.tdf" 57 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|mux215_dataout~1\|combout " "Warning: Node \"inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|mux215_dataout~1\|combout\" is a latch" {  } { { "db/cntr_ask.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ask.tdf" 61 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|mux213_dataout~1\|combout " "Warning: Node \"inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|mux213_dataout~1\|combout\" is a latch" {  } { { "db/cntr_ltk.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ltk.tdf" 59 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|mux215_dataout~1\|combout " "Warning: Node \"inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|mux215_dataout~1\|combout\" is a latch" {  } { { "db/cntr_ltk.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ltk.tdf" 61 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|mux211_dataout~1\|combout " "Warning: Node \"inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|mux211_dataout~1\|combout\" is a latch" {  } { { "db/cntr_ltk.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ltk.tdf" 57 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|mux217_dataout~1\|combout " "Warning: Node \"inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|mux217_dataout~1\|combout\" is a latch" {  } { { "db/cntr_ltk.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ltk.tdf" 63 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Microwave.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'Microwave.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|_~0  from: datac  to: combout " "Info: Cell: inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|_~0  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|_~1  from: datac  to: combout " "Info: Cell: inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|_~1  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|_~2  from: datac  to: combout " "Info: Cell: inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|_~2  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|_~3  from: datac  to: combout " "Info: Cell: inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|_~3  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|_~0  from: datac  to: combout " "Info: Cell: inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|_~0  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|_~1  from: datac  to: combout " "Info: Cell: inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|_~1  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|_~2  from: datac  to: combout " "Info: Cell: inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|_~2  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|_~3  from: datac  to: combout " "Info: Cell: inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|_~3  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|_~0  from: datac  to: combout " "Info: Cell: inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|_~0  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|_~1  from: datac  to: combout " "Info: Cell: inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|_~1  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|_~2  from: datac  to: combout " "Info: Cell: inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|_~2  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|_~3  from: datac  to: combout " "Info: Cell: inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|_~3  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CP_High\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CP_High\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CP_High\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CP_High\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CP_High\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CP_High\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CP_High\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CP_High\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CP_High\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CP_High\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CP_High\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CP_High\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CP_High\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CP_High\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CP_High\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CP_High\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CP_Low\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CP_Low\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CP_Low\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CP_Low\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CP_Low\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CP_Low\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CP_Low\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CP_Low\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CP_Low\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CP_Low\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CP_Low\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CP_Low\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CP_Low\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CP_Low\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CP_Low\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CP_Low\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{CP_Low\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{CP_Low\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{CP_Low\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{CP_Low\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{CP_Low\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{CP_Low\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{CP_Low\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{CP_Low\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{CP_Low\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{CP_Low\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{CP_Low\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{CP_Low\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{CP_Low\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{CP_Low\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{CP_Low\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{CP_Low\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MatrixKeyBoard:inst\|Trigger:inst2\|out  " "Info: Automatically promoted node MatrixKeyBoard:inst\|Trigger:inst2\|out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TimeStatus:inst4\|4bitDff:inst3\|inst16 " "Info: Destination node TimeStatus:inst4\|4bitDff:inst3\|inst16" {  } { { "4bitDff.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/4bitDff.bdf" { { 48 320 384 128 "inst16" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TimeStatus:inst4|4bitDff:inst3|inst16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 654 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TimeStatus:inst4\|4bitDff:inst2\|inst16 " "Info: Destination node TimeStatus:inst4\|4bitDff:inst2\|inst16" {  } { { "4bitDff.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/4bitDff.bdf" { { 48 320 384 128 "inst16" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TimeStatus:inst4|4bitDff:inst2|inst16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 648 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TimeStatus:inst4\|4bitDff:inst1\|inst16 " "Info: Destination node TimeStatus:inst4\|4bitDff:inst1\|inst16" {  } { { "4bitDff.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/4bitDff.bdf" { { 48 320 384 128 "inst16" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TimeStatus:inst4|4bitDff:inst1|inst16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 641 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TimeStatus:inst4\|4bitDff:inst3\|inst17 " "Info: Destination node TimeStatus:inst4\|4bitDff:inst3\|inst17" {  } { { "4bitDff.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/4bitDff.bdf" { { 176 320 384 256 "inst17" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TimeStatus:inst4|4bitDff:inst3|inst17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 655 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TimeStatus:inst4\|4bitDff:inst3\|inst18 " "Info: Destination node TimeStatus:inst4\|4bitDff:inst3\|inst18" {  } { { "4bitDff.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/4bitDff.bdf" { { 288 320 384 368 "inst18" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TimeStatus:inst4|4bitDff:inst3|inst18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 656 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TimeStatus:inst4\|4bitDff:inst3\|inst19 " "Info: Destination node TimeStatus:inst4\|4bitDff:inst3\|inst19" {  } { { "4bitDff.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/4bitDff.bdf" { { 400 320 384 480 "inst19" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TimeStatus:inst4|4bitDff:inst3|inst19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 657 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TimeStatus:inst4\|4bitDff:inst2\|inst17 " "Info: Destination node TimeStatus:inst4\|4bitDff:inst2\|inst17" {  } { { "4bitDff.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/4bitDff.bdf" { { 176 320 384 256 "inst17" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TimeStatus:inst4|4bitDff:inst2|inst17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 649 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TimeStatus:inst4\|4bitDff:inst2\|inst18 " "Info: Destination node TimeStatus:inst4\|4bitDff:inst2\|inst18" {  } { { "4bitDff.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/4bitDff.bdf" { { 288 320 384 368 "inst18" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TimeStatus:inst4|4bitDff:inst2|inst18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 650 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TimeStatus:inst4\|4bitDff:inst2\|inst19 " "Info: Destination node TimeStatus:inst4\|4bitDff:inst2\|inst19" {  } { { "4bitDff.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/4bitDff.bdf" { { 400 320 384 480 "inst19" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TimeStatus:inst4|4bitDff:inst2|inst19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 651 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TimeStatus:inst4\|4bitDff:inst1\|inst17 " "Info: Destination node TimeStatus:inst4\|4bitDff:inst1\|inst17" {  } { { "4bitDff.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/4bitDff.bdf" { { 176 320 384 256 "inst17" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TimeStatus:inst4|4bitDff:inst1|inst17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 642 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Trigger.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/Trigger.bdf" { { 416 872 936 464 "out" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MatrixKeyBoard:inst|Trigger:inst2|out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 535 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CountDown:inst5\|CountDownControl:inst13\|inst5  " "Info: Automatically promoted node CountDown:inst5\|CountDownControl:inst13\|inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CountDown:inst5\|CountDownTimer:inst\|inst28~0 " "Info: Destination node CountDown:inst5\|CountDownTimer:inst\|inst28~0" {  } { { "CountDownTimer.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/CountDownTimer.bdf" { { -56 872 936 24 "inst28" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CountDown:inst5|CountDownTimer:inst|inst28~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 774 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CountDown:inst5\|CountDownTimer:inst\|inst28~1 " "Info: Destination node CountDown:inst5\|CountDownTimer:inst\|inst28~1" {  } { { "CountDownTimer.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/CountDownTimer.bdf" { { -56 872 936 24 "inst28" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CountDown:inst5|CountDownTimer:inst|inst28~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 775 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst38\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated\|_~0 " "Info: Destination node CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst38\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated\|_~0" {  } { { "lpm_counter.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CountDown:inst5|CountDownTimer:inst|M10Countdown:inst38|lpm_counter:lpm_counter_component|cntr_ltk:auto_generated|_~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 776 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Displayer:inst6\|DDLight:inst1\|inst~0 " "Info: Destination node Displayer:inst6\|DDLight:inst1\|inst~0" {  } { { "DDLight.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/DDLight.bdf" { { 64 240 304 112 "inst" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Displayer:inst6|DDLight:inst1|inst~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 777 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst37\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated\|_~0 " "Info: Destination node CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst37\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated\|_~0" {  } { { "lpm_counter.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CountDown:inst5|CountDownTimer:inst|M10Countdown:inst37|lpm_counter:lpm_counter_component|cntr_ltk:auto_generated|_~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 778 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst37\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated\|_~1 " "Info: Destination node CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst37\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated\|_~1" {  } { { "lpm_counter.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CountDown:inst5|CountDownTimer:inst|M10Countdown:inst37|lpm_counter:lpm_counter_component|cntr_ltk:auto_generated|_~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 779 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated\|_~0 " "Info: Destination node CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated\|_~0" {  } { { "lpm_counter.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CountDown:inst5|CountDownTimer:inst|M10Countdown:inst|lpm_counter:lpm_counter_component|cntr_ltk:auto_generated|_~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 780 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated\|_~1 " "Info: Destination node CountDown:inst5\|CountDownTimer:inst\|M10Countdown:inst\|lpm_counter:lpm_counter_component\|cntr_ltk:auto_generated\|_~1" {  } { { "lpm_counter.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CountDown:inst5|CountDownTimer:inst|M10Countdown:inst|lpm_counter:lpm_counter_component|cntr_ltk:auto_generated|_~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 781 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CountDown:inst5\|CountDownTimer:inst\|M6Countdown:inst43\|lpm_counter:lpm_counter_component\|cntr_ask:auto_generated\|_~0 " "Info: Destination node CountDown:inst5\|CountDownTimer:inst\|M6Countdown:inst43\|lpm_counter:lpm_counter_component\|cntr_ask:auto_generated\|_~0" {  } { { "lpm_counter.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CountDown:inst5|CountDownTimer:inst|M6Countdown:inst43|lpm_counter:lpm_counter_component|cntr_ask:auto_generated|_~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 783 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CountDown:inst5\|CountDownTimer:inst\|M6Countdown:inst43\|lpm_counter:lpm_counter_component\|cntr_ask:auto_generated\|_~1 " "Info: Destination node CountDown:inst5\|CountDownTimer:inst\|M6Countdown:inst43\|lpm_counter:lpm_counter_component\|cntr_ask:auto_generated\|_~1" {  } { { "lpm_counter.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CountDown:inst5|CountDownTimer:inst|M6Countdown:inst43|lpm_counter:lpm_counter_component|cntr_ask:auto_generated|_~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 784 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CountDownControl.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/CountDownControl.bdf" { { 88 264 328 168 "inst5" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CountDown:inst5|CountDownControl:inst13|inst5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 476 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CountDown:inst5\|CountDownTimer:inst\|Equal4bit:inst46\|lpm_compare:lpm_compare_component\|cmpr_ikg:auto_generated\|aneb_result_wire\[0\]  " "Info: Automatically promoted node CountDown:inst5\|CountDownTimer:inst\|Equal4bit:inst46\|lpm_compare:lpm_compare_component\|cmpr_ikg:auto_generated\|aneb_result_wire\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CountDown:inst5\|CountDownTimer:inst\|inst28~2 " "Info: Destination node CountDown:inst5\|CountDownTimer:inst\|inst28~2" {  } { { "CountDownTimer.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/CountDownTimer.bdf" { { -56 872 936 24 "inst28" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CountDown:inst5|CountDownTimer:inst|inst28~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 875 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/cmpr_ikg.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cmpr_ikg.tdf" 30 18 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CountDown:inst5|CountDownTimer:inst|Equal4bit:inst46|lpm_compare:lpm_compare_component|cmpr_ikg:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/" 0 { } { { 0 { 0 ""} 0 688 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X11_Y12 X22_Y24 " "Info: Peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 20 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "303 " "Info: Peak virtual memory: 303 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 25 14:06:58 2018 " "Info: Processing ended: Tue Dec 25 14:06:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 25 14:07:03 2018 " "Info: Processing started: Tue Dec 25 14:07:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Microwave -c Microwave " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Microwave -c Microwave" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "FireConstant.qip " "Warning: Tcl Script File FireConstant.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE FireConstant.qip " "Info: set_global_assignment -name QIP_FILE FireConstant.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "Constant_4bit.qip " "Warning: Tcl Script File Constant_4bit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE Constant_4bit.qip " "Info: set_global_assignment -name QIP_FILE Constant_4bit.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 25 14:07:02 2018 " "Info: Processing started: Tue Dec 25 14:07:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Microwave -c Microwave " "Info: Command: quartus_sta Microwave -c Microwave" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst\|inst38\|lpm_counter_component\|auto_generated\|mux211_dataout~1\|combout " "Warning: Node \"inst5\|inst\|inst38\|lpm_counter_component\|auto_generated\|mux211_dataout~1\|combout\" is a latch" {  } { { "db/cntr_ltk.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ltk.tdf" 57 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst\|inst38\|lpm_counter_component\|auto_generated\|mux217_dataout~1\|combout " "Warning: Node \"inst5\|inst\|inst38\|lpm_counter_component\|auto_generated\|mux217_dataout~1\|combout\" is a latch" {  } { { "db/cntr_ltk.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ltk.tdf" 63 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst\|inst38\|lpm_counter_component\|auto_generated\|mux215_dataout~1\|combout " "Warning: Node \"inst5\|inst\|inst38\|lpm_counter_component\|auto_generated\|mux215_dataout~1\|combout\" is a latch" {  } { { "db/cntr_ltk.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ltk.tdf" 61 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst\|inst38\|lpm_counter_component\|auto_generated\|mux213_dataout~1\|combout " "Warning: Node \"inst5\|inst\|inst38\|lpm_counter_component\|auto_generated\|mux213_dataout~1\|combout\" is a latch" {  } { { "db/cntr_ltk.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ltk.tdf" 59 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|mux217_dataout~1\|combout " "Warning: Node \"inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|mux217_dataout~1\|combout\" is a latch" {  } { { "db/cntr_ask.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ask.tdf" 63 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|mux211_dataout~1\|combout " "Warning: Node \"inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|mux211_dataout~1\|combout\" is a latch" {  } { { "db/cntr_ask.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ask.tdf" 57 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|mux215_dataout~1\|combout " "Warning: Node \"inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|mux215_dataout~1\|combout\" is a latch" {  } { { "db/cntr_ask.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ask.tdf" 61 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|mux213_dataout~1\|combout " "Warning: Node \"inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|mux213_dataout~1\|combout\" is a latch" {  } { { "db/cntr_ask.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ask.tdf" 59 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|mux211_dataout~1\|combout " "Warning: Node \"inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|mux211_dataout~1\|combout\" is a latch" {  } { { "db/cntr_ltk.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ltk.tdf" 57 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|mux213_dataout~1\|combout " "Warning: Node \"inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|mux213_dataout~1\|combout\" is a latch" {  } { { "db/cntr_ltk.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ltk.tdf" 59 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|mux215_dataout~1\|combout " "Warning: Node \"inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|mux215_dataout~1\|combout\" is a latch" {  } { { "db/cntr_ltk.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ltk.tdf" 61 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|mux217_dataout~1\|combout " "Warning: Node \"inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|mux217_dataout~1\|combout\" is a latch" {  } { { "db/cntr_ltk.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ltk.tdf" 63 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|mux213_dataout~1\|combout " "Warning: Node \"inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|mux213_dataout~1\|combout\" is a latch" {  } { { "db/cntr_ltk.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ltk.tdf" 59 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|mux211_dataout~1\|combout " "Warning: Node \"inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|mux211_dataout~1\|combout\" is a latch" {  } { { "db/cntr_ltk.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ltk.tdf" 57 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|mux215_dataout~1\|combout " "Warning: Node \"inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|mux215_dataout~1\|combout\" is a latch" {  } { { "db/cntr_ltk.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ltk.tdf" 61 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|mux217_dataout~1\|combout " "Warning: Node \"inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|mux217_dataout~1\|combout\" is a latch" {  } { { "db/cntr_ltk.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/db/cntr_ltk.tdf" 63 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Microwave.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'Microwave.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MatrixKeyBoard:inst\|Trigger:inst2\|Q0 MatrixKeyBoard:inst\|Trigger:inst2\|Q0 " "Info: create_clock -period 1.000 -name MatrixKeyBoard:inst\|Trigger:inst2\|Q0 MatrixKeyBoard:inst\|Trigger:inst2\|Q0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CP_High CP_High " "Info: create_clock -period 1.000 -name CP_High CP_High" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CP_Low CP_Low " "Info: create_clock -period 1.000 -name CP_Low CP_Low" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CountDown:inst5\|CountDownControl:inst13\|inst5 CountDown:inst5\|CountDownControl:inst13\|inst5 " "Info: create_clock -period 1.000 -name CountDown:inst5\|CountDownControl:inst13\|inst5 CountDown:inst5\|CountDownControl:inst13\|inst5" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name M25Counter:inst3\|74161:inst1\|f74161:sub\|9 M25Counter:inst3\|74161:inst1\|f74161:sub\|9 " "Info: create_clock -period 1.000 -name M25Counter:inst3\|74161:inst1\|f74161:sub\|9 M25Counter:inst3\|74161:inst1\|f74161:sub\|9" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|_~0  from: dataa  to: combout " "Info: Cell: inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|_~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|_~1  from: datab  to: combout " "Info: Cell: inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|_~1  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|_~2  from: datab  to: combout " "Info: Cell: inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|_~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|_~3  from: datab  to: combout " "Info: Cell: inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|_~3  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|_~0  from: datac  to: combout " "Info: Cell: inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|_~0  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|_~1  from: datac  to: combout " "Info: Cell: inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|_~1  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|_~2  from: dataa  to: combout " "Info: Cell: inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|_~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|_~3  from: datac  to: combout " "Info: Cell: inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|_~3  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|_~0  from: dataa  to: combout " "Info: Cell: inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|_~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|_~1  from: dataa  to: combout " "Info: Cell: inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|_~1  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|_~2  from: dataa  to: combout " "Info: Cell: inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|_~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|_~3  from: dataa  to: combout " "Info: Cell: inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|_~3  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CP_High\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CP_High\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CP_High\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CP_High\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CP_High\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CP_High\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CP_High\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CP_High\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CP_High\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CP_High\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CP_High\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CP_High\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CP_High\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CP_High\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CP_High\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CP_High\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CP_Low\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CP_Low\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CP_Low\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CP_Low\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CP_Low\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CP_Low\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CP_Low\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CP_Low\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CP_Low\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CP_Low\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CP_Low\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CP_Low\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CP_Low\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CP_Low\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CP_Low\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CP_Low\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{CP_Low\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{CP_Low\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{CP_Low\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{CP_Low\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{CP_Low\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{CP_Low\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{CP_Low\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{CP_Low\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{CP_Low\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{CP_Low\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{CP_Low\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{CP_Low\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{CP_Low\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{CP_Low\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{CP_Low\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{CP_Low\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WRITE_SDC_INFO" "write_sdc -pt " "Info: write_sdc -pt" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.813 " "Info: Worst-case setup slack is -7.813" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.813      -218.979 MatrixKeyBoard:inst\|Trigger:inst2\|Q0  " "Info:    -7.813      -218.979 MatrixKeyBoard:inst\|Trigger:inst2\|Q0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.560       -84.638 CountDown:inst5\|CountDownControl:inst13\|inst5  " "Info:    -5.560       -84.638 CountDown:inst5\|CountDownControl:inst13\|inst5 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.704       -75.119 CP_High  " "Info:    -2.704       -75.119 CP_High " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.494        -9.976 M25Counter:inst3\|74161:inst1\|f74161:sub\|9  " "Info:    -2.494        -9.976 M25Counter:inst3\|74161:inst1\|f74161:sub\|9 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.302        -8.760 CP_Low  " "Info:    -1.302        -8.760 CP_Low " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.446 " "Info: Worst-case hold slack is -1.446" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.446       -11.401 CountDown:inst5\|CountDownControl:inst13\|inst5  " "Info:    -1.446       -11.401 CountDown:inst5\|CountDownControl:inst13\|inst5 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.993        -4.865 CP_Low  " "Info:    -0.993        -4.865 CP_Low " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.745        -2.128 M25Counter:inst3\|74161:inst1\|f74161:sub\|9  " "Info:    -0.745        -2.128 M25Counter:inst3\|74161:inst1\|f74161:sub\|9 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.223         0.000 CP_High  " "Info:     0.223         0.000 CP_High " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381         0.000 MatrixKeyBoard:inst\|Trigger:inst2\|Q0  " "Info:     0.381         0.000 MatrixKeyBoard:inst\|Trigger:inst2\|Q0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.285 " "Info: Worst-case recovery slack is -8.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.285      -111.376 MatrixKeyBoard:inst\|Trigger:inst2\|Q0  " "Info:    -8.285      -111.376 MatrixKeyBoard:inst\|Trigger:inst2\|Q0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.322        -1.288 CountDown:inst5\|CountDownControl:inst13\|inst5  " "Info:    -0.322        -1.288 CountDown:inst5\|CountDownControl:inst13\|inst5 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.230         0.000 M25Counter:inst3\|74161:inst1\|f74161:sub\|9  " "Info:     0.230         0.000 M25Counter:inst3\|74161:inst1\|f74161:sub\|9 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.897 " "Info: Worst-case removal slack is -2.897" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.897       -16.204 CountDown:inst5\|CountDownControl:inst13\|inst5  " "Info:    -2.897       -16.204 CountDown:inst5\|CountDownControl:inst13\|inst5 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.314        -1.256 M25Counter:inst3\|74161:inst1\|f74161:sub\|9  " "Info:    -0.314        -1.256 M25Counter:inst3\|74161:inst1\|f74161:sub\|9 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.706         0.000 MatrixKeyBoard:inst\|Trigger:inst2\|Q0  " "Info:     0.706         0.000 MatrixKeyBoard:inst\|Trigger:inst2\|Q0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Info: Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -107.952 CP_High  " "Info:    -3.201      -107.952 CP_High " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -13.409 CP_Low  " "Info:    -3.000       -13.409 CP_Low " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -60.967 MatrixKeyBoard:inst\|Trigger:inst2\|Q0  " "Info:    -1.487       -60.967 MatrixKeyBoard:inst\|Trigger:inst2\|Q0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -44.964 CountDown:inst5\|CountDownControl:inst13\|inst5  " "Info:    -1.487       -44.964 CountDown:inst5\|CountDownControl:inst13\|inst5 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -5.948 M25Counter:inst3\|74161:inst1\|f74161:sub\|9  " "Info:    -1.487        -5.948 M25Counter:inst3\|74161:inst1\|f74161:sub\|9 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "236 " "Info: Peak virtual memory: 236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 25 14:07:04 2018 " "Info: Processing ended: Tue Dec 25 14:07:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|_~0  from: dataa  to: combout " "Info: Cell: inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|_~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|_~1  from: datab  to: combout " "Info: Cell: inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|_~1  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|_~2  from: datab  to: combout " "Info: Cell: inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|_~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|_~3  from: datab  to: combout " "Info: Cell: inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|_~3  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|_~0  from: datac  to: combout " "Info: Cell: inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|_~0  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|_~1  from: datac  to: combout " "Info: Cell: inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|_~1  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|_~2  from: dataa  to: combout " "Info: Cell: inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|_~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|_~3  from: datac  to: combout " "Info: Cell: inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|_~3  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|_~0  from: dataa  to: combout " "Info: Cell: inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|_~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|_~1  from: dataa  to: combout " "Info: Cell: inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|_~1  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|_~2  from: dataa  to: combout " "Info: Cell: inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|_~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|_~3  from: dataa  to: combout " "Info: Cell: inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|_~3  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CP_High\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CP_High\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CP_High\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CP_High\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CP_High\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CP_High\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CP_High\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CP_High\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CP_High\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CP_High\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CP_High\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CP_High\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CP_High\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CP_High\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CP_High\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CP_High\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CP_Low\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CP_Low\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CP_Low\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CP_Low\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CP_Low\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CP_Low\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CP_Low\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CP_Low\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CP_Low\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CP_Low\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CP_Low\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CP_Low\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CP_Low\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CP_Low\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CP_Low\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CP_Low\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{CP_Low\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{CP_Low\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{CP_Low\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{CP_Low\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{CP_Low\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{CP_Low\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{CP_Low\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{CP_Low\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{CP_Low\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{CP_Low\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{CP_Low\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{CP_Low\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{CP_Low\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{CP_Low\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{CP_Low\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{CP_Low\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.265 " "Info: Worst-case setup slack is -7.265" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.265      -205.114 MatrixKeyBoard:inst\|Trigger:inst2\|Q0  " "Info:    -7.265      -205.114 MatrixKeyBoard:inst\|Trigger:inst2\|Q0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.230       -76.704 CountDown:inst5\|CountDownControl:inst13\|inst5  " "Info:    -5.230       -76.704 CountDown:inst5\|CountDownControl:inst13\|inst5 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.351       -65.406 CP_High  " "Info:    -2.351       -65.406 CP_High " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.192        -8.768 M25Counter:inst3\|74161:inst1\|f74161:sub\|9  " "Info:    -2.192        -8.768 M25Counter:inst3\|74161:inst1\|f74161:sub\|9 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.180        -7.666 CP_Low  " "Info:    -1.180        -7.666 CP_Low " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.354 " "Info: Worst-case hold slack is -1.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.354       -11.130 CountDown:inst5\|CountDownControl:inst13\|inst5  " "Info:    -1.354       -11.130 CountDown:inst5\|CountDownControl:inst13\|inst5 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.998        -4.913 CP_Low  " "Info:    -0.998        -4.913 CP_Low " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.847        -2.373 M25Counter:inst3\|74161:inst1\|f74161:sub\|9  " "Info:    -0.847        -2.373 M25Counter:inst3\|74161:inst1\|f74161:sub\|9 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150         0.000 CP_High  " "Info:     0.150         0.000 CP_High " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347         0.000 MatrixKeyBoard:inst\|Trigger:inst2\|Q0  " "Info:     0.347         0.000 MatrixKeyBoard:inst\|Trigger:inst2\|Q0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.695 " "Info: Worst-case recovery slack is -7.695" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.695      -104.487 MatrixKeyBoard:inst\|Trigger:inst2\|Q0  " "Info:    -7.695      -104.487 MatrixKeyBoard:inst\|Trigger:inst2\|Q0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.216        -0.864 CountDown:inst5\|CountDownControl:inst13\|inst5  " "Info:    -0.216        -0.864 CountDown:inst5\|CountDownControl:inst13\|inst5 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.480         0.000 M25Counter:inst3\|74161:inst1\|f74161:sub\|9  " "Info:     0.480         0.000 M25Counter:inst3\|74161:inst1\|f74161:sub\|9 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.775 " "Info: Worst-case removal slack is -2.775" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.775       -16.056 CountDown:inst5\|CountDownControl:inst13\|inst5  " "Info:    -2.775       -16.056 CountDown:inst5\|CountDownControl:inst13\|inst5 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.374        -1.496 M25Counter:inst3\|74161:inst1\|f74161:sub\|9  " "Info:    -0.374        -1.496 M25Counter:inst3\|74161:inst1\|f74161:sub\|9 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.640         0.000 MatrixKeyBoard:inst\|Trigger:inst2\|Q0  " "Info:     0.640         0.000 MatrixKeyBoard:inst\|Trigger:inst2\|Q0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Info: Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -107.952 CP_High  " "Info:    -3.201      -107.952 CP_High " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -13.409 CP_Low  " "Info:    -3.000       -13.409 CP_Low " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -60.978 MatrixKeyBoard:inst\|Trigger:inst2\|Q0  " "Info:    -1.487       -60.978 MatrixKeyBoard:inst\|Trigger:inst2\|Q0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -48.320 CountDown:inst5\|CountDownControl:inst13\|inst5  " "Info:    -1.487       -48.320 CountDown:inst5\|CountDownControl:inst13\|inst5 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -6.228 M25Counter:inst3\|74161:inst1\|f74161:sub\|9  " "Info:    -1.487        -6.228 M25Counter:inst3\|74161:inst1\|f74161:sub\|9 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|_~0  from: dataa  to: combout " "Info: Cell: inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|_~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|_~1  from: datab  to: combout " "Info: Cell: inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|_~1  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|_~2  from: datab  to: combout " "Info: Cell: inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|_~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|_~3  from: datab  to: combout " "Info: Cell: inst5\|inst\|inst37\|lpm_counter_component\|auto_generated\|_~3  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|_~0  from: datac  to: combout " "Info: Cell: inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|_~0  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|_~1  from: datac  to: combout " "Info: Cell: inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|_~1  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|_~2  from: dataa  to: combout " "Info: Cell: inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|_~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|_~3  from: datac  to: combout " "Info: Cell: inst5\|inst\|inst43\|lpm_counter_component\|auto_generated\|_~3  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|_~0  from: dataa  to: combout " "Info: Cell: inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|_~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|_~1  from: dataa  to: combout " "Info: Cell: inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|_~1  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|_~2  from: dataa  to: combout " "Info: Cell: inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|_~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|_~3  from: dataa  to: combout " "Info: Cell: inst5\|inst\|inst\|lpm_counter_component\|auto_generated\|_~3  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CP_High\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CP_High\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CP_High\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CP_High\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CP_High\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CP_High\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CP_High\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CP_High\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CP_High\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CP_High\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CP_High\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CP_High\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CP_High\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CP_High\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CP_High\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CP_High\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CP_Low\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CP_Low\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CP_Low\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CP_Low\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CP_Low\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CP_Low\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CP_Low\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CP_Low\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CP_Low\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CP_Low\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CP_Low\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CP_Low\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CP_Low\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CP_Low\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CP_Low\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CP_Low\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_Low\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{CP_Low\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{CP_Low\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{CP_Low\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{CP_Low\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{CP_Low\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{CP_Low\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{CP_Low\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{CP_Low\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{CP_Low\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{CP_Low\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{CP_Low\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{CP_Low\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{CP_Low\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -rise_to \[get_clocks \{CP_Low\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{CP_Low\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP_High\}\] -fall_to \[get_clocks \{CP_Low\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{MatrixKeyBoard:inst\|Trigger:inst2\|Q0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{M25Counter:inst3\|74161:inst1\|f74161:sub\|9\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -rise_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -fall_to \[get_clocks \{CountDown:inst5\|CountDownControl:inst13\|inst5\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.903 " "Info: Worst-case setup slack is -2.903" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.903       -73.632 MatrixKeyBoard:inst\|Trigger:inst2\|Q0  " "Info:    -2.903       -73.632 MatrixKeyBoard:inst\|Trigger:inst2\|Q0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.019       -26.102 CountDown:inst5\|CountDownControl:inst13\|inst5  " "Info:    -2.019       -26.102 CountDown:inst5\|CountDownControl:inst13\|inst5 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.631       -10.331 CP_High  " "Info:    -0.631       -10.331 CP_High " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.487        -1.948 M25Counter:inst3\|74161:inst1\|f74161:sub\|9  " "Info:    -0.487        -1.948 M25Counter:inst3\|74161:inst1\|f74161:sub\|9 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.024        -0.047 CP_Low  " "Info:    -0.024        -0.047 CP_Low " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.557 " "Info: Worst-case hold slack is -0.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.557        -4.247 CountDown:inst5\|CountDownControl:inst13\|inst5  " "Info:    -0.557        -4.247 CountDown:inst5\|CountDownControl:inst13\|inst5 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.477        -2.328 CP_Low  " "Info:    -0.477        -2.328 CP_Low " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.348        -1.049 M25Counter:inst3\|74161:inst1\|f74161:sub\|9  " "Info:    -0.348        -1.049 M25Counter:inst3\|74161:inst1\|f74161:sub\|9 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.093         0.000 MatrixKeyBoard:inst\|Trigger:inst2\|Q0  " "Info:     0.093         0.000 MatrixKeyBoard:inst\|Trigger:inst2\|Q0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129         0.000 CP_High  " "Info:     0.129         0.000 CP_High " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.474 " "Info: Worst-case recovery slack is -3.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.474       -43.871 MatrixKeyBoard:inst\|Trigger:inst2\|Q0  " "Info:    -3.474       -43.871 MatrixKeyBoard:inst\|Trigger:inst2\|Q0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.141        -0.564 CountDown:inst5\|CountDownControl:inst13\|inst5  " "Info:    -0.141        -0.564 CountDown:inst5\|CountDownControl:inst13\|inst5 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.106         0.000 M25Counter:inst3\|74161:inst1\|f74161:sub\|9  " "Info:     0.106         0.000 M25Counter:inst3\|74161:inst1\|f74161:sub\|9 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.148 " "Info: Worst-case removal slack is -1.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.148        -6.108 CountDown:inst5\|CountDownControl:inst13\|inst5  " "Info:    -1.148        -6.108 CountDown:inst5\|CountDownControl:inst13\|inst5 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.040        -0.160 M25Counter:inst3\|74161:inst1\|f74161:sub\|9  " "Info:    -0.040        -0.160 M25Counter:inst3\|74161:inst1\|f74161:sub\|9 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173         0.000 MatrixKeyBoard:inst\|Trigger:inst2\|Q0  " "Info:     0.173         0.000 MatrixKeyBoard:inst\|Trigger:inst2\|Q0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -47.296 CP_High  " "Info:    -3.000       -47.296 CP_High " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -10.733 CP_Low  " "Info:    -3.000       -10.733 CP_Low " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -41.000 MatrixKeyBoard:inst\|Trigger:inst2\|Q0  " "Info:    -1.000       -41.000 MatrixKeyBoard:inst\|Trigger:inst2\|Q0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -24.840 CountDown:inst5\|CountDownControl:inst13\|inst5  " "Info:    -1.000       -24.840 CountDown:inst5\|CountDownControl:inst13\|inst5 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 M25Counter:inst3\|74161:inst1\|f74161:sub\|9  " "Info:    -1.000        -4.000 M25Counter:inst3\|74161:inst1\|f74161:sub\|9 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 23 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "273 " "Info: Peak virtual memory: 273 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 25 14:07:09 2018 " "Info: Processing ended: Tue Dec 25 14:07:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 25 14:07:11 2018 " "Info: Processing started: Tue Dec 25 14:07:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Microwave -c Microwave " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off Microwave -c Microwave" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Microwave_8_1200mv_85c_slow.vho D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/simulation/activehdl/ simulation " "Info: Generated file Microwave_8_1200mv_85c_slow.vho in folder \"D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/simulation/activehdl/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Microwave_8_1200mv_0c_slow.vho D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/simulation/activehdl/ simulation " "Info: Generated file Microwave_8_1200mv_0c_slow.vho in folder \"D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/simulation/activehdl/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Microwave_min_1200mv_0c_fast.vho D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/simulation/activehdl/ simulation " "Info: Generated file Microwave_min_1200mv_0c_fast.vho in folder \"D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/simulation/activehdl/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Microwave.vho D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/simulation/activehdl/ simulation " "Info: Generated file Microwave.vho in folder \"D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/simulation/activehdl/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Microwave_8_1200mv_85c_vhd_slow.sdo D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/simulation/activehdl/ simulation " "Info: Generated file Microwave_8_1200mv_85c_vhd_slow.sdo in folder \"D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/simulation/activehdl/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Microwave_8_1200mv_0c_vhd_slow.sdo D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/simulation/activehdl/ simulation " "Info: Generated file Microwave_8_1200mv_0c_vhd_slow.sdo in folder \"D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/simulation/activehdl/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Microwave_min_1200mv_0c_vhd_fast.sdo D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/simulation/activehdl/ simulation " "Info: Generated file Microwave_min_1200mv_0c_vhd_fast.sdo in folder \"D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/simulation/activehdl/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Microwave_vhd.sdo D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/simulation/activehdl/ simulation " "Info: Generated file Microwave_vhd.sdo in folder \"D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/simulation/activehdl/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Microwave.vo D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/timing/primetime/ timing analysis " "Info: Generated file Microwave.vo in folder \"D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/timing/primetime/\" for EDA timing analysis tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Microwave_8_1200mv_85c_v_slow.sdo D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/timing/primetime/ timing analysis " "Info: Generated file Microwave_8_1200mv_85c_v_slow.sdo in folder \"D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/timing/primetime/\" for EDA timing analysis tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Microwave_8_1200mv_0c_v_slow.sdo D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/timing/primetime/ timing analysis " "Info: Generated file Microwave_8_1200mv_0c_v_slow.sdo in folder \"D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/timing/primetime/\" for EDA timing analysis tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Microwave_min_1200mv_0c_v_fast.sdo D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/timing/primetime/ timing analysis " "Info: Generated file Microwave_min_1200mv_0c_v_fast.sdo in folder \"D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/timing/primetime/\" for EDA timing analysis tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Microwave_v.sdo D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/timing/primetime/ timing analysis " "Info: Generated file Microwave_v.sdo in folder \"D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/timing/primetime/\" for EDA timing analysis tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ------------------------------------------------------------" {  } {  } 0 0 "------------------------------------------------------------" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: eda_pt_script.tcl version: #1" {  } {  } 0 0 "eda_pt_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: eda_pt_generate.tcl version: #1" {  } {  } 0 0 "eda_pt_generate.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: eda_pt_conversion.tcl version: #1" {  } {  } 0 0 "eda_pt_conversion.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ------------------------------------------------------------" {  } {  } 0 0 "------------------------------------------------------------" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "FireConstant.qip " "Warning: Tcl Script File FireConstant.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE FireConstant.qip " "Info: set_global_assignment -name QIP_FILE FireConstant.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "Constant_4bit.qip " "Warning: Tcl Script File Constant_4bit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE Constant_4bit.qip " "Info: set_global_assignment -name QIP_FILE Constant_4bit.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: --------------------------------------------------------" {  } {  } 0 0 "--------------------------------------------------------" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Generated D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/timing/primetime/Microwave.collections.sdc" {  } {  } 0 0 "Generated D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/timing/primetime/Microwave.collections.sdc" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: --------------------------------------------------------" {  } {  } 0 0 "--------------------------------------------------------" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: --------------------------------------------------------" {  } {  } 0 0 "--------------------------------------------------------" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Generated D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/timing/primetime/Microwave.pt.tcl" {  } {  } 0 0 "Generated D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/timing/primetime/Microwave.pt.tcl" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: --------------------------------------------------------" {  } {  } 0 0 "--------------------------------------------------------" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "228 " "Info: Peak virtual memory: 228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 25 14:07:15 2018 " "Info: Processing ended: Tue Dec 25 14:07:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 88 s " "Info: Quartus II Full Compilation was successful. 0 errors, 88 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
