
     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp VHDL Synthesis Compiler: Version 6.3 IR 35
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  BCD.vhd
Options:    -m -yu -e10 -w100 -o2 -ygs -fP -v10 -dc22v10 -ppalce22v10-25pc/pi -b BCD.vhd -u BCD.hie
======================================================================

vhdlfe V6.3 IR 35:  VHDL parser
Thu Nov 07 11:01:34 2024

Library 'work' => directory 'lc22v10'
Linking 'C:\Program Files (x86)\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\Warp\lib\common\work\cypress.vif'.
Library 'ieee' => directory 'C:\Program Files (x86)\Cypress\Warp\lib\ieee\work'
Linking 'C:\Program Files (x86)\Cypress\Warp\lib\ieee\work\stdlogic.vif'.

vhdlfe:  No errors.


tovif V6.3 IR 35:  High-level synthesis
Thu Nov 07 11:01:34 2024

Linking 'C:\Program Files (x86)\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\Warp\lib\ieee\work\stdlogic.vif'.

tovif:  No errors.


topld V6.3 IR 35:  Synthesis and optimization
Thu Nov 07 11:01:34 2024

Linking 'C:\Program Files (x86)\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\Warp\lib\ieee\work\stdlogic.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------



------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 10.
----------------------------------------------------------
Created 11 PLD nodes.

topld:  No errors.

----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN HEADER INFORMATION  (11:01:35)

Input File(s): BCD.pla
Device       : C22V10
Package      : palce22v10-25pc/pi
ReportFile   : BCD.rpt

Program Controls:
    COMMAND LANGUAGE_VHDL 
    COMMAND PROPERTY BUS_HOLD ENABLE 

Signal Requests:
    GROUP USEPOL ALL
    GROUP FAST_SLEW ALL

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (11:01:35)

Messages:
  Information: Optimizing logic using best output polarity for signals:
         f g h i j k l



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       MINOPT.EXE     01/NOV/1999  [v4.02 ] 6.3 IR 35

LOGIC MINIMIZATION         ()

Messages:


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (11:01:35)

Messages:
  Information: Optimizing Banked Preset/Reset requirements.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Equations" icon=FILE_RPT_EQUATION>
DESIGN EQUATIONS           (11:01:35)
</CYPRESSTAG>

    /f =
          b * /c * /d 

    /g =
          b * /c * d 
        + b * c * /d 

    /h =
          b * c * /d 
        + /a * c * /d 

    /i =
          /a * b * c * d 
        + /a * /b * /c * d 
        + /a * b * /c * /d 

    j =
          c * /d 
        + /b * /d 

    /k =
          /a * c * d 
        + /a * /b * d 
        + /a * /b * c 

    /l =
          /a * b * c * d 
        + /a * /b * /c 


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN RULE CHECK          (11:01:35)

Messages:
                 None.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Pinout" icon=FILE_RPT_PINOUT>
PINOUT INFORMATION   (11:01:35)
</CYPRESSTAG>
Messages:
  Information: All signals pre-placed in user design.


                                 C22V10
                 __________________________________________
              d =| 1|                                  |24|* not used       
              c =| 2|                                  |23|* not used       
              b =| 3|                                  |22|* not used       
              a =| 4|                                  |21|* not used       
       not used *| 5|                                  |20|= l              
       not used *| 6|                                  |19|= k              
       not used *| 7|                                  |18|= j              
       not used *| 8|                                  |17|= i              
       not used *| 9|                                  |16|= h              
       not used *|10|                                  |15|= g              
       not used *|11|                                  |14|= f              
       not used *|12|                                  |13|* not used       
                 __________________________________________


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
  Information: Checking for duplicate NODE logic.
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Utilization" icon=FILE_RPT_UTILIZATION>
RESOURCE UTILIZATION (11:01:35)
</CYPRESSTAG>
  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | Dedicated Inputs   |    3  |   11  |
                 | Clock/Inputs       |    1  |    1  |
                 | I/O Macrocells     |    7  |   10  |
                 ______________________________________
                                          11  /   22   = 50  %


  Information: Output Logic Product Term Utilization.

                  Node#  Output Signal Name  Used   Max
                 ________________________________________
                 | 14  |  f               |   1  |   8  |
                 | 15  |  g               |   2  |  10  |
                 | 16  |  h               |   2  |  12  |
                 | 17  |  i               |   3  |  14  |
                 | 18  |  j               |   2  |  16  |
                 | 19  |  k               |   3  |  16  |
                 | 20  |  l               |   2  |  14  |
                 | 21  |  Unused          |   0  |  12  |
                 | 22  |  Unused          |   0  |  10  |
                 | 23  |  Unused          |   0  |   8  |
                 | 25  |  Unused          |   0  |   1  |
                 ________________________________________
                                             15  / 121   = 12  %


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

JEDEC ASSEMBLE             (11:01:35)

Messages:
  Information: Output file 'BCD.pin' created.
  Information: Output file 'BCD.jed' created.

  Usercode:    
  Checksum:    762E



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully at 11:01:35
