;redcode
;assert 1
	SPL 0, <702
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP 192, #0
	ADD #274, 1
	ADD #274, 1
	MOV -1, <-43
	MOV 34, @12
	SPL 0, <702
	SUB #8, @-1
	SUB -20, @11
	DAT <274, <1
	SLT 34, @12
	DAT <274, <1
	DAT <274, <1
	MOV 34, @12
	SLT -30, 9
	MOV 34, @12
	JMP <127, 106
	SUB -12, @10
	CMP @-127, 100
	SUB @101, <10
	JMZ 117, <1
	JMZ 117, <1
	SUB 12, -5
	JMP <-27
	SLT #270, 81
	SLT 34, @12
	MOV -7, <-20
	JMN 7, #-4
	JMN 7, #-4
	CMP 347, <120
	JMP 101, @10
	JMZ 117, 8
	CMP #8, @-1
	SLT 34, @12
	SLT 37, @-4
	ADD #270, 81
	CMP #8, @-1
	SUB 748, 10
	SLT #274, 1
	CMP #8, @-1
	CMP #8, @-1
	CMP #8, @-1
	SPL 0, <702
	SPL 0, <702
	CMP #8, @-1
	CMP -207, <-120
	JMP 192, #0
	CMP #12, @300
	CMP #12, @300
	CMP #12, @300
