

================================================================
== Vitis HLS Report for 'sort_C_Pipeline_loop_diff_window_loop_diff_pe'
================================================================
* Date:           Thu Jun  8 14:59:52 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        kernel_acc
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.670 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_diff_window_loop_diff_pe  |        ?|        ?|         5|          2|          1|     ?|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoCalcMatrixC_i_7_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoCalcMatrixC_i_6_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoCalcMatrixC_i_5_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoCalcMatrixC_i_4_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoCalcMatrixC_i_3_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoCalcMatrixC_i_2_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoCalcMatrixC_i_1_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoCalcMatrixC_i_0_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifoMatrixCIdx_i_7_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifoMatrixCIdx_i_6_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifoMatrixCIdx_i_5_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifoMatrixCIdx_i_4_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifoMatrixCIdx_i_3_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifoMatrixCIdx_i_2_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifoMatrixCIdx_i_1_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifoMatrixCIdx_i_0_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln143_1_read = read i34 @_ssdm_op_Read.ap_auto.i34, i34 %zext_ln143_1"   --->   Operation 25 'read' 'zext_ln143_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i34 0, i34 %indvar_flatten"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.44>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i34 %indvar_flatten" [kernel.cpp:148]   --->   Operation 28 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.02ns)   --->   "%icmp_ln148 = icmp_eq  i34 %indvar_flatten_load, i34 %zext_ln143_1_read" [kernel.cpp:148]   --->   Operation 29 'icmp' 'icmp_ln148' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.02ns)   --->   "%add_ln148 = add i34 %indvar_flatten_load, i34 1" [kernel.cpp:148]   --->   Operation 30 'add' 'add_ln148' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %icmp_ln148, void %.split18, void %._crit_edge.loopexit.exitStub" [kernel.cpp:148]   --->   Operation 31 'br' 'br_ln148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln148 = store i34 %add_ln148, i34 %indvar_flatten" [kernel.cpp:148]   --->   Operation 32 'store' 'store_ln148' <Predicate = (!icmp_ln148)> <Delay = 0.42>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 33 'br' 'br_ln0' <Predicate = (!icmp_ln148)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.94>
ST_3 : Operation 34 [1/1] (1.63ns)   --->   "%fifoMatrixCIdx_i_0_V_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifoMatrixCIdx_i_0_V" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 34 'read' 'fifoMatrixCIdx_i_0_V_read' <Predicate = (!icmp_ln148)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = -1> <FIFO>
ST_3 : Operation 35 [1/1] (1.63ns)   --->   "%fifoCalcMatrixC_i_0_V_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifoCalcMatrixC_i_0_V" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 35 'read' 'fifoCalcMatrixC_i_0_V_read' <Predicate = (!icmp_ln148)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = -1> <FIFO>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%bitcast_ln145 = bitcast i32 %fifoCalcMatrixC_i_0_V_read" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 36 'bitcast' 'bitcast_ln145' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (2.30ns)   --->   "%d = fpext i32 %bitcast_ln145"   --->   Operation 37 'fpext' 'd' <Predicate = (!icmp_ln148)> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %fifoMatrixCIdx_i_0_V_read, i32 15"   --->   Operation 38 'bitselect' 'tmp_11' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln158 = br i1 %tmp_11, void %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0, void %V.i.i18263.case.1.1_ifconv" [kernel.cpp:158]   --->   Operation 39 'br' 'br_ln158' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln573 = zext i16 %fifoMatrixCIdx_i_0_V_read"   --->   Operation 40 'zext' 'zext_ln573' <Predicate = (!icmp_ln148 & !tmp_11)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%matrixC_buffer_V_0_addr = getelementptr i32 %matrixC_buffer_V_0, i64 0, i64 %zext_ln573" [kernel.cpp:120]   --->   Operation 41 'getelementptr' 'matrixC_buffer_V_0_addr' <Predicate = (!icmp_ln148 & !tmp_11)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.63ns)   --->   "%fifoMatrixCIdx_i_1_V_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifoMatrixCIdx_i_1_V" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 42 'read' 'fifoMatrixCIdx_i_1_V_read' <Predicate = (!icmp_ln148)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = -1> <FIFO>
ST_3 : Operation 43 [1/1] (1.63ns)   --->   "%fifoCalcMatrixC_i_1_V_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifoCalcMatrixC_i_1_V" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 43 'read' 'fifoCalcMatrixC_i_1_V_read' <Predicate = (!icmp_ln148)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = -1> <FIFO>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%bitcast_ln145_1 = bitcast i32 %fifoCalcMatrixC_i_1_V_read" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 44 'bitcast' 'bitcast_ln145_1' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (2.30ns)   --->   "%d_1 = fpext i32 %bitcast_ln145_1"   --->   Operation 45 'fpext' 'd_1' <Predicate = (!icmp_ln148)> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %fifoMatrixCIdx_i_1_V_read, i32 15"   --->   Operation 46 'bitselect' 'tmp_15' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln158 = br i1 %tmp_15, void %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1, void %V.i.i18263.case.2.2_ifconv" [kernel.cpp:158]   --->   Operation 47 'br' 'br_ln158' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln573_1 = zext i16 %fifoMatrixCIdx_i_1_V_read"   --->   Operation 48 'zext' 'zext_ln573_1' <Predicate = (!icmp_ln148 & !tmp_15)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%matrixC_buffer_V_1_addr = getelementptr i32 %matrixC_buffer_V_1, i64 0, i64 %zext_ln573_1" [kernel.cpp:120]   --->   Operation 49 'getelementptr' 'matrixC_buffer_V_1_addr' <Predicate = (!icmp_ln148 & !tmp_15)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.63ns)   --->   "%fifoMatrixCIdx_i_2_V_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifoMatrixCIdx_i_2_V" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 50 'read' 'fifoMatrixCIdx_i_2_V_read' <Predicate = (!icmp_ln148)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = -1> <FIFO>
ST_3 : Operation 51 [1/1] (1.63ns)   --->   "%fifoCalcMatrixC_i_2_V_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifoCalcMatrixC_i_2_V" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 51 'read' 'fifoCalcMatrixC_i_2_V_read' <Predicate = (!icmp_ln148)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = -1> <FIFO>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%bitcast_ln145_2 = bitcast i32 %fifoCalcMatrixC_i_2_V_read" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 52 'bitcast' 'bitcast_ln145_2' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_3 : Operation 53 [2/2] (2.30ns)   --->   "%d_2 = fpext i32 %bitcast_ln145_2"   --->   Operation 53 'fpext' 'd_2' <Predicate = (!icmp_ln148)> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %fifoMatrixCIdx_i_2_V_read, i32 15"   --->   Operation 54 'bitselect' 'tmp_19' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln158 = br i1 %tmp_19, void %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2, void %V.i.i18263.case.3.3_ifconv" [kernel.cpp:158]   --->   Operation 55 'br' 'br_ln158' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln573_2 = zext i16 %fifoMatrixCIdx_i_2_V_read"   --->   Operation 56 'zext' 'zext_ln573_2' <Predicate = (!icmp_ln148 & !tmp_19)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%matrixC_buffer_V_2_addr = getelementptr i32 %matrixC_buffer_V_2, i64 0, i64 %zext_ln573_2" [kernel.cpp:120]   --->   Operation 57 'getelementptr' 'matrixC_buffer_V_2_addr' <Predicate = (!icmp_ln148 & !tmp_19)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.63ns)   --->   "%fifoMatrixCIdx_i_3_V_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifoMatrixCIdx_i_3_V" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 58 'read' 'fifoMatrixCIdx_i_3_V_read' <Predicate = (!icmp_ln148)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = -1> <FIFO>
ST_3 : Operation 59 [1/1] (1.63ns)   --->   "%fifoCalcMatrixC_i_3_V_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifoCalcMatrixC_i_3_V" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 59 'read' 'fifoCalcMatrixC_i_3_V_read' <Predicate = (!icmp_ln148)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = -1> <FIFO>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%bitcast_ln145_3 = bitcast i32 %fifoCalcMatrixC_i_3_V_read" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 60 'bitcast' 'bitcast_ln145_3' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (2.30ns)   --->   "%d_3 = fpext i32 %bitcast_ln145_3"   --->   Operation 61 'fpext' 'd_3' <Predicate = (!icmp_ln148)> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %fifoMatrixCIdx_i_3_V_read, i32 15"   --->   Operation 62 'bitselect' 'tmp_23' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln158 = br i1 %tmp_23, void %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3, void %V.i.i18263.case.4.4_ifconv" [kernel.cpp:158]   --->   Operation 63 'br' 'br_ln158' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln573_3 = zext i16 %fifoMatrixCIdx_i_3_V_read"   --->   Operation 64 'zext' 'zext_ln573_3' <Predicate = (!icmp_ln148 & !tmp_23)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%matrixC_buffer_V_3_addr = getelementptr i32 %matrixC_buffer_V_3, i64 0, i64 %zext_ln573_3" [kernel.cpp:120]   --->   Operation 65 'getelementptr' 'matrixC_buffer_V_3_addr' <Predicate = (!icmp_ln148 & !tmp_23)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.67>
ST_4 : Operation 66 [1/2] (2.30ns)   --->   "%d = fpext i32 %bitcast_ln145"   --->   Operation 66 'fpext' 'd' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%bitcast_ln709 = bitcast i64 %d"   --->   Operation 67 'bitcast' 'bitcast_ln709' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln566 = trunc i64 %bitcast_ln709"   --->   Operation 68 'trunc' 'trunc_ln566' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln709, i32 63"   --->   Operation 69 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln709, i32 52, i32 62"   --->   Operation 70 'partselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln494 = zext i11 %p_Result_4"   --->   Operation 71 'zext' 'zext_ln494' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln574 = trunc i64 %bitcast_ln709"   --->   Operation 72 'trunc' 'trunc_ln574' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574"   --->   Operation 73 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln578 = zext i53 %tmp_1"   --->   Operation 74 'zext' 'zext_ln578' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.10ns)   --->   "%sub_ln494 = sub i54 0, i54 %zext_ln578"   --->   Operation 75 'sub' 'sub_ln494' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.40ns)   --->   "%select_ln579 = select i1 %tmp, i54 %sub_ln494, i54 %zext_ln578"   --->   Operation 76 'select' 'select_ln579' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (1.13ns)   --->   "%icmp_ln580 = icmp_eq  i63 %trunc_ln566, i63 0"   --->   Operation 77 'icmp' 'icmp_ln580' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.80ns)   --->   "%sub_ln584 = sub i12 1075, i12 %zext_ln494"   --->   Operation 78 'sub' 'sub_ln584' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.97ns)   --->   "%icmp_ln590 = icmp_sgt  i12 %sub_ln584, i12 16"   --->   Operation 79 'icmp' 'icmp_ln590' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.80ns)   --->   "%add_ln590 = add i12 %sub_ln584, i12 4080"   --->   Operation 80 'add' 'add_ln590' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.80ns)   --->   "%sub_ln590 = sub i12 16, i12 %sub_ln584"   --->   Operation 81 'sub' 'sub_ln590' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.37ns)   --->   "%select_ln590 = select i1 %icmp_ln590, i12 %add_ln590, i12 %sub_ln590"   --->   Operation 82 'select' 'select_ln590' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln591 = sext i12 %select_ln590"   --->   Operation 83 'sext' 'sext_ln591' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.97ns)   --->   "%icmp_ln591 = icmp_eq  i12 %sub_ln584, i12 16"   --->   Operation 84 'icmp' 'icmp_ln591' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln592 = trunc i54 %select_ln579"   --->   Operation 85 'trunc' 'trunc_ln592' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.97ns)   --->   "%icmp_ln594 = icmp_ult  i12 %select_ln590, i12 54"   --->   Operation 86 'icmp' 'icmp_ln594' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %select_ln590, i32 5, i32 11"   --->   Operation 87 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.81ns)   --->   "%icmp_ln612 = icmp_eq  i7 %tmp_9, i7 0"   --->   Operation 88 'icmp' 'icmp_ln612' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_8)   --->   "%shl_ln613 = shl i32 %trunc_ln592, i32 %sext_ln591"   --->   Operation 89 'shl' 'shl_ln613' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_8)   --->   "%select_ln612 = select i1 %icmp_ln612, i32 %shl_ln613, i32 0"   --->   Operation 90 'select' 'select_ln612' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln591)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %fifoCalcMatrixC_i_0_V_read, i32 31"   --->   Operation 91 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln591)   --->   "%select_ln597 = select i1 %tmp_10, i32 4294967295, i32 0"   --->   Operation 92 'select' 'select_ln597' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln591)   --->   "%xor_ln580 = xor i1 %icmp_ln580, i1 1"   --->   Operation 93 'xor' 'xor_ln580' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln591)   --->   "%and_ln591 = and i1 %icmp_ln591, i1 %xor_ln580"   --->   Operation 94 'and' 'and_ln591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln591 = select i1 %and_ln591, i32 %trunc_ln592, i32 %select_ln597"   --->   Operation 95 'select' 'select_ln591' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.28ns)   --->   "%or_ln591 = or i1 %icmp_ln580, i1 %icmp_ln591"   --->   Operation 96 'or' 'or_ln591' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_8)   --->   "%or_ln590 = or i1 %or_ln591, i1 %icmp_ln590"   --->   Operation 97 'or' 'or_ln590' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (1.38ns) (out node of the LUT)   --->   "%select_ln590_8 = select i1 %or_ln590, i32 %select_ln591, i32 %select_ln612"   --->   Operation 98 'select' 'select_ln590_8' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 99 [2/2] (0.67ns)   --->   "%matrixC_buffer_V_0_load = load i3 %matrixC_buffer_V_0_addr" [kernel.cpp:120]   --->   Operation 99 'load' 'matrixC_buffer_V_0_load' <Predicate = (!tmp_11)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 100 [1/2] (2.30ns)   --->   "%d_1 = fpext i32 %bitcast_ln145_1"   --->   Operation 100 'fpext' 'd_1' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%bitcast_ln709_1 = bitcast i64 %d_1"   --->   Operation 101 'bitcast' 'bitcast_ln709_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln566_1 = trunc i64 %bitcast_ln709_1"   --->   Operation 102 'trunc' 'trunc_ln566_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln709_1, i32 63"   --->   Operation 103 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%p_Result_4_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln709_1, i32 52, i32 62"   --->   Operation 104 'partselect' 'p_Result_4_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln494_1 = zext i11 %p_Result_4_1"   --->   Operation 105 'zext' 'zext_ln494_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln574_1 = trunc i64 %bitcast_ln709_1"   --->   Operation 106 'trunc' 'trunc_ln574_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_1"   --->   Operation 107 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln578_1 = zext i53 %tmp_2"   --->   Operation 108 'zext' 'zext_ln578_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (1.10ns)   --->   "%sub_ln494_1 = sub i54 0, i54 %zext_ln578_1"   --->   Operation 109 'sub' 'sub_ln494_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.40ns)   --->   "%select_ln579_1 = select i1 %tmp_12, i54 %sub_ln494_1, i54 %zext_ln578_1"   --->   Operation 110 'select' 'select_ln579_1' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (1.13ns)   --->   "%icmp_ln580_1 = icmp_eq  i63 %trunc_ln566_1, i63 0"   --->   Operation 111 'icmp' 'icmp_ln580_1' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.80ns)   --->   "%sub_ln584_1 = sub i12 1075, i12 %zext_ln494_1"   --->   Operation 112 'sub' 'sub_ln584_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.97ns)   --->   "%icmp_ln590_1 = icmp_sgt  i12 %sub_ln584_1, i12 16"   --->   Operation 113 'icmp' 'icmp_ln590_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.80ns)   --->   "%add_ln590_1 = add i12 %sub_ln584_1, i12 4080"   --->   Operation 114 'add' 'add_ln590_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.80ns)   --->   "%sub_ln590_1 = sub i12 16, i12 %sub_ln584_1"   --->   Operation 115 'sub' 'sub_ln590_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.37ns)   --->   "%select_ln590_1 = select i1 %icmp_ln590_1, i12 %add_ln590_1, i12 %sub_ln590_1"   --->   Operation 116 'select' 'select_ln590_1' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln591_1 = sext i12 %select_ln590_1"   --->   Operation 117 'sext' 'sext_ln591_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.97ns)   --->   "%icmp_ln591_1 = icmp_eq  i12 %sub_ln584_1, i12 16"   --->   Operation 118 'icmp' 'icmp_ln591_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln592_1 = trunc i54 %select_ln579_1"   --->   Operation 119 'trunc' 'trunc_ln592_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.97ns)   --->   "%icmp_ln594_1 = icmp_ult  i12 %select_ln590_1, i12 54"   --->   Operation 120 'icmp' 'icmp_ln594_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %select_ln590_1, i32 5, i32 11"   --->   Operation 121 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.81ns)   --->   "%icmp_ln612_1 = icmp_eq  i7 %tmp_13, i7 0"   --->   Operation 122 'icmp' 'icmp_ln612_1' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_9)   --->   "%shl_ln613_1 = shl i32 %trunc_ln592_1, i32 %sext_ln591_1"   --->   Operation 123 'shl' 'shl_ln613_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_9)   --->   "%select_ln612_1 = select i1 %icmp_ln612_1, i32 %shl_ln613_1, i32 0"   --->   Operation 124 'select' 'select_ln612_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_1)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %fifoCalcMatrixC_i_1_V_read, i32 31"   --->   Operation 125 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_1)   --->   "%select_ln597_1 = select i1 %tmp_14, i32 4294967295, i32 0"   --->   Operation 126 'select' 'select_ln597_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_1)   --->   "%xor_ln580_1 = xor i1 %icmp_ln580_1, i1 1"   --->   Operation 127 'xor' 'xor_ln580_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_1)   --->   "%and_ln591_1 = and i1 %icmp_ln591_1, i1 %xor_ln580_1"   --->   Operation 128 'and' 'and_ln591_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln591_1 = select i1 %and_ln591_1, i32 %trunc_ln592_1, i32 %select_ln597_1"   --->   Operation 129 'select' 'select_ln591_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.28ns)   --->   "%or_ln591_1 = or i1 %icmp_ln580_1, i1 %icmp_ln591_1"   --->   Operation 130 'or' 'or_ln591_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_9)   --->   "%or_ln590_1 = or i1 %or_ln591_1, i1 %icmp_ln590_1"   --->   Operation 131 'or' 'or_ln590_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (1.38ns) (out node of the LUT)   --->   "%select_ln590_9 = select i1 %or_ln590_1, i32 %select_ln591_1, i32 %select_ln612_1"   --->   Operation 132 'select' 'select_ln590_9' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 133 [2/2] (0.67ns)   --->   "%matrixC_buffer_V_1_load = load i3 %matrixC_buffer_V_1_addr" [kernel.cpp:120]   --->   Operation 133 'load' 'matrixC_buffer_V_1_load' <Predicate = (!tmp_15)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 134 [1/2] (2.30ns)   --->   "%d_2 = fpext i32 %bitcast_ln145_2"   --->   Operation 134 'fpext' 'd_2' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%bitcast_ln709_2 = bitcast i64 %d_2"   --->   Operation 135 'bitcast' 'bitcast_ln709_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln566_2 = trunc i64 %bitcast_ln709_2"   --->   Operation 136 'trunc' 'trunc_ln566_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln709_2, i32 63"   --->   Operation 137 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%p_Result_4_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln709_2, i32 52, i32 62"   --->   Operation 138 'partselect' 'p_Result_4_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln494_2 = zext i11 %p_Result_4_2"   --->   Operation 139 'zext' 'zext_ln494_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln574_2 = trunc i64 %bitcast_ln709_2"   --->   Operation 140 'trunc' 'trunc_ln574_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_2"   --->   Operation 141 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln578_2 = zext i53 %tmp_3"   --->   Operation 142 'zext' 'zext_ln578_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (1.10ns)   --->   "%sub_ln494_2 = sub i54 0, i54 %zext_ln578_2"   --->   Operation 143 'sub' 'sub_ln494_2' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.40ns)   --->   "%select_ln579_2 = select i1 %tmp_16, i54 %sub_ln494_2, i54 %zext_ln578_2"   --->   Operation 144 'select' 'select_ln579_2' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (1.13ns)   --->   "%icmp_ln580_2 = icmp_eq  i63 %trunc_ln566_2, i63 0"   --->   Operation 145 'icmp' 'icmp_ln580_2' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.80ns)   --->   "%sub_ln584_2 = sub i12 1075, i12 %zext_ln494_2"   --->   Operation 146 'sub' 'sub_ln584_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.97ns)   --->   "%icmp_ln590_2 = icmp_sgt  i12 %sub_ln584_2, i12 16"   --->   Operation 147 'icmp' 'icmp_ln590_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.80ns)   --->   "%add_ln590_2 = add i12 %sub_ln584_2, i12 4080"   --->   Operation 148 'add' 'add_ln590_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.80ns)   --->   "%sub_ln590_2 = sub i12 16, i12 %sub_ln584_2"   --->   Operation 149 'sub' 'sub_ln590_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.37ns)   --->   "%select_ln590_2 = select i1 %icmp_ln590_2, i12 %add_ln590_2, i12 %sub_ln590_2"   --->   Operation 150 'select' 'select_ln590_2' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln591_2 = sext i12 %select_ln590_2"   --->   Operation 151 'sext' 'sext_ln591_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.97ns)   --->   "%icmp_ln591_2 = icmp_eq  i12 %sub_ln584_2, i12 16"   --->   Operation 152 'icmp' 'icmp_ln591_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln592_2 = trunc i54 %select_ln579_2"   --->   Operation 153 'trunc' 'trunc_ln592_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.97ns)   --->   "%icmp_ln594_2 = icmp_ult  i12 %select_ln590_2, i12 54"   --->   Operation 154 'icmp' 'icmp_ln594_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %select_ln590_2, i32 5, i32 11"   --->   Operation 155 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.81ns)   --->   "%icmp_ln612_2 = icmp_eq  i7 %tmp_17, i7 0"   --->   Operation 156 'icmp' 'icmp_ln612_2' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_10)   --->   "%shl_ln613_2 = shl i32 %trunc_ln592_2, i32 %sext_ln591_2"   --->   Operation 157 'shl' 'shl_ln613_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_10)   --->   "%select_ln612_2 = select i1 %icmp_ln612_2, i32 %shl_ln613_2, i32 0"   --->   Operation 158 'select' 'select_ln612_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_2)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %fifoCalcMatrixC_i_2_V_read, i32 31"   --->   Operation 159 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_2)   --->   "%select_ln597_2 = select i1 %tmp_18, i32 4294967295, i32 0"   --->   Operation 160 'select' 'select_ln597_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_2)   --->   "%xor_ln580_2 = xor i1 %icmp_ln580_2, i1 1"   --->   Operation 161 'xor' 'xor_ln580_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_2)   --->   "%and_ln591_2 = and i1 %icmp_ln591_2, i1 %xor_ln580_2"   --->   Operation 162 'and' 'and_ln591_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln591_2 = select i1 %and_ln591_2, i32 %trunc_ln592_2, i32 %select_ln597_2"   --->   Operation 163 'select' 'select_ln591_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 164 [1/1] (0.28ns)   --->   "%or_ln591_2 = or i1 %icmp_ln580_2, i1 %icmp_ln591_2"   --->   Operation 164 'or' 'or_ln591_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_10)   --->   "%or_ln590_2 = or i1 %or_ln591_2, i1 %icmp_ln590_2"   --->   Operation 165 'or' 'or_ln590_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 166 [1/1] (1.38ns) (out node of the LUT)   --->   "%select_ln590_10 = select i1 %or_ln590_2, i32 %select_ln591_2, i32 %select_ln612_2"   --->   Operation 166 'select' 'select_ln590_10' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 167 [2/2] (0.67ns)   --->   "%matrixC_buffer_V_2_load = load i3 %matrixC_buffer_V_2_addr" [kernel.cpp:120]   --->   Operation 167 'load' 'matrixC_buffer_V_2_load' <Predicate = (!tmp_19)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 168 [1/2] (2.30ns)   --->   "%d_3 = fpext i32 %bitcast_ln145_3"   --->   Operation 168 'fpext' 'd_3' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%bitcast_ln709_3 = bitcast i64 %d_3"   --->   Operation 169 'bitcast' 'bitcast_ln709_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln566_3 = trunc i64 %bitcast_ln709_3"   --->   Operation 170 'trunc' 'trunc_ln566_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln709_3, i32 63"   --->   Operation 171 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%p_Result_4_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln709_3, i32 52, i32 62"   --->   Operation 172 'partselect' 'p_Result_4_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln494_3 = zext i11 %p_Result_4_3"   --->   Operation 173 'zext' 'zext_ln494_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln574_3 = trunc i64 %bitcast_ln709_3"   --->   Operation 174 'trunc' 'trunc_ln574_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_3"   --->   Operation 175 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln578_3 = zext i53 %tmp_4"   --->   Operation 176 'zext' 'zext_ln578_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (1.10ns)   --->   "%sub_ln494_3 = sub i54 0, i54 %zext_ln578_3"   --->   Operation 177 'sub' 'sub_ln494_3' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 178 [1/1] (0.40ns)   --->   "%select_ln579_3 = select i1 %tmp_20, i54 %sub_ln494_3, i54 %zext_ln578_3"   --->   Operation 178 'select' 'select_ln579_3' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 179 [1/1] (1.13ns)   --->   "%icmp_ln580_3 = icmp_eq  i63 %trunc_ln566_3, i63 0"   --->   Operation 179 'icmp' 'icmp_ln580_3' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 180 [1/1] (0.80ns)   --->   "%sub_ln584_3 = sub i12 1075, i12 %zext_ln494_3"   --->   Operation 180 'sub' 'sub_ln584_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 181 [1/1] (0.97ns)   --->   "%icmp_ln590_3 = icmp_sgt  i12 %sub_ln584_3, i12 16"   --->   Operation 181 'icmp' 'icmp_ln590_3' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 182 [1/1] (0.80ns)   --->   "%add_ln590_3 = add i12 %sub_ln584_3, i12 4080"   --->   Operation 182 'add' 'add_ln590_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 183 [1/1] (0.80ns)   --->   "%sub_ln590_3 = sub i12 16, i12 %sub_ln584_3"   --->   Operation 183 'sub' 'sub_ln590_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 184 [1/1] (0.37ns)   --->   "%select_ln590_3 = select i1 %icmp_ln590_3, i12 %add_ln590_3, i12 %sub_ln590_3"   --->   Operation 184 'select' 'select_ln590_3' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln591_3 = sext i12 %select_ln590_3"   --->   Operation 185 'sext' 'sext_ln591_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.97ns)   --->   "%icmp_ln591_3 = icmp_eq  i12 %sub_ln584_3, i12 16"   --->   Operation 186 'icmp' 'icmp_ln591_3' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln592_3 = trunc i54 %select_ln579_3"   --->   Operation 187 'trunc' 'trunc_ln592_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.97ns)   --->   "%icmp_ln594_3 = icmp_ult  i12 %select_ln590_3, i12 54"   --->   Operation 188 'icmp' 'icmp_ln594_3' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %select_ln590_3, i32 5, i32 11"   --->   Operation 189 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.81ns)   --->   "%icmp_ln612_3 = icmp_eq  i7 %tmp_21, i7 0"   --->   Operation 190 'icmp' 'icmp_ln612_3' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_11)   --->   "%shl_ln613_3 = shl i32 %trunc_ln592_3, i32 %sext_ln591_3"   --->   Operation 191 'shl' 'shl_ln613_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_11)   --->   "%select_ln612_3 = select i1 %icmp_ln612_3, i32 %shl_ln613_3, i32 0"   --->   Operation 192 'select' 'select_ln612_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_3)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %fifoCalcMatrixC_i_3_V_read, i32 31"   --->   Operation 193 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_3)   --->   "%select_ln597_3 = select i1 %tmp_22, i32 4294967295, i32 0"   --->   Operation 194 'select' 'select_ln597_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_3)   --->   "%xor_ln580_3 = xor i1 %icmp_ln580_3, i1 1"   --->   Operation 195 'xor' 'xor_ln580_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_3)   --->   "%and_ln591_3 = and i1 %icmp_ln591_3, i1 %xor_ln580_3"   --->   Operation 196 'and' 'and_ln591_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 197 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln591_3 = select i1 %and_ln591_3, i32 %trunc_ln592_3, i32 %select_ln597_3"   --->   Operation 197 'select' 'select_ln591_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 198 [1/1] (0.28ns)   --->   "%or_ln591_3 = or i1 %icmp_ln580_3, i1 %icmp_ln591_3"   --->   Operation 198 'or' 'or_ln591_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_11)   --->   "%or_ln590_3 = or i1 %or_ln591_3, i1 %icmp_ln590_3"   --->   Operation 199 'or' 'or_ln590_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 200 [1/1] (1.38ns) (out node of the LUT)   --->   "%select_ln590_11 = select i1 %or_ln590_3, i32 %select_ln591_3, i32 %select_ln612_3"   --->   Operation 200 'select' 'select_ln590_11' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 201 [2/2] (0.67ns)   --->   "%matrixC_buffer_V_3_load = load i3 %matrixC_buffer_V_3_addr" [kernel.cpp:120]   --->   Operation 201 'load' 'matrixC_buffer_V_3_load' <Predicate = (!tmp_23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 202 [1/1] (1.63ns)   --->   "%fifoMatrixCIdx_i_4_V_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifoMatrixCIdx_i_4_V" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 202 'read' 'fifoMatrixCIdx_i_4_V_read' <Predicate = true> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = -1> <FIFO>
ST_4 : Operation 203 [1/1] (1.63ns)   --->   "%fifoCalcMatrixC_i_4_V_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifoCalcMatrixC_i_4_V" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 203 'read' 'fifoCalcMatrixC_i_4_V_read' <Predicate = true> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = -1> <FIFO>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%bitcast_ln145_4 = bitcast i32 %fifoCalcMatrixC_i_4_V_read" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 204 'bitcast' 'bitcast_ln145_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 205 [2/2] (2.30ns)   --->   "%d_4 = fpext i32 %bitcast_ln145_4"   --->   Operation 205 'fpext' 'd_4' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %fifoMatrixCIdx_i_4_V_read, i32 15"   --->   Operation 206 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln158 = br i1 %tmp_27, void %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4, void %V.i.i18263.case.5.5_ifconv" [kernel.cpp:158]   --->   Operation 207 'br' 'br_ln158' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln573_4 = zext i16 %fifoMatrixCIdx_i_4_V_read"   --->   Operation 208 'zext' 'zext_ln573_4' <Predicate = (!tmp_27)> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%matrixC_buffer_V_4_addr = getelementptr i32 %matrixC_buffer_V_4, i64 0, i64 %zext_ln573_4" [kernel.cpp:120]   --->   Operation 209 'getelementptr' 'matrixC_buffer_V_4_addr' <Predicate = (!tmp_27)> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (1.63ns)   --->   "%fifoMatrixCIdx_i_5_V_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifoMatrixCIdx_i_5_V" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 210 'read' 'fifoMatrixCIdx_i_5_V_read' <Predicate = true> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = -1> <FIFO>
ST_4 : Operation 211 [1/1] (1.63ns)   --->   "%fifoCalcMatrixC_i_5_V_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifoCalcMatrixC_i_5_V" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 211 'read' 'fifoCalcMatrixC_i_5_V_read' <Predicate = true> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = -1> <FIFO>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%bitcast_ln145_5 = bitcast i32 %fifoCalcMatrixC_i_5_V_read" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 212 'bitcast' 'bitcast_ln145_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 213 [2/2] (2.30ns)   --->   "%d_5 = fpext i32 %bitcast_ln145_5"   --->   Operation 213 'fpext' 'd_5' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %fifoMatrixCIdx_i_5_V_read, i32 15"   --->   Operation 214 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln158 = br i1 %tmp_31, void %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5, void %V.i.i18263.case.6.6_ifconv" [kernel.cpp:158]   --->   Operation 215 'br' 'br_ln158' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln573_5 = zext i16 %fifoMatrixCIdx_i_5_V_read"   --->   Operation 216 'zext' 'zext_ln573_5' <Predicate = (!tmp_31)> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%matrixC_buffer_V_5_addr = getelementptr i32 %matrixC_buffer_V_5, i64 0, i64 %zext_ln573_5" [kernel.cpp:120]   --->   Operation 217 'getelementptr' 'matrixC_buffer_V_5_addr' <Predicate = (!tmp_31)> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (1.63ns)   --->   "%fifoMatrixCIdx_i_6_V_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifoMatrixCIdx_i_6_V" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 218 'read' 'fifoMatrixCIdx_i_6_V_read' <Predicate = true> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = -1> <FIFO>
ST_4 : Operation 219 [1/1] (1.63ns)   --->   "%fifoCalcMatrixC_i_6_V_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifoCalcMatrixC_i_6_V" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 219 'read' 'fifoCalcMatrixC_i_6_V_read' <Predicate = true> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = -1> <FIFO>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%bitcast_ln145_6 = bitcast i32 %fifoCalcMatrixC_i_6_V_read" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 220 'bitcast' 'bitcast_ln145_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 221 [2/2] (2.30ns)   --->   "%d_6 = fpext i32 %bitcast_ln145_6"   --->   Operation 221 'fpext' 'd_6' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %fifoMatrixCIdx_i_6_V_read, i32 15"   --->   Operation 222 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln158 = br i1 %tmp_35, void %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6, void %V.i.i18263.case.7.7_ifconv" [kernel.cpp:158]   --->   Operation 223 'br' 'br_ln158' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln573_6 = zext i16 %fifoMatrixCIdx_i_6_V_read"   --->   Operation 224 'zext' 'zext_ln573_6' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%matrixC_buffer_V_6_addr = getelementptr i32 %matrixC_buffer_V_6, i64 0, i64 %zext_ln573_6" [kernel.cpp:120]   --->   Operation 225 'getelementptr' 'matrixC_buffer_V_6_addr' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (1.63ns)   --->   "%fifoMatrixCIdx_i_7_V_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifoMatrixCIdx_i_7_V" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 226 'read' 'fifoMatrixCIdx_i_7_V_read' <Predicate = true> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = -1> <FIFO>
ST_4 : Operation 227 [1/1] (1.63ns)   --->   "%fifoCalcMatrixC_i_7_V_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifoCalcMatrixC_i_7_V" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 227 'read' 'fifoCalcMatrixC_i_7_V_read' <Predicate = true> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = -1> <FIFO>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%bitcast_ln145_7 = bitcast i32 %fifoCalcMatrixC_i_7_V_read" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 228 'bitcast' 'bitcast_ln145_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 229 [2/2] (2.30ns)   --->   "%d_7 = fpext i32 %bitcast_ln145_7"   --->   Operation 229 'fpext' 'd_7' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %fifoMatrixCIdx_i_7_V_read, i32 15"   --->   Operation 230 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln158 = br i1 %tmp_39, void %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7, void %V.i.i18263.exit._crit_edge.7" [kernel.cpp:158]   --->   Operation 231 'br' 'br_ln158' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln573_7 = zext i16 %fifoMatrixCIdx_i_7_V_read"   --->   Operation 232 'zext' 'zext_ln573_7' <Predicate = (!tmp_39)> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "%matrixC_buffer_V_7_addr = getelementptr i32 %matrixC_buffer_V_7, i64 0, i64 %zext_ln573_7" [kernel.cpp:120]   --->   Operation 233 'getelementptr' 'matrixC_buffer_V_7_addr' <Predicate = (!tmp_39)> <Delay = 0.00>
ST_4 : Operation 469 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 469 'ret' 'ret_ln0' <Predicate = (icmp_ln148)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.67>
ST_5 : Operation 234 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_diff_window_loop_diff_pe_str"   --->   Operation 234 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 235 [1/1] (0.00ns)   --->   "%specpipeline_ln151 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [kernel.cpp:151]   --->   Operation 235 'specpipeline' 'specpipeline_ln151' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 236 [1/1] (0.00ns)   --->   "%specloopname_ln151 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [kernel.cpp:151]   --->   Operation 236 'specloopname' 'specloopname_ln151' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node select_ln594)   --->   "%zext_ln595 = zext i32 %sext_ln591"   --->   Operation 237 'zext' 'zext_ln595' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_5 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node select_ln594)   --->   "%ashr_ln595 = ashr i54 %select_ln579, i54 %zext_ln595"   --->   Operation 238 'ashr' 'ashr_ln595' <Predicate = (!icmp_ln580)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node select_ln594)   --->   "%trunc_ln595 = trunc i54 %ashr_ln595"   --->   Operation 239 'trunc' 'trunc_ln595' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_5 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node select_ln594)   --->   "%xor_ln591 = xor i1 %or_ln591, i1 1"   --->   Operation 240 'xor' 'xor_ln591' <Predicate = (!icmp_ln580)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node select_ln594)   --->   "%and_ln594 = and i1 %icmp_ln594, i1 %xor_ln591"   --->   Operation 241 'and' 'and_ln594' <Predicate = (!icmp_ln580)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node select_ln594)   --->   "%and_ln594_1 = and i1 %and_ln594, i1 %icmp_ln590"   --->   Operation 242 'and' 'and_ln594_1' <Predicate = (!icmp_ln580)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 243 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln594 = select i1 %and_ln594_1, i32 %trunc_ln595, i32 %select_ln590_8"   --->   Operation 243 'select' 'select_ln594' <Predicate = (!icmp_ln580)> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 244 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln580 = select i1 %icmp_ln580, i32 0, i32 %select_ln594"   --->   Operation 244 'select' 'select_ln580' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 245 [1/2] (0.67ns)   --->   "%matrixC_buffer_V_0_load = load i3 %matrixC_buffer_V_0_addr" [kernel.cpp:120]   --->   Operation 245 'load' 'matrixC_buffer_V_0_load' <Predicate = (!tmp_11)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 246 [1/1] (1.01ns)   --->   "%add_ln712 = add i32 %matrixC_buffer_V_0_load, i32 %select_ln580"   --->   Operation 246 'add' 'add_ln712' <Predicate = (!tmp_11)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 247 [1/1] (0.67ns)   --->   "%store_ln122 = store i32 %add_ln712, i3 %matrixC_buffer_V_0_addr" [kernel.cpp:122]   --->   Operation 247 'store' 'store_ln122' <Predicate = (!tmp_11)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln160 = br void %V.i.i18263.case.1.1_ifconv" [kernel.cpp:160]   --->   Operation 248 'br' 'br_ln160' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_5 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_1)   --->   "%zext_ln595_1 = zext i32 %sext_ln591_1"   --->   Operation 249 'zext' 'zext_ln595_1' <Predicate = (!icmp_ln580_1)> <Delay = 0.00>
ST_5 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_1)   --->   "%ashr_ln595_1 = ashr i54 %select_ln579_1, i54 %zext_ln595_1"   --->   Operation 250 'ashr' 'ashr_ln595_1' <Predicate = (!icmp_ln580_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_1)   --->   "%trunc_ln595_1 = trunc i54 %ashr_ln595_1"   --->   Operation 251 'trunc' 'trunc_ln595_1' <Predicate = (!icmp_ln580_1)> <Delay = 0.00>
ST_5 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_1)   --->   "%xor_ln591_1 = xor i1 %or_ln591_1, i1 1"   --->   Operation 252 'xor' 'xor_ln591_1' <Predicate = (!icmp_ln580_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_1)   --->   "%and_ln594_2 = and i1 %icmp_ln594_1, i1 %xor_ln591_1"   --->   Operation 253 'and' 'and_ln594_2' <Predicate = (!icmp_ln580_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_1)   --->   "%and_ln594_3 = and i1 %and_ln594_2, i1 %icmp_ln590_1"   --->   Operation 254 'and' 'and_ln594_3' <Predicate = (!icmp_ln580_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 255 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln594_1 = select i1 %and_ln594_3, i32 %trunc_ln595_1, i32 %select_ln590_9"   --->   Operation 255 'select' 'select_ln594_1' <Predicate = (!icmp_ln580_1)> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 256 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln580_1 = select i1 %icmp_ln580_1, i32 0, i32 %select_ln594_1"   --->   Operation 256 'select' 'select_ln580_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 257 [1/2] (0.67ns)   --->   "%matrixC_buffer_V_1_load = load i3 %matrixC_buffer_V_1_addr" [kernel.cpp:120]   --->   Operation 257 'load' 'matrixC_buffer_V_1_load' <Predicate = (!tmp_15)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 258 [1/1] (1.01ns)   --->   "%add_ln712_1 = add i32 %matrixC_buffer_V_1_load, i32 %select_ln580_1"   --->   Operation 258 'add' 'add_ln712_1' <Predicate = (!tmp_15)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 259 [1/1] (0.67ns)   --->   "%store_ln122 = store i32 %add_ln712_1, i3 %matrixC_buffer_V_1_addr" [kernel.cpp:122]   --->   Operation 259 'store' 'store_ln122' <Predicate = (!tmp_15)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln160 = br void %V.i.i18263.case.2.2_ifconv" [kernel.cpp:160]   --->   Operation 260 'br' 'br_ln160' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_5 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_2)   --->   "%zext_ln595_2 = zext i32 %sext_ln591_2"   --->   Operation 261 'zext' 'zext_ln595_2' <Predicate = (!icmp_ln580_2)> <Delay = 0.00>
ST_5 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_2)   --->   "%ashr_ln595_2 = ashr i54 %select_ln579_2, i54 %zext_ln595_2"   --->   Operation 262 'ashr' 'ashr_ln595_2' <Predicate = (!icmp_ln580_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_2)   --->   "%trunc_ln595_2 = trunc i54 %ashr_ln595_2"   --->   Operation 263 'trunc' 'trunc_ln595_2' <Predicate = (!icmp_ln580_2)> <Delay = 0.00>
ST_5 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_2)   --->   "%xor_ln591_2 = xor i1 %or_ln591_2, i1 1"   --->   Operation 264 'xor' 'xor_ln591_2' <Predicate = (!icmp_ln580_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_2)   --->   "%and_ln594_4 = and i1 %icmp_ln594_2, i1 %xor_ln591_2"   --->   Operation 265 'and' 'and_ln594_4' <Predicate = (!icmp_ln580_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_2)   --->   "%and_ln594_5 = and i1 %and_ln594_4, i1 %icmp_ln590_2"   --->   Operation 266 'and' 'and_ln594_5' <Predicate = (!icmp_ln580_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 267 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln594_2 = select i1 %and_ln594_5, i32 %trunc_ln595_2, i32 %select_ln590_10"   --->   Operation 267 'select' 'select_ln594_2' <Predicate = (!icmp_ln580_2)> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 268 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln580_2 = select i1 %icmp_ln580_2, i32 0, i32 %select_ln594_2"   --->   Operation 268 'select' 'select_ln580_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 269 [1/2] (0.67ns)   --->   "%matrixC_buffer_V_2_load = load i3 %matrixC_buffer_V_2_addr" [kernel.cpp:120]   --->   Operation 269 'load' 'matrixC_buffer_V_2_load' <Predicate = (!tmp_19)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 270 [1/1] (1.01ns)   --->   "%add_ln712_2 = add i32 %matrixC_buffer_V_2_load, i32 %select_ln580_2"   --->   Operation 270 'add' 'add_ln712_2' <Predicate = (!tmp_19)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 271 [1/1] (0.67ns)   --->   "%store_ln122 = store i32 %add_ln712_2, i3 %matrixC_buffer_V_2_addr" [kernel.cpp:122]   --->   Operation 271 'store' 'store_ln122' <Predicate = (!tmp_19)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln160 = br void %V.i.i18263.case.3.3_ifconv" [kernel.cpp:160]   --->   Operation 272 'br' 'br_ln160' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_5 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_3)   --->   "%zext_ln595_3 = zext i32 %sext_ln591_3"   --->   Operation 273 'zext' 'zext_ln595_3' <Predicate = (!icmp_ln580_3)> <Delay = 0.00>
ST_5 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_3)   --->   "%ashr_ln595_3 = ashr i54 %select_ln579_3, i54 %zext_ln595_3"   --->   Operation 274 'ashr' 'ashr_ln595_3' <Predicate = (!icmp_ln580_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_3)   --->   "%trunc_ln595_3 = trunc i54 %ashr_ln595_3"   --->   Operation 275 'trunc' 'trunc_ln595_3' <Predicate = (!icmp_ln580_3)> <Delay = 0.00>
ST_5 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_3)   --->   "%xor_ln591_3 = xor i1 %or_ln591_3, i1 1"   --->   Operation 276 'xor' 'xor_ln591_3' <Predicate = (!icmp_ln580_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_3)   --->   "%and_ln594_6 = and i1 %icmp_ln594_3, i1 %xor_ln591_3"   --->   Operation 277 'and' 'and_ln594_6' <Predicate = (!icmp_ln580_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_3)   --->   "%and_ln594_7 = and i1 %and_ln594_6, i1 %icmp_ln590_3"   --->   Operation 278 'and' 'and_ln594_7' <Predicate = (!icmp_ln580_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 279 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln594_3 = select i1 %and_ln594_7, i32 %trunc_ln595_3, i32 %select_ln590_11"   --->   Operation 279 'select' 'select_ln594_3' <Predicate = (!icmp_ln580_3)> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 280 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln580_3 = select i1 %icmp_ln580_3, i32 0, i32 %select_ln594_3"   --->   Operation 280 'select' 'select_ln580_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 281 [1/2] (0.67ns)   --->   "%matrixC_buffer_V_3_load = load i3 %matrixC_buffer_V_3_addr" [kernel.cpp:120]   --->   Operation 281 'load' 'matrixC_buffer_V_3_load' <Predicate = (!tmp_23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 282 [1/1] (1.01ns)   --->   "%add_ln712_3 = add i32 %matrixC_buffer_V_3_load, i32 %select_ln580_3"   --->   Operation 282 'add' 'add_ln712_3' <Predicate = (!tmp_23)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 283 [1/1] (0.67ns)   --->   "%store_ln122 = store i32 %add_ln712_3, i3 %matrixC_buffer_V_3_addr" [kernel.cpp:122]   --->   Operation 283 'store' 'store_ln122' <Predicate = (!tmp_23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 284 [1/1] (0.00ns)   --->   "%br_ln160 = br void %V.i.i18263.case.4.4_ifconv" [kernel.cpp:160]   --->   Operation 284 'br' 'br_ln160' <Predicate = (!tmp_23)> <Delay = 0.00>
ST_5 : Operation 285 [1/2] (2.30ns)   --->   "%d_4 = fpext i32 %bitcast_ln145_4"   --->   Operation 285 'fpext' 'd_4' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 286 [1/1] (0.00ns)   --->   "%bitcast_ln709_4 = bitcast i64 %d_4"   --->   Operation 286 'bitcast' 'bitcast_ln709_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln566_4 = trunc i64 %bitcast_ln709_4"   --->   Operation 287 'trunc' 'trunc_ln566_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln709_4, i32 63"   --->   Operation 288 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 289 [1/1] (0.00ns)   --->   "%p_Result_4_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln709_4, i32 52, i32 62"   --->   Operation 289 'partselect' 'p_Result_4_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln494_4 = zext i11 %p_Result_4_4"   --->   Operation 290 'zext' 'zext_ln494_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 291 [1/1] (0.00ns)   --->   "%trunc_ln574_4 = trunc i64 %bitcast_ln709_4"   --->   Operation 291 'trunc' 'trunc_ln574_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_4"   --->   Operation 292 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln578_4 = zext i53 %tmp_5"   --->   Operation 293 'zext' 'zext_ln578_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 294 [1/1] (1.10ns)   --->   "%sub_ln494_4 = sub i54 0, i54 %zext_ln578_4"   --->   Operation 294 'sub' 'sub_ln494_4' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 295 [1/1] (0.40ns)   --->   "%select_ln579_4 = select i1 %tmp_24, i54 %sub_ln494_4, i54 %zext_ln578_4"   --->   Operation 295 'select' 'select_ln579_4' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 296 [1/1] (1.13ns)   --->   "%icmp_ln580_4 = icmp_eq  i63 %trunc_ln566_4, i63 0"   --->   Operation 296 'icmp' 'icmp_ln580_4' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 297 [1/1] (0.80ns)   --->   "%sub_ln584_4 = sub i12 1075, i12 %zext_ln494_4"   --->   Operation 297 'sub' 'sub_ln584_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 298 [1/1] (0.97ns)   --->   "%icmp_ln590_4 = icmp_sgt  i12 %sub_ln584_4, i12 16"   --->   Operation 298 'icmp' 'icmp_ln590_4' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 299 [1/1] (0.80ns)   --->   "%add_ln590_4 = add i12 %sub_ln584_4, i12 4080"   --->   Operation 299 'add' 'add_ln590_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 300 [1/1] (0.80ns)   --->   "%sub_ln590_4 = sub i12 16, i12 %sub_ln584_4"   --->   Operation 300 'sub' 'sub_ln590_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 301 [1/1] (0.37ns)   --->   "%select_ln590_4 = select i1 %icmp_ln590_4, i12 %add_ln590_4, i12 %sub_ln590_4"   --->   Operation 301 'select' 'select_ln590_4' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln591_4 = sext i12 %select_ln590_4"   --->   Operation 302 'sext' 'sext_ln591_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 303 [1/1] (0.97ns)   --->   "%icmp_ln591_4 = icmp_eq  i12 %sub_ln584_4, i12 16"   --->   Operation 303 'icmp' 'icmp_ln591_4' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln592_4 = trunc i54 %select_ln579_4"   --->   Operation 304 'trunc' 'trunc_ln592_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 305 [1/1] (0.97ns)   --->   "%icmp_ln594_4 = icmp_ult  i12 %select_ln590_4, i12 54"   --->   Operation 305 'icmp' 'icmp_ln594_4' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %select_ln590_4, i32 5, i32 11"   --->   Operation 306 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 307 [1/1] (0.81ns)   --->   "%icmp_ln612_4 = icmp_eq  i7 %tmp_25, i7 0"   --->   Operation 307 'icmp' 'icmp_ln612_4' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_12)   --->   "%shl_ln613_4 = shl i32 %trunc_ln592_4, i32 %sext_ln591_4"   --->   Operation 308 'shl' 'shl_ln613_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_12)   --->   "%select_ln612_4 = select i1 %icmp_ln612_4, i32 %shl_ln613_4, i32 0"   --->   Operation 309 'select' 'select_ln612_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_4)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %fifoCalcMatrixC_i_4_V_read, i32 31"   --->   Operation 310 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_4)   --->   "%select_ln597_4 = select i1 %tmp_26, i32 4294967295, i32 0"   --->   Operation 311 'select' 'select_ln597_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_4)   --->   "%xor_ln580_4 = xor i1 %icmp_ln580_4, i1 1"   --->   Operation 312 'xor' 'xor_ln580_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_4)   --->   "%and_ln591_4 = and i1 %icmp_ln591_4, i1 %xor_ln580_4"   --->   Operation 313 'and' 'and_ln591_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 314 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln591_4 = select i1 %and_ln591_4, i32 %trunc_ln592_4, i32 %select_ln597_4"   --->   Operation 314 'select' 'select_ln591_4' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 315 [1/1] (0.28ns)   --->   "%or_ln591_4 = or i1 %icmp_ln580_4, i1 %icmp_ln591_4"   --->   Operation 315 'or' 'or_ln591_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_12)   --->   "%or_ln590_4 = or i1 %or_ln591_4, i1 %icmp_ln590_4"   --->   Operation 316 'or' 'or_ln590_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 317 [1/1] (1.38ns) (out node of the LUT)   --->   "%select_ln590_12 = select i1 %or_ln590_4, i32 %select_ln591_4, i32 %select_ln612_4"   --->   Operation 317 'select' 'select_ln590_12' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 318 [2/2] (0.67ns)   --->   "%matrixC_buffer_V_4_load = load i3 %matrixC_buffer_V_4_addr" [kernel.cpp:120]   --->   Operation 318 'load' 'matrixC_buffer_V_4_load' <Predicate = (!tmp_27)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 319 [1/2] (2.30ns)   --->   "%d_5 = fpext i32 %bitcast_ln145_5"   --->   Operation 319 'fpext' 'd_5' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 320 [1/1] (0.00ns)   --->   "%bitcast_ln709_5 = bitcast i64 %d_5"   --->   Operation 320 'bitcast' 'bitcast_ln709_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln566_5 = trunc i64 %bitcast_ln709_5"   --->   Operation 321 'trunc' 'trunc_ln566_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln709_5, i32 63"   --->   Operation 322 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 323 [1/1] (0.00ns)   --->   "%p_Result_4_5 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln709_5, i32 52, i32 62"   --->   Operation 323 'partselect' 'p_Result_4_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln494_5 = zext i11 %p_Result_4_5"   --->   Operation 324 'zext' 'zext_ln494_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 325 [1/1] (0.00ns)   --->   "%trunc_ln574_5 = trunc i64 %bitcast_ln709_5"   --->   Operation 325 'trunc' 'trunc_ln574_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_5"   --->   Operation 326 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln578_5 = zext i53 %tmp_6"   --->   Operation 327 'zext' 'zext_ln578_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 328 [1/1] (1.10ns)   --->   "%sub_ln494_5 = sub i54 0, i54 %zext_ln578_5"   --->   Operation 328 'sub' 'sub_ln494_5' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 329 [1/1] (0.40ns)   --->   "%select_ln579_5 = select i1 %tmp_28, i54 %sub_ln494_5, i54 %zext_ln578_5"   --->   Operation 329 'select' 'select_ln579_5' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 330 [1/1] (1.13ns)   --->   "%icmp_ln580_5 = icmp_eq  i63 %trunc_ln566_5, i63 0"   --->   Operation 330 'icmp' 'icmp_ln580_5' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 331 [1/1] (0.80ns)   --->   "%sub_ln584_5 = sub i12 1075, i12 %zext_ln494_5"   --->   Operation 331 'sub' 'sub_ln584_5' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 332 [1/1] (0.97ns)   --->   "%icmp_ln590_5 = icmp_sgt  i12 %sub_ln584_5, i12 16"   --->   Operation 332 'icmp' 'icmp_ln590_5' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 333 [1/1] (0.80ns)   --->   "%add_ln590_5 = add i12 %sub_ln584_5, i12 4080"   --->   Operation 333 'add' 'add_ln590_5' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 334 [1/1] (0.80ns)   --->   "%sub_ln590_5 = sub i12 16, i12 %sub_ln584_5"   --->   Operation 334 'sub' 'sub_ln590_5' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 335 [1/1] (0.37ns)   --->   "%select_ln590_5 = select i1 %icmp_ln590_5, i12 %add_ln590_5, i12 %sub_ln590_5"   --->   Operation 335 'select' 'select_ln590_5' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 336 [1/1] (0.00ns)   --->   "%sext_ln591_5 = sext i12 %select_ln590_5"   --->   Operation 336 'sext' 'sext_ln591_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 337 [1/1] (0.97ns)   --->   "%icmp_ln591_5 = icmp_eq  i12 %sub_ln584_5, i12 16"   --->   Operation 337 'icmp' 'icmp_ln591_5' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 338 [1/1] (0.00ns)   --->   "%trunc_ln592_5 = trunc i54 %select_ln579_5"   --->   Operation 338 'trunc' 'trunc_ln592_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 339 [1/1] (0.97ns)   --->   "%icmp_ln594_5 = icmp_ult  i12 %select_ln590_5, i12 54"   --->   Operation 339 'icmp' 'icmp_ln594_5' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %select_ln590_5, i32 5, i32 11"   --->   Operation 340 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 341 [1/1] (0.81ns)   --->   "%icmp_ln612_5 = icmp_eq  i7 %tmp_29, i7 0"   --->   Operation 341 'icmp' 'icmp_ln612_5' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_13)   --->   "%shl_ln613_5 = shl i32 %trunc_ln592_5, i32 %sext_ln591_5"   --->   Operation 342 'shl' 'shl_ln613_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_13)   --->   "%select_ln612_5 = select i1 %icmp_ln612_5, i32 %shl_ln613_5, i32 0"   --->   Operation 343 'select' 'select_ln612_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_5)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %fifoCalcMatrixC_i_5_V_read, i32 31"   --->   Operation 344 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_5)   --->   "%select_ln597_5 = select i1 %tmp_30, i32 4294967295, i32 0"   --->   Operation 345 'select' 'select_ln597_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_5)   --->   "%xor_ln580_5 = xor i1 %icmp_ln580_5, i1 1"   --->   Operation 346 'xor' 'xor_ln580_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_5)   --->   "%and_ln591_5 = and i1 %icmp_ln591_5, i1 %xor_ln580_5"   --->   Operation 347 'and' 'and_ln591_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 348 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln591_5 = select i1 %and_ln591_5, i32 %trunc_ln592_5, i32 %select_ln597_5"   --->   Operation 348 'select' 'select_ln591_5' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 349 [1/1] (0.28ns)   --->   "%or_ln591_5 = or i1 %icmp_ln580_5, i1 %icmp_ln591_5"   --->   Operation 349 'or' 'or_ln591_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_13)   --->   "%or_ln590_5 = or i1 %or_ln591_5, i1 %icmp_ln590_5"   --->   Operation 350 'or' 'or_ln590_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 351 [1/1] (1.38ns) (out node of the LUT)   --->   "%select_ln590_13 = select i1 %or_ln590_5, i32 %select_ln591_5, i32 %select_ln612_5"   --->   Operation 351 'select' 'select_ln590_13' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 352 [2/2] (0.67ns)   --->   "%matrixC_buffer_V_5_load = load i3 %matrixC_buffer_V_5_addr" [kernel.cpp:120]   --->   Operation 352 'load' 'matrixC_buffer_V_5_load' <Predicate = (!tmp_31)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 353 [1/2] (2.30ns)   --->   "%d_6 = fpext i32 %bitcast_ln145_6"   --->   Operation 353 'fpext' 'd_6' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 354 [1/1] (0.00ns)   --->   "%bitcast_ln709_6 = bitcast i64 %d_6"   --->   Operation 354 'bitcast' 'bitcast_ln709_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln566_6 = trunc i64 %bitcast_ln709_6"   --->   Operation 355 'trunc' 'trunc_ln566_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln709_6, i32 63"   --->   Operation 356 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 357 [1/1] (0.00ns)   --->   "%p_Result_4_6 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln709_6, i32 52, i32 62"   --->   Operation 357 'partselect' 'p_Result_4_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln494_6 = zext i11 %p_Result_4_6"   --->   Operation 358 'zext' 'zext_ln494_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 359 [1/1] (0.00ns)   --->   "%trunc_ln574_6 = trunc i64 %bitcast_ln709_6"   --->   Operation 359 'trunc' 'trunc_ln574_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_6"   --->   Operation 360 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln578_6 = zext i53 %tmp_7"   --->   Operation 361 'zext' 'zext_ln578_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 362 [1/1] (1.10ns)   --->   "%sub_ln494_6 = sub i54 0, i54 %zext_ln578_6"   --->   Operation 362 'sub' 'sub_ln494_6' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 363 [1/1] (0.40ns)   --->   "%select_ln579_6 = select i1 %tmp_32, i54 %sub_ln494_6, i54 %zext_ln578_6"   --->   Operation 363 'select' 'select_ln579_6' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 364 [1/1] (1.13ns)   --->   "%icmp_ln580_6 = icmp_eq  i63 %trunc_ln566_6, i63 0"   --->   Operation 364 'icmp' 'icmp_ln580_6' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 365 [1/1] (0.80ns)   --->   "%sub_ln584_6 = sub i12 1075, i12 %zext_ln494_6"   --->   Operation 365 'sub' 'sub_ln584_6' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 366 [1/1] (0.97ns)   --->   "%icmp_ln590_6 = icmp_sgt  i12 %sub_ln584_6, i12 16"   --->   Operation 366 'icmp' 'icmp_ln590_6' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 367 [1/1] (0.80ns)   --->   "%add_ln590_6 = add i12 %sub_ln584_6, i12 4080"   --->   Operation 367 'add' 'add_ln590_6' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 368 [1/1] (0.80ns)   --->   "%sub_ln590_6 = sub i12 16, i12 %sub_ln584_6"   --->   Operation 368 'sub' 'sub_ln590_6' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 369 [1/1] (0.37ns)   --->   "%select_ln590_6 = select i1 %icmp_ln590_6, i12 %add_ln590_6, i12 %sub_ln590_6"   --->   Operation 369 'select' 'select_ln590_6' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 370 [1/1] (0.00ns)   --->   "%sext_ln591_6 = sext i12 %select_ln590_6"   --->   Operation 370 'sext' 'sext_ln591_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 371 [1/1] (0.97ns)   --->   "%icmp_ln591_6 = icmp_eq  i12 %sub_ln584_6, i12 16"   --->   Operation 371 'icmp' 'icmp_ln591_6' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 372 [1/1] (0.00ns)   --->   "%trunc_ln592_6 = trunc i54 %select_ln579_6"   --->   Operation 372 'trunc' 'trunc_ln592_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 373 [1/1] (0.97ns)   --->   "%icmp_ln594_6 = icmp_ult  i12 %select_ln590_6, i12 54"   --->   Operation 373 'icmp' 'icmp_ln594_6' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %select_ln590_6, i32 5, i32 11"   --->   Operation 374 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 375 [1/1] (0.81ns)   --->   "%icmp_ln612_6 = icmp_eq  i7 %tmp_33, i7 0"   --->   Operation 375 'icmp' 'icmp_ln612_6' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_14)   --->   "%shl_ln613_6 = shl i32 %trunc_ln592_6, i32 %sext_ln591_6"   --->   Operation 376 'shl' 'shl_ln613_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_14)   --->   "%select_ln612_6 = select i1 %icmp_ln612_6, i32 %shl_ln613_6, i32 0"   --->   Operation 377 'select' 'select_ln612_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_6)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %fifoCalcMatrixC_i_6_V_read, i32 31"   --->   Operation 378 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_6)   --->   "%select_ln597_6 = select i1 %tmp_34, i32 4294967295, i32 0"   --->   Operation 379 'select' 'select_ln597_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_6)   --->   "%xor_ln580_6 = xor i1 %icmp_ln580_6, i1 1"   --->   Operation 380 'xor' 'xor_ln580_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_6)   --->   "%and_ln591_6 = and i1 %icmp_ln591_6, i1 %xor_ln580_6"   --->   Operation 381 'and' 'and_ln591_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 382 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln591_6 = select i1 %and_ln591_6, i32 %trunc_ln592_6, i32 %select_ln597_6"   --->   Operation 382 'select' 'select_ln591_6' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 383 [1/1] (0.28ns)   --->   "%or_ln591_6 = or i1 %icmp_ln580_6, i1 %icmp_ln591_6"   --->   Operation 383 'or' 'or_ln591_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_14)   --->   "%or_ln590_6 = or i1 %or_ln591_6, i1 %icmp_ln590_6"   --->   Operation 384 'or' 'or_ln590_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 385 [1/1] (1.38ns) (out node of the LUT)   --->   "%select_ln590_14 = select i1 %or_ln590_6, i32 %select_ln591_6, i32 %select_ln612_6"   --->   Operation 385 'select' 'select_ln590_14' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 386 [2/2] (0.67ns)   --->   "%matrixC_buffer_V_6_load = load i3 %matrixC_buffer_V_6_addr" [kernel.cpp:120]   --->   Operation 386 'load' 'matrixC_buffer_V_6_load' <Predicate = (!tmp_35)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 387 [1/2] (2.30ns)   --->   "%d_7 = fpext i32 %bitcast_ln145_7"   --->   Operation 387 'fpext' 'd_7' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 388 [1/1] (0.00ns)   --->   "%bitcast_ln709_7 = bitcast i64 %d_7"   --->   Operation 388 'bitcast' 'bitcast_ln709_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 389 [1/1] (0.00ns)   --->   "%trunc_ln566_7 = trunc i64 %bitcast_ln709_7"   --->   Operation 389 'trunc' 'trunc_ln566_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 390 [1/1] (0.00ns)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln709_7, i32 63"   --->   Operation 390 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 391 [1/1] (0.00ns)   --->   "%p_Result_4_7 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln709_7, i32 52, i32 62"   --->   Operation 391 'partselect' 'p_Result_4_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln494_7 = zext i11 %p_Result_4_7"   --->   Operation 392 'zext' 'zext_ln494_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 393 [1/1] (0.00ns)   --->   "%trunc_ln574_7 = trunc i64 %bitcast_ln709_7"   --->   Operation 393 'trunc' 'trunc_ln574_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_7"   --->   Operation 394 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln578_7 = zext i53 %tmp_8"   --->   Operation 395 'zext' 'zext_ln578_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 396 [1/1] (1.10ns)   --->   "%sub_ln494_7 = sub i54 0, i54 %zext_ln578_7"   --->   Operation 396 'sub' 'sub_ln494_7' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 397 [1/1] (0.40ns)   --->   "%select_ln579_7 = select i1 %tmp_36, i54 %sub_ln494_7, i54 %zext_ln578_7"   --->   Operation 397 'select' 'select_ln579_7' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 398 [1/1] (1.13ns)   --->   "%icmp_ln580_7 = icmp_eq  i63 %trunc_ln566_7, i63 0"   --->   Operation 398 'icmp' 'icmp_ln580_7' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 399 [1/1] (0.80ns)   --->   "%sub_ln584_7 = sub i12 1075, i12 %zext_ln494_7"   --->   Operation 399 'sub' 'sub_ln584_7' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 400 [1/1] (0.97ns)   --->   "%icmp_ln590_7 = icmp_sgt  i12 %sub_ln584_7, i12 16"   --->   Operation 400 'icmp' 'icmp_ln590_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 401 [1/1] (0.80ns)   --->   "%add_ln590_7 = add i12 %sub_ln584_7, i12 4080"   --->   Operation 401 'add' 'add_ln590_7' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 402 [1/1] (0.80ns)   --->   "%sub_ln590_7 = sub i12 16, i12 %sub_ln584_7"   --->   Operation 402 'sub' 'sub_ln590_7' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 403 [1/1] (0.37ns)   --->   "%select_ln590_7 = select i1 %icmp_ln590_7, i12 %add_ln590_7, i12 %sub_ln590_7"   --->   Operation 403 'select' 'select_ln590_7' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 404 [1/1] (0.00ns)   --->   "%sext_ln591_7 = sext i12 %select_ln590_7"   --->   Operation 404 'sext' 'sext_ln591_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 405 [1/1] (0.97ns)   --->   "%icmp_ln591_7 = icmp_eq  i12 %sub_ln584_7, i12 16"   --->   Operation 405 'icmp' 'icmp_ln591_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 406 [1/1] (0.00ns)   --->   "%trunc_ln592_7 = trunc i54 %select_ln579_7"   --->   Operation 406 'trunc' 'trunc_ln592_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 407 [1/1] (0.97ns)   --->   "%icmp_ln594_7 = icmp_ult  i12 %select_ln590_7, i12 54"   --->   Operation 407 'icmp' 'icmp_ln594_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %select_ln590_7, i32 5, i32 11"   --->   Operation 408 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 409 [1/1] (0.81ns)   --->   "%icmp_ln612_7 = icmp_eq  i7 %tmp_37, i7 0"   --->   Operation 409 'icmp' 'icmp_ln612_7' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_15)   --->   "%shl_ln613_7 = shl i32 %trunc_ln592_7, i32 %sext_ln591_7"   --->   Operation 410 'shl' 'shl_ln613_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_15)   --->   "%select_ln612_7 = select i1 %icmp_ln612_7, i32 %shl_ln613_7, i32 0"   --->   Operation 411 'select' 'select_ln612_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_7)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %fifoCalcMatrixC_i_7_V_read, i32 31"   --->   Operation 412 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_7)   --->   "%select_ln597_7 = select i1 %tmp_38, i32 4294967295, i32 0"   --->   Operation 413 'select' 'select_ln597_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_7)   --->   "%xor_ln580_7 = xor i1 %icmp_ln580_7, i1 1"   --->   Operation 414 'xor' 'xor_ln580_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_7)   --->   "%and_ln591_7 = and i1 %icmp_ln591_7, i1 %xor_ln580_7"   --->   Operation 415 'and' 'and_ln591_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 416 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln591_7 = select i1 %and_ln591_7, i32 %trunc_ln592_7, i32 %select_ln597_7"   --->   Operation 416 'select' 'select_ln591_7' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 417 [1/1] (0.28ns)   --->   "%or_ln591_7 = or i1 %icmp_ln580_7, i1 %icmp_ln591_7"   --->   Operation 417 'or' 'or_ln591_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_15)   --->   "%or_ln590_7 = or i1 %or_ln591_7, i1 %icmp_ln590_7"   --->   Operation 418 'or' 'or_ln590_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 419 [1/1] (1.38ns) (out node of the LUT)   --->   "%select_ln590_15 = select i1 %or_ln590_7, i32 %select_ln591_7, i32 %select_ln612_7"   --->   Operation 419 'select' 'select_ln590_15' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 420 [2/2] (0.67ns)   --->   "%matrixC_buffer_V_7_load = load i3 %matrixC_buffer_V_7_addr" [kernel.cpp:120]   --->   Operation 420 'load' 'matrixC_buffer_V_7_load' <Predicate = (!tmp_39)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_4)   --->   "%zext_ln595_4 = zext i32 %sext_ln591_4"   --->   Operation 421 'zext' 'zext_ln595_4' <Predicate = (!icmp_ln580_4)> <Delay = 0.00>
ST_6 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_4)   --->   "%ashr_ln595_4 = ashr i54 %select_ln579_4, i54 %zext_ln595_4"   --->   Operation 422 'ashr' 'ashr_ln595_4' <Predicate = (!icmp_ln580_4)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_4)   --->   "%trunc_ln595_4 = trunc i54 %ashr_ln595_4"   --->   Operation 423 'trunc' 'trunc_ln595_4' <Predicate = (!icmp_ln580_4)> <Delay = 0.00>
ST_6 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_4)   --->   "%xor_ln591_4 = xor i1 %or_ln591_4, i1 1"   --->   Operation 424 'xor' 'xor_ln591_4' <Predicate = (!icmp_ln580_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_4)   --->   "%and_ln594_8 = and i1 %icmp_ln594_4, i1 %xor_ln591_4"   --->   Operation 425 'and' 'and_ln594_8' <Predicate = (!icmp_ln580_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_4)   --->   "%and_ln594_9 = and i1 %and_ln594_8, i1 %icmp_ln590_4"   --->   Operation 426 'and' 'and_ln594_9' <Predicate = (!icmp_ln580_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 427 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln594_4 = select i1 %and_ln594_9, i32 %trunc_ln595_4, i32 %select_ln590_12"   --->   Operation 427 'select' 'select_ln594_4' <Predicate = (!icmp_ln580_4)> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 428 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln580_4 = select i1 %icmp_ln580_4, i32 0, i32 %select_ln594_4"   --->   Operation 428 'select' 'select_ln580_4' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 429 [1/2] (0.67ns)   --->   "%matrixC_buffer_V_4_load = load i3 %matrixC_buffer_V_4_addr" [kernel.cpp:120]   --->   Operation 429 'load' 'matrixC_buffer_V_4_load' <Predicate = (!tmp_27)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 430 [1/1] (1.01ns)   --->   "%add_ln712_4 = add i32 %matrixC_buffer_V_4_load, i32 %select_ln580_4"   --->   Operation 430 'add' 'add_ln712_4' <Predicate = (!tmp_27)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 431 [1/1] (0.67ns)   --->   "%store_ln122 = store i32 %add_ln712_4, i3 %matrixC_buffer_V_4_addr" [kernel.cpp:122]   --->   Operation 431 'store' 'store_ln122' <Predicate = (!tmp_27)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 432 [1/1] (0.00ns)   --->   "%br_ln160 = br void %V.i.i18263.case.5.5_ifconv" [kernel.cpp:160]   --->   Operation 432 'br' 'br_ln160' <Predicate = (!tmp_27)> <Delay = 0.00>
ST_6 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_5)   --->   "%zext_ln595_5 = zext i32 %sext_ln591_5"   --->   Operation 433 'zext' 'zext_ln595_5' <Predicate = (!icmp_ln580_5)> <Delay = 0.00>
ST_6 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_5)   --->   "%ashr_ln595_5 = ashr i54 %select_ln579_5, i54 %zext_ln595_5"   --->   Operation 434 'ashr' 'ashr_ln595_5' <Predicate = (!icmp_ln580_5)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_5)   --->   "%trunc_ln595_5 = trunc i54 %ashr_ln595_5"   --->   Operation 435 'trunc' 'trunc_ln595_5' <Predicate = (!icmp_ln580_5)> <Delay = 0.00>
ST_6 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_5)   --->   "%xor_ln591_5 = xor i1 %or_ln591_5, i1 1"   --->   Operation 436 'xor' 'xor_ln591_5' <Predicate = (!icmp_ln580_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_5)   --->   "%and_ln594_10 = and i1 %icmp_ln594_5, i1 %xor_ln591_5"   --->   Operation 437 'and' 'and_ln594_10' <Predicate = (!icmp_ln580_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_5)   --->   "%and_ln594_11 = and i1 %and_ln594_10, i1 %icmp_ln590_5"   --->   Operation 438 'and' 'and_ln594_11' <Predicate = (!icmp_ln580_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 439 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln594_5 = select i1 %and_ln594_11, i32 %trunc_ln595_5, i32 %select_ln590_13"   --->   Operation 439 'select' 'select_ln594_5' <Predicate = (!icmp_ln580_5)> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 440 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln580_5 = select i1 %icmp_ln580_5, i32 0, i32 %select_ln594_5"   --->   Operation 440 'select' 'select_ln580_5' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 441 [1/2] (0.67ns)   --->   "%matrixC_buffer_V_5_load = load i3 %matrixC_buffer_V_5_addr" [kernel.cpp:120]   --->   Operation 441 'load' 'matrixC_buffer_V_5_load' <Predicate = (!tmp_31)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 442 [1/1] (1.01ns)   --->   "%add_ln712_5 = add i32 %matrixC_buffer_V_5_load, i32 %select_ln580_5"   --->   Operation 442 'add' 'add_ln712_5' <Predicate = (!tmp_31)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 443 [1/1] (0.67ns)   --->   "%store_ln122 = store i32 %add_ln712_5, i3 %matrixC_buffer_V_5_addr" [kernel.cpp:122]   --->   Operation 443 'store' 'store_ln122' <Predicate = (!tmp_31)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 444 [1/1] (0.00ns)   --->   "%br_ln160 = br void %V.i.i18263.case.6.6_ifconv" [kernel.cpp:160]   --->   Operation 444 'br' 'br_ln160' <Predicate = (!tmp_31)> <Delay = 0.00>
ST_6 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_6)   --->   "%zext_ln595_6 = zext i32 %sext_ln591_6"   --->   Operation 445 'zext' 'zext_ln595_6' <Predicate = (!icmp_ln580_6)> <Delay = 0.00>
ST_6 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_6)   --->   "%ashr_ln595_6 = ashr i54 %select_ln579_6, i54 %zext_ln595_6"   --->   Operation 446 'ashr' 'ashr_ln595_6' <Predicate = (!icmp_ln580_6)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_6)   --->   "%trunc_ln595_6 = trunc i54 %ashr_ln595_6"   --->   Operation 447 'trunc' 'trunc_ln595_6' <Predicate = (!icmp_ln580_6)> <Delay = 0.00>
ST_6 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_6)   --->   "%xor_ln591_6 = xor i1 %or_ln591_6, i1 1"   --->   Operation 448 'xor' 'xor_ln591_6' <Predicate = (!icmp_ln580_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_6)   --->   "%and_ln594_12 = and i1 %icmp_ln594_6, i1 %xor_ln591_6"   --->   Operation 449 'and' 'and_ln594_12' <Predicate = (!icmp_ln580_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_6)   --->   "%and_ln594_13 = and i1 %and_ln594_12, i1 %icmp_ln590_6"   --->   Operation 450 'and' 'and_ln594_13' <Predicate = (!icmp_ln580_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 451 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln594_6 = select i1 %and_ln594_13, i32 %trunc_ln595_6, i32 %select_ln590_14"   --->   Operation 451 'select' 'select_ln594_6' <Predicate = (!icmp_ln580_6)> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 452 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln580_6 = select i1 %icmp_ln580_6, i32 0, i32 %select_ln594_6"   --->   Operation 452 'select' 'select_ln580_6' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 453 [1/2] (0.67ns)   --->   "%matrixC_buffer_V_6_load = load i3 %matrixC_buffer_V_6_addr" [kernel.cpp:120]   --->   Operation 453 'load' 'matrixC_buffer_V_6_load' <Predicate = (!tmp_35)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 454 [1/1] (1.01ns)   --->   "%add_ln712_6 = add i32 %matrixC_buffer_V_6_load, i32 %select_ln580_6"   --->   Operation 454 'add' 'add_ln712_6' <Predicate = (!tmp_35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 455 [1/1] (0.67ns)   --->   "%store_ln122 = store i32 %add_ln712_6, i3 %matrixC_buffer_V_6_addr" [kernel.cpp:122]   --->   Operation 455 'store' 'store_ln122' <Predicate = (!tmp_35)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 456 [1/1] (0.00ns)   --->   "%br_ln160 = br void %V.i.i18263.case.7.7_ifconv" [kernel.cpp:160]   --->   Operation 456 'br' 'br_ln160' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_6 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_7)   --->   "%zext_ln595_7 = zext i32 %sext_ln591_7"   --->   Operation 457 'zext' 'zext_ln595_7' <Predicate = (!icmp_ln580_7)> <Delay = 0.00>
ST_6 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_7)   --->   "%ashr_ln595_7 = ashr i54 %select_ln579_7, i54 %zext_ln595_7"   --->   Operation 458 'ashr' 'ashr_ln595_7' <Predicate = (!icmp_ln580_7)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_7)   --->   "%trunc_ln595_7 = trunc i54 %ashr_ln595_7"   --->   Operation 459 'trunc' 'trunc_ln595_7' <Predicate = (!icmp_ln580_7)> <Delay = 0.00>
ST_6 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_7)   --->   "%xor_ln591_7 = xor i1 %or_ln591_7, i1 1"   --->   Operation 460 'xor' 'xor_ln591_7' <Predicate = (!icmp_ln580_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_7)   --->   "%and_ln594_14 = and i1 %icmp_ln594_7, i1 %xor_ln591_7"   --->   Operation 461 'and' 'and_ln594_14' <Predicate = (!icmp_ln580_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_7)   --->   "%and_ln594_15 = and i1 %and_ln594_14, i1 %icmp_ln590_7"   --->   Operation 462 'and' 'and_ln594_15' <Predicate = (!icmp_ln580_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 463 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln594_7 = select i1 %and_ln594_15, i32 %trunc_ln595_7, i32 %select_ln590_15"   --->   Operation 463 'select' 'select_ln594_7' <Predicate = (!icmp_ln580_7)> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 464 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln580_7 = select i1 %icmp_ln580_7, i32 0, i32 %select_ln594_7"   --->   Operation 464 'select' 'select_ln580_7' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 465 [1/2] (0.67ns)   --->   "%matrixC_buffer_V_7_load = load i3 %matrixC_buffer_V_7_addr" [kernel.cpp:120]   --->   Operation 465 'load' 'matrixC_buffer_V_7_load' <Predicate = (!tmp_39)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 466 [1/1] (1.01ns)   --->   "%add_ln712_7 = add i32 %matrixC_buffer_V_7_load, i32 %select_ln580_7"   --->   Operation 466 'add' 'add_ln712_7' <Predicate = (!tmp_39)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 467 [1/1] (0.67ns)   --->   "%store_ln122 = store i32 %add_ln712_7, i3 %matrixC_buffer_V_7_addr" [kernel.cpp:122]   --->   Operation 467 'store' 'store_ln122' <Predicate = (!tmp_39)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 468 [1/1] (0.00ns)   --->   "%br_ln160 = br void %V.i.i18263.exit._crit_edge.7" [kernel.cpp:160]   --->   Operation 468 'br' 'br_ln160' <Predicate = (!tmp_39)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [26]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten' [44]  (0.427 ns)

 <State 2>: 1.45ns
The critical path consists of the following:
	'load' operation ('indvar_flatten_load', kernel.cpp:148) on local variable 'indvar_flatten' [47]  (0 ns)
	'add' operation ('add_ln148', kernel.cpp:148) [49]  (1.02 ns)
	'store' operation ('store_ln148', kernel.cpp:148) of variable 'add_ln148', kernel.cpp:148 on local variable 'indvar_flatten' [487]  (0.427 ns)
	blocking operation 0.000917 ns on control path)

 <State 3>: 3.94ns
The critical path consists of the following:
	fifo read operation ('fifoCalcMatrixC_i_3_V_read', D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'fifoCalcMatrixC_i_3_V' (D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [218]  (1.64 ns)
	'fpext' operation ('d_3') [220]  (2.31 ns)

 <State 4>: 6.67ns
The critical path consists of the following:
	'fpext' operation ('d_1') [112]  (2.31 ns)
	'sub' operation ('sub_ln584_1') [124]  (0.809 ns)
	'icmp' operation ('icmp_ln590_1') [125]  (0.976 ns)
	'select' operation ('select_ln590_1') [128]  (0.375 ns)
	'icmp' operation ('icmp_ln612_1') [134]  (0.817 ns)
	'select' operation ('select_ln612_1') [136]  (0 ns)
	'select' operation ('select_ln590_9') [147]  (1.39 ns)

 <State 5>: 6.67ns
The critical path consists of the following:
	'fpext' operation ('d_5') [328]  (2.31 ns)
	'sub' operation ('sub_ln584_5') [340]  (0.809 ns)
	'icmp' operation ('icmp_ln590_5') [341]  (0.976 ns)
	'select' operation ('select_ln590_5') [344]  (0.375 ns)
	'icmp' operation ('icmp_ln612_5') [350]  (0.817 ns)
	'select' operation ('select_ln612_5') [352]  (0 ns)
	'select' operation ('select_ln590_13') [363]  (1.39 ns)

 <State 6>: 3.65ns
The critical path consists of the following:
	'ashr' operation ('ashr_ln595_4') [300]  (0 ns)
	'select' operation ('select_ln594_4') [313]  (1.51 ns)
	'select' operation ('select_ln580_4') [314]  (0.449 ns)
	'add' operation ('add_ln712_4') [321]  (1.02 ns)
	'store' operation ('store_ln122', kernel.cpp:122) of variable 'add_ln712_4' on array 'matrixC_buffer_V_4' [322]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
