
Hello.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014cdc  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001788  08014e70  08014e70  00015e70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080165f8  080165f8  000182ac  2**0
                  CONTENTS
  4 .ARM          00000008  080165f8  080165f8  000175f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08016600  08016600  000182ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08016600  08016600  00017600  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08016604  08016604  00017604  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002ac  20000000  08016608  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000182ac  2**0
                  CONTENTS
 10 .bss          000009b0  200002ac  200002ac  000182ac  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000c5c  20000c5c  000182ac  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000182ac  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019c86  00000000  00000000  000182dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003bee  00000000  00000000  00031f62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001628  00000000  00000000  00035b50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001176  00000000  00000000  00037178  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026449  00000000  00000000  000382ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002058b  00000000  00000000  0005e737  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d7b03  00000000  00000000  0007ecc2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001567c5  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000070ac  00000000  00000000  00156808  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004b  00000000  00000000  0015d8b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002ac 	.word	0x200002ac
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08014e54 	.word	0x08014e54

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002b0 	.word	0x200002b0
 80001cc:	08014e54 	.word	0x08014e54

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_ldivmod>:
 8000c88:	b97b      	cbnz	r3, 8000caa <__aeabi_ldivmod+0x22>
 8000c8a:	b972      	cbnz	r2, 8000caa <__aeabi_ldivmod+0x22>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bfbe      	ittt	lt
 8000c90:	2000      	movlt	r0, #0
 8000c92:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000c96:	e006      	blt.n	8000ca6 <__aeabi_ldivmod+0x1e>
 8000c98:	bf08      	it	eq
 8000c9a:	2800      	cmpeq	r0, #0
 8000c9c:	bf1c      	itt	ne
 8000c9e:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000ca2:	f04f 30ff 	movne.w	r0, #4294967295
 8000ca6:	f000 b9d3 	b.w	8001050 <__aeabi_idiv0>
 8000caa:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cae:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb2:	2900      	cmp	r1, #0
 8000cb4:	db09      	blt.n	8000cca <__aeabi_ldivmod+0x42>
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	db1a      	blt.n	8000cf0 <__aeabi_ldivmod+0x68>
 8000cba:	f000 f84d 	bl	8000d58 <__udivmoddi4>
 8000cbe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc6:	b004      	add	sp, #16
 8000cc8:	4770      	bx	lr
 8000cca:	4240      	negs	r0, r0
 8000ccc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	db1b      	blt.n	8000d0c <__aeabi_ldivmod+0x84>
 8000cd4:	f000 f840 	bl	8000d58 <__udivmoddi4>
 8000cd8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cdc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce0:	b004      	add	sp, #16
 8000ce2:	4240      	negs	r0, r0
 8000ce4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce8:	4252      	negs	r2, r2
 8000cea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cee:	4770      	bx	lr
 8000cf0:	4252      	negs	r2, r2
 8000cf2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cf6:	f000 f82f 	bl	8000d58 <__udivmoddi4>
 8000cfa:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cfe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d02:	b004      	add	sp, #16
 8000d04:	4240      	negs	r0, r0
 8000d06:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d0a:	4770      	bx	lr
 8000d0c:	4252      	negs	r2, r2
 8000d0e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d12:	f000 f821 	bl	8000d58 <__udivmoddi4>
 8000d16:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d1e:	b004      	add	sp, #16
 8000d20:	4252      	negs	r2, r2
 8000d22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d26:	4770      	bx	lr

08000d28 <__aeabi_uldivmod>:
 8000d28:	b953      	cbnz	r3, 8000d40 <__aeabi_uldivmod+0x18>
 8000d2a:	b94a      	cbnz	r2, 8000d40 <__aeabi_uldivmod+0x18>
 8000d2c:	2900      	cmp	r1, #0
 8000d2e:	bf08      	it	eq
 8000d30:	2800      	cmpeq	r0, #0
 8000d32:	bf1c      	itt	ne
 8000d34:	f04f 31ff 	movne.w	r1, #4294967295
 8000d38:	f04f 30ff 	movne.w	r0, #4294967295
 8000d3c:	f000 b988 	b.w	8001050 <__aeabi_idiv0>
 8000d40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d48:	f000 f806 	bl	8000d58 <__udivmoddi4>
 8000d4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d54:	b004      	add	sp, #16
 8000d56:	4770      	bx	lr

08000d58 <__udivmoddi4>:
 8000d58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d5c:	9d08      	ldr	r5, [sp, #32]
 8000d5e:	468e      	mov	lr, r1
 8000d60:	4604      	mov	r4, r0
 8000d62:	4688      	mov	r8, r1
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d14a      	bne.n	8000dfe <__udivmoddi4+0xa6>
 8000d68:	428a      	cmp	r2, r1
 8000d6a:	4617      	mov	r7, r2
 8000d6c:	d962      	bls.n	8000e34 <__udivmoddi4+0xdc>
 8000d6e:	fab2 f682 	clz	r6, r2
 8000d72:	b14e      	cbz	r6, 8000d88 <__udivmoddi4+0x30>
 8000d74:	f1c6 0320 	rsb	r3, r6, #32
 8000d78:	fa01 f806 	lsl.w	r8, r1, r6
 8000d7c:	fa20 f303 	lsr.w	r3, r0, r3
 8000d80:	40b7      	lsls	r7, r6
 8000d82:	ea43 0808 	orr.w	r8, r3, r8
 8000d86:	40b4      	lsls	r4, r6
 8000d88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d8c:	fa1f fc87 	uxth.w	ip, r7
 8000d90:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d94:	0c23      	lsrs	r3, r4, #16
 8000d96:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d9a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d9e:	fb01 f20c 	mul.w	r2, r1, ip
 8000da2:	429a      	cmp	r2, r3
 8000da4:	d909      	bls.n	8000dba <__udivmoddi4+0x62>
 8000da6:	18fb      	adds	r3, r7, r3
 8000da8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000dac:	f080 80ea 	bcs.w	8000f84 <__udivmoddi4+0x22c>
 8000db0:	429a      	cmp	r2, r3
 8000db2:	f240 80e7 	bls.w	8000f84 <__udivmoddi4+0x22c>
 8000db6:	3902      	subs	r1, #2
 8000db8:	443b      	add	r3, r7
 8000dba:	1a9a      	subs	r2, r3, r2
 8000dbc:	b2a3      	uxth	r3, r4
 8000dbe:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dc2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dc6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dca:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dce:	459c      	cmp	ip, r3
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0x8e>
 8000dd2:	18fb      	adds	r3, r7, r3
 8000dd4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dd8:	f080 80d6 	bcs.w	8000f88 <__udivmoddi4+0x230>
 8000ddc:	459c      	cmp	ip, r3
 8000dde:	f240 80d3 	bls.w	8000f88 <__udivmoddi4+0x230>
 8000de2:	443b      	add	r3, r7
 8000de4:	3802      	subs	r0, #2
 8000de6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dea:	eba3 030c 	sub.w	r3, r3, ip
 8000dee:	2100      	movs	r1, #0
 8000df0:	b11d      	cbz	r5, 8000dfa <__udivmoddi4+0xa2>
 8000df2:	40f3      	lsrs	r3, r6
 8000df4:	2200      	movs	r2, #0
 8000df6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d905      	bls.n	8000e0e <__udivmoddi4+0xb6>
 8000e02:	b10d      	cbz	r5, 8000e08 <__udivmoddi4+0xb0>
 8000e04:	e9c5 0100 	strd	r0, r1, [r5]
 8000e08:	2100      	movs	r1, #0
 8000e0a:	4608      	mov	r0, r1
 8000e0c:	e7f5      	b.n	8000dfa <__udivmoddi4+0xa2>
 8000e0e:	fab3 f183 	clz	r1, r3
 8000e12:	2900      	cmp	r1, #0
 8000e14:	d146      	bne.n	8000ea4 <__udivmoddi4+0x14c>
 8000e16:	4573      	cmp	r3, lr
 8000e18:	d302      	bcc.n	8000e20 <__udivmoddi4+0xc8>
 8000e1a:	4282      	cmp	r2, r0
 8000e1c:	f200 8105 	bhi.w	800102a <__udivmoddi4+0x2d2>
 8000e20:	1a84      	subs	r4, r0, r2
 8000e22:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e26:	2001      	movs	r0, #1
 8000e28:	4690      	mov	r8, r2
 8000e2a:	2d00      	cmp	r5, #0
 8000e2c:	d0e5      	beq.n	8000dfa <__udivmoddi4+0xa2>
 8000e2e:	e9c5 4800 	strd	r4, r8, [r5]
 8000e32:	e7e2      	b.n	8000dfa <__udivmoddi4+0xa2>
 8000e34:	2a00      	cmp	r2, #0
 8000e36:	f000 8090 	beq.w	8000f5a <__udivmoddi4+0x202>
 8000e3a:	fab2 f682 	clz	r6, r2
 8000e3e:	2e00      	cmp	r6, #0
 8000e40:	f040 80a4 	bne.w	8000f8c <__udivmoddi4+0x234>
 8000e44:	1a8a      	subs	r2, r1, r2
 8000e46:	0c03      	lsrs	r3, r0, #16
 8000e48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e4c:	b280      	uxth	r0, r0
 8000e4e:	b2bc      	uxth	r4, r7
 8000e50:	2101      	movs	r1, #1
 8000e52:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e56:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e5e:	fb04 f20c 	mul.w	r2, r4, ip
 8000e62:	429a      	cmp	r2, r3
 8000e64:	d907      	bls.n	8000e76 <__udivmoddi4+0x11e>
 8000e66:	18fb      	adds	r3, r7, r3
 8000e68:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e6c:	d202      	bcs.n	8000e74 <__udivmoddi4+0x11c>
 8000e6e:	429a      	cmp	r2, r3
 8000e70:	f200 80e0 	bhi.w	8001034 <__udivmoddi4+0x2dc>
 8000e74:	46c4      	mov	ip, r8
 8000e76:	1a9b      	subs	r3, r3, r2
 8000e78:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e7c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e80:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e84:	fb02 f404 	mul.w	r4, r2, r4
 8000e88:	429c      	cmp	r4, r3
 8000e8a:	d907      	bls.n	8000e9c <__udivmoddi4+0x144>
 8000e8c:	18fb      	adds	r3, r7, r3
 8000e8e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e92:	d202      	bcs.n	8000e9a <__udivmoddi4+0x142>
 8000e94:	429c      	cmp	r4, r3
 8000e96:	f200 80ca 	bhi.w	800102e <__udivmoddi4+0x2d6>
 8000e9a:	4602      	mov	r2, r0
 8000e9c:	1b1b      	subs	r3, r3, r4
 8000e9e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ea2:	e7a5      	b.n	8000df0 <__udivmoddi4+0x98>
 8000ea4:	f1c1 0620 	rsb	r6, r1, #32
 8000ea8:	408b      	lsls	r3, r1
 8000eaa:	fa22 f706 	lsr.w	r7, r2, r6
 8000eae:	431f      	orrs	r7, r3
 8000eb0:	fa0e f401 	lsl.w	r4, lr, r1
 8000eb4:	fa20 f306 	lsr.w	r3, r0, r6
 8000eb8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ebc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ec0:	4323      	orrs	r3, r4
 8000ec2:	fa00 f801 	lsl.w	r8, r0, r1
 8000ec6:	fa1f fc87 	uxth.w	ip, r7
 8000eca:	fbbe f0f9 	udiv	r0, lr, r9
 8000ece:	0c1c      	lsrs	r4, r3, #16
 8000ed0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ed4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ed8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000edc:	45a6      	cmp	lr, r4
 8000ede:	fa02 f201 	lsl.w	r2, r2, r1
 8000ee2:	d909      	bls.n	8000ef8 <__udivmoddi4+0x1a0>
 8000ee4:	193c      	adds	r4, r7, r4
 8000ee6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000eea:	f080 809c 	bcs.w	8001026 <__udivmoddi4+0x2ce>
 8000eee:	45a6      	cmp	lr, r4
 8000ef0:	f240 8099 	bls.w	8001026 <__udivmoddi4+0x2ce>
 8000ef4:	3802      	subs	r0, #2
 8000ef6:	443c      	add	r4, r7
 8000ef8:	eba4 040e 	sub.w	r4, r4, lr
 8000efc:	fa1f fe83 	uxth.w	lr, r3
 8000f00:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f04:	fb09 4413 	mls	r4, r9, r3, r4
 8000f08:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f0c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f10:	45a4      	cmp	ip, r4
 8000f12:	d908      	bls.n	8000f26 <__udivmoddi4+0x1ce>
 8000f14:	193c      	adds	r4, r7, r4
 8000f16:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f1a:	f080 8082 	bcs.w	8001022 <__udivmoddi4+0x2ca>
 8000f1e:	45a4      	cmp	ip, r4
 8000f20:	d97f      	bls.n	8001022 <__udivmoddi4+0x2ca>
 8000f22:	3b02      	subs	r3, #2
 8000f24:	443c      	add	r4, r7
 8000f26:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f2a:	eba4 040c 	sub.w	r4, r4, ip
 8000f2e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f32:	4564      	cmp	r4, ip
 8000f34:	4673      	mov	r3, lr
 8000f36:	46e1      	mov	r9, ip
 8000f38:	d362      	bcc.n	8001000 <__udivmoddi4+0x2a8>
 8000f3a:	d05f      	beq.n	8000ffc <__udivmoddi4+0x2a4>
 8000f3c:	b15d      	cbz	r5, 8000f56 <__udivmoddi4+0x1fe>
 8000f3e:	ebb8 0203 	subs.w	r2, r8, r3
 8000f42:	eb64 0409 	sbc.w	r4, r4, r9
 8000f46:	fa04 f606 	lsl.w	r6, r4, r6
 8000f4a:	fa22 f301 	lsr.w	r3, r2, r1
 8000f4e:	431e      	orrs	r6, r3
 8000f50:	40cc      	lsrs	r4, r1
 8000f52:	e9c5 6400 	strd	r6, r4, [r5]
 8000f56:	2100      	movs	r1, #0
 8000f58:	e74f      	b.n	8000dfa <__udivmoddi4+0xa2>
 8000f5a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f5e:	0c01      	lsrs	r1, r0, #16
 8000f60:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f64:	b280      	uxth	r0, r0
 8000f66:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f6a:	463b      	mov	r3, r7
 8000f6c:	4638      	mov	r0, r7
 8000f6e:	463c      	mov	r4, r7
 8000f70:	46b8      	mov	r8, r7
 8000f72:	46be      	mov	lr, r7
 8000f74:	2620      	movs	r6, #32
 8000f76:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f7a:	eba2 0208 	sub.w	r2, r2, r8
 8000f7e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f82:	e766      	b.n	8000e52 <__udivmoddi4+0xfa>
 8000f84:	4601      	mov	r1, r0
 8000f86:	e718      	b.n	8000dba <__udivmoddi4+0x62>
 8000f88:	4610      	mov	r0, r2
 8000f8a:	e72c      	b.n	8000de6 <__udivmoddi4+0x8e>
 8000f8c:	f1c6 0220 	rsb	r2, r6, #32
 8000f90:	fa2e f302 	lsr.w	r3, lr, r2
 8000f94:	40b7      	lsls	r7, r6
 8000f96:	40b1      	lsls	r1, r6
 8000f98:	fa20 f202 	lsr.w	r2, r0, r2
 8000f9c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fa0:	430a      	orrs	r2, r1
 8000fa2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fa6:	b2bc      	uxth	r4, r7
 8000fa8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fac:	0c11      	lsrs	r1, r2, #16
 8000fae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fb2:	fb08 f904 	mul.w	r9, r8, r4
 8000fb6:	40b0      	lsls	r0, r6
 8000fb8:	4589      	cmp	r9, r1
 8000fba:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fbe:	b280      	uxth	r0, r0
 8000fc0:	d93e      	bls.n	8001040 <__udivmoddi4+0x2e8>
 8000fc2:	1879      	adds	r1, r7, r1
 8000fc4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fc8:	d201      	bcs.n	8000fce <__udivmoddi4+0x276>
 8000fca:	4589      	cmp	r9, r1
 8000fcc:	d81f      	bhi.n	800100e <__udivmoddi4+0x2b6>
 8000fce:	eba1 0109 	sub.w	r1, r1, r9
 8000fd2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fd6:	fb09 f804 	mul.w	r8, r9, r4
 8000fda:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fde:	b292      	uxth	r2, r2
 8000fe0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fe4:	4542      	cmp	r2, r8
 8000fe6:	d229      	bcs.n	800103c <__udivmoddi4+0x2e4>
 8000fe8:	18ba      	adds	r2, r7, r2
 8000fea:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fee:	d2c4      	bcs.n	8000f7a <__udivmoddi4+0x222>
 8000ff0:	4542      	cmp	r2, r8
 8000ff2:	d2c2      	bcs.n	8000f7a <__udivmoddi4+0x222>
 8000ff4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ff8:	443a      	add	r2, r7
 8000ffa:	e7be      	b.n	8000f7a <__udivmoddi4+0x222>
 8000ffc:	45f0      	cmp	r8, lr
 8000ffe:	d29d      	bcs.n	8000f3c <__udivmoddi4+0x1e4>
 8001000:	ebbe 0302 	subs.w	r3, lr, r2
 8001004:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001008:	3801      	subs	r0, #1
 800100a:	46e1      	mov	r9, ip
 800100c:	e796      	b.n	8000f3c <__udivmoddi4+0x1e4>
 800100e:	eba7 0909 	sub.w	r9, r7, r9
 8001012:	4449      	add	r1, r9
 8001014:	f1a8 0c02 	sub.w	ip, r8, #2
 8001018:	fbb1 f9fe 	udiv	r9, r1, lr
 800101c:	fb09 f804 	mul.w	r8, r9, r4
 8001020:	e7db      	b.n	8000fda <__udivmoddi4+0x282>
 8001022:	4673      	mov	r3, lr
 8001024:	e77f      	b.n	8000f26 <__udivmoddi4+0x1ce>
 8001026:	4650      	mov	r0, sl
 8001028:	e766      	b.n	8000ef8 <__udivmoddi4+0x1a0>
 800102a:	4608      	mov	r0, r1
 800102c:	e6fd      	b.n	8000e2a <__udivmoddi4+0xd2>
 800102e:	443b      	add	r3, r7
 8001030:	3a02      	subs	r2, #2
 8001032:	e733      	b.n	8000e9c <__udivmoddi4+0x144>
 8001034:	f1ac 0c02 	sub.w	ip, ip, #2
 8001038:	443b      	add	r3, r7
 800103a:	e71c      	b.n	8000e76 <__udivmoddi4+0x11e>
 800103c:	4649      	mov	r1, r9
 800103e:	e79c      	b.n	8000f7a <__udivmoddi4+0x222>
 8001040:	eba1 0109 	sub.w	r1, r1, r9
 8001044:	46c4      	mov	ip, r8
 8001046:	fbb1 f9fe 	udiv	r9, r1, lr
 800104a:	fb09 f804 	mul.w	r8, r9, r4
 800104e:	e7c4      	b.n	8000fda <__udivmoddi4+0x282>

08001050 <__aeabi_idiv0>:
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <set_int_enable>:
 *  interrupt is used.
 *  @param[in]  enable      1 to enable interrupt.
 *  @return     0 if successful.
 */
static int set_int_enable(unsigned char enable)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b088      	sub	sp, #32
 8001058:	af04      	add	r7, sp, #16
 800105a:	4603      	mov	r3, r0
 800105c:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (st.chip_cfg.dmp_on) {
 800105e:	4b32      	ldr	r3, [pc, #200]	@ (8001128 <set_int_enable+0xd4>)
 8001060:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001064:	2b00      	cmp	r3, #0
 8001066:	d025      	beq.n	80010b4 <set_int_enable+0x60>
        if (enable)
 8001068:	79fb      	ldrb	r3, [r7, #7]
 800106a:	2b00      	cmp	r3, #0
 800106c:	d002      	beq.n	8001074 <set_int_enable+0x20>
            tmp = BIT_DMP_INT_EN;
 800106e:	2302      	movs	r3, #2
 8001070:	73fb      	strb	r3, [r7, #15]
 8001072:	e001      	b.n	8001078 <set_int_enable+0x24>
        else
            tmp = 0x00;
 8001074:	2300      	movs	r3, #0
 8001076:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 8001078:	4b2b      	ldr	r3, [pc, #172]	@ (8001128 <set_int_enable+0xd4>)
 800107a:	685b      	ldr	r3, [r3, #4]
 800107c:	781b      	ldrb	r3, [r3, #0]
 800107e:	005b      	lsls	r3, r3, #1
 8001080:	b299      	uxth	r1, r3
 8001082:	4b29      	ldr	r3, [pc, #164]	@ (8001128 <set_int_enable+0xd4>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	7bdb      	ldrb	r3, [r3, #15]
 8001088:	461a      	mov	r2, r3
 800108a:	2305      	movs	r3, #5
 800108c:	9302      	str	r3, [sp, #8]
 800108e:	2301      	movs	r3, #1
 8001090:	9301      	str	r3, [sp, #4]
 8001092:	f107 030f 	add.w	r3, r7, #15
 8001096:	9300      	str	r3, [sp, #0]
 8001098:	2301      	movs	r3, #1
 800109a:	4824      	ldr	r0, [pc, #144]	@ (800112c <set_int_enable+0xd8>)
 800109c:	f00c fed4 	bl	800de48 <HAL_I2C_Mem_Write>
 80010a0:	4603      	mov	r3, r0
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d002      	beq.n	80010ac <set_int_enable+0x58>
            return -1;
 80010a6:	f04f 33ff 	mov.w	r3, #4294967295
 80010aa:	e039      	b.n	8001120 <set_int_enable+0xcc>
        st.chip_cfg.int_enable = tmp;
 80010ac:	7bfa      	ldrb	r2, [r7, #15]
 80010ae:	4b1e      	ldr	r3, [pc, #120]	@ (8001128 <set_int_enable+0xd4>)
 80010b0:	745a      	strb	r2, [r3, #17]
 80010b2:	e034      	b.n	800111e <set_int_enable+0xca>
    } else {
        if (!st.chip_cfg.sensors)
 80010b4:	4b1c      	ldr	r3, [pc, #112]	@ (8001128 <set_int_enable+0xd4>)
 80010b6:	7a9b      	ldrb	r3, [r3, #10]
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d102      	bne.n	80010c2 <set_int_enable+0x6e>
            return -1;
 80010bc:	f04f 33ff 	mov.w	r3, #4294967295
 80010c0:	e02e      	b.n	8001120 <set_int_enable+0xcc>
        if (enable && st.chip_cfg.int_enable)
 80010c2:	79fb      	ldrb	r3, [r7, #7]
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d005      	beq.n	80010d4 <set_int_enable+0x80>
 80010c8:	4b17      	ldr	r3, [pc, #92]	@ (8001128 <set_int_enable+0xd4>)
 80010ca:	7c5b      	ldrb	r3, [r3, #17]
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d001      	beq.n	80010d4 <set_int_enable+0x80>
            return 0;
 80010d0:	2300      	movs	r3, #0
 80010d2:	e025      	b.n	8001120 <set_int_enable+0xcc>
        if (enable)
 80010d4:	79fb      	ldrb	r3, [r7, #7]
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d002      	beq.n	80010e0 <set_int_enable+0x8c>
            tmp = BIT_DATA_RDY_EN;
 80010da:	2301      	movs	r3, #1
 80010dc:	73fb      	strb	r3, [r7, #15]
 80010de:	e001      	b.n	80010e4 <set_int_enable+0x90>
        else
            tmp = 0x00;
 80010e0:	2300      	movs	r3, #0
 80010e2:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 80010e4:	4b10      	ldr	r3, [pc, #64]	@ (8001128 <set_int_enable+0xd4>)
 80010e6:	685b      	ldr	r3, [r3, #4]
 80010e8:	781b      	ldrb	r3, [r3, #0]
 80010ea:	005b      	lsls	r3, r3, #1
 80010ec:	b299      	uxth	r1, r3
 80010ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001128 <set_int_enable+0xd4>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	7bdb      	ldrb	r3, [r3, #15]
 80010f4:	461a      	mov	r2, r3
 80010f6:	2305      	movs	r3, #5
 80010f8:	9302      	str	r3, [sp, #8]
 80010fa:	2301      	movs	r3, #1
 80010fc:	9301      	str	r3, [sp, #4]
 80010fe:	f107 030f 	add.w	r3, r7, #15
 8001102:	9300      	str	r3, [sp, #0]
 8001104:	2301      	movs	r3, #1
 8001106:	4809      	ldr	r0, [pc, #36]	@ (800112c <set_int_enable+0xd8>)
 8001108:	f00c fe9e 	bl	800de48 <HAL_I2C_Mem_Write>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d002      	beq.n	8001118 <set_int_enable+0xc4>
            return -1;
 8001112:	f04f 33ff 	mov.w	r3, #4294967295
 8001116:	e003      	b.n	8001120 <set_int_enable+0xcc>
        st.chip_cfg.int_enable = tmp;
 8001118:	7bfa      	ldrb	r2, [r7, #15]
 800111a:	4b03      	ldr	r3, [pc, #12]	@ (8001128 <set_int_enable+0xd4>)
 800111c:	745a      	strb	r2, [r3, #17]
    }
    return 0;
 800111e:	2300      	movs	r3, #0
}
 8001120:	4618      	mov	r0, r3
 8001122:	3710      	adds	r7, #16
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}
 8001128:	20000000 	.word	0x20000000
 800112c:	2000032c 	.word	0x2000032c

08001130 <mpu_init>:
 *  Data ready interrupt: Disabled, active low, unlatched.
 *  @param[in]  int_param   Platform-specific parameters to interrupt API.
 *  @return     0 if successful.
 */
int mpu_init(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b086      	sub	sp, #24
 8001134:	af04      	add	r7, sp, #16
    unsigned char data[6], rev;

    /* Reset device. */
    data[0] = 0x80;//BIT_RESET;
 8001136:	2380      	movs	r3, #128	@ 0x80
 8001138:	703b      	strb	r3, [r7, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &(data[0])))
 800113a:	4b95      	ldr	r3, [pc, #596]	@ (8001390 <mpu_init+0x260>)
 800113c:	685b      	ldr	r3, [r3, #4]
 800113e:	781b      	ldrb	r3, [r3, #0]
 8001140:	005b      	lsls	r3, r3, #1
 8001142:	b299      	uxth	r1, r3
 8001144:	4b92      	ldr	r3, [pc, #584]	@ (8001390 <mpu_init+0x260>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	7c9b      	ldrb	r3, [r3, #18]
 800114a:	461a      	mov	r2, r3
 800114c:	2305      	movs	r3, #5
 800114e:	9302      	str	r3, [sp, #8]
 8001150:	2301      	movs	r3, #1
 8001152:	9301      	str	r3, [sp, #4]
 8001154:	463b      	mov	r3, r7
 8001156:	9300      	str	r3, [sp, #0]
 8001158:	2301      	movs	r3, #1
 800115a:	488e      	ldr	r0, [pc, #568]	@ (8001394 <mpu_init+0x264>)
 800115c:	f00c fe74 	bl	800de48 <HAL_I2C_Mem_Write>
 8001160:	4603      	mov	r3, r0
 8001162:	2b00      	cmp	r3, #0
 8001164:	d002      	beq.n	800116c <mpu_init+0x3c>
        return -1;
 8001166:	f04f 33ff 	mov.w	r3, #4294967295
 800116a:	e10c      	b.n	8001386 <mpu_init+0x256>
    delay_ms(100);
 800116c:	2064      	movs	r0, #100	@ 0x64
 800116e:	f00c f87b 	bl	800d268 <HAL_Delay>

    /* Wake up chip. */
    data[0] = 0x00;
 8001172:	2300      	movs	r3, #0
 8001174:	703b      	strb	r3, [r7, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &(data[0])))
 8001176:	4b86      	ldr	r3, [pc, #536]	@ (8001390 <mpu_init+0x260>)
 8001178:	685b      	ldr	r3, [r3, #4]
 800117a:	781b      	ldrb	r3, [r3, #0]
 800117c:	005b      	lsls	r3, r3, #1
 800117e:	b299      	uxth	r1, r3
 8001180:	4b83      	ldr	r3, [pc, #524]	@ (8001390 <mpu_init+0x260>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	7c9b      	ldrb	r3, [r3, #18]
 8001186:	461a      	mov	r2, r3
 8001188:	2305      	movs	r3, #5
 800118a:	9302      	str	r3, [sp, #8]
 800118c:	2301      	movs	r3, #1
 800118e:	9301      	str	r3, [sp, #4]
 8001190:	463b      	mov	r3, r7
 8001192:	9300      	str	r3, [sp, #0]
 8001194:	2301      	movs	r3, #1
 8001196:	487f      	ldr	r0, [pc, #508]	@ (8001394 <mpu_init+0x264>)
 8001198:	f00c fe56 	bl	800de48 <HAL_I2C_Mem_Write>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d002      	beq.n	80011a8 <mpu_init+0x78>
        return -1;
 80011a2:	f04f 33ff 	mov.w	r3, #4294967295
 80011a6:	e0ee      	b.n	8001386 <mpu_init+0x256>

#if defined MPU6050
    /* Check product revision. */
    if (i2c_read(st.hw->addr, st.reg->accel_offs, 6, data))
 80011a8:	4b79      	ldr	r3, [pc, #484]	@ (8001390 <mpu_init+0x260>)
 80011aa:	685b      	ldr	r3, [r3, #4]
 80011ac:	781b      	ldrb	r3, [r3, #0]
 80011ae:	005b      	lsls	r3, r3, #1
 80011b0:	b299      	uxth	r1, r3
 80011b2:	4b77      	ldr	r3, [pc, #476]	@ (8001390 <mpu_init+0x260>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	7d9b      	ldrb	r3, [r3, #22]
 80011b8:	461a      	mov	r2, r3
 80011ba:	2305      	movs	r3, #5
 80011bc:	9302      	str	r3, [sp, #8]
 80011be:	2306      	movs	r3, #6
 80011c0:	9301      	str	r3, [sp, #4]
 80011c2:	463b      	mov	r3, r7
 80011c4:	9300      	str	r3, [sp, #0]
 80011c6:	2301      	movs	r3, #1
 80011c8:	4872      	ldr	r0, [pc, #456]	@ (8001394 <mpu_init+0x264>)
 80011ca:	f00c ff37 	bl	800e03c <HAL_I2C_Mem_Read>
 80011ce:	4603      	mov	r3, r0
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d002      	beq.n	80011da <mpu_init+0xaa>
        return -1;
 80011d4:	f04f 33ff 	mov.w	r3, #4294967295
 80011d8:	e0d5      	b.n	8001386 <mpu_init+0x256>
    rev = ((data[5] & 0x01) << 2) | ((data[3] & 0x01) << 1) |
 80011da:	797b      	ldrb	r3, [r7, #5]
 80011dc:	b25b      	sxtb	r3, r3
 80011de:	009b      	lsls	r3, r3, #2
 80011e0:	b25b      	sxtb	r3, r3
 80011e2:	f003 0304 	and.w	r3, r3, #4
 80011e6:	b25a      	sxtb	r2, r3
 80011e8:	78fb      	ldrb	r3, [r7, #3]
 80011ea:	b25b      	sxtb	r3, r3
 80011ec:	005b      	lsls	r3, r3, #1
 80011ee:	b25b      	sxtb	r3, r3
 80011f0:	f003 0302 	and.w	r3, r3, #2
 80011f4:	b25b      	sxtb	r3, r3
 80011f6:	4313      	orrs	r3, r2
 80011f8:	b25a      	sxtb	r2, r3
        (data[1] & 0x01);
 80011fa:	787b      	ldrb	r3, [r7, #1]
 80011fc:	b25b      	sxtb	r3, r3
 80011fe:	f003 0301 	and.w	r3, r3, #1
 8001202:	b25b      	sxtb	r3, r3
    rev = ((data[5] & 0x01) << 2) | ((data[3] & 0x01) << 1) |
 8001204:	4313      	orrs	r3, r2
 8001206:	b25b      	sxtb	r3, r3
 8001208:	71fb      	strb	r3, [r7, #7]

    if (rev) {
 800120a:	79fb      	ldrb	r3, [r7, #7]
 800120c:	2b00      	cmp	r3, #0
 800120e:	d015      	beq.n	800123c <mpu_init+0x10c>
        /* Congrats, these parts are better. */
        if (rev == 1)
 8001210:	79fb      	ldrb	r3, [r7, #7]
 8001212:	2b01      	cmp	r3, #1
 8001214:	d103      	bne.n	800121e <mpu_init+0xee>
            st.chip_cfg.accel_half = 1;
 8001216:	4b5e      	ldr	r3, [pc, #376]	@ (8001390 <mpu_init+0x260>)
 8001218:	2201      	movs	r2, #1
 800121a:	74da      	strb	r2, [r3, #19]
 800121c:	e041      	b.n	80012a2 <mpu_init+0x172>
        else if (rev == 2)
 800121e:	79fb      	ldrb	r3, [r7, #7]
 8001220:	2b02      	cmp	r3, #2
 8001222:	d103      	bne.n	800122c <mpu_init+0xfc>
            st.chip_cfg.accel_half = 0;
 8001224:	4b5a      	ldr	r3, [pc, #360]	@ (8001390 <mpu_init+0x260>)
 8001226:	2200      	movs	r2, #0
 8001228:	74da      	strb	r2, [r3, #19]
 800122a:	e03a      	b.n	80012a2 <mpu_init+0x172>
        else {
            log_e("Unsupported software product rev %d.\n",rev);
 800122c:	79fb      	ldrb	r3, [r7, #7]
 800122e:	4619      	mov	r1, r3
 8001230:	4859      	ldr	r0, [pc, #356]	@ (8001398 <mpu_init+0x268>)
 8001232:	f011 f887 	bl	8012344 <iprintf>
            return -1;
 8001236:	f04f 33ff 	mov.w	r3, #4294967295
 800123a:	e0a4      	b.n	8001386 <mpu_init+0x256>
        }
    } else {
        if (i2c_read(st.hw->addr, st.reg->prod_id, 1, &(data[0])))
 800123c:	4b54      	ldr	r3, [pc, #336]	@ (8001390 <mpu_init+0x260>)
 800123e:	685b      	ldr	r3, [r3, #4]
 8001240:	781b      	ldrb	r3, [r3, #0]
 8001242:	005b      	lsls	r3, r3, #1
 8001244:	b299      	uxth	r1, r3
 8001246:	4b52      	ldr	r3, [pc, #328]	@ (8001390 <mpu_init+0x260>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	78db      	ldrb	r3, [r3, #3]
 800124c:	461a      	mov	r2, r3
 800124e:	2305      	movs	r3, #5
 8001250:	9302      	str	r3, [sp, #8]
 8001252:	2301      	movs	r3, #1
 8001254:	9301      	str	r3, [sp, #4]
 8001256:	463b      	mov	r3, r7
 8001258:	9300      	str	r3, [sp, #0]
 800125a:	2301      	movs	r3, #1
 800125c:	484d      	ldr	r0, [pc, #308]	@ (8001394 <mpu_init+0x264>)
 800125e:	f00c feed 	bl	800e03c <HAL_I2C_Mem_Read>
 8001262:	4603      	mov	r3, r0
 8001264:	2b00      	cmp	r3, #0
 8001266:	d002      	beq.n	800126e <mpu_init+0x13e>
            return -1;
 8001268:	f04f 33ff 	mov.w	r3, #4294967295
 800126c:	e08b      	b.n	8001386 <mpu_init+0x256>
        rev = data[0] & 0x0F;
 800126e:	783b      	ldrb	r3, [r7, #0]
 8001270:	f003 030f 	and.w	r3, r3, #15
 8001274:	71fb      	strb	r3, [r7, #7]
        if (!rev) {
 8001276:	79fb      	ldrb	r3, [r7, #7]
 8001278:	2b00      	cmp	r3, #0
 800127a:	d105      	bne.n	8001288 <mpu_init+0x158>
            log_e("Product ID read as 0 indicates device is either incompatible or an MPU3050.\r\n");
 800127c:	4847      	ldr	r0, [pc, #284]	@ (800139c <mpu_init+0x26c>)
 800127e:	f011 f8c9 	bl	8012414 <puts>
            return -1;
 8001282:	f04f 33ff 	mov.w	r3, #4294967295
 8001286:	e07e      	b.n	8001386 <mpu_init+0x256>
        } else if (rev == 4) {
 8001288:	79fb      	ldrb	r3, [r7, #7]
 800128a:	2b04      	cmp	r3, #4
 800128c:	d106      	bne.n	800129c <mpu_init+0x16c>
            log_i("Half sensitivity part found.\r\n");
 800128e:	4844      	ldr	r0, [pc, #272]	@ (80013a0 <mpu_init+0x270>)
 8001290:	f011 f8c0 	bl	8012414 <puts>
            st.chip_cfg.accel_half = 1;
 8001294:	4b3e      	ldr	r3, [pc, #248]	@ (8001390 <mpu_init+0x260>)
 8001296:	2201      	movs	r2, #1
 8001298:	74da      	strb	r2, [r3, #19]
 800129a:	e002      	b.n	80012a2 <mpu_init+0x172>
        } else
            st.chip_cfg.accel_half = 0;
 800129c:	4b3c      	ldr	r3, [pc, #240]	@ (8001390 <mpu_init+0x260>)
 800129e:	2200      	movs	r2, #0
 80012a0:	74da      	strb	r2, [r3, #19]
    if (i2c_write(st.hw->addr, st.reg->accel_cfg2, 1, data))
        return -1;
#endif

    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.sensors = 0xFF;
 80012a2:	4b3b      	ldr	r3, [pc, #236]	@ (8001390 <mpu_init+0x260>)
 80012a4:	22ff      	movs	r2, #255	@ 0xff
 80012a6:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.gyro_fsr = 0xFF;
 80012a8:	4b39      	ldr	r3, [pc, #228]	@ (8001390 <mpu_init+0x260>)
 80012aa:	22ff      	movs	r2, #255	@ 0xff
 80012ac:	721a      	strb	r2, [r3, #8]
    st.chip_cfg.accel_fsr = 0xFF;
 80012ae:	4b38      	ldr	r3, [pc, #224]	@ (8001390 <mpu_init+0x260>)
 80012b0:	22ff      	movs	r2, #255	@ 0xff
 80012b2:	725a      	strb	r2, [r3, #9]
    st.chip_cfg.lpf = 0xFF;
 80012b4:	4b36      	ldr	r3, [pc, #216]	@ (8001390 <mpu_init+0x260>)
 80012b6:	22ff      	movs	r2, #255	@ 0xff
 80012b8:	72da      	strb	r2, [r3, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
 80012ba:	4b35      	ldr	r3, [pc, #212]	@ (8001390 <mpu_init+0x260>)
 80012bc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80012c0:	81da      	strh	r2, [r3, #14]
    st.chip_cfg.fifo_enable = 0xFF;
 80012c2:	4b33      	ldr	r3, [pc, #204]	@ (8001390 <mpu_init+0x260>)
 80012c4:	22ff      	movs	r2, #255	@ 0xff
 80012c6:	741a      	strb	r2, [r3, #16]
    st.chip_cfg.bypass_mode = 0xFF;
 80012c8:	4b31      	ldr	r3, [pc, #196]	@ (8001390 <mpu_init+0x260>)
 80012ca:	22ff      	movs	r2, #255	@ 0xff
 80012cc:	749a      	strb	r2, [r3, #18]
#ifdef AK89xx_SECONDARY
    st.chip_cfg.compass_sample_rate = 0xFFFF;
#endif
    /* mpu_set_sensors always preserves this setting. */
    st.chip_cfg.clk_src = INV_CLK_PLL;
 80012ce:	4b30      	ldr	r3, [pc, #192]	@ (8001390 <mpu_init+0x260>)
 80012d0:	2201      	movs	r2, #1
 80012d2:	731a      	strb	r2, [r3, #12]
    /* Handled in next call to mpu_set_bypass. */
    st.chip_cfg.active_low_int = 1;
 80012d4:	4b2e      	ldr	r3, [pc, #184]	@ (8001390 <mpu_init+0x260>)
 80012d6:	2201      	movs	r2, #1
 80012d8:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
    st.chip_cfg.latched_int = 0;
 80012dc:	4b2c      	ldr	r3, [pc, #176]	@ (8001390 <mpu_init+0x260>)
 80012de:	2200      	movs	r2, #0
 80012e0:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
    st.chip_cfg.int_motion_only = 0;
 80012e4:	4b2a      	ldr	r3, [pc, #168]	@ (8001390 <mpu_init+0x260>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	755a      	strb	r2, [r3, #21]
    st.chip_cfg.lp_accel_mode = 0;
 80012ea:	4b29      	ldr	r3, [pc, #164]	@ (8001390 <mpu_init+0x260>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	751a      	strb	r2, [r3, #20]
    memset(&st.chip_cfg.cache, 0, sizeof(st.chip_cfg.cache));
 80012f0:	220c      	movs	r2, #12
 80012f2:	2100      	movs	r1, #0
 80012f4:	482b      	ldr	r0, [pc, #172]	@ (80013a4 <mpu_init+0x274>)
 80012f6:	f011 f97d 	bl	80125f4 <memset>
    st.chip_cfg.dmp_on = 0;
 80012fa:	4b25      	ldr	r3, [pc, #148]	@ (8001390 <mpu_init+0x260>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    st.chip_cfg.dmp_loaded = 0;
 8001302:	4b23      	ldr	r3, [pc, #140]	@ (8001390 <mpu_init+0x260>)
 8001304:	2200      	movs	r2, #0
 8001306:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    st.chip_cfg.dmp_sample_rate = 0;
 800130a:	4b21      	ldr	r3, [pc, #132]	@ (8001390 <mpu_init+0x260>)
 800130c:	2200      	movs	r2, #0
 800130e:	84da      	strh	r2, [r3, #38]	@ 0x26

    if (mpu_set_gyro_fsr(2000))
 8001310:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001314:	f000 fa76 	bl	8001804 <mpu_set_gyro_fsr>
 8001318:	4603      	mov	r3, r0
 800131a:	2b00      	cmp	r3, #0
 800131c:	d002      	beq.n	8001324 <mpu_init+0x1f4>
        return -1;
 800131e:	f04f 33ff 	mov.w	r3, #4294967295
 8001322:	e030      	b.n	8001386 <mpu_init+0x256>
    if (mpu_set_accel_fsr(2))
 8001324:	2002      	movs	r0, #2
 8001326:	f000 fb07 	bl	8001938 <mpu_set_accel_fsr>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d002      	beq.n	8001336 <mpu_init+0x206>
        return -1;
 8001330:	f04f 33ff 	mov.w	r3, #4294967295
 8001334:	e027      	b.n	8001386 <mpu_init+0x256>
    if (mpu_set_lpf(42))
 8001336:	202a      	movs	r0, #42	@ 0x2a
 8001338:	f000 fbae 	bl	8001a98 <mpu_set_lpf>
 800133c:	4603      	mov	r3, r0
 800133e:	2b00      	cmp	r3, #0
 8001340:	d002      	beq.n	8001348 <mpu_init+0x218>
        return -1;
 8001342:	f04f 33ff 	mov.w	r3, #4294967295
 8001346:	e01e      	b.n	8001386 <mpu_init+0x256>
    if (mpu_set_sample_rate(50))
 8001348:	2032      	movs	r0, #50	@ 0x32
 800134a:	f000 fc19 	bl	8001b80 <mpu_set_sample_rate>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d002      	beq.n	800135a <mpu_init+0x22a>
        return -1;
 8001354:	f04f 33ff 	mov.w	r3, #4294967295
 8001358:	e015      	b.n	8001386 <mpu_init+0x256>
    if (mpu_configure_fifo(0))
 800135a:	2000      	movs	r0, #0
 800135c:	f000 fd0a 	bl	8001d74 <mpu_configure_fifo>
 8001360:	4603      	mov	r3, r0
 8001362:	2b00      	cmp	r3, #0
 8001364:	d002      	beq.n	800136c <mpu_init+0x23c>
        return -1;
 8001366:	f04f 33ff 	mov.w	r3, #4294967295
 800136a:	e00c      	b.n	8001386 <mpu_init+0x256>
    setup_compass();
    if (mpu_set_compass_sample_rate(10))
        return -1;
#else
    /* Already disabled by setup_compass. */
    if (mpu_set_bypass(0))
 800136c:	2000      	movs	r0, #0
 800136e:	f000 fe89 	bl	8002084 <mpu_set_bypass>
 8001372:	4603      	mov	r3, r0
 8001374:	2b00      	cmp	r3, #0
 8001376:	d002      	beq.n	800137e <mpu_init+0x24e>
        return -1;
 8001378:	f04f 33ff 	mov.w	r3, #4294967295
 800137c:	e003      	b.n	8001386 <mpu_init+0x256>
#endif

    mpu_set_sensors(0);
 800137e:	2000      	movs	r0, #0
 8001380:	f000 fd4a 	bl	8001e18 <mpu_set_sensors>
    return 0;
 8001384:	2300      	movs	r3, #0
}
 8001386:	4618      	mov	r0, r3
 8001388:	3708      	adds	r7, #8
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	20000000 	.word	0x20000000
 8001394:	2000032c 	.word	0x2000032c
 8001398:	08014e70 	.word	0x08014e70
 800139c:	08014e98 	.word	0x08014e98
 80013a0:	08014ee8 	.word	0x08014ee8
 80013a4:	20000016 	.word	0x20000016

080013a8 <mpu_lp_accel_mode>:
 *  @param[in]  rate        Minimum sampling rate, or zero to disable LP
 *                          accel mode.
 *  @return     0 if successful.
 */
int mpu_lp_accel_mode(unsigned char rate)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b088      	sub	sp, #32
 80013ac:	af04      	add	r7, sp, #16
 80013ae:	4603      	mov	r3, r0
 80013b0:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp[2];

    if (rate > 40)
 80013b2:	79fb      	ldrb	r3, [r7, #7]
 80013b4:	2b28      	cmp	r3, #40	@ 0x28
 80013b6:	d902      	bls.n	80013be <mpu_lp_accel_mode+0x16>
        return -1;
 80013b8:	f04f 33ff 	mov.w	r3, #4294967295
 80013bc:	e07d      	b.n	80014ba <mpu_lp_accel_mode+0x112>

    if (!rate) {
 80013be:	79fb      	ldrb	r3, [r7, #7]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d125      	bne.n	8001410 <mpu_lp_accel_mode+0x68>
        mpu_set_int_latched(0);
 80013c4:	2000      	movs	r0, #0
 80013c6:	f000 ff5b 	bl	8002280 <mpu_set_int_latched>
        tmp[0] = 0;
 80013ca:	2300      	movs	r3, #0
 80013cc:	733b      	strb	r3, [r7, #12]
        tmp[1] = BIT_STBY_XYZG;
 80013ce:	2307      	movs	r3, #7
 80013d0:	737b      	strb	r3, [r7, #13]
        if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 80013d2:	4b3c      	ldr	r3, [pc, #240]	@ (80014c4 <mpu_lp_accel_mode+0x11c>)
 80013d4:	685b      	ldr	r3, [r3, #4]
 80013d6:	781b      	ldrb	r3, [r3, #0]
 80013d8:	005b      	lsls	r3, r3, #1
 80013da:	b299      	uxth	r1, r3
 80013dc:	4b39      	ldr	r3, [pc, #228]	@ (80014c4 <mpu_lp_accel_mode+0x11c>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	7c9b      	ldrb	r3, [r3, #18]
 80013e2:	461a      	mov	r2, r3
 80013e4:	2305      	movs	r3, #5
 80013e6:	9302      	str	r3, [sp, #8]
 80013e8:	2302      	movs	r3, #2
 80013ea:	9301      	str	r3, [sp, #4]
 80013ec:	f107 030c 	add.w	r3, r7, #12
 80013f0:	9300      	str	r3, [sp, #0]
 80013f2:	2301      	movs	r3, #1
 80013f4:	4834      	ldr	r0, [pc, #208]	@ (80014c8 <mpu_lp_accel_mode+0x120>)
 80013f6:	f00c fd27 	bl	800de48 <HAL_I2C_Mem_Write>
 80013fa:	4603      	mov	r3, r0
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d002      	beq.n	8001406 <mpu_lp_accel_mode+0x5e>
            return -1;
 8001400:	f04f 33ff 	mov.w	r3, #4294967295
 8001404:	e059      	b.n	80014ba <mpu_lp_accel_mode+0x112>
        st.chip_cfg.lp_accel_mode = 0;
 8001406:	4b2f      	ldr	r3, [pc, #188]	@ (80014c4 <mpu_lp_accel_mode+0x11c>)
 8001408:	2200      	movs	r2, #0
 800140a:	751a      	strb	r2, [r3, #20]
        return 0;
 800140c:	2300      	movs	r3, #0
 800140e:	e054      	b.n	80014ba <mpu_lp_accel_mode+0x112>
     * it gets a chance to deassert the interrupt pin; therefore, we shift this
     * responsibility over to the MCU.
     *
     * Any register read will clear the interrupt.
     */
    mpu_set_int_latched(1);
 8001410:	2001      	movs	r0, #1
 8001412:	f000 ff35 	bl	8002280 <mpu_set_int_latched>
#if defined MPU6050
    tmp[0] = BIT_LPA_CYCLE;
 8001416:	2320      	movs	r3, #32
 8001418:	733b      	strb	r3, [r7, #12]
    if (rate == 1) {
 800141a:	79fb      	ldrb	r3, [r7, #7]
 800141c:	2b01      	cmp	r3, #1
 800141e:	d105      	bne.n	800142c <mpu_lp_accel_mode+0x84>
        tmp[1] = INV_LPA_1_25HZ;
 8001420:	2300      	movs	r3, #0
 8001422:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(5);
 8001424:	2005      	movs	r0, #5
 8001426:	f000 fb37 	bl	8001a98 <mpu_set_lpf>
 800142a:	e016      	b.n	800145a <mpu_lp_accel_mode+0xb2>
    } else if (rate <= 5) {
 800142c:	79fb      	ldrb	r3, [r7, #7]
 800142e:	2b05      	cmp	r3, #5
 8001430:	d805      	bhi.n	800143e <mpu_lp_accel_mode+0x96>
        tmp[1] = INV_LPA_5HZ;
 8001432:	2301      	movs	r3, #1
 8001434:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(5);
 8001436:	2005      	movs	r0, #5
 8001438:	f000 fb2e 	bl	8001a98 <mpu_set_lpf>
 800143c:	e00d      	b.n	800145a <mpu_lp_accel_mode+0xb2>
    } else if (rate <= 20) {
 800143e:	79fb      	ldrb	r3, [r7, #7]
 8001440:	2b14      	cmp	r3, #20
 8001442:	d805      	bhi.n	8001450 <mpu_lp_accel_mode+0xa8>
        tmp[1] = INV_LPA_20HZ;
 8001444:	2302      	movs	r3, #2
 8001446:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(10);
 8001448:	200a      	movs	r0, #10
 800144a:	f000 fb25 	bl	8001a98 <mpu_set_lpf>
 800144e:	e004      	b.n	800145a <mpu_lp_accel_mode+0xb2>
    } else {
        tmp[1] = INV_LPA_40HZ;
 8001450:	2303      	movs	r3, #3
 8001452:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(20);
 8001454:	2014      	movs	r0, #20
 8001456:	f000 fb1f 	bl	8001a98 <mpu_set_lpf>
    }
    tmp[1] = (tmp[1] << 6) | BIT_STBY_XYZG;
 800145a:	7b7b      	ldrb	r3, [r7, #13]
 800145c:	b25b      	sxtb	r3, r3
 800145e:	019b      	lsls	r3, r3, #6
 8001460:	b25b      	sxtb	r3, r3
 8001462:	f043 0307 	orr.w	r3, r3, #7
 8001466:	b25b      	sxtb	r3, r3
 8001468:	b2db      	uxtb	r3, r3
 800146a:	737b      	strb	r3, [r7, #13]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 800146c:	4b15      	ldr	r3, [pc, #84]	@ (80014c4 <mpu_lp_accel_mode+0x11c>)
 800146e:	685b      	ldr	r3, [r3, #4]
 8001470:	781b      	ldrb	r3, [r3, #0]
 8001472:	005b      	lsls	r3, r3, #1
 8001474:	b299      	uxth	r1, r3
 8001476:	4b13      	ldr	r3, [pc, #76]	@ (80014c4 <mpu_lp_accel_mode+0x11c>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	7c9b      	ldrb	r3, [r3, #18]
 800147c:	461a      	mov	r2, r3
 800147e:	2305      	movs	r3, #5
 8001480:	9302      	str	r3, [sp, #8]
 8001482:	2302      	movs	r3, #2
 8001484:	9301      	str	r3, [sp, #4]
 8001486:	f107 030c 	add.w	r3, r7, #12
 800148a:	9300      	str	r3, [sp, #0]
 800148c:	2301      	movs	r3, #1
 800148e:	480e      	ldr	r0, [pc, #56]	@ (80014c8 <mpu_lp_accel_mode+0x120>)
 8001490:	f00c fcda 	bl	800de48 <HAL_I2C_Mem_Write>
 8001494:	4603      	mov	r3, r0
 8001496:	2b00      	cmp	r3, #0
 8001498:	d002      	beq.n	80014a0 <mpu_lp_accel_mode+0xf8>
        return -1;
 800149a:	f04f 33ff 	mov.w	r3, #4294967295
 800149e:	e00c      	b.n	80014ba <mpu_lp_accel_mode+0x112>
        return -1;
    tmp[0] = BIT_LPA_CYCLE;
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, tmp))
        return -1;
#endif
    st.chip_cfg.sensors = INV_XYZ_ACCEL;
 80014a0:	4b08      	ldr	r3, [pc, #32]	@ (80014c4 <mpu_lp_accel_mode+0x11c>)
 80014a2:	2208      	movs	r2, #8
 80014a4:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.clk_src = 0;
 80014a6:	4b07      	ldr	r3, [pc, #28]	@ (80014c4 <mpu_lp_accel_mode+0x11c>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	731a      	strb	r2, [r3, #12]
    st.chip_cfg.lp_accel_mode = 1;
 80014ac:	4b05      	ldr	r3, [pc, #20]	@ (80014c4 <mpu_lp_accel_mode+0x11c>)
 80014ae:	2201      	movs	r2, #1
 80014b0:	751a      	strb	r2, [r3, #20]
    mpu_configure_fifo(0);
 80014b2:	2000      	movs	r0, #0
 80014b4:	f000 fc5e 	bl	8001d74 <mpu_configure_fifo>

    return 0;
 80014b8:	2300      	movs	r3, #0
}
 80014ba:	4618      	mov	r0, r3
 80014bc:	3710      	adds	r7, #16
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	20000000 	.word	0x20000000
 80014c8:	2000032c 	.word	0x2000032c

080014cc <mpu_reset_fifo>:
/**
 *  @brief  Reset FIFO read/write pointers.
 *  @return 0 if successful.
 */
int mpu_reset_fifo(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b086      	sub	sp, #24
 80014d0:	af04      	add	r7, sp, #16
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 80014d2:	4b9e      	ldr	r3, [pc, #632]	@ (800174c <mpu_reset_fifo+0x280>)
 80014d4:	7a9b      	ldrb	r3, [r3, #10]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d102      	bne.n	80014e0 <mpu_reset_fifo+0x14>
        return -1;
 80014da:	f04f 33ff 	mov.w	r3, #4294967295
 80014de:	e153      	b.n	8001788 <mpu_reset_fifo+0x2bc>

    data = 0;
 80014e0:	2300      	movs	r3, #0
 80014e2:	71fb      	strb	r3, [r7, #7]
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 80014e4:	4b99      	ldr	r3, [pc, #612]	@ (800174c <mpu_reset_fifo+0x280>)
 80014e6:	685b      	ldr	r3, [r3, #4]
 80014e8:	781b      	ldrb	r3, [r3, #0]
 80014ea:	005b      	lsls	r3, r3, #1
 80014ec:	b299      	uxth	r1, r3
 80014ee:	4b97      	ldr	r3, [pc, #604]	@ (800174c <mpu_reset_fifo+0x280>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	7bdb      	ldrb	r3, [r3, #15]
 80014f4:	461a      	mov	r2, r3
 80014f6:	2305      	movs	r3, #5
 80014f8:	9302      	str	r3, [sp, #8]
 80014fa:	2301      	movs	r3, #1
 80014fc:	9301      	str	r3, [sp, #4]
 80014fe:	1dfb      	adds	r3, r7, #7
 8001500:	9300      	str	r3, [sp, #0]
 8001502:	2301      	movs	r3, #1
 8001504:	4892      	ldr	r0, [pc, #584]	@ (8001750 <mpu_reset_fifo+0x284>)
 8001506:	f00c fc9f 	bl	800de48 <HAL_I2C_Mem_Write>
 800150a:	4603      	mov	r3, r0
 800150c:	2b00      	cmp	r3, #0
 800150e:	d002      	beq.n	8001516 <mpu_reset_fifo+0x4a>
        return -1;
 8001510:	f04f 33ff 	mov.w	r3, #4294967295
 8001514:	e138      	b.n	8001788 <mpu_reset_fifo+0x2bc>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 8001516:	4b8d      	ldr	r3, [pc, #564]	@ (800174c <mpu_reset_fifo+0x280>)
 8001518:	685b      	ldr	r3, [r3, #4]
 800151a:	781b      	ldrb	r3, [r3, #0]
 800151c:	005b      	lsls	r3, r3, #1
 800151e:	b299      	uxth	r1, r3
 8001520:	4b8a      	ldr	r3, [pc, #552]	@ (800174c <mpu_reset_fifo+0x280>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	795b      	ldrb	r3, [r3, #5]
 8001526:	461a      	mov	r2, r3
 8001528:	2305      	movs	r3, #5
 800152a:	9302      	str	r3, [sp, #8]
 800152c:	2301      	movs	r3, #1
 800152e:	9301      	str	r3, [sp, #4]
 8001530:	1dfb      	adds	r3, r7, #7
 8001532:	9300      	str	r3, [sp, #0]
 8001534:	2301      	movs	r3, #1
 8001536:	4886      	ldr	r0, [pc, #536]	@ (8001750 <mpu_reset_fifo+0x284>)
 8001538:	f00c fc86 	bl	800de48 <HAL_I2C_Mem_Write>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d002      	beq.n	8001548 <mpu_reset_fifo+0x7c>
        return -1;
 8001542:	f04f 33ff 	mov.w	r3, #4294967295
 8001546:	e11f      	b.n	8001788 <mpu_reset_fifo+0x2bc>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001548:	4b80      	ldr	r3, [pc, #512]	@ (800174c <mpu_reset_fifo+0x280>)
 800154a:	685b      	ldr	r3, [r3, #4]
 800154c:	781b      	ldrb	r3, [r3, #0]
 800154e:	005b      	lsls	r3, r3, #1
 8001550:	b299      	uxth	r1, r3
 8001552:	4b7e      	ldr	r3, [pc, #504]	@ (800174c <mpu_reset_fifo+0x280>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	791b      	ldrb	r3, [r3, #4]
 8001558:	461a      	mov	r2, r3
 800155a:	2305      	movs	r3, #5
 800155c:	9302      	str	r3, [sp, #8]
 800155e:	2301      	movs	r3, #1
 8001560:	9301      	str	r3, [sp, #4]
 8001562:	1dfb      	adds	r3, r7, #7
 8001564:	9300      	str	r3, [sp, #0]
 8001566:	2301      	movs	r3, #1
 8001568:	4879      	ldr	r0, [pc, #484]	@ (8001750 <mpu_reset_fifo+0x284>)
 800156a:	f00c fc6d 	bl	800de48 <HAL_I2C_Mem_Write>
 800156e:	4603      	mov	r3, r0
 8001570:	2b00      	cmp	r3, #0
 8001572:	d002      	beq.n	800157a <mpu_reset_fifo+0xae>
        return -1;
 8001574:	f04f 33ff 	mov.w	r3, #4294967295
 8001578:	e106      	b.n	8001788 <mpu_reset_fifo+0x2bc>

    if (st.chip_cfg.dmp_on) {
 800157a:	4b74      	ldr	r3, [pc, #464]	@ (800174c <mpu_reset_fifo+0x280>)
 800157c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001580:	2b00      	cmp	r3, #0
 8001582:	d07e      	beq.n	8001682 <mpu_reset_fifo+0x1b6>
        data = BIT_FIFO_RST | BIT_DMP_RST;
 8001584:	230c      	movs	r3, #12
 8001586:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001588:	4b70      	ldr	r3, [pc, #448]	@ (800174c <mpu_reset_fifo+0x280>)
 800158a:	685b      	ldr	r3, [r3, #4]
 800158c:	781b      	ldrb	r3, [r3, #0]
 800158e:	005b      	lsls	r3, r3, #1
 8001590:	b299      	uxth	r1, r3
 8001592:	4b6e      	ldr	r3, [pc, #440]	@ (800174c <mpu_reset_fifo+0x280>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	791b      	ldrb	r3, [r3, #4]
 8001598:	461a      	mov	r2, r3
 800159a:	2305      	movs	r3, #5
 800159c:	9302      	str	r3, [sp, #8]
 800159e:	2301      	movs	r3, #1
 80015a0:	9301      	str	r3, [sp, #4]
 80015a2:	1dfb      	adds	r3, r7, #7
 80015a4:	9300      	str	r3, [sp, #0]
 80015a6:	2301      	movs	r3, #1
 80015a8:	4869      	ldr	r0, [pc, #420]	@ (8001750 <mpu_reset_fifo+0x284>)
 80015aa:	f00c fc4d 	bl	800de48 <HAL_I2C_Mem_Write>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d002      	beq.n	80015ba <mpu_reset_fifo+0xee>
            return -1;
 80015b4:	f04f 33ff 	mov.w	r3, #4294967295
 80015b8:	e0e6      	b.n	8001788 <mpu_reset_fifo+0x2bc>
       
        data = BIT_DMP_EN | BIT_FIFO_EN;
 80015ba:	23c0      	movs	r3, #192	@ 0xc0
 80015bc:	71fb      	strb	r3, [r7, #7]
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 80015be:	4b63      	ldr	r3, [pc, #396]	@ (800174c <mpu_reset_fifo+0x280>)
 80015c0:	7a9b      	ldrb	r3, [r3, #10]
 80015c2:	f003 0301 	and.w	r3, r3, #1
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d004      	beq.n	80015d4 <mpu_reset_fifo+0x108>
            data |= BIT_AUX_IF_EN;
 80015ca:	79fb      	ldrb	r3, [r7, #7]
 80015cc:	f043 0320 	orr.w	r3, r3, #32
 80015d0:	b2db      	uxtb	r3, r3
 80015d2:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 80015d4:	4b5d      	ldr	r3, [pc, #372]	@ (800174c <mpu_reset_fifo+0x280>)
 80015d6:	685b      	ldr	r3, [r3, #4]
 80015d8:	781b      	ldrb	r3, [r3, #0]
 80015da:	005b      	lsls	r3, r3, #1
 80015dc:	b299      	uxth	r1, r3
 80015de:	4b5b      	ldr	r3, [pc, #364]	@ (800174c <mpu_reset_fifo+0x280>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	791b      	ldrb	r3, [r3, #4]
 80015e4:	461a      	mov	r2, r3
 80015e6:	2305      	movs	r3, #5
 80015e8:	9302      	str	r3, [sp, #8]
 80015ea:	2301      	movs	r3, #1
 80015ec:	9301      	str	r3, [sp, #4]
 80015ee:	1dfb      	adds	r3, r7, #7
 80015f0:	9300      	str	r3, [sp, #0]
 80015f2:	2301      	movs	r3, #1
 80015f4:	4856      	ldr	r0, [pc, #344]	@ (8001750 <mpu_reset_fifo+0x284>)
 80015f6:	f00c fc27 	bl	800de48 <HAL_I2C_Mem_Write>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d002      	beq.n	8001606 <mpu_reset_fifo+0x13a>
            return -1;
 8001600:	f04f 33ff 	mov.w	r3, #4294967295
 8001604:	e0c0      	b.n	8001788 <mpu_reset_fifo+0x2bc>
        if (st.chip_cfg.int_enable)
 8001606:	4b51      	ldr	r3, [pc, #324]	@ (800174c <mpu_reset_fifo+0x280>)
 8001608:	7c5b      	ldrb	r3, [r3, #17]
 800160a:	2b00      	cmp	r3, #0
 800160c:	d002      	beq.n	8001614 <mpu_reset_fifo+0x148>
            data = BIT_DMP_INT_EN;
 800160e:	2302      	movs	r3, #2
 8001610:	71fb      	strb	r3, [r7, #7]
 8001612:	e001      	b.n	8001618 <mpu_reset_fifo+0x14c>
        else
            data = 0;
 8001614:	2300      	movs	r3, #0
 8001616:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8001618:	4b4c      	ldr	r3, [pc, #304]	@ (800174c <mpu_reset_fifo+0x280>)
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	781b      	ldrb	r3, [r3, #0]
 800161e:	005b      	lsls	r3, r3, #1
 8001620:	b299      	uxth	r1, r3
 8001622:	4b4a      	ldr	r3, [pc, #296]	@ (800174c <mpu_reset_fifo+0x280>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	7bdb      	ldrb	r3, [r3, #15]
 8001628:	461a      	mov	r2, r3
 800162a:	2305      	movs	r3, #5
 800162c:	9302      	str	r3, [sp, #8]
 800162e:	2301      	movs	r3, #1
 8001630:	9301      	str	r3, [sp, #4]
 8001632:	1dfb      	adds	r3, r7, #7
 8001634:	9300      	str	r3, [sp, #0]
 8001636:	2301      	movs	r3, #1
 8001638:	4845      	ldr	r0, [pc, #276]	@ (8001750 <mpu_reset_fifo+0x284>)
 800163a:	f00c fc05 	bl	800de48 <HAL_I2C_Mem_Write>
 800163e:	4603      	mov	r3, r0
 8001640:	2b00      	cmp	r3, #0
 8001642:	d002      	beq.n	800164a <mpu_reset_fifo+0x17e>
            return -1;
 8001644:	f04f 33ff 	mov.w	r3, #4294967295
 8001648:	e09e      	b.n	8001788 <mpu_reset_fifo+0x2bc>
        data = 0;
 800164a:	2300      	movs	r3, #0
 800164c:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 800164e:	4b3f      	ldr	r3, [pc, #252]	@ (800174c <mpu_reset_fifo+0x280>)
 8001650:	685b      	ldr	r3, [r3, #4]
 8001652:	781b      	ldrb	r3, [r3, #0]
 8001654:	005b      	lsls	r3, r3, #1
 8001656:	b299      	uxth	r1, r3
 8001658:	4b3c      	ldr	r3, [pc, #240]	@ (800174c <mpu_reset_fifo+0x280>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	795b      	ldrb	r3, [r3, #5]
 800165e:	461a      	mov	r2, r3
 8001660:	2305      	movs	r3, #5
 8001662:	9302      	str	r3, [sp, #8]
 8001664:	2301      	movs	r3, #1
 8001666:	9301      	str	r3, [sp, #4]
 8001668:	1dfb      	adds	r3, r7, #7
 800166a:	9300      	str	r3, [sp, #0]
 800166c:	2301      	movs	r3, #1
 800166e:	4838      	ldr	r0, [pc, #224]	@ (8001750 <mpu_reset_fifo+0x284>)
 8001670:	f00c fbea 	bl	800de48 <HAL_I2C_Mem_Write>
 8001674:	4603      	mov	r3, r0
 8001676:	2b00      	cmp	r3, #0
 8001678:	f000 8085 	beq.w	8001786 <mpu_reset_fifo+0x2ba>
            return -1;
 800167c:	f04f 33ff 	mov.w	r3, #4294967295
 8001680:	e082      	b.n	8001788 <mpu_reset_fifo+0x2bc>
    } else {
        data = BIT_FIFO_RST;
 8001682:	2304      	movs	r3, #4
 8001684:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001686:	4b31      	ldr	r3, [pc, #196]	@ (800174c <mpu_reset_fifo+0x280>)
 8001688:	685b      	ldr	r3, [r3, #4]
 800168a:	781b      	ldrb	r3, [r3, #0]
 800168c:	005b      	lsls	r3, r3, #1
 800168e:	b299      	uxth	r1, r3
 8001690:	4b2e      	ldr	r3, [pc, #184]	@ (800174c <mpu_reset_fifo+0x280>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	791b      	ldrb	r3, [r3, #4]
 8001696:	461a      	mov	r2, r3
 8001698:	2305      	movs	r3, #5
 800169a:	9302      	str	r3, [sp, #8]
 800169c:	2301      	movs	r3, #1
 800169e:	9301      	str	r3, [sp, #4]
 80016a0:	1dfb      	adds	r3, r7, #7
 80016a2:	9300      	str	r3, [sp, #0]
 80016a4:	2301      	movs	r3, #1
 80016a6:	482a      	ldr	r0, [pc, #168]	@ (8001750 <mpu_reset_fifo+0x284>)
 80016a8:	f00c fbce 	bl	800de48 <HAL_I2C_Mem_Write>
 80016ac:	4603      	mov	r3, r0
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d002      	beq.n	80016b8 <mpu_reset_fifo+0x1ec>
            return -1;
 80016b2:	f04f 33ff 	mov.w	r3, #4294967295
 80016b6:	e067      	b.n	8001788 <mpu_reset_fifo+0x2bc>
        if (st.chip_cfg.bypass_mode || !(st.chip_cfg.sensors & INV_XYZ_COMPASS))
 80016b8:	4b24      	ldr	r3, [pc, #144]	@ (800174c <mpu_reset_fifo+0x280>)
 80016ba:	7c9b      	ldrb	r3, [r3, #18]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d105      	bne.n	80016cc <mpu_reset_fifo+0x200>
 80016c0:	4b22      	ldr	r3, [pc, #136]	@ (800174c <mpu_reset_fifo+0x280>)
 80016c2:	7a9b      	ldrb	r3, [r3, #10]
 80016c4:	f003 0301 	and.w	r3, r3, #1
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d102      	bne.n	80016d2 <mpu_reset_fifo+0x206>
            data = BIT_FIFO_EN;
 80016cc:	2340      	movs	r3, #64	@ 0x40
 80016ce:	71fb      	strb	r3, [r7, #7]
 80016d0:	e001      	b.n	80016d6 <mpu_reset_fifo+0x20a>
        else
            data = BIT_FIFO_EN | BIT_AUX_IF_EN;
 80016d2:	2360      	movs	r3, #96	@ 0x60
 80016d4:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 80016d6:	4b1d      	ldr	r3, [pc, #116]	@ (800174c <mpu_reset_fifo+0x280>)
 80016d8:	685b      	ldr	r3, [r3, #4]
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	005b      	lsls	r3, r3, #1
 80016de:	b299      	uxth	r1, r3
 80016e0:	4b1a      	ldr	r3, [pc, #104]	@ (800174c <mpu_reset_fifo+0x280>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	791b      	ldrb	r3, [r3, #4]
 80016e6:	461a      	mov	r2, r3
 80016e8:	2305      	movs	r3, #5
 80016ea:	9302      	str	r3, [sp, #8]
 80016ec:	2301      	movs	r3, #1
 80016ee:	9301      	str	r3, [sp, #4]
 80016f0:	1dfb      	adds	r3, r7, #7
 80016f2:	9300      	str	r3, [sp, #0]
 80016f4:	2301      	movs	r3, #1
 80016f6:	4816      	ldr	r0, [pc, #88]	@ (8001750 <mpu_reset_fifo+0x284>)
 80016f8:	f00c fba6 	bl	800de48 <HAL_I2C_Mem_Write>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d002      	beq.n	8001708 <mpu_reset_fifo+0x23c>
            return -1;
 8001702:	f04f 33ff 	mov.w	r3, #4294967295
 8001706:	e03f      	b.n	8001788 <mpu_reset_fifo+0x2bc>
    
        if (st.chip_cfg.int_enable)
 8001708:	4b10      	ldr	r3, [pc, #64]	@ (800174c <mpu_reset_fifo+0x280>)
 800170a:	7c5b      	ldrb	r3, [r3, #17]
 800170c:	2b00      	cmp	r3, #0
 800170e:	d002      	beq.n	8001716 <mpu_reset_fifo+0x24a>
            data = BIT_DATA_RDY_EN;
 8001710:	2301      	movs	r3, #1
 8001712:	71fb      	strb	r3, [r7, #7]
 8001714:	e001      	b.n	800171a <mpu_reset_fifo+0x24e>
        else
            data = 0;
 8001716:	2300      	movs	r3, #0
 8001718:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 800171a:	4b0c      	ldr	r3, [pc, #48]	@ (800174c <mpu_reset_fifo+0x280>)
 800171c:	685b      	ldr	r3, [r3, #4]
 800171e:	781b      	ldrb	r3, [r3, #0]
 8001720:	005b      	lsls	r3, r3, #1
 8001722:	b299      	uxth	r1, r3
 8001724:	4b09      	ldr	r3, [pc, #36]	@ (800174c <mpu_reset_fifo+0x280>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	7bdb      	ldrb	r3, [r3, #15]
 800172a:	461a      	mov	r2, r3
 800172c:	2305      	movs	r3, #5
 800172e:	9302      	str	r3, [sp, #8]
 8001730:	2301      	movs	r3, #1
 8001732:	9301      	str	r3, [sp, #4]
 8001734:	1dfb      	adds	r3, r7, #7
 8001736:	9300      	str	r3, [sp, #0]
 8001738:	2301      	movs	r3, #1
 800173a:	4805      	ldr	r0, [pc, #20]	@ (8001750 <mpu_reset_fifo+0x284>)
 800173c:	f00c fb84 	bl	800de48 <HAL_I2C_Mem_Write>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d006      	beq.n	8001754 <mpu_reset_fifo+0x288>
            return -1;
 8001746:	f04f 33ff 	mov.w	r3, #4294967295
 800174a:	e01d      	b.n	8001788 <mpu_reset_fifo+0x2bc>
 800174c:	20000000 	.word	0x20000000
 8001750:	2000032c 	.word	0x2000032c
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &st.chip_cfg.fifo_enable))
 8001754:	4b0e      	ldr	r3, [pc, #56]	@ (8001790 <mpu_reset_fifo+0x2c4>)
 8001756:	685b      	ldr	r3, [r3, #4]
 8001758:	781b      	ldrb	r3, [r3, #0]
 800175a:	005b      	lsls	r3, r3, #1
 800175c:	b299      	uxth	r1, r3
 800175e:	4b0c      	ldr	r3, [pc, #48]	@ (8001790 <mpu_reset_fifo+0x2c4>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	795b      	ldrb	r3, [r3, #5]
 8001764:	461a      	mov	r2, r3
 8001766:	2305      	movs	r3, #5
 8001768:	9302      	str	r3, [sp, #8]
 800176a:	2301      	movs	r3, #1
 800176c:	9301      	str	r3, [sp, #4]
 800176e:	4b09      	ldr	r3, [pc, #36]	@ (8001794 <mpu_reset_fifo+0x2c8>)
 8001770:	9300      	str	r3, [sp, #0]
 8001772:	2301      	movs	r3, #1
 8001774:	4808      	ldr	r0, [pc, #32]	@ (8001798 <mpu_reset_fifo+0x2cc>)
 8001776:	f00c fb67 	bl	800de48 <HAL_I2C_Mem_Write>
 800177a:	4603      	mov	r3, r0
 800177c:	2b00      	cmp	r3, #0
 800177e:	d002      	beq.n	8001786 <mpu_reset_fifo+0x2ba>
            return -1;
 8001780:	f04f 33ff 	mov.w	r3, #4294967295
 8001784:	e000      	b.n	8001788 <mpu_reset_fifo+0x2bc>
    }
    return 0;
 8001786:	2300      	movs	r3, #0
}
 8001788:	4618      	mov	r0, r3
 800178a:	3708      	adds	r7, #8
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}
 8001790:	20000000 	.word	0x20000000
 8001794:	20000010 	.word	0x20000010
 8001798:	2000032c 	.word	0x2000032c

0800179c <mpu_get_gyro_fsr>:
 *  @brief      Get the gyro full-scale range.
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_gyro_fsr(unsigned short *fsr)
{
 800179c:	b480      	push	{r7}
 800179e:	b083      	sub	sp, #12
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.gyro_fsr) {
 80017a4:	4b16      	ldr	r3, [pc, #88]	@ (8001800 <mpu_get_gyro_fsr+0x64>)
 80017a6:	7a1b      	ldrb	r3, [r3, #8]
 80017a8:	2b03      	cmp	r3, #3
 80017aa:	d81e      	bhi.n	80017ea <mpu_get_gyro_fsr+0x4e>
 80017ac:	a201      	add	r2, pc, #4	@ (adr r2, 80017b4 <mpu_get_gyro_fsr+0x18>)
 80017ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017b2:	bf00      	nop
 80017b4:	080017c5 	.word	0x080017c5
 80017b8:	080017cd 	.word	0x080017cd
 80017bc:	080017d7 	.word	0x080017d7
 80017c0:	080017e1 	.word	0x080017e1
    case INV_FSR_250DPS:
        fsr[0] = 250;
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	22fa      	movs	r2, #250	@ 0xfa
 80017c8:	801a      	strh	r2, [r3, #0]
        break;
 80017ca:	e012      	b.n	80017f2 <mpu_get_gyro_fsr+0x56>
    case INV_FSR_500DPS:
        fsr[0] = 500;
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80017d2:	801a      	strh	r2, [r3, #0]
        break;
 80017d4:	e00d      	b.n	80017f2 <mpu_get_gyro_fsr+0x56>
    case INV_FSR_1000DPS:
        fsr[0] = 1000;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80017dc:	801a      	strh	r2, [r3, #0]
        break;
 80017de:	e008      	b.n	80017f2 <mpu_get_gyro_fsr+0x56>
    case INV_FSR_2000DPS:
        fsr[0] = 2000;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80017e6:	801a      	strh	r2, [r3, #0]
        break;
 80017e8:	e003      	b.n	80017f2 <mpu_get_gyro_fsr+0x56>
    default:
        fsr[0] = 0;
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	2200      	movs	r2, #0
 80017ee:	801a      	strh	r2, [r3, #0]
        break;
 80017f0:	bf00      	nop
    }
    return 0;
 80017f2:	2300      	movs	r3, #0
}
 80017f4:	4618      	mov	r0, r3
 80017f6:	370c      	adds	r7, #12
 80017f8:	46bd      	mov	sp, r7
 80017fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fe:	4770      	bx	lr
 8001800:	20000000 	.word	0x20000000

08001804 <mpu_set_gyro_fsr>:
 *  @brief      Set the gyro full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_gyro_fsr(unsigned short fsr)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b088      	sub	sp, #32
 8001808:	af04      	add	r7, sp, #16
 800180a:	4603      	mov	r3, r0
 800180c:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 800180e:	4b2b      	ldr	r3, [pc, #172]	@ (80018bc <mpu_set_gyro_fsr+0xb8>)
 8001810:	7a9b      	ldrb	r3, [r3, #10]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d102      	bne.n	800181c <mpu_set_gyro_fsr+0x18>
        return -1;
 8001816:	f04f 33ff 	mov.w	r3, #4294967295
 800181a:	e04a      	b.n	80018b2 <mpu_set_gyro_fsr+0xae>

    switch (fsr) {
 800181c:	88fb      	ldrh	r3, [r7, #6]
 800181e:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001822:	d017      	beq.n	8001854 <mpu_set_gyro_fsr+0x50>
 8001824:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001828:	dc17      	bgt.n	800185a <mpu_set_gyro_fsr+0x56>
 800182a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800182e:	d00e      	beq.n	800184e <mpu_set_gyro_fsr+0x4a>
 8001830:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001834:	dc11      	bgt.n	800185a <mpu_set_gyro_fsr+0x56>
 8001836:	2bfa      	cmp	r3, #250	@ 0xfa
 8001838:	d003      	beq.n	8001842 <mpu_set_gyro_fsr+0x3e>
 800183a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800183e:	d003      	beq.n	8001848 <mpu_set_gyro_fsr+0x44>
 8001840:	e00b      	b.n	800185a <mpu_set_gyro_fsr+0x56>
    case 250:
        data = INV_FSR_250DPS << 3;
 8001842:	2300      	movs	r3, #0
 8001844:	73fb      	strb	r3, [r7, #15]
        break;
 8001846:	e00b      	b.n	8001860 <mpu_set_gyro_fsr+0x5c>
    case 500:
        data = INV_FSR_500DPS << 3;
 8001848:	2308      	movs	r3, #8
 800184a:	73fb      	strb	r3, [r7, #15]
        break;
 800184c:	e008      	b.n	8001860 <mpu_set_gyro_fsr+0x5c>
    case 1000:
        data = INV_FSR_1000DPS << 3;
 800184e:	2310      	movs	r3, #16
 8001850:	73fb      	strb	r3, [r7, #15]
        break;
 8001852:	e005      	b.n	8001860 <mpu_set_gyro_fsr+0x5c>
    case 2000:
        data = INV_FSR_2000DPS << 3;
 8001854:	2318      	movs	r3, #24
 8001856:	73fb      	strb	r3, [r7, #15]
        break;
 8001858:	e002      	b.n	8001860 <mpu_set_gyro_fsr+0x5c>
    default:
        return -1;
 800185a:	f04f 33ff 	mov.w	r3, #4294967295
 800185e:	e028      	b.n	80018b2 <mpu_set_gyro_fsr+0xae>
    }

    if (st.chip_cfg.gyro_fsr == (data >> 3))
 8001860:	4b16      	ldr	r3, [pc, #88]	@ (80018bc <mpu_set_gyro_fsr+0xb8>)
 8001862:	7a1a      	ldrb	r2, [r3, #8]
 8001864:	7bfb      	ldrb	r3, [r7, #15]
 8001866:	08db      	lsrs	r3, r3, #3
 8001868:	b2db      	uxtb	r3, r3
 800186a:	429a      	cmp	r2, r3
 800186c:	d101      	bne.n	8001872 <mpu_set_gyro_fsr+0x6e>
        return 0;
 800186e:	2300      	movs	r3, #0
 8001870:	e01f      	b.n	80018b2 <mpu_set_gyro_fsr+0xae>
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, &data))
 8001872:	4b12      	ldr	r3, [pc, #72]	@ (80018bc <mpu_set_gyro_fsr+0xb8>)
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	781b      	ldrb	r3, [r3, #0]
 8001878:	005b      	lsls	r3, r3, #1
 800187a:	b299      	uxth	r1, r3
 800187c:	4b0f      	ldr	r3, [pc, #60]	@ (80018bc <mpu_set_gyro_fsr+0xb8>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	799b      	ldrb	r3, [r3, #6]
 8001882:	461a      	mov	r2, r3
 8001884:	2305      	movs	r3, #5
 8001886:	9302      	str	r3, [sp, #8]
 8001888:	2301      	movs	r3, #1
 800188a:	9301      	str	r3, [sp, #4]
 800188c:	f107 030f 	add.w	r3, r7, #15
 8001890:	9300      	str	r3, [sp, #0]
 8001892:	2301      	movs	r3, #1
 8001894:	480a      	ldr	r0, [pc, #40]	@ (80018c0 <mpu_set_gyro_fsr+0xbc>)
 8001896:	f00c fad7 	bl	800de48 <HAL_I2C_Mem_Write>
 800189a:	4603      	mov	r3, r0
 800189c:	2b00      	cmp	r3, #0
 800189e:	d002      	beq.n	80018a6 <mpu_set_gyro_fsr+0xa2>
        return -1;
 80018a0:	f04f 33ff 	mov.w	r3, #4294967295
 80018a4:	e005      	b.n	80018b2 <mpu_set_gyro_fsr+0xae>
    st.chip_cfg.gyro_fsr = data >> 3;
 80018a6:	7bfb      	ldrb	r3, [r7, #15]
 80018a8:	08db      	lsrs	r3, r3, #3
 80018aa:	b2da      	uxtb	r2, r3
 80018ac:	4b03      	ldr	r3, [pc, #12]	@ (80018bc <mpu_set_gyro_fsr+0xb8>)
 80018ae:	721a      	strb	r2, [r3, #8]
    return 0;
 80018b0:	2300      	movs	r3, #0
}
 80018b2:	4618      	mov	r0, r3
 80018b4:	3710      	adds	r7, #16
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	20000000 	.word	0x20000000
 80018c0:	2000032c 	.word	0x2000032c

080018c4 <mpu_get_accel_fsr>:
 *  @brief      Get the accel full-scale range.
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_accel_fsr(unsigned char *fsr)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b083      	sub	sp, #12
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.accel_fsr) {
 80018cc:	4b19      	ldr	r3, [pc, #100]	@ (8001934 <mpu_get_accel_fsr+0x70>)
 80018ce:	7a5b      	ldrb	r3, [r3, #9]
 80018d0:	2b03      	cmp	r3, #3
 80018d2:	d81b      	bhi.n	800190c <mpu_get_accel_fsr+0x48>
 80018d4:	a201      	add	r2, pc, #4	@ (adr r2, 80018dc <mpu_get_accel_fsr+0x18>)
 80018d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018da:	bf00      	nop
 80018dc:	080018ed 	.word	0x080018ed
 80018e0:	080018f5 	.word	0x080018f5
 80018e4:	080018fd 	.word	0x080018fd
 80018e8:	08001905 	.word	0x08001905
    case INV_FSR_2G:
        fsr[0] = 2;
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	2202      	movs	r2, #2
 80018f0:	701a      	strb	r2, [r3, #0]
        break;
 80018f2:	e00e      	b.n	8001912 <mpu_get_accel_fsr+0x4e>
    case INV_FSR_4G:
        fsr[0] = 4;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	2204      	movs	r2, #4
 80018f8:	701a      	strb	r2, [r3, #0]
        break;
 80018fa:	e00a      	b.n	8001912 <mpu_get_accel_fsr+0x4e>
    case INV_FSR_8G:
        fsr[0] = 8;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	2208      	movs	r2, #8
 8001900:	701a      	strb	r2, [r3, #0]
        break;
 8001902:	e006      	b.n	8001912 <mpu_get_accel_fsr+0x4e>
    case INV_FSR_16G:
        fsr[0] = 16;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	2210      	movs	r2, #16
 8001908:	701a      	strb	r2, [r3, #0]
        break;
 800190a:	e002      	b.n	8001912 <mpu_get_accel_fsr+0x4e>
    default:
        return -1;
 800190c:	f04f 33ff 	mov.w	r3, #4294967295
 8001910:	e00a      	b.n	8001928 <mpu_get_accel_fsr+0x64>
    }
    if (st.chip_cfg.accel_half)
 8001912:	4b08      	ldr	r3, [pc, #32]	@ (8001934 <mpu_get_accel_fsr+0x70>)
 8001914:	7cdb      	ldrb	r3, [r3, #19]
 8001916:	2b00      	cmp	r3, #0
 8001918:	d005      	beq.n	8001926 <mpu_get_accel_fsr+0x62>
        fsr[0] <<= 1;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	781b      	ldrb	r3, [r3, #0]
 800191e:	005b      	lsls	r3, r3, #1
 8001920:	b2da      	uxtb	r2, r3
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	701a      	strb	r2, [r3, #0]
    return 0;
 8001926:	2300      	movs	r3, #0
}
 8001928:	4618      	mov	r0, r3
 800192a:	370c      	adds	r7, #12
 800192c:	46bd      	mov	sp, r7
 800192e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001932:	4770      	bx	lr
 8001934:	20000000 	.word	0x20000000

08001938 <mpu_set_accel_fsr>:
 *  @brief      Set the accel full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_accel_fsr(unsigned char fsr)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b088      	sub	sp, #32
 800193c:	af04      	add	r7, sp, #16
 800193e:	4603      	mov	r3, r0
 8001940:	71fb      	strb	r3, [r7, #7]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8001942:	4b34      	ldr	r3, [pc, #208]	@ (8001a14 <mpu_set_accel_fsr+0xdc>)
 8001944:	7a9b      	ldrb	r3, [r3, #10]
 8001946:	2b00      	cmp	r3, #0
 8001948:	d102      	bne.n	8001950 <mpu_set_accel_fsr+0x18>
        return -1;
 800194a:	f04f 33ff 	mov.w	r3, #4294967295
 800194e:	e05d      	b.n	8001a0c <mpu_set_accel_fsr+0xd4>

    switch (fsr) {
 8001950:	79fb      	ldrb	r3, [r7, #7]
 8001952:	3b02      	subs	r3, #2
 8001954:	2b0e      	cmp	r3, #14
 8001956:	d82d      	bhi.n	80019b4 <mpu_set_accel_fsr+0x7c>
 8001958:	a201      	add	r2, pc, #4	@ (adr r2, 8001960 <mpu_set_accel_fsr+0x28>)
 800195a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800195e:	bf00      	nop
 8001960:	0800199d 	.word	0x0800199d
 8001964:	080019b5 	.word	0x080019b5
 8001968:	080019a3 	.word	0x080019a3
 800196c:	080019b5 	.word	0x080019b5
 8001970:	080019b5 	.word	0x080019b5
 8001974:	080019b5 	.word	0x080019b5
 8001978:	080019a9 	.word	0x080019a9
 800197c:	080019b5 	.word	0x080019b5
 8001980:	080019b5 	.word	0x080019b5
 8001984:	080019b5 	.word	0x080019b5
 8001988:	080019b5 	.word	0x080019b5
 800198c:	080019b5 	.word	0x080019b5
 8001990:	080019b5 	.word	0x080019b5
 8001994:	080019b5 	.word	0x080019b5
 8001998:	080019af 	.word	0x080019af
    case 2:
        data = INV_FSR_2G << 3;
 800199c:	2300      	movs	r3, #0
 800199e:	73fb      	strb	r3, [r7, #15]
        break;
 80019a0:	e00b      	b.n	80019ba <mpu_set_accel_fsr+0x82>
    case 4:
        data = INV_FSR_4G << 3;
 80019a2:	2308      	movs	r3, #8
 80019a4:	73fb      	strb	r3, [r7, #15]
        break;
 80019a6:	e008      	b.n	80019ba <mpu_set_accel_fsr+0x82>
    case 8:
        data = INV_FSR_8G << 3;
 80019a8:	2310      	movs	r3, #16
 80019aa:	73fb      	strb	r3, [r7, #15]
        break;
 80019ac:	e005      	b.n	80019ba <mpu_set_accel_fsr+0x82>
    case 16:
        data = INV_FSR_16G << 3;
 80019ae:	2318      	movs	r3, #24
 80019b0:	73fb      	strb	r3, [r7, #15]
        break;
 80019b2:	e002      	b.n	80019ba <mpu_set_accel_fsr+0x82>
    default:
        return -1;
 80019b4:	f04f 33ff 	mov.w	r3, #4294967295
 80019b8:	e028      	b.n	8001a0c <mpu_set_accel_fsr+0xd4>
    }

    if (st.chip_cfg.accel_fsr == (data >> 3))
 80019ba:	4b16      	ldr	r3, [pc, #88]	@ (8001a14 <mpu_set_accel_fsr+0xdc>)
 80019bc:	7a5a      	ldrb	r2, [r3, #9]
 80019be:	7bfb      	ldrb	r3, [r7, #15]
 80019c0:	08db      	lsrs	r3, r3, #3
 80019c2:	b2db      	uxtb	r3, r3
 80019c4:	429a      	cmp	r2, r3
 80019c6:	d101      	bne.n	80019cc <mpu_set_accel_fsr+0x94>
        return 0;
 80019c8:	2300      	movs	r3, #0
 80019ca:	e01f      	b.n	8001a0c <mpu_set_accel_fsr+0xd4>
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, &data))
 80019cc:	4b11      	ldr	r3, [pc, #68]	@ (8001a14 <mpu_set_accel_fsr+0xdc>)
 80019ce:	685b      	ldr	r3, [r3, #4]
 80019d0:	781b      	ldrb	r3, [r3, #0]
 80019d2:	005b      	lsls	r3, r3, #1
 80019d4:	b299      	uxth	r1, r3
 80019d6:	4b0f      	ldr	r3, [pc, #60]	@ (8001a14 <mpu_set_accel_fsr+0xdc>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	79db      	ldrb	r3, [r3, #7]
 80019dc:	461a      	mov	r2, r3
 80019de:	2305      	movs	r3, #5
 80019e0:	9302      	str	r3, [sp, #8]
 80019e2:	2301      	movs	r3, #1
 80019e4:	9301      	str	r3, [sp, #4]
 80019e6:	f107 030f 	add.w	r3, r7, #15
 80019ea:	9300      	str	r3, [sp, #0]
 80019ec:	2301      	movs	r3, #1
 80019ee:	480a      	ldr	r0, [pc, #40]	@ (8001a18 <mpu_set_accel_fsr+0xe0>)
 80019f0:	f00c fa2a 	bl	800de48 <HAL_I2C_Mem_Write>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d002      	beq.n	8001a00 <mpu_set_accel_fsr+0xc8>
        return -1;
 80019fa:	f04f 33ff 	mov.w	r3, #4294967295
 80019fe:	e005      	b.n	8001a0c <mpu_set_accel_fsr+0xd4>
    st.chip_cfg.accel_fsr = data >> 3;
 8001a00:	7bfb      	ldrb	r3, [r7, #15]
 8001a02:	08db      	lsrs	r3, r3, #3
 8001a04:	b2da      	uxtb	r2, r3
 8001a06:	4b03      	ldr	r3, [pc, #12]	@ (8001a14 <mpu_set_accel_fsr+0xdc>)
 8001a08:	725a      	strb	r2, [r3, #9]
    return 0;
 8001a0a:	2300      	movs	r3, #0
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	3710      	adds	r7, #16
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}
 8001a14:	20000000 	.word	0x20000000
 8001a18:	2000032c 	.word	0x2000032c

08001a1c <mpu_get_lpf>:
 *  @brief      Get the current DLPF setting.
 *  @param[out] lpf Current LPF setting.
 *  0 if successful.
 */
int mpu_get_lpf(unsigned short *lpf)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	b083      	sub	sp, #12
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.lpf) {
 8001a24:	4b1b      	ldr	r3, [pc, #108]	@ (8001a94 <mpu_get_lpf+0x78>)
 8001a26:	7adb      	ldrb	r3, [r3, #11]
 8001a28:	3b01      	subs	r3, #1
 8001a2a:	2b05      	cmp	r3, #5
 8001a2c:	d826      	bhi.n	8001a7c <mpu_get_lpf+0x60>
 8001a2e:	a201      	add	r2, pc, #4	@ (adr r2, 8001a34 <mpu_get_lpf+0x18>)
 8001a30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a34:	08001a4d 	.word	0x08001a4d
 8001a38:	08001a55 	.word	0x08001a55
 8001a3c:	08001a5d 	.word	0x08001a5d
 8001a40:	08001a65 	.word	0x08001a65
 8001a44:	08001a6d 	.word	0x08001a6d
 8001a48:	08001a75 	.word	0x08001a75
    case INV_FILTER_188HZ:
        lpf[0] = 188;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	22bc      	movs	r2, #188	@ 0xbc
 8001a50:	801a      	strh	r2, [r3, #0]
        break;
 8001a52:	e017      	b.n	8001a84 <mpu_get_lpf+0x68>
    case INV_FILTER_98HZ:
        lpf[0] = 98;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	2262      	movs	r2, #98	@ 0x62
 8001a58:	801a      	strh	r2, [r3, #0]
        break;
 8001a5a:	e013      	b.n	8001a84 <mpu_get_lpf+0x68>
    case INV_FILTER_42HZ:
        lpf[0] = 42;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	222a      	movs	r2, #42	@ 0x2a
 8001a60:	801a      	strh	r2, [r3, #0]
        break;
 8001a62:	e00f      	b.n	8001a84 <mpu_get_lpf+0x68>
    case INV_FILTER_20HZ:
        lpf[0] = 20;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	2214      	movs	r2, #20
 8001a68:	801a      	strh	r2, [r3, #0]
        break;
 8001a6a:	e00b      	b.n	8001a84 <mpu_get_lpf+0x68>
    case INV_FILTER_10HZ:
        lpf[0] = 10;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	220a      	movs	r2, #10
 8001a70:	801a      	strh	r2, [r3, #0]
        break;
 8001a72:	e007      	b.n	8001a84 <mpu_get_lpf+0x68>
    case INV_FILTER_5HZ:
        lpf[0] = 5;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	2205      	movs	r2, #5
 8001a78:	801a      	strh	r2, [r3, #0]
        break;
 8001a7a:	e003      	b.n	8001a84 <mpu_get_lpf+0x68>
    case INV_FILTER_256HZ_NOLPF2:
    case INV_FILTER_2100HZ_NOLPF:
    default:
        lpf[0] = 0;
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	2200      	movs	r2, #0
 8001a80:	801a      	strh	r2, [r3, #0]
        break;
 8001a82:	bf00      	nop
    }
    return 0;
 8001a84:	2300      	movs	r3, #0
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	370c      	adds	r7, #12
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a90:	4770      	bx	lr
 8001a92:	bf00      	nop
 8001a94:	20000000 	.word	0x20000000

08001a98 <mpu_set_lpf>:
 *  The following LPF settings are supported: 188, 98, 42, 20, 10, 5.
 *  @param[in]  lpf Desired LPF setting.
 *  @return     0 if successful.
 */
int mpu_set_lpf(unsigned short lpf)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b088      	sub	sp, #32
 8001a9c:	af04      	add	r7, sp, #16
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8001aa2:	4b28      	ldr	r3, [pc, #160]	@ (8001b44 <mpu_set_lpf+0xac>)
 8001aa4:	7a9b      	ldrb	r3, [r3, #10]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d102      	bne.n	8001ab0 <mpu_set_lpf+0x18>
        return -1;
 8001aaa:	f04f 33ff 	mov.w	r3, #4294967295
 8001aae:	e044      	b.n	8001b3a <mpu_set_lpf+0xa2>

    if (lpf >= 188)
 8001ab0:	88fb      	ldrh	r3, [r7, #6]
 8001ab2:	2bbb      	cmp	r3, #187	@ 0xbb
 8001ab4:	d902      	bls.n	8001abc <mpu_set_lpf+0x24>
        data = INV_FILTER_188HZ;
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	73fb      	strb	r3, [r7, #15]
 8001aba:	e019      	b.n	8001af0 <mpu_set_lpf+0x58>
    else if (lpf >= 98)
 8001abc:	88fb      	ldrh	r3, [r7, #6]
 8001abe:	2b61      	cmp	r3, #97	@ 0x61
 8001ac0:	d902      	bls.n	8001ac8 <mpu_set_lpf+0x30>
        data = INV_FILTER_98HZ;
 8001ac2:	2302      	movs	r3, #2
 8001ac4:	73fb      	strb	r3, [r7, #15]
 8001ac6:	e013      	b.n	8001af0 <mpu_set_lpf+0x58>
    else if (lpf >= 42)
 8001ac8:	88fb      	ldrh	r3, [r7, #6]
 8001aca:	2b29      	cmp	r3, #41	@ 0x29
 8001acc:	d902      	bls.n	8001ad4 <mpu_set_lpf+0x3c>
        data = INV_FILTER_42HZ;
 8001ace:	2303      	movs	r3, #3
 8001ad0:	73fb      	strb	r3, [r7, #15]
 8001ad2:	e00d      	b.n	8001af0 <mpu_set_lpf+0x58>
    else if (lpf >= 20)
 8001ad4:	88fb      	ldrh	r3, [r7, #6]
 8001ad6:	2b13      	cmp	r3, #19
 8001ad8:	d902      	bls.n	8001ae0 <mpu_set_lpf+0x48>
        data = INV_FILTER_20HZ;
 8001ada:	2304      	movs	r3, #4
 8001adc:	73fb      	strb	r3, [r7, #15]
 8001ade:	e007      	b.n	8001af0 <mpu_set_lpf+0x58>
    else if (lpf >= 10)
 8001ae0:	88fb      	ldrh	r3, [r7, #6]
 8001ae2:	2b09      	cmp	r3, #9
 8001ae4:	d902      	bls.n	8001aec <mpu_set_lpf+0x54>
        data = INV_FILTER_10HZ;
 8001ae6:	2305      	movs	r3, #5
 8001ae8:	73fb      	strb	r3, [r7, #15]
 8001aea:	e001      	b.n	8001af0 <mpu_set_lpf+0x58>
    else
        data = INV_FILTER_5HZ;
 8001aec:	2306      	movs	r3, #6
 8001aee:	73fb      	strb	r3, [r7, #15]

    if (st.chip_cfg.lpf == data)
 8001af0:	4b14      	ldr	r3, [pc, #80]	@ (8001b44 <mpu_set_lpf+0xac>)
 8001af2:	7ada      	ldrb	r2, [r3, #11]
 8001af4:	7bfb      	ldrb	r3, [r7, #15]
 8001af6:	429a      	cmp	r2, r3
 8001af8:	d101      	bne.n	8001afe <mpu_set_lpf+0x66>
        return 0;
 8001afa:	2300      	movs	r3, #0
 8001afc:	e01d      	b.n	8001b3a <mpu_set_lpf+0xa2>
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, &data))
 8001afe:	4b11      	ldr	r3, [pc, #68]	@ (8001b44 <mpu_set_lpf+0xac>)
 8001b00:	685b      	ldr	r3, [r3, #4]
 8001b02:	781b      	ldrb	r3, [r3, #0]
 8001b04:	005b      	lsls	r3, r3, #1
 8001b06:	b299      	uxth	r1, r3
 8001b08:	4b0e      	ldr	r3, [pc, #56]	@ (8001b44 <mpu_set_lpf+0xac>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	789b      	ldrb	r3, [r3, #2]
 8001b0e:	461a      	mov	r2, r3
 8001b10:	2305      	movs	r3, #5
 8001b12:	9302      	str	r3, [sp, #8]
 8001b14:	2301      	movs	r3, #1
 8001b16:	9301      	str	r3, [sp, #4]
 8001b18:	f107 030f 	add.w	r3, r7, #15
 8001b1c:	9300      	str	r3, [sp, #0]
 8001b1e:	2301      	movs	r3, #1
 8001b20:	4809      	ldr	r0, [pc, #36]	@ (8001b48 <mpu_set_lpf+0xb0>)
 8001b22:	f00c f991 	bl	800de48 <HAL_I2C_Mem_Write>
 8001b26:	4603      	mov	r3, r0
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d002      	beq.n	8001b32 <mpu_set_lpf+0x9a>
        return -1;
 8001b2c:	f04f 33ff 	mov.w	r3, #4294967295
 8001b30:	e003      	b.n	8001b3a <mpu_set_lpf+0xa2>
    st.chip_cfg.lpf = data;
 8001b32:	7bfa      	ldrb	r2, [r7, #15]
 8001b34:	4b03      	ldr	r3, [pc, #12]	@ (8001b44 <mpu_set_lpf+0xac>)
 8001b36:	72da      	strb	r2, [r3, #11]
    return 0;
 8001b38:	2300      	movs	r3, #0
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	3710      	adds	r7, #16
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	20000000 	.word	0x20000000
 8001b48:	2000032c 	.word	0x2000032c

08001b4c <mpu_get_sample_rate>:
 *  @brief      Get sampling rate.
 *  @param[out] rate    Current sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_get_sample_rate(unsigned short *rate)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	b083      	sub	sp, #12
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
    if (st.chip_cfg.dmp_on)
 8001b54:	4b09      	ldr	r3, [pc, #36]	@ (8001b7c <mpu_get_sample_rate+0x30>)
 8001b56:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d002      	beq.n	8001b64 <mpu_get_sample_rate+0x18>
        return -1;
 8001b5e:	f04f 33ff 	mov.w	r3, #4294967295
 8001b62:	e004      	b.n	8001b6e <mpu_get_sample_rate+0x22>
    else
        rate[0] = st.chip_cfg.sample_rate;
 8001b64:	4b05      	ldr	r3, [pc, #20]	@ (8001b7c <mpu_get_sample_rate+0x30>)
 8001b66:	89da      	ldrh	r2, [r3, #14]
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	801a      	strh	r2, [r3, #0]
    return 0;
 8001b6c:	2300      	movs	r3, #0
}
 8001b6e:	4618      	mov	r0, r3
 8001b70:	370c      	adds	r7, #12
 8001b72:	46bd      	mov	sp, r7
 8001b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b78:	4770      	bx	lr
 8001b7a:	bf00      	nop
 8001b7c:	20000000 	.word	0x20000000

08001b80 <mpu_set_sample_rate>:
 *  Sampling rate must be between 4Hz and 1kHz.
 *  @param[in]  rate    Desired sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_set_sample_rate(unsigned short rate)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b088      	sub	sp, #32
 8001b84:	af04      	add	r7, sp, #16
 8001b86:	4603      	mov	r3, r0
 8001b88:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8001b8a:	4b34      	ldr	r3, [pc, #208]	@ (8001c5c <mpu_set_sample_rate+0xdc>)
 8001b8c:	7a9b      	ldrb	r3, [r3, #10]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d102      	bne.n	8001b98 <mpu_set_sample_rate+0x18>
        return -1;
 8001b92:	f04f 33ff 	mov.w	r3, #4294967295
 8001b96:	e05c      	b.n	8001c52 <mpu_set_sample_rate+0xd2>

    if (st.chip_cfg.dmp_on)
 8001b98:	4b30      	ldr	r3, [pc, #192]	@ (8001c5c <mpu_set_sample_rate+0xdc>)
 8001b9a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d002      	beq.n	8001ba8 <mpu_set_sample_rate+0x28>
        return -1;
 8001ba2:	f04f 33ff 	mov.w	r3, #4294967295
 8001ba6:	e054      	b.n	8001c52 <mpu_set_sample_rate+0xd2>
    else {
        if (st.chip_cfg.lp_accel_mode) {
 8001ba8:	4b2c      	ldr	r3, [pc, #176]	@ (8001c5c <mpu_set_sample_rate+0xdc>)
 8001baa:	7d1b      	ldrb	r3, [r3, #20]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d00f      	beq.n	8001bd0 <mpu_set_sample_rate+0x50>
            if (rate && (rate <= 40)) {
 8001bb0:	88fb      	ldrh	r3, [r7, #6]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d009      	beq.n	8001bca <mpu_set_sample_rate+0x4a>
 8001bb6:	88fb      	ldrh	r3, [r7, #6]
 8001bb8:	2b28      	cmp	r3, #40	@ 0x28
 8001bba:	d806      	bhi.n	8001bca <mpu_set_sample_rate+0x4a>
                /* Just stay in low-power accel mode. */
                mpu_lp_accel_mode(rate);
 8001bbc:	88fb      	ldrh	r3, [r7, #6]
 8001bbe:	b2db      	uxtb	r3, r3
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	f7ff fbf1 	bl	80013a8 <mpu_lp_accel_mode>
                return 0;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	e043      	b.n	8001c52 <mpu_set_sample_rate+0xd2>
            }
            /* Requested rate exceeds the allowed frequencies in LP accel mode,
             * switch back to full-power mode.
             */
            mpu_lp_accel_mode(0);
 8001bca:	2000      	movs	r0, #0
 8001bcc:	f7ff fbec 	bl	80013a8 <mpu_lp_accel_mode>
        }
        if (rate < 4)
 8001bd0:	88fb      	ldrh	r3, [r7, #6]
 8001bd2:	2b03      	cmp	r3, #3
 8001bd4:	d802      	bhi.n	8001bdc <mpu_set_sample_rate+0x5c>
            rate = 4;
 8001bd6:	2304      	movs	r3, #4
 8001bd8:	80fb      	strh	r3, [r7, #6]
 8001bda:	e006      	b.n	8001bea <mpu_set_sample_rate+0x6a>
        else if (rate > 1000)
 8001bdc:	88fb      	ldrh	r3, [r7, #6]
 8001bde:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001be2:	d902      	bls.n	8001bea <mpu_set_sample_rate+0x6a>
            rate = 1000;
 8001be4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001be8:	80fb      	strh	r3, [r7, #6]

        data = 1000 / rate - 1;
 8001bea:	88fb      	ldrh	r3, [r7, #6]
 8001bec:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001bf0:	fb92 f3f3 	sdiv	r3, r2, r3
 8001bf4:	b2db      	uxtb	r3, r3
 8001bf6:	3b01      	subs	r3, #1
 8001bf8:	b2db      	uxtb	r3, r3
 8001bfa:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->rate_div, 1, &data))
 8001bfc:	4b17      	ldr	r3, [pc, #92]	@ (8001c5c <mpu_set_sample_rate+0xdc>)
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	781b      	ldrb	r3, [r3, #0]
 8001c02:	005b      	lsls	r3, r3, #1
 8001c04:	b299      	uxth	r1, r3
 8001c06:	4b15      	ldr	r3, [pc, #84]	@ (8001c5c <mpu_set_sample_rate+0xdc>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	785b      	ldrb	r3, [r3, #1]
 8001c0c:	461a      	mov	r2, r3
 8001c0e:	2305      	movs	r3, #5
 8001c10:	9302      	str	r3, [sp, #8]
 8001c12:	2301      	movs	r3, #1
 8001c14:	9301      	str	r3, [sp, #4]
 8001c16:	f107 030f 	add.w	r3, r7, #15
 8001c1a:	9300      	str	r3, [sp, #0]
 8001c1c:	2301      	movs	r3, #1
 8001c1e:	4810      	ldr	r0, [pc, #64]	@ (8001c60 <mpu_set_sample_rate+0xe0>)
 8001c20:	f00c f912 	bl	800de48 <HAL_I2C_Mem_Write>
 8001c24:	4603      	mov	r3, r0
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d002      	beq.n	8001c30 <mpu_set_sample_rate+0xb0>
            return -1;
 8001c2a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c2e:	e010      	b.n	8001c52 <mpu_set_sample_rate+0xd2>

        st.chip_cfg.sample_rate = 1000 / (1 + data);
 8001c30:	7bfb      	ldrb	r3, [r7, #15]
 8001c32:	3301      	adds	r3, #1
 8001c34:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001c38:	fb92 f3f3 	sdiv	r3, r2, r3
 8001c3c:	b29a      	uxth	r2, r3
 8001c3e:	4b07      	ldr	r3, [pc, #28]	@ (8001c5c <mpu_set_sample_rate+0xdc>)
 8001c40:	81da      	strh	r2, [r3, #14]
#ifdef AK89xx_SECONDARY
        mpu_set_compass_sample_rate(min(st.chip_cfg.compass_sample_rate, MAX_COMPASS_SAMPLE_RATE));
#endif

        /* Automatically set LPF to 1/2 sampling rate. */
        mpu_set_lpf(st.chip_cfg.sample_rate >> 1);
 8001c42:	4b06      	ldr	r3, [pc, #24]	@ (8001c5c <mpu_set_sample_rate+0xdc>)
 8001c44:	89db      	ldrh	r3, [r3, #14]
 8001c46:	085b      	lsrs	r3, r3, #1
 8001c48:	b29b      	uxth	r3, r3
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f7ff ff24 	bl	8001a98 <mpu_set_lpf>
        return 0;
 8001c50:	2300      	movs	r3, #0
    }
}
 8001c52:	4618      	mov	r0, r3
 8001c54:	3710      	adds	r7, #16
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	20000000 	.word	0x20000000
 8001c60:	2000032c 	.word	0x2000032c

08001c64 <mpu_get_gyro_sens>:
 *  @brief      Get gyro sensitivity scale factor.
 *  @param[out] sens    Conversion from hardware units to dps.
 *  @return     0 if successful.
 */
int mpu_get_gyro_sens(float *sens)
{
 8001c64:	b480      	push	{r7}
 8001c66:	b083      	sub	sp, #12
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.gyro_fsr) {
 8001c6c:	4b14      	ldr	r3, [pc, #80]	@ (8001cc0 <mpu_get_gyro_sens+0x5c>)
 8001c6e:	7a1b      	ldrb	r3, [r3, #8]
 8001c70:	2b03      	cmp	r3, #3
 8001c72:	d81b      	bhi.n	8001cac <mpu_get_gyro_sens+0x48>
 8001c74:	a201      	add	r2, pc, #4	@ (adr r2, 8001c7c <mpu_get_gyro_sens+0x18>)
 8001c76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c7a:	bf00      	nop
 8001c7c:	08001c8d 	.word	0x08001c8d
 8001c80:	08001c95 	.word	0x08001c95
 8001c84:	08001c9d 	.word	0x08001c9d
 8001c88:	08001ca5 	.word	0x08001ca5
    case INV_FSR_250DPS:
        sens[0] = 131.f;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	4a0d      	ldr	r2, [pc, #52]	@ (8001cc4 <mpu_get_gyro_sens+0x60>)
 8001c90:	601a      	str	r2, [r3, #0]
        break;
 8001c92:	e00e      	b.n	8001cb2 <mpu_get_gyro_sens+0x4e>
    case INV_FSR_500DPS:
        sens[0] = 65.5f;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	4a0c      	ldr	r2, [pc, #48]	@ (8001cc8 <mpu_get_gyro_sens+0x64>)
 8001c98:	601a      	str	r2, [r3, #0]
        break;
 8001c9a:	e00a      	b.n	8001cb2 <mpu_get_gyro_sens+0x4e>
    case INV_FSR_1000DPS:
        sens[0] = 32.8f;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	4a0b      	ldr	r2, [pc, #44]	@ (8001ccc <mpu_get_gyro_sens+0x68>)
 8001ca0:	601a      	str	r2, [r3, #0]
        break;
 8001ca2:	e006      	b.n	8001cb2 <mpu_get_gyro_sens+0x4e>
    case INV_FSR_2000DPS:
        sens[0] = 16.4f;
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	4a0a      	ldr	r2, [pc, #40]	@ (8001cd0 <mpu_get_gyro_sens+0x6c>)
 8001ca8:	601a      	str	r2, [r3, #0]
        break;
 8001caa:	e002      	b.n	8001cb2 <mpu_get_gyro_sens+0x4e>
    default:
        return -1;
 8001cac:	f04f 33ff 	mov.w	r3, #4294967295
 8001cb0:	e000      	b.n	8001cb4 <mpu_get_gyro_sens+0x50>
    }
    return 0;
 8001cb2:	2300      	movs	r3, #0
}
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	370c      	adds	r7, #12
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbe:	4770      	bx	lr
 8001cc0:	20000000 	.word	0x20000000
 8001cc4:	43030000 	.word	0x43030000
 8001cc8:	42830000 	.word	0x42830000
 8001ccc:	42033333 	.word	0x42033333
 8001cd0:	41833333 	.word	0x41833333

08001cd4 <mpu_get_accel_sens>:
 *  @brief      Get accel sensitivity scale factor.
 *  @param[out] sens    Conversion from hardware units to g's.
 *  @return     0 if successful.
 */
int mpu_get_accel_sens(unsigned short *sens)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	b083      	sub	sp, #12
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.accel_fsr) {
 8001cdc:	4b1b      	ldr	r3, [pc, #108]	@ (8001d4c <mpu_get_accel_sens+0x78>)
 8001cde:	7a5b      	ldrb	r3, [r3, #9]
 8001ce0:	2b03      	cmp	r3, #3
 8001ce2:	d81f      	bhi.n	8001d24 <mpu_get_accel_sens+0x50>
 8001ce4:	a201      	add	r2, pc, #4	@ (adr r2, 8001cec <mpu_get_accel_sens+0x18>)
 8001ce6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cea:	bf00      	nop
 8001cec:	08001cfd 	.word	0x08001cfd
 8001cf0:	08001d07 	.word	0x08001d07
 8001cf4:	08001d11 	.word	0x08001d11
 8001cf8:	08001d1b 	.word	0x08001d1b
    case INV_FSR_2G:
        sens[0] = 16384;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001d02:	801a      	strh	r2, [r3, #0]
        break;
 8001d04:	e011      	b.n	8001d2a <mpu_get_accel_sens+0x56>
    case INV_FSR_4G:
        sens[0] = 8092;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	f641 729c 	movw	r2, #8092	@ 0x1f9c
 8001d0c:	801a      	strh	r2, [r3, #0]
        break;
 8001d0e:	e00c      	b.n	8001d2a <mpu_get_accel_sens+0x56>
    case INV_FSR_8G:
        sens[0] = 4096;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001d16:	801a      	strh	r2, [r3, #0]
        break;
 8001d18:	e007      	b.n	8001d2a <mpu_get_accel_sens+0x56>
    case INV_FSR_16G:
        sens[0] = 2048;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001d20:	801a      	strh	r2, [r3, #0]
        break;
 8001d22:	e002      	b.n	8001d2a <mpu_get_accel_sens+0x56>
    default:
        return -1;
 8001d24:	f04f 33ff 	mov.w	r3, #4294967295
 8001d28:	e00a      	b.n	8001d40 <mpu_get_accel_sens+0x6c>
    }
    if (st.chip_cfg.accel_half)
 8001d2a:	4b08      	ldr	r3, [pc, #32]	@ (8001d4c <mpu_get_accel_sens+0x78>)
 8001d2c:	7cdb      	ldrb	r3, [r3, #19]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d005      	beq.n	8001d3e <mpu_get_accel_sens+0x6a>
        sens[0] >>= 1;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	881b      	ldrh	r3, [r3, #0]
 8001d36:	085b      	lsrs	r3, r3, #1
 8001d38:	b29a      	uxth	r2, r3
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	801a      	strh	r2, [r3, #0]
    return 0;
 8001d3e:	2300      	movs	r3, #0
}
 8001d40:	4618      	mov	r0, r3
 8001d42:	370c      	adds	r7, #12
 8001d44:	46bd      	mov	sp, r7
 8001d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4a:	4770      	bx	lr
 8001d4c:	20000000 	.word	0x20000000

08001d50 <mpu_get_fifo_config>:
 *  \n INV_XYZ_ACCEL
 *  @param[out] sensors Mask of sensors in FIFO.
 *  @return     0 if successful.
 */
int mpu_get_fifo_config(unsigned char *sensors)
{
 8001d50:	b480      	push	{r7}
 8001d52:	b083      	sub	sp, #12
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
    sensors[0] = st.chip_cfg.fifo_enable;
 8001d58:	4b05      	ldr	r3, [pc, #20]	@ (8001d70 <mpu_get_fifo_config+0x20>)
 8001d5a:	7c1a      	ldrb	r2, [r3, #16]
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	701a      	strb	r2, [r3, #0]
    return 0;
 8001d60:	2300      	movs	r3, #0
}
 8001d62:	4618      	mov	r0, r3
 8001d64:	370c      	adds	r7, #12
 8001d66:	46bd      	mov	sp, r7
 8001d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6c:	4770      	bx	lr
 8001d6e:	bf00      	nop
 8001d70:	20000000 	.word	0x20000000

08001d74 <mpu_configure_fifo>:
 *  \n INV_XYZ_ACCEL
 *  @param[in]  sensors Mask of sensors to push to FIFO.
 *  @return     0 if successful.
 */
int mpu_configure_fifo(unsigned char sensors)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b084      	sub	sp, #16
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	71fb      	strb	r3, [r7, #7]
    unsigned char prev;
    int result = 0;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	60fb      	str	r3, [r7, #12]

    /* Compass data isn't going into the FIFO. Stop trying. */
    sensors &= ~INV_XYZ_COMPASS;
 8001d82:	79fb      	ldrb	r3, [r7, #7]
 8001d84:	f023 0301 	bic.w	r3, r3, #1
 8001d88:	71fb      	strb	r3, [r7, #7]

    if (st.chip_cfg.dmp_on)
 8001d8a:	4b22      	ldr	r3, [pc, #136]	@ (8001e14 <mpu_configure_fifo+0xa0>)
 8001d8c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d001      	beq.n	8001d98 <mpu_configure_fifo+0x24>
        return 0;
 8001d94:	2300      	movs	r3, #0
 8001d96:	e038      	b.n	8001e0a <mpu_configure_fifo+0x96>
    else {
        if (!(st.chip_cfg.sensors))
 8001d98:	4b1e      	ldr	r3, [pc, #120]	@ (8001e14 <mpu_configure_fifo+0xa0>)
 8001d9a:	7a9b      	ldrb	r3, [r3, #10]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d102      	bne.n	8001da6 <mpu_configure_fifo+0x32>
            return -1;
 8001da0:	f04f 33ff 	mov.w	r3, #4294967295
 8001da4:	e031      	b.n	8001e0a <mpu_configure_fifo+0x96>
        prev = st.chip_cfg.fifo_enable;
 8001da6:	4b1b      	ldr	r3, [pc, #108]	@ (8001e14 <mpu_configure_fifo+0xa0>)
 8001da8:	7c1b      	ldrb	r3, [r3, #16]
 8001daa:	72fb      	strb	r3, [r7, #11]
        st.chip_cfg.fifo_enable = sensors & st.chip_cfg.sensors;
 8001dac:	4b19      	ldr	r3, [pc, #100]	@ (8001e14 <mpu_configure_fifo+0xa0>)
 8001dae:	7a9a      	ldrb	r2, [r3, #10]
 8001db0:	79fb      	ldrb	r3, [r7, #7]
 8001db2:	4013      	ands	r3, r2
 8001db4:	b2da      	uxtb	r2, r3
 8001db6:	4b17      	ldr	r3, [pc, #92]	@ (8001e14 <mpu_configure_fifo+0xa0>)
 8001db8:	741a      	strb	r2, [r3, #16]
        if (st.chip_cfg.fifo_enable != sensors)
 8001dba:	4b16      	ldr	r3, [pc, #88]	@ (8001e14 <mpu_configure_fifo+0xa0>)
 8001dbc:	7c1b      	ldrb	r3, [r3, #16]
 8001dbe:	79fa      	ldrb	r2, [r7, #7]
 8001dc0:	429a      	cmp	r2, r3
 8001dc2:	d003      	beq.n	8001dcc <mpu_configure_fifo+0x58>
            /* You're not getting what you asked for. Some sensors are
             * asleep.
             */
            result = -1;
 8001dc4:	f04f 33ff 	mov.w	r3, #4294967295
 8001dc8:	60fb      	str	r3, [r7, #12]
 8001dca:	e001      	b.n	8001dd0 <mpu_configure_fifo+0x5c>
        else
            result = 0;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	60fb      	str	r3, [r7, #12]
        if (sensors || st.chip_cfg.lp_accel_mode)
 8001dd0:	79fb      	ldrb	r3, [r7, #7]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d103      	bne.n	8001dde <mpu_configure_fifo+0x6a>
 8001dd6:	4b0f      	ldr	r3, [pc, #60]	@ (8001e14 <mpu_configure_fifo+0xa0>)
 8001dd8:	7d1b      	ldrb	r3, [r3, #20]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d003      	beq.n	8001de6 <mpu_configure_fifo+0x72>
            set_int_enable(1);
 8001dde:	2001      	movs	r0, #1
 8001de0:	f7ff f938 	bl	8001054 <set_int_enable>
 8001de4:	e002      	b.n	8001dec <mpu_configure_fifo+0x78>
        else
            set_int_enable(0);
 8001de6:	2000      	movs	r0, #0
 8001de8:	f7ff f934 	bl	8001054 <set_int_enable>
        if (sensors) {
 8001dec:	79fb      	ldrb	r3, [r7, #7]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d00a      	beq.n	8001e08 <mpu_configure_fifo+0x94>
            if (mpu_reset_fifo()) {
 8001df2:	f7ff fb6b 	bl	80014cc <mpu_reset_fifo>
 8001df6:	4603      	mov	r3, r0
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d005      	beq.n	8001e08 <mpu_configure_fifo+0x94>
                st.chip_cfg.fifo_enable = prev;
 8001dfc:	4a05      	ldr	r2, [pc, #20]	@ (8001e14 <mpu_configure_fifo+0xa0>)
 8001dfe:	7afb      	ldrb	r3, [r7, #11]
 8001e00:	7413      	strb	r3, [r2, #16]
                return -1;
 8001e02:	f04f 33ff 	mov.w	r3, #4294967295
 8001e06:	e000      	b.n	8001e0a <mpu_configure_fifo+0x96>
            }
        }
    }

    return result;
 8001e08:	68fb      	ldr	r3, [r7, #12]
}
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	3710      	adds	r7, #16
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	20000000 	.word	0x20000000

08001e18 <mpu_set_sensors>:
 *  \n INV_XYZ_COMPASS
 *  @param[in]  sensors    Mask of sensors to wake.
 *  @return     0 if successful.
 */
int mpu_set_sensors(unsigned char sensors)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b088      	sub	sp, #32
 8001e1c:	af04      	add	r7, sp, #16
 8001e1e:	4603      	mov	r3, r0
 8001e20:	71fb      	strb	r3, [r7, #7]
    unsigned char data;
#ifdef AK89xx_SECONDARY
    unsigned char user_ctrl;
#endif

    if (sensors & INV_XYZ_GYRO)
 8001e22:	79fb      	ldrb	r3, [r7, #7]
 8001e24:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d002      	beq.n	8001e32 <mpu_set_sensors+0x1a>
        data = INV_CLK_PLL;
 8001e2c:	2301      	movs	r3, #1
 8001e2e:	73fb      	strb	r3, [r7, #15]
 8001e30:	e007      	b.n	8001e42 <mpu_set_sensors+0x2a>
    else if (sensors)
 8001e32:	79fb      	ldrb	r3, [r7, #7]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d002      	beq.n	8001e3e <mpu_set_sensors+0x26>
        data = 0;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	73fb      	strb	r3, [r7, #15]
 8001e3c:	e001      	b.n	8001e42 <mpu_set_sensors+0x2a>
    else
        data = BIT_SLEEP;
 8001e3e:	2340      	movs	r3, #64	@ 0x40
 8001e40:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &data)) {
 8001e42:	4b40      	ldr	r3, [pc, #256]	@ (8001f44 <mpu_set_sensors+0x12c>)
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	781b      	ldrb	r3, [r3, #0]
 8001e48:	005b      	lsls	r3, r3, #1
 8001e4a:	b299      	uxth	r1, r3
 8001e4c:	4b3d      	ldr	r3, [pc, #244]	@ (8001f44 <mpu_set_sensors+0x12c>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	7c9b      	ldrb	r3, [r3, #18]
 8001e52:	461a      	mov	r2, r3
 8001e54:	2305      	movs	r3, #5
 8001e56:	9302      	str	r3, [sp, #8]
 8001e58:	2301      	movs	r3, #1
 8001e5a:	9301      	str	r3, [sp, #4]
 8001e5c:	f107 030f 	add.w	r3, r7, #15
 8001e60:	9300      	str	r3, [sp, #0]
 8001e62:	2301      	movs	r3, #1
 8001e64:	4838      	ldr	r0, [pc, #224]	@ (8001f48 <mpu_set_sensors+0x130>)
 8001e66:	f00b ffef 	bl	800de48 <HAL_I2C_Mem_Write>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d005      	beq.n	8001e7c <mpu_set_sensors+0x64>
        st.chip_cfg.sensors = 0;
 8001e70:	4b34      	ldr	r3, [pc, #208]	@ (8001f44 <mpu_set_sensors+0x12c>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	729a      	strb	r2, [r3, #10]
        return -1;
 8001e76:	f04f 33ff 	mov.w	r3, #4294967295
 8001e7a:	e05f      	b.n	8001f3c <mpu_set_sensors+0x124>
    }
    st.chip_cfg.clk_src = data & ~BIT_SLEEP;
 8001e7c:	7bfb      	ldrb	r3, [r7, #15]
 8001e7e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001e82:	b2da      	uxtb	r2, r3
 8001e84:	4b2f      	ldr	r3, [pc, #188]	@ (8001f44 <mpu_set_sensors+0x12c>)
 8001e86:	731a      	strb	r2, [r3, #12]

    data = 0;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_X_GYRO))
 8001e8c:	79fb      	ldrb	r3, [r7, #7]
 8001e8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d104      	bne.n	8001ea0 <mpu_set_sensors+0x88>
        data |= BIT_STBY_XG;
 8001e96:	7bfb      	ldrb	r3, [r7, #15]
 8001e98:	f043 0304 	orr.w	r3, r3, #4
 8001e9c:	b2db      	uxtb	r3, r3
 8001e9e:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_Y_GYRO))
 8001ea0:	79fb      	ldrb	r3, [r7, #7]
 8001ea2:	f003 0320 	and.w	r3, r3, #32
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d104      	bne.n	8001eb4 <mpu_set_sensors+0x9c>
        data |= BIT_STBY_YG;
 8001eaa:	7bfb      	ldrb	r3, [r7, #15]
 8001eac:	f043 0302 	orr.w	r3, r3, #2
 8001eb0:	b2db      	uxtb	r3, r3
 8001eb2:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_Z_GYRO))
 8001eb4:	79fb      	ldrb	r3, [r7, #7]
 8001eb6:	f003 0310 	and.w	r3, r3, #16
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d104      	bne.n	8001ec8 <mpu_set_sensors+0xb0>
        data |= BIT_STBY_ZG;
 8001ebe:	7bfb      	ldrb	r3, [r7, #15]
 8001ec0:	f043 0301 	orr.w	r3, r3, #1
 8001ec4:	b2db      	uxtb	r3, r3
 8001ec6:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_XYZ_ACCEL))
 8001ec8:	79fb      	ldrb	r3, [r7, #7]
 8001eca:	f003 0308 	and.w	r3, r3, #8
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d104      	bne.n	8001edc <mpu_set_sensors+0xc4>
        data |= BIT_STBY_XYZA;
 8001ed2:	7bfb      	ldrb	r3, [r7, #15]
 8001ed4:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 8001ed8:	b2db      	uxtb	r3, r3
 8001eda:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_2, 1, &data)) {
 8001edc:	4b19      	ldr	r3, [pc, #100]	@ (8001f44 <mpu_set_sensors+0x12c>)
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	781b      	ldrb	r3, [r3, #0]
 8001ee2:	005b      	lsls	r3, r3, #1
 8001ee4:	b299      	uxth	r1, r3
 8001ee6:	4b17      	ldr	r3, [pc, #92]	@ (8001f44 <mpu_set_sensors+0x12c>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	7cdb      	ldrb	r3, [r3, #19]
 8001eec:	461a      	mov	r2, r3
 8001eee:	2305      	movs	r3, #5
 8001ef0:	9302      	str	r3, [sp, #8]
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	9301      	str	r3, [sp, #4]
 8001ef6:	f107 030f 	add.w	r3, r7, #15
 8001efa:	9300      	str	r3, [sp, #0]
 8001efc:	2301      	movs	r3, #1
 8001efe:	4812      	ldr	r0, [pc, #72]	@ (8001f48 <mpu_set_sensors+0x130>)
 8001f00:	f00b ffa2 	bl	800de48 <HAL_I2C_Mem_Write>
 8001f04:	4603      	mov	r3, r0
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d005      	beq.n	8001f16 <mpu_set_sensors+0xfe>
        st.chip_cfg.sensors = 0;
 8001f0a:	4b0e      	ldr	r3, [pc, #56]	@ (8001f44 <mpu_set_sensors+0x12c>)
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	729a      	strb	r2, [r3, #10]
        return -1;
 8001f10:	f04f 33ff 	mov.w	r3, #4294967295
 8001f14:	e012      	b.n	8001f3c <mpu_set_sensors+0x124>
    }

    if (sensors && (sensors != INV_XYZ_ACCEL))
 8001f16:	79fb      	ldrb	r3, [r7, #7]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d005      	beq.n	8001f28 <mpu_set_sensors+0x110>
 8001f1c:	79fb      	ldrb	r3, [r7, #7]
 8001f1e:	2b08      	cmp	r3, #8
 8001f20:	d002      	beq.n	8001f28 <mpu_set_sensors+0x110>
        /* Latched interrupts only used in LP accel mode. */
        mpu_set_int_latched(0);
 8001f22:	2000      	movs	r0, #0
 8001f24:	f000 f9ac 	bl	8002280 <mpu_set_int_latched>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))
        return -1;
#endif
#endif

    st.chip_cfg.sensors = sensors;
 8001f28:	4a06      	ldr	r2, [pc, #24]	@ (8001f44 <mpu_set_sensors+0x12c>)
 8001f2a:	79fb      	ldrb	r3, [r7, #7]
 8001f2c:	7293      	strb	r3, [r2, #10]
    st.chip_cfg.lp_accel_mode = 0;
 8001f2e:	4b05      	ldr	r3, [pc, #20]	@ (8001f44 <mpu_set_sensors+0x12c>)
 8001f30:	2200      	movs	r2, #0
 8001f32:	751a      	strb	r2, [r3, #20]
    delay_ms(50);
 8001f34:	2032      	movs	r0, #50	@ 0x32
 8001f36:	f00b f997 	bl	800d268 <HAL_Delay>
    return 0;
 8001f3a:	2300      	movs	r3, #0
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	3710      	adds	r7, #16
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd80      	pop	{r7, pc}
 8001f44:	20000000 	.word	0x20000000
 8001f48:	2000032c 	.word	0x2000032c

08001f4c <mpu_read_fifo_stream>:
 *  @param[in]  data    FIFO packet.
 *  @param[in]  more    Number of remaining packets.
 */
int mpu_read_fifo_stream(unsigned short length, unsigned char *data,
    unsigned char *more)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b08a      	sub	sp, #40	@ 0x28
 8001f50:	af04      	add	r7, sp, #16
 8001f52:	4603      	mov	r3, r0
 8001f54:	60b9      	str	r1, [r7, #8]
 8001f56:	607a      	str	r2, [r7, #4]
 8001f58:	81fb      	strh	r3, [r7, #14]
    unsigned char tmp[2];
    unsigned short fifo_count;
    if (!st.chip_cfg.dmp_on)
 8001f5a:	4b48      	ldr	r3, [pc, #288]	@ (800207c <mpu_read_fifo_stream+0x130>)
 8001f5c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d102      	bne.n	8001f6a <mpu_read_fifo_stream+0x1e>
        return -1;
 8001f64:	f04f 33ff 	mov.w	r3, #4294967295
 8001f68:	e083      	b.n	8002072 <mpu_read_fifo_stream+0x126>
    if (!st.chip_cfg.sensors)
 8001f6a:	4b44      	ldr	r3, [pc, #272]	@ (800207c <mpu_read_fifo_stream+0x130>)
 8001f6c:	7a9b      	ldrb	r3, [r3, #10]
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d102      	bne.n	8001f78 <mpu_read_fifo_stream+0x2c>
        return -1;
 8001f72:	f04f 33ff 	mov.w	r3, #4294967295
 8001f76:	e07c      	b.n	8002072 <mpu_read_fifo_stream+0x126>

    if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, tmp))
 8001f78:	4b40      	ldr	r3, [pc, #256]	@ (800207c <mpu_read_fifo_stream+0x130>)
 8001f7a:	685b      	ldr	r3, [r3, #4]
 8001f7c:	781b      	ldrb	r3, [r3, #0]
 8001f7e:	005b      	lsls	r3, r3, #1
 8001f80:	b299      	uxth	r1, r3
 8001f82:	4b3e      	ldr	r3, [pc, #248]	@ (800207c <mpu_read_fifo_stream+0x130>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	7a9b      	ldrb	r3, [r3, #10]
 8001f88:	461a      	mov	r2, r3
 8001f8a:	2305      	movs	r3, #5
 8001f8c:	9302      	str	r3, [sp, #8]
 8001f8e:	2302      	movs	r3, #2
 8001f90:	9301      	str	r3, [sp, #4]
 8001f92:	f107 0314 	add.w	r3, r7, #20
 8001f96:	9300      	str	r3, [sp, #0]
 8001f98:	2301      	movs	r3, #1
 8001f9a:	4839      	ldr	r0, [pc, #228]	@ (8002080 <mpu_read_fifo_stream+0x134>)
 8001f9c:	f00c f84e 	bl	800e03c <HAL_I2C_Mem_Read>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d002      	beq.n	8001fac <mpu_read_fifo_stream+0x60>
        return -1;
 8001fa6:	f04f 33ff 	mov.w	r3, #4294967295
 8001faa:	e062      	b.n	8002072 <mpu_read_fifo_stream+0x126>
    fifo_count = (tmp[0] << 8) | tmp[1];
 8001fac:	7d3b      	ldrb	r3, [r7, #20]
 8001fae:	b21b      	sxth	r3, r3
 8001fb0:	021b      	lsls	r3, r3, #8
 8001fb2:	b21a      	sxth	r2, r3
 8001fb4:	7d7b      	ldrb	r3, [r7, #21]
 8001fb6:	b21b      	sxth	r3, r3
 8001fb8:	4313      	orrs	r3, r2
 8001fba:	b21b      	sxth	r3, r3
 8001fbc:	82fb      	strh	r3, [r7, #22]
    if (fifo_count < length) {
 8001fbe:	8afa      	ldrh	r2, [r7, #22]
 8001fc0:	89fb      	ldrh	r3, [r7, #14]
 8001fc2:	429a      	cmp	r2, r3
 8001fc4:	d205      	bcs.n	8001fd2 <mpu_read_fifo_stream+0x86>
        more[0] = 0;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	2200      	movs	r2, #0
 8001fca:	701a      	strb	r2, [r3, #0]
        return -1;
 8001fcc:	f04f 33ff 	mov.w	r3, #4294967295
 8001fd0:	e04f      	b.n	8002072 <mpu_read_fifo_stream+0x126>
    }
    if (fifo_count > (st.hw->max_fifo >> 1)) {
 8001fd2:	4b2a      	ldr	r3, [pc, #168]	@ (800207c <mpu_read_fifo_stream+0x130>)
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	885b      	ldrh	r3, [r3, #2]
 8001fd8:	085b      	lsrs	r3, r3, #1
 8001fda:	b29b      	uxth	r3, r3
 8001fdc:	8afa      	ldrh	r2, [r7, #22]
 8001fde:	429a      	cmp	r2, r3
 8001fe0:	d923      	bls.n	800202a <mpu_read_fifo_stream+0xde>
        /* FIFO is 50% full, better check overflow bit. */
        if (i2c_read(st.hw->addr, st.reg->int_status, 1, tmp))
 8001fe2:	4b26      	ldr	r3, [pc, #152]	@ (800207c <mpu_read_fifo_stream+0x130>)
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	781b      	ldrb	r3, [r3, #0]
 8001fe8:	005b      	lsls	r3, r3, #1
 8001fea:	b299      	uxth	r1, r3
 8001fec:	4b23      	ldr	r3, [pc, #140]	@ (800207c <mpu_read_fifo_stream+0x130>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	7c5b      	ldrb	r3, [r3, #17]
 8001ff2:	461a      	mov	r2, r3
 8001ff4:	2305      	movs	r3, #5
 8001ff6:	9302      	str	r3, [sp, #8]
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	9301      	str	r3, [sp, #4]
 8001ffc:	f107 0314 	add.w	r3, r7, #20
 8002000:	9300      	str	r3, [sp, #0]
 8002002:	2301      	movs	r3, #1
 8002004:	481e      	ldr	r0, [pc, #120]	@ (8002080 <mpu_read_fifo_stream+0x134>)
 8002006:	f00c f819 	bl	800e03c <HAL_I2C_Mem_Read>
 800200a:	4603      	mov	r3, r0
 800200c:	2b00      	cmp	r3, #0
 800200e:	d002      	beq.n	8002016 <mpu_read_fifo_stream+0xca>
            return -1;
 8002010:	f04f 33ff 	mov.w	r3, #4294967295
 8002014:	e02d      	b.n	8002072 <mpu_read_fifo_stream+0x126>
        if (tmp[0] & BIT_FIFO_OVERFLOW) {
 8002016:	7d3b      	ldrb	r3, [r7, #20]
 8002018:	f003 0310 	and.w	r3, r3, #16
 800201c:	2b00      	cmp	r3, #0
 800201e:	d004      	beq.n	800202a <mpu_read_fifo_stream+0xde>
            mpu_reset_fifo();
 8002020:	f7ff fa54 	bl	80014cc <mpu_reset_fifo>
            return -2;
 8002024:	f06f 0301 	mvn.w	r3, #1
 8002028:	e023      	b.n	8002072 <mpu_read_fifo_stream+0x126>
        }
    }

    if (i2c_read(st.hw->addr, st.reg->fifo_r_w, length, data))
 800202a:	4b14      	ldr	r3, [pc, #80]	@ (800207c <mpu_read_fifo_stream+0x130>)
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	781b      	ldrb	r3, [r3, #0]
 8002030:	005b      	lsls	r3, r3, #1
 8002032:	b299      	uxth	r1, r3
 8002034:	4b11      	ldr	r3, [pc, #68]	@ (800207c <mpu_read_fifo_stream+0x130>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	7adb      	ldrb	r3, [r3, #11]
 800203a:	461a      	mov	r2, r3
 800203c:	2305      	movs	r3, #5
 800203e:	9302      	str	r3, [sp, #8]
 8002040:	89fb      	ldrh	r3, [r7, #14]
 8002042:	9301      	str	r3, [sp, #4]
 8002044:	68bb      	ldr	r3, [r7, #8]
 8002046:	9300      	str	r3, [sp, #0]
 8002048:	2301      	movs	r3, #1
 800204a:	480d      	ldr	r0, [pc, #52]	@ (8002080 <mpu_read_fifo_stream+0x134>)
 800204c:	f00b fff6 	bl	800e03c <HAL_I2C_Mem_Read>
 8002050:	4603      	mov	r3, r0
 8002052:	2b00      	cmp	r3, #0
 8002054:	d002      	beq.n	800205c <mpu_read_fifo_stream+0x110>
        return -1;
 8002056:	f04f 33ff 	mov.w	r3, #4294967295
 800205a:	e00a      	b.n	8002072 <mpu_read_fifo_stream+0x126>
    more[0] = fifo_count / length - 1;
 800205c:	8afa      	ldrh	r2, [r7, #22]
 800205e:	89fb      	ldrh	r3, [r7, #14]
 8002060:	fbb2 f3f3 	udiv	r3, r2, r3
 8002064:	b29b      	uxth	r3, r3
 8002066:	b2db      	uxtb	r3, r3
 8002068:	3b01      	subs	r3, #1
 800206a:	b2da      	uxtb	r2, r3
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	701a      	strb	r2, [r3, #0]
    return 0;
 8002070:	2300      	movs	r3, #0
}
 8002072:	4618      	mov	r0, r3
 8002074:	3718      	adds	r7, #24
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}
 800207a:	bf00      	nop
 800207c:	20000000 	.word	0x20000000
 8002080:	2000032c 	.word	0x2000032c

08002084 <mpu_set_bypass>:
 *  @brief      Set device to bypass mode.
 *  @param[in]  bypass_on   1 to enable bypass mode.
 *  @return     0 if successful.
 */
int mpu_set_bypass(unsigned char bypass_on)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b088      	sub	sp, #32
 8002088:	af04      	add	r7, sp, #16
 800208a:	4603      	mov	r3, r0
 800208c:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (st.chip_cfg.bypass_mode == bypass_on)
 800208e:	4b7a      	ldr	r3, [pc, #488]	@ (8002278 <mpu_set_bypass+0x1f4>)
 8002090:	7c9b      	ldrb	r3, [r3, #18]
 8002092:	79fa      	ldrb	r2, [r7, #7]
 8002094:	429a      	cmp	r2, r3
 8002096:	d101      	bne.n	800209c <mpu_set_bypass+0x18>
        return 0;
 8002098:	2300      	movs	r3, #0
 800209a:	e0e8      	b.n	800226e <mpu_set_bypass+0x1ea>

    if (bypass_on) {
 800209c:	79fb      	ldrb	r3, [r7, #7]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d06b      	beq.n	800217a <mpu_set_bypass+0xf6>
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 80020a2:	4b75      	ldr	r3, [pc, #468]	@ (8002278 <mpu_set_bypass+0x1f4>)
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	781b      	ldrb	r3, [r3, #0]
 80020a8:	005b      	lsls	r3, r3, #1
 80020aa:	b299      	uxth	r1, r3
 80020ac:	4b72      	ldr	r3, [pc, #456]	@ (8002278 <mpu_set_bypass+0x1f4>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	791b      	ldrb	r3, [r3, #4]
 80020b2:	461a      	mov	r2, r3
 80020b4:	2305      	movs	r3, #5
 80020b6:	9302      	str	r3, [sp, #8]
 80020b8:	2301      	movs	r3, #1
 80020ba:	9301      	str	r3, [sp, #4]
 80020bc:	f107 030f 	add.w	r3, r7, #15
 80020c0:	9300      	str	r3, [sp, #0]
 80020c2:	2301      	movs	r3, #1
 80020c4:	486d      	ldr	r0, [pc, #436]	@ (800227c <mpu_set_bypass+0x1f8>)
 80020c6:	f00b ffb9 	bl	800e03c <HAL_I2C_Mem_Read>
 80020ca:	4603      	mov	r3, r0
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d002      	beq.n	80020d6 <mpu_set_bypass+0x52>
            return -1;
 80020d0:	f04f 33ff 	mov.w	r3, #4294967295
 80020d4:	e0cb      	b.n	800226e <mpu_set_bypass+0x1ea>
        tmp &= ~BIT_AUX_IF_EN;
 80020d6:	7bfb      	ldrb	r3, [r7, #15]
 80020d8:	f023 0320 	bic.w	r3, r3, #32
 80020dc:	b2db      	uxtb	r3, r3
 80020de:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 80020e0:	4b65      	ldr	r3, [pc, #404]	@ (8002278 <mpu_set_bypass+0x1f4>)
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	781b      	ldrb	r3, [r3, #0]
 80020e6:	005b      	lsls	r3, r3, #1
 80020e8:	b299      	uxth	r1, r3
 80020ea:	4b63      	ldr	r3, [pc, #396]	@ (8002278 <mpu_set_bypass+0x1f4>)
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	791b      	ldrb	r3, [r3, #4]
 80020f0:	461a      	mov	r2, r3
 80020f2:	2305      	movs	r3, #5
 80020f4:	9302      	str	r3, [sp, #8]
 80020f6:	2301      	movs	r3, #1
 80020f8:	9301      	str	r3, [sp, #4]
 80020fa:	f107 030f 	add.w	r3, r7, #15
 80020fe:	9300      	str	r3, [sp, #0]
 8002100:	2301      	movs	r3, #1
 8002102:	485e      	ldr	r0, [pc, #376]	@ (800227c <mpu_set_bypass+0x1f8>)
 8002104:	f00b fea0 	bl	800de48 <HAL_I2C_Mem_Write>
 8002108:	4603      	mov	r3, r0
 800210a:	2b00      	cmp	r3, #0
 800210c:	d002      	beq.n	8002114 <mpu_set_bypass+0x90>
            return -1;
 800210e:	f04f 33ff 	mov.w	r3, #4294967295
 8002112:	e0ac      	b.n	800226e <mpu_set_bypass+0x1ea>
        delay_ms(3);
 8002114:	2003      	movs	r0, #3
 8002116:	f00b f8a7 	bl	800d268 <HAL_Delay>
        tmp = BIT_BYPASS_EN;
 800211a:	2302      	movs	r3, #2
 800211c:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.active_low_int)
 800211e:	4b56      	ldr	r3, [pc, #344]	@ (8002278 <mpu_set_bypass+0x1f4>)
 8002120:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8002124:	2b00      	cmp	r3, #0
 8002126:	d004      	beq.n	8002132 <mpu_set_bypass+0xae>
            tmp |= BIT_ACTL;
 8002128:	7bfb      	ldrb	r3, [r7, #15]
 800212a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800212e:	b2db      	uxtb	r3, r3
 8002130:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.latched_int)
 8002132:	4b51      	ldr	r3, [pc, #324]	@ (8002278 <mpu_set_bypass+0x1f4>)
 8002134:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8002138:	2b00      	cmp	r3, #0
 800213a:	d004      	beq.n	8002146 <mpu_set_bypass+0xc2>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 800213c:	7bfb      	ldrb	r3, [r7, #15]
 800213e:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8002142:	b2db      	uxtb	r3, r3
 8002144:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 8002146:	4b4c      	ldr	r3, [pc, #304]	@ (8002278 <mpu_set_bypass+0x1f4>)
 8002148:	685b      	ldr	r3, [r3, #4]
 800214a:	781b      	ldrb	r3, [r3, #0]
 800214c:	005b      	lsls	r3, r3, #1
 800214e:	b299      	uxth	r1, r3
 8002150:	4b49      	ldr	r3, [pc, #292]	@ (8002278 <mpu_set_bypass+0x1f4>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	7d1b      	ldrb	r3, [r3, #20]
 8002156:	461a      	mov	r2, r3
 8002158:	2305      	movs	r3, #5
 800215a:	9302      	str	r3, [sp, #8]
 800215c:	2301      	movs	r3, #1
 800215e:	9301      	str	r3, [sp, #4]
 8002160:	f107 030f 	add.w	r3, r7, #15
 8002164:	9300      	str	r3, [sp, #0]
 8002166:	2301      	movs	r3, #1
 8002168:	4844      	ldr	r0, [pc, #272]	@ (800227c <mpu_set_bypass+0x1f8>)
 800216a:	f00b fe6d 	bl	800de48 <HAL_I2C_Mem_Write>
 800216e:	4603      	mov	r3, r0
 8002170:	2b00      	cmp	r3, #0
 8002172:	d078      	beq.n	8002266 <mpu_set_bypass+0x1e2>
            return -1;
 8002174:	f04f 33ff 	mov.w	r3, #4294967295
 8002178:	e079      	b.n	800226e <mpu_set_bypass+0x1ea>
    } else {
        /* Enable I2C master mode if compass is being used. */
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 800217a:	4b3f      	ldr	r3, [pc, #252]	@ (8002278 <mpu_set_bypass+0x1f4>)
 800217c:	685b      	ldr	r3, [r3, #4]
 800217e:	781b      	ldrb	r3, [r3, #0]
 8002180:	005b      	lsls	r3, r3, #1
 8002182:	b299      	uxth	r1, r3
 8002184:	4b3c      	ldr	r3, [pc, #240]	@ (8002278 <mpu_set_bypass+0x1f4>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	791b      	ldrb	r3, [r3, #4]
 800218a:	461a      	mov	r2, r3
 800218c:	2305      	movs	r3, #5
 800218e:	9302      	str	r3, [sp, #8]
 8002190:	2301      	movs	r3, #1
 8002192:	9301      	str	r3, [sp, #4]
 8002194:	f107 030f 	add.w	r3, r7, #15
 8002198:	9300      	str	r3, [sp, #0]
 800219a:	2301      	movs	r3, #1
 800219c:	4837      	ldr	r0, [pc, #220]	@ (800227c <mpu_set_bypass+0x1f8>)
 800219e:	f00b ff4d 	bl	800e03c <HAL_I2C_Mem_Read>
 80021a2:	4603      	mov	r3, r0
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d002      	beq.n	80021ae <mpu_set_bypass+0x12a>
            return -1;
 80021a8:	f04f 33ff 	mov.w	r3, #4294967295
 80021ac:	e05f      	b.n	800226e <mpu_set_bypass+0x1ea>
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 80021ae:	4b32      	ldr	r3, [pc, #200]	@ (8002278 <mpu_set_bypass+0x1f4>)
 80021b0:	7a9b      	ldrb	r3, [r3, #10]
 80021b2:	f003 0301 	and.w	r3, r3, #1
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d005      	beq.n	80021c6 <mpu_set_bypass+0x142>
            tmp |= BIT_AUX_IF_EN;
 80021ba:	7bfb      	ldrb	r3, [r7, #15]
 80021bc:	f043 0320 	orr.w	r3, r3, #32
 80021c0:	b2db      	uxtb	r3, r3
 80021c2:	73fb      	strb	r3, [r7, #15]
 80021c4:	e004      	b.n	80021d0 <mpu_set_bypass+0x14c>
        else
            tmp &= ~BIT_AUX_IF_EN;
 80021c6:	7bfb      	ldrb	r3, [r7, #15]
 80021c8:	f023 0320 	bic.w	r3, r3, #32
 80021cc:	b2db      	uxtb	r3, r3
 80021ce:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 80021d0:	4b29      	ldr	r3, [pc, #164]	@ (8002278 <mpu_set_bypass+0x1f4>)
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	781b      	ldrb	r3, [r3, #0]
 80021d6:	005b      	lsls	r3, r3, #1
 80021d8:	b299      	uxth	r1, r3
 80021da:	4b27      	ldr	r3, [pc, #156]	@ (8002278 <mpu_set_bypass+0x1f4>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	791b      	ldrb	r3, [r3, #4]
 80021e0:	461a      	mov	r2, r3
 80021e2:	2305      	movs	r3, #5
 80021e4:	9302      	str	r3, [sp, #8]
 80021e6:	2301      	movs	r3, #1
 80021e8:	9301      	str	r3, [sp, #4]
 80021ea:	f107 030f 	add.w	r3, r7, #15
 80021ee:	9300      	str	r3, [sp, #0]
 80021f0:	2301      	movs	r3, #1
 80021f2:	4822      	ldr	r0, [pc, #136]	@ (800227c <mpu_set_bypass+0x1f8>)
 80021f4:	f00b fe28 	bl	800de48 <HAL_I2C_Mem_Write>
 80021f8:	4603      	mov	r3, r0
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d002      	beq.n	8002204 <mpu_set_bypass+0x180>
            return -1;
 80021fe:	f04f 33ff 	mov.w	r3, #4294967295
 8002202:	e034      	b.n	800226e <mpu_set_bypass+0x1ea>
        delay_ms(3);
 8002204:	2003      	movs	r0, #3
 8002206:	f00b f82f 	bl	800d268 <HAL_Delay>
        if (st.chip_cfg.active_low_int)
 800220a:	4b1b      	ldr	r3, [pc, #108]	@ (8002278 <mpu_set_bypass+0x1f4>)
 800220c:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8002210:	2b00      	cmp	r3, #0
 8002212:	d002      	beq.n	800221a <mpu_set_bypass+0x196>
            tmp = BIT_ACTL;
 8002214:	2380      	movs	r3, #128	@ 0x80
 8002216:	73fb      	strb	r3, [r7, #15]
 8002218:	e001      	b.n	800221e <mpu_set_bypass+0x19a>
        else
            tmp = 0;
 800221a:	2300      	movs	r3, #0
 800221c:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.latched_int)
 800221e:	4b16      	ldr	r3, [pc, #88]	@ (8002278 <mpu_set_bypass+0x1f4>)
 8002220:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8002224:	2b00      	cmp	r3, #0
 8002226:	d004      	beq.n	8002232 <mpu_set_bypass+0x1ae>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 8002228:	7bfb      	ldrb	r3, [r7, #15]
 800222a:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 800222e:	b2db      	uxtb	r3, r3
 8002230:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 8002232:	4b11      	ldr	r3, [pc, #68]	@ (8002278 <mpu_set_bypass+0x1f4>)
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	781b      	ldrb	r3, [r3, #0]
 8002238:	005b      	lsls	r3, r3, #1
 800223a:	b299      	uxth	r1, r3
 800223c:	4b0e      	ldr	r3, [pc, #56]	@ (8002278 <mpu_set_bypass+0x1f4>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	7d1b      	ldrb	r3, [r3, #20]
 8002242:	461a      	mov	r2, r3
 8002244:	2305      	movs	r3, #5
 8002246:	9302      	str	r3, [sp, #8]
 8002248:	2301      	movs	r3, #1
 800224a:	9301      	str	r3, [sp, #4]
 800224c:	f107 030f 	add.w	r3, r7, #15
 8002250:	9300      	str	r3, [sp, #0]
 8002252:	2301      	movs	r3, #1
 8002254:	4809      	ldr	r0, [pc, #36]	@ (800227c <mpu_set_bypass+0x1f8>)
 8002256:	f00b fdf7 	bl	800de48 <HAL_I2C_Mem_Write>
 800225a:	4603      	mov	r3, r0
 800225c:	2b00      	cmp	r3, #0
 800225e:	d002      	beq.n	8002266 <mpu_set_bypass+0x1e2>
            return -1;
 8002260:	f04f 33ff 	mov.w	r3, #4294967295
 8002264:	e003      	b.n	800226e <mpu_set_bypass+0x1ea>
    }
    st.chip_cfg.bypass_mode = bypass_on;
 8002266:	4a04      	ldr	r2, [pc, #16]	@ (8002278 <mpu_set_bypass+0x1f4>)
 8002268:	79fb      	ldrb	r3, [r7, #7]
 800226a:	7493      	strb	r3, [r2, #18]
    return 0;
 800226c:	2300      	movs	r3, #0
}
 800226e:	4618      	mov	r0, r3
 8002270:	3710      	adds	r7, #16
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	20000000 	.word	0x20000000
 800227c:	2000032c 	.word	0x2000032c

08002280 <mpu_set_int_latched>:
 *  Any MPU register will clear the interrupt.
 *  @param[in]  enable  1 to enable, 0 to disable.
 *  @return     0 if successful.
 */
int mpu_set_int_latched(unsigned char enable)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b088      	sub	sp, #32
 8002284:	af04      	add	r7, sp, #16
 8002286:	4603      	mov	r3, r0
 8002288:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;
    if (st.chip_cfg.latched_int == enable)
 800228a:	4b23      	ldr	r3, [pc, #140]	@ (8002318 <mpu_set_int_latched+0x98>)
 800228c:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8002290:	79fa      	ldrb	r2, [r7, #7]
 8002292:	429a      	cmp	r2, r3
 8002294:	d101      	bne.n	800229a <mpu_set_int_latched+0x1a>
        return 0;
 8002296:	2300      	movs	r3, #0
 8002298:	e039      	b.n	800230e <mpu_set_int_latched+0x8e>

    if (enable)
 800229a:	79fb      	ldrb	r3, [r7, #7]
 800229c:	2b00      	cmp	r3, #0
 800229e:	d002      	beq.n	80022a6 <mpu_set_int_latched+0x26>
        tmp = BIT_LATCH_EN | BIT_ANY_RD_CLR;
 80022a0:	2330      	movs	r3, #48	@ 0x30
 80022a2:	73fb      	strb	r3, [r7, #15]
 80022a4:	e001      	b.n	80022aa <mpu_set_int_latched+0x2a>
    else
        tmp = 0;
 80022a6:	2300      	movs	r3, #0
 80022a8:	73fb      	strb	r3, [r7, #15]
    if (st.chip_cfg.bypass_mode)
 80022aa:	4b1b      	ldr	r3, [pc, #108]	@ (8002318 <mpu_set_int_latched+0x98>)
 80022ac:	7c9b      	ldrb	r3, [r3, #18]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d004      	beq.n	80022bc <mpu_set_int_latched+0x3c>
        tmp |= BIT_BYPASS_EN;
 80022b2:	7bfb      	ldrb	r3, [r7, #15]
 80022b4:	f043 0302 	orr.w	r3, r3, #2
 80022b8:	b2db      	uxtb	r3, r3
 80022ba:	73fb      	strb	r3, [r7, #15]
    if (st.chip_cfg.active_low_int)
 80022bc:	4b16      	ldr	r3, [pc, #88]	@ (8002318 <mpu_set_int_latched+0x98>)
 80022be:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d004      	beq.n	80022d0 <mpu_set_int_latched+0x50>
        tmp |= BIT_ACTL;
 80022c6:	7bfb      	ldrb	r3, [r7, #15]
 80022c8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80022cc:	b2db      	uxtb	r3, r3
 80022ce:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 80022d0:	4b11      	ldr	r3, [pc, #68]	@ (8002318 <mpu_set_int_latched+0x98>)
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	781b      	ldrb	r3, [r3, #0]
 80022d6:	005b      	lsls	r3, r3, #1
 80022d8:	b299      	uxth	r1, r3
 80022da:	4b0f      	ldr	r3, [pc, #60]	@ (8002318 <mpu_set_int_latched+0x98>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	7d1b      	ldrb	r3, [r3, #20]
 80022e0:	461a      	mov	r2, r3
 80022e2:	2305      	movs	r3, #5
 80022e4:	9302      	str	r3, [sp, #8]
 80022e6:	2301      	movs	r3, #1
 80022e8:	9301      	str	r3, [sp, #4]
 80022ea:	f107 030f 	add.w	r3, r7, #15
 80022ee:	9300      	str	r3, [sp, #0]
 80022f0:	2301      	movs	r3, #1
 80022f2:	480a      	ldr	r0, [pc, #40]	@ (800231c <mpu_set_int_latched+0x9c>)
 80022f4:	f00b fda8 	bl	800de48 <HAL_I2C_Mem_Write>
 80022f8:	4603      	mov	r3, r0
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d002      	beq.n	8002304 <mpu_set_int_latched+0x84>
        return -1;
 80022fe:	f04f 33ff 	mov.w	r3, #4294967295
 8002302:	e004      	b.n	800230e <mpu_set_int_latched+0x8e>
    st.chip_cfg.latched_int = enable;
 8002304:	4a04      	ldr	r2, [pc, #16]	@ (8002318 <mpu_set_int_latched+0x98>)
 8002306:	79fb      	ldrb	r3, [r7, #7]
 8002308:	f882 3023 	strb.w	r3, [r2, #35]	@ 0x23
    return 0;
 800230c:	2300      	movs	r3, #0
}
 800230e:	4618      	mov	r0, r3
 8002310:	3710      	adds	r7, #16
 8002312:	46bd      	mov	sp, r7
 8002314:	bd80      	pop	{r7, pc}
 8002316:	bf00      	nop
 8002318:	20000000 	.word	0x20000000
 800231c:	2000032c 	.word	0x2000032c

08002320 <get_accel_prod_shift>:

#ifdef MPU6050
static int get_accel_prod_shift(float *st_shift)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b08a      	sub	sp, #40	@ 0x28
 8002324:	af04      	add	r7, sp, #16
 8002326:	6078      	str	r0, [r7, #4]
    unsigned char tmp[4], shift_code[3], ii;

    if (i2c_read(st.hw->addr, 0x0D, 4, tmp))
 8002328:	4b45      	ldr	r3, [pc, #276]	@ (8002440 <get_accel_prod_shift+0x120>)
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	781b      	ldrb	r3, [r3, #0]
 800232e:	005b      	lsls	r3, r3, #1
 8002330:	b299      	uxth	r1, r3
 8002332:	2305      	movs	r3, #5
 8002334:	9302      	str	r3, [sp, #8]
 8002336:	2304      	movs	r3, #4
 8002338:	9301      	str	r3, [sp, #4]
 800233a:	f107 0310 	add.w	r3, r7, #16
 800233e:	9300      	str	r3, [sp, #0]
 8002340:	2301      	movs	r3, #1
 8002342:	220d      	movs	r2, #13
 8002344:	483f      	ldr	r0, [pc, #252]	@ (8002444 <get_accel_prod_shift+0x124>)
 8002346:	f00b fe79 	bl	800e03c <HAL_I2C_Mem_Read>
 800234a:	4603      	mov	r3, r0
 800234c:	2b00      	cmp	r3, #0
 800234e:	d001      	beq.n	8002354 <get_accel_prod_shift+0x34>
        return 0x07;
 8002350:	2307      	movs	r3, #7
 8002352:	e071      	b.n	8002438 <get_accel_prod_shift+0x118>

    shift_code[0] = ((tmp[0] & 0xE0) >> 3) | ((tmp[3] & 0x30) >> 4);
 8002354:	7c3b      	ldrb	r3, [r7, #16]
 8002356:	10db      	asrs	r3, r3, #3
 8002358:	b25b      	sxtb	r3, r3
 800235a:	f003 031c 	and.w	r3, r3, #28
 800235e:	b25a      	sxtb	r2, r3
 8002360:	7cfb      	ldrb	r3, [r7, #19]
 8002362:	111b      	asrs	r3, r3, #4
 8002364:	b25b      	sxtb	r3, r3
 8002366:	f003 0303 	and.w	r3, r3, #3
 800236a:	b25b      	sxtb	r3, r3
 800236c:	4313      	orrs	r3, r2
 800236e:	b25b      	sxtb	r3, r3
 8002370:	b2db      	uxtb	r3, r3
 8002372:	733b      	strb	r3, [r7, #12]
    shift_code[1] = ((tmp[1] & 0xE0) >> 3) | ((tmp[3] & 0x0C) >> 2);
 8002374:	7c7b      	ldrb	r3, [r7, #17]
 8002376:	10db      	asrs	r3, r3, #3
 8002378:	b25b      	sxtb	r3, r3
 800237a:	f003 031c 	and.w	r3, r3, #28
 800237e:	b25a      	sxtb	r2, r3
 8002380:	7cfb      	ldrb	r3, [r7, #19]
 8002382:	109b      	asrs	r3, r3, #2
 8002384:	b25b      	sxtb	r3, r3
 8002386:	f003 0303 	and.w	r3, r3, #3
 800238a:	b25b      	sxtb	r3, r3
 800238c:	4313      	orrs	r3, r2
 800238e:	b25b      	sxtb	r3, r3
 8002390:	b2db      	uxtb	r3, r3
 8002392:	737b      	strb	r3, [r7, #13]
    shift_code[2] = ((tmp[2] & 0xE0) >> 3) | (tmp[3] & 0x03);
 8002394:	7cbb      	ldrb	r3, [r7, #18]
 8002396:	10db      	asrs	r3, r3, #3
 8002398:	b25b      	sxtb	r3, r3
 800239a:	f003 031c 	and.w	r3, r3, #28
 800239e:	b25a      	sxtb	r2, r3
 80023a0:	7cfb      	ldrb	r3, [r7, #19]
 80023a2:	b25b      	sxtb	r3, r3
 80023a4:	f003 0303 	and.w	r3, r3, #3
 80023a8:	b25b      	sxtb	r3, r3
 80023aa:	4313      	orrs	r3, r2
 80023ac:	b25b      	sxtb	r3, r3
 80023ae:	b2db      	uxtb	r3, r3
 80023b0:	73bb      	strb	r3, [r7, #14]
    for (ii = 0; ii < 3; ii++) {
 80023b2:	2300      	movs	r3, #0
 80023b4:	75fb      	strb	r3, [r7, #23]
 80023b6:	e03b      	b.n	8002430 <get_accel_prod_shift+0x110>
        if (!shift_code[ii]) {
 80023b8:	7dfb      	ldrb	r3, [r7, #23]
 80023ba:	3318      	adds	r3, #24
 80023bc:	443b      	add	r3, r7
 80023be:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d107      	bne.n	80023d6 <get_accel_prod_shift+0xb6>
            st_shift[ii] = 0.f;
 80023c6:	7dfb      	ldrb	r3, [r7, #23]
 80023c8:	009b      	lsls	r3, r3, #2
 80023ca:	687a      	ldr	r2, [r7, #4]
 80023cc:	4413      	add	r3, r2
 80023ce:	f04f 0200 	mov.w	r2, #0
 80023d2:	601a      	str	r2, [r3, #0]
            continue;
 80023d4:	e029      	b.n	800242a <get_accel_prod_shift+0x10a>
        }
        /* Equivalent to..
         * st_shift[ii] = 0.34f * powf(0.92f/0.34f, (shift_code[ii]-1) / 30.f)
         */
        st_shift[ii] = 0.34f;
 80023d6:	7dfb      	ldrb	r3, [r7, #23]
 80023d8:	009b      	lsls	r3, r3, #2
 80023da:	687a      	ldr	r2, [r7, #4]
 80023dc:	4413      	add	r3, r2
 80023de:	4a1a      	ldr	r2, [pc, #104]	@ (8002448 <get_accel_prod_shift+0x128>)
 80023e0:	601a      	str	r2, [r3, #0]
        while (--shift_code[ii])
 80023e2:	e00f      	b.n	8002404 <get_accel_prod_shift+0xe4>
            st_shift[ii] *= 1.034f;
 80023e4:	7dfb      	ldrb	r3, [r7, #23]
 80023e6:	009b      	lsls	r3, r3, #2
 80023e8:	687a      	ldr	r2, [r7, #4]
 80023ea:	4413      	add	r3, r2
 80023ec:	edd3 7a00 	vldr	s15, [r3]
 80023f0:	7dfb      	ldrb	r3, [r7, #23]
 80023f2:	009b      	lsls	r3, r3, #2
 80023f4:	687a      	ldr	r2, [r7, #4]
 80023f6:	4413      	add	r3, r2
 80023f8:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 800244c <get_accel_prod_shift+0x12c>
 80023fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002400:	edc3 7a00 	vstr	s15, [r3]
        while (--shift_code[ii])
 8002404:	7dfb      	ldrb	r3, [r7, #23]
 8002406:	f103 0218 	add.w	r2, r3, #24
 800240a:	443a      	add	r2, r7
 800240c:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8002410:	3a01      	subs	r2, #1
 8002412:	b2d1      	uxtb	r1, r2
 8002414:	f103 0218 	add.w	r2, r3, #24
 8002418:	443a      	add	r2, r7
 800241a:	f802 1c0c 	strb.w	r1, [r2, #-12]
 800241e:	3318      	adds	r3, #24
 8002420:	443b      	add	r3, r7
 8002422:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d1dc      	bne.n	80023e4 <get_accel_prod_shift+0xc4>
    for (ii = 0; ii < 3; ii++) {
 800242a:	7dfb      	ldrb	r3, [r7, #23]
 800242c:	3301      	adds	r3, #1
 800242e:	75fb      	strb	r3, [r7, #23]
 8002430:	7dfb      	ldrb	r3, [r7, #23]
 8002432:	2b02      	cmp	r3, #2
 8002434:	d9c0      	bls.n	80023b8 <get_accel_prod_shift+0x98>
    }
    return 0;
 8002436:	2300      	movs	r3, #0
}
 8002438:	4618      	mov	r0, r3
 800243a:	3718      	adds	r7, #24
 800243c:	46bd      	mov	sp, r7
 800243e:	bd80      	pop	{r7, pc}
 8002440:	20000000 	.word	0x20000000
 8002444:	2000032c 	.word	0x2000032c
 8002448:	3eae147b 	.word	0x3eae147b
 800244c:	3f845a1d 	.word	0x3f845a1d

08002450 <accel_self_test>:

static int accel_self_test(long *bias_regular, long *bias_st)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b08a      	sub	sp, #40	@ 0x28
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
 8002458:	6039      	str	r1, [r7, #0]
    int jj, result = 0;
 800245a:	2300      	movs	r3, #0
 800245c:	623b      	str	r3, [r7, #32]
    float st_shift[3], st_shift_cust, st_shift_var;

    get_accel_prod_shift(st_shift);
 800245e:	f107 030c 	add.w	r3, r7, #12
 8002462:	4618      	mov	r0, r3
 8002464:	f7ff ff5c 	bl	8002320 <get_accel_prod_shift>
    for(jj = 0; jj < 3; jj++) {
 8002468:	2300      	movs	r3, #0
 800246a:	627b      	str	r3, [r7, #36]	@ 0x24
 800246c:	e063      	b.n	8002536 <accel_self_test+0xe6>
        st_shift_cust = labs(bias_regular[jj] - bias_st[jj]) / 65536.f;
 800246e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002470:	009b      	lsls	r3, r3, #2
 8002472:	687a      	ldr	r2, [r7, #4]
 8002474:	4413      	add	r3, r2
 8002476:	681a      	ldr	r2, [r3, #0]
 8002478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800247a:	009b      	lsls	r3, r3, #2
 800247c:	6839      	ldr	r1, [r7, #0]
 800247e:	440b      	add	r3, r1
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	1ad3      	subs	r3, r2, r3
 8002484:	2b00      	cmp	r3, #0
 8002486:	bfb8      	it	lt
 8002488:	425b      	neglt	r3, r3
 800248a:	ee07 3a90 	vmov	s15, r3
 800248e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002492:	eddf 6a2d 	vldr	s13, [pc, #180]	@ 8002548 <accel_self_test+0xf8>
 8002496:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800249a:	edc7 7a07 	vstr	s15, [r7, #28]
        if (st_shift[jj]) {
 800249e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024a0:	009b      	lsls	r3, r3, #2
 80024a2:	3328      	adds	r3, #40	@ 0x28
 80024a4:	443b      	add	r3, r7
 80024a6:	3b1c      	subs	r3, #28
 80024a8:	edd3 7a00 	vldr	s15, [r3]
 80024ac:	eef5 7a40 	vcmp.f32	s15, #0.0
 80024b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024b4:	d023      	beq.n	80024fe <accel_self_test+0xae>
            st_shift_var = st_shift_cust / st_shift[jj] - 1.f;
 80024b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024b8:	009b      	lsls	r3, r3, #2
 80024ba:	3328      	adds	r3, #40	@ 0x28
 80024bc:	443b      	add	r3, r7
 80024be:	3b1c      	subs	r3, #28
 80024c0:	ed93 7a00 	vldr	s14, [r3]
 80024c4:	edd7 6a07 	vldr	s13, [r7, #28]
 80024c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80024cc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80024d0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80024d4:	edc7 7a06 	vstr	s15, [r7, #24]
            if (fabs(st_shift_var) > test.max_accel_var)
 80024d8:	edd7 7a06 	vldr	s15, [r7, #24]
 80024dc:	eef0 7ae7 	vabs.f32	s15, s15
 80024e0:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 800254c <accel_self_test+0xfc>
 80024e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80024e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024ec:	dd20      	ble.n	8002530 <accel_self_test+0xe0>
                result |= 1 << jj;
 80024ee:	2201      	movs	r2, #1
 80024f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024f2:	fa02 f303 	lsl.w	r3, r2, r3
 80024f6:	6a3a      	ldr	r2, [r7, #32]
 80024f8:	4313      	orrs	r3, r2
 80024fa:	623b      	str	r3, [r7, #32]
 80024fc:	e018      	b.n	8002530 <accel_self_test+0xe0>
        } else if ((st_shift_cust < test.min_g) ||
 80024fe:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8002550 <accel_self_test+0x100>
 8002502:	edd7 7a07 	vldr	s15, [r7, #28]
 8002506:	eef4 7ac7 	vcmpe.f32	s15, s14
 800250a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800250e:	d408      	bmi.n	8002522 <accel_self_test+0xd2>
            (st_shift_cust > test.max_g))
 8002510:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8002554 <accel_self_test+0x104>
        } else if ((st_shift_cust < test.min_g) ||
 8002514:	edd7 7a07 	vldr	s15, [r7, #28]
 8002518:	eef4 7ac7 	vcmpe.f32	s15, s14
 800251c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002520:	dd06      	ble.n	8002530 <accel_self_test+0xe0>
            result |= 1 << jj;
 8002522:	2201      	movs	r2, #1
 8002524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002526:	fa02 f303 	lsl.w	r3, r2, r3
 800252a:	6a3a      	ldr	r2, [r7, #32]
 800252c:	4313      	orrs	r3, r2
 800252e:	623b      	str	r3, [r7, #32]
    for(jj = 0; jj < 3; jj++) {
 8002530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002532:	3301      	adds	r3, #1
 8002534:	627b      	str	r3, [r7, #36]	@ 0x24
 8002536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002538:	2b02      	cmp	r3, #2
 800253a:	dd98      	ble.n	800246e <accel_self_test+0x1e>
    }

    return result;
 800253c:	6a3b      	ldr	r3, [r7, #32]
}
 800253e:	4618      	mov	r0, r3
 8002540:	3728      	adds	r7, #40	@ 0x28
 8002542:	46bd      	mov	sp, r7
 8002544:	bd80      	pop	{r7, pc}
 8002546:	bf00      	nop
 8002548:	47800000 	.word	0x47800000
 800254c:	3e0f5c29 	.word	0x3e0f5c29
 8002550:	3e99999a 	.word	0x3e99999a
 8002554:	3f733333 	.word	0x3f733333

08002558 <gyro_self_test>:

static int gyro_self_test(long *bias_regular, long *bias_st)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b08c      	sub	sp, #48	@ 0x30
 800255c:	af04      	add	r7, sp, #16
 800255e:	6078      	str	r0, [r7, #4]
 8002560:	6039      	str	r1, [r7, #0]
    int jj, result = 0;
 8002562:	2300      	movs	r3, #0
 8002564:	61bb      	str	r3, [r7, #24]
    unsigned char tmp[3];
    float st_shift, st_shift_cust, st_shift_var;

    if (i2c_read(st.hw->addr, 0x0D, 3, tmp))
 8002566:	4b59      	ldr	r3, [pc, #356]	@ (80026cc <gyro_self_test+0x174>)
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	781b      	ldrb	r3, [r3, #0]
 800256c:	005b      	lsls	r3, r3, #1
 800256e:	b299      	uxth	r1, r3
 8002570:	2305      	movs	r3, #5
 8002572:	9302      	str	r3, [sp, #8]
 8002574:	2303      	movs	r3, #3
 8002576:	9301      	str	r3, [sp, #4]
 8002578:	f107 0308 	add.w	r3, r7, #8
 800257c:	9300      	str	r3, [sp, #0]
 800257e:	2301      	movs	r3, #1
 8002580:	220d      	movs	r2, #13
 8002582:	4853      	ldr	r0, [pc, #332]	@ (80026d0 <gyro_self_test+0x178>)
 8002584:	f00b fd5a 	bl	800e03c <HAL_I2C_Mem_Read>
 8002588:	4603      	mov	r3, r0
 800258a:	2b00      	cmp	r3, #0
 800258c:	d001      	beq.n	8002592 <gyro_self_test+0x3a>
        return 0x07;
 800258e:	2307      	movs	r3, #7
 8002590:	e097      	b.n	80026c2 <gyro_self_test+0x16a>

    tmp[0] &= 0x1F;
 8002592:	7a3b      	ldrb	r3, [r7, #8]
 8002594:	f003 031f 	and.w	r3, r3, #31
 8002598:	b2db      	uxtb	r3, r3
 800259a:	723b      	strb	r3, [r7, #8]
    tmp[1] &= 0x1F;
 800259c:	7a7b      	ldrb	r3, [r7, #9]
 800259e:	f003 031f 	and.w	r3, r3, #31
 80025a2:	b2db      	uxtb	r3, r3
 80025a4:	727b      	strb	r3, [r7, #9]
    tmp[2] &= 0x1F;
 80025a6:	7abb      	ldrb	r3, [r7, #10]
 80025a8:	f003 031f 	and.w	r3, r3, #31
 80025ac:	b2db      	uxtb	r3, r3
 80025ae:	72bb      	strb	r3, [r7, #10]

    for (jj = 0; jj < 3; jj++) {
 80025b0:	2300      	movs	r3, #0
 80025b2:	61fb      	str	r3, [r7, #28]
 80025b4:	e080      	b.n	80026b8 <gyro_self_test+0x160>
        st_shift_cust = labs(bias_regular[jj] - bias_st[jj]) / 65536.f;
 80025b6:	69fb      	ldr	r3, [r7, #28]
 80025b8:	009b      	lsls	r3, r3, #2
 80025ba:	687a      	ldr	r2, [r7, #4]
 80025bc:	4413      	add	r3, r2
 80025be:	681a      	ldr	r2, [r3, #0]
 80025c0:	69fb      	ldr	r3, [r7, #28]
 80025c2:	009b      	lsls	r3, r3, #2
 80025c4:	6839      	ldr	r1, [r7, #0]
 80025c6:	440b      	add	r3, r1
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	1ad3      	subs	r3, r2, r3
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	bfb8      	it	lt
 80025d0:	425b      	neglt	r3, r3
 80025d2:	ee07 3a90 	vmov	s15, r3
 80025d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80025da:	eddf 6a3e 	vldr	s13, [pc, #248]	@ 80026d4 <gyro_self_test+0x17c>
 80025de:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80025e2:	edc7 7a04 	vstr	s15, [r7, #16]
        if (tmp[jj]) {
 80025e6:	f107 0208 	add.w	r2, r7, #8
 80025ea:	69fb      	ldr	r3, [r7, #28]
 80025ec:	4413      	add	r3, r2
 80025ee:	781b      	ldrb	r3, [r3, #0]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d045      	beq.n	8002680 <gyro_self_test+0x128>
            st_shift = 3275.f / test.gyro_sens;
 80025f4:	eddf 7a38 	vldr	s15, [pc, #224]	@ 80026d8 <gyro_self_test+0x180>
 80025f8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80025fc:	eddf 6a37 	vldr	s13, [pc, #220]	@ 80026dc <gyro_self_test+0x184>
 8002600:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002604:	edc7 7a05 	vstr	s15, [r7, #20]
            while (--tmp[jj])
 8002608:	e007      	b.n	800261a <gyro_self_test+0xc2>
                st_shift *= 1.046f;
 800260a:	edd7 7a05 	vldr	s15, [r7, #20]
 800260e:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 80026e0 <gyro_self_test+0x188>
 8002612:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002616:	edc7 7a05 	vstr	s15, [r7, #20]
            while (--tmp[jj])
 800261a:	f107 0208 	add.w	r2, r7, #8
 800261e:	69fb      	ldr	r3, [r7, #28]
 8002620:	4413      	add	r3, r2
 8002622:	781b      	ldrb	r3, [r3, #0]
 8002624:	3b01      	subs	r3, #1
 8002626:	b2d9      	uxtb	r1, r3
 8002628:	f107 0208 	add.w	r2, r7, #8
 800262c:	69fb      	ldr	r3, [r7, #28]
 800262e:	4413      	add	r3, r2
 8002630:	460a      	mov	r2, r1
 8002632:	701a      	strb	r2, [r3, #0]
 8002634:	f107 0208 	add.w	r2, r7, #8
 8002638:	69fb      	ldr	r3, [r7, #28]
 800263a:	4413      	add	r3, r2
 800263c:	781b      	ldrb	r3, [r3, #0]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d1e3      	bne.n	800260a <gyro_self_test+0xb2>
            st_shift_var = st_shift_cust / st_shift - 1.f;
 8002642:	edd7 6a04 	vldr	s13, [r7, #16]
 8002646:	ed97 7a05 	vldr	s14, [r7, #20]
 800264a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800264e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002652:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002656:	edc7 7a03 	vstr	s15, [r7, #12]
            if (fabs(st_shift_var) > test.max_gyro_var)
 800265a:	edd7 7a03 	vldr	s15, [r7, #12]
 800265e:	eef0 7ae7 	vabs.f32	s15, s15
 8002662:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 80026e4 <gyro_self_test+0x18c>
 8002666:	eef4 7ac7 	vcmpe.f32	s15, s14
 800266a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800266e:	dd20      	ble.n	80026b2 <gyro_self_test+0x15a>
                result |= 1 << jj;
 8002670:	2201      	movs	r2, #1
 8002672:	69fb      	ldr	r3, [r7, #28]
 8002674:	fa02 f303 	lsl.w	r3, r2, r3
 8002678:	69ba      	ldr	r2, [r7, #24]
 800267a:	4313      	orrs	r3, r2
 800267c:	61bb      	str	r3, [r7, #24]
 800267e:	e018      	b.n	80026b2 <gyro_self_test+0x15a>
        } else if ((st_shift_cust < test.min_dps) ||
 8002680:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002684:	edd7 7a04 	vldr	s15, [r7, #16]
 8002688:	eef4 7ac7 	vcmpe.f32	s15, s14
 800268c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002690:	d408      	bmi.n	80026a4 <gyro_self_test+0x14c>
            (st_shift_cust > test.max_dps))
 8002692:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 80026e8 <gyro_self_test+0x190>
        } else if ((st_shift_cust < test.min_dps) ||
 8002696:	edd7 7a04 	vldr	s15, [r7, #16]
 800269a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800269e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026a2:	dd06      	ble.n	80026b2 <gyro_self_test+0x15a>
            result |= 1 << jj;
 80026a4:	2201      	movs	r2, #1
 80026a6:	69fb      	ldr	r3, [r7, #28]
 80026a8:	fa02 f303 	lsl.w	r3, r2, r3
 80026ac:	69ba      	ldr	r2, [r7, #24]
 80026ae:	4313      	orrs	r3, r2
 80026b0:	61bb      	str	r3, [r7, #24]
    for (jj = 0; jj < 3; jj++) {
 80026b2:	69fb      	ldr	r3, [r7, #28]
 80026b4:	3301      	adds	r3, #1
 80026b6:	61fb      	str	r3, [r7, #28]
 80026b8:	69fb      	ldr	r3, [r7, #28]
 80026ba:	2b02      	cmp	r3, #2
 80026bc:	f77f af7b 	ble.w	80025b6 <gyro_self_test+0x5e>
    }
    return result;
 80026c0:	69bb      	ldr	r3, [r7, #24]
}
 80026c2:	4618      	mov	r0, r3
 80026c4:	3720      	adds	r7, #32
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}
 80026ca:	bf00      	nop
 80026cc:	20000000 	.word	0x20000000
 80026d0:	2000032c 	.word	0x2000032c
 80026d4:	47800000 	.word	0x47800000
 80026d8:	00000083 	.word	0x00000083
 80026dc:	454cb000 	.word	0x454cb000
 80026e0:	3f85e354 	.word	0x3f85e354
 80026e4:	3e0f5c29 	.word	0x3e0f5c29
 80026e8:	42d20000 	.word	0x42d20000

080026ec <get_st_biases>:
}
#endif
#endif

static int get_st_biases(long *gyro, long *accel, unsigned char hw_test)
{
 80026ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80026f0:	b0bc      	sub	sp, #240	@ 0xf0
 80026f2:	af04      	add	r7, sp, #16
 80026f4:	f8c7 00b4 	str.w	r0, [r7, #180]	@ 0xb4
 80026f8:	f8c7 10b0 	str.w	r1, [r7, #176]	@ 0xb0
 80026fc:	4613      	mov	r3, r2
 80026fe:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
    unsigned char data[MAX_PACKET_LENGTH];
    unsigned char packet_count, ii;
    unsigned short fifo_count;

    data[0] = 0x01;
 8002702:	2301      	movs	r3, #1
 8002704:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    data[1] = 0;
 8002708:	2300      	movs	r3, #0
 800270a:	f887 30cd 	strb.w	r3, [r7, #205]	@ 0xcd
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, data))
 800270e:	4b9c      	ldr	r3, [pc, #624]	@ (8002980 <get_st_biases+0x294>)
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	781b      	ldrb	r3, [r3, #0]
 8002714:	005b      	lsls	r3, r3, #1
 8002716:	b299      	uxth	r1, r3
 8002718:	4b99      	ldr	r3, [pc, #612]	@ (8002980 <get_st_biases+0x294>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	7c9b      	ldrb	r3, [r3, #18]
 800271e:	461a      	mov	r2, r3
 8002720:	2305      	movs	r3, #5
 8002722:	9302      	str	r3, [sp, #8]
 8002724:	2302      	movs	r3, #2
 8002726:	9301      	str	r3, [sp, #4]
 8002728:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800272c:	9300      	str	r3, [sp, #0]
 800272e:	2301      	movs	r3, #1
 8002730:	4894      	ldr	r0, [pc, #592]	@ (8002984 <get_st_biases+0x298>)
 8002732:	f00b fb89 	bl	800de48 <HAL_I2C_Mem_Write>
 8002736:	4603      	mov	r3, r0
 8002738:	2b00      	cmp	r3, #0
 800273a:	d002      	beq.n	8002742 <get_st_biases+0x56>
        return -1;
 800273c:	f04f 33ff 	mov.w	r3, #4294967295
 8002740:	e3dc      	b.n	8002efc <get_st_biases+0x810>
    delay_ms(200);
 8002742:	20c8      	movs	r0, #200	@ 0xc8
 8002744:	f00a fd90 	bl	800d268 <HAL_Delay>
    data[0] = 0;
 8002748:	2300      	movs	r3, #0
 800274a:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, data))
 800274e:	4b8c      	ldr	r3, [pc, #560]	@ (8002980 <get_st_biases+0x294>)
 8002750:	685b      	ldr	r3, [r3, #4]
 8002752:	781b      	ldrb	r3, [r3, #0]
 8002754:	005b      	lsls	r3, r3, #1
 8002756:	b299      	uxth	r1, r3
 8002758:	4b89      	ldr	r3, [pc, #548]	@ (8002980 <get_st_biases+0x294>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	7bdb      	ldrb	r3, [r3, #15]
 800275e:	461a      	mov	r2, r3
 8002760:	2305      	movs	r3, #5
 8002762:	9302      	str	r3, [sp, #8]
 8002764:	2301      	movs	r3, #1
 8002766:	9301      	str	r3, [sp, #4]
 8002768:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800276c:	9300      	str	r3, [sp, #0]
 800276e:	2301      	movs	r3, #1
 8002770:	4884      	ldr	r0, [pc, #528]	@ (8002984 <get_st_biases+0x298>)
 8002772:	f00b fb69 	bl	800de48 <HAL_I2C_Mem_Write>
 8002776:	4603      	mov	r3, r0
 8002778:	2b00      	cmp	r3, #0
 800277a:	d002      	beq.n	8002782 <get_st_biases+0x96>
        return -1;
 800277c:	f04f 33ff 	mov.w	r3, #4294967295
 8002780:	e3bc      	b.n	8002efc <get_st_biases+0x810>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8002782:	4b7f      	ldr	r3, [pc, #508]	@ (8002980 <get_st_biases+0x294>)
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	781b      	ldrb	r3, [r3, #0]
 8002788:	005b      	lsls	r3, r3, #1
 800278a:	b299      	uxth	r1, r3
 800278c:	4b7c      	ldr	r3, [pc, #496]	@ (8002980 <get_st_biases+0x294>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	795b      	ldrb	r3, [r3, #5]
 8002792:	461a      	mov	r2, r3
 8002794:	2305      	movs	r3, #5
 8002796:	9302      	str	r3, [sp, #8]
 8002798:	2301      	movs	r3, #1
 800279a:	9301      	str	r3, [sp, #4]
 800279c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80027a0:	9300      	str	r3, [sp, #0]
 80027a2:	2301      	movs	r3, #1
 80027a4:	4877      	ldr	r0, [pc, #476]	@ (8002984 <get_st_biases+0x298>)
 80027a6:	f00b fb4f 	bl	800de48 <HAL_I2C_Mem_Write>
 80027aa:	4603      	mov	r3, r0
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d002      	beq.n	80027b6 <get_st_biases+0xca>
        return -1;
 80027b0:	f04f 33ff 	mov.w	r3, #4294967295
 80027b4:	e3a2      	b.n	8002efc <get_st_biases+0x810>
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 80027b6:	4b72      	ldr	r3, [pc, #456]	@ (8002980 <get_st_biases+0x294>)
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	781b      	ldrb	r3, [r3, #0]
 80027bc:	005b      	lsls	r3, r3, #1
 80027be:	b299      	uxth	r1, r3
 80027c0:	4b6f      	ldr	r3, [pc, #444]	@ (8002980 <get_st_biases+0x294>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	7c9b      	ldrb	r3, [r3, #18]
 80027c6:	461a      	mov	r2, r3
 80027c8:	2305      	movs	r3, #5
 80027ca:	9302      	str	r3, [sp, #8]
 80027cc:	2301      	movs	r3, #1
 80027ce:	9301      	str	r3, [sp, #4]
 80027d0:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80027d4:	9300      	str	r3, [sp, #0]
 80027d6:	2301      	movs	r3, #1
 80027d8:	486a      	ldr	r0, [pc, #424]	@ (8002984 <get_st_biases+0x298>)
 80027da:	f00b fb35 	bl	800de48 <HAL_I2C_Mem_Write>
 80027de:	4603      	mov	r3, r0
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d002      	beq.n	80027ea <get_st_biases+0xfe>
        return -1;
 80027e4:	f04f 33ff 	mov.w	r3, #4294967295
 80027e8:	e388      	b.n	8002efc <get_st_biases+0x810>
    if (i2c_write(st.hw->addr, st.reg->i2c_mst, 1, data))
 80027ea:	4b65      	ldr	r3, [pc, #404]	@ (8002980 <get_st_biases+0x294>)
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	781b      	ldrb	r3, [r3, #0]
 80027f0:	005b      	lsls	r3, r3, #1
 80027f2:	b299      	uxth	r1, r3
 80027f4:	4b62      	ldr	r3, [pc, #392]	@ (8002980 <get_st_biases+0x294>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	7ddb      	ldrb	r3, [r3, #23]
 80027fa:	461a      	mov	r2, r3
 80027fc:	2305      	movs	r3, #5
 80027fe:	9302      	str	r3, [sp, #8]
 8002800:	2301      	movs	r3, #1
 8002802:	9301      	str	r3, [sp, #4]
 8002804:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002808:	9300      	str	r3, [sp, #0]
 800280a:	2301      	movs	r3, #1
 800280c:	485d      	ldr	r0, [pc, #372]	@ (8002984 <get_st_biases+0x298>)
 800280e:	f00b fb1b 	bl	800de48 <HAL_I2C_Mem_Write>
 8002812:	4603      	mov	r3, r0
 8002814:	2b00      	cmp	r3, #0
 8002816:	d002      	beq.n	800281e <get_st_biases+0x132>
        return -1;
 8002818:	f04f 33ff 	mov.w	r3, #4294967295
 800281c:	e36e      	b.n	8002efc <get_st_biases+0x810>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 800281e:	4b58      	ldr	r3, [pc, #352]	@ (8002980 <get_st_biases+0x294>)
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	781b      	ldrb	r3, [r3, #0]
 8002824:	005b      	lsls	r3, r3, #1
 8002826:	b299      	uxth	r1, r3
 8002828:	4b55      	ldr	r3, [pc, #340]	@ (8002980 <get_st_biases+0x294>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	791b      	ldrb	r3, [r3, #4]
 800282e:	461a      	mov	r2, r3
 8002830:	2305      	movs	r3, #5
 8002832:	9302      	str	r3, [sp, #8]
 8002834:	2301      	movs	r3, #1
 8002836:	9301      	str	r3, [sp, #4]
 8002838:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800283c:	9300      	str	r3, [sp, #0]
 800283e:	2301      	movs	r3, #1
 8002840:	4850      	ldr	r0, [pc, #320]	@ (8002984 <get_st_biases+0x298>)
 8002842:	f00b fb01 	bl	800de48 <HAL_I2C_Mem_Write>
 8002846:	4603      	mov	r3, r0
 8002848:	2b00      	cmp	r3, #0
 800284a:	d002      	beq.n	8002852 <get_st_biases+0x166>
        return -1;
 800284c:	f04f 33ff 	mov.w	r3, #4294967295
 8002850:	e354      	b.n	8002efc <get_st_biases+0x810>
    data[0] = BIT_FIFO_RST | BIT_DMP_RST;
 8002852:	230c      	movs	r3, #12
 8002854:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 8002858:	4b49      	ldr	r3, [pc, #292]	@ (8002980 <get_st_biases+0x294>)
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	781b      	ldrb	r3, [r3, #0]
 800285e:	005b      	lsls	r3, r3, #1
 8002860:	b299      	uxth	r1, r3
 8002862:	4b47      	ldr	r3, [pc, #284]	@ (8002980 <get_st_biases+0x294>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	791b      	ldrb	r3, [r3, #4]
 8002868:	461a      	mov	r2, r3
 800286a:	2305      	movs	r3, #5
 800286c:	9302      	str	r3, [sp, #8]
 800286e:	2301      	movs	r3, #1
 8002870:	9301      	str	r3, [sp, #4]
 8002872:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002876:	9300      	str	r3, [sp, #0]
 8002878:	2301      	movs	r3, #1
 800287a:	4842      	ldr	r0, [pc, #264]	@ (8002984 <get_st_biases+0x298>)
 800287c:	f00b fae4 	bl	800de48 <HAL_I2C_Mem_Write>
 8002880:	4603      	mov	r3, r0
 8002882:	2b00      	cmp	r3, #0
 8002884:	d002      	beq.n	800288c <get_st_biases+0x1a0>
        return -1;
 8002886:	f04f 33ff 	mov.w	r3, #4294967295
 800288a:	e337      	b.n	8002efc <get_st_biases+0x810>
    delay_ms(15);
 800288c:	200f      	movs	r0, #15
 800288e:	f00a fceb 	bl	800d268 <HAL_Delay>
    data[0] = st.test->reg_lpf;
 8002892:	4b3b      	ldr	r3, [pc, #236]	@ (8002980 <get_st_biases+0x294>)
 8002894:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002896:	7a5b      	ldrb	r3, [r3, #9]
 8002898:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, data))
 800289c:	4b38      	ldr	r3, [pc, #224]	@ (8002980 <get_st_biases+0x294>)
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	781b      	ldrb	r3, [r3, #0]
 80028a2:	005b      	lsls	r3, r3, #1
 80028a4:	b299      	uxth	r1, r3
 80028a6:	4b36      	ldr	r3, [pc, #216]	@ (8002980 <get_st_biases+0x294>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	789b      	ldrb	r3, [r3, #2]
 80028ac:	461a      	mov	r2, r3
 80028ae:	2305      	movs	r3, #5
 80028b0:	9302      	str	r3, [sp, #8]
 80028b2:	2301      	movs	r3, #1
 80028b4:	9301      	str	r3, [sp, #4]
 80028b6:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80028ba:	9300      	str	r3, [sp, #0]
 80028bc:	2301      	movs	r3, #1
 80028be:	4831      	ldr	r0, [pc, #196]	@ (8002984 <get_st_biases+0x298>)
 80028c0:	f00b fac2 	bl	800de48 <HAL_I2C_Mem_Write>
 80028c4:	4603      	mov	r3, r0
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d002      	beq.n	80028d0 <get_st_biases+0x1e4>
        return -1;
 80028ca:	f04f 33ff 	mov.w	r3, #4294967295
 80028ce:	e315      	b.n	8002efc <get_st_biases+0x810>
    data[0] = st.test->reg_rate_div;
 80028d0:	4b2b      	ldr	r3, [pc, #172]	@ (8002980 <get_st_biases+0x294>)
 80028d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028d4:	7a1b      	ldrb	r3, [r3, #8]
 80028d6:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->rate_div, 1, data))
 80028da:	4b29      	ldr	r3, [pc, #164]	@ (8002980 <get_st_biases+0x294>)
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	781b      	ldrb	r3, [r3, #0]
 80028e0:	005b      	lsls	r3, r3, #1
 80028e2:	b299      	uxth	r1, r3
 80028e4:	4b26      	ldr	r3, [pc, #152]	@ (8002980 <get_st_biases+0x294>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	785b      	ldrb	r3, [r3, #1]
 80028ea:	461a      	mov	r2, r3
 80028ec:	2305      	movs	r3, #5
 80028ee:	9302      	str	r3, [sp, #8]
 80028f0:	2301      	movs	r3, #1
 80028f2:	9301      	str	r3, [sp, #4]
 80028f4:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80028f8:	9300      	str	r3, [sp, #0]
 80028fa:	2301      	movs	r3, #1
 80028fc:	4821      	ldr	r0, [pc, #132]	@ (8002984 <get_st_biases+0x298>)
 80028fe:	f00b faa3 	bl	800de48 <HAL_I2C_Mem_Write>
 8002902:	4603      	mov	r3, r0
 8002904:	2b00      	cmp	r3, #0
 8002906:	d002      	beq.n	800290e <get_st_biases+0x222>
        return -1;
 8002908:	f04f 33ff 	mov.w	r3, #4294967295
 800290c:	e2f6      	b.n	8002efc <get_st_biases+0x810>
    if (hw_test)
 800290e:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8002912:	2b00      	cmp	r3, #0
 8002914:	d008      	beq.n	8002928 <get_st_biases+0x23c>
        data[0] = st.test->reg_gyro_fsr | 0xE0;
 8002916:	4b1a      	ldr	r3, [pc, #104]	@ (8002980 <get_st_biases+0x294>)
 8002918:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800291a:	7a9b      	ldrb	r3, [r3, #10]
 800291c:	f063 031f 	orn	r3, r3, #31
 8002920:	b2db      	uxtb	r3, r3
 8002922:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
 8002926:	e004      	b.n	8002932 <get_st_biases+0x246>
    else
        data[0] = st.test->reg_gyro_fsr;
 8002928:	4b15      	ldr	r3, [pc, #84]	@ (8002980 <get_st_biases+0x294>)
 800292a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800292c:	7a9b      	ldrb	r3, [r3, #10]
 800292e:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, data))
 8002932:	4b13      	ldr	r3, [pc, #76]	@ (8002980 <get_st_biases+0x294>)
 8002934:	685b      	ldr	r3, [r3, #4]
 8002936:	781b      	ldrb	r3, [r3, #0]
 8002938:	005b      	lsls	r3, r3, #1
 800293a:	b299      	uxth	r1, r3
 800293c:	4b10      	ldr	r3, [pc, #64]	@ (8002980 <get_st_biases+0x294>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	799b      	ldrb	r3, [r3, #6]
 8002942:	461a      	mov	r2, r3
 8002944:	2305      	movs	r3, #5
 8002946:	9302      	str	r3, [sp, #8]
 8002948:	2301      	movs	r3, #1
 800294a:	9301      	str	r3, [sp, #4]
 800294c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002950:	9300      	str	r3, [sp, #0]
 8002952:	2301      	movs	r3, #1
 8002954:	480b      	ldr	r0, [pc, #44]	@ (8002984 <get_st_biases+0x298>)
 8002956:	f00b fa77 	bl	800de48 <HAL_I2C_Mem_Write>
 800295a:	4603      	mov	r3, r0
 800295c:	2b00      	cmp	r3, #0
 800295e:	d002      	beq.n	8002966 <get_st_biases+0x27a>
        return -1;
 8002960:	f04f 33ff 	mov.w	r3, #4294967295
 8002964:	e2ca      	b.n	8002efc <get_st_biases+0x810>

    if (hw_test)
 8002966:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 800296a:	2b00      	cmp	r3, #0
 800296c:	d00c      	beq.n	8002988 <get_st_biases+0x29c>
        data[0] = st.test->reg_accel_fsr | 0xE0;
 800296e:	4b04      	ldr	r3, [pc, #16]	@ (8002980 <get_st_biases+0x294>)
 8002970:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002972:	7adb      	ldrb	r3, [r3, #11]
 8002974:	f063 031f 	orn	r3, r3, #31
 8002978:	b2db      	uxtb	r3, r3
 800297a:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
 800297e:	e006      	b.n	800298e <get_st_biases+0x2a2>
 8002980:	20000000 	.word	0x20000000
 8002984:	2000032c 	.word	0x2000032c
    else
        data[0] = test.reg_accel_fsr;
 8002988:	2318      	movs	r3, #24
 800298a:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, data))
 800298e:	4b73      	ldr	r3, [pc, #460]	@ (8002b5c <get_st_biases+0x470>)
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	781b      	ldrb	r3, [r3, #0]
 8002994:	005b      	lsls	r3, r3, #1
 8002996:	b299      	uxth	r1, r3
 8002998:	4b70      	ldr	r3, [pc, #448]	@ (8002b5c <get_st_biases+0x470>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	79db      	ldrb	r3, [r3, #7]
 800299e:	461a      	mov	r2, r3
 80029a0:	2305      	movs	r3, #5
 80029a2:	9302      	str	r3, [sp, #8]
 80029a4:	2301      	movs	r3, #1
 80029a6:	9301      	str	r3, [sp, #4]
 80029a8:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80029ac:	9300      	str	r3, [sp, #0]
 80029ae:	2301      	movs	r3, #1
 80029b0:	486b      	ldr	r0, [pc, #428]	@ (8002b60 <get_st_biases+0x474>)
 80029b2:	f00b fa49 	bl	800de48 <HAL_I2C_Mem_Write>
 80029b6:	4603      	mov	r3, r0
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d002      	beq.n	80029c2 <get_st_biases+0x2d6>
        return -1;
 80029bc:	f04f 33ff 	mov.w	r3, #4294967295
 80029c0:	e29c      	b.n	8002efc <get_st_biases+0x810>
    if (hw_test)
 80029c2:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d002      	beq.n	80029d0 <get_st_biases+0x2e4>
        delay_ms(200);
 80029ca:	20c8      	movs	r0, #200	@ 0xc8
 80029cc:	f00a fc4c 	bl	800d268 <HAL_Delay>

    /* Fill FIFO for test.wait_ms milliseconds. */
    data[0] = BIT_FIFO_EN;
 80029d0:	2340      	movs	r3, #64	@ 0x40
 80029d2:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 80029d6:	4b61      	ldr	r3, [pc, #388]	@ (8002b5c <get_st_biases+0x470>)
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	781b      	ldrb	r3, [r3, #0]
 80029dc:	005b      	lsls	r3, r3, #1
 80029de:	b299      	uxth	r1, r3
 80029e0:	4b5e      	ldr	r3, [pc, #376]	@ (8002b5c <get_st_biases+0x470>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	791b      	ldrb	r3, [r3, #4]
 80029e6:	461a      	mov	r2, r3
 80029e8:	2305      	movs	r3, #5
 80029ea:	9302      	str	r3, [sp, #8]
 80029ec:	2301      	movs	r3, #1
 80029ee:	9301      	str	r3, [sp, #4]
 80029f0:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80029f4:	9300      	str	r3, [sp, #0]
 80029f6:	2301      	movs	r3, #1
 80029f8:	4859      	ldr	r0, [pc, #356]	@ (8002b60 <get_st_biases+0x474>)
 80029fa:	f00b fa25 	bl	800de48 <HAL_I2C_Mem_Write>
 80029fe:	4603      	mov	r3, r0
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d002      	beq.n	8002a0a <get_st_biases+0x31e>
        return -1;
 8002a04:	f04f 33ff 	mov.w	r3, #4294967295
 8002a08:	e278      	b.n	8002efc <get_st_biases+0x810>

    data[0] = INV_XYZ_GYRO | INV_XYZ_ACCEL;
 8002a0a:	2378      	movs	r3, #120	@ 0x78
 8002a0c:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8002a10:	4b52      	ldr	r3, [pc, #328]	@ (8002b5c <get_st_biases+0x470>)
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	781b      	ldrb	r3, [r3, #0]
 8002a16:	005b      	lsls	r3, r3, #1
 8002a18:	b299      	uxth	r1, r3
 8002a1a:	4b50      	ldr	r3, [pc, #320]	@ (8002b5c <get_st_biases+0x470>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	795b      	ldrb	r3, [r3, #5]
 8002a20:	461a      	mov	r2, r3
 8002a22:	2305      	movs	r3, #5
 8002a24:	9302      	str	r3, [sp, #8]
 8002a26:	2301      	movs	r3, #1
 8002a28:	9301      	str	r3, [sp, #4]
 8002a2a:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002a2e:	9300      	str	r3, [sp, #0]
 8002a30:	2301      	movs	r3, #1
 8002a32:	484b      	ldr	r0, [pc, #300]	@ (8002b60 <get_st_biases+0x474>)
 8002a34:	f00b fa08 	bl	800de48 <HAL_I2C_Mem_Write>
 8002a38:	4603      	mov	r3, r0
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d002      	beq.n	8002a44 <get_st_biases+0x358>
        return -1;
 8002a3e:	f04f 33ff 	mov.w	r3, #4294967295
 8002a42:	e25b      	b.n	8002efc <get_st_biases+0x810>
    delay_ms(test.wait_ms);
 8002a44:	2332      	movs	r3, #50	@ 0x32
 8002a46:	4618      	mov	r0, r3
 8002a48:	f00a fc0e 	bl	800d268 <HAL_Delay>
    data[0] = 0;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8002a52:	4b42      	ldr	r3, [pc, #264]	@ (8002b5c <get_st_biases+0x470>)
 8002a54:	685b      	ldr	r3, [r3, #4]
 8002a56:	781b      	ldrb	r3, [r3, #0]
 8002a58:	005b      	lsls	r3, r3, #1
 8002a5a:	b299      	uxth	r1, r3
 8002a5c:	4b3f      	ldr	r3, [pc, #252]	@ (8002b5c <get_st_biases+0x470>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	795b      	ldrb	r3, [r3, #5]
 8002a62:	461a      	mov	r2, r3
 8002a64:	2305      	movs	r3, #5
 8002a66:	9302      	str	r3, [sp, #8]
 8002a68:	2301      	movs	r3, #1
 8002a6a:	9301      	str	r3, [sp, #4]
 8002a6c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002a70:	9300      	str	r3, [sp, #0]
 8002a72:	2301      	movs	r3, #1
 8002a74:	483a      	ldr	r0, [pc, #232]	@ (8002b60 <get_st_biases+0x474>)
 8002a76:	f00b f9e7 	bl	800de48 <HAL_I2C_Mem_Write>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d002      	beq.n	8002a86 <get_st_biases+0x39a>
        return -1;
 8002a80:	f04f 33ff 	mov.w	r3, #4294967295
 8002a84:	e23a      	b.n	8002efc <get_st_biases+0x810>

    if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, data))
 8002a86:	4b35      	ldr	r3, [pc, #212]	@ (8002b5c <get_st_biases+0x470>)
 8002a88:	685b      	ldr	r3, [r3, #4]
 8002a8a:	781b      	ldrb	r3, [r3, #0]
 8002a8c:	005b      	lsls	r3, r3, #1
 8002a8e:	b299      	uxth	r1, r3
 8002a90:	4b32      	ldr	r3, [pc, #200]	@ (8002b5c <get_st_biases+0x470>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	7a9b      	ldrb	r3, [r3, #10]
 8002a96:	461a      	mov	r2, r3
 8002a98:	2305      	movs	r3, #5
 8002a9a:	9302      	str	r3, [sp, #8]
 8002a9c:	2302      	movs	r3, #2
 8002a9e:	9301      	str	r3, [sp, #4]
 8002aa0:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002aa4:	9300      	str	r3, [sp, #0]
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	482d      	ldr	r0, [pc, #180]	@ (8002b60 <get_st_biases+0x474>)
 8002aaa:	f00b fac7 	bl	800e03c <HAL_I2C_Mem_Read>
 8002aae:	4603      	mov	r3, r0
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d002      	beq.n	8002aba <get_st_biases+0x3ce>
        return -1;
 8002ab4:	f04f 33ff 	mov.w	r3, #4294967295
 8002ab8:	e220      	b.n	8002efc <get_st_biases+0x810>

    fifo_count = (data[0] << 8) | data[1];
 8002aba:	f897 30cc 	ldrb.w	r3, [r7, #204]	@ 0xcc
 8002abe:	b21b      	sxth	r3, r3
 8002ac0:	021b      	lsls	r3, r3, #8
 8002ac2:	b21a      	sxth	r2, r3
 8002ac4:	f897 30cd 	ldrb.w	r3, [r7, #205]	@ 0xcd
 8002ac8:	b21b      	sxth	r3, r3
 8002aca:	4313      	orrs	r3, r2
 8002acc:	b21b      	sxth	r3, r3
 8002ace:	f8a7 30dc 	strh.w	r3, [r7, #220]	@ 0xdc
    packet_count = fifo_count / MAX_PACKET_LENGTH;
 8002ad2:	f8b7 20dc 	ldrh.w	r2, [r7, #220]	@ 0xdc
 8002ad6:	4b23      	ldr	r3, [pc, #140]	@ (8002b64 <get_st_biases+0x478>)
 8002ad8:	fba3 2302 	umull	r2, r3, r3, r2
 8002adc:	08db      	lsrs	r3, r3, #3
 8002ade:	b29b      	uxth	r3, r3
 8002ae0:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
    gyro[0] = gyro[1] = gyro[2] = 0;
 8002ae4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002ae8:	f103 0108 	add.w	r1, r3, #8
 8002aec:	2300      	movs	r3, #0
 8002aee:	600b      	str	r3, [r1, #0]
 8002af0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002af4:	1d1a      	adds	r2, r3, #4
 8002af6:	680b      	ldr	r3, [r1, #0]
 8002af8:	6013      	str	r3, [r2, #0]
 8002afa:	6812      	ldr	r2, [r2, #0]
 8002afc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002b00:	601a      	str	r2, [r3, #0]
    accel[0] = accel[1] = accel[2] = 0;
 8002b02:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002b06:	f103 0108 	add.w	r1, r3, #8
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	600b      	str	r3, [r1, #0]
 8002b0e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002b12:	1d1a      	adds	r2, r3, #4
 8002b14:	680b      	ldr	r3, [r1, #0]
 8002b16:	6013      	str	r3, [r2, #0]
 8002b18:	6812      	ldr	r2, [r2, #0]
 8002b1a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002b1e:	601a      	str	r2, [r3, #0]

    for (ii = 0; ii < packet_count; ii++) {
 8002b20:	2300      	movs	r3, #0
 8002b22:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 8002b26:	e0b0      	b.n	8002c8a <get_st_biases+0x59e>
        short accel_cur[3], gyro_cur[3];
        if (i2c_read(st.hw->addr, st.reg->fifo_r_w, MAX_PACKET_LENGTH, data))
 8002b28:	4b0c      	ldr	r3, [pc, #48]	@ (8002b5c <get_st_biases+0x470>)
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	781b      	ldrb	r3, [r3, #0]
 8002b2e:	005b      	lsls	r3, r3, #1
 8002b30:	b299      	uxth	r1, r3
 8002b32:	4b0a      	ldr	r3, [pc, #40]	@ (8002b5c <get_st_biases+0x470>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	7adb      	ldrb	r3, [r3, #11]
 8002b38:	461a      	mov	r2, r3
 8002b3a:	2305      	movs	r3, #5
 8002b3c:	9302      	str	r3, [sp, #8]
 8002b3e:	230c      	movs	r3, #12
 8002b40:	9301      	str	r3, [sp, #4]
 8002b42:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002b46:	9300      	str	r3, [sp, #0]
 8002b48:	2301      	movs	r3, #1
 8002b4a:	4805      	ldr	r0, [pc, #20]	@ (8002b60 <get_st_biases+0x474>)
 8002b4c:	f00b fa76 	bl	800e03c <HAL_I2C_Mem_Read>
 8002b50:	4603      	mov	r3, r0
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d008      	beq.n	8002b68 <get_st_biases+0x47c>
            return -1;
 8002b56:	f04f 33ff 	mov.w	r3, #4294967295
 8002b5a:	e1cf      	b.n	8002efc <get_st_biases+0x810>
 8002b5c:	20000000 	.word	0x20000000
 8002b60:	2000032c 	.word	0x2000032c
 8002b64:	aaaaaaab 	.word	0xaaaaaaab
        accel_cur[0] = ((short)data[0] << 8) | data[1];
 8002b68:	f897 30cc 	ldrb.w	r3, [r7, #204]	@ 0xcc
 8002b6c:	b21b      	sxth	r3, r3
 8002b6e:	021b      	lsls	r3, r3, #8
 8002b70:	b21a      	sxth	r2, r3
 8002b72:	f897 30cd 	ldrb.w	r3, [r7, #205]	@ 0xcd
 8002b76:	b21b      	sxth	r3, r3
 8002b78:	4313      	orrs	r3, r2
 8002b7a:	b21b      	sxth	r3, r3
 8002b7c:	f8a7 30c4 	strh.w	r3, [r7, #196]	@ 0xc4
        accel_cur[1] = ((short)data[2] << 8) | data[3];
 8002b80:	f897 30ce 	ldrb.w	r3, [r7, #206]	@ 0xce
 8002b84:	b21b      	sxth	r3, r3
 8002b86:	021b      	lsls	r3, r3, #8
 8002b88:	b21a      	sxth	r2, r3
 8002b8a:	f897 30cf 	ldrb.w	r3, [r7, #207]	@ 0xcf
 8002b8e:	b21b      	sxth	r3, r3
 8002b90:	4313      	orrs	r3, r2
 8002b92:	b21b      	sxth	r3, r3
 8002b94:	f8a7 30c6 	strh.w	r3, [r7, #198]	@ 0xc6
        accel_cur[2] = ((short)data[4] << 8) | data[5];
 8002b98:	f897 30d0 	ldrb.w	r3, [r7, #208]	@ 0xd0
 8002b9c:	b21b      	sxth	r3, r3
 8002b9e:	021b      	lsls	r3, r3, #8
 8002ba0:	b21a      	sxth	r2, r3
 8002ba2:	f897 30d1 	ldrb.w	r3, [r7, #209]	@ 0xd1
 8002ba6:	b21b      	sxth	r3, r3
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	b21b      	sxth	r3, r3
 8002bac:	f8a7 30c8 	strh.w	r3, [r7, #200]	@ 0xc8
        accel[0] += (long)accel_cur[0];
 8002bb0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002bb4:	681a      	ldr	r2, [r3, #0]
 8002bb6:	f9b7 30c4 	ldrsh.w	r3, [r7, #196]	@ 0xc4
 8002bba:	441a      	add	r2, r3
 8002bbc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002bc0:	601a      	str	r2, [r3, #0]
        accel[1] += (long)accel_cur[1];
 8002bc2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002bc6:	3304      	adds	r3, #4
 8002bc8:	6819      	ldr	r1, [r3, #0]
 8002bca:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	@ 0xc6
 8002bce:	4618      	mov	r0, r3
 8002bd0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002bd4:	1d1a      	adds	r2, r3, #4
 8002bd6:	180b      	adds	r3, r1, r0
 8002bd8:	6013      	str	r3, [r2, #0]
        accel[2] += (long)accel_cur[2];
 8002bda:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002bde:	3308      	adds	r3, #8
 8002be0:	6819      	ldr	r1, [r3, #0]
 8002be2:	f9b7 30c8 	ldrsh.w	r3, [r7, #200]	@ 0xc8
 8002be6:	4618      	mov	r0, r3
 8002be8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002bec:	f103 0208 	add.w	r2, r3, #8
 8002bf0:	180b      	adds	r3, r1, r0
 8002bf2:	6013      	str	r3, [r2, #0]
        gyro_cur[0] = (((short)data[6] << 8) | data[7]);
 8002bf4:	f897 30d2 	ldrb.w	r3, [r7, #210]	@ 0xd2
 8002bf8:	b21b      	sxth	r3, r3
 8002bfa:	021b      	lsls	r3, r3, #8
 8002bfc:	b21a      	sxth	r2, r3
 8002bfe:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8002c02:	b21b      	sxth	r3, r3
 8002c04:	4313      	orrs	r3, r2
 8002c06:	b21b      	sxth	r3, r3
 8002c08:	f8a7 30bc 	strh.w	r3, [r7, #188]	@ 0xbc
        gyro_cur[1] = (((short)data[8] << 8) | data[9]);
 8002c0c:	f897 30d4 	ldrb.w	r3, [r7, #212]	@ 0xd4
 8002c10:	b21b      	sxth	r3, r3
 8002c12:	021b      	lsls	r3, r3, #8
 8002c14:	b21a      	sxth	r2, r3
 8002c16:	f897 30d5 	ldrb.w	r3, [r7, #213]	@ 0xd5
 8002c1a:	b21b      	sxth	r3, r3
 8002c1c:	4313      	orrs	r3, r2
 8002c1e:	b21b      	sxth	r3, r3
 8002c20:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
        gyro_cur[2] = (((short)data[10] << 8) | data[11]);
 8002c24:	f897 30d6 	ldrb.w	r3, [r7, #214]	@ 0xd6
 8002c28:	b21b      	sxth	r3, r3
 8002c2a:	021b      	lsls	r3, r3, #8
 8002c2c:	b21a      	sxth	r2, r3
 8002c2e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
 8002c32:	b21b      	sxth	r3, r3
 8002c34:	4313      	orrs	r3, r2
 8002c36:	b21b      	sxth	r3, r3
 8002c38:	f8a7 30c0 	strh.w	r3, [r7, #192]	@ 0xc0
        gyro[0] += (long)gyro_cur[0];
 8002c3c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002c40:	681a      	ldr	r2, [r3, #0]
 8002c42:	f9b7 30bc 	ldrsh.w	r3, [r7, #188]	@ 0xbc
 8002c46:	441a      	add	r2, r3
 8002c48:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002c4c:	601a      	str	r2, [r3, #0]
        gyro[1] += (long)gyro_cur[1];
 8002c4e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002c52:	3304      	adds	r3, #4
 8002c54:	6819      	ldr	r1, [r3, #0]
 8002c56:	f9b7 30be 	ldrsh.w	r3, [r7, #190]	@ 0xbe
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002c60:	1d1a      	adds	r2, r3, #4
 8002c62:	180b      	adds	r3, r1, r0
 8002c64:	6013      	str	r3, [r2, #0]
        gyro[2] += (long)gyro_cur[2];
 8002c66:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002c6a:	3308      	adds	r3, #8
 8002c6c:	6819      	ldr	r1, [r3, #0]
 8002c6e:	f9b7 30c0 	ldrsh.w	r3, [r7, #192]	@ 0xc0
 8002c72:	4618      	mov	r0, r3
 8002c74:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002c78:	f103 0208 	add.w	r2, r3, #8
 8002c7c:	180b      	adds	r3, r1, r0
 8002c7e:	6013      	str	r3, [r2, #0]
    for (ii = 0; ii < packet_count; ii++) {
 8002c80:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
 8002c84:	3301      	adds	r3, #1
 8002c86:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 8002c8a:	f897 20df 	ldrb.w	r2, [r7, #223]	@ 0xdf
 8002c8e:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8002c92:	429a      	cmp	r2, r3
 8002c94:	f4ff af48 	bcc.w	8002b28 <get_st_biases+0x43c>
            packet_count);
        /* Don't remove gravity! */
        accel[2] -= 65536L;
    }
#else
    gyro[0] = (long)(((long long)gyro[0]<<16) / test.gyro_sens / packet_count);
 8002c98:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	17da      	asrs	r2, r3, #31
 8002ca0:	461c      	mov	r4, r3
 8002ca2:	4615      	mov	r5, r2
 8002ca4:	1423      	asrs	r3, r4, #16
 8002ca6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8002caa:	0423      	lsls	r3, r4, #16
 8002cac:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002cb0:	2283      	movs	r2, #131	@ 0x83
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 8002cb8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002cbc:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8002cc0:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8002cc4:	f7fd ffe0 	bl	8000c88 <__aeabi_ldivmod>
 8002cc8:	4602      	mov	r2, r0
 8002cca:	460b      	mov	r3, r1
 8002ccc:	4610      	mov	r0, r2
 8002cce:	4619      	mov	r1, r3
 8002cd0:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002cda:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002cde:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8002ce2:	f7fd ffd1 	bl	8000c88 <__aeabi_ldivmod>
 8002ce6:	4602      	mov	r2, r0
 8002ce8:	460b      	mov	r3, r1
 8002cea:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002cee:	601a      	str	r2, [r3, #0]
    gyro[1] = (long)(((long long)gyro[1]<<16) / test.gyro_sens / packet_count);
 8002cf0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002cf4:	3304      	adds	r3, #4
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	17da      	asrs	r2, r3, #31
 8002cfa:	4698      	mov	r8, r3
 8002cfc:	4691      	mov	r9, r2
 8002cfe:	ea4f 4328 	mov.w	r3, r8, asr #16
 8002d02:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8002d06:	ea4f 4308 	mov.w	r3, r8, lsl #16
 8002d0a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002d0e:	2283      	movs	r2, #131	@ 0x83
 8002d10:	2300      	movs	r3, #0
 8002d12:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002d16:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002d1a:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 8002d1e:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 8002d22:	f7fd ffb1 	bl	8000c88 <__aeabi_ldivmod>
 8002d26:	4602      	mov	r2, r0
 8002d28:	460b      	mov	r3, r1
 8002d2a:	4610      	mov	r0, r2
 8002d2c:	4619      	mov	r1, r3
 8002d2e:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8002d32:	2200      	movs	r2, #0
 8002d34:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002d36:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002d38:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8002d3c:	f7fd ffa4 	bl	8000c88 <__aeabi_ldivmod>
 8002d40:	4602      	mov	r2, r0
 8002d42:	460b      	mov	r3, r1
 8002d44:	4610      	mov	r0, r2
 8002d46:	4619      	mov	r1, r3
 8002d48:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002d4c:	1d1a      	adds	r2, r3, #4
 8002d4e:	4603      	mov	r3, r0
 8002d50:	6013      	str	r3, [r2, #0]
    gyro[2] = (long)(((long long)gyro[2]<<16) / test.gyro_sens / packet_count);
 8002d52:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002d56:	3308      	adds	r3, #8
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	17da      	asrs	r2, r3, #31
 8002d5c:	469a      	mov	sl, r3
 8002d5e:	4693      	mov	fp, r2
 8002d60:	ea4f 432a 	mov.w	r3, sl, asr #16
 8002d64:	677b      	str	r3, [r7, #116]	@ 0x74
 8002d66:	ea4f 430a 	mov.w	r3, sl, lsl #16
 8002d6a:	673b      	str	r3, [r7, #112]	@ 0x70
 8002d6c:	2283      	movs	r2, #131	@ 0x83
 8002d6e:	2300      	movs	r3, #0
 8002d70:	66ba      	str	r2, [r7, #104]	@ 0x68
 8002d72:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002d74:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8002d78:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8002d7c:	f7fd ff84 	bl	8000c88 <__aeabi_ldivmod>
 8002d80:	4602      	mov	r2, r0
 8002d82:	460b      	mov	r3, r1
 8002d84:	4610      	mov	r0, r2
 8002d86:	4619      	mov	r1, r3
 8002d88:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	663b      	str	r3, [r7, #96]	@ 0x60
 8002d90:	667a      	str	r2, [r7, #100]	@ 0x64
 8002d92:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8002d96:	f7fd ff77 	bl	8000c88 <__aeabi_ldivmod>
 8002d9a:	4602      	mov	r2, r0
 8002d9c:	460b      	mov	r3, r1
 8002d9e:	4610      	mov	r0, r2
 8002da0:	4619      	mov	r1, r3
 8002da2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002da6:	f103 0208 	add.w	r2, r3, #8
 8002daa:	4603      	mov	r3, r0
 8002dac:	6013      	str	r3, [r2, #0]
    accel[0] = (long)(((long long)accel[0]<<16) / test.accel_sens /
 8002dae:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	17da      	asrs	r2, r3, #31
 8002db6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002db8:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002dba:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8002dbe:	460b      	mov	r3, r1
 8002dc0:	141b      	asrs	r3, r3, #16
 8002dc2:	657b      	str	r3, [r7, #84]	@ 0x54
 8002dc4:	460b      	mov	r3, r1
 8002dc6:	041b      	lsls	r3, r3, #16
 8002dc8:	653b      	str	r3, [r7, #80]	@ 0x50
 8002dca:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002dce:	2300      	movs	r3, #0
 8002dd0:	64ba      	str	r2, [r7, #72]	@ 0x48
 8002dd2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002dd4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002dd8:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 8002ddc:	f7fd ff54 	bl	8000c88 <__aeabi_ldivmod>
 8002de0:	4602      	mov	r2, r0
 8002de2:	460b      	mov	r3, r1
 8002de4:	4610      	mov	r0, r2
 8002de6:	4619      	mov	r1, r3
 8002de8:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8002dec:	2200      	movs	r2, #0
 8002dee:	643b      	str	r3, [r7, #64]	@ 0x40
 8002df0:	647a      	str	r2, [r7, #68]	@ 0x44
 8002df2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002df6:	f7fd ff47 	bl	8000c88 <__aeabi_ldivmod>
 8002dfa:	4602      	mov	r2, r0
 8002dfc:	460b      	mov	r3, r1
 8002dfe:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002e02:	601a      	str	r2, [r3, #0]
        packet_count);
    accel[1] = (long)(((long long)accel[1]<<16) / test.accel_sens /
 8002e04:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002e08:	3304      	adds	r3, #4
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	17da      	asrs	r2, r3, #31
 8002e0e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002e10:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002e12:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8002e16:	460b      	mov	r3, r1
 8002e18:	141b      	asrs	r3, r3, #16
 8002e1a:	637b      	str	r3, [r7, #52]	@ 0x34
 8002e1c:	460b      	mov	r3, r1
 8002e1e:	041b      	lsls	r3, r3, #16
 8002e20:	633b      	str	r3, [r7, #48]	@ 0x30
 8002e22:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002e26:	2300      	movs	r3, #0
 8002e28:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002e2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002e2c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002e30:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8002e34:	f7fd ff28 	bl	8000c88 <__aeabi_ldivmod>
 8002e38:	4602      	mov	r2, r0
 8002e3a:	460b      	mov	r3, r1
 8002e3c:	4610      	mov	r0, r2
 8002e3e:	4619      	mov	r1, r3
 8002e40:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8002e44:	2200      	movs	r2, #0
 8002e46:	623b      	str	r3, [r7, #32]
 8002e48:	627a      	str	r2, [r7, #36]	@ 0x24
 8002e4a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002e4e:	f7fd ff1b 	bl	8000c88 <__aeabi_ldivmod>
 8002e52:	4602      	mov	r2, r0
 8002e54:	460b      	mov	r3, r1
 8002e56:	4610      	mov	r0, r2
 8002e58:	4619      	mov	r1, r3
 8002e5a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002e5e:	3304      	adds	r3, #4
 8002e60:	4602      	mov	r2, r0
 8002e62:	601a      	str	r2, [r3, #0]
        packet_count);
    accel[2] = (long)(((long long)accel[2]<<16) / test.accel_sens /
 8002e64:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002e68:	3308      	adds	r3, #8
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	17da      	asrs	r2, r3, #31
 8002e6e:	61bb      	str	r3, [r7, #24]
 8002e70:	61fa      	str	r2, [r7, #28]
 8002e72:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8002e76:	460b      	mov	r3, r1
 8002e78:	141b      	asrs	r3, r3, #16
 8002e7a:	617b      	str	r3, [r7, #20]
 8002e7c:	460b      	mov	r3, r1
 8002e7e:	041b      	lsls	r3, r3, #16
 8002e80:	613b      	str	r3, [r7, #16]
 8002e82:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002e86:	2300      	movs	r3, #0
 8002e88:	60ba      	str	r2, [r7, #8]
 8002e8a:	60fb      	str	r3, [r7, #12]
 8002e8c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002e90:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002e94:	f7fd fef8 	bl	8000c88 <__aeabi_ldivmod>
 8002e98:	4602      	mov	r2, r0
 8002e9a:	460b      	mov	r3, r1
 8002e9c:	4610      	mov	r0, r2
 8002e9e:	4619      	mov	r1, r3
 8002ea0:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	603b      	str	r3, [r7, #0]
 8002ea8:	607a      	str	r2, [r7, #4]
 8002eaa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002eae:	f7fd feeb 	bl	8000c88 <__aeabi_ldivmod>
 8002eb2:	4602      	mov	r2, r0
 8002eb4:	460b      	mov	r3, r1
 8002eb6:	4610      	mov	r0, r2
 8002eb8:	4619      	mov	r1, r3
 8002eba:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002ebe:	3308      	adds	r3, #8
 8002ec0:	4602      	mov	r2, r0
 8002ec2:	601a      	str	r2, [r3, #0]
        packet_count);
    /* Don't remove gravity! */
    if (accel[2] > 0L)
 8002ec4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002ec8:	3308      	adds	r3, #8
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	dd0a      	ble.n	8002ee6 <get_st_biases+0x7fa>
        accel[2] -= 65536L;
 8002ed0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002ed4:	3308      	adds	r3, #8
 8002ed6:	681a      	ldr	r2, [r3, #0]
 8002ed8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002edc:	3308      	adds	r3, #8
 8002ede:	f5a2 3280 	sub.w	r2, r2, #65536	@ 0x10000
 8002ee2:	601a      	str	r2, [r3, #0]
 8002ee4:	e009      	b.n	8002efa <get_st_biases+0x80e>
    else
        accel[2] += 65536L;
 8002ee6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002eea:	3308      	adds	r3, #8
 8002eec:	681a      	ldr	r2, [r3, #0]
 8002eee:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002ef2:	3308      	adds	r3, #8
 8002ef4:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
 8002ef8:	601a      	str	r2, [r3, #0]
#endif

    return 0;
 8002efa:	2300      	movs	r3, #0
}
 8002efc:	4618      	mov	r0, r3
 8002efe:	37e0      	adds	r7, #224	@ 0xe0
 8002f00:	46bd      	mov	sp, r7
 8002f02:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002f06:	bf00      	nop

08002f08 <mpu_run_self_test>:
 *  @param[out] gyro        Gyro biases in q16 format.
 *  @param[out] accel       Accel biases (if applicable) in q16 format.
 *  @return     Result mask (see above).
 */
int mpu_run_self_test(long *gyro, long *accel)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b08e      	sub	sp, #56	@ 0x38
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
 8002f10:	6039      	str	r1, [r7, #0]
#ifdef MPU6050
    const unsigned char tries = 2;
 8002f12:	2302      	movs	r3, #2
 8002f14:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    int result;
    unsigned char accel_fsr, fifo_sensors, sensors_on;
    unsigned short gyro_fsr, sample_rate, lpf;
    unsigned char dmp_was_on;

    if (st.chip_cfg.dmp_on) {
 8002f18:	4b64      	ldr	r3, [pc, #400]	@ (80030ac <mpu_run_self_test+0x1a4>)
 8002f1a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d006      	beq.n	8002f30 <mpu_run_self_test+0x28>
        mpu_set_dmp_state(0);
 8002f22:	2000      	movs	r0, #0
 8002f24:	f000 fa18 	bl	8003358 <mpu_set_dmp_state>
        dmp_was_on = 1;
 8002f28:	2301      	movs	r3, #1
 8002f2a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8002f2e:	e002      	b.n	8002f36 <mpu_run_self_test+0x2e>
    } else
        dmp_was_on = 0;
 8002f30:	2300      	movs	r3, #0
 8002f32:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Get initial settings. */
    mpu_get_gyro_fsr(&gyro_fsr);
 8002f36:	f107 030c 	add.w	r3, r7, #12
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	f7fe fc2e 	bl	800179c <mpu_get_gyro_fsr>
    mpu_get_accel_fsr(&accel_fsr);
 8002f40:	f107 030f 	add.w	r3, r7, #15
 8002f44:	4618      	mov	r0, r3
 8002f46:	f7fe fcbd 	bl	80018c4 <mpu_get_accel_fsr>
    mpu_get_lpf(&lpf);
 8002f4a:	f107 0308 	add.w	r3, r7, #8
 8002f4e:	4618      	mov	r0, r3
 8002f50:	f7fe fd64 	bl	8001a1c <mpu_get_lpf>
    mpu_get_sample_rate(&sample_rate);
 8002f54:	f107 030a 	add.w	r3, r7, #10
 8002f58:	4618      	mov	r0, r3
 8002f5a:	f7fe fdf7 	bl	8001b4c <mpu_get_sample_rate>
    sensors_on = st.chip_cfg.sensors;
 8002f5e:	4b53      	ldr	r3, [pc, #332]	@ (80030ac <mpu_run_self_test+0x1a4>)
 8002f60:	7a9b      	ldrb	r3, [r3, #10]
 8002f62:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    mpu_get_fifo_config(&fifo_sensors);
 8002f66:	f107 030e 	add.w	r3, r7, #14
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f7fe fef0 	bl	8001d50 <mpu_get_fifo_config>

    /* For older chips, the self-test will be different. */
#if defined MPU6050
    for (ii = 0; ii < tries; ii++)
 8002f70:	2300      	movs	r3, #0
 8002f72:	637b      	str	r3, [r7, #52]	@ 0x34
 8002f74:	e00a      	b.n	8002f8c <mpu_run_self_test+0x84>
        if (!get_st_biases(gyro, accel, 0))
 8002f76:	2200      	movs	r2, #0
 8002f78:	6839      	ldr	r1, [r7, #0]
 8002f7a:	6878      	ldr	r0, [r7, #4]
 8002f7c:	f7ff fbb6 	bl	80026ec <get_st_biases>
 8002f80:	4603      	mov	r3, r0
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d008      	beq.n	8002f98 <mpu_run_self_test+0x90>
    for (ii = 0; ii < tries; ii++)
 8002f86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f88:	3301      	adds	r3, #1
 8002f8a:	637b      	str	r3, [r7, #52]	@ 0x34
 8002f8c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002f90:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002f92:	429a      	cmp	r2, r3
 8002f94:	dbef      	blt.n	8002f76 <mpu_run_self_test+0x6e>
 8002f96:	e000      	b.n	8002f9a <mpu_run_self_test+0x92>
            break;
 8002f98:	bf00      	nop
    if (ii == tries) {
 8002f9a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002f9e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002fa0:	429a      	cmp	r2, r3
 8002fa2:	d102      	bne.n	8002faa <mpu_run_self_test+0xa2>
        /* If we reach this point, we most likely encountered an I2C error.
         * We'll just report an error for all three sensors.
         */
        result = 0;
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	633b      	str	r3, [r7, #48]	@ 0x30
        goto restore;
 8002fa8:	e045      	b.n	8003036 <mpu_run_self_test+0x12e>
    }
    for (ii = 0; ii < tries; ii++)
 8002faa:	2300      	movs	r3, #0
 8002fac:	637b      	str	r3, [r7, #52]	@ 0x34
 8002fae:	e00d      	b.n	8002fcc <mpu_run_self_test+0xc4>
        if (!get_st_biases(gyro_st, accel_st, 1))
 8002fb0:	f107 0110 	add.w	r1, r7, #16
 8002fb4:	f107 031c 	add.w	r3, r7, #28
 8002fb8:	2201      	movs	r2, #1
 8002fba:	4618      	mov	r0, r3
 8002fbc:	f7ff fb96 	bl	80026ec <get_st_biases>
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d008      	beq.n	8002fd8 <mpu_run_self_test+0xd0>
    for (ii = 0; ii < tries; ii++)
 8002fc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002fc8:	3301      	adds	r3, #1
 8002fca:	637b      	str	r3, [r7, #52]	@ 0x34
 8002fcc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002fd0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002fd2:	429a      	cmp	r2, r3
 8002fd4:	dbec      	blt.n	8002fb0 <mpu_run_self_test+0xa8>
 8002fd6:	e000      	b.n	8002fda <mpu_run_self_test+0xd2>
            break;
 8002fd8:	bf00      	nop
    if (ii == tries) {
 8002fda:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002fde:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002fe0:	429a      	cmp	r2, r3
 8002fe2:	d102      	bne.n	8002fea <mpu_run_self_test+0xe2>
        /* Again, probably an I2C error. */
        result = 0;
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	633b      	str	r3, [r7, #48]	@ 0x30
        goto restore;
 8002fe8:	e025      	b.n	8003036 <mpu_run_self_test+0x12e>
    }
    accel_result = accel_self_test(accel, accel_st);
 8002fea:	f107 0310 	add.w	r3, r7, #16
 8002fee:	4619      	mov	r1, r3
 8002ff0:	6838      	ldr	r0, [r7, #0]
 8002ff2:	f7ff fa2d 	bl	8002450 <accel_self_test>
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    gyro_result = gyro_self_test(gyro, gyro_st);
 8002ffc:	f107 031c 	add.w	r3, r7, #28
 8003000:	4619      	mov	r1, r3
 8003002:	6878      	ldr	r0, [r7, #4]
 8003004:	f7ff faa8 	bl	8002558 <gyro_self_test>
 8003008:	4603      	mov	r3, r0
 800300a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

    result = 0;
 800300e:	2300      	movs	r3, #0
 8003010:	633b      	str	r3, [r7, #48]	@ 0x30
    if (!gyro_result)
 8003012:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003016:	2b00      	cmp	r3, #0
 8003018:	d103      	bne.n	8003022 <mpu_run_self_test+0x11a>
        result |= 0x01;
 800301a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800301c:	f043 0301 	orr.w	r3, r3, #1
 8003020:	633b      	str	r3, [r7, #48]	@ 0x30
    if (!accel_result)
 8003022:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003026:	2b00      	cmp	r3, #0
 8003028:	d104      	bne.n	8003034 <mpu_run_self_test+0x12c>
        result |= 0x02;
 800302a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800302c:	f043 0302 	orr.w	r3, r3, #2
 8003030:	633b      	str	r3, [r7, #48]	@ 0x30
 8003032:	e000      	b.n	8003036 <mpu_run_self_test+0x12e>
#ifdef AK89xx_SECONDARY
    compass_result = compass_self_test();
    if (!compass_result)
        result |= 0x04;
#endif
restore:
 8003034:	bf00      	nop
     */
    get_st_biases(gyro, accel, 0);
    result = 0x7;
#endif
    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.gyro_fsr = 0xFF;
 8003036:	4b1d      	ldr	r3, [pc, #116]	@ (80030ac <mpu_run_self_test+0x1a4>)
 8003038:	22ff      	movs	r2, #255	@ 0xff
 800303a:	721a      	strb	r2, [r3, #8]
    st.chip_cfg.accel_fsr = 0xFF;
 800303c:	4b1b      	ldr	r3, [pc, #108]	@ (80030ac <mpu_run_self_test+0x1a4>)
 800303e:	22ff      	movs	r2, #255	@ 0xff
 8003040:	725a      	strb	r2, [r3, #9]
    st.chip_cfg.lpf = 0xFF;
 8003042:	4b1a      	ldr	r3, [pc, #104]	@ (80030ac <mpu_run_self_test+0x1a4>)
 8003044:	22ff      	movs	r2, #255	@ 0xff
 8003046:	72da      	strb	r2, [r3, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
 8003048:	4b18      	ldr	r3, [pc, #96]	@ (80030ac <mpu_run_self_test+0x1a4>)
 800304a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800304e:	81da      	strh	r2, [r3, #14]
    st.chip_cfg.sensors = 0xFF;
 8003050:	4b16      	ldr	r3, [pc, #88]	@ (80030ac <mpu_run_self_test+0x1a4>)
 8003052:	22ff      	movs	r2, #255	@ 0xff
 8003054:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.fifo_enable = 0xFF;
 8003056:	4b15      	ldr	r3, [pc, #84]	@ (80030ac <mpu_run_self_test+0x1a4>)
 8003058:	22ff      	movs	r2, #255	@ 0xff
 800305a:	741a      	strb	r2, [r3, #16]
    st.chip_cfg.clk_src = INV_CLK_PLL;
 800305c:	4b13      	ldr	r3, [pc, #76]	@ (80030ac <mpu_run_self_test+0x1a4>)
 800305e:	2201      	movs	r2, #1
 8003060:	731a      	strb	r2, [r3, #12]
    mpu_set_gyro_fsr(gyro_fsr);
 8003062:	89bb      	ldrh	r3, [r7, #12]
 8003064:	4618      	mov	r0, r3
 8003066:	f7fe fbcd 	bl	8001804 <mpu_set_gyro_fsr>
    mpu_set_accel_fsr(accel_fsr);
 800306a:	7bfb      	ldrb	r3, [r7, #15]
 800306c:	4618      	mov	r0, r3
 800306e:	f7fe fc63 	bl	8001938 <mpu_set_accel_fsr>
    mpu_set_lpf(lpf);
 8003072:	893b      	ldrh	r3, [r7, #8]
 8003074:	4618      	mov	r0, r3
 8003076:	f7fe fd0f 	bl	8001a98 <mpu_set_lpf>
    mpu_set_sample_rate(sample_rate);
 800307a:	897b      	ldrh	r3, [r7, #10]
 800307c:	4618      	mov	r0, r3
 800307e:	f7fe fd7f 	bl	8001b80 <mpu_set_sample_rate>
    mpu_set_sensors(sensors_on);
 8003082:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8003086:	4618      	mov	r0, r3
 8003088:	f7fe fec6 	bl	8001e18 <mpu_set_sensors>
    mpu_configure_fifo(fifo_sensors);
 800308c:	7bbb      	ldrb	r3, [r7, #14]
 800308e:	4618      	mov	r0, r3
 8003090:	f7fe fe70 	bl	8001d74 <mpu_configure_fifo>

    if (dmp_was_on)
 8003094:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003098:	2b00      	cmp	r3, #0
 800309a:	d002      	beq.n	80030a2 <mpu_run_self_test+0x19a>
        mpu_set_dmp_state(1);
 800309c:	2001      	movs	r0, #1
 800309e:	f000 f95b 	bl	8003358 <mpu_set_dmp_state>

    return result;
 80030a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
}
 80030a4:	4618      	mov	r0, r3
 80030a6:	3738      	adds	r7, #56	@ 0x38
 80030a8:	46bd      	mov	sp, r7
 80030aa:	bd80      	pop	{r7, pc}
 80030ac:	20000000 	.word	0x20000000

080030b0 <mpu_write_mem>:
 *  @param[in]  data        Bytes to write to memory.
 *  @return     0 if successful.
 */
int mpu_write_mem(unsigned short mem_addr, unsigned short length,
        unsigned char *data)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b088      	sub	sp, #32
 80030b4:	af04      	add	r7, sp, #16
 80030b6:	4603      	mov	r3, r0
 80030b8:	603a      	str	r2, [r7, #0]
 80030ba:	80fb      	strh	r3, [r7, #6]
 80030bc:	460b      	mov	r3, r1
 80030be:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[2];

    if (!data)
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d102      	bne.n	80030cc <mpu_write_mem+0x1c>
        return -1;
 80030c6:	f04f 33ff 	mov.w	r3, #4294967295
 80030ca:	e04e      	b.n	800316a <mpu_write_mem+0xba>
    if (!st.chip_cfg.sensors)
 80030cc:	4b29      	ldr	r3, [pc, #164]	@ (8003174 <mpu_write_mem+0xc4>)
 80030ce:	7a9b      	ldrb	r3, [r3, #10]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d102      	bne.n	80030da <mpu_write_mem+0x2a>
        return -1;
 80030d4:	f04f 33ff 	mov.w	r3, #4294967295
 80030d8:	e047      	b.n	800316a <mpu_write_mem+0xba>

    tmp[0] = (unsigned char)(mem_addr >> 8);
 80030da:	88fb      	ldrh	r3, [r7, #6]
 80030dc:	0a1b      	lsrs	r3, r3, #8
 80030de:	b29b      	uxth	r3, r3
 80030e0:	b2db      	uxtb	r3, r3
 80030e2:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 80030e4:	88fb      	ldrh	r3, [r7, #6]
 80030e6:	b2db      	uxtb	r3, r3
 80030e8:	737b      	strb	r3, [r7, #13]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
 80030ea:	7b7b      	ldrb	r3, [r7, #13]
 80030ec:	461a      	mov	r2, r3
 80030ee:	88bb      	ldrh	r3, [r7, #4]
 80030f0:	4413      	add	r3, r2
 80030f2:	4a20      	ldr	r2, [pc, #128]	@ (8003174 <mpu_write_mem+0xc4>)
 80030f4:	6852      	ldr	r2, [r2, #4]
 80030f6:	8952      	ldrh	r2, [r2, #10]
 80030f8:	4293      	cmp	r3, r2
 80030fa:	dd02      	ble.n	8003102 <mpu_write_mem+0x52>
        return -1;
 80030fc:	f04f 33ff 	mov.w	r3, #4294967295
 8003100:	e033      	b.n	800316a <mpu_write_mem+0xba>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 8003102:	4b1c      	ldr	r3, [pc, #112]	@ (8003174 <mpu_write_mem+0xc4>)
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	781b      	ldrb	r3, [r3, #0]
 8003108:	005b      	lsls	r3, r3, #1
 800310a:	b299      	uxth	r1, r3
 800310c:	4b19      	ldr	r3, [pc, #100]	@ (8003174 <mpu_write_mem+0xc4>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	7e1b      	ldrb	r3, [r3, #24]
 8003112:	461a      	mov	r2, r3
 8003114:	2305      	movs	r3, #5
 8003116:	9302      	str	r3, [sp, #8]
 8003118:	2302      	movs	r3, #2
 800311a:	9301      	str	r3, [sp, #4]
 800311c:	f107 030c 	add.w	r3, r7, #12
 8003120:	9300      	str	r3, [sp, #0]
 8003122:	2301      	movs	r3, #1
 8003124:	4814      	ldr	r0, [pc, #80]	@ (8003178 <mpu_write_mem+0xc8>)
 8003126:	f00a fe8f 	bl	800de48 <HAL_I2C_Mem_Write>
 800312a:	4603      	mov	r3, r0
 800312c:	2b00      	cmp	r3, #0
 800312e:	d002      	beq.n	8003136 <mpu_write_mem+0x86>
        return -1;
 8003130:	f04f 33ff 	mov.w	r3, #4294967295
 8003134:	e019      	b.n	800316a <mpu_write_mem+0xba>
    if (i2c_write(st.hw->addr, st.reg->mem_r_w, length, data))
 8003136:	4b0f      	ldr	r3, [pc, #60]	@ (8003174 <mpu_write_mem+0xc4>)
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	781b      	ldrb	r3, [r3, #0]
 800313c:	005b      	lsls	r3, r3, #1
 800313e:	b299      	uxth	r1, r3
 8003140:	4b0c      	ldr	r3, [pc, #48]	@ (8003174 <mpu_write_mem+0xc4>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	7d5b      	ldrb	r3, [r3, #21]
 8003146:	461a      	mov	r2, r3
 8003148:	2305      	movs	r3, #5
 800314a:	9302      	str	r3, [sp, #8]
 800314c:	88bb      	ldrh	r3, [r7, #4]
 800314e:	9301      	str	r3, [sp, #4]
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	9300      	str	r3, [sp, #0]
 8003154:	2301      	movs	r3, #1
 8003156:	4808      	ldr	r0, [pc, #32]	@ (8003178 <mpu_write_mem+0xc8>)
 8003158:	f00a fe76 	bl	800de48 <HAL_I2C_Mem_Write>
 800315c:	4603      	mov	r3, r0
 800315e:	2b00      	cmp	r3, #0
 8003160:	d002      	beq.n	8003168 <mpu_write_mem+0xb8>
        return -1;
 8003162:	f04f 33ff 	mov.w	r3, #4294967295
 8003166:	e000      	b.n	800316a <mpu_write_mem+0xba>
    return 0;
 8003168:	2300      	movs	r3, #0
}
 800316a:	4618      	mov	r0, r3
 800316c:	3710      	adds	r7, #16
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}
 8003172:	bf00      	nop
 8003174:	20000000 	.word	0x20000000
 8003178:	2000032c 	.word	0x2000032c

0800317c <mpu_read_mem>:
 *  @param[out] data        Bytes read from memory.
 *  @return     0 if successful.
 */
int mpu_read_mem(unsigned short mem_addr, unsigned short length,
        unsigned char *data)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b088      	sub	sp, #32
 8003180:	af04      	add	r7, sp, #16
 8003182:	4603      	mov	r3, r0
 8003184:	603a      	str	r2, [r7, #0]
 8003186:	80fb      	strh	r3, [r7, #6]
 8003188:	460b      	mov	r3, r1
 800318a:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[2];

    if (!data)
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	2b00      	cmp	r3, #0
 8003190:	d102      	bne.n	8003198 <mpu_read_mem+0x1c>
        return -1;
 8003192:	f04f 33ff 	mov.w	r3, #4294967295
 8003196:	e04e      	b.n	8003236 <mpu_read_mem+0xba>
    if (!st.chip_cfg.sensors)
 8003198:	4b29      	ldr	r3, [pc, #164]	@ (8003240 <mpu_read_mem+0xc4>)
 800319a:	7a9b      	ldrb	r3, [r3, #10]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d102      	bne.n	80031a6 <mpu_read_mem+0x2a>
        return -1;
 80031a0:	f04f 33ff 	mov.w	r3, #4294967295
 80031a4:	e047      	b.n	8003236 <mpu_read_mem+0xba>

    tmp[0] = (unsigned char)(mem_addr >> 8);
 80031a6:	88fb      	ldrh	r3, [r7, #6]
 80031a8:	0a1b      	lsrs	r3, r3, #8
 80031aa:	b29b      	uxth	r3, r3
 80031ac:	b2db      	uxtb	r3, r3
 80031ae:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 80031b0:	88fb      	ldrh	r3, [r7, #6]
 80031b2:	b2db      	uxtb	r3, r3
 80031b4:	737b      	strb	r3, [r7, #13]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
 80031b6:	7b7b      	ldrb	r3, [r7, #13]
 80031b8:	461a      	mov	r2, r3
 80031ba:	88bb      	ldrh	r3, [r7, #4]
 80031bc:	4413      	add	r3, r2
 80031be:	4a20      	ldr	r2, [pc, #128]	@ (8003240 <mpu_read_mem+0xc4>)
 80031c0:	6852      	ldr	r2, [r2, #4]
 80031c2:	8952      	ldrh	r2, [r2, #10]
 80031c4:	4293      	cmp	r3, r2
 80031c6:	dd02      	ble.n	80031ce <mpu_read_mem+0x52>
        return -1;
 80031c8:	f04f 33ff 	mov.w	r3, #4294967295
 80031cc:	e033      	b.n	8003236 <mpu_read_mem+0xba>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 80031ce:	4b1c      	ldr	r3, [pc, #112]	@ (8003240 <mpu_read_mem+0xc4>)
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	781b      	ldrb	r3, [r3, #0]
 80031d4:	005b      	lsls	r3, r3, #1
 80031d6:	b299      	uxth	r1, r3
 80031d8:	4b19      	ldr	r3, [pc, #100]	@ (8003240 <mpu_read_mem+0xc4>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	7e1b      	ldrb	r3, [r3, #24]
 80031de:	461a      	mov	r2, r3
 80031e0:	2305      	movs	r3, #5
 80031e2:	9302      	str	r3, [sp, #8]
 80031e4:	2302      	movs	r3, #2
 80031e6:	9301      	str	r3, [sp, #4]
 80031e8:	f107 030c 	add.w	r3, r7, #12
 80031ec:	9300      	str	r3, [sp, #0]
 80031ee:	2301      	movs	r3, #1
 80031f0:	4814      	ldr	r0, [pc, #80]	@ (8003244 <mpu_read_mem+0xc8>)
 80031f2:	f00a fe29 	bl	800de48 <HAL_I2C_Mem_Write>
 80031f6:	4603      	mov	r3, r0
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d002      	beq.n	8003202 <mpu_read_mem+0x86>
        return -1;
 80031fc:	f04f 33ff 	mov.w	r3, #4294967295
 8003200:	e019      	b.n	8003236 <mpu_read_mem+0xba>
    if (i2c_read(st.hw->addr, st.reg->mem_r_w, length, data))
 8003202:	4b0f      	ldr	r3, [pc, #60]	@ (8003240 <mpu_read_mem+0xc4>)
 8003204:	685b      	ldr	r3, [r3, #4]
 8003206:	781b      	ldrb	r3, [r3, #0]
 8003208:	005b      	lsls	r3, r3, #1
 800320a:	b299      	uxth	r1, r3
 800320c:	4b0c      	ldr	r3, [pc, #48]	@ (8003240 <mpu_read_mem+0xc4>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	7d5b      	ldrb	r3, [r3, #21]
 8003212:	461a      	mov	r2, r3
 8003214:	2305      	movs	r3, #5
 8003216:	9302      	str	r3, [sp, #8]
 8003218:	88bb      	ldrh	r3, [r7, #4]
 800321a:	9301      	str	r3, [sp, #4]
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	9300      	str	r3, [sp, #0]
 8003220:	2301      	movs	r3, #1
 8003222:	4808      	ldr	r0, [pc, #32]	@ (8003244 <mpu_read_mem+0xc8>)
 8003224:	f00a ff0a 	bl	800e03c <HAL_I2C_Mem_Read>
 8003228:	4603      	mov	r3, r0
 800322a:	2b00      	cmp	r3, #0
 800322c:	d002      	beq.n	8003234 <mpu_read_mem+0xb8>
        return -1;
 800322e:	f04f 33ff 	mov.w	r3, #4294967295
 8003232:	e000      	b.n	8003236 <mpu_read_mem+0xba>
    return 0;
 8003234:	2300      	movs	r3, #0
}
 8003236:	4618      	mov	r0, r3
 8003238:	3710      	adds	r7, #16
 800323a:	46bd      	mov	sp, r7
 800323c:	bd80      	pop	{r7, pc}
 800323e:	bf00      	nop
 8003240:	20000000 	.word	0x20000000
 8003244:	2000032c 	.word	0x2000032c

08003248 <mpu_load_firmware>:
 *  @param[in]  sample_rate Fixed sampling rate used when DMP is enabled.
 *  @return     0 if successful.
 */
int mpu_load_firmware(unsigned short length, const unsigned char *firmware,
    unsigned short start_addr, unsigned short sample_rate)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b08e      	sub	sp, #56	@ 0x38
 800324c:	af04      	add	r7, sp, #16
 800324e:	60b9      	str	r1, [r7, #8]
 8003250:	4611      	mov	r1, r2
 8003252:	461a      	mov	r2, r3
 8003254:	4603      	mov	r3, r0
 8003256:	81fb      	strh	r3, [r7, #14]
 8003258:	460b      	mov	r3, r1
 800325a:	81bb      	strh	r3, [r7, #12]
 800325c:	4613      	mov	r3, r2
 800325e:	80fb      	strh	r3, [r7, #6]
    unsigned short this_write;
    /* Must divide evenly into st.hw->bank_size to avoid bank crossings. */
#define LOAD_CHUNK  (16)
    unsigned char cur[LOAD_CHUNK], tmp[2];

    if (st.chip_cfg.dmp_loaded)
 8003260:	4b3b      	ldr	r3, [pc, #236]	@ (8003350 <mpu_load_firmware+0x108>)
 8003262:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003266:	2b00      	cmp	r3, #0
 8003268:	d002      	beq.n	8003270 <mpu_load_firmware+0x28>
        /* DMP should only be loaded once. */
        return -1;
 800326a:	f04f 33ff 	mov.w	r3, #4294967295
 800326e:	e06b      	b.n	8003348 <mpu_load_firmware+0x100>

    if (!firmware)
 8003270:	68bb      	ldr	r3, [r7, #8]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d102      	bne.n	800327c <mpu_load_firmware+0x34>
        return -1;
 8003276:	f04f 33ff 	mov.w	r3, #4294967295
 800327a:	e065      	b.n	8003348 <mpu_load_firmware+0x100>
    for (ii = 0; ii < length; ii += this_write) {
 800327c:	2300      	movs	r3, #0
 800327e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8003280:	e034      	b.n	80032ec <mpu_load_firmware+0xa4>
        this_write = min(LOAD_CHUNK, length - ii);
 8003282:	89fa      	ldrh	r2, [r7, #14]
 8003284:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003286:	1ad3      	subs	r3, r2, r3
 8003288:	2b10      	cmp	r3, #16
 800328a:	bfa8      	it	ge
 800328c:	2310      	movge	r3, #16
 800328e:	84bb      	strh	r3, [r7, #36]	@ 0x24
        if (mpu_write_mem(ii, this_write, (unsigned char*)&firmware[ii]))
 8003290:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003292:	68ba      	ldr	r2, [r7, #8]
 8003294:	441a      	add	r2, r3
 8003296:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 8003298:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800329a:	4618      	mov	r0, r3
 800329c:	f7ff ff08 	bl	80030b0 <mpu_write_mem>
 80032a0:	4603      	mov	r3, r0
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d002      	beq.n	80032ac <mpu_load_firmware+0x64>
            return -1;
 80032a6:	f04f 33ff 	mov.w	r3, #4294967295
 80032aa:	e04d      	b.n	8003348 <mpu_load_firmware+0x100>
        if (mpu_read_mem(ii, this_write, cur))
 80032ac:	f107 0214 	add.w	r2, r7, #20
 80032b0:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 80032b2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80032b4:	4618      	mov	r0, r3
 80032b6:	f7ff ff61 	bl	800317c <mpu_read_mem>
 80032ba:	4603      	mov	r3, r0
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d002      	beq.n	80032c6 <mpu_load_firmware+0x7e>
            return -1;
 80032c0:	f04f 33ff 	mov.w	r3, #4294967295
 80032c4:	e040      	b.n	8003348 <mpu_load_firmware+0x100>
        if (memcmp(firmware+ii, cur, this_write))
 80032c6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80032c8:	68ba      	ldr	r2, [r7, #8]
 80032ca:	4413      	add	r3, r2
 80032cc:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80032ce:	f107 0114 	add.w	r1, r7, #20
 80032d2:	4618      	mov	r0, r3
 80032d4:	f00f f97e 	bl	80125d4 <memcmp>
 80032d8:	4603      	mov	r3, r0
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d002      	beq.n	80032e4 <mpu_load_firmware+0x9c>
            return -2;
 80032de:	f06f 0301 	mvn.w	r3, #1
 80032e2:	e031      	b.n	8003348 <mpu_load_firmware+0x100>
    for (ii = 0; ii < length; ii += this_write) {
 80032e4:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80032e6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80032e8:	4413      	add	r3, r2
 80032ea:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80032ec:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80032ee:	89fb      	ldrh	r3, [r7, #14]
 80032f0:	429a      	cmp	r2, r3
 80032f2:	d3c6      	bcc.n	8003282 <mpu_load_firmware+0x3a>
    }

    /* Set program start address. */
    tmp[0] = start_addr >> 8;
 80032f4:	89bb      	ldrh	r3, [r7, #12]
 80032f6:	0a1b      	lsrs	r3, r3, #8
 80032f8:	b29b      	uxth	r3, r3
 80032fa:	b2db      	uxtb	r3, r3
 80032fc:	743b      	strb	r3, [r7, #16]
    tmp[1] = start_addr & 0xFF;
 80032fe:	89bb      	ldrh	r3, [r7, #12]
 8003300:	b2db      	uxtb	r3, r3
 8003302:	747b      	strb	r3, [r7, #17]
    if (i2c_write(st.hw->addr, st.reg->prgm_start_h, 2, tmp))
 8003304:	4b12      	ldr	r3, [pc, #72]	@ (8003350 <mpu_load_firmware+0x108>)
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	781b      	ldrb	r3, [r3, #0]
 800330a:	005b      	lsls	r3, r3, #1
 800330c:	b299      	uxth	r1, r3
 800330e:	4b10      	ldr	r3, [pc, #64]	@ (8003350 <mpu_load_firmware+0x108>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	7e9b      	ldrb	r3, [r3, #26]
 8003314:	461a      	mov	r2, r3
 8003316:	2305      	movs	r3, #5
 8003318:	9302      	str	r3, [sp, #8]
 800331a:	2302      	movs	r3, #2
 800331c:	9301      	str	r3, [sp, #4]
 800331e:	f107 0310 	add.w	r3, r7, #16
 8003322:	9300      	str	r3, [sp, #0]
 8003324:	2301      	movs	r3, #1
 8003326:	480b      	ldr	r0, [pc, #44]	@ (8003354 <mpu_load_firmware+0x10c>)
 8003328:	f00a fd8e 	bl	800de48 <HAL_I2C_Mem_Write>
 800332c:	4603      	mov	r3, r0
 800332e:	2b00      	cmp	r3, #0
 8003330:	d002      	beq.n	8003338 <mpu_load_firmware+0xf0>
        return -1;
 8003332:	f04f 33ff 	mov.w	r3, #4294967295
 8003336:	e007      	b.n	8003348 <mpu_load_firmware+0x100>

    st.chip_cfg.dmp_loaded = 1;
 8003338:	4b05      	ldr	r3, [pc, #20]	@ (8003350 <mpu_load_firmware+0x108>)
 800333a:	2201      	movs	r2, #1
 800333c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    st.chip_cfg.dmp_sample_rate = sample_rate;
 8003340:	4a03      	ldr	r2, [pc, #12]	@ (8003350 <mpu_load_firmware+0x108>)
 8003342:	88fb      	ldrh	r3, [r7, #6]
 8003344:	84d3      	strh	r3, [r2, #38]	@ 0x26
    return 0;
 8003346:	2300      	movs	r3, #0
}
 8003348:	4618      	mov	r0, r3
 800334a:	3728      	adds	r7, #40	@ 0x28
 800334c:	46bd      	mov	sp, r7
 800334e:	bd80      	pop	{r7, pc}
 8003350:	20000000 	.word	0x20000000
 8003354:	2000032c 	.word	0x2000032c

08003358 <mpu_set_dmp_state>:
 *  @brief      Enable/disable DMP support.
 *  @param[in]  enable  1 to turn on the DMP.
 *  @return     0 if successful.
 */
int mpu_set_dmp_state(unsigned char enable)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b088      	sub	sp, #32
 800335c:	af04      	add	r7, sp, #16
 800335e:	4603      	mov	r3, r0
 8003360:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;
    if (st.chip_cfg.dmp_on == enable)
 8003362:	4b2e      	ldr	r3, [pc, #184]	@ (800341c <mpu_set_dmp_state+0xc4>)
 8003364:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003368:	79fa      	ldrb	r2, [r7, #7]
 800336a:	429a      	cmp	r2, r3
 800336c:	d101      	bne.n	8003372 <mpu_set_dmp_state+0x1a>
        return 0;
 800336e:	2300      	movs	r3, #0
 8003370:	e050      	b.n	8003414 <mpu_set_dmp_state+0xbc>

    if (enable) {
 8003372:	79fb      	ldrb	r3, [r7, #7]
 8003374:	2b00      	cmp	r3, #0
 8003376:	d02f      	beq.n	80033d8 <mpu_set_dmp_state+0x80>
        if (!st.chip_cfg.dmp_loaded)
 8003378:	4b28      	ldr	r3, [pc, #160]	@ (800341c <mpu_set_dmp_state+0xc4>)
 800337a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800337e:	2b00      	cmp	r3, #0
 8003380:	d102      	bne.n	8003388 <mpu_set_dmp_state+0x30>
            return -1;
 8003382:	f04f 33ff 	mov.w	r3, #4294967295
 8003386:	e045      	b.n	8003414 <mpu_set_dmp_state+0xbc>
        /* Disable data ready interrupt. */
        set_int_enable(0);
 8003388:	2000      	movs	r0, #0
 800338a:	f7fd fe63 	bl	8001054 <set_int_enable>
        /* Disable bypass mode. */
        mpu_set_bypass(0);
 800338e:	2000      	movs	r0, #0
 8003390:	f7fe fe78 	bl	8002084 <mpu_set_bypass>
        /* Keep constant sample rate, FIFO rate controlled by DMP. */
        mpu_set_sample_rate(st.chip_cfg.dmp_sample_rate);
 8003394:	4b21      	ldr	r3, [pc, #132]	@ (800341c <mpu_set_dmp_state+0xc4>)
 8003396:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003398:	4618      	mov	r0, r3
 800339a:	f7fe fbf1 	bl	8001b80 <mpu_set_sample_rate>
        /* Remove FIFO elements. */
        tmp = 0;
 800339e:	2300      	movs	r3, #0
 80033a0:	73fb      	strb	r3, [r7, #15]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 80033a2:	4b1e      	ldr	r3, [pc, #120]	@ (800341c <mpu_set_dmp_state+0xc4>)
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	781b      	ldrb	r3, [r3, #0]
 80033a8:	005b      	lsls	r3, r3, #1
 80033aa:	b299      	uxth	r1, r3
 80033ac:	2305      	movs	r3, #5
 80033ae:	9302      	str	r3, [sp, #8]
 80033b0:	2301      	movs	r3, #1
 80033b2:	9301      	str	r3, [sp, #4]
 80033b4:	f107 030f 	add.w	r3, r7, #15
 80033b8:	9300      	str	r3, [sp, #0]
 80033ba:	2301      	movs	r3, #1
 80033bc:	2223      	movs	r2, #35	@ 0x23
 80033be:	4818      	ldr	r0, [pc, #96]	@ (8003420 <mpu_set_dmp_state+0xc8>)
 80033c0:	f00a fd42 	bl	800de48 <HAL_I2C_Mem_Write>
        st.chip_cfg.dmp_on = 1;
 80033c4:	4b15      	ldr	r3, [pc, #84]	@ (800341c <mpu_set_dmp_state+0xc4>)
 80033c6:	2201      	movs	r2, #1
 80033c8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        /* Enable DMP interrupt. */
        set_int_enable(1);
 80033cc:	2001      	movs	r0, #1
 80033ce:	f7fd fe41 	bl	8001054 <set_int_enable>
        mpu_reset_fifo();
 80033d2:	f7fe f87b 	bl	80014cc <mpu_reset_fifo>
 80033d6:	e01c      	b.n	8003412 <mpu_set_dmp_state+0xba>
    } else {
        /* Disable DMP interrupt. */
        set_int_enable(0);
 80033d8:	2000      	movs	r0, #0
 80033da:	f7fd fe3b 	bl	8001054 <set_int_enable>
        /* Restore FIFO settings. */
        tmp = st.chip_cfg.fifo_enable;
 80033de:	4b0f      	ldr	r3, [pc, #60]	@ (800341c <mpu_set_dmp_state+0xc4>)
 80033e0:	7c1b      	ldrb	r3, [r3, #16]
 80033e2:	73fb      	strb	r3, [r7, #15]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 80033e4:	4b0d      	ldr	r3, [pc, #52]	@ (800341c <mpu_set_dmp_state+0xc4>)
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	781b      	ldrb	r3, [r3, #0]
 80033ea:	005b      	lsls	r3, r3, #1
 80033ec:	b299      	uxth	r1, r3
 80033ee:	2305      	movs	r3, #5
 80033f0:	9302      	str	r3, [sp, #8]
 80033f2:	2301      	movs	r3, #1
 80033f4:	9301      	str	r3, [sp, #4]
 80033f6:	f107 030f 	add.w	r3, r7, #15
 80033fa:	9300      	str	r3, [sp, #0]
 80033fc:	2301      	movs	r3, #1
 80033fe:	2223      	movs	r2, #35	@ 0x23
 8003400:	4807      	ldr	r0, [pc, #28]	@ (8003420 <mpu_set_dmp_state+0xc8>)
 8003402:	f00a fd21 	bl	800de48 <HAL_I2C_Mem_Write>
        st.chip_cfg.dmp_on = 0;
 8003406:	4b05      	ldr	r3, [pc, #20]	@ (800341c <mpu_set_dmp_state+0xc4>)
 8003408:	2200      	movs	r2, #0
 800340a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        mpu_reset_fifo();
 800340e:	f7fe f85d 	bl	80014cc <mpu_reset_fifo>
    }
    return 0;
 8003412:	2300      	movs	r3, #0
}
 8003414:	4618      	mov	r0, r3
 8003416:	3710      	adds	r7, #16
 8003418:	46bd      	mov	sp, r7
 800341a:	bd80      	pop	{r7, pc}
 800341c:	20000000 	.word	0x20000000
 8003420:	2000032c 	.word	0x2000032c

08003424 <myget_ms>:

    st.chip_cfg.int_motion_only = 0;
    return 0;
}
void myget_ms(unsigned long *time)
{
 8003424:	b480      	push	{r7}
 8003426:	b083      	sub	sp, #12
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]

}
 800342c:	bf00      	nop
 800342e:	370c      	adds	r7, #12
 8003430:	46bd      	mov	sp, r7
 8003432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003436:	4770      	bx	lr

08003438 <dmp_load_motion_driver_firmware>:
/**
 *  @brief  Load the DMP with this image.
 *  @return 0 if successful.
 */
int dmp_load_motion_driver_firmware(void)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	af00      	add	r7, sp, #0
    return mpu_load_firmware(DMP_CODE_SIZE, dmp_memory, sStartAddress,
 800343c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003440:	23c8      	movs	r3, #200	@ 0xc8
 8003442:	4904      	ldr	r1, [pc, #16]	@ (8003454 <dmp_load_motion_driver_firmware+0x1c>)
 8003444:	f640 30f6 	movw	r0, #3062	@ 0xbf6
 8003448:	f7ff fefe 	bl	8003248 <mpu_load_firmware>
 800344c:	4603      	mov	r3, r0
        DMP_SAMPLE_RATE);
}
 800344e:	4618      	mov	r0, r3
 8003450:	bd80      	pop	{r7, pc}
 8003452:	bf00      	nop
 8003454:	08014ff8 	.word	0x08014ff8

08003458 <dmp_set_orientation>:
 *  @e inv_orientation_matrix_to_scalar.
 *  @param[in]  orient  Gyro and accel orientation in body frame.
 *  @return     0 if successful.
 */
int dmp_set_orientation(unsigned short orient)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b088      	sub	sp, #32
 800345c:	af00      	add	r7, sp, #0
 800345e:	4603      	mov	r3, r0
 8003460:	80fb      	strh	r3, [r7, #6]
    unsigned char gyro_regs[3], accel_regs[3];
    const unsigned char gyro_axes[3] = {DINA4C, DINACD, DINA6C};
 8003462:	4a6e      	ldr	r2, [pc, #440]	@ (800361c <dmp_set_orientation+0x1c4>)
 8003464:	f107 0314 	add.w	r3, r7, #20
 8003468:	6812      	ldr	r2, [r2, #0]
 800346a:	4611      	mov	r1, r2
 800346c:	8019      	strh	r1, [r3, #0]
 800346e:	3302      	adds	r3, #2
 8003470:	0c12      	lsrs	r2, r2, #16
 8003472:	701a      	strb	r2, [r3, #0]
    const unsigned char accel_axes[3] = {DINA0C, DINAC9, DINA2C};
 8003474:	4a6a      	ldr	r2, [pc, #424]	@ (8003620 <dmp_set_orientation+0x1c8>)
 8003476:	f107 0310 	add.w	r3, r7, #16
 800347a:	6812      	ldr	r2, [r2, #0]
 800347c:	4611      	mov	r1, r2
 800347e:	8019      	strh	r1, [r3, #0]
 8003480:	3302      	adds	r3, #2
 8003482:	0c12      	lsrs	r2, r2, #16
 8003484:	701a      	strb	r2, [r3, #0]
    const unsigned char gyro_sign[3] = {DINA36, DINA56, DINA76};
 8003486:	4a67      	ldr	r2, [pc, #412]	@ (8003624 <dmp_set_orientation+0x1cc>)
 8003488:	f107 030c 	add.w	r3, r7, #12
 800348c:	6812      	ldr	r2, [r2, #0]
 800348e:	4611      	mov	r1, r2
 8003490:	8019      	strh	r1, [r3, #0]
 8003492:	3302      	adds	r3, #2
 8003494:	0c12      	lsrs	r2, r2, #16
 8003496:	701a      	strb	r2, [r3, #0]
    const unsigned char accel_sign[3] = {DINA26, DINA46, DINA66};
 8003498:	4a63      	ldr	r2, [pc, #396]	@ (8003628 <dmp_set_orientation+0x1d0>)
 800349a:	f107 0308 	add.w	r3, r7, #8
 800349e:	6812      	ldr	r2, [r2, #0]
 80034a0:	4611      	mov	r1, r2
 80034a2:	8019      	strh	r1, [r3, #0]
 80034a4:	3302      	adds	r3, #2
 80034a6:	0c12      	lsrs	r2, r2, #16
 80034a8:	701a      	strb	r2, [r3, #0]

    gyro_regs[0] = gyro_axes[orient & 3];
 80034aa:	88fb      	ldrh	r3, [r7, #6]
 80034ac:	f003 0303 	and.w	r3, r3, #3
 80034b0:	3320      	adds	r3, #32
 80034b2:	443b      	add	r3, r7
 80034b4:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80034b8:	773b      	strb	r3, [r7, #28]
    gyro_regs[1] = gyro_axes[(orient >> 3) & 3];
 80034ba:	88fb      	ldrh	r3, [r7, #6]
 80034bc:	08db      	lsrs	r3, r3, #3
 80034be:	b29b      	uxth	r3, r3
 80034c0:	f003 0303 	and.w	r3, r3, #3
 80034c4:	3320      	adds	r3, #32
 80034c6:	443b      	add	r3, r7
 80034c8:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80034cc:	777b      	strb	r3, [r7, #29]
    gyro_regs[2] = gyro_axes[(orient >> 6) & 3];
 80034ce:	88fb      	ldrh	r3, [r7, #6]
 80034d0:	099b      	lsrs	r3, r3, #6
 80034d2:	b29b      	uxth	r3, r3
 80034d4:	f003 0303 	and.w	r3, r3, #3
 80034d8:	3320      	adds	r3, #32
 80034da:	443b      	add	r3, r7
 80034dc:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80034e0:	77bb      	strb	r3, [r7, #30]
    accel_regs[0] = accel_axes[orient & 3];
 80034e2:	88fb      	ldrh	r3, [r7, #6]
 80034e4:	f003 0303 	and.w	r3, r3, #3
 80034e8:	3320      	adds	r3, #32
 80034ea:	443b      	add	r3, r7
 80034ec:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80034f0:	763b      	strb	r3, [r7, #24]
    accel_regs[1] = accel_axes[(orient >> 3) & 3];
 80034f2:	88fb      	ldrh	r3, [r7, #6]
 80034f4:	08db      	lsrs	r3, r3, #3
 80034f6:	b29b      	uxth	r3, r3
 80034f8:	f003 0303 	and.w	r3, r3, #3
 80034fc:	3320      	adds	r3, #32
 80034fe:	443b      	add	r3, r7
 8003500:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8003504:	767b      	strb	r3, [r7, #25]
    accel_regs[2] = accel_axes[(orient >> 6) & 3];
 8003506:	88fb      	ldrh	r3, [r7, #6]
 8003508:	099b      	lsrs	r3, r3, #6
 800350a:	b29b      	uxth	r3, r3
 800350c:	f003 0303 	and.w	r3, r3, #3
 8003510:	3320      	adds	r3, #32
 8003512:	443b      	add	r3, r7
 8003514:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8003518:	76bb      	strb	r3, [r7, #26]

    /* Chip-to-body, axes only. */
    if (mpu_write_mem(FCFG_1, 3, gyro_regs))
 800351a:	f107 031c 	add.w	r3, r7, #28
 800351e:	461a      	mov	r2, r3
 8003520:	2103      	movs	r1, #3
 8003522:	f240 4026 	movw	r0, #1062	@ 0x426
 8003526:	f7ff fdc3 	bl	80030b0 <mpu_write_mem>
 800352a:	4603      	mov	r3, r0
 800352c:	2b00      	cmp	r3, #0
 800352e:	d002      	beq.n	8003536 <dmp_set_orientation+0xde>
        return -1;
 8003530:	f04f 33ff 	mov.w	r3, #4294967295
 8003534:	e06e      	b.n	8003614 <dmp_set_orientation+0x1bc>
    if (mpu_write_mem(FCFG_2, 3, accel_regs))
 8003536:	f107 0318 	add.w	r3, r7, #24
 800353a:	461a      	mov	r2, r3
 800353c:	2103      	movs	r1, #3
 800353e:	f240 402a 	movw	r0, #1066	@ 0x42a
 8003542:	f7ff fdb5 	bl	80030b0 <mpu_write_mem>
 8003546:	4603      	mov	r3, r0
 8003548:	2b00      	cmp	r3, #0
 800354a:	d002      	beq.n	8003552 <dmp_set_orientation+0xfa>
        return -1;
 800354c:	f04f 33ff 	mov.w	r3, #4294967295
 8003550:	e060      	b.n	8003614 <dmp_set_orientation+0x1bc>

    memcpy(gyro_regs, gyro_sign, 3);
 8003552:	f107 031c 	add.w	r3, r7, #28
 8003556:	f107 020c 	add.w	r2, r7, #12
 800355a:	6812      	ldr	r2, [r2, #0]
 800355c:	4611      	mov	r1, r2
 800355e:	8019      	strh	r1, [r3, #0]
 8003560:	3302      	adds	r3, #2
 8003562:	0c12      	lsrs	r2, r2, #16
 8003564:	701a      	strb	r2, [r3, #0]
    memcpy(accel_regs, accel_sign, 3);
 8003566:	f107 0318 	add.w	r3, r7, #24
 800356a:	f107 0208 	add.w	r2, r7, #8
 800356e:	6812      	ldr	r2, [r2, #0]
 8003570:	4611      	mov	r1, r2
 8003572:	8019      	strh	r1, [r3, #0]
 8003574:	3302      	adds	r3, #2
 8003576:	0c12      	lsrs	r2, r2, #16
 8003578:	701a      	strb	r2, [r3, #0]
    if (orient & 4) {
 800357a:	88fb      	ldrh	r3, [r7, #6]
 800357c:	f003 0304 	and.w	r3, r3, #4
 8003580:	2b00      	cmp	r3, #0
 8003582:	d009      	beq.n	8003598 <dmp_set_orientation+0x140>
        gyro_regs[0] |= 1;
 8003584:	7f3b      	ldrb	r3, [r7, #28]
 8003586:	f043 0301 	orr.w	r3, r3, #1
 800358a:	b2db      	uxtb	r3, r3
 800358c:	773b      	strb	r3, [r7, #28]
        accel_regs[0] |= 1;
 800358e:	7e3b      	ldrb	r3, [r7, #24]
 8003590:	f043 0301 	orr.w	r3, r3, #1
 8003594:	b2db      	uxtb	r3, r3
 8003596:	763b      	strb	r3, [r7, #24]
    }
    if (orient & 0x20) {
 8003598:	88fb      	ldrh	r3, [r7, #6]
 800359a:	f003 0320 	and.w	r3, r3, #32
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d009      	beq.n	80035b6 <dmp_set_orientation+0x15e>
        gyro_regs[1] |= 1;
 80035a2:	7f7b      	ldrb	r3, [r7, #29]
 80035a4:	f043 0301 	orr.w	r3, r3, #1
 80035a8:	b2db      	uxtb	r3, r3
 80035aa:	777b      	strb	r3, [r7, #29]
        accel_regs[1] |= 1;
 80035ac:	7e7b      	ldrb	r3, [r7, #25]
 80035ae:	f043 0301 	orr.w	r3, r3, #1
 80035b2:	b2db      	uxtb	r3, r3
 80035b4:	767b      	strb	r3, [r7, #25]
    }
    if (orient & 0x100) {
 80035b6:	88fb      	ldrh	r3, [r7, #6]
 80035b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d009      	beq.n	80035d4 <dmp_set_orientation+0x17c>
        gyro_regs[2] |= 1;
 80035c0:	7fbb      	ldrb	r3, [r7, #30]
 80035c2:	f043 0301 	orr.w	r3, r3, #1
 80035c6:	b2db      	uxtb	r3, r3
 80035c8:	77bb      	strb	r3, [r7, #30]
        accel_regs[2] |= 1;
 80035ca:	7ebb      	ldrb	r3, [r7, #26]
 80035cc:	f043 0301 	orr.w	r3, r3, #1
 80035d0:	b2db      	uxtb	r3, r3
 80035d2:	76bb      	strb	r3, [r7, #26]
    }

    /* Chip-to-body, sign only. */
    if (mpu_write_mem(FCFG_3, 3, gyro_regs))
 80035d4:	f107 031c 	add.w	r3, r7, #28
 80035d8:	461a      	mov	r2, r3
 80035da:	2103      	movs	r1, #3
 80035dc:	f44f 6088 	mov.w	r0, #1088	@ 0x440
 80035e0:	f7ff fd66 	bl	80030b0 <mpu_write_mem>
 80035e4:	4603      	mov	r3, r0
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d002      	beq.n	80035f0 <dmp_set_orientation+0x198>
        return -1;
 80035ea:	f04f 33ff 	mov.w	r3, #4294967295
 80035ee:	e011      	b.n	8003614 <dmp_set_orientation+0x1bc>
    if (mpu_write_mem(FCFG_7, 3, accel_regs))
 80035f0:	f107 0318 	add.w	r3, r7, #24
 80035f4:	461a      	mov	r2, r3
 80035f6:	2103      	movs	r1, #3
 80035f8:	f240 4031 	movw	r0, #1073	@ 0x431
 80035fc:	f7ff fd58 	bl	80030b0 <mpu_write_mem>
 8003600:	4603      	mov	r3, r0
 8003602:	2b00      	cmp	r3, #0
 8003604:	d002      	beq.n	800360c <dmp_set_orientation+0x1b4>
        return -1;
 8003606:	f04f 33ff 	mov.w	r3, #4294967295
 800360a:	e003      	b.n	8003614 <dmp_set_orientation+0x1bc>
    dmp.orient = orient;
 800360c:	4a07      	ldr	r2, [pc, #28]	@ (800362c <dmp_set_orientation+0x1d4>)
 800360e:	88fb      	ldrh	r3, [r7, #6]
 8003610:	8113      	strh	r3, [r2, #8]
    return 0;
 8003612:	2300      	movs	r3, #0
}
 8003614:	4618      	mov	r0, r3
 8003616:	3720      	adds	r7, #32
 8003618:	46bd      	mov	sp, r7
 800361a:	bd80      	pop	{r7, pc}
 800361c:	08014f08 	.word	0x08014f08
 8003620:	08014f0c 	.word	0x08014f0c
 8003624:	08014f10 	.word	0x08014f10
 8003628:	08014f14 	.word	0x08014f14
 800362c:	200002c8 	.word	0x200002c8

08003630 <dmp_set_gyro_bias>:
 *  overwrite the biases written to this location once a new one is computed.
 *  @param[in]  bias    Gyro biases in q16.
 *  @return     0 if successful.
 */
int dmp_set_gyro_bias(long *bias)
{
 8003630:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003634:	b08c      	sub	sp, #48	@ 0x30
 8003636:	af00      	add	r7, sp, #0
 8003638:	61f8      	str	r0, [r7, #28]
    long gyro_bias_body[3];
    unsigned char regs[4];

    gyro_bias_body[0] = bias[dmp.orient & 3];
 800363a:	4b80      	ldr	r3, [pc, #512]	@ (800383c <dmp_set_gyro_bias+0x20c>)
 800363c:	891b      	ldrh	r3, [r3, #8]
 800363e:	f003 0303 	and.w	r3, r3, #3
 8003642:	009b      	lsls	r3, r3, #2
 8003644:	69fa      	ldr	r2, [r7, #28]
 8003646:	4413      	add	r3, r2
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	627b      	str	r3, [r7, #36]	@ 0x24
    if (dmp.orient & 4)
 800364c:	4b7b      	ldr	r3, [pc, #492]	@ (800383c <dmp_set_gyro_bias+0x20c>)
 800364e:	891b      	ldrh	r3, [r3, #8]
 8003650:	f003 0304 	and.w	r3, r3, #4
 8003654:	2b00      	cmp	r3, #0
 8003656:	d002      	beq.n	800365e <dmp_set_gyro_bias+0x2e>
        gyro_bias_body[0] *= -1;
 8003658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800365a:	425b      	negs	r3, r3
 800365c:	627b      	str	r3, [r7, #36]	@ 0x24
    gyro_bias_body[1] = bias[(dmp.orient >> 3) & 3];
 800365e:	4b77      	ldr	r3, [pc, #476]	@ (800383c <dmp_set_gyro_bias+0x20c>)
 8003660:	891b      	ldrh	r3, [r3, #8]
 8003662:	08db      	lsrs	r3, r3, #3
 8003664:	b29b      	uxth	r3, r3
 8003666:	f003 0303 	and.w	r3, r3, #3
 800366a:	009b      	lsls	r3, r3, #2
 800366c:	69fa      	ldr	r2, [r7, #28]
 800366e:	4413      	add	r3, r2
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (dmp.orient & 0x20)
 8003674:	4b71      	ldr	r3, [pc, #452]	@ (800383c <dmp_set_gyro_bias+0x20c>)
 8003676:	891b      	ldrh	r3, [r3, #8]
 8003678:	f003 0320 	and.w	r3, r3, #32
 800367c:	2b00      	cmp	r3, #0
 800367e:	d002      	beq.n	8003686 <dmp_set_gyro_bias+0x56>
        gyro_bias_body[1] *= -1;
 8003680:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003682:	425b      	negs	r3, r3
 8003684:	62bb      	str	r3, [r7, #40]	@ 0x28
    gyro_bias_body[2] = bias[(dmp.orient >> 6) & 3];
 8003686:	4b6d      	ldr	r3, [pc, #436]	@ (800383c <dmp_set_gyro_bias+0x20c>)
 8003688:	891b      	ldrh	r3, [r3, #8]
 800368a:	099b      	lsrs	r3, r3, #6
 800368c:	b29b      	uxth	r3, r3
 800368e:	f003 0303 	and.w	r3, r3, #3
 8003692:	009b      	lsls	r3, r3, #2
 8003694:	69fa      	ldr	r2, [r7, #28]
 8003696:	4413      	add	r3, r2
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (dmp.orient & 0x100)
 800369c:	4b67      	ldr	r3, [pc, #412]	@ (800383c <dmp_set_gyro_bias+0x20c>)
 800369e:	891b      	ldrh	r3, [r3, #8]
 80036a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d002      	beq.n	80036ae <dmp_set_gyro_bias+0x7e>
        gyro_bias_body[2] *= -1;
 80036a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036aa:	425b      	negs	r3, r3
 80036ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
#ifdef EMPL_NO_64BIT
    gyro_bias_body[0] = (long)(((float)gyro_bias_body[0] * GYRO_SF) / 1073741824.f);
    gyro_bias_body[1] = (long)(((float)gyro_bias_body[1] * GYRO_SF) / 1073741824.f);
    gyro_bias_body[2] = (long)(((float)gyro_bias_body[2] * GYRO_SF) / 1073741824.f);
#else
    gyro_bias_body[0] = (long)(((long long)gyro_bias_body[0] * GYRO_SF) >> 30);
 80036ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036b0:	17da      	asrs	r2, r3, #31
 80036b2:	613b      	str	r3, [r7, #16]
 80036b4:	617a      	str	r2, [r7, #20]
 80036b6:	4b62      	ldr	r3, [pc, #392]	@ (8003840 <dmp_set_gyro_bias+0x210>)
 80036b8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80036bc:	460a      	mov	r2, r1
 80036be:	fb03 f202 	mul.w	r2, r3, r2
 80036c2:	2300      	movs	r3, #0
 80036c4:	e9c7 0104 	strd	r0, r1, [r7, #16]
 80036c8:	4601      	mov	r1, r0
 80036ca:	fb01 f303 	mul.w	r3, r1, r3
 80036ce:	4413      	add	r3, r2
 80036d0:	4a5b      	ldr	r2, [pc, #364]	@ (8003840 <dmp_set_gyro_bias+0x210>)
 80036d2:	6939      	ldr	r1, [r7, #16]
 80036d4:	fba1 ab02 	umull	sl, fp, r1, r2
 80036d8:	445b      	add	r3, fp
 80036da:	469b      	mov	fp, r3
 80036dc:	f04f 0200 	mov.w	r2, #0
 80036e0:	f04f 0300 	mov.w	r3, #0
 80036e4:	ea4f 729a 	mov.w	r2, sl, lsr #30
 80036e8:	ea42 028b 	orr.w	r2, r2, fp, lsl #2
 80036ec:	ea4f 73ab 	mov.w	r3, fp, asr #30
 80036f0:	4613      	mov	r3, r2
 80036f2:	627b      	str	r3, [r7, #36]	@ 0x24
    gyro_bias_body[1] = (long)(((long long)gyro_bias_body[1] * GYRO_SF) >> 30);
 80036f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036f6:	17da      	asrs	r2, r3, #31
 80036f8:	60bb      	str	r3, [r7, #8]
 80036fa:	60fa      	str	r2, [r7, #12]
 80036fc:	4b50      	ldr	r3, [pc, #320]	@ (8003840 <dmp_set_gyro_bias+0x210>)
 80036fe:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003702:	465a      	mov	r2, fp
 8003704:	fb03 f202 	mul.w	r2, r3, r2
 8003708:	2300      	movs	r3, #0
 800370a:	4651      	mov	r1, sl
 800370c:	fb01 f303 	mul.w	r3, r1, r3
 8003710:	4413      	add	r3, r2
 8003712:	4a4b      	ldr	r2, [pc, #300]	@ (8003840 <dmp_set_gyro_bias+0x210>)
 8003714:	4651      	mov	r1, sl
 8003716:	fba1 8902 	umull	r8, r9, r1, r2
 800371a:	444b      	add	r3, r9
 800371c:	4699      	mov	r9, r3
 800371e:	f04f 0200 	mov.w	r2, #0
 8003722:	f04f 0300 	mov.w	r3, #0
 8003726:	ea4f 7298 	mov.w	r2, r8, lsr #30
 800372a:	ea42 0289 	orr.w	r2, r2, r9, lsl #2
 800372e:	ea4f 73a9 	mov.w	r3, r9, asr #30
 8003732:	4613      	mov	r3, r2
 8003734:	62bb      	str	r3, [r7, #40]	@ 0x28
    gyro_bias_body[2] = (long)(((long long)gyro_bias_body[2] * GYRO_SF) >> 30);
 8003736:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003738:	17da      	asrs	r2, r3, #31
 800373a:	603b      	str	r3, [r7, #0]
 800373c:	607a      	str	r2, [r7, #4]
 800373e:	4b40      	ldr	r3, [pc, #256]	@ (8003840 <dmp_set_gyro_bias+0x210>)
 8003740:	e9d7 8900 	ldrd	r8, r9, [r7]
 8003744:	464a      	mov	r2, r9
 8003746:	fb03 f202 	mul.w	r2, r3, r2
 800374a:	2300      	movs	r3, #0
 800374c:	4641      	mov	r1, r8
 800374e:	fb01 f303 	mul.w	r3, r1, r3
 8003752:	4413      	add	r3, r2
 8003754:	4a3a      	ldr	r2, [pc, #232]	@ (8003840 <dmp_set_gyro_bias+0x210>)
 8003756:	4641      	mov	r1, r8
 8003758:	fba1 4502 	umull	r4, r5, r1, r2
 800375c:	442b      	add	r3, r5
 800375e:	461d      	mov	r5, r3
 8003760:	f04f 0200 	mov.w	r2, #0
 8003764:	f04f 0300 	mov.w	r3, #0
 8003768:	0fa2      	lsrs	r2, r4, #30
 800376a:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 800376e:	17ab      	asrs	r3, r5, #30
 8003770:	4613      	mov	r3, r2
 8003772:	62fb      	str	r3, [r7, #44]	@ 0x2c
#endif

    regs[0] = (unsigned char)((gyro_bias_body[0] >> 24) & 0xFF);
 8003774:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003776:	161b      	asrs	r3, r3, #24
 8003778:	b2db      	uxtb	r3, r3
 800377a:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[0] >> 16) & 0xFF);
 800377e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003780:	141b      	asrs	r3, r3, #16
 8003782:	b2db      	uxtb	r3, r3
 8003784:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[0] >> 8) & 0xFF);
 8003788:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800378a:	121b      	asrs	r3, r3, #8
 800378c:	b2db      	uxtb	r3, r3
 800378e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[0] & 0xFF);
 8003792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003794:	b2db      	uxtb	r3, r3
 8003796:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (mpu_write_mem(D_EXT_GYRO_BIAS_X, 4, regs))
 800379a:	f107 0320 	add.w	r3, r7, #32
 800379e:	461a      	mov	r2, r3
 80037a0:	2104      	movs	r1, #4
 80037a2:	f44f 7074 	mov.w	r0, #976	@ 0x3d0
 80037a6:	f7ff fc83 	bl	80030b0 <mpu_write_mem>
 80037aa:	4603      	mov	r3, r0
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d002      	beq.n	80037b6 <dmp_set_gyro_bias+0x186>
        return -1;
 80037b0:	f04f 33ff 	mov.w	r3, #4294967295
 80037b4:	e03c      	b.n	8003830 <dmp_set_gyro_bias+0x200>

    regs[0] = (unsigned char)((gyro_bias_body[1] >> 24) & 0xFF);
 80037b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037b8:	161b      	asrs	r3, r3, #24
 80037ba:	b2db      	uxtb	r3, r3
 80037bc:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[1] >> 16) & 0xFF);
 80037c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037c2:	141b      	asrs	r3, r3, #16
 80037c4:	b2db      	uxtb	r3, r3
 80037c6:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[1] >> 8) & 0xFF);
 80037ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037cc:	121b      	asrs	r3, r3, #8
 80037ce:	b2db      	uxtb	r3, r3
 80037d0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[1] & 0xFF);
 80037d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037d6:	b2db      	uxtb	r3, r3
 80037d8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (mpu_write_mem(D_EXT_GYRO_BIAS_Y, 4, regs))
 80037dc:	f107 0320 	add.w	r3, r7, #32
 80037e0:	461a      	mov	r2, r3
 80037e2:	2104      	movs	r1, #4
 80037e4:	f44f 7075 	mov.w	r0, #980	@ 0x3d4
 80037e8:	f7ff fc62 	bl	80030b0 <mpu_write_mem>
 80037ec:	4603      	mov	r3, r0
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d002      	beq.n	80037f8 <dmp_set_gyro_bias+0x1c8>
        return -1;
 80037f2:	f04f 33ff 	mov.w	r3, #4294967295
 80037f6:	e01b      	b.n	8003830 <dmp_set_gyro_bias+0x200>

    regs[0] = (unsigned char)((gyro_bias_body[2] >> 24) & 0xFF);
 80037f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037fa:	161b      	asrs	r3, r3, #24
 80037fc:	b2db      	uxtb	r3, r3
 80037fe:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[2] >> 16) & 0xFF);
 8003802:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003804:	141b      	asrs	r3, r3, #16
 8003806:	b2db      	uxtb	r3, r3
 8003808:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[2] >> 8) & 0xFF);
 800380c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800380e:	121b      	asrs	r3, r3, #8
 8003810:	b2db      	uxtb	r3, r3
 8003812:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[2] & 0xFF);
 8003816:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003818:	b2db      	uxtb	r3, r3
 800381a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    return mpu_write_mem(D_EXT_GYRO_BIAS_Z, 4, regs);
 800381e:	f107 0320 	add.w	r3, r7, #32
 8003822:	461a      	mov	r2, r3
 8003824:	2104      	movs	r1, #4
 8003826:	f44f 7076 	mov.w	r0, #984	@ 0x3d8
 800382a:	f7ff fc41 	bl	80030b0 <mpu_write_mem>
 800382e:	4603      	mov	r3, r0
}
 8003830:	4618      	mov	r0, r3
 8003832:	3730      	adds	r7, #48	@ 0x30
 8003834:	46bd      	mov	sp, r7
 8003836:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800383a:	bf00      	nop
 800383c:	200002c8 	.word	0x200002c8
 8003840:	02cae309 	.word	0x02cae309

08003844 <dmp_set_accel_bias>:
 *  These biases will be removed from the DMP 6-axis quaternion.
 *  @param[in]  bias    Accel biases in q16.
 *  @return     0 if successful.
 */
int dmp_set_accel_bias(long *bias)
{
 8003844:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003848:	b094      	sub	sp, #80	@ 0x50
 800384a:	af00      	add	r7, sp, #0
 800384c:	6278      	str	r0, [r7, #36]	@ 0x24
    long accel_bias_body[3];
    unsigned char regs[12];
    long long accel_sf;
    unsigned short accel_sens;

    mpu_get_accel_sens(&accel_sens);
 800384e:	f107 032e 	add.w	r3, r7, #46	@ 0x2e
 8003852:	4618      	mov	r0, r3
 8003854:	f7fe fa3e 	bl	8001cd4 <mpu_get_accel_sens>
    accel_sf = (long long)accel_sens << 15;
 8003858:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800385a:	b29b      	uxth	r3, r3
 800385c:	2200      	movs	r2, #0
 800385e:	61bb      	str	r3, [r7, #24]
 8003860:	61fa      	str	r2, [r7, #28]
 8003862:	f04f 0200 	mov.w	r2, #0
 8003866:	f04f 0300 	mov.w	r3, #0
 800386a:	69f9      	ldr	r1, [r7, #28]
 800386c:	03cb      	lsls	r3, r1, #15
 800386e:	69b9      	ldr	r1, [r7, #24]
 8003870:	ea43 4351 	orr.w	r3, r3, r1, lsr #17
 8003874:	69b9      	ldr	r1, [r7, #24]
 8003876:	03ca      	lsls	r2, r1, #15
 8003878:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    //__no_operation();

    accel_bias_body[0] = bias[dmp.orient & 3];
 800387c:	4b71      	ldr	r3, [pc, #452]	@ (8003a44 <dmp_set_accel_bias+0x200>)
 800387e:	891b      	ldrh	r3, [r3, #8]
 8003880:	f003 0303 	and.w	r3, r3, #3
 8003884:	009b      	lsls	r3, r3, #2
 8003886:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003888:	4413      	add	r3, r2
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (dmp.orient & 4)
 800388e:	4b6d      	ldr	r3, [pc, #436]	@ (8003a44 <dmp_set_accel_bias+0x200>)
 8003890:	891b      	ldrh	r3, [r3, #8]
 8003892:	f003 0304 	and.w	r3, r3, #4
 8003896:	2b00      	cmp	r3, #0
 8003898:	d002      	beq.n	80038a0 <dmp_set_accel_bias+0x5c>
        accel_bias_body[0] *= -1;
 800389a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800389c:	425b      	negs	r3, r3
 800389e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    accel_bias_body[1] = bias[(dmp.orient >> 3) & 3];
 80038a0:	4b68      	ldr	r3, [pc, #416]	@ (8003a44 <dmp_set_accel_bias+0x200>)
 80038a2:	891b      	ldrh	r3, [r3, #8]
 80038a4:	08db      	lsrs	r3, r3, #3
 80038a6:	b29b      	uxth	r3, r3
 80038a8:	f003 0303 	and.w	r3, r3, #3
 80038ac:	009b      	lsls	r3, r3, #2
 80038ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038b0:	4413      	add	r3, r2
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	643b      	str	r3, [r7, #64]	@ 0x40
    if (dmp.orient & 0x20)
 80038b6:	4b63      	ldr	r3, [pc, #396]	@ (8003a44 <dmp_set_accel_bias+0x200>)
 80038b8:	891b      	ldrh	r3, [r3, #8]
 80038ba:	f003 0320 	and.w	r3, r3, #32
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d002      	beq.n	80038c8 <dmp_set_accel_bias+0x84>
        accel_bias_body[1] *= -1;
 80038c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038c4:	425b      	negs	r3, r3
 80038c6:	643b      	str	r3, [r7, #64]	@ 0x40
    accel_bias_body[2] = bias[(dmp.orient >> 6) & 3];
 80038c8:	4b5e      	ldr	r3, [pc, #376]	@ (8003a44 <dmp_set_accel_bias+0x200>)
 80038ca:	891b      	ldrh	r3, [r3, #8]
 80038cc:	099b      	lsrs	r3, r3, #6
 80038ce:	b29b      	uxth	r3, r3
 80038d0:	f003 0303 	and.w	r3, r3, #3
 80038d4:	009b      	lsls	r3, r3, #2
 80038d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038d8:	4413      	add	r3, r2
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	647b      	str	r3, [r7, #68]	@ 0x44
    if (dmp.orient & 0x100)
 80038de:	4b59      	ldr	r3, [pc, #356]	@ (8003a44 <dmp_set_accel_bias+0x200>)
 80038e0:	891b      	ldrh	r3, [r3, #8]
 80038e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d002      	beq.n	80038f0 <dmp_set_accel_bias+0xac>
        accel_bias_body[2] *= -1;
 80038ea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80038ec:	425b      	negs	r3, r3
 80038ee:	647b      	str	r3, [r7, #68]	@ 0x44
#ifdef EMPL_NO_64BIT
    accel_bias_body[0] = (long)(((float)accel_bias_body[0] * accel_sf) / 1073741824.f);
    accel_bias_body[1] = (long)(((float)accel_bias_body[1] * accel_sf) / 1073741824.f);
    accel_bias_body[2] = (long)(((float)accel_bias_body[2] * accel_sf) / 1073741824.f);
#else
    accel_bias_body[0] = (long)(((long long)accel_bias_body[0] * accel_sf) >> 30);
 80038f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80038f2:	17da      	asrs	r2, r3, #31
 80038f4:	613b      	str	r3, [r7, #16]
 80038f6:	617a      	str	r2, [r7, #20]
 80038f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80038fa:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80038fe:	460a      	mov	r2, r1
 8003900:	fb02 f203 	mul.w	r2, r2, r3
 8003904:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003906:	e9c7 0104 	strd	r0, r1, [r7, #16]
 800390a:	4601      	mov	r1, r0
 800390c:	fb01 f303 	mul.w	r3, r1, r3
 8003910:	4413      	add	r3, r2
 8003912:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003914:	6939      	ldr	r1, [r7, #16]
 8003916:	fba2 ab01 	umull	sl, fp, r2, r1
 800391a:	445b      	add	r3, fp
 800391c:	469b      	mov	fp, r3
 800391e:	f04f 0200 	mov.w	r2, #0
 8003922:	f04f 0300 	mov.w	r3, #0
 8003926:	ea4f 729a 	mov.w	r2, sl, lsr #30
 800392a:	ea42 028b 	orr.w	r2, r2, fp, lsl #2
 800392e:	ea4f 73ab 	mov.w	r3, fp, asr #30
 8003932:	4613      	mov	r3, r2
 8003934:	63fb      	str	r3, [r7, #60]	@ 0x3c
    accel_bias_body[1] = (long)(((long long)accel_bias_body[1] * accel_sf) >> 30);
 8003936:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003938:	17da      	asrs	r2, r3, #31
 800393a:	60bb      	str	r3, [r7, #8]
 800393c:	60fa      	str	r2, [r7, #12]
 800393e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003940:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003944:	465a      	mov	r2, fp
 8003946:	fb02 f203 	mul.w	r2, r2, r3
 800394a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800394c:	4651      	mov	r1, sl
 800394e:	fb01 f303 	mul.w	r3, r1, r3
 8003952:	4413      	add	r3, r2
 8003954:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003956:	4651      	mov	r1, sl
 8003958:	fba2 8901 	umull	r8, r9, r2, r1
 800395c:	444b      	add	r3, r9
 800395e:	4699      	mov	r9, r3
 8003960:	f04f 0200 	mov.w	r2, #0
 8003964:	f04f 0300 	mov.w	r3, #0
 8003968:	ea4f 7298 	mov.w	r2, r8, lsr #30
 800396c:	ea42 0289 	orr.w	r2, r2, r9, lsl #2
 8003970:	ea4f 73a9 	mov.w	r3, r9, asr #30
 8003974:	4613      	mov	r3, r2
 8003976:	643b      	str	r3, [r7, #64]	@ 0x40
    accel_bias_body[2] = (long)(((long long)accel_bias_body[2] * accel_sf) >> 30);
 8003978:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800397a:	17da      	asrs	r2, r3, #31
 800397c:	603b      	str	r3, [r7, #0]
 800397e:	607a      	str	r2, [r7, #4]
 8003980:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003982:	e9d7 8900 	ldrd	r8, r9, [r7]
 8003986:	464a      	mov	r2, r9
 8003988:	fb02 f203 	mul.w	r2, r2, r3
 800398c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800398e:	4641      	mov	r1, r8
 8003990:	fb01 f303 	mul.w	r3, r1, r3
 8003994:	4413      	add	r3, r2
 8003996:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003998:	4641      	mov	r1, r8
 800399a:	fba2 4501 	umull	r4, r5, r2, r1
 800399e:	442b      	add	r3, r5
 80039a0:	461d      	mov	r5, r3
 80039a2:	f04f 0200 	mov.w	r2, #0
 80039a6:	f04f 0300 	mov.w	r3, #0
 80039aa:	0fa2      	lsrs	r2, r4, #30
 80039ac:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 80039b0:	17ab      	asrs	r3, r5, #30
 80039b2:	4613      	mov	r3, r2
 80039b4:	647b      	str	r3, [r7, #68]	@ 0x44
#endif

    regs[0] = (unsigned char)((accel_bias_body[0] >> 24) & 0xFF);
 80039b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80039b8:	161b      	asrs	r3, r3, #24
 80039ba:	b2db      	uxtb	r3, r3
 80039bc:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    regs[1] = (unsigned char)((accel_bias_body[0] >> 16) & 0xFF);
 80039c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80039c2:	141b      	asrs	r3, r3, #16
 80039c4:	b2db      	uxtb	r3, r3
 80039c6:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    regs[2] = (unsigned char)((accel_bias_body[0] >> 8) & 0xFF);
 80039ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80039cc:	121b      	asrs	r3, r3, #8
 80039ce:	b2db      	uxtb	r3, r3
 80039d0:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
    regs[3] = (unsigned char)(accel_bias_body[0] & 0xFF);
 80039d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80039d6:	b2db      	uxtb	r3, r3
 80039d8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    regs[4] = (unsigned char)((accel_bias_body[1] >> 24) & 0xFF);
 80039dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039de:	161b      	asrs	r3, r3, #24
 80039e0:	b2db      	uxtb	r3, r3
 80039e2:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    regs[5] = (unsigned char)((accel_bias_body[1] >> 16) & 0xFF);
 80039e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039e8:	141b      	asrs	r3, r3, #16
 80039ea:	b2db      	uxtb	r3, r3
 80039ec:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    regs[6] = (unsigned char)((accel_bias_body[1] >> 8) & 0xFF);
 80039f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039f2:	121b      	asrs	r3, r3, #8
 80039f4:	b2db      	uxtb	r3, r3
 80039f6:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    regs[7] = (unsigned char)(accel_bias_body[1] & 0xFF);
 80039fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039fc:	b2db      	uxtb	r3, r3
 80039fe:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    regs[8] = (unsigned char)((accel_bias_body[2] >> 24) & 0xFF);
 8003a02:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003a04:	161b      	asrs	r3, r3, #24
 8003a06:	b2db      	uxtb	r3, r3
 8003a08:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
    regs[9] = (unsigned char)((accel_bias_body[2] >> 16) & 0xFF);
 8003a0c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003a0e:	141b      	asrs	r3, r3, #16
 8003a10:	b2db      	uxtb	r3, r3
 8003a12:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
    regs[10] = (unsigned char)((accel_bias_body[2] >> 8) & 0xFF);
 8003a16:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003a18:	121b      	asrs	r3, r3, #8
 8003a1a:	b2db      	uxtb	r3, r3
 8003a1c:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
    regs[11] = (unsigned char)(accel_bias_body[2] & 0xFF);
 8003a20:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003a22:	b2db      	uxtb	r3, r3
 8003a24:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
    return mpu_write_mem(D_ACCEL_BIAS, 12, regs);
 8003a28:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003a2c:	461a      	mov	r2, r3
 8003a2e:	210c      	movs	r1, #12
 8003a30:	f44f 7025 	mov.w	r0, #660	@ 0x294
 8003a34:	f7ff fb3c 	bl	80030b0 <mpu_write_mem>
 8003a38:	4603      	mov	r3, r0
}
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	3750      	adds	r7, #80	@ 0x50
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a44:	200002c8 	.word	0x200002c8

08003a48 <dmp_set_fifo_rate>:
 *  Only used when DMP is on.
 *  @param[in]  rate    Desired fifo rate (Hz).
 *  @return     0 if successful.
 */
int dmp_set_fifo_rate(unsigned short rate)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b088      	sub	sp, #32
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	4603      	mov	r3, r0
 8003a50:	80fb      	strh	r3, [r7, #6]
    const unsigned char regs_end[12] = {DINAFE, DINAF2, DINAAB,
 8003a52:	4a1f      	ldr	r2, [pc, #124]	@ (8003ad0 <dmp_set_fifo_rate+0x88>)
 8003a54:	f107 0310 	add.w	r3, r7, #16
 8003a58:	ca07      	ldmia	r2, {r0, r1, r2}
 8003a5a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        0xc4, DINAAA, DINAF1, DINADF, DINADF, 0xBB, 0xAF, DINADF, DINADF};
    unsigned short div;
    unsigned char tmp[8];

    if (rate > DMP_SAMPLE_RATE)
 8003a5e:	88fb      	ldrh	r3, [r7, #6]
 8003a60:	2bc8      	cmp	r3, #200	@ 0xc8
 8003a62:	d902      	bls.n	8003a6a <dmp_set_fifo_rate+0x22>
        return -1;
 8003a64:	f04f 33ff 	mov.w	r3, #4294967295
 8003a68:	e02e      	b.n	8003ac8 <dmp_set_fifo_rate+0x80>
    div = DMP_SAMPLE_RATE / rate - 1;
 8003a6a:	88fb      	ldrh	r3, [r7, #6]
 8003a6c:	22c8      	movs	r2, #200	@ 0xc8
 8003a6e:	fb92 f3f3 	sdiv	r3, r2, r3
 8003a72:	b29b      	uxth	r3, r3
 8003a74:	3b01      	subs	r3, #1
 8003a76:	83fb      	strh	r3, [r7, #30]
    tmp[0] = (unsigned char)((div >> 8) & 0xFF);
 8003a78:	8bfb      	ldrh	r3, [r7, #30]
 8003a7a:	0a1b      	lsrs	r3, r3, #8
 8003a7c:	b29b      	uxth	r3, r3
 8003a7e:	b2db      	uxtb	r3, r3
 8003a80:	723b      	strb	r3, [r7, #8]
    tmp[1] = (unsigned char)(div & 0xFF);
 8003a82:	8bfb      	ldrh	r3, [r7, #30]
 8003a84:	b2db      	uxtb	r3, r3
 8003a86:	727b      	strb	r3, [r7, #9]
    if (mpu_write_mem(D_0_22, 2, tmp))
 8003a88:	f107 0308 	add.w	r3, r7, #8
 8003a8c:	461a      	mov	r2, r3
 8003a8e:	2102      	movs	r1, #2
 8003a90:	f240 2016 	movw	r0, #534	@ 0x216
 8003a94:	f7ff fb0c 	bl	80030b0 <mpu_write_mem>
 8003a98:	4603      	mov	r3, r0
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d002      	beq.n	8003aa4 <dmp_set_fifo_rate+0x5c>
        return -1;
 8003a9e:	f04f 33ff 	mov.w	r3, #4294967295
 8003aa2:	e011      	b.n	8003ac8 <dmp_set_fifo_rate+0x80>
    if (mpu_write_mem(CFG_6, 12, (unsigned char*)regs_end))
 8003aa4:	f107 0310 	add.w	r3, r7, #16
 8003aa8:	461a      	mov	r2, r3
 8003aaa:	210c      	movs	r1, #12
 8003aac:	f640 20c1 	movw	r0, #2753	@ 0xac1
 8003ab0:	f7ff fafe 	bl	80030b0 <mpu_write_mem>
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d002      	beq.n	8003ac0 <dmp_set_fifo_rate+0x78>
        return -1;
 8003aba:	f04f 33ff 	mov.w	r3, #4294967295
 8003abe:	e003      	b.n	8003ac8 <dmp_set_fifo_rate+0x80>

    dmp.fifo_rate = rate;
 8003ac0:	4a04      	ldr	r2, [pc, #16]	@ (8003ad4 <dmp_set_fifo_rate+0x8c>)
 8003ac2:	88fb      	ldrh	r3, [r7, #6]
 8003ac4:	8193      	strh	r3, [r2, #12]
    return 0;
 8003ac6:	2300      	movs	r3, #0
}
 8003ac8:	4618      	mov	r0, r3
 8003aca:	3720      	adds	r7, #32
 8003acc:	46bd      	mov	sp, r7
 8003ace:	bd80      	pop	{r7, pc}
 8003ad0:	08014f18 	.word	0x08014f18
 8003ad4:	200002c8 	.word	0x200002c8

08003ad8 <dmp_set_tap_thresh>:
 *  @param[in]  axis    1, 2, and 4 for XYZ accel, respectively.
 *  @param[in]  thresh  Tap threshold, in mg/ms.
 *  @return     0 if successful.
 */
int dmp_set_tap_thresh(unsigned char axis, unsigned short thresh)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b086      	sub	sp, #24
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	4603      	mov	r3, r0
 8003ae0:	460a      	mov	r2, r1
 8003ae2:	71fb      	strb	r3, [r7, #7]
 8003ae4:	4613      	mov	r3, r2
 8003ae6:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[4], accel_fsr;
    float scaled_thresh;
    unsigned short dmp_thresh, dmp_thresh_2;
    if (!(axis & TAP_XYZ) || thresh > 1600)
 8003ae8:	79fb      	ldrb	r3, [r7, #7]
 8003aea:	f003 0307 	and.w	r3, r3, #7
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d003      	beq.n	8003afa <dmp_set_tap_thresh+0x22>
 8003af2:	88bb      	ldrh	r3, [r7, #4]
 8003af4:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8003af8:	d902      	bls.n	8003b00 <dmp_set_tap_thresh+0x28>
        return -1;
 8003afa:	f04f 33ff 	mov.w	r3, #4294967295
 8003afe:	e10b      	b.n	8003d18 <dmp_set_tap_thresh+0x240>

    scaled_thresh = (float)thresh / DMP_SAMPLE_RATE;
 8003b00:	88bb      	ldrh	r3, [r7, #4]
 8003b02:	ee07 3a90 	vmov	s15, r3
 8003b06:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003b0a:	eddf 6a85 	vldr	s13, [pc, #532]	@ 8003d20 <dmp_set_tap_thresh+0x248>
 8003b0e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003b12:	edc7 7a04 	vstr	s15, [r7, #16]

    mpu_get_accel_fsr(&accel_fsr);
 8003b16:	f107 030b 	add.w	r3, r7, #11
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	f7fd fed2 	bl	80018c4 <mpu_get_accel_fsr>
    switch (accel_fsr) {
 8003b20:	7afb      	ldrb	r3, [r7, #11]
 8003b22:	3b02      	subs	r3, #2
 8003b24:	2b0e      	cmp	r3, #14
 8003b26:	d87d      	bhi.n	8003c24 <dmp_set_tap_thresh+0x14c>
 8003b28:	a201      	add	r2, pc, #4	@ (adr r2, 8003b30 <dmp_set_tap_thresh+0x58>)
 8003b2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b2e:	bf00      	nop
 8003b30:	08003b6d 	.word	0x08003b6d
 8003b34:	08003c25 	.word	0x08003c25
 8003b38:	08003b9b 	.word	0x08003b9b
 8003b3c:	08003c25 	.word	0x08003c25
 8003b40:	08003c25 	.word	0x08003c25
 8003b44:	08003c25 	.word	0x08003c25
 8003b48:	08003bc9 	.word	0x08003bc9
 8003b4c:	08003c25 	.word	0x08003c25
 8003b50:	08003c25 	.word	0x08003c25
 8003b54:	08003c25 	.word	0x08003c25
 8003b58:	08003c25 	.word	0x08003c25
 8003b5c:	08003c25 	.word	0x08003c25
 8003b60:	08003c25 	.word	0x08003c25
 8003b64:	08003c25 	.word	0x08003c25
 8003b68:	08003bf7 	.word	0x08003bf7
    case 2:
        dmp_thresh = (unsigned short)(scaled_thresh * 16384);
 8003b6c:	edd7 7a04 	vldr	s15, [r7, #16]
 8003b70:	ed9f 7a6c 	vldr	s14, [pc, #432]	@ 8003d24 <dmp_set_tap_thresh+0x24c>
 8003b74:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003b78:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b7c:	ee17 3a90 	vmov	r3, s15
 8003b80:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 12288);
 8003b82:	edd7 7a04 	vldr	s15, [r7, #16]
 8003b86:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8003d28 <dmp_set_tap_thresh+0x250>
 8003b8a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003b8e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b92:	ee17 3a90 	vmov	r3, s15
 8003b96:	82bb      	strh	r3, [r7, #20]
        break;
 8003b98:	e047      	b.n	8003c2a <dmp_set_tap_thresh+0x152>
    case 4:
        dmp_thresh = (unsigned short)(scaled_thresh * 8192);
 8003b9a:	edd7 7a04 	vldr	s15, [r7, #16]
 8003b9e:	ed9f 7a63 	vldr	s14, [pc, #396]	@ 8003d2c <dmp_set_tap_thresh+0x254>
 8003ba2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003ba6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003baa:	ee17 3a90 	vmov	r3, s15
 8003bae:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 6144);
 8003bb0:	edd7 7a04 	vldr	s15, [r7, #16]
 8003bb4:	ed9f 7a5e 	vldr	s14, [pc, #376]	@ 8003d30 <dmp_set_tap_thresh+0x258>
 8003bb8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003bbc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003bc0:	ee17 3a90 	vmov	r3, s15
 8003bc4:	82bb      	strh	r3, [r7, #20]
        break;
 8003bc6:	e030      	b.n	8003c2a <dmp_set_tap_thresh+0x152>
    case 8:
        dmp_thresh = (unsigned short)(scaled_thresh * 4096);
 8003bc8:	edd7 7a04 	vldr	s15, [r7, #16]
 8003bcc:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8003d34 <dmp_set_tap_thresh+0x25c>
 8003bd0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003bd4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003bd8:	ee17 3a90 	vmov	r3, s15
 8003bdc:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 3072);
 8003bde:	edd7 7a04 	vldr	s15, [r7, #16]
 8003be2:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8003d38 <dmp_set_tap_thresh+0x260>
 8003be6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003bea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003bee:	ee17 3a90 	vmov	r3, s15
 8003bf2:	82bb      	strh	r3, [r7, #20]
        break;
 8003bf4:	e019      	b.n	8003c2a <dmp_set_tap_thresh+0x152>
    case 16:
        dmp_thresh = (unsigned short)(scaled_thresh * 2048);
 8003bf6:	edd7 7a04 	vldr	s15, [r7, #16]
 8003bfa:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 8003d3c <dmp_set_tap_thresh+0x264>
 8003bfe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003c02:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003c06:	ee17 3a90 	vmov	r3, s15
 8003c0a:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 1536);
 8003c0c:	edd7 7a04 	vldr	s15, [r7, #16]
 8003c10:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8003d40 <dmp_set_tap_thresh+0x268>
 8003c14:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003c18:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003c1c:	ee17 3a90 	vmov	r3, s15
 8003c20:	82bb      	strh	r3, [r7, #20]
        break;
 8003c22:	e002      	b.n	8003c2a <dmp_set_tap_thresh+0x152>
    default:
        return -1;
 8003c24:	f04f 33ff 	mov.w	r3, #4294967295
 8003c28:	e076      	b.n	8003d18 <dmp_set_tap_thresh+0x240>
    }
    tmp[0] = (unsigned char)(dmp_thresh >> 8);
 8003c2a:	8afb      	ldrh	r3, [r7, #22]
 8003c2c:	0a1b      	lsrs	r3, r3, #8
 8003c2e:	b29b      	uxth	r3, r3
 8003c30:	b2db      	uxtb	r3, r3
 8003c32:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_thresh & 0xFF);
 8003c34:	8afb      	ldrh	r3, [r7, #22]
 8003c36:	b2db      	uxtb	r3, r3
 8003c38:	737b      	strb	r3, [r7, #13]
    tmp[2] = (unsigned char)(dmp_thresh_2 >> 8);
 8003c3a:	8abb      	ldrh	r3, [r7, #20]
 8003c3c:	0a1b      	lsrs	r3, r3, #8
 8003c3e:	b29b      	uxth	r3, r3
 8003c40:	b2db      	uxtb	r3, r3
 8003c42:	73bb      	strb	r3, [r7, #14]
    tmp[3] = (unsigned char)(dmp_thresh_2 & 0xFF);
 8003c44:	8abb      	ldrh	r3, [r7, #20]
 8003c46:	b2db      	uxtb	r3, r3
 8003c48:	73fb      	strb	r3, [r7, #15]

    if (axis & TAP_X) {
 8003c4a:	79fb      	ldrb	r3, [r7, #7]
 8003c4c:	f003 0301 	and.w	r3, r3, #1
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d01c      	beq.n	8003c8e <dmp_set_tap_thresh+0x1b6>
        if (mpu_write_mem(DMP_TAP_THX, 2, tmp))
 8003c54:	f107 030c 	add.w	r3, r7, #12
 8003c58:	461a      	mov	r2, r3
 8003c5a:	2102      	movs	r1, #2
 8003c5c:	f44f 70ea 	mov.w	r0, #468	@ 0x1d4
 8003c60:	f7ff fa26 	bl	80030b0 <mpu_write_mem>
 8003c64:	4603      	mov	r3, r0
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d002      	beq.n	8003c70 <dmp_set_tap_thresh+0x198>
            return -1;
 8003c6a:	f04f 33ff 	mov.w	r3, #4294967295
 8003c6e:	e053      	b.n	8003d18 <dmp_set_tap_thresh+0x240>
        if (mpu_write_mem(D_1_36, 2, tmp+2))
 8003c70:	f107 030c 	add.w	r3, r7, #12
 8003c74:	3302      	adds	r3, #2
 8003c76:	461a      	mov	r2, r3
 8003c78:	2102      	movs	r1, #2
 8003c7a:	f44f 7092 	mov.w	r0, #292	@ 0x124
 8003c7e:	f7ff fa17 	bl	80030b0 <mpu_write_mem>
 8003c82:	4603      	mov	r3, r0
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d002      	beq.n	8003c8e <dmp_set_tap_thresh+0x1b6>
            return -1;
 8003c88:	f04f 33ff 	mov.w	r3, #4294967295
 8003c8c:	e044      	b.n	8003d18 <dmp_set_tap_thresh+0x240>
    }
    if (axis & TAP_Y) {
 8003c8e:	79fb      	ldrb	r3, [r7, #7]
 8003c90:	f003 0302 	and.w	r3, r3, #2
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d01c      	beq.n	8003cd2 <dmp_set_tap_thresh+0x1fa>
        if (mpu_write_mem(DMP_TAP_THY, 2, tmp))
 8003c98:	f107 030c 	add.w	r3, r7, #12
 8003c9c:	461a      	mov	r2, r3
 8003c9e:	2102      	movs	r1, #2
 8003ca0:	f44f 70ec 	mov.w	r0, #472	@ 0x1d8
 8003ca4:	f7ff fa04 	bl	80030b0 <mpu_write_mem>
 8003ca8:	4603      	mov	r3, r0
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d002      	beq.n	8003cb4 <dmp_set_tap_thresh+0x1dc>
            return -1;
 8003cae:	f04f 33ff 	mov.w	r3, #4294967295
 8003cb2:	e031      	b.n	8003d18 <dmp_set_tap_thresh+0x240>
        if (mpu_write_mem(D_1_40, 2, tmp+2))
 8003cb4:	f107 030c 	add.w	r3, r7, #12
 8003cb8:	3302      	adds	r3, #2
 8003cba:	461a      	mov	r2, r3
 8003cbc:	2102      	movs	r1, #2
 8003cbe:	f44f 7094 	mov.w	r0, #296	@ 0x128
 8003cc2:	f7ff f9f5 	bl	80030b0 <mpu_write_mem>
 8003cc6:	4603      	mov	r3, r0
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d002      	beq.n	8003cd2 <dmp_set_tap_thresh+0x1fa>
            return -1;
 8003ccc:	f04f 33ff 	mov.w	r3, #4294967295
 8003cd0:	e022      	b.n	8003d18 <dmp_set_tap_thresh+0x240>
    }
    if (axis & TAP_Z) {
 8003cd2:	79fb      	ldrb	r3, [r7, #7]
 8003cd4:	f003 0304 	and.w	r3, r3, #4
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d01c      	beq.n	8003d16 <dmp_set_tap_thresh+0x23e>
        if (mpu_write_mem(DMP_TAP_THZ, 2, tmp))
 8003cdc:	f107 030c 	add.w	r3, r7, #12
 8003ce0:	461a      	mov	r2, r3
 8003ce2:	2102      	movs	r1, #2
 8003ce4:	f44f 70ee 	mov.w	r0, #476	@ 0x1dc
 8003ce8:	f7ff f9e2 	bl	80030b0 <mpu_write_mem>
 8003cec:	4603      	mov	r3, r0
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d002      	beq.n	8003cf8 <dmp_set_tap_thresh+0x220>
            return -1;
 8003cf2:	f04f 33ff 	mov.w	r3, #4294967295
 8003cf6:	e00f      	b.n	8003d18 <dmp_set_tap_thresh+0x240>
        if (mpu_write_mem(D_1_44, 2, tmp+2))
 8003cf8:	f107 030c 	add.w	r3, r7, #12
 8003cfc:	3302      	adds	r3, #2
 8003cfe:	461a      	mov	r2, r3
 8003d00:	2102      	movs	r1, #2
 8003d02:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8003d06:	f7ff f9d3 	bl	80030b0 <mpu_write_mem>
 8003d0a:	4603      	mov	r3, r0
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d002      	beq.n	8003d16 <dmp_set_tap_thresh+0x23e>
            return -1;
 8003d10:	f04f 33ff 	mov.w	r3, #4294967295
 8003d14:	e000      	b.n	8003d18 <dmp_set_tap_thresh+0x240>
    }
    return 0;
 8003d16:	2300      	movs	r3, #0
}
 8003d18:	4618      	mov	r0, r3
 8003d1a:	3718      	adds	r7, #24
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	bd80      	pop	{r7, pc}
 8003d20:	43480000 	.word	0x43480000
 8003d24:	46800000 	.word	0x46800000
 8003d28:	46400000 	.word	0x46400000
 8003d2c:	46000000 	.word	0x46000000
 8003d30:	45c00000 	.word	0x45c00000
 8003d34:	45800000 	.word	0x45800000
 8003d38:	45400000 	.word	0x45400000
 8003d3c:	45000000 	.word	0x45000000
 8003d40:	44c00000 	.word	0x44c00000

08003d44 <dmp_set_tap_axes>:
 *  @brief      Set which axes will register a tap.
 *  @param[in]  axis    1, 2, and 4 for XYZ, respectively.
 *  @return     0 if successful.
 */
int dmp_set_tap_axes(unsigned char axis)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b084      	sub	sp, #16
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp = 0;
 8003d4e:	2300      	movs	r3, #0
 8003d50:	73fb      	strb	r3, [r7, #15]

    if (axis & TAP_X)
 8003d52:	79fb      	ldrb	r3, [r7, #7]
 8003d54:	f003 0301 	and.w	r3, r3, #1
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d004      	beq.n	8003d66 <dmp_set_tap_axes+0x22>
        tmp |= 0x30;
 8003d5c:	7bfb      	ldrb	r3, [r7, #15]
 8003d5e:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8003d62:	b2db      	uxtb	r3, r3
 8003d64:	73fb      	strb	r3, [r7, #15]
    if (axis & TAP_Y)
 8003d66:	79fb      	ldrb	r3, [r7, #7]
 8003d68:	f003 0302 	and.w	r3, r3, #2
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d004      	beq.n	8003d7a <dmp_set_tap_axes+0x36>
        tmp |= 0x0C;
 8003d70:	7bfb      	ldrb	r3, [r7, #15]
 8003d72:	f043 030c 	orr.w	r3, r3, #12
 8003d76:	b2db      	uxtb	r3, r3
 8003d78:	73fb      	strb	r3, [r7, #15]
    if (axis & TAP_Z)
 8003d7a:	79fb      	ldrb	r3, [r7, #7]
 8003d7c:	f003 0304 	and.w	r3, r3, #4
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d004      	beq.n	8003d8e <dmp_set_tap_axes+0x4a>
        tmp |= 0x03;
 8003d84:	7bfb      	ldrb	r3, [r7, #15]
 8003d86:	f043 0303 	orr.w	r3, r3, #3
 8003d8a:	b2db      	uxtb	r3, r3
 8003d8c:	73fb      	strb	r3, [r7, #15]
    return mpu_write_mem(D_1_72, 1, &tmp);
 8003d8e:	f107 030f 	add.w	r3, r7, #15
 8003d92:	461a      	mov	r2, r3
 8003d94:	2101      	movs	r1, #1
 8003d96:	f44f 70a4 	mov.w	r0, #328	@ 0x148
 8003d9a:	f7ff f989 	bl	80030b0 <mpu_write_mem>
 8003d9e:	4603      	mov	r3, r0
}
 8003da0:	4618      	mov	r0, r3
 8003da2:	3710      	adds	r7, #16
 8003da4:	46bd      	mov	sp, r7
 8003da6:	bd80      	pop	{r7, pc}

08003da8 <dmp_set_tap_count>:
 *  @brief      Set minimum number of taps needed for an interrupt.
 *  @param[in]  min_taps    Minimum consecutive taps (1-4).
 *  @return     0 if successful.
 */
int dmp_set_tap_count(unsigned char min_taps)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b084      	sub	sp, #16
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	4603      	mov	r3, r0
 8003db0:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (min_taps < 1)
 8003db2:	79fb      	ldrb	r3, [r7, #7]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d102      	bne.n	8003dbe <dmp_set_tap_count+0x16>
        min_taps = 1;
 8003db8:	2301      	movs	r3, #1
 8003dba:	71fb      	strb	r3, [r7, #7]
 8003dbc:	e004      	b.n	8003dc8 <dmp_set_tap_count+0x20>
    else if (min_taps > 4)
 8003dbe:	79fb      	ldrb	r3, [r7, #7]
 8003dc0:	2b04      	cmp	r3, #4
 8003dc2:	d901      	bls.n	8003dc8 <dmp_set_tap_count+0x20>
        min_taps = 4;
 8003dc4:	2304      	movs	r3, #4
 8003dc6:	71fb      	strb	r3, [r7, #7]

    tmp = min_taps - 1;
 8003dc8:	79fb      	ldrb	r3, [r7, #7]
 8003dca:	3b01      	subs	r3, #1
 8003dcc:	b2db      	uxtb	r3, r3
 8003dce:	73fb      	strb	r3, [r7, #15]
    return mpu_write_mem(D_1_79, 1, &tmp);
 8003dd0:	f107 030f 	add.w	r3, r7, #15
 8003dd4:	461a      	mov	r2, r3
 8003dd6:	2101      	movs	r1, #1
 8003dd8:	f240 104f 	movw	r0, #335	@ 0x14f
 8003ddc:	f7ff f968 	bl	80030b0 <mpu_write_mem>
 8003de0:	4603      	mov	r3, r0
}
 8003de2:	4618      	mov	r0, r3
 8003de4:	3710      	adds	r7, #16
 8003de6:	46bd      	mov	sp, r7
 8003de8:	bd80      	pop	{r7, pc}
	...

08003dec <dmp_set_tap_time>:
 *  @brief      Set length between valid taps.
 *  @param[in]  time    Milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time(unsigned short time)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b084      	sub	sp, #16
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	4603      	mov	r3, r0
 8003df4:	80fb      	strh	r3, [r7, #6]
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 8003df6:	88fb      	ldrh	r3, [r7, #6]
 8003df8:	4a0c      	ldr	r2, [pc, #48]	@ (8003e2c <dmp_set_tap_time+0x40>)
 8003dfa:	fba2 2303 	umull	r2, r3, r2, r3
 8003dfe:	089b      	lsrs	r3, r3, #2
 8003e00:	81fb      	strh	r3, [r7, #14]
    tmp[0] = (unsigned char)(dmp_time >> 8);
 8003e02:	89fb      	ldrh	r3, [r7, #14]
 8003e04:	0a1b      	lsrs	r3, r3, #8
 8003e06:	b29b      	uxth	r3, r3
 8003e08:	b2db      	uxtb	r3, r3
 8003e0a:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 8003e0c:	89fb      	ldrh	r3, [r7, #14]
 8003e0e:	b2db      	uxtb	r3, r3
 8003e10:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(DMP_TAPW_MIN, 2, tmp);
 8003e12:	f107 030c 	add.w	r3, r7, #12
 8003e16:	461a      	mov	r2, r3
 8003e18:	2102      	movs	r1, #2
 8003e1a:	f44f 70ef 	mov.w	r0, #478	@ 0x1de
 8003e1e:	f7ff f947 	bl	80030b0 <mpu_write_mem>
 8003e22:	4603      	mov	r3, r0
}
 8003e24:	4618      	mov	r0, r3
 8003e26:	3710      	adds	r7, #16
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	bd80      	pop	{r7, pc}
 8003e2c:	cccccccd 	.word	0xcccccccd

08003e30 <dmp_set_tap_time_multi>:
 *  @brief      Set max time between taps to register as a multi-tap.
 *  @param[in]  time    Max milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time_multi(unsigned short time)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b084      	sub	sp, #16
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	4603      	mov	r3, r0
 8003e38:	80fb      	strh	r3, [r7, #6]
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 8003e3a:	88fb      	ldrh	r3, [r7, #6]
 8003e3c:	4a0c      	ldr	r2, [pc, #48]	@ (8003e70 <dmp_set_tap_time_multi+0x40>)
 8003e3e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e42:	089b      	lsrs	r3, r3, #2
 8003e44:	81fb      	strh	r3, [r7, #14]
    tmp[0] = (unsigned char)(dmp_time >> 8);
 8003e46:	89fb      	ldrh	r3, [r7, #14]
 8003e48:	0a1b      	lsrs	r3, r3, #8
 8003e4a:	b29b      	uxth	r3, r3
 8003e4c:	b2db      	uxtb	r3, r3
 8003e4e:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 8003e50:	89fb      	ldrh	r3, [r7, #14]
 8003e52:	b2db      	uxtb	r3, r3
 8003e54:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_218, 2, tmp);
 8003e56:	f107 030c 	add.w	r3, r7, #12
 8003e5a:	461a      	mov	r2, r3
 8003e5c:	2102      	movs	r1, #2
 8003e5e:	f44f 70ed 	mov.w	r0, #474	@ 0x1da
 8003e62:	f7ff f925 	bl	80030b0 <mpu_write_mem>
 8003e66:	4603      	mov	r3, r0
}
 8003e68:	4618      	mov	r0, r3
 8003e6a:	3710      	adds	r7, #16
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	bd80      	pop	{r7, pc}
 8003e70:	cccccccd 	.word	0xcccccccd

08003e74 <dmp_set_shake_reject_thresh>:
 *  @param[in]  sf      Gyro scale factor.
 *  @param[in]  thresh  Gyro threshold in dps.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_thresh(long sf, unsigned short thresh)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b084      	sub	sp, #16
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
 8003e7c:	460b      	mov	r3, r1
 8003e7e:	807b      	strh	r3, [r7, #2]
    unsigned char tmp[4];
    long thresh_scaled = sf / 1000 * thresh;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	4a13      	ldr	r2, [pc, #76]	@ (8003ed0 <dmp_set_shake_reject_thresh+0x5c>)
 8003e84:	fb82 1203 	smull	r1, r2, r2, r3
 8003e88:	1192      	asrs	r2, r2, #6
 8003e8a:	17db      	asrs	r3, r3, #31
 8003e8c:	1ad3      	subs	r3, r2, r3
 8003e8e:	887a      	ldrh	r2, [r7, #2]
 8003e90:	fb02 f303 	mul.w	r3, r2, r3
 8003e94:	60fb      	str	r3, [r7, #12]
    tmp[0] = (unsigned char)(((long)thresh_scaled >> 24) & 0xFF);
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	161b      	asrs	r3, r3, #24
 8003e9a:	b2db      	uxtb	r3, r3
 8003e9c:	723b      	strb	r3, [r7, #8]
    tmp[1] = (unsigned char)(((long)thresh_scaled >> 16) & 0xFF);
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	141b      	asrs	r3, r3, #16
 8003ea2:	b2db      	uxtb	r3, r3
 8003ea4:	727b      	strb	r3, [r7, #9]
    tmp[2] = (unsigned char)(((long)thresh_scaled >> 8) & 0xFF);
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	121b      	asrs	r3, r3, #8
 8003eaa:	b2db      	uxtb	r3, r3
 8003eac:	72bb      	strb	r3, [r7, #10]
    tmp[3] = (unsigned char)((long)thresh_scaled & 0xFF);
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	b2db      	uxtb	r3, r3
 8003eb2:	72fb      	strb	r3, [r7, #11]
    return mpu_write_mem(D_1_92, 4, tmp);
 8003eb4:	f107 0308 	add.w	r3, r7, #8
 8003eb8:	461a      	mov	r2, r3
 8003eba:	2104      	movs	r1, #4
 8003ebc:	f44f 70ae 	mov.w	r0, #348	@ 0x15c
 8003ec0:	f7ff f8f6 	bl	80030b0 <mpu_write_mem>
 8003ec4:	4603      	mov	r3, r0
}
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	3710      	adds	r7, #16
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	bd80      	pop	{r7, pc}
 8003ece:	bf00      	nop
 8003ed0:	10624dd3 	.word	0x10624dd3

08003ed4 <dmp_set_shake_reject_time>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_time(unsigned short time)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b084      	sub	sp, #16
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	4603      	mov	r3, r0
 8003edc:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
 8003ede:	88fb      	ldrh	r3, [r7, #6]
 8003ee0:	4a0c      	ldr	r2, [pc, #48]	@ (8003f14 <dmp_set_shake_reject_time+0x40>)
 8003ee2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ee6:	089b      	lsrs	r3, r3, #2
 8003ee8:	80fb      	strh	r3, [r7, #6]
    tmp[0] = time >> 8;
 8003eea:	88fb      	ldrh	r3, [r7, #6]
 8003eec:	0a1b      	lsrs	r3, r3, #8
 8003eee:	b29b      	uxth	r3, r3
 8003ef0:	b2db      	uxtb	r3, r3
 8003ef2:	733b      	strb	r3, [r7, #12]
    tmp[1] = time & 0xFF;
 8003ef4:	88fb      	ldrh	r3, [r7, #6]
 8003ef6:	b2db      	uxtb	r3, r3
 8003ef8:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_90,2,tmp);
 8003efa:	f107 030c 	add.w	r3, r7, #12
 8003efe:	461a      	mov	r2, r3
 8003f00:	2102      	movs	r1, #2
 8003f02:	f44f 70ad 	mov.w	r0, #346	@ 0x15a
 8003f06:	f7ff f8d3 	bl	80030b0 <mpu_write_mem>
 8003f0a:	4603      	mov	r3, r0
}
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	3710      	adds	r7, #16
 8003f10:	46bd      	mov	sp, r7
 8003f12:	bd80      	pop	{r7, pc}
 8003f14:	cccccccd 	.word	0xcccccccd

08003f18 <dmp_set_shake_reject_timeout>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_timeout(unsigned short time)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b084      	sub	sp, #16
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	4603      	mov	r3, r0
 8003f20:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
 8003f22:	88fb      	ldrh	r3, [r7, #6]
 8003f24:	4a0c      	ldr	r2, [pc, #48]	@ (8003f58 <dmp_set_shake_reject_timeout+0x40>)
 8003f26:	fba2 2303 	umull	r2, r3, r2, r3
 8003f2a:	089b      	lsrs	r3, r3, #2
 8003f2c:	80fb      	strh	r3, [r7, #6]
    tmp[0] = time >> 8;
 8003f2e:	88fb      	ldrh	r3, [r7, #6]
 8003f30:	0a1b      	lsrs	r3, r3, #8
 8003f32:	b29b      	uxth	r3, r3
 8003f34:	b2db      	uxtb	r3, r3
 8003f36:	733b      	strb	r3, [r7, #12]
    tmp[1] = time & 0xFF;
 8003f38:	88fb      	ldrh	r3, [r7, #6]
 8003f3a:	b2db      	uxtb	r3, r3
 8003f3c:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_88,2,tmp);
 8003f3e:	f107 030c 	add.w	r3, r7, #12
 8003f42:	461a      	mov	r2, r3
 8003f44:	2102      	movs	r1, #2
 8003f46:	f44f 70ac 	mov.w	r0, #344	@ 0x158
 8003f4a:	f7ff f8b1 	bl	80030b0 <mpu_write_mem>
 8003f4e:	4603      	mov	r3, r0
}
 8003f50:	4618      	mov	r0, r3
 8003f52:	3710      	adds	r7, #16
 8003f54:	46bd      	mov	sp, r7
 8003f56:	bd80      	pop	{r7, pc}
 8003f58:	cccccccd 	.word	0xcccccccd

08003f5c <dmp_enable_feature>:
 *  mutually exclusive.
 *  @param[in]  mask    Mask of features to enable.
 *  @return     0 if successful.
 */
int dmp_enable_feature(unsigned short mask)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b086      	sub	sp, #24
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	4603      	mov	r3, r0
 8003f64:	80fb      	strh	r3, [r7, #6]

    /* TODO: All of these settings can probably be integrated into the default
     * DMP image.
     */
    /* Set integration scale factor. */
    tmp[0] = (unsigned char)((GYRO_SF >> 24) & 0xFF);
 8003f66:	2302      	movs	r3, #2
 8003f68:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)((GYRO_SF >> 16) & 0xFF);
 8003f6a:	23ca      	movs	r3, #202	@ 0xca
 8003f6c:	737b      	strb	r3, [r7, #13]
    tmp[2] = (unsigned char)((GYRO_SF >> 8) & 0xFF);
 8003f6e:	23e3      	movs	r3, #227	@ 0xe3
 8003f70:	73bb      	strb	r3, [r7, #14]
    tmp[3] = (unsigned char)(GYRO_SF & 0xFF);
 8003f72:	2309      	movs	r3, #9
 8003f74:	73fb      	strb	r3, [r7, #15]
    mpu_write_mem(D_0_104, 4, tmp);
 8003f76:	f107 030c 	add.w	r3, r7, #12
 8003f7a:	461a      	mov	r2, r3
 8003f7c:	2104      	movs	r1, #4
 8003f7e:	2068      	movs	r0, #104	@ 0x68
 8003f80:	f7ff f896 	bl	80030b0 <mpu_write_mem>

    /* Send sensor data to the FIFO. */
    tmp[0] = 0xA3;
 8003f84:	23a3      	movs	r3, #163	@ 0xa3
 8003f86:	733b      	strb	r3, [r7, #12]
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL) {
 8003f88:	88fb      	ldrh	r3, [r7, #6]
 8003f8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d006      	beq.n	8003fa0 <dmp_enable_feature+0x44>
        tmp[1] = 0xC0;
 8003f92:	23c0      	movs	r3, #192	@ 0xc0
 8003f94:	737b      	strb	r3, [r7, #13]
        tmp[2] = 0xC8;
 8003f96:	23c8      	movs	r3, #200	@ 0xc8
 8003f98:	73bb      	strb	r3, [r7, #14]
        tmp[3] = 0xC2;
 8003f9a:	23c2      	movs	r3, #194	@ 0xc2
 8003f9c:	73fb      	strb	r3, [r7, #15]
 8003f9e:	e005      	b.n	8003fac <dmp_enable_feature+0x50>
    } else {
        tmp[1] = 0xA3;
 8003fa0:	23a3      	movs	r3, #163	@ 0xa3
 8003fa2:	737b      	strb	r3, [r7, #13]
        tmp[2] = 0xA3;
 8003fa4:	23a3      	movs	r3, #163	@ 0xa3
 8003fa6:	73bb      	strb	r3, [r7, #14]
        tmp[3] = 0xA3;
 8003fa8:	23a3      	movs	r3, #163	@ 0xa3
 8003faa:	73fb      	strb	r3, [r7, #15]
    }
    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 8003fac:	88fb      	ldrh	r3, [r7, #6]
 8003fae:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d006      	beq.n	8003fc4 <dmp_enable_feature+0x68>
        tmp[4] = 0xC4;
 8003fb6:	23c4      	movs	r3, #196	@ 0xc4
 8003fb8:	743b      	strb	r3, [r7, #16]
        tmp[5] = 0xCC;
 8003fba:	23cc      	movs	r3, #204	@ 0xcc
 8003fbc:	747b      	strb	r3, [r7, #17]
        tmp[6] = 0xC6;
 8003fbe:	23c6      	movs	r3, #198	@ 0xc6
 8003fc0:	74bb      	strb	r3, [r7, #18]
 8003fc2:	e005      	b.n	8003fd0 <dmp_enable_feature+0x74>
    } else {
        tmp[4] = 0xA3;
 8003fc4:	23a3      	movs	r3, #163	@ 0xa3
 8003fc6:	743b      	strb	r3, [r7, #16]
        tmp[5] = 0xA3;
 8003fc8:	23a3      	movs	r3, #163	@ 0xa3
 8003fca:	747b      	strb	r3, [r7, #17]
        tmp[6] = 0xA3;
 8003fcc:	23a3      	movs	r3, #163	@ 0xa3
 8003fce:	74bb      	strb	r3, [r7, #18]
    }
    tmp[7] = 0xA3;
 8003fd0:	23a3      	movs	r3, #163	@ 0xa3
 8003fd2:	74fb      	strb	r3, [r7, #19]
    tmp[8] = 0xA3;
 8003fd4:	23a3      	movs	r3, #163	@ 0xa3
 8003fd6:	753b      	strb	r3, [r7, #20]
    tmp[9] = 0xA3;
 8003fd8:	23a3      	movs	r3, #163	@ 0xa3
 8003fda:	757b      	strb	r3, [r7, #21]
    mpu_write_mem(CFG_15,10,tmp);
 8003fdc:	f107 030c 	add.w	r3, r7, #12
 8003fe0:	461a      	mov	r2, r3
 8003fe2:	210a      	movs	r1, #10
 8003fe4:	f640 20a7 	movw	r0, #2727	@ 0xaa7
 8003fe8:	f7ff f862 	bl	80030b0 <mpu_write_mem>

    /* Send gesture data to the FIFO. */
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 8003fec:	88fb      	ldrh	r3, [r7, #6]
 8003fee:	f003 0303 	and.w	r3, r3, #3
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d002      	beq.n	8003ffc <dmp_enable_feature+0xa0>
        tmp[0] = DINA20;
 8003ff6:	2320      	movs	r3, #32
 8003ff8:	733b      	strb	r3, [r7, #12]
 8003ffa:	e001      	b.n	8004000 <dmp_enable_feature+0xa4>
    else
        tmp[0] = 0xD8;
 8003ffc:	23d8      	movs	r3, #216	@ 0xd8
 8003ffe:	733b      	strb	r3, [r7, #12]
    mpu_write_mem(CFG_27,1,tmp);
 8004000:	f107 030c 	add.w	r3, r7, #12
 8004004:	461a      	mov	r2, r3
 8004006:	2101      	movs	r1, #1
 8004008:	f640 20b6 	movw	r0, #2742	@ 0xab6
 800400c:	f7ff f850 	bl	80030b0 <mpu_write_mem>

    if (mask & DMP_FEATURE_GYRO_CAL)
 8004010:	88fb      	ldrh	r3, [r7, #6]
 8004012:	f003 0320 	and.w	r3, r3, #32
 8004016:	2b00      	cmp	r3, #0
 8004018:	d003      	beq.n	8004022 <dmp_enable_feature+0xc6>
        dmp_enable_gyro_cal(1);
 800401a:	2001      	movs	r0, #1
 800401c:	f000 f8c6 	bl	80041ac <dmp_enable_gyro_cal>
 8004020:	e002      	b.n	8004028 <dmp_enable_feature+0xcc>
    else
        dmp_enable_gyro_cal(0);
 8004022:	2000      	movs	r0, #0
 8004024:	f000 f8c2 	bl	80041ac <dmp_enable_gyro_cal>

    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 8004028:	88fb      	ldrh	r3, [r7, #6]
 800402a:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800402e:	2b00      	cmp	r3, #0
 8004030:	d01d      	beq.n	800406e <dmp_enable_feature+0x112>
        if (mask & DMP_FEATURE_SEND_CAL_GYRO) {
 8004032:	88fb      	ldrh	r3, [r7, #6]
 8004034:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004038:	2b00      	cmp	r3, #0
 800403a:	d008      	beq.n	800404e <dmp_enable_feature+0xf2>
            tmp[0] = 0xB2;
 800403c:	23b2      	movs	r3, #178	@ 0xb2
 800403e:	733b      	strb	r3, [r7, #12]
            tmp[1] = 0x8B;
 8004040:	238b      	movs	r3, #139	@ 0x8b
 8004042:	737b      	strb	r3, [r7, #13]
            tmp[2] = 0xB6;
 8004044:	23b6      	movs	r3, #182	@ 0xb6
 8004046:	73bb      	strb	r3, [r7, #14]
            tmp[3] = 0x9B;
 8004048:	239b      	movs	r3, #155	@ 0x9b
 800404a:	73fb      	strb	r3, [r7, #15]
 800404c:	e007      	b.n	800405e <dmp_enable_feature+0x102>
        } else {
            tmp[0] = DINAC0;
 800404e:	23b0      	movs	r3, #176	@ 0xb0
 8004050:	733b      	strb	r3, [r7, #12]
            tmp[1] = DINA80;
 8004052:	2380      	movs	r3, #128	@ 0x80
 8004054:	737b      	strb	r3, [r7, #13]
            tmp[2] = DINAC2;
 8004056:	23b4      	movs	r3, #180	@ 0xb4
 8004058:	73bb      	strb	r3, [r7, #14]
            tmp[3] = DINA90;
 800405a:	2390      	movs	r3, #144	@ 0x90
 800405c:	73fb      	strb	r3, [r7, #15]
        }
        mpu_write_mem(CFG_GYRO_RAW_DATA, 4, tmp);
 800405e:	f107 030c 	add.w	r3, r7, #12
 8004062:	461a      	mov	r2, r3
 8004064:	2104      	movs	r1, #4
 8004066:	f640 20a2 	movw	r0, #2722	@ 0xaa2
 800406a:	f7ff f821 	bl	80030b0 <mpu_write_mem>
    }

    if (mask & DMP_FEATURE_TAP) {
 800406e:	88fb      	ldrh	r3, [r7, #6]
 8004070:	f003 0301 	and.w	r3, r3, #1
 8004074:	2b00      	cmp	r3, #0
 8004076:	d025      	beq.n	80040c4 <dmp_enable_feature+0x168>
        /* Enable tap. */
        tmp[0] = 0xF8;
 8004078:	23f8      	movs	r3, #248	@ 0xf8
 800407a:	733b      	strb	r3, [r7, #12]
        mpu_write_mem(CFG_20, 1, tmp);
 800407c:	f107 030c 	add.w	r3, r7, #12
 8004080:	461a      	mov	r2, r3
 8004082:	2101      	movs	r1, #1
 8004084:	f44f 600b 	mov.w	r0, #2224	@ 0x8b0
 8004088:	f7ff f812 	bl	80030b0 <mpu_write_mem>
        dmp_set_tap_thresh(TAP_XYZ, 250);
 800408c:	21fa      	movs	r1, #250	@ 0xfa
 800408e:	2007      	movs	r0, #7
 8004090:	f7ff fd22 	bl	8003ad8 <dmp_set_tap_thresh>
        dmp_set_tap_axes(TAP_XYZ);
 8004094:	2007      	movs	r0, #7
 8004096:	f7ff fe55 	bl	8003d44 <dmp_set_tap_axes>
        dmp_set_tap_count(1);
 800409a:	2001      	movs	r0, #1
 800409c:	f7ff fe84 	bl	8003da8 <dmp_set_tap_count>
        dmp_set_tap_time(100);
 80040a0:	2064      	movs	r0, #100	@ 0x64
 80040a2:	f7ff fea3 	bl	8003dec <dmp_set_tap_time>
        dmp_set_tap_time_multi(500);
 80040a6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80040aa:	f7ff fec1 	bl	8003e30 <dmp_set_tap_time_multi>

        dmp_set_shake_reject_thresh(GYRO_SF, 200);
 80040ae:	21c8      	movs	r1, #200	@ 0xc8
 80040b0:	483c      	ldr	r0, [pc, #240]	@ (80041a4 <dmp_enable_feature+0x248>)
 80040b2:	f7ff fedf 	bl	8003e74 <dmp_set_shake_reject_thresh>
        dmp_set_shake_reject_time(40);
 80040b6:	2028      	movs	r0, #40	@ 0x28
 80040b8:	f7ff ff0c 	bl	8003ed4 <dmp_set_shake_reject_time>
        dmp_set_shake_reject_timeout(10);
 80040bc:	200a      	movs	r0, #10
 80040be:	f7ff ff2b 	bl	8003f18 <dmp_set_shake_reject_timeout>
 80040c2:	e009      	b.n	80040d8 <dmp_enable_feature+0x17c>
    } else {
        tmp[0] = 0xD8;
 80040c4:	23d8      	movs	r3, #216	@ 0xd8
 80040c6:	733b      	strb	r3, [r7, #12]
        mpu_write_mem(CFG_20, 1, tmp);
 80040c8:	f107 030c 	add.w	r3, r7, #12
 80040cc:	461a      	mov	r2, r3
 80040ce:	2101      	movs	r1, #1
 80040d0:	f44f 600b 	mov.w	r0, #2224	@ 0x8b0
 80040d4:	f7fe ffec 	bl	80030b0 <mpu_write_mem>
    }

    if (mask & DMP_FEATURE_ANDROID_ORIENT) {
 80040d8:	88fb      	ldrh	r3, [r7, #6]
 80040da:	f003 0302 	and.w	r3, r3, #2
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d002      	beq.n	80040e8 <dmp_enable_feature+0x18c>
        tmp[0] = 0xD9;
 80040e2:	23d9      	movs	r3, #217	@ 0xd9
 80040e4:	733b      	strb	r3, [r7, #12]
 80040e6:	e001      	b.n	80040ec <dmp_enable_feature+0x190>
    } else
        tmp[0] = 0xD8;
 80040e8:	23d8      	movs	r3, #216	@ 0xd8
 80040ea:	733b      	strb	r3, [r7, #12]
    mpu_write_mem(CFG_ANDROID_ORIENT_INT, 1, tmp);
 80040ec:	f107 030c 	add.w	r3, r7, #12
 80040f0:	461a      	mov	r2, r3
 80040f2:	2101      	movs	r1, #1
 80040f4:	f240 703d 	movw	r0, #1853	@ 0x73d
 80040f8:	f7fe ffda 	bl	80030b0 <mpu_write_mem>

    if (mask & DMP_FEATURE_LP_QUAT)
 80040fc:	88fb      	ldrh	r3, [r7, #6]
 80040fe:	f003 0304 	and.w	r3, r3, #4
 8004102:	2b00      	cmp	r3, #0
 8004104:	d003      	beq.n	800410e <dmp_enable_feature+0x1b2>
        dmp_enable_lp_quat(1);
 8004106:	2001      	movs	r0, #1
 8004108:	f000 f880 	bl	800420c <dmp_enable_lp_quat>
 800410c:	e002      	b.n	8004114 <dmp_enable_feature+0x1b8>
    else
        dmp_enable_lp_quat(0);
 800410e:	2000      	movs	r0, #0
 8004110:	f000 f87c 	bl	800420c <dmp_enable_lp_quat>

    if (mask & DMP_FEATURE_6X_LP_QUAT)
 8004114:	88fb      	ldrh	r3, [r7, #6]
 8004116:	f003 0310 	and.w	r3, r3, #16
 800411a:	2b00      	cmp	r3, #0
 800411c:	d003      	beq.n	8004126 <dmp_enable_feature+0x1ca>
        dmp_enable_6x_lp_quat(1);
 800411e:	2001      	movs	r0, #1
 8004120:	f000 f89b 	bl	800425a <dmp_enable_6x_lp_quat>
 8004124:	e002      	b.n	800412c <dmp_enable_feature+0x1d0>
    else
        dmp_enable_6x_lp_quat(0);
 8004126:	2000      	movs	r0, #0
 8004128:	f000 f897 	bl	800425a <dmp_enable_6x_lp_quat>

    /* Pedometer is always enabled. */
    dmp.feature_mask = mask | DMP_FEATURE_PEDOMETER;
 800412c:	88fb      	ldrh	r3, [r7, #6]
 800412e:	f043 0308 	orr.w	r3, r3, #8
 8004132:	b29a      	uxth	r2, r3
 8004134:	4b1c      	ldr	r3, [pc, #112]	@ (80041a8 <dmp_enable_feature+0x24c>)
 8004136:	815a      	strh	r2, [r3, #10]
    mpu_reset_fifo();
 8004138:	f7fd f9c8 	bl	80014cc <mpu_reset_fifo>

    dmp.packet_length = 0;
 800413c:	4b1a      	ldr	r3, [pc, #104]	@ (80041a8 <dmp_enable_feature+0x24c>)
 800413e:	2200      	movs	r2, #0
 8004140:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL)
 8004142:	88fb      	ldrh	r3, [r7, #6]
 8004144:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004148:	2b00      	cmp	r3, #0
 800414a:	d005      	beq.n	8004158 <dmp_enable_feature+0x1fc>
        dmp.packet_length += 6;
 800414c:	4b16      	ldr	r3, [pc, #88]	@ (80041a8 <dmp_enable_feature+0x24c>)
 800414e:	7b9b      	ldrb	r3, [r3, #14]
 8004150:	3306      	adds	r3, #6
 8004152:	b2da      	uxtb	r2, r3
 8004154:	4b14      	ldr	r3, [pc, #80]	@ (80041a8 <dmp_enable_feature+0x24c>)
 8004156:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_ANY_GYRO)
 8004158:	88fb      	ldrh	r3, [r7, #6]
 800415a:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800415e:	2b00      	cmp	r3, #0
 8004160:	d005      	beq.n	800416e <dmp_enable_feature+0x212>
        dmp.packet_length += 6;
 8004162:	4b11      	ldr	r3, [pc, #68]	@ (80041a8 <dmp_enable_feature+0x24c>)
 8004164:	7b9b      	ldrb	r3, [r3, #14]
 8004166:	3306      	adds	r3, #6
 8004168:	b2da      	uxtb	r2, r3
 800416a:	4b0f      	ldr	r3, [pc, #60]	@ (80041a8 <dmp_enable_feature+0x24c>)
 800416c:	739a      	strb	r2, [r3, #14]
    if (mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT))
 800416e:	88fb      	ldrh	r3, [r7, #6]
 8004170:	f003 0314 	and.w	r3, r3, #20
 8004174:	2b00      	cmp	r3, #0
 8004176:	d005      	beq.n	8004184 <dmp_enable_feature+0x228>
        dmp.packet_length += 16;
 8004178:	4b0b      	ldr	r3, [pc, #44]	@ (80041a8 <dmp_enable_feature+0x24c>)
 800417a:	7b9b      	ldrb	r3, [r3, #14]
 800417c:	3310      	adds	r3, #16
 800417e:	b2da      	uxtb	r2, r3
 8004180:	4b09      	ldr	r3, [pc, #36]	@ (80041a8 <dmp_enable_feature+0x24c>)
 8004182:	739a      	strb	r2, [r3, #14]
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 8004184:	88fb      	ldrh	r3, [r7, #6]
 8004186:	f003 0303 	and.w	r3, r3, #3
 800418a:	2b00      	cmp	r3, #0
 800418c:	d005      	beq.n	800419a <dmp_enable_feature+0x23e>
        dmp.packet_length += 4;
 800418e:	4b06      	ldr	r3, [pc, #24]	@ (80041a8 <dmp_enable_feature+0x24c>)
 8004190:	7b9b      	ldrb	r3, [r3, #14]
 8004192:	3304      	adds	r3, #4
 8004194:	b2da      	uxtb	r2, r3
 8004196:	4b04      	ldr	r3, [pc, #16]	@ (80041a8 <dmp_enable_feature+0x24c>)
 8004198:	739a      	strb	r2, [r3, #14]

    return 0;
 800419a:	2300      	movs	r3, #0
}
 800419c:	4618      	mov	r0, r3
 800419e:	3718      	adds	r7, #24
 80041a0:	46bd      	mov	sp, r7
 80041a2:	bd80      	pop	{r7, pc}
 80041a4:	02cae309 	.word	0x02cae309
 80041a8:	200002c8 	.word	0x200002c8

080041ac <dmp_enable_gyro_cal>:
 *  subtracted from the gyro output.
 *  @param[in]  enable  1 to enable gyro calibration.
 *  @return     0 if successful.
 */
int dmp_enable_gyro_cal(unsigned char enable)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b088      	sub	sp, #32
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	4603      	mov	r3, r0
 80041b4:	71fb      	strb	r3, [r7, #7]
    if (enable) {
 80041b6:	79fb      	ldrb	r3, [r7, #7]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d00f      	beq.n	80041dc <dmp_enable_gyro_cal+0x30>
        unsigned char regs[9] = {0xb8, 0xaa, 0xb3, 0x8d, 0xb4, 0x98, 0x0d, 0x35, 0x5d};
 80041bc:	4a11      	ldr	r2, [pc, #68]	@ (8004204 <dmp_enable_gyro_cal+0x58>)
 80041be:	f107 0314 	add.w	r3, r7, #20
 80041c2:	ca07      	ldmia	r2, {r0, r1, r2}
 80041c4:	c303      	stmia	r3!, {r0, r1}
 80041c6:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 80041c8:	f107 0314 	add.w	r3, r7, #20
 80041cc:	461a      	mov	r2, r3
 80041ce:	2109      	movs	r1, #9
 80041d0:	f44f 6097 	mov.w	r0, #1208	@ 0x4b8
 80041d4:	f7fe ff6c 	bl	80030b0 <mpu_write_mem>
 80041d8:	4603      	mov	r3, r0
 80041da:	e00e      	b.n	80041fa <dmp_enable_gyro_cal+0x4e>
    } else {
        unsigned char regs[9] = {0xb8, 0xaa, 0xaa, 0xaa, 0xb0, 0x88, 0xc3, 0xc5, 0xc7};
 80041dc:	4a0a      	ldr	r2, [pc, #40]	@ (8004208 <dmp_enable_gyro_cal+0x5c>)
 80041de:	f107 0308 	add.w	r3, r7, #8
 80041e2:	ca07      	ldmia	r2, {r0, r1, r2}
 80041e4:	c303      	stmia	r3!, {r0, r1}
 80041e6:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 80041e8:	f107 0308 	add.w	r3, r7, #8
 80041ec:	461a      	mov	r2, r3
 80041ee:	2109      	movs	r1, #9
 80041f0:	f44f 6097 	mov.w	r0, #1208	@ 0x4b8
 80041f4:	f7fe ff5c 	bl	80030b0 <mpu_write_mem>
 80041f8:	4603      	mov	r3, r0
    }
}
 80041fa:	4618      	mov	r0, r3
 80041fc:	3720      	adds	r7, #32
 80041fe:	46bd      	mov	sp, r7
 8004200:	bd80      	pop	{r7, pc}
 8004202:	bf00      	nop
 8004204:	08014f24 	.word	0x08014f24
 8004208:	08014f30 	.word	0x08014f30

0800420c <dmp_enable_lp_quat>:
 *  exclusive.
 *  @param[in]  enable  1 to enable 3-axis quaternion.
 *  @return     0 if successful.
 */
int dmp_enable_lp_quat(unsigned char enable)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	b084      	sub	sp, #16
 8004210:	af00      	add	r7, sp, #0
 8004212:	4603      	mov	r3, r0
 8004214:	71fb      	strb	r3, [r7, #7]
    unsigned char regs[4];
    if (enable) {
 8004216:	79fb      	ldrb	r3, [r7, #7]
 8004218:	2b00      	cmp	r3, #0
 800421a:	d008      	beq.n	800422e <dmp_enable_lp_quat+0x22>
        regs[0] = DINBC0;
 800421c:	23c0      	movs	r3, #192	@ 0xc0
 800421e:	733b      	strb	r3, [r7, #12]
        regs[1] = DINBC2;
 8004220:	23c2      	movs	r3, #194	@ 0xc2
 8004222:	737b      	strb	r3, [r7, #13]
        regs[2] = DINBC4;
 8004224:	23c4      	movs	r3, #196	@ 0xc4
 8004226:	73bb      	strb	r3, [r7, #14]
        regs[3] = DINBC6;
 8004228:	23c6      	movs	r3, #198	@ 0xc6
 800422a:	73fb      	strb	r3, [r7, #15]
 800422c:	e006      	b.n	800423c <dmp_enable_lp_quat+0x30>
    }
    else
        memset(regs, 0x8B, 4);
 800422e:	f107 030c 	add.w	r3, r7, #12
 8004232:	2204      	movs	r2, #4
 8004234:	218b      	movs	r1, #139	@ 0x8b
 8004236:	4618      	mov	r0, r3
 8004238:	f00e f9dc 	bl	80125f4 <memset>

    mpu_write_mem(CFG_LP_QUAT, 4, regs);
 800423c:	f107 030c 	add.w	r3, r7, #12
 8004240:	461a      	mov	r2, r3
 8004242:	2104      	movs	r1, #4
 8004244:	f640 2098 	movw	r0, #2712	@ 0xa98
 8004248:	f7fe ff32 	bl	80030b0 <mpu_write_mem>

    return mpu_reset_fifo();
 800424c:	f7fd f93e 	bl	80014cc <mpu_reset_fifo>
 8004250:	4603      	mov	r3, r0
}
 8004252:	4618      	mov	r0, r3
 8004254:	3710      	adds	r7, #16
 8004256:	46bd      	mov	sp, r7
 8004258:	bd80      	pop	{r7, pc}

0800425a <dmp_enable_6x_lp_quat>:
 *  exclusive.
 *  @param[in]   enable  1 to enable 6-axis quaternion.
 *  @return      0 if successful.
 */
int dmp_enable_6x_lp_quat(unsigned char enable)
{
 800425a:	b580      	push	{r7, lr}
 800425c:	b084      	sub	sp, #16
 800425e:	af00      	add	r7, sp, #0
 8004260:	4603      	mov	r3, r0
 8004262:	71fb      	strb	r3, [r7, #7]
    unsigned char regs[4];
    if (enable) {
 8004264:	79fb      	ldrb	r3, [r7, #7]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d008      	beq.n	800427c <dmp_enable_6x_lp_quat+0x22>
        regs[0] = DINA20;
 800426a:	2320      	movs	r3, #32
 800426c:	733b      	strb	r3, [r7, #12]
        regs[1] = DINA28;
 800426e:	2328      	movs	r3, #40	@ 0x28
 8004270:	737b      	strb	r3, [r7, #13]
        regs[2] = DINA30;
 8004272:	2330      	movs	r3, #48	@ 0x30
 8004274:	73bb      	strb	r3, [r7, #14]
        regs[3] = DINA38;
 8004276:	2338      	movs	r3, #56	@ 0x38
 8004278:	73fb      	strb	r3, [r7, #15]
 800427a:	e006      	b.n	800428a <dmp_enable_6x_lp_quat+0x30>
    } else
        memset(regs, 0xA3, 4);
 800427c:	f107 030c 	add.w	r3, r7, #12
 8004280:	2204      	movs	r2, #4
 8004282:	21a3      	movs	r1, #163	@ 0xa3
 8004284:	4618      	mov	r0, r3
 8004286:	f00e f9b5 	bl	80125f4 <memset>

    mpu_write_mem(CFG_8, 4, regs);
 800428a:	f107 030c 	add.w	r3, r7, #12
 800428e:	461a      	mov	r2, r3
 8004290:	2104      	movs	r1, #4
 8004292:	f640 209e 	movw	r0, #2718	@ 0xa9e
 8004296:	f7fe ff0b 	bl	80030b0 <mpu_write_mem>

    return mpu_reset_fifo();
 800429a:	f7fd f917 	bl	80014cc <mpu_reset_fifo>
 800429e:	4603      	mov	r3, r0
}
 80042a0:	4618      	mov	r0, r3
 80042a2:	3710      	adds	r7, #16
 80042a4:	46bd      	mov	sp, r7
 80042a6:	bd80      	pop	{r7, pc}

080042a8 <decode_gesture>:
 *  @brief      Decode the four-byte gesture data and execute any callbacks.
 *  @param[in]  gesture Gesture data from DMP packet.
 *  @return     0 if successful.
 */
static int decode_gesture(unsigned char *gesture)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b084      	sub	sp, #16
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
    unsigned char tap, android_orient;

    android_orient = gesture[3] & 0xC0;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	3303      	adds	r3, #3
 80042b4:	781b      	ldrb	r3, [r3, #0]
 80042b6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80042ba:	73fb      	strb	r3, [r7, #15]
    tap = 0x3F & gesture[3];
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	3303      	adds	r3, #3
 80042c0:	781b      	ldrb	r3, [r3, #0]
 80042c2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80042c6:	73bb      	strb	r3, [r7, #14]

    if (gesture[1] & INT_SRC_TAP) {
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	3301      	adds	r3, #1
 80042cc:	781b      	ldrb	r3, [r3, #0]
 80042ce:	f003 0301 	and.w	r3, r3, #1
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d012      	beq.n	80042fc <decode_gesture+0x54>
        unsigned char direction, count;
        direction = tap >> 3;
 80042d6:	7bbb      	ldrb	r3, [r7, #14]
 80042d8:	08db      	lsrs	r3, r3, #3
 80042da:	737b      	strb	r3, [r7, #13]
        count = (tap % 8) + 1;
 80042dc:	7bbb      	ldrb	r3, [r7, #14]
 80042de:	f003 0307 	and.w	r3, r3, #7
 80042e2:	b2db      	uxtb	r3, r3
 80042e4:	3301      	adds	r3, #1
 80042e6:	733b      	strb	r3, [r7, #12]
        if (dmp.tap_cb)
 80042e8:	4b10      	ldr	r3, [pc, #64]	@ (800432c <decode_gesture+0x84>)
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d005      	beq.n	80042fc <decode_gesture+0x54>
            dmp.tap_cb(direction, count);
 80042f0:	4b0e      	ldr	r3, [pc, #56]	@ (800432c <decode_gesture+0x84>)
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	7b39      	ldrb	r1, [r7, #12]
 80042f6:	7b7a      	ldrb	r2, [r7, #13]
 80042f8:	4610      	mov	r0, r2
 80042fa:	4798      	blx	r3
    }

    if (gesture[1] & INT_SRC_ANDROID_ORIENT) {
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	3301      	adds	r3, #1
 8004300:	781b      	ldrb	r3, [r3, #0]
 8004302:	f003 0308 	and.w	r3, r3, #8
 8004306:	2b00      	cmp	r3, #0
 8004308:	d00a      	beq.n	8004320 <decode_gesture+0x78>
        if (dmp.android_orient_cb)
 800430a:	4b08      	ldr	r3, [pc, #32]	@ (800432c <decode_gesture+0x84>)
 800430c:	685b      	ldr	r3, [r3, #4]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d006      	beq.n	8004320 <decode_gesture+0x78>
            dmp.android_orient_cb(android_orient >> 6);
 8004312:	4b06      	ldr	r3, [pc, #24]	@ (800432c <decode_gesture+0x84>)
 8004314:	685b      	ldr	r3, [r3, #4]
 8004316:	7bfa      	ldrb	r2, [r7, #15]
 8004318:	0992      	lsrs	r2, r2, #6
 800431a:	b2d2      	uxtb	r2, r2
 800431c:	4610      	mov	r0, r2
 800431e:	4798      	blx	r3
    }

    return 0;
 8004320:	2300      	movs	r3, #0
}
 8004322:	4618      	mov	r0, r3
 8004324:	3710      	adds	r7, #16
 8004326:	46bd      	mov	sp, r7
 8004328:	bd80      	pop	{r7, pc}
 800432a:	bf00      	nop
 800432c:	200002c8 	.word	0x200002c8

08004330 <dmp_read_fifo>:
 *  @param[out] more        Number of remaining packets.
 *  @return     0 if successful.
 */
int dmp_read_fifo(short *gyro, short *accel, long *quat,
    unsigned long *timestamp, short *sensors, unsigned char *more)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	b092      	sub	sp, #72	@ 0x48
 8004334:	af00      	add	r7, sp, #0
 8004336:	60f8      	str	r0, [r7, #12]
 8004338:	60b9      	str	r1, [r7, #8]
 800433a:	607a      	str	r2, [r7, #4]
 800433c:	603b      	str	r3, [r7, #0]
    unsigned char fifo_data[MAX_PACKET_LENGTH];
    unsigned char ii = 0;
 800433e:	2300      	movs	r3, #0
 8004340:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    sensors[0] = 0;
 8004344:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004346:	2200      	movs	r2, #0
 8004348:	801a      	strh	r2, [r3, #0]

    /* Get a packet. */
    if (mpu_read_fifo_stream(dmp.packet_length, fifo_data, more))
 800434a:	4bb1      	ldr	r3, [pc, #708]	@ (8004610 <dmp_read_fifo+0x2e0>)
 800434c:	7b9b      	ldrb	r3, [r3, #14]
 800434e:	4618      	mov	r0, r3
 8004350:	f107 0320 	add.w	r3, r7, #32
 8004354:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004356:	4619      	mov	r1, r3
 8004358:	f7fd fdf8 	bl	8001f4c <mpu_read_fifo_stream>
 800435c:	4603      	mov	r3, r0
 800435e:	2b00      	cmp	r3, #0
 8004360:	d002      	beq.n	8004368 <dmp_read_fifo+0x38>
        return -1;
 8004362:	f04f 33ff 	mov.w	r3, #4294967295
 8004366:	e14e      	b.n	8004606 <dmp_read_fifo+0x2d6>

    /* Parse DMP packet. */
    if (dmp.feature_mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT)) {
 8004368:	4ba9      	ldr	r3, [pc, #676]	@ (8004610 <dmp_read_fifo+0x2e0>)
 800436a:	895b      	ldrh	r3, [r3, #10]
 800436c:	f003 0314 	and.w	r3, r3, #20
 8004370:	2b00      	cmp	r3, #0
 8004372:	f000 808a 	beq.w	800448a <dmp_read_fifo+0x15a>
#ifdef FIFO_CORRUPTION_CHECK
        long quat_q14[4], quat_mag_sq;
#endif
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 8004376:	f897 3020 	ldrb.w	r3, [r7, #32]
 800437a:	061a      	lsls	r2, r3, #24
 800437c:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8004380:	041b      	lsls	r3, r3, #16
 8004382:	431a      	orrs	r2, r3
            ((long)fifo_data[2] << 8) | fifo_data[3];
 8004384:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8004388:	021b      	lsls	r3, r3, #8
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 800438a:	4313      	orrs	r3, r2
            ((long)fifo_data[2] << 8) | fifo_data[3];
 800438c:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8004390:	431a      	orrs	r2, r3
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	601a      	str	r2, [r3, #0]
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 8004396:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800439a:	061a      	lsls	r2, r3, #24
 800439c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80043a0:	041b      	lsls	r3, r3, #16
 80043a2:	431a      	orrs	r2, r3
            ((long)fifo_data[6] << 8) | fifo_data[7];
 80043a4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80043a8:	021b      	lsls	r3, r3, #8
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 80043aa:	431a      	orrs	r2, r3
            ((long)fifo_data[6] << 8) | fifo_data[7];
 80043ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80043b0:	4619      	mov	r1, r3
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	3304      	adds	r3, #4
            ((long)fifo_data[6] << 8) | fifo_data[7];
 80043b6:	430a      	orrs	r2, r1
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 80043b8:	601a      	str	r2, [r3, #0]
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 80043ba:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80043be:	061a      	lsls	r2, r3, #24
 80043c0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80043c4:	041b      	lsls	r3, r3, #16
 80043c6:	431a      	orrs	r2, r3
            ((long)fifo_data[10] << 8) | fifo_data[11];
 80043c8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80043cc:	021b      	lsls	r3, r3, #8
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 80043ce:	431a      	orrs	r2, r3
            ((long)fifo_data[10] << 8) | fifo_data[11];
 80043d0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80043d4:	4619      	mov	r1, r3
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	3308      	adds	r3, #8
            ((long)fifo_data[10] << 8) | fifo_data[11];
 80043da:	430a      	orrs	r2, r1
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 80043dc:	601a      	str	r2, [r3, #0]
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 80043de:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80043e2:	061a      	lsls	r2, r3, #24
 80043e4:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80043e8:	041b      	lsls	r3, r3, #16
 80043ea:	431a      	orrs	r2, r3
            ((long)fifo_data[14] << 8) | fifo_data[15];
 80043ec:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80043f0:	021b      	lsls	r3, r3, #8
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 80043f2:	431a      	orrs	r2, r3
            ((long)fifo_data[14] << 8) | fifo_data[15];
 80043f4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80043f8:	4619      	mov	r1, r3
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	330c      	adds	r3, #12
            ((long)fifo_data[14] << 8) | fifo_data[15];
 80043fe:	430a      	orrs	r2, r1
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 8004400:	601a      	str	r2, [r3, #0]
        ii += 16;
 8004402:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004406:	3310      	adds	r3, #16
 8004408:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
         * the FIFO reads might become misaligned.
         *
         * Let's start by scaling down the quaternion data to avoid long long
         * math.
         */
        quat_q14[0] = quat[0] >> 16;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	141b      	asrs	r3, r3, #16
 8004412:	613b      	str	r3, [r7, #16]
        quat_q14[1] = quat[1] >> 16;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	3304      	adds	r3, #4
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	141b      	asrs	r3, r3, #16
 800441c:	617b      	str	r3, [r7, #20]
        quat_q14[2] = quat[2] >> 16;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	3308      	adds	r3, #8
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	141b      	asrs	r3, r3, #16
 8004426:	61bb      	str	r3, [r7, #24]
        quat_q14[3] = quat[3] >> 16;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	330c      	adds	r3, #12
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	141b      	asrs	r3, r3, #16
 8004430:	61fb      	str	r3, [r7, #28]
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 8004432:	693b      	ldr	r3, [r7, #16]
 8004434:	693a      	ldr	r2, [r7, #16]
 8004436:	fb03 f202 	mul.w	r2, r3, r2
 800443a:	697b      	ldr	r3, [r7, #20]
 800443c:	6979      	ldr	r1, [r7, #20]
 800443e:	fb01 f303 	mul.w	r3, r1, r3
 8004442:	441a      	add	r2, r3
            quat_q14[2] * quat_q14[2] + quat_q14[3] * quat_q14[3];
 8004444:	69bb      	ldr	r3, [r7, #24]
 8004446:	69b9      	ldr	r1, [r7, #24]
 8004448:	fb01 f303 	mul.w	r3, r1, r3
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 800444c:	441a      	add	r2, r3
            quat_q14[2] * quat_q14[2] + quat_q14[3] * quat_q14[3];
 800444e:	69fb      	ldr	r3, [r7, #28]
 8004450:	69f9      	ldr	r1, [r7, #28]
 8004452:	fb01 f303 	mul.w	r3, r1, r3
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 8004456:	4413      	add	r3, r2
 8004458:	643b      	str	r3, [r7, #64]	@ 0x40
        if ((quat_mag_sq < QUAT_MAG_SQ_MIN) ||
 800445a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800445c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004460:	db03      	blt.n	800446a <dmp_read_fifo+0x13a>
 8004462:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004464:	f1b3 5f88 	cmp.w	r3, #285212672	@ 0x11000000
 8004468:	dd07      	ble.n	800447a <dmp_read_fifo+0x14a>
            (quat_mag_sq > QUAT_MAG_SQ_MAX)) {
            /* Quaternion is outside of the acceptable threshold. */
            mpu_reset_fifo();
 800446a:	f7fd f82f 	bl	80014cc <mpu_reset_fifo>
            sensors[0] = 0;
 800446e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004470:	2200      	movs	r2, #0
 8004472:	801a      	strh	r2, [r3, #0]
            return -1;
 8004474:	f04f 33ff 	mov.w	r3, #4294967295
 8004478:	e0c5      	b.n	8004606 <dmp_read_fifo+0x2d6>
        }
        sensors[0] |= INV_WXYZ_QUAT;
 800447a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800447c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004480:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004484:	b21a      	sxth	r2, r3
 8004486:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004488:	801a      	strh	r2, [r3, #0]
#endif
    }

    if (dmp.feature_mask & DMP_FEATURE_SEND_RAW_ACCEL) {
 800448a:	4b61      	ldr	r3, [pc, #388]	@ (8004610 <dmp_read_fifo+0x2e0>)
 800448c:	895b      	ldrh	r3, [r3, #10]
 800448e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004492:	2b00      	cmp	r3, #0
 8004494:	d04f      	beq.n	8004536 <dmp_read_fifo+0x206>
        accel[0] = ((short)fifo_data[ii+0] << 8) | fifo_data[ii+1];
 8004496:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800449a:	3348      	adds	r3, #72	@ 0x48
 800449c:	443b      	add	r3, r7
 800449e:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80044a2:	b21b      	sxth	r3, r3
 80044a4:	021b      	lsls	r3, r3, #8
 80044a6:	b21a      	sxth	r2, r3
 80044a8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80044ac:	3301      	adds	r3, #1
 80044ae:	3348      	adds	r3, #72	@ 0x48
 80044b0:	443b      	add	r3, r7
 80044b2:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80044b6:	b21b      	sxth	r3, r3
 80044b8:	4313      	orrs	r3, r2
 80044ba:	b21a      	sxth	r2, r3
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	801a      	strh	r2, [r3, #0]
        accel[1] = ((short)fifo_data[ii+2] << 8) | fifo_data[ii+3];
 80044c0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80044c4:	3302      	adds	r3, #2
 80044c6:	3348      	adds	r3, #72	@ 0x48
 80044c8:	443b      	add	r3, r7
 80044ca:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80044ce:	b21b      	sxth	r3, r3
 80044d0:	021b      	lsls	r3, r3, #8
 80044d2:	b219      	sxth	r1, r3
 80044d4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80044d8:	3303      	adds	r3, #3
 80044da:	3348      	adds	r3, #72	@ 0x48
 80044dc:	443b      	add	r3, r7
 80044de:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80044e2:	b21a      	sxth	r2, r3
 80044e4:	68bb      	ldr	r3, [r7, #8]
 80044e6:	3302      	adds	r3, #2
 80044e8:	430a      	orrs	r2, r1
 80044ea:	b212      	sxth	r2, r2
 80044ec:	801a      	strh	r2, [r3, #0]
        accel[2] = ((short)fifo_data[ii+4] << 8) | fifo_data[ii+5];
 80044ee:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80044f2:	3304      	adds	r3, #4
 80044f4:	3348      	adds	r3, #72	@ 0x48
 80044f6:	443b      	add	r3, r7
 80044f8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80044fc:	b21b      	sxth	r3, r3
 80044fe:	021b      	lsls	r3, r3, #8
 8004500:	b219      	sxth	r1, r3
 8004502:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004506:	3305      	adds	r3, #5
 8004508:	3348      	adds	r3, #72	@ 0x48
 800450a:	443b      	add	r3, r7
 800450c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004510:	b21a      	sxth	r2, r3
 8004512:	68bb      	ldr	r3, [r7, #8]
 8004514:	3304      	adds	r3, #4
 8004516:	430a      	orrs	r2, r1
 8004518:	b212      	sxth	r2, r2
 800451a:	801a      	strh	r2, [r3, #0]
        ii += 6;
 800451c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004520:	3306      	adds	r3, #6
 8004522:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        sensors[0] |= INV_XYZ_ACCEL;
 8004526:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004528:	f9b3 3000 	ldrsh.w	r3, [r3]
 800452c:	f043 0308 	orr.w	r3, r3, #8
 8004530:	b21a      	sxth	r2, r3
 8004532:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004534:	801a      	strh	r2, [r3, #0]
    }

    if (dmp.feature_mask & DMP_FEATURE_SEND_ANY_GYRO) {
 8004536:	4b36      	ldr	r3, [pc, #216]	@ (8004610 <dmp_read_fifo+0x2e0>)
 8004538:	895b      	ldrh	r3, [r3, #10]
 800453a:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800453e:	2b00      	cmp	r3, #0
 8004540:	d04f      	beq.n	80045e2 <dmp_read_fifo+0x2b2>
        gyro[0] = ((short)fifo_data[ii+0] << 8) | fifo_data[ii+1];
 8004542:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004546:	3348      	adds	r3, #72	@ 0x48
 8004548:	443b      	add	r3, r7
 800454a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800454e:	b21b      	sxth	r3, r3
 8004550:	021b      	lsls	r3, r3, #8
 8004552:	b21a      	sxth	r2, r3
 8004554:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004558:	3301      	adds	r3, #1
 800455a:	3348      	adds	r3, #72	@ 0x48
 800455c:	443b      	add	r3, r7
 800455e:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004562:	b21b      	sxth	r3, r3
 8004564:	4313      	orrs	r3, r2
 8004566:	b21a      	sxth	r2, r3
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	801a      	strh	r2, [r3, #0]
        gyro[1] = ((short)fifo_data[ii+2] << 8) | fifo_data[ii+3];
 800456c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004570:	3302      	adds	r3, #2
 8004572:	3348      	adds	r3, #72	@ 0x48
 8004574:	443b      	add	r3, r7
 8004576:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800457a:	b21b      	sxth	r3, r3
 800457c:	021b      	lsls	r3, r3, #8
 800457e:	b219      	sxth	r1, r3
 8004580:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004584:	3303      	adds	r3, #3
 8004586:	3348      	adds	r3, #72	@ 0x48
 8004588:	443b      	add	r3, r7
 800458a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800458e:	b21a      	sxth	r2, r3
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	3302      	adds	r3, #2
 8004594:	430a      	orrs	r2, r1
 8004596:	b212      	sxth	r2, r2
 8004598:	801a      	strh	r2, [r3, #0]
        gyro[2] = ((short)fifo_data[ii+4] << 8) | fifo_data[ii+5];
 800459a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800459e:	3304      	adds	r3, #4
 80045a0:	3348      	adds	r3, #72	@ 0x48
 80045a2:	443b      	add	r3, r7
 80045a4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80045a8:	b21b      	sxth	r3, r3
 80045aa:	021b      	lsls	r3, r3, #8
 80045ac:	b219      	sxth	r1, r3
 80045ae:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80045b2:	3305      	adds	r3, #5
 80045b4:	3348      	adds	r3, #72	@ 0x48
 80045b6:	443b      	add	r3, r7
 80045b8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80045bc:	b21a      	sxth	r2, r3
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	3304      	adds	r3, #4
 80045c2:	430a      	orrs	r2, r1
 80045c4:	b212      	sxth	r2, r2
 80045c6:	801a      	strh	r2, [r3, #0]
        ii += 6;
 80045c8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80045cc:	3306      	adds	r3, #6
 80045ce:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        sensors[0] |= INV_XYZ_GYRO;
 80045d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80045d4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80045d8:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 80045dc:	b21a      	sxth	r2, r3
 80045de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80045e0:	801a      	strh	r2, [r3, #0]
    }

    /* Gesture data is at the end of the DMP packet. Parse it and call
     * the gesture callbacks (if registered).
     */
    if (dmp.feature_mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 80045e2:	4b0b      	ldr	r3, [pc, #44]	@ (8004610 <dmp_read_fifo+0x2e0>)
 80045e4:	895b      	ldrh	r3, [r3, #10]
 80045e6:	f003 0303 	and.w	r3, r3, #3
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d007      	beq.n	80045fe <dmp_read_fifo+0x2ce>
        decode_gesture(fifo_data + ii);
 80045ee:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80045f2:	f107 0220 	add.w	r2, r7, #32
 80045f6:	4413      	add	r3, r2
 80045f8:	4618      	mov	r0, r3
 80045fa:	f7ff fe55 	bl	80042a8 <decode_gesture>

    myget_ms(timestamp);
 80045fe:	6838      	ldr	r0, [r7, #0]
 8004600:	f7fe ff10 	bl	8003424 <myget_ms>
    return 0;
 8004604:	2300      	movs	r3, #0
}
 8004606:	4618      	mov	r0, r3
 8004608:	3748      	adds	r7, #72	@ 0x48
 800460a:	46bd      	mov	sp, r7
 800460c:	bd80      	pop	{r7, pc}
 800460e:	bf00      	nop
 8004610:	200002c8 	.word	0x200002c8

08004614 <run_self_test>:
#define DEFAULT_MPU_HZ (100)

#define q30 1073741824.0f

static int run_self_test(void)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b08a      	sub	sp, #40	@ 0x28
 8004618:	af00      	add	r7, sp, #0
    int result;
    long gyro[3], accel[3];

    result = mpu_run_self_test(gyro, accel);
 800461a:	f107 020c 	add.w	r2, r7, #12
 800461e:	f107 0318 	add.w	r3, r7, #24
 8004622:	4611      	mov	r1, r2
 8004624:	4618      	mov	r0, r3
 8004626:	f7fe fc6f 	bl	8002f08 <mpu_run_self_test>
 800462a:	6278      	str	r0, [r7, #36]	@ 0x24
    if (result == 0x3) {
 800462c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800462e:	2b03      	cmp	r3, #3
 8004630:	d150      	bne.n	80046d4 <run_self_test+0xc0>
        /* Test passed. We can trust the gyro data here, so let's push it down
         * to the DMP.
         */
        float sens;
        unsigned short accel_sens;
        mpu_get_gyro_sens(&sens);
 8004632:	f107 0308 	add.w	r3, r7, #8
 8004636:	4618      	mov	r0, r3
 8004638:	f7fd fb14 	bl	8001c64 <mpu_get_gyro_sens>
        gyro[0] = (long)(gyro[0] * sens);
 800463c:	69bb      	ldr	r3, [r7, #24]
 800463e:	ee07 3a90 	vmov	s15, r3
 8004642:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004646:	edd7 7a02 	vldr	s15, [r7, #8]
 800464a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800464e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004652:	ee17 3a90 	vmov	r3, s15
 8004656:	61bb      	str	r3, [r7, #24]
        gyro[1] = (long)(gyro[1] * sens);
 8004658:	69fb      	ldr	r3, [r7, #28]
 800465a:	ee07 3a90 	vmov	s15, r3
 800465e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004662:	edd7 7a02 	vldr	s15, [r7, #8]
 8004666:	ee67 7a27 	vmul.f32	s15, s14, s15
 800466a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800466e:	ee17 3a90 	vmov	r3, s15
 8004672:	61fb      	str	r3, [r7, #28]
        gyro[2] = (long)(gyro[2] * sens);
 8004674:	6a3b      	ldr	r3, [r7, #32]
 8004676:	ee07 3a90 	vmov	s15, r3
 800467a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800467e:	edd7 7a02 	vldr	s15, [r7, #8]
 8004682:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004686:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800468a:	ee17 3a90 	vmov	r3, s15
 800468e:	623b      	str	r3, [r7, #32]
        dmp_set_gyro_bias(gyro);
 8004690:	f107 0318 	add.w	r3, r7, #24
 8004694:	4618      	mov	r0, r3
 8004696:	f7fe ffcb 	bl	8003630 <dmp_set_gyro_bias>
        mpu_get_accel_sens(&accel_sens);
 800469a:	1dbb      	adds	r3, r7, #6
 800469c:	4618      	mov	r0, r3
 800469e:	f7fd fb19 	bl	8001cd4 <mpu_get_accel_sens>
        accel[0] *= accel_sens;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	88fa      	ldrh	r2, [r7, #6]
 80046a6:	fb02 f303 	mul.w	r3, r2, r3
 80046aa:	60fb      	str	r3, [r7, #12]
        accel[1] *= accel_sens;
 80046ac:	693b      	ldr	r3, [r7, #16]
 80046ae:	88fa      	ldrh	r2, [r7, #6]
 80046b0:	fb02 f303 	mul.w	r3, r2, r3
 80046b4:	613b      	str	r3, [r7, #16]
        accel[2] *= accel_sens;
 80046b6:	697b      	ldr	r3, [r7, #20]
 80046b8:	88fa      	ldrh	r2, [r7, #6]
 80046ba:	fb02 f303 	mul.w	r3, r2, r3
 80046be:	617b      	str	r3, [r7, #20]
        dmp_set_accel_bias(accel);
 80046c0:	f107 030c 	add.w	r3, r7, #12
 80046c4:	4618      	mov	r0, r3
 80046c6:	f7ff f8bd 	bl	8003844 <dmp_set_accel_bias>
		printf("setting bias succesfully ......\r\n");
 80046ca:	4805      	ldr	r0, [pc, #20]	@ (80046e0 <run_self_test+0xcc>)
 80046cc:	f00d fea2 	bl	8012414 <puts>
    }else
		{
			return -1;
		}
		return 0;
 80046d0:	2300      	movs	r3, #0
 80046d2:	e001      	b.n	80046d8 <run_self_test+0xc4>
			return -1;
 80046d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80046d8:	4618      	mov	r0, r3
 80046da:	3728      	adds	r7, #40	@ 0x28
 80046dc:	46bd      	mov	sp, r7
 80046de:	bd80      	pop	{r7, pc}
 80046e0:	08014f54 	.word	0x08014f54

080046e4 <inv_row_2_scale>:

static signed char gyro_orientation[9] = {-1, 0, 0,
                                           0,-1, 0,
                                           0, 0, 1};
static  unsigned short inv_row_2_scale(const signed char *row)
{
 80046e4:	b480      	push	{r7}
 80046e6:	b085      	sub	sp, #20
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
    unsigned short b;

    if (row[0] > 0)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	f993 3000 	ldrsb.w	r3, [r3]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	dd02      	ble.n	80046fc <inv_row_2_scale+0x18>
        b = 0;
 80046f6:	2300      	movs	r3, #0
 80046f8:	81fb      	strh	r3, [r7, #14]
 80046fa:	e02d      	b.n	8004758 <inv_row_2_scale+0x74>
    else if (row[0] < 0)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	f993 3000 	ldrsb.w	r3, [r3]
 8004702:	2b00      	cmp	r3, #0
 8004704:	da02      	bge.n	800470c <inv_row_2_scale+0x28>
        b = 4;
 8004706:	2304      	movs	r3, #4
 8004708:	81fb      	strh	r3, [r7, #14]
 800470a:	e025      	b.n	8004758 <inv_row_2_scale+0x74>
    else if (row[1] > 0)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	3301      	adds	r3, #1
 8004710:	f993 3000 	ldrsb.w	r3, [r3]
 8004714:	2b00      	cmp	r3, #0
 8004716:	dd02      	ble.n	800471e <inv_row_2_scale+0x3a>
        b = 1;
 8004718:	2301      	movs	r3, #1
 800471a:	81fb      	strh	r3, [r7, #14]
 800471c:	e01c      	b.n	8004758 <inv_row_2_scale+0x74>
    else if (row[1] < 0)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	3301      	adds	r3, #1
 8004722:	f993 3000 	ldrsb.w	r3, [r3]
 8004726:	2b00      	cmp	r3, #0
 8004728:	da02      	bge.n	8004730 <inv_row_2_scale+0x4c>
        b = 5;
 800472a:	2305      	movs	r3, #5
 800472c:	81fb      	strh	r3, [r7, #14]
 800472e:	e013      	b.n	8004758 <inv_row_2_scale+0x74>
    else if (row[2] > 0)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	3302      	adds	r3, #2
 8004734:	f993 3000 	ldrsb.w	r3, [r3]
 8004738:	2b00      	cmp	r3, #0
 800473a:	dd02      	ble.n	8004742 <inv_row_2_scale+0x5e>
        b = 2;
 800473c:	2302      	movs	r3, #2
 800473e:	81fb      	strh	r3, [r7, #14]
 8004740:	e00a      	b.n	8004758 <inv_row_2_scale+0x74>
    else if (row[2] < 0)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	3302      	adds	r3, #2
 8004746:	f993 3000 	ldrsb.w	r3, [r3]
 800474a:	2b00      	cmp	r3, #0
 800474c:	da02      	bge.n	8004754 <inv_row_2_scale+0x70>
        b = 6;
 800474e:	2306      	movs	r3, #6
 8004750:	81fb      	strh	r3, [r7, #14]
 8004752:	e001      	b.n	8004758 <inv_row_2_scale+0x74>
    else
        b = 7;      // error
 8004754:	2307      	movs	r3, #7
 8004756:	81fb      	strh	r3, [r7, #14]
    return b;
 8004758:	89fb      	ldrh	r3, [r7, #14]
}
 800475a:	4618      	mov	r0, r3
 800475c:	3714      	adds	r7, #20
 800475e:	46bd      	mov	sp, r7
 8004760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004764:	4770      	bx	lr

08004766 <inv_orientation_matrix_to_scalar>:


static  unsigned short inv_orientation_matrix_to_scalar(
    const signed char *mtx)
{
 8004766:	b580      	push	{r7, lr}
 8004768:	b084      	sub	sp, #16
 800476a:	af00      	add	r7, sp, #0
 800476c:	6078      	str	r0, [r7, #4]
    unsigned short scalar;
    scalar = inv_row_2_scale(mtx);
 800476e:	6878      	ldr	r0, [r7, #4]
 8004770:	f7ff ffb8 	bl	80046e4 <inv_row_2_scale>
 8004774:	4603      	mov	r3, r0
 8004776:	81fb      	strh	r3, [r7, #14]
    scalar |= inv_row_2_scale(mtx + 3) << 3;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	3303      	adds	r3, #3
 800477c:	4618      	mov	r0, r3
 800477e:	f7ff ffb1 	bl	80046e4 <inv_row_2_scale>
 8004782:	4603      	mov	r3, r0
 8004784:	00db      	lsls	r3, r3, #3
 8004786:	b21a      	sxth	r2, r3
 8004788:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800478c:	4313      	orrs	r3, r2
 800478e:	b21b      	sxth	r3, r3
 8004790:	81fb      	strh	r3, [r7, #14]
    scalar |= inv_row_2_scale(mtx + 6) << 6;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	3306      	adds	r3, #6
 8004796:	4618      	mov	r0, r3
 8004798:	f7ff ffa4 	bl	80046e4 <inv_row_2_scale>
 800479c:	4603      	mov	r3, r0
 800479e:	019b      	lsls	r3, r3, #6
 80047a0:	b21a      	sxth	r2, r3
 80047a2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80047a6:	4313      	orrs	r3, r2
 80047a8:	b21b      	sxth	r3, r3
 80047aa:	81fb      	strh	r3, [r7, #14]


    return scalar;
 80047ac:	89fb      	ldrh	r3, [r7, #14]
}
 80047ae:	4618      	mov	r0, r3
 80047b0:	3710      	adds	r7, #16
 80047b2:	46bd      	mov	sp, r7
 80047b4:	bd80      	pop	{r7, pc}
	...

080047b8 <MPU6050_DMP_Init>:

int MPU6050_DMP_Init(void)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b082      	sub	sp, #8
 80047bc:	af00      	add	r7, sp, #0
	int result;
	//struct int_param_s int_param;
	result = mpu_init();
 80047be:	f7fc fcb7 	bl	8001130 <mpu_init>
 80047c2:	6078      	str	r0, [r7, #4]
	if(result != 0)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d002      	beq.n	80047d0 <MPU6050_DMP_Init+0x18>
	{
		 return -1;
 80047ca:	f04f 33ff 	mov.w	r3, #4294967295
 80047ce:	e05d      	b.n	800488c <MPU6050_DMP_Init+0xd4>
	}
	result = mpu_set_sensors(INV_XYZ_GYRO | INV_XYZ_ACCEL);
 80047d0:	2078      	movs	r0, #120	@ 0x78
 80047d2:	f7fd fb21 	bl	8001e18 <mpu_set_sensors>
 80047d6:	6078      	str	r0, [r7, #4]
	if(result != 0)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d002      	beq.n	80047e4 <MPU6050_DMP_Init+0x2c>
	{
		 return -2;
 80047de:	f06f 0301 	mvn.w	r3, #1
 80047e2:	e053      	b.n	800488c <MPU6050_DMP_Init+0xd4>
	}
	result = mpu_configure_fifo(INV_XYZ_GYRO | INV_XYZ_ACCEL);
 80047e4:	2078      	movs	r0, #120	@ 0x78
 80047e6:	f7fd fac5 	bl	8001d74 <mpu_configure_fifo>
 80047ea:	6078      	str	r0, [r7, #4]
	if(result != 0)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d002      	beq.n	80047f8 <MPU6050_DMP_Init+0x40>
	{
		 return -3;
 80047f2:	f06f 0302 	mvn.w	r3, #2
 80047f6:	e049      	b.n	800488c <MPU6050_DMP_Init+0xd4>
	}
	result = mpu_set_sample_rate(DEFAULT_MPU_HZ);
 80047f8:	2064      	movs	r0, #100	@ 0x64
 80047fa:	f7fd f9c1 	bl	8001b80 <mpu_set_sample_rate>
 80047fe:	6078      	str	r0, [r7, #4]
	if(result != 0)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d002      	beq.n	800480c <MPU6050_DMP_Init+0x54>
	{
		 return -4;
 8004806:	f06f 0303 	mvn.w	r3, #3
 800480a:	e03f      	b.n	800488c <MPU6050_DMP_Init+0xd4>
	}
	
	result = dmp_load_motion_driver_firmware();
 800480c:	f7fe fe14 	bl	8003438 <dmp_load_motion_driver_firmware>
 8004810:	6078      	str	r0, [r7, #4]
	if(result != 0)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2b00      	cmp	r3, #0
 8004816:	d002      	beq.n	800481e <MPU6050_DMP_Init+0x66>
	{
		 return -5;
 8004818:	f06f 0304 	mvn.w	r3, #4
 800481c:	e036      	b.n	800488c <MPU6050_DMP_Init+0xd4>
	}
	result = dmp_set_orientation(inv_orientation_matrix_to_scalar(gyro_orientation));
 800481e:	481d      	ldr	r0, [pc, #116]	@ (8004894 <MPU6050_DMP_Init+0xdc>)
 8004820:	f7ff ffa1 	bl	8004766 <inv_orientation_matrix_to_scalar>
 8004824:	4603      	mov	r3, r0
 8004826:	4618      	mov	r0, r3
 8004828:	f7fe fe16 	bl	8003458 <dmp_set_orientation>
 800482c:	6078      	str	r0, [r7, #4]
	if(result != 0)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	2b00      	cmp	r3, #0
 8004832:	d002      	beq.n	800483a <MPU6050_DMP_Init+0x82>
	{
		 return -6;
 8004834:	f06f 0305 	mvn.w	r3, #5
 8004838:	e028      	b.n	800488c <MPU6050_DMP_Init+0xd4>
	}
	result = dmp_enable_feature(DMP_FEATURE_6X_LP_QUAT | DMP_FEATURE_TAP |
 800483a:	f240 1073 	movw	r0, #371	@ 0x173
 800483e:	f7ff fb8d 	bl	8003f5c <dmp_enable_feature>
 8004842:	6078      	str	r0, [r7, #4]
	        DMP_FEATURE_ANDROID_ORIENT | DMP_FEATURE_SEND_RAW_ACCEL | DMP_FEATURE_SEND_CAL_GYRO |
	        DMP_FEATURE_GYRO_CAL);
	if(result != 0)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d002      	beq.n	8004850 <MPU6050_DMP_Init+0x98>
	{
		 return -7;
 800484a:	f06f 0306 	mvn.w	r3, #6
 800484e:	e01d      	b.n	800488c <MPU6050_DMP_Init+0xd4>
	}
	result = dmp_set_fifo_rate(DEFAULT_MPU_HZ);
 8004850:	2064      	movs	r0, #100	@ 0x64
 8004852:	f7ff f8f9 	bl	8003a48 <dmp_set_fifo_rate>
 8004856:	6078      	str	r0, [r7, #4]
	if(result != 0)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d002      	beq.n	8004864 <MPU6050_DMP_Init+0xac>
	{
		 return -8;
 800485e:	f06f 0307 	mvn.w	r3, #7
 8004862:	e013      	b.n	800488c <MPU6050_DMP_Init+0xd4>
	}
	result = run_self_test();
 8004864:	f7ff fed6 	bl	8004614 <run_self_test>
 8004868:	6078      	str	r0, [r7, #4]
	if(result != 0)
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d002      	beq.n	8004876 <MPU6050_DMP_Init+0xbe>
	{
		 return -9;
 8004870:	f06f 0308 	mvn.w	r3, #8
 8004874:	e00a      	b.n	800488c <MPU6050_DMP_Init+0xd4>
	}
	result = mpu_set_dmp_state(1);
 8004876:	2001      	movs	r0, #1
 8004878:	f7fe fd6e 	bl	8003358 <mpu_set_dmp_state>
 800487c:	6078      	str	r0, [r7, #4]
	if(result != 0)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	2b00      	cmp	r3, #0
 8004882:	d002      	beq.n	800488a <MPU6050_DMP_Init+0xd2>
	{
		 return -10;
 8004884:	f06f 0309 	mvn.w	r3, #9
 8004888:	e000      	b.n	800488c <MPU6050_DMP_Init+0xd4>
	}
	return 0;
 800488a:	2300      	movs	r3, #0
}
 800488c:	4618      	mov	r0, r3
 800488e:	3708      	adds	r7, #8
 8004890:	46bd      	mov	sp, r7
 8004892:	bd80      	pop	{r7, pc}
 8004894:	2000002c 	.word	0x2000002c

08004898 <MPU6050_DMP_Get_Data>:

int MPU6050_DMP_Get_Data(float *Pitch,float *Roll,float *Yaw)
{
 8004898:	b5b0      	push	{r4, r5, r7, lr}
 800489a:	b094      	sub	sp, #80	@ 0x50
 800489c:	af02      	add	r7, sp, #8
 800489e:	60f8      	str	r0, [r7, #12]
 80048a0:	60b9      	str	r1, [r7, #8]
 80048a2:	607a      	str	r2, [r7, #4]
	float q0 = 0.0f;
 80048a4:	f04f 0300 	mov.w	r3, #0
 80048a8:	647b      	str	r3, [r7, #68]	@ 0x44
	float q1 = 0.0f;
 80048aa:	f04f 0300 	mov.w	r3, #0
 80048ae:	643b      	str	r3, [r7, #64]	@ 0x40
	float q2 = 0.0f;
 80048b0:	f04f 0300 	mov.w	r3, #0
 80048b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
	float q3 = 0.0f;
 80048b6:	f04f 0300 	mov.w	r3, #0
 80048ba:	63bb      	str	r3, [r7, #56]	@ 0x38
	short accel[3]; 
	long quat[4];
  	unsigned long timestamp;
	short sensors;
	unsigned char more;
	if(dmp_read_fifo(gyro,accel,quat,&timestamp,&sensors,&more))
 80048bc:	f107 0414 	add.w	r4, r7, #20
 80048c0:	f107 0218 	add.w	r2, r7, #24
 80048c4:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 80048c8:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 80048cc:	f107 0311 	add.w	r3, r7, #17
 80048d0:	9301      	str	r3, [sp, #4]
 80048d2:	f107 0312 	add.w	r3, r7, #18
 80048d6:	9300      	str	r3, [sp, #0]
 80048d8:	4623      	mov	r3, r4
 80048da:	f7ff fd29 	bl	8004330 <dmp_read_fifo>
 80048de:	4603      	mov	r3, r0
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d002      	beq.n	80048ea <MPU6050_DMP_Get_Data+0x52>
	{
		return -1;
 80048e4:	f04f 33ff 	mov.w	r3, #4294967295
 80048e8:	e0bd      	b.n	8004a66 <MPU6050_DMP_Get_Data+0x1ce>
	}
	if(sensors & INV_WXYZ_QUAT)
 80048ea:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80048ee:	b29b      	uxth	r3, r3
 80048f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	f000 80b5 	beq.w	8004a64 <MPU6050_DMP_Get_Data+0x1cc>
	{
		q0=quat[0] / q30;
 80048fa:	69bb      	ldr	r3, [r7, #24]
 80048fc:	ee07 3a90 	vmov	s15, r3
 8004900:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004904:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8004a80 <MPU6050_DMP_Get_Data+0x1e8>
 8004908:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800490c:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
		q1=quat[1] / q30;
 8004910:	69fb      	ldr	r3, [r7, #28]
 8004912:	ee07 3a90 	vmov	s15, r3
 8004916:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800491a:	eddf 6a59 	vldr	s13, [pc, #356]	@ 8004a80 <MPU6050_DMP_Get_Data+0x1e8>
 800491e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004922:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
		q2=quat[2] / q30;
 8004926:	6a3b      	ldr	r3, [r7, #32]
 8004928:	ee07 3a90 	vmov	s15, r3
 800492c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004930:	eddf 6a53 	vldr	s13, [pc, #332]	@ 8004a80 <MPU6050_DMP_Get_Data+0x1e8>
 8004934:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004938:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
		q3=quat[3] / q30;
 800493c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800493e:	ee07 3a90 	vmov	s15, r3
 8004942:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004946:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8004a80 <MPU6050_DMP_Get_Data+0x1e8>
 800494a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800494e:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		
		*Pitch = asin(-2 * q1 * q3 + 2 * q0* q2)* 57.3; 	
 8004952:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8004956:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 800495a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800495e:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8004962:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004966:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800496a:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800496e:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8004972:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004976:	ee77 7a27 	vadd.f32	s15, s14, s15
 800497a:	ee17 0a90 	vmov	r0, s15
 800497e:	f7fb fde3 	bl	8000548 <__aeabi_f2d>
 8004982:	4602      	mov	r2, r0
 8004984:	460b      	mov	r3, r1
 8004986:	ec43 2b10 	vmov	d0, r2, r3
 800498a:	f00f fc11 	bl	80141b0 <asin>
 800498e:	ec51 0b10 	vmov	r0, r1, d0
 8004992:	a337      	add	r3, pc, #220	@ (adr r3, 8004a70 <MPU6050_DMP_Get_Data+0x1d8>)
 8004994:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004998:	f7fb fe2e 	bl	80005f8 <__aeabi_dmul>
 800499c:	4602      	mov	r2, r0
 800499e:	460b      	mov	r3, r1
 80049a0:	4610      	mov	r0, r2
 80049a2:	4619      	mov	r1, r3
 80049a4:	f7fc f920 	bl	8000be8 <__aeabi_d2f>
 80049a8:	4602      	mov	r2, r0
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	601a      	str	r2, [r3, #0]
		// *Roll = atan2(2 * q2 * q3 + 2 * q0 * q1, -2 * q1 * q1 - 2 * q2* q2 + 1)* 57.3; // roll
		*Roll = gyro[2]/16.4;
 80049ae:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	@ 0x34
 80049b2:	4618      	mov	r0, r3
 80049b4:	f7fb fdb6 	bl	8000524 <__aeabi_i2d>
 80049b8:	a32f      	add	r3, pc, #188	@ (adr r3, 8004a78 <MPU6050_DMP_Get_Data+0x1e0>)
 80049ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049be:	f7fb ff45 	bl	800084c <__aeabi_ddiv>
 80049c2:	4602      	mov	r2, r0
 80049c4:	460b      	mov	r3, r1
 80049c6:	4610      	mov	r0, r2
 80049c8:	4619      	mov	r1, r3
 80049ca:	f7fc f90d 	bl	8000be8 <__aeabi_d2f>
 80049ce:	4602      	mov	r2, r0
 80049d0:	68bb      	ldr	r3, [r7, #8]
 80049d2:	601a      	str	r2, [r3, #0]
		*Yaw   = atan2(2*(q1*q2 + q0*q3),q0*q0+q1*q1-q2*q2-q3*q3) * 57.3;	//yaw
 80049d4:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 80049d8:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80049dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80049e0:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 80049e4:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80049e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80049ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80049f0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80049f4:	ee17 0a90 	vmov	r0, s15
 80049f8:	f7fb fda6 	bl	8000548 <__aeabi_f2d>
 80049fc:	4604      	mov	r4, r0
 80049fe:	460d      	mov	r5, r1
 8004a00:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8004a04:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8004a08:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8004a0c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004a10:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004a14:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8004a18:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004a1c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004a20:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8004a24:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004a28:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004a2c:	ee17 0a90 	vmov	r0, s15
 8004a30:	f7fb fd8a 	bl	8000548 <__aeabi_f2d>
 8004a34:	4602      	mov	r2, r0
 8004a36:	460b      	mov	r3, r1
 8004a38:	ec43 2b11 	vmov	d1, r2, r3
 8004a3c:	ec45 4b10 	vmov	d0, r4, r5
 8004a40:	f00f fbea 	bl	8014218 <atan2>
 8004a44:	ec51 0b10 	vmov	r0, r1, d0
 8004a48:	a309      	add	r3, pc, #36	@ (adr r3, 8004a70 <MPU6050_DMP_Get_Data+0x1d8>)
 8004a4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a4e:	f7fb fdd3 	bl	80005f8 <__aeabi_dmul>
 8004a52:	4602      	mov	r2, r0
 8004a54:	460b      	mov	r3, r1
 8004a56:	4610      	mov	r0, r2
 8004a58:	4619      	mov	r1, r3
 8004a5a:	f7fc f8c5 	bl	8000be8 <__aeabi_d2f>
 8004a5e:	4602      	mov	r2, r0
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	601a      	str	r2, [r3, #0]
	}
	return 0;
 8004a64:	2300      	movs	r3, #0
}
 8004a66:	4618      	mov	r0, r3
 8004a68:	3748      	adds	r7, #72	@ 0x48
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	bdb0      	pop	{r4, r5, r7, pc}
 8004a6e:	bf00      	nop
 8004a70:	66666666 	.word	0x66666666
 8004a74:	404ca666 	.word	0x404ca666
 8004a78:	66666666 	.word	0x66666666
 8004a7c:	40306666 	.word	0x40306666
 8004a80:	4e800000 	.word	0x4e800000

08004a84 <OLED_I2C_Init>:
// #define OLED_W_SCL(x) HAL_GPIO_WritePin(GPIOB, SCL_Pin, (GPIO_PinState)(x))
// #define OLED_W_SDA(x) HAL_GPIO_WritePin(GPIOB, SDA_Pin, (GPIO_PinState)(x))

/**/
void OLED_I2C_Init(void)
{
 8004a84:	b480      	push	{r7}
 8004a86:	af00      	add	r7, sp, #0
	// I2C1GPIO
	// CubeMXI2C1
}
 8004a88:	bf00      	nop
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a90:	4770      	bx	lr
	...

08004a94 <OLED_WriteCommand>:
 * @brief  OLED
 * @param  Command 
 * @retval 
 */
void OLED_WriteCommand(uint8_t Command)
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	b086      	sub	sp, #24
 8004a98:	af02      	add	r7, sp, #8
 8004a9a:	4603      	mov	r3, r0
 8004a9c:	71fb      	strb	r3, [r7, #7]
	uint8_t buf[2] = {0x00, Command}; // 0x00
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	733b      	strb	r3, [r7, #12]
 8004aa2:	79fb      	ldrb	r3, [r7, #7]
 8004aa4:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, OLED_ADDRESS, buf, 2, 100);
 8004aa6:	f107 020c 	add.w	r2, r7, #12
 8004aaa:	2364      	movs	r3, #100	@ 0x64
 8004aac:	9300      	str	r3, [sp, #0]
 8004aae:	2302      	movs	r3, #2
 8004ab0:	2178      	movs	r1, #120	@ 0x78
 8004ab2:	4803      	ldr	r0, [pc, #12]	@ (8004ac0 <OLED_WriteCommand+0x2c>)
 8004ab4:	f009 f8ca 	bl	800dc4c <HAL_I2C_Master_Transmit>
}
 8004ab8:	bf00      	nop
 8004aba:	3710      	adds	r7, #16
 8004abc:	46bd      	mov	sp, r7
 8004abe:	bd80      	pop	{r7, pc}
 8004ac0:	200002d8 	.word	0x200002d8

08004ac4 <OLED_WriteData>:
 * @brief  OLED
 * @param  Data 
 * @retval 
 */
void OLED_WriteData(uint8_t Data)
{
 8004ac4:	b580      	push	{r7, lr}
 8004ac6:	b086      	sub	sp, #24
 8004ac8:	af02      	add	r7, sp, #8
 8004aca:	4603      	mov	r3, r0
 8004acc:	71fb      	strb	r3, [r7, #7]
	uint8_t buf[2] = {0x40, Data}; // 0x40
 8004ace:	2340      	movs	r3, #64	@ 0x40
 8004ad0:	733b      	strb	r3, [r7, #12]
 8004ad2:	79fb      	ldrb	r3, [r7, #7]
 8004ad4:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, OLED_ADDRESS, buf, 2, 100);
 8004ad6:	f107 020c 	add.w	r2, r7, #12
 8004ada:	2364      	movs	r3, #100	@ 0x64
 8004adc:	9300      	str	r3, [sp, #0]
 8004ade:	2302      	movs	r3, #2
 8004ae0:	2178      	movs	r1, #120	@ 0x78
 8004ae2:	4803      	ldr	r0, [pc, #12]	@ (8004af0 <OLED_WriteData+0x2c>)
 8004ae4:	f009 f8b2 	bl	800dc4c <HAL_I2C_Master_Transmit>
}
 8004ae8:	bf00      	nop
 8004aea:	3710      	adds	r7, #16
 8004aec:	46bd      	mov	sp, r7
 8004aee:	bd80      	pop	{r7, pc}
 8004af0:	200002d8 	.word	0x200002d8

08004af4 <OLED_SetCursor>:
 * @param  Y 0~7
 * @param  X 0~127
 * @retval 
 */
void OLED_SetCursor(uint8_t Y, uint8_t X)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b082      	sub	sp, #8
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	4603      	mov	r3, r0
 8004afc:	460a      	mov	r2, r1
 8004afe:	71fb      	strb	r3, [r7, #7]
 8004b00:	4613      	mov	r3, r2
 8004b02:	71bb      	strb	r3, [r7, #6]
	OLED_WriteCommand(0xB0 | Y);				 //Y
 8004b04:	79fb      	ldrb	r3, [r7, #7]
 8004b06:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 8004b0a:	b2db      	uxtb	r3, r3
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	f7ff ffc1 	bl	8004a94 <OLED_WriteCommand>
	OLED_WriteCommand(0x10 | ((X & 0xF0) >> 4)); //X4
 8004b12:	79bb      	ldrb	r3, [r7, #6]
 8004b14:	091b      	lsrs	r3, r3, #4
 8004b16:	b2db      	uxtb	r3, r3
 8004b18:	f043 0310 	orr.w	r3, r3, #16
 8004b1c:	b2db      	uxtb	r3, r3
 8004b1e:	4618      	mov	r0, r3
 8004b20:	f7ff ffb8 	bl	8004a94 <OLED_WriteCommand>
	OLED_WriteCommand(0x00 | (X & 0x0F));		 //X4
 8004b24:	79bb      	ldrb	r3, [r7, #6]
 8004b26:	f003 030f 	and.w	r3, r3, #15
 8004b2a:	b2db      	uxtb	r3, r3
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	f7ff ffb1 	bl	8004a94 <OLED_WriteCommand>
}
 8004b32:	bf00      	nop
 8004b34:	3708      	adds	r7, #8
 8004b36:	46bd      	mov	sp, r7
 8004b38:	bd80      	pop	{r7, pc}

08004b3a <OLED_Clear>:
 * @brief  OLED
 * @param  
 * @retval 
 */
void OLED_Clear(void)
{
 8004b3a:	b580      	push	{r7, lr}
 8004b3c:	b082      	sub	sp, #8
 8004b3e:	af00      	add	r7, sp, #0
	uint8_t i, j;
	for (j = 0; j < 8; j++)
 8004b40:	2300      	movs	r3, #0
 8004b42:	71bb      	strb	r3, [r7, #6]
 8004b44:	e014      	b.n	8004b70 <OLED_Clear+0x36>
	{
		OLED_SetCursor(j, 0);
 8004b46:	79bb      	ldrb	r3, [r7, #6]
 8004b48:	2100      	movs	r1, #0
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	f7ff ffd2 	bl	8004af4 <OLED_SetCursor>
		for (i = 0; i < 128; i++)
 8004b50:	2300      	movs	r3, #0
 8004b52:	71fb      	strb	r3, [r7, #7]
 8004b54:	e005      	b.n	8004b62 <OLED_Clear+0x28>
		{
			OLED_WriteData(0x00);
 8004b56:	2000      	movs	r0, #0
 8004b58:	f7ff ffb4 	bl	8004ac4 <OLED_WriteData>
		for (i = 0; i < 128; i++)
 8004b5c:	79fb      	ldrb	r3, [r7, #7]
 8004b5e:	3301      	adds	r3, #1
 8004b60:	71fb      	strb	r3, [r7, #7]
 8004b62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	daf5      	bge.n	8004b56 <OLED_Clear+0x1c>
	for (j = 0; j < 8; j++)
 8004b6a:	79bb      	ldrb	r3, [r7, #6]
 8004b6c:	3301      	adds	r3, #1
 8004b6e:	71bb      	strb	r3, [r7, #6]
 8004b70:	79bb      	ldrb	r3, [r7, #6]
 8004b72:	2b07      	cmp	r3, #7
 8004b74:	d9e7      	bls.n	8004b46 <OLED_Clear+0xc>
		}
	}
}
 8004b76:	bf00      	nop
 8004b78:	bf00      	nop
 8004b7a:	3708      	adds	r7, #8
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	bd80      	pop	{r7, pc}

08004b80 <OLED_Clear_Part>:
 * @param  start 1~16
 * @param  end 1~16
 * @retval 
 */
void OLED_Clear_Part(uint8_t Line, uint8_t start, uint8_t end)
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b084      	sub	sp, #16
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	4603      	mov	r3, r0
 8004b88:	71fb      	strb	r3, [r7, #7]
 8004b8a:	460b      	mov	r3, r1
 8004b8c:	71bb      	strb	r3, [r7, #6]
 8004b8e:	4613      	mov	r3, r2
 8004b90:	717b      	strb	r3, [r7, #5]
	uint8_t i, Column;
	for (Column = start; Column <= end; Column++)
 8004b92:	79bb      	ldrb	r3, [r7, #6]
 8004b94:	73bb      	strb	r3, [r7, #14]
 8004b96:	e036      	b.n	8004c06 <OLED_Clear_Part+0x86>
	{
		OLED_SetCursor((Line - 1) * 2, (Column - 1) * 8); //
 8004b98:	79fb      	ldrb	r3, [r7, #7]
 8004b9a:	3b01      	subs	r3, #1
 8004b9c:	b2db      	uxtb	r3, r3
 8004b9e:	005b      	lsls	r3, r3, #1
 8004ba0:	b2da      	uxtb	r2, r3
 8004ba2:	7bbb      	ldrb	r3, [r7, #14]
 8004ba4:	3b01      	subs	r3, #1
 8004ba6:	b2db      	uxtb	r3, r3
 8004ba8:	00db      	lsls	r3, r3, #3
 8004baa:	b2db      	uxtb	r3, r3
 8004bac:	4619      	mov	r1, r3
 8004bae:	4610      	mov	r0, r2
 8004bb0:	f7ff ffa0 	bl	8004af4 <OLED_SetCursor>
		for (i = 0; i < 8; i++)
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	73fb      	strb	r3, [r7, #15]
 8004bb8:	e005      	b.n	8004bc6 <OLED_Clear_Part+0x46>
		{
			OLED_WriteData(0x00); //
 8004bba:	2000      	movs	r0, #0
 8004bbc:	f7ff ff82 	bl	8004ac4 <OLED_WriteData>
		for (i = 0; i < 8; i++)
 8004bc0:	7bfb      	ldrb	r3, [r7, #15]
 8004bc2:	3301      	adds	r3, #1
 8004bc4:	73fb      	strb	r3, [r7, #15]
 8004bc6:	7bfb      	ldrb	r3, [r7, #15]
 8004bc8:	2b07      	cmp	r3, #7
 8004bca:	d9f6      	bls.n	8004bba <OLED_Clear_Part+0x3a>
		}
		OLED_SetCursor((Line - 1) * 2 + 1, (Column - 1) * 8); //
 8004bcc:	79fb      	ldrb	r3, [r7, #7]
 8004bce:	005b      	lsls	r3, r3, #1
 8004bd0:	b2db      	uxtb	r3, r3
 8004bd2:	3b01      	subs	r3, #1
 8004bd4:	b2da      	uxtb	r2, r3
 8004bd6:	7bbb      	ldrb	r3, [r7, #14]
 8004bd8:	3b01      	subs	r3, #1
 8004bda:	b2db      	uxtb	r3, r3
 8004bdc:	00db      	lsls	r3, r3, #3
 8004bde:	b2db      	uxtb	r3, r3
 8004be0:	4619      	mov	r1, r3
 8004be2:	4610      	mov	r0, r2
 8004be4:	f7ff ff86 	bl	8004af4 <OLED_SetCursor>
		for (i = 0; i < 8; i++)
 8004be8:	2300      	movs	r3, #0
 8004bea:	73fb      	strb	r3, [r7, #15]
 8004bec:	e005      	b.n	8004bfa <OLED_Clear_Part+0x7a>
		{
			OLED_WriteData(0x00); //
 8004bee:	2000      	movs	r0, #0
 8004bf0:	f7ff ff68 	bl	8004ac4 <OLED_WriteData>
		for (i = 0; i < 8; i++)
 8004bf4:	7bfb      	ldrb	r3, [r7, #15]
 8004bf6:	3301      	adds	r3, #1
 8004bf8:	73fb      	strb	r3, [r7, #15]
 8004bfa:	7bfb      	ldrb	r3, [r7, #15]
 8004bfc:	2b07      	cmp	r3, #7
 8004bfe:	d9f6      	bls.n	8004bee <OLED_Clear_Part+0x6e>
	for (Column = start; Column <= end; Column++)
 8004c00:	7bbb      	ldrb	r3, [r7, #14]
 8004c02:	3301      	adds	r3, #1
 8004c04:	73bb      	strb	r3, [r7, #14]
 8004c06:	7bba      	ldrb	r2, [r7, #14]
 8004c08:	797b      	ldrb	r3, [r7, #5]
 8004c0a:	429a      	cmp	r2, r3
 8004c0c:	d9c4      	bls.n	8004b98 <OLED_Clear_Part+0x18>
		}
	}
}
 8004c0e:	bf00      	nop
 8004c10:	bf00      	nop
 8004c12:	3710      	adds	r7, #16
 8004c14:	46bd      	mov	sp, r7
 8004c16:	bd80      	pop	{r7, pc}

08004c18 <OLED_ShowChar>:
 * @param  Column 1~16
 * @param  Char ASCII
 * @retval 
 */
void OLED_ShowChar(uint8_t Line, uint8_t Column, char Char)
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b084      	sub	sp, #16
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	4603      	mov	r3, r0
 8004c20:	71fb      	strb	r3, [r7, #7]
 8004c22:	460b      	mov	r3, r1
 8004c24:	71bb      	strb	r3, [r7, #6]
 8004c26:	4613      	mov	r3, r2
 8004c28:	717b      	strb	r3, [r7, #5]
	uint8_t i;
	OLED_SetCursor((Line - 1) * 2, (Column - 1) * 8); //
 8004c2a:	79fb      	ldrb	r3, [r7, #7]
 8004c2c:	3b01      	subs	r3, #1
 8004c2e:	b2db      	uxtb	r3, r3
 8004c30:	005b      	lsls	r3, r3, #1
 8004c32:	b2da      	uxtb	r2, r3
 8004c34:	79bb      	ldrb	r3, [r7, #6]
 8004c36:	3b01      	subs	r3, #1
 8004c38:	b2db      	uxtb	r3, r3
 8004c3a:	00db      	lsls	r3, r3, #3
 8004c3c:	b2db      	uxtb	r3, r3
 8004c3e:	4619      	mov	r1, r3
 8004c40:	4610      	mov	r0, r2
 8004c42:	f7ff ff57 	bl	8004af4 <OLED_SetCursor>
	for (i = 0; i < 8; i++)
 8004c46:	2300      	movs	r3, #0
 8004c48:	73fb      	strb	r3, [r7, #15]
 8004c4a:	e00e      	b.n	8004c6a <OLED_ShowChar+0x52>
	{
		OLED_WriteData(OLED_F8x16[Char - ' '][i]); //
 8004c4c:	797b      	ldrb	r3, [r7, #5]
 8004c4e:	f1a3 0220 	sub.w	r2, r3, #32
 8004c52:	7bfb      	ldrb	r3, [r7, #15]
 8004c54:	491b      	ldr	r1, [pc, #108]	@ (8004cc4 <OLED_ShowChar+0xac>)
 8004c56:	0112      	lsls	r2, r2, #4
 8004c58:	440a      	add	r2, r1
 8004c5a:	4413      	add	r3, r2
 8004c5c:	781b      	ldrb	r3, [r3, #0]
 8004c5e:	4618      	mov	r0, r3
 8004c60:	f7ff ff30 	bl	8004ac4 <OLED_WriteData>
	for (i = 0; i < 8; i++)
 8004c64:	7bfb      	ldrb	r3, [r7, #15]
 8004c66:	3301      	adds	r3, #1
 8004c68:	73fb      	strb	r3, [r7, #15]
 8004c6a:	7bfb      	ldrb	r3, [r7, #15]
 8004c6c:	2b07      	cmp	r3, #7
 8004c6e:	d9ed      	bls.n	8004c4c <OLED_ShowChar+0x34>
	}
	OLED_SetCursor((Line - 1) * 2 + 1, (Column - 1) * 8); //
 8004c70:	79fb      	ldrb	r3, [r7, #7]
 8004c72:	005b      	lsls	r3, r3, #1
 8004c74:	b2db      	uxtb	r3, r3
 8004c76:	3b01      	subs	r3, #1
 8004c78:	b2da      	uxtb	r2, r3
 8004c7a:	79bb      	ldrb	r3, [r7, #6]
 8004c7c:	3b01      	subs	r3, #1
 8004c7e:	b2db      	uxtb	r3, r3
 8004c80:	00db      	lsls	r3, r3, #3
 8004c82:	b2db      	uxtb	r3, r3
 8004c84:	4619      	mov	r1, r3
 8004c86:	4610      	mov	r0, r2
 8004c88:	f7ff ff34 	bl	8004af4 <OLED_SetCursor>
	for (i = 0; i < 8; i++)
 8004c8c:	2300      	movs	r3, #0
 8004c8e:	73fb      	strb	r3, [r7, #15]
 8004c90:	e00f      	b.n	8004cb2 <OLED_ShowChar+0x9a>
	{
		OLED_WriteData(OLED_F8x16[Char - ' '][i + 8]); //
 8004c92:	797b      	ldrb	r3, [r7, #5]
 8004c94:	f1a3 0220 	sub.w	r2, r3, #32
 8004c98:	7bfb      	ldrb	r3, [r7, #15]
 8004c9a:	3308      	adds	r3, #8
 8004c9c:	4909      	ldr	r1, [pc, #36]	@ (8004cc4 <OLED_ShowChar+0xac>)
 8004c9e:	0112      	lsls	r2, r2, #4
 8004ca0:	440a      	add	r2, r1
 8004ca2:	4413      	add	r3, r2
 8004ca4:	781b      	ldrb	r3, [r3, #0]
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	f7ff ff0c 	bl	8004ac4 <OLED_WriteData>
	for (i = 0; i < 8; i++)
 8004cac:	7bfb      	ldrb	r3, [r7, #15]
 8004cae:	3301      	adds	r3, #1
 8004cb0:	73fb      	strb	r3, [r7, #15]
 8004cb2:	7bfb      	ldrb	r3, [r7, #15]
 8004cb4:	2b07      	cmp	r3, #7
 8004cb6:	d9ec      	bls.n	8004c92 <OLED_ShowChar+0x7a>
	}
}
 8004cb8:	bf00      	nop
 8004cba:	bf00      	nop
 8004cbc:	3710      	adds	r7, #16
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	bd80      	pop	{r7, pc}
 8004cc2:	bf00      	nop
 8004cc4:	08015bf0 	.word	0x08015bf0

08004cc8 <OLED_ShowString>:
 * @param  Column 1~16
 * @param  String ASCII
 * @retval 
 */
void OLED_ShowString(uint8_t Line, uint8_t Column, char *String)
{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	b084      	sub	sp, #16
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	4603      	mov	r3, r0
 8004cd0:	603a      	str	r2, [r7, #0]
 8004cd2:	71fb      	strb	r3, [r7, #7]
 8004cd4:	460b      	mov	r3, r1
 8004cd6:	71bb      	strb	r3, [r7, #6]
	uint8_t i;
	for (i = 0; String[i] != '\0'; i++)
 8004cd8:	2300      	movs	r3, #0
 8004cda:	73fb      	strb	r3, [r7, #15]
 8004cdc:	e00e      	b.n	8004cfc <OLED_ShowString+0x34>
	{
		OLED_ShowChar(Line, Column + i, String[i]);
 8004cde:	79ba      	ldrb	r2, [r7, #6]
 8004ce0:	7bfb      	ldrb	r3, [r7, #15]
 8004ce2:	4413      	add	r3, r2
 8004ce4:	b2d9      	uxtb	r1, r3
 8004ce6:	7bfb      	ldrb	r3, [r7, #15]
 8004ce8:	683a      	ldr	r2, [r7, #0]
 8004cea:	4413      	add	r3, r2
 8004cec:	781a      	ldrb	r2, [r3, #0]
 8004cee:	79fb      	ldrb	r3, [r7, #7]
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	f7ff ff91 	bl	8004c18 <OLED_ShowChar>
	for (i = 0; String[i] != '\0'; i++)
 8004cf6:	7bfb      	ldrb	r3, [r7, #15]
 8004cf8:	3301      	adds	r3, #1
 8004cfa:	73fb      	strb	r3, [r7, #15]
 8004cfc:	7bfb      	ldrb	r3, [r7, #15]
 8004cfe:	683a      	ldr	r2, [r7, #0]
 8004d00:	4413      	add	r3, r2
 8004d02:	781b      	ldrb	r3, [r3, #0]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d1ea      	bne.n	8004cde <OLED_ShowString+0x16>
	}
}
 8004d08:	bf00      	nop
 8004d0a:	bf00      	nop
 8004d0c:	3710      	adds	r7, #16
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	bd80      	pop	{r7, pc}

08004d12 <OLED_Pow>:
/**
 * @brief  OLED
 * @retval XY
 */
uint32_t OLED_Pow(uint32_t X, uint32_t Y)
{
 8004d12:	b480      	push	{r7}
 8004d14:	b085      	sub	sp, #20
 8004d16:	af00      	add	r7, sp, #0
 8004d18:	6078      	str	r0, [r7, #4]
 8004d1a:	6039      	str	r1, [r7, #0]
	uint32_t Result = 1;
 8004d1c:	2301      	movs	r3, #1
 8004d1e:	60fb      	str	r3, [r7, #12]
	while (Y--)
 8004d20:	e004      	b.n	8004d2c <OLED_Pow+0x1a>
	{
		Result *= X;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	687a      	ldr	r2, [r7, #4]
 8004d26:	fb02 f303 	mul.w	r3, r2, r3
 8004d2a:	60fb      	str	r3, [r7, #12]
	while (Y--)
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	1e5a      	subs	r2, r3, #1
 8004d30:	603a      	str	r2, [r7, #0]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d1f5      	bne.n	8004d22 <OLED_Pow+0x10>
	}
	return Result;
 8004d36:	68fb      	ldr	r3, [r7, #12]
}
 8004d38:	4618      	mov	r0, r3
 8004d3a:	3714      	adds	r7, #20
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d42:	4770      	bx	lr

08004d44 <OLED_ShowNum>:
 * @param  Number 0~4294967295
 * @param  Length 1~10
 * @retval 
 */
void OLED_ShowNum(uint8_t Line, uint8_t Column, uint32_t Number, uint8_t Length)
{
 8004d44:	b590      	push	{r4, r7, lr}
 8004d46:	b085      	sub	sp, #20
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	603a      	str	r2, [r7, #0]
 8004d4c:	461a      	mov	r2, r3
 8004d4e:	4603      	mov	r3, r0
 8004d50:	71fb      	strb	r3, [r7, #7]
 8004d52:	460b      	mov	r3, r1
 8004d54:	71bb      	strb	r3, [r7, #6]
 8004d56:	4613      	mov	r3, r2
 8004d58:	717b      	strb	r3, [r7, #5]
	uint8_t i;
	for (i = 0; i < Length; i++)
 8004d5a:	2300      	movs	r3, #0
 8004d5c:	73fb      	strb	r3, [r7, #15]
 8004d5e:	e023      	b.n	8004da8 <OLED_ShowNum+0x64>
	{
		OLED_ShowChar(Line, Column + i, Number / OLED_Pow(10, Length - i - 1) % 10 + '0');
 8004d60:	79ba      	ldrb	r2, [r7, #6]
 8004d62:	7bfb      	ldrb	r3, [r7, #15]
 8004d64:	4413      	add	r3, r2
 8004d66:	b2dc      	uxtb	r4, r3
 8004d68:	797a      	ldrb	r2, [r7, #5]
 8004d6a:	7bfb      	ldrb	r3, [r7, #15]
 8004d6c:	1ad3      	subs	r3, r2, r3
 8004d6e:	3b01      	subs	r3, #1
 8004d70:	4619      	mov	r1, r3
 8004d72:	200a      	movs	r0, #10
 8004d74:	f7ff ffcd 	bl	8004d12 <OLED_Pow>
 8004d78:	4602      	mov	r2, r0
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	fbb3 f1f2 	udiv	r1, r3, r2
 8004d80:	4b0e      	ldr	r3, [pc, #56]	@ (8004dbc <OLED_ShowNum+0x78>)
 8004d82:	fba3 2301 	umull	r2, r3, r3, r1
 8004d86:	08da      	lsrs	r2, r3, #3
 8004d88:	4613      	mov	r3, r2
 8004d8a:	009b      	lsls	r3, r3, #2
 8004d8c:	4413      	add	r3, r2
 8004d8e:	005b      	lsls	r3, r3, #1
 8004d90:	1aca      	subs	r2, r1, r3
 8004d92:	b2d3      	uxtb	r3, r2
 8004d94:	3330      	adds	r3, #48	@ 0x30
 8004d96:	b2da      	uxtb	r2, r3
 8004d98:	79fb      	ldrb	r3, [r7, #7]
 8004d9a:	4621      	mov	r1, r4
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	f7ff ff3b 	bl	8004c18 <OLED_ShowChar>
	for (i = 0; i < Length; i++)
 8004da2:	7bfb      	ldrb	r3, [r7, #15]
 8004da4:	3301      	adds	r3, #1
 8004da6:	73fb      	strb	r3, [r7, #15]
 8004da8:	7bfa      	ldrb	r2, [r7, #15]
 8004daa:	797b      	ldrb	r3, [r7, #5]
 8004dac:	429a      	cmp	r2, r3
 8004dae:	d3d7      	bcc.n	8004d60 <OLED_ShowNum+0x1c>
	}
}
 8004db0:	bf00      	nop
 8004db2:	bf00      	nop
 8004db4:	3714      	adds	r7, #20
 8004db6:	46bd      	mov	sp, r7
 8004db8:	bd90      	pop	{r4, r7, pc}
 8004dba:	bf00      	nop
 8004dbc:	cccccccd 	.word	0xcccccccd

08004dc0 <OLED_Init>:
 * @brief  OLED
 * @param  
 * @retval 
 */
void OLED_Init(void)
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	af00      	add	r7, sp, #0
	// 
	HAL_Delay(100);  // HAL_Delayfor
 8004dc4:	2064      	movs	r0, #100	@ 0x64
 8004dc6:	f008 fa4f 	bl	800d268 <HAL_Delay>

	// I2C
	OLED_I2C_Init();
 8004dca:	f7ff fe5b 	bl	8004a84 <OLED_I2C_Init>

	// OLED
	HAL_Delay(100);
 8004dce:	2064      	movs	r0, #100	@ 0x64
 8004dd0:	f008 fa4a 	bl	800d268 <HAL_Delay>

	OLED_WriteCommand(0xAE); //
 8004dd4:	20ae      	movs	r0, #174	@ 0xae
 8004dd6:	f7ff fe5d 	bl	8004a94 <OLED_WriteCommand>

	OLED_WriteCommand(0xD5); ///
 8004dda:	20d5      	movs	r0, #213	@ 0xd5
 8004ddc:	f7ff fe5a 	bl	8004a94 <OLED_WriteCommand>
	OLED_WriteCommand(0x80);
 8004de0:	2080      	movs	r0, #128	@ 0x80
 8004de2:	f7ff fe57 	bl	8004a94 <OLED_WriteCommand>

	OLED_WriteCommand(0xA8); //
 8004de6:	20a8      	movs	r0, #168	@ 0xa8
 8004de8:	f7ff fe54 	bl	8004a94 <OLED_WriteCommand>
	OLED_WriteCommand(0x3F);
 8004dec:	203f      	movs	r0, #63	@ 0x3f
 8004dee:	f7ff fe51 	bl	8004a94 <OLED_WriteCommand>

	OLED_WriteCommand(0xD3); //
 8004df2:	20d3      	movs	r0, #211	@ 0xd3
 8004df4:	f7ff fe4e 	bl	8004a94 <OLED_WriteCommand>
	OLED_WriteCommand(0x00);
 8004df8:	2000      	movs	r0, #0
 8004dfa:	f7ff fe4b 	bl	8004a94 <OLED_WriteCommand>

	OLED_WriteCommand(0x40); //
 8004dfe:	2040      	movs	r0, #64	@ 0x40
 8004e00:	f7ff fe48 	bl	8004a94 <OLED_WriteCommand>

	OLED_WriteCommand(0xA1); //0xA1 0xA0
 8004e04:	20a1      	movs	r0, #161	@ 0xa1
 8004e06:	f7ff fe45 	bl	8004a94 <OLED_WriteCommand>

	OLED_WriteCommand(0xC8); //0xC8 0xC0
 8004e0a:	20c8      	movs	r0, #200	@ 0xc8
 8004e0c:	f7ff fe42 	bl	8004a94 <OLED_WriteCommand>

	OLED_WriteCommand(0xDA); //COM
 8004e10:	20da      	movs	r0, #218	@ 0xda
 8004e12:	f7ff fe3f 	bl	8004a94 <OLED_WriteCommand>
	OLED_WriteCommand(0x12);
 8004e16:	2012      	movs	r0, #18
 8004e18:	f7ff fe3c 	bl	8004a94 <OLED_WriteCommand>

	OLED_WriteCommand(0x81); //
 8004e1c:	2081      	movs	r0, #129	@ 0x81
 8004e1e:	f7ff fe39 	bl	8004a94 <OLED_WriteCommand>
	OLED_WriteCommand(0xCF);
 8004e22:	20cf      	movs	r0, #207	@ 0xcf
 8004e24:	f7ff fe36 	bl	8004a94 <OLED_WriteCommand>

	OLED_WriteCommand(0xD9); //
 8004e28:	20d9      	movs	r0, #217	@ 0xd9
 8004e2a:	f7ff fe33 	bl	8004a94 <OLED_WriteCommand>
	OLED_WriteCommand(0xF1);
 8004e2e:	20f1      	movs	r0, #241	@ 0xf1
 8004e30:	f7ff fe30 	bl	8004a94 <OLED_WriteCommand>

	OLED_WriteCommand(0xDB); //VCOMH
 8004e34:	20db      	movs	r0, #219	@ 0xdb
 8004e36:	f7ff fe2d 	bl	8004a94 <OLED_WriteCommand>
	OLED_WriteCommand(0x30);
 8004e3a:	2030      	movs	r0, #48	@ 0x30
 8004e3c:	f7ff fe2a 	bl	8004a94 <OLED_WriteCommand>

	OLED_WriteCommand(0xA4); ///
 8004e40:	20a4      	movs	r0, #164	@ 0xa4
 8004e42:	f7ff fe27 	bl	8004a94 <OLED_WriteCommand>

	OLED_WriteCommand(0xA6); ///
 8004e46:	20a6      	movs	r0, #166	@ 0xa6
 8004e48:	f7ff fe24 	bl	8004a94 <OLED_WriteCommand>

	OLED_WriteCommand(0x8D); //
 8004e4c:	208d      	movs	r0, #141	@ 0x8d
 8004e4e:	f7ff fe21 	bl	8004a94 <OLED_WriteCommand>
	OLED_WriteCommand(0x14);
 8004e52:	2014      	movs	r0, #20
 8004e54:	f7ff fe1e 	bl	8004a94 <OLED_WriteCommand>

	OLED_WriteCommand(0xAF); //
 8004e58:	20af      	movs	r0, #175	@ 0xaf
 8004e5a:	f7ff fe1b 	bl	8004a94 <OLED_WriteCommand>

	OLED_Clear(); // OLED
 8004e5e:	f7ff fe6c 	bl	8004b3a <OLED_Clear>
	
	// 
	HAL_Delay(100);
 8004e62:	2064      	movs	r0, #100	@ 0x64
 8004e64:	f008 fa00 	bl	800d268 <HAL_Delay>
}
 8004e68:	bf00      	nop
 8004e6a:	bd80      	pop	{r7, pc}

08004e6c <Servo_Init>:
// APB2=84MHzTIMx84MHz
#define TIMER_CLK_FREQ 168000000  // Hz

void Servo_Init(Servo* servo, TIM_HandleTypeDef* timer, uint32_t channel,
                GPIO_TypeDef* gpio_port, uint16_t gpio_pin) 
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	b086      	sub	sp, #24
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	60f8      	str	r0, [r7, #12]
 8004e74:	60b9      	str	r1, [r7, #8]
 8004e76:	607a      	str	r2, [r7, #4]
 8004e78:	603b      	str	r3, [r7, #0]
    servo->timer = timer;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	68ba      	ldr	r2, [r7, #8]
 8004e7e:	601a      	str	r2, [r3, #0]
    servo->channel = channel;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	687a      	ldr	r2, [r7, #4]
 8004e84:	605a      	str	r2, [r3, #4]
    servo->gpio_port = gpio_port;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	683a      	ldr	r2, [r7, #0]
 8004e8a:	609a      	str	r2, [r3, #8]
    servo->gpio_pin = gpio_pin;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	8c3a      	ldrh	r2, [r7, #32]
 8004e90:	819a      	strh	r2, [r3, #12]
    servo->pulse_width = SERVO_MIN_PULSE;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8004e98:	611a      	str	r2, [r3, #16]

    // PWM
    uint32_t period_cycles = (TIMER_CLK_FREQ / 1000000) * SERVO_PWM_PERIOD / 
                            (timer->Init.Prescaler + 1);
 8004e9a:	68bb      	ldr	r3, [r7, #8]
 8004e9c:	685b      	ldr	r3, [r3, #4]
 8004e9e:	3301      	adds	r3, #1
    uint32_t period_cycles = (TIMER_CLK_FREQ / 1000000) * SERVO_PWM_PERIOD / 
 8004ea0:	4a0d      	ldr	r2, [pc, #52]	@ (8004ed8 <Servo_Init+0x6c>)
 8004ea2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ea6:	617b      	str	r3, [r7, #20]
    __HAL_TIM_SET_AUTORELOAD(timer, period_cycles - 1);
 8004ea8:	68bb      	ldr	r3, [r7, #8]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	697a      	ldr	r2, [r7, #20]
 8004eae:	3a01      	subs	r2, #1
 8004eb0:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004eb2:	697b      	ldr	r3, [r7, #20]
 8004eb4:	1e5a      	subs	r2, r3, #1
 8004eb6:	68bb      	ldr	r3, [r7, #8]
 8004eb8:	60da      	str	r2, [r3, #12]

    // PWM
    HAL_TIM_PWM_Start(timer, channel);
 8004eba:	6879      	ldr	r1, [r7, #4]
 8004ebc:	68b8      	ldr	r0, [r7, #8]
 8004ebe:	f00a fc8f 	bl	800f7e0 <HAL_TIM_PWM_Start>
    Servo_SetPulse(servo, servo->pulse_width);
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	691b      	ldr	r3, [r3, #16]
 8004ec6:	4619      	mov	r1, r3
 8004ec8:	68f8      	ldr	r0, [r7, #12]
 8004eca:	f000 f843 	bl	8004f54 <Servo_SetPulse>
}
 8004ece:	bf00      	nop
 8004ed0:	3718      	adds	r7, #24
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	bd80      	pop	{r7, pc}
 8004ed6:	bf00      	nop
 8004ed8:	00334500 	.word	0x00334500

08004edc <Servo_SetAngle>:

void Servo_SetAngle(Servo* servo, float angle) {
 8004edc:	b580      	push	{r7, lr}
 8004ede:	b084      	sub	sp, #16
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
 8004ee4:	ed87 0a00 	vstr	s0, [r7]
    // 
    angle = (angle < 0) ? 0 : (angle > 180) ? 180 : angle;
 8004ee8:	edd7 7a00 	vldr	s15, [r7]
 8004eec:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004ef0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ef4:	d502      	bpl.n	8004efc <Servo_SetAngle+0x20>
 8004ef6:	f04f 0300 	mov.w	r3, #0
 8004efa:	e00b      	b.n	8004f14 <Servo_SetAngle+0x38>
 8004efc:	edd7 7a00 	vldr	s15, [r7]
 8004f00:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8004f48 <Servo_SetAngle+0x6c>
 8004f04:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004f08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f0c:	dd01      	ble.n	8004f12 <Servo_SetAngle+0x36>
 8004f0e:	4b0f      	ldr	r3, [pc, #60]	@ (8004f4c <Servo_SetAngle+0x70>)
 8004f10:	e000      	b.n	8004f14 <Servo_SetAngle+0x38>
 8004f12:	683b      	ldr	r3, [r7, #0]
 8004f14:	603b      	str	r3, [r7, #0]
    
    // 
    uint32_t pulse = SERVO_MIN_PULSE + 
                    (uint32_t)((SERVO_MAX_PULSE - SERVO_MIN_PULSE) * angle / 180.0f);
 8004f16:	edd7 7a00 	vldr	s15, [r7]
 8004f1a:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8004f50 <Servo_SetAngle+0x74>
 8004f1e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004f22:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8004f48 <Servo_SetAngle+0x6c>
 8004f26:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004f2a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004f2e:	ee17 3a90 	vmov	r3, s15
    uint32_t pulse = SERVO_MIN_PULSE + 
 8004f32:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8004f36:	60fb      	str	r3, [r7, #12]
    
    Servo_SetPulse(servo, pulse);
 8004f38:	68f9      	ldr	r1, [r7, #12]
 8004f3a:	6878      	ldr	r0, [r7, #4]
 8004f3c:	f000 f80a 	bl	8004f54 <Servo_SetPulse>
}
 8004f40:	bf00      	nop
 8004f42:	3710      	adds	r7, #16
 8004f44:	46bd      	mov	sp, r7
 8004f46:	bd80      	pop	{r7, pc}
 8004f48:	43340000 	.word	0x43340000
 8004f4c:	43340000 	.word	0x43340000
 8004f50:	44fa0000 	.word	0x44fa0000

08004f54 <Servo_SetPulse>:

void Servo_SetPulse(Servo* servo, uint32_t pulse_us) {
 8004f54:	b480      	push	{r7}
 8004f56:	b085      	sub	sp, #20
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
 8004f5c:	6039      	str	r1, [r7, #0]
    // 
    uint32_t pulse_cycles = (TIMER_CLK_FREQ / 1000000) * pulse_us / 
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	22a8      	movs	r2, #168	@ 0xa8
 8004f62:	fb03 f202 	mul.w	r2, r3, r2
                           (servo->timer->Init.Prescaler + 1);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	685b      	ldr	r3, [r3, #4]
 8004f6c:	3301      	adds	r3, #1
    uint32_t pulse_cycles = (TIMER_CLK_FREQ / 1000000) * pulse_us / 
 8004f6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f72:	60fb      	str	r3, [r7, #12]
    
    // 
    switch(servo->channel) {
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	685b      	ldr	r3, [r3, #4]
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d002      	beq.n	8004f82 <Servo_SetPulse+0x2e>
 8004f7c:	2b04      	cmp	r3, #4
 8004f7e:	d006      	beq.n	8004f8e <Servo_SetPulse+0x3a>
 8004f80:	e00b      	b.n	8004f9a <Servo_SetPulse+0x46>
        case TIM_CHANNEL_1:
            __HAL_TIM_SET_COMPARE(servo->timer, TIM_CHANNEL_1, pulse_cycles);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	68fa      	ldr	r2, [r7, #12]
 8004f8a:	635a      	str	r2, [r3, #52]	@ 0x34
            break;
 8004f8c:	e005      	b.n	8004f9a <Servo_SetPulse+0x46>
        case TIM_CHANNEL_2:
            __HAL_TIM_SET_COMPARE(servo->timer, TIM_CHANNEL_2, pulse_cycles);
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	68fa      	ldr	r2, [r7, #12]
 8004f96:	639a      	str	r2, [r3, #56]	@ 0x38
            break;
 8004f98:	bf00      	nop
        // ...
    }
    servo->pulse_width = pulse_us;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	683a      	ldr	r2, [r7, #0]
 8004f9e:	611a      	str	r2, [r3, #16]
}
 8004fa0:	bf00      	nop
 8004fa2:	3714      	adds	r7, #20
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004faa:	4770      	bx	lr

08004fac <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b08e      	sub	sp, #56	@ 0x38
 8004fb0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004fb2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	601a      	str	r2, [r3, #0]
 8004fba:	605a      	str	r2, [r3, #4]
 8004fbc:	609a      	str	r2, [r3, #8]
 8004fbe:	60da      	str	r2, [r3, #12]
 8004fc0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004fc2:	2300      	movs	r3, #0
 8004fc4:	623b      	str	r3, [r7, #32]
 8004fc6:	4bb6      	ldr	r3, [pc, #728]	@ (80052a0 <MX_GPIO_Init+0x2f4>)
 8004fc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fca:	4ab5      	ldr	r2, [pc, #724]	@ (80052a0 <MX_GPIO_Init+0x2f4>)
 8004fcc:	f043 0310 	orr.w	r3, r3, #16
 8004fd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8004fd2:	4bb3      	ldr	r3, [pc, #716]	@ (80052a0 <MX_GPIO_Init+0x2f4>)
 8004fd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fd6:	f003 0310 	and.w	r3, r3, #16
 8004fda:	623b      	str	r3, [r7, #32]
 8004fdc:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004fde:	2300      	movs	r3, #0
 8004fe0:	61fb      	str	r3, [r7, #28]
 8004fe2:	4baf      	ldr	r3, [pc, #700]	@ (80052a0 <MX_GPIO_Init+0x2f4>)
 8004fe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fe6:	4aae      	ldr	r2, [pc, #696]	@ (80052a0 <MX_GPIO_Init+0x2f4>)
 8004fe8:	f043 0304 	orr.w	r3, r3, #4
 8004fec:	6313      	str	r3, [r2, #48]	@ 0x30
 8004fee:	4bac      	ldr	r3, [pc, #688]	@ (80052a0 <MX_GPIO_Init+0x2f4>)
 8004ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ff2:	f003 0304 	and.w	r3, r3, #4
 8004ff6:	61fb      	str	r3, [r7, #28]
 8004ff8:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	61bb      	str	r3, [r7, #24]
 8004ffe:	4ba8      	ldr	r3, [pc, #672]	@ (80052a0 <MX_GPIO_Init+0x2f4>)
 8005000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005002:	4aa7      	ldr	r2, [pc, #668]	@ (80052a0 <MX_GPIO_Init+0x2f4>)
 8005004:	f043 0320 	orr.w	r3, r3, #32
 8005008:	6313      	str	r3, [r2, #48]	@ 0x30
 800500a:	4ba5      	ldr	r3, [pc, #660]	@ (80052a0 <MX_GPIO_Init+0x2f4>)
 800500c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800500e:	f003 0320 	and.w	r3, r3, #32
 8005012:	61bb      	str	r3, [r7, #24]
 8005014:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8005016:	2300      	movs	r3, #0
 8005018:	617b      	str	r3, [r7, #20]
 800501a:	4ba1      	ldr	r3, [pc, #644]	@ (80052a0 <MX_GPIO_Init+0x2f4>)
 800501c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800501e:	4aa0      	ldr	r2, [pc, #640]	@ (80052a0 <MX_GPIO_Init+0x2f4>)
 8005020:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005024:	6313      	str	r3, [r2, #48]	@ 0x30
 8005026:	4b9e      	ldr	r3, [pc, #632]	@ (80052a0 <MX_GPIO_Init+0x2f4>)
 8005028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800502a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800502e:	617b      	str	r3, [r7, #20]
 8005030:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005032:	2300      	movs	r3, #0
 8005034:	613b      	str	r3, [r7, #16]
 8005036:	4b9a      	ldr	r3, [pc, #616]	@ (80052a0 <MX_GPIO_Init+0x2f4>)
 8005038:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800503a:	4a99      	ldr	r2, [pc, #612]	@ (80052a0 <MX_GPIO_Init+0x2f4>)
 800503c:	f043 0301 	orr.w	r3, r3, #1
 8005040:	6313      	str	r3, [r2, #48]	@ 0x30
 8005042:	4b97      	ldr	r3, [pc, #604]	@ (80052a0 <MX_GPIO_Init+0x2f4>)
 8005044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005046:	f003 0301 	and.w	r3, r3, #1
 800504a:	613b      	str	r3, [r7, #16]
 800504c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800504e:	2300      	movs	r3, #0
 8005050:	60fb      	str	r3, [r7, #12]
 8005052:	4b93      	ldr	r3, [pc, #588]	@ (80052a0 <MX_GPIO_Init+0x2f4>)
 8005054:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005056:	4a92      	ldr	r2, [pc, #584]	@ (80052a0 <MX_GPIO_Init+0x2f4>)
 8005058:	f043 0302 	orr.w	r3, r3, #2
 800505c:	6313      	str	r3, [r2, #48]	@ 0x30
 800505e:	4b90      	ldr	r3, [pc, #576]	@ (80052a0 <MX_GPIO_Init+0x2f4>)
 8005060:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005062:	f003 0302 	and.w	r3, r3, #2
 8005066:	60fb      	str	r3, [r7, #12]
 8005068:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800506a:	2300      	movs	r3, #0
 800506c:	60bb      	str	r3, [r7, #8]
 800506e:	4b8c      	ldr	r3, [pc, #560]	@ (80052a0 <MX_GPIO_Init+0x2f4>)
 8005070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005072:	4a8b      	ldr	r2, [pc, #556]	@ (80052a0 <MX_GPIO_Init+0x2f4>)
 8005074:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005078:	6313      	str	r3, [r2, #48]	@ 0x30
 800507a:	4b89      	ldr	r3, [pc, #548]	@ (80052a0 <MX_GPIO_Init+0x2f4>)
 800507c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800507e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005082:	60bb      	str	r3, [r7, #8]
 8005084:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005086:	2300      	movs	r3, #0
 8005088:	607b      	str	r3, [r7, #4]
 800508a:	4b85      	ldr	r3, [pc, #532]	@ (80052a0 <MX_GPIO_Init+0x2f4>)
 800508c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800508e:	4a84      	ldr	r2, [pc, #528]	@ (80052a0 <MX_GPIO_Init+0x2f4>)
 8005090:	f043 0308 	orr.w	r3, r3, #8
 8005094:	6313      	str	r3, [r2, #48]	@ 0x30
 8005096:	4b82      	ldr	r3, [pc, #520]	@ (80052a0 <MX_GPIO_Init+0x2f4>)
 8005098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800509a:	f003 0308 	and.w	r3, r3, #8
 800509e:	607b      	str	r3, [r7, #4]
 80050a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 80050a2:	2200      	movs	r2, #0
 80050a4:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80050a8:	487e      	ldr	r0, [pc, #504]	@ (80052a4 <MX_GPIO_Init+0x2f8>)
 80050aa:	f008 fc59 	bl	800d960 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, M4_IN1_Pin|M4_IN2_Pin|M3_IN1_Pin, GPIO_PIN_RESET);
 80050ae:	2200      	movs	r2, #0
 80050b0:	212a      	movs	r1, #42	@ 0x2a
 80050b2:	487d      	ldr	r0, [pc, #500]	@ (80052a8 <MX_GPIO_Init+0x2fc>)
 80050b4:	f008 fc54 	bl	800d960 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, M3_IN2_Pin|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 80050b8:	2200      	movs	r2, #0
 80050ba:	f24f 0102 	movw	r1, #61442	@ 0xf002
 80050be:	487b      	ldr	r0, [pc, #492]	@ (80052ac <MX_GPIO_Init+0x300>)
 80050c0:	f008 fc4e 	bl	800d960 <HAL_GPIO_WritePin>
                          |GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, M1_IN1_Pin|GPIO_PIN_1|M2_IN1_Pin|Trig_2_Pin, GPIO_PIN_RESET);
 80050c4:	2200      	movs	r2, #0
 80050c6:	f248 010b 	movw	r1, #32779	@ 0x800b
 80050ca:	4879      	ldr	r0, [pc, #484]	@ (80052b0 <MX_GPIO_Init+0x304>)
 80050cc:	f008 fc48 	bl	800d960 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M1_IN2_Pin|GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_12
 80050d0:	2200      	movs	r2, #0
 80050d2:	f24d 5180 	movw	r1, #54656	@ 0xd580
 80050d6:	4877      	ldr	r0, [pc, #476]	@ (80052b4 <MX_GPIO_Init+0x308>)
 80050d8:	f008 fc42 	bl	800d960 <HAL_GPIO_WritePin>
                          |Trig_4_Pin|Trig_3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(M2_IN2_GPIO_Port, M2_IN2_Pin, GPIO_PIN_RESET);
 80050dc:	2200      	movs	r2, #0
 80050de:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80050e2:	4875      	ldr	r0, [pc, #468]	@ (80052b8 <MX_GPIO_Init+0x30c>)
 80050e4:	f008 fc3c 	bl	800d960 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 PE4 PE13
                           PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_13
 80050e8:	f242 031f 	movw	r3, #8223	@ 0x201f
 80050ec:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80050ee:	2303      	movs	r3, #3
 80050f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050f2:	2300      	movs	r3, #0
 80050f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80050f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80050fa:	4619      	mov	r1, r3
 80050fc:	486d      	ldr	r0, [pc, #436]	@ (80052b4 <MX_GPIO_Init+0x308>)
 80050fe:	f008 fa7b 	bl	800d5f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC0 PC2 PC4
                           PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_4
 8005102:	f242 1315 	movw	r3, #8469	@ 0x2115
 8005106:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005108:	2303      	movs	r3, #3
 800510a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800510c:	2300      	movs	r3, #0
 800510e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005110:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005114:	4619      	mov	r1, r3
 8005116:	4864      	ldr	r0, [pc, #400]	@ (80052a8 <MX_GPIO_Init+0x2fc>)
 8005118:	f008 fa6e 	bl	800d5f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 PF3
                           PF4 PF5 PF7 PF8
                           PF11 PF12 PF13 PF14
                           PF15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800511c:	f64f 13bf 	movw	r3, #63935	@ 0xf9bf
 8005120:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_8
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005122:	2303      	movs	r3, #3
 8005124:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005126:	2300      	movs	r3, #0
 8005128:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800512a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800512e:	4619      	mov	r1, r3
 8005130:	485c      	ldr	r0, [pc, #368]	@ (80052a4 <MX_GPIO_Init+0x2f8>)
 8005132:	f008 fa61 	bl	800d5f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF9 PF10 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8005136:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800513a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800513c:	2301      	movs	r3, #1
 800513e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005140:	2300      	movs	r3, #0
 8005142:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005144:	2300      	movs	r3, #0
 8005146:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8005148:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800514c:	4619      	mov	r1, r3
 800514e:	4855      	ldr	r0, [pc, #340]	@ (80052a4 <MX_GPIO_Init+0x2f8>)
 8005150:	f008 fa52 	bl	800d5f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : M4_IN1_Pin M4_IN2_Pin M3_IN1_Pin */
  GPIO_InitStruct.Pin = M4_IN1_Pin|M4_IN2_Pin|M3_IN1_Pin;
 8005154:	232a      	movs	r3, #42	@ 0x2a
 8005156:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005158:	2301      	movs	r3, #1
 800515a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800515c:	2300      	movs	r3, #0
 800515e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005160:	2300      	movs	r3, #0
 8005162:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005164:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005168:	4619      	mov	r1, r3
 800516a:	484f      	ldr	r0, [pc, #316]	@ (80052a8 <MX_GPIO_Init+0x2fc>)
 800516c:	f008 fa44 	bl	800d5f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA11 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
 8005170:	f649 0310 	movw	r3, #38928	@ 0x9810
 8005174:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005176:	2303      	movs	r3, #3
 8005178:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800517a:	2300      	movs	r3, #0
 800517c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800517e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005182:	4619      	mov	r1, r3
 8005184:	484d      	ldr	r0, [pc, #308]	@ (80052bc <MX_GPIO_Init+0x310>)
 8005186:	f008 fa37 	bl	800d5f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB2 PB10 PB4
                           PB5 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_4
 800518a:	f240 7335 	movw	r3, #1845	@ 0x735
 800518e:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005190:	2303      	movs	r3, #3
 8005192:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005194:	2300      	movs	r3, #0
 8005196:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005198:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800519c:	4619      	mov	r1, r3
 800519e:	4843      	ldr	r0, [pc, #268]	@ (80052ac <MX_GPIO_Init+0x300>)
 80051a0:	f008 fa2a 	bl	800d5f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : M3_IN2_Pin PB12 PB13 PB14
                           PB15 */
  GPIO_InitStruct.Pin = M3_IN2_Pin|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 80051a4:	f24f 0302 	movw	r3, #61442	@ 0xf002
 80051a8:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80051aa:	2301      	movs	r3, #1
 80051ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051ae:	2300      	movs	r3, #0
 80051b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80051b2:	2300      	movs	r3, #0
 80051b4:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80051b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80051ba:	4619      	mov	r1, r3
 80051bc:	483b      	ldr	r0, [pc, #236]	@ (80052ac <MX_GPIO_Init+0x300>)
 80051be:	f008 fa1b 	bl	800d5f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : M1_IN1_Pin PG1 M2_IN1_Pin Trig_2_Pin */
  GPIO_InitStruct.Pin = M1_IN1_Pin|GPIO_PIN_1|M2_IN1_Pin|Trig_2_Pin;
 80051c2:	f248 030b 	movw	r3, #32779	@ 0x800b
 80051c6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80051c8:	2301      	movs	r3, #1
 80051ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051cc:	2300      	movs	r3, #0
 80051ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80051d0:	2300      	movs	r3, #0
 80051d2:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80051d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80051d8:	4619      	mov	r1, r3
 80051da:	4835      	ldr	r0, [pc, #212]	@ (80052b0 <MX_GPIO_Init+0x304>)
 80051dc:	f008 fa0c 	bl	800d5f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : M1_IN2_Pin PE8 PE10 PE12
                           Trig_4_Pin Trig_3_Pin */
  GPIO_InitStruct.Pin = M1_IN2_Pin|GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_12
 80051e0:	f24d 5380 	movw	r3, #54656	@ 0xd580
 80051e4:	627b      	str	r3, [r7, #36]	@ 0x24
                          |Trig_4_Pin|Trig_3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80051e6:	2301      	movs	r3, #1
 80051e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051ea:	2300      	movs	r3, #0
 80051ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80051ee:	2300      	movs	r3, #0
 80051f0:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80051f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80051f6:	4619      	mov	r1, r3
 80051f8:	482e      	ldr	r0, [pc, #184]	@ (80052b4 <MX_GPIO_Init+0x308>)
 80051fa:	f008 f9fd 	bl	800d5f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Echo_3_Pin */
  GPIO_InitStruct.Pin = Echo_3_Pin;
 80051fe:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005202:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8005204:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8005208:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800520a:	2300      	movs	r3, #0
 800520c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(Echo_3_GPIO_Port, &GPIO_InitStruct);
 800520e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005212:	4619      	mov	r1, r3
 8005214:	4825      	ldr	r0, [pc, #148]	@ (80052ac <MX_GPIO_Init+0x300>)
 8005216:	f008 f9ef 	bl	800d5f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD10 PD11 PD14 PD0
                           PD1 PD3 PD4 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_14|GPIO_PIN_0
 800521a:	f644 439b 	movw	r3, #19611	@ 0x4c9b
 800521e:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005220:	2303      	movs	r3, #3
 8005222:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005224:	2300      	movs	r3, #0
 8005226:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005228:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800522c:	4619      	mov	r1, r3
 800522e:	4822      	ldr	r0, [pc, #136]	@ (80052b8 <MX_GPIO_Init+0x30c>)
 8005230:	f008 f9e2 	bl	800d5f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : M2_IN2_Pin */
  GPIO_InitStruct.Pin = M2_IN2_Pin;
 8005234:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005238:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800523a:	2301      	movs	r3, #1
 800523c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800523e:	2300      	movs	r3, #0
 8005240:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005242:	2300      	movs	r3, #0
 8005244:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(M2_IN2_GPIO_Port, &GPIO_InitStruct);
 8005246:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800524a:	4619      	mov	r1, r3
 800524c:	481a      	ldr	r0, [pc, #104]	@ (80052b8 <MX_GPIO_Init+0x30c>)
 800524e:	f008 f9d3 	bl	800d5f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG2 PG4 PG5 PG6
                           PG7 PG8 PG10 PG11
                           PG12 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8005252:	f641 53f4 	movw	r3, #7668	@ 0x1df4
 8005256:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005258:	2303      	movs	r3, #3
 800525a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800525c:	2300      	movs	r3, #0
 800525e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8005260:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005264:	4619      	mov	r1, r3
 8005266:	4812      	ldr	r0, [pc, #72]	@ (80052b0 <MX_GPIO_Init+0x304>)
 8005268:	f008 f9c6 	bl	800d5f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Echo_2_Pin */
  GPIO_InitStruct.Pin = Echo_2_Pin;
 800526c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005270:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8005272:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8005276:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005278:	2300      	movs	r3, #0
 800527a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(Echo_2_GPIO_Port, &GPIO_InitStruct);
 800527c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005280:	4619      	mov	r1, r3
 8005282:	480b      	ldr	r0, [pc, #44]	@ (80052b0 <MX_GPIO_Init+0x304>)
 8005284:	f008 f9b8 	bl	800d5f8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8005288:	2200      	movs	r2, #0
 800528a:	2100      	movs	r1, #0
 800528c:	2028      	movs	r0, #40	@ 0x28
 800528e:	f008 f8ea 	bl	800d466 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8005292:	2028      	movs	r0, #40	@ 0x28
 8005294:	f008 f903 	bl	800d49e <HAL_NVIC_EnableIRQ>

}
 8005298:	bf00      	nop
 800529a:	3738      	adds	r7, #56	@ 0x38
 800529c:	46bd      	mov	sp, r7
 800529e:	bd80      	pop	{r7, pc}
 80052a0:	40023800 	.word	0x40023800
 80052a4:	40021400 	.word	0x40021400
 80052a8:	40020800 	.word	0x40020800
 80052ac:	40020400 	.word	0x40020400
 80052b0:	40021800 	.word	0x40021800
 80052b4:	40021000 	.word	0x40021000
 80052b8:	40020c00 	.word	0x40020c00
 80052bc:	40020000 	.word	0x40020000

080052c0 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80052c4:	4b12      	ldr	r3, [pc, #72]	@ (8005310 <MX_I2C1_Init+0x50>)
 80052c6:	4a13      	ldr	r2, [pc, #76]	@ (8005314 <MX_I2C1_Init+0x54>)
 80052c8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80052ca:	4b11      	ldr	r3, [pc, #68]	@ (8005310 <MX_I2C1_Init+0x50>)
 80052cc:	4a12      	ldr	r2, [pc, #72]	@ (8005318 <MX_I2C1_Init+0x58>)
 80052ce:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80052d0:	4b0f      	ldr	r3, [pc, #60]	@ (8005310 <MX_I2C1_Init+0x50>)
 80052d2:	2200      	movs	r2, #0
 80052d4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80052d6:	4b0e      	ldr	r3, [pc, #56]	@ (8005310 <MX_I2C1_Init+0x50>)
 80052d8:	2200      	movs	r2, #0
 80052da:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80052dc:	4b0c      	ldr	r3, [pc, #48]	@ (8005310 <MX_I2C1_Init+0x50>)
 80052de:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80052e2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80052e4:	4b0a      	ldr	r3, [pc, #40]	@ (8005310 <MX_I2C1_Init+0x50>)
 80052e6:	2200      	movs	r2, #0
 80052e8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80052ea:	4b09      	ldr	r3, [pc, #36]	@ (8005310 <MX_I2C1_Init+0x50>)
 80052ec:	2200      	movs	r2, #0
 80052ee:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80052f0:	4b07      	ldr	r3, [pc, #28]	@ (8005310 <MX_I2C1_Init+0x50>)
 80052f2:	2200      	movs	r2, #0
 80052f4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80052f6:	4b06      	ldr	r3, [pc, #24]	@ (8005310 <MX_I2C1_Init+0x50>)
 80052f8:	2200      	movs	r2, #0
 80052fa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80052fc:	4804      	ldr	r0, [pc, #16]	@ (8005310 <MX_I2C1_Init+0x50>)
 80052fe:	f008 fb61 	bl	800d9c4 <HAL_I2C_Init>
 8005302:	4603      	mov	r3, r0
 8005304:	2b00      	cmp	r3, #0
 8005306:	d001      	beq.n	800530c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8005308:	f002 fca2 	bl	8007c50 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800530c:	bf00      	nop
 800530e:	bd80      	pop	{r7, pc}
 8005310:	200002d8 	.word	0x200002d8
 8005314:	40005400 	.word	0x40005400
 8005318:	00061a80 	.word	0x00061a80

0800531c <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 800531c:	b580      	push	{r7, lr}
 800531e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8005320:	4b12      	ldr	r3, [pc, #72]	@ (800536c <MX_I2C3_Init+0x50>)
 8005322:	4a13      	ldr	r2, [pc, #76]	@ (8005370 <MX_I2C3_Init+0x54>)
 8005324:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8005326:	4b11      	ldr	r3, [pc, #68]	@ (800536c <MX_I2C3_Init+0x50>)
 8005328:	4a12      	ldr	r2, [pc, #72]	@ (8005374 <MX_I2C3_Init+0x58>)
 800532a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800532c:	4b0f      	ldr	r3, [pc, #60]	@ (800536c <MX_I2C3_Init+0x50>)
 800532e:	2200      	movs	r2, #0
 8005330:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8005332:	4b0e      	ldr	r3, [pc, #56]	@ (800536c <MX_I2C3_Init+0x50>)
 8005334:	2200      	movs	r2, #0
 8005336:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005338:	4b0c      	ldr	r3, [pc, #48]	@ (800536c <MX_I2C3_Init+0x50>)
 800533a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800533e:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8005340:	4b0a      	ldr	r3, [pc, #40]	@ (800536c <MX_I2C3_Init+0x50>)
 8005342:	2200      	movs	r2, #0
 8005344:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8005346:	4b09      	ldr	r3, [pc, #36]	@ (800536c <MX_I2C3_Init+0x50>)
 8005348:	2200      	movs	r2, #0
 800534a:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800534c:	4b07      	ldr	r3, [pc, #28]	@ (800536c <MX_I2C3_Init+0x50>)
 800534e:	2200      	movs	r2, #0
 8005350:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8005352:	4b06      	ldr	r3, [pc, #24]	@ (800536c <MX_I2C3_Init+0x50>)
 8005354:	2200      	movs	r2, #0
 8005356:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8005358:	4804      	ldr	r0, [pc, #16]	@ (800536c <MX_I2C3_Init+0x50>)
 800535a:	f008 fb33 	bl	800d9c4 <HAL_I2C_Init>
 800535e:	4603      	mov	r3, r0
 8005360:	2b00      	cmp	r3, #0
 8005362:	d001      	beq.n	8005368 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8005364:	f002 fc74 	bl	8007c50 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8005368:	bf00      	nop
 800536a:	bd80      	pop	{r7, pc}
 800536c:	2000032c 	.word	0x2000032c
 8005370:	40005c00 	.word	0x40005c00
 8005374:	000186a0 	.word	0x000186a0

08005378 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8005378:	b580      	push	{r7, lr}
 800537a:	b08c      	sub	sp, #48	@ 0x30
 800537c:	af00      	add	r7, sp, #0
 800537e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005380:	f107 031c 	add.w	r3, r7, #28
 8005384:	2200      	movs	r2, #0
 8005386:	601a      	str	r2, [r3, #0]
 8005388:	605a      	str	r2, [r3, #4]
 800538a:	609a      	str	r2, [r3, #8]
 800538c:	60da      	str	r2, [r3, #12]
 800538e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	4a42      	ldr	r2, [pc, #264]	@ (80054a0 <HAL_I2C_MspInit+0x128>)
 8005396:	4293      	cmp	r3, r2
 8005398:	d12c      	bne.n	80053f4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800539a:	2300      	movs	r3, #0
 800539c:	61bb      	str	r3, [r7, #24]
 800539e:	4b41      	ldr	r3, [pc, #260]	@ (80054a4 <HAL_I2C_MspInit+0x12c>)
 80053a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053a2:	4a40      	ldr	r2, [pc, #256]	@ (80054a4 <HAL_I2C_MspInit+0x12c>)
 80053a4:	f043 0302 	orr.w	r3, r3, #2
 80053a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80053aa:	4b3e      	ldr	r3, [pc, #248]	@ (80054a4 <HAL_I2C_MspInit+0x12c>)
 80053ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053ae:	f003 0302 	and.w	r3, r3, #2
 80053b2:	61bb      	str	r3, [r7, #24]
 80053b4:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80053b6:	23c0      	movs	r3, #192	@ 0xc0
 80053b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80053ba:	2312      	movs	r3, #18
 80053bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053be:	2300      	movs	r3, #0
 80053c0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80053c2:	2303      	movs	r3, #3
 80053c4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80053c6:	2304      	movs	r3, #4
 80053c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80053ca:	f107 031c 	add.w	r3, r7, #28
 80053ce:	4619      	mov	r1, r3
 80053d0:	4835      	ldr	r0, [pc, #212]	@ (80054a8 <HAL_I2C_MspInit+0x130>)
 80053d2:	f008 f911 	bl	800d5f8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80053d6:	2300      	movs	r3, #0
 80053d8:	617b      	str	r3, [r7, #20]
 80053da:	4b32      	ldr	r3, [pc, #200]	@ (80054a4 <HAL_I2C_MspInit+0x12c>)
 80053dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053de:	4a31      	ldr	r2, [pc, #196]	@ (80054a4 <HAL_I2C_MspInit+0x12c>)
 80053e0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80053e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80053e6:	4b2f      	ldr	r3, [pc, #188]	@ (80054a4 <HAL_I2C_MspInit+0x12c>)
 80053e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053ea:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80053ee:	617b      	str	r3, [r7, #20]
 80053f0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 80053f2:	e050      	b.n	8005496 <HAL_I2C_MspInit+0x11e>
  else if(i2cHandle->Instance==I2C3)
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	4a2c      	ldr	r2, [pc, #176]	@ (80054ac <HAL_I2C_MspInit+0x134>)
 80053fa:	4293      	cmp	r3, r2
 80053fc:	d14b      	bne.n	8005496 <HAL_I2C_MspInit+0x11e>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80053fe:	2300      	movs	r3, #0
 8005400:	613b      	str	r3, [r7, #16]
 8005402:	4b28      	ldr	r3, [pc, #160]	@ (80054a4 <HAL_I2C_MspInit+0x12c>)
 8005404:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005406:	4a27      	ldr	r2, [pc, #156]	@ (80054a4 <HAL_I2C_MspInit+0x12c>)
 8005408:	f043 0304 	orr.w	r3, r3, #4
 800540c:	6313      	str	r3, [r2, #48]	@ 0x30
 800540e:	4b25      	ldr	r3, [pc, #148]	@ (80054a4 <HAL_I2C_MspInit+0x12c>)
 8005410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005412:	f003 0304 	and.w	r3, r3, #4
 8005416:	613b      	str	r3, [r7, #16]
 8005418:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800541a:	2300      	movs	r3, #0
 800541c:	60fb      	str	r3, [r7, #12]
 800541e:	4b21      	ldr	r3, [pc, #132]	@ (80054a4 <HAL_I2C_MspInit+0x12c>)
 8005420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005422:	4a20      	ldr	r2, [pc, #128]	@ (80054a4 <HAL_I2C_MspInit+0x12c>)
 8005424:	f043 0301 	orr.w	r3, r3, #1
 8005428:	6313      	str	r3, [r2, #48]	@ 0x30
 800542a:	4b1e      	ldr	r3, [pc, #120]	@ (80054a4 <HAL_I2C_MspInit+0x12c>)
 800542c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800542e:	f003 0301 	and.w	r3, r3, #1
 8005432:	60fb      	str	r3, [r7, #12]
 8005434:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005436:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800543a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800543c:	2312      	movs	r3, #18
 800543e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005440:	2300      	movs	r3, #0
 8005442:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005444:	2303      	movs	r3, #3
 8005446:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8005448:	2304      	movs	r3, #4
 800544a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800544c:	f107 031c 	add.w	r3, r7, #28
 8005450:	4619      	mov	r1, r3
 8005452:	4817      	ldr	r0, [pc, #92]	@ (80054b0 <HAL_I2C_MspInit+0x138>)
 8005454:	f008 f8d0 	bl	800d5f8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8005458:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800545c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800545e:	2312      	movs	r3, #18
 8005460:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005462:	2300      	movs	r3, #0
 8005464:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005466:	2303      	movs	r3, #3
 8005468:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800546a:	2304      	movs	r3, #4
 800546c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800546e:	f107 031c 	add.w	r3, r7, #28
 8005472:	4619      	mov	r1, r3
 8005474:	480f      	ldr	r0, [pc, #60]	@ (80054b4 <HAL_I2C_MspInit+0x13c>)
 8005476:	f008 f8bf 	bl	800d5f8 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 800547a:	2300      	movs	r3, #0
 800547c:	60bb      	str	r3, [r7, #8]
 800547e:	4b09      	ldr	r3, [pc, #36]	@ (80054a4 <HAL_I2C_MspInit+0x12c>)
 8005480:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005482:	4a08      	ldr	r2, [pc, #32]	@ (80054a4 <HAL_I2C_MspInit+0x12c>)
 8005484:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005488:	6413      	str	r3, [r2, #64]	@ 0x40
 800548a:	4b06      	ldr	r3, [pc, #24]	@ (80054a4 <HAL_I2C_MspInit+0x12c>)
 800548c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800548e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005492:	60bb      	str	r3, [r7, #8]
 8005494:	68bb      	ldr	r3, [r7, #8]
}
 8005496:	bf00      	nop
 8005498:	3730      	adds	r7, #48	@ 0x30
 800549a:	46bd      	mov	sp, r7
 800549c:	bd80      	pop	{r7, pc}
 800549e:	bf00      	nop
 80054a0:	40005400 	.word	0x40005400
 80054a4:	40023800 	.word	0x40023800
 80054a8:	40020400 	.word	0x40020400
 80054ac:	40005c00 	.word	0x40005c00
 80054b0:	40020800 	.word	0x40020800
 80054b4:	40020000 	.word	0x40020000

080054b8 <HAL_UART_RxCpltCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
#define CLAMP(value, min, max) ((value) < (min) ? (min) : ((value) > (max) ? (max) : (value)))

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b082      	sub	sp, #8
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
    // UART5US100
    if (huart == &huart1) {
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	4a1e      	ldr	r2, [pc, #120]	@ (800553c <HAL_UART_RxCpltCallback+0x84>)
 80054c4:	4293      	cmp	r3, r2
 80054c6:	d11b      	bne.n	8005500 <HAL_UART_RxCpltCallback+0x48>
    ledState = !ledState;
 80054c8:	4b1d      	ldr	r3, [pc, #116]	@ (8005540 <HAL_UART_RxCpltCallback+0x88>)
 80054ca:	781b      	ldrb	r3, [r3, #0]
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	bf0c      	ite	eq
 80054d0:	2301      	moveq	r3, #1
 80054d2:	2300      	movne	r3, #0
 80054d4:	b2db      	uxtb	r3, r3
 80054d6:	461a      	mov	r2, r3
 80054d8:	4b19      	ldr	r3, [pc, #100]	@ (8005540 <HAL_UART_RxCpltCallback+0x88>)
 80054da:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(GPIOF, GPIO_PIN_9, ledState ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80054dc:	4b18      	ldr	r3, [pc, #96]	@ (8005540 <HAL_UART_RxCpltCallback+0x88>)
 80054de:	781b      	ldrb	r3, [r3, #0]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	bf14      	ite	ne
 80054e4:	2301      	movne	r3, #1
 80054e6:	2300      	moveq	r3, #0
 80054e8:	b2db      	uxtb	r3, r3
 80054ea:	461a      	mov	r2, r3
 80054ec:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80054f0:	4814      	ldr	r0, [pc, #80]	@ (8005544 <HAL_UART_RxCpltCallback+0x8c>)
 80054f2:	f008 fa35 	bl	800d960 <HAL_GPIO_WritePin>
    // 
    HAL_UART_Receive_IT(&huart1, aRxBuffer, 1);
 80054f6:	2201      	movs	r2, #1
 80054f8:	4913      	ldr	r1, [pc, #76]	@ (8005548 <HAL_UART_RxCpltCallback+0x90>)
 80054fa:	4810      	ldr	r0, [pc, #64]	@ (800553c <HAL_UART_RxCpltCallback+0x84>)
 80054fc:	f00b f9bb 	bl	8010876 <HAL_UART_Receive_IT>
    }
    if (huart == &huart5||huart == &huart2||huart == &huart3||huart == &huart4) {
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	4a12      	ldr	r2, [pc, #72]	@ (800554c <HAL_UART_RxCpltCallback+0x94>)
 8005504:	4293      	cmp	r3, r2
 8005506:	d00b      	beq.n	8005520 <HAL_UART_RxCpltCallback+0x68>
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	4a11      	ldr	r2, [pc, #68]	@ (8005550 <HAL_UART_RxCpltCallback+0x98>)
 800550c:	4293      	cmp	r3, r2
 800550e:	d007      	beq.n	8005520 <HAL_UART_RxCpltCallback+0x68>
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	4a10      	ldr	r2, [pc, #64]	@ (8005554 <HAL_UART_RxCpltCallback+0x9c>)
 8005514:	4293      	cmp	r3, r2
 8005516:	d003      	beq.n	8005520 <HAL_UART_RxCpltCallback+0x68>
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	4a0f      	ldr	r2, [pc, #60]	@ (8005558 <HAL_UART_RxCpltCallback+0xa0>)
 800551c:	4293      	cmp	r3, r2
 800551e:	d108      	bne.n	8005532 <HAL_UART_RxCpltCallback+0x7a>
        // US100
        US100_UART_RxCpltCallback(huart);
 8005520:	6878      	ldr	r0, [r7, #4]
 8005522:	f007 f9ff 	bl	800c924 <US100_UART_RxCpltCallback>
        HAL_GPIO_WritePin(GPIOF, GPIO_PIN_10, GPIO_PIN_SET);  // 'a'LED
 8005526:	2201      	movs	r2, #1
 8005528:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800552c:	4805      	ldr	r0, [pc, #20]	@ (8005544 <HAL_UART_RxCpltCallback+0x8c>)
 800552e:	f008 fa17 	bl	800d960 <HAL_GPIO_WritePin>
    } 
}
 8005532:	bf00      	nop
 8005534:	3708      	adds	r7, #8
 8005536:	46bd      	mov	sp, r7
 8005538:	bd80      	pop	{r7, pc}
 800553a:	bf00      	nop
 800553c:	200009ec 	.word	0x200009ec
 8005540:	20000380 	.word	0x20000380
 8005544:	40021400 	.word	0x40021400
 8005548:	20000038 	.word	0x20000038
 800554c:	200009a4 	.word	0x200009a4
 8005550:	20000a34 	.word	0x20000a34
 8005554:	20000a7c 	.word	0x20000a7c
 8005558:	2000095c 	.word	0x2000095c

0800555c <smooth_speed_transition>:
        }
    }
}

#define MAX_SPEED_STEP 5  // 
uint8_t smooth_speed_transition(uint8_t current, uint8_t target) {
 800555c:	b5b0      	push	{r4, r5, r7, lr}
 800555e:	b082      	sub	sp, #8
 8005560:	af00      	add	r7, sp, #0
 8005562:	4603      	mov	r3, r0
 8005564:	460a      	mov	r2, r1
 8005566:	71fb      	strb	r3, [r7, #7]
 8005568:	4613      	mov	r3, r2
 800556a:	71bb      	strb	r3, [r7, #6]
    if(target > current) {
 800556c:	79ba      	ldrb	r2, [r7, #6]
 800556e:	79fb      	ldrb	r3, [r7, #7]
 8005570:	429a      	cmp	r2, r3
 8005572:	d91b      	bls.n	80055ac <smooth_speed_transition+0x50>
        return fmin(current + MAX_SPEED_STEP, target);
 8005574:	79fb      	ldrb	r3, [r7, #7]
 8005576:	3305      	adds	r3, #5
 8005578:	4618      	mov	r0, r3
 800557a:	f7fa ffd3 	bl	8000524 <__aeabi_i2d>
 800557e:	4604      	mov	r4, r0
 8005580:	460d      	mov	r5, r1
 8005582:	79bb      	ldrb	r3, [r7, #6]
 8005584:	4618      	mov	r0, r3
 8005586:	f7fa ffbd 	bl	8000504 <__aeabi_ui2d>
 800558a:	4602      	mov	r2, r0
 800558c:	460b      	mov	r3, r1
 800558e:	ec43 2b11 	vmov	d1, r2, r3
 8005592:	ec45 4b10 	vmov	d0, r4, r5
 8005596:	f00e fe7d 	bl	8014294 <fmin>
 800559a:	ec53 2b10 	vmov	r2, r3, d0
 800559e:	4610      	mov	r0, r2
 80055a0:	4619      	mov	r1, r3
 80055a2:	f7fb fb01 	bl	8000ba8 <__aeabi_d2uiz>
 80055a6:	4603      	mov	r3, r0
 80055a8:	b2db      	uxtb	r3, r3
 80055aa:	e020      	b.n	80055ee <smooth_speed_transition+0x92>
    } else if(target < current) {
 80055ac:	79ba      	ldrb	r2, [r7, #6]
 80055ae:	79fb      	ldrb	r3, [r7, #7]
 80055b0:	429a      	cmp	r2, r3
 80055b2:	d21b      	bcs.n	80055ec <smooth_speed_transition+0x90>
        return fmax(current - MAX_SPEED_STEP, target);
 80055b4:	79fb      	ldrb	r3, [r7, #7]
 80055b6:	3b05      	subs	r3, #5
 80055b8:	4618      	mov	r0, r3
 80055ba:	f7fa ffb3 	bl	8000524 <__aeabi_i2d>
 80055be:	4604      	mov	r4, r0
 80055c0:	460d      	mov	r5, r1
 80055c2:	79bb      	ldrb	r3, [r7, #6]
 80055c4:	4618      	mov	r0, r3
 80055c6:	f7fa ff9d 	bl	8000504 <__aeabi_ui2d>
 80055ca:	4602      	mov	r2, r0
 80055cc:	460b      	mov	r3, r1
 80055ce:	ec43 2b11 	vmov	d1, r2, r3
 80055d2:	ec45 4b10 	vmov	d0, r4, r5
 80055d6:	f00e fe33 	bl	8014240 <fmax>
 80055da:	ec53 2b10 	vmov	r2, r3, d0
 80055de:	4610      	mov	r0, r2
 80055e0:	4619      	mov	r1, r3
 80055e2:	f7fb fae1 	bl	8000ba8 <__aeabi_d2uiz>
 80055e6:	4603      	mov	r3, r0
 80055e8:	b2db      	uxtb	r3, r3
 80055ea:	e000      	b.n	80055ee <smooth_speed_transition+0x92>
    }
    return current;
 80055ec:	79fb      	ldrb	r3, [r7, #7]
}
 80055ee:	4618      	mov	r0, r3
 80055f0:	3708      	adds	r7, #8
 80055f2:	46bd      	mov	sp, r7
 80055f4:	bdb0      	pop	{r4, r5, r7, pc}
	...

080055f8 <PID_ResetAll>:

void PID_ResetAll(void) {
 80055f8:	b580      	push	{r7, lr}
 80055fa:	af00      	add	r7, sp, #0
  PID_Reset(&pid_yaw);
 80055fc:	4806      	ldr	r0, [pc, #24]	@ (8005618 <PID_ResetAll+0x20>)
 80055fe:	f005 ff2d 	bl	800b45c <PID_Reset>
  PID_Reset(&pid_rear);
 8005602:	4806      	ldr	r0, [pc, #24]	@ (800561c <PID_ResetAll+0x24>)
 8005604:	f005 ff2a 	bl	800b45c <PID_Reset>
  PID_Reset(&pid_front);
 8005608:	4805      	ldr	r0, [pc, #20]	@ (8005620 <PID_ResetAll+0x28>)
 800560a:	f005 ff27 	bl	800b45c <PID_Reset>
  PID_Reset(&pid_position);
 800560e:	4805      	ldr	r0, [pc, #20]	@ (8005624 <PID_ResetAll+0x2c>)
 8005610:	f005 ff24 	bl	800b45c <PID_Reset>
}
 8005614:	bf00      	nop
 8005616:	bd80      	pop	{r7, pc}
 8005618:	20000068 	.word	0x20000068
 800561c:	20000098 	.word	0x20000098
 8005620:	20000080 	.word	0x20000080
 8005624:	200000b0 	.word	0x200000b0

08005628 <Rotate_90_Degrees>:


void Rotate_90_Degrees(Motor_ID id1, Motor_ID id2, Motor_ID id3, Motor_ID id4, bool clockwise) {
 8005628:	b590      	push	{r4, r7, lr}
 800562a:	b08d      	sub	sp, #52	@ 0x34
 800562c:	af00      	add	r7, sp, #0
 800562e:	4604      	mov	r4, r0
 8005630:	4608      	mov	r0, r1
 8005632:	4611      	mov	r1, r2
 8005634:	461a      	mov	r2, r3
 8005636:	4623      	mov	r3, r4
 8005638:	71fb      	strb	r3, [r7, #7]
 800563a:	4603      	mov	r3, r0
 800563c:	71bb      	strb	r3, [r7, #6]
 800563e:	460b      	mov	r3, r1
 8005640:	717b      	strb	r3, [r7, #5]
 8005642:	4613      	mov	r3, r2
 8005644:	713b      	strb	r3, [r7, #4]
  float ROTATION_SPEED;  // 
  static const float ROTATION_SPEED_max = 30.0f;
  static const float ANGLE_TOLERANCE = 6.9f;  // 
  float const start_yaw = target_yaw;  // 
 8005646:	4baa      	ldr	r3, [pc, #680]	@ (80058f0 <Rotate_90_Degrees+0x2c8>)
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	623b      	str	r3, [r7, #32]
  float target_angle = start_yaw + (clockwise ? -90.0f : 90.0f);  // 
 800564c:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8005650:	2b00      	cmp	r3, #0
 8005652:	d002      	beq.n	800565a <Rotate_90_Degrees+0x32>
 8005654:	ed9f 7aa7 	vldr	s14, [pc, #668]	@ 80058f4 <Rotate_90_Degrees+0x2cc>
 8005658:	e001      	b.n	800565e <Rotate_90_Degrees+0x36>
 800565a:	ed9f 7aa7 	vldr	s14, [pc, #668]	@ 80058f8 <Rotate_90_Degrees+0x2d0>
 800565e:	edd7 7a08 	vldr	s15, [r7, #32]
 8005662:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005666:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
  unsigned int num = 0;
 800566a:	2300      	movs	r3, #0
 800566c:	627b      	str	r3, [r7, #36]	@ 0x24
  static uint32_t last_time = 0;
  uint32_t current_time;
  float dt;
  
  // -180180
  if (target_angle > 180.0f) {
 800566e:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8005672:	ed9f 7aa2 	vldr	s14, [pc, #648]	@ 80058fc <Rotate_90_Degrees+0x2d4>
 8005676:	eef4 7ac7 	vcmpe.f32	s15, s14
 800567a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800567e:	dd08      	ble.n	8005692 <Rotate_90_Degrees+0x6a>
      target_angle -= 360.0f;
 8005680:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8005684:	ed9f 7a9e 	vldr	s14, [pc, #632]	@ 8005900 <Rotate_90_Degrees+0x2d8>
 8005688:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800568c:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
 8005690:	e010      	b.n	80056b4 <Rotate_90_Degrees+0x8c>
  } else if (target_angle < -180.0f) {
 8005692:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8005696:	ed9f 7a9b 	vldr	s14, [pc, #620]	@ 8005904 <Rotate_90_Degrees+0x2dc>
 800569a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800569e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80056a2:	d507      	bpl.n	80056b4 <Rotate_90_Degrees+0x8c>
      target_angle += 360.0f;
 80056a4:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80056a8:	ed9f 7a95 	vldr	s14, [pc, #596]	@ 8005900 <Rotate_90_Degrees+0x2d8>
 80056ac:	ee77 7a87 	vadd.f32	s15, s15, s14
 80056b0:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
  }
  
  // 
  target_yaw = target_angle;
 80056b4:	4a8e      	ldr	r2, [pc, #568]	@ (80058f0 <Rotate_90_Degrees+0x2c8>)
 80056b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056b8:	6013      	str	r3, [r2, #0]
  
  // PID
  PID_Reset(&pid_yaw);
 80056ba:	4893      	ldr	r0, [pc, #588]	@ (8005908 <Rotate_90_Degrees+0x2e0>)
 80056bc:	f005 fece 	bl	800b45c <PID_Reset>
  PID_Reset(&pid_front);
 80056c0:	4892      	ldr	r0, [pc, #584]	@ (800590c <Rotate_90_Degrees+0x2e4>)
 80056c2:	f005 fecb 	bl	800b45c <PID_Reset>
  PID_Reset(&pid_rear);
 80056c6:	4892      	ldr	r0, [pc, #584]	@ (8005910 <Rotate_90_Degrees+0x2e8>)
 80056c8:	f005 fec8 	bl	800b45c <PID_Reset>
  PID_Reset(&pid_position);
 80056cc:	4891      	ldr	r0, [pc, #580]	@ (8005914 <Rotate_90_Degrees+0x2ec>)
 80056ce:	f005 fec5 	bl	800b45c <PID_Reset>

  // 
  while (num <= 20) {
 80056d2:	e0f0      	b.n	80058b6 <Rotate_90_Degrees+0x28e>
      current_time = HAL_GetTick();
 80056d4:	f007 fdbc 	bl	800d250 <HAL_GetTick>
 80056d8:	61f8      	str	r0, [r7, #28]
      dt = (current_time - last_time) / 1000.0f;  // 
 80056da:	4b8f      	ldr	r3, [pc, #572]	@ (8005918 <Rotate_90_Degrees+0x2f0>)
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	69fa      	ldr	r2, [r7, #28]
 80056e0:	1ad3      	subs	r3, r2, r3
 80056e2:	ee07 3a90 	vmov	s15, r3
 80056e6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80056ea:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 800591c <Rotate_90_Degrees+0x2f4>
 80056ee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80056f2:	edc7 7a06 	vstr	s15, [r7, #24]
      last_time = current_time;
 80056f6:	4a88      	ldr	r2, [pc, #544]	@ (8005918 <Rotate_90_Degrees+0x2f0>)
 80056f8:	69fb      	ldr	r3, [r7, #28]
 80056fa:	6013      	str	r3, [r2, #0]

      // 
      float pitch, roll, current_yaw;
      if (MPU6050_DMP_Get_Data(&pitch, &roll, &current_yaw) != 0) {
 80056fc:	f107 0208 	add.w	r2, r7, #8
 8005700:	f107 010c 	add.w	r1, r7, #12
 8005704:	f107 0310 	add.w	r3, r7, #16
 8005708:	4618      	mov	r0, r3
 800570a:	f7ff f8c5 	bl	8004898 <MPU6050_DMP_Get_Data>
 800570e:	4603      	mov	r3, r0
 8005710:	2b00      	cmp	r3, #0
 8005712:	f040 80cf 	bne.w	80058b4 <Rotate_90_Degrees+0x28c>
          continue;  // 
      }

      OLED_ShowChar(3,5,current_yaw >= 0 ? '+' : '-'); 
 8005716:	edd7 7a02 	vldr	s15, [r7, #8]
 800571a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800571e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005722:	db01      	blt.n	8005728 <Rotate_90_Degrees+0x100>
 8005724:	232b      	movs	r3, #43	@ 0x2b
 8005726:	e000      	b.n	800572a <Rotate_90_Degrees+0x102>
 8005728:	232d      	movs	r3, #45	@ 0x2d
 800572a:	461a      	mov	r2, r3
 800572c:	2105      	movs	r1, #5
 800572e:	2003      	movs	r0, #3
 8005730:	f7ff fa72 	bl	8004c18 <OLED_ShowChar>
      OLED_ShowChar(3,13,target_yaw >= 0 ? '+' : '-'); 
 8005734:	4b6e      	ldr	r3, [pc, #440]	@ (80058f0 <Rotate_90_Degrees+0x2c8>)
 8005736:	edd3 7a00 	vldr	s15, [r3]
 800573a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800573e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005742:	db01      	blt.n	8005748 <Rotate_90_Degrees+0x120>
 8005744:	232b      	movs	r3, #43	@ 0x2b
 8005746:	e000      	b.n	800574a <Rotate_90_Degrees+0x122>
 8005748:	232d      	movs	r3, #45	@ 0x2d
 800574a:	461a      	mov	r2, r3
 800574c:	210d      	movs	r1, #13
 800574e:	2003      	movs	r0, #3
 8005750:	f7ff fa62 	bl	8004c18 <OLED_ShowChar>
      OLED_ShowNum(3,14,fabsf(target_yaw),3);
 8005754:	4b66      	ldr	r3, [pc, #408]	@ (80058f0 <Rotate_90_Degrees+0x2c8>)
 8005756:	edd3 7a00 	vldr	s15, [r3]
 800575a:	eef0 7ae7 	vabs.f32	s15, s15
 800575e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005762:	2303      	movs	r3, #3
 8005764:	ee17 2a90 	vmov	r2, s15
 8005768:	210e      	movs	r1, #14
 800576a:	2003      	movs	r0, #3
 800576c:	f7ff faea 	bl	8004d44 <OLED_ShowNum>
      OLED_ShowNum(3,6,fabsf(current_yaw),3);
 8005770:	edd7 7a02 	vldr	s15, [r7, #8]
 8005774:	eef0 7ae7 	vabs.f32	s15, s15
 8005778:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800577c:	2303      	movs	r3, #3
 800577e:	ee17 2a90 	vmov	r2, s15
 8005782:	2106      	movs	r1, #6
 8005784:	2003      	movs	r0, #3
 8005786:	f7ff fadd 	bl	8004d44 <OLED_ShowNum>
      OLED_ShowChar(4,5,roll >= 0 ? '+' : '-');
 800578a:	edd7 7a03 	vldr	s15, [r7, #12]
 800578e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005792:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005796:	db01      	blt.n	800579c <Rotate_90_Degrees+0x174>
 8005798:	232b      	movs	r3, #43	@ 0x2b
 800579a:	e000      	b.n	800579e <Rotate_90_Degrees+0x176>
 800579c:	232d      	movs	r3, #45	@ 0x2d
 800579e:	461a      	mov	r2, r3
 80057a0:	2105      	movs	r1, #5
 80057a2:	2004      	movs	r0, #4
 80057a4:	f7ff fa38 	bl	8004c18 <OLED_ShowChar>
      OLED_ShowNum(4, 6, fabsf(roll) , 3);
 80057a8:	edd7 7a03 	vldr	s15, [r7, #12]
 80057ac:	eef0 7ae7 	vabs.f32	s15, s15
 80057b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80057b4:	2303      	movs	r3, #3
 80057b6:	ee17 2a90 	vmov	r2, s15
 80057ba:	2106      	movs	r1, #6
 80057bc:	2004      	movs	r0, #4
 80057be:	f7ff fac1 	bl	8004d44 <OLED_ShowNum>
      
      // 
      float angle_error = target_angle - current_yaw;
 80057c2:	edd7 7a02 	vldr	s15, [r7, #8]
 80057c6:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80057ca:	ee77 7a67 	vsub.f32	s15, s14, s15
 80057ce:	edc7 7a05 	vstr	s15, [r7, #20]
      
      // PID
      ROTATION_SPEED = PID_Calculate(&pid_yaw, angle_error, dt);
 80057d2:	edd7 0a06 	vldr	s1, [r7, #24]
 80057d6:	ed97 0a05 	vldr	s0, [r7, #20]
 80057da:	484b      	ldr	r0, [pc, #300]	@ (8005908 <Rotate_90_Degrees+0x2e0>)
 80057dc:	f005 fdc2 	bl	800b364 <PID_Calculate>
 80057e0:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
      
      // 
      if (ROTATION_SPEED > ROTATION_SPEED_max) {
 80057e4:	4b4e      	ldr	r3, [pc, #312]	@ (8005920 <Rotate_90_Degrees+0x2f8>)
 80057e6:	edd3 7a00 	vldr	s15, [r3]
 80057ea:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80057ee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80057f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80057f6:	dd03      	ble.n	8005800 <Rotate_90_Degrees+0x1d8>
          ROTATION_SPEED = ROTATION_SPEED_max;
 80057f8:	4b49      	ldr	r3, [pc, #292]	@ (8005920 <Rotate_90_Degrees+0x2f8>)
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80057fe:	e012      	b.n	8005826 <Rotate_90_Degrees+0x1fe>
      } else if (ROTATION_SPEED < -ROTATION_SPEED_max) {
 8005800:	4b47      	ldr	r3, [pc, #284]	@ (8005920 <Rotate_90_Degrees+0x2f8>)
 8005802:	edd3 7a00 	vldr	s15, [r3]
 8005806:	eef1 7a67 	vneg.f32	s15, s15
 800580a:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800580e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005812:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005816:	d506      	bpl.n	8005826 <Rotate_90_Degrees+0x1fe>
          ROTATION_SPEED = -ROTATION_SPEED_max;
 8005818:	4b41      	ldr	r3, [pc, #260]	@ (8005920 <Rotate_90_Degrees+0x2f8>)
 800581a:	edd3 7a00 	vldr	s15, [r3]
 800581e:	eef1 7a67 	vneg.f32	s15, s15
 8005822:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
      }
      
      // 
      Motor_SetSpeed(id1, ROTATION_SPEED);  // 
 8005826:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800582a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800582e:	ee17 3a90 	vmov	r3, s15
 8005832:	b21a      	sxth	r2, r3
 8005834:	79fb      	ldrb	r3, [r7, #7]
 8005836:	4611      	mov	r1, r2
 8005838:	4618      	mov	r0, r3
 800583a:	f002 fa8b 	bl	8007d54 <Motor_SetSpeed>
      Motor_SetSpeed(id2, ROTATION_SPEED);  // 
 800583e:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8005842:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005846:	ee17 3a90 	vmov	r3, s15
 800584a:	b21a      	sxth	r2, r3
 800584c:	79bb      	ldrb	r3, [r7, #6]
 800584e:	4611      	mov	r1, r2
 8005850:	4618      	mov	r0, r3
 8005852:	f002 fa7f 	bl	8007d54 <Motor_SetSpeed>
      Motor_SetSpeed(id3, -ROTATION_SPEED);   // 
 8005856:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800585a:	eef1 7a67 	vneg.f32	s15, s15
 800585e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005862:	ee17 3a90 	vmov	r3, s15
 8005866:	b21a      	sxth	r2, r3
 8005868:	797b      	ldrb	r3, [r7, #5]
 800586a:	4611      	mov	r1, r2
 800586c:	4618      	mov	r0, r3
 800586e:	f002 fa71 	bl	8007d54 <Motor_SetSpeed>
      Motor_SetSpeed(id4, -ROTATION_SPEED);   // 
 8005872:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8005876:	eef1 7a67 	vneg.f32	s15, s15
 800587a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800587e:	ee17 3a90 	vmov	r3, s15
 8005882:	b21a      	sxth	r2, r3
 8005884:	793b      	ldrb	r3, [r7, #4]
 8005886:	4611      	mov	r1, r2
 8005888:	4618      	mov	r0, r3
 800588a:	f002 fa63 	bl	8007d54 <Motor_SetSpeed>

      if (fabsf(angle_error) <= ANGLE_TOLERANCE){
 800588e:	edd7 7a05 	vldr	s15, [r7, #20]
 8005892:	eeb0 7ae7 	vabs.f32	s14, s15
 8005896:	4b23      	ldr	r3, [pc, #140]	@ (8005924 <Rotate_90_Degrees+0x2fc>)
 8005898:	edd3 7a00 	vldr	s15, [r3]
 800589c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80058a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80058a4:	d802      	bhi.n	80058ac <Rotate_90_Degrees+0x284>
          num++;
 80058a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058a8:	3301      	adds	r3, #1
 80058aa:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      HAL_Delay(10);
 80058ac:	200a      	movs	r0, #10
 80058ae:	f007 fcdb 	bl	800d268 <HAL_Delay>
 80058b2:	e000      	b.n	80058b6 <Rotate_90_Degrees+0x28e>
          continue;  // 
 80058b4:	bf00      	nop
  while (num <= 20) {
 80058b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058b8:	2b14      	cmp	r3, #20
 80058ba:	f67f af0b 	bls.w	80056d4 <Rotate_90_Degrees+0xac>
  }

  // 
  Motor_SetSpeed(id1, 0);  // 
 80058be:	79fb      	ldrb	r3, [r7, #7]
 80058c0:	2100      	movs	r1, #0
 80058c2:	4618      	mov	r0, r3
 80058c4:	f002 fa46 	bl	8007d54 <Motor_SetSpeed>
  Motor_SetSpeed(id2, 0);  // 
 80058c8:	79bb      	ldrb	r3, [r7, #6]
 80058ca:	2100      	movs	r1, #0
 80058cc:	4618      	mov	r0, r3
 80058ce:	f002 fa41 	bl	8007d54 <Motor_SetSpeed>
  Motor_SetSpeed(id3, 0);  // 
 80058d2:	797b      	ldrb	r3, [r7, #5]
 80058d4:	2100      	movs	r1, #0
 80058d6:	4618      	mov	r0, r3
 80058d8:	f002 fa3c 	bl	8007d54 <Motor_SetSpeed>
  Motor_SetSpeed(id4, 0);  // 
 80058dc:	793b      	ldrb	r3, [r7, #4]
 80058de:	2100      	movs	r1, #0
 80058e0:	4618      	mov	r0, r3
 80058e2:	f002 fa37 	bl	8007d54 <Motor_SetSpeed>
}
 80058e6:	bf00      	nop
 80058e8:	3734      	adds	r7, #52	@ 0x34
 80058ea:	46bd      	mov	sp, r7
 80058ec:	bd90      	pop	{r4, r7, pc}
 80058ee:	bf00      	nop
 80058f0:	200005e0 	.word	0x200005e0
 80058f4:	c2b40000 	.word	0xc2b40000
 80058f8:	42b40000 	.word	0x42b40000
 80058fc:	43340000 	.word	0x43340000
 8005900:	43b40000 	.word	0x43b40000
 8005904:	c3340000 	.word	0xc3340000
 8005908:	20000068 	.word	0x20000068
 800590c:	20000080 	.word	0x20000080
 8005910:	20000098 	.word	0x20000098
 8005914:	200000b0 	.word	0x200000b0
 8005918:	200005a0 	.word	0x200005a0
 800591c:	447a0000 	.word	0x447a0000
 8005920:	080161e0 	.word	0x080161e0
 8005924:	080161e4 	.word	0x080161e4

08005928 <Servo_open_red_left>:

void Servo_open_red_left()
{
 8005928:	b580      	push	{r7, lr}
 800592a:	af00      	add	r7, sp, #0
    // 
    Servo_SetAngle(&servo1, 115);
 800592c:	ed9f 0a0d 	vldr	s0, [pc, #52]	@ 8005964 <Servo_open_red_left+0x3c>
 8005930:	480d      	ldr	r0, [pc, #52]	@ (8005968 <Servo_open_red_left+0x40>)
 8005932:	f7ff fad3 	bl	8004edc <Servo_SetAngle>
    Servo_SetAngle(&servo2, 122);
 8005936:	ed9f 0a0d 	vldr	s0, [pc, #52]	@ 800596c <Servo_open_red_left+0x44>
 800593a:	480d      	ldr	r0, [pc, #52]	@ (8005970 <Servo_open_red_left+0x48>)
 800593c:	f7ff face 	bl	8004edc <Servo_SetAngle>
    Servo_SetAngle(&servo3, 38);
 8005940:	ed9f 0a0c 	vldr	s0, [pc, #48]	@ 8005974 <Servo_open_red_left+0x4c>
 8005944:	480c      	ldr	r0, [pc, #48]	@ (8005978 <Servo_open_red_left+0x50>)
 8005946:	f7ff fac9 	bl	8004edc <Servo_SetAngle>
    Servo_SetAngle(&servo4, 48);
 800594a:	ed9f 0a0c 	vldr	s0, [pc, #48]	@ 800597c <Servo_open_red_left+0x54>
 800594e:	480c      	ldr	r0, [pc, #48]	@ (8005980 <Servo_open_red_left+0x58>)
 8005950:	f7ff fac4 	bl	8004edc <Servo_SetAngle>
    Servo_SetAngle(&servo5, 15);
 8005954:	eeb2 0a0e 	vmov.f32	s0, #46	@ 0x41700000  15.0
 8005958:	480a      	ldr	r0, [pc, #40]	@ (8005984 <Servo_open_red_left+0x5c>)
 800595a:	f7ff fabf 	bl	8004edc <Servo_SetAngle>
}
 800595e:	bf00      	nop
 8005960:	bd80      	pop	{r7, pc}
 8005962:	bf00      	nop
 8005964:	42e60000 	.word	0x42e60000
 8005968:	2000044c 	.word	0x2000044c
 800596c:	42f40000 	.word	0x42f40000
 8005970:	20000460 	.word	0x20000460
 8005974:	42180000 	.word	0x42180000
 8005978:	20000474 	.word	0x20000474
 800597c:	42400000 	.word	0x42400000
 8005980:	20000488 	.word	0x20000488
 8005984:	2000049c 	.word	0x2000049c

08005988 <Servo_open_red_right>:

void Servo_open_red_right()
{
 8005988:	b580      	push	{r7, lr}
 800598a:	af00      	add	r7, sp, #0
    // 
    Servo_SetAngle(&servo1, 35);
 800598c:	ed9f 0a0d 	vldr	s0, [pc, #52]	@ 80059c4 <Servo_open_red_right+0x3c>
 8005990:	480d      	ldr	r0, [pc, #52]	@ (80059c8 <Servo_open_red_right+0x40>)
 8005992:	f7ff faa3 	bl	8004edc <Servo_SetAngle>
    Servo_SetAngle(&servo2, 35);
 8005996:	ed9f 0a0b 	vldr	s0, [pc, #44]	@ 80059c4 <Servo_open_red_right+0x3c>
 800599a:	480c      	ldr	r0, [pc, #48]	@ (80059cc <Servo_open_red_right+0x44>)
 800599c:	f7ff fa9e 	bl	8004edc <Servo_SetAngle>
    Servo_SetAngle(&servo3, 123);
 80059a0:	ed9f 0a0b 	vldr	s0, [pc, #44]	@ 80059d0 <Servo_open_red_right+0x48>
 80059a4:	480b      	ldr	r0, [pc, #44]	@ (80059d4 <Servo_open_red_right+0x4c>)
 80059a6:	f7ff fa99 	bl	8004edc <Servo_SetAngle>
    Servo_SetAngle(&servo4, 138);
 80059aa:	ed9f 0a0b 	vldr	s0, [pc, #44]	@ 80059d8 <Servo_open_red_right+0x50>
 80059ae:	480b      	ldr	r0, [pc, #44]	@ (80059dc <Servo_open_red_right+0x54>)
 80059b0:	f7ff fa94 	bl	8004edc <Servo_SetAngle>
    Servo_SetAngle(&servo5, 15);
 80059b4:	eeb2 0a0e 	vmov.f32	s0, #46	@ 0x41700000  15.0
 80059b8:	4809      	ldr	r0, [pc, #36]	@ (80059e0 <Servo_open_red_right+0x58>)
 80059ba:	f7ff fa8f 	bl	8004edc <Servo_SetAngle>
}
 80059be:	bf00      	nop
 80059c0:	bd80      	pop	{r7, pc}
 80059c2:	bf00      	nop
 80059c4:	420c0000 	.word	0x420c0000
 80059c8:	2000044c 	.word	0x2000044c
 80059cc:	20000460 	.word	0x20000460
 80059d0:	42f60000 	.word	0x42f60000
 80059d4:	20000474 	.word	0x20000474
 80059d8:	430a0000 	.word	0x430a0000
 80059dc:	20000488 	.word	0x20000488
 80059e0:	2000049c 	.word	0x2000049c

080059e4 <Servo_open_green_left>:

void Servo_open_green_left()
{
 80059e4:	b580      	push	{r7, lr}
 80059e6:	af00      	add	r7, sp, #0
    // 
    Servo_SetAngle(&servo1, 35);
 80059e8:	ed9f 0a0d 	vldr	s0, [pc, #52]	@ 8005a20 <Servo_open_green_left+0x3c>
 80059ec:	480d      	ldr	r0, [pc, #52]	@ (8005a24 <Servo_open_green_left+0x40>)
 80059ee:	f7ff fa75 	bl	8004edc <Servo_SetAngle>
    Servo_SetAngle(&servo2, 35);
 80059f2:	ed9f 0a0b 	vldr	s0, [pc, #44]	@ 8005a20 <Servo_open_green_left+0x3c>
 80059f6:	480c      	ldr	r0, [pc, #48]	@ (8005a28 <Servo_open_green_left+0x44>)
 80059f8:	f7ff fa70 	bl	8004edc <Servo_SetAngle>
    Servo_SetAngle(&servo3, 123);
 80059fc:	ed9f 0a0b 	vldr	s0, [pc, #44]	@ 8005a2c <Servo_open_green_left+0x48>
 8005a00:	480b      	ldr	r0, [pc, #44]	@ (8005a30 <Servo_open_green_left+0x4c>)
 8005a02:	f7ff fa6b 	bl	8004edc <Servo_SetAngle>
    Servo_SetAngle(&servo4, 48);
 8005a06:	ed9f 0a0b 	vldr	s0, [pc, #44]	@ 8005a34 <Servo_open_green_left+0x50>
 8005a0a:	480b      	ldr	r0, [pc, #44]	@ (8005a38 <Servo_open_green_left+0x54>)
 8005a0c:	f7ff fa66 	bl	8004edc <Servo_SetAngle>
    Servo_SetAngle(&servo5, 15);
 8005a10:	eeb2 0a0e 	vmov.f32	s0, #46	@ 0x41700000  15.0
 8005a14:	4809      	ldr	r0, [pc, #36]	@ (8005a3c <Servo_open_green_left+0x58>)
 8005a16:	f7ff fa61 	bl	8004edc <Servo_SetAngle>
}
 8005a1a:	bf00      	nop
 8005a1c:	bd80      	pop	{r7, pc}
 8005a1e:	bf00      	nop
 8005a20:	420c0000 	.word	0x420c0000
 8005a24:	2000044c 	.word	0x2000044c
 8005a28:	20000460 	.word	0x20000460
 8005a2c:	42f60000 	.word	0x42f60000
 8005a30:	20000474 	.word	0x20000474
 8005a34:	42400000 	.word	0x42400000
 8005a38:	20000488 	.word	0x20000488
 8005a3c:	2000049c 	.word	0x2000049c

08005a40 <Servo_open_green_right>:

void Servo_open_green_right()
{
 8005a40:	b580      	push	{r7, lr}
 8005a42:	af00      	add	r7, sp, #0
    // 
    Servo_SetAngle(&servo1, 35);
 8005a44:	ed9f 0a0d 	vldr	s0, [pc, #52]	@ 8005a7c <Servo_open_green_right+0x3c>
 8005a48:	480d      	ldr	r0, [pc, #52]	@ (8005a80 <Servo_open_green_right+0x40>)
 8005a4a:	f7ff fa47 	bl	8004edc <Servo_SetAngle>
    Servo_SetAngle(&servo2, 35);
 8005a4e:	ed9f 0a0b 	vldr	s0, [pc, #44]	@ 8005a7c <Servo_open_green_right+0x3c>
 8005a52:	480c      	ldr	r0, [pc, #48]	@ (8005a84 <Servo_open_green_right+0x44>)
 8005a54:	f7ff fa42 	bl	8004edc <Servo_SetAngle>
    Servo_SetAngle(&servo3, 38);
 8005a58:	ed9f 0a0b 	vldr	s0, [pc, #44]	@ 8005a88 <Servo_open_green_right+0x48>
 8005a5c:	480b      	ldr	r0, [pc, #44]	@ (8005a8c <Servo_open_green_right+0x4c>)
 8005a5e:	f7ff fa3d 	bl	8004edc <Servo_SetAngle>
    Servo_SetAngle(&servo4, 138);
 8005a62:	ed9f 0a0b 	vldr	s0, [pc, #44]	@ 8005a90 <Servo_open_green_right+0x50>
 8005a66:	480b      	ldr	r0, [pc, #44]	@ (8005a94 <Servo_open_green_right+0x54>)
 8005a68:	f7ff fa38 	bl	8004edc <Servo_SetAngle>
    Servo_SetAngle(&servo5, 15);
 8005a6c:	eeb2 0a0e 	vmov.f32	s0, #46	@ 0x41700000  15.0
 8005a70:	4809      	ldr	r0, [pc, #36]	@ (8005a98 <Servo_open_green_right+0x58>)
 8005a72:	f7ff fa33 	bl	8004edc <Servo_SetAngle>
}
 8005a76:	bf00      	nop
 8005a78:	bd80      	pop	{r7, pc}
 8005a7a:	bf00      	nop
 8005a7c:	420c0000 	.word	0x420c0000
 8005a80:	2000044c 	.word	0x2000044c
 8005a84:	20000460 	.word	0x20000460
 8005a88:	42180000 	.word	0x42180000
 8005a8c:	20000474 	.word	0x20000474
 8005a90:	430a0000 	.word	0x430a0000
 8005a94:	20000488 	.word	0x20000488
 8005a98:	2000049c 	.word	0x2000049c

08005a9c <Servo_close>:

void Servo_close()
{
 8005a9c:	b580      	push	{r7, lr}
 8005a9e:	af00      	add	r7, sp, #0
    // 
    Servo_SetAngle(&servo5, 105);
 8005aa0:	ed9f 0a0d 	vldr	s0, [pc, #52]	@ 8005ad8 <Servo_close+0x3c>
 8005aa4:	480d      	ldr	r0, [pc, #52]	@ (8005adc <Servo_close+0x40>)
 8005aa6:	f7ff fa19 	bl	8004edc <Servo_SetAngle>
    Servo_SetAngle(&servo1, 35);
 8005aaa:	ed9f 0a0d 	vldr	s0, [pc, #52]	@ 8005ae0 <Servo_close+0x44>
 8005aae:	480d      	ldr	r0, [pc, #52]	@ (8005ae4 <Servo_close+0x48>)
 8005ab0:	f7ff fa14 	bl	8004edc <Servo_SetAngle>
    Servo_SetAngle(&servo2, 35);
 8005ab4:	ed9f 0a0a 	vldr	s0, [pc, #40]	@ 8005ae0 <Servo_close+0x44>
 8005ab8:	480b      	ldr	r0, [pc, #44]	@ (8005ae8 <Servo_close+0x4c>)
 8005aba:	f7ff fa0f 	bl	8004edc <Servo_SetAngle>
    Servo_SetAngle(&servo3, 38);
 8005abe:	ed9f 0a0b 	vldr	s0, [pc, #44]	@ 8005aec <Servo_close+0x50>
 8005ac2:	480b      	ldr	r0, [pc, #44]	@ (8005af0 <Servo_close+0x54>)
 8005ac4:	f7ff fa0a 	bl	8004edc <Servo_SetAngle>
    Servo_SetAngle(&servo4, 48);
 8005ac8:	ed9f 0a0a 	vldr	s0, [pc, #40]	@ 8005af4 <Servo_close+0x58>
 8005acc:	480a      	ldr	r0, [pc, #40]	@ (8005af8 <Servo_close+0x5c>)
 8005ace:	f7ff fa05 	bl	8004edc <Servo_SetAngle>
}
 8005ad2:	bf00      	nop
 8005ad4:	bd80      	pop	{r7, pc}
 8005ad6:	bf00      	nop
 8005ad8:	42d20000 	.word	0x42d20000
 8005adc:	2000049c 	.word	0x2000049c
 8005ae0:	420c0000 	.word	0x420c0000
 8005ae4:	2000044c 	.word	0x2000044c
 8005ae8:	20000460 	.word	0x20000460
 8005aec:	42180000 	.word	0x42180000
 8005af0:	20000474 	.word	0x20000474
 8005af4:	42400000 	.word	0x42400000
 8005af8:	20000488 	.word	0x20000488

08005afc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005afc:	b590      	push	{r4, r7, lr}
 8005afe:	b0d7      	sub	sp, #348	@ 0x15c
 8005b00:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005b02:	f007 fb3f 	bl	800d184 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005b06:	f002 f839 	bl	8007b7c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005b0a:	f7ff fa4f 	bl	8004fac <MX_GPIO_Init>
  MX_I2C1_Init();
 8005b0e:	f7ff fbd7 	bl	80052c0 <MX_I2C1_Init>
  MX_I2C3_Init();
 8005b12:	f7ff fc03 	bl	800531c <MX_I2C3_Init>
  MX_USART1_UART_Init();
 8005b16:	f007 f8bd 	bl	800cc94 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8005b1a:	f005 fe29 	bl	800b770 <MX_TIM1_Init>
  MX_TIM3_Init();
 8005b1e:	f005 fed3 	bl	800b8c8 <MX_TIM3_Init>
  MX_TIM4_Init();
 8005b22:	f005 ff25 	bl	800b970 <MX_TIM4_Init>
  MX_TIM5_Init();
 8005b26:	f005 ff77 	bl	800ba18 <MX_TIM5_Init>
  MX_TIM8_Init();
 8005b2a:	f006 f843 	bl	800bbb4 <MX_TIM8_Init>
  MX_TIM9_Init();
 8005b2e:	f006 f8ef 	bl	800bd10 <MX_TIM9_Init>
  MX_TIM10_Init();
 8005b32:	f006 f95b 	bl	800bdec <MX_TIM10_Init>
  MX_TIM2_Init();
 8005b36:	f005 fe73 	bl	800b820 <MX_TIM2_Init>
  MX_UART4_Init();
 8005b3a:	f007 f857 	bl	800cbec <MX_UART4_Init>
  MX_UART5_Init();
 8005b3e:	f007 f87f 	bl	800cc40 <MX_UART5_Init>
  MX_USART2_UART_Init();
 8005b42:	f007 f8d1 	bl	800cce8 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8005b46:	f007 f8f9 	bl	800cd3c <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 8005b4a:	f007 f921 	bl	800cd90 <MX_USART6_UART_Init>
  MX_TIM6_Init();
 8005b4e:	f005 fffb 	bl	800bb48 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  OLED_Init();
 8005b52:	f7ff f935 	bl	8004dc0 <OLED_Init>

  // UART6
  HAL_UART_Receive_IT(&huart6, &OpenMVdata, 1); 
 8005b56:	2201      	movs	r2, #1
 8005b58:	49b0      	ldr	r1, [pc, #704]	@ (8005e1c <main+0x320>)
 8005b5a:	48b1      	ldr	r0, [pc, #708]	@ (8005e20 <main+0x324>)
 8005b5c:	f00a fe8b 	bl	8010876 <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart1, &OpenMVdata, 1); 
 8005b60:	2201      	movs	r2, #1
 8005b62:	49ae      	ldr	r1, [pc, #696]	@ (8005e1c <main+0x320>)
 8005b64:	48af      	ldr	r0, [pc, #700]	@ (8005e24 <main+0x328>)
 8005b66:	f00a fe86 	bl	8010876 <HAL_UART_Receive_IT>
  
  HAL_TIM_Base_Start(&htim6);
 8005b6a:	48af      	ldr	r0, [pc, #700]	@ (8005e28 <main+0x32c>)
 8005b6c:	f009 fd76 	bl	800f65c <HAL_TIM_Base_Start>
  Reset_Timer();  // 
 8005b70:	f002 fa60 	bl	8008034 <Reset_Timer>
  // HAL_Delay(1000);
  // }

  // MPU6050 DMP
  int mpu_result;
  int retry_count = 0;
 8005b74:	2300      	movs	r3, #0
 8005b76:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
  uint32_t init_start_time = HAL_GetTick();
 8005b7a:	f007 fb69 	bl	800d250 <HAL_GetTick>
 8005b7e:	f8c7 0138 	str.w	r0, [r7, #312]	@ 0x138

  do {
      mpu_result = MPU6050_DMP_Init();
 8005b82:	f7fe fe19 	bl	80047b8 <MPU6050_DMP_Init>
 8005b86:	f8c7 0134 	str.w	r0, [r7, #308]	@ 0x134
      if (mpu_result != 0) {
 8005b8a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d01f      	beq.n	8005bd2 <main+0xd6>
          retry_count++;
 8005b92:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8005b96:	3301      	adds	r3, #1
 8005b98:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
          // 10OLED
          if (retry_count % 10 == 0) {
 8005b9c:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 8005ba0:	4ba2      	ldr	r3, [pc, #648]	@ (8005e2c <main+0x330>)
 8005ba2:	fb83 2301 	smull	r2, r3, r3, r1
 8005ba6:	109a      	asrs	r2, r3, #2
 8005ba8:	17cb      	asrs	r3, r1, #31
 8005baa:	1ad2      	subs	r2, r2, r3
 8005bac:	4613      	mov	r3, r2
 8005bae:	009b      	lsls	r3, r3, #2
 8005bb0:	4413      	add	r3, r2
 8005bb2:	005b      	lsls	r3, r3, #1
 8005bb4:	1aca      	subs	r2, r1, r3
 8005bb6:	2a00      	cmp	r2, #0
 8005bb8:	d10b      	bne.n	8005bd2 <main+0xd6>
              OLED_ShowString(1,1,"INITING...");
 8005bba:	4a9d      	ldr	r2, [pc, #628]	@ (8005e30 <main+0x334>)
 8005bbc:	2101      	movs	r1, #1
 8005bbe:	2001      	movs	r0, #1
 8005bc0:	f7ff f882 	bl	8004cc8 <OLED_ShowString>
              OLED_ShowNum(1,11,retry_count,2);
 8005bc4:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8005bc8:	2302      	movs	r3, #2
 8005bca:	210b      	movs	r1, #11
 8005bcc:	2001      	movs	r0, #1
 8005bce:	f7ff f8b9 	bl	8004d44 <OLED_ShowNum>
          }
      }
  } while (mpu_result != 0);
 8005bd2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d1d3      	bne.n	8005b82 <main+0x86>
  
  OLED_Clear();
 8005bda:	f7fe ffae 	bl	8004b3a <OLED_Clear>
  OLED_ShowString(1,1,"SUCCESS");
 8005bde:	4a95      	ldr	r2, [pc, #596]	@ (8005e34 <main+0x338>)
 8005be0:	2101      	movs	r1, #1
 8005be2:	2001      	movs	r0, #1
 8005be4:	f7ff f870 	bl	8004cc8 <OLED_ShowString>
  // 
  uint32_t init_time = HAL_GetTick() - init_start_time;
 8005be8:	f007 fb32 	bl	800d250 <HAL_GetTick>
 8005bec:	4602      	mov	r2, r0
 8005bee:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8005bf2:	1ad3      	subs	r3, r2, r3
 8005bf4:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  OLED_ShowNum(2,1,init_time,4);
 8005bf8:	2304      	movs	r3, #4
 8005bfa:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 8005bfe:	2101      	movs	r1, #1
 8005c00:	2002      	movs	r0, #2
 8005c02:	f7ff f89f 	bl	8004d44 <OLED_ShowNum>
  OLED_ShowString(2,5,"ms");
 8005c06:	4a8c      	ldr	r2, [pc, #560]	@ (8005e38 <main+0x33c>)
 8005c08:	2105      	movs	r1, #5
 8005c0a:	2002      	movs	r0, #2
 8005c0c:	f7ff f85c 	bl	8004cc8 <OLED_ShowString>
  // Ultrasonic_Init(&ultrasonic_sensors[2], Trig_3_GPIO_Port, Trig_3_Pin, Echo_3_GPIO_Port, Echo_3_Pin);  // 3
  // Ultrasonic_Init(&ultrasonic_sensors[3], Trig_4_GPIO_Port, Trig_4_Pin, Echo_4_GPIO_Port, Echo_4_Pin);  // 4
  // Ultrasonic_Init(&ultrasonic_sensors[4], Trig_5_GPIO_Port, Trig_5_Pin, Echo_5_GPIO_Port, Echo_5_Pin);  // 5

  // US1001234
  US100_Init(&us100_sensor2, &huart5);
 8005c10:	498a      	ldr	r1, [pc, #552]	@ (8005e3c <main+0x340>)
 8005c12:	488b      	ldr	r0, [pc, #556]	@ (8005e40 <main+0x344>)
 8005c14:	f006 fd82 	bl	800c71c <US100_Init>
  US100_Init(&us100_sensor1, &huart4);
 8005c18:	498a      	ldr	r1, [pc, #552]	@ (8005e44 <main+0x348>)
 8005c1a:	488b      	ldr	r0, [pc, #556]	@ (8005e48 <main+0x34c>)
 8005c1c:	f006 fd7e 	bl	800c71c <US100_Init>
  US100_Init(&us100_sensor4, &huart3);
 8005c20:	498a      	ldr	r1, [pc, #552]	@ (8005e4c <main+0x350>)
 8005c22:	488b      	ldr	r0, [pc, #556]	@ (8005e50 <main+0x354>)
 8005c24:	f006 fd7a 	bl	800c71c <US100_Init>
  US100_Init(&us100_sensor3, &huart2);
 8005c28:	498a      	ldr	r1, [pc, #552]	@ (8005e54 <main+0x358>)
 8005c2a:	488b      	ldr	r0, [pc, #556]	@ (8005e58 <main+0x35c>)
 8005c2c:	f006 fd76 	bl	800c71c <US100_Init>
  
  // 
  HAL_Delay(50);
 8005c30:	2032      	movs	r0, #50	@ 0x32
 8005c32:	f007 fb19 	bl	800d268 <HAL_Delay>
  
  // 
  US100_StartMeasurement(&us100_sensor1);
 8005c36:	4884      	ldr	r0, [pc, #528]	@ (8005e48 <main+0x34c>)
 8005c38:	f006 fdc6 	bl	800c7c8 <US100_StartMeasurement>
  US100_StartMeasurement(&us100_sensor2);
 8005c3c:	4880      	ldr	r0, [pc, #512]	@ (8005e40 <main+0x344>)
 8005c3e:	f006 fdc3 	bl	800c7c8 <US100_StartMeasurement>
  US100_StartMeasurement(&us100_sensor3);
 8005c42:	4885      	ldr	r0, [pc, #532]	@ (8005e58 <main+0x35c>)
 8005c44:	f006 fdc0 	bl	800c7c8 <US100_StartMeasurement>
  US100_StartMeasurement(&us100_sensor4);
 8005c48:	4881      	ldr	r0, [pc, #516]	@ (8005e50 <main+0x354>)
 8005c4a:	f006 fdbd 	bl	800c7c8 <US100_StartMeasurement>

  Motor_Init(MOTOR_1,
 8005c4e:	4b83      	ldr	r3, [pc, #524]	@ (8005e5c <main+0x360>)
 8005c50:	9303      	str	r3, [sp, #12]
 8005c52:	2380      	movs	r3, #128	@ 0x80
 8005c54:	9302      	str	r3, [sp, #8]
 8005c56:	4b82      	ldr	r3, [pc, #520]	@ (8005e60 <main+0x364>)
 8005c58:	9301      	str	r3, [sp, #4]
 8005c5a:	2301      	movs	r3, #1
 8005c5c:	9300      	str	r3, [sp, #0]
 8005c5e:	4b81      	ldr	r3, [pc, #516]	@ (8005e64 <main+0x368>)
 8005c60:	2200      	movs	r2, #0
 8005c62:	4981      	ldr	r1, [pc, #516]	@ (8005e68 <main+0x36c>)
 8005c64:	2000      	movs	r0, #0
 8005c66:	f001 fff9 	bl	8007c5c <Motor_Init>
            &htim5, TIM_CHANNEL_1,
            M1_IN1_GPIO_Port, M1_IN1_Pin,
            M1_IN2_GPIO_Port, M1_IN2_Pin,
            &htim1);

  Motor_Init(MOTOR_2,
 8005c6a:	4b80      	ldr	r3, [pc, #512]	@ (8005e6c <main+0x370>)
 8005c6c:	9303      	str	r3, [sp, #12]
 8005c6e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005c72:	9302      	str	r3, [sp, #8]
 8005c74:	4b7e      	ldr	r3, [pc, #504]	@ (8005e70 <main+0x374>)
 8005c76:	9301      	str	r3, [sp, #4]
 8005c78:	2308      	movs	r3, #8
 8005c7a:	9300      	str	r3, [sp, #0]
 8005c7c:	4b79      	ldr	r3, [pc, #484]	@ (8005e64 <main+0x368>)
 8005c7e:	2204      	movs	r2, #4
 8005c80:	4979      	ldr	r1, [pc, #484]	@ (8005e68 <main+0x36c>)
 8005c82:	2001      	movs	r0, #1
 8005c84:	f001 ffea 	bl	8007c5c <Motor_Init>
            &htim5, TIM_CHANNEL_2,
            M2_IN1_GPIO_Port, M2_IN1_Pin,
            M2_IN2_GPIO_Port, M2_IN2_Pin,
            &htim4);

  Motor_Init(MOTOR_3,
 8005c88:	4b7a      	ldr	r3, [pc, #488]	@ (8005e74 <main+0x378>)
 8005c8a:	9303      	str	r3, [sp, #12]
 8005c8c:	2302      	movs	r3, #2
 8005c8e:	9302      	str	r3, [sp, #8]
 8005c90:	4b79      	ldr	r3, [pc, #484]	@ (8005e78 <main+0x37c>)
 8005c92:	9301      	str	r3, [sp, #4]
 8005c94:	2320      	movs	r3, #32
 8005c96:	9300      	str	r3, [sp, #0]
 8005c98:	4b78      	ldr	r3, [pc, #480]	@ (8005e7c <main+0x380>)
 8005c9a:	2208      	movs	r2, #8
 8005c9c:	4972      	ldr	r1, [pc, #456]	@ (8005e68 <main+0x36c>)
 8005c9e:	2002      	movs	r0, #2
 8005ca0:	f001 ffdc 	bl	8007c5c <Motor_Init>
            &htim5, TIM_CHANNEL_3,
            M3_IN1_GPIO_Port, M3_IN1_Pin,
            M3_IN2_GPIO_Port, M3_IN2_Pin,
            &htim3);

  Motor_Init(MOTOR_4,
 8005ca4:	4b76      	ldr	r3, [pc, #472]	@ (8005e80 <main+0x384>)
 8005ca6:	9303      	str	r3, [sp, #12]
 8005ca8:	2308      	movs	r3, #8
 8005caa:	9302      	str	r3, [sp, #8]
 8005cac:	4b73      	ldr	r3, [pc, #460]	@ (8005e7c <main+0x380>)
 8005cae:	9301      	str	r3, [sp, #4]
 8005cb0:	2302      	movs	r3, #2
 8005cb2:	9300      	str	r3, [sp, #0]
 8005cb4:	4b71      	ldr	r3, [pc, #452]	@ (8005e7c <main+0x380>)
 8005cb6:	220c      	movs	r2, #12
 8005cb8:	496b      	ldr	r1, [pc, #428]	@ (8005e68 <main+0x36c>)
 8005cba:	2003      	movs	r0, #3
 8005cbc:	f001 ffce 	bl	8007c5c <Motor_Init>
            &htim5, TIM_CHANNEL_4,
            M4_IN1_GPIO_Port, M4_IN1_Pin,
            M4_IN2_GPIO_Port, M4_IN2_Pin,
            &htim2);

  Servo_Init(&servo1, &htim8, TIM_CHANNEL_1, Servo_1_GPIO_Port, Servo_1_Pin);
 8005cc0:	2340      	movs	r3, #64	@ 0x40
 8005cc2:	9300      	str	r3, [sp, #0]
 8005cc4:	4b6d      	ldr	r3, [pc, #436]	@ (8005e7c <main+0x380>)
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	496e      	ldr	r1, [pc, #440]	@ (8005e84 <main+0x388>)
 8005cca:	486f      	ldr	r0, [pc, #444]	@ (8005e88 <main+0x38c>)
 8005ccc:	f7ff f8ce 	bl	8004e6c <Servo_Init>
  Servo_Init(&servo2, &htim8, TIM_CHANNEL_2, Servo_2_GPIO_Port, Servo_2_Pin);
 8005cd0:	2380      	movs	r3, #128	@ 0x80
 8005cd2:	9300      	str	r3, [sp, #0]
 8005cd4:	4b69      	ldr	r3, [pc, #420]	@ (8005e7c <main+0x380>)
 8005cd6:	2204      	movs	r2, #4
 8005cd8:	496a      	ldr	r1, [pc, #424]	@ (8005e84 <main+0x388>)
 8005cda:	486c      	ldr	r0, [pc, #432]	@ (8005e8c <main+0x390>)
 8005cdc:	f7ff f8c6 	bl	8004e6c <Servo_Init>
  Servo_Init(&servo3, &htim9, TIM_CHANNEL_1, Servo_3_GPIO_Port, Servo_3_Pin);
 8005ce0:	2320      	movs	r3, #32
 8005ce2:	9300      	str	r3, [sp, #0]
 8005ce4:	4b5e      	ldr	r3, [pc, #376]	@ (8005e60 <main+0x364>)
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	4969      	ldr	r1, [pc, #420]	@ (8005e90 <main+0x394>)
 8005cea:	486a      	ldr	r0, [pc, #424]	@ (8005e94 <main+0x398>)
 8005cec:	f7ff f8be 	bl	8004e6c <Servo_Init>
  Servo_Init(&servo4, &htim9, TIM_CHANNEL_2, Servo_4_GPIO_Port, Servo_4_Pin);
 8005cf0:	2340      	movs	r3, #64	@ 0x40
 8005cf2:	9300      	str	r3, [sp, #0]
 8005cf4:	4b5a      	ldr	r3, [pc, #360]	@ (8005e60 <main+0x364>)
 8005cf6:	2204      	movs	r2, #4
 8005cf8:	4965      	ldr	r1, [pc, #404]	@ (8005e90 <main+0x394>)
 8005cfa:	4867      	ldr	r0, [pc, #412]	@ (8005e98 <main+0x39c>)
 8005cfc:	f7ff f8b6 	bl	8004e6c <Servo_Init>
  Servo_Init(&servo5, &htim10, TIM_CHANNEL_1, Servo_5_GPIO_Port, Servo_5_Pin);
 8005d00:	2340      	movs	r3, #64	@ 0x40
 8005d02:	9300      	str	r3, [sp, #0]
 8005d04:	4b65      	ldr	r3, [pc, #404]	@ (8005e9c <main+0x3a0>)
 8005d06:	2200      	movs	r2, #0
 8005d08:	4965      	ldr	r1, [pc, #404]	@ (8005ea0 <main+0x3a4>)
 8005d0a:	4866      	ldr	r0, [pc, #408]	@ (8005ea4 <main+0x3a8>)
 8005d0c:	f7ff f8ae 	bl	8004e6c <Servo_Init>

  prev_time = HAL_GetTick();
 8005d10:	f007 fa9e 	bl	800d250 <HAL_GetTick>
 8005d14:	4603      	mov	r3, r0
 8005d16:	4a64      	ldr	r2, [pc, #400]	@ (8005ea8 <main+0x3ac>)
 8005d18:	6013      	str	r3, [r2, #0]

  /*------------------------------------MPU6050 DMP-------------------------------------*/
    OLED_ShowString(3,1,"yaw:");
 8005d1a:	4a64      	ldr	r2, [pc, #400]	@ (8005eac <main+0x3b0>)
 8005d1c:	2101      	movs	r1, #1
 8005d1e:	2003      	movs	r0, #3
 8005d20:	f7fe ffd2 	bl	8004cc8 <OLED_ShowString>
    OLED_ShowString(3,9,"TAR:");
 8005d24:	4a62      	ldr	r2, [pc, #392]	@ (8005eb0 <main+0x3b4>)
 8005d26:	2109      	movs	r1, #9
 8005d28:	2003      	movs	r0, #3
 8005d2a:	f7fe ffcd 	bl	8004cc8 <OLED_ShowString>

  
  // 
  target_yaw = yaw;
 8005d2e:	4b61      	ldr	r3, [pc, #388]	@ (8005eb4 <main+0x3b8>)
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	4a61      	ldr	r2, [pc, #388]	@ (8005eb8 <main+0x3bc>)
 8005d34:	6013      	str	r3, [r2, #0]
  
  // PID
  PID_Reset(&pid_yaw);
 8005d36:	4861      	ldr	r0, [pc, #388]	@ (8005ebc <main+0x3c0>)
 8005d38:	f005 fb90 	bl	800b45c <PID_Reset>
  PID_Reset(&pid_encoder);
 8005d3c:	4860      	ldr	r0, [pc, #384]	@ (8005ec0 <main+0x3c4>)
 8005d3e:	f005 fb8d 	bl	800b45c <PID_Reset>
  OLED_Clear_Part(1,1,5);
 8005d42:	2205      	movs	r2, #5
 8005d44:	2101      	movs	r1, #1
 8005d46:	2001      	movs	r0, #1
 8005d48:	f7fe ff1a 	bl	8004b80 <OLED_Clear_Part>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  start_start = HAL_GetTick();
 8005d4c:	f007 fa80 	bl	800d250 <HAL_GetTick>
 8005d50:	4603      	mov	r3, r0
 8005d52:	4a5c      	ldr	r2, [pc, #368]	@ (8005ec4 <main+0x3c8>)
 8005d54:	6013      	str	r3, [r2, #0]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    uint32_t current_time = HAL_GetTick();
 8005d56:	f007 fa7b 	bl	800d250 <HAL_GetTick>
 8005d5a:	f8c7 012c 	str.w	r0, [r7, #300]	@ 0x12c
    /*--------------------------------------------------------------------------------------------------------------------------------------------*/
    static uint8_t last_data = 0;
    static uint32_t last_time = 0;
    OLED_ShowNum(4,13,aRxBuffer[0],2);
 8005d5e:	4b5a      	ldr	r3, [pc, #360]	@ (8005ec8 <main+0x3cc>)
 8005d60:	781b      	ldrb	r3, [r3, #0]
 8005d62:	461a      	mov	r2, r3
 8005d64:	2302      	movs	r3, #2
 8005d66:	210d      	movs	r1, #13
 8005d68:	2004      	movs	r0, #4
 8005d6a:	f7fe ffeb 	bl	8004d44 <OLED_ShowNum>

    bool can_change_state = (current_time - last_time >= 800);
 8005d6e:	4b57      	ldr	r3, [pc, #348]	@ (8005ecc <main+0x3d0>)
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8005d76:	1ad3      	subs	r3, r2, r3
 8005d78:	f240 321f 	movw	r2, #799	@ 0x31f
 8005d7c:	4293      	cmp	r3, r2
 8005d7e:	bf8c      	ite	hi
 8005d80:	2301      	movhi	r3, #1
 8005d82:	2300      	movls	r3, #0
 8005d84:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b

    if(last_data != aRxBuffer[0] && can_change_state) {
 8005d88:	4b4f      	ldr	r3, [pc, #316]	@ (8005ec8 <main+0x3cc>)
 8005d8a:	781a      	ldrb	r2, [r3, #0]
 8005d8c:	4b50      	ldr	r3, [pc, #320]	@ (8005ed0 <main+0x3d4>)
 8005d8e:	781b      	ldrb	r3, [r3, #0]
 8005d90:	429a      	cmp	r2, r3
 8005d92:	f000 80c9 	beq.w	8005f28 <main+0x42c>
 8005d96:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	f000 80c4 	beq.w	8005f28 <main+0x42c>
        if(aRxBuffer[0] == 49) {
 8005da0:	4b49      	ldr	r3, [pc, #292]	@ (8005ec8 <main+0x3cc>)
 8005da2:	781b      	ldrb	r3, [r3, #0]
 8005da4:	2b31      	cmp	r3, #49	@ 0x31
 8005da6:	d11a      	bne.n	8005dde <main+0x2e2>
            if(path == 3 || path == 7 || path == 11) {
 8005da8:	4b4a      	ldr	r3, [pc, #296]	@ (8005ed4 <main+0x3d8>)
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	2b03      	cmp	r3, #3
 8005dae:	d007      	beq.n	8005dc0 <main+0x2c4>
 8005db0:	4b48      	ldr	r3, [pc, #288]	@ (8005ed4 <main+0x3d8>)
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	2b07      	cmp	r3, #7
 8005db6:	d003      	beq.n	8005dc0 <main+0x2c4>
 8005db8:	4b46      	ldr	r3, [pc, #280]	@ (8005ed4 <main+0x3d8>)
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	2b0b      	cmp	r3, #11
 8005dbe:	d102      	bne.n	8005dc6 <main+0x2ca>
                Servo_open_red_left();
 8005dc0:	f7ff fdb2 	bl	8005928 <Servo_open_red_left>
 8005dc4:	e0a8      	b.n	8005f18 <main+0x41c>
            } else if(path == 5 || path == 9) {
 8005dc6:	4b43      	ldr	r3, [pc, #268]	@ (8005ed4 <main+0x3d8>)
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	2b05      	cmp	r3, #5
 8005dcc:	d004      	beq.n	8005dd8 <main+0x2dc>
 8005dce:	4b41      	ldr	r3, [pc, #260]	@ (8005ed4 <main+0x3d8>)
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	2b09      	cmp	r3, #9
 8005dd4:	f040 80a0 	bne.w	8005f18 <main+0x41c>
                Servo_open_red_right();
 8005dd8:	f7ff fdd6 	bl	8005988 <Servo_open_red_right>
 8005ddc:	e09c      	b.n	8005f18 <main+0x41c>
            }
        } else if(aRxBuffer[0] == 50) {
 8005dde:	4b3a      	ldr	r3, [pc, #232]	@ (8005ec8 <main+0x3cc>)
 8005de0:	781b      	ldrb	r3, [r3, #0]
 8005de2:	2b32      	cmp	r3, #50	@ 0x32
 8005de4:	d178      	bne.n	8005ed8 <main+0x3dc>
            if(path == 3 || path == 7 || path == 11) {
 8005de6:	4b3b      	ldr	r3, [pc, #236]	@ (8005ed4 <main+0x3d8>)
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	2b03      	cmp	r3, #3
 8005dec:	d007      	beq.n	8005dfe <main+0x302>
 8005dee:	4b39      	ldr	r3, [pc, #228]	@ (8005ed4 <main+0x3d8>)
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	2b07      	cmp	r3, #7
 8005df4:	d003      	beq.n	8005dfe <main+0x302>
 8005df6:	4b37      	ldr	r3, [pc, #220]	@ (8005ed4 <main+0x3d8>)
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	2b0b      	cmp	r3, #11
 8005dfc:	d102      	bne.n	8005e04 <main+0x308>
                Servo_open_green_left();
 8005dfe:	f7ff fdf1 	bl	80059e4 <Servo_open_green_left>
 8005e02:	e089      	b.n	8005f18 <main+0x41c>
            } else if(path == 5 || path == 9) {
 8005e04:	4b33      	ldr	r3, [pc, #204]	@ (8005ed4 <main+0x3d8>)
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	2b05      	cmp	r3, #5
 8005e0a:	d004      	beq.n	8005e16 <main+0x31a>
 8005e0c:	4b31      	ldr	r3, [pc, #196]	@ (8005ed4 <main+0x3d8>)
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	2b09      	cmp	r3, #9
 8005e12:	f040 8081 	bne.w	8005f18 <main+0x41c>
                Servo_open_green_right();
 8005e16:	f7ff fe13 	bl	8005a40 <Servo_open_green_right>
 8005e1a:	e07d      	b.n	8005f18 <main+0x41c>
 8005e1c:	20000448 	.word	0x20000448
 8005e20:	20000ac4 	.word	0x20000ac4
 8005e24:	200009ec 	.word	0x200009ec
 8005e28:	20000784 	.word	0x20000784
 8005e2c:	66666667 	.word	0x66666667
 8005e30:	08014f78 	.word	0x08014f78
 8005e34:	08014f84 	.word	0x08014f84
 8005e38:	08014f8c 	.word	0x08014f8c
 8005e3c:	200009a4 	.word	0x200009a4
 8005e40:	200004ec 	.word	0x200004ec
 8005e44:	2000095c 	.word	0x2000095c
 8005e48:	200004b0 	.word	0x200004b0
 8005e4c:	20000a7c 	.word	0x20000a7c
 8005e50:	20000564 	.word	0x20000564
 8005e54:	20000a34 	.word	0x20000a34
 8005e58:	20000528 	.word	0x20000528
 8005e5c:	2000061c 	.word	0x2000061c
 8005e60:	40021000 	.word	0x40021000
 8005e64:	40021800 	.word	0x40021800
 8005e68:	2000073c 	.word	0x2000073c
 8005e6c:	200006f4 	.word	0x200006f4
 8005e70:	40020c00 	.word	0x40020c00
 8005e74:	200006ac 	.word	0x200006ac
 8005e78:	40020400 	.word	0x40020400
 8005e7c:	40020800 	.word	0x40020800
 8005e80:	20000664 	.word	0x20000664
 8005e84:	200007cc 	.word	0x200007cc
 8005e88:	2000044c 	.word	0x2000044c
 8005e8c:	20000460 	.word	0x20000460
 8005e90:	20000814 	.word	0x20000814
 8005e94:	20000474 	.word	0x20000474
 8005e98:	20000488 	.word	0x20000488
 8005e9c:	40021400 	.word	0x40021400
 8005ea0:	2000085c 	.word	0x2000085c
 8005ea4:	2000049c 	.word	0x2000049c
 8005ea8:	20000414 	.word	0x20000414
 8005eac:	08014f90 	.word	0x08014f90
 8005eb0:	08014f98 	.word	0x08014f98
 8005eb4:	200005e4 	.word	0x200005e4
 8005eb8:	200005e0 	.word	0x200005e0
 8005ebc:	20000068 	.word	0x20000068
 8005ec0:	20000050 	.word	0x20000050
 8005ec4:	20000428 	.word	0x20000428
 8005ec8:	20000038 	.word	0x20000038
 8005ecc:	200005a4 	.word	0x200005a4
 8005ed0:	200005a8 	.word	0x200005a8
 8005ed4:	2000041c 	.word	0x2000041c
            }
        } else if(aRxBuffer[0] == 51) {
 8005ed8:	4bc2      	ldr	r3, [pc, #776]	@ (80061e4 <main+0x6e8>)
 8005eda:	781b      	ldrb	r3, [r3, #0]
 8005edc:	2b33      	cmp	r3, #51	@ 0x33
 8005ede:	d119      	bne.n	8005f14 <main+0x418>
            if(path == 3 || path == 7 || path == 11) {
 8005ee0:	4bc1      	ldr	r3, [pc, #772]	@ (80061e8 <main+0x6ec>)
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	2b03      	cmp	r3, #3
 8005ee6:	d007      	beq.n	8005ef8 <main+0x3fc>
 8005ee8:	4bbf      	ldr	r3, [pc, #764]	@ (80061e8 <main+0x6ec>)
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	2b07      	cmp	r3, #7
 8005eee:	d003      	beq.n	8005ef8 <main+0x3fc>
 8005ef0:	4bbd      	ldr	r3, [pc, #756]	@ (80061e8 <main+0x6ec>)
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	2b0b      	cmp	r3, #11
 8005ef6:	d102      	bne.n	8005efe <main+0x402>
                Servo_close();
 8005ef8:	f7ff fdd0 	bl	8005a9c <Servo_close>
 8005efc:	e00c      	b.n	8005f18 <main+0x41c>
            } else if(path == 5 || path == 9) {
 8005efe:	4bba      	ldr	r3, [pc, #744]	@ (80061e8 <main+0x6ec>)
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	2b05      	cmp	r3, #5
 8005f04:	d003      	beq.n	8005f0e <main+0x412>
 8005f06:	4bb8      	ldr	r3, [pc, #736]	@ (80061e8 <main+0x6ec>)
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	2b09      	cmp	r3, #9
 8005f0c:	d104      	bne.n	8005f18 <main+0x41c>
                Servo_close();
 8005f0e:	f7ff fdc5 	bl	8005a9c <Servo_close>
 8005f12:	e001      	b.n	8005f18 <main+0x41c>
            }
        }else{
          Servo_close();
 8005f14:	f7ff fdc2 	bl	8005a9c <Servo_close>
        }
        
        last_data = aRxBuffer[0];
 8005f18:	4bb2      	ldr	r3, [pc, #712]	@ (80061e4 <main+0x6e8>)
 8005f1a:	781a      	ldrb	r2, [r3, #0]
 8005f1c:	4bb3      	ldr	r3, [pc, #716]	@ (80061ec <main+0x6f0>)
 8005f1e:	701a      	strb	r2, [r3, #0]
        last_time = current_time;
 8005f20:	4ab3      	ldr	r2, [pc, #716]	@ (80061f0 <main+0x6f4>)
 8005f22:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8005f26:	6013      	str	r3, [r2, #0]
    
    // 
    // HAL_Delay(50);  // 50ms

    /*----------------------------------------------------------------------------US100-------------------------------------------------------------*/
    US100_GetAllValidDistances(distances);
 8005f28:	48b2      	ldr	r0, [pc, #712]	@ (80061f4 <main+0x6f8>)
 8005f2a:	f006 fd91 	bl	800ca50 <US100_GetAllValidDistances>
    // HAL_Delay(1000);

    // Servo_close();
    //  }

    if (current_time - oled_prev_time >= 100) {  // 100ms
 8005f2e:	4bb2      	ldr	r3, [pc, #712]	@ (80061f8 <main+0x6fc>)
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8005f36:	1ad3      	subs	r3, r2, r3
 8005f38:	2b63      	cmp	r3, #99	@ 0x63
 8005f3a:	d949      	bls.n	8005fd0 <main+0x4d4>
        // 
        OLED_ShowString(1, 1, "Flt:");
 8005f3c:	4aaf      	ldr	r2, [pc, #700]	@ (80061fc <main+0x700>)
 8005f3e:	2101      	movs	r1, #1
 8005f40:	2001      	movs	r0, #1
 8005f42:	f7fe fec1 	bl	8004cc8 <OLED_ShowString>
        OLED_ShowString(1, 9, "Flt:");
 8005f46:	4aad      	ldr	r2, [pc, #692]	@ (80061fc <main+0x700>)
 8005f48:	2109      	movs	r1, #9
 8005f4a:	2001      	movs	r0, #1
 8005f4c:	f7fe febc 	bl	8004cc8 <OLED_ShowString>
        OLED_ShowString(2, 1, "Flt:");
 8005f50:	4aaa      	ldr	r2, [pc, #680]	@ (80061fc <main+0x700>)
 8005f52:	2101      	movs	r1, #1
 8005f54:	2002      	movs	r0, #2
 8005f56:	f7fe feb7 	bl	8004cc8 <OLED_ShowString>
        OLED_ShowString(2, 9, "Flt:");
 8005f5a:	4aa8      	ldr	r2, [pc, #672]	@ (80061fc <main+0x700>)
 8005f5c:	2109      	movs	r1, #9
 8005f5e:	2002      	movs	r0, #2
 8005f60:	f7fe feb2 	bl	8004cc8 <OLED_ShowString>
        
        // 
        OLED_ShowNum(1, 5, distances[0], 4);
 8005f64:	4ba3      	ldr	r3, [pc, #652]	@ (80061f4 <main+0x6f8>)
 8005f66:	edd3 7a00 	vldr	s15, [r3]
 8005f6a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005f6e:	2304      	movs	r3, #4
 8005f70:	ee17 2a90 	vmov	r2, s15
 8005f74:	2105      	movs	r1, #5
 8005f76:	2001      	movs	r0, #1
 8005f78:	f7fe fee4 	bl	8004d44 <OLED_ShowNum>
        OLED_ShowNum(1, 13, fabs(distances[1]), 4);
 8005f7c:	4b9d      	ldr	r3, [pc, #628]	@ (80061f4 <main+0x6f8>)
 8005f7e:	edd3 7a01 	vldr	s15, [r3, #4]
 8005f82:	eef0 7ae7 	vabs.f32	s15, s15
 8005f86:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005f8a:	2304      	movs	r3, #4
 8005f8c:	ee17 2a90 	vmov	r2, s15
 8005f90:	210d      	movs	r1, #13
 8005f92:	2001      	movs	r0, #1
 8005f94:	f7fe fed6 	bl	8004d44 <OLED_ShowNum>
        
        // 
        OLED_ShowNum(2, 5, distances[2], 4);
 8005f98:	4b96      	ldr	r3, [pc, #600]	@ (80061f4 <main+0x6f8>)
 8005f9a:	edd3 7a02 	vldr	s15, [r3, #8]
 8005f9e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005fa2:	2304      	movs	r3, #4
 8005fa4:	ee17 2a90 	vmov	r2, s15
 8005fa8:	2105      	movs	r1, #5
 8005faa:	2002      	movs	r0, #2
 8005fac:	f7fe feca 	bl	8004d44 <OLED_ShowNum>
        OLED_ShowNum(2, 13, distances[3], 4);
 8005fb0:	4b90      	ldr	r3, [pc, #576]	@ (80061f4 <main+0x6f8>)
 8005fb2:	edd3 7a03 	vldr	s15, [r3, #12]
 8005fb6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005fba:	2304      	movs	r3, #4
 8005fbc:	ee17 2a90 	vmov	r2, s15
 8005fc0:	210d      	movs	r1, #13
 8005fc2:	2002      	movs	r0, #2
 8005fc4:	f7fe febe 	bl	8004d44 <OLED_ShowNum>
        

        oled_prev_time = current_time;
 8005fc8:	4a8b      	ldr	r2, [pc, #556]	@ (80061f8 <main+0x6fc>)
 8005fca:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8005fce:	6013      	str	r3, [r2, #0]
    }

    if(delay_flag) 
 8005fd0:	4b8b      	ldr	r3, [pc, #556]	@ (8006200 <main+0x704>)
 8005fd2:	781b      	ldrb	r3, [r3, #0]
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d006      	beq.n	8005fe6 <main+0x4ea>
    {
      HAL_Delay(500);
 8005fd8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8005fdc:	f007 f944 	bl	800d268 <HAL_Delay>
      delay_flag=false;
 8005fe0:	4b87      	ldr	r3, [pc, #540]	@ (8006200 <main+0x704>)
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	701a      	strb	r2, [r3, #0]
    // Update_Target_Yaw(&yaw, &target_yaw);


  

    OLED_ShowChar(3,5,yaw >= 0 ? '+' : '-');
 8005fe6:	4b87      	ldr	r3, [pc, #540]	@ (8006204 <main+0x708>)
 8005fe8:	edd3 7a00 	vldr	s15, [r3]
 8005fec:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005ff0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ff4:	db01      	blt.n	8005ffa <main+0x4fe>
 8005ff6:	232b      	movs	r3, #43	@ 0x2b
 8005ff8:	e000      	b.n	8005ffc <main+0x500>
 8005ffa:	232d      	movs	r3, #45	@ 0x2d
 8005ffc:	461a      	mov	r2, r3
 8005ffe:	2105      	movs	r1, #5
 8006000:	2003      	movs	r0, #3
 8006002:	f7fe fe09 	bl	8004c18 <OLED_ShowChar>
    OLED_ShowNum(3,6,fabsf(yaw),3);
 8006006:	4b7f      	ldr	r3, [pc, #508]	@ (8006204 <main+0x708>)
 8006008:	edd3 7a00 	vldr	s15, [r3]
 800600c:	eef0 7ae7 	vabs.f32	s15, s15
 8006010:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006014:	2303      	movs	r3, #3
 8006016:	ee17 2a90 	vmov	r2, s15
 800601a:	2106      	movs	r1, #6
 800601c:	2003      	movs	r0, #3
 800601e:	f7fe fe91 	bl	8004d44 <OLED_ShowNum>
    OLED_ShowChar(3,13,target_yaw >= 0 ? '+' : '-'); 
 8006022:	4b79      	ldr	r3, [pc, #484]	@ (8006208 <main+0x70c>)
 8006024:	edd3 7a00 	vldr	s15, [r3]
 8006028:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800602c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006030:	db01      	blt.n	8006036 <main+0x53a>
 8006032:	232b      	movs	r3, #43	@ 0x2b
 8006034:	e000      	b.n	8006038 <main+0x53c>
 8006036:	232d      	movs	r3, #45	@ 0x2d
 8006038:	461a      	mov	r2, r3
 800603a:	210d      	movs	r1, #13
 800603c:	2003      	movs	r0, #3
 800603e:	f7fe fdeb 	bl	8004c18 <OLED_ShowChar>
    OLED_ShowNum(3,14,fabsf(target_yaw),3);
 8006042:	4b71      	ldr	r3, [pc, #452]	@ (8006208 <main+0x70c>)
 8006044:	edd3 7a00 	vldr	s15, [r3]
 8006048:	eef0 7ae7 	vabs.f32	s15, s15
 800604c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006050:	2303      	movs	r3, #3
 8006052:	ee17 2a90 	vmov	r2, s15
 8006056:	210e      	movs	r1, #14
 8006058:	2003      	movs	r0, #3
 800605a:	f7fe fe73 	bl	8004d44 <OLED_ShowNum>
    // }

    // Adjust_Motors_By_Side_Distances(MOTOR_1, MOTOR_4, MOTOR_2, MOTOR_3, raw_distances[0], raw_distances[2], 82.0f);


     switch (path) {
 800605e:	4b62      	ldr	r3, [pc, #392]	@ (80061e8 <main+0x6ec>)
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	2b0c      	cmp	r3, #12
 8006064:	f63f ae77 	bhi.w	8005d56 <main+0x25a>
 8006068:	a201      	add	r2, pc, #4	@ (adr r2, 8006070 <main+0x574>)
 800606a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800606e:	bf00      	nop
 8006070:	080060a5 	.word	0x080060a5
 8006074:	080063e3 	.word	0x080063e3
 8006078:	08006757 	.word	0x08006757
 800607c:	08006911 	.word	0x08006911
 8006080:	08006b1b 	.word	0x08006b1b
 8006084:	08006cd3 	.word	0x08006cd3
 8006088:	08006f1d 	.word	0x08006f1d
 800608c:	08007097 	.word	0x08007097
 8006090:	080072ef 	.word	0x080072ef
 8006094:	080074a9 	.word	0x080074a9
 8006098:	080076b7 	.word	0x080076b7
 800609c:	08007873 	.word	0x08007873
 80060a0:	08007ac1 	.word	0x08007ac1
       case 0: {
         // 
         const float TARGET_DISTANCE = 145.0f;   // 
 80060a4:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80060a8:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80060ac:	4a57      	ldr	r2, [pc, #348]	@ (800620c <main+0x710>)
 80060ae:	601a      	str	r2, [r3, #0]
         const float DECEL_RANGE = 600.0f;      // 
 80060b0:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80060b4:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80060b8:	4a55      	ldr	r2, [pc, #340]	@ (8006210 <main+0x714>)
 80060ba:	601a      	str	r2, [r3, #0]
         const uint16_t ADJUST_DISTANCE = 250;  // 
 80060bc:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80060c0:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 80060c4:	22fa      	movs	r2, #250	@ 0xfa
 80060c6:	801a      	strh	r2, [r3, #0]
         const uint8_t MIN_SPEED = 21;          // 
 80060c8:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80060cc:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 80060d0:	2215      	movs	r2, #21
 80060d2:	701a      	strb	r2, [r3, #0]
         const uint8_t MAX_SPEED = 60;          // 
 80060d4:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80060d8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80060dc:	223c      	movs	r2, #60	@ 0x3c
 80060de:	701a      	strb	r2, [r3, #0]
         const uint16_t DELAY_ADJUST = 8000;    // 
 80060e0:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80060e4:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 80060e8:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 80060ec:	801a      	strh	r2, [r3, #0]
         float current_distance = distances[1];
 80060ee:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80060f2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80060f6:	4a3f      	ldr	r2, [pc, #252]	@ (80061f4 <main+0x6f8>)
 80060f8:	6852      	ldr	r2, [r2, #4]
 80060fa:	601a      	str	r2, [r3, #0]
         if(time_enterpath_case0 == 0) {
 80060fc:	4b45      	ldr	r3, [pc, #276]	@ (8006214 <main+0x718>)
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d104      	bne.n	800610e <main+0x612>
             time_enterpath_case0 = HAL_GetTick();
 8006104:	f007 f8a4 	bl	800d250 <HAL_GetTick>
 8006108:	4603      	mov	r3, r0
 800610a:	4a42      	ldr	r2, [pc, #264]	@ (8006214 <main+0x718>)
 800610c:	6013      	str	r3, [r2, #0]
         }
    
         // 
         uint8_t motor_speed = MAX_SPEED;  // 
 800610e:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8006112:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006116:	781b      	ldrb	r3, [r3, #0]
 8006118:	f887 3143 	strb.w	r3, [r7, #323]	@ 0x143
    
         if (current_distance <= (TARGET_DISTANCE - 20.0f)) {
 800611c:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8006120:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8006124:	edd3 7a00 	vldr	s15, [r3]
 8006128:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 800612c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006130:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8006134:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8006138:	ed93 7a00 	vldr	s14, [r3]
 800613c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006140:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006144:	d811      	bhi.n	800616a <main+0x66e>
             // 20mm
             Motor_SetSpeed(MOTOR_1, 0);
 8006146:	2100      	movs	r1, #0
 8006148:	2000      	movs	r0, #0
 800614a:	f001 fe03 	bl	8007d54 <Motor_SetSpeed>
             Motor_SetSpeed(MOTOR_2, 0);
 800614e:	2100      	movs	r1, #0
 8006150:	2001      	movs	r0, #1
 8006152:	f001 fdff 	bl	8007d54 <Motor_SetSpeed>
             Motor_SetSpeed(MOTOR_3, 0);
 8006156:	2100      	movs	r1, #0
 8006158:	2002      	movs	r0, #2
 800615a:	f001 fdfb 	bl	8007d54 <Motor_SetSpeed>
             Motor_SetSpeed(MOTOR_4, 0);
 800615e:	2100      	movs	r1, #0
 8006160:	2003      	movs	r0, #3
 8006162:	f001 fdf7 	bl	8007d54 <Motor_SetSpeed>
             return;
 8006166:	f001 bcf8 	b.w	8007b5a <main+0x205e>
         }
         else if (current_distance <= TARGET_DISTANCE && current_distance != 0 && (HAL_GetTick() - time_enterpath_case0 >= 3000)) {
 800616a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800616e:	f5a3 729a 	sub.w	r2, r3, #308	@ 0x134
 8006172:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8006176:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800617a:	ed92 7a00 	vldr	s14, [r2]
 800617e:	edd3 7a00 	vldr	s15, [r3]
 8006182:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006186:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800618a:	d845      	bhi.n	8006218 <main+0x71c>
 800618c:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8006190:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8006194:	edd3 7a00 	vldr	s15, [r3]
 8006198:	eef5 7a40 	vcmp.f32	s15, #0.0
 800619c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80061a0:	d03a      	beq.n	8006218 <main+0x71c>
 80061a2:	f007 f855 	bl	800d250 <HAL_GetTick>
 80061a6:	4602      	mov	r2, r0
 80061a8:	4b1a      	ldr	r3, [pc, #104]	@ (8006214 <main+0x718>)
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	1ad3      	subs	r3, r2, r3
 80061ae:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 80061b2:	4293      	cmp	r3, r2
 80061b4:	d930      	bls.n	8006218 <main+0x71c>
             // 380mm
             motor_speed = MIN_SPEED;
 80061b6:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80061ba:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 80061be:	781b      	ldrb	r3, [r3, #0]
 80061c0:	f887 3143 	strb.w	r3, [r7, #323]	@ 0x143
             Rotate_90_Degrees(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, true );
 80061c4:	2301      	movs	r3, #1
 80061c6:	9300      	str	r3, [sp, #0]
 80061c8:	2303      	movs	r3, #3
 80061ca:	2202      	movs	r2, #2
 80061cc:	2101      	movs	r1, #1
 80061ce:	2000      	movs	r0, #0
 80061d0:	f7ff fa2a 	bl	8005628 <Rotate_90_Degrees>
             path += 1;
 80061d4:	4b04      	ldr	r3, [pc, #16]	@ (80061e8 <main+0x6ec>)
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	3301      	adds	r3, #1
 80061da:	4a03      	ldr	r2, [pc, #12]	@ (80061e8 <main+0x6ec>)
 80061dc:	6013      	str	r3, [r2, #0]
             PID_ResetAll(); // PID
 80061de:	f7ff fa0b 	bl	80055f8 <PID_ResetAll>
 80061e2:	e0a3      	b.n	800632c <main+0x830>
 80061e4:	20000038 	.word	0x20000038
 80061e8:	2000041c 	.word	0x2000041c
 80061ec:	200005a8 	.word	0x200005a8
 80061f0:	200005a4 	.word	0x200005a4
 80061f4:	2000003c 	.word	0x2000003c
 80061f8:	20000418 	.word	0x20000418
 80061fc:	08014fa0 	.word	0x08014fa0
 8006200:	2000004d 	.word	0x2000004d
 8006204:	200005e4 	.word	0x200005e4
 8006208:	200005e0 	.word	0x200005e0
 800620c:	43110000 	.word	0x43110000
 8006210:	44160000 	.word	0x44160000
 8006214:	2000042c 	.word	0x2000042c
         }
         else if (current_distance <= (TARGET_DISTANCE + DECEL_RANGE) /* && mean[1] <= (TARGET_DISTANCE + DECEL_RANGE) */) {
 8006218:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800621c:	f5a3 7292 	sub.w	r2, r3, #292	@ 0x124
 8006220:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8006224:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8006228:	ed92 7a00 	vldr	s14, [r2]
 800622c:	edd3 7a00 	vldr	s15, [r3]
 8006230:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006234:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8006238:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800623c:	ed93 7a00 	vldr	s14, [r3]
 8006240:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006244:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006248:	d869      	bhi.n	800631e <main+0x822>
             // 270~170mm
             // 170mm->60, 70mm->10
             float distance_from_target = current_distance - TARGET_DISTANCE;
 800624a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800624e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8006252:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 8006256:	f5a2 719a 	sub.w	r1, r2, #308	@ 0x134
 800625a:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 800625e:	f5a2 7292 	sub.w	r2, r2, #292	@ 0x124
 8006262:	ed91 7a00 	vldr	s14, [r1]
 8006266:	edd2 7a00 	vldr	s15, [r2]
 800626a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800626e:	edc3 7a00 	vstr	s15, [r3]
             float ratio = (distance_from_target / DECEL_RANGE);
 8006272:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8006276:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800627a:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 800627e:	f5a2 719c 	sub.w	r1, r2, #312	@ 0x138
 8006282:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 8006286:	f5a2 7294 	sub.w	r2, r2, #296	@ 0x128
 800628a:	edd1 6a00 	vldr	s13, [r1]
 800628e:	ed92 7a00 	vldr	s14, [r2]
 8006292:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006296:	edc3 7a00 	vstr	s15, [r3]
             motor_speed = MIN_SPEED + (uint8_t)((MAX_SPEED - MIN_SPEED) * ratio);
 800629a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800629e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80062a2:	781a      	ldrb	r2, [r3, #0]
 80062a4:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80062a8:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 80062ac:	781b      	ldrb	r3, [r3, #0]
 80062ae:	1ad3      	subs	r3, r2, r3
 80062b0:	ee07 3a90 	vmov	s15, r3
 80062b4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80062b8:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80062bc:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80062c0:	edd3 7a00 	vldr	s15, [r3]
 80062c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80062cc:	edc7 7a01 	vstr	s15, [r7, #4]
 80062d0:	793b      	ldrb	r3, [r7, #4]
 80062d2:	b2da      	uxtb	r2, r3
 80062d4:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80062d8:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 80062dc:	781b      	ldrb	r3, [r3, #0]
 80062de:	4413      	add	r3, r2
 80062e0:	f887 3143 	strb.w	r3, [r7, #323]	@ 0x143
             motor_speed = CLAMP(motor_speed, MIN_SPEED, MAX_SPEED);
 80062e4:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80062e8:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 80062ec:	f897 2143 	ldrb.w	r2, [r7, #323]	@ 0x143
 80062f0:	781b      	ldrb	r3, [r3, #0]
 80062f2:	429a      	cmp	r2, r3
 80062f4:	d30b      	bcc.n	800630e <main+0x812>
 80062f6:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80062fa:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80062fe:	f897 2143 	ldrb.w	r2, [r7, #323]	@ 0x143
 8006302:	781b      	ldrb	r3, [r3, #0]
 8006304:	4293      	cmp	r3, r2
 8006306:	bf28      	it	cs
 8006308:	4613      	movcs	r3, r2
 800630a:	b2db      	uxtb	r3, r3
 800630c:	e004      	b.n	8006318 <main+0x81c>
 800630e:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8006312:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 8006316:	781b      	ldrb	r3, [r3, #0]
 8006318:	f887 3143 	strb.w	r3, [r7, #323]	@ 0x143
 800631c:	e006      	b.n	800632c <main+0x830>
         }
         else {
             // 1>170mm
             motor_speed = MAX_SPEED;
 800631e:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8006322:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006326:	781b      	ldrb	r3, [r3, #0]
 8006328:	f887 3143 	strb.w	r3, [r7, #323]	@ 0x143
         }
    
         // 
         static uint8_t last_speed = 0;
         motor_speed = smooth_speed_transition(last_speed, motor_speed);
 800632c:	4bc9      	ldr	r3, [pc, #804]	@ (8006654 <main+0xb58>)
 800632e:	781b      	ldrb	r3, [r3, #0]
 8006330:	f897 2143 	ldrb.w	r2, [r7, #323]	@ 0x143
 8006334:	4611      	mov	r1, r2
 8006336:	4618      	mov	r0, r3
 8006338:	f7ff f910 	bl	800555c <smooth_speed_transition>
 800633c:	4603      	mov	r3, r0
 800633e:	f887 3143 	strb.w	r3, [r7, #323]	@ 0x143
         last_speed = motor_speed;
 8006342:	4ac4      	ldr	r2, [pc, #784]	@ (8006654 <main+0xb58>)
 8006344:	f897 3143 	ldrb.w	r3, [r7, #323]	@ 0x143
 8006348:	7013      	strb	r3, [r2, #0]
    
         Motor_Straight(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, motor_speed, &yaw, &target_yaw);
 800634a:	f897 3143 	ldrb.w	r3, [r7, #323]	@ 0x143
 800634e:	b21b      	sxth	r3, r3
 8006350:	4ac1      	ldr	r2, [pc, #772]	@ (8006658 <main+0xb5c>)
 8006352:	9202      	str	r2, [sp, #8]
 8006354:	4ac1      	ldr	r2, [pc, #772]	@ (800665c <main+0xb60>)
 8006356:	9201      	str	r2, [sp, #4]
 8006358:	9300      	str	r3, [sp, #0]
 800635a:	2303      	movs	r3, #3
 800635c:	2202      	movs	r2, #2
 800635e:	2101      	movs	r1, #1
 8006360:	2000      	movs	r0, #0
 8006362:	f001 fe77 	bl	8008054 <Motor_Straight>
        
         // 
         if(HAL_GetTick() - time_enterpath_case0 >= DELAY_ADJUST && current_distance >= ADJUST_DISTANCE ){
 8006366:	f006 ff73 	bl	800d250 <HAL_GetTick>
 800636a:	4602      	mov	r2, r0
 800636c:	4bbc      	ldr	r3, [pc, #752]	@ (8006660 <main+0xb64>)
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	1ad2      	subs	r2, r2, r3
 8006372:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8006376:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800637a:	881b      	ldrh	r3, [r3, #0]
 800637c:	429a      	cmp	r2, r3
 800637e:	d320      	bcc.n	80063c2 <main+0x8c6>
 8006380:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8006384:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8006388:	881b      	ldrh	r3, [r3, #0]
 800638a:	ee07 3a90 	vmov	s15, r3
 800638e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006392:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8006396:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800639a:	ed93 7a00 	vldr	s14, [r3]
 800639e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80063a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80063a6:	db0c      	blt.n	80063c2 <main+0x8c6>
             Adjust_Left_Motors_By_Distance(MOTOR_1, MOTOR_3, MOTOR_2, MOTOR_4, raw_distances[0], 50.0f);
 80063a8:	4bae      	ldr	r3, [pc, #696]	@ (8006664 <main+0xb68>)
 80063aa:	edd3 7a00 	vldr	s15, [r3]
 80063ae:	eddf 0aae 	vldr	s1, [pc, #696]	@ 8006668 <main+0xb6c>
 80063b2:	eeb0 0a67 	vmov.f32	s0, s15
 80063b6:	2303      	movs	r3, #3
 80063b8:	2201      	movs	r2, #1
 80063ba:	2102      	movs	r1, #2
 80063bc:	2000      	movs	r0, #0
 80063be:	f002 f85b 	bl	8008478 <Adjust_Left_Motors_By_Distance>
         }
         OLED_ShowNum(4, 1, path, 2);
 80063c2:	4baa      	ldr	r3, [pc, #680]	@ (800666c <main+0xb70>)
 80063c4:	681a      	ldr	r2, [r3, #0]
 80063c6:	2302      	movs	r3, #2
 80063c8:	2101      	movs	r1, #1
 80063ca:	2004      	movs	r0, #4
 80063cc:	f7fe fcba 	bl	8004d44 <OLED_ShowNum>
         OLED_ShowNum(4, 4, motor_speed, 2);
 80063d0:	f897 2143 	ldrb.w	r2, [r7, #323]	@ 0x143
 80063d4:	2302      	movs	r3, #2
 80063d6:	2104      	movs	r1, #4
 80063d8:	2004      	movs	r0, #4
 80063da:	f7fe fcb3 	bl	8004d44 <OLED_ShowNum>
         break;
 80063de:	f001 bbba 	b.w	8007b56 <main+0x205a>
       
       }
       case 1: {
         // 
         const float TARGET_DISTANCE = 145.0f;   // 
 80063e2:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80063e6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80063ea:	4aa1      	ldr	r2, [pc, #644]	@ (8006670 <main+0xb74>)
 80063ec:	601a      	str	r2, [r3, #0]
         const float DECEL_RANGE = 600.0f;      // 
 80063ee:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80063f2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80063f6:	4a9f      	ldr	r2, [pc, #636]	@ (8006674 <main+0xb78>)
 80063f8:	601a      	str	r2, [r3, #0]
         const uint16_t ADJUST_DISTANCE = 250;  // 
 80063fa:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80063fe:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 8006402:	22fa      	movs	r2, #250	@ 0xfa
 8006404:	801a      	strh	r2, [r3, #0]
         const uint8_t MIN_SPEED = 21;          // 
 8006406:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800640a:	f2a3 130b 	subw	r3, r3, #267	@ 0x10b
 800640e:	2215      	movs	r2, #21
 8006410:	701a      	strb	r2, [r3, #0]
         const uint8_t MAX_SPEED = 60;          // 
 8006412:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8006416:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800641a:	223c      	movs	r2, #60	@ 0x3c
 800641c:	701a      	strb	r2, [r3, #0]
         const uint16_t DELAY_ADJUST = 2700;    // 
 800641e:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8006422:	f5a3 7387 	sub.w	r3, r3, #270	@ 0x10e
 8006426:	f640 228c 	movw	r2, #2700	@ 0xa8c
 800642a:	801a      	strh	r2, [r3, #0]
    
         float current_distance = distances[1];
 800642c:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8006430:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8006434:	4a90      	ldr	r2, [pc, #576]	@ (8006678 <main+0xb7c>)
 8006436:	6852      	ldr	r2, [r2, #4]
 8006438:	601a      	str	r2, [r3, #0]
         if(time_enterpath_case1 == 0) {
 800643a:	4b90      	ldr	r3, [pc, #576]	@ (800667c <main+0xb80>)
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d104      	bne.n	800644c <main+0x950>
             time_enterpath_case1 = HAL_GetTick();
 8006442:	f006 ff05 	bl	800d250 <HAL_GetTick>
 8006446:	4603      	mov	r3, r0
 8006448:	4a8c      	ldr	r2, [pc, #560]	@ (800667c <main+0xb80>)
 800644a:	6013      	str	r3, [r2, #0]
         }
    
         // 
         uint8_t motor_speed = MAX_SPEED;  // 
 800644c:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8006450:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8006454:	781b      	ldrb	r3, [r3, #0]
 8006456:	f887 3142 	strb.w	r3, [r7, #322]	@ 0x142
    
         // 
         static uint32_t reach_target_time = 0;
         if (reach_target_time == 0) {
 800645a:	4b89      	ldr	r3, [pc, #548]	@ (8006680 <main+0xb84>)
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	2b00      	cmp	r3, #0
 8006460:	d104      	bne.n	800646c <main+0x970>
             reach_target_time = HAL_GetTick();
 8006462:	f006 fef5 	bl	800d250 <HAL_GetTick>
 8006466:	4603      	mov	r3, r0
 8006468:	4a85      	ldr	r2, [pc, #532]	@ (8006680 <main+0xb84>)
 800646a:	6013      	str	r3, [r2, #0]
         }
    
         if (current_distance <= (TARGET_DISTANCE - 20.0f)) {
 800646c:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8006470:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006474:	edd3 7a00 	vldr	s15, [r3]
 8006478:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 800647c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006480:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8006484:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8006488:	ed93 7a00 	vldr	s14, [r3]
 800648c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006490:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006494:	d811      	bhi.n	80064ba <main+0x9be>
             // 20mm
             Motor_SetSpeed(MOTOR_1, 0);
 8006496:	2100      	movs	r1, #0
 8006498:	2000      	movs	r0, #0
 800649a:	f001 fc5b 	bl	8007d54 <Motor_SetSpeed>
             Motor_SetSpeed(MOTOR_2, 0);
 800649e:	2100      	movs	r1, #0
 80064a0:	2001      	movs	r0, #1
 80064a2:	f001 fc57 	bl	8007d54 <Motor_SetSpeed>
             Motor_SetSpeed(MOTOR_3, 0);
 80064a6:	2100      	movs	r1, #0
 80064a8:	2002      	movs	r0, #2
 80064aa:	f001 fc53 	bl	8007d54 <Motor_SetSpeed>
             Motor_SetSpeed(MOTOR_4, 0);
 80064ae:	2100      	movs	r1, #0
 80064b0:	2003      	movs	r0, #3
 80064b2:	f001 fc4f 	bl	8007d54 <Motor_SetSpeed>
             return;
 80064b6:	f001 bb50 	b.w	8007b5a <main+0x205e>
         }
         else if (current_distance <= TARGET_DISTANCE) {
 80064ba:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80064be:	f5a3 728a 	sub.w	r2, r3, #276	@ 0x114
 80064c2:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80064c6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80064ca:	ed92 7a00 	vldr	s14, [r2]
 80064ce:	edd3 7a00 	vldr	s15, [r3]
 80064d2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80064d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80064da:	d836      	bhi.n	800654a <main+0xa4e>
             // 3130mm
             motor_speed = MIN_SPEED;
 80064dc:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80064e0:	f2a3 130b 	subw	r3, r3, #267	@ 0x10b
 80064e4:	781b      	ldrb	r3, [r3, #0]
 80064e6:	f887 3142 	strb.w	r3, [r7, #322]	@ 0x142
             
             // 
             if(current_distance <= TARGET_DISTANCE && (HAL_GetTick() - reach_target_time >= 3000)) {
 80064ea:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80064ee:	f5a3 728a 	sub.w	r2, r3, #276	@ 0x114
 80064f2:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80064f6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80064fa:	ed92 7a00 	vldr	s14, [r2]
 80064fe:	edd3 7a00 	vldr	s15, [r3]
 8006502:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006506:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800650a:	f200 80c2 	bhi.w	8006692 <main+0xb96>
 800650e:	f006 fe9f 	bl	800d250 <HAL_GetTick>
 8006512:	4602      	mov	r2, r0
 8006514:	4b5a      	ldr	r3, [pc, #360]	@ (8006680 <main+0xb84>)
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	1ad3      	subs	r3, r2, r3
 800651a:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 800651e:	4293      	cmp	r3, r2
 8006520:	f240 80b7 	bls.w	8006692 <main+0xb96>
                Rotate_90_Degrees(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, false );
 8006524:	2300      	movs	r3, #0
 8006526:	9300      	str	r3, [sp, #0]
 8006528:	2303      	movs	r3, #3
 800652a:	2202      	movs	r2, #2
 800652c:	2101      	movs	r1, #1
 800652e:	2000      	movs	r0, #0
 8006530:	f7ff f87a 	bl	8005628 <Rotate_90_Degrees>
                 path += 1;
 8006534:	4b4d      	ldr	r3, [pc, #308]	@ (800666c <main+0xb70>)
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	3301      	adds	r3, #1
 800653a:	4a4c      	ldr	r2, [pc, #304]	@ (800666c <main+0xb70>)
 800653c:	6013      	str	r3, [r2, #0]
                 PID_ResetAll(); // PID
 800653e:	f7ff f85b 	bl	80055f8 <PID_ResetAll>
                 reach_target_time = 0; // 
 8006542:	4b4f      	ldr	r3, [pc, #316]	@ (8006680 <main+0xb84>)
 8006544:	2200      	movs	r2, #0
 8006546:	601a      	str	r2, [r3, #0]
 8006548:	e0a3      	b.n	8006692 <main+0xb96>
             }
         }
         else if (current_distance <= (TARGET_DISTANCE + DECEL_RANGE)) {
 800654a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800654e:	f5a3 7282 	sub.w	r2, r3, #260	@ 0x104
 8006552:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8006556:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800655a:	ed92 7a00 	vldr	s14, [r2]
 800655e:	edd3 7a00 	vldr	s15, [r3]
 8006562:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006566:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800656a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800656e:	ed93 7a00 	vldr	s14, [r3]
 8006572:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006576:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800657a:	f200 8083 	bhi.w	8006684 <main+0xb88>
             // 2130~830mm
             float distance_from_target = current_distance - TARGET_DISTANCE;
 800657e:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8006582:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8006586:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 800658a:	f5a2 718a 	sub.w	r1, r2, #276	@ 0x114
 800658e:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 8006592:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8006596:	ed91 7a00 	vldr	s14, [r1]
 800659a:	edd2 7a00 	vldr	s15, [r2]
 800659e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80065a2:	edc3 7a00 	vstr	s15, [r3]
             float ratio = (distance_from_target / DECEL_RANGE);
 80065a6:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80065aa:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80065ae:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 80065b2:	f5a2 718c 	sub.w	r1, r2, #280	@ 0x118
 80065b6:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 80065ba:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 80065be:	edd1 6a00 	vldr	s13, [r1]
 80065c2:	ed92 7a00 	vldr	s14, [r2]
 80065c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80065ca:	edc3 7a00 	vstr	s15, [r3]
             motor_speed = MIN_SPEED + (uint8_t)((MAX_SPEED - MIN_SPEED) * ratio);
 80065ce:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80065d2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80065d6:	781a      	ldrb	r2, [r3, #0]
 80065d8:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80065dc:	f2a3 130b 	subw	r3, r3, #267	@ 0x10b
 80065e0:	781b      	ldrb	r3, [r3, #0]
 80065e2:	1ad3      	subs	r3, r2, r3
 80065e4:	ee07 3a90 	vmov	s15, r3
 80065e8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80065ec:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80065f0:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80065f4:	edd3 7a00 	vldr	s15, [r3]
 80065f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006600:	edc7 7a01 	vstr	s15, [r7, #4]
 8006604:	793b      	ldrb	r3, [r7, #4]
 8006606:	b2da      	uxtb	r2, r3
 8006608:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800660c:	f2a3 130b 	subw	r3, r3, #267	@ 0x10b
 8006610:	781b      	ldrb	r3, [r3, #0]
 8006612:	4413      	add	r3, r2
 8006614:	f887 3142 	strb.w	r3, [r7, #322]	@ 0x142
             motor_speed = CLAMP(motor_speed, MIN_SPEED, MAX_SPEED);
 8006618:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800661c:	f2a3 130b 	subw	r3, r3, #267	@ 0x10b
 8006620:	f897 2142 	ldrb.w	r2, [r7, #322]	@ 0x142
 8006624:	781b      	ldrb	r3, [r3, #0]
 8006626:	429a      	cmp	r2, r3
 8006628:	d30b      	bcc.n	8006642 <main+0xb46>
 800662a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800662e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8006632:	f897 2142 	ldrb.w	r2, [r7, #322]	@ 0x142
 8006636:	781b      	ldrb	r3, [r3, #0]
 8006638:	4293      	cmp	r3, r2
 800663a:	bf28      	it	cs
 800663c:	4613      	movcs	r3, r2
 800663e:	b2db      	uxtb	r3, r3
 8006640:	e004      	b.n	800664c <main+0xb50>
 8006642:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8006646:	f2a3 130b 	subw	r3, r3, #267	@ 0x10b
 800664a:	781b      	ldrb	r3, [r3, #0]
 800664c:	f887 3142 	strb.w	r3, [r7, #322]	@ 0x142
 8006650:	e01f      	b.n	8006692 <main+0xb96>
 8006652:	bf00      	nop
 8006654:	200005a9 	.word	0x200005a9
 8006658:	200005e0 	.word	0x200005e0
 800665c:	200005e4 	.word	0x200005e4
 8006660:	2000042c 	.word	0x2000042c
 8006664:	200000cc 	.word	0x200000cc
 8006668:	42480000 	.word	0x42480000
 800666c:	2000041c 	.word	0x2000041c
 8006670:	43110000 	.word	0x43110000
 8006674:	44160000 	.word	0x44160000
 8006678:	2000003c 	.word	0x2000003c
 800667c:	20000430 	.word	0x20000430
 8006680:	200005ac 	.word	0x200005ac
         }
         else {
             // 1>830mm
             motor_speed = MAX_SPEED;
 8006684:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8006688:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800668c:	781b      	ldrb	r3, [r3, #0]
 800668e:	f887 3142 	strb.w	r3, [r7, #322]	@ 0x142
         }
    
         // 
         static uint8_t last_speed = 0;
         motor_speed = smooth_speed_transition(last_speed, motor_speed);
 8006692:	4b90      	ldr	r3, [pc, #576]	@ (80068d4 <main+0xdd8>)
 8006694:	781b      	ldrb	r3, [r3, #0]
 8006696:	f897 2142 	ldrb.w	r2, [r7, #322]	@ 0x142
 800669a:	4611      	mov	r1, r2
 800669c:	4618      	mov	r0, r3
 800669e:	f7fe ff5d 	bl	800555c <smooth_speed_transition>
 80066a2:	4603      	mov	r3, r0
 80066a4:	f887 3142 	strb.w	r3, [r7, #322]	@ 0x142
         last_speed = motor_speed;
 80066a8:	4a8a      	ldr	r2, [pc, #552]	@ (80068d4 <main+0xdd8>)
 80066aa:	f897 3142 	ldrb.w	r3, [r7, #322]	@ 0x142
 80066ae:	7013      	strb	r3, [r2, #0]
    
         Motor_Straight(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, motor_speed, &yaw, &target_yaw);
 80066b0:	f897 3142 	ldrb.w	r3, [r7, #322]	@ 0x142
 80066b4:	b21b      	sxth	r3, r3
 80066b6:	4a88      	ldr	r2, [pc, #544]	@ (80068d8 <main+0xddc>)
 80066b8:	9202      	str	r2, [sp, #8]
 80066ba:	4a88      	ldr	r2, [pc, #544]	@ (80068dc <main+0xde0>)
 80066bc:	9201      	str	r2, [sp, #4]
 80066be:	9300      	str	r3, [sp, #0]
 80066c0:	2303      	movs	r3, #3
 80066c2:	2202      	movs	r2, #2
 80066c4:	2101      	movs	r1, #1
 80066c6:	2000      	movs	r0, #0
 80066c8:	f001 fcc4 	bl	8008054 <Motor_Straight>
        
         // 
         float avg_distance = distances[0];
 80066cc:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80066d0:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80066d4:	4a82      	ldr	r2, [pc, #520]	@ (80068e0 <main+0xde4>)
 80066d6:	6812      	ldr	r2, [r2, #0]
 80066d8:	601a      	str	r2, [r3, #0]
         if(HAL_GetTick() - time_enterpath_case1 >= DELAY_ADJUST && current_distance >= ADJUST_DISTANCE ){
 80066da:	f006 fdb9 	bl	800d250 <HAL_GetTick>
 80066de:	4602      	mov	r2, r0
 80066e0:	4b80      	ldr	r3, [pc, #512]	@ (80068e4 <main+0xde8>)
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	1ad2      	subs	r2, r2, r3
 80066e6:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80066ea:	f5a3 7387 	sub.w	r3, r3, #270	@ 0x10e
 80066ee:	881b      	ldrh	r3, [r3, #0]
 80066f0:	429a      	cmp	r2, r3
 80066f2:	d320      	bcc.n	8006736 <main+0xc3a>
 80066f4:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80066f8:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 80066fc:	881b      	ldrh	r3, [r3, #0]
 80066fe:	ee07 3a90 	vmov	s15, r3
 8006702:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006706:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800670a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800670e:	ed93 7a00 	vldr	s14, [r3]
 8006712:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006716:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800671a:	db0c      	blt.n	8006736 <main+0xc3a>
             Adjust_Left_Motors_By_Distance(MOTOR_1, MOTOR_4, MOTOR_2, MOTOR_3, raw_distances[0], 82.0f);
 800671c:	4b72      	ldr	r3, [pc, #456]	@ (80068e8 <main+0xdec>)
 800671e:	edd3 7a00 	vldr	s15, [r3]
 8006722:	eddf 0a72 	vldr	s1, [pc, #456]	@ 80068ec <main+0xdf0>
 8006726:	eeb0 0a67 	vmov.f32	s0, s15
 800672a:	2302      	movs	r3, #2
 800672c:	2201      	movs	r2, #1
 800672e:	2103      	movs	r1, #3
 8006730:	2000      	movs	r0, #0
 8006732:	f001 fea1 	bl	8008478 <Adjust_Left_Motors_By_Distance>
         }
    
         OLED_ShowNum(4, 4, motor_speed, 2);
 8006736:	f897 2142 	ldrb.w	r2, [r7, #322]	@ 0x142
 800673a:	2302      	movs	r3, #2
 800673c:	2104      	movs	r1, #4
 800673e:	2004      	movs	r0, #4
 8006740:	f7fe fb00 	bl	8004d44 <OLED_ShowNum>
         OLED_ShowNum(4, 1, path, 2);
 8006744:	4b6a      	ldr	r3, [pc, #424]	@ (80068f0 <main+0xdf4>)
 8006746:	681a      	ldr	r2, [r3, #0]
 8006748:	2302      	movs	r3, #2
 800674a:	2101      	movs	r1, #1
 800674c:	2004      	movs	r0, #4
 800674e:	f7fe faf9 	bl	8004d44 <OLED_ShowNum>
         break;
 8006752:	f001 ba00 	b.w	8007b56 <main+0x205a>
       }
       case 2: {
         const uint32_t DELAY_ENTER = 200; //
 8006756:	23c8      	movs	r3, #200	@ 0xc8
 8006758:	653b      	str	r3, [r7, #80]	@ 0x50

         if (path_change!=2)
 800675a:	4b66      	ldr	r3, [pc, #408]	@ (80068f4 <main+0xdf8>)
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	2b02      	cmp	r3, #2
 8006760:	f000 8098 	beq.w	8006894 <main+0xd98>
         {
           if ((distances[0]>=150 && path_change==0)||(distances[0]<=150 && path_change==1))
 8006764:	4b5e      	ldr	r3, [pc, #376]	@ (80068e0 <main+0xde4>)
 8006766:	edd3 7a00 	vldr	s15, [r3]
 800676a:	ed9f 7a63 	vldr	s14, [pc, #396]	@ 80068f8 <main+0xdfc>
 800676e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006772:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006776:	db03      	blt.n	8006780 <main+0xc84>
 8006778:	4b5e      	ldr	r3, [pc, #376]	@ (80068f4 <main+0xdf8>)
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	2b00      	cmp	r3, #0
 800677e:	d00d      	beq.n	800679c <main+0xca0>
 8006780:	4b57      	ldr	r3, [pc, #348]	@ (80068e0 <main+0xde4>)
 8006782:	edd3 7a00 	vldr	s15, [r3]
 8006786:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 80068f8 <main+0xdfc>
 800678a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800678e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006792:	d81e      	bhi.n	80067d2 <main+0xcd6>
 8006794:	4b57      	ldr	r3, [pc, #348]	@ (80068f4 <main+0xdf8>)
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	2b01      	cmp	r3, #1
 800679a:	d11a      	bne.n	80067d2 <main+0xcd6>
           {
             Motor_Straight(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, -33, &yaw, &target_yaw);
 800679c:	4b4e      	ldr	r3, [pc, #312]	@ (80068d8 <main+0xddc>)
 800679e:	9302      	str	r3, [sp, #8]
 80067a0:	4b4e      	ldr	r3, [pc, #312]	@ (80068dc <main+0xde0>)
 80067a2:	9301      	str	r3, [sp, #4]
 80067a4:	f06f 0320 	mvn.w	r3, #32
 80067a8:	9300      	str	r3, [sp, #0]
 80067aa:	2303      	movs	r3, #3
 80067ac:	2202      	movs	r2, #2
 80067ae:	2101      	movs	r1, #1
 80067b0:	2000      	movs	r0, #0
 80067b2:	f001 fc4f 	bl	8008054 <Motor_Straight>
             // 
             Adjust_Right_Motors_By_Distance(MOTOR_2, MOTOR_4, MOTOR_1, MOTOR_3, raw_distances[2], 50.0f);
 80067b6:	4b4c      	ldr	r3, [pc, #304]	@ (80068e8 <main+0xdec>)
 80067b8:	edd3 7a02 	vldr	s15, [r3, #8]
 80067bc:	eddf 0a4f 	vldr	s1, [pc, #316]	@ 80068fc <main+0xe00>
 80067c0:	eeb0 0a67 	vmov.f32	s0, s15
 80067c4:	2302      	movs	r3, #2
 80067c6:	2200      	movs	r2, #0
 80067c8:	2103      	movs	r1, #3
 80067ca:	2001      	movs	r0, #1
 80067cc:	f002 fe08 	bl	80093e0 <Adjust_Right_Motors_By_Distance>
 80067d0:	e077      	b.n	80068c2 <main+0xdc6>
           }else if (distances[0]<=190 && path_change==0)
 80067d2:	4b43      	ldr	r3, [pc, #268]	@ (80068e0 <main+0xde4>)
 80067d4:	edd3 7a00 	vldr	s15, [r3]
 80067d8:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8006900 <main+0xe04>
 80067dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80067e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067e4:	d821      	bhi.n	800682a <main+0xd2e>
 80067e6:	4b43      	ldr	r3, [pc, #268]	@ (80068f4 <main+0xdf8>)
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d11d      	bne.n	800682a <main+0xd2e>
           {
             if(flag){
 80067ee:	4b45      	ldr	r3, [pc, #276]	@ (8006904 <main+0xe08>)
 80067f0:	781b      	ldrb	r3, [r3, #0]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d007      	beq.n	8006806 <main+0xd0a>
               time_start = HAL_GetTick();
 80067f6:	f006 fd2b 	bl	800d250 <HAL_GetTick>
 80067fa:	4603      	mov	r3, r0
 80067fc:	4a42      	ldr	r2, [pc, #264]	@ (8006908 <main+0xe0c>)
 80067fe:	6013      	str	r3, [r2, #0]
               flag = false;
 8006800:	4b40      	ldr	r3, [pc, #256]	@ (8006904 <main+0xe08>)
 8006802:	2200      	movs	r2, #0
 8006804:	701a      	strb	r2, [r3, #0]
             }
             uint32_t time = HAL_GetTick();
 8006806:	f006 fd23 	bl	800d250 <HAL_GetTick>
 800680a:	64f8      	str	r0, [r7, #76]	@ 0x4c
             if(time - time_start >=100){
 800680c:	4b3e      	ldr	r3, [pc, #248]	@ (8006908 <main+0xe0c>)
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006812:	1ad3      	subs	r3, r2, r3
 8006814:	2b63      	cmp	r3, #99	@ 0x63
 8006816:	d953      	bls.n	80068c0 <main+0xdc4>
               path_change+=1;
 8006818:	4b36      	ldr	r3, [pc, #216]	@ (80068f4 <main+0xdf8>)
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	3301      	adds	r3, #1
 800681e:	4a35      	ldr	r2, [pc, #212]	@ (80068f4 <main+0xdf8>)
 8006820:	6013      	str	r3, [r2, #0]
               flag = true;
 8006822:	4b38      	ldr	r3, [pc, #224]	@ (8006904 <main+0xe08>)
 8006824:	2201      	movs	r2, #1
 8006826:	701a      	strb	r2, [r3, #0]
           {
 8006828:	e04a      	b.n	80068c0 <main+0xdc4>
             }
           }else if (distances[0]>=180 && path_change==1)
 800682a:	4b2d      	ldr	r3, [pc, #180]	@ (80068e0 <main+0xde4>)
 800682c:	edd3 7a00 	vldr	s15, [r3]
 8006830:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800690c <main+0xe10>
 8006834:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006838:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800683c:	db41      	blt.n	80068c2 <main+0xdc6>
 800683e:	4b2d      	ldr	r3, [pc, #180]	@ (80068f4 <main+0xdf8>)
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	2b01      	cmp	r3, #1
 8006844:	d13d      	bne.n	80068c2 <main+0xdc6>
           {
             if(flag){
 8006846:	4b2f      	ldr	r3, [pc, #188]	@ (8006904 <main+0xe08>)
 8006848:	781b      	ldrb	r3, [r3, #0]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d007      	beq.n	800685e <main+0xd62>
               time_start = HAL_GetTick();
 800684e:	f006 fcff 	bl	800d250 <HAL_GetTick>
 8006852:	4603      	mov	r3, r0
 8006854:	4a2c      	ldr	r2, [pc, #176]	@ (8006908 <main+0xe0c>)
 8006856:	6013      	str	r3, [r2, #0]
               flag = false;
 8006858:	4b2a      	ldr	r3, [pc, #168]	@ (8006904 <main+0xe08>)
 800685a:	2200      	movs	r2, #0
 800685c:	701a      	strb	r2, [r3, #0]
             }
             uint32_t time = HAL_GetTick();
 800685e:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8006862:	f5a3 7480 	sub.w	r4, r3, #256	@ 0x100
 8006866:	f006 fcf3 	bl	800d250 <HAL_GetTick>
 800686a:	6020      	str	r0, [r4, #0]
             if(time - time_start >= DELAY_ENTER ){
 800686c:	4b26      	ldr	r3, [pc, #152]	@ (8006908 <main+0xe0c>)
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 8006874:	f5a2 7280 	sub.w	r2, r2, #256	@ 0x100
 8006878:	6812      	ldr	r2, [r2, #0]
 800687a:	1ad3      	subs	r3, r2, r3
 800687c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800687e:	429a      	cmp	r2, r3
 8006880:	d81f      	bhi.n	80068c2 <main+0xdc6>
               path_change+=1;
 8006882:	4b1c      	ldr	r3, [pc, #112]	@ (80068f4 <main+0xdf8>)
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	3301      	adds	r3, #1
 8006888:	4a1a      	ldr	r2, [pc, #104]	@ (80068f4 <main+0xdf8>)
 800688a:	6013      	str	r3, [r2, #0]
               flag = true;
 800688c:	4b1d      	ldr	r3, [pc, #116]	@ (8006904 <main+0xe08>)
 800688e:	2201      	movs	r2, #1
 8006890:	701a      	strb	r2, [r3, #0]
 8006892:	e016      	b.n	80068c2 <main+0xdc6>
             }
           }
         }else{
           // 
           Rotate_90_Degrees(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, true );
 8006894:	2301      	movs	r3, #1
 8006896:	9300      	str	r3, [sp, #0]
 8006898:	2303      	movs	r3, #3
 800689a:	2202      	movs	r2, #2
 800689c:	2101      	movs	r1, #1
 800689e:	2000      	movs	r0, #0
 80068a0:	f7fe fec2 	bl	8005628 <Rotate_90_Degrees>
           path_change = 0;
 80068a4:	4b13      	ldr	r3, [pc, #76]	@ (80068f4 <main+0xdf8>)
 80068a6:	2200      	movs	r2, #0
 80068a8:	601a      	str	r2, [r3, #0]
           flag = true;
 80068aa:	4b16      	ldr	r3, [pc, #88]	@ (8006904 <main+0xe08>)
 80068ac:	2201      	movs	r2, #1
 80068ae:	701a      	strb	r2, [r3, #0]
           path +=1;
 80068b0:	4b0f      	ldr	r3, [pc, #60]	@ (80068f0 <main+0xdf4>)
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	3301      	adds	r3, #1
 80068b6:	4a0e      	ldr	r2, [pc, #56]	@ (80068f0 <main+0xdf4>)
 80068b8:	6013      	str	r3, [r2, #0]
           PID_ResetAll();
 80068ba:	f7fe fe9d 	bl	80055f8 <PID_ResetAll>
 80068be:	e000      	b.n	80068c2 <main+0xdc6>
           {
 80068c0:	bf00      	nop
         }
         OLED_ShowNum(4, 1, path, 2);
 80068c2:	4b0b      	ldr	r3, [pc, #44]	@ (80068f0 <main+0xdf4>)
 80068c4:	681a      	ldr	r2, [r3, #0]
 80068c6:	2302      	movs	r3, #2
 80068c8:	2101      	movs	r1, #1
 80068ca:	2004      	movs	r0, #4
 80068cc:	f7fe fa3a 	bl	8004d44 <OLED_ShowNum>
         break;
 80068d0:	f001 b941 	b.w	8007b56 <main+0x205a>
 80068d4:	200005b0 	.word	0x200005b0
 80068d8:	200005e0 	.word	0x200005e0
 80068dc:	200005e4 	.word	0x200005e4
 80068e0:	2000003c 	.word	0x2000003c
 80068e4:	20000430 	.word	0x20000430
 80068e8:	200000cc 	.word	0x200000cc
 80068ec:	42a40000 	.word	0x42a40000
 80068f0:	2000041c 	.word	0x2000041c
 80068f4:	20000420 	.word	0x20000420
 80068f8:	43160000 	.word	0x43160000
 80068fc:	42480000 	.word	0x42480000
 8006900:	433e0000 	.word	0x433e0000
 8006904:	2000004c 	.word	0x2000004c
 8006908:	20000424 	.word	0x20000424
 800690c:	43340000 	.word	0x43340000
       }

       case 3: {
         // 
         const float TARGET_DISTANCE = 145.0f;   // 
 8006910:	4bb8      	ldr	r3, [pc, #736]	@ (8006bf4 <main+0x10f8>)
 8006912:	673b      	str	r3, [r7, #112]	@ 0x70
         const float DECEL_RANGE = 600.0f;      // 
 8006914:	4bb8      	ldr	r3, [pc, #736]	@ (8006bf8 <main+0x10fc>)
 8006916:	66fb      	str	r3, [r7, #108]	@ 0x6c
         const uint16_t ADJUST_DISTANCE = 250;  // 
 8006918:	23fa      	movs	r3, #250	@ 0xfa
 800691a:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
         const uint8_t MIN_SPEED = 21;          // 
 800691e:	2315      	movs	r3, #21
 8006920:	f887 3069 	strb.w	r3, [r7, #105]	@ 0x69
         const uint8_t MAX_SPEED = 60;          // 
 8006924:	233c      	movs	r3, #60	@ 0x3c
 8006926:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
         const uint16_t DELAY_ADJUST = 2700;    // 
 800692a:	f640 238c 	movw	r3, #2700	@ 0xa8c
 800692e:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
    
         float current_distance = distances[3];
 8006932:	4bb2      	ldr	r3, [pc, #712]	@ (8006bfc <main+0x1100>)
 8006934:	68db      	ldr	r3, [r3, #12]
 8006936:	663b      	str	r3, [r7, #96]	@ 0x60
         if(time_enterpath_case3 == 0) {
 8006938:	4bb1      	ldr	r3, [pc, #708]	@ (8006c00 <main+0x1104>)
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	2b00      	cmp	r3, #0
 800693e:	d104      	bne.n	800694a <main+0xe4e>
             time_enterpath_case3 = HAL_GetTick();
 8006940:	f006 fc86 	bl	800d250 <HAL_GetTick>
 8006944:	4603      	mov	r3, r0
 8006946:	4aae      	ldr	r2, [pc, #696]	@ (8006c00 <main+0x1104>)
 8006948:	6013      	str	r3, [r2, #0]
         }
    
         // 
         uint8_t motor_speed = MAX_SPEED;  // 
 800694a:	f897 3068 	ldrb.w	r3, [r7, #104]	@ 0x68
 800694e:	f887 3141 	strb.w	r3, [r7, #321]	@ 0x141
    
         // 
         static uint32_t reach_target_time = 0;
         if (reach_target_time == 0) {
 8006952:	4bac      	ldr	r3, [pc, #688]	@ (8006c04 <main+0x1108>)
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	2b00      	cmp	r3, #0
 8006958:	d104      	bne.n	8006964 <main+0xe68>
             reach_target_time = HAL_GetTick();
 800695a:	f006 fc79 	bl	800d250 <HAL_GetTick>
 800695e:	4603      	mov	r3, r0
 8006960:	4aa8      	ldr	r2, [pc, #672]	@ (8006c04 <main+0x1108>)
 8006962:	6013      	str	r3, [r2, #0]
         }
    
         if (current_distance <= TARGET_DISTANCE) {
 8006964:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 8006968:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 800696c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006970:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006974:	d828      	bhi.n	80069c8 <main+0xecc>
             // 3130mm
             motor_speed = MIN_SPEED;
 8006976:	f897 3069 	ldrb.w	r3, [r7, #105]	@ 0x69
 800697a:	f887 3141 	strb.w	r3, [r7, #321]	@ 0x141
             
             // 
             if(current_distance <= TARGET_DISTANCE && (HAL_GetTick() - reach_target_time >= 1000)) {
 800697e:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 8006982:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8006986:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800698a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800698e:	d868      	bhi.n	8006a62 <main+0xf66>
 8006990:	f006 fc5e 	bl	800d250 <HAL_GetTick>
 8006994:	4602      	mov	r2, r0
 8006996:	4b9b      	ldr	r3, [pc, #620]	@ (8006c04 <main+0x1108>)
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	1ad3      	subs	r3, r2, r3
 800699c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80069a0:	d35f      	bcc.n	8006a62 <main+0xf66>
                Rotate_90_Degrees(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, false );
 80069a2:	2300      	movs	r3, #0
 80069a4:	9300      	str	r3, [sp, #0]
 80069a6:	2303      	movs	r3, #3
 80069a8:	2202      	movs	r2, #2
 80069aa:	2101      	movs	r1, #1
 80069ac:	2000      	movs	r0, #0
 80069ae:	f7fe fe3b 	bl	8005628 <Rotate_90_Degrees>
                 path += 1;
 80069b2:	4b95      	ldr	r3, [pc, #596]	@ (8006c08 <main+0x110c>)
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	3301      	adds	r3, #1
 80069b8:	4a93      	ldr	r2, [pc, #588]	@ (8006c08 <main+0x110c>)
 80069ba:	6013      	str	r3, [r2, #0]
                 PID_ResetAll(); // PID
 80069bc:	f7fe fe1c 	bl	80055f8 <PID_ResetAll>
                 reach_target_time = 0; // 
 80069c0:	4b90      	ldr	r3, [pc, #576]	@ (8006c04 <main+0x1108>)
 80069c2:	2200      	movs	r2, #0
 80069c4:	601a      	str	r2, [r3, #0]
 80069c6:	e04c      	b.n	8006a62 <main+0xf66>
             }
         }
         else if (current_distance <= (TARGET_DISTANCE + DECEL_RANGE)) {
 80069c8:	ed97 7a1c 	vldr	s14, [r7, #112]	@ 0x70
 80069cc:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 80069d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80069d4:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 80069d8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80069dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80069e0:	d83b      	bhi.n	8006a5a <main+0xf5e>
             // 2130~830mm
             float distance_from_target = current_distance - TARGET_DISTANCE;
 80069e2:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 80069e6:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 80069ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 80069ee:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
             float ratio = (distance_from_target / DECEL_RANGE);
 80069f2:	edd7 6a17 	vldr	s13, [r7, #92]	@ 0x5c
 80069f6:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 80069fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80069fe:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
             motor_speed = MIN_SPEED + (uint8_t)((MAX_SPEED - MIN_SPEED) * ratio);
 8006a02:	f897 2068 	ldrb.w	r2, [r7, #104]	@ 0x68
 8006a06:	f897 3069 	ldrb.w	r3, [r7, #105]	@ 0x69
 8006a0a:	1ad3      	subs	r3, r2, r3
 8006a0c:	ee07 3a90 	vmov	s15, r3
 8006a10:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006a14:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8006a18:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a1c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006a20:	edc7 7a01 	vstr	s15, [r7, #4]
 8006a24:	793b      	ldrb	r3, [r7, #4]
 8006a26:	b2da      	uxtb	r2, r3
 8006a28:	f897 3069 	ldrb.w	r3, [r7, #105]	@ 0x69
 8006a2c:	4413      	add	r3, r2
 8006a2e:	f887 3141 	strb.w	r3, [r7, #321]	@ 0x141
             motor_speed = CLAMP(motor_speed, MIN_SPEED, MAX_SPEED);
 8006a32:	f897 2141 	ldrb.w	r2, [r7, #321]	@ 0x141
 8006a36:	f897 3069 	ldrb.w	r3, [r7, #105]	@ 0x69
 8006a3a:	429a      	cmp	r2, r3
 8006a3c:	d308      	bcc.n	8006a50 <main+0xf54>
 8006a3e:	f897 2141 	ldrb.w	r2, [r7, #321]	@ 0x141
 8006a42:	f897 3068 	ldrb.w	r3, [r7, #104]	@ 0x68
 8006a46:	4293      	cmp	r3, r2
 8006a48:	bf28      	it	cs
 8006a4a:	4613      	movcs	r3, r2
 8006a4c:	b2db      	uxtb	r3, r3
 8006a4e:	e001      	b.n	8006a54 <main+0xf58>
 8006a50:	f897 3069 	ldrb.w	r3, [r7, #105]	@ 0x69
 8006a54:	f887 3141 	strb.w	r3, [r7, #321]	@ 0x141
 8006a58:	e003      	b.n	8006a62 <main+0xf66>
         }
         else {
             // 1>830mm
             motor_speed = MAX_SPEED;
 8006a5a:	f897 3068 	ldrb.w	r3, [r7, #104]	@ 0x68
 8006a5e:	f887 3141 	strb.w	r3, [r7, #321]	@ 0x141
         }
    
         // 
         static uint8_t last_speed = 0;
         motor_speed = smooth_speed_transition(last_speed, motor_speed);
 8006a62:	4b6a      	ldr	r3, [pc, #424]	@ (8006c0c <main+0x1110>)
 8006a64:	781b      	ldrb	r3, [r3, #0]
 8006a66:	f897 2141 	ldrb.w	r2, [r7, #321]	@ 0x141
 8006a6a:	4611      	mov	r1, r2
 8006a6c:	4618      	mov	r0, r3
 8006a6e:	f7fe fd75 	bl	800555c <smooth_speed_transition>
 8006a72:	4603      	mov	r3, r0
 8006a74:	f887 3141 	strb.w	r3, [r7, #321]	@ 0x141
         last_speed = motor_speed;
 8006a78:	4a64      	ldr	r2, [pc, #400]	@ (8006c0c <main+0x1110>)
 8006a7a:	f897 3141 	ldrb.w	r3, [r7, #321]	@ 0x141
 8006a7e:	7013      	strb	r3, [r2, #0]
    
         Motor_Straight(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, -motor_speed, &yaw, &target_yaw);
 8006a80:	f897 3141 	ldrb.w	r3, [r7, #321]	@ 0x141
 8006a84:	b29b      	uxth	r3, r3
 8006a86:	425b      	negs	r3, r3
 8006a88:	b29b      	uxth	r3, r3
 8006a8a:	b21b      	sxth	r3, r3
 8006a8c:	4a60      	ldr	r2, [pc, #384]	@ (8006c10 <main+0x1114>)
 8006a8e:	9202      	str	r2, [sp, #8]
 8006a90:	4a60      	ldr	r2, [pc, #384]	@ (8006c14 <main+0x1118>)
 8006a92:	9201      	str	r2, [sp, #4]
 8006a94:	9300      	str	r3, [sp, #0]
 8006a96:	2303      	movs	r3, #3
 8006a98:	2202      	movs	r2, #2
 8006a9a:	2101      	movs	r1, #1
 8006a9c:	2000      	movs	r0, #0
 8006a9e:	f001 fad9 	bl	8008054 <Motor_Straight>
        
         // 
         float avg_distance = distances[0];
 8006aa2:	4b56      	ldr	r3, [pc, #344]	@ (8006bfc <main+0x1100>)
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	657b      	str	r3, [r7, #84]	@ 0x54
         if(HAL_GetTick() - time_enterpath_case3 >= DELAY_ADJUST && current_distance >= ADJUST_DISTANCE ){
 8006aa8:	f006 fbd2 	bl	800d250 <HAL_GetTick>
 8006aac:	4602      	mov	r2, r0
 8006aae:	4b54      	ldr	r3, [pc, #336]	@ (8006c00 <main+0x1104>)
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	1ad2      	subs	r2, r2, r3
 8006ab4:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8006ab8:	429a      	cmp	r2, r3
 8006aba:	d31e      	bcc.n	8006afa <main+0xffe>
 8006abc:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8006ac0:	ee07 3a90 	vmov	s15, r3
 8006ac4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006ac8:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 8006acc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006ad0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ad4:	db11      	blt.n	8006afa <main+0xffe>
             Adjust_Motors_By_Side_Distances(MOTOR_1, MOTOR_4, MOTOR_2, MOTOR_3, raw_distances[0], raw_distances[2], 82.0f);
 8006ad6:	4b50      	ldr	r3, [pc, #320]	@ (8006c18 <main+0x111c>)
 8006ad8:	edd3 7a00 	vldr	s15, [r3]
 8006adc:	4b4e      	ldr	r3, [pc, #312]	@ (8006c18 <main+0x111c>)
 8006ade:	ed93 7a02 	vldr	s14, [r3, #8]
 8006ae2:	ed9f 1a4e 	vldr	s2, [pc, #312]	@ 8006c1c <main+0x1120>
 8006ae6:	eef0 0a47 	vmov.f32	s1, s14
 8006aea:	eeb0 0a67 	vmov.f32	s0, s15
 8006aee:	2302      	movs	r3, #2
 8006af0:	2201      	movs	r2, #1
 8006af2:	2103      	movs	r1, #3
 8006af4:	2000      	movs	r0, #0
 8006af6:	f003 fc27 	bl	800a348 <Adjust_Motors_By_Side_Distances>
         }
    
         OLED_ShowNum(4, 4, motor_speed, 2);
 8006afa:	f897 2141 	ldrb.w	r2, [r7, #321]	@ 0x141
 8006afe:	2302      	movs	r3, #2
 8006b00:	2104      	movs	r1, #4
 8006b02:	2004      	movs	r0, #4
 8006b04:	f7fe f91e 	bl	8004d44 <OLED_ShowNum>
         OLED_ShowNum(4, 1, path, 2);
 8006b08:	4b3f      	ldr	r3, [pc, #252]	@ (8006c08 <main+0x110c>)
 8006b0a:	681a      	ldr	r2, [r3, #0]
 8006b0c:	2302      	movs	r3, #2
 8006b0e:	2101      	movs	r1, #1
 8006b10:	2004      	movs	r0, #4
 8006b12:	f7fe f917 	bl	8004d44 <OLED_ShowNum>
         break;
 8006b16:	f001 b81e 	b.w	8007b56 <main+0x205a>
       }

       case 4: {
         const uint32_t DELAY_ENTER = 280; //
 8006b1a:	f44f 738c 	mov.w	r3, #280	@ 0x118
 8006b1e:	67fb      	str	r3, [r7, #124]	@ 0x7c

         if (path_change!=2)
 8006b20:	4b3f      	ldr	r3, [pc, #252]	@ (8006c20 <main+0x1124>)
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	2b02      	cmp	r3, #2
 8006b26:	f000 80b4 	beq.w	8006c92 <main+0x1196>
         {
           if ((distances[2]>=150 && path_change==0)||(distances[2]<=150 && path_change==1))
 8006b2a:	4b34      	ldr	r3, [pc, #208]	@ (8006bfc <main+0x1100>)
 8006b2c:	edd3 7a02 	vldr	s15, [r3, #8]
 8006b30:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 8006c24 <main+0x1128>
 8006b34:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006b38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b3c:	db03      	blt.n	8006b46 <main+0x104a>
 8006b3e:	4b38      	ldr	r3, [pc, #224]	@ (8006c20 <main+0x1124>)
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d00d      	beq.n	8006b62 <main+0x1066>
 8006b46:	4b2d      	ldr	r3, [pc, #180]	@ (8006bfc <main+0x1100>)
 8006b48:	edd3 7a02 	vldr	s15, [r3, #8]
 8006b4c:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8006c24 <main+0x1128>
 8006b50:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006b54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b58:	d81e      	bhi.n	8006b98 <main+0x109c>
 8006b5a:	4b31      	ldr	r3, [pc, #196]	@ (8006c20 <main+0x1124>)
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	2b01      	cmp	r3, #1
 8006b60:	d11a      	bne.n	8006b98 <main+0x109c>
           {
             Motor_Straight(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, -30, &yaw, &target_yaw);
 8006b62:	4b2b      	ldr	r3, [pc, #172]	@ (8006c10 <main+0x1114>)
 8006b64:	9302      	str	r3, [sp, #8]
 8006b66:	4b2b      	ldr	r3, [pc, #172]	@ (8006c14 <main+0x1118>)
 8006b68:	9301      	str	r3, [sp, #4]
 8006b6a:	f06f 031d 	mvn.w	r3, #29
 8006b6e:	9300      	str	r3, [sp, #0]
 8006b70:	2303      	movs	r3, #3
 8006b72:	2202      	movs	r2, #2
 8006b74:	2101      	movs	r1, #1
 8006b76:	2000      	movs	r0, #0
 8006b78:	f001 fa6c 	bl	8008054 <Motor_Straight>
             // 
             Adjust_Left_Motors_By_Distance(MOTOR_1, MOTOR_3, MOTOR_2, MOTOR_4, raw_distances[0], 50.0f);
 8006b7c:	4b26      	ldr	r3, [pc, #152]	@ (8006c18 <main+0x111c>)
 8006b7e:	edd3 7a00 	vldr	s15, [r3]
 8006b82:	eddf 0a29 	vldr	s1, [pc, #164]	@ 8006c28 <main+0x112c>
 8006b86:	eeb0 0a67 	vmov.f32	s0, s15
 8006b8a:	2303      	movs	r3, #3
 8006b8c:	2201      	movs	r2, #1
 8006b8e:	2102      	movs	r1, #2
 8006b90:	2000      	movs	r0, #0
 8006b92:	f001 fc71 	bl	8008478 <Adjust_Left_Motors_By_Distance>
 8006b96:	e093      	b.n	8006cc0 <main+0x11c4>
           }else if (distances[2]<=170 && path_change==0)
 8006b98:	4b18      	ldr	r3, [pc, #96]	@ (8006bfc <main+0x1100>)
 8006b9a:	edd3 7a02 	vldr	s15, [r3, #8]
 8006b9e:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 8006c2c <main+0x1130>
 8006ba2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006ba6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006baa:	d845      	bhi.n	8006c38 <main+0x113c>
 8006bac:	4b1c      	ldr	r3, [pc, #112]	@ (8006c20 <main+0x1124>)
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d141      	bne.n	8006c38 <main+0x113c>
           {
             if(flag){
 8006bb4:	4b1e      	ldr	r3, [pc, #120]	@ (8006c30 <main+0x1134>)
 8006bb6:	781b      	ldrb	r3, [r3, #0]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d007      	beq.n	8006bcc <main+0x10d0>
               time_start = HAL_GetTick();
 8006bbc:	f006 fb48 	bl	800d250 <HAL_GetTick>
 8006bc0:	4603      	mov	r3, r0
 8006bc2:	4a1c      	ldr	r2, [pc, #112]	@ (8006c34 <main+0x1138>)
 8006bc4:	6013      	str	r3, [r2, #0]
               flag = false;
 8006bc6:	4b1a      	ldr	r3, [pc, #104]	@ (8006c30 <main+0x1134>)
 8006bc8:	2200      	movs	r2, #0
 8006bca:	701a      	strb	r2, [r3, #0]
             }
             uint32_t time = HAL_GetTick();
 8006bcc:	f006 fb40 	bl	800d250 <HAL_GetTick>
 8006bd0:	67b8      	str	r0, [r7, #120]	@ 0x78
             if(time - time_start >=500){
 8006bd2:	4b18      	ldr	r3, [pc, #96]	@ (8006c34 <main+0x1138>)
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8006bd8:	1ad3      	subs	r3, r2, r3
 8006bda:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8006bde:	d36e      	bcc.n	8006cbe <main+0x11c2>
               path_change+=1;
 8006be0:	4b0f      	ldr	r3, [pc, #60]	@ (8006c20 <main+0x1124>)
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	3301      	adds	r3, #1
 8006be6:	4a0e      	ldr	r2, [pc, #56]	@ (8006c20 <main+0x1124>)
 8006be8:	6013      	str	r3, [r2, #0]
               flag = true;
 8006bea:	4b11      	ldr	r3, [pc, #68]	@ (8006c30 <main+0x1134>)
 8006bec:	2201      	movs	r2, #1
 8006bee:	701a      	strb	r2, [r3, #0]
           {
 8006bf0:	e065      	b.n	8006cbe <main+0x11c2>
 8006bf2:	bf00      	nop
 8006bf4:	43110000 	.word	0x43110000
 8006bf8:	44160000 	.word	0x44160000
 8006bfc:	2000003c 	.word	0x2000003c
 8006c00:	20000434 	.word	0x20000434
 8006c04:	200005b4 	.word	0x200005b4
 8006c08:	2000041c 	.word	0x2000041c
 8006c0c:	200005b8 	.word	0x200005b8
 8006c10:	200005e0 	.word	0x200005e0
 8006c14:	200005e4 	.word	0x200005e4
 8006c18:	200000cc 	.word	0x200000cc
 8006c1c:	42a40000 	.word	0x42a40000
 8006c20:	20000420 	.word	0x20000420
 8006c24:	43160000 	.word	0x43160000
 8006c28:	42480000 	.word	0x42480000
 8006c2c:	432a0000 	.word	0x432a0000
 8006c30:	2000004c 	.word	0x2000004c
 8006c34:	20000424 	.word	0x20000424
             }
           }else if (distances[2]>=180 && path_change==1)
 8006c38:	4ba9      	ldr	r3, [pc, #676]	@ (8006ee0 <main+0x13e4>)
 8006c3a:	edd3 7a02 	vldr	s15, [r3, #8]
 8006c3e:	ed9f 7aa9 	vldr	s14, [pc, #676]	@ 8006ee4 <main+0x13e8>
 8006c42:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006c46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c4a:	db39      	blt.n	8006cc0 <main+0x11c4>
 8006c4c:	4ba6      	ldr	r3, [pc, #664]	@ (8006ee8 <main+0x13ec>)
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	2b01      	cmp	r3, #1
 8006c52:	d135      	bne.n	8006cc0 <main+0x11c4>
           {
             if(flag){
 8006c54:	4ba5      	ldr	r3, [pc, #660]	@ (8006eec <main+0x13f0>)
 8006c56:	781b      	ldrb	r3, [r3, #0]
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d007      	beq.n	8006c6c <main+0x1170>
               time_start = HAL_GetTick();
 8006c5c:	f006 faf8 	bl	800d250 <HAL_GetTick>
 8006c60:	4603      	mov	r3, r0
 8006c62:	4aa3      	ldr	r2, [pc, #652]	@ (8006ef0 <main+0x13f4>)
 8006c64:	6013      	str	r3, [r2, #0]
               flag = false;
 8006c66:	4ba1      	ldr	r3, [pc, #644]	@ (8006eec <main+0x13f0>)
 8006c68:	2200      	movs	r2, #0
 8006c6a:	701a      	strb	r2, [r3, #0]
             }
             uint32_t time = HAL_GetTick();
 8006c6c:	f006 faf0 	bl	800d250 <HAL_GetTick>
 8006c70:	6778      	str	r0, [r7, #116]	@ 0x74
             if(time - time_start >= DELAY_ENTER ){
 8006c72:	4b9f      	ldr	r3, [pc, #636]	@ (8006ef0 <main+0x13f4>)
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8006c78:	1ad3      	subs	r3, r2, r3
 8006c7a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8006c7c:	429a      	cmp	r2, r3
 8006c7e:	d81f      	bhi.n	8006cc0 <main+0x11c4>
               path_change+=1;
 8006c80:	4b99      	ldr	r3, [pc, #612]	@ (8006ee8 <main+0x13ec>)
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	3301      	adds	r3, #1
 8006c86:	4a98      	ldr	r2, [pc, #608]	@ (8006ee8 <main+0x13ec>)
 8006c88:	6013      	str	r3, [r2, #0]
               flag = true;
 8006c8a:	4b98      	ldr	r3, [pc, #608]	@ (8006eec <main+0x13f0>)
 8006c8c:	2201      	movs	r2, #1
 8006c8e:	701a      	strb	r2, [r3, #0]
 8006c90:	e016      	b.n	8006cc0 <main+0x11c4>
             }
           }
         }else{
           // 
           Rotate_90_Degrees(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, true );
 8006c92:	2301      	movs	r3, #1
 8006c94:	9300      	str	r3, [sp, #0]
 8006c96:	2303      	movs	r3, #3
 8006c98:	2202      	movs	r2, #2
 8006c9a:	2101      	movs	r1, #1
 8006c9c:	2000      	movs	r0, #0
 8006c9e:	f7fe fcc3 	bl	8005628 <Rotate_90_Degrees>
           path_change = 0;
 8006ca2:	4b91      	ldr	r3, [pc, #580]	@ (8006ee8 <main+0x13ec>)
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	601a      	str	r2, [r3, #0]
           flag = true;
 8006ca8:	4b90      	ldr	r3, [pc, #576]	@ (8006eec <main+0x13f0>)
 8006caa:	2201      	movs	r2, #1
 8006cac:	701a      	strb	r2, [r3, #0]
           path +=1;
 8006cae:	4b91      	ldr	r3, [pc, #580]	@ (8006ef4 <main+0x13f8>)
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	3301      	adds	r3, #1
 8006cb4:	4a8f      	ldr	r2, [pc, #572]	@ (8006ef4 <main+0x13f8>)
 8006cb6:	6013      	str	r3, [r2, #0]
           PID_ResetAll();
 8006cb8:	f7fe fc9e 	bl	80055f8 <PID_ResetAll>
 8006cbc:	e000      	b.n	8006cc0 <main+0x11c4>
           {
 8006cbe:	bf00      	nop
         }
         OLED_ShowNum(4, 1, path, 2);
 8006cc0:	4b8c      	ldr	r3, [pc, #560]	@ (8006ef4 <main+0x13f8>)
 8006cc2:	681a      	ldr	r2, [r3, #0]
 8006cc4:	2302      	movs	r3, #2
 8006cc6:	2101      	movs	r1, #1
 8006cc8:	2004      	movs	r0, #4
 8006cca:	f7fe f83b 	bl	8004d44 <OLED_ShowNum>
         break;
 8006cce:	f000 bf42 	b.w	8007b56 <main+0x205a>
       }

       case 5: {
         // 
         const float TARGET_DISTANCE = 145.0f;   // 
 8006cd2:	4b89      	ldr	r3, [pc, #548]	@ (8006ef8 <main+0x13fc>)
 8006cd4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
         const float DECEL_RANGE = 600.0f;      // 
 8006cd8:	4b88      	ldr	r3, [pc, #544]	@ (8006efc <main+0x1400>)
 8006cda:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
         const uint16_t ADJUST_DISTANCE = 250;  // 
 8006cde:	23fa      	movs	r3, #250	@ 0xfa
 8006ce0:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96
         const uint8_t MIN_SPEED = 21;          // 
 8006ce4:	2315      	movs	r3, #21
 8006ce6:	f887 3095 	strb.w	r3, [r7, #149]	@ 0x95
         const uint8_t MAX_SPEED = 60;          // 
 8006cea:	233c      	movs	r3, #60	@ 0x3c
 8006cec:	f887 3094 	strb.w	r3, [r7, #148]	@ 0x94
         const uint16_t DELAY_ADJUST = 2700;    // 
 8006cf0:	f640 238c 	movw	r3, #2700	@ 0xa8c
 8006cf4:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
    
         float current_distance = distances[1];
 8006cf8:	4b79      	ldr	r3, [pc, #484]	@ (8006ee0 <main+0x13e4>)
 8006cfa:	685b      	ldr	r3, [r3, #4]
 8006cfc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
         if(time_enterpath_case5 == 0) {
 8006d00:	4b7f      	ldr	r3, [pc, #508]	@ (8006f00 <main+0x1404>)
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d104      	bne.n	8006d12 <main+0x1216>
             time_enterpath_case5 = HAL_GetTick();
 8006d08:	f006 faa2 	bl	800d250 <HAL_GetTick>
 8006d0c:	4603      	mov	r3, r0
 8006d0e:	4a7c      	ldr	r2, [pc, #496]	@ (8006f00 <main+0x1404>)
 8006d10:	6013      	str	r3, [r2, #0]
         }
    
         // 
         uint8_t motor_speed = MAX_SPEED;  // 
 8006d12:	f897 3094 	ldrb.w	r3, [r7, #148]	@ 0x94
 8006d16:	f887 3140 	strb.w	r3, [r7, #320]	@ 0x140
    
         // 
         static uint32_t reach_target_time = 0;
         if (reach_target_time == 0) {
 8006d1a:	4b7a      	ldr	r3, [pc, #488]	@ (8006f04 <main+0x1408>)
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d104      	bne.n	8006d2c <main+0x1230>
             reach_target_time = HAL_GetTick();
 8006d22:	f006 fa95 	bl	800d250 <HAL_GetTick>
 8006d26:	4603      	mov	r3, r0
 8006d28:	4a76      	ldr	r2, [pc, #472]	@ (8006f04 <main+0x1408>)
 8006d2a:	6013      	str	r3, [r2, #0]
         }
    
         if (current_distance <= TARGET_DISTANCE) {
 8006d2c:	ed97 7a23 	vldr	s14, [r7, #140]	@ 0x8c
 8006d30:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 8006d34:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006d38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d3c:	d828      	bhi.n	8006d90 <main+0x1294>
             // 3130mm
             motor_speed = MIN_SPEED;
 8006d3e:	f897 3095 	ldrb.w	r3, [r7, #149]	@ 0x95
 8006d42:	f887 3140 	strb.w	r3, [r7, #320]	@ 0x140
             
             // 
             if(current_distance <= TARGET_DISTANCE && (HAL_GetTick() - reach_target_time >= 1000)) {
 8006d46:	ed97 7a23 	vldr	s14, [r7, #140]	@ 0x8c
 8006d4a:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 8006d4e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006d52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d56:	d868      	bhi.n	8006e2a <main+0x132e>
 8006d58:	f006 fa7a 	bl	800d250 <HAL_GetTick>
 8006d5c:	4602      	mov	r2, r0
 8006d5e:	4b69      	ldr	r3, [pc, #420]	@ (8006f04 <main+0x1408>)
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	1ad3      	subs	r3, r2, r3
 8006d64:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006d68:	d35f      	bcc.n	8006e2a <main+0x132e>
                Rotate_90_Degrees(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, false );
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	9300      	str	r3, [sp, #0]
 8006d6e:	2303      	movs	r3, #3
 8006d70:	2202      	movs	r2, #2
 8006d72:	2101      	movs	r1, #1
 8006d74:	2000      	movs	r0, #0
 8006d76:	f7fe fc57 	bl	8005628 <Rotate_90_Degrees>
                 path += 1;
 8006d7a:	4b5e      	ldr	r3, [pc, #376]	@ (8006ef4 <main+0x13f8>)
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	3301      	adds	r3, #1
 8006d80:	4a5c      	ldr	r2, [pc, #368]	@ (8006ef4 <main+0x13f8>)
 8006d82:	6013      	str	r3, [r2, #0]
                 PID_ResetAll(); // PID
 8006d84:	f7fe fc38 	bl	80055f8 <PID_ResetAll>
                 reach_target_time = 0; // 
 8006d88:	4b5e      	ldr	r3, [pc, #376]	@ (8006f04 <main+0x1408>)
 8006d8a:	2200      	movs	r2, #0
 8006d8c:	601a      	str	r2, [r3, #0]
 8006d8e:	e04c      	b.n	8006e2a <main+0x132e>
             }
         }
         else if (current_distance <= (TARGET_DISTANCE + DECEL_RANGE)) {
 8006d90:	ed97 7a27 	vldr	s14, [r7, #156]	@ 0x9c
 8006d94:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 8006d98:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006d9c:	ed97 7a23 	vldr	s14, [r7, #140]	@ 0x8c
 8006da0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006da4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006da8:	d83b      	bhi.n	8006e22 <main+0x1326>
             // 2130~830mm
             float distance_from_target = current_distance - TARGET_DISTANCE;
 8006daa:	ed97 7a23 	vldr	s14, [r7, #140]	@ 0x8c
 8006dae:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 8006db2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006db6:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
             float ratio = (distance_from_target / DECEL_RANGE);
 8006dba:	edd7 6a22 	vldr	s13, [r7, #136]	@ 0x88
 8006dbe:	ed97 7a26 	vldr	s14, [r7, #152]	@ 0x98
 8006dc2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006dc6:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
             motor_speed = MIN_SPEED + (uint8_t)((MAX_SPEED - MIN_SPEED) * ratio);
 8006dca:	f897 2094 	ldrb.w	r2, [r7, #148]	@ 0x94
 8006dce:	f897 3095 	ldrb.w	r3, [r7, #149]	@ 0x95
 8006dd2:	1ad3      	subs	r3, r2, r3
 8006dd4:	ee07 3a90 	vmov	s15, r3
 8006dd8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006ddc:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8006de0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006de4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006de8:	edc7 7a01 	vstr	s15, [r7, #4]
 8006dec:	793b      	ldrb	r3, [r7, #4]
 8006dee:	b2da      	uxtb	r2, r3
 8006df0:	f897 3095 	ldrb.w	r3, [r7, #149]	@ 0x95
 8006df4:	4413      	add	r3, r2
 8006df6:	f887 3140 	strb.w	r3, [r7, #320]	@ 0x140
             motor_speed = CLAMP(motor_speed, MIN_SPEED, MAX_SPEED);
 8006dfa:	f897 2140 	ldrb.w	r2, [r7, #320]	@ 0x140
 8006dfe:	f897 3095 	ldrb.w	r3, [r7, #149]	@ 0x95
 8006e02:	429a      	cmp	r2, r3
 8006e04:	d308      	bcc.n	8006e18 <main+0x131c>
 8006e06:	f897 2140 	ldrb.w	r2, [r7, #320]	@ 0x140
 8006e0a:	f897 3094 	ldrb.w	r3, [r7, #148]	@ 0x94
 8006e0e:	4293      	cmp	r3, r2
 8006e10:	bf28      	it	cs
 8006e12:	4613      	movcs	r3, r2
 8006e14:	b2db      	uxtb	r3, r3
 8006e16:	e001      	b.n	8006e1c <main+0x1320>
 8006e18:	f897 3095 	ldrb.w	r3, [r7, #149]	@ 0x95
 8006e1c:	f887 3140 	strb.w	r3, [r7, #320]	@ 0x140
 8006e20:	e003      	b.n	8006e2a <main+0x132e>
         }
         else {
             // 1>830mm
             motor_speed = MAX_SPEED;
 8006e22:	f897 3094 	ldrb.w	r3, [r7, #148]	@ 0x94
 8006e26:	f887 3140 	strb.w	r3, [r7, #320]	@ 0x140
         }
    
         // 
         static uint8_t last_speed = 0;
         motor_speed = smooth_speed_transition(last_speed, motor_speed);
 8006e2a:	4b37      	ldr	r3, [pc, #220]	@ (8006f08 <main+0x140c>)
 8006e2c:	781b      	ldrb	r3, [r3, #0]
 8006e2e:	f897 2140 	ldrb.w	r2, [r7, #320]	@ 0x140
 8006e32:	4611      	mov	r1, r2
 8006e34:	4618      	mov	r0, r3
 8006e36:	f7fe fb91 	bl	800555c <smooth_speed_transition>
 8006e3a:	4603      	mov	r3, r0
 8006e3c:	f887 3140 	strb.w	r3, [r7, #320]	@ 0x140
         last_speed = motor_speed;
 8006e40:	4a31      	ldr	r2, [pc, #196]	@ (8006f08 <main+0x140c>)
 8006e42:	f897 3140 	ldrb.w	r3, [r7, #320]	@ 0x140
 8006e46:	7013      	strb	r3, [r2, #0]
    
         Motor_Straight(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, motor_speed, &yaw, &target_yaw);
 8006e48:	f897 3140 	ldrb.w	r3, [r7, #320]	@ 0x140
 8006e4c:	b21b      	sxth	r3, r3
 8006e4e:	4a2f      	ldr	r2, [pc, #188]	@ (8006f0c <main+0x1410>)
 8006e50:	9202      	str	r2, [sp, #8]
 8006e52:	4a2f      	ldr	r2, [pc, #188]	@ (8006f10 <main+0x1414>)
 8006e54:	9201      	str	r2, [sp, #4]
 8006e56:	9300      	str	r3, [sp, #0]
 8006e58:	2303      	movs	r3, #3
 8006e5a:	2202      	movs	r2, #2
 8006e5c:	2101      	movs	r1, #1
 8006e5e:	2000      	movs	r0, #0
 8006e60:	f001 f8f8 	bl	8008054 <Motor_Straight>
        
         // 
         float avg_distance = distances[0];
 8006e64:	4b1e      	ldr	r3, [pc, #120]	@ (8006ee0 <main+0x13e4>)
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
         if(HAL_GetTick() - time_enterpath_case5 >= DELAY_ADJUST && current_distance >= ADJUST_DISTANCE ){
 8006e6c:	f006 f9f0 	bl	800d250 <HAL_GetTick>
 8006e70:	4602      	mov	r2, r0
 8006e72:	4b23      	ldr	r3, [pc, #140]	@ (8006f00 <main+0x1404>)
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	1ad2      	subs	r2, r2, r3
 8006e78:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8006e7c:	429a      	cmp	r2, r3
 8006e7e:	d31e      	bcc.n	8006ebe <main+0x13c2>
 8006e80:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006e84:	ee07 3a90 	vmov	s15, r3
 8006e88:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006e8c:	ed97 7a23 	vldr	s14, [r7, #140]	@ 0x8c
 8006e90:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006e94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e98:	db11      	blt.n	8006ebe <main+0x13c2>
             Adjust_Motors_By_Side_Distances(MOTOR_1, MOTOR_4, MOTOR_2, MOTOR_3, raw_distances[0], raw_distances[2], 82.0f);
 8006e9a:	4b1e      	ldr	r3, [pc, #120]	@ (8006f14 <main+0x1418>)
 8006e9c:	edd3 7a00 	vldr	s15, [r3]
 8006ea0:	4b1c      	ldr	r3, [pc, #112]	@ (8006f14 <main+0x1418>)
 8006ea2:	ed93 7a02 	vldr	s14, [r3, #8]
 8006ea6:	ed9f 1a1c 	vldr	s2, [pc, #112]	@ 8006f18 <main+0x141c>
 8006eaa:	eef0 0a47 	vmov.f32	s1, s14
 8006eae:	eeb0 0a67 	vmov.f32	s0, s15
 8006eb2:	2302      	movs	r3, #2
 8006eb4:	2201      	movs	r2, #1
 8006eb6:	2103      	movs	r1, #3
 8006eb8:	2000      	movs	r0, #0
 8006eba:	f003 fa45 	bl	800a348 <Adjust_Motors_By_Side_Distances>
         }
    
         OLED_ShowNum(4, 4, motor_speed, 2);
 8006ebe:	f897 2140 	ldrb.w	r2, [r7, #320]	@ 0x140
 8006ec2:	2302      	movs	r3, #2
 8006ec4:	2104      	movs	r1, #4
 8006ec6:	2004      	movs	r0, #4
 8006ec8:	f7fd ff3c 	bl	8004d44 <OLED_ShowNum>
         OLED_ShowNum(4, 1, path, 2);
 8006ecc:	4b09      	ldr	r3, [pc, #36]	@ (8006ef4 <main+0x13f8>)
 8006ece:	681a      	ldr	r2, [r3, #0]
 8006ed0:	2302      	movs	r3, #2
 8006ed2:	2101      	movs	r1, #1
 8006ed4:	2004      	movs	r0, #4
 8006ed6:	f7fd ff35 	bl	8004d44 <OLED_ShowNum>
         break;
 8006eda:	f000 be3c 	b.w	8007b56 <main+0x205a>
 8006ede:	bf00      	nop
 8006ee0:	2000003c 	.word	0x2000003c
 8006ee4:	43340000 	.word	0x43340000
 8006ee8:	20000420 	.word	0x20000420
 8006eec:	2000004c 	.word	0x2000004c
 8006ef0:	20000424 	.word	0x20000424
 8006ef4:	2000041c 	.word	0x2000041c
 8006ef8:	43110000 	.word	0x43110000
 8006efc:	44160000 	.word	0x44160000
 8006f00:	20000438 	.word	0x20000438
 8006f04:	200005bc 	.word	0x200005bc
 8006f08:	200005c0 	.word	0x200005c0
 8006f0c:	200005e0 	.word	0x200005e0
 8006f10:	200005e4 	.word	0x200005e4
 8006f14:	200000cc 	.word	0x200000cc
 8006f18:	42a40000 	.word	0x42a40000
       }

       case 6: {
         const uint32_t DELAY_ENTER = 200; //
 8006f1c:	23c8      	movs	r3, #200	@ 0xc8
 8006f1e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

         if (path_change!=2)
 8006f22:	4bb2      	ldr	r3, [pc, #712]	@ (80071ec <main+0x16f0>)
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	2b02      	cmp	r3, #2
 8006f28:	f000 8095 	beq.w	8007056 <main+0x155a>
         {
           if ((distances[0]>=150 && path_change==0)||(distances[0]<=150 && path_change==1))
 8006f2c:	4bb0      	ldr	r3, [pc, #704]	@ (80071f0 <main+0x16f4>)
 8006f2e:	edd3 7a00 	vldr	s15, [r3]
 8006f32:	ed9f 7ab0 	vldr	s14, [pc, #704]	@ 80071f4 <main+0x16f8>
 8006f36:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006f3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f3e:	db03      	blt.n	8006f48 <main+0x144c>
 8006f40:	4baa      	ldr	r3, [pc, #680]	@ (80071ec <main+0x16f0>)
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d00d      	beq.n	8006f64 <main+0x1468>
 8006f48:	4ba9      	ldr	r3, [pc, #676]	@ (80071f0 <main+0x16f4>)
 8006f4a:	edd3 7a00 	vldr	s15, [r3]
 8006f4e:	ed9f 7aa9 	vldr	s14, [pc, #676]	@ 80071f4 <main+0x16f8>
 8006f52:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006f56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f5a:	d81e      	bhi.n	8006f9a <main+0x149e>
 8006f5c:	4ba3      	ldr	r3, [pc, #652]	@ (80071ec <main+0x16f0>)
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	2b01      	cmp	r3, #1
 8006f62:	d11a      	bne.n	8006f9a <main+0x149e>
           {
             Motor_Straight(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, -30, &yaw, &target_yaw);
 8006f64:	4ba4      	ldr	r3, [pc, #656]	@ (80071f8 <main+0x16fc>)
 8006f66:	9302      	str	r3, [sp, #8]
 8006f68:	4ba4      	ldr	r3, [pc, #656]	@ (80071fc <main+0x1700>)
 8006f6a:	9301      	str	r3, [sp, #4]
 8006f6c:	f06f 031d 	mvn.w	r3, #29
 8006f70:	9300      	str	r3, [sp, #0]
 8006f72:	2303      	movs	r3, #3
 8006f74:	2202      	movs	r2, #2
 8006f76:	2101      	movs	r1, #1
 8006f78:	2000      	movs	r0, #0
 8006f7a:	f001 f86b 	bl	8008054 <Motor_Straight>
             // 
             Adjust_Right_Motors_By_Distance(MOTOR_2, MOTOR_4, MOTOR_1, MOTOR_3, raw_distances[2], 50.0f);
 8006f7e:	4ba0      	ldr	r3, [pc, #640]	@ (8007200 <main+0x1704>)
 8006f80:	edd3 7a02 	vldr	s15, [r3, #8]
 8006f84:	eddf 0a9f 	vldr	s1, [pc, #636]	@ 8007204 <main+0x1708>
 8006f88:	eeb0 0a67 	vmov.f32	s0, s15
 8006f8c:	2302      	movs	r3, #2
 8006f8e:	2200      	movs	r2, #0
 8006f90:	2103      	movs	r1, #3
 8006f92:	2001      	movs	r0, #1
 8006f94:	f002 fa24 	bl	80093e0 <Adjust_Right_Motors_By_Distance>
 8006f98:	e074      	b.n	8007084 <main+0x1588>
           }else if (distances[0]<=190 && path_change==0)
 8006f9a:	4b95      	ldr	r3, [pc, #596]	@ (80071f0 <main+0x16f4>)
 8006f9c:	edd3 7a00 	vldr	s15, [r3]
 8006fa0:	ed9f 7a99 	vldr	s14, [pc, #612]	@ 8007208 <main+0x170c>
 8006fa4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006fa8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006fac:	d823      	bhi.n	8006ff6 <main+0x14fa>
 8006fae:	4b8f      	ldr	r3, [pc, #572]	@ (80071ec <main+0x16f0>)
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d11f      	bne.n	8006ff6 <main+0x14fa>
           {
             if(flag){
 8006fb6:	4b95      	ldr	r3, [pc, #596]	@ (800720c <main+0x1710>)
 8006fb8:	781b      	ldrb	r3, [r3, #0]
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d007      	beq.n	8006fce <main+0x14d2>
               time_start = HAL_GetTick();
 8006fbe:	f006 f947 	bl	800d250 <HAL_GetTick>
 8006fc2:	4603      	mov	r3, r0
 8006fc4:	4a92      	ldr	r2, [pc, #584]	@ (8007210 <main+0x1714>)
 8006fc6:	6013      	str	r3, [r2, #0]
               flag = false;
 8006fc8:	4b90      	ldr	r3, [pc, #576]	@ (800720c <main+0x1710>)
 8006fca:	2200      	movs	r2, #0
 8006fcc:	701a      	strb	r2, [r3, #0]
             }
             uint32_t time = HAL_GetTick();
 8006fce:	f006 f93f 	bl	800d250 <HAL_GetTick>
 8006fd2:	f8c7 00a4 	str.w	r0, [r7, #164]	@ 0xa4
             if(time - time_start >=100){
 8006fd6:	4b8e      	ldr	r3, [pc, #568]	@ (8007210 <main+0x1714>)
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8006fde:	1ad3      	subs	r3, r2, r3
 8006fe0:	2b63      	cmp	r3, #99	@ 0x63
 8006fe2:	d94e      	bls.n	8007082 <main+0x1586>
               path_change+=1;
 8006fe4:	4b81      	ldr	r3, [pc, #516]	@ (80071ec <main+0x16f0>)
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	3301      	adds	r3, #1
 8006fea:	4a80      	ldr	r2, [pc, #512]	@ (80071ec <main+0x16f0>)
 8006fec:	6013      	str	r3, [r2, #0]
               flag = true;
 8006fee:	4b87      	ldr	r3, [pc, #540]	@ (800720c <main+0x1710>)
 8006ff0:	2201      	movs	r2, #1
 8006ff2:	701a      	strb	r2, [r3, #0]
           {
 8006ff4:	e045      	b.n	8007082 <main+0x1586>
             }
           }else if (distances[0]>=180 && path_change==1)
 8006ff6:	4b7e      	ldr	r3, [pc, #504]	@ (80071f0 <main+0x16f4>)
 8006ff8:	edd3 7a00 	vldr	s15, [r3]
 8006ffc:	ed9f 7a85 	vldr	s14, [pc, #532]	@ 8007214 <main+0x1718>
 8007000:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007004:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007008:	db3c      	blt.n	8007084 <main+0x1588>
 800700a:	4b78      	ldr	r3, [pc, #480]	@ (80071ec <main+0x16f0>)
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	2b01      	cmp	r3, #1
 8007010:	d138      	bne.n	8007084 <main+0x1588>
           {
             if(flag){
 8007012:	4b7e      	ldr	r3, [pc, #504]	@ (800720c <main+0x1710>)
 8007014:	781b      	ldrb	r3, [r3, #0]
 8007016:	2b00      	cmp	r3, #0
 8007018:	d007      	beq.n	800702a <main+0x152e>
               time_start = HAL_GetTick();
 800701a:	f006 f919 	bl	800d250 <HAL_GetTick>
 800701e:	4603      	mov	r3, r0
 8007020:	4a7b      	ldr	r2, [pc, #492]	@ (8007210 <main+0x1714>)
 8007022:	6013      	str	r3, [r2, #0]
               flag = false;
 8007024:	4b79      	ldr	r3, [pc, #484]	@ (800720c <main+0x1710>)
 8007026:	2200      	movs	r2, #0
 8007028:	701a      	strb	r2, [r3, #0]
             }
             uint32_t time = HAL_GetTick();
 800702a:	f006 f911 	bl	800d250 <HAL_GetTick>
 800702e:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0
             if(time - time_start >= DELAY_ENTER ){
 8007032:	4b77      	ldr	r3, [pc, #476]	@ (8007210 <main+0x1714>)
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800703a:	1ad3      	subs	r3, r2, r3
 800703c:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007040:	429a      	cmp	r2, r3
 8007042:	d81f      	bhi.n	8007084 <main+0x1588>
               path_change+=1;
 8007044:	4b69      	ldr	r3, [pc, #420]	@ (80071ec <main+0x16f0>)
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	3301      	adds	r3, #1
 800704a:	4a68      	ldr	r2, [pc, #416]	@ (80071ec <main+0x16f0>)
 800704c:	6013      	str	r3, [r2, #0]
               flag = true;
 800704e:	4b6f      	ldr	r3, [pc, #444]	@ (800720c <main+0x1710>)
 8007050:	2201      	movs	r2, #1
 8007052:	701a      	strb	r2, [r3, #0]
 8007054:	e016      	b.n	8007084 <main+0x1588>
             }
           }
         }else{
           // 
           Rotate_90_Degrees(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, true );
 8007056:	2301      	movs	r3, #1
 8007058:	9300      	str	r3, [sp, #0]
 800705a:	2303      	movs	r3, #3
 800705c:	2202      	movs	r2, #2
 800705e:	2101      	movs	r1, #1
 8007060:	2000      	movs	r0, #0
 8007062:	f7fe fae1 	bl	8005628 <Rotate_90_Degrees>
           path_change = 0;
 8007066:	4b61      	ldr	r3, [pc, #388]	@ (80071ec <main+0x16f0>)
 8007068:	2200      	movs	r2, #0
 800706a:	601a      	str	r2, [r3, #0]
           flag = true;
 800706c:	4b67      	ldr	r3, [pc, #412]	@ (800720c <main+0x1710>)
 800706e:	2201      	movs	r2, #1
 8007070:	701a      	strb	r2, [r3, #0]
           path +=1;
 8007072:	4b69      	ldr	r3, [pc, #420]	@ (8007218 <main+0x171c>)
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	3301      	adds	r3, #1
 8007078:	4a67      	ldr	r2, [pc, #412]	@ (8007218 <main+0x171c>)
 800707a:	6013      	str	r3, [r2, #0]
           PID_ResetAll();
 800707c:	f7fe fabc 	bl	80055f8 <PID_ResetAll>
 8007080:	e000      	b.n	8007084 <main+0x1588>
           {
 8007082:	bf00      	nop
         }
         OLED_ShowNum(4, 1, path, 2);
 8007084:	4b64      	ldr	r3, [pc, #400]	@ (8007218 <main+0x171c>)
 8007086:	681a      	ldr	r2, [r3, #0]
 8007088:	2302      	movs	r3, #2
 800708a:	2101      	movs	r1, #1
 800708c:	2004      	movs	r0, #4
 800708e:	f7fd fe59 	bl	8004d44 <OLED_ShowNum>
         break;
 8007092:	f000 bd60 	b.w	8007b56 <main+0x205a>
       }

       case 7: {
         // 
         const float TARGET_DISTANCE = 145.0f;   // 
 8007096:	4b61      	ldr	r3, [pc, #388]	@ (800721c <main+0x1720>)
 8007098:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
         const float DECEL_RANGE = 600.0f;      // 
 800709c:	4b60      	ldr	r3, [pc, #384]	@ (8007220 <main+0x1724>)
 800709e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
         const uint16_t ADJUST_DISTANCE = 250;  // 
 80070a2:	23fa      	movs	r3, #250	@ 0xfa
 80070a4:	f8a7 30c2 	strh.w	r3, [r7, #194]	@ 0xc2
         const uint8_t MIN_SPEED = 21;          // 
 80070a8:	2315      	movs	r3, #21
 80070aa:	f887 30c1 	strb.w	r3, [r7, #193]	@ 0xc1
         const uint8_t MAX_SPEED = 60;          // 
 80070ae:	233c      	movs	r3, #60	@ 0x3c
 80070b0:	f887 30c0 	strb.w	r3, [r7, #192]	@ 0xc0
         const uint16_t DELAY_ADJUST = 2700;    // 
 80070b4:	f640 238c 	movw	r3, #2700	@ 0xa8c
 80070b8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
    
         float current_distance = distances[3];
 80070bc:	4b4c      	ldr	r3, [pc, #304]	@ (80071f0 <main+0x16f4>)
 80070be:	68db      	ldr	r3, [r3, #12]
 80070c0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
         if(time_enterpath_case7 == 0) {
 80070c4:	4b57      	ldr	r3, [pc, #348]	@ (8007224 <main+0x1728>)
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d104      	bne.n	80070d6 <main+0x15da>
             time_enterpath_case7 = HAL_GetTick();
 80070cc:	f006 f8c0 	bl	800d250 <HAL_GetTick>
 80070d0:	4603      	mov	r3, r0
 80070d2:	4a54      	ldr	r2, [pc, #336]	@ (8007224 <main+0x1728>)
 80070d4:	6013      	str	r3, [r2, #0]
         }
    
         // 
         uint8_t motor_speed = MAX_SPEED;  // 
 80070d6:	f897 30c0 	ldrb.w	r3, [r7, #192]	@ 0xc0
 80070da:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
    
         // 
         static uint32_t reach_target_time = 0;
         if (reach_target_time == 0) {
 80070de:	4b52      	ldr	r3, [pc, #328]	@ (8007228 <main+0x172c>)
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d104      	bne.n	80070f0 <main+0x15f4>
             reach_target_time = HAL_GetTick();
 80070e6:	f006 f8b3 	bl	800d250 <HAL_GetTick>
 80070ea:	4603      	mov	r3, r0
 80070ec:	4a4e      	ldr	r2, [pc, #312]	@ (8007228 <main+0x172c>)
 80070ee:	6013      	str	r3, [r2, #0]
         }
    
         if (current_distance <= TARGET_DISTANCE) {
 80070f0:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 80070f4:	edd7 7a32 	vldr	s15, [r7, #200]	@ 0xc8
 80070f8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80070fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007100:	d82b      	bhi.n	800715a <main+0x165e>
             // 3130mm
             motor_speed = MIN_SPEED;
 8007102:	f897 30c1 	ldrb.w	r3, [r7, #193]	@ 0xc1
 8007106:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
             
             // 
             if(current_distance <= TARGET_DISTANCE && (HAL_GetTick() - reach_target_time >= 3000)) {
 800710a:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 800710e:	edd7 7a32 	vldr	s15, [r7, #200]	@ 0xc8
 8007112:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007116:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800711a:	f200 808b 	bhi.w	8007234 <main+0x1738>
 800711e:	f006 f897 	bl	800d250 <HAL_GetTick>
 8007122:	4602      	mov	r2, r0
 8007124:	4b40      	ldr	r3, [pc, #256]	@ (8007228 <main+0x172c>)
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	1ad3      	subs	r3, r2, r3
 800712a:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 800712e:	4293      	cmp	r3, r2
 8007130:	f240 8080 	bls.w	8007234 <main+0x1738>
                Rotate_90_Degrees(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, false );
 8007134:	2300      	movs	r3, #0
 8007136:	9300      	str	r3, [sp, #0]
 8007138:	2303      	movs	r3, #3
 800713a:	2202      	movs	r2, #2
 800713c:	2101      	movs	r1, #1
 800713e:	2000      	movs	r0, #0
 8007140:	f7fe fa72 	bl	8005628 <Rotate_90_Degrees>
                 path += 1;
 8007144:	4b34      	ldr	r3, [pc, #208]	@ (8007218 <main+0x171c>)
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	3301      	adds	r3, #1
 800714a:	4a33      	ldr	r2, [pc, #204]	@ (8007218 <main+0x171c>)
 800714c:	6013      	str	r3, [r2, #0]
                 PID_ResetAll(); // PID
 800714e:	f7fe fa53 	bl	80055f8 <PID_ResetAll>
                 reach_target_time = 0; // 
 8007152:	4b35      	ldr	r3, [pc, #212]	@ (8007228 <main+0x172c>)
 8007154:	2200      	movs	r2, #0
 8007156:	601a      	str	r2, [r3, #0]
 8007158:	e06c      	b.n	8007234 <main+0x1738>
             }
         }
         else if (current_distance <= (TARGET_DISTANCE + DECEL_RANGE)) {
 800715a:	ed97 7a32 	vldr	s14, [r7, #200]	@ 0xc8
 800715e:	edd7 7a31 	vldr	s15, [r7, #196]	@ 0xc4
 8007162:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007166:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 800716a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800716e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007172:	d85b      	bhi.n	800722c <main+0x1730>
             // 2130~830mm
             float distance_from_target = current_distance - TARGET_DISTANCE;
 8007174:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 8007178:	edd7 7a32 	vldr	s15, [r7, #200]	@ 0xc8
 800717c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007180:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4
             float ratio = (distance_from_target / DECEL_RANGE);
 8007184:	edd7 6a2d 	vldr	s13, [r7, #180]	@ 0xb4
 8007188:	ed97 7a31 	vldr	s14, [r7, #196]	@ 0xc4
 800718c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007190:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
             motor_speed = MIN_SPEED + (uint8_t)((MAX_SPEED - MIN_SPEED) * ratio);
 8007194:	f897 20c0 	ldrb.w	r2, [r7, #192]	@ 0xc0
 8007198:	f897 30c1 	ldrb.w	r3, [r7, #193]	@ 0xc1
 800719c:	1ad3      	subs	r3, r2, r3
 800719e:	ee07 3a90 	vmov	s15, r3
 80071a2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80071a6:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 80071aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80071ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80071b2:	edc7 7a01 	vstr	s15, [r7, #4]
 80071b6:	793b      	ldrb	r3, [r7, #4]
 80071b8:	b2da      	uxtb	r2, r3
 80071ba:	f897 30c1 	ldrb.w	r3, [r7, #193]	@ 0xc1
 80071be:	4413      	add	r3, r2
 80071c0:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
             motor_speed = CLAMP(motor_speed, MIN_SPEED, MAX_SPEED);
 80071c4:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 80071c8:	f897 30c1 	ldrb.w	r3, [r7, #193]	@ 0xc1
 80071cc:	429a      	cmp	r2, r3
 80071ce:	d308      	bcc.n	80071e2 <main+0x16e6>
 80071d0:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 80071d4:	f897 30c0 	ldrb.w	r3, [r7, #192]	@ 0xc0
 80071d8:	4293      	cmp	r3, r2
 80071da:	bf28      	it	cs
 80071dc:	4613      	movcs	r3, r2
 80071de:	b2db      	uxtb	r3, r3
 80071e0:	e001      	b.n	80071e6 <main+0x16ea>
 80071e2:	f897 30c1 	ldrb.w	r3, [r7, #193]	@ 0xc1
 80071e6:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 80071ea:	e023      	b.n	8007234 <main+0x1738>
 80071ec:	20000420 	.word	0x20000420
 80071f0:	2000003c 	.word	0x2000003c
 80071f4:	43160000 	.word	0x43160000
 80071f8:	200005e0 	.word	0x200005e0
 80071fc:	200005e4 	.word	0x200005e4
 8007200:	200000cc 	.word	0x200000cc
 8007204:	42480000 	.word	0x42480000
 8007208:	433e0000 	.word	0x433e0000
 800720c:	2000004c 	.word	0x2000004c
 8007210:	20000424 	.word	0x20000424
 8007214:	43340000 	.word	0x43340000
 8007218:	2000041c 	.word	0x2000041c
 800721c:	43110000 	.word	0x43110000
 8007220:	44160000 	.word	0x44160000
 8007224:	2000043c 	.word	0x2000043c
 8007228:	200005c4 	.word	0x200005c4
         }
         else {
             // 1>830mm
             motor_speed = MAX_SPEED;
 800722c:	f897 30c0 	ldrb.w	r3, [r7, #192]	@ 0xc0
 8007230:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
         }
    
         // 
         static uint8_t last_speed = 0;
         motor_speed = smooth_speed_transition(last_speed, motor_speed);
 8007234:	4b8d      	ldr	r3, [pc, #564]	@ (800746c <main+0x1970>)
 8007236:	781b      	ldrb	r3, [r3, #0]
 8007238:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 800723c:	4611      	mov	r1, r2
 800723e:	4618      	mov	r0, r3
 8007240:	f7fe f98c 	bl	800555c <smooth_speed_transition>
 8007244:	4603      	mov	r3, r0
 8007246:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
         last_speed = motor_speed;
 800724a:	4a88      	ldr	r2, [pc, #544]	@ (800746c <main+0x1970>)
 800724c:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 8007250:	7013      	strb	r3, [r2, #0]
    
         Motor_Straight(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, -motor_speed, &yaw, &target_yaw);
 8007252:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 8007256:	b29b      	uxth	r3, r3
 8007258:	425b      	negs	r3, r3
 800725a:	b29b      	uxth	r3, r3
 800725c:	b21b      	sxth	r3, r3
 800725e:	4a84      	ldr	r2, [pc, #528]	@ (8007470 <main+0x1974>)
 8007260:	9202      	str	r2, [sp, #8]
 8007262:	4a84      	ldr	r2, [pc, #528]	@ (8007474 <main+0x1978>)
 8007264:	9201      	str	r2, [sp, #4]
 8007266:	9300      	str	r3, [sp, #0]
 8007268:	2303      	movs	r3, #3
 800726a:	2202      	movs	r2, #2
 800726c:	2101      	movs	r1, #1
 800726e:	2000      	movs	r0, #0
 8007270:	f000 fef0 	bl	8008054 <Motor_Straight>
        
         // 
         float avg_distance = distances[0];
 8007274:	4b80      	ldr	r3, [pc, #512]	@ (8007478 <main+0x197c>)
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
         if(HAL_GetTick() - time_enterpath_case7 >= DELAY_ADJUST && current_distance >= ADJUST_DISTANCE ){
 800727c:	f005 ffe8 	bl	800d250 <HAL_GetTick>
 8007280:	4602      	mov	r2, r0
 8007282:	4b7e      	ldr	r3, [pc, #504]	@ (800747c <main+0x1980>)
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	1ad2      	subs	r2, r2, r3
 8007288:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800728c:	429a      	cmp	r2, r3
 800728e:	d31e      	bcc.n	80072ce <main+0x17d2>
 8007290:	f8b7 30c2 	ldrh.w	r3, [r7, #194]	@ 0xc2
 8007294:	ee07 3a90 	vmov	s15, r3
 8007298:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800729c:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 80072a0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80072a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80072a8:	db11      	blt.n	80072ce <main+0x17d2>
             Adjust_Motors_By_Side_Distances(MOTOR_1, MOTOR_4, MOTOR_2, MOTOR_3, raw_distances[0], raw_distances[2], 82.0f);
 80072aa:	4b75      	ldr	r3, [pc, #468]	@ (8007480 <main+0x1984>)
 80072ac:	edd3 7a00 	vldr	s15, [r3]
 80072b0:	4b73      	ldr	r3, [pc, #460]	@ (8007480 <main+0x1984>)
 80072b2:	ed93 7a02 	vldr	s14, [r3, #8]
 80072b6:	ed9f 1a73 	vldr	s2, [pc, #460]	@ 8007484 <main+0x1988>
 80072ba:	eef0 0a47 	vmov.f32	s1, s14
 80072be:	eeb0 0a67 	vmov.f32	s0, s15
 80072c2:	2302      	movs	r3, #2
 80072c4:	2201      	movs	r2, #1
 80072c6:	2103      	movs	r1, #3
 80072c8:	2000      	movs	r0, #0
 80072ca:	f003 f83d 	bl	800a348 <Adjust_Motors_By_Side_Distances>
         }
    
         OLED_ShowNum(4, 4, motor_speed, 2);
 80072ce:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 80072d2:	2302      	movs	r3, #2
 80072d4:	2104      	movs	r1, #4
 80072d6:	2004      	movs	r0, #4
 80072d8:	f7fd fd34 	bl	8004d44 <OLED_ShowNum>
         OLED_ShowNum(4, 1, path, 2);
 80072dc:	4b6a      	ldr	r3, [pc, #424]	@ (8007488 <main+0x198c>)
 80072de:	681a      	ldr	r2, [r3, #0]
 80072e0:	2302      	movs	r3, #2
 80072e2:	2101      	movs	r1, #1
 80072e4:	2004      	movs	r0, #4
 80072e6:	f7fd fd2d 	bl	8004d44 <OLED_ShowNum>
         break;
 80072ea:	f000 bc34 	b.w	8007b56 <main+0x205a>
       }

       case 8: {
         const uint32_t DELAY_ENTER = 280; //
 80072ee:	f44f 738c 	mov.w	r3, #280	@ 0x118
 80072f2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

         if (path_change!=2)
 80072f6:	4b65      	ldr	r3, [pc, #404]	@ (800748c <main+0x1990>)
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	2b02      	cmp	r3, #2
 80072fc:	f000 8096 	beq.w	800742c <main+0x1930>
         {
           if ((distances[2]>=150 && path_change==0)||(distances[2]<=150 && path_change==1))
 8007300:	4b5d      	ldr	r3, [pc, #372]	@ (8007478 <main+0x197c>)
 8007302:	edd3 7a02 	vldr	s15, [r3, #8]
 8007306:	ed9f 7a62 	vldr	s14, [pc, #392]	@ 8007490 <main+0x1994>
 800730a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800730e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007312:	db03      	blt.n	800731c <main+0x1820>
 8007314:	4b5d      	ldr	r3, [pc, #372]	@ (800748c <main+0x1990>)
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	2b00      	cmp	r3, #0
 800731a:	d00d      	beq.n	8007338 <main+0x183c>
 800731c:	4b56      	ldr	r3, [pc, #344]	@ (8007478 <main+0x197c>)
 800731e:	edd3 7a02 	vldr	s15, [r3, #8]
 8007322:	ed9f 7a5b 	vldr	s14, [pc, #364]	@ 8007490 <main+0x1994>
 8007326:	eef4 7ac7 	vcmpe.f32	s15, s14
 800732a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800732e:	d81e      	bhi.n	800736e <main+0x1872>
 8007330:	4b56      	ldr	r3, [pc, #344]	@ (800748c <main+0x1990>)
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	2b01      	cmp	r3, #1
 8007336:	d11a      	bne.n	800736e <main+0x1872>
           {
             Motor_Straight(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, -30, &yaw, &target_yaw);
 8007338:	4b4d      	ldr	r3, [pc, #308]	@ (8007470 <main+0x1974>)
 800733a:	9302      	str	r3, [sp, #8]
 800733c:	4b4d      	ldr	r3, [pc, #308]	@ (8007474 <main+0x1978>)
 800733e:	9301      	str	r3, [sp, #4]
 8007340:	f06f 031d 	mvn.w	r3, #29
 8007344:	9300      	str	r3, [sp, #0]
 8007346:	2303      	movs	r3, #3
 8007348:	2202      	movs	r2, #2
 800734a:	2101      	movs	r1, #1
 800734c:	2000      	movs	r0, #0
 800734e:	f000 fe81 	bl	8008054 <Motor_Straight>
             // 
             Adjust_Left_Motors_By_Distance(MOTOR_1, MOTOR_3, MOTOR_2, MOTOR_4, raw_distances[0], 50.0f);
 8007352:	4b4b      	ldr	r3, [pc, #300]	@ (8007480 <main+0x1984>)
 8007354:	edd3 7a00 	vldr	s15, [r3]
 8007358:	eddf 0a4e 	vldr	s1, [pc, #312]	@ 8007494 <main+0x1998>
 800735c:	eeb0 0a67 	vmov.f32	s0, s15
 8007360:	2303      	movs	r3, #3
 8007362:	2201      	movs	r2, #1
 8007364:	2102      	movs	r1, #2
 8007366:	2000      	movs	r0, #0
 8007368:	f001 f886 	bl	8008478 <Adjust_Left_Motors_By_Distance>
 800736c:	e075      	b.n	800745a <main+0x195e>
           }else if (distances[2]<=170 && path_change==0)
 800736e:	4b42      	ldr	r3, [pc, #264]	@ (8007478 <main+0x197c>)
 8007370:	edd3 7a02 	vldr	s15, [r3, #8]
 8007374:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8007498 <main+0x199c>
 8007378:	eef4 7ac7 	vcmpe.f32	s15, s14
 800737c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007380:	d824      	bhi.n	80073cc <main+0x18d0>
 8007382:	4b42      	ldr	r3, [pc, #264]	@ (800748c <main+0x1990>)
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	2b00      	cmp	r3, #0
 8007388:	d120      	bne.n	80073cc <main+0x18d0>
           {
             if(flag){
 800738a:	4b44      	ldr	r3, [pc, #272]	@ (800749c <main+0x19a0>)
 800738c:	781b      	ldrb	r3, [r3, #0]
 800738e:	2b00      	cmp	r3, #0
 8007390:	d007      	beq.n	80073a2 <main+0x18a6>
               time_start = HAL_GetTick();
 8007392:	f005 ff5d 	bl	800d250 <HAL_GetTick>
 8007396:	4603      	mov	r3, r0
 8007398:	4a41      	ldr	r2, [pc, #260]	@ (80074a0 <main+0x19a4>)
 800739a:	6013      	str	r3, [r2, #0]
               flag = false;
 800739c:	4b3f      	ldr	r3, [pc, #252]	@ (800749c <main+0x19a0>)
 800739e:	2200      	movs	r2, #0
 80073a0:	701a      	strb	r2, [r3, #0]
             }
             uint32_t time = HAL_GetTick();
 80073a2:	f005 ff55 	bl	800d250 <HAL_GetTick>
 80073a6:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
             if(time - time_start >=500){
 80073aa:	4b3d      	ldr	r3, [pc, #244]	@ (80074a0 <main+0x19a4>)
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80073b2:	1ad3      	subs	r3, r2, r3
 80073b4:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80073b8:	d34e      	bcc.n	8007458 <main+0x195c>
               path_change+=1;
 80073ba:	4b34      	ldr	r3, [pc, #208]	@ (800748c <main+0x1990>)
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	3301      	adds	r3, #1
 80073c0:	4a32      	ldr	r2, [pc, #200]	@ (800748c <main+0x1990>)
 80073c2:	6013      	str	r3, [r2, #0]
               flag = true;
 80073c4:	4b35      	ldr	r3, [pc, #212]	@ (800749c <main+0x19a0>)
 80073c6:	2201      	movs	r2, #1
 80073c8:	701a      	strb	r2, [r3, #0]
           {
 80073ca:	e045      	b.n	8007458 <main+0x195c>
             }
           }else if (distances[2]>=180 && path_change==1)
 80073cc:	4b2a      	ldr	r3, [pc, #168]	@ (8007478 <main+0x197c>)
 80073ce:	edd3 7a02 	vldr	s15, [r3, #8]
 80073d2:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 80074a4 <main+0x19a8>
 80073d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80073da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80073de:	db3c      	blt.n	800745a <main+0x195e>
 80073e0:	4b2a      	ldr	r3, [pc, #168]	@ (800748c <main+0x1990>)
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	2b01      	cmp	r3, #1
 80073e6:	d138      	bne.n	800745a <main+0x195e>
           {
             if(flag){
 80073e8:	4b2c      	ldr	r3, [pc, #176]	@ (800749c <main+0x19a0>)
 80073ea:	781b      	ldrb	r3, [r3, #0]
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d007      	beq.n	8007400 <main+0x1904>
               time_start = HAL_GetTick();
 80073f0:	f005 ff2e 	bl	800d250 <HAL_GetTick>
 80073f4:	4603      	mov	r3, r0
 80073f6:	4a2a      	ldr	r2, [pc, #168]	@ (80074a0 <main+0x19a4>)
 80073f8:	6013      	str	r3, [r2, #0]
               flag = false;
 80073fa:	4b28      	ldr	r3, [pc, #160]	@ (800749c <main+0x19a0>)
 80073fc:	2200      	movs	r2, #0
 80073fe:	701a      	strb	r2, [r3, #0]
             }
             uint32_t time = HAL_GetTick();
 8007400:	f005 ff26 	bl	800d250 <HAL_GetTick>
 8007404:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
             if(time - time_start >= DELAY_ENTER ){
 8007408:	4b25      	ldr	r3, [pc, #148]	@ (80074a0 <main+0x19a4>)
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8007410:	1ad3      	subs	r3, r2, r3
 8007412:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8007416:	429a      	cmp	r2, r3
 8007418:	d81f      	bhi.n	800745a <main+0x195e>
               path_change+=1;
 800741a:	4b1c      	ldr	r3, [pc, #112]	@ (800748c <main+0x1990>)
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	3301      	adds	r3, #1
 8007420:	4a1a      	ldr	r2, [pc, #104]	@ (800748c <main+0x1990>)
 8007422:	6013      	str	r3, [r2, #0]
               flag = true;
 8007424:	4b1d      	ldr	r3, [pc, #116]	@ (800749c <main+0x19a0>)
 8007426:	2201      	movs	r2, #1
 8007428:	701a      	strb	r2, [r3, #0]
 800742a:	e016      	b.n	800745a <main+0x195e>
             }
           }
         }else{
           // 
           Rotate_90_Degrees(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, true );
 800742c:	2301      	movs	r3, #1
 800742e:	9300      	str	r3, [sp, #0]
 8007430:	2303      	movs	r3, #3
 8007432:	2202      	movs	r2, #2
 8007434:	2101      	movs	r1, #1
 8007436:	2000      	movs	r0, #0
 8007438:	f7fe f8f6 	bl	8005628 <Rotate_90_Degrees>
           path_change = 0;
 800743c:	4b13      	ldr	r3, [pc, #76]	@ (800748c <main+0x1990>)
 800743e:	2200      	movs	r2, #0
 8007440:	601a      	str	r2, [r3, #0]
           flag = true;
 8007442:	4b16      	ldr	r3, [pc, #88]	@ (800749c <main+0x19a0>)
 8007444:	2201      	movs	r2, #1
 8007446:	701a      	strb	r2, [r3, #0]
           path +=1;
 8007448:	4b0f      	ldr	r3, [pc, #60]	@ (8007488 <main+0x198c>)
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	3301      	adds	r3, #1
 800744e:	4a0e      	ldr	r2, [pc, #56]	@ (8007488 <main+0x198c>)
 8007450:	6013      	str	r3, [r2, #0]
           PID_ResetAll();
 8007452:	f7fe f8d1 	bl	80055f8 <PID_ResetAll>
 8007456:	e000      	b.n	800745a <main+0x195e>
           {
 8007458:	bf00      	nop
         }
         OLED_ShowNum(4, 1, path, 2);
 800745a:	4b0b      	ldr	r3, [pc, #44]	@ (8007488 <main+0x198c>)
 800745c:	681a      	ldr	r2, [r3, #0]
 800745e:	2302      	movs	r3, #2
 8007460:	2101      	movs	r1, #1
 8007462:	2004      	movs	r0, #4
 8007464:	f7fd fc6e 	bl	8004d44 <OLED_ShowNum>
         break;
 8007468:	e375      	b.n	8007b56 <main+0x205a>
 800746a:	bf00      	nop
 800746c:	200005c8 	.word	0x200005c8
 8007470:	200005e0 	.word	0x200005e0
 8007474:	200005e4 	.word	0x200005e4
 8007478:	2000003c 	.word	0x2000003c
 800747c:	2000043c 	.word	0x2000043c
 8007480:	200000cc 	.word	0x200000cc
 8007484:	42a40000 	.word	0x42a40000
 8007488:	2000041c 	.word	0x2000041c
 800748c:	20000420 	.word	0x20000420
 8007490:	43160000 	.word	0x43160000
 8007494:	42480000 	.word	0x42480000
 8007498:	432a0000 	.word	0x432a0000
 800749c:	2000004c 	.word	0x2000004c
 80074a0:	20000424 	.word	0x20000424
 80074a4:	43340000 	.word	0x43340000
       }

       case 9: {
         // 
         const float TARGET_DISTANCE = 145.0f;   // 
 80074a8:	4bb9      	ldr	r3, [pc, #740]	@ (8007790 <main+0x1c94>)
 80074aa:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
         const float DECEL_RANGE = 600.0f;      // 
 80074ae:	4bb9      	ldr	r3, [pc, #740]	@ (8007794 <main+0x1c98>)
 80074b0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
         const uint16_t ADJUST_DISTANCE = 250;  // 
 80074b4:	23fa      	movs	r3, #250	@ 0xfa
 80074b6:	f8a7 30ee 	strh.w	r3, [r7, #238]	@ 0xee
         const uint8_t MIN_SPEED = 21;          // 
 80074ba:	2315      	movs	r3, #21
 80074bc:	f887 30ed 	strb.w	r3, [r7, #237]	@ 0xed
         const uint8_t MAX_SPEED = 60;          // 
 80074c0:	233c      	movs	r3, #60	@ 0x3c
 80074c2:	f887 30ec 	strb.w	r3, [r7, #236]	@ 0xec
         const uint16_t DELAY_ADJUST = 2700;    // 
 80074c6:	f640 238c 	movw	r3, #2700	@ 0xa8c
 80074ca:	f8a7 30ea 	strh.w	r3, [r7, #234]	@ 0xea
    
         float current_distance = distances[1];
 80074ce:	4bb2      	ldr	r3, [pc, #712]	@ (8007798 <main+0x1c9c>)
 80074d0:	685b      	ldr	r3, [r3, #4]
 80074d2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
         if(time_enterpath_case9 == 0) {
 80074d6:	4bb1      	ldr	r3, [pc, #708]	@ (800779c <main+0x1ca0>)
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d104      	bne.n	80074e8 <main+0x19ec>
             time_enterpath_case9 = HAL_GetTick();
 80074de:	f005 feb7 	bl	800d250 <HAL_GetTick>
 80074e2:	4603      	mov	r3, r0
 80074e4:	4aad      	ldr	r2, [pc, #692]	@ (800779c <main+0x1ca0>)
 80074e6:	6013      	str	r3, [r2, #0]
         }
    
         // 
         uint8_t motor_speed = MAX_SPEED;  // 
 80074e8:	f897 30ec 	ldrb.w	r3, [r7, #236]	@ 0xec
 80074ec:	f887 313e 	strb.w	r3, [r7, #318]	@ 0x13e
    
         // 
         static uint32_t reach_target_time = 0;
         if (reach_target_time == 0) {
 80074f0:	4bab      	ldr	r3, [pc, #684]	@ (80077a0 <main+0x1ca4>)
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d104      	bne.n	8007502 <main+0x1a06>
             reach_target_time = HAL_GetTick();
 80074f8:	f005 feaa 	bl	800d250 <HAL_GetTick>
 80074fc:	4603      	mov	r3, r0
 80074fe:	4aa8      	ldr	r2, [pc, #672]	@ (80077a0 <main+0x1ca4>)
 8007500:	6013      	str	r3, [r2, #0]
         }
    
         if (current_distance <= TARGET_DISTANCE) {
 8007502:	ed97 7a39 	vldr	s14, [r7, #228]	@ 0xe4
 8007506:	edd7 7a3d 	vldr	s15, [r7, #244]	@ 0xf4
 800750a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800750e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007512:	d829      	bhi.n	8007568 <main+0x1a6c>
             // 3130mm
             motor_speed = MIN_SPEED;
 8007514:	f897 30ed 	ldrb.w	r3, [r7, #237]	@ 0xed
 8007518:	f887 313e 	strb.w	r3, [r7, #318]	@ 0x13e
             
             // 
             if(current_distance <= TARGET_DISTANCE && (HAL_GetTick() - reach_target_time >= 3000)) {
 800751c:	ed97 7a39 	vldr	s14, [r7, #228]	@ 0xe4
 8007520:	edd7 7a3d 	vldr	s15, [r7, #244]	@ 0xf4
 8007524:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007528:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800752c:	d869      	bhi.n	8007602 <main+0x1b06>
 800752e:	f005 fe8f 	bl	800d250 <HAL_GetTick>
 8007532:	4602      	mov	r2, r0
 8007534:	4b9a      	ldr	r3, [pc, #616]	@ (80077a0 <main+0x1ca4>)
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	1ad3      	subs	r3, r2, r3
 800753a:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 800753e:	4293      	cmp	r3, r2
 8007540:	d95f      	bls.n	8007602 <main+0x1b06>
                Rotate_90_Degrees(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, false );
 8007542:	2300      	movs	r3, #0
 8007544:	9300      	str	r3, [sp, #0]
 8007546:	2303      	movs	r3, #3
 8007548:	2202      	movs	r2, #2
 800754a:	2101      	movs	r1, #1
 800754c:	2000      	movs	r0, #0
 800754e:	f7fe f86b 	bl	8005628 <Rotate_90_Degrees>
                 path += 1;
 8007552:	4b94      	ldr	r3, [pc, #592]	@ (80077a4 <main+0x1ca8>)
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	3301      	adds	r3, #1
 8007558:	4a92      	ldr	r2, [pc, #584]	@ (80077a4 <main+0x1ca8>)
 800755a:	6013      	str	r3, [r2, #0]
                 PID_ResetAll(); // PID
 800755c:	f7fe f84c 	bl	80055f8 <PID_ResetAll>
                 reach_target_time = 0; // 
 8007560:	4b8f      	ldr	r3, [pc, #572]	@ (80077a0 <main+0x1ca4>)
 8007562:	2200      	movs	r2, #0
 8007564:	601a      	str	r2, [r3, #0]
 8007566:	e04c      	b.n	8007602 <main+0x1b06>
             }
         }
         else if (current_distance <= (TARGET_DISTANCE + DECEL_RANGE)) {
 8007568:	ed97 7a3d 	vldr	s14, [r7, #244]	@ 0xf4
 800756c:	edd7 7a3c 	vldr	s15, [r7, #240]	@ 0xf0
 8007570:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007574:	ed97 7a39 	vldr	s14, [r7, #228]	@ 0xe4
 8007578:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800757c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007580:	d83b      	bhi.n	80075fa <main+0x1afe>
             // 2130~830mm
             float distance_from_target = current_distance - TARGET_DISTANCE;
 8007582:	ed97 7a39 	vldr	s14, [r7, #228]	@ 0xe4
 8007586:	edd7 7a3d 	vldr	s15, [r7, #244]	@ 0xf4
 800758a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800758e:	edc7 7a38 	vstr	s15, [r7, #224]	@ 0xe0
             float ratio = (distance_from_target / DECEL_RANGE);
 8007592:	edd7 6a38 	vldr	s13, [r7, #224]	@ 0xe0
 8007596:	ed97 7a3c 	vldr	s14, [r7, #240]	@ 0xf0
 800759a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800759e:	edc7 7a37 	vstr	s15, [r7, #220]	@ 0xdc
             motor_speed = MIN_SPEED + (uint8_t)((MAX_SPEED - MIN_SPEED) * ratio);
 80075a2:	f897 20ec 	ldrb.w	r2, [r7, #236]	@ 0xec
 80075a6:	f897 30ed 	ldrb.w	r3, [r7, #237]	@ 0xed
 80075aa:	1ad3      	subs	r3, r2, r3
 80075ac:	ee07 3a90 	vmov	s15, r3
 80075b0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80075b4:	edd7 7a37 	vldr	s15, [r7, #220]	@ 0xdc
 80075b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80075bc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80075c0:	edc7 7a01 	vstr	s15, [r7, #4]
 80075c4:	793b      	ldrb	r3, [r7, #4]
 80075c6:	b2da      	uxtb	r2, r3
 80075c8:	f897 30ed 	ldrb.w	r3, [r7, #237]	@ 0xed
 80075cc:	4413      	add	r3, r2
 80075ce:	f887 313e 	strb.w	r3, [r7, #318]	@ 0x13e
             motor_speed = CLAMP(motor_speed, MIN_SPEED, MAX_SPEED);
 80075d2:	f897 213e 	ldrb.w	r2, [r7, #318]	@ 0x13e
 80075d6:	f897 30ed 	ldrb.w	r3, [r7, #237]	@ 0xed
 80075da:	429a      	cmp	r2, r3
 80075dc:	d308      	bcc.n	80075f0 <main+0x1af4>
 80075de:	f897 213e 	ldrb.w	r2, [r7, #318]	@ 0x13e
 80075e2:	f897 30ec 	ldrb.w	r3, [r7, #236]	@ 0xec
 80075e6:	4293      	cmp	r3, r2
 80075e8:	bf28      	it	cs
 80075ea:	4613      	movcs	r3, r2
 80075ec:	b2db      	uxtb	r3, r3
 80075ee:	e001      	b.n	80075f4 <main+0x1af8>
 80075f0:	f897 30ed 	ldrb.w	r3, [r7, #237]	@ 0xed
 80075f4:	f887 313e 	strb.w	r3, [r7, #318]	@ 0x13e
 80075f8:	e003      	b.n	8007602 <main+0x1b06>
         }
         else {
             // 1>830mm
             motor_speed = MAX_SPEED;
 80075fa:	f897 30ec 	ldrb.w	r3, [r7, #236]	@ 0xec
 80075fe:	f887 313e 	strb.w	r3, [r7, #318]	@ 0x13e
         }
    
         // 
         static uint8_t last_speed = 0;
         motor_speed = smooth_speed_transition(last_speed, motor_speed);
 8007602:	4b69      	ldr	r3, [pc, #420]	@ (80077a8 <main+0x1cac>)
 8007604:	781b      	ldrb	r3, [r3, #0]
 8007606:	f897 213e 	ldrb.w	r2, [r7, #318]	@ 0x13e
 800760a:	4611      	mov	r1, r2
 800760c:	4618      	mov	r0, r3
 800760e:	f7fd ffa5 	bl	800555c <smooth_speed_transition>
 8007612:	4603      	mov	r3, r0
 8007614:	f887 313e 	strb.w	r3, [r7, #318]	@ 0x13e
         last_speed = motor_speed;
 8007618:	4a63      	ldr	r2, [pc, #396]	@ (80077a8 <main+0x1cac>)
 800761a:	f897 313e 	ldrb.w	r3, [r7, #318]	@ 0x13e
 800761e:	7013      	strb	r3, [r2, #0]
    
         Motor_Straight(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, motor_speed, &yaw, &target_yaw);
 8007620:	f897 313e 	ldrb.w	r3, [r7, #318]	@ 0x13e
 8007624:	b21b      	sxth	r3, r3
 8007626:	4a61      	ldr	r2, [pc, #388]	@ (80077ac <main+0x1cb0>)
 8007628:	9202      	str	r2, [sp, #8]
 800762a:	4a61      	ldr	r2, [pc, #388]	@ (80077b0 <main+0x1cb4>)
 800762c:	9201      	str	r2, [sp, #4]
 800762e:	9300      	str	r3, [sp, #0]
 8007630:	2303      	movs	r3, #3
 8007632:	2202      	movs	r2, #2
 8007634:	2101      	movs	r1, #1
 8007636:	2000      	movs	r0, #0
 8007638:	f000 fd0c 	bl	8008054 <Motor_Straight>
        
         // 
         float avg_distance = distances[0];
 800763c:	4b56      	ldr	r3, [pc, #344]	@ (8007798 <main+0x1c9c>)
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
         if(HAL_GetTick() - time_enterpath_case9 >= DELAY_ADJUST && current_distance >= ADJUST_DISTANCE + 100 ){
 8007644:	f005 fe04 	bl	800d250 <HAL_GetTick>
 8007648:	4602      	mov	r2, r0
 800764a:	4b54      	ldr	r3, [pc, #336]	@ (800779c <main+0x1ca0>)
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	1ad2      	subs	r2, r2, r3
 8007650:	f8b7 30ea 	ldrh.w	r3, [r7, #234]	@ 0xea
 8007654:	429a      	cmp	r2, r3
 8007656:	d31f      	bcc.n	8007698 <main+0x1b9c>
 8007658:	f8b7 30ee 	ldrh.w	r3, [r7, #238]	@ 0xee
 800765c:	3364      	adds	r3, #100	@ 0x64
 800765e:	ee07 3a90 	vmov	s15, r3
 8007662:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007666:	ed97 7a39 	vldr	s14, [r7, #228]	@ 0xe4
 800766a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800766e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007672:	db11      	blt.n	8007698 <main+0x1b9c>
             Adjust_Motors_By_Side_Distances(MOTOR_1, MOTOR_4, MOTOR_2, MOTOR_3, raw_distances[0], raw_distances[2], 82.0f);
 8007674:	4b4f      	ldr	r3, [pc, #316]	@ (80077b4 <main+0x1cb8>)
 8007676:	edd3 7a00 	vldr	s15, [r3]
 800767a:	4b4e      	ldr	r3, [pc, #312]	@ (80077b4 <main+0x1cb8>)
 800767c:	ed93 7a02 	vldr	s14, [r3, #8]
 8007680:	ed9f 1a4d 	vldr	s2, [pc, #308]	@ 80077b8 <main+0x1cbc>
 8007684:	eef0 0a47 	vmov.f32	s1, s14
 8007688:	eeb0 0a67 	vmov.f32	s0, s15
 800768c:	2302      	movs	r3, #2
 800768e:	2201      	movs	r2, #1
 8007690:	2103      	movs	r1, #3
 8007692:	2000      	movs	r0, #0
 8007694:	f002 fe58 	bl	800a348 <Adjust_Motors_By_Side_Distances>
         }
    
         OLED_ShowNum(4, 4, motor_speed, 2);
 8007698:	f897 213e 	ldrb.w	r2, [r7, #318]	@ 0x13e
 800769c:	2302      	movs	r3, #2
 800769e:	2104      	movs	r1, #4
 80076a0:	2004      	movs	r0, #4
 80076a2:	f7fd fb4f 	bl	8004d44 <OLED_ShowNum>
         OLED_ShowNum(4, 1, path, 2);
 80076a6:	4b3f      	ldr	r3, [pc, #252]	@ (80077a4 <main+0x1ca8>)
 80076a8:	681a      	ldr	r2, [r3, #0]
 80076aa:	2302      	movs	r3, #2
 80076ac:	2101      	movs	r1, #1
 80076ae:	2004      	movs	r0, #4
 80076b0:	f7fd fb48 	bl	8004d44 <OLED_ShowNum>
         break;
 80076b4:	e24f      	b.n	8007b56 <main+0x205a>
       }

       case 10: {
         const uint32_t DELAY_ENTER = 220; //
 80076b6:	23dc      	movs	r3, #220	@ 0xdc
 80076b8:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100

         if (path_change!=2)
 80076bc:	4b3f      	ldr	r3, [pc, #252]	@ (80077bc <main+0x1cc0>)
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	2b02      	cmp	r3, #2
 80076c2:	f000 80b7 	beq.w	8007834 <main+0x1d38>
         {
           if ((distances[0]>=150 && path_change==0)||(distances[0]<=150 && path_change==1))
 80076c6:	4b34      	ldr	r3, [pc, #208]	@ (8007798 <main+0x1c9c>)
 80076c8:	edd3 7a00 	vldr	s15, [r3]
 80076cc:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 80077c0 <main+0x1cc4>
 80076d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80076d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80076d8:	db03      	blt.n	80076e2 <main+0x1be6>
 80076da:	4b38      	ldr	r3, [pc, #224]	@ (80077bc <main+0x1cc0>)
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d00d      	beq.n	80076fe <main+0x1c02>
 80076e2:	4b2d      	ldr	r3, [pc, #180]	@ (8007798 <main+0x1c9c>)
 80076e4:	edd3 7a00 	vldr	s15, [r3]
 80076e8:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 80077c0 <main+0x1cc4>
 80076ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80076f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80076f4:	d81e      	bhi.n	8007734 <main+0x1c38>
 80076f6:	4b31      	ldr	r3, [pc, #196]	@ (80077bc <main+0x1cc0>)
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	2b01      	cmp	r3, #1
 80076fc:	d11a      	bne.n	8007734 <main+0x1c38>
           {
             Motor_Straight(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, -30, &yaw, &target_yaw);
 80076fe:	4b2b      	ldr	r3, [pc, #172]	@ (80077ac <main+0x1cb0>)
 8007700:	9302      	str	r3, [sp, #8]
 8007702:	4b2b      	ldr	r3, [pc, #172]	@ (80077b0 <main+0x1cb4>)
 8007704:	9301      	str	r3, [sp, #4]
 8007706:	f06f 031d 	mvn.w	r3, #29
 800770a:	9300      	str	r3, [sp, #0]
 800770c:	2303      	movs	r3, #3
 800770e:	2202      	movs	r2, #2
 8007710:	2101      	movs	r1, #1
 8007712:	2000      	movs	r0, #0
 8007714:	f000 fc9e 	bl	8008054 <Motor_Straight>
             // 
             Adjust_Right_Motors_By_Distance(MOTOR_2, MOTOR_4, MOTOR_1, MOTOR_3, raw_distances[2], 50.0f);
 8007718:	4b26      	ldr	r3, [pc, #152]	@ (80077b4 <main+0x1cb8>)
 800771a:	edd3 7a02 	vldr	s15, [r3, #8]
 800771e:	eddf 0a29 	vldr	s1, [pc, #164]	@ 80077c4 <main+0x1cc8>
 8007722:	eeb0 0a67 	vmov.f32	s0, s15
 8007726:	2302      	movs	r3, #2
 8007728:	2200      	movs	r2, #0
 800772a:	2103      	movs	r1, #3
 800772c:	2001      	movs	r0, #1
 800772e:	f001 fe57 	bl	80093e0 <Adjust_Right_Motors_By_Distance>
 8007732:	e096      	b.n	8007862 <main+0x1d66>
           }else if (distances[0]<=190 && path_change==0)
 8007734:	4b18      	ldr	r3, [pc, #96]	@ (8007798 <main+0x1c9c>)
 8007736:	edd3 7a00 	vldr	s15, [r3]
 800773a:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 80077c8 <main+0x1ccc>
 800773e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007742:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007746:	d845      	bhi.n	80077d4 <main+0x1cd8>
 8007748:	4b1c      	ldr	r3, [pc, #112]	@ (80077bc <main+0x1cc0>)
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	2b00      	cmp	r3, #0
 800774e:	d141      	bne.n	80077d4 <main+0x1cd8>
           {
             if(flag){
 8007750:	4b1e      	ldr	r3, [pc, #120]	@ (80077cc <main+0x1cd0>)
 8007752:	781b      	ldrb	r3, [r3, #0]
 8007754:	2b00      	cmp	r3, #0
 8007756:	d007      	beq.n	8007768 <main+0x1c6c>
               time_start = HAL_GetTick();
 8007758:	f005 fd7a 	bl	800d250 <HAL_GetTick>
 800775c:	4603      	mov	r3, r0
 800775e:	4a1c      	ldr	r2, [pc, #112]	@ (80077d0 <main+0x1cd4>)
 8007760:	6013      	str	r3, [r2, #0]
               flag = false;
 8007762:	4b1a      	ldr	r3, [pc, #104]	@ (80077cc <main+0x1cd0>)
 8007764:	2200      	movs	r2, #0
 8007766:	701a      	strb	r2, [r3, #0]
             }
             uint32_t time = HAL_GetTick();
 8007768:	f005 fd72 	bl	800d250 <HAL_GetTick>
 800776c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
             if(time - time_start >=100){
 8007770:	4b17      	ldr	r3, [pc, #92]	@ (80077d0 <main+0x1cd4>)
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	f8d7 20fc 	ldr.w	r2, [r7, #252]	@ 0xfc
 8007778:	1ad3      	subs	r3, r2, r3
 800777a:	2b63      	cmp	r3, #99	@ 0x63
 800777c:	d970      	bls.n	8007860 <main+0x1d64>
               path_change+=1;
 800777e:	4b0f      	ldr	r3, [pc, #60]	@ (80077bc <main+0x1cc0>)
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	3301      	adds	r3, #1
 8007784:	4a0d      	ldr	r2, [pc, #52]	@ (80077bc <main+0x1cc0>)
 8007786:	6013      	str	r3, [r2, #0]
               flag = true;
 8007788:	4b10      	ldr	r3, [pc, #64]	@ (80077cc <main+0x1cd0>)
 800778a:	2201      	movs	r2, #1
 800778c:	701a      	strb	r2, [r3, #0]
           {
 800778e:	e067      	b.n	8007860 <main+0x1d64>
 8007790:	43110000 	.word	0x43110000
 8007794:	44160000 	.word	0x44160000
 8007798:	2000003c 	.word	0x2000003c
 800779c:	20000440 	.word	0x20000440
 80077a0:	200005cc 	.word	0x200005cc
 80077a4:	2000041c 	.word	0x2000041c
 80077a8:	200005d0 	.word	0x200005d0
 80077ac:	200005e0 	.word	0x200005e0
 80077b0:	200005e4 	.word	0x200005e4
 80077b4:	200000cc 	.word	0x200000cc
 80077b8:	42a40000 	.word	0x42a40000
 80077bc:	20000420 	.word	0x20000420
 80077c0:	43160000 	.word	0x43160000
 80077c4:	42480000 	.word	0x42480000
 80077c8:	433e0000 	.word	0x433e0000
 80077cc:	2000004c 	.word	0x2000004c
 80077d0:	20000424 	.word	0x20000424
             }
           }else if (distances[0]>=180 && path_change==1)
 80077d4:	4bab      	ldr	r3, [pc, #684]	@ (8007a84 <main+0x1f88>)
 80077d6:	edd3 7a00 	vldr	s15, [r3]
 80077da:	ed9f 7aab 	vldr	s14, [pc, #684]	@ 8007a88 <main+0x1f8c>
 80077de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80077e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80077e6:	db3c      	blt.n	8007862 <main+0x1d66>
 80077e8:	4ba8      	ldr	r3, [pc, #672]	@ (8007a8c <main+0x1f90>)
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	2b01      	cmp	r3, #1
 80077ee:	d138      	bne.n	8007862 <main+0x1d66>
           {
             if(flag){
 80077f0:	4ba7      	ldr	r3, [pc, #668]	@ (8007a90 <main+0x1f94>)
 80077f2:	781b      	ldrb	r3, [r3, #0]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d007      	beq.n	8007808 <main+0x1d0c>
               time_start = HAL_GetTick();
 80077f8:	f005 fd2a 	bl	800d250 <HAL_GetTick>
 80077fc:	4603      	mov	r3, r0
 80077fe:	4aa5      	ldr	r2, [pc, #660]	@ (8007a94 <main+0x1f98>)
 8007800:	6013      	str	r3, [r2, #0]
               flag = false;
 8007802:	4ba3      	ldr	r3, [pc, #652]	@ (8007a90 <main+0x1f94>)
 8007804:	2200      	movs	r2, #0
 8007806:	701a      	strb	r2, [r3, #0]
             }
             uint32_t time = HAL_GetTick();
 8007808:	f005 fd22 	bl	800d250 <HAL_GetTick>
 800780c:	f8c7 00f8 	str.w	r0, [r7, #248]	@ 0xf8
             if(time - time_start >= DELAY_ENTER){
 8007810:	4ba0      	ldr	r3, [pc, #640]	@ (8007a94 <main+0x1f98>)
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	f8d7 20f8 	ldr.w	r2, [r7, #248]	@ 0xf8
 8007818:	1ad3      	subs	r3, r2, r3
 800781a:	f8d7 2100 	ldr.w	r2, [r7, #256]	@ 0x100
 800781e:	429a      	cmp	r2, r3
 8007820:	d81f      	bhi.n	8007862 <main+0x1d66>
               path_change+=1;
 8007822:	4b9a      	ldr	r3, [pc, #616]	@ (8007a8c <main+0x1f90>)
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	3301      	adds	r3, #1
 8007828:	4a98      	ldr	r2, [pc, #608]	@ (8007a8c <main+0x1f90>)
 800782a:	6013      	str	r3, [r2, #0]
               flag = true;
 800782c:	4b98      	ldr	r3, [pc, #608]	@ (8007a90 <main+0x1f94>)
 800782e:	2201      	movs	r2, #1
 8007830:	701a      	strb	r2, [r3, #0]
 8007832:	e016      	b.n	8007862 <main+0x1d66>
             }
           }
         }else{
           // 
           Rotate_90_Degrees(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, true );
 8007834:	2301      	movs	r3, #1
 8007836:	9300      	str	r3, [sp, #0]
 8007838:	2303      	movs	r3, #3
 800783a:	2202      	movs	r2, #2
 800783c:	2101      	movs	r1, #1
 800783e:	2000      	movs	r0, #0
 8007840:	f7fd fef2 	bl	8005628 <Rotate_90_Degrees>
           path_change = 0;
 8007844:	4b91      	ldr	r3, [pc, #580]	@ (8007a8c <main+0x1f90>)
 8007846:	2200      	movs	r2, #0
 8007848:	601a      	str	r2, [r3, #0]
           flag = true;
 800784a:	4b91      	ldr	r3, [pc, #580]	@ (8007a90 <main+0x1f94>)
 800784c:	2201      	movs	r2, #1
 800784e:	701a      	strb	r2, [r3, #0]
           path +=1;
 8007850:	4b91      	ldr	r3, [pc, #580]	@ (8007a98 <main+0x1f9c>)
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	3301      	adds	r3, #1
 8007856:	4a90      	ldr	r2, [pc, #576]	@ (8007a98 <main+0x1f9c>)
 8007858:	6013      	str	r3, [r2, #0]
           PID_ResetAll();
 800785a:	f7fd fecd 	bl	80055f8 <PID_ResetAll>
 800785e:	e000      	b.n	8007862 <main+0x1d66>
           {
 8007860:	bf00      	nop
         }
         OLED_ShowNum(4, 1, path, 2);
 8007862:	4b8d      	ldr	r3, [pc, #564]	@ (8007a98 <main+0x1f9c>)
 8007864:	681a      	ldr	r2, [r3, #0]
 8007866:	2302      	movs	r3, #2
 8007868:	2101      	movs	r1, #1
 800786a:	2004      	movs	r0, #4
 800786c:	f7fd fa6a 	bl	8004d44 <OLED_ShowNum>
         break;
 8007870:	e171      	b.n	8007b56 <main+0x205a>
       }

       case 11: {
         // 
         const float TARGET_DISTANCE = 145.0f;   // 
 8007872:	4b8a      	ldr	r3, [pc, #552]	@ (8007a9c <main+0x1fa0>)
 8007874:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
         const float DECEL_RANGE = 600.0f;      // 
 8007878:	4b89      	ldr	r3, [pc, #548]	@ (8007aa0 <main+0x1fa4>)
 800787a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
         const uint16_t ADJUST_DISTANCE = 250;  // 
 800787e:	23fa      	movs	r3, #250	@ 0xfa
 8007880:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
         const uint8_t MIN_SPEED = 21;          // 
 8007884:	2315      	movs	r3, #21
 8007886:	f887 3119 	strb.w	r3, [r7, #281]	@ 0x119
         const uint8_t MAX_SPEED = 60;          // 
 800788a:	233c      	movs	r3, #60	@ 0x3c
 800788c:	f887 3118 	strb.w	r3, [r7, #280]	@ 0x118
         const uint16_t DELAY_ADJUST = 2700;    // 
 8007890:	f640 238c 	movw	r3, #2700	@ 0xa8c
 8007894:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116
    
         float current_distance = distances[3];
 8007898:	4b7a      	ldr	r3, [pc, #488]	@ (8007a84 <main+0x1f88>)
 800789a:	68db      	ldr	r3, [r3, #12]
 800789c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
         if(time_enterpath_case11 == 0) {
 80078a0:	4b80      	ldr	r3, [pc, #512]	@ (8007aa4 <main+0x1fa8>)
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d104      	bne.n	80078b2 <main+0x1db6>
             time_enterpath_case11 = HAL_GetTick();
 80078a8:	f005 fcd2 	bl	800d250 <HAL_GetTick>
 80078ac:	4603      	mov	r3, r0
 80078ae:	4a7d      	ldr	r2, [pc, #500]	@ (8007aa4 <main+0x1fa8>)
 80078b0:	6013      	str	r3, [r2, #0]
         }
    
         // 
         uint8_t motor_speed = MAX_SPEED;  // 
 80078b2:	f897 3118 	ldrb.w	r3, [r7, #280]	@ 0x118
 80078b6:	f887 313d 	strb.w	r3, [r7, #317]	@ 0x13d
    
         // 
         static uint32_t reach_target_time = 0;
         if (reach_target_time == 0) {
 80078ba:	4b7b      	ldr	r3, [pc, #492]	@ (8007aa8 <main+0x1fac>)
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d104      	bne.n	80078cc <main+0x1dd0>
             reach_target_time = HAL_GetTick();
 80078c2:	f005 fcc5 	bl	800d250 <HAL_GetTick>
 80078c6:	4603      	mov	r3, r0
 80078c8:	4a77      	ldr	r2, [pc, #476]	@ (8007aa8 <main+0x1fac>)
 80078ca:	6013      	str	r3, [r2, #0]
         }
    
         if (current_distance <= TARGET_DISTANCE) {
 80078cc:	ed97 7a44 	vldr	s14, [r7, #272]	@ 0x110
 80078d0:	edd7 7a48 	vldr	s15, [r7, #288]	@ 0x120
 80078d4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80078d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80078dc:	d829      	bhi.n	8007932 <main+0x1e36>
             // 3130mm
             motor_speed = MIN_SPEED;
 80078de:	f897 3119 	ldrb.w	r3, [r7, #281]	@ 0x119
 80078e2:	f887 313d 	strb.w	r3, [r7, #317]	@ 0x13d
             
             // 
             if(current_distance <= TARGET_DISTANCE && (HAL_GetTick() - reach_target_time >= 3000)) {
 80078e6:	ed97 7a44 	vldr	s14, [r7, #272]	@ 0x110
 80078ea:	edd7 7a48 	vldr	s15, [r7, #288]	@ 0x120
 80078ee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80078f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80078f6:	d869      	bhi.n	80079cc <main+0x1ed0>
 80078f8:	f005 fcaa 	bl	800d250 <HAL_GetTick>
 80078fc:	4602      	mov	r2, r0
 80078fe:	4b6a      	ldr	r3, [pc, #424]	@ (8007aa8 <main+0x1fac>)
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	1ad3      	subs	r3, r2, r3
 8007904:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 8007908:	4293      	cmp	r3, r2
 800790a:	d95f      	bls.n	80079cc <main+0x1ed0>
                Rotate_90_Degrees(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, false );
 800790c:	2300      	movs	r3, #0
 800790e:	9300      	str	r3, [sp, #0]
 8007910:	2303      	movs	r3, #3
 8007912:	2202      	movs	r2, #2
 8007914:	2101      	movs	r1, #1
 8007916:	2000      	movs	r0, #0
 8007918:	f7fd fe86 	bl	8005628 <Rotate_90_Degrees>
                 path += 1;
 800791c:	4b5e      	ldr	r3, [pc, #376]	@ (8007a98 <main+0x1f9c>)
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	3301      	adds	r3, #1
 8007922:	4a5d      	ldr	r2, [pc, #372]	@ (8007a98 <main+0x1f9c>)
 8007924:	6013      	str	r3, [r2, #0]
                 PID_ResetAll(); // PID
 8007926:	f7fd fe67 	bl	80055f8 <PID_ResetAll>
                 reach_target_time = 0; // 
 800792a:	4b5f      	ldr	r3, [pc, #380]	@ (8007aa8 <main+0x1fac>)
 800792c:	2200      	movs	r2, #0
 800792e:	601a      	str	r2, [r3, #0]
 8007930:	e04c      	b.n	80079cc <main+0x1ed0>
             }
         }
         else if (current_distance <= (TARGET_DISTANCE + DECEL_RANGE)) {
 8007932:	ed97 7a48 	vldr	s14, [r7, #288]	@ 0x120
 8007936:	edd7 7a47 	vldr	s15, [r7, #284]	@ 0x11c
 800793a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800793e:	ed97 7a44 	vldr	s14, [r7, #272]	@ 0x110
 8007942:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007946:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800794a:	d83b      	bhi.n	80079c4 <main+0x1ec8>
             // 2130~830mm
             float distance_from_target = current_distance - TARGET_DISTANCE;
 800794c:	ed97 7a44 	vldr	s14, [r7, #272]	@ 0x110
 8007950:	edd7 7a48 	vldr	s15, [r7, #288]	@ 0x120
 8007954:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007958:	edc7 7a43 	vstr	s15, [r7, #268]	@ 0x10c
             float ratio = (distance_from_target / DECEL_RANGE);
 800795c:	edd7 6a43 	vldr	s13, [r7, #268]	@ 0x10c
 8007960:	ed97 7a47 	vldr	s14, [r7, #284]	@ 0x11c
 8007964:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007968:	edc7 7a42 	vstr	s15, [r7, #264]	@ 0x108
             motor_speed = MIN_SPEED + (uint8_t)((MAX_SPEED - MIN_SPEED) * ratio);
 800796c:	f897 2118 	ldrb.w	r2, [r7, #280]	@ 0x118
 8007970:	f897 3119 	ldrb.w	r3, [r7, #281]	@ 0x119
 8007974:	1ad3      	subs	r3, r2, r3
 8007976:	ee07 3a90 	vmov	s15, r3
 800797a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800797e:	edd7 7a42 	vldr	s15, [r7, #264]	@ 0x108
 8007982:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007986:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800798a:	edc7 7a01 	vstr	s15, [r7, #4]
 800798e:	793b      	ldrb	r3, [r7, #4]
 8007990:	b2da      	uxtb	r2, r3
 8007992:	f897 3119 	ldrb.w	r3, [r7, #281]	@ 0x119
 8007996:	4413      	add	r3, r2
 8007998:	f887 313d 	strb.w	r3, [r7, #317]	@ 0x13d
             motor_speed = CLAMP(motor_speed, MIN_SPEED, MAX_SPEED);
 800799c:	f897 213d 	ldrb.w	r2, [r7, #317]	@ 0x13d
 80079a0:	f897 3119 	ldrb.w	r3, [r7, #281]	@ 0x119
 80079a4:	429a      	cmp	r2, r3
 80079a6:	d308      	bcc.n	80079ba <main+0x1ebe>
 80079a8:	f897 213d 	ldrb.w	r2, [r7, #317]	@ 0x13d
 80079ac:	f897 3118 	ldrb.w	r3, [r7, #280]	@ 0x118
 80079b0:	4293      	cmp	r3, r2
 80079b2:	bf28      	it	cs
 80079b4:	4613      	movcs	r3, r2
 80079b6:	b2db      	uxtb	r3, r3
 80079b8:	e001      	b.n	80079be <main+0x1ec2>
 80079ba:	f897 3119 	ldrb.w	r3, [r7, #281]	@ 0x119
 80079be:	f887 313d 	strb.w	r3, [r7, #317]	@ 0x13d
 80079c2:	e003      	b.n	80079cc <main+0x1ed0>
         }
         else {
             // 1>830mm
             motor_speed = MAX_SPEED;
 80079c4:	f897 3118 	ldrb.w	r3, [r7, #280]	@ 0x118
 80079c8:	f887 313d 	strb.w	r3, [r7, #317]	@ 0x13d
         }
    
         // 
         static uint8_t last_speed = 0;
         motor_speed = smooth_speed_transition(last_speed, motor_speed);
 80079cc:	4b37      	ldr	r3, [pc, #220]	@ (8007aac <main+0x1fb0>)
 80079ce:	781b      	ldrb	r3, [r3, #0]
 80079d0:	f897 213d 	ldrb.w	r2, [r7, #317]	@ 0x13d
 80079d4:	4611      	mov	r1, r2
 80079d6:	4618      	mov	r0, r3
 80079d8:	f7fd fdc0 	bl	800555c <smooth_speed_transition>
 80079dc:	4603      	mov	r3, r0
 80079de:	f887 313d 	strb.w	r3, [r7, #317]	@ 0x13d
         last_speed = motor_speed;
 80079e2:	4a32      	ldr	r2, [pc, #200]	@ (8007aac <main+0x1fb0>)
 80079e4:	f897 313d 	ldrb.w	r3, [r7, #317]	@ 0x13d
 80079e8:	7013      	strb	r3, [r2, #0]
    
         Motor_Straight(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, -motor_speed, &yaw, &target_yaw);
 80079ea:	f897 313d 	ldrb.w	r3, [r7, #317]	@ 0x13d
 80079ee:	b29b      	uxth	r3, r3
 80079f0:	425b      	negs	r3, r3
 80079f2:	b29b      	uxth	r3, r3
 80079f4:	b21b      	sxth	r3, r3
 80079f6:	4a2e      	ldr	r2, [pc, #184]	@ (8007ab0 <main+0x1fb4>)
 80079f8:	9202      	str	r2, [sp, #8]
 80079fa:	4a2e      	ldr	r2, [pc, #184]	@ (8007ab4 <main+0x1fb8>)
 80079fc:	9201      	str	r2, [sp, #4]
 80079fe:	9300      	str	r3, [sp, #0]
 8007a00:	2303      	movs	r3, #3
 8007a02:	2202      	movs	r2, #2
 8007a04:	2101      	movs	r1, #1
 8007a06:	2000      	movs	r0, #0
 8007a08:	f000 fb24 	bl	8008054 <Motor_Straight>
        
         // 
         float avg_distance = distances[0];
 8007a0c:	4b1d      	ldr	r3, [pc, #116]	@ (8007a84 <main+0x1f88>)
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
         if(HAL_GetTick() - time_enterpath_case11 >= DELAY_ADJUST && current_distance >= ADJUST_DISTANCE ){
 8007a14:	f005 fc1c 	bl	800d250 <HAL_GetTick>
 8007a18:	4602      	mov	r2, r0
 8007a1a:	4b22      	ldr	r3, [pc, #136]	@ (8007aa4 <main+0x1fa8>)
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	1ad2      	subs	r2, r2, r3
 8007a20:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8007a24:	429a      	cmp	r2, r3
 8007a26:	d31e      	bcc.n	8007a66 <main+0x1f6a>
 8007a28:	f8b7 311a 	ldrh.w	r3, [r7, #282]	@ 0x11a
 8007a2c:	ee07 3a90 	vmov	s15, r3
 8007a30:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007a34:	ed97 7a44 	vldr	s14, [r7, #272]	@ 0x110
 8007a38:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007a3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a40:	db11      	blt.n	8007a66 <main+0x1f6a>
             Adjust_Motors_By_Side_Distances(MOTOR_1, MOTOR_4, MOTOR_2, MOTOR_3, raw_distances[0], raw_distances[2], 82.0f);
 8007a42:	4b1d      	ldr	r3, [pc, #116]	@ (8007ab8 <main+0x1fbc>)
 8007a44:	edd3 7a00 	vldr	s15, [r3]
 8007a48:	4b1b      	ldr	r3, [pc, #108]	@ (8007ab8 <main+0x1fbc>)
 8007a4a:	ed93 7a02 	vldr	s14, [r3, #8]
 8007a4e:	ed9f 1a1b 	vldr	s2, [pc, #108]	@ 8007abc <main+0x1fc0>
 8007a52:	eef0 0a47 	vmov.f32	s1, s14
 8007a56:	eeb0 0a67 	vmov.f32	s0, s15
 8007a5a:	2302      	movs	r3, #2
 8007a5c:	2201      	movs	r2, #1
 8007a5e:	2103      	movs	r1, #3
 8007a60:	2000      	movs	r0, #0
 8007a62:	f002 fc71 	bl	800a348 <Adjust_Motors_By_Side_Distances>
         }
    
         OLED_ShowNum(4, 4, motor_speed, 2);
 8007a66:	f897 213d 	ldrb.w	r2, [r7, #317]	@ 0x13d
 8007a6a:	2302      	movs	r3, #2
 8007a6c:	2104      	movs	r1, #4
 8007a6e:	2004      	movs	r0, #4
 8007a70:	f7fd f968 	bl	8004d44 <OLED_ShowNum>
         OLED_ShowNum(4, 1, path, 2);
 8007a74:	4b08      	ldr	r3, [pc, #32]	@ (8007a98 <main+0x1f9c>)
 8007a76:	681a      	ldr	r2, [r3, #0]
 8007a78:	2302      	movs	r3, #2
 8007a7a:	2101      	movs	r1, #1
 8007a7c:	2004      	movs	r0, #4
 8007a7e:	f7fd f961 	bl	8004d44 <OLED_ShowNum>
         break;
 8007a82:	e068      	b.n	8007b56 <main+0x205a>
 8007a84:	2000003c 	.word	0x2000003c
 8007a88:	43340000 	.word	0x43340000
 8007a8c:	20000420 	.word	0x20000420
 8007a90:	2000004c 	.word	0x2000004c
 8007a94:	20000424 	.word	0x20000424
 8007a98:	2000041c 	.word	0x2000041c
 8007a9c:	43110000 	.word	0x43110000
 8007aa0:	44160000 	.word	0x44160000
 8007aa4:	20000444 	.word	0x20000444
 8007aa8:	200005d4 	.word	0x200005d4
 8007aac:	200005d8 	.word	0x200005d8
 8007ab0:	200005e0 	.word	0x200005e0
 8007ab4:	200005e4 	.word	0x200005e4
 8007ab8:	200000cc 	.word	0x200000cc
 8007abc:	42a40000 	.word	0x42a40000
       }

       case 12: {
         static uint32_t start_backward_time = 0;
         
         if (start_backward_time == 0) {
 8007ac0:	4b28      	ldr	r3, [pc, #160]	@ (8007b64 <main+0x2068>)
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d104      	bne.n	8007ad2 <main+0x1fd6>
             start_backward_time = HAL_GetTick();
 8007ac8:	f005 fbc2 	bl	800d250 <HAL_GetTick>
 8007acc:	4603      	mov	r3, r0
 8007ace:	4a25      	ldr	r2, [pc, #148]	@ (8007b64 <main+0x2068>)
 8007ad0:	6013      	str	r3, [r2, #0]
         }
         
         uint32_t current_time = HAL_GetTick();
 8007ad2:	f005 fbbd 	bl	800d250 <HAL_GetTick>
 8007ad6:	f8c7 0124 	str.w	r0, [r7, #292]	@ 0x124
         if (current_time - start_backward_time < 5000) {  // 5
 8007ada:	4b22      	ldr	r3, [pc, #136]	@ (8007b64 <main+0x2068>)
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8007ae2:	1ad3      	subs	r3, r2, r3
 8007ae4:	f241 3287 	movw	r2, #4999	@ 0x1387
 8007ae8:	4293      	cmp	r3, r2
 8007aea:	d81a      	bhi.n	8007b22 <main+0x2026>
             Motor_Straight(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, -30, &yaw, &target_yaw);
 8007aec:	4b1e      	ldr	r3, [pc, #120]	@ (8007b68 <main+0x206c>)
 8007aee:	9302      	str	r3, [sp, #8]
 8007af0:	4b1e      	ldr	r3, [pc, #120]	@ (8007b6c <main+0x2070>)
 8007af2:	9301      	str	r3, [sp, #4]
 8007af4:	f06f 031d 	mvn.w	r3, #29
 8007af8:	9300      	str	r3, [sp, #0]
 8007afa:	2303      	movs	r3, #3
 8007afc:	2202      	movs	r2, #2
 8007afe:	2101      	movs	r1, #1
 8007b00:	2000      	movs	r0, #0
 8007b02:	f000 faa7 	bl	8008054 <Motor_Straight>
             // 
             Adjust_Left_Motors_By_Distance(MOTOR_1, MOTOR_3, MOTOR_2, MOTOR_4, raw_distances[0], 50.0f);
 8007b06:	4b1a      	ldr	r3, [pc, #104]	@ (8007b70 <main+0x2074>)
 8007b08:	edd3 7a00 	vldr	s15, [r3]
 8007b0c:	eddf 0a19 	vldr	s1, [pc, #100]	@ 8007b74 <main+0x2078>
 8007b10:	eeb0 0a67 	vmov.f32	s0, s15
 8007b14:	2303      	movs	r3, #3
 8007b16:	2201      	movs	r2, #1
 8007b18:	2102      	movs	r1, #2
 8007b1a:	2000      	movs	r0, #0
 8007b1c:	f000 fcac 	bl	8008478 <Adjust_Left_Motors_By_Distance>
 8007b20:	e00f      	b.n	8007b42 <main+0x2046>
         } else {
             // 5
             Motor_SetSpeed(MOTOR_1, 0);
 8007b22:	2100      	movs	r1, #0
 8007b24:	2000      	movs	r0, #0
 8007b26:	f000 f915 	bl	8007d54 <Motor_SetSpeed>
             Motor_SetSpeed(MOTOR_2, 0);
 8007b2a:	2100      	movs	r1, #0
 8007b2c:	2001      	movs	r0, #1
 8007b2e:	f000 f911 	bl	8007d54 <Motor_SetSpeed>
             Motor_SetSpeed(MOTOR_3, 0);
 8007b32:	2100      	movs	r1, #0
 8007b34:	2002      	movs	r0, #2
 8007b36:	f000 f90d 	bl	8007d54 <Motor_SetSpeed>
             Motor_SetSpeed(MOTOR_4, 0);
 8007b3a:	2100      	movs	r1, #0
 8007b3c:	2003      	movs	r0, #3
 8007b3e:	f000 f909 	bl	8007d54 <Motor_SetSpeed>
         }
         
         OLED_ShowNum(4, 1, path, 2);
 8007b42:	4b0d      	ldr	r3, [pc, #52]	@ (8007b78 <main+0x207c>)
 8007b44:	681a      	ldr	r2, [r3, #0]
 8007b46:	2302      	movs	r3, #2
 8007b48:	2101      	movs	r1, #1
 8007b4a:	2004      	movs	r0, #4
 8007b4c:	f7fd f8fa 	bl	8004d44 <OLED_ShowNum>
         break;
 8007b50:	bf00      	nop
 8007b52:	f7fe b900 	b.w	8005d56 <main+0x25a>
  {
 8007b56:	f7fe b8fe 	b.w	8005d56 <main+0x25a>
       }
     }
  
  }
  /* USER CODE END 3 */
}
 8007b5a:	4618      	mov	r0, r3
 8007b5c:	f507 77a6 	add.w	r7, r7, #332	@ 0x14c
 8007b60:	46bd      	mov	sp, r7
 8007b62:	bd90      	pop	{r4, r7, pc}
 8007b64:	200005dc 	.word	0x200005dc
 8007b68:	200005e0 	.word	0x200005e0
 8007b6c:	200005e4 	.word	0x200005e4
 8007b70:	200000cc 	.word	0x200000cc
 8007b74:	42480000 	.word	0x42480000
 8007b78:	2000041c 	.word	0x2000041c

08007b7c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8007b7c:	b580      	push	{r7, lr}
 8007b7e:	b094      	sub	sp, #80	@ 0x50
 8007b80:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8007b82:	f107 0320 	add.w	r3, r7, #32
 8007b86:	2230      	movs	r2, #48	@ 0x30
 8007b88:	2100      	movs	r1, #0
 8007b8a:	4618      	mov	r0, r3
 8007b8c:	f00a fd32 	bl	80125f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8007b90:	f107 030c 	add.w	r3, r7, #12
 8007b94:	2200      	movs	r2, #0
 8007b96:	601a      	str	r2, [r3, #0]
 8007b98:	605a      	str	r2, [r3, #4]
 8007b9a:	609a      	str	r2, [r3, #8]
 8007b9c:	60da      	str	r2, [r3, #12]
 8007b9e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8007ba0:	2300      	movs	r3, #0
 8007ba2:	60bb      	str	r3, [r7, #8]
 8007ba4:	4b28      	ldr	r3, [pc, #160]	@ (8007c48 <SystemClock_Config+0xcc>)
 8007ba6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ba8:	4a27      	ldr	r2, [pc, #156]	@ (8007c48 <SystemClock_Config+0xcc>)
 8007baa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007bae:	6413      	str	r3, [r2, #64]	@ 0x40
 8007bb0:	4b25      	ldr	r3, [pc, #148]	@ (8007c48 <SystemClock_Config+0xcc>)
 8007bb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bb4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007bb8:	60bb      	str	r3, [r7, #8]
 8007bba:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8007bbc:	2300      	movs	r3, #0
 8007bbe:	607b      	str	r3, [r7, #4]
 8007bc0:	4b22      	ldr	r3, [pc, #136]	@ (8007c4c <SystemClock_Config+0xd0>)
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	4a21      	ldr	r2, [pc, #132]	@ (8007c4c <SystemClock_Config+0xd0>)
 8007bc6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007bca:	6013      	str	r3, [r2, #0]
 8007bcc:	4b1f      	ldr	r3, [pc, #124]	@ (8007c4c <SystemClock_Config+0xd0>)
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007bd4:	607b      	str	r3, [r7, #4]
 8007bd6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8007bd8:	2302      	movs	r3, #2
 8007bda:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8007bdc:	2301      	movs	r3, #1
 8007bde:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8007be0:	2310      	movs	r3, #16
 8007be2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8007be4:	2302      	movs	r3, #2
 8007be6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8007be8:	2300      	movs	r3, #0
 8007bea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8007bec:	2308      	movs	r3, #8
 8007bee:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8007bf0:	23a8      	movs	r3, #168	@ 0xa8
 8007bf2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8007bf4:	2302      	movs	r3, #2
 8007bf6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8007bf8:	2304      	movs	r3, #4
 8007bfa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8007bfc:	f107 0320 	add.w	r3, r7, #32
 8007c00:	4618      	mov	r0, r3
 8007c02:	f007 f883 	bl	800ed0c <HAL_RCC_OscConfig>
 8007c06:	4603      	mov	r3, r0
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d001      	beq.n	8007c10 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8007c0c:	f000 f820 	bl	8007c50 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8007c10:	230f      	movs	r3, #15
 8007c12:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8007c14:	2302      	movs	r3, #2
 8007c16:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8007c18:	2300      	movs	r3, #0
 8007c1a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8007c1c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8007c20:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8007c22:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007c26:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8007c28:	f107 030c 	add.w	r3, r7, #12
 8007c2c:	2105      	movs	r1, #5
 8007c2e:	4618      	mov	r0, r3
 8007c30:	f007 fae4 	bl	800f1fc <HAL_RCC_ClockConfig>
 8007c34:	4603      	mov	r3, r0
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d001      	beq.n	8007c3e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8007c3a:	f000 f809 	bl	8007c50 <Error_Handler>
  }
}
 8007c3e:	bf00      	nop
 8007c40:	3750      	adds	r7, #80	@ 0x50
 8007c42:	46bd      	mov	sp, r7
 8007c44:	bd80      	pop	{r7, pc}
 8007c46:	bf00      	nop
 8007c48:	40023800 	.word	0x40023800
 8007c4c:	40007000 	.word	0x40007000

08007c50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007c50:	b480      	push	{r7}
 8007c52:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8007c54:	b672      	cpsid	i
}
 8007c56:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8007c58:	bf00      	nop
 8007c5a:	e7fd      	b.n	8007c58 <Error_Handler+0x8>

08007c5c <Motor_Init>:
void Motor_Init(Motor_ID id,
                TIM_HandleTypeDef* pwm_tim, uint32_t pwm_ch,
                GPIO_TypeDef* in1_port, uint16_t in1_pin,
                GPIO_TypeDef* in2_port, uint16_t in2_pin,
                TIM_HandleTypeDef* encoder_tim)
{
 8007c5c:	b580      	push	{r7, lr}
 8007c5e:	b084      	sub	sp, #16
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	60b9      	str	r1, [r7, #8]
 8007c64:	607a      	str	r2, [r7, #4]
 8007c66:	603b      	str	r3, [r7, #0]
 8007c68:	4603      	mov	r3, r0
 8007c6a:	73fb      	strb	r3, [r7, #15]
    motors[id].pwm_tim = pwm_tim;
 8007c6c:	7bfa      	ldrb	r2, [r7, #15]
 8007c6e:	4938      	ldr	r1, [pc, #224]	@ (8007d50 <Motor_Init+0xf4>)
 8007c70:	4613      	mov	r3, r2
 8007c72:	00db      	lsls	r3, r3, #3
 8007c74:	4413      	add	r3, r2
 8007c76:	009b      	lsls	r3, r3, #2
 8007c78:	440b      	add	r3, r1
 8007c7a:	68ba      	ldr	r2, [r7, #8]
 8007c7c:	601a      	str	r2, [r3, #0]
    motors[id].pwm_channel = pwm_ch;
 8007c7e:	7bfa      	ldrb	r2, [r7, #15]
 8007c80:	4933      	ldr	r1, [pc, #204]	@ (8007d50 <Motor_Init+0xf4>)
 8007c82:	4613      	mov	r3, r2
 8007c84:	00db      	lsls	r3, r3, #3
 8007c86:	4413      	add	r3, r2
 8007c88:	009b      	lsls	r3, r3, #2
 8007c8a:	440b      	add	r3, r1
 8007c8c:	3304      	adds	r3, #4
 8007c8e:	687a      	ldr	r2, [r7, #4]
 8007c90:	601a      	str	r2, [r3, #0]

    motors[id].in1_port = in1_port;
 8007c92:	7bfa      	ldrb	r2, [r7, #15]
 8007c94:	492e      	ldr	r1, [pc, #184]	@ (8007d50 <Motor_Init+0xf4>)
 8007c96:	4613      	mov	r3, r2
 8007c98:	00db      	lsls	r3, r3, #3
 8007c9a:	4413      	add	r3, r2
 8007c9c:	009b      	lsls	r3, r3, #2
 8007c9e:	440b      	add	r3, r1
 8007ca0:	3308      	adds	r3, #8
 8007ca2:	683a      	ldr	r2, [r7, #0]
 8007ca4:	601a      	str	r2, [r3, #0]
    motors[id].in1_pin = in1_pin;
 8007ca6:	7bfa      	ldrb	r2, [r7, #15]
 8007ca8:	4929      	ldr	r1, [pc, #164]	@ (8007d50 <Motor_Init+0xf4>)
 8007caa:	4613      	mov	r3, r2
 8007cac:	00db      	lsls	r3, r3, #3
 8007cae:	4413      	add	r3, r2
 8007cb0:	009b      	lsls	r3, r3, #2
 8007cb2:	440b      	add	r3, r1
 8007cb4:	330c      	adds	r3, #12
 8007cb6:	8b3a      	ldrh	r2, [r7, #24]
 8007cb8:	801a      	strh	r2, [r3, #0]
    motors[id].in2_port = in2_port;
 8007cba:	7bfa      	ldrb	r2, [r7, #15]
 8007cbc:	4924      	ldr	r1, [pc, #144]	@ (8007d50 <Motor_Init+0xf4>)
 8007cbe:	4613      	mov	r3, r2
 8007cc0:	00db      	lsls	r3, r3, #3
 8007cc2:	4413      	add	r3, r2
 8007cc4:	009b      	lsls	r3, r3, #2
 8007cc6:	440b      	add	r3, r1
 8007cc8:	3310      	adds	r3, #16
 8007cca:	69fa      	ldr	r2, [r7, #28]
 8007ccc:	601a      	str	r2, [r3, #0]
    motors[id].in2_pin = in2_pin;
 8007cce:	7bfa      	ldrb	r2, [r7, #15]
 8007cd0:	491f      	ldr	r1, [pc, #124]	@ (8007d50 <Motor_Init+0xf4>)
 8007cd2:	4613      	mov	r3, r2
 8007cd4:	00db      	lsls	r3, r3, #3
 8007cd6:	4413      	add	r3, r2
 8007cd8:	009b      	lsls	r3, r3, #2
 8007cda:	440b      	add	r3, r1
 8007cdc:	3314      	adds	r3, #20
 8007cde:	8c3a      	ldrh	r2, [r7, #32]
 8007ce0:	801a      	strh	r2, [r3, #0]

    motors[id].encoder_tim = encoder_tim;
 8007ce2:	7bfa      	ldrb	r2, [r7, #15]
 8007ce4:	491a      	ldr	r1, [pc, #104]	@ (8007d50 <Motor_Init+0xf4>)
 8007ce6:	4613      	mov	r3, r2
 8007ce8:	00db      	lsls	r3, r3, #3
 8007cea:	4413      	add	r3, r2
 8007cec:	009b      	lsls	r3, r3, #2
 8007cee:	440b      	add	r3, r1
 8007cf0:	3318      	adds	r3, #24
 8007cf2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007cf4:	601a      	str	r2, [r3, #0]
    motors[id].encoder_offset = 0;
 8007cf6:	7bfa      	ldrb	r2, [r7, #15]
 8007cf8:	4915      	ldr	r1, [pc, #84]	@ (8007d50 <Motor_Init+0xf4>)
 8007cfa:	4613      	mov	r3, r2
 8007cfc:	00db      	lsls	r3, r3, #3
 8007cfe:	4413      	add	r3, r2
 8007d00:	009b      	lsls	r3, r3, #2
 8007d02:	440b      	add	r3, r1
 8007d04:	331c      	adds	r3, #28
 8007d06:	2200      	movs	r2, #0
 8007d08:	601a      	str	r2, [r3, #0]
    motors[id].encoder_total = 0;
 8007d0a:	7bfa      	ldrb	r2, [r7, #15]
 8007d0c:	4910      	ldr	r1, [pc, #64]	@ (8007d50 <Motor_Init+0xf4>)
 8007d0e:	4613      	mov	r3, r2
 8007d10:	00db      	lsls	r3, r3, #3
 8007d12:	4413      	add	r3, r2
 8007d14:	009b      	lsls	r3, r3, #2
 8007d16:	440b      	add	r3, r1
 8007d18:	3320      	adds	r3, #32
 8007d1a:	2200      	movs	r2, #0
 8007d1c:	601a      	str	r2, [r3, #0]

    HAL_TIM_PWM_Start(pwm_tim, pwm_ch);
 8007d1e:	6879      	ldr	r1, [r7, #4]
 8007d20:	68b8      	ldr	r0, [r7, #8]
 8007d22:	f007 fd5d 	bl	800f7e0 <HAL_TIM_PWM_Start>
    HAL_TIM_Encoder_Start(encoder_tim, TIM_CHANNEL_1|TIM_CHANNEL_2);
 8007d26:	2104      	movs	r1, #4
 8007d28:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007d2a:	f007 fec7 	bl	800fabc <HAL_TIM_Encoder_Start>
    motors[id].encoder_offset = (int32_t)__HAL_TIM_GET_COUNTER(encoder_tim);
 8007d2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d34:	7bfa      	ldrb	r2, [r7, #15]
 8007d36:	4618      	mov	r0, r3
 8007d38:	4905      	ldr	r1, [pc, #20]	@ (8007d50 <Motor_Init+0xf4>)
 8007d3a:	4613      	mov	r3, r2
 8007d3c:	00db      	lsls	r3, r3, #3
 8007d3e:	4413      	add	r3, r2
 8007d40:	009b      	lsls	r3, r3, #2
 8007d42:	440b      	add	r3, r1
 8007d44:	331c      	adds	r3, #28
 8007d46:	6018      	str	r0, [r3, #0]
}
 8007d48:	bf00      	nop
 8007d4a:	3710      	adds	r7, #16
 8007d4c:	46bd      	mov	sp, r7
 8007d4e:	bd80      	pop	{r7, pc}
 8007d50:	20000384 	.word	0x20000384

08007d54 <Motor_SetSpeed>:

void Motor_SetSpeed(Motor_ID id, int16_t speed)
{
 8007d54:	b580      	push	{r7, lr}
 8007d56:	b084      	sub	sp, #16
 8007d58:	af00      	add	r7, sp, #0
 8007d5a:	4603      	mov	r3, r0
 8007d5c:	460a      	mov	r2, r1
 8007d5e:	71fb      	strb	r3, [r7, #7]
 8007d60:	4613      	mov	r3, r2
 8007d62:	80bb      	strh	r3, [r7, #4]
    speed = (speed > 100) ? 100 : (speed < -100) ? -100 : speed;
 8007d64:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8007d68:	2b64      	cmp	r3, #100	@ 0x64
 8007d6a:	dc08      	bgt.n	8007d7e <Motor_SetSpeed+0x2a>
 8007d6c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8007d70:	f06f 0263 	mvn.w	r2, #99	@ 0x63
 8007d74:	4293      	cmp	r3, r2
 8007d76:	bfb8      	it	lt
 8007d78:	4613      	movlt	r3, r2
 8007d7a:	b21b      	sxth	r3, r3
 8007d7c:	e000      	b.n	8007d80 <Motor_SetSpeed+0x2c>
 8007d7e:	2364      	movs	r3, #100	@ 0x64
 8007d80:	80bb      	strh	r3, [r7, #4]

    if(speed > 0) {
 8007d82:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	dd2c      	ble.n	8007de4 <Motor_SetSpeed+0x90>
        HAL_GPIO_WritePin(motors[id].in1_port, motors[id].in1_pin, GPIO_PIN_SET);
 8007d8a:	79fa      	ldrb	r2, [r7, #7]
 8007d8c:	4978      	ldr	r1, [pc, #480]	@ (8007f70 <Motor_SetSpeed+0x21c>)
 8007d8e:	4613      	mov	r3, r2
 8007d90:	00db      	lsls	r3, r3, #3
 8007d92:	4413      	add	r3, r2
 8007d94:	009b      	lsls	r3, r3, #2
 8007d96:	440b      	add	r3, r1
 8007d98:	3308      	adds	r3, #8
 8007d9a:	6818      	ldr	r0, [r3, #0]
 8007d9c:	79fa      	ldrb	r2, [r7, #7]
 8007d9e:	4974      	ldr	r1, [pc, #464]	@ (8007f70 <Motor_SetSpeed+0x21c>)
 8007da0:	4613      	mov	r3, r2
 8007da2:	00db      	lsls	r3, r3, #3
 8007da4:	4413      	add	r3, r2
 8007da6:	009b      	lsls	r3, r3, #2
 8007da8:	440b      	add	r3, r1
 8007daa:	330c      	adds	r3, #12
 8007dac:	881b      	ldrh	r3, [r3, #0]
 8007dae:	2201      	movs	r2, #1
 8007db0:	4619      	mov	r1, r3
 8007db2:	f005 fdd5 	bl	800d960 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motors[id].in2_port, motors[id].in2_pin, GPIO_PIN_RESET);
 8007db6:	79fa      	ldrb	r2, [r7, #7]
 8007db8:	496d      	ldr	r1, [pc, #436]	@ (8007f70 <Motor_SetSpeed+0x21c>)
 8007dba:	4613      	mov	r3, r2
 8007dbc:	00db      	lsls	r3, r3, #3
 8007dbe:	4413      	add	r3, r2
 8007dc0:	009b      	lsls	r3, r3, #2
 8007dc2:	440b      	add	r3, r1
 8007dc4:	3310      	adds	r3, #16
 8007dc6:	6818      	ldr	r0, [r3, #0]
 8007dc8:	79fa      	ldrb	r2, [r7, #7]
 8007dca:	4969      	ldr	r1, [pc, #420]	@ (8007f70 <Motor_SetSpeed+0x21c>)
 8007dcc:	4613      	mov	r3, r2
 8007dce:	00db      	lsls	r3, r3, #3
 8007dd0:	4413      	add	r3, r2
 8007dd2:	009b      	lsls	r3, r3, #2
 8007dd4:	440b      	add	r3, r1
 8007dd6:	3314      	adds	r3, #20
 8007dd8:	881b      	ldrh	r3, [r3, #0]
 8007dda:	2200      	movs	r2, #0
 8007ddc:	4619      	mov	r1, r3
 8007dde:	f005 fdbf 	bl	800d960 <HAL_GPIO_WritePin>
 8007de2:	e064      	b.n	8007eae <Motor_SetSpeed+0x15a>
    } else if (speed<0) {
 8007de4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	da30      	bge.n	8007e4e <Motor_SetSpeed+0xfa>
        HAL_GPIO_WritePin(motors[id].in1_port, motors[id].in1_pin, GPIO_PIN_RESET);
 8007dec:	79fa      	ldrb	r2, [r7, #7]
 8007dee:	4960      	ldr	r1, [pc, #384]	@ (8007f70 <Motor_SetSpeed+0x21c>)
 8007df0:	4613      	mov	r3, r2
 8007df2:	00db      	lsls	r3, r3, #3
 8007df4:	4413      	add	r3, r2
 8007df6:	009b      	lsls	r3, r3, #2
 8007df8:	440b      	add	r3, r1
 8007dfa:	3308      	adds	r3, #8
 8007dfc:	6818      	ldr	r0, [r3, #0]
 8007dfe:	79fa      	ldrb	r2, [r7, #7]
 8007e00:	495b      	ldr	r1, [pc, #364]	@ (8007f70 <Motor_SetSpeed+0x21c>)
 8007e02:	4613      	mov	r3, r2
 8007e04:	00db      	lsls	r3, r3, #3
 8007e06:	4413      	add	r3, r2
 8007e08:	009b      	lsls	r3, r3, #2
 8007e0a:	440b      	add	r3, r1
 8007e0c:	330c      	adds	r3, #12
 8007e0e:	881b      	ldrh	r3, [r3, #0]
 8007e10:	2200      	movs	r2, #0
 8007e12:	4619      	mov	r1, r3
 8007e14:	f005 fda4 	bl	800d960 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motors[id].in2_port, motors[id].in2_pin, GPIO_PIN_SET);
 8007e18:	79fa      	ldrb	r2, [r7, #7]
 8007e1a:	4955      	ldr	r1, [pc, #340]	@ (8007f70 <Motor_SetSpeed+0x21c>)
 8007e1c:	4613      	mov	r3, r2
 8007e1e:	00db      	lsls	r3, r3, #3
 8007e20:	4413      	add	r3, r2
 8007e22:	009b      	lsls	r3, r3, #2
 8007e24:	440b      	add	r3, r1
 8007e26:	3310      	adds	r3, #16
 8007e28:	6818      	ldr	r0, [r3, #0]
 8007e2a:	79fa      	ldrb	r2, [r7, #7]
 8007e2c:	4950      	ldr	r1, [pc, #320]	@ (8007f70 <Motor_SetSpeed+0x21c>)
 8007e2e:	4613      	mov	r3, r2
 8007e30:	00db      	lsls	r3, r3, #3
 8007e32:	4413      	add	r3, r2
 8007e34:	009b      	lsls	r3, r3, #2
 8007e36:	440b      	add	r3, r1
 8007e38:	3314      	adds	r3, #20
 8007e3a:	881b      	ldrh	r3, [r3, #0]
 8007e3c:	2201      	movs	r2, #1
 8007e3e:	4619      	mov	r1, r3
 8007e40:	f005 fd8e 	bl	800d960 <HAL_GPIO_WritePin>
        speed = -speed;
 8007e44:	88bb      	ldrh	r3, [r7, #4]
 8007e46:	425b      	negs	r3, r3
 8007e48:	b29b      	uxth	r3, r3
 8007e4a:	80bb      	strh	r3, [r7, #4]
 8007e4c:	e02f      	b.n	8007eae <Motor_SetSpeed+0x15a>
    }else if(speed ==0){
 8007e4e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d12b      	bne.n	8007eae <Motor_SetSpeed+0x15a>
        HAL_GPIO_WritePin(motors[id].in1_port, motors[id].in1_pin, GPIO_PIN_SET);
 8007e56:	79fa      	ldrb	r2, [r7, #7]
 8007e58:	4945      	ldr	r1, [pc, #276]	@ (8007f70 <Motor_SetSpeed+0x21c>)
 8007e5a:	4613      	mov	r3, r2
 8007e5c:	00db      	lsls	r3, r3, #3
 8007e5e:	4413      	add	r3, r2
 8007e60:	009b      	lsls	r3, r3, #2
 8007e62:	440b      	add	r3, r1
 8007e64:	3308      	adds	r3, #8
 8007e66:	6818      	ldr	r0, [r3, #0]
 8007e68:	79fa      	ldrb	r2, [r7, #7]
 8007e6a:	4941      	ldr	r1, [pc, #260]	@ (8007f70 <Motor_SetSpeed+0x21c>)
 8007e6c:	4613      	mov	r3, r2
 8007e6e:	00db      	lsls	r3, r3, #3
 8007e70:	4413      	add	r3, r2
 8007e72:	009b      	lsls	r3, r3, #2
 8007e74:	440b      	add	r3, r1
 8007e76:	330c      	adds	r3, #12
 8007e78:	881b      	ldrh	r3, [r3, #0]
 8007e7a:	2201      	movs	r2, #1
 8007e7c:	4619      	mov	r1, r3
 8007e7e:	f005 fd6f 	bl	800d960 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motors[id].in2_port, motors[id].in2_pin, GPIO_PIN_SET);
 8007e82:	79fa      	ldrb	r2, [r7, #7]
 8007e84:	493a      	ldr	r1, [pc, #232]	@ (8007f70 <Motor_SetSpeed+0x21c>)
 8007e86:	4613      	mov	r3, r2
 8007e88:	00db      	lsls	r3, r3, #3
 8007e8a:	4413      	add	r3, r2
 8007e8c:	009b      	lsls	r3, r3, #2
 8007e8e:	440b      	add	r3, r1
 8007e90:	3310      	adds	r3, #16
 8007e92:	6818      	ldr	r0, [r3, #0]
 8007e94:	79fa      	ldrb	r2, [r7, #7]
 8007e96:	4936      	ldr	r1, [pc, #216]	@ (8007f70 <Motor_SetSpeed+0x21c>)
 8007e98:	4613      	mov	r3, r2
 8007e9a:	00db      	lsls	r3, r3, #3
 8007e9c:	4413      	add	r3, r2
 8007e9e:	009b      	lsls	r3, r3, #2
 8007ea0:	440b      	add	r3, r1
 8007ea2:	3314      	adds	r3, #20
 8007ea4:	881b      	ldrh	r3, [r3, #0]
 8007ea6:	2201      	movs	r2, #1
 8007ea8:	4619      	mov	r1, r3
 8007eaa:	f005 fd59 	bl	800d960 <HAL_GPIO_WritePin>
    }

    uint32_t duty = (speed * 9999) / 100;
 8007eae:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8007eb2:	f242 720f 	movw	r2, #9999	@ 0x270f
 8007eb6:	fb02 f303 	mul.w	r3, r2, r3
 8007eba:	4a2e      	ldr	r2, [pc, #184]	@ (8007f74 <Motor_SetSpeed+0x220>)
 8007ebc:	fb82 1203 	smull	r1, r2, r2, r3
 8007ec0:	1152      	asrs	r2, r2, #5
 8007ec2:	17db      	asrs	r3, r3, #31
 8007ec4:	1ad3      	subs	r3, r2, r3
 8007ec6:	60fb      	str	r3, [r7, #12]
    __HAL_TIM_SET_COMPARE(motors[id].pwm_tim, motors[id].pwm_channel, duty);
 8007ec8:	79fa      	ldrb	r2, [r7, #7]
 8007eca:	4929      	ldr	r1, [pc, #164]	@ (8007f70 <Motor_SetSpeed+0x21c>)
 8007ecc:	4613      	mov	r3, r2
 8007ece:	00db      	lsls	r3, r3, #3
 8007ed0:	4413      	add	r3, r2
 8007ed2:	009b      	lsls	r3, r3, #2
 8007ed4:	440b      	add	r3, r1
 8007ed6:	3304      	adds	r3, #4
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d10b      	bne.n	8007ef6 <Motor_SetSpeed+0x1a2>
 8007ede:	79fa      	ldrb	r2, [r7, #7]
 8007ee0:	4923      	ldr	r1, [pc, #140]	@ (8007f70 <Motor_SetSpeed+0x21c>)
 8007ee2:	4613      	mov	r3, r2
 8007ee4:	00db      	lsls	r3, r3, #3
 8007ee6:	4413      	add	r3, r2
 8007ee8:	009b      	lsls	r3, r3, #2
 8007eea:	440b      	add	r3, r1
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	68fa      	ldr	r2, [r7, #12]
 8007ef2:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8007ef4:	e038      	b.n	8007f68 <Motor_SetSpeed+0x214>
    __HAL_TIM_SET_COMPARE(motors[id].pwm_tim, motors[id].pwm_channel, duty);
 8007ef6:	79fa      	ldrb	r2, [r7, #7]
 8007ef8:	491d      	ldr	r1, [pc, #116]	@ (8007f70 <Motor_SetSpeed+0x21c>)
 8007efa:	4613      	mov	r3, r2
 8007efc:	00db      	lsls	r3, r3, #3
 8007efe:	4413      	add	r3, r2
 8007f00:	009b      	lsls	r3, r3, #2
 8007f02:	440b      	add	r3, r1
 8007f04:	3304      	adds	r3, #4
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	2b04      	cmp	r3, #4
 8007f0a:	d10b      	bne.n	8007f24 <Motor_SetSpeed+0x1d0>
 8007f0c:	79fa      	ldrb	r2, [r7, #7]
 8007f0e:	4918      	ldr	r1, [pc, #96]	@ (8007f70 <Motor_SetSpeed+0x21c>)
 8007f10:	4613      	mov	r3, r2
 8007f12:	00db      	lsls	r3, r3, #3
 8007f14:	4413      	add	r3, r2
 8007f16:	009b      	lsls	r3, r3, #2
 8007f18:	440b      	add	r3, r1
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	681a      	ldr	r2, [r3, #0]
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8007f22:	e021      	b.n	8007f68 <Motor_SetSpeed+0x214>
    __HAL_TIM_SET_COMPARE(motors[id].pwm_tim, motors[id].pwm_channel, duty);
 8007f24:	79fa      	ldrb	r2, [r7, #7]
 8007f26:	4912      	ldr	r1, [pc, #72]	@ (8007f70 <Motor_SetSpeed+0x21c>)
 8007f28:	4613      	mov	r3, r2
 8007f2a:	00db      	lsls	r3, r3, #3
 8007f2c:	4413      	add	r3, r2
 8007f2e:	009b      	lsls	r3, r3, #2
 8007f30:	440b      	add	r3, r1
 8007f32:	3304      	adds	r3, #4
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	2b08      	cmp	r3, #8
 8007f38:	d10b      	bne.n	8007f52 <Motor_SetSpeed+0x1fe>
 8007f3a:	79fa      	ldrb	r2, [r7, #7]
 8007f3c:	490c      	ldr	r1, [pc, #48]	@ (8007f70 <Motor_SetSpeed+0x21c>)
 8007f3e:	4613      	mov	r3, r2
 8007f40:	00db      	lsls	r3, r3, #3
 8007f42:	4413      	add	r3, r2
 8007f44:	009b      	lsls	r3, r3, #2
 8007f46:	440b      	add	r3, r1
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	681a      	ldr	r2, [r3, #0]
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8007f50:	e00a      	b.n	8007f68 <Motor_SetSpeed+0x214>
    __HAL_TIM_SET_COMPARE(motors[id].pwm_tim, motors[id].pwm_channel, duty);
 8007f52:	79fa      	ldrb	r2, [r7, #7]
 8007f54:	4906      	ldr	r1, [pc, #24]	@ (8007f70 <Motor_SetSpeed+0x21c>)
 8007f56:	4613      	mov	r3, r2
 8007f58:	00db      	lsls	r3, r3, #3
 8007f5a:	4413      	add	r3, r2
 8007f5c:	009b      	lsls	r3, r3, #2
 8007f5e:	440b      	add	r3, r1
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	681a      	ldr	r2, [r3, #0]
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8007f68:	bf00      	nop
 8007f6a:	3710      	adds	r7, #16
 8007f6c:	46bd      	mov	sp, r7
 8007f6e:	bd80      	pop	{r7, pc}
 8007f70:	20000384 	.word	0x20000384
 8007f74:	51eb851f 	.word	0x51eb851f

08007f78 <Motor_GetEncoder>:

int32_t Motor_GetEncoder(Motor_ID id)
{
 8007f78:	b480      	push	{r7}
 8007f7a:	b085      	sub	sp, #20
 8007f7c:	af00      	add	r7, sp, #0
 8007f7e:	4603      	mov	r3, r0
 8007f80:	71fb      	strb	r3, [r7, #7]
    int32_t current_cnt = (int32_t)__HAL_TIM_GET_COUNTER(motors[id].encoder_tim);
 8007f82:	79fa      	ldrb	r2, [r7, #7]
 8007f84:	492a      	ldr	r1, [pc, #168]	@ (8008030 <Motor_GetEncoder+0xb8>)
 8007f86:	4613      	mov	r3, r2
 8007f88:	00db      	lsls	r3, r3, #3
 8007f8a:	4413      	add	r3, r2
 8007f8c:	009b      	lsls	r3, r3, #2
 8007f8e:	440b      	add	r3, r1
 8007f90:	3318      	adds	r3, #24
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f98:	60bb      	str	r3, [r7, #8]
    int32_t diff = current_cnt - motors[id].encoder_offset;
 8007f9a:	79fa      	ldrb	r2, [r7, #7]
 8007f9c:	4924      	ldr	r1, [pc, #144]	@ (8008030 <Motor_GetEncoder+0xb8>)
 8007f9e:	4613      	mov	r3, r2
 8007fa0:	00db      	lsls	r3, r3, #3
 8007fa2:	4413      	add	r3, r2
 8007fa4:	009b      	lsls	r3, r3, #2
 8007fa6:	440b      	add	r3, r1
 8007fa8:	331c      	adds	r3, #28
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	68ba      	ldr	r2, [r7, #8]
 8007fae:	1ad3      	subs	r3, r2, r3
 8007fb0:	60fb      	str	r3, [r7, #12]
    
    if (diff > 32767) diff -= 65536;
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007fb8:	db04      	blt.n	8007fc4 <Motor_GetEncoder+0x4c>
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	f5a3 3380 	sub.w	r3, r3, #65536	@ 0x10000
 8007fc0:	60fb      	str	r3, [r7, #12]
 8007fc2:	e007      	b.n	8007fd4 <Motor_GetEncoder+0x5c>
    else if (diff < -32768) diff += 65536;
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8007fca:	da03      	bge.n	8007fd4 <Motor_GetEncoder+0x5c>
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8007fd2:	60fb      	str	r3, [r7, #12]
    
    motors[id].encoder_total += diff;
 8007fd4:	79fa      	ldrb	r2, [r7, #7]
 8007fd6:	4916      	ldr	r1, [pc, #88]	@ (8008030 <Motor_GetEncoder+0xb8>)
 8007fd8:	4613      	mov	r3, r2
 8007fda:	00db      	lsls	r3, r3, #3
 8007fdc:	4413      	add	r3, r2
 8007fde:	009b      	lsls	r3, r3, #2
 8007fe0:	440b      	add	r3, r1
 8007fe2:	3320      	adds	r3, #32
 8007fe4:	6819      	ldr	r1, [r3, #0]
 8007fe6:	79fa      	ldrb	r2, [r7, #7]
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	4419      	add	r1, r3
 8007fec:	4810      	ldr	r0, [pc, #64]	@ (8008030 <Motor_GetEncoder+0xb8>)
 8007fee:	4613      	mov	r3, r2
 8007ff0:	00db      	lsls	r3, r3, #3
 8007ff2:	4413      	add	r3, r2
 8007ff4:	009b      	lsls	r3, r3, #2
 8007ff6:	4403      	add	r3, r0
 8007ff8:	3320      	adds	r3, #32
 8007ffa:	6019      	str	r1, [r3, #0]
    motors[id].encoder_offset = current_cnt;
 8007ffc:	79fa      	ldrb	r2, [r7, #7]
 8007ffe:	490c      	ldr	r1, [pc, #48]	@ (8008030 <Motor_GetEncoder+0xb8>)
 8008000:	4613      	mov	r3, r2
 8008002:	00db      	lsls	r3, r3, #3
 8008004:	4413      	add	r3, r2
 8008006:	009b      	lsls	r3, r3, #2
 8008008:	440b      	add	r3, r1
 800800a:	331c      	adds	r3, #28
 800800c:	68ba      	ldr	r2, [r7, #8]
 800800e:	601a      	str	r2, [r3, #0]
    
    return motors[id].encoder_total;
 8008010:	79fa      	ldrb	r2, [r7, #7]
 8008012:	4907      	ldr	r1, [pc, #28]	@ (8008030 <Motor_GetEncoder+0xb8>)
 8008014:	4613      	mov	r3, r2
 8008016:	00db      	lsls	r3, r3, #3
 8008018:	4413      	add	r3, r2
 800801a:	009b      	lsls	r3, r3, #2
 800801c:	440b      	add	r3, r1
 800801e:	3320      	adds	r3, #32
 8008020:	681b      	ldr	r3, [r3, #0]
}
 8008022:	4618      	mov	r0, r3
 8008024:	3714      	adds	r7, #20
 8008026:	46bd      	mov	sp, r7
 8008028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802c:	4770      	bx	lr
 800802e:	bf00      	nop
 8008030:	20000384 	.word	0x20000384

08008034 <Reset_Timer>:
    prev_counter = current_counter;
    return diff ; 
}

void Reset_Timer(void)
{
 8008034:	b480      	push	{r7}
 8008036:	af00      	add	r7, sp, #0
    prev_counter = __HAL_TIM_GET_COUNTER(&htim6);
 8008038:	4b04      	ldr	r3, [pc, #16]	@ (800804c <Reset_Timer+0x18>)
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800803e:	4a04      	ldr	r2, [pc, #16]	@ (8008050 <Reset_Timer+0x1c>)
 8008040:	6013      	str	r3, [r2, #0]
}
 8008042:	bf00      	nop
 8008044:	46bd      	mov	sp, r7
 8008046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800804a:	4770      	bx	lr
 800804c:	20000784 	.word	0x20000784
 8008050:	200005e8 	.word	0x200005e8

08008054 <Motor_Straight>:
    Motor_SetSpeed(id2, motor_speed2);
    Motor_SetSpeed(id3, motor_speed3);
    Motor_SetSpeed(id4, motor_speed4);
}

void Motor_Straight(Motor_ID id1, Motor_ID id2, Motor_ID id3, Motor_ID id4, int16_t speed, float* yaw, float* target_yaw) {
 8008054:	b590      	push	{r4, r7, lr}
 8008056:	b09f      	sub	sp, #124	@ 0x7c
 8008058:	af00      	add	r7, sp, #0
 800805a:	4604      	mov	r4, r0
 800805c:	4608      	mov	r0, r1
 800805e:	4611      	mov	r1, r2
 8008060:	461a      	mov	r2, r3
 8008062:	4623      	mov	r3, r4
 8008064:	71fb      	strb	r3, [r7, #7]
 8008066:	4603      	mov	r3, r0
 8008068:	71bb      	strb	r3, [r7, #6]
 800806a:	460b      	mov	r3, r1
 800806c:	717b      	strb	r3, [r7, #5]
 800806e:	4613      	mov	r3, r2
 8008070:	713b      	strb	r3, [r7, #4]
    //  HAL_GetTick 
    static uint32_t prev_tick = 0;
    uint32_t current_tick = HAL_GetTick();
 8008072:	f005 f8ed 	bl	800d250 <HAL_GetTick>
 8008076:	66b8      	str	r0, [r7, #104]	@ 0x68
    float dt = (current_tick - prev_tick) / 1000.0f;  // 
 8008078:	4b7d      	ldr	r3, [pc, #500]	@ (8008270 <Motor_Straight+0x21c>)
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800807e:	1ad3      	subs	r3, r2, r3
 8008080:	ee07 3a90 	vmov	s15, r3
 8008084:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008088:	eddf 6a7a 	vldr	s13, [pc, #488]	@ 8008274 <Motor_Straight+0x220>
 800808c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008090:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74
    prev_tick = current_tick;
 8008094:	4a76      	ldr	r2, [pc, #472]	@ (8008270 <Motor_Straight+0x21c>)
 8008096:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008098:	6013      	str	r3, [r2, #0]
        
    // 
    if (dt <= 0.001f) {
 800809a:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 800809e:	ed9f 7a76 	vldr	s14, [pc, #472]	@ 8008278 <Motor_Straight+0x224>
 80080a2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80080a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80080aa:	d801      	bhi.n	80080b0 <Motor_Straight+0x5c>
        dt = 0.001f;  // 1ms
 80080ac:	4b73      	ldr	r3, [pc, #460]	@ (800827c <Motor_Straight+0x228>)
 80080ae:	677b      	str	r3, [r7, #116]	@ 0x74

    // 
    static int32_t prev_enc1 = 0, prev_enc2 = 0, prev_enc3 = 0, prev_enc4 = 0;

    // 
    int32_t enc1 = Motor_GetEncoder(id1);
 80080b0:	79fb      	ldrb	r3, [r7, #7]
 80080b2:	4618      	mov	r0, r3
 80080b4:	f7ff ff60 	bl	8007f78 <Motor_GetEncoder>
 80080b8:	6678      	str	r0, [r7, #100]	@ 0x64
    int32_t enc2 = -Motor_GetEncoder(id2);
 80080ba:	79bb      	ldrb	r3, [r7, #6]
 80080bc:	4618      	mov	r0, r3
 80080be:	f7ff ff5b 	bl	8007f78 <Motor_GetEncoder>
 80080c2:	4603      	mov	r3, r0
 80080c4:	425b      	negs	r3, r3
 80080c6:	663b      	str	r3, [r7, #96]	@ 0x60
    int32_t enc3 = Motor_GetEncoder(id3);
 80080c8:	797b      	ldrb	r3, [r7, #5]
 80080ca:	4618      	mov	r0, r3
 80080cc:	f7ff ff54 	bl	8007f78 <Motor_GetEncoder>
 80080d0:	65f8      	str	r0, [r7, #92]	@ 0x5c
    int32_t enc4 = -Motor_GetEncoder(id4);
 80080d2:	793b      	ldrb	r3, [r7, #4]
 80080d4:	4618      	mov	r0, r3
 80080d6:	f7ff ff4f 	bl	8007f78 <Motor_GetEncoder>
 80080da:	4603      	mov	r3, r0
 80080dc:	425b      	negs	r3, r3
 80080de:	65bb      	str	r3, [r7, #88]	@ 0x58

    // 
    float speed1 = (enc1 - prev_enc1) / dt;
 80080e0:	4b67      	ldr	r3, [pc, #412]	@ (8008280 <Motor_Straight+0x22c>)
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80080e6:	1ad3      	subs	r3, r2, r3
 80080e8:	ee07 3a90 	vmov	s15, r3
 80080ec:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80080f0:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 80080f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80080f8:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
    float speed2 = (enc2 - prev_enc2) / dt;
 80080fc:	4b61      	ldr	r3, [pc, #388]	@ (8008284 <Motor_Straight+0x230>)
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008102:	1ad3      	subs	r3, r2, r3
 8008104:	ee07 3a90 	vmov	s15, r3
 8008108:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800810c:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 8008110:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008114:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    float speed3 = (enc3 - prev_enc3) / dt;
 8008118:	4b5b      	ldr	r3, [pc, #364]	@ (8008288 <Motor_Straight+0x234>)
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800811e:	1ad3      	subs	r3, r2, r3
 8008120:	ee07 3a90 	vmov	s15, r3
 8008124:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8008128:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 800812c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008130:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    float speed4 = (enc4 - prev_enc4) / dt;
 8008134:	4b55      	ldr	r3, [pc, #340]	@ (800828c <Motor_Straight+0x238>)
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800813a:	1ad3      	subs	r3, r2, r3
 800813c:	ee07 3a90 	vmov	s15, r3
 8008140:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8008144:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 8008148:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800814c:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
    // OLED_ShowNum(2,2,(int16_t)fabsf(speed3),4);  // 
    // OLED_ShowChar(2,9,speed4 >= 0 ? '+' : '-');  // 
    // OLED_ShowNum(2,10,(int16_t)fabsf(speed4),4);  // 

    // 
    prev_enc1 = enc1;
 8008150:	4a4b      	ldr	r2, [pc, #300]	@ (8008280 <Motor_Straight+0x22c>)
 8008152:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008154:	6013      	str	r3, [r2, #0]
    prev_enc2 = enc2;
 8008156:	4a4b      	ldr	r2, [pc, #300]	@ (8008284 <Motor_Straight+0x230>)
 8008158:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800815a:	6013      	str	r3, [r2, #0]
    prev_enc3 = enc3;
 800815c:	4a4a      	ldr	r2, [pc, #296]	@ (8008288 <Motor_Straight+0x234>)
 800815e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008160:	6013      	str	r3, [r2, #0]
    prev_enc4 = enc4;
 8008162:	4a4a      	ldr	r2, [pc, #296]	@ (800828c <Motor_Straight+0x238>)
 8008164:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008166:	6013      	str	r3, [r2, #0]

    // 
    float pitch, roll, current_yaw;
    if (MPU6050_DMP_Get_Data(&pitch, &roll, &current_yaw) != 0) {
 8008168:	f107 020c 	add.w	r2, r7, #12
 800816c:	f107 0110 	add.w	r1, r7, #16
 8008170:	f107 0314 	add.w	r3, r7, #20
 8008174:	4618      	mov	r0, r3
 8008176:	f7fc fb8f 	bl	8004898 <MPU6050_DMP_Get_Data>
 800817a:	4603      	mov	r3, r0
 800817c:	2b00      	cmp	r3, #0
 800817e:	f040 816a 	bne.w	8008456 <Motor_Straight+0x402>
        // Motor_SetSpeed(id2, 0);
        // Motor_SetSpeed(id3, 0);
        // Motor_SetSpeed(id4, 0);
        return;
    }
    *yaw = current_yaw;
 8008182:	68fa      	ldr	r2, [r7, #12]
 8008184:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008188:	601a      	str	r2, [r3, #0]

    // 
    float yaw_error = *target_yaw - *yaw;
 800818a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800818e:	ed93 7a00 	vldr	s14, [r3]
 8008192:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008196:	edd3 7a00 	vldr	s15, [r3]
 800819a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800819e:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70
    if (yaw_error > 180) yaw_error -= 360;
 80081a2:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 80081a6:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8008290 <Motor_Straight+0x23c>
 80081aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80081ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80081b2:	dd08      	ble.n	80081c6 <Motor_Straight+0x172>
 80081b4:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 80081b8:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8008294 <Motor_Straight+0x240>
 80081bc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80081c0:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70
 80081c4:	e010      	b.n	80081e8 <Motor_Straight+0x194>
    else if (yaw_error < -180) yaw_error += 360;
 80081c6:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 80081ca:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8008298 <Motor_Straight+0x244>
 80081ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80081d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80081d6:	d507      	bpl.n	80081e8 <Motor_Straight+0x194>
 80081d8:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 80081dc:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8008294 <Motor_Straight+0x240>
 80081e0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80081e4:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70

    // 
    float left_speed_error = speed1 - speed3;  // 
 80081e8:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 80081ec:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 80081f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80081f4:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
    float right_speed_error = speed2 - speed4;  // 
 80081f8:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 80081fc:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8008200:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008204:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
    float position_speed_error = (left_speed_error + right_speed_error) / 2;  // 
 8008208:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 800820c:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8008210:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008214:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8008218:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800821c:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

    //  - 
    float base_speed = speed;
 8008220:	f9b7 3088 	ldrsh.w	r3, [r7, #136]	@ 0x88
 8008224:	ee07 3a90 	vmov	s15, r3
 8008228:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800822c:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
    
    // PID
    float max_pid_output = base_speed * 0.3f;
 8008230:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8008234:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800829c <Motor_Straight+0x248>
 8008238:	ee67 7a87 	vmul.f32	s15, s15, s14
 800823c:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    
    // PID
    float yaw_pid_output = 0.0f;
 8008240:	f04f 0300 	mov.w	r3, #0
 8008244:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (fabs(yaw_error) > 0.5f) {
 8008246:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 800824a:	eef0 7ae7 	vabs.f32	s15, s15
 800824e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8008252:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008256:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800825a:	dd23      	ble.n	80082a4 <Motor_Straight+0x250>
        yaw_pid_output = PID_Calculate(&pid_yaw, yaw_error, dt);
 800825c:	edd7 0a1d 	vldr	s1, [r7, #116]	@ 0x74
 8008260:	ed97 0a1c 	vldr	s0, [r7, #112]	@ 0x70
 8008264:	480e      	ldr	r0, [pc, #56]	@ (80082a0 <Motor_Straight+0x24c>)
 8008266:	f003 f87d 	bl	800b364 <PID_Calculate>
 800826a:	ed87 0a1b 	vstr	s0, [r7, #108]	@ 0x6c
 800826e:	e01c      	b.n	80082aa <Motor_Straight+0x256>
 8008270:	200005ec 	.word	0x200005ec
 8008274:	447a0000 	.word	0x447a0000
 8008278:	3a83126f 	.word	0x3a83126f
 800827c:	3a83126f 	.word	0x3a83126f
 8008280:	200005f0 	.word	0x200005f0
 8008284:	200005f4 	.word	0x200005f4
 8008288:	200005f8 	.word	0x200005f8
 800828c:	200005fc 	.word	0x200005fc
 8008290:	43340000 	.word	0x43340000
 8008294:	43b40000 	.word	0x43b40000
 8008298:	c3340000 	.word	0xc3340000
 800829c:	3e99999a 	.word	0x3e99999a
 80082a0:	20000068 	.word	0x20000068
        // yaw_pid_output = fmaxf(fminf(yaw_pid_output, max_pid_output*1), -max_pid_output*1);
    } else {
        // 1PID
        PID_Reset(&pid_yaw);
 80082a4:	486e      	ldr	r0, [pc, #440]	@ (8008460 <Motor_Straight+0x40c>)
 80082a6:	f003 f8d9 	bl	800b45c <PID_Reset>
    }
    
    // PID
    float left_pid_output = PID_Calculate(&pid_front, left_speed_error, dt);
 80082aa:	edd7 0a1d 	vldr	s1, [r7, #116]	@ 0x74
 80082ae:	ed97 0a11 	vldr	s0, [r7, #68]	@ 0x44
 80082b2:	486c      	ldr	r0, [pc, #432]	@ (8008464 <Motor_Straight+0x410>)
 80082b4:	f003 f856 	bl	800b364 <PID_Calculate>
 80082b8:	ed87 0a0c 	vstr	s0, [r7, #48]	@ 0x30
    float right_pid_output = PID_Calculate(&pid_rear, right_speed_error, dt);
 80082bc:	edd7 0a1d 	vldr	s1, [r7, #116]	@ 0x74
 80082c0:	ed97 0a10 	vldr	s0, [r7, #64]	@ 0x40
 80082c4:	4868      	ldr	r0, [pc, #416]	@ (8008468 <Motor_Straight+0x414>)
 80082c6:	f003 f84d 	bl	800b364 <PID_Calculate>
 80082ca:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
    float position_pid_output = PID_Calculate(&pid_position, position_speed_error + yaw_pid_output, dt);
 80082ce:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 80082d2:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 80082d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80082da:	edd7 0a1d 	vldr	s1, [r7, #116]	@ 0x74
 80082de:	eeb0 0a67 	vmov.f32	s0, s15
 80082e2:	4862      	ldr	r0, [pc, #392]	@ (800846c <Motor_Straight+0x418>)
 80082e4:	f003 f83e 	bl	800b364 <PID_Calculate>
 80082e8:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28
    // left_pid_output = fmaxf(fminf(left_pid_output, max_pid_output*1), -max_pid_output*1);
    // right_pid_output = fmaxf(fminf(right_pid_output, max_pid_output*1), -max_pid_output*1);
    // position_pid_output = fmaxf(fminf(position_pid_output, max_pid_output*1), -max_pid_output*1);
    
    //  - 
    float motor_speed1 = -(base_speed - left_pid_output - position_pid_output - yaw_pid_output);  // 
 80082ec:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 80082f0:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80082f4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80082f8:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80082fc:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008300:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8008304:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008308:	eef1 7a67 	vneg.f32	s15, s15
 800830c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    float motor_speed3 = (base_speed + left_pid_output - position_pid_output - yaw_pid_output);   // 
 8008310:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8008314:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8008318:	ee37 7a27 	vadd.f32	s14, s14, s15
 800831c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8008320:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008324:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8008328:	ee77 7a67 	vsub.f32	s15, s14, s15
 800832c:	edc7 7a08 	vstr	s15, [r7, #32]
    
    //  - 
    float motor_speed2 = (base_speed - right_pid_output + position_pid_output + yaw_pid_output);  // 
 8008330:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8008334:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8008338:	ee37 7a67 	vsub.f32	s14, s14, s15
 800833c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8008340:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008344:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 8008348:	ee77 7a27 	vadd.f32	s15, s14, s15
 800834c:	edc7 7a07 	vstr	s15, [r7, #28]
    float motor_speed4 = -(base_speed + right_pid_output + position_pid_output + yaw_pid_output); // 
 8008350:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8008354:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8008358:	ee37 7a27 	vadd.f32	s14, s14, s15
 800835c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8008360:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008364:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8008368:	ee77 7a27 	vadd.f32	s15, s14, s15
 800836c:	eef1 7a67 	vneg.f32	s15, s15
 8008370:	edc7 7a06 	vstr	s15, [r7, #24]

    // 
    motor_speed1 = fmaxf(fminf(motor_speed1, 100.0f), -100.0f);
 8008374:	eddf 0a3e 	vldr	s1, [pc, #248]	@ 8008470 <Motor_Straight+0x41c>
 8008378:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 800837c:	f00b fff5 	bl	801436a <fminf>
 8008380:	eef0 7a40 	vmov.f32	s15, s0
 8008384:	eddf 0a3b 	vldr	s1, [pc, #236]	@ 8008474 <Motor_Straight+0x420>
 8008388:	eeb0 0a67 	vmov.f32	s0, s15
 800838c:	f00b ffd0 	bl	8014330 <fmaxf>
 8008390:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
    motor_speed2 = fmaxf(fminf(motor_speed2, 100.0f), -100.0f);
 8008394:	eddf 0a36 	vldr	s1, [pc, #216]	@ 8008470 <Motor_Straight+0x41c>
 8008398:	ed97 0a07 	vldr	s0, [r7, #28]
 800839c:	f00b ffe5 	bl	801436a <fminf>
 80083a0:	eef0 7a40 	vmov.f32	s15, s0
 80083a4:	eddf 0a33 	vldr	s1, [pc, #204]	@ 8008474 <Motor_Straight+0x420>
 80083a8:	eeb0 0a67 	vmov.f32	s0, s15
 80083ac:	f00b ffc0 	bl	8014330 <fmaxf>
 80083b0:	ed87 0a07 	vstr	s0, [r7, #28]
    motor_speed3 = fmaxf(fminf(motor_speed3, 100.0f), -100.0f);
 80083b4:	eddf 0a2e 	vldr	s1, [pc, #184]	@ 8008470 <Motor_Straight+0x41c>
 80083b8:	ed97 0a08 	vldr	s0, [r7, #32]
 80083bc:	f00b ffd5 	bl	801436a <fminf>
 80083c0:	eef0 7a40 	vmov.f32	s15, s0
 80083c4:	eddf 0a2b 	vldr	s1, [pc, #172]	@ 8008474 <Motor_Straight+0x420>
 80083c8:	eeb0 0a67 	vmov.f32	s0, s15
 80083cc:	f00b ffb0 	bl	8014330 <fmaxf>
 80083d0:	ed87 0a08 	vstr	s0, [r7, #32]
    motor_speed4 = fmaxf(fminf(motor_speed4, 100.0f), -100.0f);
 80083d4:	eddf 0a26 	vldr	s1, [pc, #152]	@ 8008470 <Motor_Straight+0x41c>
 80083d8:	ed97 0a06 	vldr	s0, [r7, #24]
 80083dc:	f00b ffc5 	bl	801436a <fminf>
 80083e0:	eef0 7a40 	vmov.f32	s15, s0
 80083e4:	eddf 0a23 	vldr	s1, [pc, #140]	@ 8008474 <Motor_Straight+0x420>
 80083e8:	eeb0 0a67 	vmov.f32	s0, s15
 80083ec:	f00b ffa0 	bl	8014330 <fmaxf>
 80083f0:	ed87 0a06 	vstr	s0, [r7, #24]

    // 
    Motor_SetSpeed(id1, motor_speed1);
 80083f4:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80083f8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80083fc:	ee17 3a90 	vmov	r3, s15
 8008400:	b21a      	sxth	r2, r3
 8008402:	79fb      	ldrb	r3, [r7, #7]
 8008404:	4611      	mov	r1, r2
 8008406:	4618      	mov	r0, r3
 8008408:	f7ff fca4 	bl	8007d54 <Motor_SetSpeed>
    Motor_SetSpeed(id2, motor_speed2);
 800840c:	edd7 7a07 	vldr	s15, [r7, #28]
 8008410:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008414:	ee17 3a90 	vmov	r3, s15
 8008418:	b21a      	sxth	r2, r3
 800841a:	79bb      	ldrb	r3, [r7, #6]
 800841c:	4611      	mov	r1, r2
 800841e:	4618      	mov	r0, r3
 8008420:	f7ff fc98 	bl	8007d54 <Motor_SetSpeed>
    Motor_SetSpeed(id3, motor_speed3);
 8008424:	edd7 7a08 	vldr	s15, [r7, #32]
 8008428:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800842c:	ee17 3a90 	vmov	r3, s15
 8008430:	b21a      	sxth	r2, r3
 8008432:	797b      	ldrb	r3, [r7, #5]
 8008434:	4611      	mov	r1, r2
 8008436:	4618      	mov	r0, r3
 8008438:	f7ff fc8c 	bl	8007d54 <Motor_SetSpeed>
    Motor_SetSpeed(id4, motor_speed4);
 800843c:	edd7 7a06 	vldr	s15, [r7, #24]
 8008440:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008444:	ee17 3a90 	vmov	r3, s15
 8008448:	b21a      	sxth	r2, r3
 800844a:	793b      	ldrb	r3, [r7, #4]
 800844c:	4611      	mov	r1, r2
 800844e:	4618      	mov	r0, r3
 8008450:	f7ff fc80 	bl	8007d54 <Motor_SetSpeed>
 8008454:	e000      	b.n	8008458 <Motor_Straight+0x404>
        return;
 8008456:	bf00      	nop
}
 8008458:	377c      	adds	r7, #124	@ 0x7c
 800845a:	46bd      	mov	sp, r7
 800845c:	bd90      	pop	{r4, r7, pc}
 800845e:	bf00      	nop
 8008460:	20000068 	.word	0x20000068
 8008464:	20000080 	.word	0x20000080
 8008468:	20000098 	.word	0x20000098
 800846c:	200000b0 	.word	0x200000b0
 8008470:	42c80000 	.word	0x42c80000
 8008474:	c2c80000 	.word	0xc2c80000

08008478 <Adjust_Left_Motors_By_Distance>:
}

#define magnification 0.9
#define magnification_close 0.8

void Adjust_Left_Motors_By_Distance(Motor_ID id1, Motor_ID id3, Motor_ID id2, Motor_ID id4, float raw_distance, float threshold) {
 8008478:	b590      	push	{r4, r7, lr}
 800847a:	b091      	sub	sp, #68	@ 0x44
 800847c:	af00      	add	r7, sp, #0
 800847e:	4604      	mov	r4, r0
 8008480:	4608      	mov	r0, r1
 8008482:	4611      	mov	r1, r2
 8008484:	461a      	mov	r2, r3
 8008486:	ed87 0a02 	vstr	s0, [r7, #8]
 800848a:	edc7 0a01 	vstr	s1, [r7, #4]
 800848e:	4623      	mov	r3, r4
 8008490:	73fb      	strb	r3, [r7, #15]
 8008492:	4603      	mov	r3, r0
 8008494:	73bb      	strb	r3, [r7, #14]
 8008496:	460b      	mov	r3, r1
 8008498:	737b      	strb	r3, [r7, #13]
 800849a:	4613      	mov	r3, r2
 800849c:	733b      	strb	r3, [r7, #12]
    static uint32_t adjust_start_time = 0;
    static uint32_t last_adjustment_time = 0;  // 
    const uint32_t COOLDOWN_PERIOD = 500;    // 0.5
 800849e:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80084a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    const uint32_t ADJUST_DURATION = 300;      // 300ms
 80084a4:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 80084a8:	63bb      	str	r3, [r7, #56]	@ 0x38
    const float SPEED_ADJUST_RATIO = 0.1f;     // 10%
 80084aa:	4b9a      	ldr	r3, [pc, #616]	@ (8008714 <Adjust_Left_Motors_By_Distance+0x29c>)
 80084ac:	637b      	str	r3, [r7, #52]	@ 0x34
    
    // 
    if (HAL_GetTick() - last_adjustment_time < COOLDOWN_PERIOD) {
 80084ae:	f004 fecf 	bl	800d250 <HAL_GetTick>
 80084b2:	4602      	mov	r2, r0
 80084b4:	4b98      	ldr	r3, [pc, #608]	@ (8008718 <Adjust_Left_Motors_By_Distance+0x2a0>)
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	1ad3      	subs	r3, r2, r3
 80084ba:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80084bc:	429a      	cmp	r2, r3
 80084be:	f200 8789 	bhi.w	80093d4 <Adjust_Left_Motors_By_Distance+0xf5c>
        return;
    }
    
    // 
    uint32_t current_speed1 = __HAL_TIM_GET_COMPARE(motors[id1].pwm_tim, motors[id1].pwm_channel);
 80084c2:	7bfa      	ldrb	r2, [r7, #15]
 80084c4:	4995      	ldr	r1, [pc, #596]	@ (800871c <Adjust_Left_Motors_By_Distance+0x2a4>)
 80084c6:	4613      	mov	r3, r2
 80084c8:	00db      	lsls	r3, r3, #3
 80084ca:	4413      	add	r3, r2
 80084cc:	009b      	lsls	r3, r3, #2
 80084ce:	440b      	add	r3, r1
 80084d0:	3304      	adds	r3, #4
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d10a      	bne.n	80084ee <Adjust_Left_Motors_By_Distance+0x76>
 80084d8:	7bfa      	ldrb	r2, [r7, #15]
 80084da:	4990      	ldr	r1, [pc, #576]	@ (800871c <Adjust_Left_Motors_By_Distance+0x2a4>)
 80084dc:	4613      	mov	r3, r2
 80084de:	00db      	lsls	r3, r3, #3
 80084e0:	4413      	add	r3, r2
 80084e2:	009b      	lsls	r3, r3, #2
 80084e4:	440b      	add	r3, r1
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80084ec:	e035      	b.n	800855a <Adjust_Left_Motors_By_Distance+0xe2>
 80084ee:	7bfa      	ldrb	r2, [r7, #15]
 80084f0:	498a      	ldr	r1, [pc, #552]	@ (800871c <Adjust_Left_Motors_By_Distance+0x2a4>)
 80084f2:	4613      	mov	r3, r2
 80084f4:	00db      	lsls	r3, r3, #3
 80084f6:	4413      	add	r3, r2
 80084f8:	009b      	lsls	r3, r3, #2
 80084fa:	440b      	add	r3, r1
 80084fc:	3304      	adds	r3, #4
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	2b04      	cmp	r3, #4
 8008502:	d10a      	bne.n	800851a <Adjust_Left_Motors_By_Distance+0xa2>
 8008504:	7bfa      	ldrb	r2, [r7, #15]
 8008506:	4985      	ldr	r1, [pc, #532]	@ (800871c <Adjust_Left_Motors_By_Distance+0x2a4>)
 8008508:	4613      	mov	r3, r2
 800850a:	00db      	lsls	r3, r3, #3
 800850c:	4413      	add	r3, r2
 800850e:	009b      	lsls	r3, r3, #2
 8008510:	440b      	add	r3, r1
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008518:	e01f      	b.n	800855a <Adjust_Left_Motors_By_Distance+0xe2>
 800851a:	7bfa      	ldrb	r2, [r7, #15]
 800851c:	497f      	ldr	r1, [pc, #508]	@ (800871c <Adjust_Left_Motors_By_Distance+0x2a4>)
 800851e:	4613      	mov	r3, r2
 8008520:	00db      	lsls	r3, r3, #3
 8008522:	4413      	add	r3, r2
 8008524:	009b      	lsls	r3, r3, #2
 8008526:	440b      	add	r3, r1
 8008528:	3304      	adds	r3, #4
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	2b08      	cmp	r3, #8
 800852e:	d10a      	bne.n	8008546 <Adjust_Left_Motors_By_Distance+0xce>
 8008530:	7bfa      	ldrb	r2, [r7, #15]
 8008532:	497a      	ldr	r1, [pc, #488]	@ (800871c <Adjust_Left_Motors_By_Distance+0x2a4>)
 8008534:	4613      	mov	r3, r2
 8008536:	00db      	lsls	r3, r3, #3
 8008538:	4413      	add	r3, r2
 800853a:	009b      	lsls	r3, r3, #2
 800853c:	440b      	add	r3, r1
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008544:	e009      	b.n	800855a <Adjust_Left_Motors_By_Distance+0xe2>
 8008546:	7bfa      	ldrb	r2, [r7, #15]
 8008548:	4974      	ldr	r1, [pc, #464]	@ (800871c <Adjust_Left_Motors_By_Distance+0x2a4>)
 800854a:	4613      	mov	r3, r2
 800854c:	00db      	lsls	r3, r3, #3
 800854e:	4413      	add	r3, r2
 8008550:	009b      	lsls	r3, r3, #2
 8008552:	440b      	add	r3, r1
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800855a:	633b      	str	r3, [r7, #48]	@ 0x30
    uint32_t current_speed2 = __HAL_TIM_GET_COMPARE(motors[id2].pwm_tim, motors[id2].pwm_channel);
 800855c:	7b7a      	ldrb	r2, [r7, #13]
 800855e:	496f      	ldr	r1, [pc, #444]	@ (800871c <Adjust_Left_Motors_By_Distance+0x2a4>)
 8008560:	4613      	mov	r3, r2
 8008562:	00db      	lsls	r3, r3, #3
 8008564:	4413      	add	r3, r2
 8008566:	009b      	lsls	r3, r3, #2
 8008568:	440b      	add	r3, r1
 800856a:	3304      	adds	r3, #4
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	2b00      	cmp	r3, #0
 8008570:	d10a      	bne.n	8008588 <Adjust_Left_Motors_By_Distance+0x110>
 8008572:	7b7a      	ldrb	r2, [r7, #13]
 8008574:	4969      	ldr	r1, [pc, #420]	@ (800871c <Adjust_Left_Motors_By_Distance+0x2a4>)
 8008576:	4613      	mov	r3, r2
 8008578:	00db      	lsls	r3, r3, #3
 800857a:	4413      	add	r3, r2
 800857c:	009b      	lsls	r3, r3, #2
 800857e:	440b      	add	r3, r1
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008586:	e035      	b.n	80085f4 <Adjust_Left_Motors_By_Distance+0x17c>
 8008588:	7b7a      	ldrb	r2, [r7, #13]
 800858a:	4964      	ldr	r1, [pc, #400]	@ (800871c <Adjust_Left_Motors_By_Distance+0x2a4>)
 800858c:	4613      	mov	r3, r2
 800858e:	00db      	lsls	r3, r3, #3
 8008590:	4413      	add	r3, r2
 8008592:	009b      	lsls	r3, r3, #2
 8008594:	440b      	add	r3, r1
 8008596:	3304      	adds	r3, #4
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	2b04      	cmp	r3, #4
 800859c:	d10a      	bne.n	80085b4 <Adjust_Left_Motors_By_Distance+0x13c>
 800859e:	7b7a      	ldrb	r2, [r7, #13]
 80085a0:	495e      	ldr	r1, [pc, #376]	@ (800871c <Adjust_Left_Motors_By_Distance+0x2a4>)
 80085a2:	4613      	mov	r3, r2
 80085a4:	00db      	lsls	r3, r3, #3
 80085a6:	4413      	add	r3, r2
 80085a8:	009b      	lsls	r3, r3, #2
 80085aa:	440b      	add	r3, r1
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085b2:	e01f      	b.n	80085f4 <Adjust_Left_Motors_By_Distance+0x17c>
 80085b4:	7b7a      	ldrb	r2, [r7, #13]
 80085b6:	4959      	ldr	r1, [pc, #356]	@ (800871c <Adjust_Left_Motors_By_Distance+0x2a4>)
 80085b8:	4613      	mov	r3, r2
 80085ba:	00db      	lsls	r3, r3, #3
 80085bc:	4413      	add	r3, r2
 80085be:	009b      	lsls	r3, r3, #2
 80085c0:	440b      	add	r3, r1
 80085c2:	3304      	adds	r3, #4
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	2b08      	cmp	r3, #8
 80085c8:	d10a      	bne.n	80085e0 <Adjust_Left_Motors_By_Distance+0x168>
 80085ca:	7b7a      	ldrb	r2, [r7, #13]
 80085cc:	4953      	ldr	r1, [pc, #332]	@ (800871c <Adjust_Left_Motors_By_Distance+0x2a4>)
 80085ce:	4613      	mov	r3, r2
 80085d0:	00db      	lsls	r3, r3, #3
 80085d2:	4413      	add	r3, r2
 80085d4:	009b      	lsls	r3, r3, #2
 80085d6:	440b      	add	r3, r1
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085de:	e009      	b.n	80085f4 <Adjust_Left_Motors_By_Distance+0x17c>
 80085e0:	7b7a      	ldrb	r2, [r7, #13]
 80085e2:	494e      	ldr	r1, [pc, #312]	@ (800871c <Adjust_Left_Motors_By_Distance+0x2a4>)
 80085e4:	4613      	mov	r3, r2
 80085e6:	00db      	lsls	r3, r3, #3
 80085e8:	4413      	add	r3, r2
 80085ea:	009b      	lsls	r3, r3, #2
 80085ec:	440b      	add	r3, r1
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint32_t current_speed3 = __HAL_TIM_GET_COMPARE(motors[id3].pwm_tim, motors[id3].pwm_channel);
 80085f6:	7bba      	ldrb	r2, [r7, #14]
 80085f8:	4948      	ldr	r1, [pc, #288]	@ (800871c <Adjust_Left_Motors_By_Distance+0x2a4>)
 80085fa:	4613      	mov	r3, r2
 80085fc:	00db      	lsls	r3, r3, #3
 80085fe:	4413      	add	r3, r2
 8008600:	009b      	lsls	r3, r3, #2
 8008602:	440b      	add	r3, r1
 8008604:	3304      	adds	r3, #4
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	2b00      	cmp	r3, #0
 800860a:	d10a      	bne.n	8008622 <Adjust_Left_Motors_By_Distance+0x1aa>
 800860c:	7bba      	ldrb	r2, [r7, #14]
 800860e:	4943      	ldr	r1, [pc, #268]	@ (800871c <Adjust_Left_Motors_By_Distance+0x2a4>)
 8008610:	4613      	mov	r3, r2
 8008612:	00db      	lsls	r3, r3, #3
 8008614:	4413      	add	r3, r2
 8008616:	009b      	lsls	r3, r3, #2
 8008618:	440b      	add	r3, r1
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008620:	e035      	b.n	800868e <Adjust_Left_Motors_By_Distance+0x216>
 8008622:	7bba      	ldrb	r2, [r7, #14]
 8008624:	493d      	ldr	r1, [pc, #244]	@ (800871c <Adjust_Left_Motors_By_Distance+0x2a4>)
 8008626:	4613      	mov	r3, r2
 8008628:	00db      	lsls	r3, r3, #3
 800862a:	4413      	add	r3, r2
 800862c:	009b      	lsls	r3, r3, #2
 800862e:	440b      	add	r3, r1
 8008630:	3304      	adds	r3, #4
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	2b04      	cmp	r3, #4
 8008636:	d10a      	bne.n	800864e <Adjust_Left_Motors_By_Distance+0x1d6>
 8008638:	7bba      	ldrb	r2, [r7, #14]
 800863a:	4938      	ldr	r1, [pc, #224]	@ (800871c <Adjust_Left_Motors_By_Distance+0x2a4>)
 800863c:	4613      	mov	r3, r2
 800863e:	00db      	lsls	r3, r3, #3
 8008640:	4413      	add	r3, r2
 8008642:	009b      	lsls	r3, r3, #2
 8008644:	440b      	add	r3, r1
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800864c:	e01f      	b.n	800868e <Adjust_Left_Motors_By_Distance+0x216>
 800864e:	7bba      	ldrb	r2, [r7, #14]
 8008650:	4932      	ldr	r1, [pc, #200]	@ (800871c <Adjust_Left_Motors_By_Distance+0x2a4>)
 8008652:	4613      	mov	r3, r2
 8008654:	00db      	lsls	r3, r3, #3
 8008656:	4413      	add	r3, r2
 8008658:	009b      	lsls	r3, r3, #2
 800865a:	440b      	add	r3, r1
 800865c:	3304      	adds	r3, #4
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	2b08      	cmp	r3, #8
 8008662:	d10a      	bne.n	800867a <Adjust_Left_Motors_By_Distance+0x202>
 8008664:	7bba      	ldrb	r2, [r7, #14]
 8008666:	492d      	ldr	r1, [pc, #180]	@ (800871c <Adjust_Left_Motors_By_Distance+0x2a4>)
 8008668:	4613      	mov	r3, r2
 800866a:	00db      	lsls	r3, r3, #3
 800866c:	4413      	add	r3, r2
 800866e:	009b      	lsls	r3, r3, #2
 8008670:	440b      	add	r3, r1
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008678:	e009      	b.n	800868e <Adjust_Left_Motors_By_Distance+0x216>
 800867a:	7bba      	ldrb	r2, [r7, #14]
 800867c:	4927      	ldr	r1, [pc, #156]	@ (800871c <Adjust_Left_Motors_By_Distance+0x2a4>)
 800867e:	4613      	mov	r3, r2
 8008680:	00db      	lsls	r3, r3, #3
 8008682:	4413      	add	r3, r2
 8008684:	009b      	lsls	r3, r3, #2
 8008686:	440b      	add	r3, r1
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800868e:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint32_t current_speed4 = __HAL_TIM_GET_COMPARE(motors[id4].pwm_tim, motors[id4].pwm_channel);
 8008690:	7b3a      	ldrb	r2, [r7, #12]
 8008692:	4922      	ldr	r1, [pc, #136]	@ (800871c <Adjust_Left_Motors_By_Distance+0x2a4>)
 8008694:	4613      	mov	r3, r2
 8008696:	00db      	lsls	r3, r3, #3
 8008698:	4413      	add	r3, r2
 800869a:	009b      	lsls	r3, r3, #2
 800869c:	440b      	add	r3, r1
 800869e:	3304      	adds	r3, #4
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d10a      	bne.n	80086bc <Adjust_Left_Motors_By_Distance+0x244>
 80086a6:	7b3a      	ldrb	r2, [r7, #12]
 80086a8:	491c      	ldr	r1, [pc, #112]	@ (800871c <Adjust_Left_Motors_By_Distance+0x2a4>)
 80086aa:	4613      	mov	r3, r2
 80086ac:	00db      	lsls	r3, r3, #3
 80086ae:	4413      	add	r3, r2
 80086b0:	009b      	lsls	r3, r3, #2
 80086b2:	440b      	add	r3, r1
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80086ba:	e03b      	b.n	8008734 <Adjust_Left_Motors_By_Distance+0x2bc>
 80086bc:	7b3a      	ldrb	r2, [r7, #12]
 80086be:	4917      	ldr	r1, [pc, #92]	@ (800871c <Adjust_Left_Motors_By_Distance+0x2a4>)
 80086c0:	4613      	mov	r3, r2
 80086c2:	00db      	lsls	r3, r3, #3
 80086c4:	4413      	add	r3, r2
 80086c6:	009b      	lsls	r3, r3, #2
 80086c8:	440b      	add	r3, r1
 80086ca:	3304      	adds	r3, #4
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	2b04      	cmp	r3, #4
 80086d0:	d10a      	bne.n	80086e8 <Adjust_Left_Motors_By_Distance+0x270>
 80086d2:	7b3a      	ldrb	r2, [r7, #12]
 80086d4:	4911      	ldr	r1, [pc, #68]	@ (800871c <Adjust_Left_Motors_By_Distance+0x2a4>)
 80086d6:	4613      	mov	r3, r2
 80086d8:	00db      	lsls	r3, r3, #3
 80086da:	4413      	add	r3, r2
 80086dc:	009b      	lsls	r3, r3, #2
 80086de:	440b      	add	r3, r1
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086e6:	e025      	b.n	8008734 <Adjust_Left_Motors_By_Distance+0x2bc>
 80086e8:	7b3a      	ldrb	r2, [r7, #12]
 80086ea:	490c      	ldr	r1, [pc, #48]	@ (800871c <Adjust_Left_Motors_By_Distance+0x2a4>)
 80086ec:	4613      	mov	r3, r2
 80086ee:	00db      	lsls	r3, r3, #3
 80086f0:	4413      	add	r3, r2
 80086f2:	009b      	lsls	r3, r3, #2
 80086f4:	440b      	add	r3, r1
 80086f6:	3304      	adds	r3, #4
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	2b08      	cmp	r3, #8
 80086fc:	d110      	bne.n	8008720 <Adjust_Left_Motors_By_Distance+0x2a8>
 80086fe:	7b3a      	ldrb	r2, [r7, #12]
 8008700:	4906      	ldr	r1, [pc, #24]	@ (800871c <Adjust_Left_Motors_By_Distance+0x2a4>)
 8008702:	4613      	mov	r3, r2
 8008704:	00db      	lsls	r3, r3, #3
 8008706:	4413      	add	r3, r2
 8008708:	009b      	lsls	r3, r3, #2
 800870a:	440b      	add	r3, r1
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008712:	e00f      	b.n	8008734 <Adjust_Left_Motors_By_Distance+0x2bc>
 8008714:	3dcccccd 	.word	0x3dcccccd
 8008718:	20000600 	.word	0x20000600
 800871c:	20000384 	.word	0x20000384
 8008720:	7b3a      	ldrb	r2, [r7, #12]
 8008722:	49a8      	ldr	r1, [pc, #672]	@ (80089c4 <Adjust_Left_Motors_By_Distance+0x54c>)
 8008724:	4613      	mov	r3, r2
 8008726:	00db      	lsls	r3, r3, #3
 8008728:	4413      	add	r3, r2
 800872a:	009b      	lsls	r3, r3, #2
 800872c:	440b      	add	r3, r1
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008734:	627b      	str	r3, [r7, #36]	@ 0x24
    
    // 
    uint32_t speed_adjust1 = current_speed1 * SPEED_ADJUST_RATIO;
 8008736:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008738:	ee07 3a90 	vmov	s15, r3
 800873c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008740:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8008744:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008748:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800874c:	ee17 3a90 	vmov	r3, s15
 8008750:	623b      	str	r3, [r7, #32]
    uint32_t speed_adjust2 = current_speed2 * SPEED_ADJUST_RATIO;
 8008752:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008754:	ee07 3a90 	vmov	s15, r3
 8008758:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800875c:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8008760:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008764:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008768:	ee17 3a90 	vmov	r3, s15
 800876c:	61fb      	str	r3, [r7, #28]
    uint32_t speed_adjust3 = current_speed3 * SPEED_ADJUST_RATIO;
 800876e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008770:	ee07 3a90 	vmov	s15, r3
 8008774:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008778:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800877c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008780:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008784:	ee17 3a90 	vmov	r3, s15
 8008788:	61bb      	str	r3, [r7, #24]
    uint32_t speed_adjust4 = current_speed4 * SPEED_ADJUST_RATIO;
 800878a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800878c:	ee07 3a90 	vmov	s15, r3
 8008790:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008794:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8008798:	ee67 7a27 	vmul.f32	s15, s14, s15
 800879c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80087a0:	ee17 3a90 	vmov	r3, s15
 80087a4:	617b      	str	r3, [r7, #20]
    
    // 
    if (adjust_start_time != 0) {
 80087a6:	4b88      	ldr	r3, [pc, #544]	@ (80089c8 <Adjust_Left_Motors_By_Distance+0x550>)
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	f000 830f 	beq.w	8008dce <Adjust_Left_Motors_By_Distance+0x956>
        if (HAL_GetTick() - adjust_start_time >= ADJUST_DURATION) {
 80087b0:	f004 fd4e 	bl	800d250 <HAL_GetTick>
 80087b4:	4602      	mov	r2, r0
 80087b6:	4b84      	ldr	r3, [pc, #528]	@ (80089c8 <Adjust_Left_Motors_By_Distance+0x550>)
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	1ad3      	subs	r3, r2, r3
 80087bc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80087be:	429a      	cmp	r2, r3
 80087c0:	d809      	bhi.n	80087d6 <Adjust_Left_Motors_By_Distance+0x35e>
            // 
            adjust_start_time = 0;
 80087c2:	4b81      	ldr	r3, [pc, #516]	@ (80089c8 <Adjust_Left_Motors_By_Distance+0x550>)
 80087c4:	2200      	movs	r2, #0
 80087c6:	601a      	str	r2, [r3, #0]
            last_adjustment_time = HAL_GetTick();
 80087c8:	f004 fd42 	bl	800d250 <HAL_GetTick>
 80087cc:	4603      	mov	r3, r0
 80087ce:	4a7f      	ldr	r2, [pc, #508]	@ (80089cc <Adjust_Left_Motors_By_Distance+0x554>)
 80087d0:	6013      	str	r3, [r2, #0]
            return;
 80087d2:	f000 be00 	b.w	80093d6 <Adjust_Left_Motors_By_Distance+0xf5e>
        }
        // 
        if (raw_distance >= 22 && raw_distance <= 45) {
 80087d6:	edd7 7a02 	vldr	s15, [r7, #8]
 80087da:	eeb3 7a06 	vmov.f32	s14, #54	@ 0x41b00000  22.0
 80087de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80087e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80087e6:	f2c0 8174 	blt.w	8008ad2 <Adjust_Left_Motors_By_Distance+0x65a>
 80087ea:	edd7 7a02 	vldr	s15, [r7, #8]
 80087ee:	ed9f 7a78 	vldr	s14, [pc, #480]	@ 80089d0 <Adjust_Left_Motors_By_Distance+0x558>
 80087f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80087f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80087fa:	f200 816a 	bhi.w	8008ad2 <Adjust_Left_Motors_By_Distance+0x65a>
            // 
            __HAL_TIM_SET_COMPARE(motors[id1].pwm_tim, motors[id1].pwm_channel, current_speed1 + speed_adjust1);  // 
 80087fe:	7bfa      	ldrb	r2, [r7, #15]
 8008800:	4970      	ldr	r1, [pc, #448]	@ (80089c4 <Adjust_Left_Motors_By_Distance+0x54c>)
 8008802:	4613      	mov	r3, r2
 8008804:	00db      	lsls	r3, r3, #3
 8008806:	4413      	add	r3, r2
 8008808:	009b      	lsls	r3, r3, #2
 800880a:	440b      	add	r3, r1
 800880c:	3304      	adds	r3, #4
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	2b00      	cmp	r3, #0
 8008812:	d10d      	bne.n	8008830 <Adjust_Left_Motors_By_Distance+0x3b8>
 8008814:	7bfa      	ldrb	r2, [r7, #15]
 8008816:	496b      	ldr	r1, [pc, #428]	@ (80089c4 <Adjust_Left_Motors_By_Distance+0x54c>)
 8008818:	4613      	mov	r3, r2
 800881a:	00db      	lsls	r3, r3, #3
 800881c:	4413      	add	r3, r2
 800881e:	009b      	lsls	r3, r3, #2
 8008820:	440b      	add	r3, r1
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008828:	6a3a      	ldr	r2, [r7, #32]
 800882a:	440a      	add	r2, r1
 800882c:	635a      	str	r2, [r3, #52]	@ 0x34
 800882e:	e03e      	b.n	80088ae <Adjust_Left_Motors_By_Distance+0x436>
 8008830:	7bfa      	ldrb	r2, [r7, #15]
 8008832:	4964      	ldr	r1, [pc, #400]	@ (80089c4 <Adjust_Left_Motors_By_Distance+0x54c>)
 8008834:	4613      	mov	r3, r2
 8008836:	00db      	lsls	r3, r3, #3
 8008838:	4413      	add	r3, r2
 800883a:	009b      	lsls	r3, r3, #2
 800883c:	440b      	add	r3, r1
 800883e:	3304      	adds	r3, #4
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	2b04      	cmp	r3, #4
 8008844:	d10d      	bne.n	8008862 <Adjust_Left_Motors_By_Distance+0x3ea>
 8008846:	7bfa      	ldrb	r2, [r7, #15]
 8008848:	495e      	ldr	r1, [pc, #376]	@ (80089c4 <Adjust_Left_Motors_By_Distance+0x54c>)
 800884a:	4613      	mov	r3, r2
 800884c:	00db      	lsls	r3, r3, #3
 800884e:	4413      	add	r3, r2
 8008850:	009b      	lsls	r3, r3, #2
 8008852:	440b      	add	r3, r1
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	681a      	ldr	r2, [r3, #0]
 8008858:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800885a:	6a3b      	ldr	r3, [r7, #32]
 800885c:	440b      	add	r3, r1
 800885e:	6393      	str	r3, [r2, #56]	@ 0x38
 8008860:	e025      	b.n	80088ae <Adjust_Left_Motors_By_Distance+0x436>
 8008862:	7bfa      	ldrb	r2, [r7, #15]
 8008864:	4957      	ldr	r1, [pc, #348]	@ (80089c4 <Adjust_Left_Motors_By_Distance+0x54c>)
 8008866:	4613      	mov	r3, r2
 8008868:	00db      	lsls	r3, r3, #3
 800886a:	4413      	add	r3, r2
 800886c:	009b      	lsls	r3, r3, #2
 800886e:	440b      	add	r3, r1
 8008870:	3304      	adds	r3, #4
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	2b08      	cmp	r3, #8
 8008876:	d10d      	bne.n	8008894 <Adjust_Left_Motors_By_Distance+0x41c>
 8008878:	7bfa      	ldrb	r2, [r7, #15]
 800887a:	4952      	ldr	r1, [pc, #328]	@ (80089c4 <Adjust_Left_Motors_By_Distance+0x54c>)
 800887c:	4613      	mov	r3, r2
 800887e:	00db      	lsls	r3, r3, #3
 8008880:	4413      	add	r3, r2
 8008882:	009b      	lsls	r3, r3, #2
 8008884:	440b      	add	r3, r1
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	681a      	ldr	r2, [r3, #0]
 800888a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800888c:	6a3b      	ldr	r3, [r7, #32]
 800888e:	440b      	add	r3, r1
 8008890:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8008892:	e00c      	b.n	80088ae <Adjust_Left_Motors_By_Distance+0x436>
 8008894:	7bfa      	ldrb	r2, [r7, #15]
 8008896:	494b      	ldr	r1, [pc, #300]	@ (80089c4 <Adjust_Left_Motors_By_Distance+0x54c>)
 8008898:	4613      	mov	r3, r2
 800889a:	00db      	lsls	r3, r3, #3
 800889c:	4413      	add	r3, r2
 800889e:	009b      	lsls	r3, r3, #2
 80088a0:	440b      	add	r3, r1
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	681a      	ldr	r2, [r3, #0]
 80088a6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80088a8:	6a3b      	ldr	r3, [r7, #32]
 80088aa:	440b      	add	r3, r1
 80088ac:	6413      	str	r3, [r2, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(motors[id3].pwm_tim, motors[id3].pwm_channel, current_speed3 - speed_adjust3);  // 
 80088ae:	7bba      	ldrb	r2, [r7, #14]
 80088b0:	4944      	ldr	r1, [pc, #272]	@ (80089c4 <Adjust_Left_Motors_By_Distance+0x54c>)
 80088b2:	4613      	mov	r3, r2
 80088b4:	00db      	lsls	r3, r3, #3
 80088b6:	4413      	add	r3, r2
 80088b8:	009b      	lsls	r3, r3, #2
 80088ba:	440b      	add	r3, r1
 80088bc:	3304      	adds	r3, #4
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d10d      	bne.n	80088e0 <Adjust_Left_Motors_By_Distance+0x468>
 80088c4:	7bba      	ldrb	r2, [r7, #14]
 80088c6:	493f      	ldr	r1, [pc, #252]	@ (80089c4 <Adjust_Left_Motors_By_Distance+0x54c>)
 80088c8:	4613      	mov	r3, r2
 80088ca:	00db      	lsls	r3, r3, #3
 80088cc:	4413      	add	r3, r2
 80088ce:	009b      	lsls	r3, r3, #2
 80088d0:	440b      	add	r3, r1
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80088d8:	69ba      	ldr	r2, [r7, #24]
 80088da:	1a8a      	subs	r2, r1, r2
 80088dc:	635a      	str	r2, [r3, #52]	@ 0x34
 80088de:	e03e      	b.n	800895e <Adjust_Left_Motors_By_Distance+0x4e6>
 80088e0:	7bba      	ldrb	r2, [r7, #14]
 80088e2:	4938      	ldr	r1, [pc, #224]	@ (80089c4 <Adjust_Left_Motors_By_Distance+0x54c>)
 80088e4:	4613      	mov	r3, r2
 80088e6:	00db      	lsls	r3, r3, #3
 80088e8:	4413      	add	r3, r2
 80088ea:	009b      	lsls	r3, r3, #2
 80088ec:	440b      	add	r3, r1
 80088ee:	3304      	adds	r3, #4
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	2b04      	cmp	r3, #4
 80088f4:	d10d      	bne.n	8008912 <Adjust_Left_Motors_By_Distance+0x49a>
 80088f6:	7bba      	ldrb	r2, [r7, #14]
 80088f8:	4932      	ldr	r1, [pc, #200]	@ (80089c4 <Adjust_Left_Motors_By_Distance+0x54c>)
 80088fa:	4613      	mov	r3, r2
 80088fc:	00db      	lsls	r3, r3, #3
 80088fe:	4413      	add	r3, r2
 8008900:	009b      	lsls	r3, r3, #2
 8008902:	440b      	add	r3, r1
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	681a      	ldr	r2, [r3, #0]
 8008908:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800890a:	69bb      	ldr	r3, [r7, #24]
 800890c:	1acb      	subs	r3, r1, r3
 800890e:	6393      	str	r3, [r2, #56]	@ 0x38
 8008910:	e025      	b.n	800895e <Adjust_Left_Motors_By_Distance+0x4e6>
 8008912:	7bba      	ldrb	r2, [r7, #14]
 8008914:	492b      	ldr	r1, [pc, #172]	@ (80089c4 <Adjust_Left_Motors_By_Distance+0x54c>)
 8008916:	4613      	mov	r3, r2
 8008918:	00db      	lsls	r3, r3, #3
 800891a:	4413      	add	r3, r2
 800891c:	009b      	lsls	r3, r3, #2
 800891e:	440b      	add	r3, r1
 8008920:	3304      	adds	r3, #4
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	2b08      	cmp	r3, #8
 8008926:	d10d      	bne.n	8008944 <Adjust_Left_Motors_By_Distance+0x4cc>
 8008928:	7bba      	ldrb	r2, [r7, #14]
 800892a:	4926      	ldr	r1, [pc, #152]	@ (80089c4 <Adjust_Left_Motors_By_Distance+0x54c>)
 800892c:	4613      	mov	r3, r2
 800892e:	00db      	lsls	r3, r3, #3
 8008930:	4413      	add	r3, r2
 8008932:	009b      	lsls	r3, r3, #2
 8008934:	440b      	add	r3, r1
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	681a      	ldr	r2, [r3, #0]
 800893a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800893c:	69bb      	ldr	r3, [r7, #24]
 800893e:	1acb      	subs	r3, r1, r3
 8008940:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8008942:	e00c      	b.n	800895e <Adjust_Left_Motors_By_Distance+0x4e6>
 8008944:	7bba      	ldrb	r2, [r7, #14]
 8008946:	491f      	ldr	r1, [pc, #124]	@ (80089c4 <Adjust_Left_Motors_By_Distance+0x54c>)
 8008948:	4613      	mov	r3, r2
 800894a:	00db      	lsls	r3, r3, #3
 800894c:	4413      	add	r3, r2
 800894e:	009b      	lsls	r3, r3, #2
 8008950:	440b      	add	r3, r1
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	681a      	ldr	r2, [r3, #0]
 8008956:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008958:	69bb      	ldr	r3, [r7, #24]
 800895a:	1acb      	subs	r3, r1, r3
 800895c:	6413      	str	r3, [r2, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(motors[id2].pwm_tim, motors[id2].pwm_channel, current_speed2 + speed_adjust2);  // 
 800895e:	7b7a      	ldrb	r2, [r7, #13]
 8008960:	4918      	ldr	r1, [pc, #96]	@ (80089c4 <Adjust_Left_Motors_By_Distance+0x54c>)
 8008962:	4613      	mov	r3, r2
 8008964:	00db      	lsls	r3, r3, #3
 8008966:	4413      	add	r3, r2
 8008968:	009b      	lsls	r3, r3, #2
 800896a:	440b      	add	r3, r1
 800896c:	3304      	adds	r3, #4
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	2b00      	cmp	r3, #0
 8008972:	d10d      	bne.n	8008990 <Adjust_Left_Motors_By_Distance+0x518>
 8008974:	7b7a      	ldrb	r2, [r7, #13]
 8008976:	4913      	ldr	r1, [pc, #76]	@ (80089c4 <Adjust_Left_Motors_By_Distance+0x54c>)
 8008978:	4613      	mov	r3, r2
 800897a:	00db      	lsls	r3, r3, #3
 800897c:	4413      	add	r3, r2
 800897e:	009b      	lsls	r3, r3, #2
 8008980:	440b      	add	r3, r1
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008988:	69fa      	ldr	r2, [r7, #28]
 800898a:	440a      	add	r2, r1
 800898c:	635a      	str	r2, [r3, #52]	@ 0x34
 800898e:	e047      	b.n	8008a20 <Adjust_Left_Motors_By_Distance+0x5a8>
 8008990:	7b7a      	ldrb	r2, [r7, #13]
 8008992:	490c      	ldr	r1, [pc, #48]	@ (80089c4 <Adjust_Left_Motors_By_Distance+0x54c>)
 8008994:	4613      	mov	r3, r2
 8008996:	00db      	lsls	r3, r3, #3
 8008998:	4413      	add	r3, r2
 800899a:	009b      	lsls	r3, r3, #2
 800899c:	440b      	add	r3, r1
 800899e:	3304      	adds	r3, #4
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	2b04      	cmp	r3, #4
 80089a4:	d116      	bne.n	80089d4 <Adjust_Left_Motors_By_Distance+0x55c>
 80089a6:	7b7a      	ldrb	r2, [r7, #13]
 80089a8:	4906      	ldr	r1, [pc, #24]	@ (80089c4 <Adjust_Left_Motors_By_Distance+0x54c>)
 80089aa:	4613      	mov	r3, r2
 80089ac:	00db      	lsls	r3, r3, #3
 80089ae:	4413      	add	r3, r2
 80089b0:	009b      	lsls	r3, r3, #2
 80089b2:	440b      	add	r3, r1
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	681a      	ldr	r2, [r3, #0]
 80089b8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80089ba:	69fb      	ldr	r3, [r7, #28]
 80089bc:	440b      	add	r3, r1
 80089be:	6393      	str	r3, [r2, #56]	@ 0x38
 80089c0:	e02e      	b.n	8008a20 <Adjust_Left_Motors_By_Distance+0x5a8>
 80089c2:	bf00      	nop
 80089c4:	20000384 	.word	0x20000384
 80089c8:	20000604 	.word	0x20000604
 80089cc:	20000600 	.word	0x20000600
 80089d0:	42340000 	.word	0x42340000
 80089d4:	7b7a      	ldrb	r2, [r7, #13]
 80089d6:	499b      	ldr	r1, [pc, #620]	@ (8008c44 <Adjust_Left_Motors_By_Distance+0x7cc>)
 80089d8:	4613      	mov	r3, r2
 80089da:	00db      	lsls	r3, r3, #3
 80089dc:	4413      	add	r3, r2
 80089de:	009b      	lsls	r3, r3, #2
 80089e0:	440b      	add	r3, r1
 80089e2:	3304      	adds	r3, #4
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	2b08      	cmp	r3, #8
 80089e8:	d10d      	bne.n	8008a06 <Adjust_Left_Motors_By_Distance+0x58e>
 80089ea:	7b7a      	ldrb	r2, [r7, #13]
 80089ec:	4995      	ldr	r1, [pc, #596]	@ (8008c44 <Adjust_Left_Motors_By_Distance+0x7cc>)
 80089ee:	4613      	mov	r3, r2
 80089f0:	00db      	lsls	r3, r3, #3
 80089f2:	4413      	add	r3, r2
 80089f4:	009b      	lsls	r3, r3, #2
 80089f6:	440b      	add	r3, r1
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	681a      	ldr	r2, [r3, #0]
 80089fc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80089fe:	69fb      	ldr	r3, [r7, #28]
 8008a00:	440b      	add	r3, r1
 8008a02:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8008a04:	e00c      	b.n	8008a20 <Adjust_Left_Motors_By_Distance+0x5a8>
 8008a06:	7b7a      	ldrb	r2, [r7, #13]
 8008a08:	498e      	ldr	r1, [pc, #568]	@ (8008c44 <Adjust_Left_Motors_By_Distance+0x7cc>)
 8008a0a:	4613      	mov	r3, r2
 8008a0c:	00db      	lsls	r3, r3, #3
 8008a0e:	4413      	add	r3, r2
 8008a10:	009b      	lsls	r3, r3, #2
 8008a12:	440b      	add	r3, r1
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	681a      	ldr	r2, [r3, #0]
 8008a18:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008a1a:	69fb      	ldr	r3, [r7, #28]
 8008a1c:	440b      	add	r3, r1
 8008a1e:	6413      	str	r3, [r2, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(motors[id4].pwm_tim, motors[id4].pwm_channel, current_speed4 - speed_adjust4);  // 
 8008a20:	7b3a      	ldrb	r2, [r7, #12]
 8008a22:	4988      	ldr	r1, [pc, #544]	@ (8008c44 <Adjust_Left_Motors_By_Distance+0x7cc>)
 8008a24:	4613      	mov	r3, r2
 8008a26:	00db      	lsls	r3, r3, #3
 8008a28:	4413      	add	r3, r2
 8008a2a:	009b      	lsls	r3, r3, #2
 8008a2c:	440b      	add	r3, r1
 8008a2e:	3304      	adds	r3, #4
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d10d      	bne.n	8008a52 <Adjust_Left_Motors_By_Distance+0x5da>
 8008a36:	7b3a      	ldrb	r2, [r7, #12]
 8008a38:	4982      	ldr	r1, [pc, #520]	@ (8008c44 <Adjust_Left_Motors_By_Distance+0x7cc>)
 8008a3a:	4613      	mov	r3, r2
 8008a3c:	00db      	lsls	r3, r3, #3
 8008a3e:	4413      	add	r3, r2
 8008a40:	009b      	lsls	r3, r3, #2
 8008a42:	440b      	add	r3, r1
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008a4a:	697a      	ldr	r2, [r7, #20]
 8008a4c:	1a8a      	subs	r2, r1, r2
 8008a4e:	635a      	str	r2, [r3, #52]	@ 0x34
 8008a50:	e1bc      	b.n	8008dcc <Adjust_Left_Motors_By_Distance+0x954>
 8008a52:	7b3a      	ldrb	r2, [r7, #12]
 8008a54:	497b      	ldr	r1, [pc, #492]	@ (8008c44 <Adjust_Left_Motors_By_Distance+0x7cc>)
 8008a56:	4613      	mov	r3, r2
 8008a58:	00db      	lsls	r3, r3, #3
 8008a5a:	4413      	add	r3, r2
 8008a5c:	009b      	lsls	r3, r3, #2
 8008a5e:	440b      	add	r3, r1
 8008a60:	3304      	adds	r3, #4
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	2b04      	cmp	r3, #4
 8008a66:	d10d      	bne.n	8008a84 <Adjust_Left_Motors_By_Distance+0x60c>
 8008a68:	7b3a      	ldrb	r2, [r7, #12]
 8008a6a:	4976      	ldr	r1, [pc, #472]	@ (8008c44 <Adjust_Left_Motors_By_Distance+0x7cc>)
 8008a6c:	4613      	mov	r3, r2
 8008a6e:	00db      	lsls	r3, r3, #3
 8008a70:	4413      	add	r3, r2
 8008a72:	009b      	lsls	r3, r3, #2
 8008a74:	440b      	add	r3, r1
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	681a      	ldr	r2, [r3, #0]
 8008a7a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008a7c:	697b      	ldr	r3, [r7, #20]
 8008a7e:	1acb      	subs	r3, r1, r3
 8008a80:	6393      	str	r3, [r2, #56]	@ 0x38
 8008a82:	e1a3      	b.n	8008dcc <Adjust_Left_Motors_By_Distance+0x954>
 8008a84:	7b3a      	ldrb	r2, [r7, #12]
 8008a86:	496f      	ldr	r1, [pc, #444]	@ (8008c44 <Adjust_Left_Motors_By_Distance+0x7cc>)
 8008a88:	4613      	mov	r3, r2
 8008a8a:	00db      	lsls	r3, r3, #3
 8008a8c:	4413      	add	r3, r2
 8008a8e:	009b      	lsls	r3, r3, #2
 8008a90:	440b      	add	r3, r1
 8008a92:	3304      	adds	r3, #4
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	2b08      	cmp	r3, #8
 8008a98:	d10d      	bne.n	8008ab6 <Adjust_Left_Motors_By_Distance+0x63e>
 8008a9a:	7b3a      	ldrb	r2, [r7, #12]
 8008a9c:	4969      	ldr	r1, [pc, #420]	@ (8008c44 <Adjust_Left_Motors_By_Distance+0x7cc>)
 8008a9e:	4613      	mov	r3, r2
 8008aa0:	00db      	lsls	r3, r3, #3
 8008aa2:	4413      	add	r3, r2
 8008aa4:	009b      	lsls	r3, r3, #2
 8008aa6:	440b      	add	r3, r1
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	681a      	ldr	r2, [r3, #0]
 8008aac:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008aae:	697b      	ldr	r3, [r7, #20]
 8008ab0:	1acb      	subs	r3, r1, r3
 8008ab2:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8008ab4:	e18a      	b.n	8008dcc <Adjust_Left_Motors_By_Distance+0x954>
 8008ab6:	7b3a      	ldrb	r2, [r7, #12]
 8008ab8:	4962      	ldr	r1, [pc, #392]	@ (8008c44 <Adjust_Left_Motors_By_Distance+0x7cc>)
 8008aba:	4613      	mov	r3, r2
 8008abc:	00db      	lsls	r3, r3, #3
 8008abe:	4413      	add	r3, r2
 8008ac0:	009b      	lsls	r3, r3, #2
 8008ac2:	440b      	add	r3, r1
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	681a      	ldr	r2, [r3, #0]
 8008ac8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008aca:	697b      	ldr	r3, [r7, #20]
 8008acc:	1acb      	subs	r3, r1, r3
 8008ace:	6413      	str	r3, [r2, #64]	@ 0x40
 8008ad0:	e17c      	b.n	8008dcc <Adjust_Left_Motors_By_Distance+0x954>
        } else if (raw_distance >= 126 && raw_distance <= 156) {
 8008ad2:	edd7 7a02 	vldr	s15, [r7, #8]
 8008ad6:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 8008c48 <Adjust_Left_Motors_By_Distance+0x7d0>
 8008ada:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008ade:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ae2:	da01      	bge.n	8008ae8 <Adjust_Left_Motors_By_Distance+0x670>
            __HAL_TIM_SET_COMPARE(motors[id1].pwm_tim, motors[id1].pwm_channel, current_speed1 - speed_adjust1);  // 
            __HAL_TIM_SET_COMPARE(motors[id3].pwm_tim, motors[id3].pwm_channel, current_speed3 + speed_adjust3);  // 
            __HAL_TIM_SET_COMPARE(motors[id2].pwm_tim, motors[id2].pwm_channel, current_speed2 - speed_adjust2);  // 
            __HAL_TIM_SET_COMPARE(motors[id4].pwm_tim, motors[id4].pwm_channel, current_speed4 + speed_adjust4);  // 
        }
        return;
 8008ae4:	f000 bc77 	b.w	80093d6 <Adjust_Left_Motors_By_Distance+0xf5e>
        } else if (raw_distance >= 126 && raw_distance <= 156) {
 8008ae8:	edd7 7a02 	vldr	s15, [r7, #8]
 8008aec:	ed9f 7a57 	vldr	s14, [pc, #348]	@ 8008c4c <Adjust_Left_Motors_By_Distance+0x7d4>
 8008af0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008af4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008af8:	d901      	bls.n	8008afe <Adjust_Left_Motors_By_Distance+0x686>
        return;
 8008afa:	f000 bc6c 	b.w	80093d6 <Adjust_Left_Motors_By_Distance+0xf5e>
            __HAL_TIM_SET_COMPARE(motors[id1].pwm_tim, motors[id1].pwm_channel, current_speed1 - speed_adjust1);  // 
 8008afe:	7bfa      	ldrb	r2, [r7, #15]
 8008b00:	4950      	ldr	r1, [pc, #320]	@ (8008c44 <Adjust_Left_Motors_By_Distance+0x7cc>)
 8008b02:	4613      	mov	r3, r2
 8008b04:	00db      	lsls	r3, r3, #3
 8008b06:	4413      	add	r3, r2
 8008b08:	009b      	lsls	r3, r3, #2
 8008b0a:	440b      	add	r3, r1
 8008b0c:	3304      	adds	r3, #4
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d10d      	bne.n	8008b30 <Adjust_Left_Motors_By_Distance+0x6b8>
 8008b14:	7bfa      	ldrb	r2, [r7, #15]
 8008b16:	494b      	ldr	r1, [pc, #300]	@ (8008c44 <Adjust_Left_Motors_By_Distance+0x7cc>)
 8008b18:	4613      	mov	r3, r2
 8008b1a:	00db      	lsls	r3, r3, #3
 8008b1c:	4413      	add	r3, r2
 8008b1e:	009b      	lsls	r3, r3, #2
 8008b20:	440b      	add	r3, r1
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008b28:	6a3a      	ldr	r2, [r7, #32]
 8008b2a:	1a8a      	subs	r2, r1, r2
 8008b2c:	635a      	str	r2, [r3, #52]	@ 0x34
 8008b2e:	e03e      	b.n	8008bae <Adjust_Left_Motors_By_Distance+0x736>
 8008b30:	7bfa      	ldrb	r2, [r7, #15]
 8008b32:	4944      	ldr	r1, [pc, #272]	@ (8008c44 <Adjust_Left_Motors_By_Distance+0x7cc>)
 8008b34:	4613      	mov	r3, r2
 8008b36:	00db      	lsls	r3, r3, #3
 8008b38:	4413      	add	r3, r2
 8008b3a:	009b      	lsls	r3, r3, #2
 8008b3c:	440b      	add	r3, r1
 8008b3e:	3304      	adds	r3, #4
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	2b04      	cmp	r3, #4
 8008b44:	d10d      	bne.n	8008b62 <Adjust_Left_Motors_By_Distance+0x6ea>
 8008b46:	7bfa      	ldrb	r2, [r7, #15]
 8008b48:	493e      	ldr	r1, [pc, #248]	@ (8008c44 <Adjust_Left_Motors_By_Distance+0x7cc>)
 8008b4a:	4613      	mov	r3, r2
 8008b4c:	00db      	lsls	r3, r3, #3
 8008b4e:	4413      	add	r3, r2
 8008b50:	009b      	lsls	r3, r3, #2
 8008b52:	440b      	add	r3, r1
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	681a      	ldr	r2, [r3, #0]
 8008b58:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008b5a:	6a3b      	ldr	r3, [r7, #32]
 8008b5c:	1acb      	subs	r3, r1, r3
 8008b5e:	6393      	str	r3, [r2, #56]	@ 0x38
 8008b60:	e025      	b.n	8008bae <Adjust_Left_Motors_By_Distance+0x736>
 8008b62:	7bfa      	ldrb	r2, [r7, #15]
 8008b64:	4937      	ldr	r1, [pc, #220]	@ (8008c44 <Adjust_Left_Motors_By_Distance+0x7cc>)
 8008b66:	4613      	mov	r3, r2
 8008b68:	00db      	lsls	r3, r3, #3
 8008b6a:	4413      	add	r3, r2
 8008b6c:	009b      	lsls	r3, r3, #2
 8008b6e:	440b      	add	r3, r1
 8008b70:	3304      	adds	r3, #4
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	2b08      	cmp	r3, #8
 8008b76:	d10d      	bne.n	8008b94 <Adjust_Left_Motors_By_Distance+0x71c>
 8008b78:	7bfa      	ldrb	r2, [r7, #15]
 8008b7a:	4932      	ldr	r1, [pc, #200]	@ (8008c44 <Adjust_Left_Motors_By_Distance+0x7cc>)
 8008b7c:	4613      	mov	r3, r2
 8008b7e:	00db      	lsls	r3, r3, #3
 8008b80:	4413      	add	r3, r2
 8008b82:	009b      	lsls	r3, r3, #2
 8008b84:	440b      	add	r3, r1
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	681a      	ldr	r2, [r3, #0]
 8008b8a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008b8c:	6a3b      	ldr	r3, [r7, #32]
 8008b8e:	1acb      	subs	r3, r1, r3
 8008b90:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8008b92:	e00c      	b.n	8008bae <Adjust_Left_Motors_By_Distance+0x736>
 8008b94:	7bfa      	ldrb	r2, [r7, #15]
 8008b96:	492b      	ldr	r1, [pc, #172]	@ (8008c44 <Adjust_Left_Motors_By_Distance+0x7cc>)
 8008b98:	4613      	mov	r3, r2
 8008b9a:	00db      	lsls	r3, r3, #3
 8008b9c:	4413      	add	r3, r2
 8008b9e:	009b      	lsls	r3, r3, #2
 8008ba0:	440b      	add	r3, r1
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	681a      	ldr	r2, [r3, #0]
 8008ba6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008ba8:	6a3b      	ldr	r3, [r7, #32]
 8008baa:	1acb      	subs	r3, r1, r3
 8008bac:	6413      	str	r3, [r2, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(motors[id3].pwm_tim, motors[id3].pwm_channel, current_speed3 + speed_adjust3);  // 
 8008bae:	7bba      	ldrb	r2, [r7, #14]
 8008bb0:	4924      	ldr	r1, [pc, #144]	@ (8008c44 <Adjust_Left_Motors_By_Distance+0x7cc>)
 8008bb2:	4613      	mov	r3, r2
 8008bb4:	00db      	lsls	r3, r3, #3
 8008bb6:	4413      	add	r3, r2
 8008bb8:	009b      	lsls	r3, r3, #2
 8008bba:	440b      	add	r3, r1
 8008bbc:	3304      	adds	r3, #4
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d10d      	bne.n	8008be0 <Adjust_Left_Motors_By_Distance+0x768>
 8008bc4:	7bba      	ldrb	r2, [r7, #14]
 8008bc6:	491f      	ldr	r1, [pc, #124]	@ (8008c44 <Adjust_Left_Motors_By_Distance+0x7cc>)
 8008bc8:	4613      	mov	r3, r2
 8008bca:	00db      	lsls	r3, r3, #3
 8008bcc:	4413      	add	r3, r2
 8008bce:	009b      	lsls	r3, r3, #2
 8008bd0:	440b      	add	r3, r1
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008bd8:	69ba      	ldr	r2, [r7, #24]
 8008bda:	440a      	add	r2, r1
 8008bdc:	635a      	str	r2, [r3, #52]	@ 0x34
 8008bde:	e044      	b.n	8008c6a <Adjust_Left_Motors_By_Distance+0x7f2>
 8008be0:	7bba      	ldrb	r2, [r7, #14]
 8008be2:	4918      	ldr	r1, [pc, #96]	@ (8008c44 <Adjust_Left_Motors_By_Distance+0x7cc>)
 8008be4:	4613      	mov	r3, r2
 8008be6:	00db      	lsls	r3, r3, #3
 8008be8:	4413      	add	r3, r2
 8008bea:	009b      	lsls	r3, r3, #2
 8008bec:	440b      	add	r3, r1
 8008bee:	3304      	adds	r3, #4
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	2b04      	cmp	r3, #4
 8008bf4:	d10d      	bne.n	8008c12 <Adjust_Left_Motors_By_Distance+0x79a>
 8008bf6:	7bba      	ldrb	r2, [r7, #14]
 8008bf8:	4912      	ldr	r1, [pc, #72]	@ (8008c44 <Adjust_Left_Motors_By_Distance+0x7cc>)
 8008bfa:	4613      	mov	r3, r2
 8008bfc:	00db      	lsls	r3, r3, #3
 8008bfe:	4413      	add	r3, r2
 8008c00:	009b      	lsls	r3, r3, #2
 8008c02:	440b      	add	r3, r1
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	681a      	ldr	r2, [r3, #0]
 8008c08:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008c0a:	69bb      	ldr	r3, [r7, #24]
 8008c0c:	440b      	add	r3, r1
 8008c0e:	6393      	str	r3, [r2, #56]	@ 0x38
 8008c10:	e02b      	b.n	8008c6a <Adjust_Left_Motors_By_Distance+0x7f2>
 8008c12:	7bba      	ldrb	r2, [r7, #14]
 8008c14:	490b      	ldr	r1, [pc, #44]	@ (8008c44 <Adjust_Left_Motors_By_Distance+0x7cc>)
 8008c16:	4613      	mov	r3, r2
 8008c18:	00db      	lsls	r3, r3, #3
 8008c1a:	4413      	add	r3, r2
 8008c1c:	009b      	lsls	r3, r3, #2
 8008c1e:	440b      	add	r3, r1
 8008c20:	3304      	adds	r3, #4
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	2b08      	cmp	r3, #8
 8008c26:	d113      	bne.n	8008c50 <Adjust_Left_Motors_By_Distance+0x7d8>
 8008c28:	7bba      	ldrb	r2, [r7, #14]
 8008c2a:	4906      	ldr	r1, [pc, #24]	@ (8008c44 <Adjust_Left_Motors_By_Distance+0x7cc>)
 8008c2c:	4613      	mov	r3, r2
 8008c2e:	00db      	lsls	r3, r3, #3
 8008c30:	4413      	add	r3, r2
 8008c32:	009b      	lsls	r3, r3, #2
 8008c34:	440b      	add	r3, r1
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	681a      	ldr	r2, [r3, #0]
 8008c3a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008c3c:	69bb      	ldr	r3, [r7, #24]
 8008c3e:	440b      	add	r3, r1
 8008c40:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8008c42:	e012      	b.n	8008c6a <Adjust_Left_Motors_By_Distance+0x7f2>
 8008c44:	20000384 	.word	0x20000384
 8008c48:	42fc0000 	.word	0x42fc0000
 8008c4c:	431c0000 	.word	0x431c0000
 8008c50:	7bba      	ldrb	r2, [r7, #14]
 8008c52:	49a4      	ldr	r1, [pc, #656]	@ (8008ee4 <Adjust_Left_Motors_By_Distance+0xa6c>)
 8008c54:	4613      	mov	r3, r2
 8008c56:	00db      	lsls	r3, r3, #3
 8008c58:	4413      	add	r3, r2
 8008c5a:	009b      	lsls	r3, r3, #2
 8008c5c:	440b      	add	r3, r1
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	681a      	ldr	r2, [r3, #0]
 8008c62:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008c64:	69bb      	ldr	r3, [r7, #24]
 8008c66:	440b      	add	r3, r1
 8008c68:	6413      	str	r3, [r2, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(motors[id2].pwm_tim, motors[id2].pwm_channel, current_speed2 - speed_adjust2);  // 
 8008c6a:	7b7a      	ldrb	r2, [r7, #13]
 8008c6c:	499d      	ldr	r1, [pc, #628]	@ (8008ee4 <Adjust_Left_Motors_By_Distance+0xa6c>)
 8008c6e:	4613      	mov	r3, r2
 8008c70:	00db      	lsls	r3, r3, #3
 8008c72:	4413      	add	r3, r2
 8008c74:	009b      	lsls	r3, r3, #2
 8008c76:	440b      	add	r3, r1
 8008c78:	3304      	adds	r3, #4
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d10d      	bne.n	8008c9c <Adjust_Left_Motors_By_Distance+0x824>
 8008c80:	7b7a      	ldrb	r2, [r7, #13]
 8008c82:	4998      	ldr	r1, [pc, #608]	@ (8008ee4 <Adjust_Left_Motors_By_Distance+0xa6c>)
 8008c84:	4613      	mov	r3, r2
 8008c86:	00db      	lsls	r3, r3, #3
 8008c88:	4413      	add	r3, r2
 8008c8a:	009b      	lsls	r3, r3, #2
 8008c8c:	440b      	add	r3, r1
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008c94:	69fa      	ldr	r2, [r7, #28]
 8008c96:	1a8a      	subs	r2, r1, r2
 8008c98:	635a      	str	r2, [r3, #52]	@ 0x34
 8008c9a:	e03e      	b.n	8008d1a <Adjust_Left_Motors_By_Distance+0x8a2>
 8008c9c:	7b7a      	ldrb	r2, [r7, #13]
 8008c9e:	4991      	ldr	r1, [pc, #580]	@ (8008ee4 <Adjust_Left_Motors_By_Distance+0xa6c>)
 8008ca0:	4613      	mov	r3, r2
 8008ca2:	00db      	lsls	r3, r3, #3
 8008ca4:	4413      	add	r3, r2
 8008ca6:	009b      	lsls	r3, r3, #2
 8008ca8:	440b      	add	r3, r1
 8008caa:	3304      	adds	r3, #4
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	2b04      	cmp	r3, #4
 8008cb0:	d10d      	bne.n	8008cce <Adjust_Left_Motors_By_Distance+0x856>
 8008cb2:	7b7a      	ldrb	r2, [r7, #13]
 8008cb4:	498b      	ldr	r1, [pc, #556]	@ (8008ee4 <Adjust_Left_Motors_By_Distance+0xa6c>)
 8008cb6:	4613      	mov	r3, r2
 8008cb8:	00db      	lsls	r3, r3, #3
 8008cba:	4413      	add	r3, r2
 8008cbc:	009b      	lsls	r3, r3, #2
 8008cbe:	440b      	add	r3, r1
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	681a      	ldr	r2, [r3, #0]
 8008cc4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008cc6:	69fb      	ldr	r3, [r7, #28]
 8008cc8:	1acb      	subs	r3, r1, r3
 8008cca:	6393      	str	r3, [r2, #56]	@ 0x38
 8008ccc:	e025      	b.n	8008d1a <Adjust_Left_Motors_By_Distance+0x8a2>
 8008cce:	7b7a      	ldrb	r2, [r7, #13]
 8008cd0:	4984      	ldr	r1, [pc, #528]	@ (8008ee4 <Adjust_Left_Motors_By_Distance+0xa6c>)
 8008cd2:	4613      	mov	r3, r2
 8008cd4:	00db      	lsls	r3, r3, #3
 8008cd6:	4413      	add	r3, r2
 8008cd8:	009b      	lsls	r3, r3, #2
 8008cda:	440b      	add	r3, r1
 8008cdc:	3304      	adds	r3, #4
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	2b08      	cmp	r3, #8
 8008ce2:	d10d      	bne.n	8008d00 <Adjust_Left_Motors_By_Distance+0x888>
 8008ce4:	7b7a      	ldrb	r2, [r7, #13]
 8008ce6:	497f      	ldr	r1, [pc, #508]	@ (8008ee4 <Adjust_Left_Motors_By_Distance+0xa6c>)
 8008ce8:	4613      	mov	r3, r2
 8008cea:	00db      	lsls	r3, r3, #3
 8008cec:	4413      	add	r3, r2
 8008cee:	009b      	lsls	r3, r3, #2
 8008cf0:	440b      	add	r3, r1
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	681a      	ldr	r2, [r3, #0]
 8008cf6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008cf8:	69fb      	ldr	r3, [r7, #28]
 8008cfa:	1acb      	subs	r3, r1, r3
 8008cfc:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8008cfe:	e00c      	b.n	8008d1a <Adjust_Left_Motors_By_Distance+0x8a2>
 8008d00:	7b7a      	ldrb	r2, [r7, #13]
 8008d02:	4978      	ldr	r1, [pc, #480]	@ (8008ee4 <Adjust_Left_Motors_By_Distance+0xa6c>)
 8008d04:	4613      	mov	r3, r2
 8008d06:	00db      	lsls	r3, r3, #3
 8008d08:	4413      	add	r3, r2
 8008d0a:	009b      	lsls	r3, r3, #2
 8008d0c:	440b      	add	r3, r1
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	681a      	ldr	r2, [r3, #0]
 8008d12:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008d14:	69fb      	ldr	r3, [r7, #28]
 8008d16:	1acb      	subs	r3, r1, r3
 8008d18:	6413      	str	r3, [r2, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(motors[id4].pwm_tim, motors[id4].pwm_channel, current_speed4 + speed_adjust4);  // 
 8008d1a:	7b3a      	ldrb	r2, [r7, #12]
 8008d1c:	4971      	ldr	r1, [pc, #452]	@ (8008ee4 <Adjust_Left_Motors_By_Distance+0xa6c>)
 8008d1e:	4613      	mov	r3, r2
 8008d20:	00db      	lsls	r3, r3, #3
 8008d22:	4413      	add	r3, r2
 8008d24:	009b      	lsls	r3, r3, #2
 8008d26:	440b      	add	r3, r1
 8008d28:	3304      	adds	r3, #4
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d10d      	bne.n	8008d4c <Adjust_Left_Motors_By_Distance+0x8d4>
 8008d30:	7b3a      	ldrb	r2, [r7, #12]
 8008d32:	496c      	ldr	r1, [pc, #432]	@ (8008ee4 <Adjust_Left_Motors_By_Distance+0xa6c>)
 8008d34:	4613      	mov	r3, r2
 8008d36:	00db      	lsls	r3, r3, #3
 8008d38:	4413      	add	r3, r2
 8008d3a:	009b      	lsls	r3, r3, #2
 8008d3c:	440b      	add	r3, r1
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008d44:	697a      	ldr	r2, [r7, #20]
 8008d46:	440a      	add	r2, r1
 8008d48:	635a      	str	r2, [r3, #52]	@ 0x34
        return;
 8008d4a:	e344      	b.n	80093d6 <Adjust_Left_Motors_By_Distance+0xf5e>
            __HAL_TIM_SET_COMPARE(motors[id4].pwm_tim, motors[id4].pwm_channel, current_speed4 + speed_adjust4);  // 
 8008d4c:	7b3a      	ldrb	r2, [r7, #12]
 8008d4e:	4965      	ldr	r1, [pc, #404]	@ (8008ee4 <Adjust_Left_Motors_By_Distance+0xa6c>)
 8008d50:	4613      	mov	r3, r2
 8008d52:	00db      	lsls	r3, r3, #3
 8008d54:	4413      	add	r3, r2
 8008d56:	009b      	lsls	r3, r3, #2
 8008d58:	440b      	add	r3, r1
 8008d5a:	3304      	adds	r3, #4
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	2b04      	cmp	r3, #4
 8008d60:	d10d      	bne.n	8008d7e <Adjust_Left_Motors_By_Distance+0x906>
 8008d62:	7b3a      	ldrb	r2, [r7, #12]
 8008d64:	495f      	ldr	r1, [pc, #380]	@ (8008ee4 <Adjust_Left_Motors_By_Distance+0xa6c>)
 8008d66:	4613      	mov	r3, r2
 8008d68:	00db      	lsls	r3, r3, #3
 8008d6a:	4413      	add	r3, r2
 8008d6c:	009b      	lsls	r3, r3, #2
 8008d6e:	440b      	add	r3, r1
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	681a      	ldr	r2, [r3, #0]
 8008d74:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008d76:	697b      	ldr	r3, [r7, #20]
 8008d78:	440b      	add	r3, r1
 8008d7a:	6393      	str	r3, [r2, #56]	@ 0x38
        return;
 8008d7c:	e32b      	b.n	80093d6 <Adjust_Left_Motors_By_Distance+0xf5e>
            __HAL_TIM_SET_COMPARE(motors[id4].pwm_tim, motors[id4].pwm_channel, current_speed4 + speed_adjust4);  // 
 8008d7e:	7b3a      	ldrb	r2, [r7, #12]
 8008d80:	4958      	ldr	r1, [pc, #352]	@ (8008ee4 <Adjust_Left_Motors_By_Distance+0xa6c>)
 8008d82:	4613      	mov	r3, r2
 8008d84:	00db      	lsls	r3, r3, #3
 8008d86:	4413      	add	r3, r2
 8008d88:	009b      	lsls	r3, r3, #2
 8008d8a:	440b      	add	r3, r1
 8008d8c:	3304      	adds	r3, #4
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	2b08      	cmp	r3, #8
 8008d92:	d10d      	bne.n	8008db0 <Adjust_Left_Motors_By_Distance+0x938>
 8008d94:	7b3a      	ldrb	r2, [r7, #12]
 8008d96:	4953      	ldr	r1, [pc, #332]	@ (8008ee4 <Adjust_Left_Motors_By_Distance+0xa6c>)
 8008d98:	4613      	mov	r3, r2
 8008d9a:	00db      	lsls	r3, r3, #3
 8008d9c:	4413      	add	r3, r2
 8008d9e:	009b      	lsls	r3, r3, #2
 8008da0:	440b      	add	r3, r1
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	681a      	ldr	r2, [r3, #0]
 8008da6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008da8:	697b      	ldr	r3, [r7, #20]
 8008daa:	440b      	add	r3, r1
 8008dac:	63d3      	str	r3, [r2, #60]	@ 0x3c
        return;
 8008dae:	e312      	b.n	80093d6 <Adjust_Left_Motors_By_Distance+0xf5e>
            __HAL_TIM_SET_COMPARE(motors[id4].pwm_tim, motors[id4].pwm_channel, current_speed4 + speed_adjust4);  // 
 8008db0:	7b3a      	ldrb	r2, [r7, #12]
 8008db2:	494c      	ldr	r1, [pc, #304]	@ (8008ee4 <Adjust_Left_Motors_By_Distance+0xa6c>)
 8008db4:	4613      	mov	r3, r2
 8008db6:	00db      	lsls	r3, r3, #3
 8008db8:	4413      	add	r3, r2
 8008dba:	009b      	lsls	r3, r3, #2
 8008dbc:	440b      	add	r3, r1
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	681a      	ldr	r2, [r3, #0]
 8008dc2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008dc4:	697b      	ldr	r3, [r7, #20]
 8008dc6:	440b      	add	r3, r1
 8008dc8:	6413      	str	r3, [r2, #64]	@ 0x40
        return;
 8008dca:	e304      	b.n	80093d6 <Adjust_Left_Motors_By_Distance+0xf5e>
 8008dcc:	e303      	b.n	80093d6 <Adjust_Left_Motors_By_Distance+0xf5e>
    }
    
    // 
    if (raw_distance >= 22 && raw_distance <= 45) {
 8008dce:	edd7 7a02 	vldr	s15, [r7, #8]
 8008dd2:	eeb3 7a06 	vmov.f32	s14, #54	@ 0x41b00000  22.0
 8008dd6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008dda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008dde:	f2c0 8177 	blt.w	80090d0 <Adjust_Left_Motors_By_Distance+0xc58>
 8008de2:	edd7 7a02 	vldr	s15, [r7, #8]
 8008de6:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 8008ee8 <Adjust_Left_Motors_By_Distance+0xa70>
 8008dea:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008dee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008df2:	f200 816d 	bhi.w	80090d0 <Adjust_Left_Motors_By_Distance+0xc58>
        adjust_start_time = HAL_GetTick();
 8008df6:	f004 fa2b 	bl	800d250 <HAL_GetTick>
 8008dfa:	4603      	mov	r3, r0
 8008dfc:	4a3b      	ldr	r2, [pc, #236]	@ (8008eec <Adjust_Left_Motors_By_Distance+0xa74>)
 8008dfe:	6013      	str	r3, [r2, #0]
        // 
        __HAL_TIM_SET_COMPARE(motors[id1].pwm_tim, motors[id1].pwm_channel, current_speed1 + speed_adjust1);  // 
 8008e00:	7bfa      	ldrb	r2, [r7, #15]
 8008e02:	4938      	ldr	r1, [pc, #224]	@ (8008ee4 <Adjust_Left_Motors_By_Distance+0xa6c>)
 8008e04:	4613      	mov	r3, r2
 8008e06:	00db      	lsls	r3, r3, #3
 8008e08:	4413      	add	r3, r2
 8008e0a:	009b      	lsls	r3, r3, #2
 8008e0c:	440b      	add	r3, r1
 8008e0e:	3304      	adds	r3, #4
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d10d      	bne.n	8008e32 <Adjust_Left_Motors_By_Distance+0x9ba>
 8008e16:	7bfa      	ldrb	r2, [r7, #15]
 8008e18:	4932      	ldr	r1, [pc, #200]	@ (8008ee4 <Adjust_Left_Motors_By_Distance+0xa6c>)
 8008e1a:	4613      	mov	r3, r2
 8008e1c:	00db      	lsls	r3, r3, #3
 8008e1e:	4413      	add	r3, r2
 8008e20:	009b      	lsls	r3, r3, #2
 8008e22:	440b      	add	r3, r1
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008e2a:	6a3a      	ldr	r2, [r7, #32]
 8008e2c:	440a      	add	r2, r1
 8008e2e:	635a      	str	r2, [r3, #52]	@ 0x34
 8008e30:	e03e      	b.n	8008eb0 <Adjust_Left_Motors_By_Distance+0xa38>
 8008e32:	7bfa      	ldrb	r2, [r7, #15]
 8008e34:	492b      	ldr	r1, [pc, #172]	@ (8008ee4 <Adjust_Left_Motors_By_Distance+0xa6c>)
 8008e36:	4613      	mov	r3, r2
 8008e38:	00db      	lsls	r3, r3, #3
 8008e3a:	4413      	add	r3, r2
 8008e3c:	009b      	lsls	r3, r3, #2
 8008e3e:	440b      	add	r3, r1
 8008e40:	3304      	adds	r3, #4
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	2b04      	cmp	r3, #4
 8008e46:	d10d      	bne.n	8008e64 <Adjust_Left_Motors_By_Distance+0x9ec>
 8008e48:	7bfa      	ldrb	r2, [r7, #15]
 8008e4a:	4926      	ldr	r1, [pc, #152]	@ (8008ee4 <Adjust_Left_Motors_By_Distance+0xa6c>)
 8008e4c:	4613      	mov	r3, r2
 8008e4e:	00db      	lsls	r3, r3, #3
 8008e50:	4413      	add	r3, r2
 8008e52:	009b      	lsls	r3, r3, #2
 8008e54:	440b      	add	r3, r1
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	681a      	ldr	r2, [r3, #0]
 8008e5a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008e5c:	6a3b      	ldr	r3, [r7, #32]
 8008e5e:	440b      	add	r3, r1
 8008e60:	6393      	str	r3, [r2, #56]	@ 0x38
 8008e62:	e025      	b.n	8008eb0 <Adjust_Left_Motors_By_Distance+0xa38>
 8008e64:	7bfa      	ldrb	r2, [r7, #15]
 8008e66:	491f      	ldr	r1, [pc, #124]	@ (8008ee4 <Adjust_Left_Motors_By_Distance+0xa6c>)
 8008e68:	4613      	mov	r3, r2
 8008e6a:	00db      	lsls	r3, r3, #3
 8008e6c:	4413      	add	r3, r2
 8008e6e:	009b      	lsls	r3, r3, #2
 8008e70:	440b      	add	r3, r1
 8008e72:	3304      	adds	r3, #4
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	2b08      	cmp	r3, #8
 8008e78:	d10d      	bne.n	8008e96 <Adjust_Left_Motors_By_Distance+0xa1e>
 8008e7a:	7bfa      	ldrb	r2, [r7, #15]
 8008e7c:	4919      	ldr	r1, [pc, #100]	@ (8008ee4 <Adjust_Left_Motors_By_Distance+0xa6c>)
 8008e7e:	4613      	mov	r3, r2
 8008e80:	00db      	lsls	r3, r3, #3
 8008e82:	4413      	add	r3, r2
 8008e84:	009b      	lsls	r3, r3, #2
 8008e86:	440b      	add	r3, r1
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	681a      	ldr	r2, [r3, #0]
 8008e8c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008e8e:	6a3b      	ldr	r3, [r7, #32]
 8008e90:	440b      	add	r3, r1
 8008e92:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8008e94:	e00c      	b.n	8008eb0 <Adjust_Left_Motors_By_Distance+0xa38>
 8008e96:	7bfa      	ldrb	r2, [r7, #15]
 8008e98:	4912      	ldr	r1, [pc, #72]	@ (8008ee4 <Adjust_Left_Motors_By_Distance+0xa6c>)
 8008e9a:	4613      	mov	r3, r2
 8008e9c:	00db      	lsls	r3, r3, #3
 8008e9e:	4413      	add	r3, r2
 8008ea0:	009b      	lsls	r3, r3, #2
 8008ea2:	440b      	add	r3, r1
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	681a      	ldr	r2, [r3, #0]
 8008ea8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008eaa:	6a3b      	ldr	r3, [r7, #32]
 8008eac:	440b      	add	r3, r1
 8008eae:	6413      	str	r3, [r2, #64]	@ 0x40
        __HAL_TIM_SET_COMPARE(motors[id3].pwm_tim, motors[id3].pwm_channel, current_speed3 - speed_adjust3);  // 
 8008eb0:	7bba      	ldrb	r2, [r7, #14]
 8008eb2:	490c      	ldr	r1, [pc, #48]	@ (8008ee4 <Adjust_Left_Motors_By_Distance+0xa6c>)
 8008eb4:	4613      	mov	r3, r2
 8008eb6:	00db      	lsls	r3, r3, #3
 8008eb8:	4413      	add	r3, r2
 8008eba:	009b      	lsls	r3, r3, #2
 8008ebc:	440b      	add	r3, r1
 8008ebe:	3304      	adds	r3, #4
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d114      	bne.n	8008ef0 <Adjust_Left_Motors_By_Distance+0xa78>
 8008ec6:	7bba      	ldrb	r2, [r7, #14]
 8008ec8:	4906      	ldr	r1, [pc, #24]	@ (8008ee4 <Adjust_Left_Motors_By_Distance+0xa6c>)
 8008eca:	4613      	mov	r3, r2
 8008ecc:	00db      	lsls	r3, r3, #3
 8008ece:	4413      	add	r3, r2
 8008ed0:	009b      	lsls	r3, r3, #2
 8008ed2:	440b      	add	r3, r1
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008eda:	69ba      	ldr	r2, [r7, #24]
 8008edc:	1a8a      	subs	r2, r1, r2
 8008ede:	635a      	str	r2, [r3, #52]	@ 0x34
 8008ee0:	e045      	b.n	8008f6e <Adjust_Left_Motors_By_Distance+0xaf6>
 8008ee2:	bf00      	nop
 8008ee4:	20000384 	.word	0x20000384
 8008ee8:	42340000 	.word	0x42340000
 8008eec:	20000604 	.word	0x20000604
 8008ef0:	7bba      	ldrb	r2, [r7, #14]
 8008ef2:	49a9      	ldr	r1, [pc, #676]	@ (8009198 <Adjust_Left_Motors_By_Distance+0xd20>)
 8008ef4:	4613      	mov	r3, r2
 8008ef6:	00db      	lsls	r3, r3, #3
 8008ef8:	4413      	add	r3, r2
 8008efa:	009b      	lsls	r3, r3, #2
 8008efc:	440b      	add	r3, r1
 8008efe:	3304      	adds	r3, #4
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	2b04      	cmp	r3, #4
 8008f04:	d10d      	bne.n	8008f22 <Adjust_Left_Motors_By_Distance+0xaaa>
 8008f06:	7bba      	ldrb	r2, [r7, #14]
 8008f08:	49a3      	ldr	r1, [pc, #652]	@ (8009198 <Adjust_Left_Motors_By_Distance+0xd20>)
 8008f0a:	4613      	mov	r3, r2
 8008f0c:	00db      	lsls	r3, r3, #3
 8008f0e:	4413      	add	r3, r2
 8008f10:	009b      	lsls	r3, r3, #2
 8008f12:	440b      	add	r3, r1
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	681a      	ldr	r2, [r3, #0]
 8008f18:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008f1a:	69bb      	ldr	r3, [r7, #24]
 8008f1c:	1acb      	subs	r3, r1, r3
 8008f1e:	6393      	str	r3, [r2, #56]	@ 0x38
 8008f20:	e025      	b.n	8008f6e <Adjust_Left_Motors_By_Distance+0xaf6>
 8008f22:	7bba      	ldrb	r2, [r7, #14]
 8008f24:	499c      	ldr	r1, [pc, #624]	@ (8009198 <Adjust_Left_Motors_By_Distance+0xd20>)
 8008f26:	4613      	mov	r3, r2
 8008f28:	00db      	lsls	r3, r3, #3
 8008f2a:	4413      	add	r3, r2
 8008f2c:	009b      	lsls	r3, r3, #2
 8008f2e:	440b      	add	r3, r1
 8008f30:	3304      	adds	r3, #4
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	2b08      	cmp	r3, #8
 8008f36:	d10d      	bne.n	8008f54 <Adjust_Left_Motors_By_Distance+0xadc>
 8008f38:	7bba      	ldrb	r2, [r7, #14]
 8008f3a:	4997      	ldr	r1, [pc, #604]	@ (8009198 <Adjust_Left_Motors_By_Distance+0xd20>)
 8008f3c:	4613      	mov	r3, r2
 8008f3e:	00db      	lsls	r3, r3, #3
 8008f40:	4413      	add	r3, r2
 8008f42:	009b      	lsls	r3, r3, #2
 8008f44:	440b      	add	r3, r1
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	681a      	ldr	r2, [r3, #0]
 8008f4a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008f4c:	69bb      	ldr	r3, [r7, #24]
 8008f4e:	1acb      	subs	r3, r1, r3
 8008f50:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8008f52:	e00c      	b.n	8008f6e <Adjust_Left_Motors_By_Distance+0xaf6>
 8008f54:	7bba      	ldrb	r2, [r7, #14]
 8008f56:	4990      	ldr	r1, [pc, #576]	@ (8009198 <Adjust_Left_Motors_By_Distance+0xd20>)
 8008f58:	4613      	mov	r3, r2
 8008f5a:	00db      	lsls	r3, r3, #3
 8008f5c:	4413      	add	r3, r2
 8008f5e:	009b      	lsls	r3, r3, #2
 8008f60:	440b      	add	r3, r1
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	681a      	ldr	r2, [r3, #0]
 8008f66:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008f68:	69bb      	ldr	r3, [r7, #24]
 8008f6a:	1acb      	subs	r3, r1, r3
 8008f6c:	6413      	str	r3, [r2, #64]	@ 0x40
        __HAL_TIM_SET_COMPARE(motors[id2].pwm_tim, motors[id2].pwm_channel, current_speed2 + speed_adjust2);  // 
 8008f6e:	7b7a      	ldrb	r2, [r7, #13]
 8008f70:	4989      	ldr	r1, [pc, #548]	@ (8009198 <Adjust_Left_Motors_By_Distance+0xd20>)
 8008f72:	4613      	mov	r3, r2
 8008f74:	00db      	lsls	r3, r3, #3
 8008f76:	4413      	add	r3, r2
 8008f78:	009b      	lsls	r3, r3, #2
 8008f7a:	440b      	add	r3, r1
 8008f7c:	3304      	adds	r3, #4
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d10d      	bne.n	8008fa0 <Adjust_Left_Motors_By_Distance+0xb28>
 8008f84:	7b7a      	ldrb	r2, [r7, #13]
 8008f86:	4984      	ldr	r1, [pc, #528]	@ (8009198 <Adjust_Left_Motors_By_Distance+0xd20>)
 8008f88:	4613      	mov	r3, r2
 8008f8a:	00db      	lsls	r3, r3, #3
 8008f8c:	4413      	add	r3, r2
 8008f8e:	009b      	lsls	r3, r3, #2
 8008f90:	440b      	add	r3, r1
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008f98:	69fa      	ldr	r2, [r7, #28]
 8008f9a:	440a      	add	r2, r1
 8008f9c:	635a      	str	r2, [r3, #52]	@ 0x34
 8008f9e:	e03e      	b.n	800901e <Adjust_Left_Motors_By_Distance+0xba6>
 8008fa0:	7b7a      	ldrb	r2, [r7, #13]
 8008fa2:	497d      	ldr	r1, [pc, #500]	@ (8009198 <Adjust_Left_Motors_By_Distance+0xd20>)
 8008fa4:	4613      	mov	r3, r2
 8008fa6:	00db      	lsls	r3, r3, #3
 8008fa8:	4413      	add	r3, r2
 8008faa:	009b      	lsls	r3, r3, #2
 8008fac:	440b      	add	r3, r1
 8008fae:	3304      	adds	r3, #4
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	2b04      	cmp	r3, #4
 8008fb4:	d10d      	bne.n	8008fd2 <Adjust_Left_Motors_By_Distance+0xb5a>
 8008fb6:	7b7a      	ldrb	r2, [r7, #13]
 8008fb8:	4977      	ldr	r1, [pc, #476]	@ (8009198 <Adjust_Left_Motors_By_Distance+0xd20>)
 8008fba:	4613      	mov	r3, r2
 8008fbc:	00db      	lsls	r3, r3, #3
 8008fbe:	4413      	add	r3, r2
 8008fc0:	009b      	lsls	r3, r3, #2
 8008fc2:	440b      	add	r3, r1
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	681a      	ldr	r2, [r3, #0]
 8008fc8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008fca:	69fb      	ldr	r3, [r7, #28]
 8008fcc:	440b      	add	r3, r1
 8008fce:	6393      	str	r3, [r2, #56]	@ 0x38
 8008fd0:	e025      	b.n	800901e <Adjust_Left_Motors_By_Distance+0xba6>
 8008fd2:	7b7a      	ldrb	r2, [r7, #13]
 8008fd4:	4970      	ldr	r1, [pc, #448]	@ (8009198 <Adjust_Left_Motors_By_Distance+0xd20>)
 8008fd6:	4613      	mov	r3, r2
 8008fd8:	00db      	lsls	r3, r3, #3
 8008fda:	4413      	add	r3, r2
 8008fdc:	009b      	lsls	r3, r3, #2
 8008fde:	440b      	add	r3, r1
 8008fe0:	3304      	adds	r3, #4
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	2b08      	cmp	r3, #8
 8008fe6:	d10d      	bne.n	8009004 <Adjust_Left_Motors_By_Distance+0xb8c>
 8008fe8:	7b7a      	ldrb	r2, [r7, #13]
 8008fea:	496b      	ldr	r1, [pc, #428]	@ (8009198 <Adjust_Left_Motors_By_Distance+0xd20>)
 8008fec:	4613      	mov	r3, r2
 8008fee:	00db      	lsls	r3, r3, #3
 8008ff0:	4413      	add	r3, r2
 8008ff2:	009b      	lsls	r3, r3, #2
 8008ff4:	440b      	add	r3, r1
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	681a      	ldr	r2, [r3, #0]
 8008ffa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008ffc:	69fb      	ldr	r3, [r7, #28]
 8008ffe:	440b      	add	r3, r1
 8009000:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8009002:	e00c      	b.n	800901e <Adjust_Left_Motors_By_Distance+0xba6>
 8009004:	7b7a      	ldrb	r2, [r7, #13]
 8009006:	4964      	ldr	r1, [pc, #400]	@ (8009198 <Adjust_Left_Motors_By_Distance+0xd20>)
 8009008:	4613      	mov	r3, r2
 800900a:	00db      	lsls	r3, r3, #3
 800900c:	4413      	add	r3, r2
 800900e:	009b      	lsls	r3, r3, #2
 8009010:	440b      	add	r3, r1
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	681a      	ldr	r2, [r3, #0]
 8009016:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009018:	69fb      	ldr	r3, [r7, #28]
 800901a:	440b      	add	r3, r1
 800901c:	6413      	str	r3, [r2, #64]	@ 0x40
        __HAL_TIM_SET_COMPARE(motors[id4].pwm_tim, motors[id4].pwm_channel, current_speed4 - speed_adjust4);  // 
 800901e:	7b3a      	ldrb	r2, [r7, #12]
 8009020:	495d      	ldr	r1, [pc, #372]	@ (8009198 <Adjust_Left_Motors_By_Distance+0xd20>)
 8009022:	4613      	mov	r3, r2
 8009024:	00db      	lsls	r3, r3, #3
 8009026:	4413      	add	r3, r2
 8009028:	009b      	lsls	r3, r3, #2
 800902a:	440b      	add	r3, r1
 800902c:	3304      	adds	r3, #4
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	2b00      	cmp	r3, #0
 8009032:	d10d      	bne.n	8009050 <Adjust_Left_Motors_By_Distance+0xbd8>
 8009034:	7b3a      	ldrb	r2, [r7, #12]
 8009036:	4958      	ldr	r1, [pc, #352]	@ (8009198 <Adjust_Left_Motors_By_Distance+0xd20>)
 8009038:	4613      	mov	r3, r2
 800903a:	00db      	lsls	r3, r3, #3
 800903c:	4413      	add	r3, r2
 800903e:	009b      	lsls	r3, r3, #2
 8009040:	440b      	add	r3, r1
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009048:	697a      	ldr	r2, [r7, #20]
 800904a:	1a8a      	subs	r2, r1, r2
 800904c:	635a      	str	r2, [r3, #52]	@ 0x34
 800904e:	e1c2      	b.n	80093d6 <Adjust_Left_Motors_By_Distance+0xf5e>
 8009050:	7b3a      	ldrb	r2, [r7, #12]
 8009052:	4951      	ldr	r1, [pc, #324]	@ (8009198 <Adjust_Left_Motors_By_Distance+0xd20>)
 8009054:	4613      	mov	r3, r2
 8009056:	00db      	lsls	r3, r3, #3
 8009058:	4413      	add	r3, r2
 800905a:	009b      	lsls	r3, r3, #2
 800905c:	440b      	add	r3, r1
 800905e:	3304      	adds	r3, #4
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	2b04      	cmp	r3, #4
 8009064:	d10d      	bne.n	8009082 <Adjust_Left_Motors_By_Distance+0xc0a>
 8009066:	7b3a      	ldrb	r2, [r7, #12]
 8009068:	494b      	ldr	r1, [pc, #300]	@ (8009198 <Adjust_Left_Motors_By_Distance+0xd20>)
 800906a:	4613      	mov	r3, r2
 800906c:	00db      	lsls	r3, r3, #3
 800906e:	4413      	add	r3, r2
 8009070:	009b      	lsls	r3, r3, #2
 8009072:	440b      	add	r3, r1
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	681a      	ldr	r2, [r3, #0]
 8009078:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800907a:	697b      	ldr	r3, [r7, #20]
 800907c:	1acb      	subs	r3, r1, r3
 800907e:	6393      	str	r3, [r2, #56]	@ 0x38
 8009080:	e1a9      	b.n	80093d6 <Adjust_Left_Motors_By_Distance+0xf5e>
 8009082:	7b3a      	ldrb	r2, [r7, #12]
 8009084:	4944      	ldr	r1, [pc, #272]	@ (8009198 <Adjust_Left_Motors_By_Distance+0xd20>)
 8009086:	4613      	mov	r3, r2
 8009088:	00db      	lsls	r3, r3, #3
 800908a:	4413      	add	r3, r2
 800908c:	009b      	lsls	r3, r3, #2
 800908e:	440b      	add	r3, r1
 8009090:	3304      	adds	r3, #4
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	2b08      	cmp	r3, #8
 8009096:	d10d      	bne.n	80090b4 <Adjust_Left_Motors_By_Distance+0xc3c>
 8009098:	7b3a      	ldrb	r2, [r7, #12]
 800909a:	493f      	ldr	r1, [pc, #252]	@ (8009198 <Adjust_Left_Motors_By_Distance+0xd20>)
 800909c:	4613      	mov	r3, r2
 800909e:	00db      	lsls	r3, r3, #3
 80090a0:	4413      	add	r3, r2
 80090a2:	009b      	lsls	r3, r3, #2
 80090a4:	440b      	add	r3, r1
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	681a      	ldr	r2, [r3, #0]
 80090aa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80090ac:	697b      	ldr	r3, [r7, #20]
 80090ae:	1acb      	subs	r3, r1, r3
 80090b0:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80090b2:	e190      	b.n	80093d6 <Adjust_Left_Motors_By_Distance+0xf5e>
 80090b4:	7b3a      	ldrb	r2, [r7, #12]
 80090b6:	4938      	ldr	r1, [pc, #224]	@ (8009198 <Adjust_Left_Motors_By_Distance+0xd20>)
 80090b8:	4613      	mov	r3, r2
 80090ba:	00db      	lsls	r3, r3, #3
 80090bc:	4413      	add	r3, r2
 80090be:	009b      	lsls	r3, r3, #2
 80090c0:	440b      	add	r3, r1
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	681a      	ldr	r2, [r3, #0]
 80090c6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80090c8:	697b      	ldr	r3, [r7, #20]
 80090ca:	1acb      	subs	r3, r1, r3
 80090cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80090ce:	e182      	b.n	80093d6 <Adjust_Left_Motors_By_Distance+0xf5e>
    } else if (raw_distance >= 126 && raw_distance <= 156) {
 80090d0:	edd7 7a02 	vldr	s15, [r7, #8]
 80090d4:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800919c <Adjust_Left_Motors_By_Distance+0xd24>
 80090d8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80090dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80090e0:	f2c0 8179 	blt.w	80093d6 <Adjust_Left_Motors_By_Distance+0xf5e>
 80090e4:	edd7 7a02 	vldr	s15, [r7, #8]
 80090e8:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 80091a0 <Adjust_Left_Motors_By_Distance+0xd28>
 80090ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80090f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80090f4:	f200 816f 	bhi.w	80093d6 <Adjust_Left_Motors_By_Distance+0xf5e>
        adjust_start_time = HAL_GetTick();
 80090f8:	f004 f8aa 	bl	800d250 <HAL_GetTick>
 80090fc:	4603      	mov	r3, r0
 80090fe:	4a29      	ldr	r2, [pc, #164]	@ (80091a4 <Adjust_Left_Motors_By_Distance+0xd2c>)
 8009100:	6013      	str	r3, [r2, #0]
        // 
        __HAL_TIM_SET_COMPARE(motors[id1].pwm_tim, motors[id1].pwm_channel, current_speed1 - speed_adjust1);  // 
 8009102:	7bfa      	ldrb	r2, [r7, #15]
 8009104:	4924      	ldr	r1, [pc, #144]	@ (8009198 <Adjust_Left_Motors_By_Distance+0xd20>)
 8009106:	4613      	mov	r3, r2
 8009108:	00db      	lsls	r3, r3, #3
 800910a:	4413      	add	r3, r2
 800910c:	009b      	lsls	r3, r3, #2
 800910e:	440b      	add	r3, r1
 8009110:	3304      	adds	r3, #4
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	2b00      	cmp	r3, #0
 8009116:	d10d      	bne.n	8009134 <Adjust_Left_Motors_By_Distance+0xcbc>
 8009118:	7bfa      	ldrb	r2, [r7, #15]
 800911a:	491f      	ldr	r1, [pc, #124]	@ (8009198 <Adjust_Left_Motors_By_Distance+0xd20>)
 800911c:	4613      	mov	r3, r2
 800911e:	00db      	lsls	r3, r3, #3
 8009120:	4413      	add	r3, r2
 8009122:	009b      	lsls	r3, r3, #2
 8009124:	440b      	add	r3, r1
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800912c:	6a3a      	ldr	r2, [r7, #32]
 800912e:	1a8a      	subs	r2, r1, r2
 8009130:	635a      	str	r2, [r3, #52]	@ 0x34
 8009132:	e046      	b.n	80091c2 <Adjust_Left_Motors_By_Distance+0xd4a>
 8009134:	7bfa      	ldrb	r2, [r7, #15]
 8009136:	4918      	ldr	r1, [pc, #96]	@ (8009198 <Adjust_Left_Motors_By_Distance+0xd20>)
 8009138:	4613      	mov	r3, r2
 800913a:	00db      	lsls	r3, r3, #3
 800913c:	4413      	add	r3, r2
 800913e:	009b      	lsls	r3, r3, #2
 8009140:	440b      	add	r3, r1
 8009142:	3304      	adds	r3, #4
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	2b04      	cmp	r3, #4
 8009148:	d10d      	bne.n	8009166 <Adjust_Left_Motors_By_Distance+0xcee>
 800914a:	7bfa      	ldrb	r2, [r7, #15]
 800914c:	4912      	ldr	r1, [pc, #72]	@ (8009198 <Adjust_Left_Motors_By_Distance+0xd20>)
 800914e:	4613      	mov	r3, r2
 8009150:	00db      	lsls	r3, r3, #3
 8009152:	4413      	add	r3, r2
 8009154:	009b      	lsls	r3, r3, #2
 8009156:	440b      	add	r3, r1
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	681a      	ldr	r2, [r3, #0]
 800915c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800915e:	6a3b      	ldr	r3, [r7, #32]
 8009160:	1acb      	subs	r3, r1, r3
 8009162:	6393      	str	r3, [r2, #56]	@ 0x38
 8009164:	e02d      	b.n	80091c2 <Adjust_Left_Motors_By_Distance+0xd4a>
 8009166:	7bfa      	ldrb	r2, [r7, #15]
 8009168:	490b      	ldr	r1, [pc, #44]	@ (8009198 <Adjust_Left_Motors_By_Distance+0xd20>)
 800916a:	4613      	mov	r3, r2
 800916c:	00db      	lsls	r3, r3, #3
 800916e:	4413      	add	r3, r2
 8009170:	009b      	lsls	r3, r3, #2
 8009172:	440b      	add	r3, r1
 8009174:	3304      	adds	r3, #4
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	2b08      	cmp	r3, #8
 800917a:	d115      	bne.n	80091a8 <Adjust_Left_Motors_By_Distance+0xd30>
 800917c:	7bfa      	ldrb	r2, [r7, #15]
 800917e:	4906      	ldr	r1, [pc, #24]	@ (8009198 <Adjust_Left_Motors_By_Distance+0xd20>)
 8009180:	4613      	mov	r3, r2
 8009182:	00db      	lsls	r3, r3, #3
 8009184:	4413      	add	r3, r2
 8009186:	009b      	lsls	r3, r3, #2
 8009188:	440b      	add	r3, r1
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	681a      	ldr	r2, [r3, #0]
 800918e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009190:	6a3b      	ldr	r3, [r7, #32]
 8009192:	1acb      	subs	r3, r1, r3
 8009194:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8009196:	e014      	b.n	80091c2 <Adjust_Left_Motors_By_Distance+0xd4a>
 8009198:	20000384 	.word	0x20000384
 800919c:	42fc0000 	.word	0x42fc0000
 80091a0:	431c0000 	.word	0x431c0000
 80091a4:	20000604 	.word	0x20000604
 80091a8:	7bfa      	ldrb	r2, [r7, #15]
 80091aa:	498c      	ldr	r1, [pc, #560]	@ (80093dc <Adjust_Left_Motors_By_Distance+0xf64>)
 80091ac:	4613      	mov	r3, r2
 80091ae:	00db      	lsls	r3, r3, #3
 80091b0:	4413      	add	r3, r2
 80091b2:	009b      	lsls	r3, r3, #2
 80091b4:	440b      	add	r3, r1
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	681a      	ldr	r2, [r3, #0]
 80091ba:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80091bc:	6a3b      	ldr	r3, [r7, #32]
 80091be:	1acb      	subs	r3, r1, r3
 80091c0:	6413      	str	r3, [r2, #64]	@ 0x40
        __HAL_TIM_SET_COMPARE(motors[id3].pwm_tim, motors[id3].pwm_channel, current_speed3 + speed_adjust3);  // 
 80091c2:	7bba      	ldrb	r2, [r7, #14]
 80091c4:	4985      	ldr	r1, [pc, #532]	@ (80093dc <Adjust_Left_Motors_By_Distance+0xf64>)
 80091c6:	4613      	mov	r3, r2
 80091c8:	00db      	lsls	r3, r3, #3
 80091ca:	4413      	add	r3, r2
 80091cc:	009b      	lsls	r3, r3, #2
 80091ce:	440b      	add	r3, r1
 80091d0:	3304      	adds	r3, #4
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d10d      	bne.n	80091f4 <Adjust_Left_Motors_By_Distance+0xd7c>
 80091d8:	7bba      	ldrb	r2, [r7, #14]
 80091da:	4980      	ldr	r1, [pc, #512]	@ (80093dc <Adjust_Left_Motors_By_Distance+0xf64>)
 80091dc:	4613      	mov	r3, r2
 80091de:	00db      	lsls	r3, r3, #3
 80091e0:	4413      	add	r3, r2
 80091e2:	009b      	lsls	r3, r3, #2
 80091e4:	440b      	add	r3, r1
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80091ec:	69ba      	ldr	r2, [r7, #24]
 80091ee:	440a      	add	r2, r1
 80091f0:	635a      	str	r2, [r3, #52]	@ 0x34
 80091f2:	e03e      	b.n	8009272 <Adjust_Left_Motors_By_Distance+0xdfa>
 80091f4:	7bba      	ldrb	r2, [r7, #14]
 80091f6:	4979      	ldr	r1, [pc, #484]	@ (80093dc <Adjust_Left_Motors_By_Distance+0xf64>)
 80091f8:	4613      	mov	r3, r2
 80091fa:	00db      	lsls	r3, r3, #3
 80091fc:	4413      	add	r3, r2
 80091fe:	009b      	lsls	r3, r3, #2
 8009200:	440b      	add	r3, r1
 8009202:	3304      	adds	r3, #4
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	2b04      	cmp	r3, #4
 8009208:	d10d      	bne.n	8009226 <Adjust_Left_Motors_By_Distance+0xdae>
 800920a:	7bba      	ldrb	r2, [r7, #14]
 800920c:	4973      	ldr	r1, [pc, #460]	@ (80093dc <Adjust_Left_Motors_By_Distance+0xf64>)
 800920e:	4613      	mov	r3, r2
 8009210:	00db      	lsls	r3, r3, #3
 8009212:	4413      	add	r3, r2
 8009214:	009b      	lsls	r3, r3, #2
 8009216:	440b      	add	r3, r1
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	681a      	ldr	r2, [r3, #0]
 800921c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800921e:	69bb      	ldr	r3, [r7, #24]
 8009220:	440b      	add	r3, r1
 8009222:	6393      	str	r3, [r2, #56]	@ 0x38
 8009224:	e025      	b.n	8009272 <Adjust_Left_Motors_By_Distance+0xdfa>
 8009226:	7bba      	ldrb	r2, [r7, #14]
 8009228:	496c      	ldr	r1, [pc, #432]	@ (80093dc <Adjust_Left_Motors_By_Distance+0xf64>)
 800922a:	4613      	mov	r3, r2
 800922c:	00db      	lsls	r3, r3, #3
 800922e:	4413      	add	r3, r2
 8009230:	009b      	lsls	r3, r3, #2
 8009232:	440b      	add	r3, r1
 8009234:	3304      	adds	r3, #4
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	2b08      	cmp	r3, #8
 800923a:	d10d      	bne.n	8009258 <Adjust_Left_Motors_By_Distance+0xde0>
 800923c:	7bba      	ldrb	r2, [r7, #14]
 800923e:	4967      	ldr	r1, [pc, #412]	@ (80093dc <Adjust_Left_Motors_By_Distance+0xf64>)
 8009240:	4613      	mov	r3, r2
 8009242:	00db      	lsls	r3, r3, #3
 8009244:	4413      	add	r3, r2
 8009246:	009b      	lsls	r3, r3, #2
 8009248:	440b      	add	r3, r1
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	681a      	ldr	r2, [r3, #0]
 800924e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009250:	69bb      	ldr	r3, [r7, #24]
 8009252:	440b      	add	r3, r1
 8009254:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8009256:	e00c      	b.n	8009272 <Adjust_Left_Motors_By_Distance+0xdfa>
 8009258:	7bba      	ldrb	r2, [r7, #14]
 800925a:	4960      	ldr	r1, [pc, #384]	@ (80093dc <Adjust_Left_Motors_By_Distance+0xf64>)
 800925c:	4613      	mov	r3, r2
 800925e:	00db      	lsls	r3, r3, #3
 8009260:	4413      	add	r3, r2
 8009262:	009b      	lsls	r3, r3, #2
 8009264:	440b      	add	r3, r1
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	681a      	ldr	r2, [r3, #0]
 800926a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800926c:	69bb      	ldr	r3, [r7, #24]
 800926e:	440b      	add	r3, r1
 8009270:	6413      	str	r3, [r2, #64]	@ 0x40
        __HAL_TIM_SET_COMPARE(motors[id2].pwm_tim, motors[id2].pwm_channel, current_speed2 - speed_adjust2);  // 
 8009272:	7b7a      	ldrb	r2, [r7, #13]
 8009274:	4959      	ldr	r1, [pc, #356]	@ (80093dc <Adjust_Left_Motors_By_Distance+0xf64>)
 8009276:	4613      	mov	r3, r2
 8009278:	00db      	lsls	r3, r3, #3
 800927a:	4413      	add	r3, r2
 800927c:	009b      	lsls	r3, r3, #2
 800927e:	440b      	add	r3, r1
 8009280:	3304      	adds	r3, #4
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	2b00      	cmp	r3, #0
 8009286:	d10d      	bne.n	80092a4 <Adjust_Left_Motors_By_Distance+0xe2c>
 8009288:	7b7a      	ldrb	r2, [r7, #13]
 800928a:	4954      	ldr	r1, [pc, #336]	@ (80093dc <Adjust_Left_Motors_By_Distance+0xf64>)
 800928c:	4613      	mov	r3, r2
 800928e:	00db      	lsls	r3, r3, #3
 8009290:	4413      	add	r3, r2
 8009292:	009b      	lsls	r3, r3, #2
 8009294:	440b      	add	r3, r1
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800929c:	69fa      	ldr	r2, [r7, #28]
 800929e:	1a8a      	subs	r2, r1, r2
 80092a0:	635a      	str	r2, [r3, #52]	@ 0x34
 80092a2:	e03e      	b.n	8009322 <Adjust_Left_Motors_By_Distance+0xeaa>
 80092a4:	7b7a      	ldrb	r2, [r7, #13]
 80092a6:	494d      	ldr	r1, [pc, #308]	@ (80093dc <Adjust_Left_Motors_By_Distance+0xf64>)
 80092a8:	4613      	mov	r3, r2
 80092aa:	00db      	lsls	r3, r3, #3
 80092ac:	4413      	add	r3, r2
 80092ae:	009b      	lsls	r3, r3, #2
 80092b0:	440b      	add	r3, r1
 80092b2:	3304      	adds	r3, #4
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	2b04      	cmp	r3, #4
 80092b8:	d10d      	bne.n	80092d6 <Adjust_Left_Motors_By_Distance+0xe5e>
 80092ba:	7b7a      	ldrb	r2, [r7, #13]
 80092bc:	4947      	ldr	r1, [pc, #284]	@ (80093dc <Adjust_Left_Motors_By_Distance+0xf64>)
 80092be:	4613      	mov	r3, r2
 80092c0:	00db      	lsls	r3, r3, #3
 80092c2:	4413      	add	r3, r2
 80092c4:	009b      	lsls	r3, r3, #2
 80092c6:	440b      	add	r3, r1
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	681a      	ldr	r2, [r3, #0]
 80092cc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80092ce:	69fb      	ldr	r3, [r7, #28]
 80092d0:	1acb      	subs	r3, r1, r3
 80092d2:	6393      	str	r3, [r2, #56]	@ 0x38
 80092d4:	e025      	b.n	8009322 <Adjust_Left_Motors_By_Distance+0xeaa>
 80092d6:	7b7a      	ldrb	r2, [r7, #13]
 80092d8:	4940      	ldr	r1, [pc, #256]	@ (80093dc <Adjust_Left_Motors_By_Distance+0xf64>)
 80092da:	4613      	mov	r3, r2
 80092dc:	00db      	lsls	r3, r3, #3
 80092de:	4413      	add	r3, r2
 80092e0:	009b      	lsls	r3, r3, #2
 80092e2:	440b      	add	r3, r1
 80092e4:	3304      	adds	r3, #4
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	2b08      	cmp	r3, #8
 80092ea:	d10d      	bne.n	8009308 <Adjust_Left_Motors_By_Distance+0xe90>
 80092ec:	7b7a      	ldrb	r2, [r7, #13]
 80092ee:	493b      	ldr	r1, [pc, #236]	@ (80093dc <Adjust_Left_Motors_By_Distance+0xf64>)
 80092f0:	4613      	mov	r3, r2
 80092f2:	00db      	lsls	r3, r3, #3
 80092f4:	4413      	add	r3, r2
 80092f6:	009b      	lsls	r3, r3, #2
 80092f8:	440b      	add	r3, r1
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	681a      	ldr	r2, [r3, #0]
 80092fe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009300:	69fb      	ldr	r3, [r7, #28]
 8009302:	1acb      	subs	r3, r1, r3
 8009304:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8009306:	e00c      	b.n	8009322 <Adjust_Left_Motors_By_Distance+0xeaa>
 8009308:	7b7a      	ldrb	r2, [r7, #13]
 800930a:	4934      	ldr	r1, [pc, #208]	@ (80093dc <Adjust_Left_Motors_By_Distance+0xf64>)
 800930c:	4613      	mov	r3, r2
 800930e:	00db      	lsls	r3, r3, #3
 8009310:	4413      	add	r3, r2
 8009312:	009b      	lsls	r3, r3, #2
 8009314:	440b      	add	r3, r1
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	681a      	ldr	r2, [r3, #0]
 800931a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800931c:	69fb      	ldr	r3, [r7, #28]
 800931e:	1acb      	subs	r3, r1, r3
 8009320:	6413      	str	r3, [r2, #64]	@ 0x40
        __HAL_TIM_SET_COMPARE(motors[id4].pwm_tim, motors[id4].pwm_channel, current_speed4 + speed_adjust4);  // 
 8009322:	7b3a      	ldrb	r2, [r7, #12]
 8009324:	492d      	ldr	r1, [pc, #180]	@ (80093dc <Adjust_Left_Motors_By_Distance+0xf64>)
 8009326:	4613      	mov	r3, r2
 8009328:	00db      	lsls	r3, r3, #3
 800932a:	4413      	add	r3, r2
 800932c:	009b      	lsls	r3, r3, #2
 800932e:	440b      	add	r3, r1
 8009330:	3304      	adds	r3, #4
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	2b00      	cmp	r3, #0
 8009336:	d10d      	bne.n	8009354 <Adjust_Left_Motors_By_Distance+0xedc>
 8009338:	7b3a      	ldrb	r2, [r7, #12]
 800933a:	4928      	ldr	r1, [pc, #160]	@ (80093dc <Adjust_Left_Motors_By_Distance+0xf64>)
 800933c:	4613      	mov	r3, r2
 800933e:	00db      	lsls	r3, r3, #3
 8009340:	4413      	add	r3, r2
 8009342:	009b      	lsls	r3, r3, #2
 8009344:	440b      	add	r3, r1
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800934c:	697a      	ldr	r2, [r7, #20]
 800934e:	440a      	add	r2, r1
 8009350:	635a      	str	r2, [r3, #52]	@ 0x34
 8009352:	e040      	b.n	80093d6 <Adjust_Left_Motors_By_Distance+0xf5e>
 8009354:	7b3a      	ldrb	r2, [r7, #12]
 8009356:	4921      	ldr	r1, [pc, #132]	@ (80093dc <Adjust_Left_Motors_By_Distance+0xf64>)
 8009358:	4613      	mov	r3, r2
 800935a:	00db      	lsls	r3, r3, #3
 800935c:	4413      	add	r3, r2
 800935e:	009b      	lsls	r3, r3, #2
 8009360:	440b      	add	r3, r1
 8009362:	3304      	adds	r3, #4
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	2b04      	cmp	r3, #4
 8009368:	d10d      	bne.n	8009386 <Adjust_Left_Motors_By_Distance+0xf0e>
 800936a:	7b3a      	ldrb	r2, [r7, #12]
 800936c:	491b      	ldr	r1, [pc, #108]	@ (80093dc <Adjust_Left_Motors_By_Distance+0xf64>)
 800936e:	4613      	mov	r3, r2
 8009370:	00db      	lsls	r3, r3, #3
 8009372:	4413      	add	r3, r2
 8009374:	009b      	lsls	r3, r3, #2
 8009376:	440b      	add	r3, r1
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	681a      	ldr	r2, [r3, #0]
 800937c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800937e:	697b      	ldr	r3, [r7, #20]
 8009380:	440b      	add	r3, r1
 8009382:	6393      	str	r3, [r2, #56]	@ 0x38
 8009384:	e027      	b.n	80093d6 <Adjust_Left_Motors_By_Distance+0xf5e>
 8009386:	7b3a      	ldrb	r2, [r7, #12]
 8009388:	4914      	ldr	r1, [pc, #80]	@ (80093dc <Adjust_Left_Motors_By_Distance+0xf64>)
 800938a:	4613      	mov	r3, r2
 800938c:	00db      	lsls	r3, r3, #3
 800938e:	4413      	add	r3, r2
 8009390:	009b      	lsls	r3, r3, #2
 8009392:	440b      	add	r3, r1
 8009394:	3304      	adds	r3, #4
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	2b08      	cmp	r3, #8
 800939a:	d10d      	bne.n	80093b8 <Adjust_Left_Motors_By_Distance+0xf40>
 800939c:	7b3a      	ldrb	r2, [r7, #12]
 800939e:	490f      	ldr	r1, [pc, #60]	@ (80093dc <Adjust_Left_Motors_By_Distance+0xf64>)
 80093a0:	4613      	mov	r3, r2
 80093a2:	00db      	lsls	r3, r3, #3
 80093a4:	4413      	add	r3, r2
 80093a6:	009b      	lsls	r3, r3, #2
 80093a8:	440b      	add	r3, r1
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	681a      	ldr	r2, [r3, #0]
 80093ae:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80093b0:	697b      	ldr	r3, [r7, #20]
 80093b2:	440b      	add	r3, r1
 80093b4:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80093b6:	e00e      	b.n	80093d6 <Adjust_Left_Motors_By_Distance+0xf5e>
 80093b8:	7b3a      	ldrb	r2, [r7, #12]
 80093ba:	4908      	ldr	r1, [pc, #32]	@ (80093dc <Adjust_Left_Motors_By_Distance+0xf64>)
 80093bc:	4613      	mov	r3, r2
 80093be:	00db      	lsls	r3, r3, #3
 80093c0:	4413      	add	r3, r2
 80093c2:	009b      	lsls	r3, r3, #2
 80093c4:	440b      	add	r3, r1
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	681a      	ldr	r2, [r3, #0]
 80093ca:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80093cc:	697b      	ldr	r3, [r7, #20]
 80093ce:	440b      	add	r3, r1
 80093d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80093d2:	e000      	b.n	80093d6 <Adjust_Left_Motors_By_Distance+0xf5e>
        return;
 80093d4:	bf00      	nop
    }
}
 80093d6:	3744      	adds	r7, #68	@ 0x44
 80093d8:	46bd      	mov	sp, r7
 80093da:	bd90      	pop	{r4, r7, pc}
 80093dc:	20000384 	.word	0x20000384

080093e0 <Adjust_Right_Motors_By_Distance>:

void Adjust_Right_Motors_By_Distance(Motor_ID id2, Motor_ID id4, Motor_ID id1, Motor_ID id3, float raw_distance, float threshold) {
 80093e0:	b590      	push	{r4, r7, lr}
 80093e2:	b091      	sub	sp, #68	@ 0x44
 80093e4:	af00      	add	r7, sp, #0
 80093e6:	4604      	mov	r4, r0
 80093e8:	4608      	mov	r0, r1
 80093ea:	4611      	mov	r1, r2
 80093ec:	461a      	mov	r2, r3
 80093ee:	ed87 0a02 	vstr	s0, [r7, #8]
 80093f2:	edc7 0a01 	vstr	s1, [r7, #4]
 80093f6:	4623      	mov	r3, r4
 80093f8:	73fb      	strb	r3, [r7, #15]
 80093fa:	4603      	mov	r3, r0
 80093fc:	73bb      	strb	r3, [r7, #14]
 80093fe:	460b      	mov	r3, r1
 8009400:	737b      	strb	r3, [r7, #13]
 8009402:	4613      	mov	r3, r2
 8009404:	733b      	strb	r3, [r7, #12]
    static uint32_t adjust_start_time = 0;
    static uint32_t last_adjustment_time = 0;  // 
    const uint32_t COOLDOWN_PERIOD = 500;    // 0.5
 8009406:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800940a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    const uint32_t ADJUST_DURATION = 300;      // 300ms
 800940c:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8009410:	63bb      	str	r3, [r7, #56]	@ 0x38
    const float SPEED_ADJUST_RATIO = 0.1f;     // 10%
 8009412:	4b9a      	ldr	r3, [pc, #616]	@ (800967c <Adjust_Right_Motors_By_Distance+0x29c>)
 8009414:	637b      	str	r3, [r7, #52]	@ 0x34
    
    // 
    if (HAL_GetTick() - last_adjustment_time < COOLDOWN_PERIOD) {
 8009416:	f003 ff1b 	bl	800d250 <HAL_GetTick>
 800941a:	4602      	mov	r2, r0
 800941c:	4b98      	ldr	r3, [pc, #608]	@ (8009680 <Adjust_Right_Motors_By_Distance+0x2a0>)
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	1ad3      	subs	r3, r2, r3
 8009422:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009424:	429a      	cmp	r2, r3
 8009426:	f200 8789 	bhi.w	800a33c <Adjust_Right_Motors_By_Distance+0xf5c>
        return;
    }
    
    // 
    uint32_t current_speed1 = __HAL_TIM_GET_COMPARE(motors[id1].pwm_tim, motors[id1].pwm_channel);
 800942a:	7b7a      	ldrb	r2, [r7, #13]
 800942c:	4995      	ldr	r1, [pc, #596]	@ (8009684 <Adjust_Right_Motors_By_Distance+0x2a4>)
 800942e:	4613      	mov	r3, r2
 8009430:	00db      	lsls	r3, r3, #3
 8009432:	4413      	add	r3, r2
 8009434:	009b      	lsls	r3, r3, #2
 8009436:	440b      	add	r3, r1
 8009438:	3304      	adds	r3, #4
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	2b00      	cmp	r3, #0
 800943e:	d10a      	bne.n	8009456 <Adjust_Right_Motors_By_Distance+0x76>
 8009440:	7b7a      	ldrb	r2, [r7, #13]
 8009442:	4990      	ldr	r1, [pc, #576]	@ (8009684 <Adjust_Right_Motors_By_Distance+0x2a4>)
 8009444:	4613      	mov	r3, r2
 8009446:	00db      	lsls	r3, r3, #3
 8009448:	4413      	add	r3, r2
 800944a:	009b      	lsls	r3, r3, #2
 800944c:	440b      	add	r3, r1
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009454:	e035      	b.n	80094c2 <Adjust_Right_Motors_By_Distance+0xe2>
 8009456:	7b7a      	ldrb	r2, [r7, #13]
 8009458:	498a      	ldr	r1, [pc, #552]	@ (8009684 <Adjust_Right_Motors_By_Distance+0x2a4>)
 800945a:	4613      	mov	r3, r2
 800945c:	00db      	lsls	r3, r3, #3
 800945e:	4413      	add	r3, r2
 8009460:	009b      	lsls	r3, r3, #2
 8009462:	440b      	add	r3, r1
 8009464:	3304      	adds	r3, #4
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	2b04      	cmp	r3, #4
 800946a:	d10a      	bne.n	8009482 <Adjust_Right_Motors_By_Distance+0xa2>
 800946c:	7b7a      	ldrb	r2, [r7, #13]
 800946e:	4985      	ldr	r1, [pc, #532]	@ (8009684 <Adjust_Right_Motors_By_Distance+0x2a4>)
 8009470:	4613      	mov	r3, r2
 8009472:	00db      	lsls	r3, r3, #3
 8009474:	4413      	add	r3, r2
 8009476:	009b      	lsls	r3, r3, #2
 8009478:	440b      	add	r3, r1
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009480:	e01f      	b.n	80094c2 <Adjust_Right_Motors_By_Distance+0xe2>
 8009482:	7b7a      	ldrb	r2, [r7, #13]
 8009484:	497f      	ldr	r1, [pc, #508]	@ (8009684 <Adjust_Right_Motors_By_Distance+0x2a4>)
 8009486:	4613      	mov	r3, r2
 8009488:	00db      	lsls	r3, r3, #3
 800948a:	4413      	add	r3, r2
 800948c:	009b      	lsls	r3, r3, #2
 800948e:	440b      	add	r3, r1
 8009490:	3304      	adds	r3, #4
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	2b08      	cmp	r3, #8
 8009496:	d10a      	bne.n	80094ae <Adjust_Right_Motors_By_Distance+0xce>
 8009498:	7b7a      	ldrb	r2, [r7, #13]
 800949a:	497a      	ldr	r1, [pc, #488]	@ (8009684 <Adjust_Right_Motors_By_Distance+0x2a4>)
 800949c:	4613      	mov	r3, r2
 800949e:	00db      	lsls	r3, r3, #3
 80094a0:	4413      	add	r3, r2
 80094a2:	009b      	lsls	r3, r3, #2
 80094a4:	440b      	add	r3, r1
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80094ac:	e009      	b.n	80094c2 <Adjust_Right_Motors_By_Distance+0xe2>
 80094ae:	7b7a      	ldrb	r2, [r7, #13]
 80094b0:	4974      	ldr	r1, [pc, #464]	@ (8009684 <Adjust_Right_Motors_By_Distance+0x2a4>)
 80094b2:	4613      	mov	r3, r2
 80094b4:	00db      	lsls	r3, r3, #3
 80094b6:	4413      	add	r3, r2
 80094b8:	009b      	lsls	r3, r3, #2
 80094ba:	440b      	add	r3, r1
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094c2:	633b      	str	r3, [r7, #48]	@ 0x30
    uint32_t current_speed2 = __HAL_TIM_GET_COMPARE(motors[id2].pwm_tim, motors[id2].pwm_channel);
 80094c4:	7bfa      	ldrb	r2, [r7, #15]
 80094c6:	496f      	ldr	r1, [pc, #444]	@ (8009684 <Adjust_Right_Motors_By_Distance+0x2a4>)
 80094c8:	4613      	mov	r3, r2
 80094ca:	00db      	lsls	r3, r3, #3
 80094cc:	4413      	add	r3, r2
 80094ce:	009b      	lsls	r3, r3, #2
 80094d0:	440b      	add	r3, r1
 80094d2:	3304      	adds	r3, #4
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d10a      	bne.n	80094f0 <Adjust_Right_Motors_By_Distance+0x110>
 80094da:	7bfa      	ldrb	r2, [r7, #15]
 80094dc:	4969      	ldr	r1, [pc, #420]	@ (8009684 <Adjust_Right_Motors_By_Distance+0x2a4>)
 80094de:	4613      	mov	r3, r2
 80094e0:	00db      	lsls	r3, r3, #3
 80094e2:	4413      	add	r3, r2
 80094e4:	009b      	lsls	r3, r3, #2
 80094e6:	440b      	add	r3, r1
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80094ee:	e035      	b.n	800955c <Adjust_Right_Motors_By_Distance+0x17c>
 80094f0:	7bfa      	ldrb	r2, [r7, #15]
 80094f2:	4964      	ldr	r1, [pc, #400]	@ (8009684 <Adjust_Right_Motors_By_Distance+0x2a4>)
 80094f4:	4613      	mov	r3, r2
 80094f6:	00db      	lsls	r3, r3, #3
 80094f8:	4413      	add	r3, r2
 80094fa:	009b      	lsls	r3, r3, #2
 80094fc:	440b      	add	r3, r1
 80094fe:	3304      	adds	r3, #4
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	2b04      	cmp	r3, #4
 8009504:	d10a      	bne.n	800951c <Adjust_Right_Motors_By_Distance+0x13c>
 8009506:	7bfa      	ldrb	r2, [r7, #15]
 8009508:	495e      	ldr	r1, [pc, #376]	@ (8009684 <Adjust_Right_Motors_By_Distance+0x2a4>)
 800950a:	4613      	mov	r3, r2
 800950c:	00db      	lsls	r3, r3, #3
 800950e:	4413      	add	r3, r2
 8009510:	009b      	lsls	r3, r3, #2
 8009512:	440b      	add	r3, r1
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800951a:	e01f      	b.n	800955c <Adjust_Right_Motors_By_Distance+0x17c>
 800951c:	7bfa      	ldrb	r2, [r7, #15]
 800951e:	4959      	ldr	r1, [pc, #356]	@ (8009684 <Adjust_Right_Motors_By_Distance+0x2a4>)
 8009520:	4613      	mov	r3, r2
 8009522:	00db      	lsls	r3, r3, #3
 8009524:	4413      	add	r3, r2
 8009526:	009b      	lsls	r3, r3, #2
 8009528:	440b      	add	r3, r1
 800952a:	3304      	adds	r3, #4
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	2b08      	cmp	r3, #8
 8009530:	d10a      	bne.n	8009548 <Adjust_Right_Motors_By_Distance+0x168>
 8009532:	7bfa      	ldrb	r2, [r7, #15]
 8009534:	4953      	ldr	r1, [pc, #332]	@ (8009684 <Adjust_Right_Motors_By_Distance+0x2a4>)
 8009536:	4613      	mov	r3, r2
 8009538:	00db      	lsls	r3, r3, #3
 800953a:	4413      	add	r3, r2
 800953c:	009b      	lsls	r3, r3, #2
 800953e:	440b      	add	r3, r1
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009546:	e009      	b.n	800955c <Adjust_Right_Motors_By_Distance+0x17c>
 8009548:	7bfa      	ldrb	r2, [r7, #15]
 800954a:	494e      	ldr	r1, [pc, #312]	@ (8009684 <Adjust_Right_Motors_By_Distance+0x2a4>)
 800954c:	4613      	mov	r3, r2
 800954e:	00db      	lsls	r3, r3, #3
 8009550:	4413      	add	r3, r2
 8009552:	009b      	lsls	r3, r3, #2
 8009554:	440b      	add	r3, r1
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800955c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint32_t current_speed3 = __HAL_TIM_GET_COMPARE(motors[id3].pwm_tim, motors[id3].pwm_channel);
 800955e:	7b3a      	ldrb	r2, [r7, #12]
 8009560:	4948      	ldr	r1, [pc, #288]	@ (8009684 <Adjust_Right_Motors_By_Distance+0x2a4>)
 8009562:	4613      	mov	r3, r2
 8009564:	00db      	lsls	r3, r3, #3
 8009566:	4413      	add	r3, r2
 8009568:	009b      	lsls	r3, r3, #2
 800956a:	440b      	add	r3, r1
 800956c:	3304      	adds	r3, #4
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	2b00      	cmp	r3, #0
 8009572:	d10a      	bne.n	800958a <Adjust_Right_Motors_By_Distance+0x1aa>
 8009574:	7b3a      	ldrb	r2, [r7, #12]
 8009576:	4943      	ldr	r1, [pc, #268]	@ (8009684 <Adjust_Right_Motors_By_Distance+0x2a4>)
 8009578:	4613      	mov	r3, r2
 800957a:	00db      	lsls	r3, r3, #3
 800957c:	4413      	add	r3, r2
 800957e:	009b      	lsls	r3, r3, #2
 8009580:	440b      	add	r3, r1
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009588:	e035      	b.n	80095f6 <Adjust_Right_Motors_By_Distance+0x216>
 800958a:	7b3a      	ldrb	r2, [r7, #12]
 800958c:	493d      	ldr	r1, [pc, #244]	@ (8009684 <Adjust_Right_Motors_By_Distance+0x2a4>)
 800958e:	4613      	mov	r3, r2
 8009590:	00db      	lsls	r3, r3, #3
 8009592:	4413      	add	r3, r2
 8009594:	009b      	lsls	r3, r3, #2
 8009596:	440b      	add	r3, r1
 8009598:	3304      	adds	r3, #4
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	2b04      	cmp	r3, #4
 800959e:	d10a      	bne.n	80095b6 <Adjust_Right_Motors_By_Distance+0x1d6>
 80095a0:	7b3a      	ldrb	r2, [r7, #12]
 80095a2:	4938      	ldr	r1, [pc, #224]	@ (8009684 <Adjust_Right_Motors_By_Distance+0x2a4>)
 80095a4:	4613      	mov	r3, r2
 80095a6:	00db      	lsls	r3, r3, #3
 80095a8:	4413      	add	r3, r2
 80095aa:	009b      	lsls	r3, r3, #2
 80095ac:	440b      	add	r3, r1
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095b4:	e01f      	b.n	80095f6 <Adjust_Right_Motors_By_Distance+0x216>
 80095b6:	7b3a      	ldrb	r2, [r7, #12]
 80095b8:	4932      	ldr	r1, [pc, #200]	@ (8009684 <Adjust_Right_Motors_By_Distance+0x2a4>)
 80095ba:	4613      	mov	r3, r2
 80095bc:	00db      	lsls	r3, r3, #3
 80095be:	4413      	add	r3, r2
 80095c0:	009b      	lsls	r3, r3, #2
 80095c2:	440b      	add	r3, r1
 80095c4:	3304      	adds	r3, #4
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	2b08      	cmp	r3, #8
 80095ca:	d10a      	bne.n	80095e2 <Adjust_Right_Motors_By_Distance+0x202>
 80095cc:	7b3a      	ldrb	r2, [r7, #12]
 80095ce:	492d      	ldr	r1, [pc, #180]	@ (8009684 <Adjust_Right_Motors_By_Distance+0x2a4>)
 80095d0:	4613      	mov	r3, r2
 80095d2:	00db      	lsls	r3, r3, #3
 80095d4:	4413      	add	r3, r2
 80095d6:	009b      	lsls	r3, r3, #2
 80095d8:	440b      	add	r3, r1
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80095e0:	e009      	b.n	80095f6 <Adjust_Right_Motors_By_Distance+0x216>
 80095e2:	7b3a      	ldrb	r2, [r7, #12]
 80095e4:	4927      	ldr	r1, [pc, #156]	@ (8009684 <Adjust_Right_Motors_By_Distance+0x2a4>)
 80095e6:	4613      	mov	r3, r2
 80095e8:	00db      	lsls	r3, r3, #3
 80095ea:	4413      	add	r3, r2
 80095ec:	009b      	lsls	r3, r3, #2
 80095ee:	440b      	add	r3, r1
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095f6:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint32_t current_speed4 = __HAL_TIM_GET_COMPARE(motors[id4].pwm_tim, motors[id4].pwm_channel);
 80095f8:	7bba      	ldrb	r2, [r7, #14]
 80095fa:	4922      	ldr	r1, [pc, #136]	@ (8009684 <Adjust_Right_Motors_By_Distance+0x2a4>)
 80095fc:	4613      	mov	r3, r2
 80095fe:	00db      	lsls	r3, r3, #3
 8009600:	4413      	add	r3, r2
 8009602:	009b      	lsls	r3, r3, #2
 8009604:	440b      	add	r3, r1
 8009606:	3304      	adds	r3, #4
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	2b00      	cmp	r3, #0
 800960c:	d10a      	bne.n	8009624 <Adjust_Right_Motors_By_Distance+0x244>
 800960e:	7bba      	ldrb	r2, [r7, #14]
 8009610:	491c      	ldr	r1, [pc, #112]	@ (8009684 <Adjust_Right_Motors_By_Distance+0x2a4>)
 8009612:	4613      	mov	r3, r2
 8009614:	00db      	lsls	r3, r3, #3
 8009616:	4413      	add	r3, r2
 8009618:	009b      	lsls	r3, r3, #2
 800961a:	440b      	add	r3, r1
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009622:	e03b      	b.n	800969c <Adjust_Right_Motors_By_Distance+0x2bc>
 8009624:	7bba      	ldrb	r2, [r7, #14]
 8009626:	4917      	ldr	r1, [pc, #92]	@ (8009684 <Adjust_Right_Motors_By_Distance+0x2a4>)
 8009628:	4613      	mov	r3, r2
 800962a:	00db      	lsls	r3, r3, #3
 800962c:	4413      	add	r3, r2
 800962e:	009b      	lsls	r3, r3, #2
 8009630:	440b      	add	r3, r1
 8009632:	3304      	adds	r3, #4
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	2b04      	cmp	r3, #4
 8009638:	d10a      	bne.n	8009650 <Adjust_Right_Motors_By_Distance+0x270>
 800963a:	7bba      	ldrb	r2, [r7, #14]
 800963c:	4911      	ldr	r1, [pc, #68]	@ (8009684 <Adjust_Right_Motors_By_Distance+0x2a4>)
 800963e:	4613      	mov	r3, r2
 8009640:	00db      	lsls	r3, r3, #3
 8009642:	4413      	add	r3, r2
 8009644:	009b      	lsls	r3, r3, #2
 8009646:	440b      	add	r3, r1
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800964e:	e025      	b.n	800969c <Adjust_Right_Motors_By_Distance+0x2bc>
 8009650:	7bba      	ldrb	r2, [r7, #14]
 8009652:	490c      	ldr	r1, [pc, #48]	@ (8009684 <Adjust_Right_Motors_By_Distance+0x2a4>)
 8009654:	4613      	mov	r3, r2
 8009656:	00db      	lsls	r3, r3, #3
 8009658:	4413      	add	r3, r2
 800965a:	009b      	lsls	r3, r3, #2
 800965c:	440b      	add	r3, r1
 800965e:	3304      	adds	r3, #4
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	2b08      	cmp	r3, #8
 8009664:	d110      	bne.n	8009688 <Adjust_Right_Motors_By_Distance+0x2a8>
 8009666:	7bba      	ldrb	r2, [r7, #14]
 8009668:	4906      	ldr	r1, [pc, #24]	@ (8009684 <Adjust_Right_Motors_By_Distance+0x2a4>)
 800966a:	4613      	mov	r3, r2
 800966c:	00db      	lsls	r3, r3, #3
 800966e:	4413      	add	r3, r2
 8009670:	009b      	lsls	r3, r3, #2
 8009672:	440b      	add	r3, r1
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800967a:	e00f      	b.n	800969c <Adjust_Right_Motors_By_Distance+0x2bc>
 800967c:	3dcccccd 	.word	0x3dcccccd
 8009680:	20000608 	.word	0x20000608
 8009684:	20000384 	.word	0x20000384
 8009688:	7bba      	ldrb	r2, [r7, #14]
 800968a:	49a8      	ldr	r1, [pc, #672]	@ (800992c <Adjust_Right_Motors_By_Distance+0x54c>)
 800968c:	4613      	mov	r3, r2
 800968e:	00db      	lsls	r3, r3, #3
 8009690:	4413      	add	r3, r2
 8009692:	009b      	lsls	r3, r3, #2
 8009694:	440b      	add	r3, r1
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800969c:	627b      	str	r3, [r7, #36]	@ 0x24
    
    // 
    uint32_t speed_adjust1 = current_speed1 * SPEED_ADJUST_RATIO;
 800969e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096a0:	ee07 3a90 	vmov	s15, r3
 80096a4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80096a8:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80096ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80096b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80096b4:	ee17 3a90 	vmov	r3, s15
 80096b8:	623b      	str	r3, [r7, #32]
    uint32_t speed_adjust2 = current_speed2 * SPEED_ADJUST_RATIO;
 80096ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096bc:	ee07 3a90 	vmov	s15, r3
 80096c0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80096c4:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80096c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80096cc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80096d0:	ee17 3a90 	vmov	r3, s15
 80096d4:	61fb      	str	r3, [r7, #28]
    uint32_t speed_adjust3 = current_speed3 * SPEED_ADJUST_RATIO;
 80096d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096d8:	ee07 3a90 	vmov	s15, r3
 80096dc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80096e0:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80096e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80096e8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80096ec:	ee17 3a90 	vmov	r3, s15
 80096f0:	61bb      	str	r3, [r7, #24]
    uint32_t speed_adjust4 = current_speed4 * SPEED_ADJUST_RATIO;
 80096f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096f4:	ee07 3a90 	vmov	s15, r3
 80096f8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80096fc:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8009700:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009704:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009708:	ee17 3a90 	vmov	r3, s15
 800970c:	617b      	str	r3, [r7, #20]
    
    // 
    if (adjust_start_time != 0) {
 800970e:	4b88      	ldr	r3, [pc, #544]	@ (8009930 <Adjust_Right_Motors_By_Distance+0x550>)
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	2b00      	cmp	r3, #0
 8009714:	f000 830f 	beq.w	8009d36 <Adjust_Right_Motors_By_Distance+0x956>
        if (HAL_GetTick() - adjust_start_time >= ADJUST_DURATION) {
 8009718:	f003 fd9a 	bl	800d250 <HAL_GetTick>
 800971c:	4602      	mov	r2, r0
 800971e:	4b84      	ldr	r3, [pc, #528]	@ (8009930 <Adjust_Right_Motors_By_Distance+0x550>)
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	1ad3      	subs	r3, r2, r3
 8009724:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009726:	429a      	cmp	r2, r3
 8009728:	d809      	bhi.n	800973e <Adjust_Right_Motors_By_Distance+0x35e>
            // 
            adjust_start_time = 0;
 800972a:	4b81      	ldr	r3, [pc, #516]	@ (8009930 <Adjust_Right_Motors_By_Distance+0x550>)
 800972c:	2200      	movs	r2, #0
 800972e:	601a      	str	r2, [r3, #0]
            last_adjustment_time = HAL_GetTick();
 8009730:	f003 fd8e 	bl	800d250 <HAL_GetTick>
 8009734:	4603      	mov	r3, r0
 8009736:	4a7f      	ldr	r2, [pc, #508]	@ (8009934 <Adjust_Right_Motors_By_Distance+0x554>)
 8009738:	6013      	str	r3, [r2, #0]
            return;
 800973a:	f000 be00 	b.w	800a33e <Adjust_Right_Motors_By_Distance+0xf5e>
        }
        // 
        if (raw_distance >= 22 && raw_distance <= 52) {
 800973e:	edd7 7a02 	vldr	s15, [r7, #8]
 8009742:	eeb3 7a06 	vmov.f32	s14, #54	@ 0x41b00000  22.0
 8009746:	eef4 7ac7 	vcmpe.f32	s15, s14
 800974a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800974e:	f2c0 8174 	blt.w	8009a3a <Adjust_Right_Motors_By_Distance+0x65a>
 8009752:	edd7 7a02 	vldr	s15, [r7, #8]
 8009756:	ed9f 7a78 	vldr	s14, [pc, #480]	@ 8009938 <Adjust_Right_Motors_By_Distance+0x558>
 800975a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800975e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009762:	f200 816a 	bhi.w	8009a3a <Adjust_Right_Motors_By_Distance+0x65a>
            // 
            __HAL_TIM_SET_COMPARE(motors[id1].pwm_tim, motors[id1].pwm_channel, current_speed1 - speed_adjust1);  // 
 8009766:	7b7a      	ldrb	r2, [r7, #13]
 8009768:	4970      	ldr	r1, [pc, #448]	@ (800992c <Adjust_Right_Motors_By_Distance+0x54c>)
 800976a:	4613      	mov	r3, r2
 800976c:	00db      	lsls	r3, r3, #3
 800976e:	4413      	add	r3, r2
 8009770:	009b      	lsls	r3, r3, #2
 8009772:	440b      	add	r3, r1
 8009774:	3304      	adds	r3, #4
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	2b00      	cmp	r3, #0
 800977a:	d10d      	bne.n	8009798 <Adjust_Right_Motors_By_Distance+0x3b8>
 800977c:	7b7a      	ldrb	r2, [r7, #13]
 800977e:	496b      	ldr	r1, [pc, #428]	@ (800992c <Adjust_Right_Motors_By_Distance+0x54c>)
 8009780:	4613      	mov	r3, r2
 8009782:	00db      	lsls	r3, r3, #3
 8009784:	4413      	add	r3, r2
 8009786:	009b      	lsls	r3, r3, #2
 8009788:	440b      	add	r3, r1
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009790:	6a3a      	ldr	r2, [r7, #32]
 8009792:	1a8a      	subs	r2, r1, r2
 8009794:	635a      	str	r2, [r3, #52]	@ 0x34
 8009796:	e03e      	b.n	8009816 <Adjust_Right_Motors_By_Distance+0x436>
 8009798:	7b7a      	ldrb	r2, [r7, #13]
 800979a:	4964      	ldr	r1, [pc, #400]	@ (800992c <Adjust_Right_Motors_By_Distance+0x54c>)
 800979c:	4613      	mov	r3, r2
 800979e:	00db      	lsls	r3, r3, #3
 80097a0:	4413      	add	r3, r2
 80097a2:	009b      	lsls	r3, r3, #2
 80097a4:	440b      	add	r3, r1
 80097a6:	3304      	adds	r3, #4
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	2b04      	cmp	r3, #4
 80097ac:	d10d      	bne.n	80097ca <Adjust_Right_Motors_By_Distance+0x3ea>
 80097ae:	7b7a      	ldrb	r2, [r7, #13]
 80097b0:	495e      	ldr	r1, [pc, #376]	@ (800992c <Adjust_Right_Motors_By_Distance+0x54c>)
 80097b2:	4613      	mov	r3, r2
 80097b4:	00db      	lsls	r3, r3, #3
 80097b6:	4413      	add	r3, r2
 80097b8:	009b      	lsls	r3, r3, #2
 80097ba:	440b      	add	r3, r1
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	681a      	ldr	r2, [r3, #0]
 80097c0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80097c2:	6a3b      	ldr	r3, [r7, #32]
 80097c4:	1acb      	subs	r3, r1, r3
 80097c6:	6393      	str	r3, [r2, #56]	@ 0x38
 80097c8:	e025      	b.n	8009816 <Adjust_Right_Motors_By_Distance+0x436>
 80097ca:	7b7a      	ldrb	r2, [r7, #13]
 80097cc:	4957      	ldr	r1, [pc, #348]	@ (800992c <Adjust_Right_Motors_By_Distance+0x54c>)
 80097ce:	4613      	mov	r3, r2
 80097d0:	00db      	lsls	r3, r3, #3
 80097d2:	4413      	add	r3, r2
 80097d4:	009b      	lsls	r3, r3, #2
 80097d6:	440b      	add	r3, r1
 80097d8:	3304      	adds	r3, #4
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	2b08      	cmp	r3, #8
 80097de:	d10d      	bne.n	80097fc <Adjust_Right_Motors_By_Distance+0x41c>
 80097e0:	7b7a      	ldrb	r2, [r7, #13]
 80097e2:	4952      	ldr	r1, [pc, #328]	@ (800992c <Adjust_Right_Motors_By_Distance+0x54c>)
 80097e4:	4613      	mov	r3, r2
 80097e6:	00db      	lsls	r3, r3, #3
 80097e8:	4413      	add	r3, r2
 80097ea:	009b      	lsls	r3, r3, #2
 80097ec:	440b      	add	r3, r1
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	681a      	ldr	r2, [r3, #0]
 80097f2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80097f4:	6a3b      	ldr	r3, [r7, #32]
 80097f6:	1acb      	subs	r3, r1, r3
 80097f8:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80097fa:	e00c      	b.n	8009816 <Adjust_Right_Motors_By_Distance+0x436>
 80097fc:	7b7a      	ldrb	r2, [r7, #13]
 80097fe:	494b      	ldr	r1, [pc, #300]	@ (800992c <Adjust_Right_Motors_By_Distance+0x54c>)
 8009800:	4613      	mov	r3, r2
 8009802:	00db      	lsls	r3, r3, #3
 8009804:	4413      	add	r3, r2
 8009806:	009b      	lsls	r3, r3, #2
 8009808:	440b      	add	r3, r1
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	681a      	ldr	r2, [r3, #0]
 800980e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009810:	6a3b      	ldr	r3, [r7, #32]
 8009812:	1acb      	subs	r3, r1, r3
 8009814:	6413      	str	r3, [r2, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(motors[id3].pwm_tim, motors[id3].pwm_channel, current_speed3 + speed_adjust3);  // 
 8009816:	7b3a      	ldrb	r2, [r7, #12]
 8009818:	4944      	ldr	r1, [pc, #272]	@ (800992c <Adjust_Right_Motors_By_Distance+0x54c>)
 800981a:	4613      	mov	r3, r2
 800981c:	00db      	lsls	r3, r3, #3
 800981e:	4413      	add	r3, r2
 8009820:	009b      	lsls	r3, r3, #2
 8009822:	440b      	add	r3, r1
 8009824:	3304      	adds	r3, #4
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	2b00      	cmp	r3, #0
 800982a:	d10d      	bne.n	8009848 <Adjust_Right_Motors_By_Distance+0x468>
 800982c:	7b3a      	ldrb	r2, [r7, #12]
 800982e:	493f      	ldr	r1, [pc, #252]	@ (800992c <Adjust_Right_Motors_By_Distance+0x54c>)
 8009830:	4613      	mov	r3, r2
 8009832:	00db      	lsls	r3, r3, #3
 8009834:	4413      	add	r3, r2
 8009836:	009b      	lsls	r3, r3, #2
 8009838:	440b      	add	r3, r1
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009840:	69ba      	ldr	r2, [r7, #24]
 8009842:	440a      	add	r2, r1
 8009844:	635a      	str	r2, [r3, #52]	@ 0x34
 8009846:	e03e      	b.n	80098c6 <Adjust_Right_Motors_By_Distance+0x4e6>
 8009848:	7b3a      	ldrb	r2, [r7, #12]
 800984a:	4938      	ldr	r1, [pc, #224]	@ (800992c <Adjust_Right_Motors_By_Distance+0x54c>)
 800984c:	4613      	mov	r3, r2
 800984e:	00db      	lsls	r3, r3, #3
 8009850:	4413      	add	r3, r2
 8009852:	009b      	lsls	r3, r3, #2
 8009854:	440b      	add	r3, r1
 8009856:	3304      	adds	r3, #4
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	2b04      	cmp	r3, #4
 800985c:	d10d      	bne.n	800987a <Adjust_Right_Motors_By_Distance+0x49a>
 800985e:	7b3a      	ldrb	r2, [r7, #12]
 8009860:	4932      	ldr	r1, [pc, #200]	@ (800992c <Adjust_Right_Motors_By_Distance+0x54c>)
 8009862:	4613      	mov	r3, r2
 8009864:	00db      	lsls	r3, r3, #3
 8009866:	4413      	add	r3, r2
 8009868:	009b      	lsls	r3, r3, #2
 800986a:	440b      	add	r3, r1
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	681a      	ldr	r2, [r3, #0]
 8009870:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009872:	69bb      	ldr	r3, [r7, #24]
 8009874:	440b      	add	r3, r1
 8009876:	6393      	str	r3, [r2, #56]	@ 0x38
 8009878:	e025      	b.n	80098c6 <Adjust_Right_Motors_By_Distance+0x4e6>
 800987a:	7b3a      	ldrb	r2, [r7, #12]
 800987c:	492b      	ldr	r1, [pc, #172]	@ (800992c <Adjust_Right_Motors_By_Distance+0x54c>)
 800987e:	4613      	mov	r3, r2
 8009880:	00db      	lsls	r3, r3, #3
 8009882:	4413      	add	r3, r2
 8009884:	009b      	lsls	r3, r3, #2
 8009886:	440b      	add	r3, r1
 8009888:	3304      	adds	r3, #4
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	2b08      	cmp	r3, #8
 800988e:	d10d      	bne.n	80098ac <Adjust_Right_Motors_By_Distance+0x4cc>
 8009890:	7b3a      	ldrb	r2, [r7, #12]
 8009892:	4926      	ldr	r1, [pc, #152]	@ (800992c <Adjust_Right_Motors_By_Distance+0x54c>)
 8009894:	4613      	mov	r3, r2
 8009896:	00db      	lsls	r3, r3, #3
 8009898:	4413      	add	r3, r2
 800989a:	009b      	lsls	r3, r3, #2
 800989c:	440b      	add	r3, r1
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	681a      	ldr	r2, [r3, #0]
 80098a2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80098a4:	69bb      	ldr	r3, [r7, #24]
 80098a6:	440b      	add	r3, r1
 80098a8:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80098aa:	e00c      	b.n	80098c6 <Adjust_Right_Motors_By_Distance+0x4e6>
 80098ac:	7b3a      	ldrb	r2, [r7, #12]
 80098ae:	491f      	ldr	r1, [pc, #124]	@ (800992c <Adjust_Right_Motors_By_Distance+0x54c>)
 80098b0:	4613      	mov	r3, r2
 80098b2:	00db      	lsls	r3, r3, #3
 80098b4:	4413      	add	r3, r2
 80098b6:	009b      	lsls	r3, r3, #2
 80098b8:	440b      	add	r3, r1
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	681a      	ldr	r2, [r3, #0]
 80098be:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80098c0:	69bb      	ldr	r3, [r7, #24]
 80098c2:	440b      	add	r3, r1
 80098c4:	6413      	str	r3, [r2, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(motors[id2].pwm_tim, motors[id2].pwm_channel, current_speed2 - speed_adjust2);  // 
 80098c6:	7bfa      	ldrb	r2, [r7, #15]
 80098c8:	4918      	ldr	r1, [pc, #96]	@ (800992c <Adjust_Right_Motors_By_Distance+0x54c>)
 80098ca:	4613      	mov	r3, r2
 80098cc:	00db      	lsls	r3, r3, #3
 80098ce:	4413      	add	r3, r2
 80098d0:	009b      	lsls	r3, r3, #2
 80098d2:	440b      	add	r3, r1
 80098d4:	3304      	adds	r3, #4
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d10d      	bne.n	80098f8 <Adjust_Right_Motors_By_Distance+0x518>
 80098dc:	7bfa      	ldrb	r2, [r7, #15]
 80098de:	4913      	ldr	r1, [pc, #76]	@ (800992c <Adjust_Right_Motors_By_Distance+0x54c>)
 80098e0:	4613      	mov	r3, r2
 80098e2:	00db      	lsls	r3, r3, #3
 80098e4:	4413      	add	r3, r2
 80098e6:	009b      	lsls	r3, r3, #2
 80098e8:	440b      	add	r3, r1
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80098f0:	69fa      	ldr	r2, [r7, #28]
 80098f2:	1a8a      	subs	r2, r1, r2
 80098f4:	635a      	str	r2, [r3, #52]	@ 0x34
 80098f6:	e047      	b.n	8009988 <Adjust_Right_Motors_By_Distance+0x5a8>
 80098f8:	7bfa      	ldrb	r2, [r7, #15]
 80098fa:	490c      	ldr	r1, [pc, #48]	@ (800992c <Adjust_Right_Motors_By_Distance+0x54c>)
 80098fc:	4613      	mov	r3, r2
 80098fe:	00db      	lsls	r3, r3, #3
 8009900:	4413      	add	r3, r2
 8009902:	009b      	lsls	r3, r3, #2
 8009904:	440b      	add	r3, r1
 8009906:	3304      	adds	r3, #4
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	2b04      	cmp	r3, #4
 800990c:	d116      	bne.n	800993c <Adjust_Right_Motors_By_Distance+0x55c>
 800990e:	7bfa      	ldrb	r2, [r7, #15]
 8009910:	4906      	ldr	r1, [pc, #24]	@ (800992c <Adjust_Right_Motors_By_Distance+0x54c>)
 8009912:	4613      	mov	r3, r2
 8009914:	00db      	lsls	r3, r3, #3
 8009916:	4413      	add	r3, r2
 8009918:	009b      	lsls	r3, r3, #2
 800991a:	440b      	add	r3, r1
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	681a      	ldr	r2, [r3, #0]
 8009920:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009922:	69fb      	ldr	r3, [r7, #28]
 8009924:	1acb      	subs	r3, r1, r3
 8009926:	6393      	str	r3, [r2, #56]	@ 0x38
 8009928:	e02e      	b.n	8009988 <Adjust_Right_Motors_By_Distance+0x5a8>
 800992a:	bf00      	nop
 800992c:	20000384 	.word	0x20000384
 8009930:	2000060c 	.word	0x2000060c
 8009934:	20000608 	.word	0x20000608
 8009938:	42500000 	.word	0x42500000
 800993c:	7bfa      	ldrb	r2, [r7, #15]
 800993e:	499b      	ldr	r1, [pc, #620]	@ (8009bac <Adjust_Right_Motors_By_Distance+0x7cc>)
 8009940:	4613      	mov	r3, r2
 8009942:	00db      	lsls	r3, r3, #3
 8009944:	4413      	add	r3, r2
 8009946:	009b      	lsls	r3, r3, #2
 8009948:	440b      	add	r3, r1
 800994a:	3304      	adds	r3, #4
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	2b08      	cmp	r3, #8
 8009950:	d10d      	bne.n	800996e <Adjust_Right_Motors_By_Distance+0x58e>
 8009952:	7bfa      	ldrb	r2, [r7, #15]
 8009954:	4995      	ldr	r1, [pc, #596]	@ (8009bac <Adjust_Right_Motors_By_Distance+0x7cc>)
 8009956:	4613      	mov	r3, r2
 8009958:	00db      	lsls	r3, r3, #3
 800995a:	4413      	add	r3, r2
 800995c:	009b      	lsls	r3, r3, #2
 800995e:	440b      	add	r3, r1
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	681a      	ldr	r2, [r3, #0]
 8009964:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009966:	69fb      	ldr	r3, [r7, #28]
 8009968:	1acb      	subs	r3, r1, r3
 800996a:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800996c:	e00c      	b.n	8009988 <Adjust_Right_Motors_By_Distance+0x5a8>
 800996e:	7bfa      	ldrb	r2, [r7, #15]
 8009970:	498e      	ldr	r1, [pc, #568]	@ (8009bac <Adjust_Right_Motors_By_Distance+0x7cc>)
 8009972:	4613      	mov	r3, r2
 8009974:	00db      	lsls	r3, r3, #3
 8009976:	4413      	add	r3, r2
 8009978:	009b      	lsls	r3, r3, #2
 800997a:	440b      	add	r3, r1
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	681a      	ldr	r2, [r3, #0]
 8009980:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009982:	69fb      	ldr	r3, [r7, #28]
 8009984:	1acb      	subs	r3, r1, r3
 8009986:	6413      	str	r3, [r2, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(motors[id4].pwm_tim, motors[id4].pwm_channel, current_speed4 + speed_adjust4);  // 
 8009988:	7bba      	ldrb	r2, [r7, #14]
 800998a:	4988      	ldr	r1, [pc, #544]	@ (8009bac <Adjust_Right_Motors_By_Distance+0x7cc>)
 800998c:	4613      	mov	r3, r2
 800998e:	00db      	lsls	r3, r3, #3
 8009990:	4413      	add	r3, r2
 8009992:	009b      	lsls	r3, r3, #2
 8009994:	440b      	add	r3, r1
 8009996:	3304      	adds	r3, #4
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	2b00      	cmp	r3, #0
 800999c:	d10d      	bne.n	80099ba <Adjust_Right_Motors_By_Distance+0x5da>
 800999e:	7bba      	ldrb	r2, [r7, #14]
 80099a0:	4982      	ldr	r1, [pc, #520]	@ (8009bac <Adjust_Right_Motors_By_Distance+0x7cc>)
 80099a2:	4613      	mov	r3, r2
 80099a4:	00db      	lsls	r3, r3, #3
 80099a6:	4413      	add	r3, r2
 80099a8:	009b      	lsls	r3, r3, #2
 80099aa:	440b      	add	r3, r1
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80099b2:	697a      	ldr	r2, [r7, #20]
 80099b4:	440a      	add	r2, r1
 80099b6:	635a      	str	r2, [r3, #52]	@ 0x34
 80099b8:	e1bc      	b.n	8009d34 <Adjust_Right_Motors_By_Distance+0x954>
 80099ba:	7bba      	ldrb	r2, [r7, #14]
 80099bc:	497b      	ldr	r1, [pc, #492]	@ (8009bac <Adjust_Right_Motors_By_Distance+0x7cc>)
 80099be:	4613      	mov	r3, r2
 80099c0:	00db      	lsls	r3, r3, #3
 80099c2:	4413      	add	r3, r2
 80099c4:	009b      	lsls	r3, r3, #2
 80099c6:	440b      	add	r3, r1
 80099c8:	3304      	adds	r3, #4
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	2b04      	cmp	r3, #4
 80099ce:	d10d      	bne.n	80099ec <Adjust_Right_Motors_By_Distance+0x60c>
 80099d0:	7bba      	ldrb	r2, [r7, #14]
 80099d2:	4976      	ldr	r1, [pc, #472]	@ (8009bac <Adjust_Right_Motors_By_Distance+0x7cc>)
 80099d4:	4613      	mov	r3, r2
 80099d6:	00db      	lsls	r3, r3, #3
 80099d8:	4413      	add	r3, r2
 80099da:	009b      	lsls	r3, r3, #2
 80099dc:	440b      	add	r3, r1
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	681a      	ldr	r2, [r3, #0]
 80099e2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80099e4:	697b      	ldr	r3, [r7, #20]
 80099e6:	440b      	add	r3, r1
 80099e8:	6393      	str	r3, [r2, #56]	@ 0x38
 80099ea:	e1a3      	b.n	8009d34 <Adjust_Right_Motors_By_Distance+0x954>
 80099ec:	7bba      	ldrb	r2, [r7, #14]
 80099ee:	496f      	ldr	r1, [pc, #444]	@ (8009bac <Adjust_Right_Motors_By_Distance+0x7cc>)
 80099f0:	4613      	mov	r3, r2
 80099f2:	00db      	lsls	r3, r3, #3
 80099f4:	4413      	add	r3, r2
 80099f6:	009b      	lsls	r3, r3, #2
 80099f8:	440b      	add	r3, r1
 80099fa:	3304      	adds	r3, #4
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	2b08      	cmp	r3, #8
 8009a00:	d10d      	bne.n	8009a1e <Adjust_Right_Motors_By_Distance+0x63e>
 8009a02:	7bba      	ldrb	r2, [r7, #14]
 8009a04:	4969      	ldr	r1, [pc, #420]	@ (8009bac <Adjust_Right_Motors_By_Distance+0x7cc>)
 8009a06:	4613      	mov	r3, r2
 8009a08:	00db      	lsls	r3, r3, #3
 8009a0a:	4413      	add	r3, r2
 8009a0c:	009b      	lsls	r3, r3, #2
 8009a0e:	440b      	add	r3, r1
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	681a      	ldr	r2, [r3, #0]
 8009a14:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009a16:	697b      	ldr	r3, [r7, #20]
 8009a18:	440b      	add	r3, r1
 8009a1a:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8009a1c:	e18a      	b.n	8009d34 <Adjust_Right_Motors_By_Distance+0x954>
 8009a1e:	7bba      	ldrb	r2, [r7, #14]
 8009a20:	4962      	ldr	r1, [pc, #392]	@ (8009bac <Adjust_Right_Motors_By_Distance+0x7cc>)
 8009a22:	4613      	mov	r3, r2
 8009a24:	00db      	lsls	r3, r3, #3
 8009a26:	4413      	add	r3, r2
 8009a28:	009b      	lsls	r3, r3, #2
 8009a2a:	440b      	add	r3, r1
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	681a      	ldr	r2, [r3, #0]
 8009a30:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009a32:	697b      	ldr	r3, [r7, #20]
 8009a34:	440b      	add	r3, r1
 8009a36:	6413      	str	r3, [r2, #64]	@ 0x40
 8009a38:	e17c      	b.n	8009d34 <Adjust_Right_Motors_By_Distance+0x954>
        } else if (raw_distance >= 126 && raw_distance <= 156) {
 8009a3a:	edd7 7a02 	vldr	s15, [r7, #8]
 8009a3e:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 8009bb0 <Adjust_Right_Motors_By_Distance+0x7d0>
 8009a42:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009a46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a4a:	da01      	bge.n	8009a50 <Adjust_Right_Motors_By_Distance+0x670>
            __HAL_TIM_SET_COMPARE(motors[id1].pwm_tim, motors[id1].pwm_channel, current_speed1 + speed_adjust1);  // 
            __HAL_TIM_SET_COMPARE(motors[id3].pwm_tim, motors[id3].pwm_channel, current_speed3 - speed_adjust3);  // 
            __HAL_TIM_SET_COMPARE(motors[id2].pwm_tim, motors[id2].pwm_channel, current_speed2 + speed_adjust2);  // 
            __HAL_TIM_SET_COMPARE(motors[id4].pwm_tim, motors[id4].pwm_channel, current_speed4 - speed_adjust4);  // 
        }
        return;
 8009a4c:	f000 bc77 	b.w	800a33e <Adjust_Right_Motors_By_Distance+0xf5e>
        } else if (raw_distance >= 126 && raw_distance <= 156) {
 8009a50:	edd7 7a02 	vldr	s15, [r7, #8]
 8009a54:	ed9f 7a57 	vldr	s14, [pc, #348]	@ 8009bb4 <Adjust_Right_Motors_By_Distance+0x7d4>
 8009a58:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009a5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a60:	d901      	bls.n	8009a66 <Adjust_Right_Motors_By_Distance+0x686>
        return;
 8009a62:	f000 bc6c 	b.w	800a33e <Adjust_Right_Motors_By_Distance+0xf5e>
            __HAL_TIM_SET_COMPARE(motors[id1].pwm_tim, motors[id1].pwm_channel, current_speed1 + speed_adjust1);  // 
 8009a66:	7b7a      	ldrb	r2, [r7, #13]
 8009a68:	4950      	ldr	r1, [pc, #320]	@ (8009bac <Adjust_Right_Motors_By_Distance+0x7cc>)
 8009a6a:	4613      	mov	r3, r2
 8009a6c:	00db      	lsls	r3, r3, #3
 8009a6e:	4413      	add	r3, r2
 8009a70:	009b      	lsls	r3, r3, #2
 8009a72:	440b      	add	r3, r1
 8009a74:	3304      	adds	r3, #4
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d10d      	bne.n	8009a98 <Adjust_Right_Motors_By_Distance+0x6b8>
 8009a7c:	7b7a      	ldrb	r2, [r7, #13]
 8009a7e:	494b      	ldr	r1, [pc, #300]	@ (8009bac <Adjust_Right_Motors_By_Distance+0x7cc>)
 8009a80:	4613      	mov	r3, r2
 8009a82:	00db      	lsls	r3, r3, #3
 8009a84:	4413      	add	r3, r2
 8009a86:	009b      	lsls	r3, r3, #2
 8009a88:	440b      	add	r3, r1
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009a90:	6a3a      	ldr	r2, [r7, #32]
 8009a92:	440a      	add	r2, r1
 8009a94:	635a      	str	r2, [r3, #52]	@ 0x34
 8009a96:	e03e      	b.n	8009b16 <Adjust_Right_Motors_By_Distance+0x736>
 8009a98:	7b7a      	ldrb	r2, [r7, #13]
 8009a9a:	4944      	ldr	r1, [pc, #272]	@ (8009bac <Adjust_Right_Motors_By_Distance+0x7cc>)
 8009a9c:	4613      	mov	r3, r2
 8009a9e:	00db      	lsls	r3, r3, #3
 8009aa0:	4413      	add	r3, r2
 8009aa2:	009b      	lsls	r3, r3, #2
 8009aa4:	440b      	add	r3, r1
 8009aa6:	3304      	adds	r3, #4
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	2b04      	cmp	r3, #4
 8009aac:	d10d      	bne.n	8009aca <Adjust_Right_Motors_By_Distance+0x6ea>
 8009aae:	7b7a      	ldrb	r2, [r7, #13]
 8009ab0:	493e      	ldr	r1, [pc, #248]	@ (8009bac <Adjust_Right_Motors_By_Distance+0x7cc>)
 8009ab2:	4613      	mov	r3, r2
 8009ab4:	00db      	lsls	r3, r3, #3
 8009ab6:	4413      	add	r3, r2
 8009ab8:	009b      	lsls	r3, r3, #2
 8009aba:	440b      	add	r3, r1
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	681a      	ldr	r2, [r3, #0]
 8009ac0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009ac2:	6a3b      	ldr	r3, [r7, #32]
 8009ac4:	440b      	add	r3, r1
 8009ac6:	6393      	str	r3, [r2, #56]	@ 0x38
 8009ac8:	e025      	b.n	8009b16 <Adjust_Right_Motors_By_Distance+0x736>
 8009aca:	7b7a      	ldrb	r2, [r7, #13]
 8009acc:	4937      	ldr	r1, [pc, #220]	@ (8009bac <Adjust_Right_Motors_By_Distance+0x7cc>)
 8009ace:	4613      	mov	r3, r2
 8009ad0:	00db      	lsls	r3, r3, #3
 8009ad2:	4413      	add	r3, r2
 8009ad4:	009b      	lsls	r3, r3, #2
 8009ad6:	440b      	add	r3, r1
 8009ad8:	3304      	adds	r3, #4
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	2b08      	cmp	r3, #8
 8009ade:	d10d      	bne.n	8009afc <Adjust_Right_Motors_By_Distance+0x71c>
 8009ae0:	7b7a      	ldrb	r2, [r7, #13]
 8009ae2:	4932      	ldr	r1, [pc, #200]	@ (8009bac <Adjust_Right_Motors_By_Distance+0x7cc>)
 8009ae4:	4613      	mov	r3, r2
 8009ae6:	00db      	lsls	r3, r3, #3
 8009ae8:	4413      	add	r3, r2
 8009aea:	009b      	lsls	r3, r3, #2
 8009aec:	440b      	add	r3, r1
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	681a      	ldr	r2, [r3, #0]
 8009af2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009af4:	6a3b      	ldr	r3, [r7, #32]
 8009af6:	440b      	add	r3, r1
 8009af8:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8009afa:	e00c      	b.n	8009b16 <Adjust_Right_Motors_By_Distance+0x736>
 8009afc:	7b7a      	ldrb	r2, [r7, #13]
 8009afe:	492b      	ldr	r1, [pc, #172]	@ (8009bac <Adjust_Right_Motors_By_Distance+0x7cc>)
 8009b00:	4613      	mov	r3, r2
 8009b02:	00db      	lsls	r3, r3, #3
 8009b04:	4413      	add	r3, r2
 8009b06:	009b      	lsls	r3, r3, #2
 8009b08:	440b      	add	r3, r1
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	681a      	ldr	r2, [r3, #0]
 8009b0e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009b10:	6a3b      	ldr	r3, [r7, #32]
 8009b12:	440b      	add	r3, r1
 8009b14:	6413      	str	r3, [r2, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(motors[id3].pwm_tim, motors[id3].pwm_channel, current_speed3 - speed_adjust3);  // 
 8009b16:	7b3a      	ldrb	r2, [r7, #12]
 8009b18:	4924      	ldr	r1, [pc, #144]	@ (8009bac <Adjust_Right_Motors_By_Distance+0x7cc>)
 8009b1a:	4613      	mov	r3, r2
 8009b1c:	00db      	lsls	r3, r3, #3
 8009b1e:	4413      	add	r3, r2
 8009b20:	009b      	lsls	r3, r3, #2
 8009b22:	440b      	add	r3, r1
 8009b24:	3304      	adds	r3, #4
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d10d      	bne.n	8009b48 <Adjust_Right_Motors_By_Distance+0x768>
 8009b2c:	7b3a      	ldrb	r2, [r7, #12]
 8009b2e:	491f      	ldr	r1, [pc, #124]	@ (8009bac <Adjust_Right_Motors_By_Distance+0x7cc>)
 8009b30:	4613      	mov	r3, r2
 8009b32:	00db      	lsls	r3, r3, #3
 8009b34:	4413      	add	r3, r2
 8009b36:	009b      	lsls	r3, r3, #2
 8009b38:	440b      	add	r3, r1
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009b40:	69ba      	ldr	r2, [r7, #24]
 8009b42:	1a8a      	subs	r2, r1, r2
 8009b44:	635a      	str	r2, [r3, #52]	@ 0x34
 8009b46:	e044      	b.n	8009bd2 <Adjust_Right_Motors_By_Distance+0x7f2>
 8009b48:	7b3a      	ldrb	r2, [r7, #12]
 8009b4a:	4918      	ldr	r1, [pc, #96]	@ (8009bac <Adjust_Right_Motors_By_Distance+0x7cc>)
 8009b4c:	4613      	mov	r3, r2
 8009b4e:	00db      	lsls	r3, r3, #3
 8009b50:	4413      	add	r3, r2
 8009b52:	009b      	lsls	r3, r3, #2
 8009b54:	440b      	add	r3, r1
 8009b56:	3304      	adds	r3, #4
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	2b04      	cmp	r3, #4
 8009b5c:	d10d      	bne.n	8009b7a <Adjust_Right_Motors_By_Distance+0x79a>
 8009b5e:	7b3a      	ldrb	r2, [r7, #12]
 8009b60:	4912      	ldr	r1, [pc, #72]	@ (8009bac <Adjust_Right_Motors_By_Distance+0x7cc>)
 8009b62:	4613      	mov	r3, r2
 8009b64:	00db      	lsls	r3, r3, #3
 8009b66:	4413      	add	r3, r2
 8009b68:	009b      	lsls	r3, r3, #2
 8009b6a:	440b      	add	r3, r1
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	681a      	ldr	r2, [r3, #0]
 8009b70:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009b72:	69bb      	ldr	r3, [r7, #24]
 8009b74:	1acb      	subs	r3, r1, r3
 8009b76:	6393      	str	r3, [r2, #56]	@ 0x38
 8009b78:	e02b      	b.n	8009bd2 <Adjust_Right_Motors_By_Distance+0x7f2>
 8009b7a:	7b3a      	ldrb	r2, [r7, #12]
 8009b7c:	490b      	ldr	r1, [pc, #44]	@ (8009bac <Adjust_Right_Motors_By_Distance+0x7cc>)
 8009b7e:	4613      	mov	r3, r2
 8009b80:	00db      	lsls	r3, r3, #3
 8009b82:	4413      	add	r3, r2
 8009b84:	009b      	lsls	r3, r3, #2
 8009b86:	440b      	add	r3, r1
 8009b88:	3304      	adds	r3, #4
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	2b08      	cmp	r3, #8
 8009b8e:	d113      	bne.n	8009bb8 <Adjust_Right_Motors_By_Distance+0x7d8>
 8009b90:	7b3a      	ldrb	r2, [r7, #12]
 8009b92:	4906      	ldr	r1, [pc, #24]	@ (8009bac <Adjust_Right_Motors_By_Distance+0x7cc>)
 8009b94:	4613      	mov	r3, r2
 8009b96:	00db      	lsls	r3, r3, #3
 8009b98:	4413      	add	r3, r2
 8009b9a:	009b      	lsls	r3, r3, #2
 8009b9c:	440b      	add	r3, r1
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	681a      	ldr	r2, [r3, #0]
 8009ba2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009ba4:	69bb      	ldr	r3, [r7, #24]
 8009ba6:	1acb      	subs	r3, r1, r3
 8009ba8:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8009baa:	e012      	b.n	8009bd2 <Adjust_Right_Motors_By_Distance+0x7f2>
 8009bac:	20000384 	.word	0x20000384
 8009bb0:	42fc0000 	.word	0x42fc0000
 8009bb4:	431c0000 	.word	0x431c0000
 8009bb8:	7b3a      	ldrb	r2, [r7, #12]
 8009bba:	49a4      	ldr	r1, [pc, #656]	@ (8009e4c <Adjust_Right_Motors_By_Distance+0xa6c>)
 8009bbc:	4613      	mov	r3, r2
 8009bbe:	00db      	lsls	r3, r3, #3
 8009bc0:	4413      	add	r3, r2
 8009bc2:	009b      	lsls	r3, r3, #2
 8009bc4:	440b      	add	r3, r1
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	681a      	ldr	r2, [r3, #0]
 8009bca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009bcc:	69bb      	ldr	r3, [r7, #24]
 8009bce:	1acb      	subs	r3, r1, r3
 8009bd0:	6413      	str	r3, [r2, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(motors[id2].pwm_tim, motors[id2].pwm_channel, current_speed2 + speed_adjust2);  // 
 8009bd2:	7bfa      	ldrb	r2, [r7, #15]
 8009bd4:	499d      	ldr	r1, [pc, #628]	@ (8009e4c <Adjust_Right_Motors_By_Distance+0xa6c>)
 8009bd6:	4613      	mov	r3, r2
 8009bd8:	00db      	lsls	r3, r3, #3
 8009bda:	4413      	add	r3, r2
 8009bdc:	009b      	lsls	r3, r3, #2
 8009bde:	440b      	add	r3, r1
 8009be0:	3304      	adds	r3, #4
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d10d      	bne.n	8009c04 <Adjust_Right_Motors_By_Distance+0x824>
 8009be8:	7bfa      	ldrb	r2, [r7, #15]
 8009bea:	4998      	ldr	r1, [pc, #608]	@ (8009e4c <Adjust_Right_Motors_By_Distance+0xa6c>)
 8009bec:	4613      	mov	r3, r2
 8009bee:	00db      	lsls	r3, r3, #3
 8009bf0:	4413      	add	r3, r2
 8009bf2:	009b      	lsls	r3, r3, #2
 8009bf4:	440b      	add	r3, r1
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009bfc:	69fa      	ldr	r2, [r7, #28]
 8009bfe:	440a      	add	r2, r1
 8009c00:	635a      	str	r2, [r3, #52]	@ 0x34
 8009c02:	e03e      	b.n	8009c82 <Adjust_Right_Motors_By_Distance+0x8a2>
 8009c04:	7bfa      	ldrb	r2, [r7, #15]
 8009c06:	4991      	ldr	r1, [pc, #580]	@ (8009e4c <Adjust_Right_Motors_By_Distance+0xa6c>)
 8009c08:	4613      	mov	r3, r2
 8009c0a:	00db      	lsls	r3, r3, #3
 8009c0c:	4413      	add	r3, r2
 8009c0e:	009b      	lsls	r3, r3, #2
 8009c10:	440b      	add	r3, r1
 8009c12:	3304      	adds	r3, #4
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	2b04      	cmp	r3, #4
 8009c18:	d10d      	bne.n	8009c36 <Adjust_Right_Motors_By_Distance+0x856>
 8009c1a:	7bfa      	ldrb	r2, [r7, #15]
 8009c1c:	498b      	ldr	r1, [pc, #556]	@ (8009e4c <Adjust_Right_Motors_By_Distance+0xa6c>)
 8009c1e:	4613      	mov	r3, r2
 8009c20:	00db      	lsls	r3, r3, #3
 8009c22:	4413      	add	r3, r2
 8009c24:	009b      	lsls	r3, r3, #2
 8009c26:	440b      	add	r3, r1
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	681a      	ldr	r2, [r3, #0]
 8009c2c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009c2e:	69fb      	ldr	r3, [r7, #28]
 8009c30:	440b      	add	r3, r1
 8009c32:	6393      	str	r3, [r2, #56]	@ 0x38
 8009c34:	e025      	b.n	8009c82 <Adjust_Right_Motors_By_Distance+0x8a2>
 8009c36:	7bfa      	ldrb	r2, [r7, #15]
 8009c38:	4984      	ldr	r1, [pc, #528]	@ (8009e4c <Adjust_Right_Motors_By_Distance+0xa6c>)
 8009c3a:	4613      	mov	r3, r2
 8009c3c:	00db      	lsls	r3, r3, #3
 8009c3e:	4413      	add	r3, r2
 8009c40:	009b      	lsls	r3, r3, #2
 8009c42:	440b      	add	r3, r1
 8009c44:	3304      	adds	r3, #4
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	2b08      	cmp	r3, #8
 8009c4a:	d10d      	bne.n	8009c68 <Adjust_Right_Motors_By_Distance+0x888>
 8009c4c:	7bfa      	ldrb	r2, [r7, #15]
 8009c4e:	497f      	ldr	r1, [pc, #508]	@ (8009e4c <Adjust_Right_Motors_By_Distance+0xa6c>)
 8009c50:	4613      	mov	r3, r2
 8009c52:	00db      	lsls	r3, r3, #3
 8009c54:	4413      	add	r3, r2
 8009c56:	009b      	lsls	r3, r3, #2
 8009c58:	440b      	add	r3, r1
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	681a      	ldr	r2, [r3, #0]
 8009c5e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009c60:	69fb      	ldr	r3, [r7, #28]
 8009c62:	440b      	add	r3, r1
 8009c64:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8009c66:	e00c      	b.n	8009c82 <Adjust_Right_Motors_By_Distance+0x8a2>
 8009c68:	7bfa      	ldrb	r2, [r7, #15]
 8009c6a:	4978      	ldr	r1, [pc, #480]	@ (8009e4c <Adjust_Right_Motors_By_Distance+0xa6c>)
 8009c6c:	4613      	mov	r3, r2
 8009c6e:	00db      	lsls	r3, r3, #3
 8009c70:	4413      	add	r3, r2
 8009c72:	009b      	lsls	r3, r3, #2
 8009c74:	440b      	add	r3, r1
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	681a      	ldr	r2, [r3, #0]
 8009c7a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009c7c:	69fb      	ldr	r3, [r7, #28]
 8009c7e:	440b      	add	r3, r1
 8009c80:	6413      	str	r3, [r2, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(motors[id4].pwm_tim, motors[id4].pwm_channel, current_speed4 - speed_adjust4);  // 
 8009c82:	7bba      	ldrb	r2, [r7, #14]
 8009c84:	4971      	ldr	r1, [pc, #452]	@ (8009e4c <Adjust_Right_Motors_By_Distance+0xa6c>)
 8009c86:	4613      	mov	r3, r2
 8009c88:	00db      	lsls	r3, r3, #3
 8009c8a:	4413      	add	r3, r2
 8009c8c:	009b      	lsls	r3, r3, #2
 8009c8e:	440b      	add	r3, r1
 8009c90:	3304      	adds	r3, #4
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d10d      	bne.n	8009cb4 <Adjust_Right_Motors_By_Distance+0x8d4>
 8009c98:	7bba      	ldrb	r2, [r7, #14]
 8009c9a:	496c      	ldr	r1, [pc, #432]	@ (8009e4c <Adjust_Right_Motors_By_Distance+0xa6c>)
 8009c9c:	4613      	mov	r3, r2
 8009c9e:	00db      	lsls	r3, r3, #3
 8009ca0:	4413      	add	r3, r2
 8009ca2:	009b      	lsls	r3, r3, #2
 8009ca4:	440b      	add	r3, r1
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009cac:	697a      	ldr	r2, [r7, #20]
 8009cae:	1a8a      	subs	r2, r1, r2
 8009cb0:	635a      	str	r2, [r3, #52]	@ 0x34
        return;
 8009cb2:	e344      	b.n	800a33e <Adjust_Right_Motors_By_Distance+0xf5e>
            __HAL_TIM_SET_COMPARE(motors[id4].pwm_tim, motors[id4].pwm_channel, current_speed4 - speed_adjust4);  // 
 8009cb4:	7bba      	ldrb	r2, [r7, #14]
 8009cb6:	4965      	ldr	r1, [pc, #404]	@ (8009e4c <Adjust_Right_Motors_By_Distance+0xa6c>)
 8009cb8:	4613      	mov	r3, r2
 8009cba:	00db      	lsls	r3, r3, #3
 8009cbc:	4413      	add	r3, r2
 8009cbe:	009b      	lsls	r3, r3, #2
 8009cc0:	440b      	add	r3, r1
 8009cc2:	3304      	adds	r3, #4
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	2b04      	cmp	r3, #4
 8009cc8:	d10d      	bne.n	8009ce6 <Adjust_Right_Motors_By_Distance+0x906>
 8009cca:	7bba      	ldrb	r2, [r7, #14]
 8009ccc:	495f      	ldr	r1, [pc, #380]	@ (8009e4c <Adjust_Right_Motors_By_Distance+0xa6c>)
 8009cce:	4613      	mov	r3, r2
 8009cd0:	00db      	lsls	r3, r3, #3
 8009cd2:	4413      	add	r3, r2
 8009cd4:	009b      	lsls	r3, r3, #2
 8009cd6:	440b      	add	r3, r1
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	681a      	ldr	r2, [r3, #0]
 8009cdc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009cde:	697b      	ldr	r3, [r7, #20]
 8009ce0:	1acb      	subs	r3, r1, r3
 8009ce2:	6393      	str	r3, [r2, #56]	@ 0x38
        return;
 8009ce4:	e32b      	b.n	800a33e <Adjust_Right_Motors_By_Distance+0xf5e>
            __HAL_TIM_SET_COMPARE(motors[id4].pwm_tim, motors[id4].pwm_channel, current_speed4 - speed_adjust4);  // 
 8009ce6:	7bba      	ldrb	r2, [r7, #14]
 8009ce8:	4958      	ldr	r1, [pc, #352]	@ (8009e4c <Adjust_Right_Motors_By_Distance+0xa6c>)
 8009cea:	4613      	mov	r3, r2
 8009cec:	00db      	lsls	r3, r3, #3
 8009cee:	4413      	add	r3, r2
 8009cf0:	009b      	lsls	r3, r3, #2
 8009cf2:	440b      	add	r3, r1
 8009cf4:	3304      	adds	r3, #4
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	2b08      	cmp	r3, #8
 8009cfa:	d10d      	bne.n	8009d18 <Adjust_Right_Motors_By_Distance+0x938>
 8009cfc:	7bba      	ldrb	r2, [r7, #14]
 8009cfe:	4953      	ldr	r1, [pc, #332]	@ (8009e4c <Adjust_Right_Motors_By_Distance+0xa6c>)
 8009d00:	4613      	mov	r3, r2
 8009d02:	00db      	lsls	r3, r3, #3
 8009d04:	4413      	add	r3, r2
 8009d06:	009b      	lsls	r3, r3, #2
 8009d08:	440b      	add	r3, r1
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	681a      	ldr	r2, [r3, #0]
 8009d0e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009d10:	697b      	ldr	r3, [r7, #20]
 8009d12:	1acb      	subs	r3, r1, r3
 8009d14:	63d3      	str	r3, [r2, #60]	@ 0x3c
        return;
 8009d16:	e312      	b.n	800a33e <Adjust_Right_Motors_By_Distance+0xf5e>
            __HAL_TIM_SET_COMPARE(motors[id4].pwm_tim, motors[id4].pwm_channel, current_speed4 - speed_adjust4);  // 
 8009d18:	7bba      	ldrb	r2, [r7, #14]
 8009d1a:	494c      	ldr	r1, [pc, #304]	@ (8009e4c <Adjust_Right_Motors_By_Distance+0xa6c>)
 8009d1c:	4613      	mov	r3, r2
 8009d1e:	00db      	lsls	r3, r3, #3
 8009d20:	4413      	add	r3, r2
 8009d22:	009b      	lsls	r3, r3, #2
 8009d24:	440b      	add	r3, r1
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	681a      	ldr	r2, [r3, #0]
 8009d2a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009d2c:	697b      	ldr	r3, [r7, #20]
 8009d2e:	1acb      	subs	r3, r1, r3
 8009d30:	6413      	str	r3, [r2, #64]	@ 0x40
        return;
 8009d32:	e304      	b.n	800a33e <Adjust_Right_Motors_By_Distance+0xf5e>
 8009d34:	e303      	b.n	800a33e <Adjust_Right_Motors_By_Distance+0xf5e>
    }
    
    // 
    if (raw_distance >= 22 && raw_distance <= 52) {
 8009d36:	edd7 7a02 	vldr	s15, [r7, #8]
 8009d3a:	eeb3 7a06 	vmov.f32	s14, #54	@ 0x41b00000  22.0
 8009d3e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009d42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d46:	f2c0 8177 	blt.w	800a038 <Adjust_Right_Motors_By_Distance+0xc58>
 8009d4a:	edd7 7a02 	vldr	s15, [r7, #8]
 8009d4e:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 8009e50 <Adjust_Right_Motors_By_Distance+0xa70>
 8009d52:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009d56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d5a:	f200 816d 	bhi.w	800a038 <Adjust_Right_Motors_By_Distance+0xc58>
        adjust_start_time = HAL_GetTick();
 8009d5e:	f003 fa77 	bl	800d250 <HAL_GetTick>
 8009d62:	4603      	mov	r3, r0
 8009d64:	4a3b      	ldr	r2, [pc, #236]	@ (8009e54 <Adjust_Right_Motors_By_Distance+0xa74>)
 8009d66:	6013      	str	r3, [r2, #0]
        // 
        __HAL_TIM_SET_COMPARE(motors[id1].pwm_tim, motors[id1].pwm_channel, current_speed1 - speed_adjust1);  // 
 8009d68:	7b7a      	ldrb	r2, [r7, #13]
 8009d6a:	4938      	ldr	r1, [pc, #224]	@ (8009e4c <Adjust_Right_Motors_By_Distance+0xa6c>)
 8009d6c:	4613      	mov	r3, r2
 8009d6e:	00db      	lsls	r3, r3, #3
 8009d70:	4413      	add	r3, r2
 8009d72:	009b      	lsls	r3, r3, #2
 8009d74:	440b      	add	r3, r1
 8009d76:	3304      	adds	r3, #4
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d10d      	bne.n	8009d9a <Adjust_Right_Motors_By_Distance+0x9ba>
 8009d7e:	7b7a      	ldrb	r2, [r7, #13]
 8009d80:	4932      	ldr	r1, [pc, #200]	@ (8009e4c <Adjust_Right_Motors_By_Distance+0xa6c>)
 8009d82:	4613      	mov	r3, r2
 8009d84:	00db      	lsls	r3, r3, #3
 8009d86:	4413      	add	r3, r2
 8009d88:	009b      	lsls	r3, r3, #2
 8009d8a:	440b      	add	r3, r1
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009d92:	6a3a      	ldr	r2, [r7, #32]
 8009d94:	1a8a      	subs	r2, r1, r2
 8009d96:	635a      	str	r2, [r3, #52]	@ 0x34
 8009d98:	e03e      	b.n	8009e18 <Adjust_Right_Motors_By_Distance+0xa38>
 8009d9a:	7b7a      	ldrb	r2, [r7, #13]
 8009d9c:	492b      	ldr	r1, [pc, #172]	@ (8009e4c <Adjust_Right_Motors_By_Distance+0xa6c>)
 8009d9e:	4613      	mov	r3, r2
 8009da0:	00db      	lsls	r3, r3, #3
 8009da2:	4413      	add	r3, r2
 8009da4:	009b      	lsls	r3, r3, #2
 8009da6:	440b      	add	r3, r1
 8009da8:	3304      	adds	r3, #4
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	2b04      	cmp	r3, #4
 8009dae:	d10d      	bne.n	8009dcc <Adjust_Right_Motors_By_Distance+0x9ec>
 8009db0:	7b7a      	ldrb	r2, [r7, #13]
 8009db2:	4926      	ldr	r1, [pc, #152]	@ (8009e4c <Adjust_Right_Motors_By_Distance+0xa6c>)
 8009db4:	4613      	mov	r3, r2
 8009db6:	00db      	lsls	r3, r3, #3
 8009db8:	4413      	add	r3, r2
 8009dba:	009b      	lsls	r3, r3, #2
 8009dbc:	440b      	add	r3, r1
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	681a      	ldr	r2, [r3, #0]
 8009dc2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009dc4:	6a3b      	ldr	r3, [r7, #32]
 8009dc6:	1acb      	subs	r3, r1, r3
 8009dc8:	6393      	str	r3, [r2, #56]	@ 0x38
 8009dca:	e025      	b.n	8009e18 <Adjust_Right_Motors_By_Distance+0xa38>
 8009dcc:	7b7a      	ldrb	r2, [r7, #13]
 8009dce:	491f      	ldr	r1, [pc, #124]	@ (8009e4c <Adjust_Right_Motors_By_Distance+0xa6c>)
 8009dd0:	4613      	mov	r3, r2
 8009dd2:	00db      	lsls	r3, r3, #3
 8009dd4:	4413      	add	r3, r2
 8009dd6:	009b      	lsls	r3, r3, #2
 8009dd8:	440b      	add	r3, r1
 8009dda:	3304      	adds	r3, #4
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	2b08      	cmp	r3, #8
 8009de0:	d10d      	bne.n	8009dfe <Adjust_Right_Motors_By_Distance+0xa1e>
 8009de2:	7b7a      	ldrb	r2, [r7, #13]
 8009de4:	4919      	ldr	r1, [pc, #100]	@ (8009e4c <Adjust_Right_Motors_By_Distance+0xa6c>)
 8009de6:	4613      	mov	r3, r2
 8009de8:	00db      	lsls	r3, r3, #3
 8009dea:	4413      	add	r3, r2
 8009dec:	009b      	lsls	r3, r3, #2
 8009dee:	440b      	add	r3, r1
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	681a      	ldr	r2, [r3, #0]
 8009df4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009df6:	6a3b      	ldr	r3, [r7, #32]
 8009df8:	1acb      	subs	r3, r1, r3
 8009dfa:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8009dfc:	e00c      	b.n	8009e18 <Adjust_Right_Motors_By_Distance+0xa38>
 8009dfe:	7b7a      	ldrb	r2, [r7, #13]
 8009e00:	4912      	ldr	r1, [pc, #72]	@ (8009e4c <Adjust_Right_Motors_By_Distance+0xa6c>)
 8009e02:	4613      	mov	r3, r2
 8009e04:	00db      	lsls	r3, r3, #3
 8009e06:	4413      	add	r3, r2
 8009e08:	009b      	lsls	r3, r3, #2
 8009e0a:	440b      	add	r3, r1
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	681a      	ldr	r2, [r3, #0]
 8009e10:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009e12:	6a3b      	ldr	r3, [r7, #32]
 8009e14:	1acb      	subs	r3, r1, r3
 8009e16:	6413      	str	r3, [r2, #64]	@ 0x40
        __HAL_TIM_SET_COMPARE(motors[id3].pwm_tim, motors[id3].pwm_channel, current_speed3 + speed_adjust3);  // 
 8009e18:	7b3a      	ldrb	r2, [r7, #12]
 8009e1a:	490c      	ldr	r1, [pc, #48]	@ (8009e4c <Adjust_Right_Motors_By_Distance+0xa6c>)
 8009e1c:	4613      	mov	r3, r2
 8009e1e:	00db      	lsls	r3, r3, #3
 8009e20:	4413      	add	r3, r2
 8009e22:	009b      	lsls	r3, r3, #2
 8009e24:	440b      	add	r3, r1
 8009e26:	3304      	adds	r3, #4
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d114      	bne.n	8009e58 <Adjust_Right_Motors_By_Distance+0xa78>
 8009e2e:	7b3a      	ldrb	r2, [r7, #12]
 8009e30:	4906      	ldr	r1, [pc, #24]	@ (8009e4c <Adjust_Right_Motors_By_Distance+0xa6c>)
 8009e32:	4613      	mov	r3, r2
 8009e34:	00db      	lsls	r3, r3, #3
 8009e36:	4413      	add	r3, r2
 8009e38:	009b      	lsls	r3, r3, #2
 8009e3a:	440b      	add	r3, r1
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009e42:	69ba      	ldr	r2, [r7, #24]
 8009e44:	440a      	add	r2, r1
 8009e46:	635a      	str	r2, [r3, #52]	@ 0x34
 8009e48:	e045      	b.n	8009ed6 <Adjust_Right_Motors_By_Distance+0xaf6>
 8009e4a:	bf00      	nop
 8009e4c:	20000384 	.word	0x20000384
 8009e50:	42500000 	.word	0x42500000
 8009e54:	2000060c 	.word	0x2000060c
 8009e58:	7b3a      	ldrb	r2, [r7, #12]
 8009e5a:	49a9      	ldr	r1, [pc, #676]	@ (800a100 <Adjust_Right_Motors_By_Distance+0xd20>)
 8009e5c:	4613      	mov	r3, r2
 8009e5e:	00db      	lsls	r3, r3, #3
 8009e60:	4413      	add	r3, r2
 8009e62:	009b      	lsls	r3, r3, #2
 8009e64:	440b      	add	r3, r1
 8009e66:	3304      	adds	r3, #4
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	2b04      	cmp	r3, #4
 8009e6c:	d10d      	bne.n	8009e8a <Adjust_Right_Motors_By_Distance+0xaaa>
 8009e6e:	7b3a      	ldrb	r2, [r7, #12]
 8009e70:	49a3      	ldr	r1, [pc, #652]	@ (800a100 <Adjust_Right_Motors_By_Distance+0xd20>)
 8009e72:	4613      	mov	r3, r2
 8009e74:	00db      	lsls	r3, r3, #3
 8009e76:	4413      	add	r3, r2
 8009e78:	009b      	lsls	r3, r3, #2
 8009e7a:	440b      	add	r3, r1
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	681a      	ldr	r2, [r3, #0]
 8009e80:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009e82:	69bb      	ldr	r3, [r7, #24]
 8009e84:	440b      	add	r3, r1
 8009e86:	6393      	str	r3, [r2, #56]	@ 0x38
 8009e88:	e025      	b.n	8009ed6 <Adjust_Right_Motors_By_Distance+0xaf6>
 8009e8a:	7b3a      	ldrb	r2, [r7, #12]
 8009e8c:	499c      	ldr	r1, [pc, #624]	@ (800a100 <Adjust_Right_Motors_By_Distance+0xd20>)
 8009e8e:	4613      	mov	r3, r2
 8009e90:	00db      	lsls	r3, r3, #3
 8009e92:	4413      	add	r3, r2
 8009e94:	009b      	lsls	r3, r3, #2
 8009e96:	440b      	add	r3, r1
 8009e98:	3304      	adds	r3, #4
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	2b08      	cmp	r3, #8
 8009e9e:	d10d      	bne.n	8009ebc <Adjust_Right_Motors_By_Distance+0xadc>
 8009ea0:	7b3a      	ldrb	r2, [r7, #12]
 8009ea2:	4997      	ldr	r1, [pc, #604]	@ (800a100 <Adjust_Right_Motors_By_Distance+0xd20>)
 8009ea4:	4613      	mov	r3, r2
 8009ea6:	00db      	lsls	r3, r3, #3
 8009ea8:	4413      	add	r3, r2
 8009eaa:	009b      	lsls	r3, r3, #2
 8009eac:	440b      	add	r3, r1
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	681a      	ldr	r2, [r3, #0]
 8009eb2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009eb4:	69bb      	ldr	r3, [r7, #24]
 8009eb6:	440b      	add	r3, r1
 8009eb8:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8009eba:	e00c      	b.n	8009ed6 <Adjust_Right_Motors_By_Distance+0xaf6>
 8009ebc:	7b3a      	ldrb	r2, [r7, #12]
 8009ebe:	4990      	ldr	r1, [pc, #576]	@ (800a100 <Adjust_Right_Motors_By_Distance+0xd20>)
 8009ec0:	4613      	mov	r3, r2
 8009ec2:	00db      	lsls	r3, r3, #3
 8009ec4:	4413      	add	r3, r2
 8009ec6:	009b      	lsls	r3, r3, #2
 8009ec8:	440b      	add	r3, r1
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	681a      	ldr	r2, [r3, #0]
 8009ece:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009ed0:	69bb      	ldr	r3, [r7, #24]
 8009ed2:	440b      	add	r3, r1
 8009ed4:	6413      	str	r3, [r2, #64]	@ 0x40
        __HAL_TIM_SET_COMPARE(motors[id2].pwm_tim, motors[id2].pwm_channel, current_speed2 - speed_adjust2);  // 
 8009ed6:	7bfa      	ldrb	r2, [r7, #15]
 8009ed8:	4989      	ldr	r1, [pc, #548]	@ (800a100 <Adjust_Right_Motors_By_Distance+0xd20>)
 8009eda:	4613      	mov	r3, r2
 8009edc:	00db      	lsls	r3, r3, #3
 8009ede:	4413      	add	r3, r2
 8009ee0:	009b      	lsls	r3, r3, #2
 8009ee2:	440b      	add	r3, r1
 8009ee4:	3304      	adds	r3, #4
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	d10d      	bne.n	8009f08 <Adjust_Right_Motors_By_Distance+0xb28>
 8009eec:	7bfa      	ldrb	r2, [r7, #15]
 8009eee:	4984      	ldr	r1, [pc, #528]	@ (800a100 <Adjust_Right_Motors_By_Distance+0xd20>)
 8009ef0:	4613      	mov	r3, r2
 8009ef2:	00db      	lsls	r3, r3, #3
 8009ef4:	4413      	add	r3, r2
 8009ef6:	009b      	lsls	r3, r3, #2
 8009ef8:	440b      	add	r3, r1
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009f00:	69fa      	ldr	r2, [r7, #28]
 8009f02:	1a8a      	subs	r2, r1, r2
 8009f04:	635a      	str	r2, [r3, #52]	@ 0x34
 8009f06:	e03e      	b.n	8009f86 <Adjust_Right_Motors_By_Distance+0xba6>
 8009f08:	7bfa      	ldrb	r2, [r7, #15]
 8009f0a:	497d      	ldr	r1, [pc, #500]	@ (800a100 <Adjust_Right_Motors_By_Distance+0xd20>)
 8009f0c:	4613      	mov	r3, r2
 8009f0e:	00db      	lsls	r3, r3, #3
 8009f10:	4413      	add	r3, r2
 8009f12:	009b      	lsls	r3, r3, #2
 8009f14:	440b      	add	r3, r1
 8009f16:	3304      	adds	r3, #4
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	2b04      	cmp	r3, #4
 8009f1c:	d10d      	bne.n	8009f3a <Adjust_Right_Motors_By_Distance+0xb5a>
 8009f1e:	7bfa      	ldrb	r2, [r7, #15]
 8009f20:	4977      	ldr	r1, [pc, #476]	@ (800a100 <Adjust_Right_Motors_By_Distance+0xd20>)
 8009f22:	4613      	mov	r3, r2
 8009f24:	00db      	lsls	r3, r3, #3
 8009f26:	4413      	add	r3, r2
 8009f28:	009b      	lsls	r3, r3, #2
 8009f2a:	440b      	add	r3, r1
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	681a      	ldr	r2, [r3, #0]
 8009f30:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009f32:	69fb      	ldr	r3, [r7, #28]
 8009f34:	1acb      	subs	r3, r1, r3
 8009f36:	6393      	str	r3, [r2, #56]	@ 0x38
 8009f38:	e025      	b.n	8009f86 <Adjust_Right_Motors_By_Distance+0xba6>
 8009f3a:	7bfa      	ldrb	r2, [r7, #15]
 8009f3c:	4970      	ldr	r1, [pc, #448]	@ (800a100 <Adjust_Right_Motors_By_Distance+0xd20>)
 8009f3e:	4613      	mov	r3, r2
 8009f40:	00db      	lsls	r3, r3, #3
 8009f42:	4413      	add	r3, r2
 8009f44:	009b      	lsls	r3, r3, #2
 8009f46:	440b      	add	r3, r1
 8009f48:	3304      	adds	r3, #4
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	2b08      	cmp	r3, #8
 8009f4e:	d10d      	bne.n	8009f6c <Adjust_Right_Motors_By_Distance+0xb8c>
 8009f50:	7bfa      	ldrb	r2, [r7, #15]
 8009f52:	496b      	ldr	r1, [pc, #428]	@ (800a100 <Adjust_Right_Motors_By_Distance+0xd20>)
 8009f54:	4613      	mov	r3, r2
 8009f56:	00db      	lsls	r3, r3, #3
 8009f58:	4413      	add	r3, r2
 8009f5a:	009b      	lsls	r3, r3, #2
 8009f5c:	440b      	add	r3, r1
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	681a      	ldr	r2, [r3, #0]
 8009f62:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009f64:	69fb      	ldr	r3, [r7, #28]
 8009f66:	1acb      	subs	r3, r1, r3
 8009f68:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8009f6a:	e00c      	b.n	8009f86 <Adjust_Right_Motors_By_Distance+0xba6>
 8009f6c:	7bfa      	ldrb	r2, [r7, #15]
 8009f6e:	4964      	ldr	r1, [pc, #400]	@ (800a100 <Adjust_Right_Motors_By_Distance+0xd20>)
 8009f70:	4613      	mov	r3, r2
 8009f72:	00db      	lsls	r3, r3, #3
 8009f74:	4413      	add	r3, r2
 8009f76:	009b      	lsls	r3, r3, #2
 8009f78:	440b      	add	r3, r1
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	681a      	ldr	r2, [r3, #0]
 8009f7e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009f80:	69fb      	ldr	r3, [r7, #28]
 8009f82:	1acb      	subs	r3, r1, r3
 8009f84:	6413      	str	r3, [r2, #64]	@ 0x40
        __HAL_TIM_SET_COMPARE(motors[id4].pwm_tim, motors[id4].pwm_channel, current_speed4 + speed_adjust4);  // 
 8009f86:	7bba      	ldrb	r2, [r7, #14]
 8009f88:	495d      	ldr	r1, [pc, #372]	@ (800a100 <Adjust_Right_Motors_By_Distance+0xd20>)
 8009f8a:	4613      	mov	r3, r2
 8009f8c:	00db      	lsls	r3, r3, #3
 8009f8e:	4413      	add	r3, r2
 8009f90:	009b      	lsls	r3, r3, #2
 8009f92:	440b      	add	r3, r1
 8009f94:	3304      	adds	r3, #4
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d10d      	bne.n	8009fb8 <Adjust_Right_Motors_By_Distance+0xbd8>
 8009f9c:	7bba      	ldrb	r2, [r7, #14]
 8009f9e:	4958      	ldr	r1, [pc, #352]	@ (800a100 <Adjust_Right_Motors_By_Distance+0xd20>)
 8009fa0:	4613      	mov	r3, r2
 8009fa2:	00db      	lsls	r3, r3, #3
 8009fa4:	4413      	add	r3, r2
 8009fa6:	009b      	lsls	r3, r3, #2
 8009fa8:	440b      	add	r3, r1
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009fb0:	697a      	ldr	r2, [r7, #20]
 8009fb2:	440a      	add	r2, r1
 8009fb4:	635a      	str	r2, [r3, #52]	@ 0x34
 8009fb6:	e1c2      	b.n	800a33e <Adjust_Right_Motors_By_Distance+0xf5e>
 8009fb8:	7bba      	ldrb	r2, [r7, #14]
 8009fba:	4951      	ldr	r1, [pc, #324]	@ (800a100 <Adjust_Right_Motors_By_Distance+0xd20>)
 8009fbc:	4613      	mov	r3, r2
 8009fbe:	00db      	lsls	r3, r3, #3
 8009fc0:	4413      	add	r3, r2
 8009fc2:	009b      	lsls	r3, r3, #2
 8009fc4:	440b      	add	r3, r1
 8009fc6:	3304      	adds	r3, #4
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	2b04      	cmp	r3, #4
 8009fcc:	d10d      	bne.n	8009fea <Adjust_Right_Motors_By_Distance+0xc0a>
 8009fce:	7bba      	ldrb	r2, [r7, #14]
 8009fd0:	494b      	ldr	r1, [pc, #300]	@ (800a100 <Adjust_Right_Motors_By_Distance+0xd20>)
 8009fd2:	4613      	mov	r3, r2
 8009fd4:	00db      	lsls	r3, r3, #3
 8009fd6:	4413      	add	r3, r2
 8009fd8:	009b      	lsls	r3, r3, #2
 8009fda:	440b      	add	r3, r1
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	681a      	ldr	r2, [r3, #0]
 8009fe0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009fe2:	697b      	ldr	r3, [r7, #20]
 8009fe4:	440b      	add	r3, r1
 8009fe6:	6393      	str	r3, [r2, #56]	@ 0x38
 8009fe8:	e1a9      	b.n	800a33e <Adjust_Right_Motors_By_Distance+0xf5e>
 8009fea:	7bba      	ldrb	r2, [r7, #14]
 8009fec:	4944      	ldr	r1, [pc, #272]	@ (800a100 <Adjust_Right_Motors_By_Distance+0xd20>)
 8009fee:	4613      	mov	r3, r2
 8009ff0:	00db      	lsls	r3, r3, #3
 8009ff2:	4413      	add	r3, r2
 8009ff4:	009b      	lsls	r3, r3, #2
 8009ff6:	440b      	add	r3, r1
 8009ff8:	3304      	adds	r3, #4
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	2b08      	cmp	r3, #8
 8009ffe:	d10d      	bne.n	800a01c <Adjust_Right_Motors_By_Distance+0xc3c>
 800a000:	7bba      	ldrb	r2, [r7, #14]
 800a002:	493f      	ldr	r1, [pc, #252]	@ (800a100 <Adjust_Right_Motors_By_Distance+0xd20>)
 800a004:	4613      	mov	r3, r2
 800a006:	00db      	lsls	r3, r3, #3
 800a008:	4413      	add	r3, r2
 800a00a:	009b      	lsls	r3, r3, #2
 800a00c:	440b      	add	r3, r1
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	681a      	ldr	r2, [r3, #0]
 800a012:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a014:	697b      	ldr	r3, [r7, #20]
 800a016:	440b      	add	r3, r1
 800a018:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800a01a:	e190      	b.n	800a33e <Adjust_Right_Motors_By_Distance+0xf5e>
 800a01c:	7bba      	ldrb	r2, [r7, #14]
 800a01e:	4938      	ldr	r1, [pc, #224]	@ (800a100 <Adjust_Right_Motors_By_Distance+0xd20>)
 800a020:	4613      	mov	r3, r2
 800a022:	00db      	lsls	r3, r3, #3
 800a024:	4413      	add	r3, r2
 800a026:	009b      	lsls	r3, r3, #2
 800a028:	440b      	add	r3, r1
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	681a      	ldr	r2, [r3, #0]
 800a02e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a030:	697b      	ldr	r3, [r7, #20]
 800a032:	440b      	add	r3, r1
 800a034:	6413      	str	r3, [r2, #64]	@ 0x40
 800a036:	e182      	b.n	800a33e <Adjust_Right_Motors_By_Distance+0xf5e>
    } else if (raw_distance >= 126 && raw_distance <= 156) {
 800a038:	edd7 7a02 	vldr	s15, [r7, #8]
 800a03c:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800a104 <Adjust_Right_Motors_By_Distance+0xd24>
 800a040:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a044:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a048:	f2c0 8179 	blt.w	800a33e <Adjust_Right_Motors_By_Distance+0xf5e>
 800a04c:	edd7 7a02 	vldr	s15, [r7, #8]
 800a050:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 800a108 <Adjust_Right_Motors_By_Distance+0xd28>
 800a054:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a058:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a05c:	f200 816f 	bhi.w	800a33e <Adjust_Right_Motors_By_Distance+0xf5e>
        adjust_start_time = HAL_GetTick();
 800a060:	f003 f8f6 	bl	800d250 <HAL_GetTick>
 800a064:	4603      	mov	r3, r0
 800a066:	4a29      	ldr	r2, [pc, #164]	@ (800a10c <Adjust_Right_Motors_By_Distance+0xd2c>)
 800a068:	6013      	str	r3, [r2, #0]
        // 
        __HAL_TIM_SET_COMPARE(motors[id1].pwm_tim, motors[id1].pwm_channel, current_speed1 + speed_adjust1);  // 
 800a06a:	7b7a      	ldrb	r2, [r7, #13]
 800a06c:	4924      	ldr	r1, [pc, #144]	@ (800a100 <Adjust_Right_Motors_By_Distance+0xd20>)
 800a06e:	4613      	mov	r3, r2
 800a070:	00db      	lsls	r3, r3, #3
 800a072:	4413      	add	r3, r2
 800a074:	009b      	lsls	r3, r3, #2
 800a076:	440b      	add	r3, r1
 800a078:	3304      	adds	r3, #4
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d10d      	bne.n	800a09c <Adjust_Right_Motors_By_Distance+0xcbc>
 800a080:	7b7a      	ldrb	r2, [r7, #13]
 800a082:	491f      	ldr	r1, [pc, #124]	@ (800a100 <Adjust_Right_Motors_By_Distance+0xd20>)
 800a084:	4613      	mov	r3, r2
 800a086:	00db      	lsls	r3, r3, #3
 800a088:	4413      	add	r3, r2
 800a08a:	009b      	lsls	r3, r3, #2
 800a08c:	440b      	add	r3, r1
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a094:	6a3a      	ldr	r2, [r7, #32]
 800a096:	440a      	add	r2, r1
 800a098:	635a      	str	r2, [r3, #52]	@ 0x34
 800a09a:	e046      	b.n	800a12a <Adjust_Right_Motors_By_Distance+0xd4a>
 800a09c:	7b7a      	ldrb	r2, [r7, #13]
 800a09e:	4918      	ldr	r1, [pc, #96]	@ (800a100 <Adjust_Right_Motors_By_Distance+0xd20>)
 800a0a0:	4613      	mov	r3, r2
 800a0a2:	00db      	lsls	r3, r3, #3
 800a0a4:	4413      	add	r3, r2
 800a0a6:	009b      	lsls	r3, r3, #2
 800a0a8:	440b      	add	r3, r1
 800a0aa:	3304      	adds	r3, #4
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	2b04      	cmp	r3, #4
 800a0b0:	d10d      	bne.n	800a0ce <Adjust_Right_Motors_By_Distance+0xcee>
 800a0b2:	7b7a      	ldrb	r2, [r7, #13]
 800a0b4:	4912      	ldr	r1, [pc, #72]	@ (800a100 <Adjust_Right_Motors_By_Distance+0xd20>)
 800a0b6:	4613      	mov	r3, r2
 800a0b8:	00db      	lsls	r3, r3, #3
 800a0ba:	4413      	add	r3, r2
 800a0bc:	009b      	lsls	r3, r3, #2
 800a0be:	440b      	add	r3, r1
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	681a      	ldr	r2, [r3, #0]
 800a0c4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a0c6:	6a3b      	ldr	r3, [r7, #32]
 800a0c8:	440b      	add	r3, r1
 800a0ca:	6393      	str	r3, [r2, #56]	@ 0x38
 800a0cc:	e02d      	b.n	800a12a <Adjust_Right_Motors_By_Distance+0xd4a>
 800a0ce:	7b7a      	ldrb	r2, [r7, #13]
 800a0d0:	490b      	ldr	r1, [pc, #44]	@ (800a100 <Adjust_Right_Motors_By_Distance+0xd20>)
 800a0d2:	4613      	mov	r3, r2
 800a0d4:	00db      	lsls	r3, r3, #3
 800a0d6:	4413      	add	r3, r2
 800a0d8:	009b      	lsls	r3, r3, #2
 800a0da:	440b      	add	r3, r1
 800a0dc:	3304      	adds	r3, #4
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	2b08      	cmp	r3, #8
 800a0e2:	d115      	bne.n	800a110 <Adjust_Right_Motors_By_Distance+0xd30>
 800a0e4:	7b7a      	ldrb	r2, [r7, #13]
 800a0e6:	4906      	ldr	r1, [pc, #24]	@ (800a100 <Adjust_Right_Motors_By_Distance+0xd20>)
 800a0e8:	4613      	mov	r3, r2
 800a0ea:	00db      	lsls	r3, r3, #3
 800a0ec:	4413      	add	r3, r2
 800a0ee:	009b      	lsls	r3, r3, #2
 800a0f0:	440b      	add	r3, r1
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	681a      	ldr	r2, [r3, #0]
 800a0f6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a0f8:	6a3b      	ldr	r3, [r7, #32]
 800a0fa:	440b      	add	r3, r1
 800a0fc:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800a0fe:	e014      	b.n	800a12a <Adjust_Right_Motors_By_Distance+0xd4a>
 800a100:	20000384 	.word	0x20000384
 800a104:	42fc0000 	.word	0x42fc0000
 800a108:	431c0000 	.word	0x431c0000
 800a10c:	2000060c 	.word	0x2000060c
 800a110:	7b7a      	ldrb	r2, [r7, #13]
 800a112:	498c      	ldr	r1, [pc, #560]	@ (800a344 <Adjust_Right_Motors_By_Distance+0xf64>)
 800a114:	4613      	mov	r3, r2
 800a116:	00db      	lsls	r3, r3, #3
 800a118:	4413      	add	r3, r2
 800a11a:	009b      	lsls	r3, r3, #2
 800a11c:	440b      	add	r3, r1
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	681a      	ldr	r2, [r3, #0]
 800a122:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a124:	6a3b      	ldr	r3, [r7, #32]
 800a126:	440b      	add	r3, r1
 800a128:	6413      	str	r3, [r2, #64]	@ 0x40
        __HAL_TIM_SET_COMPARE(motors[id3].pwm_tim, motors[id3].pwm_channel, current_speed3 - speed_adjust3);  // 
 800a12a:	7b3a      	ldrb	r2, [r7, #12]
 800a12c:	4985      	ldr	r1, [pc, #532]	@ (800a344 <Adjust_Right_Motors_By_Distance+0xf64>)
 800a12e:	4613      	mov	r3, r2
 800a130:	00db      	lsls	r3, r3, #3
 800a132:	4413      	add	r3, r2
 800a134:	009b      	lsls	r3, r3, #2
 800a136:	440b      	add	r3, r1
 800a138:	3304      	adds	r3, #4
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	d10d      	bne.n	800a15c <Adjust_Right_Motors_By_Distance+0xd7c>
 800a140:	7b3a      	ldrb	r2, [r7, #12]
 800a142:	4980      	ldr	r1, [pc, #512]	@ (800a344 <Adjust_Right_Motors_By_Distance+0xf64>)
 800a144:	4613      	mov	r3, r2
 800a146:	00db      	lsls	r3, r3, #3
 800a148:	4413      	add	r3, r2
 800a14a:	009b      	lsls	r3, r3, #2
 800a14c:	440b      	add	r3, r1
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a154:	69ba      	ldr	r2, [r7, #24]
 800a156:	1a8a      	subs	r2, r1, r2
 800a158:	635a      	str	r2, [r3, #52]	@ 0x34
 800a15a:	e03e      	b.n	800a1da <Adjust_Right_Motors_By_Distance+0xdfa>
 800a15c:	7b3a      	ldrb	r2, [r7, #12]
 800a15e:	4979      	ldr	r1, [pc, #484]	@ (800a344 <Adjust_Right_Motors_By_Distance+0xf64>)
 800a160:	4613      	mov	r3, r2
 800a162:	00db      	lsls	r3, r3, #3
 800a164:	4413      	add	r3, r2
 800a166:	009b      	lsls	r3, r3, #2
 800a168:	440b      	add	r3, r1
 800a16a:	3304      	adds	r3, #4
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	2b04      	cmp	r3, #4
 800a170:	d10d      	bne.n	800a18e <Adjust_Right_Motors_By_Distance+0xdae>
 800a172:	7b3a      	ldrb	r2, [r7, #12]
 800a174:	4973      	ldr	r1, [pc, #460]	@ (800a344 <Adjust_Right_Motors_By_Distance+0xf64>)
 800a176:	4613      	mov	r3, r2
 800a178:	00db      	lsls	r3, r3, #3
 800a17a:	4413      	add	r3, r2
 800a17c:	009b      	lsls	r3, r3, #2
 800a17e:	440b      	add	r3, r1
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	681a      	ldr	r2, [r3, #0]
 800a184:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a186:	69bb      	ldr	r3, [r7, #24]
 800a188:	1acb      	subs	r3, r1, r3
 800a18a:	6393      	str	r3, [r2, #56]	@ 0x38
 800a18c:	e025      	b.n	800a1da <Adjust_Right_Motors_By_Distance+0xdfa>
 800a18e:	7b3a      	ldrb	r2, [r7, #12]
 800a190:	496c      	ldr	r1, [pc, #432]	@ (800a344 <Adjust_Right_Motors_By_Distance+0xf64>)
 800a192:	4613      	mov	r3, r2
 800a194:	00db      	lsls	r3, r3, #3
 800a196:	4413      	add	r3, r2
 800a198:	009b      	lsls	r3, r3, #2
 800a19a:	440b      	add	r3, r1
 800a19c:	3304      	adds	r3, #4
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	2b08      	cmp	r3, #8
 800a1a2:	d10d      	bne.n	800a1c0 <Adjust_Right_Motors_By_Distance+0xde0>
 800a1a4:	7b3a      	ldrb	r2, [r7, #12]
 800a1a6:	4967      	ldr	r1, [pc, #412]	@ (800a344 <Adjust_Right_Motors_By_Distance+0xf64>)
 800a1a8:	4613      	mov	r3, r2
 800a1aa:	00db      	lsls	r3, r3, #3
 800a1ac:	4413      	add	r3, r2
 800a1ae:	009b      	lsls	r3, r3, #2
 800a1b0:	440b      	add	r3, r1
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	681a      	ldr	r2, [r3, #0]
 800a1b6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a1b8:	69bb      	ldr	r3, [r7, #24]
 800a1ba:	1acb      	subs	r3, r1, r3
 800a1bc:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800a1be:	e00c      	b.n	800a1da <Adjust_Right_Motors_By_Distance+0xdfa>
 800a1c0:	7b3a      	ldrb	r2, [r7, #12]
 800a1c2:	4960      	ldr	r1, [pc, #384]	@ (800a344 <Adjust_Right_Motors_By_Distance+0xf64>)
 800a1c4:	4613      	mov	r3, r2
 800a1c6:	00db      	lsls	r3, r3, #3
 800a1c8:	4413      	add	r3, r2
 800a1ca:	009b      	lsls	r3, r3, #2
 800a1cc:	440b      	add	r3, r1
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	681a      	ldr	r2, [r3, #0]
 800a1d2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a1d4:	69bb      	ldr	r3, [r7, #24]
 800a1d6:	1acb      	subs	r3, r1, r3
 800a1d8:	6413      	str	r3, [r2, #64]	@ 0x40
        __HAL_TIM_SET_COMPARE(motors[id2].pwm_tim, motors[id2].pwm_channel, current_speed2 + speed_adjust2);  // 
 800a1da:	7bfa      	ldrb	r2, [r7, #15]
 800a1dc:	4959      	ldr	r1, [pc, #356]	@ (800a344 <Adjust_Right_Motors_By_Distance+0xf64>)
 800a1de:	4613      	mov	r3, r2
 800a1e0:	00db      	lsls	r3, r3, #3
 800a1e2:	4413      	add	r3, r2
 800a1e4:	009b      	lsls	r3, r3, #2
 800a1e6:	440b      	add	r3, r1
 800a1e8:	3304      	adds	r3, #4
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d10d      	bne.n	800a20c <Adjust_Right_Motors_By_Distance+0xe2c>
 800a1f0:	7bfa      	ldrb	r2, [r7, #15]
 800a1f2:	4954      	ldr	r1, [pc, #336]	@ (800a344 <Adjust_Right_Motors_By_Distance+0xf64>)
 800a1f4:	4613      	mov	r3, r2
 800a1f6:	00db      	lsls	r3, r3, #3
 800a1f8:	4413      	add	r3, r2
 800a1fa:	009b      	lsls	r3, r3, #2
 800a1fc:	440b      	add	r3, r1
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a204:	69fa      	ldr	r2, [r7, #28]
 800a206:	440a      	add	r2, r1
 800a208:	635a      	str	r2, [r3, #52]	@ 0x34
 800a20a:	e03e      	b.n	800a28a <Adjust_Right_Motors_By_Distance+0xeaa>
 800a20c:	7bfa      	ldrb	r2, [r7, #15]
 800a20e:	494d      	ldr	r1, [pc, #308]	@ (800a344 <Adjust_Right_Motors_By_Distance+0xf64>)
 800a210:	4613      	mov	r3, r2
 800a212:	00db      	lsls	r3, r3, #3
 800a214:	4413      	add	r3, r2
 800a216:	009b      	lsls	r3, r3, #2
 800a218:	440b      	add	r3, r1
 800a21a:	3304      	adds	r3, #4
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	2b04      	cmp	r3, #4
 800a220:	d10d      	bne.n	800a23e <Adjust_Right_Motors_By_Distance+0xe5e>
 800a222:	7bfa      	ldrb	r2, [r7, #15]
 800a224:	4947      	ldr	r1, [pc, #284]	@ (800a344 <Adjust_Right_Motors_By_Distance+0xf64>)
 800a226:	4613      	mov	r3, r2
 800a228:	00db      	lsls	r3, r3, #3
 800a22a:	4413      	add	r3, r2
 800a22c:	009b      	lsls	r3, r3, #2
 800a22e:	440b      	add	r3, r1
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	681a      	ldr	r2, [r3, #0]
 800a234:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a236:	69fb      	ldr	r3, [r7, #28]
 800a238:	440b      	add	r3, r1
 800a23a:	6393      	str	r3, [r2, #56]	@ 0x38
 800a23c:	e025      	b.n	800a28a <Adjust_Right_Motors_By_Distance+0xeaa>
 800a23e:	7bfa      	ldrb	r2, [r7, #15]
 800a240:	4940      	ldr	r1, [pc, #256]	@ (800a344 <Adjust_Right_Motors_By_Distance+0xf64>)
 800a242:	4613      	mov	r3, r2
 800a244:	00db      	lsls	r3, r3, #3
 800a246:	4413      	add	r3, r2
 800a248:	009b      	lsls	r3, r3, #2
 800a24a:	440b      	add	r3, r1
 800a24c:	3304      	adds	r3, #4
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	2b08      	cmp	r3, #8
 800a252:	d10d      	bne.n	800a270 <Adjust_Right_Motors_By_Distance+0xe90>
 800a254:	7bfa      	ldrb	r2, [r7, #15]
 800a256:	493b      	ldr	r1, [pc, #236]	@ (800a344 <Adjust_Right_Motors_By_Distance+0xf64>)
 800a258:	4613      	mov	r3, r2
 800a25a:	00db      	lsls	r3, r3, #3
 800a25c:	4413      	add	r3, r2
 800a25e:	009b      	lsls	r3, r3, #2
 800a260:	440b      	add	r3, r1
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	681a      	ldr	r2, [r3, #0]
 800a266:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a268:	69fb      	ldr	r3, [r7, #28]
 800a26a:	440b      	add	r3, r1
 800a26c:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800a26e:	e00c      	b.n	800a28a <Adjust_Right_Motors_By_Distance+0xeaa>
 800a270:	7bfa      	ldrb	r2, [r7, #15]
 800a272:	4934      	ldr	r1, [pc, #208]	@ (800a344 <Adjust_Right_Motors_By_Distance+0xf64>)
 800a274:	4613      	mov	r3, r2
 800a276:	00db      	lsls	r3, r3, #3
 800a278:	4413      	add	r3, r2
 800a27a:	009b      	lsls	r3, r3, #2
 800a27c:	440b      	add	r3, r1
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	681a      	ldr	r2, [r3, #0]
 800a282:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a284:	69fb      	ldr	r3, [r7, #28]
 800a286:	440b      	add	r3, r1
 800a288:	6413      	str	r3, [r2, #64]	@ 0x40
        __HAL_TIM_SET_COMPARE(motors[id4].pwm_tim, motors[id4].pwm_channel, current_speed4 - speed_adjust4);  // 
 800a28a:	7bba      	ldrb	r2, [r7, #14]
 800a28c:	492d      	ldr	r1, [pc, #180]	@ (800a344 <Adjust_Right_Motors_By_Distance+0xf64>)
 800a28e:	4613      	mov	r3, r2
 800a290:	00db      	lsls	r3, r3, #3
 800a292:	4413      	add	r3, r2
 800a294:	009b      	lsls	r3, r3, #2
 800a296:	440b      	add	r3, r1
 800a298:	3304      	adds	r3, #4
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d10d      	bne.n	800a2bc <Adjust_Right_Motors_By_Distance+0xedc>
 800a2a0:	7bba      	ldrb	r2, [r7, #14]
 800a2a2:	4928      	ldr	r1, [pc, #160]	@ (800a344 <Adjust_Right_Motors_By_Distance+0xf64>)
 800a2a4:	4613      	mov	r3, r2
 800a2a6:	00db      	lsls	r3, r3, #3
 800a2a8:	4413      	add	r3, r2
 800a2aa:	009b      	lsls	r3, r3, #2
 800a2ac:	440b      	add	r3, r1
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a2b4:	697a      	ldr	r2, [r7, #20]
 800a2b6:	1a8a      	subs	r2, r1, r2
 800a2b8:	635a      	str	r2, [r3, #52]	@ 0x34
 800a2ba:	e040      	b.n	800a33e <Adjust_Right_Motors_By_Distance+0xf5e>
 800a2bc:	7bba      	ldrb	r2, [r7, #14]
 800a2be:	4921      	ldr	r1, [pc, #132]	@ (800a344 <Adjust_Right_Motors_By_Distance+0xf64>)
 800a2c0:	4613      	mov	r3, r2
 800a2c2:	00db      	lsls	r3, r3, #3
 800a2c4:	4413      	add	r3, r2
 800a2c6:	009b      	lsls	r3, r3, #2
 800a2c8:	440b      	add	r3, r1
 800a2ca:	3304      	adds	r3, #4
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	2b04      	cmp	r3, #4
 800a2d0:	d10d      	bne.n	800a2ee <Adjust_Right_Motors_By_Distance+0xf0e>
 800a2d2:	7bba      	ldrb	r2, [r7, #14]
 800a2d4:	491b      	ldr	r1, [pc, #108]	@ (800a344 <Adjust_Right_Motors_By_Distance+0xf64>)
 800a2d6:	4613      	mov	r3, r2
 800a2d8:	00db      	lsls	r3, r3, #3
 800a2da:	4413      	add	r3, r2
 800a2dc:	009b      	lsls	r3, r3, #2
 800a2de:	440b      	add	r3, r1
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	681a      	ldr	r2, [r3, #0]
 800a2e4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a2e6:	697b      	ldr	r3, [r7, #20]
 800a2e8:	1acb      	subs	r3, r1, r3
 800a2ea:	6393      	str	r3, [r2, #56]	@ 0x38
 800a2ec:	e027      	b.n	800a33e <Adjust_Right_Motors_By_Distance+0xf5e>
 800a2ee:	7bba      	ldrb	r2, [r7, #14]
 800a2f0:	4914      	ldr	r1, [pc, #80]	@ (800a344 <Adjust_Right_Motors_By_Distance+0xf64>)
 800a2f2:	4613      	mov	r3, r2
 800a2f4:	00db      	lsls	r3, r3, #3
 800a2f6:	4413      	add	r3, r2
 800a2f8:	009b      	lsls	r3, r3, #2
 800a2fa:	440b      	add	r3, r1
 800a2fc:	3304      	adds	r3, #4
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	2b08      	cmp	r3, #8
 800a302:	d10d      	bne.n	800a320 <Adjust_Right_Motors_By_Distance+0xf40>
 800a304:	7bba      	ldrb	r2, [r7, #14]
 800a306:	490f      	ldr	r1, [pc, #60]	@ (800a344 <Adjust_Right_Motors_By_Distance+0xf64>)
 800a308:	4613      	mov	r3, r2
 800a30a:	00db      	lsls	r3, r3, #3
 800a30c:	4413      	add	r3, r2
 800a30e:	009b      	lsls	r3, r3, #2
 800a310:	440b      	add	r3, r1
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	681a      	ldr	r2, [r3, #0]
 800a316:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a318:	697b      	ldr	r3, [r7, #20]
 800a31a:	1acb      	subs	r3, r1, r3
 800a31c:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800a31e:	e00e      	b.n	800a33e <Adjust_Right_Motors_By_Distance+0xf5e>
 800a320:	7bba      	ldrb	r2, [r7, #14]
 800a322:	4908      	ldr	r1, [pc, #32]	@ (800a344 <Adjust_Right_Motors_By_Distance+0xf64>)
 800a324:	4613      	mov	r3, r2
 800a326:	00db      	lsls	r3, r3, #3
 800a328:	4413      	add	r3, r2
 800a32a:	009b      	lsls	r3, r3, #2
 800a32c:	440b      	add	r3, r1
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	681a      	ldr	r2, [r3, #0]
 800a332:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a334:	697b      	ldr	r3, [r7, #20]
 800a336:	1acb      	subs	r3, r1, r3
 800a338:	6413      	str	r3, [r2, #64]	@ 0x40
 800a33a:	e000      	b.n	800a33e <Adjust_Right_Motors_By_Distance+0xf5e>
        return;
 800a33c:	bf00      	nop
    }
}
 800a33e:	3744      	adds	r7, #68	@ 0x44
 800a340:	46bd      	mov	sp, r7
 800a342:	bd90      	pop	{r4, r7, pc}
 800a344:	20000384 	.word	0x20000384

0800a348 <Adjust_Motors_By_Side_Distances>:
//         // 
//         HAL_Delay(10);
//     }
// }

void Adjust_Motors_By_Side_Distances(Motor_ID id1, Motor_ID id3, Motor_ID id2, Motor_ID id4, float left_distance, float right_distance, float threshold) {
 800a348:	b590      	push	{r4, r7, lr}
 800a34a:	b091      	sub	sp, #68	@ 0x44
 800a34c:	af00      	add	r7, sp, #0
 800a34e:	4604      	mov	r4, r0
 800a350:	4608      	mov	r0, r1
 800a352:	4611      	mov	r1, r2
 800a354:	461a      	mov	r2, r3
 800a356:	ed87 0a02 	vstr	s0, [r7, #8]
 800a35a:	edc7 0a01 	vstr	s1, [r7, #4]
 800a35e:	ed87 1a00 	vstr	s2, [r7]
 800a362:	4623      	mov	r3, r4
 800a364:	73fb      	strb	r3, [r7, #15]
 800a366:	4603      	mov	r3, r0
 800a368:	73bb      	strb	r3, [r7, #14]
 800a36a:	460b      	mov	r3, r1
 800a36c:	737b      	strb	r3, [r7, #13]
 800a36e:	4613      	mov	r3, r2
 800a370:	733b      	strb	r3, [r7, #12]
    static uint32_t adjust_start_time = 0;
    static uint32_t last_adjustment_time = 0;  // 
    const uint32_t COOLDOWN_PERIOD = 500;    // 0.6
 800a372:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800a376:	63fb      	str	r3, [r7, #60]	@ 0x3c
    const uint32_t ADJUST_DURATION = 230;      // 230ms
 800a378:	23e6      	movs	r3, #230	@ 0xe6
 800a37a:	63bb      	str	r3, [r7, #56]	@ 0x38
    const float SPEED_ADJUST_RATIO = 0.1f;     // 10%
 800a37c:	4b9a      	ldr	r3, [pc, #616]	@ (800a5e8 <Adjust_Motors_By_Side_Distances+0x2a0>)
 800a37e:	637b      	str	r3, [r7, #52]	@ 0x34
    
    // 
    if (HAL_GetTick() - last_adjustment_time < COOLDOWN_PERIOD) {
 800a380:	f002 ff66 	bl	800d250 <HAL_GetTick>
 800a384:	4602      	mov	r2, r0
 800a386:	4b99      	ldr	r3, [pc, #612]	@ (800a5ec <Adjust_Motors_By_Side_Distances+0x2a4>)
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	1ad3      	subs	r3, r2, r3
 800a38c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a38e:	429a      	cmp	r2, r3
 800a390:	f200 87e1 	bhi.w	800b356 <Adjust_Motors_By_Side_Distances+0x100e>
        return;
    }
    
    // 
    uint32_t current_speed1 = __HAL_TIM_GET_COMPARE(motors[id1].pwm_tim, motors[id1].pwm_channel);
 800a394:	7bfa      	ldrb	r2, [r7, #15]
 800a396:	4996      	ldr	r1, [pc, #600]	@ (800a5f0 <Adjust_Motors_By_Side_Distances+0x2a8>)
 800a398:	4613      	mov	r3, r2
 800a39a:	00db      	lsls	r3, r3, #3
 800a39c:	4413      	add	r3, r2
 800a39e:	009b      	lsls	r3, r3, #2
 800a3a0:	440b      	add	r3, r1
 800a3a2:	3304      	adds	r3, #4
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d10a      	bne.n	800a3c0 <Adjust_Motors_By_Side_Distances+0x78>
 800a3aa:	7bfa      	ldrb	r2, [r7, #15]
 800a3ac:	4990      	ldr	r1, [pc, #576]	@ (800a5f0 <Adjust_Motors_By_Side_Distances+0x2a8>)
 800a3ae:	4613      	mov	r3, r2
 800a3b0:	00db      	lsls	r3, r3, #3
 800a3b2:	4413      	add	r3, r2
 800a3b4:	009b      	lsls	r3, r3, #2
 800a3b6:	440b      	add	r3, r1
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a3be:	e035      	b.n	800a42c <Adjust_Motors_By_Side_Distances+0xe4>
 800a3c0:	7bfa      	ldrb	r2, [r7, #15]
 800a3c2:	498b      	ldr	r1, [pc, #556]	@ (800a5f0 <Adjust_Motors_By_Side_Distances+0x2a8>)
 800a3c4:	4613      	mov	r3, r2
 800a3c6:	00db      	lsls	r3, r3, #3
 800a3c8:	4413      	add	r3, r2
 800a3ca:	009b      	lsls	r3, r3, #2
 800a3cc:	440b      	add	r3, r1
 800a3ce:	3304      	adds	r3, #4
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	2b04      	cmp	r3, #4
 800a3d4:	d10a      	bne.n	800a3ec <Adjust_Motors_By_Side_Distances+0xa4>
 800a3d6:	7bfa      	ldrb	r2, [r7, #15]
 800a3d8:	4985      	ldr	r1, [pc, #532]	@ (800a5f0 <Adjust_Motors_By_Side_Distances+0x2a8>)
 800a3da:	4613      	mov	r3, r2
 800a3dc:	00db      	lsls	r3, r3, #3
 800a3de:	4413      	add	r3, r2
 800a3e0:	009b      	lsls	r3, r3, #2
 800a3e2:	440b      	add	r3, r1
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a3ea:	e01f      	b.n	800a42c <Adjust_Motors_By_Side_Distances+0xe4>
 800a3ec:	7bfa      	ldrb	r2, [r7, #15]
 800a3ee:	4980      	ldr	r1, [pc, #512]	@ (800a5f0 <Adjust_Motors_By_Side_Distances+0x2a8>)
 800a3f0:	4613      	mov	r3, r2
 800a3f2:	00db      	lsls	r3, r3, #3
 800a3f4:	4413      	add	r3, r2
 800a3f6:	009b      	lsls	r3, r3, #2
 800a3f8:	440b      	add	r3, r1
 800a3fa:	3304      	adds	r3, #4
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	2b08      	cmp	r3, #8
 800a400:	d10a      	bne.n	800a418 <Adjust_Motors_By_Side_Distances+0xd0>
 800a402:	7bfa      	ldrb	r2, [r7, #15]
 800a404:	497a      	ldr	r1, [pc, #488]	@ (800a5f0 <Adjust_Motors_By_Side_Distances+0x2a8>)
 800a406:	4613      	mov	r3, r2
 800a408:	00db      	lsls	r3, r3, #3
 800a40a:	4413      	add	r3, r2
 800a40c:	009b      	lsls	r3, r3, #2
 800a40e:	440b      	add	r3, r1
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a416:	e009      	b.n	800a42c <Adjust_Motors_By_Side_Distances+0xe4>
 800a418:	7bfa      	ldrb	r2, [r7, #15]
 800a41a:	4975      	ldr	r1, [pc, #468]	@ (800a5f0 <Adjust_Motors_By_Side_Distances+0x2a8>)
 800a41c:	4613      	mov	r3, r2
 800a41e:	00db      	lsls	r3, r3, #3
 800a420:	4413      	add	r3, r2
 800a422:	009b      	lsls	r3, r3, #2
 800a424:	440b      	add	r3, r1
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a42c:	633b      	str	r3, [r7, #48]	@ 0x30
    uint32_t current_speed2 = __HAL_TIM_GET_COMPARE(motors[id2].pwm_tim, motors[id2].pwm_channel);
 800a42e:	7b7a      	ldrb	r2, [r7, #13]
 800a430:	496f      	ldr	r1, [pc, #444]	@ (800a5f0 <Adjust_Motors_By_Side_Distances+0x2a8>)
 800a432:	4613      	mov	r3, r2
 800a434:	00db      	lsls	r3, r3, #3
 800a436:	4413      	add	r3, r2
 800a438:	009b      	lsls	r3, r3, #2
 800a43a:	440b      	add	r3, r1
 800a43c:	3304      	adds	r3, #4
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	2b00      	cmp	r3, #0
 800a442:	d10a      	bne.n	800a45a <Adjust_Motors_By_Side_Distances+0x112>
 800a444:	7b7a      	ldrb	r2, [r7, #13]
 800a446:	496a      	ldr	r1, [pc, #424]	@ (800a5f0 <Adjust_Motors_By_Side_Distances+0x2a8>)
 800a448:	4613      	mov	r3, r2
 800a44a:	00db      	lsls	r3, r3, #3
 800a44c:	4413      	add	r3, r2
 800a44e:	009b      	lsls	r3, r3, #2
 800a450:	440b      	add	r3, r1
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a458:	e035      	b.n	800a4c6 <Adjust_Motors_By_Side_Distances+0x17e>
 800a45a:	7b7a      	ldrb	r2, [r7, #13]
 800a45c:	4964      	ldr	r1, [pc, #400]	@ (800a5f0 <Adjust_Motors_By_Side_Distances+0x2a8>)
 800a45e:	4613      	mov	r3, r2
 800a460:	00db      	lsls	r3, r3, #3
 800a462:	4413      	add	r3, r2
 800a464:	009b      	lsls	r3, r3, #2
 800a466:	440b      	add	r3, r1
 800a468:	3304      	adds	r3, #4
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	2b04      	cmp	r3, #4
 800a46e:	d10a      	bne.n	800a486 <Adjust_Motors_By_Side_Distances+0x13e>
 800a470:	7b7a      	ldrb	r2, [r7, #13]
 800a472:	495f      	ldr	r1, [pc, #380]	@ (800a5f0 <Adjust_Motors_By_Side_Distances+0x2a8>)
 800a474:	4613      	mov	r3, r2
 800a476:	00db      	lsls	r3, r3, #3
 800a478:	4413      	add	r3, r2
 800a47a:	009b      	lsls	r3, r3, #2
 800a47c:	440b      	add	r3, r1
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a484:	e01f      	b.n	800a4c6 <Adjust_Motors_By_Side_Distances+0x17e>
 800a486:	7b7a      	ldrb	r2, [r7, #13]
 800a488:	4959      	ldr	r1, [pc, #356]	@ (800a5f0 <Adjust_Motors_By_Side_Distances+0x2a8>)
 800a48a:	4613      	mov	r3, r2
 800a48c:	00db      	lsls	r3, r3, #3
 800a48e:	4413      	add	r3, r2
 800a490:	009b      	lsls	r3, r3, #2
 800a492:	440b      	add	r3, r1
 800a494:	3304      	adds	r3, #4
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	2b08      	cmp	r3, #8
 800a49a:	d10a      	bne.n	800a4b2 <Adjust_Motors_By_Side_Distances+0x16a>
 800a49c:	7b7a      	ldrb	r2, [r7, #13]
 800a49e:	4954      	ldr	r1, [pc, #336]	@ (800a5f0 <Adjust_Motors_By_Side_Distances+0x2a8>)
 800a4a0:	4613      	mov	r3, r2
 800a4a2:	00db      	lsls	r3, r3, #3
 800a4a4:	4413      	add	r3, r2
 800a4a6:	009b      	lsls	r3, r3, #2
 800a4a8:	440b      	add	r3, r1
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a4b0:	e009      	b.n	800a4c6 <Adjust_Motors_By_Side_Distances+0x17e>
 800a4b2:	7b7a      	ldrb	r2, [r7, #13]
 800a4b4:	494e      	ldr	r1, [pc, #312]	@ (800a5f0 <Adjust_Motors_By_Side_Distances+0x2a8>)
 800a4b6:	4613      	mov	r3, r2
 800a4b8:	00db      	lsls	r3, r3, #3
 800a4ba:	4413      	add	r3, r2
 800a4bc:	009b      	lsls	r3, r3, #2
 800a4be:	440b      	add	r3, r1
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a4c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint32_t current_speed3 = __HAL_TIM_GET_COMPARE(motors[id3].pwm_tim, motors[id3].pwm_channel);
 800a4c8:	7bba      	ldrb	r2, [r7, #14]
 800a4ca:	4949      	ldr	r1, [pc, #292]	@ (800a5f0 <Adjust_Motors_By_Side_Distances+0x2a8>)
 800a4cc:	4613      	mov	r3, r2
 800a4ce:	00db      	lsls	r3, r3, #3
 800a4d0:	4413      	add	r3, r2
 800a4d2:	009b      	lsls	r3, r3, #2
 800a4d4:	440b      	add	r3, r1
 800a4d6:	3304      	adds	r3, #4
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d10a      	bne.n	800a4f4 <Adjust_Motors_By_Side_Distances+0x1ac>
 800a4de:	7bba      	ldrb	r2, [r7, #14]
 800a4e0:	4943      	ldr	r1, [pc, #268]	@ (800a5f0 <Adjust_Motors_By_Side_Distances+0x2a8>)
 800a4e2:	4613      	mov	r3, r2
 800a4e4:	00db      	lsls	r3, r3, #3
 800a4e6:	4413      	add	r3, r2
 800a4e8:	009b      	lsls	r3, r3, #2
 800a4ea:	440b      	add	r3, r1
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a4f2:	e035      	b.n	800a560 <Adjust_Motors_By_Side_Distances+0x218>
 800a4f4:	7bba      	ldrb	r2, [r7, #14]
 800a4f6:	493e      	ldr	r1, [pc, #248]	@ (800a5f0 <Adjust_Motors_By_Side_Distances+0x2a8>)
 800a4f8:	4613      	mov	r3, r2
 800a4fa:	00db      	lsls	r3, r3, #3
 800a4fc:	4413      	add	r3, r2
 800a4fe:	009b      	lsls	r3, r3, #2
 800a500:	440b      	add	r3, r1
 800a502:	3304      	adds	r3, #4
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	2b04      	cmp	r3, #4
 800a508:	d10a      	bne.n	800a520 <Adjust_Motors_By_Side_Distances+0x1d8>
 800a50a:	7bba      	ldrb	r2, [r7, #14]
 800a50c:	4938      	ldr	r1, [pc, #224]	@ (800a5f0 <Adjust_Motors_By_Side_Distances+0x2a8>)
 800a50e:	4613      	mov	r3, r2
 800a510:	00db      	lsls	r3, r3, #3
 800a512:	4413      	add	r3, r2
 800a514:	009b      	lsls	r3, r3, #2
 800a516:	440b      	add	r3, r1
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a51e:	e01f      	b.n	800a560 <Adjust_Motors_By_Side_Distances+0x218>
 800a520:	7bba      	ldrb	r2, [r7, #14]
 800a522:	4933      	ldr	r1, [pc, #204]	@ (800a5f0 <Adjust_Motors_By_Side_Distances+0x2a8>)
 800a524:	4613      	mov	r3, r2
 800a526:	00db      	lsls	r3, r3, #3
 800a528:	4413      	add	r3, r2
 800a52a:	009b      	lsls	r3, r3, #2
 800a52c:	440b      	add	r3, r1
 800a52e:	3304      	adds	r3, #4
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	2b08      	cmp	r3, #8
 800a534:	d10a      	bne.n	800a54c <Adjust_Motors_By_Side_Distances+0x204>
 800a536:	7bba      	ldrb	r2, [r7, #14]
 800a538:	492d      	ldr	r1, [pc, #180]	@ (800a5f0 <Adjust_Motors_By_Side_Distances+0x2a8>)
 800a53a:	4613      	mov	r3, r2
 800a53c:	00db      	lsls	r3, r3, #3
 800a53e:	4413      	add	r3, r2
 800a540:	009b      	lsls	r3, r3, #2
 800a542:	440b      	add	r3, r1
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a54a:	e009      	b.n	800a560 <Adjust_Motors_By_Side_Distances+0x218>
 800a54c:	7bba      	ldrb	r2, [r7, #14]
 800a54e:	4928      	ldr	r1, [pc, #160]	@ (800a5f0 <Adjust_Motors_By_Side_Distances+0x2a8>)
 800a550:	4613      	mov	r3, r2
 800a552:	00db      	lsls	r3, r3, #3
 800a554:	4413      	add	r3, r2
 800a556:	009b      	lsls	r3, r3, #2
 800a558:	440b      	add	r3, r1
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a560:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint32_t current_speed4 = __HAL_TIM_GET_COMPARE(motors[id4].pwm_tim, motors[id4].pwm_channel);
 800a562:	7b3a      	ldrb	r2, [r7, #12]
 800a564:	4922      	ldr	r1, [pc, #136]	@ (800a5f0 <Adjust_Motors_By_Side_Distances+0x2a8>)
 800a566:	4613      	mov	r3, r2
 800a568:	00db      	lsls	r3, r3, #3
 800a56a:	4413      	add	r3, r2
 800a56c:	009b      	lsls	r3, r3, #2
 800a56e:	440b      	add	r3, r1
 800a570:	3304      	adds	r3, #4
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	2b00      	cmp	r3, #0
 800a576:	d10a      	bne.n	800a58e <Adjust_Motors_By_Side_Distances+0x246>
 800a578:	7b3a      	ldrb	r2, [r7, #12]
 800a57a:	491d      	ldr	r1, [pc, #116]	@ (800a5f0 <Adjust_Motors_By_Side_Distances+0x2a8>)
 800a57c:	4613      	mov	r3, r2
 800a57e:	00db      	lsls	r3, r3, #3
 800a580:	4413      	add	r3, r2
 800a582:	009b      	lsls	r3, r3, #2
 800a584:	440b      	add	r3, r1
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a58c:	e03c      	b.n	800a608 <Adjust_Motors_By_Side_Distances+0x2c0>
 800a58e:	7b3a      	ldrb	r2, [r7, #12]
 800a590:	4917      	ldr	r1, [pc, #92]	@ (800a5f0 <Adjust_Motors_By_Side_Distances+0x2a8>)
 800a592:	4613      	mov	r3, r2
 800a594:	00db      	lsls	r3, r3, #3
 800a596:	4413      	add	r3, r2
 800a598:	009b      	lsls	r3, r3, #2
 800a59a:	440b      	add	r3, r1
 800a59c:	3304      	adds	r3, #4
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	2b04      	cmp	r3, #4
 800a5a2:	d10a      	bne.n	800a5ba <Adjust_Motors_By_Side_Distances+0x272>
 800a5a4:	7b3a      	ldrb	r2, [r7, #12]
 800a5a6:	4912      	ldr	r1, [pc, #72]	@ (800a5f0 <Adjust_Motors_By_Side_Distances+0x2a8>)
 800a5a8:	4613      	mov	r3, r2
 800a5aa:	00db      	lsls	r3, r3, #3
 800a5ac:	4413      	add	r3, r2
 800a5ae:	009b      	lsls	r3, r3, #2
 800a5b0:	440b      	add	r3, r1
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a5b8:	e026      	b.n	800a608 <Adjust_Motors_By_Side_Distances+0x2c0>
 800a5ba:	7b3a      	ldrb	r2, [r7, #12]
 800a5bc:	490c      	ldr	r1, [pc, #48]	@ (800a5f0 <Adjust_Motors_By_Side_Distances+0x2a8>)
 800a5be:	4613      	mov	r3, r2
 800a5c0:	00db      	lsls	r3, r3, #3
 800a5c2:	4413      	add	r3, r2
 800a5c4:	009b      	lsls	r3, r3, #2
 800a5c6:	440b      	add	r3, r1
 800a5c8:	3304      	adds	r3, #4
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	2b08      	cmp	r3, #8
 800a5ce:	d111      	bne.n	800a5f4 <Adjust_Motors_By_Side_Distances+0x2ac>
 800a5d0:	7b3a      	ldrb	r2, [r7, #12]
 800a5d2:	4907      	ldr	r1, [pc, #28]	@ (800a5f0 <Adjust_Motors_By_Side_Distances+0x2a8>)
 800a5d4:	4613      	mov	r3, r2
 800a5d6:	00db      	lsls	r3, r3, #3
 800a5d8:	4413      	add	r3, r2
 800a5da:	009b      	lsls	r3, r3, #2
 800a5dc:	440b      	add	r3, r1
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a5e4:	e010      	b.n	800a608 <Adjust_Motors_By_Side_Distances+0x2c0>
 800a5e6:	bf00      	nop
 800a5e8:	3dcccccd 	.word	0x3dcccccd
 800a5ec:	20000610 	.word	0x20000610
 800a5f0:	20000384 	.word	0x20000384
 800a5f4:	7b3a      	ldrb	r2, [r7, #12]
 800a5f6:	49b1      	ldr	r1, [pc, #708]	@ (800a8bc <Adjust_Motors_By_Side_Distances+0x574>)
 800a5f8:	4613      	mov	r3, r2
 800a5fa:	00db      	lsls	r3, r3, #3
 800a5fc:	4413      	add	r3, r2
 800a5fe:	009b      	lsls	r3, r3, #2
 800a600:	440b      	add	r3, r1
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a608:	627b      	str	r3, [r7, #36]	@ 0x24
    
    // 
    uint32_t speed_adjust1 = current_speed1 * SPEED_ADJUST_RATIO;
 800a60a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a60c:	ee07 3a90 	vmov	s15, r3
 800a610:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800a614:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800a618:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a61c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a620:	ee17 3a90 	vmov	r3, s15
 800a624:	623b      	str	r3, [r7, #32]
    uint32_t speed_adjust2 = current_speed2 * SPEED_ADJUST_RATIO;
 800a626:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a628:	ee07 3a90 	vmov	s15, r3
 800a62c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800a630:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800a634:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a638:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a63c:	ee17 3a90 	vmov	r3, s15
 800a640:	61fb      	str	r3, [r7, #28]
    uint32_t speed_adjust3 = current_speed3 * SPEED_ADJUST_RATIO;
 800a642:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a644:	ee07 3a90 	vmov	s15, r3
 800a648:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800a64c:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800a650:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a654:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a658:	ee17 3a90 	vmov	r3, s15
 800a65c:	61bb      	str	r3, [r7, #24]
    uint32_t speed_adjust4 = current_speed4 * SPEED_ADJUST_RATIO;
 800a65e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a660:	ee07 3a90 	vmov	s15, r3
 800a664:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800a668:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800a66c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a670:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a674:	ee17 3a90 	vmov	r3, s15
 800a678:	617b      	str	r3, [r7, #20]
    
    // 
    if (adjust_start_time != 0) {
 800a67a:	4b91      	ldr	r3, [pc, #580]	@ (800a8c0 <Adjust_Motors_By_Side_Distances+0x578>)
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	2b00      	cmp	r3, #0
 800a680:	f000 8339 	beq.w	800acf6 <Adjust_Motors_By_Side_Distances+0x9ae>
        if (HAL_GetTick() - adjust_start_time >= ADJUST_DURATION) {
 800a684:	f002 fde4 	bl	800d250 <HAL_GetTick>
 800a688:	4602      	mov	r2, r0
 800a68a:	4b8d      	ldr	r3, [pc, #564]	@ (800a8c0 <Adjust_Motors_By_Side_Distances+0x578>)
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	1ad3      	subs	r3, r2, r3
 800a690:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a692:	429a      	cmp	r2, r3
 800a694:	d809      	bhi.n	800a6aa <Adjust_Motors_By_Side_Distances+0x362>
            // 
            adjust_start_time = 0;
 800a696:	4b8a      	ldr	r3, [pc, #552]	@ (800a8c0 <Adjust_Motors_By_Side_Distances+0x578>)
 800a698:	2200      	movs	r2, #0
 800a69a:	601a      	str	r2, [r3, #0]
            last_adjustment_time = HAL_GetTick();
 800a69c:	f002 fdd8 	bl	800d250 <HAL_GetTick>
 800a6a0:	4603      	mov	r3, r0
 800a6a2:	4a88      	ldr	r2, [pc, #544]	@ (800a8c4 <Adjust_Motors_By_Side_Distances+0x57c>)
 800a6a4:	6013      	str	r3, [r2, #0]
            return;
 800a6a6:	f000 be57 	b.w	800b358 <Adjust_Motors_By_Side_Distances+0x1010>
        }
        // 
        if ((left_distance >= 22 && left_distance <= 42) || (right_distance >= 121 && right_distance <= 142)) {
 800a6aa:	edd7 7a02 	vldr	s15, [r7, #8]
 800a6ae:	eeb3 7a06 	vmov.f32	s14, #54	@ 0x41b00000  22.0
 800a6b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a6b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a6ba:	db08      	blt.n	800a6ce <Adjust_Motors_By_Side_Distances+0x386>
 800a6bc:	edd7 7a02 	vldr	s15, [r7, #8]
 800a6c0:	ed9f 7a81 	vldr	s14, [pc, #516]	@ 800a8c8 <Adjust_Motors_By_Side_Distances+0x580>
 800a6c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a6c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a6cc:	d913      	bls.n	800a6f6 <Adjust_Motors_By_Side_Distances+0x3ae>
 800a6ce:	edd7 7a01 	vldr	s15, [r7, #4]
 800a6d2:	ed9f 7a7e 	vldr	s14, [pc, #504]	@ 800a8cc <Adjust_Motors_By_Side_Distances+0x584>
 800a6d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a6da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a6de:	f2c0 8178 	blt.w	800a9d2 <Adjust_Motors_By_Side_Distances+0x68a>
 800a6e2:	edd7 7a01 	vldr	s15, [r7, #4]
 800a6e6:	ed9f 7a7a 	vldr	s14, [pc, #488]	@ 800a8d0 <Adjust_Motors_By_Side_Distances+0x588>
 800a6ea:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a6ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a6f2:	f200 816e 	bhi.w	800a9d2 <Adjust_Motors_By_Side_Distances+0x68a>
            // 
            __HAL_TIM_SET_COMPARE(motors[id1].pwm_tim, motors[id1].pwm_channel, current_speed1 + speed_adjust1);  // 
 800a6f6:	7bfa      	ldrb	r2, [r7, #15]
 800a6f8:	4970      	ldr	r1, [pc, #448]	@ (800a8bc <Adjust_Motors_By_Side_Distances+0x574>)
 800a6fa:	4613      	mov	r3, r2
 800a6fc:	00db      	lsls	r3, r3, #3
 800a6fe:	4413      	add	r3, r2
 800a700:	009b      	lsls	r3, r3, #2
 800a702:	440b      	add	r3, r1
 800a704:	3304      	adds	r3, #4
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d10d      	bne.n	800a728 <Adjust_Motors_By_Side_Distances+0x3e0>
 800a70c:	7bfa      	ldrb	r2, [r7, #15]
 800a70e:	496b      	ldr	r1, [pc, #428]	@ (800a8bc <Adjust_Motors_By_Side_Distances+0x574>)
 800a710:	4613      	mov	r3, r2
 800a712:	00db      	lsls	r3, r3, #3
 800a714:	4413      	add	r3, r2
 800a716:	009b      	lsls	r3, r3, #2
 800a718:	440b      	add	r3, r1
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a720:	6a3a      	ldr	r2, [r7, #32]
 800a722:	440a      	add	r2, r1
 800a724:	635a      	str	r2, [r3, #52]	@ 0x34
 800a726:	e03e      	b.n	800a7a6 <Adjust_Motors_By_Side_Distances+0x45e>
 800a728:	7bfa      	ldrb	r2, [r7, #15]
 800a72a:	4964      	ldr	r1, [pc, #400]	@ (800a8bc <Adjust_Motors_By_Side_Distances+0x574>)
 800a72c:	4613      	mov	r3, r2
 800a72e:	00db      	lsls	r3, r3, #3
 800a730:	4413      	add	r3, r2
 800a732:	009b      	lsls	r3, r3, #2
 800a734:	440b      	add	r3, r1
 800a736:	3304      	adds	r3, #4
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	2b04      	cmp	r3, #4
 800a73c:	d10d      	bne.n	800a75a <Adjust_Motors_By_Side_Distances+0x412>
 800a73e:	7bfa      	ldrb	r2, [r7, #15]
 800a740:	495e      	ldr	r1, [pc, #376]	@ (800a8bc <Adjust_Motors_By_Side_Distances+0x574>)
 800a742:	4613      	mov	r3, r2
 800a744:	00db      	lsls	r3, r3, #3
 800a746:	4413      	add	r3, r2
 800a748:	009b      	lsls	r3, r3, #2
 800a74a:	440b      	add	r3, r1
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	681a      	ldr	r2, [r3, #0]
 800a750:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a752:	6a3b      	ldr	r3, [r7, #32]
 800a754:	440b      	add	r3, r1
 800a756:	6393      	str	r3, [r2, #56]	@ 0x38
 800a758:	e025      	b.n	800a7a6 <Adjust_Motors_By_Side_Distances+0x45e>
 800a75a:	7bfa      	ldrb	r2, [r7, #15]
 800a75c:	4957      	ldr	r1, [pc, #348]	@ (800a8bc <Adjust_Motors_By_Side_Distances+0x574>)
 800a75e:	4613      	mov	r3, r2
 800a760:	00db      	lsls	r3, r3, #3
 800a762:	4413      	add	r3, r2
 800a764:	009b      	lsls	r3, r3, #2
 800a766:	440b      	add	r3, r1
 800a768:	3304      	adds	r3, #4
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	2b08      	cmp	r3, #8
 800a76e:	d10d      	bne.n	800a78c <Adjust_Motors_By_Side_Distances+0x444>
 800a770:	7bfa      	ldrb	r2, [r7, #15]
 800a772:	4952      	ldr	r1, [pc, #328]	@ (800a8bc <Adjust_Motors_By_Side_Distances+0x574>)
 800a774:	4613      	mov	r3, r2
 800a776:	00db      	lsls	r3, r3, #3
 800a778:	4413      	add	r3, r2
 800a77a:	009b      	lsls	r3, r3, #2
 800a77c:	440b      	add	r3, r1
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	681a      	ldr	r2, [r3, #0]
 800a782:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a784:	6a3b      	ldr	r3, [r7, #32]
 800a786:	440b      	add	r3, r1
 800a788:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800a78a:	e00c      	b.n	800a7a6 <Adjust_Motors_By_Side_Distances+0x45e>
 800a78c:	7bfa      	ldrb	r2, [r7, #15]
 800a78e:	494b      	ldr	r1, [pc, #300]	@ (800a8bc <Adjust_Motors_By_Side_Distances+0x574>)
 800a790:	4613      	mov	r3, r2
 800a792:	00db      	lsls	r3, r3, #3
 800a794:	4413      	add	r3, r2
 800a796:	009b      	lsls	r3, r3, #2
 800a798:	440b      	add	r3, r1
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	681a      	ldr	r2, [r3, #0]
 800a79e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a7a0:	6a3b      	ldr	r3, [r7, #32]
 800a7a2:	440b      	add	r3, r1
 800a7a4:	6413      	str	r3, [r2, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(motors[id3].pwm_tim, motors[id3].pwm_channel, current_speed3 - speed_adjust3);  // 
 800a7a6:	7bba      	ldrb	r2, [r7, #14]
 800a7a8:	4944      	ldr	r1, [pc, #272]	@ (800a8bc <Adjust_Motors_By_Side_Distances+0x574>)
 800a7aa:	4613      	mov	r3, r2
 800a7ac:	00db      	lsls	r3, r3, #3
 800a7ae:	4413      	add	r3, r2
 800a7b0:	009b      	lsls	r3, r3, #2
 800a7b2:	440b      	add	r3, r1
 800a7b4:	3304      	adds	r3, #4
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d10d      	bne.n	800a7d8 <Adjust_Motors_By_Side_Distances+0x490>
 800a7bc:	7bba      	ldrb	r2, [r7, #14]
 800a7be:	493f      	ldr	r1, [pc, #252]	@ (800a8bc <Adjust_Motors_By_Side_Distances+0x574>)
 800a7c0:	4613      	mov	r3, r2
 800a7c2:	00db      	lsls	r3, r3, #3
 800a7c4:	4413      	add	r3, r2
 800a7c6:	009b      	lsls	r3, r3, #2
 800a7c8:	440b      	add	r3, r1
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a7d0:	69ba      	ldr	r2, [r7, #24]
 800a7d2:	1a8a      	subs	r2, r1, r2
 800a7d4:	635a      	str	r2, [r3, #52]	@ 0x34
 800a7d6:	e03e      	b.n	800a856 <Adjust_Motors_By_Side_Distances+0x50e>
 800a7d8:	7bba      	ldrb	r2, [r7, #14]
 800a7da:	4938      	ldr	r1, [pc, #224]	@ (800a8bc <Adjust_Motors_By_Side_Distances+0x574>)
 800a7dc:	4613      	mov	r3, r2
 800a7de:	00db      	lsls	r3, r3, #3
 800a7e0:	4413      	add	r3, r2
 800a7e2:	009b      	lsls	r3, r3, #2
 800a7e4:	440b      	add	r3, r1
 800a7e6:	3304      	adds	r3, #4
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	2b04      	cmp	r3, #4
 800a7ec:	d10d      	bne.n	800a80a <Adjust_Motors_By_Side_Distances+0x4c2>
 800a7ee:	7bba      	ldrb	r2, [r7, #14]
 800a7f0:	4932      	ldr	r1, [pc, #200]	@ (800a8bc <Adjust_Motors_By_Side_Distances+0x574>)
 800a7f2:	4613      	mov	r3, r2
 800a7f4:	00db      	lsls	r3, r3, #3
 800a7f6:	4413      	add	r3, r2
 800a7f8:	009b      	lsls	r3, r3, #2
 800a7fa:	440b      	add	r3, r1
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	681a      	ldr	r2, [r3, #0]
 800a800:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a802:	69bb      	ldr	r3, [r7, #24]
 800a804:	1acb      	subs	r3, r1, r3
 800a806:	6393      	str	r3, [r2, #56]	@ 0x38
 800a808:	e025      	b.n	800a856 <Adjust_Motors_By_Side_Distances+0x50e>
 800a80a:	7bba      	ldrb	r2, [r7, #14]
 800a80c:	492b      	ldr	r1, [pc, #172]	@ (800a8bc <Adjust_Motors_By_Side_Distances+0x574>)
 800a80e:	4613      	mov	r3, r2
 800a810:	00db      	lsls	r3, r3, #3
 800a812:	4413      	add	r3, r2
 800a814:	009b      	lsls	r3, r3, #2
 800a816:	440b      	add	r3, r1
 800a818:	3304      	adds	r3, #4
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	2b08      	cmp	r3, #8
 800a81e:	d10d      	bne.n	800a83c <Adjust_Motors_By_Side_Distances+0x4f4>
 800a820:	7bba      	ldrb	r2, [r7, #14]
 800a822:	4926      	ldr	r1, [pc, #152]	@ (800a8bc <Adjust_Motors_By_Side_Distances+0x574>)
 800a824:	4613      	mov	r3, r2
 800a826:	00db      	lsls	r3, r3, #3
 800a828:	4413      	add	r3, r2
 800a82a:	009b      	lsls	r3, r3, #2
 800a82c:	440b      	add	r3, r1
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	681a      	ldr	r2, [r3, #0]
 800a832:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a834:	69bb      	ldr	r3, [r7, #24]
 800a836:	1acb      	subs	r3, r1, r3
 800a838:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800a83a:	e00c      	b.n	800a856 <Adjust_Motors_By_Side_Distances+0x50e>
 800a83c:	7bba      	ldrb	r2, [r7, #14]
 800a83e:	491f      	ldr	r1, [pc, #124]	@ (800a8bc <Adjust_Motors_By_Side_Distances+0x574>)
 800a840:	4613      	mov	r3, r2
 800a842:	00db      	lsls	r3, r3, #3
 800a844:	4413      	add	r3, r2
 800a846:	009b      	lsls	r3, r3, #2
 800a848:	440b      	add	r3, r1
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	681a      	ldr	r2, [r3, #0]
 800a84e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a850:	69bb      	ldr	r3, [r7, #24]
 800a852:	1acb      	subs	r3, r1, r3
 800a854:	6413      	str	r3, [r2, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(motors[id2].pwm_tim, motors[id2].pwm_channel, current_speed2 + speed_adjust2);  // 
 800a856:	7b7a      	ldrb	r2, [r7, #13]
 800a858:	4918      	ldr	r1, [pc, #96]	@ (800a8bc <Adjust_Motors_By_Side_Distances+0x574>)
 800a85a:	4613      	mov	r3, r2
 800a85c:	00db      	lsls	r3, r3, #3
 800a85e:	4413      	add	r3, r2
 800a860:	009b      	lsls	r3, r3, #2
 800a862:	440b      	add	r3, r1
 800a864:	3304      	adds	r3, #4
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d10d      	bne.n	800a888 <Adjust_Motors_By_Side_Distances+0x540>
 800a86c:	7b7a      	ldrb	r2, [r7, #13]
 800a86e:	4913      	ldr	r1, [pc, #76]	@ (800a8bc <Adjust_Motors_By_Side_Distances+0x574>)
 800a870:	4613      	mov	r3, r2
 800a872:	00db      	lsls	r3, r3, #3
 800a874:	4413      	add	r3, r2
 800a876:	009b      	lsls	r3, r3, #2
 800a878:	440b      	add	r3, r1
 800a87a:	681b      	ldr	r3, [r3, #0]
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a880:	69fa      	ldr	r2, [r7, #28]
 800a882:	440a      	add	r2, r1
 800a884:	635a      	str	r2, [r3, #52]	@ 0x34
 800a886:	e04b      	b.n	800a920 <Adjust_Motors_By_Side_Distances+0x5d8>
 800a888:	7b7a      	ldrb	r2, [r7, #13]
 800a88a:	490c      	ldr	r1, [pc, #48]	@ (800a8bc <Adjust_Motors_By_Side_Distances+0x574>)
 800a88c:	4613      	mov	r3, r2
 800a88e:	00db      	lsls	r3, r3, #3
 800a890:	4413      	add	r3, r2
 800a892:	009b      	lsls	r3, r3, #2
 800a894:	440b      	add	r3, r1
 800a896:	3304      	adds	r3, #4
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	2b04      	cmp	r3, #4
 800a89c:	d11a      	bne.n	800a8d4 <Adjust_Motors_By_Side_Distances+0x58c>
 800a89e:	7b7a      	ldrb	r2, [r7, #13]
 800a8a0:	4906      	ldr	r1, [pc, #24]	@ (800a8bc <Adjust_Motors_By_Side_Distances+0x574>)
 800a8a2:	4613      	mov	r3, r2
 800a8a4:	00db      	lsls	r3, r3, #3
 800a8a6:	4413      	add	r3, r2
 800a8a8:	009b      	lsls	r3, r3, #2
 800a8aa:	440b      	add	r3, r1
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	681a      	ldr	r2, [r3, #0]
 800a8b0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a8b2:	69fb      	ldr	r3, [r7, #28]
 800a8b4:	440b      	add	r3, r1
 800a8b6:	6393      	str	r3, [r2, #56]	@ 0x38
 800a8b8:	e032      	b.n	800a920 <Adjust_Motors_By_Side_Distances+0x5d8>
 800a8ba:	bf00      	nop
 800a8bc:	20000384 	.word	0x20000384
 800a8c0:	20000614 	.word	0x20000614
 800a8c4:	20000610 	.word	0x20000610
 800a8c8:	42280000 	.word	0x42280000
 800a8cc:	42f20000 	.word	0x42f20000
 800a8d0:	430e0000 	.word	0x430e0000
 800a8d4:	7b7a      	ldrb	r2, [r7, #13]
 800a8d6:	49a4      	ldr	r1, [pc, #656]	@ (800ab68 <Adjust_Motors_By_Side_Distances+0x820>)
 800a8d8:	4613      	mov	r3, r2
 800a8da:	00db      	lsls	r3, r3, #3
 800a8dc:	4413      	add	r3, r2
 800a8de:	009b      	lsls	r3, r3, #2
 800a8e0:	440b      	add	r3, r1
 800a8e2:	3304      	adds	r3, #4
 800a8e4:	681b      	ldr	r3, [r3, #0]
 800a8e6:	2b08      	cmp	r3, #8
 800a8e8:	d10d      	bne.n	800a906 <Adjust_Motors_By_Side_Distances+0x5be>
 800a8ea:	7b7a      	ldrb	r2, [r7, #13]
 800a8ec:	499e      	ldr	r1, [pc, #632]	@ (800ab68 <Adjust_Motors_By_Side_Distances+0x820>)
 800a8ee:	4613      	mov	r3, r2
 800a8f0:	00db      	lsls	r3, r3, #3
 800a8f2:	4413      	add	r3, r2
 800a8f4:	009b      	lsls	r3, r3, #2
 800a8f6:	440b      	add	r3, r1
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	681a      	ldr	r2, [r3, #0]
 800a8fc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a8fe:	69fb      	ldr	r3, [r7, #28]
 800a900:	440b      	add	r3, r1
 800a902:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800a904:	e00c      	b.n	800a920 <Adjust_Motors_By_Side_Distances+0x5d8>
 800a906:	7b7a      	ldrb	r2, [r7, #13]
 800a908:	4997      	ldr	r1, [pc, #604]	@ (800ab68 <Adjust_Motors_By_Side_Distances+0x820>)
 800a90a:	4613      	mov	r3, r2
 800a90c:	00db      	lsls	r3, r3, #3
 800a90e:	4413      	add	r3, r2
 800a910:	009b      	lsls	r3, r3, #2
 800a912:	440b      	add	r3, r1
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	681a      	ldr	r2, [r3, #0]
 800a918:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a91a:	69fb      	ldr	r3, [r7, #28]
 800a91c:	440b      	add	r3, r1
 800a91e:	6413      	str	r3, [r2, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(motors[id4].pwm_tim, motors[id4].pwm_channel, current_speed4 - speed_adjust4);  // 
 800a920:	7b3a      	ldrb	r2, [r7, #12]
 800a922:	4991      	ldr	r1, [pc, #580]	@ (800ab68 <Adjust_Motors_By_Side_Distances+0x820>)
 800a924:	4613      	mov	r3, r2
 800a926:	00db      	lsls	r3, r3, #3
 800a928:	4413      	add	r3, r2
 800a92a:	009b      	lsls	r3, r3, #2
 800a92c:	440b      	add	r3, r1
 800a92e:	3304      	adds	r3, #4
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	2b00      	cmp	r3, #0
 800a934:	d10d      	bne.n	800a952 <Adjust_Motors_By_Side_Distances+0x60a>
 800a936:	7b3a      	ldrb	r2, [r7, #12]
 800a938:	498b      	ldr	r1, [pc, #556]	@ (800ab68 <Adjust_Motors_By_Side_Distances+0x820>)
 800a93a:	4613      	mov	r3, r2
 800a93c:	00db      	lsls	r3, r3, #3
 800a93e:	4413      	add	r3, r2
 800a940:	009b      	lsls	r3, r3, #2
 800a942:	440b      	add	r3, r1
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a94a:	697a      	ldr	r2, [r7, #20]
 800a94c:	1a8a      	subs	r2, r1, r2
 800a94e:	635a      	str	r2, [r3, #52]	@ 0x34
 800a950:	e1d0      	b.n	800acf4 <Adjust_Motors_By_Side_Distances+0x9ac>
 800a952:	7b3a      	ldrb	r2, [r7, #12]
 800a954:	4984      	ldr	r1, [pc, #528]	@ (800ab68 <Adjust_Motors_By_Side_Distances+0x820>)
 800a956:	4613      	mov	r3, r2
 800a958:	00db      	lsls	r3, r3, #3
 800a95a:	4413      	add	r3, r2
 800a95c:	009b      	lsls	r3, r3, #2
 800a95e:	440b      	add	r3, r1
 800a960:	3304      	adds	r3, #4
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	2b04      	cmp	r3, #4
 800a966:	d10d      	bne.n	800a984 <Adjust_Motors_By_Side_Distances+0x63c>
 800a968:	7b3a      	ldrb	r2, [r7, #12]
 800a96a:	497f      	ldr	r1, [pc, #508]	@ (800ab68 <Adjust_Motors_By_Side_Distances+0x820>)
 800a96c:	4613      	mov	r3, r2
 800a96e:	00db      	lsls	r3, r3, #3
 800a970:	4413      	add	r3, r2
 800a972:	009b      	lsls	r3, r3, #2
 800a974:	440b      	add	r3, r1
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	681a      	ldr	r2, [r3, #0]
 800a97a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a97c:	697b      	ldr	r3, [r7, #20]
 800a97e:	1acb      	subs	r3, r1, r3
 800a980:	6393      	str	r3, [r2, #56]	@ 0x38
 800a982:	e1b7      	b.n	800acf4 <Adjust_Motors_By_Side_Distances+0x9ac>
 800a984:	7b3a      	ldrb	r2, [r7, #12]
 800a986:	4978      	ldr	r1, [pc, #480]	@ (800ab68 <Adjust_Motors_By_Side_Distances+0x820>)
 800a988:	4613      	mov	r3, r2
 800a98a:	00db      	lsls	r3, r3, #3
 800a98c:	4413      	add	r3, r2
 800a98e:	009b      	lsls	r3, r3, #2
 800a990:	440b      	add	r3, r1
 800a992:	3304      	adds	r3, #4
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	2b08      	cmp	r3, #8
 800a998:	d10d      	bne.n	800a9b6 <Adjust_Motors_By_Side_Distances+0x66e>
 800a99a:	7b3a      	ldrb	r2, [r7, #12]
 800a99c:	4972      	ldr	r1, [pc, #456]	@ (800ab68 <Adjust_Motors_By_Side_Distances+0x820>)
 800a99e:	4613      	mov	r3, r2
 800a9a0:	00db      	lsls	r3, r3, #3
 800a9a2:	4413      	add	r3, r2
 800a9a4:	009b      	lsls	r3, r3, #2
 800a9a6:	440b      	add	r3, r1
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	681a      	ldr	r2, [r3, #0]
 800a9ac:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a9ae:	697b      	ldr	r3, [r7, #20]
 800a9b0:	1acb      	subs	r3, r1, r3
 800a9b2:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800a9b4:	e19e      	b.n	800acf4 <Adjust_Motors_By_Side_Distances+0x9ac>
 800a9b6:	7b3a      	ldrb	r2, [r7, #12]
 800a9b8:	496b      	ldr	r1, [pc, #428]	@ (800ab68 <Adjust_Motors_By_Side_Distances+0x820>)
 800a9ba:	4613      	mov	r3, r2
 800a9bc:	00db      	lsls	r3, r3, #3
 800a9be:	4413      	add	r3, r2
 800a9c0:	009b      	lsls	r3, r3, #2
 800a9c2:	440b      	add	r3, r1
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	681a      	ldr	r2, [r3, #0]
 800a9c8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a9ca:	697b      	ldr	r3, [r7, #20]
 800a9cc:	1acb      	subs	r3, r1, r3
 800a9ce:	6413      	str	r3, [r2, #64]	@ 0x40
 800a9d0:	e190      	b.n	800acf4 <Adjust_Motors_By_Side_Distances+0x9ac>
        } else if ((right_distance >= 22 && right_distance <= 42) || (left_distance >= 121 && left_distance <= 142)) {
 800a9d2:	edd7 7a01 	vldr	s15, [r7, #4]
 800a9d6:	eeb3 7a06 	vmov.f32	s14, #54	@ 0x41b00000  22.0
 800a9da:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a9de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a9e2:	db08      	blt.n	800a9f6 <Adjust_Motors_By_Side_Distances+0x6ae>
 800a9e4:	edd7 7a01 	vldr	s15, [r7, #4]
 800a9e8:	ed9f 7a60 	vldr	s14, [pc, #384]	@ 800ab6c <Adjust_Motors_By_Side_Distances+0x824>
 800a9ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a9f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a9f4:	d915      	bls.n	800aa22 <Adjust_Motors_By_Side_Distances+0x6da>
 800a9f6:	edd7 7a02 	vldr	s15, [r7, #8]
 800a9fa:	ed9f 7a5d 	vldr	s14, [pc, #372]	@ 800ab70 <Adjust_Motors_By_Side_Distances+0x828>
 800a9fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 800aa02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aa06:	da01      	bge.n	800aa0c <Adjust_Motors_By_Side_Distances+0x6c4>
            __HAL_TIM_SET_COMPARE(motors[id1].pwm_tim, motors[id1].pwm_channel, current_speed1 - speed_adjust1);  // 
            __HAL_TIM_SET_COMPARE(motors[id3].pwm_tim, motors[id3].pwm_channel, current_speed3 + speed_adjust3);  // 
            __HAL_TIM_SET_COMPARE(motors[id2].pwm_tim, motors[id2].pwm_channel, current_speed2 - speed_adjust2);  // 
            __HAL_TIM_SET_COMPARE(motors[id4].pwm_tim, motors[id4].pwm_channel, current_speed4 + speed_adjust4);  // 
        }
        return;
 800aa08:	f000 bca6 	b.w	800b358 <Adjust_Motors_By_Side_Distances+0x1010>
        } else if ((right_distance >= 22 && right_distance <= 42) || (left_distance >= 121 && left_distance <= 142)) {
 800aa0c:	edd7 7a02 	vldr	s15, [r7, #8]
 800aa10:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 800ab74 <Adjust_Motors_By_Side_Distances+0x82c>
 800aa14:	eef4 7ac7 	vcmpe.f32	s15, s14
 800aa18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aa1c:	d901      	bls.n	800aa22 <Adjust_Motors_By_Side_Distances+0x6da>
        return;
 800aa1e:	f000 bc9b 	b.w	800b358 <Adjust_Motors_By_Side_Distances+0x1010>
            __HAL_TIM_SET_COMPARE(motors[id1].pwm_tim, motors[id1].pwm_channel, current_speed1 - speed_adjust1);  // 
 800aa22:	7bfa      	ldrb	r2, [r7, #15]
 800aa24:	4950      	ldr	r1, [pc, #320]	@ (800ab68 <Adjust_Motors_By_Side_Distances+0x820>)
 800aa26:	4613      	mov	r3, r2
 800aa28:	00db      	lsls	r3, r3, #3
 800aa2a:	4413      	add	r3, r2
 800aa2c:	009b      	lsls	r3, r3, #2
 800aa2e:	440b      	add	r3, r1
 800aa30:	3304      	adds	r3, #4
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	d10d      	bne.n	800aa54 <Adjust_Motors_By_Side_Distances+0x70c>
 800aa38:	7bfa      	ldrb	r2, [r7, #15]
 800aa3a:	494b      	ldr	r1, [pc, #300]	@ (800ab68 <Adjust_Motors_By_Side_Distances+0x820>)
 800aa3c:	4613      	mov	r3, r2
 800aa3e:	00db      	lsls	r3, r3, #3
 800aa40:	4413      	add	r3, r2
 800aa42:	009b      	lsls	r3, r3, #2
 800aa44:	440b      	add	r3, r1
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800aa4c:	6a3a      	ldr	r2, [r7, #32]
 800aa4e:	1a8a      	subs	r2, r1, r2
 800aa50:	635a      	str	r2, [r3, #52]	@ 0x34
 800aa52:	e03e      	b.n	800aad2 <Adjust_Motors_By_Side_Distances+0x78a>
 800aa54:	7bfa      	ldrb	r2, [r7, #15]
 800aa56:	4944      	ldr	r1, [pc, #272]	@ (800ab68 <Adjust_Motors_By_Side_Distances+0x820>)
 800aa58:	4613      	mov	r3, r2
 800aa5a:	00db      	lsls	r3, r3, #3
 800aa5c:	4413      	add	r3, r2
 800aa5e:	009b      	lsls	r3, r3, #2
 800aa60:	440b      	add	r3, r1
 800aa62:	3304      	adds	r3, #4
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	2b04      	cmp	r3, #4
 800aa68:	d10d      	bne.n	800aa86 <Adjust_Motors_By_Side_Distances+0x73e>
 800aa6a:	7bfa      	ldrb	r2, [r7, #15]
 800aa6c:	493e      	ldr	r1, [pc, #248]	@ (800ab68 <Adjust_Motors_By_Side_Distances+0x820>)
 800aa6e:	4613      	mov	r3, r2
 800aa70:	00db      	lsls	r3, r3, #3
 800aa72:	4413      	add	r3, r2
 800aa74:	009b      	lsls	r3, r3, #2
 800aa76:	440b      	add	r3, r1
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	681a      	ldr	r2, [r3, #0]
 800aa7c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800aa7e:	6a3b      	ldr	r3, [r7, #32]
 800aa80:	1acb      	subs	r3, r1, r3
 800aa82:	6393      	str	r3, [r2, #56]	@ 0x38
 800aa84:	e025      	b.n	800aad2 <Adjust_Motors_By_Side_Distances+0x78a>
 800aa86:	7bfa      	ldrb	r2, [r7, #15]
 800aa88:	4937      	ldr	r1, [pc, #220]	@ (800ab68 <Adjust_Motors_By_Side_Distances+0x820>)
 800aa8a:	4613      	mov	r3, r2
 800aa8c:	00db      	lsls	r3, r3, #3
 800aa8e:	4413      	add	r3, r2
 800aa90:	009b      	lsls	r3, r3, #2
 800aa92:	440b      	add	r3, r1
 800aa94:	3304      	adds	r3, #4
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	2b08      	cmp	r3, #8
 800aa9a:	d10d      	bne.n	800aab8 <Adjust_Motors_By_Side_Distances+0x770>
 800aa9c:	7bfa      	ldrb	r2, [r7, #15]
 800aa9e:	4932      	ldr	r1, [pc, #200]	@ (800ab68 <Adjust_Motors_By_Side_Distances+0x820>)
 800aaa0:	4613      	mov	r3, r2
 800aaa2:	00db      	lsls	r3, r3, #3
 800aaa4:	4413      	add	r3, r2
 800aaa6:	009b      	lsls	r3, r3, #2
 800aaa8:	440b      	add	r3, r1
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	681a      	ldr	r2, [r3, #0]
 800aaae:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800aab0:	6a3b      	ldr	r3, [r7, #32]
 800aab2:	1acb      	subs	r3, r1, r3
 800aab4:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800aab6:	e00c      	b.n	800aad2 <Adjust_Motors_By_Side_Distances+0x78a>
 800aab8:	7bfa      	ldrb	r2, [r7, #15]
 800aaba:	492b      	ldr	r1, [pc, #172]	@ (800ab68 <Adjust_Motors_By_Side_Distances+0x820>)
 800aabc:	4613      	mov	r3, r2
 800aabe:	00db      	lsls	r3, r3, #3
 800aac0:	4413      	add	r3, r2
 800aac2:	009b      	lsls	r3, r3, #2
 800aac4:	440b      	add	r3, r1
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	681a      	ldr	r2, [r3, #0]
 800aaca:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800aacc:	6a3b      	ldr	r3, [r7, #32]
 800aace:	1acb      	subs	r3, r1, r3
 800aad0:	6413      	str	r3, [r2, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(motors[id3].pwm_tim, motors[id3].pwm_channel, current_speed3 + speed_adjust3);  // 
 800aad2:	7bba      	ldrb	r2, [r7, #14]
 800aad4:	4924      	ldr	r1, [pc, #144]	@ (800ab68 <Adjust_Motors_By_Side_Distances+0x820>)
 800aad6:	4613      	mov	r3, r2
 800aad8:	00db      	lsls	r3, r3, #3
 800aada:	4413      	add	r3, r2
 800aadc:	009b      	lsls	r3, r3, #2
 800aade:	440b      	add	r3, r1
 800aae0:	3304      	adds	r3, #4
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d10d      	bne.n	800ab04 <Adjust_Motors_By_Side_Distances+0x7bc>
 800aae8:	7bba      	ldrb	r2, [r7, #14]
 800aaea:	491f      	ldr	r1, [pc, #124]	@ (800ab68 <Adjust_Motors_By_Side_Distances+0x820>)
 800aaec:	4613      	mov	r3, r2
 800aaee:	00db      	lsls	r3, r3, #3
 800aaf0:	4413      	add	r3, r2
 800aaf2:	009b      	lsls	r3, r3, #2
 800aaf4:	440b      	add	r3, r1
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800aafc:	69ba      	ldr	r2, [r7, #24]
 800aafe:	440a      	add	r2, r1
 800ab00:	635a      	str	r2, [r3, #52]	@ 0x34
 800ab02:	e046      	b.n	800ab92 <Adjust_Motors_By_Side_Distances+0x84a>
 800ab04:	7bba      	ldrb	r2, [r7, #14]
 800ab06:	4918      	ldr	r1, [pc, #96]	@ (800ab68 <Adjust_Motors_By_Side_Distances+0x820>)
 800ab08:	4613      	mov	r3, r2
 800ab0a:	00db      	lsls	r3, r3, #3
 800ab0c:	4413      	add	r3, r2
 800ab0e:	009b      	lsls	r3, r3, #2
 800ab10:	440b      	add	r3, r1
 800ab12:	3304      	adds	r3, #4
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	2b04      	cmp	r3, #4
 800ab18:	d10d      	bne.n	800ab36 <Adjust_Motors_By_Side_Distances+0x7ee>
 800ab1a:	7bba      	ldrb	r2, [r7, #14]
 800ab1c:	4912      	ldr	r1, [pc, #72]	@ (800ab68 <Adjust_Motors_By_Side_Distances+0x820>)
 800ab1e:	4613      	mov	r3, r2
 800ab20:	00db      	lsls	r3, r3, #3
 800ab22:	4413      	add	r3, r2
 800ab24:	009b      	lsls	r3, r3, #2
 800ab26:	440b      	add	r3, r1
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	681a      	ldr	r2, [r3, #0]
 800ab2c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ab2e:	69bb      	ldr	r3, [r7, #24]
 800ab30:	440b      	add	r3, r1
 800ab32:	6393      	str	r3, [r2, #56]	@ 0x38
 800ab34:	e02d      	b.n	800ab92 <Adjust_Motors_By_Side_Distances+0x84a>
 800ab36:	7bba      	ldrb	r2, [r7, #14]
 800ab38:	490b      	ldr	r1, [pc, #44]	@ (800ab68 <Adjust_Motors_By_Side_Distances+0x820>)
 800ab3a:	4613      	mov	r3, r2
 800ab3c:	00db      	lsls	r3, r3, #3
 800ab3e:	4413      	add	r3, r2
 800ab40:	009b      	lsls	r3, r3, #2
 800ab42:	440b      	add	r3, r1
 800ab44:	3304      	adds	r3, #4
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	2b08      	cmp	r3, #8
 800ab4a:	d115      	bne.n	800ab78 <Adjust_Motors_By_Side_Distances+0x830>
 800ab4c:	7bba      	ldrb	r2, [r7, #14]
 800ab4e:	4906      	ldr	r1, [pc, #24]	@ (800ab68 <Adjust_Motors_By_Side_Distances+0x820>)
 800ab50:	4613      	mov	r3, r2
 800ab52:	00db      	lsls	r3, r3, #3
 800ab54:	4413      	add	r3, r2
 800ab56:	009b      	lsls	r3, r3, #2
 800ab58:	440b      	add	r3, r1
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	681a      	ldr	r2, [r3, #0]
 800ab5e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ab60:	69bb      	ldr	r3, [r7, #24]
 800ab62:	440b      	add	r3, r1
 800ab64:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800ab66:	e014      	b.n	800ab92 <Adjust_Motors_By_Side_Distances+0x84a>
 800ab68:	20000384 	.word	0x20000384
 800ab6c:	42280000 	.word	0x42280000
 800ab70:	42f20000 	.word	0x42f20000
 800ab74:	430e0000 	.word	0x430e0000
 800ab78:	7bba      	ldrb	r2, [r7, #14]
 800ab7a:	499a      	ldr	r1, [pc, #616]	@ (800ade4 <Adjust_Motors_By_Side_Distances+0xa9c>)
 800ab7c:	4613      	mov	r3, r2
 800ab7e:	00db      	lsls	r3, r3, #3
 800ab80:	4413      	add	r3, r2
 800ab82:	009b      	lsls	r3, r3, #2
 800ab84:	440b      	add	r3, r1
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	681a      	ldr	r2, [r3, #0]
 800ab8a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ab8c:	69bb      	ldr	r3, [r7, #24]
 800ab8e:	440b      	add	r3, r1
 800ab90:	6413      	str	r3, [r2, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(motors[id2].pwm_tim, motors[id2].pwm_channel, current_speed2 - speed_adjust2);  // 
 800ab92:	7b7a      	ldrb	r2, [r7, #13]
 800ab94:	4993      	ldr	r1, [pc, #588]	@ (800ade4 <Adjust_Motors_By_Side_Distances+0xa9c>)
 800ab96:	4613      	mov	r3, r2
 800ab98:	00db      	lsls	r3, r3, #3
 800ab9a:	4413      	add	r3, r2
 800ab9c:	009b      	lsls	r3, r3, #2
 800ab9e:	440b      	add	r3, r1
 800aba0:	3304      	adds	r3, #4
 800aba2:	681b      	ldr	r3, [r3, #0]
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	d10d      	bne.n	800abc4 <Adjust_Motors_By_Side_Distances+0x87c>
 800aba8:	7b7a      	ldrb	r2, [r7, #13]
 800abaa:	498e      	ldr	r1, [pc, #568]	@ (800ade4 <Adjust_Motors_By_Side_Distances+0xa9c>)
 800abac:	4613      	mov	r3, r2
 800abae:	00db      	lsls	r3, r3, #3
 800abb0:	4413      	add	r3, r2
 800abb2:	009b      	lsls	r3, r3, #2
 800abb4:	440b      	add	r3, r1
 800abb6:	681b      	ldr	r3, [r3, #0]
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800abbc:	69fa      	ldr	r2, [r7, #28]
 800abbe:	1a8a      	subs	r2, r1, r2
 800abc0:	635a      	str	r2, [r3, #52]	@ 0x34
 800abc2:	e03e      	b.n	800ac42 <Adjust_Motors_By_Side_Distances+0x8fa>
 800abc4:	7b7a      	ldrb	r2, [r7, #13]
 800abc6:	4987      	ldr	r1, [pc, #540]	@ (800ade4 <Adjust_Motors_By_Side_Distances+0xa9c>)
 800abc8:	4613      	mov	r3, r2
 800abca:	00db      	lsls	r3, r3, #3
 800abcc:	4413      	add	r3, r2
 800abce:	009b      	lsls	r3, r3, #2
 800abd0:	440b      	add	r3, r1
 800abd2:	3304      	adds	r3, #4
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	2b04      	cmp	r3, #4
 800abd8:	d10d      	bne.n	800abf6 <Adjust_Motors_By_Side_Distances+0x8ae>
 800abda:	7b7a      	ldrb	r2, [r7, #13]
 800abdc:	4981      	ldr	r1, [pc, #516]	@ (800ade4 <Adjust_Motors_By_Side_Distances+0xa9c>)
 800abde:	4613      	mov	r3, r2
 800abe0:	00db      	lsls	r3, r3, #3
 800abe2:	4413      	add	r3, r2
 800abe4:	009b      	lsls	r3, r3, #2
 800abe6:	440b      	add	r3, r1
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	681a      	ldr	r2, [r3, #0]
 800abec:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800abee:	69fb      	ldr	r3, [r7, #28]
 800abf0:	1acb      	subs	r3, r1, r3
 800abf2:	6393      	str	r3, [r2, #56]	@ 0x38
 800abf4:	e025      	b.n	800ac42 <Adjust_Motors_By_Side_Distances+0x8fa>
 800abf6:	7b7a      	ldrb	r2, [r7, #13]
 800abf8:	497a      	ldr	r1, [pc, #488]	@ (800ade4 <Adjust_Motors_By_Side_Distances+0xa9c>)
 800abfa:	4613      	mov	r3, r2
 800abfc:	00db      	lsls	r3, r3, #3
 800abfe:	4413      	add	r3, r2
 800ac00:	009b      	lsls	r3, r3, #2
 800ac02:	440b      	add	r3, r1
 800ac04:	3304      	adds	r3, #4
 800ac06:	681b      	ldr	r3, [r3, #0]
 800ac08:	2b08      	cmp	r3, #8
 800ac0a:	d10d      	bne.n	800ac28 <Adjust_Motors_By_Side_Distances+0x8e0>
 800ac0c:	7b7a      	ldrb	r2, [r7, #13]
 800ac0e:	4975      	ldr	r1, [pc, #468]	@ (800ade4 <Adjust_Motors_By_Side_Distances+0xa9c>)
 800ac10:	4613      	mov	r3, r2
 800ac12:	00db      	lsls	r3, r3, #3
 800ac14:	4413      	add	r3, r2
 800ac16:	009b      	lsls	r3, r3, #2
 800ac18:	440b      	add	r3, r1
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	681a      	ldr	r2, [r3, #0]
 800ac1e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ac20:	69fb      	ldr	r3, [r7, #28]
 800ac22:	1acb      	subs	r3, r1, r3
 800ac24:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800ac26:	e00c      	b.n	800ac42 <Adjust_Motors_By_Side_Distances+0x8fa>
 800ac28:	7b7a      	ldrb	r2, [r7, #13]
 800ac2a:	496e      	ldr	r1, [pc, #440]	@ (800ade4 <Adjust_Motors_By_Side_Distances+0xa9c>)
 800ac2c:	4613      	mov	r3, r2
 800ac2e:	00db      	lsls	r3, r3, #3
 800ac30:	4413      	add	r3, r2
 800ac32:	009b      	lsls	r3, r3, #2
 800ac34:	440b      	add	r3, r1
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	681a      	ldr	r2, [r3, #0]
 800ac3a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ac3c:	69fb      	ldr	r3, [r7, #28]
 800ac3e:	1acb      	subs	r3, r1, r3
 800ac40:	6413      	str	r3, [r2, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(motors[id4].pwm_tim, motors[id4].pwm_channel, current_speed4 + speed_adjust4);  // 
 800ac42:	7b3a      	ldrb	r2, [r7, #12]
 800ac44:	4967      	ldr	r1, [pc, #412]	@ (800ade4 <Adjust_Motors_By_Side_Distances+0xa9c>)
 800ac46:	4613      	mov	r3, r2
 800ac48:	00db      	lsls	r3, r3, #3
 800ac4a:	4413      	add	r3, r2
 800ac4c:	009b      	lsls	r3, r3, #2
 800ac4e:	440b      	add	r3, r1
 800ac50:	3304      	adds	r3, #4
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	d10d      	bne.n	800ac74 <Adjust_Motors_By_Side_Distances+0x92c>
 800ac58:	7b3a      	ldrb	r2, [r7, #12]
 800ac5a:	4962      	ldr	r1, [pc, #392]	@ (800ade4 <Adjust_Motors_By_Side_Distances+0xa9c>)
 800ac5c:	4613      	mov	r3, r2
 800ac5e:	00db      	lsls	r3, r3, #3
 800ac60:	4413      	add	r3, r2
 800ac62:	009b      	lsls	r3, r3, #2
 800ac64:	440b      	add	r3, r1
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800ac6c:	697a      	ldr	r2, [r7, #20]
 800ac6e:	440a      	add	r2, r1
 800ac70:	635a      	str	r2, [r3, #52]	@ 0x34
        return;
 800ac72:	e371      	b.n	800b358 <Adjust_Motors_By_Side_Distances+0x1010>
            __HAL_TIM_SET_COMPARE(motors[id4].pwm_tim, motors[id4].pwm_channel, current_speed4 + speed_adjust4);  // 
 800ac74:	7b3a      	ldrb	r2, [r7, #12]
 800ac76:	495b      	ldr	r1, [pc, #364]	@ (800ade4 <Adjust_Motors_By_Side_Distances+0xa9c>)
 800ac78:	4613      	mov	r3, r2
 800ac7a:	00db      	lsls	r3, r3, #3
 800ac7c:	4413      	add	r3, r2
 800ac7e:	009b      	lsls	r3, r3, #2
 800ac80:	440b      	add	r3, r1
 800ac82:	3304      	adds	r3, #4
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	2b04      	cmp	r3, #4
 800ac88:	d10d      	bne.n	800aca6 <Adjust_Motors_By_Side_Distances+0x95e>
 800ac8a:	7b3a      	ldrb	r2, [r7, #12]
 800ac8c:	4955      	ldr	r1, [pc, #340]	@ (800ade4 <Adjust_Motors_By_Side_Distances+0xa9c>)
 800ac8e:	4613      	mov	r3, r2
 800ac90:	00db      	lsls	r3, r3, #3
 800ac92:	4413      	add	r3, r2
 800ac94:	009b      	lsls	r3, r3, #2
 800ac96:	440b      	add	r3, r1
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	681a      	ldr	r2, [r3, #0]
 800ac9c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800ac9e:	697b      	ldr	r3, [r7, #20]
 800aca0:	440b      	add	r3, r1
 800aca2:	6393      	str	r3, [r2, #56]	@ 0x38
        return;
 800aca4:	e358      	b.n	800b358 <Adjust_Motors_By_Side_Distances+0x1010>
            __HAL_TIM_SET_COMPARE(motors[id4].pwm_tim, motors[id4].pwm_channel, current_speed4 + speed_adjust4);  // 
 800aca6:	7b3a      	ldrb	r2, [r7, #12]
 800aca8:	494e      	ldr	r1, [pc, #312]	@ (800ade4 <Adjust_Motors_By_Side_Distances+0xa9c>)
 800acaa:	4613      	mov	r3, r2
 800acac:	00db      	lsls	r3, r3, #3
 800acae:	4413      	add	r3, r2
 800acb0:	009b      	lsls	r3, r3, #2
 800acb2:	440b      	add	r3, r1
 800acb4:	3304      	adds	r3, #4
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	2b08      	cmp	r3, #8
 800acba:	d10d      	bne.n	800acd8 <Adjust_Motors_By_Side_Distances+0x990>
 800acbc:	7b3a      	ldrb	r2, [r7, #12]
 800acbe:	4949      	ldr	r1, [pc, #292]	@ (800ade4 <Adjust_Motors_By_Side_Distances+0xa9c>)
 800acc0:	4613      	mov	r3, r2
 800acc2:	00db      	lsls	r3, r3, #3
 800acc4:	4413      	add	r3, r2
 800acc6:	009b      	lsls	r3, r3, #2
 800acc8:	440b      	add	r3, r1
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	681a      	ldr	r2, [r3, #0]
 800acce:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800acd0:	697b      	ldr	r3, [r7, #20]
 800acd2:	440b      	add	r3, r1
 800acd4:	63d3      	str	r3, [r2, #60]	@ 0x3c
        return;
 800acd6:	e33f      	b.n	800b358 <Adjust_Motors_By_Side_Distances+0x1010>
            __HAL_TIM_SET_COMPARE(motors[id4].pwm_tim, motors[id4].pwm_channel, current_speed4 + speed_adjust4);  // 
 800acd8:	7b3a      	ldrb	r2, [r7, #12]
 800acda:	4942      	ldr	r1, [pc, #264]	@ (800ade4 <Adjust_Motors_By_Side_Distances+0xa9c>)
 800acdc:	4613      	mov	r3, r2
 800acde:	00db      	lsls	r3, r3, #3
 800ace0:	4413      	add	r3, r2
 800ace2:	009b      	lsls	r3, r3, #2
 800ace4:	440b      	add	r3, r1
 800ace6:	681b      	ldr	r3, [r3, #0]
 800ace8:	681a      	ldr	r2, [r3, #0]
 800acea:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800acec:	697b      	ldr	r3, [r7, #20]
 800acee:	440b      	add	r3, r1
 800acf0:	6413      	str	r3, [r2, #64]	@ 0x40
        return;
 800acf2:	e331      	b.n	800b358 <Adjust_Motors_By_Side_Distances+0x1010>
 800acf4:	e330      	b.n	800b358 <Adjust_Motors_By_Side_Distances+0x1010>
    }
    
    // 
    if ((left_distance >= 22 && left_distance <= 38) || (right_distance >= 132 && right_distance <= 150)) {
 800acf6:	edd7 7a02 	vldr	s15, [r7, #8]
 800acfa:	eeb3 7a06 	vmov.f32	s14, #54	@ 0x41b00000  22.0
 800acfe:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ad02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad06:	db08      	blt.n	800ad1a <Adjust_Motors_By_Side_Distances+0x9d2>
 800ad08:	edd7 7a02 	vldr	s15, [r7, #8]
 800ad0c:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800ade8 <Adjust_Motors_By_Side_Distances+0xaa0>
 800ad10:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ad14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad18:	d913      	bls.n	800ad42 <Adjust_Motors_By_Side_Distances+0x9fa>
 800ad1a:	edd7 7a01 	vldr	s15, [r7, #4]
 800ad1e:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 800adec <Adjust_Motors_By_Side_Distances+0xaa4>
 800ad22:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ad26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad2a:	f2c0 8183 	blt.w	800b034 <Adjust_Motors_By_Side_Distances+0xcec>
 800ad2e:	edd7 7a01 	vldr	s15, [r7, #4]
 800ad32:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800adf0 <Adjust_Motors_By_Side_Distances+0xaa8>
 800ad36:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ad3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad3e:	f200 8179 	bhi.w	800b034 <Adjust_Motors_By_Side_Distances+0xcec>
        adjust_start_time = HAL_GetTick();
 800ad42:	f002 fa85 	bl	800d250 <HAL_GetTick>
 800ad46:	4603      	mov	r3, r0
 800ad48:	4a2a      	ldr	r2, [pc, #168]	@ (800adf4 <Adjust_Motors_By_Side_Distances+0xaac>)
 800ad4a:	6013      	str	r3, [r2, #0]
        // 
        __HAL_TIM_SET_COMPARE(motors[id1].pwm_tim, motors[id1].pwm_channel, current_speed1 + speed_adjust1);  // 
 800ad4c:	7bfa      	ldrb	r2, [r7, #15]
 800ad4e:	4925      	ldr	r1, [pc, #148]	@ (800ade4 <Adjust_Motors_By_Side_Distances+0xa9c>)
 800ad50:	4613      	mov	r3, r2
 800ad52:	00db      	lsls	r3, r3, #3
 800ad54:	4413      	add	r3, r2
 800ad56:	009b      	lsls	r3, r3, #2
 800ad58:	440b      	add	r3, r1
 800ad5a:	3304      	adds	r3, #4
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d10d      	bne.n	800ad7e <Adjust_Motors_By_Side_Distances+0xa36>
 800ad62:	7bfa      	ldrb	r2, [r7, #15]
 800ad64:	491f      	ldr	r1, [pc, #124]	@ (800ade4 <Adjust_Motors_By_Side_Distances+0xa9c>)
 800ad66:	4613      	mov	r3, r2
 800ad68:	00db      	lsls	r3, r3, #3
 800ad6a:	4413      	add	r3, r2
 800ad6c:	009b      	lsls	r3, r3, #2
 800ad6e:	440b      	add	r3, r1
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	681b      	ldr	r3, [r3, #0]
 800ad74:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800ad76:	6a3a      	ldr	r2, [r7, #32]
 800ad78:	440a      	add	r2, r1
 800ad7a:	635a      	str	r2, [r3, #52]	@ 0x34
 800ad7c:	e049      	b.n	800ae12 <Adjust_Motors_By_Side_Distances+0xaca>
 800ad7e:	7bfa      	ldrb	r2, [r7, #15]
 800ad80:	4918      	ldr	r1, [pc, #96]	@ (800ade4 <Adjust_Motors_By_Side_Distances+0xa9c>)
 800ad82:	4613      	mov	r3, r2
 800ad84:	00db      	lsls	r3, r3, #3
 800ad86:	4413      	add	r3, r2
 800ad88:	009b      	lsls	r3, r3, #2
 800ad8a:	440b      	add	r3, r1
 800ad8c:	3304      	adds	r3, #4
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	2b04      	cmp	r3, #4
 800ad92:	d10d      	bne.n	800adb0 <Adjust_Motors_By_Side_Distances+0xa68>
 800ad94:	7bfa      	ldrb	r2, [r7, #15]
 800ad96:	4913      	ldr	r1, [pc, #76]	@ (800ade4 <Adjust_Motors_By_Side_Distances+0xa9c>)
 800ad98:	4613      	mov	r3, r2
 800ad9a:	00db      	lsls	r3, r3, #3
 800ad9c:	4413      	add	r3, r2
 800ad9e:	009b      	lsls	r3, r3, #2
 800ada0:	440b      	add	r3, r1
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	681a      	ldr	r2, [r3, #0]
 800ada6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800ada8:	6a3b      	ldr	r3, [r7, #32]
 800adaa:	440b      	add	r3, r1
 800adac:	6393      	str	r3, [r2, #56]	@ 0x38
 800adae:	e030      	b.n	800ae12 <Adjust_Motors_By_Side_Distances+0xaca>
 800adb0:	7bfa      	ldrb	r2, [r7, #15]
 800adb2:	490c      	ldr	r1, [pc, #48]	@ (800ade4 <Adjust_Motors_By_Side_Distances+0xa9c>)
 800adb4:	4613      	mov	r3, r2
 800adb6:	00db      	lsls	r3, r3, #3
 800adb8:	4413      	add	r3, r2
 800adba:	009b      	lsls	r3, r3, #2
 800adbc:	440b      	add	r3, r1
 800adbe:	3304      	adds	r3, #4
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	2b08      	cmp	r3, #8
 800adc4:	d118      	bne.n	800adf8 <Adjust_Motors_By_Side_Distances+0xab0>
 800adc6:	7bfa      	ldrb	r2, [r7, #15]
 800adc8:	4906      	ldr	r1, [pc, #24]	@ (800ade4 <Adjust_Motors_By_Side_Distances+0xa9c>)
 800adca:	4613      	mov	r3, r2
 800adcc:	00db      	lsls	r3, r3, #3
 800adce:	4413      	add	r3, r2
 800add0:	009b      	lsls	r3, r3, #2
 800add2:	440b      	add	r3, r1
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	681a      	ldr	r2, [r3, #0]
 800add8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800adda:	6a3b      	ldr	r3, [r7, #32]
 800addc:	440b      	add	r3, r1
 800adde:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800ade0:	e017      	b.n	800ae12 <Adjust_Motors_By_Side_Distances+0xaca>
 800ade2:	bf00      	nop
 800ade4:	20000384 	.word	0x20000384
 800ade8:	42180000 	.word	0x42180000
 800adec:	43040000 	.word	0x43040000
 800adf0:	43160000 	.word	0x43160000
 800adf4:	20000614 	.word	0x20000614
 800adf8:	7bfa      	ldrb	r2, [r7, #15]
 800adfa:	498a      	ldr	r1, [pc, #552]	@ (800b024 <Adjust_Motors_By_Side_Distances+0xcdc>)
 800adfc:	4613      	mov	r3, r2
 800adfe:	00db      	lsls	r3, r3, #3
 800ae00:	4413      	add	r3, r2
 800ae02:	009b      	lsls	r3, r3, #2
 800ae04:	440b      	add	r3, r1
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	681a      	ldr	r2, [r3, #0]
 800ae0a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800ae0c:	6a3b      	ldr	r3, [r7, #32]
 800ae0e:	440b      	add	r3, r1
 800ae10:	6413      	str	r3, [r2, #64]	@ 0x40
        __HAL_TIM_SET_COMPARE(motors[id3].pwm_tim, motors[id3].pwm_channel, current_speed3 - speed_adjust3);  // 
 800ae12:	7bba      	ldrb	r2, [r7, #14]
 800ae14:	4983      	ldr	r1, [pc, #524]	@ (800b024 <Adjust_Motors_By_Side_Distances+0xcdc>)
 800ae16:	4613      	mov	r3, r2
 800ae18:	00db      	lsls	r3, r3, #3
 800ae1a:	4413      	add	r3, r2
 800ae1c:	009b      	lsls	r3, r3, #2
 800ae1e:	440b      	add	r3, r1
 800ae20:	3304      	adds	r3, #4
 800ae22:	681b      	ldr	r3, [r3, #0]
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d10d      	bne.n	800ae44 <Adjust_Motors_By_Side_Distances+0xafc>
 800ae28:	7bba      	ldrb	r2, [r7, #14]
 800ae2a:	497e      	ldr	r1, [pc, #504]	@ (800b024 <Adjust_Motors_By_Side_Distances+0xcdc>)
 800ae2c:	4613      	mov	r3, r2
 800ae2e:	00db      	lsls	r3, r3, #3
 800ae30:	4413      	add	r3, r2
 800ae32:	009b      	lsls	r3, r3, #2
 800ae34:	440b      	add	r3, r1
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	681b      	ldr	r3, [r3, #0]
 800ae3a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ae3c:	69ba      	ldr	r2, [r7, #24]
 800ae3e:	1a8a      	subs	r2, r1, r2
 800ae40:	635a      	str	r2, [r3, #52]	@ 0x34
 800ae42:	e03e      	b.n	800aec2 <Adjust_Motors_By_Side_Distances+0xb7a>
 800ae44:	7bba      	ldrb	r2, [r7, #14]
 800ae46:	4977      	ldr	r1, [pc, #476]	@ (800b024 <Adjust_Motors_By_Side_Distances+0xcdc>)
 800ae48:	4613      	mov	r3, r2
 800ae4a:	00db      	lsls	r3, r3, #3
 800ae4c:	4413      	add	r3, r2
 800ae4e:	009b      	lsls	r3, r3, #2
 800ae50:	440b      	add	r3, r1
 800ae52:	3304      	adds	r3, #4
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	2b04      	cmp	r3, #4
 800ae58:	d10d      	bne.n	800ae76 <Adjust_Motors_By_Side_Distances+0xb2e>
 800ae5a:	7bba      	ldrb	r2, [r7, #14]
 800ae5c:	4971      	ldr	r1, [pc, #452]	@ (800b024 <Adjust_Motors_By_Side_Distances+0xcdc>)
 800ae5e:	4613      	mov	r3, r2
 800ae60:	00db      	lsls	r3, r3, #3
 800ae62:	4413      	add	r3, r2
 800ae64:	009b      	lsls	r3, r3, #2
 800ae66:	440b      	add	r3, r1
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	681a      	ldr	r2, [r3, #0]
 800ae6c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ae6e:	69bb      	ldr	r3, [r7, #24]
 800ae70:	1acb      	subs	r3, r1, r3
 800ae72:	6393      	str	r3, [r2, #56]	@ 0x38
 800ae74:	e025      	b.n	800aec2 <Adjust_Motors_By_Side_Distances+0xb7a>
 800ae76:	7bba      	ldrb	r2, [r7, #14]
 800ae78:	496a      	ldr	r1, [pc, #424]	@ (800b024 <Adjust_Motors_By_Side_Distances+0xcdc>)
 800ae7a:	4613      	mov	r3, r2
 800ae7c:	00db      	lsls	r3, r3, #3
 800ae7e:	4413      	add	r3, r2
 800ae80:	009b      	lsls	r3, r3, #2
 800ae82:	440b      	add	r3, r1
 800ae84:	3304      	adds	r3, #4
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	2b08      	cmp	r3, #8
 800ae8a:	d10d      	bne.n	800aea8 <Adjust_Motors_By_Side_Distances+0xb60>
 800ae8c:	7bba      	ldrb	r2, [r7, #14]
 800ae8e:	4965      	ldr	r1, [pc, #404]	@ (800b024 <Adjust_Motors_By_Side_Distances+0xcdc>)
 800ae90:	4613      	mov	r3, r2
 800ae92:	00db      	lsls	r3, r3, #3
 800ae94:	4413      	add	r3, r2
 800ae96:	009b      	lsls	r3, r3, #2
 800ae98:	440b      	add	r3, r1
 800ae9a:	681b      	ldr	r3, [r3, #0]
 800ae9c:	681a      	ldr	r2, [r3, #0]
 800ae9e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800aea0:	69bb      	ldr	r3, [r7, #24]
 800aea2:	1acb      	subs	r3, r1, r3
 800aea4:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800aea6:	e00c      	b.n	800aec2 <Adjust_Motors_By_Side_Distances+0xb7a>
 800aea8:	7bba      	ldrb	r2, [r7, #14]
 800aeaa:	495e      	ldr	r1, [pc, #376]	@ (800b024 <Adjust_Motors_By_Side_Distances+0xcdc>)
 800aeac:	4613      	mov	r3, r2
 800aeae:	00db      	lsls	r3, r3, #3
 800aeb0:	4413      	add	r3, r2
 800aeb2:	009b      	lsls	r3, r3, #2
 800aeb4:	440b      	add	r3, r1
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	681a      	ldr	r2, [r3, #0]
 800aeba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800aebc:	69bb      	ldr	r3, [r7, #24]
 800aebe:	1acb      	subs	r3, r1, r3
 800aec0:	6413      	str	r3, [r2, #64]	@ 0x40
        __HAL_TIM_SET_COMPARE(motors[id2].pwm_tim, motors[id2].pwm_channel, current_speed2 + speed_adjust2);  // 
 800aec2:	7b7a      	ldrb	r2, [r7, #13]
 800aec4:	4957      	ldr	r1, [pc, #348]	@ (800b024 <Adjust_Motors_By_Side_Distances+0xcdc>)
 800aec6:	4613      	mov	r3, r2
 800aec8:	00db      	lsls	r3, r3, #3
 800aeca:	4413      	add	r3, r2
 800aecc:	009b      	lsls	r3, r3, #2
 800aece:	440b      	add	r3, r1
 800aed0:	3304      	adds	r3, #4
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d10d      	bne.n	800aef4 <Adjust_Motors_By_Side_Distances+0xbac>
 800aed8:	7b7a      	ldrb	r2, [r7, #13]
 800aeda:	4952      	ldr	r1, [pc, #328]	@ (800b024 <Adjust_Motors_By_Side_Distances+0xcdc>)
 800aedc:	4613      	mov	r3, r2
 800aede:	00db      	lsls	r3, r3, #3
 800aee0:	4413      	add	r3, r2
 800aee2:	009b      	lsls	r3, r3, #2
 800aee4:	440b      	add	r3, r1
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	681b      	ldr	r3, [r3, #0]
 800aeea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800aeec:	69fa      	ldr	r2, [r7, #28]
 800aeee:	440a      	add	r2, r1
 800aef0:	635a      	str	r2, [r3, #52]	@ 0x34
 800aef2:	e03e      	b.n	800af72 <Adjust_Motors_By_Side_Distances+0xc2a>
 800aef4:	7b7a      	ldrb	r2, [r7, #13]
 800aef6:	494b      	ldr	r1, [pc, #300]	@ (800b024 <Adjust_Motors_By_Side_Distances+0xcdc>)
 800aef8:	4613      	mov	r3, r2
 800aefa:	00db      	lsls	r3, r3, #3
 800aefc:	4413      	add	r3, r2
 800aefe:	009b      	lsls	r3, r3, #2
 800af00:	440b      	add	r3, r1
 800af02:	3304      	adds	r3, #4
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	2b04      	cmp	r3, #4
 800af08:	d10d      	bne.n	800af26 <Adjust_Motors_By_Side_Distances+0xbde>
 800af0a:	7b7a      	ldrb	r2, [r7, #13]
 800af0c:	4945      	ldr	r1, [pc, #276]	@ (800b024 <Adjust_Motors_By_Side_Distances+0xcdc>)
 800af0e:	4613      	mov	r3, r2
 800af10:	00db      	lsls	r3, r3, #3
 800af12:	4413      	add	r3, r2
 800af14:	009b      	lsls	r3, r3, #2
 800af16:	440b      	add	r3, r1
 800af18:	681b      	ldr	r3, [r3, #0]
 800af1a:	681a      	ldr	r2, [r3, #0]
 800af1c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800af1e:	69fb      	ldr	r3, [r7, #28]
 800af20:	440b      	add	r3, r1
 800af22:	6393      	str	r3, [r2, #56]	@ 0x38
 800af24:	e025      	b.n	800af72 <Adjust_Motors_By_Side_Distances+0xc2a>
 800af26:	7b7a      	ldrb	r2, [r7, #13]
 800af28:	493e      	ldr	r1, [pc, #248]	@ (800b024 <Adjust_Motors_By_Side_Distances+0xcdc>)
 800af2a:	4613      	mov	r3, r2
 800af2c:	00db      	lsls	r3, r3, #3
 800af2e:	4413      	add	r3, r2
 800af30:	009b      	lsls	r3, r3, #2
 800af32:	440b      	add	r3, r1
 800af34:	3304      	adds	r3, #4
 800af36:	681b      	ldr	r3, [r3, #0]
 800af38:	2b08      	cmp	r3, #8
 800af3a:	d10d      	bne.n	800af58 <Adjust_Motors_By_Side_Distances+0xc10>
 800af3c:	7b7a      	ldrb	r2, [r7, #13]
 800af3e:	4939      	ldr	r1, [pc, #228]	@ (800b024 <Adjust_Motors_By_Side_Distances+0xcdc>)
 800af40:	4613      	mov	r3, r2
 800af42:	00db      	lsls	r3, r3, #3
 800af44:	4413      	add	r3, r2
 800af46:	009b      	lsls	r3, r3, #2
 800af48:	440b      	add	r3, r1
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	681a      	ldr	r2, [r3, #0]
 800af4e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800af50:	69fb      	ldr	r3, [r7, #28]
 800af52:	440b      	add	r3, r1
 800af54:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800af56:	e00c      	b.n	800af72 <Adjust_Motors_By_Side_Distances+0xc2a>
 800af58:	7b7a      	ldrb	r2, [r7, #13]
 800af5a:	4932      	ldr	r1, [pc, #200]	@ (800b024 <Adjust_Motors_By_Side_Distances+0xcdc>)
 800af5c:	4613      	mov	r3, r2
 800af5e:	00db      	lsls	r3, r3, #3
 800af60:	4413      	add	r3, r2
 800af62:	009b      	lsls	r3, r3, #2
 800af64:	440b      	add	r3, r1
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	681a      	ldr	r2, [r3, #0]
 800af6a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800af6c:	69fb      	ldr	r3, [r7, #28]
 800af6e:	440b      	add	r3, r1
 800af70:	6413      	str	r3, [r2, #64]	@ 0x40
        __HAL_TIM_SET_COMPARE(motors[id4].pwm_tim, motors[id4].pwm_channel, current_speed4 - speed_adjust4);  // 
 800af72:	7b3a      	ldrb	r2, [r7, #12]
 800af74:	492b      	ldr	r1, [pc, #172]	@ (800b024 <Adjust_Motors_By_Side_Distances+0xcdc>)
 800af76:	4613      	mov	r3, r2
 800af78:	00db      	lsls	r3, r3, #3
 800af7a:	4413      	add	r3, r2
 800af7c:	009b      	lsls	r3, r3, #2
 800af7e:	440b      	add	r3, r1
 800af80:	3304      	adds	r3, #4
 800af82:	681b      	ldr	r3, [r3, #0]
 800af84:	2b00      	cmp	r3, #0
 800af86:	d10d      	bne.n	800afa4 <Adjust_Motors_By_Side_Distances+0xc5c>
 800af88:	7b3a      	ldrb	r2, [r7, #12]
 800af8a:	4926      	ldr	r1, [pc, #152]	@ (800b024 <Adjust_Motors_By_Side_Distances+0xcdc>)
 800af8c:	4613      	mov	r3, r2
 800af8e:	00db      	lsls	r3, r3, #3
 800af90:	4413      	add	r3, r2
 800af92:	009b      	lsls	r3, r3, #2
 800af94:	440b      	add	r3, r1
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800af9c:	697a      	ldr	r2, [r7, #20]
 800af9e:	1a8a      	subs	r2, r1, r2
 800afa0:	635a      	str	r2, [r3, #52]	@ 0x34
 800afa2:	e1d9      	b.n	800b358 <Adjust_Motors_By_Side_Distances+0x1010>
 800afa4:	7b3a      	ldrb	r2, [r7, #12]
 800afa6:	491f      	ldr	r1, [pc, #124]	@ (800b024 <Adjust_Motors_By_Side_Distances+0xcdc>)
 800afa8:	4613      	mov	r3, r2
 800afaa:	00db      	lsls	r3, r3, #3
 800afac:	4413      	add	r3, r2
 800afae:	009b      	lsls	r3, r3, #2
 800afb0:	440b      	add	r3, r1
 800afb2:	3304      	adds	r3, #4
 800afb4:	681b      	ldr	r3, [r3, #0]
 800afb6:	2b04      	cmp	r3, #4
 800afb8:	d10d      	bne.n	800afd6 <Adjust_Motors_By_Side_Distances+0xc8e>
 800afba:	7b3a      	ldrb	r2, [r7, #12]
 800afbc:	4919      	ldr	r1, [pc, #100]	@ (800b024 <Adjust_Motors_By_Side_Distances+0xcdc>)
 800afbe:	4613      	mov	r3, r2
 800afc0:	00db      	lsls	r3, r3, #3
 800afc2:	4413      	add	r3, r2
 800afc4:	009b      	lsls	r3, r3, #2
 800afc6:	440b      	add	r3, r1
 800afc8:	681b      	ldr	r3, [r3, #0]
 800afca:	681a      	ldr	r2, [r3, #0]
 800afcc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800afce:	697b      	ldr	r3, [r7, #20]
 800afd0:	1acb      	subs	r3, r1, r3
 800afd2:	6393      	str	r3, [r2, #56]	@ 0x38
 800afd4:	e1c0      	b.n	800b358 <Adjust_Motors_By_Side_Distances+0x1010>
 800afd6:	7b3a      	ldrb	r2, [r7, #12]
 800afd8:	4912      	ldr	r1, [pc, #72]	@ (800b024 <Adjust_Motors_By_Side_Distances+0xcdc>)
 800afda:	4613      	mov	r3, r2
 800afdc:	00db      	lsls	r3, r3, #3
 800afde:	4413      	add	r3, r2
 800afe0:	009b      	lsls	r3, r3, #2
 800afe2:	440b      	add	r3, r1
 800afe4:	3304      	adds	r3, #4
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	2b08      	cmp	r3, #8
 800afea:	d10d      	bne.n	800b008 <Adjust_Motors_By_Side_Distances+0xcc0>
 800afec:	7b3a      	ldrb	r2, [r7, #12]
 800afee:	490d      	ldr	r1, [pc, #52]	@ (800b024 <Adjust_Motors_By_Side_Distances+0xcdc>)
 800aff0:	4613      	mov	r3, r2
 800aff2:	00db      	lsls	r3, r3, #3
 800aff4:	4413      	add	r3, r2
 800aff6:	009b      	lsls	r3, r3, #2
 800aff8:	440b      	add	r3, r1
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	681a      	ldr	r2, [r3, #0]
 800affe:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b000:	697b      	ldr	r3, [r7, #20]
 800b002:	1acb      	subs	r3, r1, r3
 800b004:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800b006:	e1a7      	b.n	800b358 <Adjust_Motors_By_Side_Distances+0x1010>
 800b008:	7b3a      	ldrb	r2, [r7, #12]
 800b00a:	4906      	ldr	r1, [pc, #24]	@ (800b024 <Adjust_Motors_By_Side_Distances+0xcdc>)
 800b00c:	4613      	mov	r3, r2
 800b00e:	00db      	lsls	r3, r3, #3
 800b010:	4413      	add	r3, r2
 800b012:	009b      	lsls	r3, r3, #2
 800b014:	440b      	add	r3, r1
 800b016:	681b      	ldr	r3, [r3, #0]
 800b018:	681a      	ldr	r2, [r3, #0]
 800b01a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b01c:	697b      	ldr	r3, [r7, #20]
 800b01e:	1acb      	subs	r3, r1, r3
 800b020:	6413      	str	r3, [r2, #64]	@ 0x40
 800b022:	e199      	b.n	800b358 <Adjust_Motors_By_Side_Distances+0x1010>
 800b024:	20000384 	.word	0x20000384
 800b028:	42180000 	.word	0x42180000
 800b02c:	43040000 	.word	0x43040000
 800b030:	43160000 	.word	0x43160000
    } else if ((right_distance >= 22 && right_distance <= 38) || (left_distance >= 132 && left_distance <= 150)) {
 800b034:	edd7 7a01 	vldr	s15, [r7, #4]
 800b038:	eeb3 7a06 	vmov.f32	s14, #54	@ 0x41b00000  22.0
 800b03c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b040:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b044:	db08      	blt.n	800b058 <Adjust_Motors_By_Side_Distances+0xd10>
 800b046:	edd7 7a01 	vldr	s15, [r7, #4]
 800b04a:	ed1f 7a09 	vldr	s14, [pc, #-36]	@ 800b028 <Adjust_Motors_By_Side_Distances+0xce0>
 800b04e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b052:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b056:	d913      	bls.n	800b080 <Adjust_Motors_By_Side_Distances+0xd38>
 800b058:	edd7 7a02 	vldr	s15, [r7, #8]
 800b05c:	ed1f 7a0d 	vldr	s14, [pc, #-52]	@ 800b02c <Adjust_Motors_By_Side_Distances+0xce4>
 800b060:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b064:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b068:	f2c0 8176 	blt.w	800b358 <Adjust_Motors_By_Side_Distances+0x1010>
 800b06c:	edd7 7a02 	vldr	s15, [r7, #8]
 800b070:	ed1f 7a11 	vldr	s14, [pc, #-68]	@ 800b030 <Adjust_Motors_By_Side_Distances+0xce8>
 800b074:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b078:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b07c:	f200 816c 	bhi.w	800b358 <Adjust_Motors_By_Side_Distances+0x1010>
        adjust_start_time = HAL_GetTick();
 800b080:	f002 f8e6 	bl	800d250 <HAL_GetTick>
 800b084:	4603      	mov	r3, r0
 800b086:	4a9e      	ldr	r2, [pc, #632]	@ (800b300 <Adjust_Motors_By_Side_Distances+0xfb8>)
 800b088:	6013      	str	r3, [r2, #0]
        // 
        __HAL_TIM_SET_COMPARE(motors[id1].pwm_tim, motors[id1].pwm_channel, current_speed1 - speed_adjust1);  // 
 800b08a:	7bfa      	ldrb	r2, [r7, #15]
 800b08c:	499d      	ldr	r1, [pc, #628]	@ (800b304 <Adjust_Motors_By_Side_Distances+0xfbc>)
 800b08e:	4613      	mov	r3, r2
 800b090:	00db      	lsls	r3, r3, #3
 800b092:	4413      	add	r3, r2
 800b094:	009b      	lsls	r3, r3, #2
 800b096:	440b      	add	r3, r1
 800b098:	3304      	adds	r3, #4
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d10d      	bne.n	800b0bc <Adjust_Motors_By_Side_Distances+0xd74>
 800b0a0:	7bfa      	ldrb	r2, [r7, #15]
 800b0a2:	4998      	ldr	r1, [pc, #608]	@ (800b304 <Adjust_Motors_By_Side_Distances+0xfbc>)
 800b0a4:	4613      	mov	r3, r2
 800b0a6:	00db      	lsls	r3, r3, #3
 800b0a8:	4413      	add	r3, r2
 800b0aa:	009b      	lsls	r3, r3, #2
 800b0ac:	440b      	add	r3, r1
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	681b      	ldr	r3, [r3, #0]
 800b0b2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b0b4:	6a3a      	ldr	r2, [r7, #32]
 800b0b6:	1a8a      	subs	r2, r1, r2
 800b0b8:	635a      	str	r2, [r3, #52]	@ 0x34
 800b0ba:	e03e      	b.n	800b13a <Adjust_Motors_By_Side_Distances+0xdf2>
 800b0bc:	7bfa      	ldrb	r2, [r7, #15]
 800b0be:	4991      	ldr	r1, [pc, #580]	@ (800b304 <Adjust_Motors_By_Side_Distances+0xfbc>)
 800b0c0:	4613      	mov	r3, r2
 800b0c2:	00db      	lsls	r3, r3, #3
 800b0c4:	4413      	add	r3, r2
 800b0c6:	009b      	lsls	r3, r3, #2
 800b0c8:	440b      	add	r3, r1
 800b0ca:	3304      	adds	r3, #4
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	2b04      	cmp	r3, #4
 800b0d0:	d10d      	bne.n	800b0ee <Adjust_Motors_By_Side_Distances+0xda6>
 800b0d2:	7bfa      	ldrb	r2, [r7, #15]
 800b0d4:	498b      	ldr	r1, [pc, #556]	@ (800b304 <Adjust_Motors_By_Side_Distances+0xfbc>)
 800b0d6:	4613      	mov	r3, r2
 800b0d8:	00db      	lsls	r3, r3, #3
 800b0da:	4413      	add	r3, r2
 800b0dc:	009b      	lsls	r3, r3, #2
 800b0de:	440b      	add	r3, r1
 800b0e0:	681b      	ldr	r3, [r3, #0]
 800b0e2:	681a      	ldr	r2, [r3, #0]
 800b0e4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b0e6:	6a3b      	ldr	r3, [r7, #32]
 800b0e8:	1acb      	subs	r3, r1, r3
 800b0ea:	6393      	str	r3, [r2, #56]	@ 0x38
 800b0ec:	e025      	b.n	800b13a <Adjust_Motors_By_Side_Distances+0xdf2>
 800b0ee:	7bfa      	ldrb	r2, [r7, #15]
 800b0f0:	4984      	ldr	r1, [pc, #528]	@ (800b304 <Adjust_Motors_By_Side_Distances+0xfbc>)
 800b0f2:	4613      	mov	r3, r2
 800b0f4:	00db      	lsls	r3, r3, #3
 800b0f6:	4413      	add	r3, r2
 800b0f8:	009b      	lsls	r3, r3, #2
 800b0fa:	440b      	add	r3, r1
 800b0fc:	3304      	adds	r3, #4
 800b0fe:	681b      	ldr	r3, [r3, #0]
 800b100:	2b08      	cmp	r3, #8
 800b102:	d10d      	bne.n	800b120 <Adjust_Motors_By_Side_Distances+0xdd8>
 800b104:	7bfa      	ldrb	r2, [r7, #15]
 800b106:	497f      	ldr	r1, [pc, #508]	@ (800b304 <Adjust_Motors_By_Side_Distances+0xfbc>)
 800b108:	4613      	mov	r3, r2
 800b10a:	00db      	lsls	r3, r3, #3
 800b10c:	4413      	add	r3, r2
 800b10e:	009b      	lsls	r3, r3, #2
 800b110:	440b      	add	r3, r1
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	681a      	ldr	r2, [r3, #0]
 800b116:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b118:	6a3b      	ldr	r3, [r7, #32]
 800b11a:	1acb      	subs	r3, r1, r3
 800b11c:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800b11e:	e00c      	b.n	800b13a <Adjust_Motors_By_Side_Distances+0xdf2>
 800b120:	7bfa      	ldrb	r2, [r7, #15]
 800b122:	4978      	ldr	r1, [pc, #480]	@ (800b304 <Adjust_Motors_By_Side_Distances+0xfbc>)
 800b124:	4613      	mov	r3, r2
 800b126:	00db      	lsls	r3, r3, #3
 800b128:	4413      	add	r3, r2
 800b12a:	009b      	lsls	r3, r3, #2
 800b12c:	440b      	add	r3, r1
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	681a      	ldr	r2, [r3, #0]
 800b132:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b134:	6a3b      	ldr	r3, [r7, #32]
 800b136:	1acb      	subs	r3, r1, r3
 800b138:	6413      	str	r3, [r2, #64]	@ 0x40
        __HAL_TIM_SET_COMPARE(motors[id3].pwm_tim, motors[id3].pwm_channel, current_speed3 + speed_adjust3);  // 
 800b13a:	7bba      	ldrb	r2, [r7, #14]
 800b13c:	4971      	ldr	r1, [pc, #452]	@ (800b304 <Adjust_Motors_By_Side_Distances+0xfbc>)
 800b13e:	4613      	mov	r3, r2
 800b140:	00db      	lsls	r3, r3, #3
 800b142:	4413      	add	r3, r2
 800b144:	009b      	lsls	r3, r3, #2
 800b146:	440b      	add	r3, r1
 800b148:	3304      	adds	r3, #4
 800b14a:	681b      	ldr	r3, [r3, #0]
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	d10d      	bne.n	800b16c <Adjust_Motors_By_Side_Distances+0xe24>
 800b150:	7bba      	ldrb	r2, [r7, #14]
 800b152:	496c      	ldr	r1, [pc, #432]	@ (800b304 <Adjust_Motors_By_Side_Distances+0xfbc>)
 800b154:	4613      	mov	r3, r2
 800b156:	00db      	lsls	r3, r3, #3
 800b158:	4413      	add	r3, r2
 800b15a:	009b      	lsls	r3, r3, #2
 800b15c:	440b      	add	r3, r1
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b164:	69ba      	ldr	r2, [r7, #24]
 800b166:	440a      	add	r2, r1
 800b168:	635a      	str	r2, [r3, #52]	@ 0x34
 800b16a:	e03e      	b.n	800b1ea <Adjust_Motors_By_Side_Distances+0xea2>
 800b16c:	7bba      	ldrb	r2, [r7, #14]
 800b16e:	4965      	ldr	r1, [pc, #404]	@ (800b304 <Adjust_Motors_By_Side_Distances+0xfbc>)
 800b170:	4613      	mov	r3, r2
 800b172:	00db      	lsls	r3, r3, #3
 800b174:	4413      	add	r3, r2
 800b176:	009b      	lsls	r3, r3, #2
 800b178:	440b      	add	r3, r1
 800b17a:	3304      	adds	r3, #4
 800b17c:	681b      	ldr	r3, [r3, #0]
 800b17e:	2b04      	cmp	r3, #4
 800b180:	d10d      	bne.n	800b19e <Adjust_Motors_By_Side_Distances+0xe56>
 800b182:	7bba      	ldrb	r2, [r7, #14]
 800b184:	495f      	ldr	r1, [pc, #380]	@ (800b304 <Adjust_Motors_By_Side_Distances+0xfbc>)
 800b186:	4613      	mov	r3, r2
 800b188:	00db      	lsls	r3, r3, #3
 800b18a:	4413      	add	r3, r2
 800b18c:	009b      	lsls	r3, r3, #2
 800b18e:	440b      	add	r3, r1
 800b190:	681b      	ldr	r3, [r3, #0]
 800b192:	681a      	ldr	r2, [r3, #0]
 800b194:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b196:	69bb      	ldr	r3, [r7, #24]
 800b198:	440b      	add	r3, r1
 800b19a:	6393      	str	r3, [r2, #56]	@ 0x38
 800b19c:	e025      	b.n	800b1ea <Adjust_Motors_By_Side_Distances+0xea2>
 800b19e:	7bba      	ldrb	r2, [r7, #14]
 800b1a0:	4958      	ldr	r1, [pc, #352]	@ (800b304 <Adjust_Motors_By_Side_Distances+0xfbc>)
 800b1a2:	4613      	mov	r3, r2
 800b1a4:	00db      	lsls	r3, r3, #3
 800b1a6:	4413      	add	r3, r2
 800b1a8:	009b      	lsls	r3, r3, #2
 800b1aa:	440b      	add	r3, r1
 800b1ac:	3304      	adds	r3, #4
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	2b08      	cmp	r3, #8
 800b1b2:	d10d      	bne.n	800b1d0 <Adjust_Motors_By_Side_Distances+0xe88>
 800b1b4:	7bba      	ldrb	r2, [r7, #14]
 800b1b6:	4953      	ldr	r1, [pc, #332]	@ (800b304 <Adjust_Motors_By_Side_Distances+0xfbc>)
 800b1b8:	4613      	mov	r3, r2
 800b1ba:	00db      	lsls	r3, r3, #3
 800b1bc:	4413      	add	r3, r2
 800b1be:	009b      	lsls	r3, r3, #2
 800b1c0:	440b      	add	r3, r1
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	681a      	ldr	r2, [r3, #0]
 800b1c6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b1c8:	69bb      	ldr	r3, [r7, #24]
 800b1ca:	440b      	add	r3, r1
 800b1cc:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800b1ce:	e00c      	b.n	800b1ea <Adjust_Motors_By_Side_Distances+0xea2>
 800b1d0:	7bba      	ldrb	r2, [r7, #14]
 800b1d2:	494c      	ldr	r1, [pc, #304]	@ (800b304 <Adjust_Motors_By_Side_Distances+0xfbc>)
 800b1d4:	4613      	mov	r3, r2
 800b1d6:	00db      	lsls	r3, r3, #3
 800b1d8:	4413      	add	r3, r2
 800b1da:	009b      	lsls	r3, r3, #2
 800b1dc:	440b      	add	r3, r1
 800b1de:	681b      	ldr	r3, [r3, #0]
 800b1e0:	681a      	ldr	r2, [r3, #0]
 800b1e2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b1e4:	69bb      	ldr	r3, [r7, #24]
 800b1e6:	440b      	add	r3, r1
 800b1e8:	6413      	str	r3, [r2, #64]	@ 0x40
        __HAL_TIM_SET_COMPARE(motors[id2].pwm_tim, motors[id2].pwm_channel, current_speed2 - speed_adjust2);  // 
 800b1ea:	7b7a      	ldrb	r2, [r7, #13]
 800b1ec:	4945      	ldr	r1, [pc, #276]	@ (800b304 <Adjust_Motors_By_Side_Distances+0xfbc>)
 800b1ee:	4613      	mov	r3, r2
 800b1f0:	00db      	lsls	r3, r3, #3
 800b1f2:	4413      	add	r3, r2
 800b1f4:	009b      	lsls	r3, r3, #2
 800b1f6:	440b      	add	r3, r1
 800b1f8:	3304      	adds	r3, #4
 800b1fa:	681b      	ldr	r3, [r3, #0]
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	d10d      	bne.n	800b21c <Adjust_Motors_By_Side_Distances+0xed4>
 800b200:	7b7a      	ldrb	r2, [r7, #13]
 800b202:	4940      	ldr	r1, [pc, #256]	@ (800b304 <Adjust_Motors_By_Side_Distances+0xfbc>)
 800b204:	4613      	mov	r3, r2
 800b206:	00db      	lsls	r3, r3, #3
 800b208:	4413      	add	r3, r2
 800b20a:	009b      	lsls	r3, r3, #2
 800b20c:	440b      	add	r3, r1
 800b20e:	681b      	ldr	r3, [r3, #0]
 800b210:	681b      	ldr	r3, [r3, #0]
 800b212:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b214:	69fa      	ldr	r2, [r7, #28]
 800b216:	1a8a      	subs	r2, r1, r2
 800b218:	635a      	str	r2, [r3, #52]	@ 0x34
 800b21a:	e03e      	b.n	800b29a <Adjust_Motors_By_Side_Distances+0xf52>
 800b21c:	7b7a      	ldrb	r2, [r7, #13]
 800b21e:	4939      	ldr	r1, [pc, #228]	@ (800b304 <Adjust_Motors_By_Side_Distances+0xfbc>)
 800b220:	4613      	mov	r3, r2
 800b222:	00db      	lsls	r3, r3, #3
 800b224:	4413      	add	r3, r2
 800b226:	009b      	lsls	r3, r3, #2
 800b228:	440b      	add	r3, r1
 800b22a:	3304      	adds	r3, #4
 800b22c:	681b      	ldr	r3, [r3, #0]
 800b22e:	2b04      	cmp	r3, #4
 800b230:	d10d      	bne.n	800b24e <Adjust_Motors_By_Side_Distances+0xf06>
 800b232:	7b7a      	ldrb	r2, [r7, #13]
 800b234:	4933      	ldr	r1, [pc, #204]	@ (800b304 <Adjust_Motors_By_Side_Distances+0xfbc>)
 800b236:	4613      	mov	r3, r2
 800b238:	00db      	lsls	r3, r3, #3
 800b23a:	4413      	add	r3, r2
 800b23c:	009b      	lsls	r3, r3, #2
 800b23e:	440b      	add	r3, r1
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	681a      	ldr	r2, [r3, #0]
 800b244:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b246:	69fb      	ldr	r3, [r7, #28]
 800b248:	1acb      	subs	r3, r1, r3
 800b24a:	6393      	str	r3, [r2, #56]	@ 0x38
 800b24c:	e025      	b.n	800b29a <Adjust_Motors_By_Side_Distances+0xf52>
 800b24e:	7b7a      	ldrb	r2, [r7, #13]
 800b250:	492c      	ldr	r1, [pc, #176]	@ (800b304 <Adjust_Motors_By_Side_Distances+0xfbc>)
 800b252:	4613      	mov	r3, r2
 800b254:	00db      	lsls	r3, r3, #3
 800b256:	4413      	add	r3, r2
 800b258:	009b      	lsls	r3, r3, #2
 800b25a:	440b      	add	r3, r1
 800b25c:	3304      	adds	r3, #4
 800b25e:	681b      	ldr	r3, [r3, #0]
 800b260:	2b08      	cmp	r3, #8
 800b262:	d10d      	bne.n	800b280 <Adjust_Motors_By_Side_Distances+0xf38>
 800b264:	7b7a      	ldrb	r2, [r7, #13]
 800b266:	4927      	ldr	r1, [pc, #156]	@ (800b304 <Adjust_Motors_By_Side_Distances+0xfbc>)
 800b268:	4613      	mov	r3, r2
 800b26a:	00db      	lsls	r3, r3, #3
 800b26c:	4413      	add	r3, r2
 800b26e:	009b      	lsls	r3, r3, #2
 800b270:	440b      	add	r3, r1
 800b272:	681b      	ldr	r3, [r3, #0]
 800b274:	681a      	ldr	r2, [r3, #0]
 800b276:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b278:	69fb      	ldr	r3, [r7, #28]
 800b27a:	1acb      	subs	r3, r1, r3
 800b27c:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800b27e:	e00c      	b.n	800b29a <Adjust_Motors_By_Side_Distances+0xf52>
 800b280:	7b7a      	ldrb	r2, [r7, #13]
 800b282:	4920      	ldr	r1, [pc, #128]	@ (800b304 <Adjust_Motors_By_Side_Distances+0xfbc>)
 800b284:	4613      	mov	r3, r2
 800b286:	00db      	lsls	r3, r3, #3
 800b288:	4413      	add	r3, r2
 800b28a:	009b      	lsls	r3, r3, #2
 800b28c:	440b      	add	r3, r1
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	681a      	ldr	r2, [r3, #0]
 800b292:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b294:	69fb      	ldr	r3, [r7, #28]
 800b296:	1acb      	subs	r3, r1, r3
 800b298:	6413      	str	r3, [r2, #64]	@ 0x40
        __HAL_TIM_SET_COMPARE(motors[id4].pwm_tim, motors[id4].pwm_channel, current_speed4 + speed_adjust4);  // 
 800b29a:	7b3a      	ldrb	r2, [r7, #12]
 800b29c:	4919      	ldr	r1, [pc, #100]	@ (800b304 <Adjust_Motors_By_Side_Distances+0xfbc>)
 800b29e:	4613      	mov	r3, r2
 800b2a0:	00db      	lsls	r3, r3, #3
 800b2a2:	4413      	add	r3, r2
 800b2a4:	009b      	lsls	r3, r3, #2
 800b2a6:	440b      	add	r3, r1
 800b2a8:	3304      	adds	r3, #4
 800b2aa:	681b      	ldr	r3, [r3, #0]
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d10d      	bne.n	800b2cc <Adjust_Motors_By_Side_Distances+0xf84>
 800b2b0:	7b3a      	ldrb	r2, [r7, #12]
 800b2b2:	4914      	ldr	r1, [pc, #80]	@ (800b304 <Adjust_Motors_By_Side_Distances+0xfbc>)
 800b2b4:	4613      	mov	r3, r2
 800b2b6:	00db      	lsls	r3, r3, #3
 800b2b8:	4413      	add	r3, r2
 800b2ba:	009b      	lsls	r3, r3, #2
 800b2bc:	440b      	add	r3, r1
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	681b      	ldr	r3, [r3, #0]
 800b2c2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b2c4:	697a      	ldr	r2, [r7, #20]
 800b2c6:	440a      	add	r2, r1
 800b2c8:	635a      	str	r2, [r3, #52]	@ 0x34
 800b2ca:	e045      	b.n	800b358 <Adjust_Motors_By_Side_Distances+0x1010>
 800b2cc:	7b3a      	ldrb	r2, [r7, #12]
 800b2ce:	490d      	ldr	r1, [pc, #52]	@ (800b304 <Adjust_Motors_By_Side_Distances+0xfbc>)
 800b2d0:	4613      	mov	r3, r2
 800b2d2:	00db      	lsls	r3, r3, #3
 800b2d4:	4413      	add	r3, r2
 800b2d6:	009b      	lsls	r3, r3, #2
 800b2d8:	440b      	add	r3, r1
 800b2da:	3304      	adds	r3, #4
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	2b04      	cmp	r3, #4
 800b2e0:	d112      	bne.n	800b308 <Adjust_Motors_By_Side_Distances+0xfc0>
 800b2e2:	7b3a      	ldrb	r2, [r7, #12]
 800b2e4:	4907      	ldr	r1, [pc, #28]	@ (800b304 <Adjust_Motors_By_Side_Distances+0xfbc>)
 800b2e6:	4613      	mov	r3, r2
 800b2e8:	00db      	lsls	r3, r3, #3
 800b2ea:	4413      	add	r3, r2
 800b2ec:	009b      	lsls	r3, r3, #2
 800b2ee:	440b      	add	r3, r1
 800b2f0:	681b      	ldr	r3, [r3, #0]
 800b2f2:	681a      	ldr	r2, [r3, #0]
 800b2f4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b2f6:	697b      	ldr	r3, [r7, #20]
 800b2f8:	440b      	add	r3, r1
 800b2fa:	6393      	str	r3, [r2, #56]	@ 0x38
 800b2fc:	e02c      	b.n	800b358 <Adjust_Motors_By_Side_Distances+0x1010>
 800b2fe:	bf00      	nop
 800b300:	20000614 	.word	0x20000614
 800b304:	20000384 	.word	0x20000384
 800b308:	7b3a      	ldrb	r2, [r7, #12]
 800b30a:	4915      	ldr	r1, [pc, #84]	@ (800b360 <Adjust_Motors_By_Side_Distances+0x1018>)
 800b30c:	4613      	mov	r3, r2
 800b30e:	00db      	lsls	r3, r3, #3
 800b310:	4413      	add	r3, r2
 800b312:	009b      	lsls	r3, r3, #2
 800b314:	440b      	add	r3, r1
 800b316:	3304      	adds	r3, #4
 800b318:	681b      	ldr	r3, [r3, #0]
 800b31a:	2b08      	cmp	r3, #8
 800b31c:	d10d      	bne.n	800b33a <Adjust_Motors_By_Side_Distances+0xff2>
 800b31e:	7b3a      	ldrb	r2, [r7, #12]
 800b320:	490f      	ldr	r1, [pc, #60]	@ (800b360 <Adjust_Motors_By_Side_Distances+0x1018>)
 800b322:	4613      	mov	r3, r2
 800b324:	00db      	lsls	r3, r3, #3
 800b326:	4413      	add	r3, r2
 800b328:	009b      	lsls	r3, r3, #2
 800b32a:	440b      	add	r3, r1
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	681a      	ldr	r2, [r3, #0]
 800b330:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b332:	697b      	ldr	r3, [r7, #20]
 800b334:	440b      	add	r3, r1
 800b336:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800b338:	e00e      	b.n	800b358 <Adjust_Motors_By_Side_Distances+0x1010>
 800b33a:	7b3a      	ldrb	r2, [r7, #12]
 800b33c:	4908      	ldr	r1, [pc, #32]	@ (800b360 <Adjust_Motors_By_Side_Distances+0x1018>)
 800b33e:	4613      	mov	r3, r2
 800b340:	00db      	lsls	r3, r3, #3
 800b342:	4413      	add	r3, r2
 800b344:	009b      	lsls	r3, r3, #2
 800b346:	440b      	add	r3, r1
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	681a      	ldr	r2, [r3, #0]
 800b34c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b34e:	697b      	ldr	r3, [r7, #20]
 800b350:	440b      	add	r3, r1
 800b352:	6413      	str	r3, [r2, #64]	@ 0x40
 800b354:	e000      	b.n	800b358 <Adjust_Motors_By_Side_Distances+0x1010>
        return;
 800b356:	bf00      	nop
    }
}
 800b358:	3744      	adds	r7, #68	@ 0x44
 800b35a:	46bd      	mov	sp, r7
 800b35c:	bd90      	pop	{r4, r7, pc}
 800b35e:	bf00      	nop
 800b360:	20000384 	.word	0x20000384

0800b364 <PID_Calculate>:
    .prev_error = 0.0f,
    .max_integral = 50.0f
};

/* Exported functions --------------------------------------------------------*/
float PID_Calculate(PIDController* pid, float error, float dt) {
 800b364:	b580      	push	{r7, lr}
 800b366:	b088      	sub	sp, #32
 800b368:	af00      	add	r7, sp, #0
 800b36a:	60f8      	str	r0, [r7, #12]
 800b36c:	ed87 0a02 	vstr	s0, [r7, #8]
 800b370:	edc7 0a01 	vstr	s1, [r7, #4]
    // 
    if (dt <= 0.001f) {
 800b374:	edd7 7a01 	vldr	s15, [r7, #4]
 800b378:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800b454 <PID_Calculate+0xf0>
 800b37c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b380:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b384:	d801      	bhi.n	800b38a <PID_Calculate+0x26>
        dt = 0.001f;  // 1ms
 800b386:	4b34      	ldr	r3, [pc, #208]	@ (800b458 <PID_Calculate+0xf4>)
 800b388:	607b      	str	r3, [r7, #4]
    }

    float proportional = pid->Kp * error;
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	edd3 7a00 	vldr	s15, [r3]
 800b390:	ed97 7a02 	vldr	s14, [r7, #8]
 800b394:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b398:	edc7 7a07 	vstr	s15, [r7, #28]

    pid->integral += error * dt;
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	ed93 7a03 	vldr	s14, [r3, #12]
 800b3a2:	edd7 6a02 	vldr	s13, [r7, #8]
 800b3a6:	edd7 7a01 	vldr	s15, [r7, #4]
 800b3aa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b3ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b3b2:	68fb      	ldr	r3, [r7, #12]
 800b3b4:	edc3 7a03 	vstr	s15, [r3, #12]
    pid->integral = fmaxf(fminf(pid->integral, pid->max_integral), -pid->max_integral);
 800b3b8:	68fb      	ldr	r3, [r7, #12]
 800b3ba:	edd3 7a03 	vldr	s15, [r3, #12]
 800b3be:	68fb      	ldr	r3, [r7, #12]
 800b3c0:	ed93 7a05 	vldr	s14, [r3, #20]
 800b3c4:	eef0 0a47 	vmov.f32	s1, s14
 800b3c8:	eeb0 0a67 	vmov.f32	s0, s15
 800b3cc:	f008 ffcd 	bl	801436a <fminf>
 800b3d0:	eeb0 7a40 	vmov.f32	s14, s0
 800b3d4:	68fb      	ldr	r3, [r7, #12]
 800b3d6:	edd3 7a05 	vldr	s15, [r3, #20]
 800b3da:	eef1 7a67 	vneg.f32	s15, s15
 800b3de:	eef0 0a67 	vmov.f32	s1, s15
 800b3e2:	eeb0 0a47 	vmov.f32	s0, s14
 800b3e6:	f008 ffa3 	bl	8014330 <fmaxf>
 800b3ea:	eef0 7a40 	vmov.f32	s15, s0
 800b3ee:	68fb      	ldr	r3, [r7, #12]
 800b3f0:	edc3 7a03 	vstr	s15, [r3, #12]

    float derivative = pid->Kd * (error - pid->prev_error) / dt;
 800b3f4:	68fb      	ldr	r3, [r7, #12]
 800b3f6:	ed93 7a02 	vldr	s14, [r3, #8]
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	edd3 7a04 	vldr	s15, [r3, #16]
 800b400:	edd7 6a02 	vldr	s13, [r7, #8]
 800b404:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800b408:	ee67 6a27 	vmul.f32	s13, s14, s15
 800b40c:	ed97 7a01 	vldr	s14, [r7, #4]
 800b410:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b414:	edc7 7a06 	vstr	s15, [r7, #24]

    float output = proportional + (pid->Ki * pid->integral) + derivative;
 800b418:	68fb      	ldr	r3, [r7, #12]
 800b41a:	ed93 7a01 	vldr	s14, [r3, #4]
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	edd3 7a03 	vldr	s15, [r3, #12]
 800b424:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b428:	edd7 7a07 	vldr	s15, [r7, #28]
 800b42c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b430:	ed97 7a06 	vldr	s14, [r7, #24]
 800b434:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b438:	edc7 7a05 	vstr	s15, [r7, #20]

    pid->prev_error = error;
 800b43c:	68fb      	ldr	r3, [r7, #12]
 800b43e:	68ba      	ldr	r2, [r7, #8]
 800b440:	611a      	str	r2, [r3, #16]

    return output;
 800b442:	697b      	ldr	r3, [r7, #20]
 800b444:	ee07 3a90 	vmov	s15, r3
}
 800b448:	eeb0 0a67 	vmov.f32	s0, s15
 800b44c:	3720      	adds	r7, #32
 800b44e:	46bd      	mov	sp, r7
 800b450:	bd80      	pop	{r7, pc}
 800b452:	bf00      	nop
 800b454:	3a83126f 	.word	0x3a83126f
 800b458:	3a83126f 	.word	0x3a83126f

0800b45c <PID_Reset>:

void PID_Reset(PIDController* pid) {
 800b45c:	b480      	push	{r7}
 800b45e:	b083      	sub	sp, #12
 800b460:	af00      	add	r7, sp, #0
 800b462:	6078      	str	r0, [r7, #4]
    pid->integral = 0.0f;
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	f04f 0200 	mov.w	r2, #0
 800b46a:	60da      	str	r2, [r3, #12]
    pid->prev_error = 0.0f;
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	f04f 0200 	mov.w	r2, #0
 800b472:	611a      	str	r2, [r3, #16]
} 
 800b474:	bf00      	nop
 800b476:	370c      	adds	r7, #12
 800b478:	46bd      	mov	sp, r7
 800b47a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b47e:	4770      	bx	lr

0800b480 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800b480:	b480      	push	{r7}
 800b482:	b083      	sub	sp, #12
 800b484:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b486:	2300      	movs	r3, #0
 800b488:	607b      	str	r3, [r7, #4]
 800b48a:	4b10      	ldr	r3, [pc, #64]	@ (800b4cc <HAL_MspInit+0x4c>)
 800b48c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b48e:	4a0f      	ldr	r2, [pc, #60]	@ (800b4cc <HAL_MspInit+0x4c>)
 800b490:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800b494:	6453      	str	r3, [r2, #68]	@ 0x44
 800b496:	4b0d      	ldr	r3, [pc, #52]	@ (800b4cc <HAL_MspInit+0x4c>)
 800b498:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b49a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b49e:	607b      	str	r3, [r7, #4]
 800b4a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800b4a2:	2300      	movs	r3, #0
 800b4a4:	603b      	str	r3, [r7, #0]
 800b4a6:	4b09      	ldr	r3, [pc, #36]	@ (800b4cc <HAL_MspInit+0x4c>)
 800b4a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b4aa:	4a08      	ldr	r2, [pc, #32]	@ (800b4cc <HAL_MspInit+0x4c>)
 800b4ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b4b0:	6413      	str	r3, [r2, #64]	@ 0x40
 800b4b2:	4b06      	ldr	r3, [pc, #24]	@ (800b4cc <HAL_MspInit+0x4c>)
 800b4b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b4b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b4ba:	603b      	str	r3, [r7, #0]
 800b4bc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800b4be:	bf00      	nop
 800b4c0:	370c      	adds	r7, #12
 800b4c2:	46bd      	mov	sp, r7
 800b4c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4c8:	4770      	bx	lr
 800b4ca:	bf00      	nop
 800b4cc:	40023800 	.word	0x40023800

0800b4d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800b4d0:	b480      	push	{r7}
 800b4d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800b4d4:	bf00      	nop
 800b4d6:	e7fd      	b.n	800b4d4 <NMI_Handler+0x4>

0800b4d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800b4d8:	b480      	push	{r7}
 800b4da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800b4dc:	bf00      	nop
 800b4de:	e7fd      	b.n	800b4dc <HardFault_Handler+0x4>

0800b4e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800b4e0:	b480      	push	{r7}
 800b4e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800b4e4:	bf00      	nop
 800b4e6:	e7fd      	b.n	800b4e4 <MemManage_Handler+0x4>

0800b4e8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800b4e8:	b480      	push	{r7}
 800b4ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800b4ec:	bf00      	nop
 800b4ee:	e7fd      	b.n	800b4ec <BusFault_Handler+0x4>

0800b4f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800b4f0:	b480      	push	{r7}
 800b4f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800b4f4:	bf00      	nop
 800b4f6:	e7fd      	b.n	800b4f4 <UsageFault_Handler+0x4>

0800b4f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800b4f8:	b480      	push	{r7}
 800b4fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800b4fc:	bf00      	nop
 800b4fe:	46bd      	mov	sp, r7
 800b500:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b504:	4770      	bx	lr

0800b506 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800b506:	b480      	push	{r7}
 800b508:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800b50a:	bf00      	nop
 800b50c:	46bd      	mov	sp, r7
 800b50e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b512:	4770      	bx	lr

0800b514 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800b514:	b480      	push	{r7}
 800b516:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800b518:	bf00      	nop
 800b51a:	46bd      	mov	sp, r7
 800b51c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b520:	4770      	bx	lr

0800b522 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800b522:	b580      	push	{r7, lr}
 800b524:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800b526:	f001 fe7f 	bl	800d228 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800b52a:	bf00      	nop
 800b52c:	bd80      	pop	{r7, pc}
	...

0800b530 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800b530:	b580      	push	{r7, lr}
 800b532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800b534:	4802      	ldr	r0, [pc, #8]	@ (800b540 <USART1_IRQHandler+0x10>)
 800b536:	f005 f9c3 	bl	80108c0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800b53a:	bf00      	nop
 800b53c:	bd80      	pop	{r7, pc}
 800b53e:	bf00      	nop
 800b540:	200009ec 	.word	0x200009ec

0800b544 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800b544:	b580      	push	{r7, lr}
 800b546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800b548:	4802      	ldr	r0, [pc, #8]	@ (800b554 <USART2_IRQHandler+0x10>)
 800b54a:	f005 f9b9 	bl	80108c0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800b54e:	bf00      	nop
 800b550:	bd80      	pop	{r7, pc}
 800b552:	bf00      	nop
 800b554:	20000a34 	.word	0x20000a34

0800b558 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800b558:	b580      	push	{r7, lr}
 800b55a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800b55c:	4802      	ldr	r0, [pc, #8]	@ (800b568 <USART3_IRQHandler+0x10>)
 800b55e:	f005 f9af 	bl	80108c0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800b562:	bf00      	nop
 800b564:	bd80      	pop	{r7, pc}
 800b566:	bf00      	nop
 800b568:	20000a7c 	.word	0x20000a7c

0800b56c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800b56c:	b580      	push	{r7, lr}
 800b56e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Echo_3_Pin);
 800b570:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800b574:	f002 fa0e 	bl	800d994 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Echo_2_Pin);
 800b578:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800b57c:	f002 fa0a 	bl	800d994 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800b580:	bf00      	nop
 800b582:	bd80      	pop	{r7, pc}

0800b584 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 800b584:	b580      	push	{r7, lr}
 800b586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 800b588:	4802      	ldr	r0, [pc, #8]	@ (800b594 <UART4_IRQHandler+0x10>)
 800b58a:	f005 f999 	bl	80108c0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 800b58e:	bf00      	nop
 800b590:	bd80      	pop	{r7, pc}
 800b592:	bf00      	nop
 800b594:	2000095c 	.word	0x2000095c

0800b598 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 800b598:	b580      	push	{r7, lr}
 800b59a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 800b59c:	4802      	ldr	r0, [pc, #8]	@ (800b5a8 <UART5_IRQHandler+0x10>)
 800b59e:	f005 f98f 	bl	80108c0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 800b5a2:	bf00      	nop
 800b5a4:	bd80      	pop	{r7, pc}
 800b5a6:	bf00      	nop
 800b5a8:	200009a4 	.word	0x200009a4

0800b5ac <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 800b5ac:	b580      	push	{r7, lr}
 800b5ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 800b5b0:	4802      	ldr	r0, [pc, #8]	@ (800b5bc <USART6_IRQHandler+0x10>)
 800b5b2:	f005 f985 	bl	80108c0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800b5b6:	bf00      	nop
 800b5b8:	bd80      	pop	{r7, pc}
 800b5ba:	bf00      	nop
 800b5bc:	20000ac4 	.word	0x20000ac4

0800b5c0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800b5c0:	b480      	push	{r7}
 800b5c2:	af00      	add	r7, sp, #0
  return 1;
 800b5c4:	2301      	movs	r3, #1
}
 800b5c6:	4618      	mov	r0, r3
 800b5c8:	46bd      	mov	sp, r7
 800b5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ce:	4770      	bx	lr

0800b5d0 <_kill>:

int _kill(int pid, int sig)
{
 800b5d0:	b580      	push	{r7, lr}
 800b5d2:	b082      	sub	sp, #8
 800b5d4:	af00      	add	r7, sp, #0
 800b5d6:	6078      	str	r0, [r7, #4]
 800b5d8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800b5da:	f007 f86d 	bl	80126b8 <__errno>
 800b5de:	4603      	mov	r3, r0
 800b5e0:	2216      	movs	r2, #22
 800b5e2:	601a      	str	r2, [r3, #0]
  return -1;
 800b5e4:	f04f 33ff 	mov.w	r3, #4294967295
}
 800b5e8:	4618      	mov	r0, r3
 800b5ea:	3708      	adds	r7, #8
 800b5ec:	46bd      	mov	sp, r7
 800b5ee:	bd80      	pop	{r7, pc}

0800b5f0 <_exit>:

void _exit (int status)
{
 800b5f0:	b580      	push	{r7, lr}
 800b5f2:	b082      	sub	sp, #8
 800b5f4:	af00      	add	r7, sp, #0
 800b5f6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800b5f8:	f04f 31ff 	mov.w	r1, #4294967295
 800b5fc:	6878      	ldr	r0, [r7, #4]
 800b5fe:	f7ff ffe7 	bl	800b5d0 <_kill>
  while (1) {}    /* Make sure we hang here */
 800b602:	bf00      	nop
 800b604:	e7fd      	b.n	800b602 <_exit+0x12>

0800b606 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800b606:	b580      	push	{r7, lr}
 800b608:	b086      	sub	sp, #24
 800b60a:	af00      	add	r7, sp, #0
 800b60c:	60f8      	str	r0, [r7, #12]
 800b60e:	60b9      	str	r1, [r7, #8]
 800b610:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800b612:	2300      	movs	r3, #0
 800b614:	617b      	str	r3, [r7, #20]
 800b616:	e00a      	b.n	800b62e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800b618:	f3af 8000 	nop.w
 800b61c:	4601      	mov	r1, r0
 800b61e:	68bb      	ldr	r3, [r7, #8]
 800b620:	1c5a      	adds	r2, r3, #1
 800b622:	60ba      	str	r2, [r7, #8]
 800b624:	b2ca      	uxtb	r2, r1
 800b626:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800b628:	697b      	ldr	r3, [r7, #20]
 800b62a:	3301      	adds	r3, #1
 800b62c:	617b      	str	r3, [r7, #20]
 800b62e:	697a      	ldr	r2, [r7, #20]
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	429a      	cmp	r2, r3
 800b634:	dbf0      	blt.n	800b618 <_read+0x12>
  }

  return len;
 800b636:	687b      	ldr	r3, [r7, #4]
}
 800b638:	4618      	mov	r0, r3
 800b63a:	3718      	adds	r7, #24
 800b63c:	46bd      	mov	sp, r7
 800b63e:	bd80      	pop	{r7, pc}

0800b640 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800b640:	b580      	push	{r7, lr}
 800b642:	b086      	sub	sp, #24
 800b644:	af00      	add	r7, sp, #0
 800b646:	60f8      	str	r0, [r7, #12]
 800b648:	60b9      	str	r1, [r7, #8]
 800b64a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800b64c:	2300      	movs	r3, #0
 800b64e:	617b      	str	r3, [r7, #20]
 800b650:	e009      	b.n	800b666 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800b652:	68bb      	ldr	r3, [r7, #8]
 800b654:	1c5a      	adds	r2, r3, #1
 800b656:	60ba      	str	r2, [r7, #8]
 800b658:	781b      	ldrb	r3, [r3, #0]
 800b65a:	4618      	mov	r0, r3
 800b65c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800b660:	697b      	ldr	r3, [r7, #20]
 800b662:	3301      	adds	r3, #1
 800b664:	617b      	str	r3, [r7, #20]
 800b666:	697a      	ldr	r2, [r7, #20]
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	429a      	cmp	r2, r3
 800b66c:	dbf1      	blt.n	800b652 <_write+0x12>
  }
  return len;
 800b66e:	687b      	ldr	r3, [r7, #4]
}
 800b670:	4618      	mov	r0, r3
 800b672:	3718      	adds	r7, #24
 800b674:	46bd      	mov	sp, r7
 800b676:	bd80      	pop	{r7, pc}

0800b678 <_close>:

int _close(int file)
{
 800b678:	b480      	push	{r7}
 800b67a:	b083      	sub	sp, #12
 800b67c:	af00      	add	r7, sp, #0
 800b67e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800b680:	f04f 33ff 	mov.w	r3, #4294967295
}
 800b684:	4618      	mov	r0, r3
 800b686:	370c      	adds	r7, #12
 800b688:	46bd      	mov	sp, r7
 800b68a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b68e:	4770      	bx	lr

0800b690 <_fstat>:


int _fstat(int file, struct stat *st)
{
 800b690:	b480      	push	{r7}
 800b692:	b083      	sub	sp, #12
 800b694:	af00      	add	r7, sp, #0
 800b696:	6078      	str	r0, [r7, #4]
 800b698:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800b69a:	683b      	ldr	r3, [r7, #0]
 800b69c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800b6a0:	605a      	str	r2, [r3, #4]
  return 0;
 800b6a2:	2300      	movs	r3, #0
}
 800b6a4:	4618      	mov	r0, r3
 800b6a6:	370c      	adds	r7, #12
 800b6a8:	46bd      	mov	sp, r7
 800b6aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ae:	4770      	bx	lr

0800b6b0 <_isatty>:

int _isatty(int file)
{
 800b6b0:	b480      	push	{r7}
 800b6b2:	b083      	sub	sp, #12
 800b6b4:	af00      	add	r7, sp, #0
 800b6b6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800b6b8:	2301      	movs	r3, #1
}
 800b6ba:	4618      	mov	r0, r3
 800b6bc:	370c      	adds	r7, #12
 800b6be:	46bd      	mov	sp, r7
 800b6c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6c4:	4770      	bx	lr

0800b6c6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800b6c6:	b480      	push	{r7}
 800b6c8:	b085      	sub	sp, #20
 800b6ca:	af00      	add	r7, sp, #0
 800b6cc:	60f8      	str	r0, [r7, #12]
 800b6ce:	60b9      	str	r1, [r7, #8]
 800b6d0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800b6d2:	2300      	movs	r3, #0
}
 800b6d4:	4618      	mov	r0, r3
 800b6d6:	3714      	adds	r7, #20
 800b6d8:	46bd      	mov	sp, r7
 800b6da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6de:	4770      	bx	lr

0800b6e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800b6e0:	b580      	push	{r7, lr}
 800b6e2:	b086      	sub	sp, #24
 800b6e4:	af00      	add	r7, sp, #0
 800b6e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800b6e8:	4a14      	ldr	r2, [pc, #80]	@ (800b73c <_sbrk+0x5c>)
 800b6ea:	4b15      	ldr	r3, [pc, #84]	@ (800b740 <_sbrk+0x60>)
 800b6ec:	1ad3      	subs	r3, r2, r3
 800b6ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800b6f0:	697b      	ldr	r3, [r7, #20]
 800b6f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800b6f4:	4b13      	ldr	r3, [pc, #76]	@ (800b744 <_sbrk+0x64>)
 800b6f6:	681b      	ldr	r3, [r3, #0]
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	d102      	bne.n	800b702 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800b6fc:	4b11      	ldr	r3, [pc, #68]	@ (800b744 <_sbrk+0x64>)
 800b6fe:	4a12      	ldr	r2, [pc, #72]	@ (800b748 <_sbrk+0x68>)
 800b700:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800b702:	4b10      	ldr	r3, [pc, #64]	@ (800b744 <_sbrk+0x64>)
 800b704:	681a      	ldr	r2, [r3, #0]
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	4413      	add	r3, r2
 800b70a:	693a      	ldr	r2, [r7, #16]
 800b70c:	429a      	cmp	r2, r3
 800b70e:	d207      	bcs.n	800b720 <_sbrk+0x40>
  {
    errno = ENOMEM;
 800b710:	f006 ffd2 	bl	80126b8 <__errno>
 800b714:	4603      	mov	r3, r0
 800b716:	220c      	movs	r2, #12
 800b718:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800b71a:	f04f 33ff 	mov.w	r3, #4294967295
 800b71e:	e009      	b.n	800b734 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800b720:	4b08      	ldr	r3, [pc, #32]	@ (800b744 <_sbrk+0x64>)
 800b722:	681b      	ldr	r3, [r3, #0]
 800b724:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800b726:	4b07      	ldr	r3, [pc, #28]	@ (800b744 <_sbrk+0x64>)
 800b728:	681a      	ldr	r2, [r3, #0]
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	4413      	add	r3, r2
 800b72e:	4a05      	ldr	r2, [pc, #20]	@ (800b744 <_sbrk+0x64>)
 800b730:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800b732:	68fb      	ldr	r3, [r7, #12]
}
 800b734:	4618      	mov	r0, r3
 800b736:	3718      	adds	r7, #24
 800b738:	46bd      	mov	sp, r7
 800b73a:	bd80      	pop	{r7, pc}
 800b73c:	20020000 	.word	0x20020000
 800b740:	00000400 	.word	0x00000400
 800b744:	20000618 	.word	0x20000618
 800b748:	20000c60 	.word	0x20000c60

0800b74c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800b74c:	b480      	push	{r7}
 800b74e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800b750:	4b06      	ldr	r3, [pc, #24]	@ (800b76c <SystemInit+0x20>)
 800b752:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b756:	4a05      	ldr	r2, [pc, #20]	@ (800b76c <SystemInit+0x20>)
 800b758:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800b75c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800b760:	bf00      	nop
 800b762:	46bd      	mov	sp, r7
 800b764:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b768:	4770      	bx	lr
 800b76a:	bf00      	nop
 800b76c:	e000ed00 	.word	0xe000ed00

0800b770 <MX_TIM1_Init>:
TIM_HandleTypeDef htim9;
TIM_HandleTypeDef htim10;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800b770:	b580      	push	{r7, lr}
 800b772:	b08c      	sub	sp, #48	@ 0x30
 800b774:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800b776:	f107 030c 	add.w	r3, r7, #12
 800b77a:	2224      	movs	r2, #36	@ 0x24
 800b77c:	2100      	movs	r1, #0
 800b77e:	4618      	mov	r0, r3
 800b780:	f006 ff38 	bl	80125f4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800b784:	1d3b      	adds	r3, r7, #4
 800b786:	2200      	movs	r2, #0
 800b788:	601a      	str	r2, [r3, #0]
 800b78a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800b78c:	4b22      	ldr	r3, [pc, #136]	@ (800b818 <MX_TIM1_Init+0xa8>)
 800b78e:	4a23      	ldr	r2, [pc, #140]	@ (800b81c <MX_TIM1_Init+0xac>)
 800b790:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800b792:	4b21      	ldr	r3, [pc, #132]	@ (800b818 <MX_TIM1_Init+0xa8>)
 800b794:	2200      	movs	r2, #0
 800b796:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800b798:	4b1f      	ldr	r3, [pc, #124]	@ (800b818 <MX_TIM1_Init+0xa8>)
 800b79a:	2200      	movs	r2, #0
 800b79c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800b79e:	4b1e      	ldr	r3, [pc, #120]	@ (800b818 <MX_TIM1_Init+0xa8>)
 800b7a0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800b7a4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800b7a6:	4b1c      	ldr	r3, [pc, #112]	@ (800b818 <MX_TIM1_Init+0xa8>)
 800b7a8:	2200      	movs	r2, #0
 800b7aa:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800b7ac:	4b1a      	ldr	r3, [pc, #104]	@ (800b818 <MX_TIM1_Init+0xa8>)
 800b7ae:	2200      	movs	r2, #0
 800b7b0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800b7b2:	4b19      	ldr	r3, [pc, #100]	@ (800b818 <MX_TIM1_Init+0xa8>)
 800b7b4:	2200      	movs	r2, #0
 800b7b6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800b7b8:	2301      	movs	r3, #1
 800b7ba:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800b7bc:	2300      	movs	r3, #0
 800b7be:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800b7c0:	2301      	movs	r3, #1
 800b7c2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800b7c4:	2300      	movs	r3, #0
 800b7c6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 800b7c8:	230f      	movs	r3, #15
 800b7ca:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800b7cc:	2300      	movs	r3, #0
 800b7ce:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800b7d0:	2301      	movs	r3, #1
 800b7d2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800b7d4:	2300      	movs	r3, #0
 800b7d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 15;
 800b7d8:	230f      	movs	r3, #15
 800b7da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 800b7dc:	f107 030c 	add.w	r3, r7, #12
 800b7e0:	4619      	mov	r1, r3
 800b7e2:	480d      	ldr	r0, [pc, #52]	@ (800b818 <MX_TIM1_Init+0xa8>)
 800b7e4:	f004 f8c4 	bl	800f970 <HAL_TIM_Encoder_Init>
 800b7e8:	4603      	mov	r3, r0
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	d001      	beq.n	800b7f2 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 800b7ee:	f7fc fa2f 	bl	8007c50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800b7f2:	2300      	movs	r3, #0
 800b7f4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800b7f6:	2300      	movs	r3, #0
 800b7f8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800b7fa:	1d3b      	adds	r3, r7, #4
 800b7fc:	4619      	mov	r1, r3
 800b7fe:	4806      	ldr	r0, [pc, #24]	@ (800b818 <MX_TIM1_Init+0xa8>)
 800b800:	f004 fe90 	bl	8010524 <HAL_TIMEx_MasterConfigSynchronization>
 800b804:	4603      	mov	r3, r0
 800b806:	2b00      	cmp	r3, #0
 800b808:	d001      	beq.n	800b80e <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 800b80a:	f7fc fa21 	bl	8007c50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800b80e:	bf00      	nop
 800b810:	3730      	adds	r7, #48	@ 0x30
 800b812:	46bd      	mov	sp, r7
 800b814:	bd80      	pop	{r7, pc}
 800b816:	bf00      	nop
 800b818:	2000061c 	.word	0x2000061c
 800b81c:	40010000 	.word	0x40010000

0800b820 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800b820:	b580      	push	{r7, lr}
 800b822:	b08c      	sub	sp, #48	@ 0x30
 800b824:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800b826:	f107 030c 	add.w	r3, r7, #12
 800b82a:	2224      	movs	r2, #36	@ 0x24
 800b82c:	2100      	movs	r1, #0
 800b82e:	4618      	mov	r0, r3
 800b830:	f006 fee0 	bl	80125f4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800b834:	1d3b      	adds	r3, r7, #4
 800b836:	2200      	movs	r2, #0
 800b838:	601a      	str	r2, [r3, #0]
 800b83a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800b83c:	4b21      	ldr	r3, [pc, #132]	@ (800b8c4 <MX_TIM2_Init+0xa4>)
 800b83e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800b842:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800b844:	4b1f      	ldr	r3, [pc, #124]	@ (800b8c4 <MX_TIM2_Init+0xa4>)
 800b846:	2200      	movs	r2, #0
 800b848:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800b84a:	4b1e      	ldr	r3, [pc, #120]	@ (800b8c4 <MX_TIM2_Init+0xa4>)
 800b84c:	2200      	movs	r2, #0
 800b84e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800b850:	4b1c      	ldr	r3, [pc, #112]	@ (800b8c4 <MX_TIM2_Init+0xa4>)
 800b852:	f04f 32ff 	mov.w	r2, #4294967295
 800b856:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800b858:	4b1a      	ldr	r3, [pc, #104]	@ (800b8c4 <MX_TIM2_Init+0xa4>)
 800b85a:	2200      	movs	r2, #0
 800b85c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800b85e:	4b19      	ldr	r3, [pc, #100]	@ (800b8c4 <MX_TIM2_Init+0xa4>)
 800b860:	2200      	movs	r2, #0
 800b862:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800b864:	2301      	movs	r3, #1
 800b866:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800b868:	2300      	movs	r3, #0
 800b86a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800b86c:	2301      	movs	r3, #1
 800b86e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800b870:	2300      	movs	r3, #0
 800b872:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 800b874:	230f      	movs	r3, #15
 800b876:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800b878:	2300      	movs	r3, #0
 800b87a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800b87c:	2301      	movs	r3, #1
 800b87e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800b880:	2300      	movs	r3, #0
 800b882:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 15;
 800b884:	230f      	movs	r3, #15
 800b886:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 800b888:	f107 030c 	add.w	r3, r7, #12
 800b88c:	4619      	mov	r1, r3
 800b88e:	480d      	ldr	r0, [pc, #52]	@ (800b8c4 <MX_TIM2_Init+0xa4>)
 800b890:	f004 f86e 	bl	800f970 <HAL_TIM_Encoder_Init>
 800b894:	4603      	mov	r3, r0
 800b896:	2b00      	cmp	r3, #0
 800b898:	d001      	beq.n	800b89e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800b89a:	f7fc f9d9 	bl	8007c50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800b89e:	2300      	movs	r3, #0
 800b8a0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800b8a2:	2300      	movs	r3, #0
 800b8a4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800b8a6:	1d3b      	adds	r3, r7, #4
 800b8a8:	4619      	mov	r1, r3
 800b8aa:	4806      	ldr	r0, [pc, #24]	@ (800b8c4 <MX_TIM2_Init+0xa4>)
 800b8ac:	f004 fe3a 	bl	8010524 <HAL_TIMEx_MasterConfigSynchronization>
 800b8b0:	4603      	mov	r3, r0
 800b8b2:	2b00      	cmp	r3, #0
 800b8b4:	d001      	beq.n	800b8ba <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800b8b6:	f7fc f9cb 	bl	8007c50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800b8ba:	bf00      	nop
 800b8bc:	3730      	adds	r7, #48	@ 0x30
 800b8be:	46bd      	mov	sp, r7
 800b8c0:	bd80      	pop	{r7, pc}
 800b8c2:	bf00      	nop
 800b8c4:	20000664 	.word	0x20000664

0800b8c8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800b8c8:	b580      	push	{r7, lr}
 800b8ca:	b08c      	sub	sp, #48	@ 0x30
 800b8cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800b8ce:	f107 030c 	add.w	r3, r7, #12
 800b8d2:	2224      	movs	r2, #36	@ 0x24
 800b8d4:	2100      	movs	r1, #0
 800b8d6:	4618      	mov	r0, r3
 800b8d8:	f006 fe8c 	bl	80125f4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800b8dc:	1d3b      	adds	r3, r7, #4
 800b8de:	2200      	movs	r2, #0
 800b8e0:	601a      	str	r2, [r3, #0]
 800b8e2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800b8e4:	4b20      	ldr	r3, [pc, #128]	@ (800b968 <MX_TIM3_Init+0xa0>)
 800b8e6:	4a21      	ldr	r2, [pc, #132]	@ (800b96c <MX_TIM3_Init+0xa4>)
 800b8e8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800b8ea:	4b1f      	ldr	r3, [pc, #124]	@ (800b968 <MX_TIM3_Init+0xa0>)
 800b8ec:	2200      	movs	r2, #0
 800b8ee:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800b8f0:	4b1d      	ldr	r3, [pc, #116]	@ (800b968 <MX_TIM3_Init+0xa0>)
 800b8f2:	2200      	movs	r2, #0
 800b8f4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800b8f6:	4b1c      	ldr	r3, [pc, #112]	@ (800b968 <MX_TIM3_Init+0xa0>)
 800b8f8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800b8fc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800b8fe:	4b1a      	ldr	r3, [pc, #104]	@ (800b968 <MX_TIM3_Init+0xa0>)
 800b900:	2200      	movs	r2, #0
 800b902:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800b904:	4b18      	ldr	r3, [pc, #96]	@ (800b968 <MX_TIM3_Init+0xa0>)
 800b906:	2200      	movs	r2, #0
 800b908:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800b90a:	2301      	movs	r3, #1
 800b90c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800b90e:	2300      	movs	r3, #0
 800b910:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800b912:	2301      	movs	r3, #1
 800b914:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800b916:	2300      	movs	r3, #0
 800b918:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 800b91a:	230f      	movs	r3, #15
 800b91c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800b91e:	2300      	movs	r3, #0
 800b920:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800b922:	2301      	movs	r3, #1
 800b924:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800b926:	2300      	movs	r3, #0
 800b928:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 15;
 800b92a:	230f      	movs	r3, #15
 800b92c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800b92e:	f107 030c 	add.w	r3, r7, #12
 800b932:	4619      	mov	r1, r3
 800b934:	480c      	ldr	r0, [pc, #48]	@ (800b968 <MX_TIM3_Init+0xa0>)
 800b936:	f004 f81b 	bl	800f970 <HAL_TIM_Encoder_Init>
 800b93a:	4603      	mov	r3, r0
 800b93c:	2b00      	cmp	r3, #0
 800b93e:	d001      	beq.n	800b944 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 800b940:	f7fc f986 	bl	8007c50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800b944:	2300      	movs	r3, #0
 800b946:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800b948:	2300      	movs	r3, #0
 800b94a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800b94c:	1d3b      	adds	r3, r7, #4
 800b94e:	4619      	mov	r1, r3
 800b950:	4805      	ldr	r0, [pc, #20]	@ (800b968 <MX_TIM3_Init+0xa0>)
 800b952:	f004 fde7 	bl	8010524 <HAL_TIMEx_MasterConfigSynchronization>
 800b956:	4603      	mov	r3, r0
 800b958:	2b00      	cmp	r3, #0
 800b95a:	d001      	beq.n	800b960 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 800b95c:	f7fc f978 	bl	8007c50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800b960:	bf00      	nop
 800b962:	3730      	adds	r7, #48	@ 0x30
 800b964:	46bd      	mov	sp, r7
 800b966:	bd80      	pop	{r7, pc}
 800b968:	200006ac 	.word	0x200006ac
 800b96c:	40000400 	.word	0x40000400

0800b970 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800b970:	b580      	push	{r7, lr}
 800b972:	b08c      	sub	sp, #48	@ 0x30
 800b974:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800b976:	f107 030c 	add.w	r3, r7, #12
 800b97a:	2224      	movs	r2, #36	@ 0x24
 800b97c:	2100      	movs	r1, #0
 800b97e:	4618      	mov	r0, r3
 800b980:	f006 fe38 	bl	80125f4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800b984:	1d3b      	adds	r3, r7, #4
 800b986:	2200      	movs	r2, #0
 800b988:	601a      	str	r2, [r3, #0]
 800b98a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800b98c:	4b20      	ldr	r3, [pc, #128]	@ (800ba10 <MX_TIM4_Init+0xa0>)
 800b98e:	4a21      	ldr	r2, [pc, #132]	@ (800ba14 <MX_TIM4_Init+0xa4>)
 800b990:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800b992:	4b1f      	ldr	r3, [pc, #124]	@ (800ba10 <MX_TIM4_Init+0xa0>)
 800b994:	2200      	movs	r2, #0
 800b996:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800b998:	4b1d      	ldr	r3, [pc, #116]	@ (800ba10 <MX_TIM4_Init+0xa0>)
 800b99a:	2200      	movs	r2, #0
 800b99c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800b99e:	4b1c      	ldr	r3, [pc, #112]	@ (800ba10 <MX_TIM4_Init+0xa0>)
 800b9a0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800b9a4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800b9a6:	4b1a      	ldr	r3, [pc, #104]	@ (800ba10 <MX_TIM4_Init+0xa0>)
 800b9a8:	2200      	movs	r2, #0
 800b9aa:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800b9ac:	4b18      	ldr	r3, [pc, #96]	@ (800ba10 <MX_TIM4_Init+0xa0>)
 800b9ae:	2200      	movs	r2, #0
 800b9b0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800b9b2:	2301      	movs	r3, #1
 800b9b4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800b9b6:	2300      	movs	r3, #0
 800b9b8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800b9ba:	2301      	movs	r3, #1
 800b9bc:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800b9be:	2300      	movs	r3, #0
 800b9c0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 800b9c2:	230f      	movs	r3, #15
 800b9c4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800b9c6:	2300      	movs	r3, #0
 800b9c8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800b9ca:	2301      	movs	r3, #1
 800b9cc:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800b9ce:	2300      	movs	r3, #0
 800b9d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800b9d2:	2300      	movs	r3, #0
 800b9d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800b9d6:	f107 030c 	add.w	r3, r7, #12
 800b9da:	4619      	mov	r1, r3
 800b9dc:	480c      	ldr	r0, [pc, #48]	@ (800ba10 <MX_TIM4_Init+0xa0>)
 800b9de:	f003 ffc7 	bl	800f970 <HAL_TIM_Encoder_Init>
 800b9e2:	4603      	mov	r3, r0
 800b9e4:	2b00      	cmp	r3, #0
 800b9e6:	d001      	beq.n	800b9ec <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 800b9e8:	f7fc f932 	bl	8007c50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800b9ec:	2300      	movs	r3, #0
 800b9ee:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800b9f0:	2300      	movs	r3, #0
 800b9f2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800b9f4:	1d3b      	adds	r3, r7, #4
 800b9f6:	4619      	mov	r1, r3
 800b9f8:	4805      	ldr	r0, [pc, #20]	@ (800ba10 <MX_TIM4_Init+0xa0>)
 800b9fa:	f004 fd93 	bl	8010524 <HAL_TIMEx_MasterConfigSynchronization>
 800b9fe:	4603      	mov	r3, r0
 800ba00:	2b00      	cmp	r3, #0
 800ba02:	d001      	beq.n	800ba08 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 800ba04:	f7fc f924 	bl	8007c50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800ba08:	bf00      	nop
 800ba0a:	3730      	adds	r7, #48	@ 0x30
 800ba0c:	46bd      	mov	sp, r7
 800ba0e:	bd80      	pop	{r7, pc}
 800ba10:	200006f4 	.word	0x200006f4
 800ba14:	40000800 	.word	0x40000800

0800ba18 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 800ba18:	b580      	push	{r7, lr}
 800ba1a:	b08e      	sub	sp, #56	@ 0x38
 800ba1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800ba1e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800ba22:	2200      	movs	r2, #0
 800ba24:	601a      	str	r2, [r3, #0]
 800ba26:	605a      	str	r2, [r3, #4]
 800ba28:	609a      	str	r2, [r3, #8]
 800ba2a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800ba2c:	f107 0320 	add.w	r3, r7, #32
 800ba30:	2200      	movs	r2, #0
 800ba32:	601a      	str	r2, [r3, #0]
 800ba34:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800ba36:	1d3b      	adds	r3, r7, #4
 800ba38:	2200      	movs	r2, #0
 800ba3a:	601a      	str	r2, [r3, #0]
 800ba3c:	605a      	str	r2, [r3, #4]
 800ba3e:	609a      	str	r2, [r3, #8]
 800ba40:	60da      	str	r2, [r3, #12]
 800ba42:	611a      	str	r2, [r3, #16]
 800ba44:	615a      	str	r2, [r3, #20]
 800ba46:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800ba48:	4b3d      	ldr	r3, [pc, #244]	@ (800bb40 <MX_TIM5_Init+0x128>)
 800ba4a:	4a3e      	ldr	r2, [pc, #248]	@ (800bb44 <MX_TIM5_Init+0x12c>)
 800ba4c:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 84-1;
 800ba4e:	4b3c      	ldr	r3, [pc, #240]	@ (800bb40 <MX_TIM5_Init+0x128>)
 800ba50:	2253      	movs	r2, #83	@ 0x53
 800ba52:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800ba54:	4b3a      	ldr	r3, [pc, #232]	@ (800bb40 <MX_TIM5_Init+0x128>)
 800ba56:	2200      	movs	r2, #0
 800ba58:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 10000-1;
 800ba5a:	4b39      	ldr	r3, [pc, #228]	@ (800bb40 <MX_TIM5_Init+0x128>)
 800ba5c:	f242 720f 	movw	r2, #9999	@ 0x270f
 800ba60:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800ba62:	4b37      	ldr	r3, [pc, #220]	@ (800bb40 <MX_TIM5_Init+0x128>)
 800ba64:	2200      	movs	r2, #0
 800ba66:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800ba68:	4b35      	ldr	r3, [pc, #212]	@ (800bb40 <MX_TIM5_Init+0x128>)
 800ba6a:	2200      	movs	r2, #0
 800ba6c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800ba6e:	4834      	ldr	r0, [pc, #208]	@ (800bb40 <MX_TIM5_Init+0x128>)
 800ba70:	f003 fda4 	bl	800f5bc <HAL_TIM_Base_Init>
 800ba74:	4603      	mov	r3, r0
 800ba76:	2b00      	cmp	r3, #0
 800ba78:	d001      	beq.n	800ba7e <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 800ba7a:	f7fc f8e9 	bl	8007c50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800ba7e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800ba82:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800ba84:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800ba88:	4619      	mov	r1, r3
 800ba8a:	482d      	ldr	r0, [pc, #180]	@ (800bb40 <MX_TIM5_Init+0x128>)
 800ba8c:	f004 f966 	bl	800fd5c <HAL_TIM_ConfigClockSource>
 800ba90:	4603      	mov	r3, r0
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	d001      	beq.n	800ba9a <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 800ba96:	f7fc f8db 	bl	8007c50 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 800ba9a:	4829      	ldr	r0, [pc, #164]	@ (800bb40 <MX_TIM5_Init+0x128>)
 800ba9c:	f003 fe46 	bl	800f72c <HAL_TIM_PWM_Init>
 800baa0:	4603      	mov	r3, r0
 800baa2:	2b00      	cmp	r3, #0
 800baa4:	d001      	beq.n	800baaa <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 800baa6:	f7fc f8d3 	bl	8007c50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800baaa:	2300      	movs	r3, #0
 800baac:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800baae:	2300      	movs	r3, #0
 800bab0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800bab2:	f107 0320 	add.w	r3, r7, #32
 800bab6:	4619      	mov	r1, r3
 800bab8:	4821      	ldr	r0, [pc, #132]	@ (800bb40 <MX_TIM5_Init+0x128>)
 800baba:	f004 fd33 	bl	8010524 <HAL_TIMEx_MasterConfigSynchronization>
 800babe:	4603      	mov	r3, r0
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d001      	beq.n	800bac8 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 800bac4:	f7fc f8c4 	bl	8007c50 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800bac8:	2360      	movs	r3, #96	@ 0x60
 800baca:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800bacc:	2300      	movs	r3, #0
 800bace:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800bad0:	2300      	movs	r3, #0
 800bad2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800bad4:	2300      	movs	r3, #0
 800bad6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800bad8:	1d3b      	adds	r3, r7, #4
 800bada:	2200      	movs	r2, #0
 800badc:	4619      	mov	r1, r3
 800bade:	4818      	ldr	r0, [pc, #96]	@ (800bb40 <MX_TIM5_Init+0x128>)
 800bae0:	f004 f87a 	bl	800fbd8 <HAL_TIM_PWM_ConfigChannel>
 800bae4:	4603      	mov	r3, r0
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	d001      	beq.n	800baee <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 800baea:	f7fc f8b1 	bl	8007c50 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800baee:	1d3b      	adds	r3, r7, #4
 800baf0:	2204      	movs	r2, #4
 800baf2:	4619      	mov	r1, r3
 800baf4:	4812      	ldr	r0, [pc, #72]	@ (800bb40 <MX_TIM5_Init+0x128>)
 800baf6:	f004 f86f 	bl	800fbd8 <HAL_TIM_PWM_ConfigChannel>
 800bafa:	4603      	mov	r3, r0
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	d001      	beq.n	800bb04 <MX_TIM5_Init+0xec>
  {
    Error_Handler();
 800bb00:	f7fc f8a6 	bl	8007c50 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800bb04:	1d3b      	adds	r3, r7, #4
 800bb06:	2208      	movs	r2, #8
 800bb08:	4619      	mov	r1, r3
 800bb0a:	480d      	ldr	r0, [pc, #52]	@ (800bb40 <MX_TIM5_Init+0x128>)
 800bb0c:	f004 f864 	bl	800fbd8 <HAL_TIM_PWM_ConfigChannel>
 800bb10:	4603      	mov	r3, r0
 800bb12:	2b00      	cmp	r3, #0
 800bb14:	d001      	beq.n	800bb1a <MX_TIM5_Init+0x102>
  {
    Error_Handler();
 800bb16:	f7fc f89b 	bl	8007c50 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800bb1a:	1d3b      	adds	r3, r7, #4
 800bb1c:	220c      	movs	r2, #12
 800bb1e:	4619      	mov	r1, r3
 800bb20:	4807      	ldr	r0, [pc, #28]	@ (800bb40 <MX_TIM5_Init+0x128>)
 800bb22:	f004 f859 	bl	800fbd8 <HAL_TIM_PWM_ConfigChannel>
 800bb26:	4603      	mov	r3, r0
 800bb28:	2b00      	cmp	r3, #0
 800bb2a:	d001      	beq.n	800bb30 <MX_TIM5_Init+0x118>
  {
    Error_Handler();
 800bb2c:	f7fc f890 	bl	8007c50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 800bb30:	4803      	ldr	r0, [pc, #12]	@ (800bb40 <MX_TIM5_Init+0x128>)
 800bb32:	f000 fb2b 	bl	800c18c <HAL_TIM_MspPostInit>

}
 800bb36:	bf00      	nop
 800bb38:	3738      	adds	r7, #56	@ 0x38
 800bb3a:	46bd      	mov	sp, r7
 800bb3c:	bd80      	pop	{r7, pc}
 800bb3e:	bf00      	nop
 800bb40:	2000073c 	.word	0x2000073c
 800bb44:	40000c00 	.word	0x40000c00

0800bb48 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 800bb48:	b580      	push	{r7, lr}
 800bb4a:	b082      	sub	sp, #8
 800bb4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800bb4e:	463b      	mov	r3, r7
 800bb50:	2200      	movs	r2, #0
 800bb52:	601a      	str	r2, [r3, #0]
 800bb54:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800bb56:	4b15      	ldr	r3, [pc, #84]	@ (800bbac <MX_TIM6_Init+0x64>)
 800bb58:	4a15      	ldr	r2, [pc, #84]	@ (800bbb0 <MX_TIM6_Init+0x68>)
 800bb5a:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 8400-1;
 800bb5c:	4b13      	ldr	r3, [pc, #76]	@ (800bbac <MX_TIM6_Init+0x64>)
 800bb5e:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 800bb62:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800bb64:	4b11      	ldr	r3, [pc, #68]	@ (800bbac <MX_TIM6_Init+0x64>)
 800bb66:	2200      	movs	r2, #0
 800bb68:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 800bb6a:	4b10      	ldr	r3, [pc, #64]	@ (800bbac <MX_TIM6_Init+0x64>)
 800bb6c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800bb70:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800bb72:	4b0e      	ldr	r3, [pc, #56]	@ (800bbac <MX_TIM6_Init+0x64>)
 800bb74:	2200      	movs	r2, #0
 800bb76:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800bb78:	480c      	ldr	r0, [pc, #48]	@ (800bbac <MX_TIM6_Init+0x64>)
 800bb7a:	f003 fd1f 	bl	800f5bc <HAL_TIM_Base_Init>
 800bb7e:	4603      	mov	r3, r0
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	d001      	beq.n	800bb88 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 800bb84:	f7fc f864 	bl	8007c50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800bb88:	2300      	movs	r3, #0
 800bb8a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800bb8c:	2300      	movs	r3, #0
 800bb8e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800bb90:	463b      	mov	r3, r7
 800bb92:	4619      	mov	r1, r3
 800bb94:	4805      	ldr	r0, [pc, #20]	@ (800bbac <MX_TIM6_Init+0x64>)
 800bb96:	f004 fcc5 	bl	8010524 <HAL_TIMEx_MasterConfigSynchronization>
 800bb9a:	4603      	mov	r3, r0
 800bb9c:	2b00      	cmp	r3, #0
 800bb9e:	d001      	beq.n	800bba4 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 800bba0:	f7fc f856 	bl	8007c50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800bba4:	bf00      	nop
 800bba6:	3708      	adds	r7, #8
 800bba8:	46bd      	mov	sp, r7
 800bbaa:	bd80      	pop	{r7, pc}
 800bbac:	20000784 	.word	0x20000784
 800bbb0:	40001000 	.word	0x40001000

0800bbb4 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 800bbb4:	b580      	push	{r7, lr}
 800bbb6:	b096      	sub	sp, #88	@ 0x58
 800bbb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800bbba:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800bbbe:	2200      	movs	r2, #0
 800bbc0:	601a      	str	r2, [r3, #0]
 800bbc2:	605a      	str	r2, [r3, #4]
 800bbc4:	609a      	str	r2, [r3, #8]
 800bbc6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800bbc8:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800bbcc:	2200      	movs	r2, #0
 800bbce:	601a      	str	r2, [r3, #0]
 800bbd0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800bbd2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bbd6:	2200      	movs	r2, #0
 800bbd8:	601a      	str	r2, [r3, #0]
 800bbda:	605a      	str	r2, [r3, #4]
 800bbdc:	609a      	str	r2, [r3, #8]
 800bbde:	60da      	str	r2, [r3, #12]
 800bbe0:	611a      	str	r2, [r3, #16]
 800bbe2:	615a      	str	r2, [r3, #20]
 800bbe4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800bbe6:	1d3b      	adds	r3, r7, #4
 800bbe8:	2220      	movs	r2, #32
 800bbea:	2100      	movs	r1, #0
 800bbec:	4618      	mov	r0, r3
 800bbee:	f006 fd01 	bl	80125f4 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800bbf2:	4b45      	ldr	r3, [pc, #276]	@ (800bd08 <MX_TIM8_Init+0x154>)
 800bbf4:	4a45      	ldr	r2, [pc, #276]	@ (800bd0c <MX_TIM8_Init+0x158>)
 800bbf6:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 168-1;
 800bbf8:	4b43      	ldr	r3, [pc, #268]	@ (800bd08 <MX_TIM8_Init+0x154>)
 800bbfa:	22a7      	movs	r2, #167	@ 0xa7
 800bbfc:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800bbfe:	4b42      	ldr	r3, [pc, #264]	@ (800bd08 <MX_TIM8_Init+0x154>)
 800bc00:	2200      	movs	r2, #0
 800bc02:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 20000-1;
 800bc04:	4b40      	ldr	r3, [pc, #256]	@ (800bd08 <MX_TIM8_Init+0x154>)
 800bc06:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 800bc0a:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800bc0c:	4b3e      	ldr	r3, [pc, #248]	@ (800bd08 <MX_TIM8_Init+0x154>)
 800bc0e:	2200      	movs	r2, #0
 800bc10:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800bc12:	4b3d      	ldr	r3, [pc, #244]	@ (800bd08 <MX_TIM8_Init+0x154>)
 800bc14:	2200      	movs	r2, #0
 800bc16:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800bc18:	4b3b      	ldr	r3, [pc, #236]	@ (800bd08 <MX_TIM8_Init+0x154>)
 800bc1a:	2200      	movs	r2, #0
 800bc1c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800bc1e:	483a      	ldr	r0, [pc, #232]	@ (800bd08 <MX_TIM8_Init+0x154>)
 800bc20:	f003 fccc 	bl	800f5bc <HAL_TIM_Base_Init>
 800bc24:	4603      	mov	r3, r0
 800bc26:	2b00      	cmp	r3, #0
 800bc28:	d001      	beq.n	800bc2e <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 800bc2a:	f7fc f811 	bl	8007c50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800bc2e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800bc32:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800bc34:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800bc38:	4619      	mov	r1, r3
 800bc3a:	4833      	ldr	r0, [pc, #204]	@ (800bd08 <MX_TIM8_Init+0x154>)
 800bc3c:	f004 f88e 	bl	800fd5c <HAL_TIM_ConfigClockSource>
 800bc40:	4603      	mov	r3, r0
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	d001      	beq.n	800bc4a <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 800bc46:	f7fc f803 	bl	8007c50 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 800bc4a:	482f      	ldr	r0, [pc, #188]	@ (800bd08 <MX_TIM8_Init+0x154>)
 800bc4c:	f003 fd6e 	bl	800f72c <HAL_TIM_PWM_Init>
 800bc50:	4603      	mov	r3, r0
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	d001      	beq.n	800bc5a <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 800bc56:	f7fb fffb 	bl	8007c50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800bc5a:	2300      	movs	r3, #0
 800bc5c:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800bc5e:	2300      	movs	r3, #0
 800bc60:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800bc62:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800bc66:	4619      	mov	r1, r3
 800bc68:	4827      	ldr	r0, [pc, #156]	@ (800bd08 <MX_TIM8_Init+0x154>)
 800bc6a:	f004 fc5b 	bl	8010524 <HAL_TIMEx_MasterConfigSynchronization>
 800bc6e:	4603      	mov	r3, r0
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	d001      	beq.n	800bc78 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 800bc74:	f7fb ffec 	bl	8007c50 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800bc78:	2360      	movs	r3, #96	@ 0x60
 800bc7a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 1000;
 800bc7c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800bc80:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800bc82:	2300      	movs	r3, #0
 800bc84:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800bc86:	2300      	movs	r3, #0
 800bc88:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800bc8a:	2300      	movs	r3, #0
 800bc8c:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800bc8e:	2300      	movs	r3, #0
 800bc90:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800bc92:	2300      	movs	r3, #0
 800bc94:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800bc96:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bc9a:	2200      	movs	r2, #0
 800bc9c:	4619      	mov	r1, r3
 800bc9e:	481a      	ldr	r0, [pc, #104]	@ (800bd08 <MX_TIM8_Init+0x154>)
 800bca0:	f003 ff9a 	bl	800fbd8 <HAL_TIM_PWM_ConfigChannel>
 800bca4:	4603      	mov	r3, r0
 800bca6:	2b00      	cmp	r3, #0
 800bca8:	d001      	beq.n	800bcae <MX_TIM8_Init+0xfa>
  {
    Error_Handler();
 800bcaa:	f7fb ffd1 	bl	8007c50 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800bcae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bcb2:	2204      	movs	r2, #4
 800bcb4:	4619      	mov	r1, r3
 800bcb6:	4814      	ldr	r0, [pc, #80]	@ (800bd08 <MX_TIM8_Init+0x154>)
 800bcb8:	f003 ff8e 	bl	800fbd8 <HAL_TIM_PWM_ConfigChannel>
 800bcbc:	4603      	mov	r3, r0
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	d001      	beq.n	800bcc6 <MX_TIM8_Init+0x112>
  {
    Error_Handler();
 800bcc2:	f7fb ffc5 	bl	8007c50 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800bcc6:	2300      	movs	r3, #0
 800bcc8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800bcca:	2300      	movs	r3, #0
 800bccc:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800bcce:	2300      	movs	r3, #0
 800bcd0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800bcd2:	2300      	movs	r3, #0
 800bcd4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800bcd6:	2300      	movs	r3, #0
 800bcd8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800bcda:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800bcde:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800bce0:	2300      	movs	r3, #0
 800bce2:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800bce4:	1d3b      	adds	r3, r7, #4
 800bce6:	4619      	mov	r1, r3
 800bce8:	4807      	ldr	r0, [pc, #28]	@ (800bd08 <MX_TIM8_Init+0x154>)
 800bcea:	f004 fc97 	bl	801061c <HAL_TIMEx_ConfigBreakDeadTime>
 800bcee:	4603      	mov	r3, r0
 800bcf0:	2b00      	cmp	r3, #0
 800bcf2:	d001      	beq.n	800bcf8 <MX_TIM8_Init+0x144>
  {
    Error_Handler();
 800bcf4:	f7fb ffac 	bl	8007c50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 800bcf8:	4803      	ldr	r0, [pc, #12]	@ (800bd08 <MX_TIM8_Init+0x154>)
 800bcfa:	f000 fa47 	bl	800c18c <HAL_TIM_MspPostInit>

}
 800bcfe:	bf00      	nop
 800bd00:	3758      	adds	r7, #88	@ 0x58
 800bd02:	46bd      	mov	sp, r7
 800bd04:	bd80      	pop	{r7, pc}
 800bd06:	bf00      	nop
 800bd08:	200007cc 	.word	0x200007cc
 800bd0c:	40010400 	.word	0x40010400

0800bd10 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 800bd10:	b580      	push	{r7, lr}
 800bd12:	b08c      	sub	sp, #48	@ 0x30
 800bd14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800bd16:	f107 0320 	add.w	r3, r7, #32
 800bd1a:	2200      	movs	r2, #0
 800bd1c:	601a      	str	r2, [r3, #0]
 800bd1e:	605a      	str	r2, [r3, #4]
 800bd20:	609a      	str	r2, [r3, #8]
 800bd22:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800bd24:	1d3b      	adds	r3, r7, #4
 800bd26:	2200      	movs	r2, #0
 800bd28:	601a      	str	r2, [r3, #0]
 800bd2a:	605a      	str	r2, [r3, #4]
 800bd2c:	609a      	str	r2, [r3, #8]
 800bd2e:	60da      	str	r2, [r3, #12]
 800bd30:	611a      	str	r2, [r3, #16]
 800bd32:	615a      	str	r2, [r3, #20]
 800bd34:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 800bd36:	4b2b      	ldr	r3, [pc, #172]	@ (800bde4 <MX_TIM9_Init+0xd4>)
 800bd38:	4a2b      	ldr	r2, [pc, #172]	@ (800bde8 <MX_TIM9_Init+0xd8>)
 800bd3a:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 168-1;
 800bd3c:	4b29      	ldr	r3, [pc, #164]	@ (800bde4 <MX_TIM9_Init+0xd4>)
 800bd3e:	22a7      	movs	r2, #167	@ 0xa7
 800bd40:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 800bd42:	4b28      	ldr	r3, [pc, #160]	@ (800bde4 <MX_TIM9_Init+0xd4>)
 800bd44:	2200      	movs	r2, #0
 800bd46:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 20000-1;
 800bd48:	4b26      	ldr	r3, [pc, #152]	@ (800bde4 <MX_TIM9_Init+0xd4>)
 800bd4a:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 800bd4e:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800bd50:	4b24      	ldr	r3, [pc, #144]	@ (800bde4 <MX_TIM9_Init+0xd4>)
 800bd52:	2200      	movs	r2, #0
 800bd54:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800bd56:	4b23      	ldr	r3, [pc, #140]	@ (800bde4 <MX_TIM9_Init+0xd4>)
 800bd58:	2200      	movs	r2, #0
 800bd5a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 800bd5c:	4821      	ldr	r0, [pc, #132]	@ (800bde4 <MX_TIM9_Init+0xd4>)
 800bd5e:	f003 fc2d 	bl	800f5bc <HAL_TIM_Base_Init>
 800bd62:	4603      	mov	r3, r0
 800bd64:	2b00      	cmp	r3, #0
 800bd66:	d001      	beq.n	800bd6c <MX_TIM9_Init+0x5c>
  {
    Error_Handler();
 800bd68:	f7fb ff72 	bl	8007c50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800bd6c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800bd70:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 800bd72:	f107 0320 	add.w	r3, r7, #32
 800bd76:	4619      	mov	r1, r3
 800bd78:	481a      	ldr	r0, [pc, #104]	@ (800bde4 <MX_TIM9_Init+0xd4>)
 800bd7a:	f003 ffef 	bl	800fd5c <HAL_TIM_ConfigClockSource>
 800bd7e:	4603      	mov	r3, r0
 800bd80:	2b00      	cmp	r3, #0
 800bd82:	d001      	beq.n	800bd88 <MX_TIM9_Init+0x78>
  {
    Error_Handler();
 800bd84:	f7fb ff64 	bl	8007c50 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 800bd88:	4816      	ldr	r0, [pc, #88]	@ (800bde4 <MX_TIM9_Init+0xd4>)
 800bd8a:	f003 fccf 	bl	800f72c <HAL_TIM_PWM_Init>
 800bd8e:	4603      	mov	r3, r0
 800bd90:	2b00      	cmp	r3, #0
 800bd92:	d001      	beq.n	800bd98 <MX_TIM9_Init+0x88>
  {
    Error_Handler();
 800bd94:	f7fb ff5c 	bl	8007c50 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800bd98:	2360      	movs	r3, #96	@ 0x60
 800bd9a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1000;
 800bd9c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800bda0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800bda2:	2300      	movs	r3, #0
 800bda4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800bda6:	2300      	movs	r3, #0
 800bda8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800bdaa:	1d3b      	adds	r3, r7, #4
 800bdac:	2200      	movs	r2, #0
 800bdae:	4619      	mov	r1, r3
 800bdb0:	480c      	ldr	r0, [pc, #48]	@ (800bde4 <MX_TIM9_Init+0xd4>)
 800bdb2:	f003 ff11 	bl	800fbd8 <HAL_TIM_PWM_ConfigChannel>
 800bdb6:	4603      	mov	r3, r0
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d001      	beq.n	800bdc0 <MX_TIM9_Init+0xb0>
  {
    Error_Handler();
 800bdbc:	f7fb ff48 	bl	8007c50 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800bdc0:	1d3b      	adds	r3, r7, #4
 800bdc2:	2204      	movs	r2, #4
 800bdc4:	4619      	mov	r1, r3
 800bdc6:	4807      	ldr	r0, [pc, #28]	@ (800bde4 <MX_TIM9_Init+0xd4>)
 800bdc8:	f003 ff06 	bl	800fbd8 <HAL_TIM_PWM_ConfigChannel>
 800bdcc:	4603      	mov	r3, r0
 800bdce:	2b00      	cmp	r3, #0
 800bdd0:	d001      	beq.n	800bdd6 <MX_TIM9_Init+0xc6>
  {
    Error_Handler();
 800bdd2:	f7fb ff3d 	bl	8007c50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 800bdd6:	4803      	ldr	r0, [pc, #12]	@ (800bde4 <MX_TIM9_Init+0xd4>)
 800bdd8:	f000 f9d8 	bl	800c18c <HAL_TIM_MspPostInit>

}
 800bddc:	bf00      	nop
 800bdde:	3730      	adds	r7, #48	@ 0x30
 800bde0:	46bd      	mov	sp, r7
 800bde2:	bd80      	pop	{r7, pc}
 800bde4:	20000814 	.word	0x20000814
 800bde8:	40014000 	.word	0x40014000

0800bdec <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 800bdec:	b580      	push	{r7, lr}
 800bdee:	b088      	sub	sp, #32
 800bdf0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800bdf2:	1d3b      	adds	r3, r7, #4
 800bdf4:	2200      	movs	r2, #0
 800bdf6:	601a      	str	r2, [r3, #0]
 800bdf8:	605a      	str	r2, [r3, #4]
 800bdfa:	609a      	str	r2, [r3, #8]
 800bdfc:	60da      	str	r2, [r3, #12]
 800bdfe:	611a      	str	r2, [r3, #16]
 800be00:	615a      	str	r2, [r3, #20]
 800be02:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 800be04:	4b1e      	ldr	r3, [pc, #120]	@ (800be80 <MX_TIM10_Init+0x94>)
 800be06:	4a1f      	ldr	r2, [pc, #124]	@ (800be84 <MX_TIM10_Init+0x98>)
 800be08:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 168-1;
 800be0a:	4b1d      	ldr	r3, [pc, #116]	@ (800be80 <MX_TIM10_Init+0x94>)
 800be0c:	22a7      	movs	r2, #167	@ 0xa7
 800be0e:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 800be10:	4b1b      	ldr	r3, [pc, #108]	@ (800be80 <MX_TIM10_Init+0x94>)
 800be12:	2200      	movs	r2, #0
 800be14:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 20000-1;
 800be16:	4b1a      	ldr	r3, [pc, #104]	@ (800be80 <MX_TIM10_Init+0x94>)
 800be18:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 800be1c:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800be1e:	4b18      	ldr	r3, [pc, #96]	@ (800be80 <MX_TIM10_Init+0x94>)
 800be20:	2200      	movs	r2, #0
 800be22:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800be24:	4b16      	ldr	r3, [pc, #88]	@ (800be80 <MX_TIM10_Init+0x94>)
 800be26:	2200      	movs	r2, #0
 800be28:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800be2a:	4815      	ldr	r0, [pc, #84]	@ (800be80 <MX_TIM10_Init+0x94>)
 800be2c:	f003 fbc6 	bl	800f5bc <HAL_TIM_Base_Init>
 800be30:	4603      	mov	r3, r0
 800be32:	2b00      	cmp	r3, #0
 800be34:	d001      	beq.n	800be3a <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 800be36:	f7fb ff0b 	bl	8007c50 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 800be3a:	4811      	ldr	r0, [pc, #68]	@ (800be80 <MX_TIM10_Init+0x94>)
 800be3c:	f003 fc76 	bl	800f72c <HAL_TIM_PWM_Init>
 800be40:	4603      	mov	r3, r0
 800be42:	2b00      	cmp	r3, #0
 800be44:	d001      	beq.n	800be4a <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 800be46:	f7fb ff03 	bl	8007c50 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800be4a:	2360      	movs	r3, #96	@ 0x60
 800be4c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800be4e:	2300      	movs	r3, #0
 800be50:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800be52:	2300      	movs	r3, #0
 800be54:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800be56:	2300      	movs	r3, #0
 800be58:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800be5a:	1d3b      	adds	r3, r7, #4
 800be5c:	2200      	movs	r2, #0
 800be5e:	4619      	mov	r1, r3
 800be60:	4807      	ldr	r0, [pc, #28]	@ (800be80 <MX_TIM10_Init+0x94>)
 800be62:	f003 feb9 	bl	800fbd8 <HAL_TIM_PWM_ConfigChannel>
 800be66:	4603      	mov	r3, r0
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d001      	beq.n	800be70 <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 800be6c:	f7fb fef0 	bl	8007c50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 800be70:	4803      	ldr	r0, [pc, #12]	@ (800be80 <MX_TIM10_Init+0x94>)
 800be72:	f000 f98b 	bl	800c18c <HAL_TIM_MspPostInit>

}
 800be76:	bf00      	nop
 800be78:	3720      	adds	r7, #32
 800be7a:	46bd      	mov	sp, r7
 800be7c:	bd80      	pop	{r7, pc}
 800be7e:	bf00      	nop
 800be80:	2000085c 	.word	0x2000085c
 800be84:	40014400 	.word	0x40014400

0800be88 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 800be88:	b580      	push	{r7, lr}
 800be8a:	b090      	sub	sp, #64	@ 0x40
 800be8c:	af00      	add	r7, sp, #0
 800be8e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800be90:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800be94:	2200      	movs	r2, #0
 800be96:	601a      	str	r2, [r3, #0]
 800be98:	605a      	str	r2, [r3, #4]
 800be9a:	609a      	str	r2, [r3, #8]
 800be9c:	60da      	str	r2, [r3, #12]
 800be9e:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	681b      	ldr	r3, [r3, #0]
 800bea4:	4a74      	ldr	r2, [pc, #464]	@ (800c078 <HAL_TIM_Encoder_MspInit+0x1f0>)
 800bea6:	4293      	cmp	r3, r2
 800bea8:	d12d      	bne.n	800bf06 <HAL_TIM_Encoder_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800beaa:	2300      	movs	r3, #0
 800beac:	62bb      	str	r3, [r7, #40]	@ 0x28
 800beae:	4b73      	ldr	r3, [pc, #460]	@ (800c07c <HAL_TIM_Encoder_MspInit+0x1f4>)
 800beb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800beb2:	4a72      	ldr	r2, [pc, #456]	@ (800c07c <HAL_TIM_Encoder_MspInit+0x1f4>)
 800beb4:	f043 0301 	orr.w	r3, r3, #1
 800beb8:	6453      	str	r3, [r2, #68]	@ 0x44
 800beba:	4b70      	ldr	r3, [pc, #448]	@ (800c07c <HAL_TIM_Encoder_MspInit+0x1f4>)
 800bebc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bebe:	f003 0301 	and.w	r3, r3, #1
 800bec2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800bec4:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800bec6:	2300      	movs	r3, #0
 800bec8:	627b      	str	r3, [r7, #36]	@ 0x24
 800beca:	4b6c      	ldr	r3, [pc, #432]	@ (800c07c <HAL_TIM_Encoder_MspInit+0x1f4>)
 800becc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bece:	4a6b      	ldr	r2, [pc, #428]	@ (800c07c <HAL_TIM_Encoder_MspInit+0x1f4>)
 800bed0:	f043 0310 	orr.w	r3, r3, #16
 800bed4:	6313      	str	r3, [r2, #48]	@ 0x30
 800bed6:	4b69      	ldr	r3, [pc, #420]	@ (800c07c <HAL_TIM_Encoder_MspInit+0x1f4>)
 800bed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800beda:	f003 0310 	and.w	r3, r3, #16
 800bede:	627b      	str	r3, [r7, #36]	@ 0x24
 800bee0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = M1_E1_Pin|M1_E2_Pin;
 800bee2:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 800bee6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bee8:	2302      	movs	r3, #2
 800beea:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800beec:	2300      	movs	r3, #0
 800beee:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800bef0:	2300      	movs	r3, #0
 800bef2:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800bef4:	2301      	movs	r3, #1
 800bef6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800bef8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800befc:	4619      	mov	r1, r3
 800befe:	4860      	ldr	r0, [pc, #384]	@ (800c080 <HAL_TIM_Encoder_MspInit+0x1f8>)
 800bf00:	f001 fb7a 	bl	800d5f8 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800bf04:	e0b3      	b.n	800c06e <HAL_TIM_Encoder_MspInit+0x1e6>
  else if(tim_encoderHandle->Instance==TIM2)
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	681b      	ldr	r3, [r3, #0]
 800bf0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bf0e:	d14a      	bne.n	800bfa6 <HAL_TIM_Encoder_MspInit+0x11e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800bf10:	2300      	movs	r3, #0
 800bf12:	623b      	str	r3, [r7, #32]
 800bf14:	4b59      	ldr	r3, [pc, #356]	@ (800c07c <HAL_TIM_Encoder_MspInit+0x1f4>)
 800bf16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bf18:	4a58      	ldr	r2, [pc, #352]	@ (800c07c <HAL_TIM_Encoder_MspInit+0x1f4>)
 800bf1a:	f043 0301 	orr.w	r3, r3, #1
 800bf1e:	6413      	str	r3, [r2, #64]	@ 0x40
 800bf20:	4b56      	ldr	r3, [pc, #344]	@ (800c07c <HAL_TIM_Encoder_MspInit+0x1f4>)
 800bf22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bf24:	f003 0301 	and.w	r3, r3, #1
 800bf28:	623b      	str	r3, [r7, #32]
 800bf2a:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800bf2c:	2300      	movs	r3, #0
 800bf2e:	61fb      	str	r3, [r7, #28]
 800bf30:	4b52      	ldr	r3, [pc, #328]	@ (800c07c <HAL_TIM_Encoder_MspInit+0x1f4>)
 800bf32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bf34:	4a51      	ldr	r2, [pc, #324]	@ (800c07c <HAL_TIM_Encoder_MspInit+0x1f4>)
 800bf36:	f043 0301 	orr.w	r3, r3, #1
 800bf3a:	6313      	str	r3, [r2, #48]	@ 0x30
 800bf3c:	4b4f      	ldr	r3, [pc, #316]	@ (800c07c <HAL_TIM_Encoder_MspInit+0x1f4>)
 800bf3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bf40:	f003 0301 	and.w	r3, r3, #1
 800bf44:	61fb      	str	r3, [r7, #28]
 800bf46:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800bf48:	2300      	movs	r3, #0
 800bf4a:	61bb      	str	r3, [r7, #24]
 800bf4c:	4b4b      	ldr	r3, [pc, #300]	@ (800c07c <HAL_TIM_Encoder_MspInit+0x1f4>)
 800bf4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bf50:	4a4a      	ldr	r2, [pc, #296]	@ (800c07c <HAL_TIM_Encoder_MspInit+0x1f4>)
 800bf52:	f043 0302 	orr.w	r3, r3, #2
 800bf56:	6313      	str	r3, [r2, #48]	@ 0x30
 800bf58:	4b48      	ldr	r3, [pc, #288]	@ (800c07c <HAL_TIM_Encoder_MspInit+0x1f4>)
 800bf5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bf5c:	f003 0302 	and.w	r3, r3, #2
 800bf60:	61bb      	str	r3, [r7, #24]
 800bf62:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = M4_E1_Pin;
 800bf64:	2320      	movs	r3, #32
 800bf66:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bf68:	2302      	movs	r3, #2
 800bf6a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bf6c:	2300      	movs	r3, #0
 800bf6e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800bf70:	2300      	movs	r3, #0
 800bf72:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800bf74:	2301      	movs	r3, #1
 800bf76:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(M4_E1_GPIO_Port, &GPIO_InitStruct);
 800bf78:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800bf7c:	4619      	mov	r1, r3
 800bf7e:	4841      	ldr	r0, [pc, #260]	@ (800c084 <HAL_TIM_Encoder_MspInit+0x1fc>)
 800bf80:	f001 fb3a 	bl	800d5f8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M4_E2_Pin;
 800bf84:	2308      	movs	r3, #8
 800bf86:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bf88:	2302      	movs	r3, #2
 800bf8a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bf8c:	2300      	movs	r3, #0
 800bf8e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800bf90:	2300      	movs	r3, #0
 800bf92:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800bf94:	2301      	movs	r3, #1
 800bf96:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(M4_E2_GPIO_Port, &GPIO_InitStruct);
 800bf98:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800bf9c:	4619      	mov	r1, r3
 800bf9e:	483a      	ldr	r0, [pc, #232]	@ (800c088 <HAL_TIM_Encoder_MspInit+0x200>)
 800bfa0:	f001 fb2a 	bl	800d5f8 <HAL_GPIO_Init>
}
 800bfa4:	e063      	b.n	800c06e <HAL_TIM_Encoder_MspInit+0x1e6>
  else if(tim_encoderHandle->Instance==TIM3)
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	681b      	ldr	r3, [r3, #0]
 800bfaa:	4a38      	ldr	r2, [pc, #224]	@ (800c08c <HAL_TIM_Encoder_MspInit+0x204>)
 800bfac:	4293      	cmp	r3, r2
 800bfae:	d12c      	bne.n	800c00a <HAL_TIM_Encoder_MspInit+0x182>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800bfb0:	2300      	movs	r3, #0
 800bfb2:	617b      	str	r3, [r7, #20]
 800bfb4:	4b31      	ldr	r3, [pc, #196]	@ (800c07c <HAL_TIM_Encoder_MspInit+0x1f4>)
 800bfb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bfb8:	4a30      	ldr	r2, [pc, #192]	@ (800c07c <HAL_TIM_Encoder_MspInit+0x1f4>)
 800bfba:	f043 0302 	orr.w	r3, r3, #2
 800bfbe:	6413      	str	r3, [r2, #64]	@ 0x40
 800bfc0:	4b2e      	ldr	r3, [pc, #184]	@ (800c07c <HAL_TIM_Encoder_MspInit+0x1f4>)
 800bfc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bfc4:	f003 0302 	and.w	r3, r3, #2
 800bfc8:	617b      	str	r3, [r7, #20]
 800bfca:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800bfcc:	2300      	movs	r3, #0
 800bfce:	613b      	str	r3, [r7, #16]
 800bfd0:	4b2a      	ldr	r3, [pc, #168]	@ (800c07c <HAL_TIM_Encoder_MspInit+0x1f4>)
 800bfd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bfd4:	4a29      	ldr	r2, [pc, #164]	@ (800c07c <HAL_TIM_Encoder_MspInit+0x1f4>)
 800bfd6:	f043 0301 	orr.w	r3, r3, #1
 800bfda:	6313      	str	r3, [r2, #48]	@ 0x30
 800bfdc:	4b27      	ldr	r3, [pc, #156]	@ (800c07c <HAL_TIM_Encoder_MspInit+0x1f4>)
 800bfde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bfe0:	f003 0301 	and.w	r3, r3, #1
 800bfe4:	613b      	str	r3, [r7, #16]
 800bfe6:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = M3_E1_Pin|M3_E2_Pin;
 800bfe8:	23c0      	movs	r3, #192	@ 0xc0
 800bfea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bfec:	2302      	movs	r3, #2
 800bfee:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bff0:	2300      	movs	r3, #0
 800bff2:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800bff4:	2300      	movs	r3, #0
 800bff6:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800bff8:	2302      	movs	r3, #2
 800bffa:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bffc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800c000:	4619      	mov	r1, r3
 800c002:	4820      	ldr	r0, [pc, #128]	@ (800c084 <HAL_TIM_Encoder_MspInit+0x1fc>)
 800c004:	f001 faf8 	bl	800d5f8 <HAL_GPIO_Init>
}
 800c008:	e031      	b.n	800c06e <HAL_TIM_Encoder_MspInit+0x1e6>
  else if(tim_encoderHandle->Instance==TIM4)
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	681b      	ldr	r3, [r3, #0]
 800c00e:	4a20      	ldr	r2, [pc, #128]	@ (800c090 <HAL_TIM_Encoder_MspInit+0x208>)
 800c010:	4293      	cmp	r3, r2
 800c012:	d12c      	bne.n	800c06e <HAL_TIM_Encoder_MspInit+0x1e6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800c014:	2300      	movs	r3, #0
 800c016:	60fb      	str	r3, [r7, #12]
 800c018:	4b18      	ldr	r3, [pc, #96]	@ (800c07c <HAL_TIM_Encoder_MspInit+0x1f4>)
 800c01a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c01c:	4a17      	ldr	r2, [pc, #92]	@ (800c07c <HAL_TIM_Encoder_MspInit+0x1f4>)
 800c01e:	f043 0304 	orr.w	r3, r3, #4
 800c022:	6413      	str	r3, [r2, #64]	@ 0x40
 800c024:	4b15      	ldr	r3, [pc, #84]	@ (800c07c <HAL_TIM_Encoder_MspInit+0x1f4>)
 800c026:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c028:	f003 0304 	and.w	r3, r3, #4
 800c02c:	60fb      	str	r3, [r7, #12]
 800c02e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800c030:	2300      	movs	r3, #0
 800c032:	60bb      	str	r3, [r7, #8]
 800c034:	4b11      	ldr	r3, [pc, #68]	@ (800c07c <HAL_TIM_Encoder_MspInit+0x1f4>)
 800c036:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c038:	4a10      	ldr	r2, [pc, #64]	@ (800c07c <HAL_TIM_Encoder_MspInit+0x1f4>)
 800c03a:	f043 0308 	orr.w	r3, r3, #8
 800c03e:	6313      	str	r3, [r2, #48]	@ 0x30
 800c040:	4b0e      	ldr	r3, [pc, #56]	@ (800c07c <HAL_TIM_Encoder_MspInit+0x1f4>)
 800c042:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c044:	f003 0308 	and.w	r3, r3, #8
 800c048:	60bb      	str	r3, [r7, #8]
 800c04a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = M2_E1_Pin|M2_E2_Pin;
 800c04c:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800c050:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c052:	2302      	movs	r3, #2
 800c054:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c056:	2300      	movs	r3, #0
 800c058:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c05a:	2300      	movs	r3, #0
 800c05c:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800c05e:	2302      	movs	r3, #2
 800c060:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800c062:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800c066:	4619      	mov	r1, r3
 800c068:	480a      	ldr	r0, [pc, #40]	@ (800c094 <HAL_TIM_Encoder_MspInit+0x20c>)
 800c06a:	f001 fac5 	bl	800d5f8 <HAL_GPIO_Init>
}
 800c06e:	bf00      	nop
 800c070:	3740      	adds	r7, #64	@ 0x40
 800c072:	46bd      	mov	sp, r7
 800c074:	bd80      	pop	{r7, pc}
 800c076:	bf00      	nop
 800c078:	40010000 	.word	0x40010000
 800c07c:	40023800 	.word	0x40023800
 800c080:	40021000 	.word	0x40021000
 800c084:	40020000 	.word	0x40020000
 800c088:	40020400 	.word	0x40020400
 800c08c:	40000400 	.word	0x40000400
 800c090:	40000800 	.word	0x40000800
 800c094:	40020c00 	.word	0x40020c00

0800c098 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800c098:	b480      	push	{r7}
 800c09a:	b089      	sub	sp, #36	@ 0x24
 800c09c:	af00      	add	r7, sp, #0
 800c09e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM5)
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	681b      	ldr	r3, [r3, #0]
 800c0a4:	4a33      	ldr	r2, [pc, #204]	@ (800c174 <HAL_TIM_Base_MspInit+0xdc>)
 800c0a6:	4293      	cmp	r3, r2
 800c0a8:	d10e      	bne.n	800c0c8 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* TIM5 clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 800c0aa:	2300      	movs	r3, #0
 800c0ac:	61fb      	str	r3, [r7, #28]
 800c0ae:	4b32      	ldr	r3, [pc, #200]	@ (800c178 <HAL_TIM_Base_MspInit+0xe0>)
 800c0b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c0b2:	4a31      	ldr	r2, [pc, #196]	@ (800c178 <HAL_TIM_Base_MspInit+0xe0>)
 800c0b4:	f043 0308 	orr.w	r3, r3, #8
 800c0b8:	6413      	str	r3, [r2, #64]	@ 0x40
 800c0ba:	4b2f      	ldr	r3, [pc, #188]	@ (800c178 <HAL_TIM_Base_MspInit+0xe0>)
 800c0bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c0be:	f003 0308 	and.w	r3, r3, #8
 800c0c2:	61fb      	str	r3, [r7, #28]
 800c0c4:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_TIM10_CLK_ENABLE();
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }
}
 800c0c6:	e04e      	b.n	800c166 <HAL_TIM_Base_MspInit+0xce>
  else if(tim_baseHandle->Instance==TIM6)
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	681b      	ldr	r3, [r3, #0]
 800c0cc:	4a2b      	ldr	r2, [pc, #172]	@ (800c17c <HAL_TIM_Base_MspInit+0xe4>)
 800c0ce:	4293      	cmp	r3, r2
 800c0d0:	d10e      	bne.n	800c0f0 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800c0d2:	2300      	movs	r3, #0
 800c0d4:	61bb      	str	r3, [r7, #24]
 800c0d6:	4b28      	ldr	r3, [pc, #160]	@ (800c178 <HAL_TIM_Base_MspInit+0xe0>)
 800c0d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c0da:	4a27      	ldr	r2, [pc, #156]	@ (800c178 <HAL_TIM_Base_MspInit+0xe0>)
 800c0dc:	f043 0310 	orr.w	r3, r3, #16
 800c0e0:	6413      	str	r3, [r2, #64]	@ 0x40
 800c0e2:	4b25      	ldr	r3, [pc, #148]	@ (800c178 <HAL_TIM_Base_MspInit+0xe0>)
 800c0e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c0e6:	f003 0310 	and.w	r3, r3, #16
 800c0ea:	61bb      	str	r3, [r7, #24]
 800c0ec:	69bb      	ldr	r3, [r7, #24]
}
 800c0ee:	e03a      	b.n	800c166 <HAL_TIM_Base_MspInit+0xce>
  else if(tim_baseHandle->Instance==TIM8)
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	681b      	ldr	r3, [r3, #0]
 800c0f4:	4a22      	ldr	r2, [pc, #136]	@ (800c180 <HAL_TIM_Base_MspInit+0xe8>)
 800c0f6:	4293      	cmp	r3, r2
 800c0f8:	d10e      	bne.n	800c118 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800c0fa:	2300      	movs	r3, #0
 800c0fc:	617b      	str	r3, [r7, #20]
 800c0fe:	4b1e      	ldr	r3, [pc, #120]	@ (800c178 <HAL_TIM_Base_MspInit+0xe0>)
 800c100:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c102:	4a1d      	ldr	r2, [pc, #116]	@ (800c178 <HAL_TIM_Base_MspInit+0xe0>)
 800c104:	f043 0302 	orr.w	r3, r3, #2
 800c108:	6453      	str	r3, [r2, #68]	@ 0x44
 800c10a:	4b1b      	ldr	r3, [pc, #108]	@ (800c178 <HAL_TIM_Base_MspInit+0xe0>)
 800c10c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c10e:	f003 0302 	and.w	r3, r3, #2
 800c112:	617b      	str	r3, [r7, #20]
 800c114:	697b      	ldr	r3, [r7, #20]
}
 800c116:	e026      	b.n	800c166 <HAL_TIM_Base_MspInit+0xce>
  else if(tim_baseHandle->Instance==TIM9)
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	681b      	ldr	r3, [r3, #0]
 800c11c:	4a19      	ldr	r2, [pc, #100]	@ (800c184 <HAL_TIM_Base_MspInit+0xec>)
 800c11e:	4293      	cmp	r3, r2
 800c120:	d10e      	bne.n	800c140 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM9_CLK_ENABLE();
 800c122:	2300      	movs	r3, #0
 800c124:	613b      	str	r3, [r7, #16]
 800c126:	4b14      	ldr	r3, [pc, #80]	@ (800c178 <HAL_TIM_Base_MspInit+0xe0>)
 800c128:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c12a:	4a13      	ldr	r2, [pc, #76]	@ (800c178 <HAL_TIM_Base_MspInit+0xe0>)
 800c12c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c130:	6453      	str	r3, [r2, #68]	@ 0x44
 800c132:	4b11      	ldr	r3, [pc, #68]	@ (800c178 <HAL_TIM_Base_MspInit+0xe0>)
 800c134:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c136:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c13a:	613b      	str	r3, [r7, #16]
 800c13c:	693b      	ldr	r3, [r7, #16]
}
 800c13e:	e012      	b.n	800c166 <HAL_TIM_Base_MspInit+0xce>
  else if(tim_baseHandle->Instance==TIM10)
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	681b      	ldr	r3, [r3, #0]
 800c144:	4a10      	ldr	r2, [pc, #64]	@ (800c188 <HAL_TIM_Base_MspInit+0xf0>)
 800c146:	4293      	cmp	r3, r2
 800c148:	d10d      	bne.n	800c166 <HAL_TIM_Base_MspInit+0xce>
    __HAL_RCC_TIM10_CLK_ENABLE();
 800c14a:	2300      	movs	r3, #0
 800c14c:	60fb      	str	r3, [r7, #12]
 800c14e:	4b0a      	ldr	r3, [pc, #40]	@ (800c178 <HAL_TIM_Base_MspInit+0xe0>)
 800c150:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c152:	4a09      	ldr	r2, [pc, #36]	@ (800c178 <HAL_TIM_Base_MspInit+0xe0>)
 800c154:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c158:	6453      	str	r3, [r2, #68]	@ 0x44
 800c15a:	4b07      	ldr	r3, [pc, #28]	@ (800c178 <HAL_TIM_Base_MspInit+0xe0>)
 800c15c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c15e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c162:	60fb      	str	r3, [r7, #12]
 800c164:	68fb      	ldr	r3, [r7, #12]
}
 800c166:	bf00      	nop
 800c168:	3724      	adds	r7, #36	@ 0x24
 800c16a:	46bd      	mov	sp, r7
 800c16c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c170:	4770      	bx	lr
 800c172:	bf00      	nop
 800c174:	40000c00 	.word	0x40000c00
 800c178:	40023800 	.word	0x40023800
 800c17c:	40001000 	.word	0x40001000
 800c180:	40010400 	.word	0x40010400
 800c184:	40014000 	.word	0x40014000
 800c188:	40014400 	.word	0x40014400

0800c18c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800c18c:	b580      	push	{r7, lr}
 800c18e:	b08c      	sub	sp, #48	@ 0x30
 800c190:	af00      	add	r7, sp, #0
 800c192:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c194:	f107 031c 	add.w	r3, r7, #28
 800c198:	2200      	movs	r2, #0
 800c19a:	601a      	str	r2, [r3, #0]
 800c19c:	605a      	str	r2, [r3, #4]
 800c19e:	609a      	str	r2, [r3, #8]
 800c1a0:	60da      	str	r2, [r3, #12]
 800c1a2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM5)
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	681b      	ldr	r3, [r3, #0]
 800c1a8:	4a48      	ldr	r2, [pc, #288]	@ (800c2cc <HAL_TIM_MspPostInit+0x140>)
 800c1aa:	4293      	cmp	r3, r2
 800c1ac:	d11e      	bne.n	800c1ec <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM5_MspPostInit 0 */

  /* USER CODE END TIM5_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c1ae:	2300      	movs	r3, #0
 800c1b0:	61bb      	str	r3, [r7, #24]
 800c1b2:	4b47      	ldr	r3, [pc, #284]	@ (800c2d0 <HAL_TIM_MspPostInit+0x144>)
 800c1b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c1b6:	4a46      	ldr	r2, [pc, #280]	@ (800c2d0 <HAL_TIM_MspPostInit+0x144>)
 800c1b8:	f043 0301 	orr.w	r3, r3, #1
 800c1bc:	6313      	str	r3, [r2, #48]	@ 0x30
 800c1be:	4b44      	ldr	r3, [pc, #272]	@ (800c2d0 <HAL_TIM_MspPostInit+0x144>)
 800c1c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c1c2:	f003 0301 	and.w	r3, r3, #1
 800c1c6:	61bb      	str	r3, [r7, #24]
 800c1c8:	69bb      	ldr	r3, [r7, #24]
    PA0-WKUP     ------> TIM5_CH1
    PA1     ------> TIM5_CH2
    PA2     ------> TIM5_CH3
    PA3     ------> TIM5_CH4
    */
    GPIO_InitStruct.Pin = M1_PWM_Pin|M2_PWM_Pin|M3_PWM_Pin|M4_PWM_Pin;
 800c1ca:	230f      	movs	r3, #15
 800c1cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c1ce:	2302      	movs	r3, #2
 800c1d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c1d2:	2300      	movs	r3, #0
 800c1d4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c1d6:	2300      	movs	r3, #0
 800c1d8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800c1da:	2302      	movs	r3, #2
 800c1dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c1de:	f107 031c 	add.w	r3, r7, #28
 800c1e2:	4619      	mov	r1, r3
 800c1e4:	483b      	ldr	r0, [pc, #236]	@ (800c2d4 <HAL_TIM_MspPostInit+0x148>)
 800c1e6:	f001 fa07 	bl	800d5f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM10_MspPostInit 1 */

  /* USER CODE END TIM10_MspPostInit 1 */
  }

}
 800c1ea:	e06a      	b.n	800c2c2 <HAL_TIM_MspPostInit+0x136>
  else if(timHandle->Instance==TIM8)
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	681b      	ldr	r3, [r3, #0]
 800c1f0:	4a39      	ldr	r2, [pc, #228]	@ (800c2d8 <HAL_TIM_MspPostInit+0x14c>)
 800c1f2:	4293      	cmp	r3, r2
 800c1f4:	d11e      	bne.n	800c234 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800c1f6:	2300      	movs	r3, #0
 800c1f8:	617b      	str	r3, [r7, #20]
 800c1fa:	4b35      	ldr	r3, [pc, #212]	@ (800c2d0 <HAL_TIM_MspPostInit+0x144>)
 800c1fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c1fe:	4a34      	ldr	r2, [pc, #208]	@ (800c2d0 <HAL_TIM_MspPostInit+0x144>)
 800c200:	f043 0304 	orr.w	r3, r3, #4
 800c204:	6313      	str	r3, [r2, #48]	@ 0x30
 800c206:	4b32      	ldr	r3, [pc, #200]	@ (800c2d0 <HAL_TIM_MspPostInit+0x144>)
 800c208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c20a:	f003 0304 	and.w	r3, r3, #4
 800c20e:	617b      	str	r3, [r7, #20]
 800c210:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = Servo_1_Pin|Servo_2_Pin;
 800c212:	23c0      	movs	r3, #192	@ 0xc0
 800c214:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c216:	2302      	movs	r3, #2
 800c218:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c21a:	2300      	movs	r3, #0
 800c21c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c21e:	2300      	movs	r3, #0
 800c220:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800c222:	2303      	movs	r3, #3
 800c224:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c226:	f107 031c 	add.w	r3, r7, #28
 800c22a:	4619      	mov	r1, r3
 800c22c:	482b      	ldr	r0, [pc, #172]	@ (800c2dc <HAL_TIM_MspPostInit+0x150>)
 800c22e:	f001 f9e3 	bl	800d5f8 <HAL_GPIO_Init>
}
 800c232:	e046      	b.n	800c2c2 <HAL_TIM_MspPostInit+0x136>
  else if(timHandle->Instance==TIM9)
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	681b      	ldr	r3, [r3, #0]
 800c238:	4a29      	ldr	r2, [pc, #164]	@ (800c2e0 <HAL_TIM_MspPostInit+0x154>)
 800c23a:	4293      	cmp	r3, r2
 800c23c:	d11e      	bne.n	800c27c <HAL_TIM_MspPostInit+0xf0>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800c23e:	2300      	movs	r3, #0
 800c240:	613b      	str	r3, [r7, #16]
 800c242:	4b23      	ldr	r3, [pc, #140]	@ (800c2d0 <HAL_TIM_MspPostInit+0x144>)
 800c244:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c246:	4a22      	ldr	r2, [pc, #136]	@ (800c2d0 <HAL_TIM_MspPostInit+0x144>)
 800c248:	f043 0310 	orr.w	r3, r3, #16
 800c24c:	6313      	str	r3, [r2, #48]	@ 0x30
 800c24e:	4b20      	ldr	r3, [pc, #128]	@ (800c2d0 <HAL_TIM_MspPostInit+0x144>)
 800c250:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c252:	f003 0310 	and.w	r3, r3, #16
 800c256:	613b      	str	r3, [r7, #16]
 800c258:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = Servo_3_Pin|Servo_4_Pin;
 800c25a:	2360      	movs	r3, #96	@ 0x60
 800c25c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c25e:	2302      	movs	r3, #2
 800c260:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c262:	2300      	movs	r3, #0
 800c264:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c266:	2300      	movs	r3, #0
 800c268:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 800c26a:	2303      	movs	r3, #3
 800c26c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800c26e:	f107 031c 	add.w	r3, r7, #28
 800c272:	4619      	mov	r1, r3
 800c274:	481b      	ldr	r0, [pc, #108]	@ (800c2e4 <HAL_TIM_MspPostInit+0x158>)
 800c276:	f001 f9bf 	bl	800d5f8 <HAL_GPIO_Init>
}
 800c27a:	e022      	b.n	800c2c2 <HAL_TIM_MspPostInit+0x136>
  else if(timHandle->Instance==TIM10)
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	681b      	ldr	r3, [r3, #0]
 800c280:	4a19      	ldr	r2, [pc, #100]	@ (800c2e8 <HAL_TIM_MspPostInit+0x15c>)
 800c282:	4293      	cmp	r3, r2
 800c284:	d11d      	bne.n	800c2c2 <HAL_TIM_MspPostInit+0x136>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800c286:	2300      	movs	r3, #0
 800c288:	60fb      	str	r3, [r7, #12]
 800c28a:	4b11      	ldr	r3, [pc, #68]	@ (800c2d0 <HAL_TIM_MspPostInit+0x144>)
 800c28c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c28e:	4a10      	ldr	r2, [pc, #64]	@ (800c2d0 <HAL_TIM_MspPostInit+0x144>)
 800c290:	f043 0320 	orr.w	r3, r3, #32
 800c294:	6313      	str	r3, [r2, #48]	@ 0x30
 800c296:	4b0e      	ldr	r3, [pc, #56]	@ (800c2d0 <HAL_TIM_MspPostInit+0x144>)
 800c298:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c29a:	f003 0320 	and.w	r3, r3, #32
 800c29e:	60fb      	str	r3, [r7, #12]
 800c2a0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Servo_5_Pin;
 800c2a2:	2340      	movs	r3, #64	@ 0x40
 800c2a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c2a6:	2302      	movs	r3, #2
 800c2a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c2aa:	2300      	movs	r3, #0
 800c2ac:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c2ae:	2300      	movs	r3, #0
 800c2b0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 800c2b2:	2303      	movs	r3, #3
 800c2b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(Servo_5_GPIO_Port, &GPIO_InitStruct);
 800c2b6:	f107 031c 	add.w	r3, r7, #28
 800c2ba:	4619      	mov	r1, r3
 800c2bc:	480b      	ldr	r0, [pc, #44]	@ (800c2ec <HAL_TIM_MspPostInit+0x160>)
 800c2be:	f001 f99b 	bl	800d5f8 <HAL_GPIO_Init>
}
 800c2c2:	bf00      	nop
 800c2c4:	3730      	adds	r7, #48	@ 0x30
 800c2c6:	46bd      	mov	sp, r7
 800c2c8:	bd80      	pop	{r7, pc}
 800c2ca:	bf00      	nop
 800c2cc:	40000c00 	.word	0x40000c00
 800c2d0:	40023800 	.word	0x40023800
 800c2d4:	40020000 	.word	0x40020000
 800c2d8:	40010400 	.word	0x40010400
 800c2dc:	40020800 	.word	0x40020800
 800c2e0:	40014000 	.word	0x40014000
 800c2e4:	40021000 	.word	0x40021000
 800c2e8:	40014400 	.word	0x40014400
 800c2ec:	40021400 	.word	0x40021400

0800c2f0 <get_us_timestamp>:
// 
static float distance_buffer[MAX_ULTRASONIC_SENSORS][FILTER_SAMPLES] = {0};
static uint8_t buffer_index[MAX_ULTRASONIC_SENSORS] = {0};

// 
static uint32_t get_us_timestamp(void) {
 800c2f0:	b590      	push	{r4, r7, lr}
 800c2f2:	b085      	sub	sp, #20
 800c2f4:	af00      	add	r7, sp, #0
    // SysTick
    uint32_t ticks = SysTick->VAL;
 800c2f6:	4b0b      	ldr	r3, [pc, #44]	@ (800c324 <get_us_timestamp+0x34>)
 800c2f8:	689b      	ldr	r3, [r3, #8]
 800c2fa:	60fb      	str	r3, [r7, #12]
    uint32_t ticks_per_us = SYSCLK_FREQ / 1000000;
 800c2fc:	23a8      	movs	r3, #168	@ 0xa8
 800c2fe:	60bb      	str	r3, [r7, #8]
    uint32_t us = (ticks / ticks_per_us) + (HAL_GetTick() * 1000);
 800c300:	68fa      	ldr	r2, [r7, #12]
 800c302:	68bb      	ldr	r3, [r7, #8]
 800c304:	fbb2 f4f3 	udiv	r4, r2, r3
 800c308:	f000 ffa2 	bl	800d250 <HAL_GetTick>
 800c30c:	4603      	mov	r3, r0
 800c30e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800c312:	fb02 f303 	mul.w	r3, r2, r3
 800c316:	4423      	add	r3, r4
 800c318:	607b      	str	r3, [r7, #4]
    return us;
 800c31a:	687b      	ldr	r3, [r7, #4]
}
 800c31c:	4618      	mov	r0, r3
 800c31e:	3714      	adds	r7, #20
 800c320:	46bd      	mov	sp, r7
 800c322:	bd90      	pop	{r4, r7, pc}
 800c324:	e000e010 	.word	0xe000e010

0800c328 <HAL_GPIO_EXTI_Callback>:
            break;
    }
}

// Echo
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 800c328:	b580      	push	{r7, lr}
 800c32a:	b090      	sub	sp, #64	@ 0x40
 800c32c:	af00      	add	r7, sp, #0
 800c32e:	4603      	mov	r3, r0
 800c330:	80fb      	strh	r3, [r7, #6]
    for (uint8_t i = 0; i < sensor_count; i++) {
 800c332:	2300      	movs	r3, #0
 800c334:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800c338:	e0ee      	b.n	800c518 <HAL_GPIO_EXTI_Callback+0x1f0>
        UltrasonicSensor* s = active_sensors[i];
 800c33a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800c33e:	4a7c      	ldr	r2, [pc, #496]	@ (800c530 <HAL_GPIO_EXTI_Callback+0x208>)
 800c340:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c344:	62fb      	str	r3, [r7, #44]	@ 0x2c
        
        if (GPIO_Pin == s->echo_pin) {
 800c346:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c348:	899b      	ldrh	r3, [r3, #12]
 800c34a:	88fa      	ldrh	r2, [r7, #6]
 800c34c:	429a      	cmp	r2, r3
 800c34e:	f040 80de 	bne.w	800c50e <HAL_GPIO_EXTI_Callback+0x1e6>
            if (HAL_GPIO_ReadPin(s->echo_port, s->echo_pin)) {
 800c352:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c354:	689a      	ldr	r2, [r3, #8]
 800c356:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c358:	899b      	ldrh	r3, [r3, #12]
 800c35a:	4619      	mov	r1, r3
 800c35c:	4610      	mov	r0, r2
 800c35e:	f001 fae7 	bl	800d930 <HAL_GPIO_ReadPin>
 800c362:	4603      	mov	r3, r0
 800c364:	2b00      	cmp	r3, #0
 800c366:	d005      	beq.n	800c374 <HAL_GPIO_EXTI_Callback+0x4c>
                // 
                s->pulse_start = get_us_timestamp();
 800c368:	f7ff ffc2 	bl	800c2f0 <get_us_timestamp>
 800c36c:	4602      	mov	r2, r0
 800c36e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c370:	615a      	str	r2, [r3, #20]
 800c372:	e0cc      	b.n	800c50e <HAL_GPIO_EXTI_Callback+0x1e6>
            } else {
                // 
                uint32_t end_time = get_us_timestamp();
 800c374:	f7ff ffbc 	bl	800c2f0 <get_us_timestamp>
 800c378:	62b8      	str	r0, [r7, #40]	@ 0x28
                uint32_t duration_us = end_time - s->pulse_start;
 800c37a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c37c:	695b      	ldr	r3, [r3, #20]
 800c37e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c380:	1ad3      	subs	r3, r2, r3
 800c382:	627b      	str	r3, [r7, #36]	@ 0x24
                
                // 340m/s = 0.034cm/s
                float raw_distance = (duration_us * 0.034f) / 2.0f;
 800c384:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c386:	ee07 3a90 	vmov	s15, r3
 800c38a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c38e:	ed9f 7a69 	vldr	s14, [pc, #420]	@ 800c534 <HAL_GPIO_EXTI_Callback+0x20c>
 800c392:	ee27 7a87 	vmul.f32	s14, s15, s14
 800c396:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800c39a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800c39e:	edc7 7a08 	vstr	s15, [r7, #32]
                
                // 
                if (raw_distance >= MIN_VALID_DISTANCE && raw_distance <= MAX_VALID_DISTANCE) {
 800c3a2:	edd7 7a08 	vldr	s15, [r7, #32]
 800c3a6:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800c3aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c3ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c3b2:	f2c0 8091 	blt.w	800c4d8 <HAL_GPIO_EXTI_Callback+0x1b0>
 800c3b6:	edd7 7a08 	vldr	s15, [r7, #32]
 800c3ba:	ed9f 7a5f 	vldr	s14, [pc, #380]	@ 800c538 <HAL_GPIO_EXTI_Callback+0x210>
 800c3be:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c3c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c3c6:	f200 8087 	bhi.w	800c4d8 <HAL_GPIO_EXTI_Callback+0x1b0>
                    // 
                    distance_buffer[i][buffer_index[i]] = raw_distance;
 800c3ca:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800c3ce:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800c3d2:	495a      	ldr	r1, [pc, #360]	@ (800c53c <HAL_GPIO_EXTI_Callback+0x214>)
 800c3d4:	5ccb      	ldrb	r3, [r1, r3]
 800c3d6:	4618      	mov	r0, r3
 800c3d8:	4959      	ldr	r1, [pc, #356]	@ (800c540 <HAL_GPIO_EXTI_Callback+0x218>)
 800c3da:	4613      	mov	r3, r2
 800c3dc:	009b      	lsls	r3, r3, #2
 800c3de:	4413      	add	r3, r2
 800c3e0:	4403      	add	r3, r0
 800c3e2:	009b      	lsls	r3, r3, #2
 800c3e4:	440b      	add	r3, r1
 800c3e6:	6a3a      	ldr	r2, [r7, #32]
 800c3e8:	601a      	str	r2, [r3, #0]
                    buffer_index[i] = (buffer_index[i] + 1) % FILTER_SAMPLES;
 800c3ea:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800c3ee:	4a53      	ldr	r2, [pc, #332]	@ (800c53c <HAL_GPIO_EXTI_Callback+0x214>)
 800c3f0:	5cd3      	ldrb	r3, [r2, r3]
 800c3f2:	1c5a      	adds	r2, r3, #1
 800c3f4:	4b53      	ldr	r3, [pc, #332]	@ (800c544 <HAL_GPIO_EXTI_Callback+0x21c>)
 800c3f6:	fb83 1302 	smull	r1, r3, r3, r2
 800c3fa:	1059      	asrs	r1, r3, #1
 800c3fc:	17d3      	asrs	r3, r2, #31
 800c3fe:	1ac9      	subs	r1, r1, r3
 800c400:	460b      	mov	r3, r1
 800c402:	009b      	lsls	r3, r3, #2
 800c404:	440b      	add	r3, r1
 800c406:	1ad1      	subs	r1, r2, r3
 800c408:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800c40c:	b2c9      	uxtb	r1, r1
 800c40e:	4a4b      	ldr	r2, [pc, #300]	@ (800c53c <HAL_GPIO_EXTI_Callback+0x214>)
 800c410:	54d1      	strb	r1, [r2, r3]
                    
                    // 
                    float temp_buffer[FILTER_SAMPLES];
                    for (int j = 0; j < FILTER_SAMPLES; j++) {
 800c412:	2300      	movs	r3, #0
 800c414:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c416:	e013      	b.n	800c440 <HAL_GPIO_EXTI_Callback+0x118>
                        temp_buffer[j] = distance_buffer[i][j];
 800c418:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800c41c:	4948      	ldr	r1, [pc, #288]	@ (800c540 <HAL_GPIO_EXTI_Callback+0x218>)
 800c41e:	4613      	mov	r3, r2
 800c420:	009b      	lsls	r3, r3, #2
 800c422:	4413      	add	r3, r2
 800c424:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c426:	4413      	add	r3, r2
 800c428:	009b      	lsls	r3, r3, #2
 800c42a:	440b      	add	r3, r1
 800c42c:	681a      	ldr	r2, [r3, #0]
 800c42e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c430:	009b      	lsls	r3, r3, #2
 800c432:	3340      	adds	r3, #64	@ 0x40
 800c434:	443b      	add	r3, r7
 800c436:	3b38      	subs	r3, #56	@ 0x38
 800c438:	601a      	str	r2, [r3, #0]
                    for (int j = 0; j < FILTER_SAMPLES; j++) {
 800c43a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c43c:	3301      	adds	r3, #1
 800c43e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c440:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c442:	2b04      	cmp	r3, #4
 800c444:	dde8      	ble.n	800c418 <HAL_GPIO_EXTI_Callback+0xf0>
                    }
                    
                    // 
                    for (int j = 0; j < FILTER_SAMPLES - 1; j++) {
 800c446:	2300      	movs	r3, #0
 800c448:	637b      	str	r3, [r7, #52]	@ 0x34
 800c44a:	e03e      	b.n	800c4ca <HAL_GPIO_EXTI_Callback+0x1a2>
                        for (int k = 0; k < FILTER_SAMPLES - j - 1; k++) {
 800c44c:	2300      	movs	r3, #0
 800c44e:	633b      	str	r3, [r7, #48]	@ 0x30
 800c450:	e032      	b.n	800c4b8 <HAL_GPIO_EXTI_Callback+0x190>
                            if (temp_buffer[k] > temp_buffer[k + 1]) {
 800c452:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c454:	009b      	lsls	r3, r3, #2
 800c456:	3340      	adds	r3, #64	@ 0x40
 800c458:	443b      	add	r3, r7
 800c45a:	3b38      	subs	r3, #56	@ 0x38
 800c45c:	ed93 7a00 	vldr	s14, [r3]
 800c460:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c462:	3301      	adds	r3, #1
 800c464:	009b      	lsls	r3, r3, #2
 800c466:	3340      	adds	r3, #64	@ 0x40
 800c468:	443b      	add	r3, r7
 800c46a:	3b38      	subs	r3, #56	@ 0x38
 800c46c:	edd3 7a00 	vldr	s15, [r3]
 800c470:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c474:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c478:	dd1b      	ble.n	800c4b2 <HAL_GPIO_EXTI_Callback+0x18a>
                                float temp = temp_buffer[k];
 800c47a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c47c:	009b      	lsls	r3, r3, #2
 800c47e:	3340      	adds	r3, #64	@ 0x40
 800c480:	443b      	add	r3, r7
 800c482:	3b38      	subs	r3, #56	@ 0x38
 800c484:	681b      	ldr	r3, [r3, #0]
 800c486:	61fb      	str	r3, [r7, #28]
                                temp_buffer[k] = temp_buffer[k + 1];
 800c488:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c48a:	3301      	adds	r3, #1
 800c48c:	009b      	lsls	r3, r3, #2
 800c48e:	3340      	adds	r3, #64	@ 0x40
 800c490:	443b      	add	r3, r7
 800c492:	3b38      	subs	r3, #56	@ 0x38
 800c494:	681a      	ldr	r2, [r3, #0]
 800c496:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c498:	009b      	lsls	r3, r3, #2
 800c49a:	3340      	adds	r3, #64	@ 0x40
 800c49c:	443b      	add	r3, r7
 800c49e:	3b38      	subs	r3, #56	@ 0x38
 800c4a0:	601a      	str	r2, [r3, #0]
                                temp_buffer[k + 1] = temp;
 800c4a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4a4:	3301      	adds	r3, #1
 800c4a6:	009b      	lsls	r3, r3, #2
 800c4a8:	3340      	adds	r3, #64	@ 0x40
 800c4aa:	443b      	add	r3, r7
 800c4ac:	3b38      	subs	r3, #56	@ 0x38
 800c4ae:	69fa      	ldr	r2, [r7, #28]
 800c4b0:	601a      	str	r2, [r3, #0]
                        for (int k = 0; k < FILTER_SAMPLES - j - 1; k++) {
 800c4b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4b4:	3301      	adds	r3, #1
 800c4b6:	633b      	str	r3, [r7, #48]	@ 0x30
 800c4b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c4ba:	f1c3 0304 	rsb	r3, r3, #4
 800c4be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c4c0:	429a      	cmp	r2, r3
 800c4c2:	dbc6      	blt.n	800c452 <HAL_GPIO_EXTI_Callback+0x12a>
                    for (int j = 0; j < FILTER_SAMPLES - 1; j++) {
 800c4c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c4c6:	3301      	adds	r3, #1
 800c4c8:	637b      	str	r3, [r7, #52]	@ 0x34
 800c4ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c4cc:	2b03      	cmp	r3, #3
 800c4ce:	ddbd      	ble.n	800c44c <HAL_GPIO_EXTI_Callback+0x124>
                            }
                        }
                    }
                    
                    // 
                    s->distance = temp_buffer[FILTER_SAMPLES / 2];
 800c4d0:	693a      	ldr	r2, [r7, #16]
 800c4d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c4d4:	619a      	str	r2, [r3, #24]
                if (raw_distance >= MIN_VALID_DISTANCE && raw_distance <= MAX_VALID_DISTANCE) {
 800c4d6:	e017      	b.n	800c508 <HAL_GPIO_EXTI_Callback+0x1e0>
                } else {
                    // 
                    // 0
                    if (s->distance < MIN_VALID_DISTANCE || s->distance > MAX_VALID_DISTANCE) {
 800c4d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c4da:	edd3 7a06 	vldr	s15, [r3, #24]
 800c4de:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800c4e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c4e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c4ea:	d409      	bmi.n	800c500 <HAL_GPIO_EXTI_Callback+0x1d8>
 800c4ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c4ee:	edd3 7a06 	vldr	s15, [r3, #24]
 800c4f2:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 800c538 <HAL_GPIO_EXTI_Callback+0x210>
 800c4f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c4fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c4fe:	dd03      	ble.n	800c508 <HAL_GPIO_EXTI_Callback+0x1e0>
                        s->distance = 0.0f;
 800c500:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c502:	f04f 0200 	mov.w	r2, #0
 800c506:	619a      	str	r2, [r3, #24]
                    }
                }
                
                s->data_ready = 1;
 800c508:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c50a:	2201      	movs	r2, #1
 800c50c:	771a      	strb	r2, [r3, #28]
    for (uint8_t i = 0; i < sensor_count; i++) {
 800c50e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800c512:	3301      	adds	r3, #1
 800c514:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800c518:	4b0b      	ldr	r3, [pc, #44]	@ (800c548 <HAL_GPIO_EXTI_Callback+0x220>)
 800c51a:	781b      	ldrb	r3, [r3, #0]
 800c51c:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800c520:	429a      	cmp	r2, r3
 800c522:	f4ff af0a 	bcc.w	800c33a <HAL_GPIO_EXTI_Callback+0x12>
            }
        }
    }
}
 800c526:	bf00      	nop
 800c528:	bf00      	nop
 800c52a:	3740      	adds	r7, #64	@ 0x40
 800c52c:	46bd      	mov	sp, r7
 800c52e:	bd80      	pop	{r7, pc}
 800c530:	200008a4 	.word	0x200008a4
 800c534:	3d0b4396 	.word	0x3d0b4396
 800c538:	43c80000 	.word	0x43c80000
 800c53c:	20000920 	.word	0x20000920
 800c540:	200008bc 	.word	0x200008bc
 800c544:	66666667 	.word	0x66666667
 800c548:	200008b8 	.word	0x200008b8

0800c54c <KalmanFilter_Init>:

// 
float last_valid_distances[MAX_US100_SENSORS] = {0};

// 
void KalmanFilter_Init(KalmanFilter* kf, float Q, float R, float dt) {
 800c54c:	b480      	push	{r7}
 800c54e:	b085      	sub	sp, #20
 800c550:	af00      	add	r7, sp, #0
 800c552:	60f8      	str	r0, [r7, #12]
 800c554:	ed87 0a02 	vstr	s0, [r7, #8]
 800c558:	edc7 0a01 	vstr	s1, [r7, #4]
 800c55c:	ed87 1a00 	vstr	s2, [r7]
    kf->x = 0.0f;      // 
 800c560:	68fb      	ldr	r3, [r7, #12]
 800c562:	f04f 0200 	mov.w	r2, #0
 800c566:	601a      	str	r2, [r3, #0]
    kf->P = 1.0f;      // 
 800c568:	68fb      	ldr	r3, [r7, #12]
 800c56a:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800c56e:	605a      	str	r2, [r3, #4]
    kf->Q = Q;         // 
 800c570:	68fb      	ldr	r3, [r7, #12]
 800c572:	68ba      	ldr	r2, [r7, #8]
 800c574:	609a      	str	r2, [r3, #8]
    kf->R = R;         // 
 800c576:	68fb      	ldr	r3, [r7, #12]
 800c578:	687a      	ldr	r2, [r7, #4]
 800c57a:	60da      	str	r2, [r3, #12]
    kf->dt = dt;       // 
 800c57c:	68fb      	ldr	r3, [r7, #12]
 800c57e:	683a      	ldr	r2, [r7, #0]
 800c580:	615a      	str	r2, [r3, #20]
}
 800c582:	bf00      	nop
 800c584:	3714      	adds	r7, #20
 800c586:	46bd      	mov	sp, r7
 800c588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c58c:	4770      	bx	lr

0800c58e <KalmanFilter_Update>:

float KalmanFilter_Update(KalmanFilter* kf, float measurement) {
 800c58e:	b480      	push	{r7}
 800c590:	b085      	sub	sp, #20
 800c592:	af00      	add	r7, sp, #0
 800c594:	6078      	str	r0, [r7, #4]
 800c596:	ed87 0a00 	vstr	s0, [r7]
    // 
    float x_pred = kf->x;                    // 
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	681b      	ldr	r3, [r3, #0]
 800c59e:	60fb      	str	r3, [r7, #12]
    float P_pred = kf->P + kf->Q * kf->dt;   // 
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	ed93 7a01 	vldr	s14, [r3, #4]
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	edd3 6a02 	vldr	s13, [r3, #8]
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	edd3 7a05 	vldr	s15, [r3, #20]
 800c5b2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c5b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c5ba:	edc7 7a02 	vstr	s15, [r7, #8]

    // 
    kf->K = P_pred / (P_pred + kf->R);       // 
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	ed93 7a03 	vldr	s14, [r3, #12]
 800c5c4:	edd7 7a02 	vldr	s15, [r7, #8]
 800c5c8:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c5cc:	edd7 6a02 	vldr	s13, [r7, #8]
 800c5d0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	edc3 7a04 	vstr	s15, [r3, #16]
    kf->x = x_pred + kf->K * (measurement - x_pred);  // 
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	ed93 7a04 	vldr	s14, [r3, #16]
 800c5e0:	edd7 6a00 	vldr	s13, [r7]
 800c5e4:	edd7 7a03 	vldr	s15, [r7, #12]
 800c5e8:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800c5ec:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c5f0:	edd7 7a03 	vldr	s15, [r7, #12]
 800c5f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	edc3 7a00 	vstr	s15, [r3]
    kf->P = (1.0f - kf->K) * P_pred;         // 
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	edd3 7a04 	vldr	s15, [r3, #16]
 800c604:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c608:	ee37 7a67 	vsub.f32	s14, s14, s15
 800c60c:	edd7 7a02 	vldr	s15, [r7, #8]
 800c610:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	edc3 7a01 	vstr	s15, [r3, #4]

    return kf->x;
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	681b      	ldr	r3, [r3, #0]
 800c61e:	ee07 3a90 	vmov	s15, r3
}
 800c622:	eeb0 0a67 	vmov.f32	s0, s15
 800c626:	3714      	adds	r7, #20
 800c628:	46bd      	mov	sp, r7
 800c62a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c62e:	4770      	bx	lr

0800c630 <SlidingWindowFilter_Init>:

// 
void SlidingWindowFilter_Init(SlidingWindowFilter* swf, int size) {
 800c630:	b580      	push	{r7, lr}
 800c632:	b082      	sub	sp, #8
 800c634:	af00      	add	r7, sp, #0
 800c636:	6078      	str	r0, [r7, #4]
 800c638:	6039      	str	r1, [r7, #0]
    swf->size = size;
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	683a      	ldr	r2, [r7, #0]
 800c63e:	605a      	str	r2, [r3, #4]
    swf->index = 0;
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	2200      	movs	r2, #0
 800c644:	609a      	str	r2, [r3, #8]
    swf->sum = 0.0f;
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	f04f 0200 	mov.w	r2, #0
 800c64c:	60da      	str	r2, [r3, #12]
    swf->buffer = (float*)malloc(size * sizeof(float));
 800c64e:	683b      	ldr	r3, [r7, #0]
 800c650:	009b      	lsls	r3, r3, #2
 800c652:	4618      	mov	r0, r3
 800c654:	f005 f8a8 	bl	80117a8 <malloc>
 800c658:	4603      	mov	r3, r0
 800c65a:	461a      	mov	r2, r3
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	601a      	str	r2, [r3, #0]
    if (swf->buffer != NULL) {
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	681b      	ldr	r3, [r3, #0]
 800c664:	2b00      	cmp	r3, #0
 800c666:	d007      	beq.n	800c678 <SlidingWindowFilter_Init+0x48>
        memset(swf->buffer, 0, size * sizeof(float));
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	6818      	ldr	r0, [r3, #0]
 800c66c:	683b      	ldr	r3, [r7, #0]
 800c66e:	009b      	lsls	r3, r3, #2
 800c670:	461a      	mov	r2, r3
 800c672:	2100      	movs	r1, #0
 800c674:	f005 ffbe 	bl	80125f4 <memset>
    }
}
 800c678:	bf00      	nop
 800c67a:	3708      	adds	r7, #8
 800c67c:	46bd      	mov	sp, r7
 800c67e:	bd80      	pop	{r7, pc}

0800c680 <SlidingWindowFilter_Update>:

float SlidingWindowFilter_Update(SlidingWindowFilter* swf, float new_value) {
 800c680:	b480      	push	{r7}
 800c682:	b083      	sub	sp, #12
 800c684:	af00      	add	r7, sp, #0
 800c686:	6078      	str	r0, [r7, #4]
 800c688:	ed87 0a00 	vstr	s0, [r7]
    if (swf->buffer == NULL) return new_value;
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	681b      	ldr	r3, [r3, #0]
 800c690:	2b00      	cmp	r3, #0
 800c692:	d102      	bne.n	800c69a <SlidingWindowFilter_Update+0x1a>
 800c694:	edd7 7a00 	vldr	s15, [r7]
 800c698:	e038      	b.n	800c70c <SlidingWindowFilter_Update+0x8c>

    // 
    swf->sum -= swf->buffer[swf->index];
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	ed93 7a03 	vldr	s14, [r3, #12]
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	681a      	ldr	r2, [r3, #0]
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	689b      	ldr	r3, [r3, #8]
 800c6a8:	009b      	lsls	r3, r3, #2
 800c6aa:	4413      	add	r3, r2
 800c6ac:	edd3 7a00 	vldr	s15, [r3]
 800c6b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	edc3 7a03 	vstr	s15, [r3, #12]
    
    // 
    swf->buffer[swf->index] = new_value;
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	681a      	ldr	r2, [r3, #0]
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	689b      	ldr	r3, [r3, #8]
 800c6c2:	009b      	lsls	r3, r3, #2
 800c6c4:	4413      	add	r3, r2
 800c6c6:	683a      	ldr	r2, [r7, #0]
 800c6c8:	601a      	str	r2, [r3, #0]
    swf->sum += new_value;
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	ed93 7a03 	vldr	s14, [r3, #12]
 800c6d0:	edd7 7a00 	vldr	s15, [r7]
 800c6d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	edc3 7a03 	vstr	s15, [r3, #12]
    
    // 
    swf->index = (swf->index + 1) % swf->size;
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	689b      	ldr	r3, [r3, #8]
 800c6e2:	3301      	adds	r3, #1
 800c6e4:	687a      	ldr	r2, [r7, #4]
 800c6e6:	6852      	ldr	r2, [r2, #4]
 800c6e8:	fb93 f1f2 	sdiv	r1, r3, r2
 800c6ec:	fb01 f202 	mul.w	r2, r1, r2
 800c6f0:	1a9a      	subs	r2, r3, r2
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	609a      	str	r2, [r3, #8]
    
    // 
    return swf->sum / swf->size;
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	edd3 6a03 	vldr	s13, [r3, #12]
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	685b      	ldr	r3, [r3, #4]
 800c700:	ee07 3a90 	vmov	s15, r3
 800c704:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800c708:	eec6 7a87 	vdiv.f32	s15, s13, s14
}
 800c70c:	eeb0 0a67 	vmov.f32	s0, s15
 800c710:	370c      	adds	r7, #12
 800c712:	46bd      	mov	sp, r7
 800c714:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c718:	4770      	bx	lr
	...

0800c71c <US100_Init>:
        swf->sum = 0.0f;
        swf->index = 0;
    }
}

void US100_Init(US100Sensor* sensor, UART_HandleTypeDef* uart) {
 800c71c:	b580      	push	{r7, lr}
 800c71e:	b082      	sub	sp, #8
 800c720:	af00      	add	r7, sp, #0
 800c722:	6078      	str	r0, [r7, #4]
 800c724:	6039      	str	r1, [r7, #0]
    if (us100_sensor_count >= MAX_US100_SENSORS) return;
 800c726:	4b24      	ldr	r3, [pc, #144]	@ (800c7b8 <US100_Init+0x9c>)
 800c728:	781b      	ldrb	r3, [r3, #0]
 800c72a:	2b04      	cmp	r3, #4
 800c72c:	d83e      	bhi.n	800c7ac <US100_Init+0x90>
    
    // 
    sensor->uart = uart;
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	683a      	ldr	r2, [r7, #0]
 800c732:	601a      	str	r2, [r3, #0]
    
    // 
    sensor->state = US100_STATE_IDLE;
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	2200      	movs	r2, #0
 800c738:	711a      	strb	r2, [r3, #4]
    sensor->data_ready = 0;
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	2200      	movs	r2, #0
 800c73e:	749a      	strb	r2, [r3, #18]
    sensor->distance = 0.0f;
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	2200      	movs	r2, #0
 800c744:	821a      	strh	r2, [r3, #16]
    sensor->rx_index = 0;
 800c746:	687b      	ldr	r3, [r7, #4]
 800c748:	2200      	movs	r2, #0
 800c74a:	739a      	strb	r2, [r3, #14]
    
    // 
    KalmanFilter_Init(&sensor->kalman, 0.999f, 0.001f, 0.001f);  // Q=0.1, R=0.1, dt=0.001
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	3314      	adds	r3, #20
 800c750:	ed9f 1a1a 	vldr	s2, [pc, #104]	@ 800c7bc <US100_Init+0xa0>
 800c754:	eddf 0a19 	vldr	s1, [pc, #100]	@ 800c7bc <US100_Init+0xa0>
 800c758:	ed9f 0a19 	vldr	s0, [pc, #100]	@ 800c7c0 <US100_Init+0xa4>
 800c75c:	4618      	mov	r0, r3
 800c75e:	f7ff fef5 	bl	800c54c <KalmanFilter_Init>
    
    // 
    SlidingWindowFilter_Init(&sensor->sliding, 3);  // 5
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	332c      	adds	r3, #44	@ 0x2c
 800c766:	2103      	movs	r1, #3
 800c768:	4618      	mov	r0, r3
 800c76a:	f7ff ff61 	bl	800c630 <SlidingWindowFilter_Init>
    
    // 
    active_sensors[us100_sensor_count++] = sensor;
 800c76e:	4b12      	ldr	r3, [pc, #72]	@ (800c7b8 <US100_Init+0x9c>)
 800c770:	781b      	ldrb	r3, [r3, #0]
 800c772:	1c5a      	adds	r2, r3, #1
 800c774:	b2d1      	uxtb	r1, r2
 800c776:	4a10      	ldr	r2, [pc, #64]	@ (800c7b8 <US100_Init+0x9c>)
 800c778:	7011      	strb	r1, [r2, #0]
 800c77a:	4619      	mov	r1, r3
 800c77c:	4a11      	ldr	r2, [pc, #68]	@ (800c7c4 <US100_Init+0xa8>)
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
    
    // 
    if (HAL_UART_GetState(uart) != HAL_UART_STATE_READY) {
 800c784:	6838      	ldr	r0, [r7, #0]
 800c786:	f004 fb4d 	bl	8010e24 <HAL_UART_GetState>
 800c78a:	4603      	mov	r3, r0
 800c78c:	2b20      	cmp	r3, #32
 800c78e:	d005      	beq.n	800c79c <US100_Init+0x80>
        if (HAL_UART_Init(uart) != HAL_OK) {
 800c790:	6838      	ldr	r0, [r7, #0]
 800c792:	f003 ff95 	bl	80106c0 <HAL_UART_Init>
 800c796:	4603      	mov	r3, r0
 800c798:	2b00      	cmp	r3, #0
 800c79a:	d109      	bne.n	800c7b0 <US100_Init+0x94>
            return;
        }
    }
    
    // 2
    HAL_UART_Receive_IT(uart, sensor->rx_buffer, 2);
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	330c      	adds	r3, #12
 800c7a0:	2202      	movs	r2, #2
 800c7a2:	4619      	mov	r1, r3
 800c7a4:	6838      	ldr	r0, [r7, #0]
 800c7a6:	f004 f866 	bl	8010876 <HAL_UART_Receive_IT>
 800c7aa:	e002      	b.n	800c7b2 <US100_Init+0x96>
    if (us100_sensor_count >= MAX_US100_SENSORS) return;
 800c7ac:	bf00      	nop
 800c7ae:	e000      	b.n	800c7b2 <US100_Init+0x96>
            return;
 800c7b0:	bf00      	nop
}
 800c7b2:	3708      	adds	r7, #8
 800c7b4:	46bd      	mov	sp, r7
 800c7b6:	bd80      	pop	{r7, pc}
 800c7b8:	2000093c 	.word	0x2000093c
 800c7bc:	3a83126f 	.word	0x3a83126f
 800c7c0:	3f7fbe77 	.word	0x3f7fbe77
 800c7c4:	20000928 	.word	0x20000928

0800c7c8 <US100_StartMeasurement>:

void US100_StartMeasurement(US100Sensor* sensor) {
 800c7c8:	b580      	push	{r7, lr}
 800c7ca:	b084      	sub	sp, #16
 800c7cc:	af00      	add	r7, sp, #0
 800c7ce:	6078      	str	r0, [r7, #4]
    if (sensor->state != US100_STATE_IDLE) {
 800c7d0:	687b      	ldr	r3, [r7, #4]
 800c7d2:	791b      	ldrb	r3, [r3, #4]
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	d00d      	beq.n	800c7f4 <US100_StartMeasurement+0x2c>
        sensor->state = US100_STATE_IDLE;
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	2200      	movs	r2, #0
 800c7dc:	711a      	strb	r2, [r3, #4]
        sensor->rx_index = 0;
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	2200      	movs	r2, #0
 800c7e2:	739a      	strb	r2, [r3, #14]
        HAL_UART_Receive_IT(sensor->uart, sensor->rx_buffer, 2);
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	6818      	ldr	r0, [r3, #0]
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	330c      	adds	r3, #12
 800c7ec:	2202      	movs	r2, #2
 800c7ee:	4619      	mov	r1, r3
 800c7f0:	f004 f841 	bl	8010876 <HAL_UART_Receive_IT>
    }
    
    // 
    sensor->state = US100_STATE_SENDING;
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	2201      	movs	r2, #1
 800c7f8:	711a      	strb	r2, [r3, #4]
    sensor->timestamp = HAL_GetTick();
 800c7fa:	f000 fd29 	bl	800d250 <HAL_GetTick>
 800c7fe:	4602      	mov	r2, r0
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	609a      	str	r2, [r3, #8]
    
    // 
    uint8_t cmd = US100_CMD_READ_DISTANCE;
 800c804:	2355      	movs	r3, #85	@ 0x55
 800c806:	73fb      	strb	r3, [r7, #15]
    HAL_UART_Transmit(sensor->uart, &cmd, 1, 100);
 800c808:	687b      	ldr	r3, [r7, #4]
 800c80a:	6818      	ldr	r0, [r3, #0]
 800c80c:	f107 010f 	add.w	r1, r7, #15
 800c810:	2364      	movs	r3, #100	@ 0x64
 800c812:	2201      	movs	r2, #1
 800c814:	f003 ffa4 	bl	8010760 <HAL_UART_Transmit>
}
 800c818:	bf00      	nop
 800c81a:	3710      	adds	r7, #16
 800c81c:	46bd      	mov	sp, r7
 800c81e:	bd80      	pop	{r7, pc}

0800c820 <US100_Update>:

void US100_Update(US100Sensor* sensor) {
 800c820:	b580      	push	{r7, lr}
 800c822:	b084      	sub	sp, #16
 800c824:	af00      	add	r7, sp, #0
 800c826:	6078      	str	r0, [r7, #4]
    uint32_t now = HAL_GetTick();
 800c828:	f000 fd12 	bl	800d250 <HAL_GetTick>
 800c82c:	60f8      	str	r0, [r7, #12]
    
    switch (sensor->state) {
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	791b      	ldrb	r3, [r3, #4]
 800c832:	2b03      	cmp	r3, #3
 800c834:	d028      	beq.n	800c888 <US100_Update+0x68>
 800c836:	2b03      	cmp	r3, #3
 800c838:	dc6a      	bgt.n	800c910 <US100_Update+0xf0>
 800c83a:	2b01      	cmp	r3, #1
 800c83c:	d002      	beq.n	800c844 <US100_Update+0x24>
 800c83e:	2b02      	cmp	r3, #2
 800c840:	d00d      	beq.n	800c85e <US100_Update+0x3e>
                sensor->state = US100_STATE_IDLE;
            }
            break;
            
        default:
            break;
 800c842:	e065      	b.n	800c910 <US100_Update+0xf0>
            if ((now - sensor->timestamp) >= 10) {
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	689b      	ldr	r3, [r3, #8]
 800c848:	68fa      	ldr	r2, [r7, #12]
 800c84a:	1ad3      	subs	r3, r2, r3
 800c84c:	2b09      	cmp	r3, #9
 800c84e:	d961      	bls.n	800c914 <US100_Update+0xf4>
                sensor->state = US100_STATE_WAITING;
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	2202      	movs	r2, #2
 800c854:	711a      	strb	r2, [r3, #4]
                sensor->timestamp = now;
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	68fa      	ldr	r2, [r7, #12]
 800c85a:	609a      	str	r2, [r3, #8]
            break;
 800c85c:	e05a      	b.n	800c914 <US100_Update+0xf4>
            if ((now - sensor->timestamp) >= US100_TIMEOUT_MS) {
 800c85e:	687b      	ldr	r3, [r7, #4]
 800c860:	689b      	ldr	r3, [r3, #8]
 800c862:	68fa      	ldr	r2, [r7, #12]
 800c864:	1ad3      	subs	r3, r2, r3
 800c866:	2b63      	cmp	r3, #99	@ 0x63
 800c868:	d956      	bls.n	800c918 <US100_Update+0xf8>
                sensor->state = US100_STATE_IDLE;
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	2200      	movs	r2, #0
 800c86e:	711a      	strb	r2, [r3, #4]
                sensor->rx_index = 0;
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	2200      	movs	r2, #0
 800c874:	739a      	strb	r2, [r3, #14]
                HAL_UART_Receive_IT(sensor->uart, &sensor->rx_buffer[0], 1);
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	6818      	ldr	r0, [r3, #0]
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	330c      	adds	r3, #12
 800c87e:	2201      	movs	r2, #1
 800c880:	4619      	mov	r1, r3
 800c882:	f003 fff8 	bl	8010876 <HAL_UART_Receive_IT>
            break;
 800c886:	e047      	b.n	800c918 <US100_Update+0xf8>
            if (sensor->rx_index >= 2) {
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	7b9b      	ldrb	r3, [r3, #14]
 800c88c:	2b01      	cmp	r3, #1
 800c88e:	d945      	bls.n	800c91c <US100_Update+0xfc>
                if (sensor->rx_buffer[0] == 0xFF && sensor->rx_buffer[1] == 0xFF) {
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	7b1b      	ldrb	r3, [r3, #12]
 800c894:	2bff      	cmp	r3, #255	@ 0xff
 800c896:	d112      	bne.n	800c8be <US100_Update+0x9e>
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	7b5b      	ldrb	r3, [r3, #13]
 800c89c:	2bff      	cmp	r3, #255	@ 0xff
 800c89e:	d10e      	bne.n	800c8be <US100_Update+0x9e>
                    sensor->state = US100_STATE_IDLE;
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	2200      	movs	r2, #0
 800c8a4:	711a      	strb	r2, [r3, #4]
                    sensor->rx_index = 0;
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	2200      	movs	r2, #0
 800c8aa:	739a      	strb	r2, [r3, #14]
                    HAL_UART_Receive_IT(sensor->uart, &sensor->rx_buffer[0], 1);
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	6818      	ldr	r0, [r3, #0]
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	330c      	adds	r3, #12
 800c8b4:	2201      	movs	r2, #1
 800c8b6:	4619      	mov	r1, r3
 800c8b8:	f003 ffdd 	bl	8010876 <HAL_UART_Receive_IT>
                    return;
 800c8bc:	e02f      	b.n	800c91e <US100_Update+0xfe>
                uint16_t raw_distance = (sensor->rx_buffer[1] << 8) | sensor->rx_buffer[0];
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	7b5b      	ldrb	r3, [r3, #13]
 800c8c2:	b21b      	sxth	r3, r3
 800c8c4:	021b      	lsls	r3, r3, #8
 800c8c6:	b21a      	sxth	r2, r3
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	7b1b      	ldrb	r3, [r3, #12]
 800c8cc:	b21b      	sxth	r3, r3
 800c8ce:	4313      	orrs	r3, r2
 800c8d0:	b21b      	sxth	r3, r3
 800c8d2:	817b      	strh	r3, [r7, #10]
                if (raw_distance > 12000) {
 800c8d4:	897b      	ldrh	r3, [r7, #10]
 800c8d6:	f642 62e0 	movw	r2, #12000	@ 0x2ee0
 800c8da:	4293      	cmp	r3, r2
 800c8dc:	d90e      	bls.n	800c8fc <US100_Update+0xdc>
                    sensor->state = US100_STATE_IDLE;
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	2200      	movs	r2, #0
 800c8e2:	711a      	strb	r2, [r3, #4]
                    sensor->rx_index = 0;
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	2200      	movs	r2, #0
 800c8e8:	739a      	strb	r2, [r3, #14]
                    HAL_UART_Receive_IT(sensor->uart, &sensor->rx_buffer[0], 1);
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	6818      	ldr	r0, [r3, #0]
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	330c      	adds	r3, #12
 800c8f2:	2201      	movs	r2, #1
 800c8f4:	4619      	mov	r1, r3
 800c8f6:	f003 ffbe 	bl	8010876 <HAL_UART_Receive_IT>
                    return;
 800c8fa:	e010      	b.n	800c91e <US100_Update+0xfe>
                sensor->distance = raw_distance;
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	897a      	ldrh	r2, [r7, #10]
 800c900:	821a      	strh	r2, [r3, #16]
                sensor->data_ready = 1;
 800c902:	687b      	ldr	r3, [r7, #4]
 800c904:	2201      	movs	r2, #1
 800c906:	749a      	strb	r2, [r3, #18]
                sensor->state = US100_STATE_IDLE;
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	2200      	movs	r2, #0
 800c90c:	711a      	strb	r2, [r3, #4]
            break;
 800c90e:	e005      	b.n	800c91c <US100_Update+0xfc>
            break;
 800c910:	bf00      	nop
 800c912:	e004      	b.n	800c91e <US100_Update+0xfe>
            break;
 800c914:	bf00      	nop
 800c916:	e002      	b.n	800c91e <US100_Update+0xfe>
            break;
 800c918:	bf00      	nop
 800c91a:	e000      	b.n	800c91e <US100_Update+0xfe>
            break;
 800c91c:	bf00      	nop
    }
}
 800c91e:	3710      	adds	r7, #16
 800c920:	46bd      	mov	sp, r7
 800c922:	bd80      	pop	{r7, pc}

0800c924 <US100_UART_RxCpltCallback>:

void US100_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800c924:	b580      	push	{r7, lr}
 800c926:	b086      	sub	sp, #24
 800c928:	af00      	add	r7, sp, #0
 800c92a:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < us100_sensor_count; i++) {
 800c92c:	2300      	movs	r3, #0
 800c92e:	75fb      	strb	r3, [r7, #23]
 800c930:	e04e      	b.n	800c9d0 <US100_UART_RxCpltCallback+0xac>
        US100Sensor* s = active_sensors[i];
 800c932:	7dfb      	ldrb	r3, [r7, #23]
 800c934:	4a2b      	ldr	r2, [pc, #172]	@ (800c9e4 <US100_UART_RxCpltCallback+0xc0>)
 800c936:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c93a:	613b      	str	r3, [r7, #16]
        
        if (huart == s->uart) {
 800c93c:	693b      	ldr	r3, [r7, #16]
 800c93e:	681b      	ldr	r3, [r3, #0]
 800c940:	687a      	ldr	r2, [r7, #4]
 800c942:	429a      	cmp	r2, r3
 800c944:	d141      	bne.n	800c9ca <US100_UART_RxCpltCallback+0xa6>
                // 
                uint16_t distance1 = (s->rx_buffer[1] << 8) | s->rx_buffer[0];  // 
 800c946:	693b      	ldr	r3, [r7, #16]
 800c948:	7b5b      	ldrb	r3, [r3, #13]
 800c94a:	b21b      	sxth	r3, r3
 800c94c:	021b      	lsls	r3, r3, #8
 800c94e:	b21a      	sxth	r2, r3
 800c950:	693b      	ldr	r3, [r7, #16]
 800c952:	7b1b      	ldrb	r3, [r3, #12]
 800c954:	b21b      	sxth	r3, r3
 800c956:	4313      	orrs	r3, r2
 800c958:	b21b      	sxth	r3, r3
 800c95a:	81fb      	strh	r3, [r7, #14]
                uint16_t distance2 = (s->rx_buffer[0] << 8) | s->rx_buffer[1];  // 
 800c95c:	693b      	ldr	r3, [r7, #16]
 800c95e:	7b1b      	ldrb	r3, [r3, #12]
 800c960:	b21b      	sxth	r3, r3
 800c962:	021b      	lsls	r3, r3, #8
 800c964:	b21a      	sxth	r2, r3
 800c966:	693b      	ldr	r3, [r7, #16]
 800c968:	7b5b      	ldrb	r3, [r3, #13]
 800c96a:	b21b      	sxth	r3, r3
 800c96c:	4313      	orrs	r3, r2
 800c96e:	b21b      	sxth	r3, r3
 800c970:	81bb      	strh	r3, [r7, #12]
                
                if (distance1 >= 20 && distance1 <= 4500) {
 800c972:	89fb      	ldrh	r3, [r7, #14]
 800c974:	2b13      	cmp	r3, #19
 800c976:	d90b      	bls.n	800c990 <US100_UART_RxCpltCallback+0x6c>
 800c978:	89fb      	ldrh	r3, [r7, #14]
 800c97a:	f241 1294 	movw	r2, #4500	@ 0x1194
 800c97e:	4293      	cmp	r3, r2
 800c980:	d806      	bhi.n	800c990 <US100_UART_RxCpltCallback+0x6c>
                    s->distance = distance1;
 800c982:	693b      	ldr	r3, [r7, #16]
 800c984:	89fa      	ldrh	r2, [r7, #14]
 800c986:	821a      	strh	r2, [r3, #16]
                    s->data_ready = 1;
 800c988:	693b      	ldr	r3, [r7, #16]
 800c98a:	2201      	movs	r2, #1
 800c98c:	749a      	strb	r2, [r3, #18]
 800c98e:	e011      	b.n	800c9b4 <US100_UART_RxCpltCallback+0x90>
                } else if (distance2 >= 20 && distance2 <= 4500) {
 800c990:	89bb      	ldrh	r3, [r7, #12]
 800c992:	2b13      	cmp	r3, #19
 800c994:	d90b      	bls.n	800c9ae <US100_UART_RxCpltCallback+0x8a>
 800c996:	89bb      	ldrh	r3, [r7, #12]
 800c998:	f241 1294 	movw	r2, #4500	@ 0x1194
 800c99c:	4293      	cmp	r3, r2
 800c99e:	d806      	bhi.n	800c9ae <US100_UART_RxCpltCallback+0x8a>
                    s->distance = distance2;
 800c9a0:	693b      	ldr	r3, [r7, #16]
 800c9a2:	89ba      	ldrh	r2, [r7, #12]
 800c9a4:	821a      	strh	r2, [r3, #16]
                    s->data_ready = 1;
 800c9a6:	693b      	ldr	r3, [r7, #16]
 800c9a8:	2201      	movs	r2, #1
 800c9aa:	749a      	strb	r2, [r3, #18]
 800c9ac:	e002      	b.n	800c9b4 <US100_UART_RxCpltCallback+0x90>
                } else {
                    s->data_ready = 0;  // 
 800c9ae:	693b      	ldr	r3, [r7, #16]
 800c9b0:	2200      	movs	r2, #0
 800c9b2:	749a      	strb	r2, [r3, #18]
                }
                
                s->state = US100_STATE_RECEIVING;
 800c9b4:	693b      	ldr	r3, [r7, #16]
 800c9b6:	2203      	movs	r2, #3
 800c9b8:	711a      	strb	r2, [r3, #4]
            
            // 
            HAL_UART_Receive_IT(huart, s->rx_buffer, 2);
 800c9ba:	693b      	ldr	r3, [r7, #16]
 800c9bc:	330c      	adds	r3, #12
 800c9be:	2202      	movs	r2, #2
 800c9c0:	4619      	mov	r1, r3
 800c9c2:	6878      	ldr	r0, [r7, #4]
 800c9c4:	f003 ff57 	bl	8010876 <HAL_UART_Receive_IT>
            break;
 800c9c8:	e008      	b.n	800c9dc <US100_UART_RxCpltCallback+0xb8>
    for (uint8_t i = 0; i < us100_sensor_count; i++) {
 800c9ca:	7dfb      	ldrb	r3, [r7, #23]
 800c9cc:	3301      	adds	r3, #1
 800c9ce:	75fb      	strb	r3, [r7, #23]
 800c9d0:	4b05      	ldr	r3, [pc, #20]	@ (800c9e8 <US100_UART_RxCpltCallback+0xc4>)
 800c9d2:	781b      	ldrb	r3, [r3, #0]
 800c9d4:	7dfa      	ldrb	r2, [r7, #23]
 800c9d6:	429a      	cmp	r2, r3
 800c9d8:	d3ab      	bcc.n	800c932 <US100_UART_RxCpltCallback+0xe>
        }
    }
}
 800c9da:	bf00      	nop
 800c9dc:	bf00      	nop
 800c9de:	3718      	adds	r7, #24
 800c9e0:	46bd      	mov	sp, r7
 800c9e2:	bd80      	pop	{r7, pc}
 800c9e4:	20000928 	.word	0x20000928
 800c9e8:	2000093c 	.word	0x2000093c

0800c9ec <US100_GetDistance>:

float US100_GetDistance(US100Sensor* sensor) {
 800c9ec:	b580      	push	{r7, lr}
 800c9ee:	b086      	sub	sp, #24
 800c9f0:	af00      	add	r7, sp, #0
 800c9f2:	6078      	str	r0, [r7, #4]
    if (sensor->data_ready) {
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	7c9b      	ldrb	r3, [r3, #18]
 800c9f8:	2b00      	cmp	r3, #0
 800c9fa:	d01e      	beq.n	800ca3a <US100_GetDistance+0x4e>
        sensor->data_ready = 0;
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	2200      	movs	r2, #0
 800ca00:	749a      	strb	r2, [r3, #18]
        float raw_distance = sensor->distance;
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	8a1b      	ldrh	r3, [r3, #16]
 800ca06:	ee07 3a90 	vmov	s15, r3
 800ca0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ca0e:	edc7 7a05 	vstr	s15, [r7, #20]
        
        // 
        float kalman_filtered = KalmanFilter_Update(&sensor->kalman, raw_distance);
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	3314      	adds	r3, #20
 800ca16:	ed97 0a05 	vldr	s0, [r7, #20]
 800ca1a:	4618      	mov	r0, r3
 800ca1c:	f7ff fdb7 	bl	800c58e <KalmanFilter_Update>
 800ca20:	ed87 0a04 	vstr	s0, [r7, #16]
        
        // 
        float final_filtered = SlidingWindowFilter_Update(&sensor->sliding, kalman_filtered);
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	332c      	adds	r3, #44	@ 0x2c
 800ca28:	ed97 0a04 	vldr	s0, [r7, #16]
 800ca2c:	4618      	mov	r0, r3
 800ca2e:	f7ff fe27 	bl	800c680 <SlidingWindowFilter_Update>
 800ca32:	ed87 0a03 	vstr	s0, [r7, #12]
        
        return final_filtered;
 800ca36:	68fb      	ldr	r3, [r7, #12]
 800ca38:	e000      	b.n	800ca3c <US100_GetDistance+0x50>
    }
    return -1.0f; // 
 800ca3a:	4b04      	ldr	r3, [pc, #16]	@ (800ca4c <US100_GetDistance+0x60>)
}
 800ca3c:	ee07 3a90 	vmov	s15, r3
 800ca40:	eeb0 0a67 	vmov.f32	s0, s15
 800ca44:	3718      	adds	r7, #24
 800ca46:	46bd      	mov	sp, r7
 800ca48:	bd80      	pop	{r7, pc}
 800ca4a:	bf00      	nop
 800ca4c:	bf800000 	.word	0xbf800000

0800ca50 <US100_GetAllValidDistances>:

void US100_GetAllValidDistances(float* distances) {
 800ca50:	b580      	push	{r7, lr}
 800ca52:	b086      	sub	sp, #24
 800ca54:	af00      	add	r7, sp, #0
 800ca56:	6078      	str	r0, [r7, #4]
    // 
    for (uint8_t i = 0; i < us100_sensor_count; i++) {
 800ca58:	2300      	movs	r3, #0
 800ca5a:	75fb      	strb	r3, [r7, #23]
 800ca5c:	e009      	b.n	800ca72 <US100_GetAllValidDistances+0x22>
        US100_Update(active_sensors[i]);
 800ca5e:	7dfb      	ldrb	r3, [r7, #23]
 800ca60:	4a5c      	ldr	r2, [pc, #368]	@ (800cbd4 <US100_GetAllValidDistances+0x184>)
 800ca62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ca66:	4618      	mov	r0, r3
 800ca68:	f7ff feda 	bl	800c820 <US100_Update>
    for (uint8_t i = 0; i < us100_sensor_count; i++) {
 800ca6c:	7dfb      	ldrb	r3, [r7, #23]
 800ca6e:	3301      	adds	r3, #1
 800ca70:	75fb      	strb	r3, [r7, #23]
 800ca72:	4b59      	ldr	r3, [pc, #356]	@ (800cbd8 <US100_GetAllValidDistances+0x188>)
 800ca74:	781b      	ldrb	r3, [r3, #0]
 800ca76:	7dfa      	ldrb	r2, [r7, #23]
 800ca78:	429a      	cmp	r2, r3
 800ca7a:	d3f0      	bcc.n	800ca5e <US100_GetAllValidDistances+0xe>
    }
    
    // 
    for (uint8_t i = 0; i < us100_sensor_count; i++) {
 800ca7c:	2300      	movs	r3, #0
 800ca7e:	75bb      	strb	r3, [r7, #22]
 800ca80:	e043      	b.n	800cb0a <US100_GetAllValidDistances+0xba>
        float current_distance = US100_GetDistance(active_sensors[i]);
 800ca82:	7dbb      	ldrb	r3, [r7, #22]
 800ca84:	4a53      	ldr	r2, [pc, #332]	@ (800cbd4 <US100_GetAllValidDistances+0x184>)
 800ca86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ca8a:	4618      	mov	r0, r3
 800ca8c:	f7ff ffae 	bl	800c9ec <US100_GetDistance>
 800ca90:	ed87 0a02 	vstr	s0, [r7, #8]
        if (current_distance > 0) {
 800ca94:	edd7 7a02 	vldr	s15, [r7, #8]
 800ca98:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800ca9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800caa0:	dd26      	ble.n	800caf0 <US100_GetAllValidDistances+0xa0>
            raw_distances[i] = active_sensors[i]->distance;
 800caa2:	7dbb      	ldrb	r3, [r7, #22]
 800caa4:	4a4b      	ldr	r2, [pc, #300]	@ (800cbd4 <US100_GetAllValidDistances+0x184>)
 800caa6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800caaa:	8a1a      	ldrh	r2, [r3, #16]
 800caac:	7dbb      	ldrb	r3, [r7, #22]
 800caae:	ee07 2a90 	vmov	s15, r2
 800cab2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cab6:	4a49      	ldr	r2, [pc, #292]	@ (800cbdc <US100_GetAllValidDistances+0x18c>)
 800cab8:	009b      	lsls	r3, r3, #2
 800caba:	4413      	add	r3, r2
 800cabc:	edc3 7a00 	vstr	s15, [r3]
            // 0.60.4
            last_valid_distances[i] = 0.5f * raw_distances[i] + 0.5f * current_distance;
 800cac0:	7dbb      	ldrb	r3, [r7, #22]
 800cac2:	4a46      	ldr	r2, [pc, #280]	@ (800cbdc <US100_GetAllValidDistances+0x18c>)
 800cac4:	009b      	lsls	r3, r3, #2
 800cac6:	4413      	add	r3, r2
 800cac8:	edd3 7a00 	vldr	s15, [r3]
 800cacc:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800cad0:	ee27 7a87 	vmul.f32	s14, s15, s14
 800cad4:	edd7 7a02 	vldr	s15, [r7, #8]
 800cad8:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800cadc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800cae0:	7dbb      	ldrb	r3, [r7, #22]
 800cae2:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cae6:	4a3e      	ldr	r2, [pc, #248]	@ (800cbe0 <US100_GetAllValidDistances+0x190>)
 800cae8:	009b      	lsls	r3, r3, #2
 800caea:	4413      	add	r3, r2
 800caec:	edc3 7a00 	vstr	s15, [r3]
        }
        distances[i] = last_valid_distances[i];
 800caf0:	7dba      	ldrb	r2, [r7, #22]
 800caf2:	7dbb      	ldrb	r3, [r7, #22]
 800caf4:	009b      	lsls	r3, r3, #2
 800caf6:	6879      	ldr	r1, [r7, #4]
 800caf8:	440b      	add	r3, r1
 800cafa:	4939      	ldr	r1, [pc, #228]	@ (800cbe0 <US100_GetAllValidDistances+0x190>)
 800cafc:	0092      	lsls	r2, r2, #2
 800cafe:	440a      	add	r2, r1
 800cb00:	6812      	ldr	r2, [r2, #0]
 800cb02:	601a      	str	r2, [r3, #0]
    for (uint8_t i = 0; i < us100_sensor_count; i++) {
 800cb04:	7dbb      	ldrb	r3, [r7, #22]
 800cb06:	3301      	adds	r3, #1
 800cb08:	75bb      	strb	r3, [r7, #22]
 800cb0a:	4b33      	ldr	r3, [pc, #204]	@ (800cbd8 <US100_GetAllValidDistances+0x188>)
 800cb0c:	781b      	ldrb	r3, [r3, #0]
 800cb0e:	7dba      	ldrb	r2, [r7, #22]
 800cb10:	429a      	cmp	r2, r3
 800cb12:	d3b6      	bcc.n	800ca82 <US100_GetAllValidDistances+0x32>
    }
    
    // 
    uint8_t all_valid = 1;
 800cb14:	2301      	movs	r3, #1
 800cb16:	757b      	strb	r3, [r7, #21]
    for (uint8_t i = 0; i < us100_sensor_count; i++) {
 800cb18:	2300      	movs	r3, #0
 800cb1a:	753b      	strb	r3, [r7, #20]
 800cb1c:	e010      	b.n	800cb40 <US100_GetAllValidDistances+0xf0>
        if (distances[i] <= 0) {
 800cb1e:	7d3b      	ldrb	r3, [r7, #20]
 800cb20:	009b      	lsls	r3, r3, #2
 800cb22:	687a      	ldr	r2, [r7, #4]
 800cb24:	4413      	add	r3, r2
 800cb26:	edd3 7a00 	vldr	s15, [r3]
 800cb2a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800cb2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb32:	d802      	bhi.n	800cb3a <US100_GetAllValidDistances+0xea>
            all_valid = 0;
 800cb34:	2300      	movs	r3, #0
 800cb36:	757b      	strb	r3, [r7, #21]
            break;
 800cb38:	e007      	b.n	800cb4a <US100_GetAllValidDistances+0xfa>
    for (uint8_t i = 0; i < us100_sensor_count; i++) {
 800cb3a:	7d3b      	ldrb	r3, [r7, #20]
 800cb3c:	3301      	adds	r3, #1
 800cb3e:	753b      	strb	r3, [r7, #20]
 800cb40:	4b25      	ldr	r3, [pc, #148]	@ (800cbd8 <US100_GetAllValidDistances+0x188>)
 800cb42:	781b      	ldrb	r3, [r3, #0]
 800cb44:	7d3a      	ldrb	r2, [r7, #20]
 800cb46:	429a      	cmp	r2, r3
 800cb48:	d3e9      	bcc.n	800cb1e <US100_GetAllValidDistances+0xce>
        }
    }
    
    // 
    if (all_valid) {
 800cb4a:	7d7b      	ldrb	r3, [r7, #21]
 800cb4c:	2b00      	cmp	r3, #0
 800cb4e:	d012      	beq.n	800cb76 <US100_GetAllValidDistances+0x126>
        for (uint8_t i = 0; i < us100_sensor_count; i++) {
 800cb50:	2300      	movs	r3, #0
 800cb52:	74fb      	strb	r3, [r7, #19]
 800cb54:	e009      	b.n	800cb6a <US100_GetAllValidDistances+0x11a>
            US100_StartMeasurement(active_sensors[i]);
 800cb56:	7cfb      	ldrb	r3, [r7, #19]
 800cb58:	4a1e      	ldr	r2, [pc, #120]	@ (800cbd4 <US100_GetAllValidDistances+0x184>)
 800cb5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cb5e:	4618      	mov	r0, r3
 800cb60:	f7ff fe32 	bl	800c7c8 <US100_StartMeasurement>
        for (uint8_t i = 0; i < us100_sensor_count; i++) {
 800cb64:	7cfb      	ldrb	r3, [r7, #19]
 800cb66:	3301      	adds	r3, #1
 800cb68:	74fb      	strb	r3, [r7, #19]
 800cb6a:	4b1b      	ldr	r3, [pc, #108]	@ (800cbd8 <US100_GetAllValidDistances+0x188>)
 800cb6c:	781b      	ldrb	r3, [r3, #0]
 800cb6e:	7cfa      	ldrb	r2, [r7, #19]
 800cb70:	429a      	cmp	r2, r3
 800cb72:	d3f0      	bcc.n	800cb56 <US100_GetAllValidDistances+0x106>
            }
            
            last_measurement_time = current_time;
        }
    }
}
 800cb74:	e02a      	b.n	800cbcc <US100_GetAllValidDistances+0x17c>
        uint32_t current_time = HAL_GetTick();
 800cb76:	f000 fb6b 	bl	800d250 <HAL_GetTick>
 800cb7a:	60f8      	str	r0, [r7, #12]
        if (current_time - last_measurement_time > 10) {
 800cb7c:	4b19      	ldr	r3, [pc, #100]	@ (800cbe4 <US100_GetAllValidDistances+0x194>)
 800cb7e:	681b      	ldr	r3, [r3, #0]
 800cb80:	68fa      	ldr	r2, [r7, #12]
 800cb82:	1ad3      	subs	r3, r2, r3
 800cb84:	2b0a      	cmp	r3, #10
 800cb86:	d921      	bls.n	800cbcc <US100_GetAllValidDistances+0x17c>
            timeout_count++;
 800cb88:	4b17      	ldr	r3, [pc, #92]	@ (800cbe8 <US100_GetAllValidDistances+0x198>)
 800cb8a:	781b      	ldrb	r3, [r3, #0]
 800cb8c:	3301      	adds	r3, #1
 800cb8e:	b2da      	uxtb	r2, r3
 800cb90:	4b15      	ldr	r3, [pc, #84]	@ (800cbe8 <US100_GetAllValidDistances+0x198>)
 800cb92:	701a      	strb	r2, [r3, #0]
            if (timeout_count >= 3) {
 800cb94:	4b14      	ldr	r3, [pc, #80]	@ (800cbe8 <US100_GetAllValidDistances+0x198>)
 800cb96:	781b      	ldrb	r3, [r3, #0]
 800cb98:	2b02      	cmp	r3, #2
 800cb9a:	d914      	bls.n	800cbc6 <US100_GetAllValidDistances+0x176>
                for (uint8_t i = 0; i < us100_sensor_count; i++) {
 800cb9c:	2300      	movs	r3, #0
 800cb9e:	74bb      	strb	r3, [r7, #18]
 800cba0:	e009      	b.n	800cbb6 <US100_GetAllValidDistances+0x166>
                    US100_StartMeasurement(active_sensors[i]);
 800cba2:	7cbb      	ldrb	r3, [r7, #18]
 800cba4:	4a0b      	ldr	r2, [pc, #44]	@ (800cbd4 <US100_GetAllValidDistances+0x184>)
 800cba6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cbaa:	4618      	mov	r0, r3
 800cbac:	f7ff fe0c 	bl	800c7c8 <US100_StartMeasurement>
                for (uint8_t i = 0; i < us100_sensor_count; i++) {
 800cbb0:	7cbb      	ldrb	r3, [r7, #18]
 800cbb2:	3301      	adds	r3, #1
 800cbb4:	74bb      	strb	r3, [r7, #18]
 800cbb6:	4b08      	ldr	r3, [pc, #32]	@ (800cbd8 <US100_GetAllValidDistances+0x188>)
 800cbb8:	781b      	ldrb	r3, [r3, #0]
 800cbba:	7cba      	ldrb	r2, [r7, #18]
 800cbbc:	429a      	cmp	r2, r3
 800cbbe:	d3f0      	bcc.n	800cba2 <US100_GetAllValidDistances+0x152>
                timeout_count = 0;
 800cbc0:	4b09      	ldr	r3, [pc, #36]	@ (800cbe8 <US100_GetAllValidDistances+0x198>)
 800cbc2:	2200      	movs	r2, #0
 800cbc4:	701a      	strb	r2, [r3, #0]
            last_measurement_time = current_time;
 800cbc6:	4a07      	ldr	r2, [pc, #28]	@ (800cbe4 <US100_GetAllValidDistances+0x194>)
 800cbc8:	68fb      	ldr	r3, [r7, #12]
 800cbca:	6013      	str	r3, [r2, #0]
}
 800cbcc:	bf00      	nop
 800cbce:	3718      	adds	r7, #24
 800cbd0:	46bd      	mov	sp, r7
 800cbd2:	bd80      	pop	{r7, pc}
 800cbd4:	20000928 	.word	0x20000928
 800cbd8:	2000093c 	.word	0x2000093c
 800cbdc:	200000cc 	.word	0x200000cc
 800cbe0:	20000940 	.word	0x20000940
 800cbe4:	20000954 	.word	0x20000954
 800cbe8:	20000958 	.word	0x20000958

0800cbec <MX_UART4_Init>:
UART_HandleTypeDef huart3;
UART_HandleTypeDef huart6;

/* UART4 init function */
void MX_UART4_Init(void)
{
 800cbec:	b580      	push	{r7, lr}
 800cbee:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 800cbf0:	4b11      	ldr	r3, [pc, #68]	@ (800cc38 <MX_UART4_Init+0x4c>)
 800cbf2:	4a12      	ldr	r2, [pc, #72]	@ (800cc3c <MX_UART4_Init+0x50>)
 800cbf4:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 800cbf6:	4b10      	ldr	r3, [pc, #64]	@ (800cc38 <MX_UART4_Init+0x4c>)
 800cbf8:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800cbfc:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800cbfe:	4b0e      	ldr	r3, [pc, #56]	@ (800cc38 <MX_UART4_Init+0x4c>)
 800cc00:	2200      	movs	r2, #0
 800cc02:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800cc04:	4b0c      	ldr	r3, [pc, #48]	@ (800cc38 <MX_UART4_Init+0x4c>)
 800cc06:	2200      	movs	r2, #0
 800cc08:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800cc0a:	4b0b      	ldr	r3, [pc, #44]	@ (800cc38 <MX_UART4_Init+0x4c>)
 800cc0c:	2200      	movs	r2, #0
 800cc0e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800cc10:	4b09      	ldr	r3, [pc, #36]	@ (800cc38 <MX_UART4_Init+0x4c>)
 800cc12:	220c      	movs	r2, #12
 800cc14:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800cc16:	4b08      	ldr	r3, [pc, #32]	@ (800cc38 <MX_UART4_Init+0x4c>)
 800cc18:	2200      	movs	r2, #0
 800cc1a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800cc1c:	4b06      	ldr	r3, [pc, #24]	@ (800cc38 <MX_UART4_Init+0x4c>)
 800cc1e:	2200      	movs	r2, #0
 800cc20:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800cc22:	4805      	ldr	r0, [pc, #20]	@ (800cc38 <MX_UART4_Init+0x4c>)
 800cc24:	f003 fd4c 	bl	80106c0 <HAL_UART_Init>
 800cc28:	4603      	mov	r3, r0
 800cc2a:	2b00      	cmp	r3, #0
 800cc2c:	d001      	beq.n	800cc32 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 800cc2e:	f7fb f80f 	bl	8007c50 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800cc32:	bf00      	nop
 800cc34:	bd80      	pop	{r7, pc}
 800cc36:	bf00      	nop
 800cc38:	2000095c 	.word	0x2000095c
 800cc3c:	40004c00 	.word	0x40004c00

0800cc40 <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 800cc40:	b580      	push	{r7, lr}
 800cc42:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 800cc44:	4b11      	ldr	r3, [pc, #68]	@ (800cc8c <MX_UART5_Init+0x4c>)
 800cc46:	4a12      	ldr	r2, [pc, #72]	@ (800cc90 <MX_UART5_Init+0x50>)
 800cc48:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 800cc4a:	4b10      	ldr	r3, [pc, #64]	@ (800cc8c <MX_UART5_Init+0x4c>)
 800cc4c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800cc50:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800cc52:	4b0e      	ldr	r3, [pc, #56]	@ (800cc8c <MX_UART5_Init+0x4c>)
 800cc54:	2200      	movs	r2, #0
 800cc56:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 800cc58:	4b0c      	ldr	r3, [pc, #48]	@ (800cc8c <MX_UART5_Init+0x4c>)
 800cc5a:	2200      	movs	r2, #0
 800cc5c:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800cc5e:	4b0b      	ldr	r3, [pc, #44]	@ (800cc8c <MX_UART5_Init+0x4c>)
 800cc60:	2200      	movs	r2, #0
 800cc62:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 800cc64:	4b09      	ldr	r3, [pc, #36]	@ (800cc8c <MX_UART5_Init+0x4c>)
 800cc66:	220c      	movs	r2, #12
 800cc68:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800cc6a:	4b08      	ldr	r3, [pc, #32]	@ (800cc8c <MX_UART5_Init+0x4c>)
 800cc6c:	2200      	movs	r2, #0
 800cc6e:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 800cc70:	4b06      	ldr	r3, [pc, #24]	@ (800cc8c <MX_UART5_Init+0x4c>)
 800cc72:	2200      	movs	r2, #0
 800cc74:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 800cc76:	4805      	ldr	r0, [pc, #20]	@ (800cc8c <MX_UART5_Init+0x4c>)
 800cc78:	f003 fd22 	bl	80106c0 <HAL_UART_Init>
 800cc7c:	4603      	mov	r3, r0
 800cc7e:	2b00      	cmp	r3, #0
 800cc80:	d001      	beq.n	800cc86 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 800cc82:	f7fa ffe5 	bl	8007c50 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 800cc86:	bf00      	nop
 800cc88:	bd80      	pop	{r7, pc}
 800cc8a:	bf00      	nop
 800cc8c:	200009a4 	.word	0x200009a4
 800cc90:	40005000 	.word	0x40005000

0800cc94 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800cc94:	b580      	push	{r7, lr}
 800cc96:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800cc98:	4b11      	ldr	r3, [pc, #68]	@ (800cce0 <MX_USART1_UART_Init+0x4c>)
 800cc9a:	4a12      	ldr	r2, [pc, #72]	@ (800cce4 <MX_USART1_UART_Init+0x50>)
 800cc9c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800cc9e:	4b10      	ldr	r3, [pc, #64]	@ (800cce0 <MX_USART1_UART_Init+0x4c>)
 800cca0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800cca4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800cca6:	4b0e      	ldr	r3, [pc, #56]	@ (800cce0 <MX_USART1_UART_Init+0x4c>)
 800cca8:	2200      	movs	r2, #0
 800ccaa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800ccac:	4b0c      	ldr	r3, [pc, #48]	@ (800cce0 <MX_USART1_UART_Init+0x4c>)
 800ccae:	2200      	movs	r2, #0
 800ccb0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800ccb2:	4b0b      	ldr	r3, [pc, #44]	@ (800cce0 <MX_USART1_UART_Init+0x4c>)
 800ccb4:	2200      	movs	r2, #0
 800ccb6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800ccb8:	4b09      	ldr	r3, [pc, #36]	@ (800cce0 <MX_USART1_UART_Init+0x4c>)
 800ccba:	220c      	movs	r2, #12
 800ccbc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800ccbe:	4b08      	ldr	r3, [pc, #32]	@ (800cce0 <MX_USART1_UART_Init+0x4c>)
 800ccc0:	2200      	movs	r2, #0
 800ccc2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800ccc4:	4b06      	ldr	r3, [pc, #24]	@ (800cce0 <MX_USART1_UART_Init+0x4c>)
 800ccc6:	2200      	movs	r2, #0
 800ccc8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800ccca:	4805      	ldr	r0, [pc, #20]	@ (800cce0 <MX_USART1_UART_Init+0x4c>)
 800cccc:	f003 fcf8 	bl	80106c0 <HAL_UART_Init>
 800ccd0:	4603      	mov	r3, r0
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	d001      	beq.n	800ccda <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800ccd6:	f7fa ffbb 	bl	8007c50 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800ccda:	bf00      	nop
 800ccdc:	bd80      	pop	{r7, pc}
 800ccde:	bf00      	nop
 800cce0:	200009ec 	.word	0x200009ec
 800cce4:	40011000 	.word	0x40011000

0800cce8 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800cce8:	b580      	push	{r7, lr}
 800ccea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800ccec:	4b11      	ldr	r3, [pc, #68]	@ (800cd34 <MX_USART2_UART_Init+0x4c>)
 800ccee:	4a12      	ldr	r2, [pc, #72]	@ (800cd38 <MX_USART2_UART_Init+0x50>)
 800ccf0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800ccf2:	4b10      	ldr	r3, [pc, #64]	@ (800cd34 <MX_USART2_UART_Init+0x4c>)
 800ccf4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800ccf8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800ccfa:	4b0e      	ldr	r3, [pc, #56]	@ (800cd34 <MX_USART2_UART_Init+0x4c>)
 800ccfc:	2200      	movs	r2, #0
 800ccfe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800cd00:	4b0c      	ldr	r3, [pc, #48]	@ (800cd34 <MX_USART2_UART_Init+0x4c>)
 800cd02:	2200      	movs	r2, #0
 800cd04:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800cd06:	4b0b      	ldr	r3, [pc, #44]	@ (800cd34 <MX_USART2_UART_Init+0x4c>)
 800cd08:	2200      	movs	r2, #0
 800cd0a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800cd0c:	4b09      	ldr	r3, [pc, #36]	@ (800cd34 <MX_USART2_UART_Init+0x4c>)
 800cd0e:	220c      	movs	r2, #12
 800cd10:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800cd12:	4b08      	ldr	r3, [pc, #32]	@ (800cd34 <MX_USART2_UART_Init+0x4c>)
 800cd14:	2200      	movs	r2, #0
 800cd16:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800cd18:	4b06      	ldr	r3, [pc, #24]	@ (800cd34 <MX_USART2_UART_Init+0x4c>)
 800cd1a:	2200      	movs	r2, #0
 800cd1c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800cd1e:	4805      	ldr	r0, [pc, #20]	@ (800cd34 <MX_USART2_UART_Init+0x4c>)
 800cd20:	f003 fcce 	bl	80106c0 <HAL_UART_Init>
 800cd24:	4603      	mov	r3, r0
 800cd26:	2b00      	cmp	r3, #0
 800cd28:	d001      	beq.n	800cd2e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800cd2a:	f7fa ff91 	bl	8007c50 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800cd2e:	bf00      	nop
 800cd30:	bd80      	pop	{r7, pc}
 800cd32:	bf00      	nop
 800cd34:	20000a34 	.word	0x20000a34
 800cd38:	40004400 	.word	0x40004400

0800cd3c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800cd3c:	b580      	push	{r7, lr}
 800cd3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800cd40:	4b11      	ldr	r3, [pc, #68]	@ (800cd88 <MX_USART3_UART_Init+0x4c>)
 800cd42:	4a12      	ldr	r2, [pc, #72]	@ (800cd8c <MX_USART3_UART_Init+0x50>)
 800cd44:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 800cd46:	4b10      	ldr	r3, [pc, #64]	@ (800cd88 <MX_USART3_UART_Init+0x4c>)
 800cd48:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800cd4c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800cd4e:	4b0e      	ldr	r3, [pc, #56]	@ (800cd88 <MX_USART3_UART_Init+0x4c>)
 800cd50:	2200      	movs	r2, #0
 800cd52:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800cd54:	4b0c      	ldr	r3, [pc, #48]	@ (800cd88 <MX_USART3_UART_Init+0x4c>)
 800cd56:	2200      	movs	r2, #0
 800cd58:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800cd5a:	4b0b      	ldr	r3, [pc, #44]	@ (800cd88 <MX_USART3_UART_Init+0x4c>)
 800cd5c:	2200      	movs	r2, #0
 800cd5e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800cd60:	4b09      	ldr	r3, [pc, #36]	@ (800cd88 <MX_USART3_UART_Init+0x4c>)
 800cd62:	220c      	movs	r2, #12
 800cd64:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800cd66:	4b08      	ldr	r3, [pc, #32]	@ (800cd88 <MX_USART3_UART_Init+0x4c>)
 800cd68:	2200      	movs	r2, #0
 800cd6a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800cd6c:	4b06      	ldr	r3, [pc, #24]	@ (800cd88 <MX_USART3_UART_Init+0x4c>)
 800cd6e:	2200      	movs	r2, #0
 800cd70:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800cd72:	4805      	ldr	r0, [pc, #20]	@ (800cd88 <MX_USART3_UART_Init+0x4c>)
 800cd74:	f003 fca4 	bl	80106c0 <HAL_UART_Init>
 800cd78:	4603      	mov	r3, r0
 800cd7a:	2b00      	cmp	r3, #0
 800cd7c:	d001      	beq.n	800cd82 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800cd7e:	f7fa ff67 	bl	8007c50 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800cd82:	bf00      	nop
 800cd84:	bd80      	pop	{r7, pc}
 800cd86:	bf00      	nop
 800cd88:	20000a7c 	.word	0x20000a7c
 800cd8c:	40004800 	.word	0x40004800

0800cd90 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 800cd90:	b580      	push	{r7, lr}
 800cd92:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 800cd94:	4b11      	ldr	r3, [pc, #68]	@ (800cddc <MX_USART6_UART_Init+0x4c>)
 800cd96:	4a12      	ldr	r2, [pc, #72]	@ (800cde0 <MX_USART6_UART_Init+0x50>)
 800cd98:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800cd9a:	4b10      	ldr	r3, [pc, #64]	@ (800cddc <MX_USART6_UART_Init+0x4c>)
 800cd9c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800cda0:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800cda2:	4b0e      	ldr	r3, [pc, #56]	@ (800cddc <MX_USART6_UART_Init+0x4c>)
 800cda4:	2200      	movs	r2, #0
 800cda6:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800cda8:	4b0c      	ldr	r3, [pc, #48]	@ (800cddc <MX_USART6_UART_Init+0x4c>)
 800cdaa:	2200      	movs	r2, #0
 800cdac:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800cdae:	4b0b      	ldr	r3, [pc, #44]	@ (800cddc <MX_USART6_UART_Init+0x4c>)
 800cdb0:	2200      	movs	r2, #0
 800cdb2:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800cdb4:	4b09      	ldr	r3, [pc, #36]	@ (800cddc <MX_USART6_UART_Init+0x4c>)
 800cdb6:	220c      	movs	r2, #12
 800cdb8:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800cdba:	4b08      	ldr	r3, [pc, #32]	@ (800cddc <MX_USART6_UART_Init+0x4c>)
 800cdbc:	2200      	movs	r2, #0
 800cdbe:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800cdc0:	4b06      	ldr	r3, [pc, #24]	@ (800cddc <MX_USART6_UART_Init+0x4c>)
 800cdc2:	2200      	movs	r2, #0
 800cdc4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800cdc6:	4805      	ldr	r0, [pc, #20]	@ (800cddc <MX_USART6_UART_Init+0x4c>)
 800cdc8:	f003 fc7a 	bl	80106c0 <HAL_UART_Init>
 800cdcc:	4603      	mov	r3, r0
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	d001      	beq.n	800cdd6 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800cdd2:	f7fa ff3d 	bl	8007c50 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800cdd6:	bf00      	nop
 800cdd8:	bd80      	pop	{r7, pc}
 800cdda:	bf00      	nop
 800cddc:	20000ac4 	.word	0x20000ac4
 800cde0:	40011400 	.word	0x40011400

0800cde4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800cde4:	b580      	push	{r7, lr}
 800cde6:	b094      	sub	sp, #80	@ 0x50
 800cde8:	af00      	add	r7, sp, #0
 800cdea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cdec:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800cdf0:	2200      	movs	r2, #0
 800cdf2:	601a      	str	r2, [r3, #0]
 800cdf4:	605a      	str	r2, [r3, #4]
 800cdf6:	609a      	str	r2, [r3, #8]
 800cdf8:	60da      	str	r2, [r3, #12]
 800cdfa:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	681b      	ldr	r3, [r3, #0]
 800ce00:	4aa0      	ldr	r2, [pc, #640]	@ (800d084 <HAL_UART_MspInit+0x2a0>)
 800ce02:	4293      	cmp	r3, r2
 800ce04:	d135      	bne.n	800ce72 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800ce06:	2300      	movs	r3, #0
 800ce08:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ce0a:	4b9f      	ldr	r3, [pc, #636]	@ (800d088 <HAL_UART_MspInit+0x2a4>)
 800ce0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ce0e:	4a9e      	ldr	r2, [pc, #632]	@ (800d088 <HAL_UART_MspInit+0x2a4>)
 800ce10:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800ce14:	6413      	str	r3, [r2, #64]	@ 0x40
 800ce16:	4b9c      	ldr	r3, [pc, #624]	@ (800d088 <HAL_UART_MspInit+0x2a4>)
 800ce18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ce1a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800ce1e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ce20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800ce22:	2300      	movs	r3, #0
 800ce24:	637b      	str	r3, [r7, #52]	@ 0x34
 800ce26:	4b98      	ldr	r3, [pc, #608]	@ (800d088 <HAL_UART_MspInit+0x2a4>)
 800ce28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ce2a:	4a97      	ldr	r2, [pc, #604]	@ (800d088 <HAL_UART_MspInit+0x2a4>)
 800ce2c:	f043 0304 	orr.w	r3, r3, #4
 800ce30:	6313      	str	r3, [r2, #48]	@ 0x30
 800ce32:	4b95      	ldr	r3, [pc, #596]	@ (800d088 <HAL_UART_MspInit+0x2a4>)
 800ce34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ce36:	f003 0304 	and.w	r3, r3, #4
 800ce3a:	637b      	str	r3, [r7, #52]	@ 0x34
 800ce3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = TX_1_Pin|RX_1_Pin;
 800ce3e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800ce42:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ce44:	2302      	movs	r3, #2
 800ce46:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ce48:	2300      	movs	r3, #0
 800ce4a:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ce4c:	2303      	movs	r3, #3
 800ce4e:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800ce50:	2308      	movs	r3, #8
 800ce52:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800ce54:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800ce58:	4619      	mov	r1, r3
 800ce5a:	488c      	ldr	r0, [pc, #560]	@ (800d08c <HAL_UART_MspInit+0x2a8>)
 800ce5c:	f000 fbcc 	bl	800d5f8 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 800ce60:	2200      	movs	r2, #0
 800ce62:	2100      	movs	r1, #0
 800ce64:	2034      	movs	r0, #52	@ 0x34
 800ce66:	f000 fafe 	bl	800d466 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 800ce6a:	2034      	movs	r0, #52	@ 0x34
 800ce6c:	f000 fb17 	bl	800d49e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 800ce70:	e154      	b.n	800d11c <HAL_UART_MspInit+0x338>
  else if(uartHandle->Instance==UART5)
 800ce72:	687b      	ldr	r3, [r7, #4]
 800ce74:	681b      	ldr	r3, [r3, #0]
 800ce76:	4a86      	ldr	r2, [pc, #536]	@ (800d090 <HAL_UART_MspInit+0x2ac>)
 800ce78:	4293      	cmp	r3, r2
 800ce7a:	d153      	bne.n	800cf24 <HAL_UART_MspInit+0x140>
    __HAL_RCC_UART5_CLK_ENABLE();
 800ce7c:	2300      	movs	r3, #0
 800ce7e:	633b      	str	r3, [r7, #48]	@ 0x30
 800ce80:	4b81      	ldr	r3, [pc, #516]	@ (800d088 <HAL_UART_MspInit+0x2a4>)
 800ce82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ce84:	4a80      	ldr	r2, [pc, #512]	@ (800d088 <HAL_UART_MspInit+0x2a4>)
 800ce86:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ce8a:	6413      	str	r3, [r2, #64]	@ 0x40
 800ce8c:	4b7e      	ldr	r3, [pc, #504]	@ (800d088 <HAL_UART_MspInit+0x2a4>)
 800ce8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ce90:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ce94:	633b      	str	r3, [r7, #48]	@ 0x30
 800ce96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800ce98:	2300      	movs	r3, #0
 800ce9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ce9c:	4b7a      	ldr	r3, [pc, #488]	@ (800d088 <HAL_UART_MspInit+0x2a4>)
 800ce9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cea0:	4a79      	ldr	r2, [pc, #484]	@ (800d088 <HAL_UART_MspInit+0x2a4>)
 800cea2:	f043 0304 	orr.w	r3, r3, #4
 800cea6:	6313      	str	r3, [r2, #48]	@ 0x30
 800cea8:	4b77      	ldr	r3, [pc, #476]	@ (800d088 <HAL_UART_MspInit+0x2a4>)
 800ceaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ceac:	f003 0304 	and.w	r3, r3, #4
 800ceb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ceb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800ceb4:	2300      	movs	r3, #0
 800ceb6:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ceb8:	4b73      	ldr	r3, [pc, #460]	@ (800d088 <HAL_UART_MspInit+0x2a4>)
 800ceba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cebc:	4a72      	ldr	r2, [pc, #456]	@ (800d088 <HAL_UART_MspInit+0x2a4>)
 800cebe:	f043 0308 	orr.w	r3, r3, #8
 800cec2:	6313      	str	r3, [r2, #48]	@ 0x30
 800cec4:	4b70      	ldr	r3, [pc, #448]	@ (800d088 <HAL_UART_MspInit+0x2a4>)
 800cec6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cec8:	f003 0308 	and.w	r3, r3, #8
 800cecc:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cece:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800ced0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800ced4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ced6:	2302      	movs	r3, #2
 800ced8:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ceda:	2300      	movs	r3, #0
 800cedc:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800cede:	2303      	movs	r3, #3
 800cee0:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800cee2:	2308      	movs	r3, #8
 800cee4:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800cee6:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800ceea:	4619      	mov	r1, r3
 800ceec:	4867      	ldr	r0, [pc, #412]	@ (800d08c <HAL_UART_MspInit+0x2a8>)
 800ceee:	f000 fb83 	bl	800d5f8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800cef2:	2304      	movs	r3, #4
 800cef4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cef6:	2302      	movs	r3, #2
 800cef8:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cefa:	2300      	movs	r3, #0
 800cefc:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800cefe:	2303      	movs	r3, #3
 800cf00:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800cf02:	2308      	movs	r3, #8
 800cf04:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800cf06:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800cf0a:	4619      	mov	r1, r3
 800cf0c:	4861      	ldr	r0, [pc, #388]	@ (800d094 <HAL_UART_MspInit+0x2b0>)
 800cf0e:	f000 fb73 	bl	800d5f8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 800cf12:	2200      	movs	r2, #0
 800cf14:	2100      	movs	r1, #0
 800cf16:	2035      	movs	r0, #53	@ 0x35
 800cf18:	f000 faa5 	bl	800d466 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 800cf1c:	2035      	movs	r0, #53	@ 0x35
 800cf1e:	f000 fabe 	bl	800d49e <HAL_NVIC_EnableIRQ>
}
 800cf22:	e0fb      	b.n	800d11c <HAL_UART_MspInit+0x338>
  else if(uartHandle->Instance==USART1)
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	681b      	ldr	r3, [r3, #0]
 800cf28:	4a5b      	ldr	r2, [pc, #364]	@ (800d098 <HAL_UART_MspInit+0x2b4>)
 800cf2a:	4293      	cmp	r3, r2
 800cf2c:	d135      	bne.n	800cf9a <HAL_UART_MspInit+0x1b6>
    __HAL_RCC_USART1_CLK_ENABLE();
 800cf2e:	2300      	movs	r3, #0
 800cf30:	627b      	str	r3, [r7, #36]	@ 0x24
 800cf32:	4b55      	ldr	r3, [pc, #340]	@ (800d088 <HAL_UART_MspInit+0x2a4>)
 800cf34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cf36:	4a54      	ldr	r2, [pc, #336]	@ (800d088 <HAL_UART_MspInit+0x2a4>)
 800cf38:	f043 0310 	orr.w	r3, r3, #16
 800cf3c:	6453      	str	r3, [r2, #68]	@ 0x44
 800cf3e:	4b52      	ldr	r3, [pc, #328]	@ (800d088 <HAL_UART_MspInit+0x2a4>)
 800cf40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cf42:	f003 0310 	and.w	r3, r3, #16
 800cf46:	627b      	str	r3, [r7, #36]	@ 0x24
 800cf48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800cf4a:	2300      	movs	r3, #0
 800cf4c:	623b      	str	r3, [r7, #32]
 800cf4e:	4b4e      	ldr	r3, [pc, #312]	@ (800d088 <HAL_UART_MspInit+0x2a4>)
 800cf50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cf52:	4a4d      	ldr	r2, [pc, #308]	@ (800d088 <HAL_UART_MspInit+0x2a4>)
 800cf54:	f043 0301 	orr.w	r3, r3, #1
 800cf58:	6313      	str	r3, [r2, #48]	@ 0x30
 800cf5a:	4b4b      	ldr	r3, [pc, #300]	@ (800d088 <HAL_UART_MspInit+0x2a4>)
 800cf5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cf5e:	f003 0301 	and.w	r3, r3, #1
 800cf62:	623b      	str	r3, [r7, #32]
 800cf64:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800cf66:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800cf6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cf6c:	2302      	movs	r3, #2
 800cf6e:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cf70:	2300      	movs	r3, #0
 800cf72:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800cf74:	2303      	movs	r3, #3
 800cf76:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800cf78:	2307      	movs	r3, #7
 800cf7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cf7c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800cf80:	4619      	mov	r1, r3
 800cf82:	4846      	ldr	r0, [pc, #280]	@ (800d09c <HAL_UART_MspInit+0x2b8>)
 800cf84:	f000 fb38 	bl	800d5f8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800cf88:	2200      	movs	r2, #0
 800cf8a:	2100      	movs	r1, #0
 800cf8c:	2025      	movs	r0, #37	@ 0x25
 800cf8e:	f000 fa6a 	bl	800d466 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800cf92:	2025      	movs	r0, #37	@ 0x25
 800cf94:	f000 fa83 	bl	800d49e <HAL_NVIC_EnableIRQ>
}
 800cf98:	e0c0      	b.n	800d11c <HAL_UART_MspInit+0x338>
  else if(uartHandle->Instance==USART2)
 800cf9a:	687b      	ldr	r3, [r7, #4]
 800cf9c:	681b      	ldr	r3, [r3, #0]
 800cf9e:	4a40      	ldr	r2, [pc, #256]	@ (800d0a0 <HAL_UART_MspInit+0x2bc>)
 800cfa0:	4293      	cmp	r3, r2
 800cfa2:	d134      	bne.n	800d00e <HAL_UART_MspInit+0x22a>
    __HAL_RCC_USART2_CLK_ENABLE();
 800cfa4:	2300      	movs	r3, #0
 800cfa6:	61fb      	str	r3, [r7, #28]
 800cfa8:	4b37      	ldr	r3, [pc, #220]	@ (800d088 <HAL_UART_MspInit+0x2a4>)
 800cfaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cfac:	4a36      	ldr	r2, [pc, #216]	@ (800d088 <HAL_UART_MspInit+0x2a4>)
 800cfae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800cfb2:	6413      	str	r3, [r2, #64]	@ 0x40
 800cfb4:	4b34      	ldr	r3, [pc, #208]	@ (800d088 <HAL_UART_MspInit+0x2a4>)
 800cfb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cfb8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cfbc:	61fb      	str	r3, [r7, #28]
 800cfbe:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800cfc0:	2300      	movs	r3, #0
 800cfc2:	61bb      	str	r3, [r7, #24]
 800cfc4:	4b30      	ldr	r3, [pc, #192]	@ (800d088 <HAL_UART_MspInit+0x2a4>)
 800cfc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cfc8:	4a2f      	ldr	r2, [pc, #188]	@ (800d088 <HAL_UART_MspInit+0x2a4>)
 800cfca:	f043 0308 	orr.w	r3, r3, #8
 800cfce:	6313      	str	r3, [r2, #48]	@ 0x30
 800cfd0:	4b2d      	ldr	r3, [pc, #180]	@ (800d088 <HAL_UART_MspInit+0x2a4>)
 800cfd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cfd4:	f003 0308 	and.w	r3, r3, #8
 800cfd8:	61bb      	str	r3, [r7, #24]
 800cfda:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800cfdc:	2360      	movs	r3, #96	@ 0x60
 800cfde:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cfe0:	2302      	movs	r3, #2
 800cfe2:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cfe4:	2300      	movs	r3, #0
 800cfe6:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800cfe8:	2303      	movs	r3, #3
 800cfea:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800cfec:	2307      	movs	r3, #7
 800cfee:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800cff0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800cff4:	4619      	mov	r1, r3
 800cff6:	4827      	ldr	r0, [pc, #156]	@ (800d094 <HAL_UART_MspInit+0x2b0>)
 800cff8:	f000 fafe 	bl	800d5f8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800cffc:	2200      	movs	r2, #0
 800cffe:	2100      	movs	r1, #0
 800d000:	2026      	movs	r0, #38	@ 0x26
 800d002:	f000 fa30 	bl	800d466 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800d006:	2026      	movs	r0, #38	@ 0x26
 800d008:	f000 fa49 	bl	800d49e <HAL_NVIC_EnableIRQ>
}
 800d00c:	e086      	b.n	800d11c <HAL_UART_MspInit+0x338>
  else if(uartHandle->Instance==USART3)
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	681b      	ldr	r3, [r3, #0]
 800d012:	4a24      	ldr	r2, [pc, #144]	@ (800d0a4 <HAL_UART_MspInit+0x2c0>)
 800d014:	4293      	cmp	r3, r2
 800d016:	d147      	bne.n	800d0a8 <HAL_UART_MspInit+0x2c4>
    __HAL_RCC_USART3_CLK_ENABLE();
 800d018:	2300      	movs	r3, #0
 800d01a:	617b      	str	r3, [r7, #20]
 800d01c:	4b1a      	ldr	r3, [pc, #104]	@ (800d088 <HAL_UART_MspInit+0x2a4>)
 800d01e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d020:	4a19      	ldr	r2, [pc, #100]	@ (800d088 <HAL_UART_MspInit+0x2a4>)
 800d022:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800d026:	6413      	str	r3, [r2, #64]	@ 0x40
 800d028:	4b17      	ldr	r3, [pc, #92]	@ (800d088 <HAL_UART_MspInit+0x2a4>)
 800d02a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d02c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800d030:	617b      	str	r3, [r7, #20]
 800d032:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800d034:	2300      	movs	r3, #0
 800d036:	613b      	str	r3, [r7, #16]
 800d038:	4b13      	ldr	r3, [pc, #76]	@ (800d088 <HAL_UART_MspInit+0x2a4>)
 800d03a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d03c:	4a12      	ldr	r2, [pc, #72]	@ (800d088 <HAL_UART_MspInit+0x2a4>)
 800d03e:	f043 0308 	orr.w	r3, r3, #8
 800d042:	6313      	str	r3, [r2, #48]	@ 0x30
 800d044:	4b10      	ldr	r3, [pc, #64]	@ (800d088 <HAL_UART_MspInit+0x2a4>)
 800d046:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d048:	f003 0308 	and.w	r3, r3, #8
 800d04c:	613b      	str	r3, [r7, #16]
 800d04e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800d050:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800d054:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d056:	2302      	movs	r3, #2
 800d058:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d05a:	2300      	movs	r3, #0
 800d05c:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d05e:	2303      	movs	r3, #3
 800d060:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800d062:	2307      	movs	r3, #7
 800d064:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800d066:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800d06a:	4619      	mov	r1, r3
 800d06c:	4809      	ldr	r0, [pc, #36]	@ (800d094 <HAL_UART_MspInit+0x2b0>)
 800d06e:	f000 fac3 	bl	800d5f8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800d072:	2200      	movs	r2, #0
 800d074:	2100      	movs	r1, #0
 800d076:	2027      	movs	r0, #39	@ 0x27
 800d078:	f000 f9f5 	bl	800d466 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800d07c:	2027      	movs	r0, #39	@ 0x27
 800d07e:	f000 fa0e 	bl	800d49e <HAL_NVIC_EnableIRQ>
}
 800d082:	e04b      	b.n	800d11c <HAL_UART_MspInit+0x338>
 800d084:	40004c00 	.word	0x40004c00
 800d088:	40023800 	.word	0x40023800
 800d08c:	40020800 	.word	0x40020800
 800d090:	40005000 	.word	0x40005000
 800d094:	40020c00 	.word	0x40020c00
 800d098:	40011000 	.word	0x40011000
 800d09c:	40020000 	.word	0x40020000
 800d0a0:	40004400 	.word	0x40004400
 800d0a4:	40004800 	.word	0x40004800
  else if(uartHandle->Instance==USART6)
 800d0a8:	687b      	ldr	r3, [r7, #4]
 800d0aa:	681b      	ldr	r3, [r3, #0]
 800d0ac:	4a1d      	ldr	r2, [pc, #116]	@ (800d124 <HAL_UART_MspInit+0x340>)
 800d0ae:	4293      	cmp	r3, r2
 800d0b0:	d134      	bne.n	800d11c <HAL_UART_MspInit+0x338>
    __HAL_RCC_USART6_CLK_ENABLE();
 800d0b2:	2300      	movs	r3, #0
 800d0b4:	60fb      	str	r3, [r7, #12]
 800d0b6:	4b1c      	ldr	r3, [pc, #112]	@ (800d128 <HAL_UART_MspInit+0x344>)
 800d0b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d0ba:	4a1b      	ldr	r2, [pc, #108]	@ (800d128 <HAL_UART_MspInit+0x344>)
 800d0bc:	f043 0320 	orr.w	r3, r3, #32
 800d0c0:	6453      	str	r3, [r2, #68]	@ 0x44
 800d0c2:	4b19      	ldr	r3, [pc, #100]	@ (800d128 <HAL_UART_MspInit+0x344>)
 800d0c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d0c6:	f003 0320 	and.w	r3, r3, #32
 800d0ca:	60fb      	str	r3, [r7, #12]
 800d0cc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800d0ce:	2300      	movs	r3, #0
 800d0d0:	60bb      	str	r3, [r7, #8]
 800d0d2:	4b15      	ldr	r3, [pc, #84]	@ (800d128 <HAL_UART_MspInit+0x344>)
 800d0d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d0d6:	4a14      	ldr	r2, [pc, #80]	@ (800d128 <HAL_UART_MspInit+0x344>)
 800d0d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d0dc:	6313      	str	r3, [r2, #48]	@ 0x30
 800d0de:	4b12      	ldr	r3, [pc, #72]	@ (800d128 <HAL_UART_MspInit+0x344>)
 800d0e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d0e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d0e6:	60bb      	str	r3, [r7, #8]
 800d0e8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_14;
 800d0ea:	f44f 4384 	mov.w	r3, #16896	@ 0x4200
 800d0ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d0f0:	2302      	movs	r3, #2
 800d0f2:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d0f4:	2300      	movs	r3, #0
 800d0f6:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d0f8:	2303      	movs	r3, #3
 800d0fa:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800d0fc:	2308      	movs	r3, #8
 800d0fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800d100:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800d104:	4619      	mov	r1, r3
 800d106:	4809      	ldr	r0, [pc, #36]	@ (800d12c <HAL_UART_MspInit+0x348>)
 800d108:	f000 fa76 	bl	800d5f8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 800d10c:	2200      	movs	r2, #0
 800d10e:	2100      	movs	r1, #0
 800d110:	2047      	movs	r0, #71	@ 0x47
 800d112:	f000 f9a8 	bl	800d466 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 800d116:	2047      	movs	r0, #71	@ 0x47
 800d118:	f000 f9c1 	bl	800d49e <HAL_NVIC_EnableIRQ>
}
 800d11c:	bf00      	nop
 800d11e:	3750      	adds	r7, #80	@ 0x50
 800d120:	46bd      	mov	sp, r7
 800d122:	bd80      	pop	{r7, pc}
 800d124:	40011400 	.word	0x40011400
 800d128:	40023800 	.word	0x40023800
 800d12c:	40021800 	.word	0x40021800

0800d130 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800d130:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800d168 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800d134:	f7fe fb0a 	bl	800b74c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800d138:	480c      	ldr	r0, [pc, #48]	@ (800d16c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800d13a:	490d      	ldr	r1, [pc, #52]	@ (800d170 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800d13c:	4a0d      	ldr	r2, [pc, #52]	@ (800d174 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800d13e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800d140:	e002      	b.n	800d148 <LoopCopyDataInit>

0800d142 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800d142:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800d144:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800d146:	3304      	adds	r3, #4

0800d148 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800d148:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800d14a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800d14c:	d3f9      	bcc.n	800d142 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800d14e:	4a0a      	ldr	r2, [pc, #40]	@ (800d178 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800d150:	4c0a      	ldr	r4, [pc, #40]	@ (800d17c <LoopFillZerobss+0x22>)
  movs r3, #0
 800d152:	2300      	movs	r3, #0
  b LoopFillZerobss
 800d154:	e001      	b.n	800d15a <LoopFillZerobss>

0800d156 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800d156:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800d158:	3204      	adds	r2, #4

0800d15a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800d15a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800d15c:	d3fb      	bcc.n	800d156 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800d15e:	f005 fab1 	bl	80126c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800d162:	f7f8 fccb 	bl	8005afc <main>
  bx  lr    
 800d166:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800d168:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800d16c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800d170:	200002ac 	.word	0x200002ac
  ldr r2, =_sidata
 800d174:	08016608 	.word	0x08016608
  ldr r2, =_sbss
 800d178:	200002ac 	.word	0x200002ac
  ldr r4, =_ebss
 800d17c:	20000c5c 	.word	0x20000c5c

0800d180 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800d180:	e7fe      	b.n	800d180 <ADC_IRQHandler>
	...

0800d184 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800d184:	b580      	push	{r7, lr}
 800d186:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800d188:	4b0e      	ldr	r3, [pc, #56]	@ (800d1c4 <HAL_Init+0x40>)
 800d18a:	681b      	ldr	r3, [r3, #0]
 800d18c:	4a0d      	ldr	r2, [pc, #52]	@ (800d1c4 <HAL_Init+0x40>)
 800d18e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800d192:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800d194:	4b0b      	ldr	r3, [pc, #44]	@ (800d1c4 <HAL_Init+0x40>)
 800d196:	681b      	ldr	r3, [r3, #0]
 800d198:	4a0a      	ldr	r2, [pc, #40]	@ (800d1c4 <HAL_Init+0x40>)
 800d19a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800d19e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800d1a0:	4b08      	ldr	r3, [pc, #32]	@ (800d1c4 <HAL_Init+0x40>)
 800d1a2:	681b      	ldr	r3, [r3, #0]
 800d1a4:	4a07      	ldr	r2, [pc, #28]	@ (800d1c4 <HAL_Init+0x40>)
 800d1a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d1aa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800d1ac:	2003      	movs	r0, #3
 800d1ae:	f000 f94f 	bl	800d450 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800d1b2:	200f      	movs	r0, #15
 800d1b4:	f000 f808 	bl	800d1c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800d1b8:	f7fe f962 	bl	800b480 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800d1bc:	2300      	movs	r3, #0
}
 800d1be:	4618      	mov	r0, r3
 800d1c0:	bd80      	pop	{r7, pc}
 800d1c2:	bf00      	nop
 800d1c4:	40023c00 	.word	0x40023c00

0800d1c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800d1c8:	b580      	push	{r7, lr}
 800d1ca:	b082      	sub	sp, #8
 800d1cc:	af00      	add	r7, sp, #0
 800d1ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800d1d0:	4b12      	ldr	r3, [pc, #72]	@ (800d21c <HAL_InitTick+0x54>)
 800d1d2:	681a      	ldr	r2, [r3, #0]
 800d1d4:	4b12      	ldr	r3, [pc, #72]	@ (800d220 <HAL_InitTick+0x58>)
 800d1d6:	781b      	ldrb	r3, [r3, #0]
 800d1d8:	4619      	mov	r1, r3
 800d1da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800d1de:	fbb3 f3f1 	udiv	r3, r3, r1
 800d1e2:	fbb2 f3f3 	udiv	r3, r2, r3
 800d1e6:	4618      	mov	r0, r3
 800d1e8:	f000 f967 	bl	800d4ba <HAL_SYSTICK_Config>
 800d1ec:	4603      	mov	r3, r0
 800d1ee:	2b00      	cmp	r3, #0
 800d1f0:	d001      	beq.n	800d1f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800d1f2:	2301      	movs	r3, #1
 800d1f4:	e00e      	b.n	800d214 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800d1f6:	687b      	ldr	r3, [r7, #4]
 800d1f8:	2b0f      	cmp	r3, #15
 800d1fa:	d80a      	bhi.n	800d212 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800d1fc:	2200      	movs	r2, #0
 800d1fe:	6879      	ldr	r1, [r7, #4]
 800d200:	f04f 30ff 	mov.w	r0, #4294967295
 800d204:	f000 f92f 	bl	800d466 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800d208:	4a06      	ldr	r2, [pc, #24]	@ (800d224 <HAL_InitTick+0x5c>)
 800d20a:	687b      	ldr	r3, [r7, #4]
 800d20c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800d20e:	2300      	movs	r3, #0
 800d210:	e000      	b.n	800d214 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800d212:	2301      	movs	r3, #1
}
 800d214:	4618      	mov	r0, r3
 800d216:	3708      	adds	r7, #8
 800d218:	46bd      	mov	sp, r7
 800d21a:	bd80      	pop	{r7, pc}
 800d21c:	200000c8 	.word	0x200000c8
 800d220:	200000e0 	.word	0x200000e0
 800d224:	200000dc 	.word	0x200000dc

0800d228 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800d228:	b480      	push	{r7}
 800d22a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800d22c:	4b06      	ldr	r3, [pc, #24]	@ (800d248 <HAL_IncTick+0x20>)
 800d22e:	781b      	ldrb	r3, [r3, #0]
 800d230:	461a      	mov	r2, r3
 800d232:	4b06      	ldr	r3, [pc, #24]	@ (800d24c <HAL_IncTick+0x24>)
 800d234:	681b      	ldr	r3, [r3, #0]
 800d236:	4413      	add	r3, r2
 800d238:	4a04      	ldr	r2, [pc, #16]	@ (800d24c <HAL_IncTick+0x24>)
 800d23a:	6013      	str	r3, [r2, #0]
}
 800d23c:	bf00      	nop
 800d23e:	46bd      	mov	sp, r7
 800d240:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d244:	4770      	bx	lr
 800d246:	bf00      	nop
 800d248:	200000e0 	.word	0x200000e0
 800d24c:	20000b0c 	.word	0x20000b0c

0800d250 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800d250:	b480      	push	{r7}
 800d252:	af00      	add	r7, sp, #0
  return uwTick;
 800d254:	4b03      	ldr	r3, [pc, #12]	@ (800d264 <HAL_GetTick+0x14>)
 800d256:	681b      	ldr	r3, [r3, #0]
}
 800d258:	4618      	mov	r0, r3
 800d25a:	46bd      	mov	sp, r7
 800d25c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d260:	4770      	bx	lr
 800d262:	bf00      	nop
 800d264:	20000b0c 	.word	0x20000b0c

0800d268 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800d268:	b580      	push	{r7, lr}
 800d26a:	b084      	sub	sp, #16
 800d26c:	af00      	add	r7, sp, #0
 800d26e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800d270:	f7ff ffee 	bl	800d250 <HAL_GetTick>
 800d274:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800d276:	687b      	ldr	r3, [r7, #4]
 800d278:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800d27a:	68fb      	ldr	r3, [r7, #12]
 800d27c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d280:	d005      	beq.n	800d28e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800d282:	4b0a      	ldr	r3, [pc, #40]	@ (800d2ac <HAL_Delay+0x44>)
 800d284:	781b      	ldrb	r3, [r3, #0]
 800d286:	461a      	mov	r2, r3
 800d288:	68fb      	ldr	r3, [r7, #12]
 800d28a:	4413      	add	r3, r2
 800d28c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800d28e:	bf00      	nop
 800d290:	f7ff ffde 	bl	800d250 <HAL_GetTick>
 800d294:	4602      	mov	r2, r0
 800d296:	68bb      	ldr	r3, [r7, #8]
 800d298:	1ad3      	subs	r3, r2, r3
 800d29a:	68fa      	ldr	r2, [r7, #12]
 800d29c:	429a      	cmp	r2, r3
 800d29e:	d8f7      	bhi.n	800d290 <HAL_Delay+0x28>
  {
  }
}
 800d2a0:	bf00      	nop
 800d2a2:	bf00      	nop
 800d2a4:	3710      	adds	r7, #16
 800d2a6:	46bd      	mov	sp, r7
 800d2a8:	bd80      	pop	{r7, pc}
 800d2aa:	bf00      	nop
 800d2ac:	200000e0 	.word	0x200000e0

0800d2b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800d2b0:	b480      	push	{r7}
 800d2b2:	b085      	sub	sp, #20
 800d2b4:	af00      	add	r7, sp, #0
 800d2b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	f003 0307 	and.w	r3, r3, #7
 800d2be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800d2c0:	4b0c      	ldr	r3, [pc, #48]	@ (800d2f4 <__NVIC_SetPriorityGrouping+0x44>)
 800d2c2:	68db      	ldr	r3, [r3, #12]
 800d2c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800d2c6:	68ba      	ldr	r2, [r7, #8]
 800d2c8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800d2cc:	4013      	ands	r3, r2
 800d2ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800d2d0:	68fb      	ldr	r3, [r7, #12]
 800d2d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800d2d4:	68bb      	ldr	r3, [r7, #8]
 800d2d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800d2d8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800d2dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d2e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800d2e2:	4a04      	ldr	r2, [pc, #16]	@ (800d2f4 <__NVIC_SetPriorityGrouping+0x44>)
 800d2e4:	68bb      	ldr	r3, [r7, #8]
 800d2e6:	60d3      	str	r3, [r2, #12]
}
 800d2e8:	bf00      	nop
 800d2ea:	3714      	adds	r7, #20
 800d2ec:	46bd      	mov	sp, r7
 800d2ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2f2:	4770      	bx	lr
 800d2f4:	e000ed00 	.word	0xe000ed00

0800d2f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800d2f8:	b480      	push	{r7}
 800d2fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800d2fc:	4b04      	ldr	r3, [pc, #16]	@ (800d310 <__NVIC_GetPriorityGrouping+0x18>)
 800d2fe:	68db      	ldr	r3, [r3, #12]
 800d300:	0a1b      	lsrs	r3, r3, #8
 800d302:	f003 0307 	and.w	r3, r3, #7
}
 800d306:	4618      	mov	r0, r3
 800d308:	46bd      	mov	sp, r7
 800d30a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d30e:	4770      	bx	lr
 800d310:	e000ed00 	.word	0xe000ed00

0800d314 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800d314:	b480      	push	{r7}
 800d316:	b083      	sub	sp, #12
 800d318:	af00      	add	r7, sp, #0
 800d31a:	4603      	mov	r3, r0
 800d31c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800d31e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d322:	2b00      	cmp	r3, #0
 800d324:	db0b      	blt.n	800d33e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800d326:	79fb      	ldrb	r3, [r7, #7]
 800d328:	f003 021f 	and.w	r2, r3, #31
 800d32c:	4907      	ldr	r1, [pc, #28]	@ (800d34c <__NVIC_EnableIRQ+0x38>)
 800d32e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d332:	095b      	lsrs	r3, r3, #5
 800d334:	2001      	movs	r0, #1
 800d336:	fa00 f202 	lsl.w	r2, r0, r2
 800d33a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800d33e:	bf00      	nop
 800d340:	370c      	adds	r7, #12
 800d342:	46bd      	mov	sp, r7
 800d344:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d348:	4770      	bx	lr
 800d34a:	bf00      	nop
 800d34c:	e000e100 	.word	0xe000e100

0800d350 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800d350:	b480      	push	{r7}
 800d352:	b083      	sub	sp, #12
 800d354:	af00      	add	r7, sp, #0
 800d356:	4603      	mov	r3, r0
 800d358:	6039      	str	r1, [r7, #0]
 800d35a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800d35c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d360:	2b00      	cmp	r3, #0
 800d362:	db0a      	blt.n	800d37a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800d364:	683b      	ldr	r3, [r7, #0]
 800d366:	b2da      	uxtb	r2, r3
 800d368:	490c      	ldr	r1, [pc, #48]	@ (800d39c <__NVIC_SetPriority+0x4c>)
 800d36a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d36e:	0112      	lsls	r2, r2, #4
 800d370:	b2d2      	uxtb	r2, r2
 800d372:	440b      	add	r3, r1
 800d374:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800d378:	e00a      	b.n	800d390 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800d37a:	683b      	ldr	r3, [r7, #0]
 800d37c:	b2da      	uxtb	r2, r3
 800d37e:	4908      	ldr	r1, [pc, #32]	@ (800d3a0 <__NVIC_SetPriority+0x50>)
 800d380:	79fb      	ldrb	r3, [r7, #7]
 800d382:	f003 030f 	and.w	r3, r3, #15
 800d386:	3b04      	subs	r3, #4
 800d388:	0112      	lsls	r2, r2, #4
 800d38a:	b2d2      	uxtb	r2, r2
 800d38c:	440b      	add	r3, r1
 800d38e:	761a      	strb	r2, [r3, #24]
}
 800d390:	bf00      	nop
 800d392:	370c      	adds	r7, #12
 800d394:	46bd      	mov	sp, r7
 800d396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d39a:	4770      	bx	lr
 800d39c:	e000e100 	.word	0xe000e100
 800d3a0:	e000ed00 	.word	0xe000ed00

0800d3a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800d3a4:	b480      	push	{r7}
 800d3a6:	b089      	sub	sp, #36	@ 0x24
 800d3a8:	af00      	add	r7, sp, #0
 800d3aa:	60f8      	str	r0, [r7, #12]
 800d3ac:	60b9      	str	r1, [r7, #8]
 800d3ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800d3b0:	68fb      	ldr	r3, [r7, #12]
 800d3b2:	f003 0307 	and.w	r3, r3, #7
 800d3b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800d3b8:	69fb      	ldr	r3, [r7, #28]
 800d3ba:	f1c3 0307 	rsb	r3, r3, #7
 800d3be:	2b04      	cmp	r3, #4
 800d3c0:	bf28      	it	cs
 800d3c2:	2304      	movcs	r3, #4
 800d3c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800d3c6:	69fb      	ldr	r3, [r7, #28]
 800d3c8:	3304      	adds	r3, #4
 800d3ca:	2b06      	cmp	r3, #6
 800d3cc:	d902      	bls.n	800d3d4 <NVIC_EncodePriority+0x30>
 800d3ce:	69fb      	ldr	r3, [r7, #28]
 800d3d0:	3b03      	subs	r3, #3
 800d3d2:	e000      	b.n	800d3d6 <NVIC_EncodePriority+0x32>
 800d3d4:	2300      	movs	r3, #0
 800d3d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800d3d8:	f04f 32ff 	mov.w	r2, #4294967295
 800d3dc:	69bb      	ldr	r3, [r7, #24]
 800d3de:	fa02 f303 	lsl.w	r3, r2, r3
 800d3e2:	43da      	mvns	r2, r3
 800d3e4:	68bb      	ldr	r3, [r7, #8]
 800d3e6:	401a      	ands	r2, r3
 800d3e8:	697b      	ldr	r3, [r7, #20]
 800d3ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800d3ec:	f04f 31ff 	mov.w	r1, #4294967295
 800d3f0:	697b      	ldr	r3, [r7, #20]
 800d3f2:	fa01 f303 	lsl.w	r3, r1, r3
 800d3f6:	43d9      	mvns	r1, r3
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800d3fc:	4313      	orrs	r3, r2
         );
}
 800d3fe:	4618      	mov	r0, r3
 800d400:	3724      	adds	r7, #36	@ 0x24
 800d402:	46bd      	mov	sp, r7
 800d404:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d408:	4770      	bx	lr
	...

0800d40c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800d40c:	b580      	push	{r7, lr}
 800d40e:	b082      	sub	sp, #8
 800d410:	af00      	add	r7, sp, #0
 800d412:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	3b01      	subs	r3, #1
 800d418:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d41c:	d301      	bcc.n	800d422 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800d41e:	2301      	movs	r3, #1
 800d420:	e00f      	b.n	800d442 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800d422:	4a0a      	ldr	r2, [pc, #40]	@ (800d44c <SysTick_Config+0x40>)
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	3b01      	subs	r3, #1
 800d428:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800d42a:	210f      	movs	r1, #15
 800d42c:	f04f 30ff 	mov.w	r0, #4294967295
 800d430:	f7ff ff8e 	bl	800d350 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800d434:	4b05      	ldr	r3, [pc, #20]	@ (800d44c <SysTick_Config+0x40>)
 800d436:	2200      	movs	r2, #0
 800d438:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800d43a:	4b04      	ldr	r3, [pc, #16]	@ (800d44c <SysTick_Config+0x40>)
 800d43c:	2207      	movs	r2, #7
 800d43e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800d440:	2300      	movs	r3, #0
}
 800d442:	4618      	mov	r0, r3
 800d444:	3708      	adds	r7, #8
 800d446:	46bd      	mov	sp, r7
 800d448:	bd80      	pop	{r7, pc}
 800d44a:	bf00      	nop
 800d44c:	e000e010 	.word	0xe000e010

0800d450 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800d450:	b580      	push	{r7, lr}
 800d452:	b082      	sub	sp, #8
 800d454:	af00      	add	r7, sp, #0
 800d456:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800d458:	6878      	ldr	r0, [r7, #4]
 800d45a:	f7ff ff29 	bl	800d2b0 <__NVIC_SetPriorityGrouping>
}
 800d45e:	bf00      	nop
 800d460:	3708      	adds	r7, #8
 800d462:	46bd      	mov	sp, r7
 800d464:	bd80      	pop	{r7, pc}

0800d466 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800d466:	b580      	push	{r7, lr}
 800d468:	b086      	sub	sp, #24
 800d46a:	af00      	add	r7, sp, #0
 800d46c:	4603      	mov	r3, r0
 800d46e:	60b9      	str	r1, [r7, #8]
 800d470:	607a      	str	r2, [r7, #4]
 800d472:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800d474:	2300      	movs	r3, #0
 800d476:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800d478:	f7ff ff3e 	bl	800d2f8 <__NVIC_GetPriorityGrouping>
 800d47c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800d47e:	687a      	ldr	r2, [r7, #4]
 800d480:	68b9      	ldr	r1, [r7, #8]
 800d482:	6978      	ldr	r0, [r7, #20]
 800d484:	f7ff ff8e 	bl	800d3a4 <NVIC_EncodePriority>
 800d488:	4602      	mov	r2, r0
 800d48a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d48e:	4611      	mov	r1, r2
 800d490:	4618      	mov	r0, r3
 800d492:	f7ff ff5d 	bl	800d350 <__NVIC_SetPriority>
}
 800d496:	bf00      	nop
 800d498:	3718      	adds	r7, #24
 800d49a:	46bd      	mov	sp, r7
 800d49c:	bd80      	pop	{r7, pc}

0800d49e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800d49e:	b580      	push	{r7, lr}
 800d4a0:	b082      	sub	sp, #8
 800d4a2:	af00      	add	r7, sp, #0
 800d4a4:	4603      	mov	r3, r0
 800d4a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800d4a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d4ac:	4618      	mov	r0, r3
 800d4ae:	f7ff ff31 	bl	800d314 <__NVIC_EnableIRQ>
}
 800d4b2:	bf00      	nop
 800d4b4:	3708      	adds	r7, #8
 800d4b6:	46bd      	mov	sp, r7
 800d4b8:	bd80      	pop	{r7, pc}

0800d4ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800d4ba:	b580      	push	{r7, lr}
 800d4bc:	b082      	sub	sp, #8
 800d4be:	af00      	add	r7, sp, #0
 800d4c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800d4c2:	6878      	ldr	r0, [r7, #4]
 800d4c4:	f7ff ffa2 	bl	800d40c <SysTick_Config>
 800d4c8:	4603      	mov	r3, r0
}
 800d4ca:	4618      	mov	r0, r3
 800d4cc:	3708      	adds	r7, #8
 800d4ce:	46bd      	mov	sp, r7
 800d4d0:	bd80      	pop	{r7, pc}

0800d4d2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800d4d2:	b580      	push	{r7, lr}
 800d4d4:	b084      	sub	sp, #16
 800d4d6:	af00      	add	r7, sp, #0
 800d4d8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800d4da:	687b      	ldr	r3, [r7, #4]
 800d4dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d4de:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800d4e0:	f7ff feb6 	bl	800d250 <HAL_GetTick>
 800d4e4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800d4ec:	b2db      	uxtb	r3, r3
 800d4ee:	2b02      	cmp	r3, #2
 800d4f0:	d008      	beq.n	800d504 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800d4f2:	687b      	ldr	r3, [r7, #4]
 800d4f4:	2280      	movs	r2, #128	@ 0x80
 800d4f6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	2200      	movs	r2, #0
 800d4fc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800d500:	2301      	movs	r3, #1
 800d502:	e052      	b.n	800d5aa <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	681b      	ldr	r3, [r3, #0]
 800d508:	681a      	ldr	r2, [r3, #0]
 800d50a:	687b      	ldr	r3, [r7, #4]
 800d50c:	681b      	ldr	r3, [r3, #0]
 800d50e:	f022 0216 	bic.w	r2, r2, #22
 800d512:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	681b      	ldr	r3, [r3, #0]
 800d518:	695a      	ldr	r2, [r3, #20]
 800d51a:	687b      	ldr	r3, [r7, #4]
 800d51c:	681b      	ldr	r3, [r3, #0]
 800d51e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800d522:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800d524:	687b      	ldr	r3, [r7, #4]
 800d526:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d528:	2b00      	cmp	r3, #0
 800d52a:	d103      	bne.n	800d534 <HAL_DMA_Abort+0x62>
 800d52c:	687b      	ldr	r3, [r7, #4]
 800d52e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d530:	2b00      	cmp	r3, #0
 800d532:	d007      	beq.n	800d544 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800d534:	687b      	ldr	r3, [r7, #4]
 800d536:	681b      	ldr	r3, [r3, #0]
 800d538:	681a      	ldr	r2, [r3, #0]
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	681b      	ldr	r3, [r3, #0]
 800d53e:	f022 0208 	bic.w	r2, r2, #8
 800d542:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	681b      	ldr	r3, [r3, #0]
 800d548:	681a      	ldr	r2, [r3, #0]
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	681b      	ldr	r3, [r3, #0]
 800d54e:	f022 0201 	bic.w	r2, r2, #1
 800d552:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800d554:	e013      	b.n	800d57e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800d556:	f7ff fe7b 	bl	800d250 <HAL_GetTick>
 800d55a:	4602      	mov	r2, r0
 800d55c:	68bb      	ldr	r3, [r7, #8]
 800d55e:	1ad3      	subs	r3, r2, r3
 800d560:	2b05      	cmp	r3, #5
 800d562:	d90c      	bls.n	800d57e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800d564:	687b      	ldr	r3, [r7, #4]
 800d566:	2220      	movs	r2, #32
 800d568:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800d56a:	687b      	ldr	r3, [r7, #4]
 800d56c:	2203      	movs	r2, #3
 800d56e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	2200      	movs	r2, #0
 800d576:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800d57a:	2303      	movs	r3, #3
 800d57c:	e015      	b.n	800d5aa <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	681b      	ldr	r3, [r3, #0]
 800d582:	681b      	ldr	r3, [r3, #0]
 800d584:	f003 0301 	and.w	r3, r3, #1
 800d588:	2b00      	cmp	r3, #0
 800d58a:	d1e4      	bne.n	800d556 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800d58c:	687b      	ldr	r3, [r7, #4]
 800d58e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d590:	223f      	movs	r2, #63	@ 0x3f
 800d592:	409a      	lsls	r2, r3
 800d594:	68fb      	ldr	r3, [r7, #12]
 800d596:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	2201      	movs	r2, #1
 800d59c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800d5a0:	687b      	ldr	r3, [r7, #4]
 800d5a2:	2200      	movs	r2, #0
 800d5a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800d5a8:	2300      	movs	r3, #0
}
 800d5aa:	4618      	mov	r0, r3
 800d5ac:	3710      	adds	r7, #16
 800d5ae:	46bd      	mov	sp, r7
 800d5b0:	bd80      	pop	{r7, pc}

0800d5b2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800d5b2:	b480      	push	{r7}
 800d5b4:	b083      	sub	sp, #12
 800d5b6:	af00      	add	r7, sp, #0
 800d5b8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800d5c0:	b2db      	uxtb	r3, r3
 800d5c2:	2b02      	cmp	r3, #2
 800d5c4:	d004      	beq.n	800d5d0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800d5c6:	687b      	ldr	r3, [r7, #4]
 800d5c8:	2280      	movs	r2, #128	@ 0x80
 800d5ca:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800d5cc:	2301      	movs	r3, #1
 800d5ce:	e00c      	b.n	800d5ea <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800d5d0:	687b      	ldr	r3, [r7, #4]
 800d5d2:	2205      	movs	r2, #5
 800d5d4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	681b      	ldr	r3, [r3, #0]
 800d5dc:	681a      	ldr	r2, [r3, #0]
 800d5de:	687b      	ldr	r3, [r7, #4]
 800d5e0:	681b      	ldr	r3, [r3, #0]
 800d5e2:	f022 0201 	bic.w	r2, r2, #1
 800d5e6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800d5e8:	2300      	movs	r3, #0
}
 800d5ea:	4618      	mov	r0, r3
 800d5ec:	370c      	adds	r7, #12
 800d5ee:	46bd      	mov	sp, r7
 800d5f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5f4:	4770      	bx	lr
	...

0800d5f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800d5f8:	b480      	push	{r7}
 800d5fa:	b089      	sub	sp, #36	@ 0x24
 800d5fc:	af00      	add	r7, sp, #0
 800d5fe:	6078      	str	r0, [r7, #4]
 800d600:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800d602:	2300      	movs	r3, #0
 800d604:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800d606:	2300      	movs	r3, #0
 800d608:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800d60a:	2300      	movs	r3, #0
 800d60c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800d60e:	2300      	movs	r3, #0
 800d610:	61fb      	str	r3, [r7, #28]
 800d612:	e16b      	b.n	800d8ec <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800d614:	2201      	movs	r2, #1
 800d616:	69fb      	ldr	r3, [r7, #28]
 800d618:	fa02 f303 	lsl.w	r3, r2, r3
 800d61c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800d61e:	683b      	ldr	r3, [r7, #0]
 800d620:	681b      	ldr	r3, [r3, #0]
 800d622:	697a      	ldr	r2, [r7, #20]
 800d624:	4013      	ands	r3, r2
 800d626:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800d628:	693a      	ldr	r2, [r7, #16]
 800d62a:	697b      	ldr	r3, [r7, #20]
 800d62c:	429a      	cmp	r2, r3
 800d62e:	f040 815a 	bne.w	800d8e6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800d632:	683b      	ldr	r3, [r7, #0]
 800d634:	685b      	ldr	r3, [r3, #4]
 800d636:	f003 0303 	and.w	r3, r3, #3
 800d63a:	2b01      	cmp	r3, #1
 800d63c:	d005      	beq.n	800d64a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800d63e:	683b      	ldr	r3, [r7, #0]
 800d640:	685b      	ldr	r3, [r3, #4]
 800d642:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800d646:	2b02      	cmp	r3, #2
 800d648:	d130      	bne.n	800d6ac <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800d64a:	687b      	ldr	r3, [r7, #4]
 800d64c:	689b      	ldr	r3, [r3, #8]
 800d64e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800d650:	69fb      	ldr	r3, [r7, #28]
 800d652:	005b      	lsls	r3, r3, #1
 800d654:	2203      	movs	r2, #3
 800d656:	fa02 f303 	lsl.w	r3, r2, r3
 800d65a:	43db      	mvns	r3, r3
 800d65c:	69ba      	ldr	r2, [r7, #24]
 800d65e:	4013      	ands	r3, r2
 800d660:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800d662:	683b      	ldr	r3, [r7, #0]
 800d664:	68da      	ldr	r2, [r3, #12]
 800d666:	69fb      	ldr	r3, [r7, #28]
 800d668:	005b      	lsls	r3, r3, #1
 800d66a:	fa02 f303 	lsl.w	r3, r2, r3
 800d66e:	69ba      	ldr	r2, [r7, #24]
 800d670:	4313      	orrs	r3, r2
 800d672:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800d674:	687b      	ldr	r3, [r7, #4]
 800d676:	69ba      	ldr	r2, [r7, #24]
 800d678:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800d67a:	687b      	ldr	r3, [r7, #4]
 800d67c:	685b      	ldr	r3, [r3, #4]
 800d67e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800d680:	2201      	movs	r2, #1
 800d682:	69fb      	ldr	r3, [r7, #28]
 800d684:	fa02 f303 	lsl.w	r3, r2, r3
 800d688:	43db      	mvns	r3, r3
 800d68a:	69ba      	ldr	r2, [r7, #24]
 800d68c:	4013      	ands	r3, r2
 800d68e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800d690:	683b      	ldr	r3, [r7, #0]
 800d692:	685b      	ldr	r3, [r3, #4]
 800d694:	091b      	lsrs	r3, r3, #4
 800d696:	f003 0201 	and.w	r2, r3, #1
 800d69a:	69fb      	ldr	r3, [r7, #28]
 800d69c:	fa02 f303 	lsl.w	r3, r2, r3
 800d6a0:	69ba      	ldr	r2, [r7, #24]
 800d6a2:	4313      	orrs	r3, r2
 800d6a4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800d6a6:	687b      	ldr	r3, [r7, #4]
 800d6a8:	69ba      	ldr	r2, [r7, #24]
 800d6aa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800d6ac:	683b      	ldr	r3, [r7, #0]
 800d6ae:	685b      	ldr	r3, [r3, #4]
 800d6b0:	f003 0303 	and.w	r3, r3, #3
 800d6b4:	2b03      	cmp	r3, #3
 800d6b6:	d017      	beq.n	800d6e8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	68db      	ldr	r3, [r3, #12]
 800d6bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800d6be:	69fb      	ldr	r3, [r7, #28]
 800d6c0:	005b      	lsls	r3, r3, #1
 800d6c2:	2203      	movs	r2, #3
 800d6c4:	fa02 f303 	lsl.w	r3, r2, r3
 800d6c8:	43db      	mvns	r3, r3
 800d6ca:	69ba      	ldr	r2, [r7, #24]
 800d6cc:	4013      	ands	r3, r2
 800d6ce:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800d6d0:	683b      	ldr	r3, [r7, #0]
 800d6d2:	689a      	ldr	r2, [r3, #8]
 800d6d4:	69fb      	ldr	r3, [r7, #28]
 800d6d6:	005b      	lsls	r3, r3, #1
 800d6d8:	fa02 f303 	lsl.w	r3, r2, r3
 800d6dc:	69ba      	ldr	r2, [r7, #24]
 800d6de:	4313      	orrs	r3, r2
 800d6e0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	69ba      	ldr	r2, [r7, #24]
 800d6e6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800d6e8:	683b      	ldr	r3, [r7, #0]
 800d6ea:	685b      	ldr	r3, [r3, #4]
 800d6ec:	f003 0303 	and.w	r3, r3, #3
 800d6f0:	2b02      	cmp	r3, #2
 800d6f2:	d123      	bne.n	800d73c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800d6f4:	69fb      	ldr	r3, [r7, #28]
 800d6f6:	08da      	lsrs	r2, r3, #3
 800d6f8:	687b      	ldr	r3, [r7, #4]
 800d6fa:	3208      	adds	r2, #8
 800d6fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d700:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800d702:	69fb      	ldr	r3, [r7, #28]
 800d704:	f003 0307 	and.w	r3, r3, #7
 800d708:	009b      	lsls	r3, r3, #2
 800d70a:	220f      	movs	r2, #15
 800d70c:	fa02 f303 	lsl.w	r3, r2, r3
 800d710:	43db      	mvns	r3, r3
 800d712:	69ba      	ldr	r2, [r7, #24]
 800d714:	4013      	ands	r3, r2
 800d716:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800d718:	683b      	ldr	r3, [r7, #0]
 800d71a:	691a      	ldr	r2, [r3, #16]
 800d71c:	69fb      	ldr	r3, [r7, #28]
 800d71e:	f003 0307 	and.w	r3, r3, #7
 800d722:	009b      	lsls	r3, r3, #2
 800d724:	fa02 f303 	lsl.w	r3, r2, r3
 800d728:	69ba      	ldr	r2, [r7, #24]
 800d72a:	4313      	orrs	r3, r2
 800d72c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800d72e:	69fb      	ldr	r3, [r7, #28]
 800d730:	08da      	lsrs	r2, r3, #3
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	3208      	adds	r2, #8
 800d736:	69b9      	ldr	r1, [r7, #24]
 800d738:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800d73c:	687b      	ldr	r3, [r7, #4]
 800d73e:	681b      	ldr	r3, [r3, #0]
 800d740:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800d742:	69fb      	ldr	r3, [r7, #28]
 800d744:	005b      	lsls	r3, r3, #1
 800d746:	2203      	movs	r2, #3
 800d748:	fa02 f303 	lsl.w	r3, r2, r3
 800d74c:	43db      	mvns	r3, r3
 800d74e:	69ba      	ldr	r2, [r7, #24]
 800d750:	4013      	ands	r3, r2
 800d752:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800d754:	683b      	ldr	r3, [r7, #0]
 800d756:	685b      	ldr	r3, [r3, #4]
 800d758:	f003 0203 	and.w	r2, r3, #3
 800d75c:	69fb      	ldr	r3, [r7, #28]
 800d75e:	005b      	lsls	r3, r3, #1
 800d760:	fa02 f303 	lsl.w	r3, r2, r3
 800d764:	69ba      	ldr	r2, [r7, #24]
 800d766:	4313      	orrs	r3, r2
 800d768:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800d76a:	687b      	ldr	r3, [r7, #4]
 800d76c:	69ba      	ldr	r2, [r7, #24]
 800d76e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800d770:	683b      	ldr	r3, [r7, #0]
 800d772:	685b      	ldr	r3, [r3, #4]
 800d774:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800d778:	2b00      	cmp	r3, #0
 800d77a:	f000 80b4 	beq.w	800d8e6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800d77e:	2300      	movs	r3, #0
 800d780:	60fb      	str	r3, [r7, #12]
 800d782:	4b60      	ldr	r3, [pc, #384]	@ (800d904 <HAL_GPIO_Init+0x30c>)
 800d784:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d786:	4a5f      	ldr	r2, [pc, #380]	@ (800d904 <HAL_GPIO_Init+0x30c>)
 800d788:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800d78c:	6453      	str	r3, [r2, #68]	@ 0x44
 800d78e:	4b5d      	ldr	r3, [pc, #372]	@ (800d904 <HAL_GPIO_Init+0x30c>)
 800d790:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d792:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d796:	60fb      	str	r3, [r7, #12]
 800d798:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800d79a:	4a5b      	ldr	r2, [pc, #364]	@ (800d908 <HAL_GPIO_Init+0x310>)
 800d79c:	69fb      	ldr	r3, [r7, #28]
 800d79e:	089b      	lsrs	r3, r3, #2
 800d7a0:	3302      	adds	r3, #2
 800d7a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d7a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800d7a8:	69fb      	ldr	r3, [r7, #28]
 800d7aa:	f003 0303 	and.w	r3, r3, #3
 800d7ae:	009b      	lsls	r3, r3, #2
 800d7b0:	220f      	movs	r2, #15
 800d7b2:	fa02 f303 	lsl.w	r3, r2, r3
 800d7b6:	43db      	mvns	r3, r3
 800d7b8:	69ba      	ldr	r2, [r7, #24]
 800d7ba:	4013      	ands	r3, r2
 800d7bc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800d7be:	687b      	ldr	r3, [r7, #4]
 800d7c0:	4a52      	ldr	r2, [pc, #328]	@ (800d90c <HAL_GPIO_Init+0x314>)
 800d7c2:	4293      	cmp	r3, r2
 800d7c4:	d02b      	beq.n	800d81e <HAL_GPIO_Init+0x226>
 800d7c6:	687b      	ldr	r3, [r7, #4]
 800d7c8:	4a51      	ldr	r2, [pc, #324]	@ (800d910 <HAL_GPIO_Init+0x318>)
 800d7ca:	4293      	cmp	r3, r2
 800d7cc:	d025      	beq.n	800d81a <HAL_GPIO_Init+0x222>
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	4a50      	ldr	r2, [pc, #320]	@ (800d914 <HAL_GPIO_Init+0x31c>)
 800d7d2:	4293      	cmp	r3, r2
 800d7d4:	d01f      	beq.n	800d816 <HAL_GPIO_Init+0x21e>
 800d7d6:	687b      	ldr	r3, [r7, #4]
 800d7d8:	4a4f      	ldr	r2, [pc, #316]	@ (800d918 <HAL_GPIO_Init+0x320>)
 800d7da:	4293      	cmp	r3, r2
 800d7dc:	d019      	beq.n	800d812 <HAL_GPIO_Init+0x21a>
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	4a4e      	ldr	r2, [pc, #312]	@ (800d91c <HAL_GPIO_Init+0x324>)
 800d7e2:	4293      	cmp	r3, r2
 800d7e4:	d013      	beq.n	800d80e <HAL_GPIO_Init+0x216>
 800d7e6:	687b      	ldr	r3, [r7, #4]
 800d7e8:	4a4d      	ldr	r2, [pc, #308]	@ (800d920 <HAL_GPIO_Init+0x328>)
 800d7ea:	4293      	cmp	r3, r2
 800d7ec:	d00d      	beq.n	800d80a <HAL_GPIO_Init+0x212>
 800d7ee:	687b      	ldr	r3, [r7, #4]
 800d7f0:	4a4c      	ldr	r2, [pc, #304]	@ (800d924 <HAL_GPIO_Init+0x32c>)
 800d7f2:	4293      	cmp	r3, r2
 800d7f4:	d007      	beq.n	800d806 <HAL_GPIO_Init+0x20e>
 800d7f6:	687b      	ldr	r3, [r7, #4]
 800d7f8:	4a4b      	ldr	r2, [pc, #300]	@ (800d928 <HAL_GPIO_Init+0x330>)
 800d7fa:	4293      	cmp	r3, r2
 800d7fc:	d101      	bne.n	800d802 <HAL_GPIO_Init+0x20a>
 800d7fe:	2307      	movs	r3, #7
 800d800:	e00e      	b.n	800d820 <HAL_GPIO_Init+0x228>
 800d802:	2308      	movs	r3, #8
 800d804:	e00c      	b.n	800d820 <HAL_GPIO_Init+0x228>
 800d806:	2306      	movs	r3, #6
 800d808:	e00a      	b.n	800d820 <HAL_GPIO_Init+0x228>
 800d80a:	2305      	movs	r3, #5
 800d80c:	e008      	b.n	800d820 <HAL_GPIO_Init+0x228>
 800d80e:	2304      	movs	r3, #4
 800d810:	e006      	b.n	800d820 <HAL_GPIO_Init+0x228>
 800d812:	2303      	movs	r3, #3
 800d814:	e004      	b.n	800d820 <HAL_GPIO_Init+0x228>
 800d816:	2302      	movs	r3, #2
 800d818:	e002      	b.n	800d820 <HAL_GPIO_Init+0x228>
 800d81a:	2301      	movs	r3, #1
 800d81c:	e000      	b.n	800d820 <HAL_GPIO_Init+0x228>
 800d81e:	2300      	movs	r3, #0
 800d820:	69fa      	ldr	r2, [r7, #28]
 800d822:	f002 0203 	and.w	r2, r2, #3
 800d826:	0092      	lsls	r2, r2, #2
 800d828:	4093      	lsls	r3, r2
 800d82a:	69ba      	ldr	r2, [r7, #24]
 800d82c:	4313      	orrs	r3, r2
 800d82e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800d830:	4935      	ldr	r1, [pc, #212]	@ (800d908 <HAL_GPIO_Init+0x310>)
 800d832:	69fb      	ldr	r3, [r7, #28]
 800d834:	089b      	lsrs	r3, r3, #2
 800d836:	3302      	adds	r3, #2
 800d838:	69ba      	ldr	r2, [r7, #24]
 800d83a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800d83e:	4b3b      	ldr	r3, [pc, #236]	@ (800d92c <HAL_GPIO_Init+0x334>)
 800d840:	689b      	ldr	r3, [r3, #8]
 800d842:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800d844:	693b      	ldr	r3, [r7, #16]
 800d846:	43db      	mvns	r3, r3
 800d848:	69ba      	ldr	r2, [r7, #24]
 800d84a:	4013      	ands	r3, r2
 800d84c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800d84e:	683b      	ldr	r3, [r7, #0]
 800d850:	685b      	ldr	r3, [r3, #4]
 800d852:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800d856:	2b00      	cmp	r3, #0
 800d858:	d003      	beq.n	800d862 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800d85a:	69ba      	ldr	r2, [r7, #24]
 800d85c:	693b      	ldr	r3, [r7, #16]
 800d85e:	4313      	orrs	r3, r2
 800d860:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800d862:	4a32      	ldr	r2, [pc, #200]	@ (800d92c <HAL_GPIO_Init+0x334>)
 800d864:	69bb      	ldr	r3, [r7, #24]
 800d866:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800d868:	4b30      	ldr	r3, [pc, #192]	@ (800d92c <HAL_GPIO_Init+0x334>)
 800d86a:	68db      	ldr	r3, [r3, #12]
 800d86c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800d86e:	693b      	ldr	r3, [r7, #16]
 800d870:	43db      	mvns	r3, r3
 800d872:	69ba      	ldr	r2, [r7, #24]
 800d874:	4013      	ands	r3, r2
 800d876:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800d878:	683b      	ldr	r3, [r7, #0]
 800d87a:	685b      	ldr	r3, [r3, #4]
 800d87c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800d880:	2b00      	cmp	r3, #0
 800d882:	d003      	beq.n	800d88c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800d884:	69ba      	ldr	r2, [r7, #24]
 800d886:	693b      	ldr	r3, [r7, #16]
 800d888:	4313      	orrs	r3, r2
 800d88a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800d88c:	4a27      	ldr	r2, [pc, #156]	@ (800d92c <HAL_GPIO_Init+0x334>)
 800d88e:	69bb      	ldr	r3, [r7, #24]
 800d890:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800d892:	4b26      	ldr	r3, [pc, #152]	@ (800d92c <HAL_GPIO_Init+0x334>)
 800d894:	685b      	ldr	r3, [r3, #4]
 800d896:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800d898:	693b      	ldr	r3, [r7, #16]
 800d89a:	43db      	mvns	r3, r3
 800d89c:	69ba      	ldr	r2, [r7, #24]
 800d89e:	4013      	ands	r3, r2
 800d8a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800d8a2:	683b      	ldr	r3, [r7, #0]
 800d8a4:	685b      	ldr	r3, [r3, #4]
 800d8a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d8aa:	2b00      	cmp	r3, #0
 800d8ac:	d003      	beq.n	800d8b6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800d8ae:	69ba      	ldr	r2, [r7, #24]
 800d8b0:	693b      	ldr	r3, [r7, #16]
 800d8b2:	4313      	orrs	r3, r2
 800d8b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800d8b6:	4a1d      	ldr	r2, [pc, #116]	@ (800d92c <HAL_GPIO_Init+0x334>)
 800d8b8:	69bb      	ldr	r3, [r7, #24]
 800d8ba:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800d8bc:	4b1b      	ldr	r3, [pc, #108]	@ (800d92c <HAL_GPIO_Init+0x334>)
 800d8be:	681b      	ldr	r3, [r3, #0]
 800d8c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800d8c2:	693b      	ldr	r3, [r7, #16]
 800d8c4:	43db      	mvns	r3, r3
 800d8c6:	69ba      	ldr	r2, [r7, #24]
 800d8c8:	4013      	ands	r3, r2
 800d8ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800d8cc:	683b      	ldr	r3, [r7, #0]
 800d8ce:	685b      	ldr	r3, [r3, #4]
 800d8d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d8d4:	2b00      	cmp	r3, #0
 800d8d6:	d003      	beq.n	800d8e0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800d8d8:	69ba      	ldr	r2, [r7, #24]
 800d8da:	693b      	ldr	r3, [r7, #16]
 800d8dc:	4313      	orrs	r3, r2
 800d8de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800d8e0:	4a12      	ldr	r2, [pc, #72]	@ (800d92c <HAL_GPIO_Init+0x334>)
 800d8e2:	69bb      	ldr	r3, [r7, #24]
 800d8e4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800d8e6:	69fb      	ldr	r3, [r7, #28]
 800d8e8:	3301      	adds	r3, #1
 800d8ea:	61fb      	str	r3, [r7, #28]
 800d8ec:	69fb      	ldr	r3, [r7, #28]
 800d8ee:	2b0f      	cmp	r3, #15
 800d8f0:	f67f ae90 	bls.w	800d614 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800d8f4:	bf00      	nop
 800d8f6:	bf00      	nop
 800d8f8:	3724      	adds	r7, #36	@ 0x24
 800d8fa:	46bd      	mov	sp, r7
 800d8fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d900:	4770      	bx	lr
 800d902:	bf00      	nop
 800d904:	40023800 	.word	0x40023800
 800d908:	40013800 	.word	0x40013800
 800d90c:	40020000 	.word	0x40020000
 800d910:	40020400 	.word	0x40020400
 800d914:	40020800 	.word	0x40020800
 800d918:	40020c00 	.word	0x40020c00
 800d91c:	40021000 	.word	0x40021000
 800d920:	40021400 	.word	0x40021400
 800d924:	40021800 	.word	0x40021800
 800d928:	40021c00 	.word	0x40021c00
 800d92c:	40013c00 	.word	0x40013c00

0800d930 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800d930:	b480      	push	{r7}
 800d932:	b085      	sub	sp, #20
 800d934:	af00      	add	r7, sp, #0
 800d936:	6078      	str	r0, [r7, #4]
 800d938:	460b      	mov	r3, r1
 800d93a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	691a      	ldr	r2, [r3, #16]
 800d940:	887b      	ldrh	r3, [r7, #2]
 800d942:	4013      	ands	r3, r2
 800d944:	2b00      	cmp	r3, #0
 800d946:	d002      	beq.n	800d94e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800d948:	2301      	movs	r3, #1
 800d94a:	73fb      	strb	r3, [r7, #15]
 800d94c:	e001      	b.n	800d952 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800d94e:	2300      	movs	r3, #0
 800d950:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800d952:	7bfb      	ldrb	r3, [r7, #15]
}
 800d954:	4618      	mov	r0, r3
 800d956:	3714      	adds	r7, #20
 800d958:	46bd      	mov	sp, r7
 800d95a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d95e:	4770      	bx	lr

0800d960 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800d960:	b480      	push	{r7}
 800d962:	b083      	sub	sp, #12
 800d964:	af00      	add	r7, sp, #0
 800d966:	6078      	str	r0, [r7, #4]
 800d968:	460b      	mov	r3, r1
 800d96a:	807b      	strh	r3, [r7, #2]
 800d96c:	4613      	mov	r3, r2
 800d96e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800d970:	787b      	ldrb	r3, [r7, #1]
 800d972:	2b00      	cmp	r3, #0
 800d974:	d003      	beq.n	800d97e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800d976:	887a      	ldrh	r2, [r7, #2]
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800d97c:	e003      	b.n	800d986 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800d97e:	887b      	ldrh	r3, [r7, #2]
 800d980:	041a      	lsls	r2, r3, #16
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	619a      	str	r2, [r3, #24]
}
 800d986:	bf00      	nop
 800d988:	370c      	adds	r7, #12
 800d98a:	46bd      	mov	sp, r7
 800d98c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d990:	4770      	bx	lr
	...

0800d994 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800d994:	b580      	push	{r7, lr}
 800d996:	b082      	sub	sp, #8
 800d998:	af00      	add	r7, sp, #0
 800d99a:	4603      	mov	r3, r0
 800d99c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800d99e:	4b08      	ldr	r3, [pc, #32]	@ (800d9c0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800d9a0:	695a      	ldr	r2, [r3, #20]
 800d9a2:	88fb      	ldrh	r3, [r7, #6]
 800d9a4:	4013      	ands	r3, r2
 800d9a6:	2b00      	cmp	r3, #0
 800d9a8:	d006      	beq.n	800d9b8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800d9aa:	4a05      	ldr	r2, [pc, #20]	@ (800d9c0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800d9ac:	88fb      	ldrh	r3, [r7, #6]
 800d9ae:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800d9b0:	88fb      	ldrh	r3, [r7, #6]
 800d9b2:	4618      	mov	r0, r3
 800d9b4:	f7fe fcb8 	bl	800c328 <HAL_GPIO_EXTI_Callback>
  }
}
 800d9b8:	bf00      	nop
 800d9ba:	3708      	adds	r7, #8
 800d9bc:	46bd      	mov	sp, r7
 800d9be:	bd80      	pop	{r7, pc}
 800d9c0:	40013c00 	.word	0x40013c00

0800d9c4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800d9c4:	b580      	push	{r7, lr}
 800d9c6:	b084      	sub	sp, #16
 800d9c8:	af00      	add	r7, sp, #0
 800d9ca:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	2b00      	cmp	r3, #0
 800d9d0:	d101      	bne.n	800d9d6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800d9d2:	2301      	movs	r3, #1
 800d9d4:	e12b      	b.n	800dc2e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d9dc:	b2db      	uxtb	r3, r3
 800d9de:	2b00      	cmp	r3, #0
 800d9e0:	d106      	bne.n	800d9f0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800d9e2:	687b      	ldr	r3, [r7, #4]
 800d9e4:	2200      	movs	r2, #0
 800d9e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800d9ea:	6878      	ldr	r0, [r7, #4]
 800d9ec:	f7f7 fcc4 	bl	8005378 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800d9f0:	687b      	ldr	r3, [r7, #4]
 800d9f2:	2224      	movs	r2, #36	@ 0x24
 800d9f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	681b      	ldr	r3, [r3, #0]
 800d9fc:	681a      	ldr	r2, [r3, #0]
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	681b      	ldr	r3, [r3, #0]
 800da02:	f022 0201 	bic.w	r2, r2, #1
 800da06:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	681b      	ldr	r3, [r3, #0]
 800da0c:	681a      	ldr	r2, [r3, #0]
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	681b      	ldr	r3, [r3, #0]
 800da12:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800da16:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	681b      	ldr	r3, [r3, #0]
 800da1c:	681a      	ldr	r2, [r3, #0]
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	681b      	ldr	r3, [r3, #0]
 800da22:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800da26:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800da28:	f001 fda0 	bl	800f56c <HAL_RCC_GetPCLK1Freq>
 800da2c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	685b      	ldr	r3, [r3, #4]
 800da32:	4a81      	ldr	r2, [pc, #516]	@ (800dc38 <HAL_I2C_Init+0x274>)
 800da34:	4293      	cmp	r3, r2
 800da36:	d807      	bhi.n	800da48 <HAL_I2C_Init+0x84>
 800da38:	68fb      	ldr	r3, [r7, #12]
 800da3a:	4a80      	ldr	r2, [pc, #512]	@ (800dc3c <HAL_I2C_Init+0x278>)
 800da3c:	4293      	cmp	r3, r2
 800da3e:	bf94      	ite	ls
 800da40:	2301      	movls	r3, #1
 800da42:	2300      	movhi	r3, #0
 800da44:	b2db      	uxtb	r3, r3
 800da46:	e006      	b.n	800da56 <HAL_I2C_Init+0x92>
 800da48:	68fb      	ldr	r3, [r7, #12]
 800da4a:	4a7d      	ldr	r2, [pc, #500]	@ (800dc40 <HAL_I2C_Init+0x27c>)
 800da4c:	4293      	cmp	r3, r2
 800da4e:	bf94      	ite	ls
 800da50:	2301      	movls	r3, #1
 800da52:	2300      	movhi	r3, #0
 800da54:	b2db      	uxtb	r3, r3
 800da56:	2b00      	cmp	r3, #0
 800da58:	d001      	beq.n	800da5e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800da5a:	2301      	movs	r3, #1
 800da5c:	e0e7      	b.n	800dc2e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800da5e:	68fb      	ldr	r3, [r7, #12]
 800da60:	4a78      	ldr	r2, [pc, #480]	@ (800dc44 <HAL_I2C_Init+0x280>)
 800da62:	fba2 2303 	umull	r2, r3, r2, r3
 800da66:	0c9b      	lsrs	r3, r3, #18
 800da68:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800da6a:	687b      	ldr	r3, [r7, #4]
 800da6c:	681b      	ldr	r3, [r3, #0]
 800da6e:	685b      	ldr	r3, [r3, #4]
 800da70:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800da74:	687b      	ldr	r3, [r7, #4]
 800da76:	681b      	ldr	r3, [r3, #0]
 800da78:	68ba      	ldr	r2, [r7, #8]
 800da7a:	430a      	orrs	r2, r1
 800da7c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800da7e:	687b      	ldr	r3, [r7, #4]
 800da80:	681b      	ldr	r3, [r3, #0]
 800da82:	6a1b      	ldr	r3, [r3, #32]
 800da84:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	685b      	ldr	r3, [r3, #4]
 800da8c:	4a6a      	ldr	r2, [pc, #424]	@ (800dc38 <HAL_I2C_Init+0x274>)
 800da8e:	4293      	cmp	r3, r2
 800da90:	d802      	bhi.n	800da98 <HAL_I2C_Init+0xd4>
 800da92:	68bb      	ldr	r3, [r7, #8]
 800da94:	3301      	adds	r3, #1
 800da96:	e009      	b.n	800daac <HAL_I2C_Init+0xe8>
 800da98:	68bb      	ldr	r3, [r7, #8]
 800da9a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800da9e:	fb02 f303 	mul.w	r3, r2, r3
 800daa2:	4a69      	ldr	r2, [pc, #420]	@ (800dc48 <HAL_I2C_Init+0x284>)
 800daa4:	fba2 2303 	umull	r2, r3, r2, r3
 800daa8:	099b      	lsrs	r3, r3, #6
 800daaa:	3301      	adds	r3, #1
 800daac:	687a      	ldr	r2, [r7, #4]
 800daae:	6812      	ldr	r2, [r2, #0]
 800dab0:	430b      	orrs	r3, r1
 800dab2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800dab4:	687b      	ldr	r3, [r7, #4]
 800dab6:	681b      	ldr	r3, [r3, #0]
 800dab8:	69db      	ldr	r3, [r3, #28]
 800daba:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800dabe:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800dac2:	687b      	ldr	r3, [r7, #4]
 800dac4:	685b      	ldr	r3, [r3, #4]
 800dac6:	495c      	ldr	r1, [pc, #368]	@ (800dc38 <HAL_I2C_Init+0x274>)
 800dac8:	428b      	cmp	r3, r1
 800daca:	d819      	bhi.n	800db00 <HAL_I2C_Init+0x13c>
 800dacc:	68fb      	ldr	r3, [r7, #12]
 800dace:	1e59      	subs	r1, r3, #1
 800dad0:	687b      	ldr	r3, [r7, #4]
 800dad2:	685b      	ldr	r3, [r3, #4]
 800dad4:	005b      	lsls	r3, r3, #1
 800dad6:	fbb1 f3f3 	udiv	r3, r1, r3
 800dada:	1c59      	adds	r1, r3, #1
 800dadc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800dae0:	400b      	ands	r3, r1
 800dae2:	2b00      	cmp	r3, #0
 800dae4:	d00a      	beq.n	800dafc <HAL_I2C_Init+0x138>
 800dae6:	68fb      	ldr	r3, [r7, #12]
 800dae8:	1e59      	subs	r1, r3, #1
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	685b      	ldr	r3, [r3, #4]
 800daee:	005b      	lsls	r3, r3, #1
 800daf0:	fbb1 f3f3 	udiv	r3, r1, r3
 800daf4:	3301      	adds	r3, #1
 800daf6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800dafa:	e051      	b.n	800dba0 <HAL_I2C_Init+0x1dc>
 800dafc:	2304      	movs	r3, #4
 800dafe:	e04f      	b.n	800dba0 <HAL_I2C_Init+0x1dc>
 800db00:	687b      	ldr	r3, [r7, #4]
 800db02:	689b      	ldr	r3, [r3, #8]
 800db04:	2b00      	cmp	r3, #0
 800db06:	d111      	bne.n	800db2c <HAL_I2C_Init+0x168>
 800db08:	68fb      	ldr	r3, [r7, #12]
 800db0a:	1e58      	subs	r0, r3, #1
 800db0c:	687b      	ldr	r3, [r7, #4]
 800db0e:	6859      	ldr	r1, [r3, #4]
 800db10:	460b      	mov	r3, r1
 800db12:	005b      	lsls	r3, r3, #1
 800db14:	440b      	add	r3, r1
 800db16:	fbb0 f3f3 	udiv	r3, r0, r3
 800db1a:	3301      	adds	r3, #1
 800db1c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800db20:	2b00      	cmp	r3, #0
 800db22:	bf0c      	ite	eq
 800db24:	2301      	moveq	r3, #1
 800db26:	2300      	movne	r3, #0
 800db28:	b2db      	uxtb	r3, r3
 800db2a:	e012      	b.n	800db52 <HAL_I2C_Init+0x18e>
 800db2c:	68fb      	ldr	r3, [r7, #12]
 800db2e:	1e58      	subs	r0, r3, #1
 800db30:	687b      	ldr	r3, [r7, #4]
 800db32:	6859      	ldr	r1, [r3, #4]
 800db34:	460b      	mov	r3, r1
 800db36:	009b      	lsls	r3, r3, #2
 800db38:	440b      	add	r3, r1
 800db3a:	0099      	lsls	r1, r3, #2
 800db3c:	440b      	add	r3, r1
 800db3e:	fbb0 f3f3 	udiv	r3, r0, r3
 800db42:	3301      	adds	r3, #1
 800db44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800db48:	2b00      	cmp	r3, #0
 800db4a:	bf0c      	ite	eq
 800db4c:	2301      	moveq	r3, #1
 800db4e:	2300      	movne	r3, #0
 800db50:	b2db      	uxtb	r3, r3
 800db52:	2b00      	cmp	r3, #0
 800db54:	d001      	beq.n	800db5a <HAL_I2C_Init+0x196>
 800db56:	2301      	movs	r3, #1
 800db58:	e022      	b.n	800dba0 <HAL_I2C_Init+0x1dc>
 800db5a:	687b      	ldr	r3, [r7, #4]
 800db5c:	689b      	ldr	r3, [r3, #8]
 800db5e:	2b00      	cmp	r3, #0
 800db60:	d10e      	bne.n	800db80 <HAL_I2C_Init+0x1bc>
 800db62:	68fb      	ldr	r3, [r7, #12]
 800db64:	1e58      	subs	r0, r3, #1
 800db66:	687b      	ldr	r3, [r7, #4]
 800db68:	6859      	ldr	r1, [r3, #4]
 800db6a:	460b      	mov	r3, r1
 800db6c:	005b      	lsls	r3, r3, #1
 800db6e:	440b      	add	r3, r1
 800db70:	fbb0 f3f3 	udiv	r3, r0, r3
 800db74:	3301      	adds	r3, #1
 800db76:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800db7a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800db7e:	e00f      	b.n	800dba0 <HAL_I2C_Init+0x1dc>
 800db80:	68fb      	ldr	r3, [r7, #12]
 800db82:	1e58      	subs	r0, r3, #1
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	6859      	ldr	r1, [r3, #4]
 800db88:	460b      	mov	r3, r1
 800db8a:	009b      	lsls	r3, r3, #2
 800db8c:	440b      	add	r3, r1
 800db8e:	0099      	lsls	r1, r3, #2
 800db90:	440b      	add	r3, r1
 800db92:	fbb0 f3f3 	udiv	r3, r0, r3
 800db96:	3301      	adds	r3, #1
 800db98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800db9c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800dba0:	6879      	ldr	r1, [r7, #4]
 800dba2:	6809      	ldr	r1, [r1, #0]
 800dba4:	4313      	orrs	r3, r2
 800dba6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	681b      	ldr	r3, [r3, #0]
 800dbac:	681b      	ldr	r3, [r3, #0]
 800dbae:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800dbb2:	687b      	ldr	r3, [r7, #4]
 800dbb4:	69da      	ldr	r2, [r3, #28]
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	6a1b      	ldr	r3, [r3, #32]
 800dbba:	431a      	orrs	r2, r3
 800dbbc:	687b      	ldr	r3, [r7, #4]
 800dbbe:	681b      	ldr	r3, [r3, #0]
 800dbc0:	430a      	orrs	r2, r1
 800dbc2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	681b      	ldr	r3, [r3, #0]
 800dbc8:	689b      	ldr	r3, [r3, #8]
 800dbca:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800dbce:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800dbd2:	687a      	ldr	r2, [r7, #4]
 800dbd4:	6911      	ldr	r1, [r2, #16]
 800dbd6:	687a      	ldr	r2, [r7, #4]
 800dbd8:	68d2      	ldr	r2, [r2, #12]
 800dbda:	4311      	orrs	r1, r2
 800dbdc:	687a      	ldr	r2, [r7, #4]
 800dbde:	6812      	ldr	r2, [r2, #0]
 800dbe0:	430b      	orrs	r3, r1
 800dbe2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800dbe4:	687b      	ldr	r3, [r7, #4]
 800dbe6:	681b      	ldr	r3, [r3, #0]
 800dbe8:	68db      	ldr	r3, [r3, #12]
 800dbea:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800dbee:	687b      	ldr	r3, [r7, #4]
 800dbf0:	695a      	ldr	r2, [r3, #20]
 800dbf2:	687b      	ldr	r3, [r7, #4]
 800dbf4:	699b      	ldr	r3, [r3, #24]
 800dbf6:	431a      	orrs	r2, r3
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	681b      	ldr	r3, [r3, #0]
 800dbfc:	430a      	orrs	r2, r1
 800dbfe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800dc00:	687b      	ldr	r3, [r7, #4]
 800dc02:	681b      	ldr	r3, [r3, #0]
 800dc04:	681a      	ldr	r2, [r3, #0]
 800dc06:	687b      	ldr	r3, [r7, #4]
 800dc08:	681b      	ldr	r3, [r3, #0]
 800dc0a:	f042 0201 	orr.w	r2, r2, #1
 800dc0e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800dc10:	687b      	ldr	r3, [r7, #4]
 800dc12:	2200      	movs	r2, #0
 800dc14:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800dc16:	687b      	ldr	r3, [r7, #4]
 800dc18:	2220      	movs	r2, #32
 800dc1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800dc1e:	687b      	ldr	r3, [r7, #4]
 800dc20:	2200      	movs	r2, #0
 800dc22:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800dc24:	687b      	ldr	r3, [r7, #4]
 800dc26:	2200      	movs	r2, #0
 800dc28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800dc2c:	2300      	movs	r3, #0
}
 800dc2e:	4618      	mov	r0, r3
 800dc30:	3710      	adds	r7, #16
 800dc32:	46bd      	mov	sp, r7
 800dc34:	bd80      	pop	{r7, pc}
 800dc36:	bf00      	nop
 800dc38:	000186a0 	.word	0x000186a0
 800dc3c:	001e847f 	.word	0x001e847f
 800dc40:	003d08ff 	.word	0x003d08ff
 800dc44:	431bde83 	.word	0x431bde83
 800dc48:	10624dd3 	.word	0x10624dd3

0800dc4c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800dc4c:	b580      	push	{r7, lr}
 800dc4e:	b088      	sub	sp, #32
 800dc50:	af02      	add	r7, sp, #8
 800dc52:	60f8      	str	r0, [r7, #12]
 800dc54:	607a      	str	r2, [r7, #4]
 800dc56:	461a      	mov	r2, r3
 800dc58:	460b      	mov	r3, r1
 800dc5a:	817b      	strh	r3, [r7, #10]
 800dc5c:	4613      	mov	r3, r2
 800dc5e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800dc60:	f7ff faf6 	bl	800d250 <HAL_GetTick>
 800dc64:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800dc66:	68fb      	ldr	r3, [r7, #12]
 800dc68:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800dc6c:	b2db      	uxtb	r3, r3
 800dc6e:	2b20      	cmp	r3, #32
 800dc70:	f040 80e0 	bne.w	800de34 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800dc74:	697b      	ldr	r3, [r7, #20]
 800dc76:	9300      	str	r3, [sp, #0]
 800dc78:	2319      	movs	r3, #25
 800dc7a:	2201      	movs	r2, #1
 800dc7c:	4970      	ldr	r1, [pc, #448]	@ (800de40 <HAL_I2C_Master_Transmit+0x1f4>)
 800dc7e:	68f8      	ldr	r0, [r7, #12]
 800dc80:	f000 fe0e 	bl	800e8a0 <I2C_WaitOnFlagUntilTimeout>
 800dc84:	4603      	mov	r3, r0
 800dc86:	2b00      	cmp	r3, #0
 800dc88:	d001      	beq.n	800dc8e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800dc8a:	2302      	movs	r3, #2
 800dc8c:	e0d3      	b.n	800de36 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800dc8e:	68fb      	ldr	r3, [r7, #12]
 800dc90:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800dc94:	2b01      	cmp	r3, #1
 800dc96:	d101      	bne.n	800dc9c <HAL_I2C_Master_Transmit+0x50>
 800dc98:	2302      	movs	r3, #2
 800dc9a:	e0cc      	b.n	800de36 <HAL_I2C_Master_Transmit+0x1ea>
 800dc9c:	68fb      	ldr	r3, [r7, #12]
 800dc9e:	2201      	movs	r2, #1
 800dca0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800dca4:	68fb      	ldr	r3, [r7, #12]
 800dca6:	681b      	ldr	r3, [r3, #0]
 800dca8:	681b      	ldr	r3, [r3, #0]
 800dcaa:	f003 0301 	and.w	r3, r3, #1
 800dcae:	2b01      	cmp	r3, #1
 800dcb0:	d007      	beq.n	800dcc2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800dcb2:	68fb      	ldr	r3, [r7, #12]
 800dcb4:	681b      	ldr	r3, [r3, #0]
 800dcb6:	681a      	ldr	r2, [r3, #0]
 800dcb8:	68fb      	ldr	r3, [r7, #12]
 800dcba:	681b      	ldr	r3, [r3, #0]
 800dcbc:	f042 0201 	orr.w	r2, r2, #1
 800dcc0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800dcc2:	68fb      	ldr	r3, [r7, #12]
 800dcc4:	681b      	ldr	r3, [r3, #0]
 800dcc6:	681a      	ldr	r2, [r3, #0]
 800dcc8:	68fb      	ldr	r3, [r7, #12]
 800dcca:	681b      	ldr	r3, [r3, #0]
 800dccc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800dcd0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800dcd2:	68fb      	ldr	r3, [r7, #12]
 800dcd4:	2221      	movs	r2, #33	@ 0x21
 800dcd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800dcda:	68fb      	ldr	r3, [r7, #12]
 800dcdc:	2210      	movs	r2, #16
 800dcde:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800dce2:	68fb      	ldr	r3, [r7, #12]
 800dce4:	2200      	movs	r2, #0
 800dce6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800dce8:	68fb      	ldr	r3, [r7, #12]
 800dcea:	687a      	ldr	r2, [r7, #4]
 800dcec:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800dcee:	68fb      	ldr	r3, [r7, #12]
 800dcf0:	893a      	ldrh	r2, [r7, #8]
 800dcf2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800dcf4:	68fb      	ldr	r3, [r7, #12]
 800dcf6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800dcf8:	b29a      	uxth	r2, r3
 800dcfa:	68fb      	ldr	r3, [r7, #12]
 800dcfc:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800dcfe:	68fb      	ldr	r3, [r7, #12]
 800dd00:	4a50      	ldr	r2, [pc, #320]	@ (800de44 <HAL_I2C_Master_Transmit+0x1f8>)
 800dd02:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800dd04:	8979      	ldrh	r1, [r7, #10]
 800dd06:	697b      	ldr	r3, [r7, #20]
 800dd08:	6a3a      	ldr	r2, [r7, #32]
 800dd0a:	68f8      	ldr	r0, [r7, #12]
 800dd0c:	f000 fbc8 	bl	800e4a0 <I2C_MasterRequestWrite>
 800dd10:	4603      	mov	r3, r0
 800dd12:	2b00      	cmp	r3, #0
 800dd14:	d001      	beq.n	800dd1a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800dd16:	2301      	movs	r3, #1
 800dd18:	e08d      	b.n	800de36 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800dd1a:	2300      	movs	r3, #0
 800dd1c:	613b      	str	r3, [r7, #16]
 800dd1e:	68fb      	ldr	r3, [r7, #12]
 800dd20:	681b      	ldr	r3, [r3, #0]
 800dd22:	695b      	ldr	r3, [r3, #20]
 800dd24:	613b      	str	r3, [r7, #16]
 800dd26:	68fb      	ldr	r3, [r7, #12]
 800dd28:	681b      	ldr	r3, [r3, #0]
 800dd2a:	699b      	ldr	r3, [r3, #24]
 800dd2c:	613b      	str	r3, [r7, #16]
 800dd2e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800dd30:	e066      	b.n	800de00 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800dd32:	697a      	ldr	r2, [r7, #20]
 800dd34:	6a39      	ldr	r1, [r7, #32]
 800dd36:	68f8      	ldr	r0, [r7, #12]
 800dd38:	f000 fecc 	bl	800ead4 <I2C_WaitOnTXEFlagUntilTimeout>
 800dd3c:	4603      	mov	r3, r0
 800dd3e:	2b00      	cmp	r3, #0
 800dd40:	d00d      	beq.n	800dd5e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800dd42:	68fb      	ldr	r3, [r7, #12]
 800dd44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dd46:	2b04      	cmp	r3, #4
 800dd48:	d107      	bne.n	800dd5a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800dd4a:	68fb      	ldr	r3, [r7, #12]
 800dd4c:	681b      	ldr	r3, [r3, #0]
 800dd4e:	681a      	ldr	r2, [r3, #0]
 800dd50:	68fb      	ldr	r3, [r7, #12]
 800dd52:	681b      	ldr	r3, [r3, #0]
 800dd54:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800dd58:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800dd5a:	2301      	movs	r3, #1
 800dd5c:	e06b      	b.n	800de36 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800dd5e:	68fb      	ldr	r3, [r7, #12]
 800dd60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd62:	781a      	ldrb	r2, [r3, #0]
 800dd64:	68fb      	ldr	r3, [r7, #12]
 800dd66:	681b      	ldr	r3, [r3, #0]
 800dd68:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800dd6a:	68fb      	ldr	r3, [r7, #12]
 800dd6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd6e:	1c5a      	adds	r2, r3, #1
 800dd70:	68fb      	ldr	r3, [r7, #12]
 800dd72:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800dd74:	68fb      	ldr	r3, [r7, #12]
 800dd76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800dd78:	b29b      	uxth	r3, r3
 800dd7a:	3b01      	subs	r3, #1
 800dd7c:	b29a      	uxth	r2, r3
 800dd7e:	68fb      	ldr	r3, [r7, #12]
 800dd80:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800dd82:	68fb      	ldr	r3, [r7, #12]
 800dd84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800dd86:	3b01      	subs	r3, #1
 800dd88:	b29a      	uxth	r2, r3
 800dd8a:	68fb      	ldr	r3, [r7, #12]
 800dd8c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800dd8e:	68fb      	ldr	r3, [r7, #12]
 800dd90:	681b      	ldr	r3, [r3, #0]
 800dd92:	695b      	ldr	r3, [r3, #20]
 800dd94:	f003 0304 	and.w	r3, r3, #4
 800dd98:	2b04      	cmp	r3, #4
 800dd9a:	d11b      	bne.n	800ddd4 <HAL_I2C_Master_Transmit+0x188>
 800dd9c:	68fb      	ldr	r3, [r7, #12]
 800dd9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800dda0:	2b00      	cmp	r3, #0
 800dda2:	d017      	beq.n	800ddd4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800dda4:	68fb      	ldr	r3, [r7, #12]
 800dda6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dda8:	781a      	ldrb	r2, [r3, #0]
 800ddaa:	68fb      	ldr	r3, [r7, #12]
 800ddac:	681b      	ldr	r3, [r3, #0]
 800ddae:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800ddb0:	68fb      	ldr	r3, [r7, #12]
 800ddb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ddb4:	1c5a      	adds	r2, r3, #1
 800ddb6:	68fb      	ldr	r3, [r7, #12]
 800ddb8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800ddba:	68fb      	ldr	r3, [r7, #12]
 800ddbc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ddbe:	b29b      	uxth	r3, r3
 800ddc0:	3b01      	subs	r3, #1
 800ddc2:	b29a      	uxth	r2, r3
 800ddc4:	68fb      	ldr	r3, [r7, #12]
 800ddc6:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800ddc8:	68fb      	ldr	r3, [r7, #12]
 800ddca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ddcc:	3b01      	subs	r3, #1
 800ddce:	b29a      	uxth	r2, r3
 800ddd0:	68fb      	ldr	r3, [r7, #12]
 800ddd2:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800ddd4:	697a      	ldr	r2, [r7, #20]
 800ddd6:	6a39      	ldr	r1, [r7, #32]
 800ddd8:	68f8      	ldr	r0, [r7, #12]
 800ddda:	f000 fec3 	bl	800eb64 <I2C_WaitOnBTFFlagUntilTimeout>
 800ddde:	4603      	mov	r3, r0
 800dde0:	2b00      	cmp	r3, #0
 800dde2:	d00d      	beq.n	800de00 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800dde4:	68fb      	ldr	r3, [r7, #12]
 800dde6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dde8:	2b04      	cmp	r3, #4
 800ddea:	d107      	bne.n	800ddfc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800ddec:	68fb      	ldr	r3, [r7, #12]
 800ddee:	681b      	ldr	r3, [r3, #0]
 800ddf0:	681a      	ldr	r2, [r3, #0]
 800ddf2:	68fb      	ldr	r3, [r7, #12]
 800ddf4:	681b      	ldr	r3, [r3, #0]
 800ddf6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800ddfa:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800ddfc:	2301      	movs	r3, #1
 800ddfe:	e01a      	b.n	800de36 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800de00:	68fb      	ldr	r3, [r7, #12]
 800de02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800de04:	2b00      	cmp	r3, #0
 800de06:	d194      	bne.n	800dd32 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800de08:	68fb      	ldr	r3, [r7, #12]
 800de0a:	681b      	ldr	r3, [r3, #0]
 800de0c:	681a      	ldr	r2, [r3, #0]
 800de0e:	68fb      	ldr	r3, [r7, #12]
 800de10:	681b      	ldr	r3, [r3, #0]
 800de12:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800de16:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800de18:	68fb      	ldr	r3, [r7, #12]
 800de1a:	2220      	movs	r2, #32
 800de1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800de20:	68fb      	ldr	r3, [r7, #12]
 800de22:	2200      	movs	r2, #0
 800de24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800de28:	68fb      	ldr	r3, [r7, #12]
 800de2a:	2200      	movs	r2, #0
 800de2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800de30:	2300      	movs	r3, #0
 800de32:	e000      	b.n	800de36 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800de34:	2302      	movs	r3, #2
  }
}
 800de36:	4618      	mov	r0, r3
 800de38:	3718      	adds	r7, #24
 800de3a:	46bd      	mov	sp, r7
 800de3c:	bd80      	pop	{r7, pc}
 800de3e:	bf00      	nop
 800de40:	00100002 	.word	0x00100002
 800de44:	ffff0000 	.word	0xffff0000

0800de48 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800de48:	b580      	push	{r7, lr}
 800de4a:	b088      	sub	sp, #32
 800de4c:	af02      	add	r7, sp, #8
 800de4e:	60f8      	str	r0, [r7, #12]
 800de50:	4608      	mov	r0, r1
 800de52:	4611      	mov	r1, r2
 800de54:	461a      	mov	r2, r3
 800de56:	4603      	mov	r3, r0
 800de58:	817b      	strh	r3, [r7, #10]
 800de5a:	460b      	mov	r3, r1
 800de5c:	813b      	strh	r3, [r7, #8]
 800de5e:	4613      	mov	r3, r2
 800de60:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800de62:	f7ff f9f5 	bl	800d250 <HAL_GetTick>
 800de66:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800de68:	68fb      	ldr	r3, [r7, #12]
 800de6a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800de6e:	b2db      	uxtb	r3, r3
 800de70:	2b20      	cmp	r3, #32
 800de72:	f040 80d9 	bne.w	800e028 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800de76:	697b      	ldr	r3, [r7, #20]
 800de78:	9300      	str	r3, [sp, #0]
 800de7a:	2319      	movs	r3, #25
 800de7c:	2201      	movs	r2, #1
 800de7e:	496d      	ldr	r1, [pc, #436]	@ (800e034 <HAL_I2C_Mem_Write+0x1ec>)
 800de80:	68f8      	ldr	r0, [r7, #12]
 800de82:	f000 fd0d 	bl	800e8a0 <I2C_WaitOnFlagUntilTimeout>
 800de86:	4603      	mov	r3, r0
 800de88:	2b00      	cmp	r3, #0
 800de8a:	d001      	beq.n	800de90 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800de8c:	2302      	movs	r3, #2
 800de8e:	e0cc      	b.n	800e02a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800de90:	68fb      	ldr	r3, [r7, #12]
 800de92:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800de96:	2b01      	cmp	r3, #1
 800de98:	d101      	bne.n	800de9e <HAL_I2C_Mem_Write+0x56>
 800de9a:	2302      	movs	r3, #2
 800de9c:	e0c5      	b.n	800e02a <HAL_I2C_Mem_Write+0x1e2>
 800de9e:	68fb      	ldr	r3, [r7, #12]
 800dea0:	2201      	movs	r2, #1
 800dea2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800dea6:	68fb      	ldr	r3, [r7, #12]
 800dea8:	681b      	ldr	r3, [r3, #0]
 800deaa:	681b      	ldr	r3, [r3, #0]
 800deac:	f003 0301 	and.w	r3, r3, #1
 800deb0:	2b01      	cmp	r3, #1
 800deb2:	d007      	beq.n	800dec4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800deb4:	68fb      	ldr	r3, [r7, #12]
 800deb6:	681b      	ldr	r3, [r3, #0]
 800deb8:	681a      	ldr	r2, [r3, #0]
 800deba:	68fb      	ldr	r3, [r7, #12]
 800debc:	681b      	ldr	r3, [r3, #0]
 800debe:	f042 0201 	orr.w	r2, r2, #1
 800dec2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800dec4:	68fb      	ldr	r3, [r7, #12]
 800dec6:	681b      	ldr	r3, [r3, #0]
 800dec8:	681a      	ldr	r2, [r3, #0]
 800deca:	68fb      	ldr	r3, [r7, #12]
 800decc:	681b      	ldr	r3, [r3, #0]
 800dece:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800ded2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800ded4:	68fb      	ldr	r3, [r7, #12]
 800ded6:	2221      	movs	r2, #33	@ 0x21
 800ded8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800dedc:	68fb      	ldr	r3, [r7, #12]
 800dede:	2240      	movs	r2, #64	@ 0x40
 800dee0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800dee4:	68fb      	ldr	r3, [r7, #12]
 800dee6:	2200      	movs	r2, #0
 800dee8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800deea:	68fb      	ldr	r3, [r7, #12]
 800deec:	6a3a      	ldr	r2, [r7, #32]
 800deee:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800def0:	68fb      	ldr	r3, [r7, #12]
 800def2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800def4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800def6:	68fb      	ldr	r3, [r7, #12]
 800def8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800defa:	b29a      	uxth	r2, r3
 800defc:	68fb      	ldr	r3, [r7, #12]
 800defe:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800df00:	68fb      	ldr	r3, [r7, #12]
 800df02:	4a4d      	ldr	r2, [pc, #308]	@ (800e038 <HAL_I2C_Mem_Write+0x1f0>)
 800df04:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800df06:	88f8      	ldrh	r0, [r7, #6]
 800df08:	893a      	ldrh	r2, [r7, #8]
 800df0a:	8979      	ldrh	r1, [r7, #10]
 800df0c:	697b      	ldr	r3, [r7, #20]
 800df0e:	9301      	str	r3, [sp, #4]
 800df10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df12:	9300      	str	r3, [sp, #0]
 800df14:	4603      	mov	r3, r0
 800df16:	68f8      	ldr	r0, [r7, #12]
 800df18:	f000 fb44 	bl	800e5a4 <I2C_RequestMemoryWrite>
 800df1c:	4603      	mov	r3, r0
 800df1e:	2b00      	cmp	r3, #0
 800df20:	d052      	beq.n	800dfc8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800df22:	2301      	movs	r3, #1
 800df24:	e081      	b.n	800e02a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800df26:	697a      	ldr	r2, [r7, #20]
 800df28:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800df2a:	68f8      	ldr	r0, [r7, #12]
 800df2c:	f000 fdd2 	bl	800ead4 <I2C_WaitOnTXEFlagUntilTimeout>
 800df30:	4603      	mov	r3, r0
 800df32:	2b00      	cmp	r3, #0
 800df34:	d00d      	beq.n	800df52 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800df36:	68fb      	ldr	r3, [r7, #12]
 800df38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800df3a:	2b04      	cmp	r3, #4
 800df3c:	d107      	bne.n	800df4e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800df3e:	68fb      	ldr	r3, [r7, #12]
 800df40:	681b      	ldr	r3, [r3, #0]
 800df42:	681a      	ldr	r2, [r3, #0]
 800df44:	68fb      	ldr	r3, [r7, #12]
 800df46:	681b      	ldr	r3, [r3, #0]
 800df48:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800df4c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800df4e:	2301      	movs	r3, #1
 800df50:	e06b      	b.n	800e02a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800df52:	68fb      	ldr	r3, [r7, #12]
 800df54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800df56:	781a      	ldrb	r2, [r3, #0]
 800df58:	68fb      	ldr	r3, [r7, #12]
 800df5a:	681b      	ldr	r3, [r3, #0]
 800df5c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800df5e:	68fb      	ldr	r3, [r7, #12]
 800df60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800df62:	1c5a      	adds	r2, r3, #1
 800df64:	68fb      	ldr	r3, [r7, #12]
 800df66:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 800df68:	68fb      	ldr	r3, [r7, #12]
 800df6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800df6c:	3b01      	subs	r3, #1
 800df6e:	b29a      	uxth	r2, r3
 800df70:	68fb      	ldr	r3, [r7, #12]
 800df72:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800df74:	68fb      	ldr	r3, [r7, #12]
 800df76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800df78:	b29b      	uxth	r3, r3
 800df7a:	3b01      	subs	r3, #1
 800df7c:	b29a      	uxth	r2, r3
 800df7e:	68fb      	ldr	r3, [r7, #12]
 800df80:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800df82:	68fb      	ldr	r3, [r7, #12]
 800df84:	681b      	ldr	r3, [r3, #0]
 800df86:	695b      	ldr	r3, [r3, #20]
 800df88:	f003 0304 	and.w	r3, r3, #4
 800df8c:	2b04      	cmp	r3, #4
 800df8e:	d11b      	bne.n	800dfc8 <HAL_I2C_Mem_Write+0x180>
 800df90:	68fb      	ldr	r3, [r7, #12]
 800df92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800df94:	2b00      	cmp	r3, #0
 800df96:	d017      	beq.n	800dfc8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800df98:	68fb      	ldr	r3, [r7, #12]
 800df9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800df9c:	781a      	ldrb	r2, [r3, #0]
 800df9e:	68fb      	ldr	r3, [r7, #12]
 800dfa0:	681b      	ldr	r3, [r3, #0]
 800dfa2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800dfa4:	68fb      	ldr	r3, [r7, #12]
 800dfa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dfa8:	1c5a      	adds	r2, r3, #1
 800dfaa:	68fb      	ldr	r3, [r7, #12]
 800dfac:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800dfae:	68fb      	ldr	r3, [r7, #12]
 800dfb0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800dfb2:	3b01      	subs	r3, #1
 800dfb4:	b29a      	uxth	r2, r3
 800dfb6:	68fb      	ldr	r3, [r7, #12]
 800dfb8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800dfba:	68fb      	ldr	r3, [r7, #12]
 800dfbc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800dfbe:	b29b      	uxth	r3, r3
 800dfc0:	3b01      	subs	r3, #1
 800dfc2:	b29a      	uxth	r2, r3
 800dfc4:	68fb      	ldr	r3, [r7, #12]
 800dfc6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800dfc8:	68fb      	ldr	r3, [r7, #12]
 800dfca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800dfcc:	2b00      	cmp	r3, #0
 800dfce:	d1aa      	bne.n	800df26 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800dfd0:	697a      	ldr	r2, [r7, #20]
 800dfd2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800dfd4:	68f8      	ldr	r0, [r7, #12]
 800dfd6:	f000 fdc5 	bl	800eb64 <I2C_WaitOnBTFFlagUntilTimeout>
 800dfda:	4603      	mov	r3, r0
 800dfdc:	2b00      	cmp	r3, #0
 800dfde:	d00d      	beq.n	800dffc <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800dfe0:	68fb      	ldr	r3, [r7, #12]
 800dfe2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dfe4:	2b04      	cmp	r3, #4
 800dfe6:	d107      	bne.n	800dff8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800dfe8:	68fb      	ldr	r3, [r7, #12]
 800dfea:	681b      	ldr	r3, [r3, #0]
 800dfec:	681a      	ldr	r2, [r3, #0]
 800dfee:	68fb      	ldr	r3, [r7, #12]
 800dff0:	681b      	ldr	r3, [r3, #0]
 800dff2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800dff6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800dff8:	2301      	movs	r3, #1
 800dffa:	e016      	b.n	800e02a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800dffc:	68fb      	ldr	r3, [r7, #12]
 800dffe:	681b      	ldr	r3, [r3, #0]
 800e000:	681a      	ldr	r2, [r3, #0]
 800e002:	68fb      	ldr	r3, [r7, #12]
 800e004:	681b      	ldr	r3, [r3, #0]
 800e006:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e00a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800e00c:	68fb      	ldr	r3, [r7, #12]
 800e00e:	2220      	movs	r2, #32
 800e010:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800e014:	68fb      	ldr	r3, [r7, #12]
 800e016:	2200      	movs	r2, #0
 800e018:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800e01c:	68fb      	ldr	r3, [r7, #12]
 800e01e:	2200      	movs	r2, #0
 800e020:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800e024:	2300      	movs	r3, #0
 800e026:	e000      	b.n	800e02a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800e028:	2302      	movs	r3, #2
  }
}
 800e02a:	4618      	mov	r0, r3
 800e02c:	3718      	adds	r7, #24
 800e02e:	46bd      	mov	sp, r7
 800e030:	bd80      	pop	{r7, pc}
 800e032:	bf00      	nop
 800e034:	00100002 	.word	0x00100002
 800e038:	ffff0000 	.word	0xffff0000

0800e03c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e03c:	b580      	push	{r7, lr}
 800e03e:	b08c      	sub	sp, #48	@ 0x30
 800e040:	af02      	add	r7, sp, #8
 800e042:	60f8      	str	r0, [r7, #12]
 800e044:	4608      	mov	r0, r1
 800e046:	4611      	mov	r1, r2
 800e048:	461a      	mov	r2, r3
 800e04a:	4603      	mov	r3, r0
 800e04c:	817b      	strh	r3, [r7, #10]
 800e04e:	460b      	mov	r3, r1
 800e050:	813b      	strh	r3, [r7, #8]
 800e052:	4613      	mov	r3, r2
 800e054:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800e056:	f7ff f8fb 	bl	800d250 <HAL_GetTick>
 800e05a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800e05c:	68fb      	ldr	r3, [r7, #12]
 800e05e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e062:	b2db      	uxtb	r3, r3
 800e064:	2b20      	cmp	r3, #32
 800e066:	f040 8214 	bne.w	800e492 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800e06a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e06c:	9300      	str	r3, [sp, #0]
 800e06e:	2319      	movs	r3, #25
 800e070:	2201      	movs	r2, #1
 800e072:	497b      	ldr	r1, [pc, #492]	@ (800e260 <HAL_I2C_Mem_Read+0x224>)
 800e074:	68f8      	ldr	r0, [r7, #12]
 800e076:	f000 fc13 	bl	800e8a0 <I2C_WaitOnFlagUntilTimeout>
 800e07a:	4603      	mov	r3, r0
 800e07c:	2b00      	cmp	r3, #0
 800e07e:	d001      	beq.n	800e084 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800e080:	2302      	movs	r3, #2
 800e082:	e207      	b.n	800e494 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800e084:	68fb      	ldr	r3, [r7, #12]
 800e086:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e08a:	2b01      	cmp	r3, #1
 800e08c:	d101      	bne.n	800e092 <HAL_I2C_Mem_Read+0x56>
 800e08e:	2302      	movs	r3, #2
 800e090:	e200      	b.n	800e494 <HAL_I2C_Mem_Read+0x458>
 800e092:	68fb      	ldr	r3, [r7, #12]
 800e094:	2201      	movs	r2, #1
 800e096:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800e09a:	68fb      	ldr	r3, [r7, #12]
 800e09c:	681b      	ldr	r3, [r3, #0]
 800e09e:	681b      	ldr	r3, [r3, #0]
 800e0a0:	f003 0301 	and.w	r3, r3, #1
 800e0a4:	2b01      	cmp	r3, #1
 800e0a6:	d007      	beq.n	800e0b8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800e0a8:	68fb      	ldr	r3, [r7, #12]
 800e0aa:	681b      	ldr	r3, [r3, #0]
 800e0ac:	681a      	ldr	r2, [r3, #0]
 800e0ae:	68fb      	ldr	r3, [r7, #12]
 800e0b0:	681b      	ldr	r3, [r3, #0]
 800e0b2:	f042 0201 	orr.w	r2, r2, #1
 800e0b6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800e0b8:	68fb      	ldr	r3, [r7, #12]
 800e0ba:	681b      	ldr	r3, [r3, #0]
 800e0bc:	681a      	ldr	r2, [r3, #0]
 800e0be:	68fb      	ldr	r3, [r7, #12]
 800e0c0:	681b      	ldr	r3, [r3, #0]
 800e0c2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800e0c6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800e0c8:	68fb      	ldr	r3, [r7, #12]
 800e0ca:	2222      	movs	r2, #34	@ 0x22
 800e0cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800e0d0:	68fb      	ldr	r3, [r7, #12]
 800e0d2:	2240      	movs	r2, #64	@ 0x40
 800e0d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800e0d8:	68fb      	ldr	r3, [r7, #12]
 800e0da:	2200      	movs	r2, #0
 800e0dc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800e0de:	68fb      	ldr	r3, [r7, #12]
 800e0e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e0e2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800e0e4:	68fb      	ldr	r3, [r7, #12]
 800e0e6:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800e0e8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800e0ea:	68fb      	ldr	r3, [r7, #12]
 800e0ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800e0ee:	b29a      	uxth	r2, r3
 800e0f0:	68fb      	ldr	r3, [r7, #12]
 800e0f2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800e0f4:	68fb      	ldr	r3, [r7, #12]
 800e0f6:	4a5b      	ldr	r2, [pc, #364]	@ (800e264 <HAL_I2C_Mem_Read+0x228>)
 800e0f8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800e0fa:	88f8      	ldrh	r0, [r7, #6]
 800e0fc:	893a      	ldrh	r2, [r7, #8]
 800e0fe:	8979      	ldrh	r1, [r7, #10]
 800e100:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e102:	9301      	str	r3, [sp, #4]
 800e104:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e106:	9300      	str	r3, [sp, #0]
 800e108:	4603      	mov	r3, r0
 800e10a:	68f8      	ldr	r0, [r7, #12]
 800e10c:	f000 fae0 	bl	800e6d0 <I2C_RequestMemoryRead>
 800e110:	4603      	mov	r3, r0
 800e112:	2b00      	cmp	r3, #0
 800e114:	d001      	beq.n	800e11a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800e116:	2301      	movs	r3, #1
 800e118:	e1bc      	b.n	800e494 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800e11a:	68fb      	ldr	r3, [r7, #12]
 800e11c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e11e:	2b00      	cmp	r3, #0
 800e120:	d113      	bne.n	800e14a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800e122:	2300      	movs	r3, #0
 800e124:	623b      	str	r3, [r7, #32]
 800e126:	68fb      	ldr	r3, [r7, #12]
 800e128:	681b      	ldr	r3, [r3, #0]
 800e12a:	695b      	ldr	r3, [r3, #20]
 800e12c:	623b      	str	r3, [r7, #32]
 800e12e:	68fb      	ldr	r3, [r7, #12]
 800e130:	681b      	ldr	r3, [r3, #0]
 800e132:	699b      	ldr	r3, [r3, #24]
 800e134:	623b      	str	r3, [r7, #32]
 800e136:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800e138:	68fb      	ldr	r3, [r7, #12]
 800e13a:	681b      	ldr	r3, [r3, #0]
 800e13c:	681a      	ldr	r2, [r3, #0]
 800e13e:	68fb      	ldr	r3, [r7, #12]
 800e140:	681b      	ldr	r3, [r3, #0]
 800e142:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e146:	601a      	str	r2, [r3, #0]
 800e148:	e190      	b.n	800e46c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800e14a:	68fb      	ldr	r3, [r7, #12]
 800e14c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e14e:	2b01      	cmp	r3, #1
 800e150:	d11b      	bne.n	800e18a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800e152:	68fb      	ldr	r3, [r7, #12]
 800e154:	681b      	ldr	r3, [r3, #0]
 800e156:	681a      	ldr	r2, [r3, #0]
 800e158:	68fb      	ldr	r3, [r7, #12]
 800e15a:	681b      	ldr	r3, [r3, #0]
 800e15c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800e160:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800e162:	2300      	movs	r3, #0
 800e164:	61fb      	str	r3, [r7, #28]
 800e166:	68fb      	ldr	r3, [r7, #12]
 800e168:	681b      	ldr	r3, [r3, #0]
 800e16a:	695b      	ldr	r3, [r3, #20]
 800e16c:	61fb      	str	r3, [r7, #28]
 800e16e:	68fb      	ldr	r3, [r7, #12]
 800e170:	681b      	ldr	r3, [r3, #0]
 800e172:	699b      	ldr	r3, [r3, #24]
 800e174:	61fb      	str	r3, [r7, #28]
 800e176:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800e178:	68fb      	ldr	r3, [r7, #12]
 800e17a:	681b      	ldr	r3, [r3, #0]
 800e17c:	681a      	ldr	r2, [r3, #0]
 800e17e:	68fb      	ldr	r3, [r7, #12]
 800e180:	681b      	ldr	r3, [r3, #0]
 800e182:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e186:	601a      	str	r2, [r3, #0]
 800e188:	e170      	b.n	800e46c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800e18a:	68fb      	ldr	r3, [r7, #12]
 800e18c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e18e:	2b02      	cmp	r3, #2
 800e190:	d11b      	bne.n	800e1ca <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800e192:	68fb      	ldr	r3, [r7, #12]
 800e194:	681b      	ldr	r3, [r3, #0]
 800e196:	681a      	ldr	r2, [r3, #0]
 800e198:	68fb      	ldr	r3, [r7, #12]
 800e19a:	681b      	ldr	r3, [r3, #0]
 800e19c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800e1a0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800e1a2:	68fb      	ldr	r3, [r7, #12]
 800e1a4:	681b      	ldr	r3, [r3, #0]
 800e1a6:	681a      	ldr	r2, [r3, #0]
 800e1a8:	68fb      	ldr	r3, [r7, #12]
 800e1aa:	681b      	ldr	r3, [r3, #0]
 800e1ac:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e1b0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800e1b2:	2300      	movs	r3, #0
 800e1b4:	61bb      	str	r3, [r7, #24]
 800e1b6:	68fb      	ldr	r3, [r7, #12]
 800e1b8:	681b      	ldr	r3, [r3, #0]
 800e1ba:	695b      	ldr	r3, [r3, #20]
 800e1bc:	61bb      	str	r3, [r7, #24]
 800e1be:	68fb      	ldr	r3, [r7, #12]
 800e1c0:	681b      	ldr	r3, [r3, #0]
 800e1c2:	699b      	ldr	r3, [r3, #24]
 800e1c4:	61bb      	str	r3, [r7, #24]
 800e1c6:	69bb      	ldr	r3, [r7, #24]
 800e1c8:	e150      	b.n	800e46c <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800e1ca:	2300      	movs	r3, #0
 800e1cc:	617b      	str	r3, [r7, #20]
 800e1ce:	68fb      	ldr	r3, [r7, #12]
 800e1d0:	681b      	ldr	r3, [r3, #0]
 800e1d2:	695b      	ldr	r3, [r3, #20]
 800e1d4:	617b      	str	r3, [r7, #20]
 800e1d6:	68fb      	ldr	r3, [r7, #12]
 800e1d8:	681b      	ldr	r3, [r3, #0]
 800e1da:	699b      	ldr	r3, [r3, #24]
 800e1dc:	617b      	str	r3, [r7, #20]
 800e1de:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800e1e0:	e144      	b.n	800e46c <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800e1e2:	68fb      	ldr	r3, [r7, #12]
 800e1e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e1e6:	2b03      	cmp	r3, #3
 800e1e8:	f200 80f1 	bhi.w	800e3ce <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800e1ec:	68fb      	ldr	r3, [r7, #12]
 800e1ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e1f0:	2b01      	cmp	r3, #1
 800e1f2:	d123      	bne.n	800e23c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800e1f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e1f6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800e1f8:	68f8      	ldr	r0, [r7, #12]
 800e1fa:	f000 fcfb 	bl	800ebf4 <I2C_WaitOnRXNEFlagUntilTimeout>
 800e1fe:	4603      	mov	r3, r0
 800e200:	2b00      	cmp	r3, #0
 800e202:	d001      	beq.n	800e208 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800e204:	2301      	movs	r3, #1
 800e206:	e145      	b.n	800e494 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800e208:	68fb      	ldr	r3, [r7, #12]
 800e20a:	681b      	ldr	r3, [r3, #0]
 800e20c:	691a      	ldr	r2, [r3, #16]
 800e20e:	68fb      	ldr	r3, [r7, #12]
 800e210:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e212:	b2d2      	uxtb	r2, r2
 800e214:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800e216:	68fb      	ldr	r3, [r7, #12]
 800e218:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e21a:	1c5a      	adds	r2, r3, #1
 800e21c:	68fb      	ldr	r3, [r7, #12]
 800e21e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800e220:	68fb      	ldr	r3, [r7, #12]
 800e222:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e224:	3b01      	subs	r3, #1
 800e226:	b29a      	uxth	r2, r3
 800e228:	68fb      	ldr	r3, [r7, #12]
 800e22a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800e22c:	68fb      	ldr	r3, [r7, #12]
 800e22e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800e230:	b29b      	uxth	r3, r3
 800e232:	3b01      	subs	r3, #1
 800e234:	b29a      	uxth	r2, r3
 800e236:	68fb      	ldr	r3, [r7, #12]
 800e238:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800e23a:	e117      	b.n	800e46c <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800e23c:	68fb      	ldr	r3, [r7, #12]
 800e23e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e240:	2b02      	cmp	r3, #2
 800e242:	d14e      	bne.n	800e2e2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800e244:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e246:	9300      	str	r3, [sp, #0]
 800e248:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e24a:	2200      	movs	r2, #0
 800e24c:	4906      	ldr	r1, [pc, #24]	@ (800e268 <HAL_I2C_Mem_Read+0x22c>)
 800e24e:	68f8      	ldr	r0, [r7, #12]
 800e250:	f000 fb26 	bl	800e8a0 <I2C_WaitOnFlagUntilTimeout>
 800e254:	4603      	mov	r3, r0
 800e256:	2b00      	cmp	r3, #0
 800e258:	d008      	beq.n	800e26c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800e25a:	2301      	movs	r3, #1
 800e25c:	e11a      	b.n	800e494 <HAL_I2C_Mem_Read+0x458>
 800e25e:	bf00      	nop
 800e260:	00100002 	.word	0x00100002
 800e264:	ffff0000 	.word	0xffff0000
 800e268:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800e26c:	68fb      	ldr	r3, [r7, #12]
 800e26e:	681b      	ldr	r3, [r3, #0]
 800e270:	681a      	ldr	r2, [r3, #0]
 800e272:	68fb      	ldr	r3, [r7, #12]
 800e274:	681b      	ldr	r3, [r3, #0]
 800e276:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e27a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800e27c:	68fb      	ldr	r3, [r7, #12]
 800e27e:	681b      	ldr	r3, [r3, #0]
 800e280:	691a      	ldr	r2, [r3, #16]
 800e282:	68fb      	ldr	r3, [r7, #12]
 800e284:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e286:	b2d2      	uxtb	r2, r2
 800e288:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800e28a:	68fb      	ldr	r3, [r7, #12]
 800e28c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e28e:	1c5a      	adds	r2, r3, #1
 800e290:	68fb      	ldr	r3, [r7, #12]
 800e292:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800e294:	68fb      	ldr	r3, [r7, #12]
 800e296:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e298:	3b01      	subs	r3, #1
 800e29a:	b29a      	uxth	r2, r3
 800e29c:	68fb      	ldr	r3, [r7, #12]
 800e29e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800e2a0:	68fb      	ldr	r3, [r7, #12]
 800e2a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800e2a4:	b29b      	uxth	r3, r3
 800e2a6:	3b01      	subs	r3, #1
 800e2a8:	b29a      	uxth	r2, r3
 800e2aa:	68fb      	ldr	r3, [r7, #12]
 800e2ac:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800e2ae:	68fb      	ldr	r3, [r7, #12]
 800e2b0:	681b      	ldr	r3, [r3, #0]
 800e2b2:	691a      	ldr	r2, [r3, #16]
 800e2b4:	68fb      	ldr	r3, [r7, #12]
 800e2b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e2b8:	b2d2      	uxtb	r2, r2
 800e2ba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800e2bc:	68fb      	ldr	r3, [r7, #12]
 800e2be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e2c0:	1c5a      	adds	r2, r3, #1
 800e2c2:	68fb      	ldr	r3, [r7, #12]
 800e2c4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800e2c6:	68fb      	ldr	r3, [r7, #12]
 800e2c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e2ca:	3b01      	subs	r3, #1
 800e2cc:	b29a      	uxth	r2, r3
 800e2ce:	68fb      	ldr	r3, [r7, #12]
 800e2d0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800e2d2:	68fb      	ldr	r3, [r7, #12]
 800e2d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800e2d6:	b29b      	uxth	r3, r3
 800e2d8:	3b01      	subs	r3, #1
 800e2da:	b29a      	uxth	r2, r3
 800e2dc:	68fb      	ldr	r3, [r7, #12]
 800e2de:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800e2e0:	e0c4      	b.n	800e46c <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800e2e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e2e4:	9300      	str	r3, [sp, #0]
 800e2e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e2e8:	2200      	movs	r2, #0
 800e2ea:	496c      	ldr	r1, [pc, #432]	@ (800e49c <HAL_I2C_Mem_Read+0x460>)
 800e2ec:	68f8      	ldr	r0, [r7, #12]
 800e2ee:	f000 fad7 	bl	800e8a0 <I2C_WaitOnFlagUntilTimeout>
 800e2f2:	4603      	mov	r3, r0
 800e2f4:	2b00      	cmp	r3, #0
 800e2f6:	d001      	beq.n	800e2fc <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800e2f8:	2301      	movs	r3, #1
 800e2fa:	e0cb      	b.n	800e494 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800e2fc:	68fb      	ldr	r3, [r7, #12]
 800e2fe:	681b      	ldr	r3, [r3, #0]
 800e300:	681a      	ldr	r2, [r3, #0]
 800e302:	68fb      	ldr	r3, [r7, #12]
 800e304:	681b      	ldr	r3, [r3, #0]
 800e306:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800e30a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800e30c:	68fb      	ldr	r3, [r7, #12]
 800e30e:	681b      	ldr	r3, [r3, #0]
 800e310:	691a      	ldr	r2, [r3, #16]
 800e312:	68fb      	ldr	r3, [r7, #12]
 800e314:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e316:	b2d2      	uxtb	r2, r2
 800e318:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800e31a:	68fb      	ldr	r3, [r7, #12]
 800e31c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e31e:	1c5a      	adds	r2, r3, #1
 800e320:	68fb      	ldr	r3, [r7, #12]
 800e322:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800e324:	68fb      	ldr	r3, [r7, #12]
 800e326:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e328:	3b01      	subs	r3, #1
 800e32a:	b29a      	uxth	r2, r3
 800e32c:	68fb      	ldr	r3, [r7, #12]
 800e32e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800e330:	68fb      	ldr	r3, [r7, #12]
 800e332:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800e334:	b29b      	uxth	r3, r3
 800e336:	3b01      	subs	r3, #1
 800e338:	b29a      	uxth	r2, r3
 800e33a:	68fb      	ldr	r3, [r7, #12]
 800e33c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800e33e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e340:	9300      	str	r3, [sp, #0]
 800e342:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e344:	2200      	movs	r2, #0
 800e346:	4955      	ldr	r1, [pc, #340]	@ (800e49c <HAL_I2C_Mem_Read+0x460>)
 800e348:	68f8      	ldr	r0, [r7, #12]
 800e34a:	f000 faa9 	bl	800e8a0 <I2C_WaitOnFlagUntilTimeout>
 800e34e:	4603      	mov	r3, r0
 800e350:	2b00      	cmp	r3, #0
 800e352:	d001      	beq.n	800e358 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800e354:	2301      	movs	r3, #1
 800e356:	e09d      	b.n	800e494 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800e358:	68fb      	ldr	r3, [r7, #12]
 800e35a:	681b      	ldr	r3, [r3, #0]
 800e35c:	681a      	ldr	r2, [r3, #0]
 800e35e:	68fb      	ldr	r3, [r7, #12]
 800e360:	681b      	ldr	r3, [r3, #0]
 800e362:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e366:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800e368:	68fb      	ldr	r3, [r7, #12]
 800e36a:	681b      	ldr	r3, [r3, #0]
 800e36c:	691a      	ldr	r2, [r3, #16]
 800e36e:	68fb      	ldr	r3, [r7, #12]
 800e370:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e372:	b2d2      	uxtb	r2, r2
 800e374:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800e376:	68fb      	ldr	r3, [r7, #12]
 800e378:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e37a:	1c5a      	adds	r2, r3, #1
 800e37c:	68fb      	ldr	r3, [r7, #12]
 800e37e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800e380:	68fb      	ldr	r3, [r7, #12]
 800e382:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e384:	3b01      	subs	r3, #1
 800e386:	b29a      	uxth	r2, r3
 800e388:	68fb      	ldr	r3, [r7, #12]
 800e38a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800e38c:	68fb      	ldr	r3, [r7, #12]
 800e38e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800e390:	b29b      	uxth	r3, r3
 800e392:	3b01      	subs	r3, #1
 800e394:	b29a      	uxth	r2, r3
 800e396:	68fb      	ldr	r3, [r7, #12]
 800e398:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800e39a:	68fb      	ldr	r3, [r7, #12]
 800e39c:	681b      	ldr	r3, [r3, #0]
 800e39e:	691a      	ldr	r2, [r3, #16]
 800e3a0:	68fb      	ldr	r3, [r7, #12]
 800e3a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e3a4:	b2d2      	uxtb	r2, r2
 800e3a6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800e3a8:	68fb      	ldr	r3, [r7, #12]
 800e3aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e3ac:	1c5a      	adds	r2, r3, #1
 800e3ae:	68fb      	ldr	r3, [r7, #12]
 800e3b0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800e3b2:	68fb      	ldr	r3, [r7, #12]
 800e3b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e3b6:	3b01      	subs	r3, #1
 800e3b8:	b29a      	uxth	r2, r3
 800e3ba:	68fb      	ldr	r3, [r7, #12]
 800e3bc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800e3be:	68fb      	ldr	r3, [r7, #12]
 800e3c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800e3c2:	b29b      	uxth	r3, r3
 800e3c4:	3b01      	subs	r3, #1
 800e3c6:	b29a      	uxth	r2, r3
 800e3c8:	68fb      	ldr	r3, [r7, #12]
 800e3ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800e3cc:	e04e      	b.n	800e46c <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800e3ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e3d0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800e3d2:	68f8      	ldr	r0, [r7, #12]
 800e3d4:	f000 fc0e 	bl	800ebf4 <I2C_WaitOnRXNEFlagUntilTimeout>
 800e3d8:	4603      	mov	r3, r0
 800e3da:	2b00      	cmp	r3, #0
 800e3dc:	d001      	beq.n	800e3e2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800e3de:	2301      	movs	r3, #1
 800e3e0:	e058      	b.n	800e494 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800e3e2:	68fb      	ldr	r3, [r7, #12]
 800e3e4:	681b      	ldr	r3, [r3, #0]
 800e3e6:	691a      	ldr	r2, [r3, #16]
 800e3e8:	68fb      	ldr	r3, [r7, #12]
 800e3ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e3ec:	b2d2      	uxtb	r2, r2
 800e3ee:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800e3f0:	68fb      	ldr	r3, [r7, #12]
 800e3f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e3f4:	1c5a      	adds	r2, r3, #1
 800e3f6:	68fb      	ldr	r3, [r7, #12]
 800e3f8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800e3fa:	68fb      	ldr	r3, [r7, #12]
 800e3fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e3fe:	3b01      	subs	r3, #1
 800e400:	b29a      	uxth	r2, r3
 800e402:	68fb      	ldr	r3, [r7, #12]
 800e404:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800e406:	68fb      	ldr	r3, [r7, #12]
 800e408:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800e40a:	b29b      	uxth	r3, r3
 800e40c:	3b01      	subs	r3, #1
 800e40e:	b29a      	uxth	r2, r3
 800e410:	68fb      	ldr	r3, [r7, #12]
 800e412:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800e414:	68fb      	ldr	r3, [r7, #12]
 800e416:	681b      	ldr	r3, [r3, #0]
 800e418:	695b      	ldr	r3, [r3, #20]
 800e41a:	f003 0304 	and.w	r3, r3, #4
 800e41e:	2b04      	cmp	r3, #4
 800e420:	d124      	bne.n	800e46c <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800e422:	68fb      	ldr	r3, [r7, #12]
 800e424:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e426:	2b03      	cmp	r3, #3
 800e428:	d107      	bne.n	800e43a <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800e42a:	68fb      	ldr	r3, [r7, #12]
 800e42c:	681b      	ldr	r3, [r3, #0]
 800e42e:	681a      	ldr	r2, [r3, #0]
 800e430:	68fb      	ldr	r3, [r7, #12]
 800e432:	681b      	ldr	r3, [r3, #0]
 800e434:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800e438:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800e43a:	68fb      	ldr	r3, [r7, #12]
 800e43c:	681b      	ldr	r3, [r3, #0]
 800e43e:	691a      	ldr	r2, [r3, #16]
 800e440:	68fb      	ldr	r3, [r7, #12]
 800e442:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e444:	b2d2      	uxtb	r2, r2
 800e446:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800e448:	68fb      	ldr	r3, [r7, #12]
 800e44a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e44c:	1c5a      	adds	r2, r3, #1
 800e44e:	68fb      	ldr	r3, [r7, #12]
 800e450:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800e452:	68fb      	ldr	r3, [r7, #12]
 800e454:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e456:	3b01      	subs	r3, #1
 800e458:	b29a      	uxth	r2, r3
 800e45a:	68fb      	ldr	r3, [r7, #12]
 800e45c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800e45e:	68fb      	ldr	r3, [r7, #12]
 800e460:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800e462:	b29b      	uxth	r3, r3
 800e464:	3b01      	subs	r3, #1
 800e466:	b29a      	uxth	r2, r3
 800e468:	68fb      	ldr	r3, [r7, #12]
 800e46a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800e46c:	68fb      	ldr	r3, [r7, #12]
 800e46e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e470:	2b00      	cmp	r3, #0
 800e472:	f47f aeb6 	bne.w	800e1e2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800e476:	68fb      	ldr	r3, [r7, #12]
 800e478:	2220      	movs	r2, #32
 800e47a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800e47e:	68fb      	ldr	r3, [r7, #12]
 800e480:	2200      	movs	r2, #0
 800e482:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800e486:	68fb      	ldr	r3, [r7, #12]
 800e488:	2200      	movs	r2, #0
 800e48a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800e48e:	2300      	movs	r3, #0
 800e490:	e000      	b.n	800e494 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800e492:	2302      	movs	r3, #2
  }
}
 800e494:	4618      	mov	r0, r3
 800e496:	3728      	adds	r7, #40	@ 0x28
 800e498:	46bd      	mov	sp, r7
 800e49a:	bd80      	pop	{r7, pc}
 800e49c:	00010004 	.word	0x00010004

0800e4a0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800e4a0:	b580      	push	{r7, lr}
 800e4a2:	b088      	sub	sp, #32
 800e4a4:	af02      	add	r7, sp, #8
 800e4a6:	60f8      	str	r0, [r7, #12]
 800e4a8:	607a      	str	r2, [r7, #4]
 800e4aa:	603b      	str	r3, [r7, #0]
 800e4ac:	460b      	mov	r3, r1
 800e4ae:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800e4b0:	68fb      	ldr	r3, [r7, #12]
 800e4b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e4b4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800e4b6:	697b      	ldr	r3, [r7, #20]
 800e4b8:	2b08      	cmp	r3, #8
 800e4ba:	d006      	beq.n	800e4ca <I2C_MasterRequestWrite+0x2a>
 800e4bc:	697b      	ldr	r3, [r7, #20]
 800e4be:	2b01      	cmp	r3, #1
 800e4c0:	d003      	beq.n	800e4ca <I2C_MasterRequestWrite+0x2a>
 800e4c2:	697b      	ldr	r3, [r7, #20]
 800e4c4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800e4c8:	d108      	bne.n	800e4dc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800e4ca:	68fb      	ldr	r3, [r7, #12]
 800e4cc:	681b      	ldr	r3, [r3, #0]
 800e4ce:	681a      	ldr	r2, [r3, #0]
 800e4d0:	68fb      	ldr	r3, [r7, #12]
 800e4d2:	681b      	ldr	r3, [r3, #0]
 800e4d4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800e4d8:	601a      	str	r2, [r3, #0]
 800e4da:	e00b      	b.n	800e4f4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800e4dc:	68fb      	ldr	r3, [r7, #12]
 800e4de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e4e0:	2b12      	cmp	r3, #18
 800e4e2:	d107      	bne.n	800e4f4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800e4e4:	68fb      	ldr	r3, [r7, #12]
 800e4e6:	681b      	ldr	r3, [r3, #0]
 800e4e8:	681a      	ldr	r2, [r3, #0]
 800e4ea:	68fb      	ldr	r3, [r7, #12]
 800e4ec:	681b      	ldr	r3, [r3, #0]
 800e4ee:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800e4f2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800e4f4:	683b      	ldr	r3, [r7, #0]
 800e4f6:	9300      	str	r3, [sp, #0]
 800e4f8:	687b      	ldr	r3, [r7, #4]
 800e4fa:	2200      	movs	r2, #0
 800e4fc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800e500:	68f8      	ldr	r0, [r7, #12]
 800e502:	f000 f9cd 	bl	800e8a0 <I2C_WaitOnFlagUntilTimeout>
 800e506:	4603      	mov	r3, r0
 800e508:	2b00      	cmp	r3, #0
 800e50a:	d00d      	beq.n	800e528 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800e50c:	68fb      	ldr	r3, [r7, #12]
 800e50e:	681b      	ldr	r3, [r3, #0]
 800e510:	681b      	ldr	r3, [r3, #0]
 800e512:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e516:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e51a:	d103      	bne.n	800e524 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800e51c:	68fb      	ldr	r3, [r7, #12]
 800e51e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e522:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800e524:	2303      	movs	r3, #3
 800e526:	e035      	b.n	800e594 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800e528:	68fb      	ldr	r3, [r7, #12]
 800e52a:	691b      	ldr	r3, [r3, #16]
 800e52c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800e530:	d108      	bne.n	800e544 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800e532:	897b      	ldrh	r3, [r7, #10]
 800e534:	b2db      	uxtb	r3, r3
 800e536:	461a      	mov	r2, r3
 800e538:	68fb      	ldr	r3, [r7, #12]
 800e53a:	681b      	ldr	r3, [r3, #0]
 800e53c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800e540:	611a      	str	r2, [r3, #16]
 800e542:	e01b      	b.n	800e57c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800e544:	897b      	ldrh	r3, [r7, #10]
 800e546:	11db      	asrs	r3, r3, #7
 800e548:	b2db      	uxtb	r3, r3
 800e54a:	f003 0306 	and.w	r3, r3, #6
 800e54e:	b2db      	uxtb	r3, r3
 800e550:	f063 030f 	orn	r3, r3, #15
 800e554:	b2da      	uxtb	r2, r3
 800e556:	68fb      	ldr	r3, [r7, #12]
 800e558:	681b      	ldr	r3, [r3, #0]
 800e55a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800e55c:	683b      	ldr	r3, [r7, #0]
 800e55e:	687a      	ldr	r2, [r7, #4]
 800e560:	490e      	ldr	r1, [pc, #56]	@ (800e59c <I2C_MasterRequestWrite+0xfc>)
 800e562:	68f8      	ldr	r0, [r7, #12]
 800e564:	f000 fa16 	bl	800e994 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800e568:	4603      	mov	r3, r0
 800e56a:	2b00      	cmp	r3, #0
 800e56c:	d001      	beq.n	800e572 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800e56e:	2301      	movs	r3, #1
 800e570:	e010      	b.n	800e594 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800e572:	897b      	ldrh	r3, [r7, #10]
 800e574:	b2da      	uxtb	r2, r3
 800e576:	68fb      	ldr	r3, [r7, #12]
 800e578:	681b      	ldr	r3, [r3, #0]
 800e57a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800e57c:	683b      	ldr	r3, [r7, #0]
 800e57e:	687a      	ldr	r2, [r7, #4]
 800e580:	4907      	ldr	r1, [pc, #28]	@ (800e5a0 <I2C_MasterRequestWrite+0x100>)
 800e582:	68f8      	ldr	r0, [r7, #12]
 800e584:	f000 fa06 	bl	800e994 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800e588:	4603      	mov	r3, r0
 800e58a:	2b00      	cmp	r3, #0
 800e58c:	d001      	beq.n	800e592 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800e58e:	2301      	movs	r3, #1
 800e590:	e000      	b.n	800e594 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800e592:	2300      	movs	r3, #0
}
 800e594:	4618      	mov	r0, r3
 800e596:	3718      	adds	r7, #24
 800e598:	46bd      	mov	sp, r7
 800e59a:	bd80      	pop	{r7, pc}
 800e59c:	00010008 	.word	0x00010008
 800e5a0:	00010002 	.word	0x00010002

0800e5a4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800e5a4:	b580      	push	{r7, lr}
 800e5a6:	b088      	sub	sp, #32
 800e5a8:	af02      	add	r7, sp, #8
 800e5aa:	60f8      	str	r0, [r7, #12]
 800e5ac:	4608      	mov	r0, r1
 800e5ae:	4611      	mov	r1, r2
 800e5b0:	461a      	mov	r2, r3
 800e5b2:	4603      	mov	r3, r0
 800e5b4:	817b      	strh	r3, [r7, #10]
 800e5b6:	460b      	mov	r3, r1
 800e5b8:	813b      	strh	r3, [r7, #8]
 800e5ba:	4613      	mov	r3, r2
 800e5bc:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800e5be:	68fb      	ldr	r3, [r7, #12]
 800e5c0:	681b      	ldr	r3, [r3, #0]
 800e5c2:	681a      	ldr	r2, [r3, #0]
 800e5c4:	68fb      	ldr	r3, [r7, #12]
 800e5c6:	681b      	ldr	r3, [r3, #0]
 800e5c8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800e5cc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800e5ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e5d0:	9300      	str	r3, [sp, #0]
 800e5d2:	6a3b      	ldr	r3, [r7, #32]
 800e5d4:	2200      	movs	r2, #0
 800e5d6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800e5da:	68f8      	ldr	r0, [r7, #12]
 800e5dc:	f000 f960 	bl	800e8a0 <I2C_WaitOnFlagUntilTimeout>
 800e5e0:	4603      	mov	r3, r0
 800e5e2:	2b00      	cmp	r3, #0
 800e5e4:	d00d      	beq.n	800e602 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800e5e6:	68fb      	ldr	r3, [r7, #12]
 800e5e8:	681b      	ldr	r3, [r3, #0]
 800e5ea:	681b      	ldr	r3, [r3, #0]
 800e5ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e5f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e5f4:	d103      	bne.n	800e5fe <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800e5f6:	68fb      	ldr	r3, [r7, #12]
 800e5f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e5fc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800e5fe:	2303      	movs	r3, #3
 800e600:	e05f      	b.n	800e6c2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800e602:	897b      	ldrh	r3, [r7, #10]
 800e604:	b2db      	uxtb	r3, r3
 800e606:	461a      	mov	r2, r3
 800e608:	68fb      	ldr	r3, [r7, #12]
 800e60a:	681b      	ldr	r3, [r3, #0]
 800e60c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800e610:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800e612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e614:	6a3a      	ldr	r2, [r7, #32]
 800e616:	492d      	ldr	r1, [pc, #180]	@ (800e6cc <I2C_RequestMemoryWrite+0x128>)
 800e618:	68f8      	ldr	r0, [r7, #12]
 800e61a:	f000 f9bb 	bl	800e994 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800e61e:	4603      	mov	r3, r0
 800e620:	2b00      	cmp	r3, #0
 800e622:	d001      	beq.n	800e628 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800e624:	2301      	movs	r3, #1
 800e626:	e04c      	b.n	800e6c2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800e628:	2300      	movs	r3, #0
 800e62a:	617b      	str	r3, [r7, #20]
 800e62c:	68fb      	ldr	r3, [r7, #12]
 800e62e:	681b      	ldr	r3, [r3, #0]
 800e630:	695b      	ldr	r3, [r3, #20]
 800e632:	617b      	str	r3, [r7, #20]
 800e634:	68fb      	ldr	r3, [r7, #12]
 800e636:	681b      	ldr	r3, [r3, #0]
 800e638:	699b      	ldr	r3, [r3, #24]
 800e63a:	617b      	str	r3, [r7, #20]
 800e63c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800e63e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e640:	6a39      	ldr	r1, [r7, #32]
 800e642:	68f8      	ldr	r0, [r7, #12]
 800e644:	f000 fa46 	bl	800ead4 <I2C_WaitOnTXEFlagUntilTimeout>
 800e648:	4603      	mov	r3, r0
 800e64a:	2b00      	cmp	r3, #0
 800e64c:	d00d      	beq.n	800e66a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800e64e:	68fb      	ldr	r3, [r7, #12]
 800e650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e652:	2b04      	cmp	r3, #4
 800e654:	d107      	bne.n	800e666 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800e656:	68fb      	ldr	r3, [r7, #12]
 800e658:	681b      	ldr	r3, [r3, #0]
 800e65a:	681a      	ldr	r2, [r3, #0]
 800e65c:	68fb      	ldr	r3, [r7, #12]
 800e65e:	681b      	ldr	r3, [r3, #0]
 800e660:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e664:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800e666:	2301      	movs	r3, #1
 800e668:	e02b      	b.n	800e6c2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800e66a:	88fb      	ldrh	r3, [r7, #6]
 800e66c:	2b01      	cmp	r3, #1
 800e66e:	d105      	bne.n	800e67c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800e670:	893b      	ldrh	r3, [r7, #8]
 800e672:	b2da      	uxtb	r2, r3
 800e674:	68fb      	ldr	r3, [r7, #12]
 800e676:	681b      	ldr	r3, [r3, #0]
 800e678:	611a      	str	r2, [r3, #16]
 800e67a:	e021      	b.n	800e6c0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800e67c:	893b      	ldrh	r3, [r7, #8]
 800e67e:	0a1b      	lsrs	r3, r3, #8
 800e680:	b29b      	uxth	r3, r3
 800e682:	b2da      	uxtb	r2, r3
 800e684:	68fb      	ldr	r3, [r7, #12]
 800e686:	681b      	ldr	r3, [r3, #0]
 800e688:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800e68a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e68c:	6a39      	ldr	r1, [r7, #32]
 800e68e:	68f8      	ldr	r0, [r7, #12]
 800e690:	f000 fa20 	bl	800ead4 <I2C_WaitOnTXEFlagUntilTimeout>
 800e694:	4603      	mov	r3, r0
 800e696:	2b00      	cmp	r3, #0
 800e698:	d00d      	beq.n	800e6b6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800e69a:	68fb      	ldr	r3, [r7, #12]
 800e69c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e69e:	2b04      	cmp	r3, #4
 800e6a0:	d107      	bne.n	800e6b2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800e6a2:	68fb      	ldr	r3, [r7, #12]
 800e6a4:	681b      	ldr	r3, [r3, #0]
 800e6a6:	681a      	ldr	r2, [r3, #0]
 800e6a8:	68fb      	ldr	r3, [r7, #12]
 800e6aa:	681b      	ldr	r3, [r3, #0]
 800e6ac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e6b0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800e6b2:	2301      	movs	r3, #1
 800e6b4:	e005      	b.n	800e6c2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800e6b6:	893b      	ldrh	r3, [r7, #8]
 800e6b8:	b2da      	uxtb	r2, r3
 800e6ba:	68fb      	ldr	r3, [r7, #12]
 800e6bc:	681b      	ldr	r3, [r3, #0]
 800e6be:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800e6c0:	2300      	movs	r3, #0
}
 800e6c2:	4618      	mov	r0, r3
 800e6c4:	3718      	adds	r7, #24
 800e6c6:	46bd      	mov	sp, r7
 800e6c8:	bd80      	pop	{r7, pc}
 800e6ca:	bf00      	nop
 800e6cc:	00010002 	.word	0x00010002

0800e6d0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800e6d0:	b580      	push	{r7, lr}
 800e6d2:	b088      	sub	sp, #32
 800e6d4:	af02      	add	r7, sp, #8
 800e6d6:	60f8      	str	r0, [r7, #12]
 800e6d8:	4608      	mov	r0, r1
 800e6da:	4611      	mov	r1, r2
 800e6dc:	461a      	mov	r2, r3
 800e6de:	4603      	mov	r3, r0
 800e6e0:	817b      	strh	r3, [r7, #10]
 800e6e2:	460b      	mov	r3, r1
 800e6e4:	813b      	strh	r3, [r7, #8]
 800e6e6:	4613      	mov	r3, r2
 800e6e8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800e6ea:	68fb      	ldr	r3, [r7, #12]
 800e6ec:	681b      	ldr	r3, [r3, #0]
 800e6ee:	681a      	ldr	r2, [r3, #0]
 800e6f0:	68fb      	ldr	r3, [r7, #12]
 800e6f2:	681b      	ldr	r3, [r3, #0]
 800e6f4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800e6f8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800e6fa:	68fb      	ldr	r3, [r7, #12]
 800e6fc:	681b      	ldr	r3, [r3, #0]
 800e6fe:	681a      	ldr	r2, [r3, #0]
 800e700:	68fb      	ldr	r3, [r7, #12]
 800e702:	681b      	ldr	r3, [r3, #0]
 800e704:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800e708:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800e70a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e70c:	9300      	str	r3, [sp, #0]
 800e70e:	6a3b      	ldr	r3, [r7, #32]
 800e710:	2200      	movs	r2, #0
 800e712:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800e716:	68f8      	ldr	r0, [r7, #12]
 800e718:	f000 f8c2 	bl	800e8a0 <I2C_WaitOnFlagUntilTimeout>
 800e71c:	4603      	mov	r3, r0
 800e71e:	2b00      	cmp	r3, #0
 800e720:	d00d      	beq.n	800e73e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800e722:	68fb      	ldr	r3, [r7, #12]
 800e724:	681b      	ldr	r3, [r3, #0]
 800e726:	681b      	ldr	r3, [r3, #0]
 800e728:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e72c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e730:	d103      	bne.n	800e73a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800e732:	68fb      	ldr	r3, [r7, #12]
 800e734:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e738:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800e73a:	2303      	movs	r3, #3
 800e73c:	e0aa      	b.n	800e894 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800e73e:	897b      	ldrh	r3, [r7, #10]
 800e740:	b2db      	uxtb	r3, r3
 800e742:	461a      	mov	r2, r3
 800e744:	68fb      	ldr	r3, [r7, #12]
 800e746:	681b      	ldr	r3, [r3, #0]
 800e748:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800e74c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800e74e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e750:	6a3a      	ldr	r2, [r7, #32]
 800e752:	4952      	ldr	r1, [pc, #328]	@ (800e89c <I2C_RequestMemoryRead+0x1cc>)
 800e754:	68f8      	ldr	r0, [r7, #12]
 800e756:	f000 f91d 	bl	800e994 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800e75a:	4603      	mov	r3, r0
 800e75c:	2b00      	cmp	r3, #0
 800e75e:	d001      	beq.n	800e764 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800e760:	2301      	movs	r3, #1
 800e762:	e097      	b.n	800e894 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800e764:	2300      	movs	r3, #0
 800e766:	617b      	str	r3, [r7, #20]
 800e768:	68fb      	ldr	r3, [r7, #12]
 800e76a:	681b      	ldr	r3, [r3, #0]
 800e76c:	695b      	ldr	r3, [r3, #20]
 800e76e:	617b      	str	r3, [r7, #20]
 800e770:	68fb      	ldr	r3, [r7, #12]
 800e772:	681b      	ldr	r3, [r3, #0]
 800e774:	699b      	ldr	r3, [r3, #24]
 800e776:	617b      	str	r3, [r7, #20]
 800e778:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800e77a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e77c:	6a39      	ldr	r1, [r7, #32]
 800e77e:	68f8      	ldr	r0, [r7, #12]
 800e780:	f000 f9a8 	bl	800ead4 <I2C_WaitOnTXEFlagUntilTimeout>
 800e784:	4603      	mov	r3, r0
 800e786:	2b00      	cmp	r3, #0
 800e788:	d00d      	beq.n	800e7a6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800e78a:	68fb      	ldr	r3, [r7, #12]
 800e78c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e78e:	2b04      	cmp	r3, #4
 800e790:	d107      	bne.n	800e7a2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800e792:	68fb      	ldr	r3, [r7, #12]
 800e794:	681b      	ldr	r3, [r3, #0]
 800e796:	681a      	ldr	r2, [r3, #0]
 800e798:	68fb      	ldr	r3, [r7, #12]
 800e79a:	681b      	ldr	r3, [r3, #0]
 800e79c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e7a0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800e7a2:	2301      	movs	r3, #1
 800e7a4:	e076      	b.n	800e894 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800e7a6:	88fb      	ldrh	r3, [r7, #6]
 800e7a8:	2b01      	cmp	r3, #1
 800e7aa:	d105      	bne.n	800e7b8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800e7ac:	893b      	ldrh	r3, [r7, #8]
 800e7ae:	b2da      	uxtb	r2, r3
 800e7b0:	68fb      	ldr	r3, [r7, #12]
 800e7b2:	681b      	ldr	r3, [r3, #0]
 800e7b4:	611a      	str	r2, [r3, #16]
 800e7b6:	e021      	b.n	800e7fc <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800e7b8:	893b      	ldrh	r3, [r7, #8]
 800e7ba:	0a1b      	lsrs	r3, r3, #8
 800e7bc:	b29b      	uxth	r3, r3
 800e7be:	b2da      	uxtb	r2, r3
 800e7c0:	68fb      	ldr	r3, [r7, #12]
 800e7c2:	681b      	ldr	r3, [r3, #0]
 800e7c4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800e7c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e7c8:	6a39      	ldr	r1, [r7, #32]
 800e7ca:	68f8      	ldr	r0, [r7, #12]
 800e7cc:	f000 f982 	bl	800ead4 <I2C_WaitOnTXEFlagUntilTimeout>
 800e7d0:	4603      	mov	r3, r0
 800e7d2:	2b00      	cmp	r3, #0
 800e7d4:	d00d      	beq.n	800e7f2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800e7d6:	68fb      	ldr	r3, [r7, #12]
 800e7d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e7da:	2b04      	cmp	r3, #4
 800e7dc:	d107      	bne.n	800e7ee <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800e7de:	68fb      	ldr	r3, [r7, #12]
 800e7e0:	681b      	ldr	r3, [r3, #0]
 800e7e2:	681a      	ldr	r2, [r3, #0]
 800e7e4:	68fb      	ldr	r3, [r7, #12]
 800e7e6:	681b      	ldr	r3, [r3, #0]
 800e7e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e7ec:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800e7ee:	2301      	movs	r3, #1
 800e7f0:	e050      	b.n	800e894 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800e7f2:	893b      	ldrh	r3, [r7, #8]
 800e7f4:	b2da      	uxtb	r2, r3
 800e7f6:	68fb      	ldr	r3, [r7, #12]
 800e7f8:	681b      	ldr	r3, [r3, #0]
 800e7fa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800e7fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e7fe:	6a39      	ldr	r1, [r7, #32]
 800e800:	68f8      	ldr	r0, [r7, #12]
 800e802:	f000 f967 	bl	800ead4 <I2C_WaitOnTXEFlagUntilTimeout>
 800e806:	4603      	mov	r3, r0
 800e808:	2b00      	cmp	r3, #0
 800e80a:	d00d      	beq.n	800e828 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800e80c:	68fb      	ldr	r3, [r7, #12]
 800e80e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e810:	2b04      	cmp	r3, #4
 800e812:	d107      	bne.n	800e824 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800e814:	68fb      	ldr	r3, [r7, #12]
 800e816:	681b      	ldr	r3, [r3, #0]
 800e818:	681a      	ldr	r2, [r3, #0]
 800e81a:	68fb      	ldr	r3, [r7, #12]
 800e81c:	681b      	ldr	r3, [r3, #0]
 800e81e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e822:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800e824:	2301      	movs	r3, #1
 800e826:	e035      	b.n	800e894 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800e828:	68fb      	ldr	r3, [r7, #12]
 800e82a:	681b      	ldr	r3, [r3, #0]
 800e82c:	681a      	ldr	r2, [r3, #0]
 800e82e:	68fb      	ldr	r3, [r7, #12]
 800e830:	681b      	ldr	r3, [r3, #0]
 800e832:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800e836:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800e838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e83a:	9300      	str	r3, [sp, #0]
 800e83c:	6a3b      	ldr	r3, [r7, #32]
 800e83e:	2200      	movs	r2, #0
 800e840:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800e844:	68f8      	ldr	r0, [r7, #12]
 800e846:	f000 f82b 	bl	800e8a0 <I2C_WaitOnFlagUntilTimeout>
 800e84a:	4603      	mov	r3, r0
 800e84c:	2b00      	cmp	r3, #0
 800e84e:	d00d      	beq.n	800e86c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800e850:	68fb      	ldr	r3, [r7, #12]
 800e852:	681b      	ldr	r3, [r3, #0]
 800e854:	681b      	ldr	r3, [r3, #0]
 800e856:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e85a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e85e:	d103      	bne.n	800e868 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800e860:	68fb      	ldr	r3, [r7, #12]
 800e862:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e866:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800e868:	2303      	movs	r3, #3
 800e86a:	e013      	b.n	800e894 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800e86c:	897b      	ldrh	r3, [r7, #10]
 800e86e:	b2db      	uxtb	r3, r3
 800e870:	f043 0301 	orr.w	r3, r3, #1
 800e874:	b2da      	uxtb	r2, r3
 800e876:	68fb      	ldr	r3, [r7, #12]
 800e878:	681b      	ldr	r3, [r3, #0]
 800e87a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800e87c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e87e:	6a3a      	ldr	r2, [r7, #32]
 800e880:	4906      	ldr	r1, [pc, #24]	@ (800e89c <I2C_RequestMemoryRead+0x1cc>)
 800e882:	68f8      	ldr	r0, [r7, #12]
 800e884:	f000 f886 	bl	800e994 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800e888:	4603      	mov	r3, r0
 800e88a:	2b00      	cmp	r3, #0
 800e88c:	d001      	beq.n	800e892 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800e88e:	2301      	movs	r3, #1
 800e890:	e000      	b.n	800e894 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800e892:	2300      	movs	r3, #0
}
 800e894:	4618      	mov	r0, r3
 800e896:	3718      	adds	r7, #24
 800e898:	46bd      	mov	sp, r7
 800e89a:	bd80      	pop	{r7, pc}
 800e89c:	00010002 	.word	0x00010002

0800e8a0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800e8a0:	b580      	push	{r7, lr}
 800e8a2:	b084      	sub	sp, #16
 800e8a4:	af00      	add	r7, sp, #0
 800e8a6:	60f8      	str	r0, [r7, #12]
 800e8a8:	60b9      	str	r1, [r7, #8]
 800e8aa:	603b      	str	r3, [r7, #0]
 800e8ac:	4613      	mov	r3, r2
 800e8ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800e8b0:	e048      	b.n	800e944 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e8b2:	683b      	ldr	r3, [r7, #0]
 800e8b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e8b8:	d044      	beq.n	800e944 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e8ba:	f7fe fcc9 	bl	800d250 <HAL_GetTick>
 800e8be:	4602      	mov	r2, r0
 800e8c0:	69bb      	ldr	r3, [r7, #24]
 800e8c2:	1ad3      	subs	r3, r2, r3
 800e8c4:	683a      	ldr	r2, [r7, #0]
 800e8c6:	429a      	cmp	r2, r3
 800e8c8:	d302      	bcc.n	800e8d0 <I2C_WaitOnFlagUntilTimeout+0x30>
 800e8ca:	683b      	ldr	r3, [r7, #0]
 800e8cc:	2b00      	cmp	r3, #0
 800e8ce:	d139      	bne.n	800e944 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800e8d0:	68bb      	ldr	r3, [r7, #8]
 800e8d2:	0c1b      	lsrs	r3, r3, #16
 800e8d4:	b2db      	uxtb	r3, r3
 800e8d6:	2b01      	cmp	r3, #1
 800e8d8:	d10d      	bne.n	800e8f6 <I2C_WaitOnFlagUntilTimeout+0x56>
 800e8da:	68fb      	ldr	r3, [r7, #12]
 800e8dc:	681b      	ldr	r3, [r3, #0]
 800e8de:	695b      	ldr	r3, [r3, #20]
 800e8e0:	43da      	mvns	r2, r3
 800e8e2:	68bb      	ldr	r3, [r7, #8]
 800e8e4:	4013      	ands	r3, r2
 800e8e6:	b29b      	uxth	r3, r3
 800e8e8:	2b00      	cmp	r3, #0
 800e8ea:	bf0c      	ite	eq
 800e8ec:	2301      	moveq	r3, #1
 800e8ee:	2300      	movne	r3, #0
 800e8f0:	b2db      	uxtb	r3, r3
 800e8f2:	461a      	mov	r2, r3
 800e8f4:	e00c      	b.n	800e910 <I2C_WaitOnFlagUntilTimeout+0x70>
 800e8f6:	68fb      	ldr	r3, [r7, #12]
 800e8f8:	681b      	ldr	r3, [r3, #0]
 800e8fa:	699b      	ldr	r3, [r3, #24]
 800e8fc:	43da      	mvns	r2, r3
 800e8fe:	68bb      	ldr	r3, [r7, #8]
 800e900:	4013      	ands	r3, r2
 800e902:	b29b      	uxth	r3, r3
 800e904:	2b00      	cmp	r3, #0
 800e906:	bf0c      	ite	eq
 800e908:	2301      	moveq	r3, #1
 800e90a:	2300      	movne	r3, #0
 800e90c:	b2db      	uxtb	r3, r3
 800e90e:	461a      	mov	r2, r3
 800e910:	79fb      	ldrb	r3, [r7, #7]
 800e912:	429a      	cmp	r2, r3
 800e914:	d116      	bne.n	800e944 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800e916:	68fb      	ldr	r3, [r7, #12]
 800e918:	2200      	movs	r2, #0
 800e91a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800e91c:	68fb      	ldr	r3, [r7, #12]
 800e91e:	2220      	movs	r2, #32
 800e920:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800e924:	68fb      	ldr	r3, [r7, #12]
 800e926:	2200      	movs	r2, #0
 800e928:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800e92c:	68fb      	ldr	r3, [r7, #12]
 800e92e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e930:	f043 0220 	orr.w	r2, r3, #32
 800e934:	68fb      	ldr	r3, [r7, #12]
 800e936:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800e938:	68fb      	ldr	r3, [r7, #12]
 800e93a:	2200      	movs	r2, #0
 800e93c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800e940:	2301      	movs	r3, #1
 800e942:	e023      	b.n	800e98c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800e944:	68bb      	ldr	r3, [r7, #8]
 800e946:	0c1b      	lsrs	r3, r3, #16
 800e948:	b2db      	uxtb	r3, r3
 800e94a:	2b01      	cmp	r3, #1
 800e94c:	d10d      	bne.n	800e96a <I2C_WaitOnFlagUntilTimeout+0xca>
 800e94e:	68fb      	ldr	r3, [r7, #12]
 800e950:	681b      	ldr	r3, [r3, #0]
 800e952:	695b      	ldr	r3, [r3, #20]
 800e954:	43da      	mvns	r2, r3
 800e956:	68bb      	ldr	r3, [r7, #8]
 800e958:	4013      	ands	r3, r2
 800e95a:	b29b      	uxth	r3, r3
 800e95c:	2b00      	cmp	r3, #0
 800e95e:	bf0c      	ite	eq
 800e960:	2301      	moveq	r3, #1
 800e962:	2300      	movne	r3, #0
 800e964:	b2db      	uxtb	r3, r3
 800e966:	461a      	mov	r2, r3
 800e968:	e00c      	b.n	800e984 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800e96a:	68fb      	ldr	r3, [r7, #12]
 800e96c:	681b      	ldr	r3, [r3, #0]
 800e96e:	699b      	ldr	r3, [r3, #24]
 800e970:	43da      	mvns	r2, r3
 800e972:	68bb      	ldr	r3, [r7, #8]
 800e974:	4013      	ands	r3, r2
 800e976:	b29b      	uxth	r3, r3
 800e978:	2b00      	cmp	r3, #0
 800e97a:	bf0c      	ite	eq
 800e97c:	2301      	moveq	r3, #1
 800e97e:	2300      	movne	r3, #0
 800e980:	b2db      	uxtb	r3, r3
 800e982:	461a      	mov	r2, r3
 800e984:	79fb      	ldrb	r3, [r7, #7]
 800e986:	429a      	cmp	r2, r3
 800e988:	d093      	beq.n	800e8b2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800e98a:	2300      	movs	r3, #0
}
 800e98c:	4618      	mov	r0, r3
 800e98e:	3710      	adds	r7, #16
 800e990:	46bd      	mov	sp, r7
 800e992:	bd80      	pop	{r7, pc}

0800e994 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800e994:	b580      	push	{r7, lr}
 800e996:	b084      	sub	sp, #16
 800e998:	af00      	add	r7, sp, #0
 800e99a:	60f8      	str	r0, [r7, #12]
 800e99c:	60b9      	str	r1, [r7, #8]
 800e99e:	607a      	str	r2, [r7, #4]
 800e9a0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800e9a2:	e071      	b.n	800ea88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800e9a4:	68fb      	ldr	r3, [r7, #12]
 800e9a6:	681b      	ldr	r3, [r3, #0]
 800e9a8:	695b      	ldr	r3, [r3, #20]
 800e9aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e9ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e9b2:	d123      	bne.n	800e9fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800e9b4:	68fb      	ldr	r3, [r7, #12]
 800e9b6:	681b      	ldr	r3, [r3, #0]
 800e9b8:	681a      	ldr	r2, [r3, #0]
 800e9ba:	68fb      	ldr	r3, [r7, #12]
 800e9bc:	681b      	ldr	r3, [r3, #0]
 800e9be:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e9c2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800e9c4:	68fb      	ldr	r3, [r7, #12]
 800e9c6:	681b      	ldr	r3, [r3, #0]
 800e9c8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800e9cc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800e9ce:	68fb      	ldr	r3, [r7, #12]
 800e9d0:	2200      	movs	r2, #0
 800e9d2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800e9d4:	68fb      	ldr	r3, [r7, #12]
 800e9d6:	2220      	movs	r2, #32
 800e9d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800e9dc:	68fb      	ldr	r3, [r7, #12]
 800e9de:	2200      	movs	r2, #0
 800e9e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800e9e4:	68fb      	ldr	r3, [r7, #12]
 800e9e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e9e8:	f043 0204 	orr.w	r2, r3, #4
 800e9ec:	68fb      	ldr	r3, [r7, #12]
 800e9ee:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800e9f0:	68fb      	ldr	r3, [r7, #12]
 800e9f2:	2200      	movs	r2, #0
 800e9f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800e9f8:	2301      	movs	r3, #1
 800e9fa:	e067      	b.n	800eacc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e9fc:	687b      	ldr	r3, [r7, #4]
 800e9fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ea02:	d041      	beq.n	800ea88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ea04:	f7fe fc24 	bl	800d250 <HAL_GetTick>
 800ea08:	4602      	mov	r2, r0
 800ea0a:	683b      	ldr	r3, [r7, #0]
 800ea0c:	1ad3      	subs	r3, r2, r3
 800ea0e:	687a      	ldr	r2, [r7, #4]
 800ea10:	429a      	cmp	r2, r3
 800ea12:	d302      	bcc.n	800ea1a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800ea14:	687b      	ldr	r3, [r7, #4]
 800ea16:	2b00      	cmp	r3, #0
 800ea18:	d136      	bne.n	800ea88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800ea1a:	68bb      	ldr	r3, [r7, #8]
 800ea1c:	0c1b      	lsrs	r3, r3, #16
 800ea1e:	b2db      	uxtb	r3, r3
 800ea20:	2b01      	cmp	r3, #1
 800ea22:	d10c      	bne.n	800ea3e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800ea24:	68fb      	ldr	r3, [r7, #12]
 800ea26:	681b      	ldr	r3, [r3, #0]
 800ea28:	695b      	ldr	r3, [r3, #20]
 800ea2a:	43da      	mvns	r2, r3
 800ea2c:	68bb      	ldr	r3, [r7, #8]
 800ea2e:	4013      	ands	r3, r2
 800ea30:	b29b      	uxth	r3, r3
 800ea32:	2b00      	cmp	r3, #0
 800ea34:	bf14      	ite	ne
 800ea36:	2301      	movne	r3, #1
 800ea38:	2300      	moveq	r3, #0
 800ea3a:	b2db      	uxtb	r3, r3
 800ea3c:	e00b      	b.n	800ea56 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800ea3e:	68fb      	ldr	r3, [r7, #12]
 800ea40:	681b      	ldr	r3, [r3, #0]
 800ea42:	699b      	ldr	r3, [r3, #24]
 800ea44:	43da      	mvns	r2, r3
 800ea46:	68bb      	ldr	r3, [r7, #8]
 800ea48:	4013      	ands	r3, r2
 800ea4a:	b29b      	uxth	r3, r3
 800ea4c:	2b00      	cmp	r3, #0
 800ea4e:	bf14      	ite	ne
 800ea50:	2301      	movne	r3, #1
 800ea52:	2300      	moveq	r3, #0
 800ea54:	b2db      	uxtb	r3, r3
 800ea56:	2b00      	cmp	r3, #0
 800ea58:	d016      	beq.n	800ea88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800ea5a:	68fb      	ldr	r3, [r7, #12]
 800ea5c:	2200      	movs	r2, #0
 800ea5e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800ea60:	68fb      	ldr	r3, [r7, #12]
 800ea62:	2220      	movs	r2, #32
 800ea64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800ea68:	68fb      	ldr	r3, [r7, #12]
 800ea6a:	2200      	movs	r2, #0
 800ea6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800ea70:	68fb      	ldr	r3, [r7, #12]
 800ea72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ea74:	f043 0220 	orr.w	r2, r3, #32
 800ea78:	68fb      	ldr	r3, [r7, #12]
 800ea7a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800ea7c:	68fb      	ldr	r3, [r7, #12]
 800ea7e:	2200      	movs	r2, #0
 800ea80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800ea84:	2301      	movs	r3, #1
 800ea86:	e021      	b.n	800eacc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800ea88:	68bb      	ldr	r3, [r7, #8]
 800ea8a:	0c1b      	lsrs	r3, r3, #16
 800ea8c:	b2db      	uxtb	r3, r3
 800ea8e:	2b01      	cmp	r3, #1
 800ea90:	d10c      	bne.n	800eaac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800ea92:	68fb      	ldr	r3, [r7, #12]
 800ea94:	681b      	ldr	r3, [r3, #0]
 800ea96:	695b      	ldr	r3, [r3, #20]
 800ea98:	43da      	mvns	r2, r3
 800ea9a:	68bb      	ldr	r3, [r7, #8]
 800ea9c:	4013      	ands	r3, r2
 800ea9e:	b29b      	uxth	r3, r3
 800eaa0:	2b00      	cmp	r3, #0
 800eaa2:	bf14      	ite	ne
 800eaa4:	2301      	movne	r3, #1
 800eaa6:	2300      	moveq	r3, #0
 800eaa8:	b2db      	uxtb	r3, r3
 800eaaa:	e00b      	b.n	800eac4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800eaac:	68fb      	ldr	r3, [r7, #12]
 800eaae:	681b      	ldr	r3, [r3, #0]
 800eab0:	699b      	ldr	r3, [r3, #24]
 800eab2:	43da      	mvns	r2, r3
 800eab4:	68bb      	ldr	r3, [r7, #8]
 800eab6:	4013      	ands	r3, r2
 800eab8:	b29b      	uxth	r3, r3
 800eaba:	2b00      	cmp	r3, #0
 800eabc:	bf14      	ite	ne
 800eabe:	2301      	movne	r3, #1
 800eac0:	2300      	moveq	r3, #0
 800eac2:	b2db      	uxtb	r3, r3
 800eac4:	2b00      	cmp	r3, #0
 800eac6:	f47f af6d 	bne.w	800e9a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800eaca:	2300      	movs	r3, #0
}
 800eacc:	4618      	mov	r0, r3
 800eace:	3710      	adds	r7, #16
 800ead0:	46bd      	mov	sp, r7
 800ead2:	bd80      	pop	{r7, pc}

0800ead4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800ead4:	b580      	push	{r7, lr}
 800ead6:	b084      	sub	sp, #16
 800ead8:	af00      	add	r7, sp, #0
 800eada:	60f8      	str	r0, [r7, #12]
 800eadc:	60b9      	str	r1, [r7, #8]
 800eade:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800eae0:	e034      	b.n	800eb4c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800eae2:	68f8      	ldr	r0, [r7, #12]
 800eae4:	f000 f8e3 	bl	800ecae <I2C_IsAcknowledgeFailed>
 800eae8:	4603      	mov	r3, r0
 800eaea:	2b00      	cmp	r3, #0
 800eaec:	d001      	beq.n	800eaf2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800eaee:	2301      	movs	r3, #1
 800eaf0:	e034      	b.n	800eb5c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800eaf2:	68bb      	ldr	r3, [r7, #8]
 800eaf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eaf8:	d028      	beq.n	800eb4c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800eafa:	f7fe fba9 	bl	800d250 <HAL_GetTick>
 800eafe:	4602      	mov	r2, r0
 800eb00:	687b      	ldr	r3, [r7, #4]
 800eb02:	1ad3      	subs	r3, r2, r3
 800eb04:	68ba      	ldr	r2, [r7, #8]
 800eb06:	429a      	cmp	r2, r3
 800eb08:	d302      	bcc.n	800eb10 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800eb0a:	68bb      	ldr	r3, [r7, #8]
 800eb0c:	2b00      	cmp	r3, #0
 800eb0e:	d11d      	bne.n	800eb4c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800eb10:	68fb      	ldr	r3, [r7, #12]
 800eb12:	681b      	ldr	r3, [r3, #0]
 800eb14:	695b      	ldr	r3, [r3, #20]
 800eb16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800eb1a:	2b80      	cmp	r3, #128	@ 0x80
 800eb1c:	d016      	beq.n	800eb4c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800eb1e:	68fb      	ldr	r3, [r7, #12]
 800eb20:	2200      	movs	r2, #0
 800eb22:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800eb24:	68fb      	ldr	r3, [r7, #12]
 800eb26:	2220      	movs	r2, #32
 800eb28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800eb2c:	68fb      	ldr	r3, [r7, #12]
 800eb2e:	2200      	movs	r2, #0
 800eb30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800eb34:	68fb      	ldr	r3, [r7, #12]
 800eb36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eb38:	f043 0220 	orr.w	r2, r3, #32
 800eb3c:	68fb      	ldr	r3, [r7, #12]
 800eb3e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800eb40:	68fb      	ldr	r3, [r7, #12]
 800eb42:	2200      	movs	r2, #0
 800eb44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800eb48:	2301      	movs	r3, #1
 800eb4a:	e007      	b.n	800eb5c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800eb4c:	68fb      	ldr	r3, [r7, #12]
 800eb4e:	681b      	ldr	r3, [r3, #0]
 800eb50:	695b      	ldr	r3, [r3, #20]
 800eb52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800eb56:	2b80      	cmp	r3, #128	@ 0x80
 800eb58:	d1c3      	bne.n	800eae2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800eb5a:	2300      	movs	r3, #0
}
 800eb5c:	4618      	mov	r0, r3
 800eb5e:	3710      	adds	r7, #16
 800eb60:	46bd      	mov	sp, r7
 800eb62:	bd80      	pop	{r7, pc}

0800eb64 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800eb64:	b580      	push	{r7, lr}
 800eb66:	b084      	sub	sp, #16
 800eb68:	af00      	add	r7, sp, #0
 800eb6a:	60f8      	str	r0, [r7, #12]
 800eb6c:	60b9      	str	r1, [r7, #8]
 800eb6e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800eb70:	e034      	b.n	800ebdc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800eb72:	68f8      	ldr	r0, [r7, #12]
 800eb74:	f000 f89b 	bl	800ecae <I2C_IsAcknowledgeFailed>
 800eb78:	4603      	mov	r3, r0
 800eb7a:	2b00      	cmp	r3, #0
 800eb7c:	d001      	beq.n	800eb82 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800eb7e:	2301      	movs	r3, #1
 800eb80:	e034      	b.n	800ebec <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800eb82:	68bb      	ldr	r3, [r7, #8]
 800eb84:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eb88:	d028      	beq.n	800ebdc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800eb8a:	f7fe fb61 	bl	800d250 <HAL_GetTick>
 800eb8e:	4602      	mov	r2, r0
 800eb90:	687b      	ldr	r3, [r7, #4]
 800eb92:	1ad3      	subs	r3, r2, r3
 800eb94:	68ba      	ldr	r2, [r7, #8]
 800eb96:	429a      	cmp	r2, r3
 800eb98:	d302      	bcc.n	800eba0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800eb9a:	68bb      	ldr	r3, [r7, #8]
 800eb9c:	2b00      	cmp	r3, #0
 800eb9e:	d11d      	bne.n	800ebdc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800eba0:	68fb      	ldr	r3, [r7, #12]
 800eba2:	681b      	ldr	r3, [r3, #0]
 800eba4:	695b      	ldr	r3, [r3, #20]
 800eba6:	f003 0304 	and.w	r3, r3, #4
 800ebaa:	2b04      	cmp	r3, #4
 800ebac:	d016      	beq.n	800ebdc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800ebae:	68fb      	ldr	r3, [r7, #12]
 800ebb0:	2200      	movs	r2, #0
 800ebb2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800ebb4:	68fb      	ldr	r3, [r7, #12]
 800ebb6:	2220      	movs	r2, #32
 800ebb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800ebbc:	68fb      	ldr	r3, [r7, #12]
 800ebbe:	2200      	movs	r2, #0
 800ebc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800ebc4:	68fb      	ldr	r3, [r7, #12]
 800ebc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ebc8:	f043 0220 	orr.w	r2, r3, #32
 800ebcc:	68fb      	ldr	r3, [r7, #12]
 800ebce:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800ebd0:	68fb      	ldr	r3, [r7, #12]
 800ebd2:	2200      	movs	r2, #0
 800ebd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800ebd8:	2301      	movs	r3, #1
 800ebda:	e007      	b.n	800ebec <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800ebdc:	68fb      	ldr	r3, [r7, #12]
 800ebde:	681b      	ldr	r3, [r3, #0]
 800ebe0:	695b      	ldr	r3, [r3, #20]
 800ebe2:	f003 0304 	and.w	r3, r3, #4
 800ebe6:	2b04      	cmp	r3, #4
 800ebe8:	d1c3      	bne.n	800eb72 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800ebea:	2300      	movs	r3, #0
}
 800ebec:	4618      	mov	r0, r3
 800ebee:	3710      	adds	r7, #16
 800ebf0:	46bd      	mov	sp, r7
 800ebf2:	bd80      	pop	{r7, pc}

0800ebf4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800ebf4:	b580      	push	{r7, lr}
 800ebf6:	b084      	sub	sp, #16
 800ebf8:	af00      	add	r7, sp, #0
 800ebfa:	60f8      	str	r0, [r7, #12]
 800ebfc:	60b9      	str	r1, [r7, #8]
 800ebfe:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800ec00:	e049      	b.n	800ec96 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800ec02:	68fb      	ldr	r3, [r7, #12]
 800ec04:	681b      	ldr	r3, [r3, #0]
 800ec06:	695b      	ldr	r3, [r3, #20]
 800ec08:	f003 0310 	and.w	r3, r3, #16
 800ec0c:	2b10      	cmp	r3, #16
 800ec0e:	d119      	bne.n	800ec44 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800ec10:	68fb      	ldr	r3, [r7, #12]
 800ec12:	681b      	ldr	r3, [r3, #0]
 800ec14:	f06f 0210 	mvn.w	r2, #16
 800ec18:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800ec1a:	68fb      	ldr	r3, [r7, #12]
 800ec1c:	2200      	movs	r2, #0
 800ec1e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800ec20:	68fb      	ldr	r3, [r7, #12]
 800ec22:	2220      	movs	r2, #32
 800ec24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800ec28:	68fb      	ldr	r3, [r7, #12]
 800ec2a:	2200      	movs	r2, #0
 800ec2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800ec30:	68fb      	ldr	r3, [r7, #12]
 800ec32:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800ec34:	68fb      	ldr	r3, [r7, #12]
 800ec36:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800ec38:	68fb      	ldr	r3, [r7, #12]
 800ec3a:	2200      	movs	r2, #0
 800ec3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800ec40:	2301      	movs	r3, #1
 800ec42:	e030      	b.n	800eca6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ec44:	f7fe fb04 	bl	800d250 <HAL_GetTick>
 800ec48:	4602      	mov	r2, r0
 800ec4a:	687b      	ldr	r3, [r7, #4]
 800ec4c:	1ad3      	subs	r3, r2, r3
 800ec4e:	68ba      	ldr	r2, [r7, #8]
 800ec50:	429a      	cmp	r2, r3
 800ec52:	d302      	bcc.n	800ec5a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800ec54:	68bb      	ldr	r3, [r7, #8]
 800ec56:	2b00      	cmp	r3, #0
 800ec58:	d11d      	bne.n	800ec96 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800ec5a:	68fb      	ldr	r3, [r7, #12]
 800ec5c:	681b      	ldr	r3, [r3, #0]
 800ec5e:	695b      	ldr	r3, [r3, #20]
 800ec60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ec64:	2b40      	cmp	r3, #64	@ 0x40
 800ec66:	d016      	beq.n	800ec96 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800ec68:	68fb      	ldr	r3, [r7, #12]
 800ec6a:	2200      	movs	r2, #0
 800ec6c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800ec6e:	68fb      	ldr	r3, [r7, #12]
 800ec70:	2220      	movs	r2, #32
 800ec72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800ec76:	68fb      	ldr	r3, [r7, #12]
 800ec78:	2200      	movs	r2, #0
 800ec7a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800ec7e:	68fb      	ldr	r3, [r7, #12]
 800ec80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ec82:	f043 0220 	orr.w	r2, r3, #32
 800ec86:	68fb      	ldr	r3, [r7, #12]
 800ec88:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800ec8a:	68fb      	ldr	r3, [r7, #12]
 800ec8c:	2200      	movs	r2, #0
 800ec8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800ec92:	2301      	movs	r3, #1
 800ec94:	e007      	b.n	800eca6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800ec96:	68fb      	ldr	r3, [r7, #12]
 800ec98:	681b      	ldr	r3, [r3, #0]
 800ec9a:	695b      	ldr	r3, [r3, #20]
 800ec9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800eca0:	2b40      	cmp	r3, #64	@ 0x40
 800eca2:	d1ae      	bne.n	800ec02 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800eca4:	2300      	movs	r3, #0
}
 800eca6:	4618      	mov	r0, r3
 800eca8:	3710      	adds	r7, #16
 800ecaa:	46bd      	mov	sp, r7
 800ecac:	bd80      	pop	{r7, pc}

0800ecae <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800ecae:	b480      	push	{r7}
 800ecb0:	b083      	sub	sp, #12
 800ecb2:	af00      	add	r7, sp, #0
 800ecb4:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800ecb6:	687b      	ldr	r3, [r7, #4]
 800ecb8:	681b      	ldr	r3, [r3, #0]
 800ecba:	695b      	ldr	r3, [r3, #20]
 800ecbc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ecc0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ecc4:	d11b      	bne.n	800ecfe <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800ecc6:	687b      	ldr	r3, [r7, #4]
 800ecc8:	681b      	ldr	r3, [r3, #0]
 800ecca:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800ecce:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800ecd0:	687b      	ldr	r3, [r7, #4]
 800ecd2:	2200      	movs	r2, #0
 800ecd4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800ecd6:	687b      	ldr	r3, [r7, #4]
 800ecd8:	2220      	movs	r2, #32
 800ecda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800ecde:	687b      	ldr	r3, [r7, #4]
 800ece0:	2200      	movs	r2, #0
 800ece2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800ece6:	687b      	ldr	r3, [r7, #4]
 800ece8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ecea:	f043 0204 	orr.w	r2, r3, #4
 800ecee:	687b      	ldr	r3, [r7, #4]
 800ecf0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ecf2:	687b      	ldr	r3, [r7, #4]
 800ecf4:	2200      	movs	r2, #0
 800ecf6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800ecfa:	2301      	movs	r3, #1
 800ecfc:	e000      	b.n	800ed00 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800ecfe:	2300      	movs	r3, #0
}
 800ed00:	4618      	mov	r0, r3
 800ed02:	370c      	adds	r7, #12
 800ed04:	46bd      	mov	sp, r7
 800ed06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed0a:	4770      	bx	lr

0800ed0c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800ed0c:	b580      	push	{r7, lr}
 800ed0e:	b086      	sub	sp, #24
 800ed10:	af00      	add	r7, sp, #0
 800ed12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800ed14:	687b      	ldr	r3, [r7, #4]
 800ed16:	2b00      	cmp	r3, #0
 800ed18:	d101      	bne.n	800ed1e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800ed1a:	2301      	movs	r3, #1
 800ed1c:	e267      	b.n	800f1ee <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800ed1e:	687b      	ldr	r3, [r7, #4]
 800ed20:	681b      	ldr	r3, [r3, #0]
 800ed22:	f003 0301 	and.w	r3, r3, #1
 800ed26:	2b00      	cmp	r3, #0
 800ed28:	d075      	beq.n	800ee16 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800ed2a:	4b88      	ldr	r3, [pc, #544]	@ (800ef4c <HAL_RCC_OscConfig+0x240>)
 800ed2c:	689b      	ldr	r3, [r3, #8]
 800ed2e:	f003 030c 	and.w	r3, r3, #12
 800ed32:	2b04      	cmp	r3, #4
 800ed34:	d00c      	beq.n	800ed50 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800ed36:	4b85      	ldr	r3, [pc, #532]	@ (800ef4c <HAL_RCC_OscConfig+0x240>)
 800ed38:	689b      	ldr	r3, [r3, #8]
 800ed3a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800ed3e:	2b08      	cmp	r3, #8
 800ed40:	d112      	bne.n	800ed68 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800ed42:	4b82      	ldr	r3, [pc, #520]	@ (800ef4c <HAL_RCC_OscConfig+0x240>)
 800ed44:	685b      	ldr	r3, [r3, #4]
 800ed46:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ed4a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ed4e:	d10b      	bne.n	800ed68 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ed50:	4b7e      	ldr	r3, [pc, #504]	@ (800ef4c <HAL_RCC_OscConfig+0x240>)
 800ed52:	681b      	ldr	r3, [r3, #0]
 800ed54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ed58:	2b00      	cmp	r3, #0
 800ed5a:	d05b      	beq.n	800ee14 <HAL_RCC_OscConfig+0x108>
 800ed5c:	687b      	ldr	r3, [r7, #4]
 800ed5e:	685b      	ldr	r3, [r3, #4]
 800ed60:	2b00      	cmp	r3, #0
 800ed62:	d157      	bne.n	800ee14 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800ed64:	2301      	movs	r3, #1
 800ed66:	e242      	b.n	800f1ee <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800ed68:	687b      	ldr	r3, [r7, #4]
 800ed6a:	685b      	ldr	r3, [r3, #4]
 800ed6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ed70:	d106      	bne.n	800ed80 <HAL_RCC_OscConfig+0x74>
 800ed72:	4b76      	ldr	r3, [pc, #472]	@ (800ef4c <HAL_RCC_OscConfig+0x240>)
 800ed74:	681b      	ldr	r3, [r3, #0]
 800ed76:	4a75      	ldr	r2, [pc, #468]	@ (800ef4c <HAL_RCC_OscConfig+0x240>)
 800ed78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ed7c:	6013      	str	r3, [r2, #0]
 800ed7e:	e01d      	b.n	800edbc <HAL_RCC_OscConfig+0xb0>
 800ed80:	687b      	ldr	r3, [r7, #4]
 800ed82:	685b      	ldr	r3, [r3, #4]
 800ed84:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800ed88:	d10c      	bne.n	800eda4 <HAL_RCC_OscConfig+0x98>
 800ed8a:	4b70      	ldr	r3, [pc, #448]	@ (800ef4c <HAL_RCC_OscConfig+0x240>)
 800ed8c:	681b      	ldr	r3, [r3, #0]
 800ed8e:	4a6f      	ldr	r2, [pc, #444]	@ (800ef4c <HAL_RCC_OscConfig+0x240>)
 800ed90:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800ed94:	6013      	str	r3, [r2, #0]
 800ed96:	4b6d      	ldr	r3, [pc, #436]	@ (800ef4c <HAL_RCC_OscConfig+0x240>)
 800ed98:	681b      	ldr	r3, [r3, #0]
 800ed9a:	4a6c      	ldr	r2, [pc, #432]	@ (800ef4c <HAL_RCC_OscConfig+0x240>)
 800ed9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800eda0:	6013      	str	r3, [r2, #0]
 800eda2:	e00b      	b.n	800edbc <HAL_RCC_OscConfig+0xb0>
 800eda4:	4b69      	ldr	r3, [pc, #420]	@ (800ef4c <HAL_RCC_OscConfig+0x240>)
 800eda6:	681b      	ldr	r3, [r3, #0]
 800eda8:	4a68      	ldr	r2, [pc, #416]	@ (800ef4c <HAL_RCC_OscConfig+0x240>)
 800edaa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800edae:	6013      	str	r3, [r2, #0]
 800edb0:	4b66      	ldr	r3, [pc, #408]	@ (800ef4c <HAL_RCC_OscConfig+0x240>)
 800edb2:	681b      	ldr	r3, [r3, #0]
 800edb4:	4a65      	ldr	r2, [pc, #404]	@ (800ef4c <HAL_RCC_OscConfig+0x240>)
 800edb6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800edba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800edbc:	687b      	ldr	r3, [r7, #4]
 800edbe:	685b      	ldr	r3, [r3, #4]
 800edc0:	2b00      	cmp	r3, #0
 800edc2:	d013      	beq.n	800edec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800edc4:	f7fe fa44 	bl	800d250 <HAL_GetTick>
 800edc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800edca:	e008      	b.n	800edde <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800edcc:	f7fe fa40 	bl	800d250 <HAL_GetTick>
 800edd0:	4602      	mov	r2, r0
 800edd2:	693b      	ldr	r3, [r7, #16]
 800edd4:	1ad3      	subs	r3, r2, r3
 800edd6:	2b64      	cmp	r3, #100	@ 0x64
 800edd8:	d901      	bls.n	800edde <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800edda:	2303      	movs	r3, #3
 800eddc:	e207      	b.n	800f1ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800edde:	4b5b      	ldr	r3, [pc, #364]	@ (800ef4c <HAL_RCC_OscConfig+0x240>)
 800ede0:	681b      	ldr	r3, [r3, #0]
 800ede2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ede6:	2b00      	cmp	r3, #0
 800ede8:	d0f0      	beq.n	800edcc <HAL_RCC_OscConfig+0xc0>
 800edea:	e014      	b.n	800ee16 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800edec:	f7fe fa30 	bl	800d250 <HAL_GetTick>
 800edf0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800edf2:	e008      	b.n	800ee06 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800edf4:	f7fe fa2c 	bl	800d250 <HAL_GetTick>
 800edf8:	4602      	mov	r2, r0
 800edfa:	693b      	ldr	r3, [r7, #16]
 800edfc:	1ad3      	subs	r3, r2, r3
 800edfe:	2b64      	cmp	r3, #100	@ 0x64
 800ee00:	d901      	bls.n	800ee06 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800ee02:	2303      	movs	r3, #3
 800ee04:	e1f3      	b.n	800f1ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800ee06:	4b51      	ldr	r3, [pc, #324]	@ (800ef4c <HAL_RCC_OscConfig+0x240>)
 800ee08:	681b      	ldr	r3, [r3, #0]
 800ee0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ee0e:	2b00      	cmp	r3, #0
 800ee10:	d1f0      	bne.n	800edf4 <HAL_RCC_OscConfig+0xe8>
 800ee12:	e000      	b.n	800ee16 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ee14:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800ee16:	687b      	ldr	r3, [r7, #4]
 800ee18:	681b      	ldr	r3, [r3, #0]
 800ee1a:	f003 0302 	and.w	r3, r3, #2
 800ee1e:	2b00      	cmp	r3, #0
 800ee20:	d063      	beq.n	800eeea <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800ee22:	4b4a      	ldr	r3, [pc, #296]	@ (800ef4c <HAL_RCC_OscConfig+0x240>)
 800ee24:	689b      	ldr	r3, [r3, #8]
 800ee26:	f003 030c 	and.w	r3, r3, #12
 800ee2a:	2b00      	cmp	r3, #0
 800ee2c:	d00b      	beq.n	800ee46 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800ee2e:	4b47      	ldr	r3, [pc, #284]	@ (800ef4c <HAL_RCC_OscConfig+0x240>)
 800ee30:	689b      	ldr	r3, [r3, #8]
 800ee32:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800ee36:	2b08      	cmp	r3, #8
 800ee38:	d11c      	bne.n	800ee74 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800ee3a:	4b44      	ldr	r3, [pc, #272]	@ (800ef4c <HAL_RCC_OscConfig+0x240>)
 800ee3c:	685b      	ldr	r3, [r3, #4]
 800ee3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ee42:	2b00      	cmp	r3, #0
 800ee44:	d116      	bne.n	800ee74 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800ee46:	4b41      	ldr	r3, [pc, #260]	@ (800ef4c <HAL_RCC_OscConfig+0x240>)
 800ee48:	681b      	ldr	r3, [r3, #0]
 800ee4a:	f003 0302 	and.w	r3, r3, #2
 800ee4e:	2b00      	cmp	r3, #0
 800ee50:	d005      	beq.n	800ee5e <HAL_RCC_OscConfig+0x152>
 800ee52:	687b      	ldr	r3, [r7, #4]
 800ee54:	68db      	ldr	r3, [r3, #12]
 800ee56:	2b01      	cmp	r3, #1
 800ee58:	d001      	beq.n	800ee5e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800ee5a:	2301      	movs	r3, #1
 800ee5c:	e1c7      	b.n	800f1ee <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ee5e:	4b3b      	ldr	r3, [pc, #236]	@ (800ef4c <HAL_RCC_OscConfig+0x240>)
 800ee60:	681b      	ldr	r3, [r3, #0]
 800ee62:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800ee66:	687b      	ldr	r3, [r7, #4]
 800ee68:	691b      	ldr	r3, [r3, #16]
 800ee6a:	00db      	lsls	r3, r3, #3
 800ee6c:	4937      	ldr	r1, [pc, #220]	@ (800ef4c <HAL_RCC_OscConfig+0x240>)
 800ee6e:	4313      	orrs	r3, r2
 800ee70:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800ee72:	e03a      	b.n	800eeea <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800ee74:	687b      	ldr	r3, [r7, #4]
 800ee76:	68db      	ldr	r3, [r3, #12]
 800ee78:	2b00      	cmp	r3, #0
 800ee7a:	d020      	beq.n	800eebe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800ee7c:	4b34      	ldr	r3, [pc, #208]	@ (800ef50 <HAL_RCC_OscConfig+0x244>)
 800ee7e:	2201      	movs	r2, #1
 800ee80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ee82:	f7fe f9e5 	bl	800d250 <HAL_GetTick>
 800ee86:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800ee88:	e008      	b.n	800ee9c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ee8a:	f7fe f9e1 	bl	800d250 <HAL_GetTick>
 800ee8e:	4602      	mov	r2, r0
 800ee90:	693b      	ldr	r3, [r7, #16]
 800ee92:	1ad3      	subs	r3, r2, r3
 800ee94:	2b02      	cmp	r3, #2
 800ee96:	d901      	bls.n	800ee9c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800ee98:	2303      	movs	r3, #3
 800ee9a:	e1a8      	b.n	800f1ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800ee9c:	4b2b      	ldr	r3, [pc, #172]	@ (800ef4c <HAL_RCC_OscConfig+0x240>)
 800ee9e:	681b      	ldr	r3, [r3, #0]
 800eea0:	f003 0302 	and.w	r3, r3, #2
 800eea4:	2b00      	cmp	r3, #0
 800eea6:	d0f0      	beq.n	800ee8a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800eea8:	4b28      	ldr	r3, [pc, #160]	@ (800ef4c <HAL_RCC_OscConfig+0x240>)
 800eeaa:	681b      	ldr	r3, [r3, #0]
 800eeac:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800eeb0:	687b      	ldr	r3, [r7, #4]
 800eeb2:	691b      	ldr	r3, [r3, #16]
 800eeb4:	00db      	lsls	r3, r3, #3
 800eeb6:	4925      	ldr	r1, [pc, #148]	@ (800ef4c <HAL_RCC_OscConfig+0x240>)
 800eeb8:	4313      	orrs	r3, r2
 800eeba:	600b      	str	r3, [r1, #0]
 800eebc:	e015      	b.n	800eeea <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800eebe:	4b24      	ldr	r3, [pc, #144]	@ (800ef50 <HAL_RCC_OscConfig+0x244>)
 800eec0:	2200      	movs	r2, #0
 800eec2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800eec4:	f7fe f9c4 	bl	800d250 <HAL_GetTick>
 800eec8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800eeca:	e008      	b.n	800eede <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800eecc:	f7fe f9c0 	bl	800d250 <HAL_GetTick>
 800eed0:	4602      	mov	r2, r0
 800eed2:	693b      	ldr	r3, [r7, #16]
 800eed4:	1ad3      	subs	r3, r2, r3
 800eed6:	2b02      	cmp	r3, #2
 800eed8:	d901      	bls.n	800eede <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800eeda:	2303      	movs	r3, #3
 800eedc:	e187      	b.n	800f1ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800eede:	4b1b      	ldr	r3, [pc, #108]	@ (800ef4c <HAL_RCC_OscConfig+0x240>)
 800eee0:	681b      	ldr	r3, [r3, #0]
 800eee2:	f003 0302 	and.w	r3, r3, #2
 800eee6:	2b00      	cmp	r3, #0
 800eee8:	d1f0      	bne.n	800eecc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800eeea:	687b      	ldr	r3, [r7, #4]
 800eeec:	681b      	ldr	r3, [r3, #0]
 800eeee:	f003 0308 	and.w	r3, r3, #8
 800eef2:	2b00      	cmp	r3, #0
 800eef4:	d036      	beq.n	800ef64 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800eef6:	687b      	ldr	r3, [r7, #4]
 800eef8:	695b      	ldr	r3, [r3, #20]
 800eefa:	2b00      	cmp	r3, #0
 800eefc:	d016      	beq.n	800ef2c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800eefe:	4b15      	ldr	r3, [pc, #84]	@ (800ef54 <HAL_RCC_OscConfig+0x248>)
 800ef00:	2201      	movs	r2, #1
 800ef02:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ef04:	f7fe f9a4 	bl	800d250 <HAL_GetTick>
 800ef08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800ef0a:	e008      	b.n	800ef1e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800ef0c:	f7fe f9a0 	bl	800d250 <HAL_GetTick>
 800ef10:	4602      	mov	r2, r0
 800ef12:	693b      	ldr	r3, [r7, #16]
 800ef14:	1ad3      	subs	r3, r2, r3
 800ef16:	2b02      	cmp	r3, #2
 800ef18:	d901      	bls.n	800ef1e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800ef1a:	2303      	movs	r3, #3
 800ef1c:	e167      	b.n	800f1ee <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800ef1e:	4b0b      	ldr	r3, [pc, #44]	@ (800ef4c <HAL_RCC_OscConfig+0x240>)
 800ef20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ef22:	f003 0302 	and.w	r3, r3, #2
 800ef26:	2b00      	cmp	r3, #0
 800ef28:	d0f0      	beq.n	800ef0c <HAL_RCC_OscConfig+0x200>
 800ef2a:	e01b      	b.n	800ef64 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800ef2c:	4b09      	ldr	r3, [pc, #36]	@ (800ef54 <HAL_RCC_OscConfig+0x248>)
 800ef2e:	2200      	movs	r2, #0
 800ef30:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800ef32:	f7fe f98d 	bl	800d250 <HAL_GetTick>
 800ef36:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800ef38:	e00e      	b.n	800ef58 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800ef3a:	f7fe f989 	bl	800d250 <HAL_GetTick>
 800ef3e:	4602      	mov	r2, r0
 800ef40:	693b      	ldr	r3, [r7, #16]
 800ef42:	1ad3      	subs	r3, r2, r3
 800ef44:	2b02      	cmp	r3, #2
 800ef46:	d907      	bls.n	800ef58 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800ef48:	2303      	movs	r3, #3
 800ef4a:	e150      	b.n	800f1ee <HAL_RCC_OscConfig+0x4e2>
 800ef4c:	40023800 	.word	0x40023800
 800ef50:	42470000 	.word	0x42470000
 800ef54:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800ef58:	4b88      	ldr	r3, [pc, #544]	@ (800f17c <HAL_RCC_OscConfig+0x470>)
 800ef5a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ef5c:	f003 0302 	and.w	r3, r3, #2
 800ef60:	2b00      	cmp	r3, #0
 800ef62:	d1ea      	bne.n	800ef3a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800ef64:	687b      	ldr	r3, [r7, #4]
 800ef66:	681b      	ldr	r3, [r3, #0]
 800ef68:	f003 0304 	and.w	r3, r3, #4
 800ef6c:	2b00      	cmp	r3, #0
 800ef6e:	f000 8097 	beq.w	800f0a0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800ef72:	2300      	movs	r3, #0
 800ef74:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800ef76:	4b81      	ldr	r3, [pc, #516]	@ (800f17c <HAL_RCC_OscConfig+0x470>)
 800ef78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ef7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ef7e:	2b00      	cmp	r3, #0
 800ef80:	d10f      	bne.n	800efa2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800ef82:	2300      	movs	r3, #0
 800ef84:	60bb      	str	r3, [r7, #8]
 800ef86:	4b7d      	ldr	r3, [pc, #500]	@ (800f17c <HAL_RCC_OscConfig+0x470>)
 800ef88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ef8a:	4a7c      	ldr	r2, [pc, #496]	@ (800f17c <HAL_RCC_OscConfig+0x470>)
 800ef8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ef90:	6413      	str	r3, [r2, #64]	@ 0x40
 800ef92:	4b7a      	ldr	r3, [pc, #488]	@ (800f17c <HAL_RCC_OscConfig+0x470>)
 800ef94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ef96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ef9a:	60bb      	str	r3, [r7, #8]
 800ef9c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800ef9e:	2301      	movs	r3, #1
 800efa0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800efa2:	4b77      	ldr	r3, [pc, #476]	@ (800f180 <HAL_RCC_OscConfig+0x474>)
 800efa4:	681b      	ldr	r3, [r3, #0]
 800efa6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800efaa:	2b00      	cmp	r3, #0
 800efac:	d118      	bne.n	800efe0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800efae:	4b74      	ldr	r3, [pc, #464]	@ (800f180 <HAL_RCC_OscConfig+0x474>)
 800efb0:	681b      	ldr	r3, [r3, #0]
 800efb2:	4a73      	ldr	r2, [pc, #460]	@ (800f180 <HAL_RCC_OscConfig+0x474>)
 800efb4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800efb8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800efba:	f7fe f949 	bl	800d250 <HAL_GetTick>
 800efbe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800efc0:	e008      	b.n	800efd4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800efc2:	f7fe f945 	bl	800d250 <HAL_GetTick>
 800efc6:	4602      	mov	r2, r0
 800efc8:	693b      	ldr	r3, [r7, #16]
 800efca:	1ad3      	subs	r3, r2, r3
 800efcc:	2b02      	cmp	r3, #2
 800efce:	d901      	bls.n	800efd4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800efd0:	2303      	movs	r3, #3
 800efd2:	e10c      	b.n	800f1ee <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800efd4:	4b6a      	ldr	r3, [pc, #424]	@ (800f180 <HAL_RCC_OscConfig+0x474>)
 800efd6:	681b      	ldr	r3, [r3, #0]
 800efd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800efdc:	2b00      	cmp	r3, #0
 800efde:	d0f0      	beq.n	800efc2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800efe0:	687b      	ldr	r3, [r7, #4]
 800efe2:	689b      	ldr	r3, [r3, #8]
 800efe4:	2b01      	cmp	r3, #1
 800efe6:	d106      	bne.n	800eff6 <HAL_RCC_OscConfig+0x2ea>
 800efe8:	4b64      	ldr	r3, [pc, #400]	@ (800f17c <HAL_RCC_OscConfig+0x470>)
 800efea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800efec:	4a63      	ldr	r2, [pc, #396]	@ (800f17c <HAL_RCC_OscConfig+0x470>)
 800efee:	f043 0301 	orr.w	r3, r3, #1
 800eff2:	6713      	str	r3, [r2, #112]	@ 0x70
 800eff4:	e01c      	b.n	800f030 <HAL_RCC_OscConfig+0x324>
 800eff6:	687b      	ldr	r3, [r7, #4]
 800eff8:	689b      	ldr	r3, [r3, #8]
 800effa:	2b05      	cmp	r3, #5
 800effc:	d10c      	bne.n	800f018 <HAL_RCC_OscConfig+0x30c>
 800effe:	4b5f      	ldr	r3, [pc, #380]	@ (800f17c <HAL_RCC_OscConfig+0x470>)
 800f000:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f002:	4a5e      	ldr	r2, [pc, #376]	@ (800f17c <HAL_RCC_OscConfig+0x470>)
 800f004:	f043 0304 	orr.w	r3, r3, #4
 800f008:	6713      	str	r3, [r2, #112]	@ 0x70
 800f00a:	4b5c      	ldr	r3, [pc, #368]	@ (800f17c <HAL_RCC_OscConfig+0x470>)
 800f00c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f00e:	4a5b      	ldr	r2, [pc, #364]	@ (800f17c <HAL_RCC_OscConfig+0x470>)
 800f010:	f043 0301 	orr.w	r3, r3, #1
 800f014:	6713      	str	r3, [r2, #112]	@ 0x70
 800f016:	e00b      	b.n	800f030 <HAL_RCC_OscConfig+0x324>
 800f018:	4b58      	ldr	r3, [pc, #352]	@ (800f17c <HAL_RCC_OscConfig+0x470>)
 800f01a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f01c:	4a57      	ldr	r2, [pc, #348]	@ (800f17c <HAL_RCC_OscConfig+0x470>)
 800f01e:	f023 0301 	bic.w	r3, r3, #1
 800f022:	6713      	str	r3, [r2, #112]	@ 0x70
 800f024:	4b55      	ldr	r3, [pc, #340]	@ (800f17c <HAL_RCC_OscConfig+0x470>)
 800f026:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f028:	4a54      	ldr	r2, [pc, #336]	@ (800f17c <HAL_RCC_OscConfig+0x470>)
 800f02a:	f023 0304 	bic.w	r3, r3, #4
 800f02e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800f030:	687b      	ldr	r3, [r7, #4]
 800f032:	689b      	ldr	r3, [r3, #8]
 800f034:	2b00      	cmp	r3, #0
 800f036:	d015      	beq.n	800f064 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800f038:	f7fe f90a 	bl	800d250 <HAL_GetTick>
 800f03c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800f03e:	e00a      	b.n	800f056 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800f040:	f7fe f906 	bl	800d250 <HAL_GetTick>
 800f044:	4602      	mov	r2, r0
 800f046:	693b      	ldr	r3, [r7, #16]
 800f048:	1ad3      	subs	r3, r2, r3
 800f04a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800f04e:	4293      	cmp	r3, r2
 800f050:	d901      	bls.n	800f056 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800f052:	2303      	movs	r3, #3
 800f054:	e0cb      	b.n	800f1ee <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800f056:	4b49      	ldr	r3, [pc, #292]	@ (800f17c <HAL_RCC_OscConfig+0x470>)
 800f058:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f05a:	f003 0302 	and.w	r3, r3, #2
 800f05e:	2b00      	cmp	r3, #0
 800f060:	d0ee      	beq.n	800f040 <HAL_RCC_OscConfig+0x334>
 800f062:	e014      	b.n	800f08e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800f064:	f7fe f8f4 	bl	800d250 <HAL_GetTick>
 800f068:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800f06a:	e00a      	b.n	800f082 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800f06c:	f7fe f8f0 	bl	800d250 <HAL_GetTick>
 800f070:	4602      	mov	r2, r0
 800f072:	693b      	ldr	r3, [r7, #16]
 800f074:	1ad3      	subs	r3, r2, r3
 800f076:	f241 3288 	movw	r2, #5000	@ 0x1388
 800f07a:	4293      	cmp	r3, r2
 800f07c:	d901      	bls.n	800f082 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800f07e:	2303      	movs	r3, #3
 800f080:	e0b5      	b.n	800f1ee <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800f082:	4b3e      	ldr	r3, [pc, #248]	@ (800f17c <HAL_RCC_OscConfig+0x470>)
 800f084:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f086:	f003 0302 	and.w	r3, r3, #2
 800f08a:	2b00      	cmp	r3, #0
 800f08c:	d1ee      	bne.n	800f06c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800f08e:	7dfb      	ldrb	r3, [r7, #23]
 800f090:	2b01      	cmp	r3, #1
 800f092:	d105      	bne.n	800f0a0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800f094:	4b39      	ldr	r3, [pc, #228]	@ (800f17c <HAL_RCC_OscConfig+0x470>)
 800f096:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f098:	4a38      	ldr	r2, [pc, #224]	@ (800f17c <HAL_RCC_OscConfig+0x470>)
 800f09a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800f09e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800f0a0:	687b      	ldr	r3, [r7, #4]
 800f0a2:	699b      	ldr	r3, [r3, #24]
 800f0a4:	2b00      	cmp	r3, #0
 800f0a6:	f000 80a1 	beq.w	800f1ec <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800f0aa:	4b34      	ldr	r3, [pc, #208]	@ (800f17c <HAL_RCC_OscConfig+0x470>)
 800f0ac:	689b      	ldr	r3, [r3, #8]
 800f0ae:	f003 030c 	and.w	r3, r3, #12
 800f0b2:	2b08      	cmp	r3, #8
 800f0b4:	d05c      	beq.n	800f170 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800f0b6:	687b      	ldr	r3, [r7, #4]
 800f0b8:	699b      	ldr	r3, [r3, #24]
 800f0ba:	2b02      	cmp	r3, #2
 800f0bc:	d141      	bne.n	800f142 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800f0be:	4b31      	ldr	r3, [pc, #196]	@ (800f184 <HAL_RCC_OscConfig+0x478>)
 800f0c0:	2200      	movs	r2, #0
 800f0c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800f0c4:	f7fe f8c4 	bl	800d250 <HAL_GetTick>
 800f0c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800f0ca:	e008      	b.n	800f0de <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800f0cc:	f7fe f8c0 	bl	800d250 <HAL_GetTick>
 800f0d0:	4602      	mov	r2, r0
 800f0d2:	693b      	ldr	r3, [r7, #16]
 800f0d4:	1ad3      	subs	r3, r2, r3
 800f0d6:	2b02      	cmp	r3, #2
 800f0d8:	d901      	bls.n	800f0de <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800f0da:	2303      	movs	r3, #3
 800f0dc:	e087      	b.n	800f1ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800f0de:	4b27      	ldr	r3, [pc, #156]	@ (800f17c <HAL_RCC_OscConfig+0x470>)
 800f0e0:	681b      	ldr	r3, [r3, #0]
 800f0e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800f0e6:	2b00      	cmp	r3, #0
 800f0e8:	d1f0      	bne.n	800f0cc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800f0ea:	687b      	ldr	r3, [r7, #4]
 800f0ec:	69da      	ldr	r2, [r3, #28]
 800f0ee:	687b      	ldr	r3, [r7, #4]
 800f0f0:	6a1b      	ldr	r3, [r3, #32]
 800f0f2:	431a      	orrs	r2, r3
 800f0f4:	687b      	ldr	r3, [r7, #4]
 800f0f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f0f8:	019b      	lsls	r3, r3, #6
 800f0fa:	431a      	orrs	r2, r3
 800f0fc:	687b      	ldr	r3, [r7, #4]
 800f0fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f100:	085b      	lsrs	r3, r3, #1
 800f102:	3b01      	subs	r3, #1
 800f104:	041b      	lsls	r3, r3, #16
 800f106:	431a      	orrs	r2, r3
 800f108:	687b      	ldr	r3, [r7, #4]
 800f10a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f10c:	061b      	lsls	r3, r3, #24
 800f10e:	491b      	ldr	r1, [pc, #108]	@ (800f17c <HAL_RCC_OscConfig+0x470>)
 800f110:	4313      	orrs	r3, r2
 800f112:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800f114:	4b1b      	ldr	r3, [pc, #108]	@ (800f184 <HAL_RCC_OscConfig+0x478>)
 800f116:	2201      	movs	r2, #1
 800f118:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800f11a:	f7fe f899 	bl	800d250 <HAL_GetTick>
 800f11e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800f120:	e008      	b.n	800f134 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800f122:	f7fe f895 	bl	800d250 <HAL_GetTick>
 800f126:	4602      	mov	r2, r0
 800f128:	693b      	ldr	r3, [r7, #16]
 800f12a:	1ad3      	subs	r3, r2, r3
 800f12c:	2b02      	cmp	r3, #2
 800f12e:	d901      	bls.n	800f134 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800f130:	2303      	movs	r3, #3
 800f132:	e05c      	b.n	800f1ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800f134:	4b11      	ldr	r3, [pc, #68]	@ (800f17c <HAL_RCC_OscConfig+0x470>)
 800f136:	681b      	ldr	r3, [r3, #0]
 800f138:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800f13c:	2b00      	cmp	r3, #0
 800f13e:	d0f0      	beq.n	800f122 <HAL_RCC_OscConfig+0x416>
 800f140:	e054      	b.n	800f1ec <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800f142:	4b10      	ldr	r3, [pc, #64]	@ (800f184 <HAL_RCC_OscConfig+0x478>)
 800f144:	2200      	movs	r2, #0
 800f146:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800f148:	f7fe f882 	bl	800d250 <HAL_GetTick>
 800f14c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800f14e:	e008      	b.n	800f162 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800f150:	f7fe f87e 	bl	800d250 <HAL_GetTick>
 800f154:	4602      	mov	r2, r0
 800f156:	693b      	ldr	r3, [r7, #16]
 800f158:	1ad3      	subs	r3, r2, r3
 800f15a:	2b02      	cmp	r3, #2
 800f15c:	d901      	bls.n	800f162 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800f15e:	2303      	movs	r3, #3
 800f160:	e045      	b.n	800f1ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800f162:	4b06      	ldr	r3, [pc, #24]	@ (800f17c <HAL_RCC_OscConfig+0x470>)
 800f164:	681b      	ldr	r3, [r3, #0]
 800f166:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800f16a:	2b00      	cmp	r3, #0
 800f16c:	d1f0      	bne.n	800f150 <HAL_RCC_OscConfig+0x444>
 800f16e:	e03d      	b.n	800f1ec <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800f170:	687b      	ldr	r3, [r7, #4]
 800f172:	699b      	ldr	r3, [r3, #24]
 800f174:	2b01      	cmp	r3, #1
 800f176:	d107      	bne.n	800f188 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800f178:	2301      	movs	r3, #1
 800f17a:	e038      	b.n	800f1ee <HAL_RCC_OscConfig+0x4e2>
 800f17c:	40023800 	.word	0x40023800
 800f180:	40007000 	.word	0x40007000
 800f184:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800f188:	4b1b      	ldr	r3, [pc, #108]	@ (800f1f8 <HAL_RCC_OscConfig+0x4ec>)
 800f18a:	685b      	ldr	r3, [r3, #4]
 800f18c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800f18e:	687b      	ldr	r3, [r7, #4]
 800f190:	699b      	ldr	r3, [r3, #24]
 800f192:	2b01      	cmp	r3, #1
 800f194:	d028      	beq.n	800f1e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800f196:	68fb      	ldr	r3, [r7, #12]
 800f198:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800f19c:	687b      	ldr	r3, [r7, #4]
 800f19e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800f1a0:	429a      	cmp	r2, r3
 800f1a2:	d121      	bne.n	800f1e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800f1a4:	68fb      	ldr	r3, [r7, #12]
 800f1a6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800f1aa:	687b      	ldr	r3, [r7, #4]
 800f1ac:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800f1ae:	429a      	cmp	r2, r3
 800f1b0:	d11a      	bne.n	800f1e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800f1b2:	68fa      	ldr	r2, [r7, #12]
 800f1b4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800f1b8:	4013      	ands	r3, r2
 800f1ba:	687a      	ldr	r2, [r7, #4]
 800f1bc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800f1be:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800f1c0:	4293      	cmp	r3, r2
 800f1c2:	d111      	bne.n	800f1e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800f1c4:	68fb      	ldr	r3, [r7, #12]
 800f1c6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800f1ca:	687b      	ldr	r3, [r7, #4]
 800f1cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f1ce:	085b      	lsrs	r3, r3, #1
 800f1d0:	3b01      	subs	r3, #1
 800f1d2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800f1d4:	429a      	cmp	r2, r3
 800f1d6:	d107      	bne.n	800f1e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800f1d8:	68fb      	ldr	r3, [r7, #12]
 800f1da:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800f1de:	687b      	ldr	r3, [r7, #4]
 800f1e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f1e2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800f1e4:	429a      	cmp	r2, r3
 800f1e6:	d001      	beq.n	800f1ec <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800f1e8:	2301      	movs	r3, #1
 800f1ea:	e000      	b.n	800f1ee <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800f1ec:	2300      	movs	r3, #0
}
 800f1ee:	4618      	mov	r0, r3
 800f1f0:	3718      	adds	r7, #24
 800f1f2:	46bd      	mov	sp, r7
 800f1f4:	bd80      	pop	{r7, pc}
 800f1f6:	bf00      	nop
 800f1f8:	40023800 	.word	0x40023800

0800f1fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800f1fc:	b580      	push	{r7, lr}
 800f1fe:	b084      	sub	sp, #16
 800f200:	af00      	add	r7, sp, #0
 800f202:	6078      	str	r0, [r7, #4]
 800f204:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800f206:	687b      	ldr	r3, [r7, #4]
 800f208:	2b00      	cmp	r3, #0
 800f20a:	d101      	bne.n	800f210 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800f20c:	2301      	movs	r3, #1
 800f20e:	e0cc      	b.n	800f3aa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800f210:	4b68      	ldr	r3, [pc, #416]	@ (800f3b4 <HAL_RCC_ClockConfig+0x1b8>)
 800f212:	681b      	ldr	r3, [r3, #0]
 800f214:	f003 0307 	and.w	r3, r3, #7
 800f218:	683a      	ldr	r2, [r7, #0]
 800f21a:	429a      	cmp	r2, r3
 800f21c:	d90c      	bls.n	800f238 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800f21e:	4b65      	ldr	r3, [pc, #404]	@ (800f3b4 <HAL_RCC_ClockConfig+0x1b8>)
 800f220:	683a      	ldr	r2, [r7, #0]
 800f222:	b2d2      	uxtb	r2, r2
 800f224:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800f226:	4b63      	ldr	r3, [pc, #396]	@ (800f3b4 <HAL_RCC_ClockConfig+0x1b8>)
 800f228:	681b      	ldr	r3, [r3, #0]
 800f22a:	f003 0307 	and.w	r3, r3, #7
 800f22e:	683a      	ldr	r2, [r7, #0]
 800f230:	429a      	cmp	r2, r3
 800f232:	d001      	beq.n	800f238 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800f234:	2301      	movs	r3, #1
 800f236:	e0b8      	b.n	800f3aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800f238:	687b      	ldr	r3, [r7, #4]
 800f23a:	681b      	ldr	r3, [r3, #0]
 800f23c:	f003 0302 	and.w	r3, r3, #2
 800f240:	2b00      	cmp	r3, #0
 800f242:	d020      	beq.n	800f286 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800f244:	687b      	ldr	r3, [r7, #4]
 800f246:	681b      	ldr	r3, [r3, #0]
 800f248:	f003 0304 	and.w	r3, r3, #4
 800f24c:	2b00      	cmp	r3, #0
 800f24e:	d005      	beq.n	800f25c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800f250:	4b59      	ldr	r3, [pc, #356]	@ (800f3b8 <HAL_RCC_ClockConfig+0x1bc>)
 800f252:	689b      	ldr	r3, [r3, #8]
 800f254:	4a58      	ldr	r2, [pc, #352]	@ (800f3b8 <HAL_RCC_ClockConfig+0x1bc>)
 800f256:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800f25a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800f25c:	687b      	ldr	r3, [r7, #4]
 800f25e:	681b      	ldr	r3, [r3, #0]
 800f260:	f003 0308 	and.w	r3, r3, #8
 800f264:	2b00      	cmp	r3, #0
 800f266:	d005      	beq.n	800f274 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800f268:	4b53      	ldr	r3, [pc, #332]	@ (800f3b8 <HAL_RCC_ClockConfig+0x1bc>)
 800f26a:	689b      	ldr	r3, [r3, #8]
 800f26c:	4a52      	ldr	r2, [pc, #328]	@ (800f3b8 <HAL_RCC_ClockConfig+0x1bc>)
 800f26e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800f272:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800f274:	4b50      	ldr	r3, [pc, #320]	@ (800f3b8 <HAL_RCC_ClockConfig+0x1bc>)
 800f276:	689b      	ldr	r3, [r3, #8]
 800f278:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800f27c:	687b      	ldr	r3, [r7, #4]
 800f27e:	689b      	ldr	r3, [r3, #8]
 800f280:	494d      	ldr	r1, [pc, #308]	@ (800f3b8 <HAL_RCC_ClockConfig+0x1bc>)
 800f282:	4313      	orrs	r3, r2
 800f284:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800f286:	687b      	ldr	r3, [r7, #4]
 800f288:	681b      	ldr	r3, [r3, #0]
 800f28a:	f003 0301 	and.w	r3, r3, #1
 800f28e:	2b00      	cmp	r3, #0
 800f290:	d044      	beq.n	800f31c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800f292:	687b      	ldr	r3, [r7, #4]
 800f294:	685b      	ldr	r3, [r3, #4]
 800f296:	2b01      	cmp	r3, #1
 800f298:	d107      	bne.n	800f2aa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800f29a:	4b47      	ldr	r3, [pc, #284]	@ (800f3b8 <HAL_RCC_ClockConfig+0x1bc>)
 800f29c:	681b      	ldr	r3, [r3, #0]
 800f29e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f2a2:	2b00      	cmp	r3, #0
 800f2a4:	d119      	bne.n	800f2da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800f2a6:	2301      	movs	r3, #1
 800f2a8:	e07f      	b.n	800f3aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800f2aa:	687b      	ldr	r3, [r7, #4]
 800f2ac:	685b      	ldr	r3, [r3, #4]
 800f2ae:	2b02      	cmp	r3, #2
 800f2b0:	d003      	beq.n	800f2ba <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800f2b2:	687b      	ldr	r3, [r7, #4]
 800f2b4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800f2b6:	2b03      	cmp	r3, #3
 800f2b8:	d107      	bne.n	800f2ca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800f2ba:	4b3f      	ldr	r3, [pc, #252]	@ (800f3b8 <HAL_RCC_ClockConfig+0x1bc>)
 800f2bc:	681b      	ldr	r3, [r3, #0]
 800f2be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800f2c2:	2b00      	cmp	r3, #0
 800f2c4:	d109      	bne.n	800f2da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800f2c6:	2301      	movs	r3, #1
 800f2c8:	e06f      	b.n	800f3aa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800f2ca:	4b3b      	ldr	r3, [pc, #236]	@ (800f3b8 <HAL_RCC_ClockConfig+0x1bc>)
 800f2cc:	681b      	ldr	r3, [r3, #0]
 800f2ce:	f003 0302 	and.w	r3, r3, #2
 800f2d2:	2b00      	cmp	r3, #0
 800f2d4:	d101      	bne.n	800f2da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800f2d6:	2301      	movs	r3, #1
 800f2d8:	e067      	b.n	800f3aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800f2da:	4b37      	ldr	r3, [pc, #220]	@ (800f3b8 <HAL_RCC_ClockConfig+0x1bc>)
 800f2dc:	689b      	ldr	r3, [r3, #8]
 800f2de:	f023 0203 	bic.w	r2, r3, #3
 800f2e2:	687b      	ldr	r3, [r7, #4]
 800f2e4:	685b      	ldr	r3, [r3, #4]
 800f2e6:	4934      	ldr	r1, [pc, #208]	@ (800f3b8 <HAL_RCC_ClockConfig+0x1bc>)
 800f2e8:	4313      	orrs	r3, r2
 800f2ea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800f2ec:	f7fd ffb0 	bl	800d250 <HAL_GetTick>
 800f2f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800f2f2:	e00a      	b.n	800f30a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800f2f4:	f7fd ffac 	bl	800d250 <HAL_GetTick>
 800f2f8:	4602      	mov	r2, r0
 800f2fa:	68fb      	ldr	r3, [r7, #12]
 800f2fc:	1ad3      	subs	r3, r2, r3
 800f2fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 800f302:	4293      	cmp	r3, r2
 800f304:	d901      	bls.n	800f30a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800f306:	2303      	movs	r3, #3
 800f308:	e04f      	b.n	800f3aa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800f30a:	4b2b      	ldr	r3, [pc, #172]	@ (800f3b8 <HAL_RCC_ClockConfig+0x1bc>)
 800f30c:	689b      	ldr	r3, [r3, #8]
 800f30e:	f003 020c 	and.w	r2, r3, #12
 800f312:	687b      	ldr	r3, [r7, #4]
 800f314:	685b      	ldr	r3, [r3, #4]
 800f316:	009b      	lsls	r3, r3, #2
 800f318:	429a      	cmp	r2, r3
 800f31a:	d1eb      	bne.n	800f2f4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800f31c:	4b25      	ldr	r3, [pc, #148]	@ (800f3b4 <HAL_RCC_ClockConfig+0x1b8>)
 800f31e:	681b      	ldr	r3, [r3, #0]
 800f320:	f003 0307 	and.w	r3, r3, #7
 800f324:	683a      	ldr	r2, [r7, #0]
 800f326:	429a      	cmp	r2, r3
 800f328:	d20c      	bcs.n	800f344 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800f32a:	4b22      	ldr	r3, [pc, #136]	@ (800f3b4 <HAL_RCC_ClockConfig+0x1b8>)
 800f32c:	683a      	ldr	r2, [r7, #0]
 800f32e:	b2d2      	uxtb	r2, r2
 800f330:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800f332:	4b20      	ldr	r3, [pc, #128]	@ (800f3b4 <HAL_RCC_ClockConfig+0x1b8>)
 800f334:	681b      	ldr	r3, [r3, #0]
 800f336:	f003 0307 	and.w	r3, r3, #7
 800f33a:	683a      	ldr	r2, [r7, #0]
 800f33c:	429a      	cmp	r2, r3
 800f33e:	d001      	beq.n	800f344 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800f340:	2301      	movs	r3, #1
 800f342:	e032      	b.n	800f3aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800f344:	687b      	ldr	r3, [r7, #4]
 800f346:	681b      	ldr	r3, [r3, #0]
 800f348:	f003 0304 	and.w	r3, r3, #4
 800f34c:	2b00      	cmp	r3, #0
 800f34e:	d008      	beq.n	800f362 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800f350:	4b19      	ldr	r3, [pc, #100]	@ (800f3b8 <HAL_RCC_ClockConfig+0x1bc>)
 800f352:	689b      	ldr	r3, [r3, #8]
 800f354:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800f358:	687b      	ldr	r3, [r7, #4]
 800f35a:	68db      	ldr	r3, [r3, #12]
 800f35c:	4916      	ldr	r1, [pc, #88]	@ (800f3b8 <HAL_RCC_ClockConfig+0x1bc>)
 800f35e:	4313      	orrs	r3, r2
 800f360:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800f362:	687b      	ldr	r3, [r7, #4]
 800f364:	681b      	ldr	r3, [r3, #0]
 800f366:	f003 0308 	and.w	r3, r3, #8
 800f36a:	2b00      	cmp	r3, #0
 800f36c:	d009      	beq.n	800f382 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800f36e:	4b12      	ldr	r3, [pc, #72]	@ (800f3b8 <HAL_RCC_ClockConfig+0x1bc>)
 800f370:	689b      	ldr	r3, [r3, #8]
 800f372:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800f376:	687b      	ldr	r3, [r7, #4]
 800f378:	691b      	ldr	r3, [r3, #16]
 800f37a:	00db      	lsls	r3, r3, #3
 800f37c:	490e      	ldr	r1, [pc, #56]	@ (800f3b8 <HAL_RCC_ClockConfig+0x1bc>)
 800f37e:	4313      	orrs	r3, r2
 800f380:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800f382:	f000 f821 	bl	800f3c8 <HAL_RCC_GetSysClockFreq>
 800f386:	4602      	mov	r2, r0
 800f388:	4b0b      	ldr	r3, [pc, #44]	@ (800f3b8 <HAL_RCC_ClockConfig+0x1bc>)
 800f38a:	689b      	ldr	r3, [r3, #8]
 800f38c:	091b      	lsrs	r3, r3, #4
 800f38e:	f003 030f 	and.w	r3, r3, #15
 800f392:	490a      	ldr	r1, [pc, #40]	@ (800f3bc <HAL_RCC_ClockConfig+0x1c0>)
 800f394:	5ccb      	ldrb	r3, [r1, r3]
 800f396:	fa22 f303 	lsr.w	r3, r2, r3
 800f39a:	4a09      	ldr	r2, [pc, #36]	@ (800f3c0 <HAL_RCC_ClockConfig+0x1c4>)
 800f39c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800f39e:	4b09      	ldr	r3, [pc, #36]	@ (800f3c4 <HAL_RCC_ClockConfig+0x1c8>)
 800f3a0:	681b      	ldr	r3, [r3, #0]
 800f3a2:	4618      	mov	r0, r3
 800f3a4:	f7fd ff10 	bl	800d1c8 <HAL_InitTick>

  return HAL_OK;
 800f3a8:	2300      	movs	r3, #0
}
 800f3aa:	4618      	mov	r0, r3
 800f3ac:	3710      	adds	r7, #16
 800f3ae:	46bd      	mov	sp, r7
 800f3b0:	bd80      	pop	{r7, pc}
 800f3b2:	bf00      	nop
 800f3b4:	40023c00 	.word	0x40023c00
 800f3b8:	40023800 	.word	0x40023800
 800f3bc:	080161e8 	.word	0x080161e8
 800f3c0:	200000c8 	.word	0x200000c8
 800f3c4:	200000dc 	.word	0x200000dc

0800f3c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800f3c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800f3cc:	b090      	sub	sp, #64	@ 0x40
 800f3ce:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800f3d0:	2300      	movs	r3, #0
 800f3d2:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800f3d4:	2300      	movs	r3, #0
 800f3d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 800f3d8:	2300      	movs	r3, #0
 800f3da:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800f3dc:	2300      	movs	r3, #0
 800f3de:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800f3e0:	4b59      	ldr	r3, [pc, #356]	@ (800f548 <HAL_RCC_GetSysClockFreq+0x180>)
 800f3e2:	689b      	ldr	r3, [r3, #8]
 800f3e4:	f003 030c 	and.w	r3, r3, #12
 800f3e8:	2b08      	cmp	r3, #8
 800f3ea:	d00d      	beq.n	800f408 <HAL_RCC_GetSysClockFreq+0x40>
 800f3ec:	2b08      	cmp	r3, #8
 800f3ee:	f200 80a1 	bhi.w	800f534 <HAL_RCC_GetSysClockFreq+0x16c>
 800f3f2:	2b00      	cmp	r3, #0
 800f3f4:	d002      	beq.n	800f3fc <HAL_RCC_GetSysClockFreq+0x34>
 800f3f6:	2b04      	cmp	r3, #4
 800f3f8:	d003      	beq.n	800f402 <HAL_RCC_GetSysClockFreq+0x3a>
 800f3fa:	e09b      	b.n	800f534 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800f3fc:	4b53      	ldr	r3, [pc, #332]	@ (800f54c <HAL_RCC_GetSysClockFreq+0x184>)
 800f3fe:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800f400:	e09b      	b.n	800f53a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800f402:	4b53      	ldr	r3, [pc, #332]	@ (800f550 <HAL_RCC_GetSysClockFreq+0x188>)
 800f404:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800f406:	e098      	b.n	800f53a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800f408:	4b4f      	ldr	r3, [pc, #316]	@ (800f548 <HAL_RCC_GetSysClockFreq+0x180>)
 800f40a:	685b      	ldr	r3, [r3, #4]
 800f40c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800f410:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800f412:	4b4d      	ldr	r3, [pc, #308]	@ (800f548 <HAL_RCC_GetSysClockFreq+0x180>)
 800f414:	685b      	ldr	r3, [r3, #4]
 800f416:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800f41a:	2b00      	cmp	r3, #0
 800f41c:	d028      	beq.n	800f470 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800f41e:	4b4a      	ldr	r3, [pc, #296]	@ (800f548 <HAL_RCC_GetSysClockFreq+0x180>)
 800f420:	685b      	ldr	r3, [r3, #4]
 800f422:	099b      	lsrs	r3, r3, #6
 800f424:	2200      	movs	r2, #0
 800f426:	623b      	str	r3, [r7, #32]
 800f428:	627a      	str	r2, [r7, #36]	@ 0x24
 800f42a:	6a3b      	ldr	r3, [r7, #32]
 800f42c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800f430:	2100      	movs	r1, #0
 800f432:	4b47      	ldr	r3, [pc, #284]	@ (800f550 <HAL_RCC_GetSysClockFreq+0x188>)
 800f434:	fb03 f201 	mul.w	r2, r3, r1
 800f438:	2300      	movs	r3, #0
 800f43a:	fb00 f303 	mul.w	r3, r0, r3
 800f43e:	4413      	add	r3, r2
 800f440:	4a43      	ldr	r2, [pc, #268]	@ (800f550 <HAL_RCC_GetSysClockFreq+0x188>)
 800f442:	fba0 1202 	umull	r1, r2, r0, r2
 800f446:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800f448:	460a      	mov	r2, r1
 800f44a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800f44c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f44e:	4413      	add	r3, r2
 800f450:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f452:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f454:	2200      	movs	r2, #0
 800f456:	61bb      	str	r3, [r7, #24]
 800f458:	61fa      	str	r2, [r7, #28]
 800f45a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800f45e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800f462:	f7f1 fc61 	bl	8000d28 <__aeabi_uldivmod>
 800f466:	4602      	mov	r2, r0
 800f468:	460b      	mov	r3, r1
 800f46a:	4613      	mov	r3, r2
 800f46c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f46e:	e053      	b.n	800f518 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800f470:	4b35      	ldr	r3, [pc, #212]	@ (800f548 <HAL_RCC_GetSysClockFreq+0x180>)
 800f472:	685b      	ldr	r3, [r3, #4]
 800f474:	099b      	lsrs	r3, r3, #6
 800f476:	2200      	movs	r2, #0
 800f478:	613b      	str	r3, [r7, #16]
 800f47a:	617a      	str	r2, [r7, #20]
 800f47c:	693b      	ldr	r3, [r7, #16]
 800f47e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800f482:	f04f 0b00 	mov.w	fp, #0
 800f486:	4652      	mov	r2, sl
 800f488:	465b      	mov	r3, fp
 800f48a:	f04f 0000 	mov.w	r0, #0
 800f48e:	f04f 0100 	mov.w	r1, #0
 800f492:	0159      	lsls	r1, r3, #5
 800f494:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800f498:	0150      	lsls	r0, r2, #5
 800f49a:	4602      	mov	r2, r0
 800f49c:	460b      	mov	r3, r1
 800f49e:	ebb2 080a 	subs.w	r8, r2, sl
 800f4a2:	eb63 090b 	sbc.w	r9, r3, fp
 800f4a6:	f04f 0200 	mov.w	r2, #0
 800f4aa:	f04f 0300 	mov.w	r3, #0
 800f4ae:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800f4b2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800f4b6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800f4ba:	ebb2 0408 	subs.w	r4, r2, r8
 800f4be:	eb63 0509 	sbc.w	r5, r3, r9
 800f4c2:	f04f 0200 	mov.w	r2, #0
 800f4c6:	f04f 0300 	mov.w	r3, #0
 800f4ca:	00eb      	lsls	r3, r5, #3
 800f4cc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800f4d0:	00e2      	lsls	r2, r4, #3
 800f4d2:	4614      	mov	r4, r2
 800f4d4:	461d      	mov	r5, r3
 800f4d6:	eb14 030a 	adds.w	r3, r4, sl
 800f4da:	603b      	str	r3, [r7, #0]
 800f4dc:	eb45 030b 	adc.w	r3, r5, fp
 800f4e0:	607b      	str	r3, [r7, #4]
 800f4e2:	f04f 0200 	mov.w	r2, #0
 800f4e6:	f04f 0300 	mov.w	r3, #0
 800f4ea:	e9d7 4500 	ldrd	r4, r5, [r7]
 800f4ee:	4629      	mov	r1, r5
 800f4f0:	028b      	lsls	r3, r1, #10
 800f4f2:	4621      	mov	r1, r4
 800f4f4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800f4f8:	4621      	mov	r1, r4
 800f4fa:	028a      	lsls	r2, r1, #10
 800f4fc:	4610      	mov	r0, r2
 800f4fe:	4619      	mov	r1, r3
 800f500:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f502:	2200      	movs	r2, #0
 800f504:	60bb      	str	r3, [r7, #8]
 800f506:	60fa      	str	r2, [r7, #12]
 800f508:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800f50c:	f7f1 fc0c 	bl	8000d28 <__aeabi_uldivmod>
 800f510:	4602      	mov	r2, r0
 800f512:	460b      	mov	r3, r1
 800f514:	4613      	mov	r3, r2
 800f516:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800f518:	4b0b      	ldr	r3, [pc, #44]	@ (800f548 <HAL_RCC_GetSysClockFreq+0x180>)
 800f51a:	685b      	ldr	r3, [r3, #4]
 800f51c:	0c1b      	lsrs	r3, r3, #16
 800f51e:	f003 0303 	and.w	r3, r3, #3
 800f522:	3301      	adds	r3, #1
 800f524:	005b      	lsls	r3, r3, #1
 800f526:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800f528:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800f52a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f52c:	fbb2 f3f3 	udiv	r3, r2, r3
 800f530:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800f532:	e002      	b.n	800f53a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800f534:	4b05      	ldr	r3, [pc, #20]	@ (800f54c <HAL_RCC_GetSysClockFreq+0x184>)
 800f536:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800f538:	bf00      	nop
    }
  }
  return sysclockfreq;
 800f53a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800f53c:	4618      	mov	r0, r3
 800f53e:	3740      	adds	r7, #64	@ 0x40
 800f540:	46bd      	mov	sp, r7
 800f542:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800f546:	bf00      	nop
 800f548:	40023800 	.word	0x40023800
 800f54c:	00f42400 	.word	0x00f42400
 800f550:	017d7840 	.word	0x017d7840

0800f554 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800f554:	b480      	push	{r7}
 800f556:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800f558:	4b03      	ldr	r3, [pc, #12]	@ (800f568 <HAL_RCC_GetHCLKFreq+0x14>)
 800f55a:	681b      	ldr	r3, [r3, #0]
}
 800f55c:	4618      	mov	r0, r3
 800f55e:	46bd      	mov	sp, r7
 800f560:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f564:	4770      	bx	lr
 800f566:	bf00      	nop
 800f568:	200000c8 	.word	0x200000c8

0800f56c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800f56c:	b580      	push	{r7, lr}
 800f56e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800f570:	f7ff fff0 	bl	800f554 <HAL_RCC_GetHCLKFreq>
 800f574:	4602      	mov	r2, r0
 800f576:	4b05      	ldr	r3, [pc, #20]	@ (800f58c <HAL_RCC_GetPCLK1Freq+0x20>)
 800f578:	689b      	ldr	r3, [r3, #8]
 800f57a:	0a9b      	lsrs	r3, r3, #10
 800f57c:	f003 0307 	and.w	r3, r3, #7
 800f580:	4903      	ldr	r1, [pc, #12]	@ (800f590 <HAL_RCC_GetPCLK1Freq+0x24>)
 800f582:	5ccb      	ldrb	r3, [r1, r3]
 800f584:	fa22 f303 	lsr.w	r3, r2, r3
}
 800f588:	4618      	mov	r0, r3
 800f58a:	bd80      	pop	{r7, pc}
 800f58c:	40023800 	.word	0x40023800
 800f590:	080161f8 	.word	0x080161f8

0800f594 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800f594:	b580      	push	{r7, lr}
 800f596:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800f598:	f7ff ffdc 	bl	800f554 <HAL_RCC_GetHCLKFreq>
 800f59c:	4602      	mov	r2, r0
 800f59e:	4b05      	ldr	r3, [pc, #20]	@ (800f5b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 800f5a0:	689b      	ldr	r3, [r3, #8]
 800f5a2:	0b5b      	lsrs	r3, r3, #13
 800f5a4:	f003 0307 	and.w	r3, r3, #7
 800f5a8:	4903      	ldr	r1, [pc, #12]	@ (800f5b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800f5aa:	5ccb      	ldrb	r3, [r1, r3]
 800f5ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 800f5b0:	4618      	mov	r0, r3
 800f5b2:	bd80      	pop	{r7, pc}
 800f5b4:	40023800 	.word	0x40023800
 800f5b8:	080161f8 	.word	0x080161f8

0800f5bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800f5bc:	b580      	push	{r7, lr}
 800f5be:	b082      	sub	sp, #8
 800f5c0:	af00      	add	r7, sp, #0
 800f5c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f5c4:	687b      	ldr	r3, [r7, #4]
 800f5c6:	2b00      	cmp	r3, #0
 800f5c8:	d101      	bne.n	800f5ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800f5ca:	2301      	movs	r3, #1
 800f5cc:	e041      	b.n	800f652 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f5ce:	687b      	ldr	r3, [r7, #4]
 800f5d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800f5d4:	b2db      	uxtb	r3, r3
 800f5d6:	2b00      	cmp	r3, #0
 800f5d8:	d106      	bne.n	800f5e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f5da:	687b      	ldr	r3, [r7, #4]
 800f5dc:	2200      	movs	r2, #0
 800f5de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800f5e2:	6878      	ldr	r0, [r7, #4]
 800f5e4:	f7fc fd58 	bl	800c098 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f5e8:	687b      	ldr	r3, [r7, #4]
 800f5ea:	2202      	movs	r2, #2
 800f5ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800f5f0:	687b      	ldr	r3, [r7, #4]
 800f5f2:	681a      	ldr	r2, [r3, #0]
 800f5f4:	687b      	ldr	r3, [r7, #4]
 800f5f6:	3304      	adds	r3, #4
 800f5f8:	4619      	mov	r1, r3
 800f5fa:	4610      	mov	r0, r2
 800f5fc:	f000 fc76 	bl	800feec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800f600:	687b      	ldr	r3, [r7, #4]
 800f602:	2201      	movs	r2, #1
 800f604:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f608:	687b      	ldr	r3, [r7, #4]
 800f60a:	2201      	movs	r2, #1
 800f60c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800f610:	687b      	ldr	r3, [r7, #4]
 800f612:	2201      	movs	r2, #1
 800f614:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800f618:	687b      	ldr	r3, [r7, #4]
 800f61a:	2201      	movs	r2, #1
 800f61c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800f620:	687b      	ldr	r3, [r7, #4]
 800f622:	2201      	movs	r2, #1
 800f624:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f628:	687b      	ldr	r3, [r7, #4]
 800f62a:	2201      	movs	r2, #1
 800f62c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800f630:	687b      	ldr	r3, [r7, #4]
 800f632:	2201      	movs	r2, #1
 800f634:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800f638:	687b      	ldr	r3, [r7, #4]
 800f63a:	2201      	movs	r2, #1
 800f63c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f640:	687b      	ldr	r3, [r7, #4]
 800f642:	2201      	movs	r2, #1
 800f644:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f648:	687b      	ldr	r3, [r7, #4]
 800f64a:	2201      	movs	r2, #1
 800f64c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800f650:	2300      	movs	r3, #0
}
 800f652:	4618      	mov	r0, r3
 800f654:	3708      	adds	r7, #8
 800f656:	46bd      	mov	sp, r7
 800f658:	bd80      	pop	{r7, pc}
	...

0800f65c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800f65c:	b480      	push	{r7}
 800f65e:	b085      	sub	sp, #20
 800f660:	af00      	add	r7, sp, #0
 800f662:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800f664:	687b      	ldr	r3, [r7, #4]
 800f666:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800f66a:	b2db      	uxtb	r3, r3
 800f66c:	2b01      	cmp	r3, #1
 800f66e:	d001      	beq.n	800f674 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800f670:	2301      	movs	r3, #1
 800f672:	e046      	b.n	800f702 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f674:	687b      	ldr	r3, [r7, #4]
 800f676:	2202      	movs	r2, #2
 800f678:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f67c:	687b      	ldr	r3, [r7, #4]
 800f67e:	681b      	ldr	r3, [r3, #0]
 800f680:	4a23      	ldr	r2, [pc, #140]	@ (800f710 <HAL_TIM_Base_Start+0xb4>)
 800f682:	4293      	cmp	r3, r2
 800f684:	d022      	beq.n	800f6cc <HAL_TIM_Base_Start+0x70>
 800f686:	687b      	ldr	r3, [r7, #4]
 800f688:	681b      	ldr	r3, [r3, #0]
 800f68a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f68e:	d01d      	beq.n	800f6cc <HAL_TIM_Base_Start+0x70>
 800f690:	687b      	ldr	r3, [r7, #4]
 800f692:	681b      	ldr	r3, [r3, #0]
 800f694:	4a1f      	ldr	r2, [pc, #124]	@ (800f714 <HAL_TIM_Base_Start+0xb8>)
 800f696:	4293      	cmp	r3, r2
 800f698:	d018      	beq.n	800f6cc <HAL_TIM_Base_Start+0x70>
 800f69a:	687b      	ldr	r3, [r7, #4]
 800f69c:	681b      	ldr	r3, [r3, #0]
 800f69e:	4a1e      	ldr	r2, [pc, #120]	@ (800f718 <HAL_TIM_Base_Start+0xbc>)
 800f6a0:	4293      	cmp	r3, r2
 800f6a2:	d013      	beq.n	800f6cc <HAL_TIM_Base_Start+0x70>
 800f6a4:	687b      	ldr	r3, [r7, #4]
 800f6a6:	681b      	ldr	r3, [r3, #0]
 800f6a8:	4a1c      	ldr	r2, [pc, #112]	@ (800f71c <HAL_TIM_Base_Start+0xc0>)
 800f6aa:	4293      	cmp	r3, r2
 800f6ac:	d00e      	beq.n	800f6cc <HAL_TIM_Base_Start+0x70>
 800f6ae:	687b      	ldr	r3, [r7, #4]
 800f6b0:	681b      	ldr	r3, [r3, #0]
 800f6b2:	4a1b      	ldr	r2, [pc, #108]	@ (800f720 <HAL_TIM_Base_Start+0xc4>)
 800f6b4:	4293      	cmp	r3, r2
 800f6b6:	d009      	beq.n	800f6cc <HAL_TIM_Base_Start+0x70>
 800f6b8:	687b      	ldr	r3, [r7, #4]
 800f6ba:	681b      	ldr	r3, [r3, #0]
 800f6bc:	4a19      	ldr	r2, [pc, #100]	@ (800f724 <HAL_TIM_Base_Start+0xc8>)
 800f6be:	4293      	cmp	r3, r2
 800f6c0:	d004      	beq.n	800f6cc <HAL_TIM_Base_Start+0x70>
 800f6c2:	687b      	ldr	r3, [r7, #4]
 800f6c4:	681b      	ldr	r3, [r3, #0]
 800f6c6:	4a18      	ldr	r2, [pc, #96]	@ (800f728 <HAL_TIM_Base_Start+0xcc>)
 800f6c8:	4293      	cmp	r3, r2
 800f6ca:	d111      	bne.n	800f6f0 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f6cc:	687b      	ldr	r3, [r7, #4]
 800f6ce:	681b      	ldr	r3, [r3, #0]
 800f6d0:	689b      	ldr	r3, [r3, #8]
 800f6d2:	f003 0307 	and.w	r3, r3, #7
 800f6d6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f6d8:	68fb      	ldr	r3, [r7, #12]
 800f6da:	2b06      	cmp	r3, #6
 800f6dc:	d010      	beq.n	800f700 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800f6de:	687b      	ldr	r3, [r7, #4]
 800f6e0:	681b      	ldr	r3, [r3, #0]
 800f6e2:	681a      	ldr	r2, [r3, #0]
 800f6e4:	687b      	ldr	r3, [r7, #4]
 800f6e6:	681b      	ldr	r3, [r3, #0]
 800f6e8:	f042 0201 	orr.w	r2, r2, #1
 800f6ec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f6ee:	e007      	b.n	800f700 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800f6f0:	687b      	ldr	r3, [r7, #4]
 800f6f2:	681b      	ldr	r3, [r3, #0]
 800f6f4:	681a      	ldr	r2, [r3, #0]
 800f6f6:	687b      	ldr	r3, [r7, #4]
 800f6f8:	681b      	ldr	r3, [r3, #0]
 800f6fa:	f042 0201 	orr.w	r2, r2, #1
 800f6fe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800f700:	2300      	movs	r3, #0
}
 800f702:	4618      	mov	r0, r3
 800f704:	3714      	adds	r7, #20
 800f706:	46bd      	mov	sp, r7
 800f708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f70c:	4770      	bx	lr
 800f70e:	bf00      	nop
 800f710:	40010000 	.word	0x40010000
 800f714:	40000400 	.word	0x40000400
 800f718:	40000800 	.word	0x40000800
 800f71c:	40000c00 	.word	0x40000c00
 800f720:	40010400 	.word	0x40010400
 800f724:	40014000 	.word	0x40014000
 800f728:	40001800 	.word	0x40001800

0800f72c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800f72c:	b580      	push	{r7, lr}
 800f72e:	b082      	sub	sp, #8
 800f730:	af00      	add	r7, sp, #0
 800f732:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f734:	687b      	ldr	r3, [r7, #4]
 800f736:	2b00      	cmp	r3, #0
 800f738:	d101      	bne.n	800f73e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800f73a:	2301      	movs	r3, #1
 800f73c:	e041      	b.n	800f7c2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f73e:	687b      	ldr	r3, [r7, #4]
 800f740:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800f744:	b2db      	uxtb	r3, r3
 800f746:	2b00      	cmp	r3, #0
 800f748:	d106      	bne.n	800f758 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f74a:	687b      	ldr	r3, [r7, #4]
 800f74c:	2200      	movs	r2, #0
 800f74e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800f752:	6878      	ldr	r0, [r7, #4]
 800f754:	f000 f839 	bl	800f7ca <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f758:	687b      	ldr	r3, [r7, #4]
 800f75a:	2202      	movs	r2, #2
 800f75c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800f760:	687b      	ldr	r3, [r7, #4]
 800f762:	681a      	ldr	r2, [r3, #0]
 800f764:	687b      	ldr	r3, [r7, #4]
 800f766:	3304      	adds	r3, #4
 800f768:	4619      	mov	r1, r3
 800f76a:	4610      	mov	r0, r2
 800f76c:	f000 fbbe 	bl	800feec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800f770:	687b      	ldr	r3, [r7, #4]
 800f772:	2201      	movs	r2, #1
 800f774:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f778:	687b      	ldr	r3, [r7, #4]
 800f77a:	2201      	movs	r2, #1
 800f77c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800f780:	687b      	ldr	r3, [r7, #4]
 800f782:	2201      	movs	r2, #1
 800f784:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800f788:	687b      	ldr	r3, [r7, #4]
 800f78a:	2201      	movs	r2, #1
 800f78c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800f790:	687b      	ldr	r3, [r7, #4]
 800f792:	2201      	movs	r2, #1
 800f794:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f798:	687b      	ldr	r3, [r7, #4]
 800f79a:	2201      	movs	r2, #1
 800f79c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800f7a0:	687b      	ldr	r3, [r7, #4]
 800f7a2:	2201      	movs	r2, #1
 800f7a4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800f7a8:	687b      	ldr	r3, [r7, #4]
 800f7aa:	2201      	movs	r2, #1
 800f7ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f7b0:	687b      	ldr	r3, [r7, #4]
 800f7b2:	2201      	movs	r2, #1
 800f7b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f7b8:	687b      	ldr	r3, [r7, #4]
 800f7ba:	2201      	movs	r2, #1
 800f7bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800f7c0:	2300      	movs	r3, #0
}
 800f7c2:	4618      	mov	r0, r3
 800f7c4:	3708      	adds	r7, #8
 800f7c6:	46bd      	mov	sp, r7
 800f7c8:	bd80      	pop	{r7, pc}

0800f7ca <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800f7ca:	b480      	push	{r7}
 800f7cc:	b083      	sub	sp, #12
 800f7ce:	af00      	add	r7, sp, #0
 800f7d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800f7d2:	bf00      	nop
 800f7d4:	370c      	adds	r7, #12
 800f7d6:	46bd      	mov	sp, r7
 800f7d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7dc:	4770      	bx	lr
	...

0800f7e0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800f7e0:	b580      	push	{r7, lr}
 800f7e2:	b084      	sub	sp, #16
 800f7e4:	af00      	add	r7, sp, #0
 800f7e6:	6078      	str	r0, [r7, #4]
 800f7e8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800f7ea:	683b      	ldr	r3, [r7, #0]
 800f7ec:	2b00      	cmp	r3, #0
 800f7ee:	d109      	bne.n	800f804 <HAL_TIM_PWM_Start+0x24>
 800f7f0:	687b      	ldr	r3, [r7, #4]
 800f7f2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800f7f6:	b2db      	uxtb	r3, r3
 800f7f8:	2b01      	cmp	r3, #1
 800f7fa:	bf14      	ite	ne
 800f7fc:	2301      	movne	r3, #1
 800f7fe:	2300      	moveq	r3, #0
 800f800:	b2db      	uxtb	r3, r3
 800f802:	e022      	b.n	800f84a <HAL_TIM_PWM_Start+0x6a>
 800f804:	683b      	ldr	r3, [r7, #0]
 800f806:	2b04      	cmp	r3, #4
 800f808:	d109      	bne.n	800f81e <HAL_TIM_PWM_Start+0x3e>
 800f80a:	687b      	ldr	r3, [r7, #4]
 800f80c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800f810:	b2db      	uxtb	r3, r3
 800f812:	2b01      	cmp	r3, #1
 800f814:	bf14      	ite	ne
 800f816:	2301      	movne	r3, #1
 800f818:	2300      	moveq	r3, #0
 800f81a:	b2db      	uxtb	r3, r3
 800f81c:	e015      	b.n	800f84a <HAL_TIM_PWM_Start+0x6a>
 800f81e:	683b      	ldr	r3, [r7, #0]
 800f820:	2b08      	cmp	r3, #8
 800f822:	d109      	bne.n	800f838 <HAL_TIM_PWM_Start+0x58>
 800f824:	687b      	ldr	r3, [r7, #4]
 800f826:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800f82a:	b2db      	uxtb	r3, r3
 800f82c:	2b01      	cmp	r3, #1
 800f82e:	bf14      	ite	ne
 800f830:	2301      	movne	r3, #1
 800f832:	2300      	moveq	r3, #0
 800f834:	b2db      	uxtb	r3, r3
 800f836:	e008      	b.n	800f84a <HAL_TIM_PWM_Start+0x6a>
 800f838:	687b      	ldr	r3, [r7, #4]
 800f83a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f83e:	b2db      	uxtb	r3, r3
 800f840:	2b01      	cmp	r3, #1
 800f842:	bf14      	ite	ne
 800f844:	2301      	movne	r3, #1
 800f846:	2300      	moveq	r3, #0
 800f848:	b2db      	uxtb	r3, r3
 800f84a:	2b00      	cmp	r3, #0
 800f84c:	d001      	beq.n	800f852 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800f84e:	2301      	movs	r3, #1
 800f850:	e07c      	b.n	800f94c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800f852:	683b      	ldr	r3, [r7, #0]
 800f854:	2b00      	cmp	r3, #0
 800f856:	d104      	bne.n	800f862 <HAL_TIM_PWM_Start+0x82>
 800f858:	687b      	ldr	r3, [r7, #4]
 800f85a:	2202      	movs	r2, #2
 800f85c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800f860:	e013      	b.n	800f88a <HAL_TIM_PWM_Start+0xaa>
 800f862:	683b      	ldr	r3, [r7, #0]
 800f864:	2b04      	cmp	r3, #4
 800f866:	d104      	bne.n	800f872 <HAL_TIM_PWM_Start+0x92>
 800f868:	687b      	ldr	r3, [r7, #4]
 800f86a:	2202      	movs	r2, #2
 800f86c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800f870:	e00b      	b.n	800f88a <HAL_TIM_PWM_Start+0xaa>
 800f872:	683b      	ldr	r3, [r7, #0]
 800f874:	2b08      	cmp	r3, #8
 800f876:	d104      	bne.n	800f882 <HAL_TIM_PWM_Start+0xa2>
 800f878:	687b      	ldr	r3, [r7, #4]
 800f87a:	2202      	movs	r2, #2
 800f87c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800f880:	e003      	b.n	800f88a <HAL_TIM_PWM_Start+0xaa>
 800f882:	687b      	ldr	r3, [r7, #4]
 800f884:	2202      	movs	r2, #2
 800f886:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800f88a:	687b      	ldr	r3, [r7, #4]
 800f88c:	681b      	ldr	r3, [r3, #0]
 800f88e:	2201      	movs	r2, #1
 800f890:	6839      	ldr	r1, [r7, #0]
 800f892:	4618      	mov	r0, r3
 800f894:	f000 fe20 	bl	80104d8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800f898:	687b      	ldr	r3, [r7, #4]
 800f89a:	681b      	ldr	r3, [r3, #0]
 800f89c:	4a2d      	ldr	r2, [pc, #180]	@ (800f954 <HAL_TIM_PWM_Start+0x174>)
 800f89e:	4293      	cmp	r3, r2
 800f8a0:	d004      	beq.n	800f8ac <HAL_TIM_PWM_Start+0xcc>
 800f8a2:	687b      	ldr	r3, [r7, #4]
 800f8a4:	681b      	ldr	r3, [r3, #0]
 800f8a6:	4a2c      	ldr	r2, [pc, #176]	@ (800f958 <HAL_TIM_PWM_Start+0x178>)
 800f8a8:	4293      	cmp	r3, r2
 800f8aa:	d101      	bne.n	800f8b0 <HAL_TIM_PWM_Start+0xd0>
 800f8ac:	2301      	movs	r3, #1
 800f8ae:	e000      	b.n	800f8b2 <HAL_TIM_PWM_Start+0xd2>
 800f8b0:	2300      	movs	r3, #0
 800f8b2:	2b00      	cmp	r3, #0
 800f8b4:	d007      	beq.n	800f8c6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800f8b6:	687b      	ldr	r3, [r7, #4]
 800f8b8:	681b      	ldr	r3, [r3, #0]
 800f8ba:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f8bc:	687b      	ldr	r3, [r7, #4]
 800f8be:	681b      	ldr	r3, [r3, #0]
 800f8c0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800f8c4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f8c6:	687b      	ldr	r3, [r7, #4]
 800f8c8:	681b      	ldr	r3, [r3, #0]
 800f8ca:	4a22      	ldr	r2, [pc, #136]	@ (800f954 <HAL_TIM_PWM_Start+0x174>)
 800f8cc:	4293      	cmp	r3, r2
 800f8ce:	d022      	beq.n	800f916 <HAL_TIM_PWM_Start+0x136>
 800f8d0:	687b      	ldr	r3, [r7, #4]
 800f8d2:	681b      	ldr	r3, [r3, #0]
 800f8d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f8d8:	d01d      	beq.n	800f916 <HAL_TIM_PWM_Start+0x136>
 800f8da:	687b      	ldr	r3, [r7, #4]
 800f8dc:	681b      	ldr	r3, [r3, #0]
 800f8de:	4a1f      	ldr	r2, [pc, #124]	@ (800f95c <HAL_TIM_PWM_Start+0x17c>)
 800f8e0:	4293      	cmp	r3, r2
 800f8e2:	d018      	beq.n	800f916 <HAL_TIM_PWM_Start+0x136>
 800f8e4:	687b      	ldr	r3, [r7, #4]
 800f8e6:	681b      	ldr	r3, [r3, #0]
 800f8e8:	4a1d      	ldr	r2, [pc, #116]	@ (800f960 <HAL_TIM_PWM_Start+0x180>)
 800f8ea:	4293      	cmp	r3, r2
 800f8ec:	d013      	beq.n	800f916 <HAL_TIM_PWM_Start+0x136>
 800f8ee:	687b      	ldr	r3, [r7, #4]
 800f8f0:	681b      	ldr	r3, [r3, #0]
 800f8f2:	4a1c      	ldr	r2, [pc, #112]	@ (800f964 <HAL_TIM_PWM_Start+0x184>)
 800f8f4:	4293      	cmp	r3, r2
 800f8f6:	d00e      	beq.n	800f916 <HAL_TIM_PWM_Start+0x136>
 800f8f8:	687b      	ldr	r3, [r7, #4]
 800f8fa:	681b      	ldr	r3, [r3, #0]
 800f8fc:	4a16      	ldr	r2, [pc, #88]	@ (800f958 <HAL_TIM_PWM_Start+0x178>)
 800f8fe:	4293      	cmp	r3, r2
 800f900:	d009      	beq.n	800f916 <HAL_TIM_PWM_Start+0x136>
 800f902:	687b      	ldr	r3, [r7, #4]
 800f904:	681b      	ldr	r3, [r3, #0]
 800f906:	4a18      	ldr	r2, [pc, #96]	@ (800f968 <HAL_TIM_PWM_Start+0x188>)
 800f908:	4293      	cmp	r3, r2
 800f90a:	d004      	beq.n	800f916 <HAL_TIM_PWM_Start+0x136>
 800f90c:	687b      	ldr	r3, [r7, #4]
 800f90e:	681b      	ldr	r3, [r3, #0]
 800f910:	4a16      	ldr	r2, [pc, #88]	@ (800f96c <HAL_TIM_PWM_Start+0x18c>)
 800f912:	4293      	cmp	r3, r2
 800f914:	d111      	bne.n	800f93a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f916:	687b      	ldr	r3, [r7, #4]
 800f918:	681b      	ldr	r3, [r3, #0]
 800f91a:	689b      	ldr	r3, [r3, #8]
 800f91c:	f003 0307 	and.w	r3, r3, #7
 800f920:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f922:	68fb      	ldr	r3, [r7, #12]
 800f924:	2b06      	cmp	r3, #6
 800f926:	d010      	beq.n	800f94a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800f928:	687b      	ldr	r3, [r7, #4]
 800f92a:	681b      	ldr	r3, [r3, #0]
 800f92c:	681a      	ldr	r2, [r3, #0]
 800f92e:	687b      	ldr	r3, [r7, #4]
 800f930:	681b      	ldr	r3, [r3, #0]
 800f932:	f042 0201 	orr.w	r2, r2, #1
 800f936:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f938:	e007      	b.n	800f94a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800f93a:	687b      	ldr	r3, [r7, #4]
 800f93c:	681b      	ldr	r3, [r3, #0]
 800f93e:	681a      	ldr	r2, [r3, #0]
 800f940:	687b      	ldr	r3, [r7, #4]
 800f942:	681b      	ldr	r3, [r3, #0]
 800f944:	f042 0201 	orr.w	r2, r2, #1
 800f948:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800f94a:	2300      	movs	r3, #0
}
 800f94c:	4618      	mov	r0, r3
 800f94e:	3710      	adds	r7, #16
 800f950:	46bd      	mov	sp, r7
 800f952:	bd80      	pop	{r7, pc}
 800f954:	40010000 	.word	0x40010000
 800f958:	40010400 	.word	0x40010400
 800f95c:	40000400 	.word	0x40000400
 800f960:	40000800 	.word	0x40000800
 800f964:	40000c00 	.word	0x40000c00
 800f968:	40014000 	.word	0x40014000
 800f96c:	40001800 	.word	0x40001800

0800f970 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800f970:	b580      	push	{r7, lr}
 800f972:	b086      	sub	sp, #24
 800f974:	af00      	add	r7, sp, #0
 800f976:	6078      	str	r0, [r7, #4]
 800f978:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f97a:	687b      	ldr	r3, [r7, #4]
 800f97c:	2b00      	cmp	r3, #0
 800f97e:	d101      	bne.n	800f984 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800f980:	2301      	movs	r3, #1
 800f982:	e097      	b.n	800fab4 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800f98a:	b2db      	uxtb	r3, r3
 800f98c:	2b00      	cmp	r3, #0
 800f98e:	d106      	bne.n	800f99e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f990:	687b      	ldr	r3, [r7, #4]
 800f992:	2200      	movs	r2, #0
 800f994:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800f998:	6878      	ldr	r0, [r7, #4]
 800f99a:	f7fc fa75 	bl	800be88 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f99e:	687b      	ldr	r3, [r7, #4]
 800f9a0:	2202      	movs	r2, #2
 800f9a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800f9a6:	687b      	ldr	r3, [r7, #4]
 800f9a8:	681b      	ldr	r3, [r3, #0]
 800f9aa:	689b      	ldr	r3, [r3, #8]
 800f9ac:	687a      	ldr	r2, [r7, #4]
 800f9ae:	6812      	ldr	r2, [r2, #0]
 800f9b0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f9b4:	f023 0307 	bic.w	r3, r3, #7
 800f9b8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800f9ba:	687b      	ldr	r3, [r7, #4]
 800f9bc:	681a      	ldr	r2, [r3, #0]
 800f9be:	687b      	ldr	r3, [r7, #4]
 800f9c0:	3304      	adds	r3, #4
 800f9c2:	4619      	mov	r1, r3
 800f9c4:	4610      	mov	r0, r2
 800f9c6:	f000 fa91 	bl	800feec <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800f9ca:	687b      	ldr	r3, [r7, #4]
 800f9cc:	681b      	ldr	r3, [r3, #0]
 800f9ce:	689b      	ldr	r3, [r3, #8]
 800f9d0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800f9d2:	687b      	ldr	r3, [r7, #4]
 800f9d4:	681b      	ldr	r3, [r3, #0]
 800f9d6:	699b      	ldr	r3, [r3, #24]
 800f9d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800f9da:	687b      	ldr	r3, [r7, #4]
 800f9dc:	681b      	ldr	r3, [r3, #0]
 800f9de:	6a1b      	ldr	r3, [r3, #32]
 800f9e0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800f9e2:	683b      	ldr	r3, [r7, #0]
 800f9e4:	681b      	ldr	r3, [r3, #0]
 800f9e6:	697a      	ldr	r2, [r7, #20]
 800f9e8:	4313      	orrs	r3, r2
 800f9ea:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800f9ec:	693b      	ldr	r3, [r7, #16]
 800f9ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f9f2:	f023 0303 	bic.w	r3, r3, #3
 800f9f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800f9f8:	683b      	ldr	r3, [r7, #0]
 800f9fa:	689a      	ldr	r2, [r3, #8]
 800f9fc:	683b      	ldr	r3, [r7, #0]
 800f9fe:	699b      	ldr	r3, [r3, #24]
 800fa00:	021b      	lsls	r3, r3, #8
 800fa02:	4313      	orrs	r3, r2
 800fa04:	693a      	ldr	r2, [r7, #16]
 800fa06:	4313      	orrs	r3, r2
 800fa08:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800fa0a:	693b      	ldr	r3, [r7, #16]
 800fa0c:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800fa10:	f023 030c 	bic.w	r3, r3, #12
 800fa14:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800fa16:	693b      	ldr	r3, [r7, #16]
 800fa18:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800fa1c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800fa20:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800fa22:	683b      	ldr	r3, [r7, #0]
 800fa24:	68da      	ldr	r2, [r3, #12]
 800fa26:	683b      	ldr	r3, [r7, #0]
 800fa28:	69db      	ldr	r3, [r3, #28]
 800fa2a:	021b      	lsls	r3, r3, #8
 800fa2c:	4313      	orrs	r3, r2
 800fa2e:	693a      	ldr	r2, [r7, #16]
 800fa30:	4313      	orrs	r3, r2
 800fa32:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800fa34:	683b      	ldr	r3, [r7, #0]
 800fa36:	691b      	ldr	r3, [r3, #16]
 800fa38:	011a      	lsls	r2, r3, #4
 800fa3a:	683b      	ldr	r3, [r7, #0]
 800fa3c:	6a1b      	ldr	r3, [r3, #32]
 800fa3e:	031b      	lsls	r3, r3, #12
 800fa40:	4313      	orrs	r3, r2
 800fa42:	693a      	ldr	r2, [r7, #16]
 800fa44:	4313      	orrs	r3, r2
 800fa46:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800fa48:	68fb      	ldr	r3, [r7, #12]
 800fa4a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800fa4e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800fa50:	68fb      	ldr	r3, [r7, #12]
 800fa52:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800fa56:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800fa58:	683b      	ldr	r3, [r7, #0]
 800fa5a:	685a      	ldr	r2, [r3, #4]
 800fa5c:	683b      	ldr	r3, [r7, #0]
 800fa5e:	695b      	ldr	r3, [r3, #20]
 800fa60:	011b      	lsls	r3, r3, #4
 800fa62:	4313      	orrs	r3, r2
 800fa64:	68fa      	ldr	r2, [r7, #12]
 800fa66:	4313      	orrs	r3, r2
 800fa68:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800fa6a:	687b      	ldr	r3, [r7, #4]
 800fa6c:	681b      	ldr	r3, [r3, #0]
 800fa6e:	697a      	ldr	r2, [r7, #20]
 800fa70:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800fa72:	687b      	ldr	r3, [r7, #4]
 800fa74:	681b      	ldr	r3, [r3, #0]
 800fa76:	693a      	ldr	r2, [r7, #16]
 800fa78:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800fa7a:	687b      	ldr	r3, [r7, #4]
 800fa7c:	681b      	ldr	r3, [r3, #0]
 800fa7e:	68fa      	ldr	r2, [r7, #12]
 800fa80:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800fa82:	687b      	ldr	r3, [r7, #4]
 800fa84:	2201      	movs	r2, #1
 800fa86:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800fa8a:	687b      	ldr	r3, [r7, #4]
 800fa8c:	2201      	movs	r2, #1
 800fa8e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800fa92:	687b      	ldr	r3, [r7, #4]
 800fa94:	2201      	movs	r2, #1
 800fa96:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800fa9a:	687b      	ldr	r3, [r7, #4]
 800fa9c:	2201      	movs	r2, #1
 800fa9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800faa2:	687b      	ldr	r3, [r7, #4]
 800faa4:	2201      	movs	r2, #1
 800faa6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800faaa:	687b      	ldr	r3, [r7, #4]
 800faac:	2201      	movs	r2, #1
 800faae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800fab2:	2300      	movs	r3, #0
}
 800fab4:	4618      	mov	r0, r3
 800fab6:	3718      	adds	r7, #24
 800fab8:	46bd      	mov	sp, r7
 800faba:	bd80      	pop	{r7, pc}

0800fabc <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800fabc:	b580      	push	{r7, lr}
 800fabe:	b084      	sub	sp, #16
 800fac0:	af00      	add	r7, sp, #0
 800fac2:	6078      	str	r0, [r7, #4]
 800fac4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800fac6:	687b      	ldr	r3, [r7, #4]
 800fac8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800facc:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800face:	687b      	ldr	r3, [r7, #4]
 800fad0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800fad4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800fad6:	687b      	ldr	r3, [r7, #4]
 800fad8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800fadc:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800fade:	687b      	ldr	r3, [r7, #4]
 800fae0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800fae4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800fae6:	683b      	ldr	r3, [r7, #0]
 800fae8:	2b00      	cmp	r3, #0
 800faea:	d110      	bne.n	800fb0e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800faec:	7bfb      	ldrb	r3, [r7, #15]
 800faee:	2b01      	cmp	r3, #1
 800faf0:	d102      	bne.n	800faf8 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800faf2:	7b7b      	ldrb	r3, [r7, #13]
 800faf4:	2b01      	cmp	r3, #1
 800faf6:	d001      	beq.n	800fafc <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800faf8:	2301      	movs	r3, #1
 800fafa:	e069      	b.n	800fbd0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800fafc:	687b      	ldr	r3, [r7, #4]
 800fafe:	2202      	movs	r2, #2
 800fb00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800fb04:	687b      	ldr	r3, [r7, #4]
 800fb06:	2202      	movs	r2, #2
 800fb08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800fb0c:	e031      	b.n	800fb72 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800fb0e:	683b      	ldr	r3, [r7, #0]
 800fb10:	2b04      	cmp	r3, #4
 800fb12:	d110      	bne.n	800fb36 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800fb14:	7bbb      	ldrb	r3, [r7, #14]
 800fb16:	2b01      	cmp	r3, #1
 800fb18:	d102      	bne.n	800fb20 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800fb1a:	7b3b      	ldrb	r3, [r7, #12]
 800fb1c:	2b01      	cmp	r3, #1
 800fb1e:	d001      	beq.n	800fb24 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800fb20:	2301      	movs	r3, #1
 800fb22:	e055      	b.n	800fbd0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800fb24:	687b      	ldr	r3, [r7, #4]
 800fb26:	2202      	movs	r2, #2
 800fb28:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800fb2c:	687b      	ldr	r3, [r7, #4]
 800fb2e:	2202      	movs	r2, #2
 800fb30:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800fb34:	e01d      	b.n	800fb72 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800fb36:	7bfb      	ldrb	r3, [r7, #15]
 800fb38:	2b01      	cmp	r3, #1
 800fb3a:	d108      	bne.n	800fb4e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800fb3c:	7bbb      	ldrb	r3, [r7, #14]
 800fb3e:	2b01      	cmp	r3, #1
 800fb40:	d105      	bne.n	800fb4e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800fb42:	7b7b      	ldrb	r3, [r7, #13]
 800fb44:	2b01      	cmp	r3, #1
 800fb46:	d102      	bne.n	800fb4e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800fb48:	7b3b      	ldrb	r3, [r7, #12]
 800fb4a:	2b01      	cmp	r3, #1
 800fb4c:	d001      	beq.n	800fb52 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800fb4e:	2301      	movs	r3, #1
 800fb50:	e03e      	b.n	800fbd0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800fb52:	687b      	ldr	r3, [r7, #4]
 800fb54:	2202      	movs	r2, #2
 800fb56:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800fb5a:	687b      	ldr	r3, [r7, #4]
 800fb5c:	2202      	movs	r2, #2
 800fb5e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800fb62:	687b      	ldr	r3, [r7, #4]
 800fb64:	2202      	movs	r2, #2
 800fb66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800fb6a:	687b      	ldr	r3, [r7, #4]
 800fb6c:	2202      	movs	r2, #2
 800fb6e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800fb72:	683b      	ldr	r3, [r7, #0]
 800fb74:	2b00      	cmp	r3, #0
 800fb76:	d003      	beq.n	800fb80 <HAL_TIM_Encoder_Start+0xc4>
 800fb78:	683b      	ldr	r3, [r7, #0]
 800fb7a:	2b04      	cmp	r3, #4
 800fb7c:	d008      	beq.n	800fb90 <HAL_TIM_Encoder_Start+0xd4>
 800fb7e:	e00f      	b.n	800fba0 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800fb80:	687b      	ldr	r3, [r7, #4]
 800fb82:	681b      	ldr	r3, [r3, #0]
 800fb84:	2201      	movs	r2, #1
 800fb86:	2100      	movs	r1, #0
 800fb88:	4618      	mov	r0, r3
 800fb8a:	f000 fca5 	bl	80104d8 <TIM_CCxChannelCmd>
      break;
 800fb8e:	e016      	b.n	800fbbe <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800fb90:	687b      	ldr	r3, [r7, #4]
 800fb92:	681b      	ldr	r3, [r3, #0]
 800fb94:	2201      	movs	r2, #1
 800fb96:	2104      	movs	r1, #4
 800fb98:	4618      	mov	r0, r3
 800fb9a:	f000 fc9d 	bl	80104d8 <TIM_CCxChannelCmd>
      break;
 800fb9e:	e00e      	b.n	800fbbe <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800fba0:	687b      	ldr	r3, [r7, #4]
 800fba2:	681b      	ldr	r3, [r3, #0]
 800fba4:	2201      	movs	r2, #1
 800fba6:	2100      	movs	r1, #0
 800fba8:	4618      	mov	r0, r3
 800fbaa:	f000 fc95 	bl	80104d8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800fbae:	687b      	ldr	r3, [r7, #4]
 800fbb0:	681b      	ldr	r3, [r3, #0]
 800fbb2:	2201      	movs	r2, #1
 800fbb4:	2104      	movs	r1, #4
 800fbb6:	4618      	mov	r0, r3
 800fbb8:	f000 fc8e 	bl	80104d8 <TIM_CCxChannelCmd>
      break;
 800fbbc:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800fbbe:	687b      	ldr	r3, [r7, #4]
 800fbc0:	681b      	ldr	r3, [r3, #0]
 800fbc2:	681a      	ldr	r2, [r3, #0]
 800fbc4:	687b      	ldr	r3, [r7, #4]
 800fbc6:	681b      	ldr	r3, [r3, #0]
 800fbc8:	f042 0201 	orr.w	r2, r2, #1
 800fbcc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800fbce:	2300      	movs	r3, #0
}
 800fbd0:	4618      	mov	r0, r3
 800fbd2:	3710      	adds	r7, #16
 800fbd4:	46bd      	mov	sp, r7
 800fbd6:	bd80      	pop	{r7, pc}

0800fbd8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800fbd8:	b580      	push	{r7, lr}
 800fbda:	b086      	sub	sp, #24
 800fbdc:	af00      	add	r7, sp, #0
 800fbde:	60f8      	str	r0, [r7, #12]
 800fbe0:	60b9      	str	r1, [r7, #8]
 800fbe2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800fbe4:	2300      	movs	r3, #0
 800fbe6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800fbe8:	68fb      	ldr	r3, [r7, #12]
 800fbea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800fbee:	2b01      	cmp	r3, #1
 800fbf0:	d101      	bne.n	800fbf6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800fbf2:	2302      	movs	r3, #2
 800fbf4:	e0ae      	b.n	800fd54 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800fbf6:	68fb      	ldr	r3, [r7, #12]
 800fbf8:	2201      	movs	r2, #1
 800fbfa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800fbfe:	687b      	ldr	r3, [r7, #4]
 800fc00:	2b0c      	cmp	r3, #12
 800fc02:	f200 809f 	bhi.w	800fd44 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800fc06:	a201      	add	r2, pc, #4	@ (adr r2, 800fc0c <HAL_TIM_PWM_ConfigChannel+0x34>)
 800fc08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fc0c:	0800fc41 	.word	0x0800fc41
 800fc10:	0800fd45 	.word	0x0800fd45
 800fc14:	0800fd45 	.word	0x0800fd45
 800fc18:	0800fd45 	.word	0x0800fd45
 800fc1c:	0800fc81 	.word	0x0800fc81
 800fc20:	0800fd45 	.word	0x0800fd45
 800fc24:	0800fd45 	.word	0x0800fd45
 800fc28:	0800fd45 	.word	0x0800fd45
 800fc2c:	0800fcc3 	.word	0x0800fcc3
 800fc30:	0800fd45 	.word	0x0800fd45
 800fc34:	0800fd45 	.word	0x0800fd45
 800fc38:	0800fd45 	.word	0x0800fd45
 800fc3c:	0800fd03 	.word	0x0800fd03
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800fc40:	68fb      	ldr	r3, [r7, #12]
 800fc42:	681b      	ldr	r3, [r3, #0]
 800fc44:	68b9      	ldr	r1, [r7, #8]
 800fc46:	4618      	mov	r0, r3
 800fc48:	f000 f9fc 	bl	8010044 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800fc4c:	68fb      	ldr	r3, [r7, #12]
 800fc4e:	681b      	ldr	r3, [r3, #0]
 800fc50:	699a      	ldr	r2, [r3, #24]
 800fc52:	68fb      	ldr	r3, [r7, #12]
 800fc54:	681b      	ldr	r3, [r3, #0]
 800fc56:	f042 0208 	orr.w	r2, r2, #8
 800fc5a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800fc5c:	68fb      	ldr	r3, [r7, #12]
 800fc5e:	681b      	ldr	r3, [r3, #0]
 800fc60:	699a      	ldr	r2, [r3, #24]
 800fc62:	68fb      	ldr	r3, [r7, #12]
 800fc64:	681b      	ldr	r3, [r3, #0]
 800fc66:	f022 0204 	bic.w	r2, r2, #4
 800fc6a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800fc6c:	68fb      	ldr	r3, [r7, #12]
 800fc6e:	681b      	ldr	r3, [r3, #0]
 800fc70:	6999      	ldr	r1, [r3, #24]
 800fc72:	68bb      	ldr	r3, [r7, #8]
 800fc74:	691a      	ldr	r2, [r3, #16]
 800fc76:	68fb      	ldr	r3, [r7, #12]
 800fc78:	681b      	ldr	r3, [r3, #0]
 800fc7a:	430a      	orrs	r2, r1
 800fc7c:	619a      	str	r2, [r3, #24]
      break;
 800fc7e:	e064      	b.n	800fd4a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800fc80:	68fb      	ldr	r3, [r7, #12]
 800fc82:	681b      	ldr	r3, [r3, #0]
 800fc84:	68b9      	ldr	r1, [r7, #8]
 800fc86:	4618      	mov	r0, r3
 800fc88:	f000 fa4c 	bl	8010124 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800fc8c:	68fb      	ldr	r3, [r7, #12]
 800fc8e:	681b      	ldr	r3, [r3, #0]
 800fc90:	699a      	ldr	r2, [r3, #24]
 800fc92:	68fb      	ldr	r3, [r7, #12]
 800fc94:	681b      	ldr	r3, [r3, #0]
 800fc96:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800fc9a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800fc9c:	68fb      	ldr	r3, [r7, #12]
 800fc9e:	681b      	ldr	r3, [r3, #0]
 800fca0:	699a      	ldr	r2, [r3, #24]
 800fca2:	68fb      	ldr	r3, [r7, #12]
 800fca4:	681b      	ldr	r3, [r3, #0]
 800fca6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800fcaa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800fcac:	68fb      	ldr	r3, [r7, #12]
 800fcae:	681b      	ldr	r3, [r3, #0]
 800fcb0:	6999      	ldr	r1, [r3, #24]
 800fcb2:	68bb      	ldr	r3, [r7, #8]
 800fcb4:	691b      	ldr	r3, [r3, #16]
 800fcb6:	021a      	lsls	r2, r3, #8
 800fcb8:	68fb      	ldr	r3, [r7, #12]
 800fcba:	681b      	ldr	r3, [r3, #0]
 800fcbc:	430a      	orrs	r2, r1
 800fcbe:	619a      	str	r2, [r3, #24]
      break;
 800fcc0:	e043      	b.n	800fd4a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800fcc2:	68fb      	ldr	r3, [r7, #12]
 800fcc4:	681b      	ldr	r3, [r3, #0]
 800fcc6:	68b9      	ldr	r1, [r7, #8]
 800fcc8:	4618      	mov	r0, r3
 800fcca:	f000 faa1 	bl	8010210 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800fcce:	68fb      	ldr	r3, [r7, #12]
 800fcd0:	681b      	ldr	r3, [r3, #0]
 800fcd2:	69da      	ldr	r2, [r3, #28]
 800fcd4:	68fb      	ldr	r3, [r7, #12]
 800fcd6:	681b      	ldr	r3, [r3, #0]
 800fcd8:	f042 0208 	orr.w	r2, r2, #8
 800fcdc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800fcde:	68fb      	ldr	r3, [r7, #12]
 800fce0:	681b      	ldr	r3, [r3, #0]
 800fce2:	69da      	ldr	r2, [r3, #28]
 800fce4:	68fb      	ldr	r3, [r7, #12]
 800fce6:	681b      	ldr	r3, [r3, #0]
 800fce8:	f022 0204 	bic.w	r2, r2, #4
 800fcec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800fcee:	68fb      	ldr	r3, [r7, #12]
 800fcf0:	681b      	ldr	r3, [r3, #0]
 800fcf2:	69d9      	ldr	r1, [r3, #28]
 800fcf4:	68bb      	ldr	r3, [r7, #8]
 800fcf6:	691a      	ldr	r2, [r3, #16]
 800fcf8:	68fb      	ldr	r3, [r7, #12]
 800fcfa:	681b      	ldr	r3, [r3, #0]
 800fcfc:	430a      	orrs	r2, r1
 800fcfe:	61da      	str	r2, [r3, #28]
      break;
 800fd00:	e023      	b.n	800fd4a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800fd02:	68fb      	ldr	r3, [r7, #12]
 800fd04:	681b      	ldr	r3, [r3, #0]
 800fd06:	68b9      	ldr	r1, [r7, #8]
 800fd08:	4618      	mov	r0, r3
 800fd0a:	f000 faf5 	bl	80102f8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800fd0e:	68fb      	ldr	r3, [r7, #12]
 800fd10:	681b      	ldr	r3, [r3, #0]
 800fd12:	69da      	ldr	r2, [r3, #28]
 800fd14:	68fb      	ldr	r3, [r7, #12]
 800fd16:	681b      	ldr	r3, [r3, #0]
 800fd18:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800fd1c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800fd1e:	68fb      	ldr	r3, [r7, #12]
 800fd20:	681b      	ldr	r3, [r3, #0]
 800fd22:	69da      	ldr	r2, [r3, #28]
 800fd24:	68fb      	ldr	r3, [r7, #12]
 800fd26:	681b      	ldr	r3, [r3, #0]
 800fd28:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800fd2c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800fd2e:	68fb      	ldr	r3, [r7, #12]
 800fd30:	681b      	ldr	r3, [r3, #0]
 800fd32:	69d9      	ldr	r1, [r3, #28]
 800fd34:	68bb      	ldr	r3, [r7, #8]
 800fd36:	691b      	ldr	r3, [r3, #16]
 800fd38:	021a      	lsls	r2, r3, #8
 800fd3a:	68fb      	ldr	r3, [r7, #12]
 800fd3c:	681b      	ldr	r3, [r3, #0]
 800fd3e:	430a      	orrs	r2, r1
 800fd40:	61da      	str	r2, [r3, #28]
      break;
 800fd42:	e002      	b.n	800fd4a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800fd44:	2301      	movs	r3, #1
 800fd46:	75fb      	strb	r3, [r7, #23]
      break;
 800fd48:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800fd4a:	68fb      	ldr	r3, [r7, #12]
 800fd4c:	2200      	movs	r2, #0
 800fd4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800fd52:	7dfb      	ldrb	r3, [r7, #23]
}
 800fd54:	4618      	mov	r0, r3
 800fd56:	3718      	adds	r7, #24
 800fd58:	46bd      	mov	sp, r7
 800fd5a:	bd80      	pop	{r7, pc}

0800fd5c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800fd5c:	b580      	push	{r7, lr}
 800fd5e:	b084      	sub	sp, #16
 800fd60:	af00      	add	r7, sp, #0
 800fd62:	6078      	str	r0, [r7, #4]
 800fd64:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800fd66:	2300      	movs	r3, #0
 800fd68:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800fd6a:	687b      	ldr	r3, [r7, #4]
 800fd6c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800fd70:	2b01      	cmp	r3, #1
 800fd72:	d101      	bne.n	800fd78 <HAL_TIM_ConfigClockSource+0x1c>
 800fd74:	2302      	movs	r3, #2
 800fd76:	e0b4      	b.n	800fee2 <HAL_TIM_ConfigClockSource+0x186>
 800fd78:	687b      	ldr	r3, [r7, #4]
 800fd7a:	2201      	movs	r2, #1
 800fd7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800fd80:	687b      	ldr	r3, [r7, #4]
 800fd82:	2202      	movs	r2, #2
 800fd84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800fd88:	687b      	ldr	r3, [r7, #4]
 800fd8a:	681b      	ldr	r3, [r3, #0]
 800fd8c:	689b      	ldr	r3, [r3, #8]
 800fd8e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800fd90:	68bb      	ldr	r3, [r7, #8]
 800fd92:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800fd96:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800fd98:	68bb      	ldr	r3, [r7, #8]
 800fd9a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800fd9e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800fda0:	687b      	ldr	r3, [r7, #4]
 800fda2:	681b      	ldr	r3, [r3, #0]
 800fda4:	68ba      	ldr	r2, [r7, #8]
 800fda6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800fda8:	683b      	ldr	r3, [r7, #0]
 800fdaa:	681b      	ldr	r3, [r3, #0]
 800fdac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800fdb0:	d03e      	beq.n	800fe30 <HAL_TIM_ConfigClockSource+0xd4>
 800fdb2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800fdb6:	f200 8087 	bhi.w	800fec8 <HAL_TIM_ConfigClockSource+0x16c>
 800fdba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800fdbe:	f000 8086 	beq.w	800fece <HAL_TIM_ConfigClockSource+0x172>
 800fdc2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800fdc6:	d87f      	bhi.n	800fec8 <HAL_TIM_ConfigClockSource+0x16c>
 800fdc8:	2b70      	cmp	r3, #112	@ 0x70
 800fdca:	d01a      	beq.n	800fe02 <HAL_TIM_ConfigClockSource+0xa6>
 800fdcc:	2b70      	cmp	r3, #112	@ 0x70
 800fdce:	d87b      	bhi.n	800fec8 <HAL_TIM_ConfigClockSource+0x16c>
 800fdd0:	2b60      	cmp	r3, #96	@ 0x60
 800fdd2:	d050      	beq.n	800fe76 <HAL_TIM_ConfigClockSource+0x11a>
 800fdd4:	2b60      	cmp	r3, #96	@ 0x60
 800fdd6:	d877      	bhi.n	800fec8 <HAL_TIM_ConfigClockSource+0x16c>
 800fdd8:	2b50      	cmp	r3, #80	@ 0x50
 800fdda:	d03c      	beq.n	800fe56 <HAL_TIM_ConfigClockSource+0xfa>
 800fddc:	2b50      	cmp	r3, #80	@ 0x50
 800fdde:	d873      	bhi.n	800fec8 <HAL_TIM_ConfigClockSource+0x16c>
 800fde0:	2b40      	cmp	r3, #64	@ 0x40
 800fde2:	d058      	beq.n	800fe96 <HAL_TIM_ConfigClockSource+0x13a>
 800fde4:	2b40      	cmp	r3, #64	@ 0x40
 800fde6:	d86f      	bhi.n	800fec8 <HAL_TIM_ConfigClockSource+0x16c>
 800fde8:	2b30      	cmp	r3, #48	@ 0x30
 800fdea:	d064      	beq.n	800feb6 <HAL_TIM_ConfigClockSource+0x15a>
 800fdec:	2b30      	cmp	r3, #48	@ 0x30
 800fdee:	d86b      	bhi.n	800fec8 <HAL_TIM_ConfigClockSource+0x16c>
 800fdf0:	2b20      	cmp	r3, #32
 800fdf2:	d060      	beq.n	800feb6 <HAL_TIM_ConfigClockSource+0x15a>
 800fdf4:	2b20      	cmp	r3, #32
 800fdf6:	d867      	bhi.n	800fec8 <HAL_TIM_ConfigClockSource+0x16c>
 800fdf8:	2b00      	cmp	r3, #0
 800fdfa:	d05c      	beq.n	800feb6 <HAL_TIM_ConfigClockSource+0x15a>
 800fdfc:	2b10      	cmp	r3, #16
 800fdfe:	d05a      	beq.n	800feb6 <HAL_TIM_ConfigClockSource+0x15a>
 800fe00:	e062      	b.n	800fec8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800fe02:	687b      	ldr	r3, [r7, #4]
 800fe04:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800fe06:	683b      	ldr	r3, [r7, #0]
 800fe08:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800fe0a:	683b      	ldr	r3, [r7, #0]
 800fe0c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800fe0e:	683b      	ldr	r3, [r7, #0]
 800fe10:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800fe12:	f000 fb41 	bl	8010498 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800fe16:	687b      	ldr	r3, [r7, #4]
 800fe18:	681b      	ldr	r3, [r3, #0]
 800fe1a:	689b      	ldr	r3, [r3, #8]
 800fe1c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800fe1e:	68bb      	ldr	r3, [r7, #8]
 800fe20:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800fe24:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800fe26:	687b      	ldr	r3, [r7, #4]
 800fe28:	681b      	ldr	r3, [r3, #0]
 800fe2a:	68ba      	ldr	r2, [r7, #8]
 800fe2c:	609a      	str	r2, [r3, #8]
      break;
 800fe2e:	e04f      	b.n	800fed0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800fe30:	687b      	ldr	r3, [r7, #4]
 800fe32:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800fe34:	683b      	ldr	r3, [r7, #0]
 800fe36:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800fe38:	683b      	ldr	r3, [r7, #0]
 800fe3a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800fe3c:	683b      	ldr	r3, [r7, #0]
 800fe3e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800fe40:	f000 fb2a 	bl	8010498 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800fe44:	687b      	ldr	r3, [r7, #4]
 800fe46:	681b      	ldr	r3, [r3, #0]
 800fe48:	689a      	ldr	r2, [r3, #8]
 800fe4a:	687b      	ldr	r3, [r7, #4]
 800fe4c:	681b      	ldr	r3, [r3, #0]
 800fe4e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800fe52:	609a      	str	r2, [r3, #8]
      break;
 800fe54:	e03c      	b.n	800fed0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800fe56:	687b      	ldr	r3, [r7, #4]
 800fe58:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800fe5a:	683b      	ldr	r3, [r7, #0]
 800fe5c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800fe5e:	683b      	ldr	r3, [r7, #0]
 800fe60:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800fe62:	461a      	mov	r2, r3
 800fe64:	f000 fa9e 	bl	80103a4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800fe68:	687b      	ldr	r3, [r7, #4]
 800fe6a:	681b      	ldr	r3, [r3, #0]
 800fe6c:	2150      	movs	r1, #80	@ 0x50
 800fe6e:	4618      	mov	r0, r3
 800fe70:	f000 faf7 	bl	8010462 <TIM_ITRx_SetConfig>
      break;
 800fe74:	e02c      	b.n	800fed0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800fe76:	687b      	ldr	r3, [r7, #4]
 800fe78:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800fe7a:	683b      	ldr	r3, [r7, #0]
 800fe7c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800fe7e:	683b      	ldr	r3, [r7, #0]
 800fe80:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800fe82:	461a      	mov	r2, r3
 800fe84:	f000 fabd 	bl	8010402 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800fe88:	687b      	ldr	r3, [r7, #4]
 800fe8a:	681b      	ldr	r3, [r3, #0]
 800fe8c:	2160      	movs	r1, #96	@ 0x60
 800fe8e:	4618      	mov	r0, r3
 800fe90:	f000 fae7 	bl	8010462 <TIM_ITRx_SetConfig>
      break;
 800fe94:	e01c      	b.n	800fed0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800fe96:	687b      	ldr	r3, [r7, #4]
 800fe98:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800fe9a:	683b      	ldr	r3, [r7, #0]
 800fe9c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800fe9e:	683b      	ldr	r3, [r7, #0]
 800fea0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800fea2:	461a      	mov	r2, r3
 800fea4:	f000 fa7e 	bl	80103a4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800fea8:	687b      	ldr	r3, [r7, #4]
 800feaa:	681b      	ldr	r3, [r3, #0]
 800feac:	2140      	movs	r1, #64	@ 0x40
 800feae:	4618      	mov	r0, r3
 800feb0:	f000 fad7 	bl	8010462 <TIM_ITRx_SetConfig>
      break;
 800feb4:	e00c      	b.n	800fed0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800feb6:	687b      	ldr	r3, [r7, #4]
 800feb8:	681a      	ldr	r2, [r3, #0]
 800feba:	683b      	ldr	r3, [r7, #0]
 800febc:	681b      	ldr	r3, [r3, #0]
 800febe:	4619      	mov	r1, r3
 800fec0:	4610      	mov	r0, r2
 800fec2:	f000 face 	bl	8010462 <TIM_ITRx_SetConfig>
      break;
 800fec6:	e003      	b.n	800fed0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800fec8:	2301      	movs	r3, #1
 800feca:	73fb      	strb	r3, [r7, #15]
      break;
 800fecc:	e000      	b.n	800fed0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800fece:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800fed0:	687b      	ldr	r3, [r7, #4]
 800fed2:	2201      	movs	r2, #1
 800fed4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800fed8:	687b      	ldr	r3, [r7, #4]
 800feda:	2200      	movs	r2, #0
 800fedc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800fee0:	7bfb      	ldrb	r3, [r7, #15]
}
 800fee2:	4618      	mov	r0, r3
 800fee4:	3710      	adds	r7, #16
 800fee6:	46bd      	mov	sp, r7
 800fee8:	bd80      	pop	{r7, pc}
	...

0800feec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800feec:	b480      	push	{r7}
 800feee:	b085      	sub	sp, #20
 800fef0:	af00      	add	r7, sp, #0
 800fef2:	6078      	str	r0, [r7, #4]
 800fef4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800fef6:	687b      	ldr	r3, [r7, #4]
 800fef8:	681b      	ldr	r3, [r3, #0]
 800fefa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800fefc:	687b      	ldr	r3, [r7, #4]
 800fefe:	4a46      	ldr	r2, [pc, #280]	@ (8010018 <TIM_Base_SetConfig+0x12c>)
 800ff00:	4293      	cmp	r3, r2
 800ff02:	d013      	beq.n	800ff2c <TIM_Base_SetConfig+0x40>
 800ff04:	687b      	ldr	r3, [r7, #4]
 800ff06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ff0a:	d00f      	beq.n	800ff2c <TIM_Base_SetConfig+0x40>
 800ff0c:	687b      	ldr	r3, [r7, #4]
 800ff0e:	4a43      	ldr	r2, [pc, #268]	@ (801001c <TIM_Base_SetConfig+0x130>)
 800ff10:	4293      	cmp	r3, r2
 800ff12:	d00b      	beq.n	800ff2c <TIM_Base_SetConfig+0x40>
 800ff14:	687b      	ldr	r3, [r7, #4]
 800ff16:	4a42      	ldr	r2, [pc, #264]	@ (8010020 <TIM_Base_SetConfig+0x134>)
 800ff18:	4293      	cmp	r3, r2
 800ff1a:	d007      	beq.n	800ff2c <TIM_Base_SetConfig+0x40>
 800ff1c:	687b      	ldr	r3, [r7, #4]
 800ff1e:	4a41      	ldr	r2, [pc, #260]	@ (8010024 <TIM_Base_SetConfig+0x138>)
 800ff20:	4293      	cmp	r3, r2
 800ff22:	d003      	beq.n	800ff2c <TIM_Base_SetConfig+0x40>
 800ff24:	687b      	ldr	r3, [r7, #4]
 800ff26:	4a40      	ldr	r2, [pc, #256]	@ (8010028 <TIM_Base_SetConfig+0x13c>)
 800ff28:	4293      	cmp	r3, r2
 800ff2a:	d108      	bne.n	800ff3e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ff2c:	68fb      	ldr	r3, [r7, #12]
 800ff2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ff32:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ff34:	683b      	ldr	r3, [r7, #0]
 800ff36:	685b      	ldr	r3, [r3, #4]
 800ff38:	68fa      	ldr	r2, [r7, #12]
 800ff3a:	4313      	orrs	r3, r2
 800ff3c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ff3e:	687b      	ldr	r3, [r7, #4]
 800ff40:	4a35      	ldr	r2, [pc, #212]	@ (8010018 <TIM_Base_SetConfig+0x12c>)
 800ff42:	4293      	cmp	r3, r2
 800ff44:	d02b      	beq.n	800ff9e <TIM_Base_SetConfig+0xb2>
 800ff46:	687b      	ldr	r3, [r7, #4]
 800ff48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ff4c:	d027      	beq.n	800ff9e <TIM_Base_SetConfig+0xb2>
 800ff4e:	687b      	ldr	r3, [r7, #4]
 800ff50:	4a32      	ldr	r2, [pc, #200]	@ (801001c <TIM_Base_SetConfig+0x130>)
 800ff52:	4293      	cmp	r3, r2
 800ff54:	d023      	beq.n	800ff9e <TIM_Base_SetConfig+0xb2>
 800ff56:	687b      	ldr	r3, [r7, #4]
 800ff58:	4a31      	ldr	r2, [pc, #196]	@ (8010020 <TIM_Base_SetConfig+0x134>)
 800ff5a:	4293      	cmp	r3, r2
 800ff5c:	d01f      	beq.n	800ff9e <TIM_Base_SetConfig+0xb2>
 800ff5e:	687b      	ldr	r3, [r7, #4]
 800ff60:	4a30      	ldr	r2, [pc, #192]	@ (8010024 <TIM_Base_SetConfig+0x138>)
 800ff62:	4293      	cmp	r3, r2
 800ff64:	d01b      	beq.n	800ff9e <TIM_Base_SetConfig+0xb2>
 800ff66:	687b      	ldr	r3, [r7, #4]
 800ff68:	4a2f      	ldr	r2, [pc, #188]	@ (8010028 <TIM_Base_SetConfig+0x13c>)
 800ff6a:	4293      	cmp	r3, r2
 800ff6c:	d017      	beq.n	800ff9e <TIM_Base_SetConfig+0xb2>
 800ff6e:	687b      	ldr	r3, [r7, #4]
 800ff70:	4a2e      	ldr	r2, [pc, #184]	@ (801002c <TIM_Base_SetConfig+0x140>)
 800ff72:	4293      	cmp	r3, r2
 800ff74:	d013      	beq.n	800ff9e <TIM_Base_SetConfig+0xb2>
 800ff76:	687b      	ldr	r3, [r7, #4]
 800ff78:	4a2d      	ldr	r2, [pc, #180]	@ (8010030 <TIM_Base_SetConfig+0x144>)
 800ff7a:	4293      	cmp	r3, r2
 800ff7c:	d00f      	beq.n	800ff9e <TIM_Base_SetConfig+0xb2>
 800ff7e:	687b      	ldr	r3, [r7, #4]
 800ff80:	4a2c      	ldr	r2, [pc, #176]	@ (8010034 <TIM_Base_SetConfig+0x148>)
 800ff82:	4293      	cmp	r3, r2
 800ff84:	d00b      	beq.n	800ff9e <TIM_Base_SetConfig+0xb2>
 800ff86:	687b      	ldr	r3, [r7, #4]
 800ff88:	4a2b      	ldr	r2, [pc, #172]	@ (8010038 <TIM_Base_SetConfig+0x14c>)
 800ff8a:	4293      	cmp	r3, r2
 800ff8c:	d007      	beq.n	800ff9e <TIM_Base_SetConfig+0xb2>
 800ff8e:	687b      	ldr	r3, [r7, #4]
 800ff90:	4a2a      	ldr	r2, [pc, #168]	@ (801003c <TIM_Base_SetConfig+0x150>)
 800ff92:	4293      	cmp	r3, r2
 800ff94:	d003      	beq.n	800ff9e <TIM_Base_SetConfig+0xb2>
 800ff96:	687b      	ldr	r3, [r7, #4]
 800ff98:	4a29      	ldr	r2, [pc, #164]	@ (8010040 <TIM_Base_SetConfig+0x154>)
 800ff9a:	4293      	cmp	r3, r2
 800ff9c:	d108      	bne.n	800ffb0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ff9e:	68fb      	ldr	r3, [r7, #12]
 800ffa0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ffa4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ffa6:	683b      	ldr	r3, [r7, #0]
 800ffa8:	68db      	ldr	r3, [r3, #12]
 800ffaa:	68fa      	ldr	r2, [r7, #12]
 800ffac:	4313      	orrs	r3, r2
 800ffae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ffb0:	68fb      	ldr	r3, [r7, #12]
 800ffb2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800ffb6:	683b      	ldr	r3, [r7, #0]
 800ffb8:	695b      	ldr	r3, [r3, #20]
 800ffba:	4313      	orrs	r3, r2
 800ffbc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ffbe:	687b      	ldr	r3, [r7, #4]
 800ffc0:	68fa      	ldr	r2, [r7, #12]
 800ffc2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ffc4:	683b      	ldr	r3, [r7, #0]
 800ffc6:	689a      	ldr	r2, [r3, #8]
 800ffc8:	687b      	ldr	r3, [r7, #4]
 800ffca:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ffcc:	683b      	ldr	r3, [r7, #0]
 800ffce:	681a      	ldr	r2, [r3, #0]
 800ffd0:	687b      	ldr	r3, [r7, #4]
 800ffd2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ffd4:	687b      	ldr	r3, [r7, #4]
 800ffd6:	4a10      	ldr	r2, [pc, #64]	@ (8010018 <TIM_Base_SetConfig+0x12c>)
 800ffd8:	4293      	cmp	r3, r2
 800ffda:	d003      	beq.n	800ffe4 <TIM_Base_SetConfig+0xf8>
 800ffdc:	687b      	ldr	r3, [r7, #4]
 800ffde:	4a12      	ldr	r2, [pc, #72]	@ (8010028 <TIM_Base_SetConfig+0x13c>)
 800ffe0:	4293      	cmp	r3, r2
 800ffe2:	d103      	bne.n	800ffec <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ffe4:	683b      	ldr	r3, [r7, #0]
 800ffe6:	691a      	ldr	r2, [r3, #16]
 800ffe8:	687b      	ldr	r3, [r7, #4]
 800ffea:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ffec:	687b      	ldr	r3, [r7, #4]
 800ffee:	2201      	movs	r2, #1
 800fff0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800fff2:	687b      	ldr	r3, [r7, #4]
 800fff4:	691b      	ldr	r3, [r3, #16]
 800fff6:	f003 0301 	and.w	r3, r3, #1
 800fffa:	2b01      	cmp	r3, #1
 800fffc:	d105      	bne.n	801000a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800fffe:	687b      	ldr	r3, [r7, #4]
 8010000:	691b      	ldr	r3, [r3, #16]
 8010002:	f023 0201 	bic.w	r2, r3, #1
 8010006:	687b      	ldr	r3, [r7, #4]
 8010008:	611a      	str	r2, [r3, #16]
  }
}
 801000a:	bf00      	nop
 801000c:	3714      	adds	r7, #20
 801000e:	46bd      	mov	sp, r7
 8010010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010014:	4770      	bx	lr
 8010016:	bf00      	nop
 8010018:	40010000 	.word	0x40010000
 801001c:	40000400 	.word	0x40000400
 8010020:	40000800 	.word	0x40000800
 8010024:	40000c00 	.word	0x40000c00
 8010028:	40010400 	.word	0x40010400
 801002c:	40014000 	.word	0x40014000
 8010030:	40014400 	.word	0x40014400
 8010034:	40014800 	.word	0x40014800
 8010038:	40001800 	.word	0x40001800
 801003c:	40001c00 	.word	0x40001c00
 8010040:	40002000 	.word	0x40002000

08010044 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8010044:	b480      	push	{r7}
 8010046:	b087      	sub	sp, #28
 8010048:	af00      	add	r7, sp, #0
 801004a:	6078      	str	r0, [r7, #4]
 801004c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801004e:	687b      	ldr	r3, [r7, #4]
 8010050:	6a1b      	ldr	r3, [r3, #32]
 8010052:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8010054:	687b      	ldr	r3, [r7, #4]
 8010056:	6a1b      	ldr	r3, [r3, #32]
 8010058:	f023 0201 	bic.w	r2, r3, #1
 801005c:	687b      	ldr	r3, [r7, #4]
 801005e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010060:	687b      	ldr	r3, [r7, #4]
 8010062:	685b      	ldr	r3, [r3, #4]
 8010064:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8010066:	687b      	ldr	r3, [r7, #4]
 8010068:	699b      	ldr	r3, [r3, #24]
 801006a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 801006c:	68fb      	ldr	r3, [r7, #12]
 801006e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010072:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8010074:	68fb      	ldr	r3, [r7, #12]
 8010076:	f023 0303 	bic.w	r3, r3, #3
 801007a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 801007c:	683b      	ldr	r3, [r7, #0]
 801007e:	681b      	ldr	r3, [r3, #0]
 8010080:	68fa      	ldr	r2, [r7, #12]
 8010082:	4313      	orrs	r3, r2
 8010084:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8010086:	697b      	ldr	r3, [r7, #20]
 8010088:	f023 0302 	bic.w	r3, r3, #2
 801008c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 801008e:	683b      	ldr	r3, [r7, #0]
 8010090:	689b      	ldr	r3, [r3, #8]
 8010092:	697a      	ldr	r2, [r7, #20]
 8010094:	4313      	orrs	r3, r2
 8010096:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8010098:	687b      	ldr	r3, [r7, #4]
 801009a:	4a20      	ldr	r2, [pc, #128]	@ (801011c <TIM_OC1_SetConfig+0xd8>)
 801009c:	4293      	cmp	r3, r2
 801009e:	d003      	beq.n	80100a8 <TIM_OC1_SetConfig+0x64>
 80100a0:	687b      	ldr	r3, [r7, #4]
 80100a2:	4a1f      	ldr	r2, [pc, #124]	@ (8010120 <TIM_OC1_SetConfig+0xdc>)
 80100a4:	4293      	cmp	r3, r2
 80100a6:	d10c      	bne.n	80100c2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80100a8:	697b      	ldr	r3, [r7, #20]
 80100aa:	f023 0308 	bic.w	r3, r3, #8
 80100ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80100b0:	683b      	ldr	r3, [r7, #0]
 80100b2:	68db      	ldr	r3, [r3, #12]
 80100b4:	697a      	ldr	r2, [r7, #20]
 80100b6:	4313      	orrs	r3, r2
 80100b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80100ba:	697b      	ldr	r3, [r7, #20]
 80100bc:	f023 0304 	bic.w	r3, r3, #4
 80100c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80100c2:	687b      	ldr	r3, [r7, #4]
 80100c4:	4a15      	ldr	r2, [pc, #84]	@ (801011c <TIM_OC1_SetConfig+0xd8>)
 80100c6:	4293      	cmp	r3, r2
 80100c8:	d003      	beq.n	80100d2 <TIM_OC1_SetConfig+0x8e>
 80100ca:	687b      	ldr	r3, [r7, #4]
 80100cc:	4a14      	ldr	r2, [pc, #80]	@ (8010120 <TIM_OC1_SetConfig+0xdc>)
 80100ce:	4293      	cmp	r3, r2
 80100d0:	d111      	bne.n	80100f6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80100d2:	693b      	ldr	r3, [r7, #16]
 80100d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80100d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80100da:	693b      	ldr	r3, [r7, #16]
 80100dc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80100e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80100e2:	683b      	ldr	r3, [r7, #0]
 80100e4:	695b      	ldr	r3, [r3, #20]
 80100e6:	693a      	ldr	r2, [r7, #16]
 80100e8:	4313      	orrs	r3, r2
 80100ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80100ec:	683b      	ldr	r3, [r7, #0]
 80100ee:	699b      	ldr	r3, [r3, #24]
 80100f0:	693a      	ldr	r2, [r7, #16]
 80100f2:	4313      	orrs	r3, r2
 80100f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80100f6:	687b      	ldr	r3, [r7, #4]
 80100f8:	693a      	ldr	r2, [r7, #16]
 80100fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80100fc:	687b      	ldr	r3, [r7, #4]
 80100fe:	68fa      	ldr	r2, [r7, #12]
 8010100:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8010102:	683b      	ldr	r3, [r7, #0]
 8010104:	685a      	ldr	r2, [r3, #4]
 8010106:	687b      	ldr	r3, [r7, #4]
 8010108:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801010a:	687b      	ldr	r3, [r7, #4]
 801010c:	697a      	ldr	r2, [r7, #20]
 801010e:	621a      	str	r2, [r3, #32]
}
 8010110:	bf00      	nop
 8010112:	371c      	adds	r7, #28
 8010114:	46bd      	mov	sp, r7
 8010116:	f85d 7b04 	ldr.w	r7, [sp], #4
 801011a:	4770      	bx	lr
 801011c:	40010000 	.word	0x40010000
 8010120:	40010400 	.word	0x40010400

08010124 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8010124:	b480      	push	{r7}
 8010126:	b087      	sub	sp, #28
 8010128:	af00      	add	r7, sp, #0
 801012a:	6078      	str	r0, [r7, #4]
 801012c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801012e:	687b      	ldr	r3, [r7, #4]
 8010130:	6a1b      	ldr	r3, [r3, #32]
 8010132:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8010134:	687b      	ldr	r3, [r7, #4]
 8010136:	6a1b      	ldr	r3, [r3, #32]
 8010138:	f023 0210 	bic.w	r2, r3, #16
 801013c:	687b      	ldr	r3, [r7, #4]
 801013e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010140:	687b      	ldr	r3, [r7, #4]
 8010142:	685b      	ldr	r3, [r3, #4]
 8010144:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8010146:	687b      	ldr	r3, [r7, #4]
 8010148:	699b      	ldr	r3, [r3, #24]
 801014a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 801014c:	68fb      	ldr	r3, [r7, #12]
 801014e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010152:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8010154:	68fb      	ldr	r3, [r7, #12]
 8010156:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 801015a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 801015c:	683b      	ldr	r3, [r7, #0]
 801015e:	681b      	ldr	r3, [r3, #0]
 8010160:	021b      	lsls	r3, r3, #8
 8010162:	68fa      	ldr	r2, [r7, #12]
 8010164:	4313      	orrs	r3, r2
 8010166:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8010168:	697b      	ldr	r3, [r7, #20]
 801016a:	f023 0320 	bic.w	r3, r3, #32
 801016e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8010170:	683b      	ldr	r3, [r7, #0]
 8010172:	689b      	ldr	r3, [r3, #8]
 8010174:	011b      	lsls	r3, r3, #4
 8010176:	697a      	ldr	r2, [r7, #20]
 8010178:	4313      	orrs	r3, r2
 801017a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 801017c:	687b      	ldr	r3, [r7, #4]
 801017e:	4a22      	ldr	r2, [pc, #136]	@ (8010208 <TIM_OC2_SetConfig+0xe4>)
 8010180:	4293      	cmp	r3, r2
 8010182:	d003      	beq.n	801018c <TIM_OC2_SetConfig+0x68>
 8010184:	687b      	ldr	r3, [r7, #4]
 8010186:	4a21      	ldr	r2, [pc, #132]	@ (801020c <TIM_OC2_SetConfig+0xe8>)
 8010188:	4293      	cmp	r3, r2
 801018a:	d10d      	bne.n	80101a8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 801018c:	697b      	ldr	r3, [r7, #20]
 801018e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010192:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8010194:	683b      	ldr	r3, [r7, #0]
 8010196:	68db      	ldr	r3, [r3, #12]
 8010198:	011b      	lsls	r3, r3, #4
 801019a:	697a      	ldr	r2, [r7, #20]
 801019c:	4313      	orrs	r3, r2
 801019e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80101a0:	697b      	ldr	r3, [r7, #20]
 80101a2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80101a6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80101a8:	687b      	ldr	r3, [r7, #4]
 80101aa:	4a17      	ldr	r2, [pc, #92]	@ (8010208 <TIM_OC2_SetConfig+0xe4>)
 80101ac:	4293      	cmp	r3, r2
 80101ae:	d003      	beq.n	80101b8 <TIM_OC2_SetConfig+0x94>
 80101b0:	687b      	ldr	r3, [r7, #4]
 80101b2:	4a16      	ldr	r2, [pc, #88]	@ (801020c <TIM_OC2_SetConfig+0xe8>)
 80101b4:	4293      	cmp	r3, r2
 80101b6:	d113      	bne.n	80101e0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80101b8:	693b      	ldr	r3, [r7, #16]
 80101ba:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80101be:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80101c0:	693b      	ldr	r3, [r7, #16]
 80101c2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80101c6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80101c8:	683b      	ldr	r3, [r7, #0]
 80101ca:	695b      	ldr	r3, [r3, #20]
 80101cc:	009b      	lsls	r3, r3, #2
 80101ce:	693a      	ldr	r2, [r7, #16]
 80101d0:	4313      	orrs	r3, r2
 80101d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80101d4:	683b      	ldr	r3, [r7, #0]
 80101d6:	699b      	ldr	r3, [r3, #24]
 80101d8:	009b      	lsls	r3, r3, #2
 80101da:	693a      	ldr	r2, [r7, #16]
 80101dc:	4313      	orrs	r3, r2
 80101de:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80101e0:	687b      	ldr	r3, [r7, #4]
 80101e2:	693a      	ldr	r2, [r7, #16]
 80101e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80101e6:	687b      	ldr	r3, [r7, #4]
 80101e8:	68fa      	ldr	r2, [r7, #12]
 80101ea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80101ec:	683b      	ldr	r3, [r7, #0]
 80101ee:	685a      	ldr	r2, [r3, #4]
 80101f0:	687b      	ldr	r3, [r7, #4]
 80101f2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80101f4:	687b      	ldr	r3, [r7, #4]
 80101f6:	697a      	ldr	r2, [r7, #20]
 80101f8:	621a      	str	r2, [r3, #32]
}
 80101fa:	bf00      	nop
 80101fc:	371c      	adds	r7, #28
 80101fe:	46bd      	mov	sp, r7
 8010200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010204:	4770      	bx	lr
 8010206:	bf00      	nop
 8010208:	40010000 	.word	0x40010000
 801020c:	40010400 	.word	0x40010400

08010210 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8010210:	b480      	push	{r7}
 8010212:	b087      	sub	sp, #28
 8010214:	af00      	add	r7, sp, #0
 8010216:	6078      	str	r0, [r7, #4]
 8010218:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801021a:	687b      	ldr	r3, [r7, #4]
 801021c:	6a1b      	ldr	r3, [r3, #32]
 801021e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8010220:	687b      	ldr	r3, [r7, #4]
 8010222:	6a1b      	ldr	r3, [r3, #32]
 8010224:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8010228:	687b      	ldr	r3, [r7, #4]
 801022a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801022c:	687b      	ldr	r3, [r7, #4]
 801022e:	685b      	ldr	r3, [r3, #4]
 8010230:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8010232:	687b      	ldr	r3, [r7, #4]
 8010234:	69db      	ldr	r3, [r3, #28]
 8010236:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8010238:	68fb      	ldr	r3, [r7, #12]
 801023a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801023e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8010240:	68fb      	ldr	r3, [r7, #12]
 8010242:	f023 0303 	bic.w	r3, r3, #3
 8010246:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8010248:	683b      	ldr	r3, [r7, #0]
 801024a:	681b      	ldr	r3, [r3, #0]
 801024c:	68fa      	ldr	r2, [r7, #12]
 801024e:	4313      	orrs	r3, r2
 8010250:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8010252:	697b      	ldr	r3, [r7, #20]
 8010254:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8010258:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 801025a:	683b      	ldr	r3, [r7, #0]
 801025c:	689b      	ldr	r3, [r3, #8]
 801025e:	021b      	lsls	r3, r3, #8
 8010260:	697a      	ldr	r2, [r7, #20]
 8010262:	4313      	orrs	r3, r2
 8010264:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8010266:	687b      	ldr	r3, [r7, #4]
 8010268:	4a21      	ldr	r2, [pc, #132]	@ (80102f0 <TIM_OC3_SetConfig+0xe0>)
 801026a:	4293      	cmp	r3, r2
 801026c:	d003      	beq.n	8010276 <TIM_OC3_SetConfig+0x66>
 801026e:	687b      	ldr	r3, [r7, #4]
 8010270:	4a20      	ldr	r2, [pc, #128]	@ (80102f4 <TIM_OC3_SetConfig+0xe4>)
 8010272:	4293      	cmp	r3, r2
 8010274:	d10d      	bne.n	8010292 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8010276:	697b      	ldr	r3, [r7, #20]
 8010278:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 801027c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 801027e:	683b      	ldr	r3, [r7, #0]
 8010280:	68db      	ldr	r3, [r3, #12]
 8010282:	021b      	lsls	r3, r3, #8
 8010284:	697a      	ldr	r2, [r7, #20]
 8010286:	4313      	orrs	r3, r2
 8010288:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 801028a:	697b      	ldr	r3, [r7, #20]
 801028c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8010290:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010292:	687b      	ldr	r3, [r7, #4]
 8010294:	4a16      	ldr	r2, [pc, #88]	@ (80102f0 <TIM_OC3_SetConfig+0xe0>)
 8010296:	4293      	cmp	r3, r2
 8010298:	d003      	beq.n	80102a2 <TIM_OC3_SetConfig+0x92>
 801029a:	687b      	ldr	r3, [r7, #4]
 801029c:	4a15      	ldr	r2, [pc, #84]	@ (80102f4 <TIM_OC3_SetConfig+0xe4>)
 801029e:	4293      	cmp	r3, r2
 80102a0:	d113      	bne.n	80102ca <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80102a2:	693b      	ldr	r3, [r7, #16]
 80102a4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80102a8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80102aa:	693b      	ldr	r3, [r7, #16]
 80102ac:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80102b0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80102b2:	683b      	ldr	r3, [r7, #0]
 80102b4:	695b      	ldr	r3, [r3, #20]
 80102b6:	011b      	lsls	r3, r3, #4
 80102b8:	693a      	ldr	r2, [r7, #16]
 80102ba:	4313      	orrs	r3, r2
 80102bc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80102be:	683b      	ldr	r3, [r7, #0]
 80102c0:	699b      	ldr	r3, [r3, #24]
 80102c2:	011b      	lsls	r3, r3, #4
 80102c4:	693a      	ldr	r2, [r7, #16]
 80102c6:	4313      	orrs	r3, r2
 80102c8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80102ca:	687b      	ldr	r3, [r7, #4]
 80102cc:	693a      	ldr	r2, [r7, #16]
 80102ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80102d0:	687b      	ldr	r3, [r7, #4]
 80102d2:	68fa      	ldr	r2, [r7, #12]
 80102d4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80102d6:	683b      	ldr	r3, [r7, #0]
 80102d8:	685a      	ldr	r2, [r3, #4]
 80102da:	687b      	ldr	r3, [r7, #4]
 80102dc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80102de:	687b      	ldr	r3, [r7, #4]
 80102e0:	697a      	ldr	r2, [r7, #20]
 80102e2:	621a      	str	r2, [r3, #32]
}
 80102e4:	bf00      	nop
 80102e6:	371c      	adds	r7, #28
 80102e8:	46bd      	mov	sp, r7
 80102ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102ee:	4770      	bx	lr
 80102f0:	40010000 	.word	0x40010000
 80102f4:	40010400 	.word	0x40010400

080102f8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80102f8:	b480      	push	{r7}
 80102fa:	b087      	sub	sp, #28
 80102fc:	af00      	add	r7, sp, #0
 80102fe:	6078      	str	r0, [r7, #4]
 8010300:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8010302:	687b      	ldr	r3, [r7, #4]
 8010304:	6a1b      	ldr	r3, [r3, #32]
 8010306:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8010308:	687b      	ldr	r3, [r7, #4]
 801030a:	6a1b      	ldr	r3, [r3, #32]
 801030c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8010310:	687b      	ldr	r3, [r7, #4]
 8010312:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010314:	687b      	ldr	r3, [r7, #4]
 8010316:	685b      	ldr	r3, [r3, #4]
 8010318:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 801031a:	687b      	ldr	r3, [r7, #4]
 801031c:	69db      	ldr	r3, [r3, #28]
 801031e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8010320:	68fb      	ldr	r3, [r7, #12]
 8010322:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010326:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8010328:	68fb      	ldr	r3, [r7, #12]
 801032a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 801032e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8010330:	683b      	ldr	r3, [r7, #0]
 8010332:	681b      	ldr	r3, [r3, #0]
 8010334:	021b      	lsls	r3, r3, #8
 8010336:	68fa      	ldr	r2, [r7, #12]
 8010338:	4313      	orrs	r3, r2
 801033a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 801033c:	693b      	ldr	r3, [r7, #16]
 801033e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8010342:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8010344:	683b      	ldr	r3, [r7, #0]
 8010346:	689b      	ldr	r3, [r3, #8]
 8010348:	031b      	lsls	r3, r3, #12
 801034a:	693a      	ldr	r2, [r7, #16]
 801034c:	4313      	orrs	r3, r2
 801034e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010350:	687b      	ldr	r3, [r7, #4]
 8010352:	4a12      	ldr	r2, [pc, #72]	@ (801039c <TIM_OC4_SetConfig+0xa4>)
 8010354:	4293      	cmp	r3, r2
 8010356:	d003      	beq.n	8010360 <TIM_OC4_SetConfig+0x68>
 8010358:	687b      	ldr	r3, [r7, #4]
 801035a:	4a11      	ldr	r2, [pc, #68]	@ (80103a0 <TIM_OC4_SetConfig+0xa8>)
 801035c:	4293      	cmp	r3, r2
 801035e:	d109      	bne.n	8010374 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8010360:	697b      	ldr	r3, [r7, #20]
 8010362:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8010366:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8010368:	683b      	ldr	r3, [r7, #0]
 801036a:	695b      	ldr	r3, [r3, #20]
 801036c:	019b      	lsls	r3, r3, #6
 801036e:	697a      	ldr	r2, [r7, #20]
 8010370:	4313      	orrs	r3, r2
 8010372:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010374:	687b      	ldr	r3, [r7, #4]
 8010376:	697a      	ldr	r2, [r7, #20]
 8010378:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 801037a:	687b      	ldr	r3, [r7, #4]
 801037c:	68fa      	ldr	r2, [r7, #12]
 801037e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8010380:	683b      	ldr	r3, [r7, #0]
 8010382:	685a      	ldr	r2, [r3, #4]
 8010384:	687b      	ldr	r3, [r7, #4]
 8010386:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010388:	687b      	ldr	r3, [r7, #4]
 801038a:	693a      	ldr	r2, [r7, #16]
 801038c:	621a      	str	r2, [r3, #32]
}
 801038e:	bf00      	nop
 8010390:	371c      	adds	r7, #28
 8010392:	46bd      	mov	sp, r7
 8010394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010398:	4770      	bx	lr
 801039a:	bf00      	nop
 801039c:	40010000 	.word	0x40010000
 80103a0:	40010400 	.word	0x40010400

080103a4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80103a4:	b480      	push	{r7}
 80103a6:	b087      	sub	sp, #28
 80103a8:	af00      	add	r7, sp, #0
 80103aa:	60f8      	str	r0, [r7, #12]
 80103ac:	60b9      	str	r1, [r7, #8]
 80103ae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80103b0:	68fb      	ldr	r3, [r7, #12]
 80103b2:	6a1b      	ldr	r3, [r3, #32]
 80103b4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80103b6:	68fb      	ldr	r3, [r7, #12]
 80103b8:	6a1b      	ldr	r3, [r3, #32]
 80103ba:	f023 0201 	bic.w	r2, r3, #1
 80103be:	68fb      	ldr	r3, [r7, #12]
 80103c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80103c2:	68fb      	ldr	r3, [r7, #12]
 80103c4:	699b      	ldr	r3, [r3, #24]
 80103c6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80103c8:	693b      	ldr	r3, [r7, #16]
 80103ca:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80103ce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80103d0:	687b      	ldr	r3, [r7, #4]
 80103d2:	011b      	lsls	r3, r3, #4
 80103d4:	693a      	ldr	r2, [r7, #16]
 80103d6:	4313      	orrs	r3, r2
 80103d8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80103da:	697b      	ldr	r3, [r7, #20]
 80103dc:	f023 030a 	bic.w	r3, r3, #10
 80103e0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80103e2:	697a      	ldr	r2, [r7, #20]
 80103e4:	68bb      	ldr	r3, [r7, #8]
 80103e6:	4313      	orrs	r3, r2
 80103e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80103ea:	68fb      	ldr	r3, [r7, #12]
 80103ec:	693a      	ldr	r2, [r7, #16]
 80103ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80103f0:	68fb      	ldr	r3, [r7, #12]
 80103f2:	697a      	ldr	r2, [r7, #20]
 80103f4:	621a      	str	r2, [r3, #32]
}
 80103f6:	bf00      	nop
 80103f8:	371c      	adds	r7, #28
 80103fa:	46bd      	mov	sp, r7
 80103fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010400:	4770      	bx	lr

08010402 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8010402:	b480      	push	{r7}
 8010404:	b087      	sub	sp, #28
 8010406:	af00      	add	r7, sp, #0
 8010408:	60f8      	str	r0, [r7, #12]
 801040a:	60b9      	str	r1, [r7, #8]
 801040c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 801040e:	68fb      	ldr	r3, [r7, #12]
 8010410:	6a1b      	ldr	r3, [r3, #32]
 8010412:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8010414:	68fb      	ldr	r3, [r7, #12]
 8010416:	6a1b      	ldr	r3, [r3, #32]
 8010418:	f023 0210 	bic.w	r2, r3, #16
 801041c:	68fb      	ldr	r3, [r7, #12]
 801041e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8010420:	68fb      	ldr	r3, [r7, #12]
 8010422:	699b      	ldr	r3, [r3, #24]
 8010424:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8010426:	693b      	ldr	r3, [r7, #16]
 8010428:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 801042c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 801042e:	687b      	ldr	r3, [r7, #4]
 8010430:	031b      	lsls	r3, r3, #12
 8010432:	693a      	ldr	r2, [r7, #16]
 8010434:	4313      	orrs	r3, r2
 8010436:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8010438:	697b      	ldr	r3, [r7, #20]
 801043a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 801043e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8010440:	68bb      	ldr	r3, [r7, #8]
 8010442:	011b      	lsls	r3, r3, #4
 8010444:	697a      	ldr	r2, [r7, #20]
 8010446:	4313      	orrs	r3, r2
 8010448:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 801044a:	68fb      	ldr	r3, [r7, #12]
 801044c:	693a      	ldr	r2, [r7, #16]
 801044e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8010450:	68fb      	ldr	r3, [r7, #12]
 8010452:	697a      	ldr	r2, [r7, #20]
 8010454:	621a      	str	r2, [r3, #32]
}
 8010456:	bf00      	nop
 8010458:	371c      	adds	r7, #28
 801045a:	46bd      	mov	sp, r7
 801045c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010460:	4770      	bx	lr

08010462 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8010462:	b480      	push	{r7}
 8010464:	b085      	sub	sp, #20
 8010466:	af00      	add	r7, sp, #0
 8010468:	6078      	str	r0, [r7, #4]
 801046a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 801046c:	687b      	ldr	r3, [r7, #4]
 801046e:	689b      	ldr	r3, [r3, #8]
 8010470:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8010472:	68fb      	ldr	r3, [r7, #12]
 8010474:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010478:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 801047a:	683a      	ldr	r2, [r7, #0]
 801047c:	68fb      	ldr	r3, [r7, #12]
 801047e:	4313      	orrs	r3, r2
 8010480:	f043 0307 	orr.w	r3, r3, #7
 8010484:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8010486:	687b      	ldr	r3, [r7, #4]
 8010488:	68fa      	ldr	r2, [r7, #12]
 801048a:	609a      	str	r2, [r3, #8]
}
 801048c:	bf00      	nop
 801048e:	3714      	adds	r7, #20
 8010490:	46bd      	mov	sp, r7
 8010492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010496:	4770      	bx	lr

08010498 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8010498:	b480      	push	{r7}
 801049a:	b087      	sub	sp, #28
 801049c:	af00      	add	r7, sp, #0
 801049e:	60f8      	str	r0, [r7, #12]
 80104a0:	60b9      	str	r1, [r7, #8]
 80104a2:	607a      	str	r2, [r7, #4]
 80104a4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80104a6:	68fb      	ldr	r3, [r7, #12]
 80104a8:	689b      	ldr	r3, [r3, #8]
 80104aa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80104ac:	697b      	ldr	r3, [r7, #20]
 80104ae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80104b2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80104b4:	683b      	ldr	r3, [r7, #0]
 80104b6:	021a      	lsls	r2, r3, #8
 80104b8:	687b      	ldr	r3, [r7, #4]
 80104ba:	431a      	orrs	r2, r3
 80104bc:	68bb      	ldr	r3, [r7, #8]
 80104be:	4313      	orrs	r3, r2
 80104c0:	697a      	ldr	r2, [r7, #20]
 80104c2:	4313      	orrs	r3, r2
 80104c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80104c6:	68fb      	ldr	r3, [r7, #12]
 80104c8:	697a      	ldr	r2, [r7, #20]
 80104ca:	609a      	str	r2, [r3, #8]
}
 80104cc:	bf00      	nop
 80104ce:	371c      	adds	r7, #28
 80104d0:	46bd      	mov	sp, r7
 80104d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104d6:	4770      	bx	lr

080104d8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80104d8:	b480      	push	{r7}
 80104da:	b087      	sub	sp, #28
 80104dc:	af00      	add	r7, sp, #0
 80104de:	60f8      	str	r0, [r7, #12]
 80104e0:	60b9      	str	r1, [r7, #8]
 80104e2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80104e4:	68bb      	ldr	r3, [r7, #8]
 80104e6:	f003 031f 	and.w	r3, r3, #31
 80104ea:	2201      	movs	r2, #1
 80104ec:	fa02 f303 	lsl.w	r3, r2, r3
 80104f0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80104f2:	68fb      	ldr	r3, [r7, #12]
 80104f4:	6a1a      	ldr	r2, [r3, #32]
 80104f6:	697b      	ldr	r3, [r7, #20]
 80104f8:	43db      	mvns	r3, r3
 80104fa:	401a      	ands	r2, r3
 80104fc:	68fb      	ldr	r3, [r7, #12]
 80104fe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8010500:	68fb      	ldr	r3, [r7, #12]
 8010502:	6a1a      	ldr	r2, [r3, #32]
 8010504:	68bb      	ldr	r3, [r7, #8]
 8010506:	f003 031f 	and.w	r3, r3, #31
 801050a:	6879      	ldr	r1, [r7, #4]
 801050c:	fa01 f303 	lsl.w	r3, r1, r3
 8010510:	431a      	orrs	r2, r3
 8010512:	68fb      	ldr	r3, [r7, #12]
 8010514:	621a      	str	r2, [r3, #32]
}
 8010516:	bf00      	nop
 8010518:	371c      	adds	r7, #28
 801051a:	46bd      	mov	sp, r7
 801051c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010520:	4770      	bx	lr
	...

08010524 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8010524:	b480      	push	{r7}
 8010526:	b085      	sub	sp, #20
 8010528:	af00      	add	r7, sp, #0
 801052a:	6078      	str	r0, [r7, #4]
 801052c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 801052e:	687b      	ldr	r3, [r7, #4]
 8010530:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8010534:	2b01      	cmp	r3, #1
 8010536:	d101      	bne.n	801053c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8010538:	2302      	movs	r3, #2
 801053a:	e05a      	b.n	80105f2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 801053c:	687b      	ldr	r3, [r7, #4]
 801053e:	2201      	movs	r2, #1
 8010540:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8010544:	687b      	ldr	r3, [r7, #4]
 8010546:	2202      	movs	r2, #2
 8010548:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 801054c:	687b      	ldr	r3, [r7, #4]
 801054e:	681b      	ldr	r3, [r3, #0]
 8010550:	685b      	ldr	r3, [r3, #4]
 8010552:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8010554:	687b      	ldr	r3, [r7, #4]
 8010556:	681b      	ldr	r3, [r3, #0]
 8010558:	689b      	ldr	r3, [r3, #8]
 801055a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 801055c:	68fb      	ldr	r3, [r7, #12]
 801055e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010562:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8010564:	683b      	ldr	r3, [r7, #0]
 8010566:	681b      	ldr	r3, [r3, #0]
 8010568:	68fa      	ldr	r2, [r7, #12]
 801056a:	4313      	orrs	r3, r2
 801056c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 801056e:	687b      	ldr	r3, [r7, #4]
 8010570:	681b      	ldr	r3, [r3, #0]
 8010572:	68fa      	ldr	r2, [r7, #12]
 8010574:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010576:	687b      	ldr	r3, [r7, #4]
 8010578:	681b      	ldr	r3, [r3, #0]
 801057a:	4a21      	ldr	r2, [pc, #132]	@ (8010600 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 801057c:	4293      	cmp	r3, r2
 801057e:	d022      	beq.n	80105c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8010580:	687b      	ldr	r3, [r7, #4]
 8010582:	681b      	ldr	r3, [r3, #0]
 8010584:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010588:	d01d      	beq.n	80105c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 801058a:	687b      	ldr	r3, [r7, #4]
 801058c:	681b      	ldr	r3, [r3, #0]
 801058e:	4a1d      	ldr	r2, [pc, #116]	@ (8010604 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8010590:	4293      	cmp	r3, r2
 8010592:	d018      	beq.n	80105c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8010594:	687b      	ldr	r3, [r7, #4]
 8010596:	681b      	ldr	r3, [r3, #0]
 8010598:	4a1b      	ldr	r2, [pc, #108]	@ (8010608 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 801059a:	4293      	cmp	r3, r2
 801059c:	d013      	beq.n	80105c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 801059e:	687b      	ldr	r3, [r7, #4]
 80105a0:	681b      	ldr	r3, [r3, #0]
 80105a2:	4a1a      	ldr	r2, [pc, #104]	@ (801060c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80105a4:	4293      	cmp	r3, r2
 80105a6:	d00e      	beq.n	80105c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80105a8:	687b      	ldr	r3, [r7, #4]
 80105aa:	681b      	ldr	r3, [r3, #0]
 80105ac:	4a18      	ldr	r2, [pc, #96]	@ (8010610 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80105ae:	4293      	cmp	r3, r2
 80105b0:	d009      	beq.n	80105c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80105b2:	687b      	ldr	r3, [r7, #4]
 80105b4:	681b      	ldr	r3, [r3, #0]
 80105b6:	4a17      	ldr	r2, [pc, #92]	@ (8010614 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80105b8:	4293      	cmp	r3, r2
 80105ba:	d004      	beq.n	80105c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80105bc:	687b      	ldr	r3, [r7, #4]
 80105be:	681b      	ldr	r3, [r3, #0]
 80105c0:	4a15      	ldr	r2, [pc, #84]	@ (8010618 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80105c2:	4293      	cmp	r3, r2
 80105c4:	d10c      	bne.n	80105e0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80105c6:	68bb      	ldr	r3, [r7, #8]
 80105c8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80105cc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80105ce:	683b      	ldr	r3, [r7, #0]
 80105d0:	685b      	ldr	r3, [r3, #4]
 80105d2:	68ba      	ldr	r2, [r7, #8]
 80105d4:	4313      	orrs	r3, r2
 80105d6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80105d8:	687b      	ldr	r3, [r7, #4]
 80105da:	681b      	ldr	r3, [r3, #0]
 80105dc:	68ba      	ldr	r2, [r7, #8]
 80105de:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80105e0:	687b      	ldr	r3, [r7, #4]
 80105e2:	2201      	movs	r2, #1
 80105e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80105e8:	687b      	ldr	r3, [r7, #4]
 80105ea:	2200      	movs	r2, #0
 80105ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80105f0:	2300      	movs	r3, #0
}
 80105f2:	4618      	mov	r0, r3
 80105f4:	3714      	adds	r7, #20
 80105f6:	46bd      	mov	sp, r7
 80105f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105fc:	4770      	bx	lr
 80105fe:	bf00      	nop
 8010600:	40010000 	.word	0x40010000
 8010604:	40000400 	.word	0x40000400
 8010608:	40000800 	.word	0x40000800
 801060c:	40000c00 	.word	0x40000c00
 8010610:	40010400 	.word	0x40010400
 8010614:	40014000 	.word	0x40014000
 8010618:	40001800 	.word	0x40001800

0801061c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 801061c:	b480      	push	{r7}
 801061e:	b085      	sub	sp, #20
 8010620:	af00      	add	r7, sp, #0
 8010622:	6078      	str	r0, [r7, #4]
 8010624:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8010626:	2300      	movs	r3, #0
 8010628:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 801062a:	687b      	ldr	r3, [r7, #4]
 801062c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8010630:	2b01      	cmp	r3, #1
 8010632:	d101      	bne.n	8010638 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8010634:	2302      	movs	r3, #2
 8010636:	e03d      	b.n	80106b4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8010638:	687b      	ldr	r3, [r7, #4]
 801063a:	2201      	movs	r2, #1
 801063c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8010640:	68fb      	ldr	r3, [r7, #12]
 8010642:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8010646:	683b      	ldr	r3, [r7, #0]
 8010648:	68db      	ldr	r3, [r3, #12]
 801064a:	4313      	orrs	r3, r2
 801064c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 801064e:	68fb      	ldr	r3, [r7, #12]
 8010650:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8010654:	683b      	ldr	r3, [r7, #0]
 8010656:	689b      	ldr	r3, [r3, #8]
 8010658:	4313      	orrs	r3, r2
 801065a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 801065c:	68fb      	ldr	r3, [r7, #12]
 801065e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8010662:	683b      	ldr	r3, [r7, #0]
 8010664:	685b      	ldr	r3, [r3, #4]
 8010666:	4313      	orrs	r3, r2
 8010668:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 801066a:	68fb      	ldr	r3, [r7, #12]
 801066c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8010670:	683b      	ldr	r3, [r7, #0]
 8010672:	681b      	ldr	r3, [r3, #0]
 8010674:	4313      	orrs	r3, r2
 8010676:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8010678:	68fb      	ldr	r3, [r7, #12]
 801067a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 801067e:	683b      	ldr	r3, [r7, #0]
 8010680:	691b      	ldr	r3, [r3, #16]
 8010682:	4313      	orrs	r3, r2
 8010684:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8010686:	68fb      	ldr	r3, [r7, #12]
 8010688:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 801068c:	683b      	ldr	r3, [r7, #0]
 801068e:	695b      	ldr	r3, [r3, #20]
 8010690:	4313      	orrs	r3, r2
 8010692:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8010694:	68fb      	ldr	r3, [r7, #12]
 8010696:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 801069a:	683b      	ldr	r3, [r7, #0]
 801069c:	69db      	ldr	r3, [r3, #28]
 801069e:	4313      	orrs	r3, r2
 80106a0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80106a2:	687b      	ldr	r3, [r7, #4]
 80106a4:	681b      	ldr	r3, [r3, #0]
 80106a6:	68fa      	ldr	r2, [r7, #12]
 80106a8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80106aa:	687b      	ldr	r3, [r7, #4]
 80106ac:	2200      	movs	r2, #0
 80106ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80106b2:	2300      	movs	r3, #0
}
 80106b4:	4618      	mov	r0, r3
 80106b6:	3714      	adds	r7, #20
 80106b8:	46bd      	mov	sp, r7
 80106ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106be:	4770      	bx	lr

080106c0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80106c0:	b580      	push	{r7, lr}
 80106c2:	b082      	sub	sp, #8
 80106c4:	af00      	add	r7, sp, #0
 80106c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80106c8:	687b      	ldr	r3, [r7, #4]
 80106ca:	2b00      	cmp	r3, #0
 80106cc:	d101      	bne.n	80106d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80106ce:	2301      	movs	r3, #1
 80106d0:	e042      	b.n	8010758 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80106d2:	687b      	ldr	r3, [r7, #4]
 80106d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80106d8:	b2db      	uxtb	r3, r3
 80106da:	2b00      	cmp	r3, #0
 80106dc:	d106      	bne.n	80106ec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80106de:	687b      	ldr	r3, [r7, #4]
 80106e0:	2200      	movs	r2, #0
 80106e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80106e6:	6878      	ldr	r0, [r7, #4]
 80106e8:	f7fc fb7c 	bl	800cde4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80106ec:	687b      	ldr	r3, [r7, #4]
 80106ee:	2224      	movs	r2, #36	@ 0x24
 80106f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80106f4:	687b      	ldr	r3, [r7, #4]
 80106f6:	681b      	ldr	r3, [r3, #0]
 80106f8:	68da      	ldr	r2, [r3, #12]
 80106fa:	687b      	ldr	r3, [r7, #4]
 80106fc:	681b      	ldr	r3, [r3, #0]
 80106fe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8010702:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8010704:	6878      	ldr	r0, [r7, #4]
 8010706:	f000 fddb 	bl	80112c0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 801070a:	687b      	ldr	r3, [r7, #4]
 801070c:	681b      	ldr	r3, [r3, #0]
 801070e:	691a      	ldr	r2, [r3, #16]
 8010710:	687b      	ldr	r3, [r7, #4]
 8010712:	681b      	ldr	r3, [r3, #0]
 8010714:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8010718:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 801071a:	687b      	ldr	r3, [r7, #4]
 801071c:	681b      	ldr	r3, [r3, #0]
 801071e:	695a      	ldr	r2, [r3, #20]
 8010720:	687b      	ldr	r3, [r7, #4]
 8010722:	681b      	ldr	r3, [r3, #0]
 8010724:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8010728:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 801072a:	687b      	ldr	r3, [r7, #4]
 801072c:	681b      	ldr	r3, [r3, #0]
 801072e:	68da      	ldr	r2, [r3, #12]
 8010730:	687b      	ldr	r3, [r7, #4]
 8010732:	681b      	ldr	r3, [r3, #0]
 8010734:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8010738:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801073a:	687b      	ldr	r3, [r7, #4]
 801073c:	2200      	movs	r2, #0
 801073e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8010740:	687b      	ldr	r3, [r7, #4]
 8010742:	2220      	movs	r2, #32
 8010744:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8010748:	687b      	ldr	r3, [r7, #4]
 801074a:	2220      	movs	r2, #32
 801074c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010750:	687b      	ldr	r3, [r7, #4]
 8010752:	2200      	movs	r2, #0
 8010754:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8010756:	2300      	movs	r3, #0
}
 8010758:	4618      	mov	r0, r3
 801075a:	3708      	adds	r7, #8
 801075c:	46bd      	mov	sp, r7
 801075e:	bd80      	pop	{r7, pc}

08010760 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8010760:	b580      	push	{r7, lr}
 8010762:	b08a      	sub	sp, #40	@ 0x28
 8010764:	af02      	add	r7, sp, #8
 8010766:	60f8      	str	r0, [r7, #12]
 8010768:	60b9      	str	r1, [r7, #8]
 801076a:	603b      	str	r3, [r7, #0]
 801076c:	4613      	mov	r3, r2
 801076e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8010770:	2300      	movs	r3, #0
 8010772:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8010774:	68fb      	ldr	r3, [r7, #12]
 8010776:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 801077a:	b2db      	uxtb	r3, r3
 801077c:	2b20      	cmp	r3, #32
 801077e:	d175      	bne.n	801086c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8010780:	68bb      	ldr	r3, [r7, #8]
 8010782:	2b00      	cmp	r3, #0
 8010784:	d002      	beq.n	801078c <HAL_UART_Transmit+0x2c>
 8010786:	88fb      	ldrh	r3, [r7, #6]
 8010788:	2b00      	cmp	r3, #0
 801078a:	d101      	bne.n	8010790 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 801078c:	2301      	movs	r3, #1
 801078e:	e06e      	b.n	801086e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010790:	68fb      	ldr	r3, [r7, #12]
 8010792:	2200      	movs	r2, #0
 8010794:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8010796:	68fb      	ldr	r3, [r7, #12]
 8010798:	2221      	movs	r2, #33	@ 0x21
 801079a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 801079e:	f7fc fd57 	bl	800d250 <HAL_GetTick>
 80107a2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80107a4:	68fb      	ldr	r3, [r7, #12]
 80107a6:	88fa      	ldrh	r2, [r7, #6]
 80107a8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80107aa:	68fb      	ldr	r3, [r7, #12]
 80107ac:	88fa      	ldrh	r2, [r7, #6]
 80107ae:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80107b0:	68fb      	ldr	r3, [r7, #12]
 80107b2:	689b      	ldr	r3, [r3, #8]
 80107b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80107b8:	d108      	bne.n	80107cc <HAL_UART_Transmit+0x6c>
 80107ba:	68fb      	ldr	r3, [r7, #12]
 80107bc:	691b      	ldr	r3, [r3, #16]
 80107be:	2b00      	cmp	r3, #0
 80107c0:	d104      	bne.n	80107cc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80107c2:	2300      	movs	r3, #0
 80107c4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80107c6:	68bb      	ldr	r3, [r7, #8]
 80107c8:	61bb      	str	r3, [r7, #24]
 80107ca:	e003      	b.n	80107d4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80107cc:	68bb      	ldr	r3, [r7, #8]
 80107ce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80107d0:	2300      	movs	r3, #0
 80107d2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80107d4:	e02e      	b.n	8010834 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80107d6:	683b      	ldr	r3, [r7, #0]
 80107d8:	9300      	str	r3, [sp, #0]
 80107da:	697b      	ldr	r3, [r7, #20]
 80107dc:	2200      	movs	r2, #0
 80107de:	2180      	movs	r1, #128	@ 0x80
 80107e0:	68f8      	ldr	r0, [r7, #12]
 80107e2:	f000 fb3d 	bl	8010e60 <UART_WaitOnFlagUntilTimeout>
 80107e6:	4603      	mov	r3, r0
 80107e8:	2b00      	cmp	r3, #0
 80107ea:	d005      	beq.n	80107f8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80107ec:	68fb      	ldr	r3, [r7, #12]
 80107ee:	2220      	movs	r2, #32
 80107f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80107f4:	2303      	movs	r3, #3
 80107f6:	e03a      	b.n	801086e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80107f8:	69fb      	ldr	r3, [r7, #28]
 80107fa:	2b00      	cmp	r3, #0
 80107fc:	d10b      	bne.n	8010816 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80107fe:	69bb      	ldr	r3, [r7, #24]
 8010800:	881b      	ldrh	r3, [r3, #0]
 8010802:	461a      	mov	r2, r3
 8010804:	68fb      	ldr	r3, [r7, #12]
 8010806:	681b      	ldr	r3, [r3, #0]
 8010808:	f3c2 0208 	ubfx	r2, r2, #0, #9
 801080c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 801080e:	69bb      	ldr	r3, [r7, #24]
 8010810:	3302      	adds	r3, #2
 8010812:	61bb      	str	r3, [r7, #24]
 8010814:	e007      	b.n	8010826 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8010816:	69fb      	ldr	r3, [r7, #28]
 8010818:	781a      	ldrb	r2, [r3, #0]
 801081a:	68fb      	ldr	r3, [r7, #12]
 801081c:	681b      	ldr	r3, [r3, #0]
 801081e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8010820:	69fb      	ldr	r3, [r7, #28]
 8010822:	3301      	adds	r3, #1
 8010824:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8010826:	68fb      	ldr	r3, [r7, #12]
 8010828:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 801082a:	b29b      	uxth	r3, r3
 801082c:	3b01      	subs	r3, #1
 801082e:	b29a      	uxth	r2, r3
 8010830:	68fb      	ldr	r3, [r7, #12]
 8010832:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8010834:	68fb      	ldr	r3, [r7, #12]
 8010836:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8010838:	b29b      	uxth	r3, r3
 801083a:	2b00      	cmp	r3, #0
 801083c:	d1cb      	bne.n	80107d6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 801083e:	683b      	ldr	r3, [r7, #0]
 8010840:	9300      	str	r3, [sp, #0]
 8010842:	697b      	ldr	r3, [r7, #20]
 8010844:	2200      	movs	r2, #0
 8010846:	2140      	movs	r1, #64	@ 0x40
 8010848:	68f8      	ldr	r0, [r7, #12]
 801084a:	f000 fb09 	bl	8010e60 <UART_WaitOnFlagUntilTimeout>
 801084e:	4603      	mov	r3, r0
 8010850:	2b00      	cmp	r3, #0
 8010852:	d005      	beq.n	8010860 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8010854:	68fb      	ldr	r3, [r7, #12]
 8010856:	2220      	movs	r2, #32
 8010858:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 801085c:	2303      	movs	r3, #3
 801085e:	e006      	b.n	801086e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8010860:	68fb      	ldr	r3, [r7, #12]
 8010862:	2220      	movs	r2, #32
 8010864:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8010868:	2300      	movs	r3, #0
 801086a:	e000      	b.n	801086e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 801086c:	2302      	movs	r3, #2
  }
}
 801086e:	4618      	mov	r0, r3
 8010870:	3720      	adds	r7, #32
 8010872:	46bd      	mov	sp, r7
 8010874:	bd80      	pop	{r7, pc}

08010876 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8010876:	b580      	push	{r7, lr}
 8010878:	b084      	sub	sp, #16
 801087a:	af00      	add	r7, sp, #0
 801087c:	60f8      	str	r0, [r7, #12]
 801087e:	60b9      	str	r1, [r7, #8]
 8010880:	4613      	mov	r3, r2
 8010882:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8010884:	68fb      	ldr	r3, [r7, #12]
 8010886:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801088a:	b2db      	uxtb	r3, r3
 801088c:	2b20      	cmp	r3, #32
 801088e:	d112      	bne.n	80108b6 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8010890:	68bb      	ldr	r3, [r7, #8]
 8010892:	2b00      	cmp	r3, #0
 8010894:	d002      	beq.n	801089c <HAL_UART_Receive_IT+0x26>
 8010896:	88fb      	ldrh	r3, [r7, #6]
 8010898:	2b00      	cmp	r3, #0
 801089a:	d101      	bne.n	80108a0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 801089c:	2301      	movs	r3, #1
 801089e:	e00b      	b.n	80108b8 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80108a0:	68fb      	ldr	r3, [r7, #12]
 80108a2:	2200      	movs	r2, #0
 80108a4:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80108a6:	88fb      	ldrh	r3, [r7, #6]
 80108a8:	461a      	mov	r2, r3
 80108aa:	68b9      	ldr	r1, [r7, #8]
 80108ac:	68f8      	ldr	r0, [r7, #12]
 80108ae:	f000 fb30 	bl	8010f12 <UART_Start_Receive_IT>
 80108b2:	4603      	mov	r3, r0
 80108b4:	e000      	b.n	80108b8 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80108b6:	2302      	movs	r3, #2
  }
}
 80108b8:	4618      	mov	r0, r3
 80108ba:	3710      	adds	r7, #16
 80108bc:	46bd      	mov	sp, r7
 80108be:	bd80      	pop	{r7, pc}

080108c0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80108c0:	b580      	push	{r7, lr}
 80108c2:	b0ba      	sub	sp, #232	@ 0xe8
 80108c4:	af00      	add	r7, sp, #0
 80108c6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80108c8:	687b      	ldr	r3, [r7, #4]
 80108ca:	681b      	ldr	r3, [r3, #0]
 80108cc:	681b      	ldr	r3, [r3, #0]
 80108ce:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80108d2:	687b      	ldr	r3, [r7, #4]
 80108d4:	681b      	ldr	r3, [r3, #0]
 80108d6:	68db      	ldr	r3, [r3, #12]
 80108d8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80108dc:	687b      	ldr	r3, [r7, #4]
 80108de:	681b      	ldr	r3, [r3, #0]
 80108e0:	695b      	ldr	r3, [r3, #20]
 80108e2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80108e6:	2300      	movs	r3, #0
 80108e8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80108ec:	2300      	movs	r3, #0
 80108ee:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80108f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80108f6:	f003 030f 	and.w	r3, r3, #15
 80108fa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80108fe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8010902:	2b00      	cmp	r3, #0
 8010904:	d10f      	bne.n	8010926 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8010906:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801090a:	f003 0320 	and.w	r3, r3, #32
 801090e:	2b00      	cmp	r3, #0
 8010910:	d009      	beq.n	8010926 <HAL_UART_IRQHandler+0x66>
 8010912:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010916:	f003 0320 	and.w	r3, r3, #32
 801091a:	2b00      	cmp	r3, #0
 801091c:	d003      	beq.n	8010926 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 801091e:	6878      	ldr	r0, [r7, #4]
 8010920:	f000 fc10 	bl	8011144 <UART_Receive_IT>
      return;
 8010924:	e25b      	b.n	8010dde <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8010926:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 801092a:	2b00      	cmp	r3, #0
 801092c:	f000 80de 	beq.w	8010aec <HAL_UART_IRQHandler+0x22c>
 8010930:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8010934:	f003 0301 	and.w	r3, r3, #1
 8010938:	2b00      	cmp	r3, #0
 801093a:	d106      	bne.n	801094a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 801093c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010940:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8010944:	2b00      	cmp	r3, #0
 8010946:	f000 80d1 	beq.w	8010aec <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 801094a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801094e:	f003 0301 	and.w	r3, r3, #1
 8010952:	2b00      	cmp	r3, #0
 8010954:	d00b      	beq.n	801096e <HAL_UART_IRQHandler+0xae>
 8010956:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801095a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801095e:	2b00      	cmp	r3, #0
 8010960:	d005      	beq.n	801096e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8010962:	687b      	ldr	r3, [r7, #4]
 8010964:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010966:	f043 0201 	orr.w	r2, r3, #1
 801096a:	687b      	ldr	r3, [r7, #4]
 801096c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 801096e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010972:	f003 0304 	and.w	r3, r3, #4
 8010976:	2b00      	cmp	r3, #0
 8010978:	d00b      	beq.n	8010992 <HAL_UART_IRQHandler+0xd2>
 801097a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801097e:	f003 0301 	and.w	r3, r3, #1
 8010982:	2b00      	cmp	r3, #0
 8010984:	d005      	beq.n	8010992 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8010986:	687b      	ldr	r3, [r7, #4]
 8010988:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801098a:	f043 0202 	orr.w	r2, r3, #2
 801098e:	687b      	ldr	r3, [r7, #4]
 8010990:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8010992:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010996:	f003 0302 	and.w	r3, r3, #2
 801099a:	2b00      	cmp	r3, #0
 801099c:	d00b      	beq.n	80109b6 <HAL_UART_IRQHandler+0xf6>
 801099e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80109a2:	f003 0301 	and.w	r3, r3, #1
 80109a6:	2b00      	cmp	r3, #0
 80109a8:	d005      	beq.n	80109b6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80109aa:	687b      	ldr	r3, [r7, #4]
 80109ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80109ae:	f043 0204 	orr.w	r2, r3, #4
 80109b2:	687b      	ldr	r3, [r7, #4]
 80109b4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80109b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80109ba:	f003 0308 	and.w	r3, r3, #8
 80109be:	2b00      	cmp	r3, #0
 80109c0:	d011      	beq.n	80109e6 <HAL_UART_IRQHandler+0x126>
 80109c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80109c6:	f003 0320 	and.w	r3, r3, #32
 80109ca:	2b00      	cmp	r3, #0
 80109cc:	d105      	bne.n	80109da <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80109ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80109d2:	f003 0301 	and.w	r3, r3, #1
 80109d6:	2b00      	cmp	r3, #0
 80109d8:	d005      	beq.n	80109e6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80109da:	687b      	ldr	r3, [r7, #4]
 80109dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80109de:	f043 0208 	orr.w	r2, r3, #8
 80109e2:	687b      	ldr	r3, [r7, #4]
 80109e4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80109e6:	687b      	ldr	r3, [r7, #4]
 80109e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80109ea:	2b00      	cmp	r3, #0
 80109ec:	f000 81f2 	beq.w	8010dd4 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80109f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80109f4:	f003 0320 	and.w	r3, r3, #32
 80109f8:	2b00      	cmp	r3, #0
 80109fa:	d008      	beq.n	8010a0e <HAL_UART_IRQHandler+0x14e>
 80109fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010a00:	f003 0320 	and.w	r3, r3, #32
 8010a04:	2b00      	cmp	r3, #0
 8010a06:	d002      	beq.n	8010a0e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8010a08:	6878      	ldr	r0, [r7, #4]
 8010a0a:	f000 fb9b 	bl	8011144 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8010a0e:	687b      	ldr	r3, [r7, #4]
 8010a10:	681b      	ldr	r3, [r3, #0]
 8010a12:	695b      	ldr	r3, [r3, #20]
 8010a14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010a18:	2b40      	cmp	r3, #64	@ 0x40
 8010a1a:	bf0c      	ite	eq
 8010a1c:	2301      	moveq	r3, #1
 8010a1e:	2300      	movne	r3, #0
 8010a20:	b2db      	uxtb	r3, r3
 8010a22:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8010a26:	687b      	ldr	r3, [r7, #4]
 8010a28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010a2a:	f003 0308 	and.w	r3, r3, #8
 8010a2e:	2b00      	cmp	r3, #0
 8010a30:	d103      	bne.n	8010a3a <HAL_UART_IRQHandler+0x17a>
 8010a32:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8010a36:	2b00      	cmp	r3, #0
 8010a38:	d04f      	beq.n	8010ada <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8010a3a:	6878      	ldr	r0, [r7, #4]
 8010a3c:	f000 faa3 	bl	8010f86 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010a40:	687b      	ldr	r3, [r7, #4]
 8010a42:	681b      	ldr	r3, [r3, #0]
 8010a44:	695b      	ldr	r3, [r3, #20]
 8010a46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010a4a:	2b40      	cmp	r3, #64	@ 0x40
 8010a4c:	d141      	bne.n	8010ad2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010a4e:	687b      	ldr	r3, [r7, #4]
 8010a50:	681b      	ldr	r3, [r3, #0]
 8010a52:	3314      	adds	r3, #20
 8010a54:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010a58:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8010a5c:	e853 3f00 	ldrex	r3, [r3]
 8010a60:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8010a64:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010a68:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010a6c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8010a70:	687b      	ldr	r3, [r7, #4]
 8010a72:	681b      	ldr	r3, [r3, #0]
 8010a74:	3314      	adds	r3, #20
 8010a76:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8010a7a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8010a7e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010a82:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8010a86:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8010a8a:	e841 2300 	strex	r3, r2, [r1]
 8010a8e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8010a92:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8010a96:	2b00      	cmp	r3, #0
 8010a98:	d1d9      	bne.n	8010a4e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8010a9a:	687b      	ldr	r3, [r7, #4]
 8010a9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010a9e:	2b00      	cmp	r3, #0
 8010aa0:	d013      	beq.n	8010aca <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8010aa2:	687b      	ldr	r3, [r7, #4]
 8010aa4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010aa6:	4a7e      	ldr	r2, [pc, #504]	@ (8010ca0 <HAL_UART_IRQHandler+0x3e0>)
 8010aa8:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8010aaa:	687b      	ldr	r3, [r7, #4]
 8010aac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010aae:	4618      	mov	r0, r3
 8010ab0:	f7fc fd7f 	bl	800d5b2 <HAL_DMA_Abort_IT>
 8010ab4:	4603      	mov	r3, r0
 8010ab6:	2b00      	cmp	r3, #0
 8010ab8:	d016      	beq.n	8010ae8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8010aba:	687b      	ldr	r3, [r7, #4]
 8010abc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010abe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010ac0:	687a      	ldr	r2, [r7, #4]
 8010ac2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8010ac4:	4610      	mov	r0, r2
 8010ac6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010ac8:	e00e      	b.n	8010ae8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8010aca:	6878      	ldr	r0, [r7, #4]
 8010acc:	f000 f994 	bl	8010df8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010ad0:	e00a      	b.n	8010ae8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8010ad2:	6878      	ldr	r0, [r7, #4]
 8010ad4:	f000 f990 	bl	8010df8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010ad8:	e006      	b.n	8010ae8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8010ada:	6878      	ldr	r0, [r7, #4]
 8010adc:	f000 f98c 	bl	8010df8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010ae0:	687b      	ldr	r3, [r7, #4]
 8010ae2:	2200      	movs	r2, #0
 8010ae4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8010ae6:	e175      	b.n	8010dd4 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010ae8:	bf00      	nop
    return;
 8010aea:	e173      	b.n	8010dd4 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010aec:	687b      	ldr	r3, [r7, #4]
 8010aee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010af0:	2b01      	cmp	r3, #1
 8010af2:	f040 814f 	bne.w	8010d94 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8010af6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010afa:	f003 0310 	and.w	r3, r3, #16
 8010afe:	2b00      	cmp	r3, #0
 8010b00:	f000 8148 	beq.w	8010d94 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8010b04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010b08:	f003 0310 	and.w	r3, r3, #16
 8010b0c:	2b00      	cmp	r3, #0
 8010b0e:	f000 8141 	beq.w	8010d94 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8010b12:	2300      	movs	r3, #0
 8010b14:	60bb      	str	r3, [r7, #8]
 8010b16:	687b      	ldr	r3, [r7, #4]
 8010b18:	681b      	ldr	r3, [r3, #0]
 8010b1a:	681b      	ldr	r3, [r3, #0]
 8010b1c:	60bb      	str	r3, [r7, #8]
 8010b1e:	687b      	ldr	r3, [r7, #4]
 8010b20:	681b      	ldr	r3, [r3, #0]
 8010b22:	685b      	ldr	r3, [r3, #4]
 8010b24:	60bb      	str	r3, [r7, #8]
 8010b26:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010b28:	687b      	ldr	r3, [r7, #4]
 8010b2a:	681b      	ldr	r3, [r3, #0]
 8010b2c:	695b      	ldr	r3, [r3, #20]
 8010b2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010b32:	2b40      	cmp	r3, #64	@ 0x40
 8010b34:	f040 80b6 	bne.w	8010ca4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8010b38:	687b      	ldr	r3, [r7, #4]
 8010b3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010b3c:	681b      	ldr	r3, [r3, #0]
 8010b3e:	685b      	ldr	r3, [r3, #4]
 8010b40:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8010b44:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8010b48:	2b00      	cmp	r3, #0
 8010b4a:	f000 8145 	beq.w	8010dd8 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8010b4e:	687b      	ldr	r3, [r7, #4]
 8010b50:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8010b52:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8010b56:	429a      	cmp	r2, r3
 8010b58:	f080 813e 	bcs.w	8010dd8 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8010b5c:	687b      	ldr	r3, [r7, #4]
 8010b5e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8010b62:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8010b64:	687b      	ldr	r3, [r7, #4]
 8010b66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010b68:	69db      	ldr	r3, [r3, #28]
 8010b6a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010b6e:	f000 8088 	beq.w	8010c82 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010b72:	687b      	ldr	r3, [r7, #4]
 8010b74:	681b      	ldr	r3, [r3, #0]
 8010b76:	330c      	adds	r3, #12
 8010b78:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010b7c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8010b80:	e853 3f00 	ldrex	r3, [r3]
 8010b84:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8010b88:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8010b8c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8010b90:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8010b94:	687b      	ldr	r3, [r7, #4]
 8010b96:	681b      	ldr	r3, [r3, #0]
 8010b98:	330c      	adds	r3, #12
 8010b9a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8010b9e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8010ba2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010ba6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8010baa:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8010bae:	e841 2300 	strex	r3, r2, [r1]
 8010bb2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8010bb6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010bba:	2b00      	cmp	r3, #0
 8010bbc:	d1d9      	bne.n	8010b72 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010bbe:	687b      	ldr	r3, [r7, #4]
 8010bc0:	681b      	ldr	r3, [r3, #0]
 8010bc2:	3314      	adds	r3, #20
 8010bc4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010bc6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8010bc8:	e853 3f00 	ldrex	r3, [r3]
 8010bcc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8010bce:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8010bd0:	f023 0301 	bic.w	r3, r3, #1
 8010bd4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8010bd8:	687b      	ldr	r3, [r7, #4]
 8010bda:	681b      	ldr	r3, [r3, #0]
 8010bdc:	3314      	adds	r3, #20
 8010bde:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8010be2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8010be6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010be8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8010bea:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8010bee:	e841 2300 	strex	r3, r2, [r1]
 8010bf2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8010bf4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8010bf6:	2b00      	cmp	r3, #0
 8010bf8:	d1e1      	bne.n	8010bbe <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010bfa:	687b      	ldr	r3, [r7, #4]
 8010bfc:	681b      	ldr	r3, [r3, #0]
 8010bfe:	3314      	adds	r3, #20
 8010c00:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010c02:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8010c04:	e853 3f00 	ldrex	r3, [r3]
 8010c08:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8010c0a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010c0c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010c10:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8010c14:	687b      	ldr	r3, [r7, #4]
 8010c16:	681b      	ldr	r3, [r3, #0]
 8010c18:	3314      	adds	r3, #20
 8010c1a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8010c1e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8010c20:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010c22:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8010c24:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8010c26:	e841 2300 	strex	r3, r2, [r1]
 8010c2a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8010c2c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010c2e:	2b00      	cmp	r3, #0
 8010c30:	d1e3      	bne.n	8010bfa <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8010c32:	687b      	ldr	r3, [r7, #4]
 8010c34:	2220      	movs	r2, #32
 8010c36:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010c3a:	687b      	ldr	r3, [r7, #4]
 8010c3c:	2200      	movs	r2, #0
 8010c3e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010c40:	687b      	ldr	r3, [r7, #4]
 8010c42:	681b      	ldr	r3, [r3, #0]
 8010c44:	330c      	adds	r3, #12
 8010c46:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010c48:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010c4a:	e853 3f00 	ldrex	r3, [r3]
 8010c4e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8010c50:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010c52:	f023 0310 	bic.w	r3, r3, #16
 8010c56:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8010c5a:	687b      	ldr	r3, [r7, #4]
 8010c5c:	681b      	ldr	r3, [r3, #0]
 8010c5e:	330c      	adds	r3, #12
 8010c60:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8010c64:	65ba      	str	r2, [r7, #88]	@ 0x58
 8010c66:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010c68:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8010c6a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010c6c:	e841 2300 	strex	r3, r2, [r1]
 8010c70:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8010c72:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010c74:	2b00      	cmp	r3, #0
 8010c76:	d1e3      	bne.n	8010c40 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8010c78:	687b      	ldr	r3, [r7, #4]
 8010c7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010c7c:	4618      	mov	r0, r3
 8010c7e:	f7fc fc28 	bl	800d4d2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8010c82:	687b      	ldr	r3, [r7, #4]
 8010c84:	2202      	movs	r2, #2
 8010c86:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8010c88:	687b      	ldr	r3, [r7, #4]
 8010c8a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8010c8c:	687b      	ldr	r3, [r7, #4]
 8010c8e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8010c90:	b29b      	uxth	r3, r3
 8010c92:	1ad3      	subs	r3, r2, r3
 8010c94:	b29b      	uxth	r3, r3
 8010c96:	4619      	mov	r1, r3
 8010c98:	6878      	ldr	r0, [r7, #4]
 8010c9a:	f000 f8b7 	bl	8010e0c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8010c9e:	e09b      	b.n	8010dd8 <HAL_UART_IRQHandler+0x518>
 8010ca0:	0801104d 	.word	0x0801104d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8010ca4:	687b      	ldr	r3, [r7, #4]
 8010ca6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8010ca8:	687b      	ldr	r3, [r7, #4]
 8010caa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8010cac:	b29b      	uxth	r3, r3
 8010cae:	1ad3      	subs	r3, r2, r3
 8010cb0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8010cb4:	687b      	ldr	r3, [r7, #4]
 8010cb6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8010cb8:	b29b      	uxth	r3, r3
 8010cba:	2b00      	cmp	r3, #0
 8010cbc:	f000 808e 	beq.w	8010ddc <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8010cc0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8010cc4:	2b00      	cmp	r3, #0
 8010cc6:	f000 8089 	beq.w	8010ddc <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8010cca:	687b      	ldr	r3, [r7, #4]
 8010ccc:	681b      	ldr	r3, [r3, #0]
 8010cce:	330c      	adds	r3, #12
 8010cd0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010cd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010cd4:	e853 3f00 	ldrex	r3, [r3]
 8010cd8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010cda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010cdc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010ce0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8010ce4:	687b      	ldr	r3, [r7, #4]
 8010ce6:	681b      	ldr	r3, [r3, #0]
 8010ce8:	330c      	adds	r3, #12
 8010cea:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8010cee:	647a      	str	r2, [r7, #68]	@ 0x44
 8010cf0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010cf2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010cf4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010cf6:	e841 2300 	strex	r3, r2, [r1]
 8010cfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010cfc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010cfe:	2b00      	cmp	r3, #0
 8010d00:	d1e3      	bne.n	8010cca <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010d02:	687b      	ldr	r3, [r7, #4]
 8010d04:	681b      	ldr	r3, [r3, #0]
 8010d06:	3314      	adds	r3, #20
 8010d08:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010d0c:	e853 3f00 	ldrex	r3, [r3]
 8010d10:	623b      	str	r3, [r7, #32]
   return(result);
 8010d12:	6a3b      	ldr	r3, [r7, #32]
 8010d14:	f023 0301 	bic.w	r3, r3, #1
 8010d18:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8010d1c:	687b      	ldr	r3, [r7, #4]
 8010d1e:	681b      	ldr	r3, [r3, #0]
 8010d20:	3314      	adds	r3, #20
 8010d22:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8010d26:	633a      	str	r2, [r7, #48]	@ 0x30
 8010d28:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010d2a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010d2c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010d2e:	e841 2300 	strex	r3, r2, [r1]
 8010d32:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010d34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010d36:	2b00      	cmp	r3, #0
 8010d38:	d1e3      	bne.n	8010d02 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8010d3a:	687b      	ldr	r3, [r7, #4]
 8010d3c:	2220      	movs	r2, #32
 8010d3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010d42:	687b      	ldr	r3, [r7, #4]
 8010d44:	2200      	movs	r2, #0
 8010d46:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010d48:	687b      	ldr	r3, [r7, #4]
 8010d4a:	681b      	ldr	r3, [r3, #0]
 8010d4c:	330c      	adds	r3, #12
 8010d4e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010d50:	693b      	ldr	r3, [r7, #16]
 8010d52:	e853 3f00 	ldrex	r3, [r3]
 8010d56:	60fb      	str	r3, [r7, #12]
   return(result);
 8010d58:	68fb      	ldr	r3, [r7, #12]
 8010d5a:	f023 0310 	bic.w	r3, r3, #16
 8010d5e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8010d62:	687b      	ldr	r3, [r7, #4]
 8010d64:	681b      	ldr	r3, [r3, #0]
 8010d66:	330c      	adds	r3, #12
 8010d68:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8010d6c:	61fa      	str	r2, [r7, #28]
 8010d6e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010d70:	69b9      	ldr	r1, [r7, #24]
 8010d72:	69fa      	ldr	r2, [r7, #28]
 8010d74:	e841 2300 	strex	r3, r2, [r1]
 8010d78:	617b      	str	r3, [r7, #20]
   return(result);
 8010d7a:	697b      	ldr	r3, [r7, #20]
 8010d7c:	2b00      	cmp	r3, #0
 8010d7e:	d1e3      	bne.n	8010d48 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8010d80:	687b      	ldr	r3, [r7, #4]
 8010d82:	2202      	movs	r2, #2
 8010d84:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8010d86:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8010d8a:	4619      	mov	r1, r3
 8010d8c:	6878      	ldr	r0, [r7, #4]
 8010d8e:	f000 f83d 	bl	8010e0c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8010d92:	e023      	b.n	8010ddc <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8010d94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010d98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010d9c:	2b00      	cmp	r3, #0
 8010d9e:	d009      	beq.n	8010db4 <HAL_UART_IRQHandler+0x4f4>
 8010da0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010da4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010da8:	2b00      	cmp	r3, #0
 8010daa:	d003      	beq.n	8010db4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8010dac:	6878      	ldr	r0, [r7, #4]
 8010dae:	f000 f961 	bl	8011074 <UART_Transmit_IT>
    return;
 8010db2:	e014      	b.n	8010dde <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8010db4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010db8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010dbc:	2b00      	cmp	r3, #0
 8010dbe:	d00e      	beq.n	8010dde <HAL_UART_IRQHandler+0x51e>
 8010dc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010dc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010dc8:	2b00      	cmp	r3, #0
 8010dca:	d008      	beq.n	8010dde <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8010dcc:	6878      	ldr	r0, [r7, #4]
 8010dce:	f000 f9a1 	bl	8011114 <UART_EndTransmit_IT>
    return;
 8010dd2:	e004      	b.n	8010dde <HAL_UART_IRQHandler+0x51e>
    return;
 8010dd4:	bf00      	nop
 8010dd6:	e002      	b.n	8010dde <HAL_UART_IRQHandler+0x51e>
      return;
 8010dd8:	bf00      	nop
 8010dda:	e000      	b.n	8010dde <HAL_UART_IRQHandler+0x51e>
      return;
 8010ddc:	bf00      	nop
  }
}
 8010dde:	37e8      	adds	r7, #232	@ 0xe8
 8010de0:	46bd      	mov	sp, r7
 8010de2:	bd80      	pop	{r7, pc}

08010de4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8010de4:	b480      	push	{r7}
 8010de6:	b083      	sub	sp, #12
 8010de8:	af00      	add	r7, sp, #0
 8010dea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8010dec:	bf00      	nop
 8010dee:	370c      	adds	r7, #12
 8010df0:	46bd      	mov	sp, r7
 8010df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010df6:	4770      	bx	lr

08010df8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8010df8:	b480      	push	{r7}
 8010dfa:	b083      	sub	sp, #12
 8010dfc:	af00      	add	r7, sp, #0
 8010dfe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8010e00:	bf00      	nop
 8010e02:	370c      	adds	r7, #12
 8010e04:	46bd      	mov	sp, r7
 8010e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e0a:	4770      	bx	lr

08010e0c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8010e0c:	b480      	push	{r7}
 8010e0e:	b083      	sub	sp, #12
 8010e10:	af00      	add	r7, sp, #0
 8010e12:	6078      	str	r0, [r7, #4]
 8010e14:	460b      	mov	r3, r1
 8010e16:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8010e18:	bf00      	nop
 8010e1a:	370c      	adds	r7, #12
 8010e1c:	46bd      	mov	sp, r7
 8010e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e22:	4770      	bx	lr

08010e24 <HAL_UART_GetState>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(const UART_HandleTypeDef *huart)
{
 8010e24:	b480      	push	{r7}
 8010e26:	b085      	sub	sp, #20
 8010e28:	af00      	add	r7, sp, #0
 8010e2a:	6078      	str	r0, [r7, #4]
  uint32_t temp1 = 0x00U, temp2 = 0x00U;
 8010e2c:	2300      	movs	r3, #0
 8010e2e:	60fb      	str	r3, [r7, #12]
 8010e30:	2300      	movs	r3, #0
 8010e32:	60bb      	str	r3, [r7, #8]
  temp1 = huart->gState;
 8010e34:	687b      	ldr	r3, [r7, #4]
 8010e36:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8010e3a:	b2db      	uxtb	r3, r3
 8010e3c:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 8010e3e:	687b      	ldr	r3, [r7, #4]
 8010e40:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8010e44:	b2db      	uxtb	r3, r3
 8010e46:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 8010e48:	68fb      	ldr	r3, [r7, #12]
 8010e4a:	b2da      	uxtb	r2, r3
 8010e4c:	68bb      	ldr	r3, [r7, #8]
 8010e4e:	b2db      	uxtb	r3, r3
 8010e50:	4313      	orrs	r3, r2
 8010e52:	b2db      	uxtb	r3, r3
}
 8010e54:	4618      	mov	r0, r3
 8010e56:	3714      	adds	r7, #20
 8010e58:	46bd      	mov	sp, r7
 8010e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e5e:	4770      	bx	lr

08010e60 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8010e60:	b580      	push	{r7, lr}
 8010e62:	b086      	sub	sp, #24
 8010e64:	af00      	add	r7, sp, #0
 8010e66:	60f8      	str	r0, [r7, #12]
 8010e68:	60b9      	str	r1, [r7, #8]
 8010e6a:	603b      	str	r3, [r7, #0]
 8010e6c:	4613      	mov	r3, r2
 8010e6e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010e70:	e03b      	b.n	8010eea <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8010e72:	6a3b      	ldr	r3, [r7, #32]
 8010e74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010e78:	d037      	beq.n	8010eea <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010e7a:	f7fc f9e9 	bl	800d250 <HAL_GetTick>
 8010e7e:	4602      	mov	r2, r0
 8010e80:	683b      	ldr	r3, [r7, #0]
 8010e82:	1ad3      	subs	r3, r2, r3
 8010e84:	6a3a      	ldr	r2, [r7, #32]
 8010e86:	429a      	cmp	r2, r3
 8010e88:	d302      	bcc.n	8010e90 <UART_WaitOnFlagUntilTimeout+0x30>
 8010e8a:	6a3b      	ldr	r3, [r7, #32]
 8010e8c:	2b00      	cmp	r3, #0
 8010e8e:	d101      	bne.n	8010e94 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8010e90:	2303      	movs	r3, #3
 8010e92:	e03a      	b.n	8010f0a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8010e94:	68fb      	ldr	r3, [r7, #12]
 8010e96:	681b      	ldr	r3, [r3, #0]
 8010e98:	68db      	ldr	r3, [r3, #12]
 8010e9a:	f003 0304 	and.w	r3, r3, #4
 8010e9e:	2b00      	cmp	r3, #0
 8010ea0:	d023      	beq.n	8010eea <UART_WaitOnFlagUntilTimeout+0x8a>
 8010ea2:	68bb      	ldr	r3, [r7, #8]
 8010ea4:	2b80      	cmp	r3, #128	@ 0x80
 8010ea6:	d020      	beq.n	8010eea <UART_WaitOnFlagUntilTimeout+0x8a>
 8010ea8:	68bb      	ldr	r3, [r7, #8]
 8010eaa:	2b40      	cmp	r3, #64	@ 0x40
 8010eac:	d01d      	beq.n	8010eea <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8010eae:	68fb      	ldr	r3, [r7, #12]
 8010eb0:	681b      	ldr	r3, [r3, #0]
 8010eb2:	681b      	ldr	r3, [r3, #0]
 8010eb4:	f003 0308 	and.w	r3, r3, #8
 8010eb8:	2b08      	cmp	r3, #8
 8010eba:	d116      	bne.n	8010eea <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8010ebc:	2300      	movs	r3, #0
 8010ebe:	617b      	str	r3, [r7, #20]
 8010ec0:	68fb      	ldr	r3, [r7, #12]
 8010ec2:	681b      	ldr	r3, [r3, #0]
 8010ec4:	681b      	ldr	r3, [r3, #0]
 8010ec6:	617b      	str	r3, [r7, #20]
 8010ec8:	68fb      	ldr	r3, [r7, #12]
 8010eca:	681b      	ldr	r3, [r3, #0]
 8010ecc:	685b      	ldr	r3, [r3, #4]
 8010ece:	617b      	str	r3, [r7, #20]
 8010ed0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010ed2:	68f8      	ldr	r0, [r7, #12]
 8010ed4:	f000 f857 	bl	8010f86 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8010ed8:	68fb      	ldr	r3, [r7, #12]
 8010eda:	2208      	movs	r2, #8
 8010edc:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010ede:	68fb      	ldr	r3, [r7, #12]
 8010ee0:	2200      	movs	r2, #0
 8010ee2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8010ee6:	2301      	movs	r3, #1
 8010ee8:	e00f      	b.n	8010f0a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010eea:	68fb      	ldr	r3, [r7, #12]
 8010eec:	681b      	ldr	r3, [r3, #0]
 8010eee:	681a      	ldr	r2, [r3, #0]
 8010ef0:	68bb      	ldr	r3, [r7, #8]
 8010ef2:	4013      	ands	r3, r2
 8010ef4:	68ba      	ldr	r2, [r7, #8]
 8010ef6:	429a      	cmp	r2, r3
 8010ef8:	bf0c      	ite	eq
 8010efa:	2301      	moveq	r3, #1
 8010efc:	2300      	movne	r3, #0
 8010efe:	b2db      	uxtb	r3, r3
 8010f00:	461a      	mov	r2, r3
 8010f02:	79fb      	ldrb	r3, [r7, #7]
 8010f04:	429a      	cmp	r2, r3
 8010f06:	d0b4      	beq.n	8010e72 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8010f08:	2300      	movs	r3, #0
}
 8010f0a:	4618      	mov	r0, r3
 8010f0c:	3718      	adds	r7, #24
 8010f0e:	46bd      	mov	sp, r7
 8010f10:	bd80      	pop	{r7, pc}

08010f12 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8010f12:	b480      	push	{r7}
 8010f14:	b085      	sub	sp, #20
 8010f16:	af00      	add	r7, sp, #0
 8010f18:	60f8      	str	r0, [r7, #12]
 8010f1a:	60b9      	str	r1, [r7, #8]
 8010f1c:	4613      	mov	r3, r2
 8010f1e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8010f20:	68fb      	ldr	r3, [r7, #12]
 8010f22:	68ba      	ldr	r2, [r7, #8]
 8010f24:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8010f26:	68fb      	ldr	r3, [r7, #12]
 8010f28:	88fa      	ldrh	r2, [r7, #6]
 8010f2a:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8010f2c:	68fb      	ldr	r3, [r7, #12]
 8010f2e:	88fa      	ldrh	r2, [r7, #6]
 8010f30:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010f32:	68fb      	ldr	r3, [r7, #12]
 8010f34:	2200      	movs	r2, #0
 8010f36:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8010f38:	68fb      	ldr	r3, [r7, #12]
 8010f3a:	2222      	movs	r2, #34	@ 0x22
 8010f3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8010f40:	68fb      	ldr	r3, [r7, #12]
 8010f42:	691b      	ldr	r3, [r3, #16]
 8010f44:	2b00      	cmp	r3, #0
 8010f46:	d007      	beq.n	8010f58 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8010f48:	68fb      	ldr	r3, [r7, #12]
 8010f4a:	681b      	ldr	r3, [r3, #0]
 8010f4c:	68da      	ldr	r2, [r3, #12]
 8010f4e:	68fb      	ldr	r3, [r7, #12]
 8010f50:	681b      	ldr	r3, [r3, #0]
 8010f52:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8010f56:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8010f58:	68fb      	ldr	r3, [r7, #12]
 8010f5a:	681b      	ldr	r3, [r3, #0]
 8010f5c:	695a      	ldr	r2, [r3, #20]
 8010f5e:	68fb      	ldr	r3, [r7, #12]
 8010f60:	681b      	ldr	r3, [r3, #0]
 8010f62:	f042 0201 	orr.w	r2, r2, #1
 8010f66:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8010f68:	68fb      	ldr	r3, [r7, #12]
 8010f6a:	681b      	ldr	r3, [r3, #0]
 8010f6c:	68da      	ldr	r2, [r3, #12]
 8010f6e:	68fb      	ldr	r3, [r7, #12]
 8010f70:	681b      	ldr	r3, [r3, #0]
 8010f72:	f042 0220 	orr.w	r2, r2, #32
 8010f76:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8010f78:	2300      	movs	r3, #0
}
 8010f7a:	4618      	mov	r0, r3
 8010f7c:	3714      	adds	r7, #20
 8010f7e:	46bd      	mov	sp, r7
 8010f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f84:	4770      	bx	lr

08010f86 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8010f86:	b480      	push	{r7}
 8010f88:	b095      	sub	sp, #84	@ 0x54
 8010f8a:	af00      	add	r7, sp, #0
 8010f8c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8010f8e:	687b      	ldr	r3, [r7, #4]
 8010f90:	681b      	ldr	r3, [r3, #0]
 8010f92:	330c      	adds	r3, #12
 8010f94:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010f96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010f98:	e853 3f00 	ldrex	r3, [r3]
 8010f9c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8010f9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010fa0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010fa4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010fa6:	687b      	ldr	r3, [r7, #4]
 8010fa8:	681b      	ldr	r3, [r3, #0]
 8010faa:	330c      	adds	r3, #12
 8010fac:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8010fae:	643a      	str	r2, [r7, #64]	@ 0x40
 8010fb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010fb2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8010fb4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010fb6:	e841 2300 	strex	r3, r2, [r1]
 8010fba:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010fbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010fbe:	2b00      	cmp	r3, #0
 8010fc0:	d1e5      	bne.n	8010f8e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010fc2:	687b      	ldr	r3, [r7, #4]
 8010fc4:	681b      	ldr	r3, [r3, #0]
 8010fc6:	3314      	adds	r3, #20
 8010fc8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010fca:	6a3b      	ldr	r3, [r7, #32]
 8010fcc:	e853 3f00 	ldrex	r3, [r3]
 8010fd0:	61fb      	str	r3, [r7, #28]
   return(result);
 8010fd2:	69fb      	ldr	r3, [r7, #28]
 8010fd4:	f023 0301 	bic.w	r3, r3, #1
 8010fd8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010fda:	687b      	ldr	r3, [r7, #4]
 8010fdc:	681b      	ldr	r3, [r3, #0]
 8010fde:	3314      	adds	r3, #20
 8010fe0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010fe2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8010fe4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010fe6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010fe8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010fea:	e841 2300 	strex	r3, r2, [r1]
 8010fee:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010ff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ff2:	2b00      	cmp	r3, #0
 8010ff4:	d1e5      	bne.n	8010fc2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010ff6:	687b      	ldr	r3, [r7, #4]
 8010ff8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010ffa:	2b01      	cmp	r3, #1
 8010ffc:	d119      	bne.n	8011032 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010ffe:	687b      	ldr	r3, [r7, #4]
 8011000:	681b      	ldr	r3, [r3, #0]
 8011002:	330c      	adds	r3, #12
 8011004:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011006:	68fb      	ldr	r3, [r7, #12]
 8011008:	e853 3f00 	ldrex	r3, [r3]
 801100c:	60bb      	str	r3, [r7, #8]
   return(result);
 801100e:	68bb      	ldr	r3, [r7, #8]
 8011010:	f023 0310 	bic.w	r3, r3, #16
 8011014:	647b      	str	r3, [r7, #68]	@ 0x44
 8011016:	687b      	ldr	r3, [r7, #4]
 8011018:	681b      	ldr	r3, [r3, #0]
 801101a:	330c      	adds	r3, #12
 801101c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801101e:	61ba      	str	r2, [r7, #24]
 8011020:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011022:	6979      	ldr	r1, [r7, #20]
 8011024:	69ba      	ldr	r2, [r7, #24]
 8011026:	e841 2300 	strex	r3, r2, [r1]
 801102a:	613b      	str	r3, [r7, #16]
   return(result);
 801102c:	693b      	ldr	r3, [r7, #16]
 801102e:	2b00      	cmp	r3, #0
 8011030:	d1e5      	bne.n	8010ffe <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8011032:	687b      	ldr	r3, [r7, #4]
 8011034:	2220      	movs	r2, #32
 8011036:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801103a:	687b      	ldr	r3, [r7, #4]
 801103c:	2200      	movs	r2, #0
 801103e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8011040:	bf00      	nop
 8011042:	3754      	adds	r7, #84	@ 0x54
 8011044:	46bd      	mov	sp, r7
 8011046:	f85d 7b04 	ldr.w	r7, [sp], #4
 801104a:	4770      	bx	lr

0801104c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 801104c:	b580      	push	{r7, lr}
 801104e:	b084      	sub	sp, #16
 8011050:	af00      	add	r7, sp, #0
 8011052:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8011054:	687b      	ldr	r3, [r7, #4]
 8011056:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011058:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 801105a:	68fb      	ldr	r3, [r7, #12]
 801105c:	2200      	movs	r2, #0
 801105e:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8011060:	68fb      	ldr	r3, [r7, #12]
 8011062:	2200      	movs	r2, #0
 8011064:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8011066:	68f8      	ldr	r0, [r7, #12]
 8011068:	f7ff fec6 	bl	8010df8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801106c:	bf00      	nop
 801106e:	3710      	adds	r7, #16
 8011070:	46bd      	mov	sp, r7
 8011072:	bd80      	pop	{r7, pc}

08011074 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8011074:	b480      	push	{r7}
 8011076:	b085      	sub	sp, #20
 8011078:	af00      	add	r7, sp, #0
 801107a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 801107c:	687b      	ldr	r3, [r7, #4]
 801107e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8011082:	b2db      	uxtb	r3, r3
 8011084:	2b21      	cmp	r3, #33	@ 0x21
 8011086:	d13e      	bne.n	8011106 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8011088:	687b      	ldr	r3, [r7, #4]
 801108a:	689b      	ldr	r3, [r3, #8]
 801108c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8011090:	d114      	bne.n	80110bc <UART_Transmit_IT+0x48>
 8011092:	687b      	ldr	r3, [r7, #4]
 8011094:	691b      	ldr	r3, [r3, #16]
 8011096:	2b00      	cmp	r3, #0
 8011098:	d110      	bne.n	80110bc <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 801109a:	687b      	ldr	r3, [r7, #4]
 801109c:	6a1b      	ldr	r3, [r3, #32]
 801109e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80110a0:	68fb      	ldr	r3, [r7, #12]
 80110a2:	881b      	ldrh	r3, [r3, #0]
 80110a4:	461a      	mov	r2, r3
 80110a6:	687b      	ldr	r3, [r7, #4]
 80110a8:	681b      	ldr	r3, [r3, #0]
 80110aa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80110ae:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80110b0:	687b      	ldr	r3, [r7, #4]
 80110b2:	6a1b      	ldr	r3, [r3, #32]
 80110b4:	1c9a      	adds	r2, r3, #2
 80110b6:	687b      	ldr	r3, [r7, #4]
 80110b8:	621a      	str	r2, [r3, #32]
 80110ba:	e008      	b.n	80110ce <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80110bc:	687b      	ldr	r3, [r7, #4]
 80110be:	6a1b      	ldr	r3, [r3, #32]
 80110c0:	1c59      	adds	r1, r3, #1
 80110c2:	687a      	ldr	r2, [r7, #4]
 80110c4:	6211      	str	r1, [r2, #32]
 80110c6:	781a      	ldrb	r2, [r3, #0]
 80110c8:	687b      	ldr	r3, [r7, #4]
 80110ca:	681b      	ldr	r3, [r3, #0]
 80110cc:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80110ce:	687b      	ldr	r3, [r7, #4]
 80110d0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80110d2:	b29b      	uxth	r3, r3
 80110d4:	3b01      	subs	r3, #1
 80110d6:	b29b      	uxth	r3, r3
 80110d8:	687a      	ldr	r2, [r7, #4]
 80110da:	4619      	mov	r1, r3
 80110dc:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80110de:	2b00      	cmp	r3, #0
 80110e0:	d10f      	bne.n	8011102 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80110e2:	687b      	ldr	r3, [r7, #4]
 80110e4:	681b      	ldr	r3, [r3, #0]
 80110e6:	68da      	ldr	r2, [r3, #12]
 80110e8:	687b      	ldr	r3, [r7, #4]
 80110ea:	681b      	ldr	r3, [r3, #0]
 80110ec:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80110f0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80110f2:	687b      	ldr	r3, [r7, #4]
 80110f4:	681b      	ldr	r3, [r3, #0]
 80110f6:	68da      	ldr	r2, [r3, #12]
 80110f8:	687b      	ldr	r3, [r7, #4]
 80110fa:	681b      	ldr	r3, [r3, #0]
 80110fc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8011100:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8011102:	2300      	movs	r3, #0
 8011104:	e000      	b.n	8011108 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8011106:	2302      	movs	r3, #2
  }
}
 8011108:	4618      	mov	r0, r3
 801110a:	3714      	adds	r7, #20
 801110c:	46bd      	mov	sp, r7
 801110e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011112:	4770      	bx	lr

08011114 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8011114:	b580      	push	{r7, lr}
 8011116:	b082      	sub	sp, #8
 8011118:	af00      	add	r7, sp, #0
 801111a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 801111c:	687b      	ldr	r3, [r7, #4]
 801111e:	681b      	ldr	r3, [r3, #0]
 8011120:	68da      	ldr	r2, [r3, #12]
 8011122:	687b      	ldr	r3, [r7, #4]
 8011124:	681b      	ldr	r3, [r3, #0]
 8011126:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 801112a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 801112c:	687b      	ldr	r3, [r7, #4]
 801112e:	2220      	movs	r2, #32
 8011130:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8011134:	6878      	ldr	r0, [r7, #4]
 8011136:	f7ff fe55 	bl	8010de4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 801113a:	2300      	movs	r3, #0
}
 801113c:	4618      	mov	r0, r3
 801113e:	3708      	adds	r7, #8
 8011140:	46bd      	mov	sp, r7
 8011142:	bd80      	pop	{r7, pc}

08011144 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8011144:	b580      	push	{r7, lr}
 8011146:	b08c      	sub	sp, #48	@ 0x30
 8011148:	af00      	add	r7, sp, #0
 801114a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 801114c:	687b      	ldr	r3, [r7, #4]
 801114e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8011152:	b2db      	uxtb	r3, r3
 8011154:	2b22      	cmp	r3, #34	@ 0x22
 8011156:	f040 80ae 	bne.w	80112b6 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801115a:	687b      	ldr	r3, [r7, #4]
 801115c:	689b      	ldr	r3, [r3, #8]
 801115e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8011162:	d117      	bne.n	8011194 <UART_Receive_IT+0x50>
 8011164:	687b      	ldr	r3, [r7, #4]
 8011166:	691b      	ldr	r3, [r3, #16]
 8011168:	2b00      	cmp	r3, #0
 801116a:	d113      	bne.n	8011194 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 801116c:	2300      	movs	r3, #0
 801116e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8011170:	687b      	ldr	r3, [r7, #4]
 8011172:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011174:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8011176:	687b      	ldr	r3, [r7, #4]
 8011178:	681b      	ldr	r3, [r3, #0]
 801117a:	685b      	ldr	r3, [r3, #4]
 801117c:	b29b      	uxth	r3, r3
 801117e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011182:	b29a      	uxth	r2, r3
 8011184:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011186:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8011188:	687b      	ldr	r3, [r7, #4]
 801118a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801118c:	1c9a      	adds	r2, r3, #2
 801118e:	687b      	ldr	r3, [r7, #4]
 8011190:	629a      	str	r2, [r3, #40]	@ 0x28
 8011192:	e026      	b.n	80111e2 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8011194:	687b      	ldr	r3, [r7, #4]
 8011196:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011198:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 801119a:	2300      	movs	r3, #0
 801119c:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 801119e:	687b      	ldr	r3, [r7, #4]
 80111a0:	689b      	ldr	r3, [r3, #8]
 80111a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80111a6:	d007      	beq.n	80111b8 <UART_Receive_IT+0x74>
 80111a8:	687b      	ldr	r3, [r7, #4]
 80111aa:	689b      	ldr	r3, [r3, #8]
 80111ac:	2b00      	cmp	r3, #0
 80111ae:	d10a      	bne.n	80111c6 <UART_Receive_IT+0x82>
 80111b0:	687b      	ldr	r3, [r7, #4]
 80111b2:	691b      	ldr	r3, [r3, #16]
 80111b4:	2b00      	cmp	r3, #0
 80111b6:	d106      	bne.n	80111c6 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80111b8:	687b      	ldr	r3, [r7, #4]
 80111ba:	681b      	ldr	r3, [r3, #0]
 80111bc:	685b      	ldr	r3, [r3, #4]
 80111be:	b2da      	uxtb	r2, r3
 80111c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80111c2:	701a      	strb	r2, [r3, #0]
 80111c4:	e008      	b.n	80111d8 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80111c6:	687b      	ldr	r3, [r7, #4]
 80111c8:	681b      	ldr	r3, [r3, #0]
 80111ca:	685b      	ldr	r3, [r3, #4]
 80111cc:	b2db      	uxtb	r3, r3
 80111ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80111d2:	b2da      	uxtb	r2, r3
 80111d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80111d6:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80111d8:	687b      	ldr	r3, [r7, #4]
 80111da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80111dc:	1c5a      	adds	r2, r3, #1
 80111de:	687b      	ldr	r3, [r7, #4]
 80111e0:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80111e2:	687b      	ldr	r3, [r7, #4]
 80111e4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80111e6:	b29b      	uxth	r3, r3
 80111e8:	3b01      	subs	r3, #1
 80111ea:	b29b      	uxth	r3, r3
 80111ec:	687a      	ldr	r2, [r7, #4]
 80111ee:	4619      	mov	r1, r3
 80111f0:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80111f2:	2b00      	cmp	r3, #0
 80111f4:	d15d      	bne.n	80112b2 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80111f6:	687b      	ldr	r3, [r7, #4]
 80111f8:	681b      	ldr	r3, [r3, #0]
 80111fa:	68da      	ldr	r2, [r3, #12]
 80111fc:	687b      	ldr	r3, [r7, #4]
 80111fe:	681b      	ldr	r3, [r3, #0]
 8011200:	f022 0220 	bic.w	r2, r2, #32
 8011204:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8011206:	687b      	ldr	r3, [r7, #4]
 8011208:	681b      	ldr	r3, [r3, #0]
 801120a:	68da      	ldr	r2, [r3, #12]
 801120c:	687b      	ldr	r3, [r7, #4]
 801120e:	681b      	ldr	r3, [r3, #0]
 8011210:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8011214:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8011216:	687b      	ldr	r3, [r7, #4]
 8011218:	681b      	ldr	r3, [r3, #0]
 801121a:	695a      	ldr	r2, [r3, #20]
 801121c:	687b      	ldr	r3, [r7, #4]
 801121e:	681b      	ldr	r3, [r3, #0]
 8011220:	f022 0201 	bic.w	r2, r2, #1
 8011224:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8011226:	687b      	ldr	r3, [r7, #4]
 8011228:	2220      	movs	r2, #32
 801122a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 801122e:	687b      	ldr	r3, [r7, #4]
 8011230:	2200      	movs	r2, #0
 8011232:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011234:	687b      	ldr	r3, [r7, #4]
 8011236:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011238:	2b01      	cmp	r3, #1
 801123a:	d135      	bne.n	80112a8 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801123c:	687b      	ldr	r3, [r7, #4]
 801123e:	2200      	movs	r2, #0
 8011240:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011242:	687b      	ldr	r3, [r7, #4]
 8011244:	681b      	ldr	r3, [r3, #0]
 8011246:	330c      	adds	r3, #12
 8011248:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801124a:	697b      	ldr	r3, [r7, #20]
 801124c:	e853 3f00 	ldrex	r3, [r3]
 8011250:	613b      	str	r3, [r7, #16]
   return(result);
 8011252:	693b      	ldr	r3, [r7, #16]
 8011254:	f023 0310 	bic.w	r3, r3, #16
 8011258:	627b      	str	r3, [r7, #36]	@ 0x24
 801125a:	687b      	ldr	r3, [r7, #4]
 801125c:	681b      	ldr	r3, [r3, #0]
 801125e:	330c      	adds	r3, #12
 8011260:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011262:	623a      	str	r2, [r7, #32]
 8011264:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011266:	69f9      	ldr	r1, [r7, #28]
 8011268:	6a3a      	ldr	r2, [r7, #32]
 801126a:	e841 2300 	strex	r3, r2, [r1]
 801126e:	61bb      	str	r3, [r7, #24]
   return(result);
 8011270:	69bb      	ldr	r3, [r7, #24]
 8011272:	2b00      	cmp	r3, #0
 8011274:	d1e5      	bne.n	8011242 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8011276:	687b      	ldr	r3, [r7, #4]
 8011278:	681b      	ldr	r3, [r3, #0]
 801127a:	681b      	ldr	r3, [r3, #0]
 801127c:	f003 0310 	and.w	r3, r3, #16
 8011280:	2b10      	cmp	r3, #16
 8011282:	d10a      	bne.n	801129a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8011284:	2300      	movs	r3, #0
 8011286:	60fb      	str	r3, [r7, #12]
 8011288:	687b      	ldr	r3, [r7, #4]
 801128a:	681b      	ldr	r3, [r3, #0]
 801128c:	681b      	ldr	r3, [r3, #0]
 801128e:	60fb      	str	r3, [r7, #12]
 8011290:	687b      	ldr	r3, [r7, #4]
 8011292:	681b      	ldr	r3, [r3, #0]
 8011294:	685b      	ldr	r3, [r3, #4]
 8011296:	60fb      	str	r3, [r7, #12]
 8011298:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801129a:	687b      	ldr	r3, [r7, #4]
 801129c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 801129e:	4619      	mov	r1, r3
 80112a0:	6878      	ldr	r0, [r7, #4]
 80112a2:	f7ff fdb3 	bl	8010e0c <HAL_UARTEx_RxEventCallback>
 80112a6:	e002      	b.n	80112ae <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80112a8:	6878      	ldr	r0, [r7, #4]
 80112aa:	f7f4 f905 	bl	80054b8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80112ae:	2300      	movs	r3, #0
 80112b0:	e002      	b.n	80112b8 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80112b2:	2300      	movs	r3, #0
 80112b4:	e000      	b.n	80112b8 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80112b6:	2302      	movs	r3, #2
  }
}
 80112b8:	4618      	mov	r0, r3
 80112ba:	3730      	adds	r7, #48	@ 0x30
 80112bc:	46bd      	mov	sp, r7
 80112be:	bd80      	pop	{r7, pc}

080112c0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80112c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80112c4:	b0c0      	sub	sp, #256	@ 0x100
 80112c6:	af00      	add	r7, sp, #0
 80112c8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80112cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80112d0:	681b      	ldr	r3, [r3, #0]
 80112d2:	691b      	ldr	r3, [r3, #16]
 80112d4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80112d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80112dc:	68d9      	ldr	r1, [r3, #12]
 80112de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80112e2:	681a      	ldr	r2, [r3, #0]
 80112e4:	ea40 0301 	orr.w	r3, r0, r1
 80112e8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80112ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80112ee:	689a      	ldr	r2, [r3, #8]
 80112f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80112f4:	691b      	ldr	r3, [r3, #16]
 80112f6:	431a      	orrs	r2, r3
 80112f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80112fc:	695b      	ldr	r3, [r3, #20]
 80112fe:	431a      	orrs	r2, r3
 8011300:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8011304:	69db      	ldr	r3, [r3, #28]
 8011306:	4313      	orrs	r3, r2
 8011308:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 801130c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8011310:	681b      	ldr	r3, [r3, #0]
 8011312:	68db      	ldr	r3, [r3, #12]
 8011314:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8011318:	f021 010c 	bic.w	r1, r1, #12
 801131c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8011320:	681a      	ldr	r2, [r3, #0]
 8011322:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8011326:	430b      	orrs	r3, r1
 8011328:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 801132a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801132e:	681b      	ldr	r3, [r3, #0]
 8011330:	695b      	ldr	r3, [r3, #20]
 8011332:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8011336:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801133a:	6999      	ldr	r1, [r3, #24]
 801133c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8011340:	681a      	ldr	r2, [r3, #0]
 8011342:	ea40 0301 	orr.w	r3, r0, r1
 8011346:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8011348:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801134c:	681a      	ldr	r2, [r3, #0]
 801134e:	4b8f      	ldr	r3, [pc, #572]	@ (801158c <UART_SetConfig+0x2cc>)
 8011350:	429a      	cmp	r2, r3
 8011352:	d005      	beq.n	8011360 <UART_SetConfig+0xa0>
 8011354:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8011358:	681a      	ldr	r2, [r3, #0]
 801135a:	4b8d      	ldr	r3, [pc, #564]	@ (8011590 <UART_SetConfig+0x2d0>)
 801135c:	429a      	cmp	r2, r3
 801135e:	d104      	bne.n	801136a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8011360:	f7fe f918 	bl	800f594 <HAL_RCC_GetPCLK2Freq>
 8011364:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8011368:	e003      	b.n	8011372 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 801136a:	f7fe f8ff 	bl	800f56c <HAL_RCC_GetPCLK1Freq>
 801136e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8011372:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8011376:	69db      	ldr	r3, [r3, #28]
 8011378:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801137c:	f040 810c 	bne.w	8011598 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8011380:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8011384:	2200      	movs	r2, #0
 8011386:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 801138a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 801138e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8011392:	4622      	mov	r2, r4
 8011394:	462b      	mov	r3, r5
 8011396:	1891      	adds	r1, r2, r2
 8011398:	65b9      	str	r1, [r7, #88]	@ 0x58
 801139a:	415b      	adcs	r3, r3
 801139c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801139e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80113a2:	4621      	mov	r1, r4
 80113a4:	eb12 0801 	adds.w	r8, r2, r1
 80113a8:	4629      	mov	r1, r5
 80113aa:	eb43 0901 	adc.w	r9, r3, r1
 80113ae:	f04f 0200 	mov.w	r2, #0
 80113b2:	f04f 0300 	mov.w	r3, #0
 80113b6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80113ba:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80113be:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80113c2:	4690      	mov	r8, r2
 80113c4:	4699      	mov	r9, r3
 80113c6:	4623      	mov	r3, r4
 80113c8:	eb18 0303 	adds.w	r3, r8, r3
 80113cc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80113d0:	462b      	mov	r3, r5
 80113d2:	eb49 0303 	adc.w	r3, r9, r3
 80113d6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80113da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80113de:	685b      	ldr	r3, [r3, #4]
 80113e0:	2200      	movs	r2, #0
 80113e2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80113e6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80113ea:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80113ee:	460b      	mov	r3, r1
 80113f0:	18db      	adds	r3, r3, r3
 80113f2:	653b      	str	r3, [r7, #80]	@ 0x50
 80113f4:	4613      	mov	r3, r2
 80113f6:	eb42 0303 	adc.w	r3, r2, r3
 80113fa:	657b      	str	r3, [r7, #84]	@ 0x54
 80113fc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8011400:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8011404:	f7ef fc90 	bl	8000d28 <__aeabi_uldivmod>
 8011408:	4602      	mov	r2, r0
 801140a:	460b      	mov	r3, r1
 801140c:	4b61      	ldr	r3, [pc, #388]	@ (8011594 <UART_SetConfig+0x2d4>)
 801140e:	fba3 2302 	umull	r2, r3, r3, r2
 8011412:	095b      	lsrs	r3, r3, #5
 8011414:	011c      	lsls	r4, r3, #4
 8011416:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 801141a:	2200      	movs	r2, #0
 801141c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8011420:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8011424:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8011428:	4642      	mov	r2, r8
 801142a:	464b      	mov	r3, r9
 801142c:	1891      	adds	r1, r2, r2
 801142e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8011430:	415b      	adcs	r3, r3
 8011432:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011434:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8011438:	4641      	mov	r1, r8
 801143a:	eb12 0a01 	adds.w	sl, r2, r1
 801143e:	4649      	mov	r1, r9
 8011440:	eb43 0b01 	adc.w	fp, r3, r1
 8011444:	f04f 0200 	mov.w	r2, #0
 8011448:	f04f 0300 	mov.w	r3, #0
 801144c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8011450:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8011454:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8011458:	4692      	mov	sl, r2
 801145a:	469b      	mov	fp, r3
 801145c:	4643      	mov	r3, r8
 801145e:	eb1a 0303 	adds.w	r3, sl, r3
 8011462:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8011466:	464b      	mov	r3, r9
 8011468:	eb4b 0303 	adc.w	r3, fp, r3
 801146c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8011470:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8011474:	685b      	ldr	r3, [r3, #4]
 8011476:	2200      	movs	r2, #0
 8011478:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 801147c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8011480:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8011484:	460b      	mov	r3, r1
 8011486:	18db      	adds	r3, r3, r3
 8011488:	643b      	str	r3, [r7, #64]	@ 0x40
 801148a:	4613      	mov	r3, r2
 801148c:	eb42 0303 	adc.w	r3, r2, r3
 8011490:	647b      	str	r3, [r7, #68]	@ 0x44
 8011492:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8011496:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 801149a:	f7ef fc45 	bl	8000d28 <__aeabi_uldivmod>
 801149e:	4602      	mov	r2, r0
 80114a0:	460b      	mov	r3, r1
 80114a2:	4611      	mov	r1, r2
 80114a4:	4b3b      	ldr	r3, [pc, #236]	@ (8011594 <UART_SetConfig+0x2d4>)
 80114a6:	fba3 2301 	umull	r2, r3, r3, r1
 80114aa:	095b      	lsrs	r3, r3, #5
 80114ac:	2264      	movs	r2, #100	@ 0x64
 80114ae:	fb02 f303 	mul.w	r3, r2, r3
 80114b2:	1acb      	subs	r3, r1, r3
 80114b4:	00db      	lsls	r3, r3, #3
 80114b6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80114ba:	4b36      	ldr	r3, [pc, #216]	@ (8011594 <UART_SetConfig+0x2d4>)
 80114bc:	fba3 2302 	umull	r2, r3, r3, r2
 80114c0:	095b      	lsrs	r3, r3, #5
 80114c2:	005b      	lsls	r3, r3, #1
 80114c4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80114c8:	441c      	add	r4, r3
 80114ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80114ce:	2200      	movs	r2, #0
 80114d0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80114d4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80114d8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80114dc:	4642      	mov	r2, r8
 80114de:	464b      	mov	r3, r9
 80114e0:	1891      	adds	r1, r2, r2
 80114e2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80114e4:	415b      	adcs	r3, r3
 80114e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80114e8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80114ec:	4641      	mov	r1, r8
 80114ee:	1851      	adds	r1, r2, r1
 80114f0:	6339      	str	r1, [r7, #48]	@ 0x30
 80114f2:	4649      	mov	r1, r9
 80114f4:	414b      	adcs	r3, r1
 80114f6:	637b      	str	r3, [r7, #52]	@ 0x34
 80114f8:	f04f 0200 	mov.w	r2, #0
 80114fc:	f04f 0300 	mov.w	r3, #0
 8011500:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8011504:	4659      	mov	r1, fp
 8011506:	00cb      	lsls	r3, r1, #3
 8011508:	4651      	mov	r1, sl
 801150a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 801150e:	4651      	mov	r1, sl
 8011510:	00ca      	lsls	r2, r1, #3
 8011512:	4610      	mov	r0, r2
 8011514:	4619      	mov	r1, r3
 8011516:	4603      	mov	r3, r0
 8011518:	4642      	mov	r2, r8
 801151a:	189b      	adds	r3, r3, r2
 801151c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8011520:	464b      	mov	r3, r9
 8011522:	460a      	mov	r2, r1
 8011524:	eb42 0303 	adc.w	r3, r2, r3
 8011528:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 801152c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8011530:	685b      	ldr	r3, [r3, #4]
 8011532:	2200      	movs	r2, #0
 8011534:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8011538:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 801153c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8011540:	460b      	mov	r3, r1
 8011542:	18db      	adds	r3, r3, r3
 8011544:	62bb      	str	r3, [r7, #40]	@ 0x28
 8011546:	4613      	mov	r3, r2
 8011548:	eb42 0303 	adc.w	r3, r2, r3
 801154c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801154e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8011552:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8011556:	f7ef fbe7 	bl	8000d28 <__aeabi_uldivmod>
 801155a:	4602      	mov	r2, r0
 801155c:	460b      	mov	r3, r1
 801155e:	4b0d      	ldr	r3, [pc, #52]	@ (8011594 <UART_SetConfig+0x2d4>)
 8011560:	fba3 1302 	umull	r1, r3, r3, r2
 8011564:	095b      	lsrs	r3, r3, #5
 8011566:	2164      	movs	r1, #100	@ 0x64
 8011568:	fb01 f303 	mul.w	r3, r1, r3
 801156c:	1ad3      	subs	r3, r2, r3
 801156e:	00db      	lsls	r3, r3, #3
 8011570:	3332      	adds	r3, #50	@ 0x32
 8011572:	4a08      	ldr	r2, [pc, #32]	@ (8011594 <UART_SetConfig+0x2d4>)
 8011574:	fba2 2303 	umull	r2, r3, r2, r3
 8011578:	095b      	lsrs	r3, r3, #5
 801157a:	f003 0207 	and.w	r2, r3, #7
 801157e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8011582:	681b      	ldr	r3, [r3, #0]
 8011584:	4422      	add	r2, r4
 8011586:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8011588:	e106      	b.n	8011798 <UART_SetConfig+0x4d8>
 801158a:	bf00      	nop
 801158c:	40011000 	.word	0x40011000
 8011590:	40011400 	.word	0x40011400
 8011594:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8011598:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 801159c:	2200      	movs	r2, #0
 801159e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80115a2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80115a6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80115aa:	4642      	mov	r2, r8
 80115ac:	464b      	mov	r3, r9
 80115ae:	1891      	adds	r1, r2, r2
 80115b0:	6239      	str	r1, [r7, #32]
 80115b2:	415b      	adcs	r3, r3
 80115b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80115b6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80115ba:	4641      	mov	r1, r8
 80115bc:	1854      	adds	r4, r2, r1
 80115be:	4649      	mov	r1, r9
 80115c0:	eb43 0501 	adc.w	r5, r3, r1
 80115c4:	f04f 0200 	mov.w	r2, #0
 80115c8:	f04f 0300 	mov.w	r3, #0
 80115cc:	00eb      	lsls	r3, r5, #3
 80115ce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80115d2:	00e2      	lsls	r2, r4, #3
 80115d4:	4614      	mov	r4, r2
 80115d6:	461d      	mov	r5, r3
 80115d8:	4643      	mov	r3, r8
 80115da:	18e3      	adds	r3, r4, r3
 80115dc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80115e0:	464b      	mov	r3, r9
 80115e2:	eb45 0303 	adc.w	r3, r5, r3
 80115e6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80115ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80115ee:	685b      	ldr	r3, [r3, #4]
 80115f0:	2200      	movs	r2, #0
 80115f2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80115f6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80115fa:	f04f 0200 	mov.w	r2, #0
 80115fe:	f04f 0300 	mov.w	r3, #0
 8011602:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8011606:	4629      	mov	r1, r5
 8011608:	008b      	lsls	r3, r1, #2
 801160a:	4621      	mov	r1, r4
 801160c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8011610:	4621      	mov	r1, r4
 8011612:	008a      	lsls	r2, r1, #2
 8011614:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8011618:	f7ef fb86 	bl	8000d28 <__aeabi_uldivmod>
 801161c:	4602      	mov	r2, r0
 801161e:	460b      	mov	r3, r1
 8011620:	4b60      	ldr	r3, [pc, #384]	@ (80117a4 <UART_SetConfig+0x4e4>)
 8011622:	fba3 2302 	umull	r2, r3, r3, r2
 8011626:	095b      	lsrs	r3, r3, #5
 8011628:	011c      	lsls	r4, r3, #4
 801162a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 801162e:	2200      	movs	r2, #0
 8011630:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8011634:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8011638:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 801163c:	4642      	mov	r2, r8
 801163e:	464b      	mov	r3, r9
 8011640:	1891      	adds	r1, r2, r2
 8011642:	61b9      	str	r1, [r7, #24]
 8011644:	415b      	adcs	r3, r3
 8011646:	61fb      	str	r3, [r7, #28]
 8011648:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 801164c:	4641      	mov	r1, r8
 801164e:	1851      	adds	r1, r2, r1
 8011650:	6139      	str	r1, [r7, #16]
 8011652:	4649      	mov	r1, r9
 8011654:	414b      	adcs	r3, r1
 8011656:	617b      	str	r3, [r7, #20]
 8011658:	f04f 0200 	mov.w	r2, #0
 801165c:	f04f 0300 	mov.w	r3, #0
 8011660:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8011664:	4659      	mov	r1, fp
 8011666:	00cb      	lsls	r3, r1, #3
 8011668:	4651      	mov	r1, sl
 801166a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 801166e:	4651      	mov	r1, sl
 8011670:	00ca      	lsls	r2, r1, #3
 8011672:	4610      	mov	r0, r2
 8011674:	4619      	mov	r1, r3
 8011676:	4603      	mov	r3, r0
 8011678:	4642      	mov	r2, r8
 801167a:	189b      	adds	r3, r3, r2
 801167c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8011680:	464b      	mov	r3, r9
 8011682:	460a      	mov	r2, r1
 8011684:	eb42 0303 	adc.w	r3, r2, r3
 8011688:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 801168c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8011690:	685b      	ldr	r3, [r3, #4]
 8011692:	2200      	movs	r2, #0
 8011694:	67bb      	str	r3, [r7, #120]	@ 0x78
 8011696:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8011698:	f04f 0200 	mov.w	r2, #0
 801169c:	f04f 0300 	mov.w	r3, #0
 80116a0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80116a4:	4649      	mov	r1, r9
 80116a6:	008b      	lsls	r3, r1, #2
 80116a8:	4641      	mov	r1, r8
 80116aa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80116ae:	4641      	mov	r1, r8
 80116b0:	008a      	lsls	r2, r1, #2
 80116b2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80116b6:	f7ef fb37 	bl	8000d28 <__aeabi_uldivmod>
 80116ba:	4602      	mov	r2, r0
 80116bc:	460b      	mov	r3, r1
 80116be:	4611      	mov	r1, r2
 80116c0:	4b38      	ldr	r3, [pc, #224]	@ (80117a4 <UART_SetConfig+0x4e4>)
 80116c2:	fba3 2301 	umull	r2, r3, r3, r1
 80116c6:	095b      	lsrs	r3, r3, #5
 80116c8:	2264      	movs	r2, #100	@ 0x64
 80116ca:	fb02 f303 	mul.w	r3, r2, r3
 80116ce:	1acb      	subs	r3, r1, r3
 80116d0:	011b      	lsls	r3, r3, #4
 80116d2:	3332      	adds	r3, #50	@ 0x32
 80116d4:	4a33      	ldr	r2, [pc, #204]	@ (80117a4 <UART_SetConfig+0x4e4>)
 80116d6:	fba2 2303 	umull	r2, r3, r2, r3
 80116da:	095b      	lsrs	r3, r3, #5
 80116dc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80116e0:	441c      	add	r4, r3
 80116e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80116e6:	2200      	movs	r2, #0
 80116e8:	673b      	str	r3, [r7, #112]	@ 0x70
 80116ea:	677a      	str	r2, [r7, #116]	@ 0x74
 80116ec:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80116f0:	4642      	mov	r2, r8
 80116f2:	464b      	mov	r3, r9
 80116f4:	1891      	adds	r1, r2, r2
 80116f6:	60b9      	str	r1, [r7, #8]
 80116f8:	415b      	adcs	r3, r3
 80116fa:	60fb      	str	r3, [r7, #12]
 80116fc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8011700:	4641      	mov	r1, r8
 8011702:	1851      	adds	r1, r2, r1
 8011704:	6039      	str	r1, [r7, #0]
 8011706:	4649      	mov	r1, r9
 8011708:	414b      	adcs	r3, r1
 801170a:	607b      	str	r3, [r7, #4]
 801170c:	f04f 0200 	mov.w	r2, #0
 8011710:	f04f 0300 	mov.w	r3, #0
 8011714:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8011718:	4659      	mov	r1, fp
 801171a:	00cb      	lsls	r3, r1, #3
 801171c:	4651      	mov	r1, sl
 801171e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8011722:	4651      	mov	r1, sl
 8011724:	00ca      	lsls	r2, r1, #3
 8011726:	4610      	mov	r0, r2
 8011728:	4619      	mov	r1, r3
 801172a:	4603      	mov	r3, r0
 801172c:	4642      	mov	r2, r8
 801172e:	189b      	adds	r3, r3, r2
 8011730:	66bb      	str	r3, [r7, #104]	@ 0x68
 8011732:	464b      	mov	r3, r9
 8011734:	460a      	mov	r2, r1
 8011736:	eb42 0303 	adc.w	r3, r2, r3
 801173a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 801173c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8011740:	685b      	ldr	r3, [r3, #4]
 8011742:	2200      	movs	r2, #0
 8011744:	663b      	str	r3, [r7, #96]	@ 0x60
 8011746:	667a      	str	r2, [r7, #100]	@ 0x64
 8011748:	f04f 0200 	mov.w	r2, #0
 801174c:	f04f 0300 	mov.w	r3, #0
 8011750:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8011754:	4649      	mov	r1, r9
 8011756:	008b      	lsls	r3, r1, #2
 8011758:	4641      	mov	r1, r8
 801175a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 801175e:	4641      	mov	r1, r8
 8011760:	008a      	lsls	r2, r1, #2
 8011762:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8011766:	f7ef fadf 	bl	8000d28 <__aeabi_uldivmod>
 801176a:	4602      	mov	r2, r0
 801176c:	460b      	mov	r3, r1
 801176e:	4b0d      	ldr	r3, [pc, #52]	@ (80117a4 <UART_SetConfig+0x4e4>)
 8011770:	fba3 1302 	umull	r1, r3, r3, r2
 8011774:	095b      	lsrs	r3, r3, #5
 8011776:	2164      	movs	r1, #100	@ 0x64
 8011778:	fb01 f303 	mul.w	r3, r1, r3
 801177c:	1ad3      	subs	r3, r2, r3
 801177e:	011b      	lsls	r3, r3, #4
 8011780:	3332      	adds	r3, #50	@ 0x32
 8011782:	4a08      	ldr	r2, [pc, #32]	@ (80117a4 <UART_SetConfig+0x4e4>)
 8011784:	fba2 2303 	umull	r2, r3, r2, r3
 8011788:	095b      	lsrs	r3, r3, #5
 801178a:	f003 020f 	and.w	r2, r3, #15
 801178e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8011792:	681b      	ldr	r3, [r3, #0]
 8011794:	4422      	add	r2, r4
 8011796:	609a      	str	r2, [r3, #8]
}
 8011798:	bf00      	nop
 801179a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 801179e:	46bd      	mov	sp, r7
 80117a0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80117a4:	51eb851f 	.word	0x51eb851f

080117a8 <malloc>:
 80117a8:	4b02      	ldr	r3, [pc, #8]	@ (80117b4 <malloc+0xc>)
 80117aa:	4601      	mov	r1, r0
 80117ac:	6818      	ldr	r0, [r3, #0]
 80117ae:	f000 b825 	b.w	80117fc <_malloc_r>
 80117b2:	bf00      	nop
 80117b4:	200000f0 	.word	0x200000f0

080117b8 <sbrk_aligned>:
 80117b8:	b570      	push	{r4, r5, r6, lr}
 80117ba:	4e0f      	ldr	r6, [pc, #60]	@ (80117f8 <sbrk_aligned+0x40>)
 80117bc:	460c      	mov	r4, r1
 80117be:	6831      	ldr	r1, [r6, #0]
 80117c0:	4605      	mov	r5, r0
 80117c2:	b911      	cbnz	r1, 80117ca <sbrk_aligned+0x12>
 80117c4:	f000 ff56 	bl	8012674 <_sbrk_r>
 80117c8:	6030      	str	r0, [r6, #0]
 80117ca:	4621      	mov	r1, r4
 80117cc:	4628      	mov	r0, r5
 80117ce:	f000 ff51 	bl	8012674 <_sbrk_r>
 80117d2:	1c43      	adds	r3, r0, #1
 80117d4:	d103      	bne.n	80117de <sbrk_aligned+0x26>
 80117d6:	f04f 34ff 	mov.w	r4, #4294967295
 80117da:	4620      	mov	r0, r4
 80117dc:	bd70      	pop	{r4, r5, r6, pc}
 80117de:	1cc4      	adds	r4, r0, #3
 80117e0:	f024 0403 	bic.w	r4, r4, #3
 80117e4:	42a0      	cmp	r0, r4
 80117e6:	d0f8      	beq.n	80117da <sbrk_aligned+0x22>
 80117e8:	1a21      	subs	r1, r4, r0
 80117ea:	4628      	mov	r0, r5
 80117ec:	f000 ff42 	bl	8012674 <_sbrk_r>
 80117f0:	3001      	adds	r0, #1
 80117f2:	d1f2      	bne.n	80117da <sbrk_aligned+0x22>
 80117f4:	e7ef      	b.n	80117d6 <sbrk_aligned+0x1e>
 80117f6:	bf00      	nop
 80117f8:	20000b10 	.word	0x20000b10

080117fc <_malloc_r>:
 80117fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011800:	1ccd      	adds	r5, r1, #3
 8011802:	f025 0503 	bic.w	r5, r5, #3
 8011806:	3508      	adds	r5, #8
 8011808:	2d0c      	cmp	r5, #12
 801180a:	bf38      	it	cc
 801180c:	250c      	movcc	r5, #12
 801180e:	2d00      	cmp	r5, #0
 8011810:	4606      	mov	r6, r0
 8011812:	db01      	blt.n	8011818 <_malloc_r+0x1c>
 8011814:	42a9      	cmp	r1, r5
 8011816:	d904      	bls.n	8011822 <_malloc_r+0x26>
 8011818:	230c      	movs	r3, #12
 801181a:	6033      	str	r3, [r6, #0]
 801181c:	2000      	movs	r0, #0
 801181e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011822:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80118f8 <_malloc_r+0xfc>
 8011826:	f000 f869 	bl	80118fc <__malloc_lock>
 801182a:	f8d8 3000 	ldr.w	r3, [r8]
 801182e:	461c      	mov	r4, r3
 8011830:	bb44      	cbnz	r4, 8011884 <_malloc_r+0x88>
 8011832:	4629      	mov	r1, r5
 8011834:	4630      	mov	r0, r6
 8011836:	f7ff ffbf 	bl	80117b8 <sbrk_aligned>
 801183a:	1c43      	adds	r3, r0, #1
 801183c:	4604      	mov	r4, r0
 801183e:	d158      	bne.n	80118f2 <_malloc_r+0xf6>
 8011840:	f8d8 4000 	ldr.w	r4, [r8]
 8011844:	4627      	mov	r7, r4
 8011846:	2f00      	cmp	r7, #0
 8011848:	d143      	bne.n	80118d2 <_malloc_r+0xd6>
 801184a:	2c00      	cmp	r4, #0
 801184c:	d04b      	beq.n	80118e6 <_malloc_r+0xea>
 801184e:	6823      	ldr	r3, [r4, #0]
 8011850:	4639      	mov	r1, r7
 8011852:	4630      	mov	r0, r6
 8011854:	eb04 0903 	add.w	r9, r4, r3
 8011858:	f000 ff0c 	bl	8012674 <_sbrk_r>
 801185c:	4581      	cmp	r9, r0
 801185e:	d142      	bne.n	80118e6 <_malloc_r+0xea>
 8011860:	6821      	ldr	r1, [r4, #0]
 8011862:	1a6d      	subs	r5, r5, r1
 8011864:	4629      	mov	r1, r5
 8011866:	4630      	mov	r0, r6
 8011868:	f7ff ffa6 	bl	80117b8 <sbrk_aligned>
 801186c:	3001      	adds	r0, #1
 801186e:	d03a      	beq.n	80118e6 <_malloc_r+0xea>
 8011870:	6823      	ldr	r3, [r4, #0]
 8011872:	442b      	add	r3, r5
 8011874:	6023      	str	r3, [r4, #0]
 8011876:	f8d8 3000 	ldr.w	r3, [r8]
 801187a:	685a      	ldr	r2, [r3, #4]
 801187c:	bb62      	cbnz	r2, 80118d8 <_malloc_r+0xdc>
 801187e:	f8c8 7000 	str.w	r7, [r8]
 8011882:	e00f      	b.n	80118a4 <_malloc_r+0xa8>
 8011884:	6822      	ldr	r2, [r4, #0]
 8011886:	1b52      	subs	r2, r2, r5
 8011888:	d420      	bmi.n	80118cc <_malloc_r+0xd0>
 801188a:	2a0b      	cmp	r2, #11
 801188c:	d917      	bls.n	80118be <_malloc_r+0xc2>
 801188e:	1961      	adds	r1, r4, r5
 8011890:	42a3      	cmp	r3, r4
 8011892:	6025      	str	r5, [r4, #0]
 8011894:	bf18      	it	ne
 8011896:	6059      	strne	r1, [r3, #4]
 8011898:	6863      	ldr	r3, [r4, #4]
 801189a:	bf08      	it	eq
 801189c:	f8c8 1000 	streq.w	r1, [r8]
 80118a0:	5162      	str	r2, [r4, r5]
 80118a2:	604b      	str	r3, [r1, #4]
 80118a4:	4630      	mov	r0, r6
 80118a6:	f000 f82f 	bl	8011908 <__malloc_unlock>
 80118aa:	f104 000b 	add.w	r0, r4, #11
 80118ae:	1d23      	adds	r3, r4, #4
 80118b0:	f020 0007 	bic.w	r0, r0, #7
 80118b4:	1ac2      	subs	r2, r0, r3
 80118b6:	bf1c      	itt	ne
 80118b8:	1a1b      	subne	r3, r3, r0
 80118ba:	50a3      	strne	r3, [r4, r2]
 80118bc:	e7af      	b.n	801181e <_malloc_r+0x22>
 80118be:	6862      	ldr	r2, [r4, #4]
 80118c0:	42a3      	cmp	r3, r4
 80118c2:	bf0c      	ite	eq
 80118c4:	f8c8 2000 	streq.w	r2, [r8]
 80118c8:	605a      	strne	r2, [r3, #4]
 80118ca:	e7eb      	b.n	80118a4 <_malloc_r+0xa8>
 80118cc:	4623      	mov	r3, r4
 80118ce:	6864      	ldr	r4, [r4, #4]
 80118d0:	e7ae      	b.n	8011830 <_malloc_r+0x34>
 80118d2:	463c      	mov	r4, r7
 80118d4:	687f      	ldr	r7, [r7, #4]
 80118d6:	e7b6      	b.n	8011846 <_malloc_r+0x4a>
 80118d8:	461a      	mov	r2, r3
 80118da:	685b      	ldr	r3, [r3, #4]
 80118dc:	42a3      	cmp	r3, r4
 80118de:	d1fb      	bne.n	80118d8 <_malloc_r+0xdc>
 80118e0:	2300      	movs	r3, #0
 80118e2:	6053      	str	r3, [r2, #4]
 80118e4:	e7de      	b.n	80118a4 <_malloc_r+0xa8>
 80118e6:	230c      	movs	r3, #12
 80118e8:	6033      	str	r3, [r6, #0]
 80118ea:	4630      	mov	r0, r6
 80118ec:	f000 f80c 	bl	8011908 <__malloc_unlock>
 80118f0:	e794      	b.n	801181c <_malloc_r+0x20>
 80118f2:	6005      	str	r5, [r0, #0]
 80118f4:	e7d6      	b.n	80118a4 <_malloc_r+0xa8>
 80118f6:	bf00      	nop
 80118f8:	20000b14 	.word	0x20000b14

080118fc <__malloc_lock>:
 80118fc:	4801      	ldr	r0, [pc, #4]	@ (8011904 <__malloc_lock+0x8>)
 80118fe:	f000 bf06 	b.w	801270e <__retarget_lock_acquire_recursive>
 8011902:	bf00      	nop
 8011904:	20000c58 	.word	0x20000c58

08011908 <__malloc_unlock>:
 8011908:	4801      	ldr	r0, [pc, #4]	@ (8011910 <__malloc_unlock+0x8>)
 801190a:	f000 bf01 	b.w	8012710 <__retarget_lock_release_recursive>
 801190e:	bf00      	nop
 8011910:	20000c58 	.word	0x20000c58

08011914 <__cvt>:
 8011914:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011918:	ec57 6b10 	vmov	r6, r7, d0
 801191c:	2f00      	cmp	r7, #0
 801191e:	460c      	mov	r4, r1
 8011920:	4619      	mov	r1, r3
 8011922:	463b      	mov	r3, r7
 8011924:	bfbb      	ittet	lt
 8011926:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 801192a:	461f      	movlt	r7, r3
 801192c:	2300      	movge	r3, #0
 801192e:	232d      	movlt	r3, #45	@ 0x2d
 8011930:	700b      	strb	r3, [r1, #0]
 8011932:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011934:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8011938:	4691      	mov	r9, r2
 801193a:	f023 0820 	bic.w	r8, r3, #32
 801193e:	bfbc      	itt	lt
 8011940:	4632      	movlt	r2, r6
 8011942:	4616      	movlt	r6, r2
 8011944:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8011948:	d005      	beq.n	8011956 <__cvt+0x42>
 801194a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 801194e:	d100      	bne.n	8011952 <__cvt+0x3e>
 8011950:	3401      	adds	r4, #1
 8011952:	2102      	movs	r1, #2
 8011954:	e000      	b.n	8011958 <__cvt+0x44>
 8011956:	2103      	movs	r1, #3
 8011958:	ab03      	add	r3, sp, #12
 801195a:	9301      	str	r3, [sp, #4]
 801195c:	ab02      	add	r3, sp, #8
 801195e:	9300      	str	r3, [sp, #0]
 8011960:	ec47 6b10 	vmov	d0, r6, r7
 8011964:	4653      	mov	r3, sl
 8011966:	4622      	mov	r2, r4
 8011968:	f000 ff5e 	bl	8012828 <_dtoa_r>
 801196c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8011970:	4605      	mov	r5, r0
 8011972:	d119      	bne.n	80119a8 <__cvt+0x94>
 8011974:	f019 0f01 	tst.w	r9, #1
 8011978:	d00e      	beq.n	8011998 <__cvt+0x84>
 801197a:	eb00 0904 	add.w	r9, r0, r4
 801197e:	2200      	movs	r2, #0
 8011980:	2300      	movs	r3, #0
 8011982:	4630      	mov	r0, r6
 8011984:	4639      	mov	r1, r7
 8011986:	f7ef f89f 	bl	8000ac8 <__aeabi_dcmpeq>
 801198a:	b108      	cbz	r0, 8011990 <__cvt+0x7c>
 801198c:	f8cd 900c 	str.w	r9, [sp, #12]
 8011990:	2230      	movs	r2, #48	@ 0x30
 8011992:	9b03      	ldr	r3, [sp, #12]
 8011994:	454b      	cmp	r3, r9
 8011996:	d31e      	bcc.n	80119d6 <__cvt+0xc2>
 8011998:	9b03      	ldr	r3, [sp, #12]
 801199a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801199c:	1b5b      	subs	r3, r3, r5
 801199e:	4628      	mov	r0, r5
 80119a0:	6013      	str	r3, [r2, #0]
 80119a2:	b004      	add	sp, #16
 80119a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80119a8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80119ac:	eb00 0904 	add.w	r9, r0, r4
 80119b0:	d1e5      	bne.n	801197e <__cvt+0x6a>
 80119b2:	7803      	ldrb	r3, [r0, #0]
 80119b4:	2b30      	cmp	r3, #48	@ 0x30
 80119b6:	d10a      	bne.n	80119ce <__cvt+0xba>
 80119b8:	2200      	movs	r2, #0
 80119ba:	2300      	movs	r3, #0
 80119bc:	4630      	mov	r0, r6
 80119be:	4639      	mov	r1, r7
 80119c0:	f7ef f882 	bl	8000ac8 <__aeabi_dcmpeq>
 80119c4:	b918      	cbnz	r0, 80119ce <__cvt+0xba>
 80119c6:	f1c4 0401 	rsb	r4, r4, #1
 80119ca:	f8ca 4000 	str.w	r4, [sl]
 80119ce:	f8da 3000 	ldr.w	r3, [sl]
 80119d2:	4499      	add	r9, r3
 80119d4:	e7d3      	b.n	801197e <__cvt+0x6a>
 80119d6:	1c59      	adds	r1, r3, #1
 80119d8:	9103      	str	r1, [sp, #12]
 80119da:	701a      	strb	r2, [r3, #0]
 80119dc:	e7d9      	b.n	8011992 <__cvt+0x7e>

080119de <__exponent>:
 80119de:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80119e0:	2900      	cmp	r1, #0
 80119e2:	bfba      	itte	lt
 80119e4:	4249      	neglt	r1, r1
 80119e6:	232d      	movlt	r3, #45	@ 0x2d
 80119e8:	232b      	movge	r3, #43	@ 0x2b
 80119ea:	2909      	cmp	r1, #9
 80119ec:	7002      	strb	r2, [r0, #0]
 80119ee:	7043      	strb	r3, [r0, #1]
 80119f0:	dd29      	ble.n	8011a46 <__exponent+0x68>
 80119f2:	f10d 0307 	add.w	r3, sp, #7
 80119f6:	461d      	mov	r5, r3
 80119f8:	270a      	movs	r7, #10
 80119fa:	461a      	mov	r2, r3
 80119fc:	fbb1 f6f7 	udiv	r6, r1, r7
 8011a00:	fb07 1416 	mls	r4, r7, r6, r1
 8011a04:	3430      	adds	r4, #48	@ 0x30
 8011a06:	f802 4c01 	strb.w	r4, [r2, #-1]
 8011a0a:	460c      	mov	r4, r1
 8011a0c:	2c63      	cmp	r4, #99	@ 0x63
 8011a0e:	f103 33ff 	add.w	r3, r3, #4294967295
 8011a12:	4631      	mov	r1, r6
 8011a14:	dcf1      	bgt.n	80119fa <__exponent+0x1c>
 8011a16:	3130      	adds	r1, #48	@ 0x30
 8011a18:	1e94      	subs	r4, r2, #2
 8011a1a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8011a1e:	1c41      	adds	r1, r0, #1
 8011a20:	4623      	mov	r3, r4
 8011a22:	42ab      	cmp	r3, r5
 8011a24:	d30a      	bcc.n	8011a3c <__exponent+0x5e>
 8011a26:	f10d 0309 	add.w	r3, sp, #9
 8011a2a:	1a9b      	subs	r3, r3, r2
 8011a2c:	42ac      	cmp	r4, r5
 8011a2e:	bf88      	it	hi
 8011a30:	2300      	movhi	r3, #0
 8011a32:	3302      	adds	r3, #2
 8011a34:	4403      	add	r3, r0
 8011a36:	1a18      	subs	r0, r3, r0
 8011a38:	b003      	add	sp, #12
 8011a3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011a3c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8011a40:	f801 6f01 	strb.w	r6, [r1, #1]!
 8011a44:	e7ed      	b.n	8011a22 <__exponent+0x44>
 8011a46:	2330      	movs	r3, #48	@ 0x30
 8011a48:	3130      	adds	r1, #48	@ 0x30
 8011a4a:	7083      	strb	r3, [r0, #2]
 8011a4c:	70c1      	strb	r1, [r0, #3]
 8011a4e:	1d03      	adds	r3, r0, #4
 8011a50:	e7f1      	b.n	8011a36 <__exponent+0x58>
	...

08011a54 <_printf_float>:
 8011a54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011a58:	b08d      	sub	sp, #52	@ 0x34
 8011a5a:	460c      	mov	r4, r1
 8011a5c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8011a60:	4616      	mov	r6, r2
 8011a62:	461f      	mov	r7, r3
 8011a64:	4605      	mov	r5, r0
 8011a66:	f000 fdcd 	bl	8012604 <_localeconv_r>
 8011a6a:	6803      	ldr	r3, [r0, #0]
 8011a6c:	9304      	str	r3, [sp, #16]
 8011a6e:	4618      	mov	r0, r3
 8011a70:	f7ee fbfe 	bl	8000270 <strlen>
 8011a74:	2300      	movs	r3, #0
 8011a76:	930a      	str	r3, [sp, #40]	@ 0x28
 8011a78:	f8d8 3000 	ldr.w	r3, [r8]
 8011a7c:	9005      	str	r0, [sp, #20]
 8011a7e:	3307      	adds	r3, #7
 8011a80:	f023 0307 	bic.w	r3, r3, #7
 8011a84:	f103 0208 	add.w	r2, r3, #8
 8011a88:	f894 a018 	ldrb.w	sl, [r4, #24]
 8011a8c:	f8d4 b000 	ldr.w	fp, [r4]
 8011a90:	f8c8 2000 	str.w	r2, [r8]
 8011a94:	e9d3 8900 	ldrd	r8, r9, [r3]
 8011a98:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8011a9c:	9307      	str	r3, [sp, #28]
 8011a9e:	f8cd 8018 	str.w	r8, [sp, #24]
 8011aa2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8011aa6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011aaa:	4b9c      	ldr	r3, [pc, #624]	@ (8011d1c <_printf_float+0x2c8>)
 8011aac:	f04f 32ff 	mov.w	r2, #4294967295
 8011ab0:	f7ef f83c 	bl	8000b2c <__aeabi_dcmpun>
 8011ab4:	bb70      	cbnz	r0, 8011b14 <_printf_float+0xc0>
 8011ab6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011aba:	4b98      	ldr	r3, [pc, #608]	@ (8011d1c <_printf_float+0x2c8>)
 8011abc:	f04f 32ff 	mov.w	r2, #4294967295
 8011ac0:	f7ef f816 	bl	8000af0 <__aeabi_dcmple>
 8011ac4:	bb30      	cbnz	r0, 8011b14 <_printf_float+0xc0>
 8011ac6:	2200      	movs	r2, #0
 8011ac8:	2300      	movs	r3, #0
 8011aca:	4640      	mov	r0, r8
 8011acc:	4649      	mov	r1, r9
 8011ace:	f7ef f805 	bl	8000adc <__aeabi_dcmplt>
 8011ad2:	b110      	cbz	r0, 8011ada <_printf_float+0x86>
 8011ad4:	232d      	movs	r3, #45	@ 0x2d
 8011ad6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011ada:	4a91      	ldr	r2, [pc, #580]	@ (8011d20 <_printf_float+0x2cc>)
 8011adc:	4b91      	ldr	r3, [pc, #580]	@ (8011d24 <_printf_float+0x2d0>)
 8011ade:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8011ae2:	bf8c      	ite	hi
 8011ae4:	4690      	movhi	r8, r2
 8011ae6:	4698      	movls	r8, r3
 8011ae8:	2303      	movs	r3, #3
 8011aea:	6123      	str	r3, [r4, #16]
 8011aec:	f02b 0304 	bic.w	r3, fp, #4
 8011af0:	6023      	str	r3, [r4, #0]
 8011af2:	f04f 0900 	mov.w	r9, #0
 8011af6:	9700      	str	r7, [sp, #0]
 8011af8:	4633      	mov	r3, r6
 8011afa:	aa0b      	add	r2, sp, #44	@ 0x2c
 8011afc:	4621      	mov	r1, r4
 8011afe:	4628      	mov	r0, r5
 8011b00:	f000 f9d2 	bl	8011ea8 <_printf_common>
 8011b04:	3001      	adds	r0, #1
 8011b06:	f040 808d 	bne.w	8011c24 <_printf_float+0x1d0>
 8011b0a:	f04f 30ff 	mov.w	r0, #4294967295
 8011b0e:	b00d      	add	sp, #52	@ 0x34
 8011b10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011b14:	4642      	mov	r2, r8
 8011b16:	464b      	mov	r3, r9
 8011b18:	4640      	mov	r0, r8
 8011b1a:	4649      	mov	r1, r9
 8011b1c:	f7ef f806 	bl	8000b2c <__aeabi_dcmpun>
 8011b20:	b140      	cbz	r0, 8011b34 <_printf_float+0xe0>
 8011b22:	464b      	mov	r3, r9
 8011b24:	2b00      	cmp	r3, #0
 8011b26:	bfbc      	itt	lt
 8011b28:	232d      	movlt	r3, #45	@ 0x2d
 8011b2a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8011b2e:	4a7e      	ldr	r2, [pc, #504]	@ (8011d28 <_printf_float+0x2d4>)
 8011b30:	4b7e      	ldr	r3, [pc, #504]	@ (8011d2c <_printf_float+0x2d8>)
 8011b32:	e7d4      	b.n	8011ade <_printf_float+0x8a>
 8011b34:	6863      	ldr	r3, [r4, #4]
 8011b36:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8011b3a:	9206      	str	r2, [sp, #24]
 8011b3c:	1c5a      	adds	r2, r3, #1
 8011b3e:	d13b      	bne.n	8011bb8 <_printf_float+0x164>
 8011b40:	2306      	movs	r3, #6
 8011b42:	6063      	str	r3, [r4, #4]
 8011b44:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8011b48:	2300      	movs	r3, #0
 8011b4a:	6022      	str	r2, [r4, #0]
 8011b4c:	9303      	str	r3, [sp, #12]
 8011b4e:	ab0a      	add	r3, sp, #40	@ 0x28
 8011b50:	e9cd a301 	strd	sl, r3, [sp, #4]
 8011b54:	ab09      	add	r3, sp, #36	@ 0x24
 8011b56:	9300      	str	r3, [sp, #0]
 8011b58:	6861      	ldr	r1, [r4, #4]
 8011b5a:	ec49 8b10 	vmov	d0, r8, r9
 8011b5e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8011b62:	4628      	mov	r0, r5
 8011b64:	f7ff fed6 	bl	8011914 <__cvt>
 8011b68:	9b06      	ldr	r3, [sp, #24]
 8011b6a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011b6c:	2b47      	cmp	r3, #71	@ 0x47
 8011b6e:	4680      	mov	r8, r0
 8011b70:	d129      	bne.n	8011bc6 <_printf_float+0x172>
 8011b72:	1cc8      	adds	r0, r1, #3
 8011b74:	db02      	blt.n	8011b7c <_printf_float+0x128>
 8011b76:	6863      	ldr	r3, [r4, #4]
 8011b78:	4299      	cmp	r1, r3
 8011b7a:	dd41      	ble.n	8011c00 <_printf_float+0x1ac>
 8011b7c:	f1aa 0a02 	sub.w	sl, sl, #2
 8011b80:	fa5f fa8a 	uxtb.w	sl, sl
 8011b84:	3901      	subs	r1, #1
 8011b86:	4652      	mov	r2, sl
 8011b88:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8011b8c:	9109      	str	r1, [sp, #36]	@ 0x24
 8011b8e:	f7ff ff26 	bl	80119de <__exponent>
 8011b92:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011b94:	1813      	adds	r3, r2, r0
 8011b96:	2a01      	cmp	r2, #1
 8011b98:	4681      	mov	r9, r0
 8011b9a:	6123      	str	r3, [r4, #16]
 8011b9c:	dc02      	bgt.n	8011ba4 <_printf_float+0x150>
 8011b9e:	6822      	ldr	r2, [r4, #0]
 8011ba0:	07d2      	lsls	r2, r2, #31
 8011ba2:	d501      	bpl.n	8011ba8 <_printf_float+0x154>
 8011ba4:	3301      	adds	r3, #1
 8011ba6:	6123      	str	r3, [r4, #16]
 8011ba8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8011bac:	2b00      	cmp	r3, #0
 8011bae:	d0a2      	beq.n	8011af6 <_printf_float+0xa2>
 8011bb0:	232d      	movs	r3, #45	@ 0x2d
 8011bb2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011bb6:	e79e      	b.n	8011af6 <_printf_float+0xa2>
 8011bb8:	9a06      	ldr	r2, [sp, #24]
 8011bba:	2a47      	cmp	r2, #71	@ 0x47
 8011bbc:	d1c2      	bne.n	8011b44 <_printf_float+0xf0>
 8011bbe:	2b00      	cmp	r3, #0
 8011bc0:	d1c0      	bne.n	8011b44 <_printf_float+0xf0>
 8011bc2:	2301      	movs	r3, #1
 8011bc4:	e7bd      	b.n	8011b42 <_printf_float+0xee>
 8011bc6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8011bca:	d9db      	bls.n	8011b84 <_printf_float+0x130>
 8011bcc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8011bd0:	d118      	bne.n	8011c04 <_printf_float+0x1b0>
 8011bd2:	2900      	cmp	r1, #0
 8011bd4:	6863      	ldr	r3, [r4, #4]
 8011bd6:	dd0b      	ble.n	8011bf0 <_printf_float+0x19c>
 8011bd8:	6121      	str	r1, [r4, #16]
 8011bda:	b913      	cbnz	r3, 8011be2 <_printf_float+0x18e>
 8011bdc:	6822      	ldr	r2, [r4, #0]
 8011bde:	07d0      	lsls	r0, r2, #31
 8011be0:	d502      	bpl.n	8011be8 <_printf_float+0x194>
 8011be2:	3301      	adds	r3, #1
 8011be4:	440b      	add	r3, r1
 8011be6:	6123      	str	r3, [r4, #16]
 8011be8:	65a1      	str	r1, [r4, #88]	@ 0x58
 8011bea:	f04f 0900 	mov.w	r9, #0
 8011bee:	e7db      	b.n	8011ba8 <_printf_float+0x154>
 8011bf0:	b913      	cbnz	r3, 8011bf8 <_printf_float+0x1a4>
 8011bf2:	6822      	ldr	r2, [r4, #0]
 8011bf4:	07d2      	lsls	r2, r2, #31
 8011bf6:	d501      	bpl.n	8011bfc <_printf_float+0x1a8>
 8011bf8:	3302      	adds	r3, #2
 8011bfa:	e7f4      	b.n	8011be6 <_printf_float+0x192>
 8011bfc:	2301      	movs	r3, #1
 8011bfe:	e7f2      	b.n	8011be6 <_printf_float+0x192>
 8011c00:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8011c04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011c06:	4299      	cmp	r1, r3
 8011c08:	db05      	blt.n	8011c16 <_printf_float+0x1c2>
 8011c0a:	6823      	ldr	r3, [r4, #0]
 8011c0c:	6121      	str	r1, [r4, #16]
 8011c0e:	07d8      	lsls	r0, r3, #31
 8011c10:	d5ea      	bpl.n	8011be8 <_printf_float+0x194>
 8011c12:	1c4b      	adds	r3, r1, #1
 8011c14:	e7e7      	b.n	8011be6 <_printf_float+0x192>
 8011c16:	2900      	cmp	r1, #0
 8011c18:	bfd4      	ite	le
 8011c1a:	f1c1 0202 	rsble	r2, r1, #2
 8011c1e:	2201      	movgt	r2, #1
 8011c20:	4413      	add	r3, r2
 8011c22:	e7e0      	b.n	8011be6 <_printf_float+0x192>
 8011c24:	6823      	ldr	r3, [r4, #0]
 8011c26:	055a      	lsls	r2, r3, #21
 8011c28:	d407      	bmi.n	8011c3a <_printf_float+0x1e6>
 8011c2a:	6923      	ldr	r3, [r4, #16]
 8011c2c:	4642      	mov	r2, r8
 8011c2e:	4631      	mov	r1, r6
 8011c30:	4628      	mov	r0, r5
 8011c32:	47b8      	blx	r7
 8011c34:	3001      	adds	r0, #1
 8011c36:	d12b      	bne.n	8011c90 <_printf_float+0x23c>
 8011c38:	e767      	b.n	8011b0a <_printf_float+0xb6>
 8011c3a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8011c3e:	f240 80dd 	bls.w	8011dfc <_printf_float+0x3a8>
 8011c42:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8011c46:	2200      	movs	r2, #0
 8011c48:	2300      	movs	r3, #0
 8011c4a:	f7ee ff3d 	bl	8000ac8 <__aeabi_dcmpeq>
 8011c4e:	2800      	cmp	r0, #0
 8011c50:	d033      	beq.n	8011cba <_printf_float+0x266>
 8011c52:	4a37      	ldr	r2, [pc, #220]	@ (8011d30 <_printf_float+0x2dc>)
 8011c54:	2301      	movs	r3, #1
 8011c56:	4631      	mov	r1, r6
 8011c58:	4628      	mov	r0, r5
 8011c5a:	47b8      	blx	r7
 8011c5c:	3001      	adds	r0, #1
 8011c5e:	f43f af54 	beq.w	8011b0a <_printf_float+0xb6>
 8011c62:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8011c66:	4543      	cmp	r3, r8
 8011c68:	db02      	blt.n	8011c70 <_printf_float+0x21c>
 8011c6a:	6823      	ldr	r3, [r4, #0]
 8011c6c:	07d8      	lsls	r0, r3, #31
 8011c6e:	d50f      	bpl.n	8011c90 <_printf_float+0x23c>
 8011c70:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011c74:	4631      	mov	r1, r6
 8011c76:	4628      	mov	r0, r5
 8011c78:	47b8      	blx	r7
 8011c7a:	3001      	adds	r0, #1
 8011c7c:	f43f af45 	beq.w	8011b0a <_printf_float+0xb6>
 8011c80:	f04f 0900 	mov.w	r9, #0
 8011c84:	f108 38ff 	add.w	r8, r8, #4294967295
 8011c88:	f104 0a1a 	add.w	sl, r4, #26
 8011c8c:	45c8      	cmp	r8, r9
 8011c8e:	dc09      	bgt.n	8011ca4 <_printf_float+0x250>
 8011c90:	6823      	ldr	r3, [r4, #0]
 8011c92:	079b      	lsls	r3, r3, #30
 8011c94:	f100 8103 	bmi.w	8011e9e <_printf_float+0x44a>
 8011c98:	68e0      	ldr	r0, [r4, #12]
 8011c9a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011c9c:	4298      	cmp	r0, r3
 8011c9e:	bfb8      	it	lt
 8011ca0:	4618      	movlt	r0, r3
 8011ca2:	e734      	b.n	8011b0e <_printf_float+0xba>
 8011ca4:	2301      	movs	r3, #1
 8011ca6:	4652      	mov	r2, sl
 8011ca8:	4631      	mov	r1, r6
 8011caa:	4628      	mov	r0, r5
 8011cac:	47b8      	blx	r7
 8011cae:	3001      	adds	r0, #1
 8011cb0:	f43f af2b 	beq.w	8011b0a <_printf_float+0xb6>
 8011cb4:	f109 0901 	add.w	r9, r9, #1
 8011cb8:	e7e8      	b.n	8011c8c <_printf_float+0x238>
 8011cba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011cbc:	2b00      	cmp	r3, #0
 8011cbe:	dc39      	bgt.n	8011d34 <_printf_float+0x2e0>
 8011cc0:	4a1b      	ldr	r2, [pc, #108]	@ (8011d30 <_printf_float+0x2dc>)
 8011cc2:	2301      	movs	r3, #1
 8011cc4:	4631      	mov	r1, r6
 8011cc6:	4628      	mov	r0, r5
 8011cc8:	47b8      	blx	r7
 8011cca:	3001      	adds	r0, #1
 8011ccc:	f43f af1d 	beq.w	8011b0a <_printf_float+0xb6>
 8011cd0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8011cd4:	ea59 0303 	orrs.w	r3, r9, r3
 8011cd8:	d102      	bne.n	8011ce0 <_printf_float+0x28c>
 8011cda:	6823      	ldr	r3, [r4, #0]
 8011cdc:	07d9      	lsls	r1, r3, #31
 8011cde:	d5d7      	bpl.n	8011c90 <_printf_float+0x23c>
 8011ce0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011ce4:	4631      	mov	r1, r6
 8011ce6:	4628      	mov	r0, r5
 8011ce8:	47b8      	blx	r7
 8011cea:	3001      	adds	r0, #1
 8011cec:	f43f af0d 	beq.w	8011b0a <_printf_float+0xb6>
 8011cf0:	f04f 0a00 	mov.w	sl, #0
 8011cf4:	f104 0b1a 	add.w	fp, r4, #26
 8011cf8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011cfa:	425b      	negs	r3, r3
 8011cfc:	4553      	cmp	r3, sl
 8011cfe:	dc01      	bgt.n	8011d04 <_printf_float+0x2b0>
 8011d00:	464b      	mov	r3, r9
 8011d02:	e793      	b.n	8011c2c <_printf_float+0x1d8>
 8011d04:	2301      	movs	r3, #1
 8011d06:	465a      	mov	r2, fp
 8011d08:	4631      	mov	r1, r6
 8011d0a:	4628      	mov	r0, r5
 8011d0c:	47b8      	blx	r7
 8011d0e:	3001      	adds	r0, #1
 8011d10:	f43f aefb 	beq.w	8011b0a <_printf_float+0xb6>
 8011d14:	f10a 0a01 	add.w	sl, sl, #1
 8011d18:	e7ee      	b.n	8011cf8 <_printf_float+0x2a4>
 8011d1a:	bf00      	nop
 8011d1c:	7fefffff 	.word	0x7fefffff
 8011d20:	08016204 	.word	0x08016204
 8011d24:	08016200 	.word	0x08016200
 8011d28:	0801620c 	.word	0x0801620c
 8011d2c:	08016208 	.word	0x08016208
 8011d30:	08016210 	.word	0x08016210
 8011d34:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8011d36:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8011d3a:	4553      	cmp	r3, sl
 8011d3c:	bfa8      	it	ge
 8011d3e:	4653      	movge	r3, sl
 8011d40:	2b00      	cmp	r3, #0
 8011d42:	4699      	mov	r9, r3
 8011d44:	dc36      	bgt.n	8011db4 <_printf_float+0x360>
 8011d46:	f04f 0b00 	mov.w	fp, #0
 8011d4a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011d4e:	f104 021a 	add.w	r2, r4, #26
 8011d52:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8011d54:	9306      	str	r3, [sp, #24]
 8011d56:	eba3 0309 	sub.w	r3, r3, r9
 8011d5a:	455b      	cmp	r3, fp
 8011d5c:	dc31      	bgt.n	8011dc2 <_printf_float+0x36e>
 8011d5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011d60:	459a      	cmp	sl, r3
 8011d62:	dc3a      	bgt.n	8011dda <_printf_float+0x386>
 8011d64:	6823      	ldr	r3, [r4, #0]
 8011d66:	07da      	lsls	r2, r3, #31
 8011d68:	d437      	bmi.n	8011dda <_printf_float+0x386>
 8011d6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011d6c:	ebaa 0903 	sub.w	r9, sl, r3
 8011d70:	9b06      	ldr	r3, [sp, #24]
 8011d72:	ebaa 0303 	sub.w	r3, sl, r3
 8011d76:	4599      	cmp	r9, r3
 8011d78:	bfa8      	it	ge
 8011d7a:	4699      	movge	r9, r3
 8011d7c:	f1b9 0f00 	cmp.w	r9, #0
 8011d80:	dc33      	bgt.n	8011dea <_printf_float+0x396>
 8011d82:	f04f 0800 	mov.w	r8, #0
 8011d86:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011d8a:	f104 0b1a 	add.w	fp, r4, #26
 8011d8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011d90:	ebaa 0303 	sub.w	r3, sl, r3
 8011d94:	eba3 0309 	sub.w	r3, r3, r9
 8011d98:	4543      	cmp	r3, r8
 8011d9a:	f77f af79 	ble.w	8011c90 <_printf_float+0x23c>
 8011d9e:	2301      	movs	r3, #1
 8011da0:	465a      	mov	r2, fp
 8011da2:	4631      	mov	r1, r6
 8011da4:	4628      	mov	r0, r5
 8011da6:	47b8      	blx	r7
 8011da8:	3001      	adds	r0, #1
 8011daa:	f43f aeae 	beq.w	8011b0a <_printf_float+0xb6>
 8011dae:	f108 0801 	add.w	r8, r8, #1
 8011db2:	e7ec      	b.n	8011d8e <_printf_float+0x33a>
 8011db4:	4642      	mov	r2, r8
 8011db6:	4631      	mov	r1, r6
 8011db8:	4628      	mov	r0, r5
 8011dba:	47b8      	blx	r7
 8011dbc:	3001      	adds	r0, #1
 8011dbe:	d1c2      	bne.n	8011d46 <_printf_float+0x2f2>
 8011dc0:	e6a3      	b.n	8011b0a <_printf_float+0xb6>
 8011dc2:	2301      	movs	r3, #1
 8011dc4:	4631      	mov	r1, r6
 8011dc6:	4628      	mov	r0, r5
 8011dc8:	9206      	str	r2, [sp, #24]
 8011dca:	47b8      	blx	r7
 8011dcc:	3001      	adds	r0, #1
 8011dce:	f43f ae9c 	beq.w	8011b0a <_printf_float+0xb6>
 8011dd2:	9a06      	ldr	r2, [sp, #24]
 8011dd4:	f10b 0b01 	add.w	fp, fp, #1
 8011dd8:	e7bb      	b.n	8011d52 <_printf_float+0x2fe>
 8011dda:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011dde:	4631      	mov	r1, r6
 8011de0:	4628      	mov	r0, r5
 8011de2:	47b8      	blx	r7
 8011de4:	3001      	adds	r0, #1
 8011de6:	d1c0      	bne.n	8011d6a <_printf_float+0x316>
 8011de8:	e68f      	b.n	8011b0a <_printf_float+0xb6>
 8011dea:	9a06      	ldr	r2, [sp, #24]
 8011dec:	464b      	mov	r3, r9
 8011dee:	4442      	add	r2, r8
 8011df0:	4631      	mov	r1, r6
 8011df2:	4628      	mov	r0, r5
 8011df4:	47b8      	blx	r7
 8011df6:	3001      	adds	r0, #1
 8011df8:	d1c3      	bne.n	8011d82 <_printf_float+0x32e>
 8011dfa:	e686      	b.n	8011b0a <_printf_float+0xb6>
 8011dfc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8011e00:	f1ba 0f01 	cmp.w	sl, #1
 8011e04:	dc01      	bgt.n	8011e0a <_printf_float+0x3b6>
 8011e06:	07db      	lsls	r3, r3, #31
 8011e08:	d536      	bpl.n	8011e78 <_printf_float+0x424>
 8011e0a:	2301      	movs	r3, #1
 8011e0c:	4642      	mov	r2, r8
 8011e0e:	4631      	mov	r1, r6
 8011e10:	4628      	mov	r0, r5
 8011e12:	47b8      	blx	r7
 8011e14:	3001      	adds	r0, #1
 8011e16:	f43f ae78 	beq.w	8011b0a <_printf_float+0xb6>
 8011e1a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011e1e:	4631      	mov	r1, r6
 8011e20:	4628      	mov	r0, r5
 8011e22:	47b8      	blx	r7
 8011e24:	3001      	adds	r0, #1
 8011e26:	f43f ae70 	beq.w	8011b0a <_printf_float+0xb6>
 8011e2a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8011e2e:	2200      	movs	r2, #0
 8011e30:	2300      	movs	r3, #0
 8011e32:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011e36:	f7ee fe47 	bl	8000ac8 <__aeabi_dcmpeq>
 8011e3a:	b9c0      	cbnz	r0, 8011e6e <_printf_float+0x41a>
 8011e3c:	4653      	mov	r3, sl
 8011e3e:	f108 0201 	add.w	r2, r8, #1
 8011e42:	4631      	mov	r1, r6
 8011e44:	4628      	mov	r0, r5
 8011e46:	47b8      	blx	r7
 8011e48:	3001      	adds	r0, #1
 8011e4a:	d10c      	bne.n	8011e66 <_printf_float+0x412>
 8011e4c:	e65d      	b.n	8011b0a <_printf_float+0xb6>
 8011e4e:	2301      	movs	r3, #1
 8011e50:	465a      	mov	r2, fp
 8011e52:	4631      	mov	r1, r6
 8011e54:	4628      	mov	r0, r5
 8011e56:	47b8      	blx	r7
 8011e58:	3001      	adds	r0, #1
 8011e5a:	f43f ae56 	beq.w	8011b0a <_printf_float+0xb6>
 8011e5e:	f108 0801 	add.w	r8, r8, #1
 8011e62:	45d0      	cmp	r8, sl
 8011e64:	dbf3      	blt.n	8011e4e <_printf_float+0x3fa>
 8011e66:	464b      	mov	r3, r9
 8011e68:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8011e6c:	e6df      	b.n	8011c2e <_printf_float+0x1da>
 8011e6e:	f04f 0800 	mov.w	r8, #0
 8011e72:	f104 0b1a 	add.w	fp, r4, #26
 8011e76:	e7f4      	b.n	8011e62 <_printf_float+0x40e>
 8011e78:	2301      	movs	r3, #1
 8011e7a:	4642      	mov	r2, r8
 8011e7c:	e7e1      	b.n	8011e42 <_printf_float+0x3ee>
 8011e7e:	2301      	movs	r3, #1
 8011e80:	464a      	mov	r2, r9
 8011e82:	4631      	mov	r1, r6
 8011e84:	4628      	mov	r0, r5
 8011e86:	47b8      	blx	r7
 8011e88:	3001      	adds	r0, #1
 8011e8a:	f43f ae3e 	beq.w	8011b0a <_printf_float+0xb6>
 8011e8e:	f108 0801 	add.w	r8, r8, #1
 8011e92:	68e3      	ldr	r3, [r4, #12]
 8011e94:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8011e96:	1a5b      	subs	r3, r3, r1
 8011e98:	4543      	cmp	r3, r8
 8011e9a:	dcf0      	bgt.n	8011e7e <_printf_float+0x42a>
 8011e9c:	e6fc      	b.n	8011c98 <_printf_float+0x244>
 8011e9e:	f04f 0800 	mov.w	r8, #0
 8011ea2:	f104 0919 	add.w	r9, r4, #25
 8011ea6:	e7f4      	b.n	8011e92 <_printf_float+0x43e>

08011ea8 <_printf_common>:
 8011ea8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011eac:	4616      	mov	r6, r2
 8011eae:	4698      	mov	r8, r3
 8011eb0:	688a      	ldr	r2, [r1, #8]
 8011eb2:	690b      	ldr	r3, [r1, #16]
 8011eb4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8011eb8:	4293      	cmp	r3, r2
 8011eba:	bfb8      	it	lt
 8011ebc:	4613      	movlt	r3, r2
 8011ebe:	6033      	str	r3, [r6, #0]
 8011ec0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8011ec4:	4607      	mov	r7, r0
 8011ec6:	460c      	mov	r4, r1
 8011ec8:	b10a      	cbz	r2, 8011ece <_printf_common+0x26>
 8011eca:	3301      	adds	r3, #1
 8011ecc:	6033      	str	r3, [r6, #0]
 8011ece:	6823      	ldr	r3, [r4, #0]
 8011ed0:	0699      	lsls	r1, r3, #26
 8011ed2:	bf42      	ittt	mi
 8011ed4:	6833      	ldrmi	r3, [r6, #0]
 8011ed6:	3302      	addmi	r3, #2
 8011ed8:	6033      	strmi	r3, [r6, #0]
 8011eda:	6825      	ldr	r5, [r4, #0]
 8011edc:	f015 0506 	ands.w	r5, r5, #6
 8011ee0:	d106      	bne.n	8011ef0 <_printf_common+0x48>
 8011ee2:	f104 0a19 	add.w	sl, r4, #25
 8011ee6:	68e3      	ldr	r3, [r4, #12]
 8011ee8:	6832      	ldr	r2, [r6, #0]
 8011eea:	1a9b      	subs	r3, r3, r2
 8011eec:	42ab      	cmp	r3, r5
 8011eee:	dc26      	bgt.n	8011f3e <_printf_common+0x96>
 8011ef0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8011ef4:	6822      	ldr	r2, [r4, #0]
 8011ef6:	3b00      	subs	r3, #0
 8011ef8:	bf18      	it	ne
 8011efa:	2301      	movne	r3, #1
 8011efc:	0692      	lsls	r2, r2, #26
 8011efe:	d42b      	bmi.n	8011f58 <_printf_common+0xb0>
 8011f00:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8011f04:	4641      	mov	r1, r8
 8011f06:	4638      	mov	r0, r7
 8011f08:	47c8      	blx	r9
 8011f0a:	3001      	adds	r0, #1
 8011f0c:	d01e      	beq.n	8011f4c <_printf_common+0xa4>
 8011f0e:	6823      	ldr	r3, [r4, #0]
 8011f10:	6922      	ldr	r2, [r4, #16]
 8011f12:	f003 0306 	and.w	r3, r3, #6
 8011f16:	2b04      	cmp	r3, #4
 8011f18:	bf02      	ittt	eq
 8011f1a:	68e5      	ldreq	r5, [r4, #12]
 8011f1c:	6833      	ldreq	r3, [r6, #0]
 8011f1e:	1aed      	subeq	r5, r5, r3
 8011f20:	68a3      	ldr	r3, [r4, #8]
 8011f22:	bf0c      	ite	eq
 8011f24:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011f28:	2500      	movne	r5, #0
 8011f2a:	4293      	cmp	r3, r2
 8011f2c:	bfc4      	itt	gt
 8011f2e:	1a9b      	subgt	r3, r3, r2
 8011f30:	18ed      	addgt	r5, r5, r3
 8011f32:	2600      	movs	r6, #0
 8011f34:	341a      	adds	r4, #26
 8011f36:	42b5      	cmp	r5, r6
 8011f38:	d11a      	bne.n	8011f70 <_printf_common+0xc8>
 8011f3a:	2000      	movs	r0, #0
 8011f3c:	e008      	b.n	8011f50 <_printf_common+0xa8>
 8011f3e:	2301      	movs	r3, #1
 8011f40:	4652      	mov	r2, sl
 8011f42:	4641      	mov	r1, r8
 8011f44:	4638      	mov	r0, r7
 8011f46:	47c8      	blx	r9
 8011f48:	3001      	adds	r0, #1
 8011f4a:	d103      	bne.n	8011f54 <_printf_common+0xac>
 8011f4c:	f04f 30ff 	mov.w	r0, #4294967295
 8011f50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011f54:	3501      	adds	r5, #1
 8011f56:	e7c6      	b.n	8011ee6 <_printf_common+0x3e>
 8011f58:	18e1      	adds	r1, r4, r3
 8011f5a:	1c5a      	adds	r2, r3, #1
 8011f5c:	2030      	movs	r0, #48	@ 0x30
 8011f5e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8011f62:	4422      	add	r2, r4
 8011f64:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8011f68:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8011f6c:	3302      	adds	r3, #2
 8011f6e:	e7c7      	b.n	8011f00 <_printf_common+0x58>
 8011f70:	2301      	movs	r3, #1
 8011f72:	4622      	mov	r2, r4
 8011f74:	4641      	mov	r1, r8
 8011f76:	4638      	mov	r0, r7
 8011f78:	47c8      	blx	r9
 8011f7a:	3001      	adds	r0, #1
 8011f7c:	d0e6      	beq.n	8011f4c <_printf_common+0xa4>
 8011f7e:	3601      	adds	r6, #1
 8011f80:	e7d9      	b.n	8011f36 <_printf_common+0x8e>
	...

08011f84 <_printf_i>:
 8011f84:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011f88:	7e0f      	ldrb	r7, [r1, #24]
 8011f8a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8011f8c:	2f78      	cmp	r7, #120	@ 0x78
 8011f8e:	4691      	mov	r9, r2
 8011f90:	4680      	mov	r8, r0
 8011f92:	460c      	mov	r4, r1
 8011f94:	469a      	mov	sl, r3
 8011f96:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8011f9a:	d807      	bhi.n	8011fac <_printf_i+0x28>
 8011f9c:	2f62      	cmp	r7, #98	@ 0x62
 8011f9e:	d80a      	bhi.n	8011fb6 <_printf_i+0x32>
 8011fa0:	2f00      	cmp	r7, #0
 8011fa2:	f000 80d1 	beq.w	8012148 <_printf_i+0x1c4>
 8011fa6:	2f58      	cmp	r7, #88	@ 0x58
 8011fa8:	f000 80b8 	beq.w	801211c <_printf_i+0x198>
 8011fac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011fb0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8011fb4:	e03a      	b.n	801202c <_printf_i+0xa8>
 8011fb6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8011fba:	2b15      	cmp	r3, #21
 8011fbc:	d8f6      	bhi.n	8011fac <_printf_i+0x28>
 8011fbe:	a101      	add	r1, pc, #4	@ (adr r1, 8011fc4 <_printf_i+0x40>)
 8011fc0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011fc4:	0801201d 	.word	0x0801201d
 8011fc8:	08012031 	.word	0x08012031
 8011fcc:	08011fad 	.word	0x08011fad
 8011fd0:	08011fad 	.word	0x08011fad
 8011fd4:	08011fad 	.word	0x08011fad
 8011fd8:	08011fad 	.word	0x08011fad
 8011fdc:	08012031 	.word	0x08012031
 8011fe0:	08011fad 	.word	0x08011fad
 8011fe4:	08011fad 	.word	0x08011fad
 8011fe8:	08011fad 	.word	0x08011fad
 8011fec:	08011fad 	.word	0x08011fad
 8011ff0:	0801212f 	.word	0x0801212f
 8011ff4:	0801205b 	.word	0x0801205b
 8011ff8:	080120e9 	.word	0x080120e9
 8011ffc:	08011fad 	.word	0x08011fad
 8012000:	08011fad 	.word	0x08011fad
 8012004:	08012151 	.word	0x08012151
 8012008:	08011fad 	.word	0x08011fad
 801200c:	0801205b 	.word	0x0801205b
 8012010:	08011fad 	.word	0x08011fad
 8012014:	08011fad 	.word	0x08011fad
 8012018:	080120f1 	.word	0x080120f1
 801201c:	6833      	ldr	r3, [r6, #0]
 801201e:	1d1a      	adds	r2, r3, #4
 8012020:	681b      	ldr	r3, [r3, #0]
 8012022:	6032      	str	r2, [r6, #0]
 8012024:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012028:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801202c:	2301      	movs	r3, #1
 801202e:	e09c      	b.n	801216a <_printf_i+0x1e6>
 8012030:	6833      	ldr	r3, [r6, #0]
 8012032:	6820      	ldr	r0, [r4, #0]
 8012034:	1d19      	adds	r1, r3, #4
 8012036:	6031      	str	r1, [r6, #0]
 8012038:	0606      	lsls	r6, r0, #24
 801203a:	d501      	bpl.n	8012040 <_printf_i+0xbc>
 801203c:	681d      	ldr	r5, [r3, #0]
 801203e:	e003      	b.n	8012048 <_printf_i+0xc4>
 8012040:	0645      	lsls	r5, r0, #25
 8012042:	d5fb      	bpl.n	801203c <_printf_i+0xb8>
 8012044:	f9b3 5000 	ldrsh.w	r5, [r3]
 8012048:	2d00      	cmp	r5, #0
 801204a:	da03      	bge.n	8012054 <_printf_i+0xd0>
 801204c:	232d      	movs	r3, #45	@ 0x2d
 801204e:	426d      	negs	r5, r5
 8012050:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012054:	4858      	ldr	r0, [pc, #352]	@ (80121b8 <_printf_i+0x234>)
 8012056:	230a      	movs	r3, #10
 8012058:	e011      	b.n	801207e <_printf_i+0xfa>
 801205a:	6821      	ldr	r1, [r4, #0]
 801205c:	6833      	ldr	r3, [r6, #0]
 801205e:	0608      	lsls	r0, r1, #24
 8012060:	f853 5b04 	ldr.w	r5, [r3], #4
 8012064:	d402      	bmi.n	801206c <_printf_i+0xe8>
 8012066:	0649      	lsls	r1, r1, #25
 8012068:	bf48      	it	mi
 801206a:	b2ad      	uxthmi	r5, r5
 801206c:	2f6f      	cmp	r7, #111	@ 0x6f
 801206e:	4852      	ldr	r0, [pc, #328]	@ (80121b8 <_printf_i+0x234>)
 8012070:	6033      	str	r3, [r6, #0]
 8012072:	bf14      	ite	ne
 8012074:	230a      	movne	r3, #10
 8012076:	2308      	moveq	r3, #8
 8012078:	2100      	movs	r1, #0
 801207a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801207e:	6866      	ldr	r6, [r4, #4]
 8012080:	60a6      	str	r6, [r4, #8]
 8012082:	2e00      	cmp	r6, #0
 8012084:	db05      	blt.n	8012092 <_printf_i+0x10e>
 8012086:	6821      	ldr	r1, [r4, #0]
 8012088:	432e      	orrs	r6, r5
 801208a:	f021 0104 	bic.w	r1, r1, #4
 801208e:	6021      	str	r1, [r4, #0]
 8012090:	d04b      	beq.n	801212a <_printf_i+0x1a6>
 8012092:	4616      	mov	r6, r2
 8012094:	fbb5 f1f3 	udiv	r1, r5, r3
 8012098:	fb03 5711 	mls	r7, r3, r1, r5
 801209c:	5dc7      	ldrb	r7, [r0, r7]
 801209e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80120a2:	462f      	mov	r7, r5
 80120a4:	42bb      	cmp	r3, r7
 80120a6:	460d      	mov	r5, r1
 80120a8:	d9f4      	bls.n	8012094 <_printf_i+0x110>
 80120aa:	2b08      	cmp	r3, #8
 80120ac:	d10b      	bne.n	80120c6 <_printf_i+0x142>
 80120ae:	6823      	ldr	r3, [r4, #0]
 80120b0:	07df      	lsls	r7, r3, #31
 80120b2:	d508      	bpl.n	80120c6 <_printf_i+0x142>
 80120b4:	6923      	ldr	r3, [r4, #16]
 80120b6:	6861      	ldr	r1, [r4, #4]
 80120b8:	4299      	cmp	r1, r3
 80120ba:	bfde      	ittt	le
 80120bc:	2330      	movle	r3, #48	@ 0x30
 80120be:	f806 3c01 	strble.w	r3, [r6, #-1]
 80120c2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80120c6:	1b92      	subs	r2, r2, r6
 80120c8:	6122      	str	r2, [r4, #16]
 80120ca:	f8cd a000 	str.w	sl, [sp]
 80120ce:	464b      	mov	r3, r9
 80120d0:	aa03      	add	r2, sp, #12
 80120d2:	4621      	mov	r1, r4
 80120d4:	4640      	mov	r0, r8
 80120d6:	f7ff fee7 	bl	8011ea8 <_printf_common>
 80120da:	3001      	adds	r0, #1
 80120dc:	d14a      	bne.n	8012174 <_printf_i+0x1f0>
 80120de:	f04f 30ff 	mov.w	r0, #4294967295
 80120e2:	b004      	add	sp, #16
 80120e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80120e8:	6823      	ldr	r3, [r4, #0]
 80120ea:	f043 0320 	orr.w	r3, r3, #32
 80120ee:	6023      	str	r3, [r4, #0]
 80120f0:	4832      	ldr	r0, [pc, #200]	@ (80121bc <_printf_i+0x238>)
 80120f2:	2778      	movs	r7, #120	@ 0x78
 80120f4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80120f8:	6823      	ldr	r3, [r4, #0]
 80120fa:	6831      	ldr	r1, [r6, #0]
 80120fc:	061f      	lsls	r7, r3, #24
 80120fe:	f851 5b04 	ldr.w	r5, [r1], #4
 8012102:	d402      	bmi.n	801210a <_printf_i+0x186>
 8012104:	065f      	lsls	r7, r3, #25
 8012106:	bf48      	it	mi
 8012108:	b2ad      	uxthmi	r5, r5
 801210a:	6031      	str	r1, [r6, #0]
 801210c:	07d9      	lsls	r1, r3, #31
 801210e:	bf44      	itt	mi
 8012110:	f043 0320 	orrmi.w	r3, r3, #32
 8012114:	6023      	strmi	r3, [r4, #0]
 8012116:	b11d      	cbz	r5, 8012120 <_printf_i+0x19c>
 8012118:	2310      	movs	r3, #16
 801211a:	e7ad      	b.n	8012078 <_printf_i+0xf4>
 801211c:	4826      	ldr	r0, [pc, #152]	@ (80121b8 <_printf_i+0x234>)
 801211e:	e7e9      	b.n	80120f4 <_printf_i+0x170>
 8012120:	6823      	ldr	r3, [r4, #0]
 8012122:	f023 0320 	bic.w	r3, r3, #32
 8012126:	6023      	str	r3, [r4, #0]
 8012128:	e7f6      	b.n	8012118 <_printf_i+0x194>
 801212a:	4616      	mov	r6, r2
 801212c:	e7bd      	b.n	80120aa <_printf_i+0x126>
 801212e:	6833      	ldr	r3, [r6, #0]
 8012130:	6825      	ldr	r5, [r4, #0]
 8012132:	6961      	ldr	r1, [r4, #20]
 8012134:	1d18      	adds	r0, r3, #4
 8012136:	6030      	str	r0, [r6, #0]
 8012138:	062e      	lsls	r6, r5, #24
 801213a:	681b      	ldr	r3, [r3, #0]
 801213c:	d501      	bpl.n	8012142 <_printf_i+0x1be>
 801213e:	6019      	str	r1, [r3, #0]
 8012140:	e002      	b.n	8012148 <_printf_i+0x1c4>
 8012142:	0668      	lsls	r0, r5, #25
 8012144:	d5fb      	bpl.n	801213e <_printf_i+0x1ba>
 8012146:	8019      	strh	r1, [r3, #0]
 8012148:	2300      	movs	r3, #0
 801214a:	6123      	str	r3, [r4, #16]
 801214c:	4616      	mov	r6, r2
 801214e:	e7bc      	b.n	80120ca <_printf_i+0x146>
 8012150:	6833      	ldr	r3, [r6, #0]
 8012152:	1d1a      	adds	r2, r3, #4
 8012154:	6032      	str	r2, [r6, #0]
 8012156:	681e      	ldr	r6, [r3, #0]
 8012158:	6862      	ldr	r2, [r4, #4]
 801215a:	2100      	movs	r1, #0
 801215c:	4630      	mov	r0, r6
 801215e:	f7ee f837 	bl	80001d0 <memchr>
 8012162:	b108      	cbz	r0, 8012168 <_printf_i+0x1e4>
 8012164:	1b80      	subs	r0, r0, r6
 8012166:	6060      	str	r0, [r4, #4]
 8012168:	6863      	ldr	r3, [r4, #4]
 801216a:	6123      	str	r3, [r4, #16]
 801216c:	2300      	movs	r3, #0
 801216e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012172:	e7aa      	b.n	80120ca <_printf_i+0x146>
 8012174:	6923      	ldr	r3, [r4, #16]
 8012176:	4632      	mov	r2, r6
 8012178:	4649      	mov	r1, r9
 801217a:	4640      	mov	r0, r8
 801217c:	47d0      	blx	sl
 801217e:	3001      	adds	r0, #1
 8012180:	d0ad      	beq.n	80120de <_printf_i+0x15a>
 8012182:	6823      	ldr	r3, [r4, #0]
 8012184:	079b      	lsls	r3, r3, #30
 8012186:	d413      	bmi.n	80121b0 <_printf_i+0x22c>
 8012188:	68e0      	ldr	r0, [r4, #12]
 801218a:	9b03      	ldr	r3, [sp, #12]
 801218c:	4298      	cmp	r0, r3
 801218e:	bfb8      	it	lt
 8012190:	4618      	movlt	r0, r3
 8012192:	e7a6      	b.n	80120e2 <_printf_i+0x15e>
 8012194:	2301      	movs	r3, #1
 8012196:	4632      	mov	r2, r6
 8012198:	4649      	mov	r1, r9
 801219a:	4640      	mov	r0, r8
 801219c:	47d0      	blx	sl
 801219e:	3001      	adds	r0, #1
 80121a0:	d09d      	beq.n	80120de <_printf_i+0x15a>
 80121a2:	3501      	adds	r5, #1
 80121a4:	68e3      	ldr	r3, [r4, #12]
 80121a6:	9903      	ldr	r1, [sp, #12]
 80121a8:	1a5b      	subs	r3, r3, r1
 80121aa:	42ab      	cmp	r3, r5
 80121ac:	dcf2      	bgt.n	8012194 <_printf_i+0x210>
 80121ae:	e7eb      	b.n	8012188 <_printf_i+0x204>
 80121b0:	2500      	movs	r5, #0
 80121b2:	f104 0619 	add.w	r6, r4, #25
 80121b6:	e7f5      	b.n	80121a4 <_printf_i+0x220>
 80121b8:	08016212 	.word	0x08016212
 80121bc:	08016223 	.word	0x08016223

080121c0 <std>:
 80121c0:	2300      	movs	r3, #0
 80121c2:	b510      	push	{r4, lr}
 80121c4:	4604      	mov	r4, r0
 80121c6:	e9c0 3300 	strd	r3, r3, [r0]
 80121ca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80121ce:	6083      	str	r3, [r0, #8]
 80121d0:	8181      	strh	r1, [r0, #12]
 80121d2:	6643      	str	r3, [r0, #100]	@ 0x64
 80121d4:	81c2      	strh	r2, [r0, #14]
 80121d6:	6183      	str	r3, [r0, #24]
 80121d8:	4619      	mov	r1, r3
 80121da:	2208      	movs	r2, #8
 80121dc:	305c      	adds	r0, #92	@ 0x5c
 80121de:	f000 fa09 	bl	80125f4 <memset>
 80121e2:	4b0d      	ldr	r3, [pc, #52]	@ (8012218 <std+0x58>)
 80121e4:	6263      	str	r3, [r4, #36]	@ 0x24
 80121e6:	4b0d      	ldr	r3, [pc, #52]	@ (801221c <std+0x5c>)
 80121e8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80121ea:	4b0d      	ldr	r3, [pc, #52]	@ (8012220 <std+0x60>)
 80121ec:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80121ee:	4b0d      	ldr	r3, [pc, #52]	@ (8012224 <std+0x64>)
 80121f0:	6323      	str	r3, [r4, #48]	@ 0x30
 80121f2:	4b0d      	ldr	r3, [pc, #52]	@ (8012228 <std+0x68>)
 80121f4:	6224      	str	r4, [r4, #32]
 80121f6:	429c      	cmp	r4, r3
 80121f8:	d006      	beq.n	8012208 <std+0x48>
 80121fa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80121fe:	4294      	cmp	r4, r2
 8012200:	d002      	beq.n	8012208 <std+0x48>
 8012202:	33d0      	adds	r3, #208	@ 0xd0
 8012204:	429c      	cmp	r4, r3
 8012206:	d105      	bne.n	8012214 <std+0x54>
 8012208:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801220c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012210:	f000 ba7c 	b.w	801270c <__retarget_lock_init_recursive>
 8012214:	bd10      	pop	{r4, pc}
 8012216:	bf00      	nop
 8012218:	08012425 	.word	0x08012425
 801221c:	08012447 	.word	0x08012447
 8012220:	0801247f 	.word	0x0801247f
 8012224:	080124a3 	.word	0x080124a3
 8012228:	20000b18 	.word	0x20000b18

0801222c <stdio_exit_handler>:
 801222c:	4a02      	ldr	r2, [pc, #8]	@ (8012238 <stdio_exit_handler+0xc>)
 801222e:	4903      	ldr	r1, [pc, #12]	@ (801223c <stdio_exit_handler+0x10>)
 8012230:	4803      	ldr	r0, [pc, #12]	@ (8012240 <stdio_exit_handler+0x14>)
 8012232:	f000 b869 	b.w	8012308 <_fwalk_sglue>
 8012236:	bf00      	nop
 8012238:	200000e4 	.word	0x200000e4
 801223c:	08013edd 	.word	0x08013edd
 8012240:	200000f4 	.word	0x200000f4

08012244 <cleanup_stdio>:
 8012244:	6841      	ldr	r1, [r0, #4]
 8012246:	4b0c      	ldr	r3, [pc, #48]	@ (8012278 <cleanup_stdio+0x34>)
 8012248:	4299      	cmp	r1, r3
 801224a:	b510      	push	{r4, lr}
 801224c:	4604      	mov	r4, r0
 801224e:	d001      	beq.n	8012254 <cleanup_stdio+0x10>
 8012250:	f001 fe44 	bl	8013edc <_fflush_r>
 8012254:	68a1      	ldr	r1, [r4, #8]
 8012256:	4b09      	ldr	r3, [pc, #36]	@ (801227c <cleanup_stdio+0x38>)
 8012258:	4299      	cmp	r1, r3
 801225a:	d002      	beq.n	8012262 <cleanup_stdio+0x1e>
 801225c:	4620      	mov	r0, r4
 801225e:	f001 fe3d 	bl	8013edc <_fflush_r>
 8012262:	68e1      	ldr	r1, [r4, #12]
 8012264:	4b06      	ldr	r3, [pc, #24]	@ (8012280 <cleanup_stdio+0x3c>)
 8012266:	4299      	cmp	r1, r3
 8012268:	d004      	beq.n	8012274 <cleanup_stdio+0x30>
 801226a:	4620      	mov	r0, r4
 801226c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012270:	f001 be34 	b.w	8013edc <_fflush_r>
 8012274:	bd10      	pop	{r4, pc}
 8012276:	bf00      	nop
 8012278:	20000b18 	.word	0x20000b18
 801227c:	20000b80 	.word	0x20000b80
 8012280:	20000be8 	.word	0x20000be8

08012284 <global_stdio_init.part.0>:
 8012284:	b510      	push	{r4, lr}
 8012286:	4b0b      	ldr	r3, [pc, #44]	@ (80122b4 <global_stdio_init.part.0+0x30>)
 8012288:	4c0b      	ldr	r4, [pc, #44]	@ (80122b8 <global_stdio_init.part.0+0x34>)
 801228a:	4a0c      	ldr	r2, [pc, #48]	@ (80122bc <global_stdio_init.part.0+0x38>)
 801228c:	601a      	str	r2, [r3, #0]
 801228e:	4620      	mov	r0, r4
 8012290:	2200      	movs	r2, #0
 8012292:	2104      	movs	r1, #4
 8012294:	f7ff ff94 	bl	80121c0 <std>
 8012298:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801229c:	2201      	movs	r2, #1
 801229e:	2109      	movs	r1, #9
 80122a0:	f7ff ff8e 	bl	80121c0 <std>
 80122a4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80122a8:	2202      	movs	r2, #2
 80122aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80122ae:	2112      	movs	r1, #18
 80122b0:	f7ff bf86 	b.w	80121c0 <std>
 80122b4:	20000c50 	.word	0x20000c50
 80122b8:	20000b18 	.word	0x20000b18
 80122bc:	0801222d 	.word	0x0801222d

080122c0 <__sfp_lock_acquire>:
 80122c0:	4801      	ldr	r0, [pc, #4]	@ (80122c8 <__sfp_lock_acquire+0x8>)
 80122c2:	f000 ba24 	b.w	801270e <__retarget_lock_acquire_recursive>
 80122c6:	bf00      	nop
 80122c8:	20000c59 	.word	0x20000c59

080122cc <__sfp_lock_release>:
 80122cc:	4801      	ldr	r0, [pc, #4]	@ (80122d4 <__sfp_lock_release+0x8>)
 80122ce:	f000 ba1f 	b.w	8012710 <__retarget_lock_release_recursive>
 80122d2:	bf00      	nop
 80122d4:	20000c59 	.word	0x20000c59

080122d8 <__sinit>:
 80122d8:	b510      	push	{r4, lr}
 80122da:	4604      	mov	r4, r0
 80122dc:	f7ff fff0 	bl	80122c0 <__sfp_lock_acquire>
 80122e0:	6a23      	ldr	r3, [r4, #32]
 80122e2:	b11b      	cbz	r3, 80122ec <__sinit+0x14>
 80122e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80122e8:	f7ff bff0 	b.w	80122cc <__sfp_lock_release>
 80122ec:	4b04      	ldr	r3, [pc, #16]	@ (8012300 <__sinit+0x28>)
 80122ee:	6223      	str	r3, [r4, #32]
 80122f0:	4b04      	ldr	r3, [pc, #16]	@ (8012304 <__sinit+0x2c>)
 80122f2:	681b      	ldr	r3, [r3, #0]
 80122f4:	2b00      	cmp	r3, #0
 80122f6:	d1f5      	bne.n	80122e4 <__sinit+0xc>
 80122f8:	f7ff ffc4 	bl	8012284 <global_stdio_init.part.0>
 80122fc:	e7f2      	b.n	80122e4 <__sinit+0xc>
 80122fe:	bf00      	nop
 8012300:	08012245 	.word	0x08012245
 8012304:	20000c50 	.word	0x20000c50

08012308 <_fwalk_sglue>:
 8012308:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801230c:	4607      	mov	r7, r0
 801230e:	4688      	mov	r8, r1
 8012310:	4614      	mov	r4, r2
 8012312:	2600      	movs	r6, #0
 8012314:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8012318:	f1b9 0901 	subs.w	r9, r9, #1
 801231c:	d505      	bpl.n	801232a <_fwalk_sglue+0x22>
 801231e:	6824      	ldr	r4, [r4, #0]
 8012320:	2c00      	cmp	r4, #0
 8012322:	d1f7      	bne.n	8012314 <_fwalk_sglue+0xc>
 8012324:	4630      	mov	r0, r6
 8012326:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801232a:	89ab      	ldrh	r3, [r5, #12]
 801232c:	2b01      	cmp	r3, #1
 801232e:	d907      	bls.n	8012340 <_fwalk_sglue+0x38>
 8012330:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012334:	3301      	adds	r3, #1
 8012336:	d003      	beq.n	8012340 <_fwalk_sglue+0x38>
 8012338:	4629      	mov	r1, r5
 801233a:	4638      	mov	r0, r7
 801233c:	47c0      	blx	r8
 801233e:	4306      	orrs	r6, r0
 8012340:	3568      	adds	r5, #104	@ 0x68
 8012342:	e7e9      	b.n	8012318 <_fwalk_sglue+0x10>

08012344 <iprintf>:
 8012344:	b40f      	push	{r0, r1, r2, r3}
 8012346:	b507      	push	{r0, r1, r2, lr}
 8012348:	4906      	ldr	r1, [pc, #24]	@ (8012364 <iprintf+0x20>)
 801234a:	ab04      	add	r3, sp, #16
 801234c:	6808      	ldr	r0, [r1, #0]
 801234e:	f853 2b04 	ldr.w	r2, [r3], #4
 8012352:	6881      	ldr	r1, [r0, #8]
 8012354:	9301      	str	r3, [sp, #4]
 8012356:	f001 fc25 	bl	8013ba4 <_vfiprintf_r>
 801235a:	b003      	add	sp, #12
 801235c:	f85d eb04 	ldr.w	lr, [sp], #4
 8012360:	b004      	add	sp, #16
 8012362:	4770      	bx	lr
 8012364:	200000f0 	.word	0x200000f0

08012368 <_puts_r>:
 8012368:	6a03      	ldr	r3, [r0, #32]
 801236a:	b570      	push	{r4, r5, r6, lr}
 801236c:	6884      	ldr	r4, [r0, #8]
 801236e:	4605      	mov	r5, r0
 8012370:	460e      	mov	r6, r1
 8012372:	b90b      	cbnz	r3, 8012378 <_puts_r+0x10>
 8012374:	f7ff ffb0 	bl	80122d8 <__sinit>
 8012378:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801237a:	07db      	lsls	r3, r3, #31
 801237c:	d405      	bmi.n	801238a <_puts_r+0x22>
 801237e:	89a3      	ldrh	r3, [r4, #12]
 8012380:	0598      	lsls	r0, r3, #22
 8012382:	d402      	bmi.n	801238a <_puts_r+0x22>
 8012384:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012386:	f000 f9c2 	bl	801270e <__retarget_lock_acquire_recursive>
 801238a:	89a3      	ldrh	r3, [r4, #12]
 801238c:	0719      	lsls	r1, r3, #28
 801238e:	d502      	bpl.n	8012396 <_puts_r+0x2e>
 8012390:	6923      	ldr	r3, [r4, #16]
 8012392:	2b00      	cmp	r3, #0
 8012394:	d135      	bne.n	8012402 <_puts_r+0x9a>
 8012396:	4621      	mov	r1, r4
 8012398:	4628      	mov	r0, r5
 801239a:	f000 f8c5 	bl	8012528 <__swsetup_r>
 801239e:	b380      	cbz	r0, 8012402 <_puts_r+0x9a>
 80123a0:	f04f 35ff 	mov.w	r5, #4294967295
 80123a4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80123a6:	07da      	lsls	r2, r3, #31
 80123a8:	d405      	bmi.n	80123b6 <_puts_r+0x4e>
 80123aa:	89a3      	ldrh	r3, [r4, #12]
 80123ac:	059b      	lsls	r3, r3, #22
 80123ae:	d402      	bmi.n	80123b6 <_puts_r+0x4e>
 80123b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80123b2:	f000 f9ad 	bl	8012710 <__retarget_lock_release_recursive>
 80123b6:	4628      	mov	r0, r5
 80123b8:	bd70      	pop	{r4, r5, r6, pc}
 80123ba:	2b00      	cmp	r3, #0
 80123bc:	da04      	bge.n	80123c8 <_puts_r+0x60>
 80123be:	69a2      	ldr	r2, [r4, #24]
 80123c0:	429a      	cmp	r2, r3
 80123c2:	dc17      	bgt.n	80123f4 <_puts_r+0x8c>
 80123c4:	290a      	cmp	r1, #10
 80123c6:	d015      	beq.n	80123f4 <_puts_r+0x8c>
 80123c8:	6823      	ldr	r3, [r4, #0]
 80123ca:	1c5a      	adds	r2, r3, #1
 80123cc:	6022      	str	r2, [r4, #0]
 80123ce:	7019      	strb	r1, [r3, #0]
 80123d0:	68a3      	ldr	r3, [r4, #8]
 80123d2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80123d6:	3b01      	subs	r3, #1
 80123d8:	60a3      	str	r3, [r4, #8]
 80123da:	2900      	cmp	r1, #0
 80123dc:	d1ed      	bne.n	80123ba <_puts_r+0x52>
 80123de:	2b00      	cmp	r3, #0
 80123e0:	da11      	bge.n	8012406 <_puts_r+0x9e>
 80123e2:	4622      	mov	r2, r4
 80123e4:	210a      	movs	r1, #10
 80123e6:	4628      	mov	r0, r5
 80123e8:	f000 f85f 	bl	80124aa <__swbuf_r>
 80123ec:	3001      	adds	r0, #1
 80123ee:	d0d7      	beq.n	80123a0 <_puts_r+0x38>
 80123f0:	250a      	movs	r5, #10
 80123f2:	e7d7      	b.n	80123a4 <_puts_r+0x3c>
 80123f4:	4622      	mov	r2, r4
 80123f6:	4628      	mov	r0, r5
 80123f8:	f000 f857 	bl	80124aa <__swbuf_r>
 80123fc:	3001      	adds	r0, #1
 80123fe:	d1e7      	bne.n	80123d0 <_puts_r+0x68>
 8012400:	e7ce      	b.n	80123a0 <_puts_r+0x38>
 8012402:	3e01      	subs	r6, #1
 8012404:	e7e4      	b.n	80123d0 <_puts_r+0x68>
 8012406:	6823      	ldr	r3, [r4, #0]
 8012408:	1c5a      	adds	r2, r3, #1
 801240a:	6022      	str	r2, [r4, #0]
 801240c:	220a      	movs	r2, #10
 801240e:	701a      	strb	r2, [r3, #0]
 8012410:	e7ee      	b.n	80123f0 <_puts_r+0x88>
	...

08012414 <puts>:
 8012414:	4b02      	ldr	r3, [pc, #8]	@ (8012420 <puts+0xc>)
 8012416:	4601      	mov	r1, r0
 8012418:	6818      	ldr	r0, [r3, #0]
 801241a:	f7ff bfa5 	b.w	8012368 <_puts_r>
 801241e:	bf00      	nop
 8012420:	200000f0 	.word	0x200000f0

08012424 <__sread>:
 8012424:	b510      	push	{r4, lr}
 8012426:	460c      	mov	r4, r1
 8012428:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801242c:	f000 f910 	bl	8012650 <_read_r>
 8012430:	2800      	cmp	r0, #0
 8012432:	bfab      	itete	ge
 8012434:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8012436:	89a3      	ldrhlt	r3, [r4, #12]
 8012438:	181b      	addge	r3, r3, r0
 801243a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801243e:	bfac      	ite	ge
 8012440:	6563      	strge	r3, [r4, #84]	@ 0x54
 8012442:	81a3      	strhlt	r3, [r4, #12]
 8012444:	bd10      	pop	{r4, pc}

08012446 <__swrite>:
 8012446:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801244a:	461f      	mov	r7, r3
 801244c:	898b      	ldrh	r3, [r1, #12]
 801244e:	05db      	lsls	r3, r3, #23
 8012450:	4605      	mov	r5, r0
 8012452:	460c      	mov	r4, r1
 8012454:	4616      	mov	r6, r2
 8012456:	d505      	bpl.n	8012464 <__swrite+0x1e>
 8012458:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801245c:	2302      	movs	r3, #2
 801245e:	2200      	movs	r2, #0
 8012460:	f000 f8e4 	bl	801262c <_lseek_r>
 8012464:	89a3      	ldrh	r3, [r4, #12]
 8012466:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801246a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801246e:	81a3      	strh	r3, [r4, #12]
 8012470:	4632      	mov	r2, r6
 8012472:	463b      	mov	r3, r7
 8012474:	4628      	mov	r0, r5
 8012476:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801247a:	f000 b90b 	b.w	8012694 <_write_r>

0801247e <__sseek>:
 801247e:	b510      	push	{r4, lr}
 8012480:	460c      	mov	r4, r1
 8012482:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012486:	f000 f8d1 	bl	801262c <_lseek_r>
 801248a:	1c43      	adds	r3, r0, #1
 801248c:	89a3      	ldrh	r3, [r4, #12]
 801248e:	bf15      	itete	ne
 8012490:	6560      	strne	r0, [r4, #84]	@ 0x54
 8012492:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8012496:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801249a:	81a3      	strheq	r3, [r4, #12]
 801249c:	bf18      	it	ne
 801249e:	81a3      	strhne	r3, [r4, #12]
 80124a0:	bd10      	pop	{r4, pc}

080124a2 <__sclose>:
 80124a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80124a6:	f000 b8b1 	b.w	801260c <_close_r>

080124aa <__swbuf_r>:
 80124aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80124ac:	460e      	mov	r6, r1
 80124ae:	4614      	mov	r4, r2
 80124b0:	4605      	mov	r5, r0
 80124b2:	b118      	cbz	r0, 80124bc <__swbuf_r+0x12>
 80124b4:	6a03      	ldr	r3, [r0, #32]
 80124b6:	b90b      	cbnz	r3, 80124bc <__swbuf_r+0x12>
 80124b8:	f7ff ff0e 	bl	80122d8 <__sinit>
 80124bc:	69a3      	ldr	r3, [r4, #24]
 80124be:	60a3      	str	r3, [r4, #8]
 80124c0:	89a3      	ldrh	r3, [r4, #12]
 80124c2:	071a      	lsls	r2, r3, #28
 80124c4:	d501      	bpl.n	80124ca <__swbuf_r+0x20>
 80124c6:	6923      	ldr	r3, [r4, #16]
 80124c8:	b943      	cbnz	r3, 80124dc <__swbuf_r+0x32>
 80124ca:	4621      	mov	r1, r4
 80124cc:	4628      	mov	r0, r5
 80124ce:	f000 f82b 	bl	8012528 <__swsetup_r>
 80124d2:	b118      	cbz	r0, 80124dc <__swbuf_r+0x32>
 80124d4:	f04f 37ff 	mov.w	r7, #4294967295
 80124d8:	4638      	mov	r0, r7
 80124da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80124dc:	6823      	ldr	r3, [r4, #0]
 80124de:	6922      	ldr	r2, [r4, #16]
 80124e0:	1a98      	subs	r0, r3, r2
 80124e2:	6963      	ldr	r3, [r4, #20]
 80124e4:	b2f6      	uxtb	r6, r6
 80124e6:	4283      	cmp	r3, r0
 80124e8:	4637      	mov	r7, r6
 80124ea:	dc05      	bgt.n	80124f8 <__swbuf_r+0x4e>
 80124ec:	4621      	mov	r1, r4
 80124ee:	4628      	mov	r0, r5
 80124f0:	f001 fcf4 	bl	8013edc <_fflush_r>
 80124f4:	2800      	cmp	r0, #0
 80124f6:	d1ed      	bne.n	80124d4 <__swbuf_r+0x2a>
 80124f8:	68a3      	ldr	r3, [r4, #8]
 80124fa:	3b01      	subs	r3, #1
 80124fc:	60a3      	str	r3, [r4, #8]
 80124fe:	6823      	ldr	r3, [r4, #0]
 8012500:	1c5a      	adds	r2, r3, #1
 8012502:	6022      	str	r2, [r4, #0]
 8012504:	701e      	strb	r6, [r3, #0]
 8012506:	6962      	ldr	r2, [r4, #20]
 8012508:	1c43      	adds	r3, r0, #1
 801250a:	429a      	cmp	r2, r3
 801250c:	d004      	beq.n	8012518 <__swbuf_r+0x6e>
 801250e:	89a3      	ldrh	r3, [r4, #12]
 8012510:	07db      	lsls	r3, r3, #31
 8012512:	d5e1      	bpl.n	80124d8 <__swbuf_r+0x2e>
 8012514:	2e0a      	cmp	r6, #10
 8012516:	d1df      	bne.n	80124d8 <__swbuf_r+0x2e>
 8012518:	4621      	mov	r1, r4
 801251a:	4628      	mov	r0, r5
 801251c:	f001 fcde 	bl	8013edc <_fflush_r>
 8012520:	2800      	cmp	r0, #0
 8012522:	d0d9      	beq.n	80124d8 <__swbuf_r+0x2e>
 8012524:	e7d6      	b.n	80124d4 <__swbuf_r+0x2a>
	...

08012528 <__swsetup_r>:
 8012528:	b538      	push	{r3, r4, r5, lr}
 801252a:	4b29      	ldr	r3, [pc, #164]	@ (80125d0 <__swsetup_r+0xa8>)
 801252c:	4605      	mov	r5, r0
 801252e:	6818      	ldr	r0, [r3, #0]
 8012530:	460c      	mov	r4, r1
 8012532:	b118      	cbz	r0, 801253c <__swsetup_r+0x14>
 8012534:	6a03      	ldr	r3, [r0, #32]
 8012536:	b90b      	cbnz	r3, 801253c <__swsetup_r+0x14>
 8012538:	f7ff fece 	bl	80122d8 <__sinit>
 801253c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012540:	0719      	lsls	r1, r3, #28
 8012542:	d422      	bmi.n	801258a <__swsetup_r+0x62>
 8012544:	06da      	lsls	r2, r3, #27
 8012546:	d407      	bmi.n	8012558 <__swsetup_r+0x30>
 8012548:	2209      	movs	r2, #9
 801254a:	602a      	str	r2, [r5, #0]
 801254c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012550:	81a3      	strh	r3, [r4, #12]
 8012552:	f04f 30ff 	mov.w	r0, #4294967295
 8012556:	e033      	b.n	80125c0 <__swsetup_r+0x98>
 8012558:	0758      	lsls	r0, r3, #29
 801255a:	d512      	bpl.n	8012582 <__swsetup_r+0x5a>
 801255c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801255e:	b141      	cbz	r1, 8012572 <__swsetup_r+0x4a>
 8012560:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012564:	4299      	cmp	r1, r3
 8012566:	d002      	beq.n	801256e <__swsetup_r+0x46>
 8012568:	4628      	mov	r0, r5
 801256a:	f000 ff2d 	bl	80133c8 <_free_r>
 801256e:	2300      	movs	r3, #0
 8012570:	6363      	str	r3, [r4, #52]	@ 0x34
 8012572:	89a3      	ldrh	r3, [r4, #12]
 8012574:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8012578:	81a3      	strh	r3, [r4, #12]
 801257a:	2300      	movs	r3, #0
 801257c:	6063      	str	r3, [r4, #4]
 801257e:	6923      	ldr	r3, [r4, #16]
 8012580:	6023      	str	r3, [r4, #0]
 8012582:	89a3      	ldrh	r3, [r4, #12]
 8012584:	f043 0308 	orr.w	r3, r3, #8
 8012588:	81a3      	strh	r3, [r4, #12]
 801258a:	6923      	ldr	r3, [r4, #16]
 801258c:	b94b      	cbnz	r3, 80125a2 <__swsetup_r+0x7a>
 801258e:	89a3      	ldrh	r3, [r4, #12]
 8012590:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8012594:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012598:	d003      	beq.n	80125a2 <__swsetup_r+0x7a>
 801259a:	4621      	mov	r1, r4
 801259c:	4628      	mov	r0, r5
 801259e:	f001 fceb 	bl	8013f78 <__smakebuf_r>
 80125a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80125a6:	f013 0201 	ands.w	r2, r3, #1
 80125aa:	d00a      	beq.n	80125c2 <__swsetup_r+0x9a>
 80125ac:	2200      	movs	r2, #0
 80125ae:	60a2      	str	r2, [r4, #8]
 80125b0:	6962      	ldr	r2, [r4, #20]
 80125b2:	4252      	negs	r2, r2
 80125b4:	61a2      	str	r2, [r4, #24]
 80125b6:	6922      	ldr	r2, [r4, #16]
 80125b8:	b942      	cbnz	r2, 80125cc <__swsetup_r+0xa4>
 80125ba:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80125be:	d1c5      	bne.n	801254c <__swsetup_r+0x24>
 80125c0:	bd38      	pop	{r3, r4, r5, pc}
 80125c2:	0799      	lsls	r1, r3, #30
 80125c4:	bf58      	it	pl
 80125c6:	6962      	ldrpl	r2, [r4, #20]
 80125c8:	60a2      	str	r2, [r4, #8]
 80125ca:	e7f4      	b.n	80125b6 <__swsetup_r+0x8e>
 80125cc:	2000      	movs	r0, #0
 80125ce:	e7f7      	b.n	80125c0 <__swsetup_r+0x98>
 80125d0:	200000f0 	.word	0x200000f0

080125d4 <memcmp>:
 80125d4:	b510      	push	{r4, lr}
 80125d6:	3901      	subs	r1, #1
 80125d8:	4402      	add	r2, r0
 80125da:	4290      	cmp	r0, r2
 80125dc:	d101      	bne.n	80125e2 <memcmp+0xe>
 80125de:	2000      	movs	r0, #0
 80125e0:	e005      	b.n	80125ee <memcmp+0x1a>
 80125e2:	7803      	ldrb	r3, [r0, #0]
 80125e4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80125e8:	42a3      	cmp	r3, r4
 80125ea:	d001      	beq.n	80125f0 <memcmp+0x1c>
 80125ec:	1b18      	subs	r0, r3, r4
 80125ee:	bd10      	pop	{r4, pc}
 80125f0:	3001      	adds	r0, #1
 80125f2:	e7f2      	b.n	80125da <memcmp+0x6>

080125f4 <memset>:
 80125f4:	4402      	add	r2, r0
 80125f6:	4603      	mov	r3, r0
 80125f8:	4293      	cmp	r3, r2
 80125fa:	d100      	bne.n	80125fe <memset+0xa>
 80125fc:	4770      	bx	lr
 80125fe:	f803 1b01 	strb.w	r1, [r3], #1
 8012602:	e7f9      	b.n	80125f8 <memset+0x4>

08012604 <_localeconv_r>:
 8012604:	4800      	ldr	r0, [pc, #0]	@ (8012608 <_localeconv_r+0x4>)
 8012606:	4770      	bx	lr
 8012608:	20000230 	.word	0x20000230

0801260c <_close_r>:
 801260c:	b538      	push	{r3, r4, r5, lr}
 801260e:	4d06      	ldr	r5, [pc, #24]	@ (8012628 <_close_r+0x1c>)
 8012610:	2300      	movs	r3, #0
 8012612:	4604      	mov	r4, r0
 8012614:	4608      	mov	r0, r1
 8012616:	602b      	str	r3, [r5, #0]
 8012618:	f7f9 f82e 	bl	800b678 <_close>
 801261c:	1c43      	adds	r3, r0, #1
 801261e:	d102      	bne.n	8012626 <_close_r+0x1a>
 8012620:	682b      	ldr	r3, [r5, #0]
 8012622:	b103      	cbz	r3, 8012626 <_close_r+0x1a>
 8012624:	6023      	str	r3, [r4, #0]
 8012626:	bd38      	pop	{r3, r4, r5, pc}
 8012628:	20000c54 	.word	0x20000c54

0801262c <_lseek_r>:
 801262c:	b538      	push	{r3, r4, r5, lr}
 801262e:	4d07      	ldr	r5, [pc, #28]	@ (801264c <_lseek_r+0x20>)
 8012630:	4604      	mov	r4, r0
 8012632:	4608      	mov	r0, r1
 8012634:	4611      	mov	r1, r2
 8012636:	2200      	movs	r2, #0
 8012638:	602a      	str	r2, [r5, #0]
 801263a:	461a      	mov	r2, r3
 801263c:	f7f9 f843 	bl	800b6c6 <_lseek>
 8012640:	1c43      	adds	r3, r0, #1
 8012642:	d102      	bne.n	801264a <_lseek_r+0x1e>
 8012644:	682b      	ldr	r3, [r5, #0]
 8012646:	b103      	cbz	r3, 801264a <_lseek_r+0x1e>
 8012648:	6023      	str	r3, [r4, #0]
 801264a:	bd38      	pop	{r3, r4, r5, pc}
 801264c:	20000c54 	.word	0x20000c54

08012650 <_read_r>:
 8012650:	b538      	push	{r3, r4, r5, lr}
 8012652:	4d07      	ldr	r5, [pc, #28]	@ (8012670 <_read_r+0x20>)
 8012654:	4604      	mov	r4, r0
 8012656:	4608      	mov	r0, r1
 8012658:	4611      	mov	r1, r2
 801265a:	2200      	movs	r2, #0
 801265c:	602a      	str	r2, [r5, #0]
 801265e:	461a      	mov	r2, r3
 8012660:	f7f8 ffd1 	bl	800b606 <_read>
 8012664:	1c43      	adds	r3, r0, #1
 8012666:	d102      	bne.n	801266e <_read_r+0x1e>
 8012668:	682b      	ldr	r3, [r5, #0]
 801266a:	b103      	cbz	r3, 801266e <_read_r+0x1e>
 801266c:	6023      	str	r3, [r4, #0]
 801266e:	bd38      	pop	{r3, r4, r5, pc}
 8012670:	20000c54 	.word	0x20000c54

08012674 <_sbrk_r>:
 8012674:	b538      	push	{r3, r4, r5, lr}
 8012676:	4d06      	ldr	r5, [pc, #24]	@ (8012690 <_sbrk_r+0x1c>)
 8012678:	2300      	movs	r3, #0
 801267a:	4604      	mov	r4, r0
 801267c:	4608      	mov	r0, r1
 801267e:	602b      	str	r3, [r5, #0]
 8012680:	f7f9 f82e 	bl	800b6e0 <_sbrk>
 8012684:	1c43      	adds	r3, r0, #1
 8012686:	d102      	bne.n	801268e <_sbrk_r+0x1a>
 8012688:	682b      	ldr	r3, [r5, #0]
 801268a:	b103      	cbz	r3, 801268e <_sbrk_r+0x1a>
 801268c:	6023      	str	r3, [r4, #0]
 801268e:	bd38      	pop	{r3, r4, r5, pc}
 8012690:	20000c54 	.word	0x20000c54

08012694 <_write_r>:
 8012694:	b538      	push	{r3, r4, r5, lr}
 8012696:	4d07      	ldr	r5, [pc, #28]	@ (80126b4 <_write_r+0x20>)
 8012698:	4604      	mov	r4, r0
 801269a:	4608      	mov	r0, r1
 801269c:	4611      	mov	r1, r2
 801269e:	2200      	movs	r2, #0
 80126a0:	602a      	str	r2, [r5, #0]
 80126a2:	461a      	mov	r2, r3
 80126a4:	f7f8 ffcc 	bl	800b640 <_write>
 80126a8:	1c43      	adds	r3, r0, #1
 80126aa:	d102      	bne.n	80126b2 <_write_r+0x1e>
 80126ac:	682b      	ldr	r3, [r5, #0]
 80126ae:	b103      	cbz	r3, 80126b2 <_write_r+0x1e>
 80126b0:	6023      	str	r3, [r4, #0]
 80126b2:	bd38      	pop	{r3, r4, r5, pc}
 80126b4:	20000c54 	.word	0x20000c54

080126b8 <__errno>:
 80126b8:	4b01      	ldr	r3, [pc, #4]	@ (80126c0 <__errno+0x8>)
 80126ba:	6818      	ldr	r0, [r3, #0]
 80126bc:	4770      	bx	lr
 80126be:	bf00      	nop
 80126c0:	200000f0 	.word	0x200000f0

080126c4 <__libc_init_array>:
 80126c4:	b570      	push	{r4, r5, r6, lr}
 80126c6:	4d0d      	ldr	r5, [pc, #52]	@ (80126fc <__libc_init_array+0x38>)
 80126c8:	4c0d      	ldr	r4, [pc, #52]	@ (8012700 <__libc_init_array+0x3c>)
 80126ca:	1b64      	subs	r4, r4, r5
 80126cc:	10a4      	asrs	r4, r4, #2
 80126ce:	2600      	movs	r6, #0
 80126d0:	42a6      	cmp	r6, r4
 80126d2:	d109      	bne.n	80126e8 <__libc_init_array+0x24>
 80126d4:	4d0b      	ldr	r5, [pc, #44]	@ (8012704 <__libc_init_array+0x40>)
 80126d6:	4c0c      	ldr	r4, [pc, #48]	@ (8012708 <__libc_init_array+0x44>)
 80126d8:	f002 fbbc 	bl	8014e54 <_init>
 80126dc:	1b64      	subs	r4, r4, r5
 80126de:	10a4      	asrs	r4, r4, #2
 80126e0:	2600      	movs	r6, #0
 80126e2:	42a6      	cmp	r6, r4
 80126e4:	d105      	bne.n	80126f2 <__libc_init_array+0x2e>
 80126e6:	bd70      	pop	{r4, r5, r6, pc}
 80126e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80126ec:	4798      	blx	r3
 80126ee:	3601      	adds	r6, #1
 80126f0:	e7ee      	b.n	80126d0 <__libc_init_array+0xc>
 80126f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80126f6:	4798      	blx	r3
 80126f8:	3601      	adds	r6, #1
 80126fa:	e7f2      	b.n	80126e2 <__libc_init_array+0x1e>
 80126fc:	08016600 	.word	0x08016600
 8012700:	08016600 	.word	0x08016600
 8012704:	08016600 	.word	0x08016600
 8012708:	08016604 	.word	0x08016604

0801270c <__retarget_lock_init_recursive>:
 801270c:	4770      	bx	lr

0801270e <__retarget_lock_acquire_recursive>:
 801270e:	4770      	bx	lr

08012710 <__retarget_lock_release_recursive>:
 8012710:	4770      	bx	lr

08012712 <quorem>:
 8012712:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012716:	6903      	ldr	r3, [r0, #16]
 8012718:	690c      	ldr	r4, [r1, #16]
 801271a:	42a3      	cmp	r3, r4
 801271c:	4607      	mov	r7, r0
 801271e:	db7e      	blt.n	801281e <quorem+0x10c>
 8012720:	3c01      	subs	r4, #1
 8012722:	f101 0814 	add.w	r8, r1, #20
 8012726:	00a3      	lsls	r3, r4, #2
 8012728:	f100 0514 	add.w	r5, r0, #20
 801272c:	9300      	str	r3, [sp, #0]
 801272e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012732:	9301      	str	r3, [sp, #4]
 8012734:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8012738:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801273c:	3301      	adds	r3, #1
 801273e:	429a      	cmp	r2, r3
 8012740:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8012744:	fbb2 f6f3 	udiv	r6, r2, r3
 8012748:	d32e      	bcc.n	80127a8 <quorem+0x96>
 801274a:	f04f 0a00 	mov.w	sl, #0
 801274e:	46c4      	mov	ip, r8
 8012750:	46ae      	mov	lr, r5
 8012752:	46d3      	mov	fp, sl
 8012754:	f85c 3b04 	ldr.w	r3, [ip], #4
 8012758:	b298      	uxth	r0, r3
 801275a:	fb06 a000 	mla	r0, r6, r0, sl
 801275e:	0c02      	lsrs	r2, r0, #16
 8012760:	0c1b      	lsrs	r3, r3, #16
 8012762:	fb06 2303 	mla	r3, r6, r3, r2
 8012766:	f8de 2000 	ldr.w	r2, [lr]
 801276a:	b280      	uxth	r0, r0
 801276c:	b292      	uxth	r2, r2
 801276e:	1a12      	subs	r2, r2, r0
 8012770:	445a      	add	r2, fp
 8012772:	f8de 0000 	ldr.w	r0, [lr]
 8012776:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801277a:	b29b      	uxth	r3, r3
 801277c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8012780:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8012784:	b292      	uxth	r2, r2
 8012786:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801278a:	45e1      	cmp	r9, ip
 801278c:	f84e 2b04 	str.w	r2, [lr], #4
 8012790:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8012794:	d2de      	bcs.n	8012754 <quorem+0x42>
 8012796:	9b00      	ldr	r3, [sp, #0]
 8012798:	58eb      	ldr	r3, [r5, r3]
 801279a:	b92b      	cbnz	r3, 80127a8 <quorem+0x96>
 801279c:	9b01      	ldr	r3, [sp, #4]
 801279e:	3b04      	subs	r3, #4
 80127a0:	429d      	cmp	r5, r3
 80127a2:	461a      	mov	r2, r3
 80127a4:	d32f      	bcc.n	8012806 <quorem+0xf4>
 80127a6:	613c      	str	r4, [r7, #16]
 80127a8:	4638      	mov	r0, r7
 80127aa:	f001 f8c9 	bl	8013940 <__mcmp>
 80127ae:	2800      	cmp	r0, #0
 80127b0:	db25      	blt.n	80127fe <quorem+0xec>
 80127b2:	4629      	mov	r1, r5
 80127b4:	2000      	movs	r0, #0
 80127b6:	f858 2b04 	ldr.w	r2, [r8], #4
 80127ba:	f8d1 c000 	ldr.w	ip, [r1]
 80127be:	fa1f fe82 	uxth.w	lr, r2
 80127c2:	fa1f f38c 	uxth.w	r3, ip
 80127c6:	eba3 030e 	sub.w	r3, r3, lr
 80127ca:	4403      	add	r3, r0
 80127cc:	0c12      	lsrs	r2, r2, #16
 80127ce:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80127d2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80127d6:	b29b      	uxth	r3, r3
 80127d8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80127dc:	45c1      	cmp	r9, r8
 80127de:	f841 3b04 	str.w	r3, [r1], #4
 80127e2:	ea4f 4022 	mov.w	r0, r2, asr #16
 80127e6:	d2e6      	bcs.n	80127b6 <quorem+0xa4>
 80127e8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80127ec:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80127f0:	b922      	cbnz	r2, 80127fc <quorem+0xea>
 80127f2:	3b04      	subs	r3, #4
 80127f4:	429d      	cmp	r5, r3
 80127f6:	461a      	mov	r2, r3
 80127f8:	d30b      	bcc.n	8012812 <quorem+0x100>
 80127fa:	613c      	str	r4, [r7, #16]
 80127fc:	3601      	adds	r6, #1
 80127fe:	4630      	mov	r0, r6
 8012800:	b003      	add	sp, #12
 8012802:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012806:	6812      	ldr	r2, [r2, #0]
 8012808:	3b04      	subs	r3, #4
 801280a:	2a00      	cmp	r2, #0
 801280c:	d1cb      	bne.n	80127a6 <quorem+0x94>
 801280e:	3c01      	subs	r4, #1
 8012810:	e7c6      	b.n	80127a0 <quorem+0x8e>
 8012812:	6812      	ldr	r2, [r2, #0]
 8012814:	3b04      	subs	r3, #4
 8012816:	2a00      	cmp	r2, #0
 8012818:	d1ef      	bne.n	80127fa <quorem+0xe8>
 801281a:	3c01      	subs	r4, #1
 801281c:	e7ea      	b.n	80127f4 <quorem+0xe2>
 801281e:	2000      	movs	r0, #0
 8012820:	e7ee      	b.n	8012800 <quorem+0xee>
 8012822:	0000      	movs	r0, r0
 8012824:	0000      	movs	r0, r0
	...

08012828 <_dtoa_r>:
 8012828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801282c:	69c7      	ldr	r7, [r0, #28]
 801282e:	b097      	sub	sp, #92	@ 0x5c
 8012830:	ed8d 0b04 	vstr	d0, [sp, #16]
 8012834:	ec55 4b10 	vmov	r4, r5, d0
 8012838:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 801283a:	9107      	str	r1, [sp, #28]
 801283c:	4681      	mov	r9, r0
 801283e:	920c      	str	r2, [sp, #48]	@ 0x30
 8012840:	9311      	str	r3, [sp, #68]	@ 0x44
 8012842:	b97f      	cbnz	r7, 8012864 <_dtoa_r+0x3c>
 8012844:	2010      	movs	r0, #16
 8012846:	f7fe ffaf 	bl	80117a8 <malloc>
 801284a:	4602      	mov	r2, r0
 801284c:	f8c9 001c 	str.w	r0, [r9, #28]
 8012850:	b920      	cbnz	r0, 801285c <_dtoa_r+0x34>
 8012852:	4ba9      	ldr	r3, [pc, #676]	@ (8012af8 <_dtoa_r+0x2d0>)
 8012854:	21ef      	movs	r1, #239	@ 0xef
 8012856:	48a9      	ldr	r0, [pc, #676]	@ (8012afc <_dtoa_r+0x2d4>)
 8012858:	f001 fbfa 	bl	8014050 <__assert_func>
 801285c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8012860:	6007      	str	r7, [r0, #0]
 8012862:	60c7      	str	r7, [r0, #12]
 8012864:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012868:	6819      	ldr	r1, [r3, #0]
 801286a:	b159      	cbz	r1, 8012884 <_dtoa_r+0x5c>
 801286c:	685a      	ldr	r2, [r3, #4]
 801286e:	604a      	str	r2, [r1, #4]
 8012870:	2301      	movs	r3, #1
 8012872:	4093      	lsls	r3, r2
 8012874:	608b      	str	r3, [r1, #8]
 8012876:	4648      	mov	r0, r9
 8012878:	f000 fe30 	bl	80134dc <_Bfree>
 801287c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012880:	2200      	movs	r2, #0
 8012882:	601a      	str	r2, [r3, #0]
 8012884:	1e2b      	subs	r3, r5, #0
 8012886:	bfb9      	ittee	lt
 8012888:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801288c:	9305      	strlt	r3, [sp, #20]
 801288e:	2300      	movge	r3, #0
 8012890:	6033      	strge	r3, [r6, #0]
 8012892:	9f05      	ldr	r7, [sp, #20]
 8012894:	4b9a      	ldr	r3, [pc, #616]	@ (8012b00 <_dtoa_r+0x2d8>)
 8012896:	bfbc      	itt	lt
 8012898:	2201      	movlt	r2, #1
 801289a:	6032      	strlt	r2, [r6, #0]
 801289c:	43bb      	bics	r3, r7
 801289e:	d112      	bne.n	80128c6 <_dtoa_r+0x9e>
 80128a0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80128a2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80128a6:	6013      	str	r3, [r2, #0]
 80128a8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80128ac:	4323      	orrs	r3, r4
 80128ae:	f000 855a 	beq.w	8013366 <_dtoa_r+0xb3e>
 80128b2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80128b4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8012b14 <_dtoa_r+0x2ec>
 80128b8:	2b00      	cmp	r3, #0
 80128ba:	f000 855c 	beq.w	8013376 <_dtoa_r+0xb4e>
 80128be:	f10a 0303 	add.w	r3, sl, #3
 80128c2:	f000 bd56 	b.w	8013372 <_dtoa_r+0xb4a>
 80128c6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80128ca:	2200      	movs	r2, #0
 80128cc:	ec51 0b17 	vmov	r0, r1, d7
 80128d0:	2300      	movs	r3, #0
 80128d2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80128d6:	f7ee f8f7 	bl	8000ac8 <__aeabi_dcmpeq>
 80128da:	4680      	mov	r8, r0
 80128dc:	b158      	cbz	r0, 80128f6 <_dtoa_r+0xce>
 80128de:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80128e0:	2301      	movs	r3, #1
 80128e2:	6013      	str	r3, [r2, #0]
 80128e4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80128e6:	b113      	cbz	r3, 80128ee <_dtoa_r+0xc6>
 80128e8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80128ea:	4b86      	ldr	r3, [pc, #536]	@ (8012b04 <_dtoa_r+0x2dc>)
 80128ec:	6013      	str	r3, [r2, #0]
 80128ee:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8012b18 <_dtoa_r+0x2f0>
 80128f2:	f000 bd40 	b.w	8013376 <_dtoa_r+0xb4e>
 80128f6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80128fa:	aa14      	add	r2, sp, #80	@ 0x50
 80128fc:	a915      	add	r1, sp, #84	@ 0x54
 80128fe:	4648      	mov	r0, r9
 8012900:	f001 f8ce 	bl	8013aa0 <__d2b>
 8012904:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8012908:	9002      	str	r0, [sp, #8]
 801290a:	2e00      	cmp	r6, #0
 801290c:	d078      	beq.n	8012a00 <_dtoa_r+0x1d8>
 801290e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012910:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8012914:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012918:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801291c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8012920:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8012924:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8012928:	4619      	mov	r1, r3
 801292a:	2200      	movs	r2, #0
 801292c:	4b76      	ldr	r3, [pc, #472]	@ (8012b08 <_dtoa_r+0x2e0>)
 801292e:	f7ed fcab 	bl	8000288 <__aeabi_dsub>
 8012932:	a36b      	add	r3, pc, #428	@ (adr r3, 8012ae0 <_dtoa_r+0x2b8>)
 8012934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012938:	f7ed fe5e 	bl	80005f8 <__aeabi_dmul>
 801293c:	a36a      	add	r3, pc, #424	@ (adr r3, 8012ae8 <_dtoa_r+0x2c0>)
 801293e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012942:	f7ed fca3 	bl	800028c <__adddf3>
 8012946:	4604      	mov	r4, r0
 8012948:	4630      	mov	r0, r6
 801294a:	460d      	mov	r5, r1
 801294c:	f7ed fdea 	bl	8000524 <__aeabi_i2d>
 8012950:	a367      	add	r3, pc, #412	@ (adr r3, 8012af0 <_dtoa_r+0x2c8>)
 8012952:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012956:	f7ed fe4f 	bl	80005f8 <__aeabi_dmul>
 801295a:	4602      	mov	r2, r0
 801295c:	460b      	mov	r3, r1
 801295e:	4620      	mov	r0, r4
 8012960:	4629      	mov	r1, r5
 8012962:	f7ed fc93 	bl	800028c <__adddf3>
 8012966:	4604      	mov	r4, r0
 8012968:	460d      	mov	r5, r1
 801296a:	f7ee f8f5 	bl	8000b58 <__aeabi_d2iz>
 801296e:	2200      	movs	r2, #0
 8012970:	4607      	mov	r7, r0
 8012972:	2300      	movs	r3, #0
 8012974:	4620      	mov	r0, r4
 8012976:	4629      	mov	r1, r5
 8012978:	f7ee f8b0 	bl	8000adc <__aeabi_dcmplt>
 801297c:	b140      	cbz	r0, 8012990 <_dtoa_r+0x168>
 801297e:	4638      	mov	r0, r7
 8012980:	f7ed fdd0 	bl	8000524 <__aeabi_i2d>
 8012984:	4622      	mov	r2, r4
 8012986:	462b      	mov	r3, r5
 8012988:	f7ee f89e 	bl	8000ac8 <__aeabi_dcmpeq>
 801298c:	b900      	cbnz	r0, 8012990 <_dtoa_r+0x168>
 801298e:	3f01      	subs	r7, #1
 8012990:	2f16      	cmp	r7, #22
 8012992:	d852      	bhi.n	8012a3a <_dtoa_r+0x212>
 8012994:	4b5d      	ldr	r3, [pc, #372]	@ (8012b0c <_dtoa_r+0x2e4>)
 8012996:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801299a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801299e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80129a2:	f7ee f89b 	bl	8000adc <__aeabi_dcmplt>
 80129a6:	2800      	cmp	r0, #0
 80129a8:	d049      	beq.n	8012a3e <_dtoa_r+0x216>
 80129aa:	3f01      	subs	r7, #1
 80129ac:	2300      	movs	r3, #0
 80129ae:	9310      	str	r3, [sp, #64]	@ 0x40
 80129b0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80129b2:	1b9b      	subs	r3, r3, r6
 80129b4:	1e5a      	subs	r2, r3, #1
 80129b6:	bf45      	ittet	mi
 80129b8:	f1c3 0301 	rsbmi	r3, r3, #1
 80129bc:	9300      	strmi	r3, [sp, #0]
 80129be:	2300      	movpl	r3, #0
 80129c0:	2300      	movmi	r3, #0
 80129c2:	9206      	str	r2, [sp, #24]
 80129c4:	bf54      	ite	pl
 80129c6:	9300      	strpl	r3, [sp, #0]
 80129c8:	9306      	strmi	r3, [sp, #24]
 80129ca:	2f00      	cmp	r7, #0
 80129cc:	db39      	blt.n	8012a42 <_dtoa_r+0x21a>
 80129ce:	9b06      	ldr	r3, [sp, #24]
 80129d0:	970d      	str	r7, [sp, #52]	@ 0x34
 80129d2:	443b      	add	r3, r7
 80129d4:	9306      	str	r3, [sp, #24]
 80129d6:	2300      	movs	r3, #0
 80129d8:	9308      	str	r3, [sp, #32]
 80129da:	9b07      	ldr	r3, [sp, #28]
 80129dc:	2b09      	cmp	r3, #9
 80129de:	d863      	bhi.n	8012aa8 <_dtoa_r+0x280>
 80129e0:	2b05      	cmp	r3, #5
 80129e2:	bfc4      	itt	gt
 80129e4:	3b04      	subgt	r3, #4
 80129e6:	9307      	strgt	r3, [sp, #28]
 80129e8:	9b07      	ldr	r3, [sp, #28]
 80129ea:	f1a3 0302 	sub.w	r3, r3, #2
 80129ee:	bfcc      	ite	gt
 80129f0:	2400      	movgt	r4, #0
 80129f2:	2401      	movle	r4, #1
 80129f4:	2b03      	cmp	r3, #3
 80129f6:	d863      	bhi.n	8012ac0 <_dtoa_r+0x298>
 80129f8:	e8df f003 	tbb	[pc, r3]
 80129fc:	2b375452 	.word	0x2b375452
 8012a00:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8012a04:	441e      	add	r6, r3
 8012a06:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8012a0a:	2b20      	cmp	r3, #32
 8012a0c:	bfc1      	itttt	gt
 8012a0e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8012a12:	409f      	lslgt	r7, r3
 8012a14:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8012a18:	fa24 f303 	lsrgt.w	r3, r4, r3
 8012a1c:	bfd6      	itet	le
 8012a1e:	f1c3 0320 	rsble	r3, r3, #32
 8012a22:	ea47 0003 	orrgt.w	r0, r7, r3
 8012a26:	fa04 f003 	lslle.w	r0, r4, r3
 8012a2a:	f7ed fd6b 	bl	8000504 <__aeabi_ui2d>
 8012a2e:	2201      	movs	r2, #1
 8012a30:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8012a34:	3e01      	subs	r6, #1
 8012a36:	9212      	str	r2, [sp, #72]	@ 0x48
 8012a38:	e776      	b.n	8012928 <_dtoa_r+0x100>
 8012a3a:	2301      	movs	r3, #1
 8012a3c:	e7b7      	b.n	80129ae <_dtoa_r+0x186>
 8012a3e:	9010      	str	r0, [sp, #64]	@ 0x40
 8012a40:	e7b6      	b.n	80129b0 <_dtoa_r+0x188>
 8012a42:	9b00      	ldr	r3, [sp, #0]
 8012a44:	1bdb      	subs	r3, r3, r7
 8012a46:	9300      	str	r3, [sp, #0]
 8012a48:	427b      	negs	r3, r7
 8012a4a:	9308      	str	r3, [sp, #32]
 8012a4c:	2300      	movs	r3, #0
 8012a4e:	930d      	str	r3, [sp, #52]	@ 0x34
 8012a50:	e7c3      	b.n	80129da <_dtoa_r+0x1b2>
 8012a52:	2301      	movs	r3, #1
 8012a54:	9309      	str	r3, [sp, #36]	@ 0x24
 8012a56:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012a58:	eb07 0b03 	add.w	fp, r7, r3
 8012a5c:	f10b 0301 	add.w	r3, fp, #1
 8012a60:	2b01      	cmp	r3, #1
 8012a62:	9303      	str	r3, [sp, #12]
 8012a64:	bfb8      	it	lt
 8012a66:	2301      	movlt	r3, #1
 8012a68:	e006      	b.n	8012a78 <_dtoa_r+0x250>
 8012a6a:	2301      	movs	r3, #1
 8012a6c:	9309      	str	r3, [sp, #36]	@ 0x24
 8012a6e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012a70:	2b00      	cmp	r3, #0
 8012a72:	dd28      	ble.n	8012ac6 <_dtoa_r+0x29e>
 8012a74:	469b      	mov	fp, r3
 8012a76:	9303      	str	r3, [sp, #12]
 8012a78:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8012a7c:	2100      	movs	r1, #0
 8012a7e:	2204      	movs	r2, #4
 8012a80:	f102 0514 	add.w	r5, r2, #20
 8012a84:	429d      	cmp	r5, r3
 8012a86:	d926      	bls.n	8012ad6 <_dtoa_r+0x2ae>
 8012a88:	6041      	str	r1, [r0, #4]
 8012a8a:	4648      	mov	r0, r9
 8012a8c:	f000 fce6 	bl	801345c <_Balloc>
 8012a90:	4682      	mov	sl, r0
 8012a92:	2800      	cmp	r0, #0
 8012a94:	d142      	bne.n	8012b1c <_dtoa_r+0x2f4>
 8012a96:	4b1e      	ldr	r3, [pc, #120]	@ (8012b10 <_dtoa_r+0x2e8>)
 8012a98:	4602      	mov	r2, r0
 8012a9a:	f240 11af 	movw	r1, #431	@ 0x1af
 8012a9e:	e6da      	b.n	8012856 <_dtoa_r+0x2e>
 8012aa0:	2300      	movs	r3, #0
 8012aa2:	e7e3      	b.n	8012a6c <_dtoa_r+0x244>
 8012aa4:	2300      	movs	r3, #0
 8012aa6:	e7d5      	b.n	8012a54 <_dtoa_r+0x22c>
 8012aa8:	2401      	movs	r4, #1
 8012aaa:	2300      	movs	r3, #0
 8012aac:	9307      	str	r3, [sp, #28]
 8012aae:	9409      	str	r4, [sp, #36]	@ 0x24
 8012ab0:	f04f 3bff 	mov.w	fp, #4294967295
 8012ab4:	2200      	movs	r2, #0
 8012ab6:	f8cd b00c 	str.w	fp, [sp, #12]
 8012aba:	2312      	movs	r3, #18
 8012abc:	920c      	str	r2, [sp, #48]	@ 0x30
 8012abe:	e7db      	b.n	8012a78 <_dtoa_r+0x250>
 8012ac0:	2301      	movs	r3, #1
 8012ac2:	9309      	str	r3, [sp, #36]	@ 0x24
 8012ac4:	e7f4      	b.n	8012ab0 <_dtoa_r+0x288>
 8012ac6:	f04f 0b01 	mov.w	fp, #1
 8012aca:	f8cd b00c 	str.w	fp, [sp, #12]
 8012ace:	465b      	mov	r3, fp
 8012ad0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8012ad4:	e7d0      	b.n	8012a78 <_dtoa_r+0x250>
 8012ad6:	3101      	adds	r1, #1
 8012ad8:	0052      	lsls	r2, r2, #1
 8012ada:	e7d1      	b.n	8012a80 <_dtoa_r+0x258>
 8012adc:	f3af 8000 	nop.w
 8012ae0:	636f4361 	.word	0x636f4361
 8012ae4:	3fd287a7 	.word	0x3fd287a7
 8012ae8:	8b60c8b3 	.word	0x8b60c8b3
 8012aec:	3fc68a28 	.word	0x3fc68a28
 8012af0:	509f79fb 	.word	0x509f79fb
 8012af4:	3fd34413 	.word	0x3fd34413
 8012af8:	08016241 	.word	0x08016241
 8012afc:	08016258 	.word	0x08016258
 8012b00:	7ff00000 	.word	0x7ff00000
 8012b04:	08016211 	.word	0x08016211
 8012b08:	3ff80000 	.word	0x3ff80000
 8012b0c:	080163a8 	.word	0x080163a8
 8012b10:	080162b0 	.word	0x080162b0
 8012b14:	0801623d 	.word	0x0801623d
 8012b18:	08016210 	.word	0x08016210
 8012b1c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012b20:	6018      	str	r0, [r3, #0]
 8012b22:	9b03      	ldr	r3, [sp, #12]
 8012b24:	2b0e      	cmp	r3, #14
 8012b26:	f200 80a1 	bhi.w	8012c6c <_dtoa_r+0x444>
 8012b2a:	2c00      	cmp	r4, #0
 8012b2c:	f000 809e 	beq.w	8012c6c <_dtoa_r+0x444>
 8012b30:	2f00      	cmp	r7, #0
 8012b32:	dd33      	ble.n	8012b9c <_dtoa_r+0x374>
 8012b34:	4b9c      	ldr	r3, [pc, #624]	@ (8012da8 <_dtoa_r+0x580>)
 8012b36:	f007 020f 	and.w	r2, r7, #15
 8012b3a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012b3e:	ed93 7b00 	vldr	d7, [r3]
 8012b42:	05f8      	lsls	r0, r7, #23
 8012b44:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8012b48:	ea4f 1427 	mov.w	r4, r7, asr #4
 8012b4c:	d516      	bpl.n	8012b7c <_dtoa_r+0x354>
 8012b4e:	4b97      	ldr	r3, [pc, #604]	@ (8012dac <_dtoa_r+0x584>)
 8012b50:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8012b54:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8012b58:	f7ed fe78 	bl	800084c <__aeabi_ddiv>
 8012b5c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012b60:	f004 040f 	and.w	r4, r4, #15
 8012b64:	2603      	movs	r6, #3
 8012b66:	4d91      	ldr	r5, [pc, #580]	@ (8012dac <_dtoa_r+0x584>)
 8012b68:	b954      	cbnz	r4, 8012b80 <_dtoa_r+0x358>
 8012b6a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8012b6e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012b72:	f7ed fe6b 	bl	800084c <__aeabi_ddiv>
 8012b76:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012b7a:	e028      	b.n	8012bce <_dtoa_r+0x3a6>
 8012b7c:	2602      	movs	r6, #2
 8012b7e:	e7f2      	b.n	8012b66 <_dtoa_r+0x33e>
 8012b80:	07e1      	lsls	r1, r4, #31
 8012b82:	d508      	bpl.n	8012b96 <_dtoa_r+0x36e>
 8012b84:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8012b88:	e9d5 2300 	ldrd	r2, r3, [r5]
 8012b8c:	f7ed fd34 	bl	80005f8 <__aeabi_dmul>
 8012b90:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012b94:	3601      	adds	r6, #1
 8012b96:	1064      	asrs	r4, r4, #1
 8012b98:	3508      	adds	r5, #8
 8012b9a:	e7e5      	b.n	8012b68 <_dtoa_r+0x340>
 8012b9c:	f000 80af 	beq.w	8012cfe <_dtoa_r+0x4d6>
 8012ba0:	427c      	negs	r4, r7
 8012ba2:	4b81      	ldr	r3, [pc, #516]	@ (8012da8 <_dtoa_r+0x580>)
 8012ba4:	4d81      	ldr	r5, [pc, #516]	@ (8012dac <_dtoa_r+0x584>)
 8012ba6:	f004 020f 	and.w	r2, r4, #15
 8012baa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012bae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012bb2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8012bb6:	f7ed fd1f 	bl	80005f8 <__aeabi_dmul>
 8012bba:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012bbe:	1124      	asrs	r4, r4, #4
 8012bc0:	2300      	movs	r3, #0
 8012bc2:	2602      	movs	r6, #2
 8012bc4:	2c00      	cmp	r4, #0
 8012bc6:	f040 808f 	bne.w	8012ce8 <_dtoa_r+0x4c0>
 8012bca:	2b00      	cmp	r3, #0
 8012bcc:	d1d3      	bne.n	8012b76 <_dtoa_r+0x34e>
 8012bce:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8012bd0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8012bd4:	2b00      	cmp	r3, #0
 8012bd6:	f000 8094 	beq.w	8012d02 <_dtoa_r+0x4da>
 8012bda:	4b75      	ldr	r3, [pc, #468]	@ (8012db0 <_dtoa_r+0x588>)
 8012bdc:	2200      	movs	r2, #0
 8012bde:	4620      	mov	r0, r4
 8012be0:	4629      	mov	r1, r5
 8012be2:	f7ed ff7b 	bl	8000adc <__aeabi_dcmplt>
 8012be6:	2800      	cmp	r0, #0
 8012be8:	f000 808b 	beq.w	8012d02 <_dtoa_r+0x4da>
 8012bec:	9b03      	ldr	r3, [sp, #12]
 8012bee:	2b00      	cmp	r3, #0
 8012bf0:	f000 8087 	beq.w	8012d02 <_dtoa_r+0x4da>
 8012bf4:	f1bb 0f00 	cmp.w	fp, #0
 8012bf8:	dd34      	ble.n	8012c64 <_dtoa_r+0x43c>
 8012bfa:	4620      	mov	r0, r4
 8012bfc:	4b6d      	ldr	r3, [pc, #436]	@ (8012db4 <_dtoa_r+0x58c>)
 8012bfe:	2200      	movs	r2, #0
 8012c00:	4629      	mov	r1, r5
 8012c02:	f7ed fcf9 	bl	80005f8 <__aeabi_dmul>
 8012c06:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012c0a:	f107 38ff 	add.w	r8, r7, #4294967295
 8012c0e:	3601      	adds	r6, #1
 8012c10:	465c      	mov	r4, fp
 8012c12:	4630      	mov	r0, r6
 8012c14:	f7ed fc86 	bl	8000524 <__aeabi_i2d>
 8012c18:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012c1c:	f7ed fcec 	bl	80005f8 <__aeabi_dmul>
 8012c20:	4b65      	ldr	r3, [pc, #404]	@ (8012db8 <_dtoa_r+0x590>)
 8012c22:	2200      	movs	r2, #0
 8012c24:	f7ed fb32 	bl	800028c <__adddf3>
 8012c28:	4605      	mov	r5, r0
 8012c2a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8012c2e:	2c00      	cmp	r4, #0
 8012c30:	d16a      	bne.n	8012d08 <_dtoa_r+0x4e0>
 8012c32:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012c36:	4b61      	ldr	r3, [pc, #388]	@ (8012dbc <_dtoa_r+0x594>)
 8012c38:	2200      	movs	r2, #0
 8012c3a:	f7ed fb25 	bl	8000288 <__aeabi_dsub>
 8012c3e:	4602      	mov	r2, r0
 8012c40:	460b      	mov	r3, r1
 8012c42:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8012c46:	462a      	mov	r2, r5
 8012c48:	4633      	mov	r3, r6
 8012c4a:	f7ed ff65 	bl	8000b18 <__aeabi_dcmpgt>
 8012c4e:	2800      	cmp	r0, #0
 8012c50:	f040 8298 	bne.w	8013184 <_dtoa_r+0x95c>
 8012c54:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012c58:	462a      	mov	r2, r5
 8012c5a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8012c5e:	f7ed ff3d 	bl	8000adc <__aeabi_dcmplt>
 8012c62:	bb38      	cbnz	r0, 8012cb4 <_dtoa_r+0x48c>
 8012c64:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8012c68:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8012c6c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8012c6e:	2b00      	cmp	r3, #0
 8012c70:	f2c0 8157 	blt.w	8012f22 <_dtoa_r+0x6fa>
 8012c74:	2f0e      	cmp	r7, #14
 8012c76:	f300 8154 	bgt.w	8012f22 <_dtoa_r+0x6fa>
 8012c7a:	4b4b      	ldr	r3, [pc, #300]	@ (8012da8 <_dtoa_r+0x580>)
 8012c7c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8012c80:	ed93 7b00 	vldr	d7, [r3]
 8012c84:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012c86:	2b00      	cmp	r3, #0
 8012c88:	ed8d 7b00 	vstr	d7, [sp]
 8012c8c:	f280 80e5 	bge.w	8012e5a <_dtoa_r+0x632>
 8012c90:	9b03      	ldr	r3, [sp, #12]
 8012c92:	2b00      	cmp	r3, #0
 8012c94:	f300 80e1 	bgt.w	8012e5a <_dtoa_r+0x632>
 8012c98:	d10c      	bne.n	8012cb4 <_dtoa_r+0x48c>
 8012c9a:	4b48      	ldr	r3, [pc, #288]	@ (8012dbc <_dtoa_r+0x594>)
 8012c9c:	2200      	movs	r2, #0
 8012c9e:	ec51 0b17 	vmov	r0, r1, d7
 8012ca2:	f7ed fca9 	bl	80005f8 <__aeabi_dmul>
 8012ca6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012caa:	f7ed ff2b 	bl	8000b04 <__aeabi_dcmpge>
 8012cae:	2800      	cmp	r0, #0
 8012cb0:	f000 8266 	beq.w	8013180 <_dtoa_r+0x958>
 8012cb4:	2400      	movs	r4, #0
 8012cb6:	4625      	mov	r5, r4
 8012cb8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012cba:	4656      	mov	r6, sl
 8012cbc:	ea6f 0803 	mvn.w	r8, r3
 8012cc0:	2700      	movs	r7, #0
 8012cc2:	4621      	mov	r1, r4
 8012cc4:	4648      	mov	r0, r9
 8012cc6:	f000 fc09 	bl	80134dc <_Bfree>
 8012cca:	2d00      	cmp	r5, #0
 8012ccc:	f000 80bd 	beq.w	8012e4a <_dtoa_r+0x622>
 8012cd0:	b12f      	cbz	r7, 8012cde <_dtoa_r+0x4b6>
 8012cd2:	42af      	cmp	r7, r5
 8012cd4:	d003      	beq.n	8012cde <_dtoa_r+0x4b6>
 8012cd6:	4639      	mov	r1, r7
 8012cd8:	4648      	mov	r0, r9
 8012cda:	f000 fbff 	bl	80134dc <_Bfree>
 8012cde:	4629      	mov	r1, r5
 8012ce0:	4648      	mov	r0, r9
 8012ce2:	f000 fbfb 	bl	80134dc <_Bfree>
 8012ce6:	e0b0      	b.n	8012e4a <_dtoa_r+0x622>
 8012ce8:	07e2      	lsls	r2, r4, #31
 8012cea:	d505      	bpl.n	8012cf8 <_dtoa_r+0x4d0>
 8012cec:	e9d5 2300 	ldrd	r2, r3, [r5]
 8012cf0:	f7ed fc82 	bl	80005f8 <__aeabi_dmul>
 8012cf4:	3601      	adds	r6, #1
 8012cf6:	2301      	movs	r3, #1
 8012cf8:	1064      	asrs	r4, r4, #1
 8012cfa:	3508      	adds	r5, #8
 8012cfc:	e762      	b.n	8012bc4 <_dtoa_r+0x39c>
 8012cfe:	2602      	movs	r6, #2
 8012d00:	e765      	b.n	8012bce <_dtoa_r+0x3a6>
 8012d02:	9c03      	ldr	r4, [sp, #12]
 8012d04:	46b8      	mov	r8, r7
 8012d06:	e784      	b.n	8012c12 <_dtoa_r+0x3ea>
 8012d08:	4b27      	ldr	r3, [pc, #156]	@ (8012da8 <_dtoa_r+0x580>)
 8012d0a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012d0c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8012d10:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8012d14:	4454      	add	r4, sl
 8012d16:	2900      	cmp	r1, #0
 8012d18:	d054      	beq.n	8012dc4 <_dtoa_r+0x59c>
 8012d1a:	4929      	ldr	r1, [pc, #164]	@ (8012dc0 <_dtoa_r+0x598>)
 8012d1c:	2000      	movs	r0, #0
 8012d1e:	f7ed fd95 	bl	800084c <__aeabi_ddiv>
 8012d22:	4633      	mov	r3, r6
 8012d24:	462a      	mov	r2, r5
 8012d26:	f7ed faaf 	bl	8000288 <__aeabi_dsub>
 8012d2a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012d2e:	4656      	mov	r6, sl
 8012d30:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012d34:	f7ed ff10 	bl	8000b58 <__aeabi_d2iz>
 8012d38:	4605      	mov	r5, r0
 8012d3a:	f7ed fbf3 	bl	8000524 <__aeabi_i2d>
 8012d3e:	4602      	mov	r2, r0
 8012d40:	460b      	mov	r3, r1
 8012d42:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012d46:	f7ed fa9f 	bl	8000288 <__aeabi_dsub>
 8012d4a:	3530      	adds	r5, #48	@ 0x30
 8012d4c:	4602      	mov	r2, r0
 8012d4e:	460b      	mov	r3, r1
 8012d50:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8012d54:	f806 5b01 	strb.w	r5, [r6], #1
 8012d58:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8012d5c:	f7ed febe 	bl	8000adc <__aeabi_dcmplt>
 8012d60:	2800      	cmp	r0, #0
 8012d62:	d172      	bne.n	8012e4a <_dtoa_r+0x622>
 8012d64:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012d68:	4911      	ldr	r1, [pc, #68]	@ (8012db0 <_dtoa_r+0x588>)
 8012d6a:	2000      	movs	r0, #0
 8012d6c:	f7ed fa8c 	bl	8000288 <__aeabi_dsub>
 8012d70:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8012d74:	f7ed feb2 	bl	8000adc <__aeabi_dcmplt>
 8012d78:	2800      	cmp	r0, #0
 8012d7a:	f040 80b4 	bne.w	8012ee6 <_dtoa_r+0x6be>
 8012d7e:	42a6      	cmp	r6, r4
 8012d80:	f43f af70 	beq.w	8012c64 <_dtoa_r+0x43c>
 8012d84:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8012d88:	4b0a      	ldr	r3, [pc, #40]	@ (8012db4 <_dtoa_r+0x58c>)
 8012d8a:	2200      	movs	r2, #0
 8012d8c:	f7ed fc34 	bl	80005f8 <__aeabi_dmul>
 8012d90:	4b08      	ldr	r3, [pc, #32]	@ (8012db4 <_dtoa_r+0x58c>)
 8012d92:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012d96:	2200      	movs	r2, #0
 8012d98:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012d9c:	f7ed fc2c 	bl	80005f8 <__aeabi_dmul>
 8012da0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012da4:	e7c4      	b.n	8012d30 <_dtoa_r+0x508>
 8012da6:	bf00      	nop
 8012da8:	080163a8 	.word	0x080163a8
 8012dac:	08016380 	.word	0x08016380
 8012db0:	3ff00000 	.word	0x3ff00000
 8012db4:	40240000 	.word	0x40240000
 8012db8:	401c0000 	.word	0x401c0000
 8012dbc:	40140000 	.word	0x40140000
 8012dc0:	3fe00000 	.word	0x3fe00000
 8012dc4:	4631      	mov	r1, r6
 8012dc6:	4628      	mov	r0, r5
 8012dc8:	f7ed fc16 	bl	80005f8 <__aeabi_dmul>
 8012dcc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012dd0:	9413      	str	r4, [sp, #76]	@ 0x4c
 8012dd2:	4656      	mov	r6, sl
 8012dd4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012dd8:	f7ed febe 	bl	8000b58 <__aeabi_d2iz>
 8012ddc:	4605      	mov	r5, r0
 8012dde:	f7ed fba1 	bl	8000524 <__aeabi_i2d>
 8012de2:	4602      	mov	r2, r0
 8012de4:	460b      	mov	r3, r1
 8012de6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012dea:	f7ed fa4d 	bl	8000288 <__aeabi_dsub>
 8012dee:	3530      	adds	r5, #48	@ 0x30
 8012df0:	f806 5b01 	strb.w	r5, [r6], #1
 8012df4:	4602      	mov	r2, r0
 8012df6:	460b      	mov	r3, r1
 8012df8:	42a6      	cmp	r6, r4
 8012dfa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8012dfe:	f04f 0200 	mov.w	r2, #0
 8012e02:	d124      	bne.n	8012e4e <_dtoa_r+0x626>
 8012e04:	4baf      	ldr	r3, [pc, #700]	@ (80130c4 <_dtoa_r+0x89c>)
 8012e06:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8012e0a:	f7ed fa3f 	bl	800028c <__adddf3>
 8012e0e:	4602      	mov	r2, r0
 8012e10:	460b      	mov	r3, r1
 8012e12:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012e16:	f7ed fe7f 	bl	8000b18 <__aeabi_dcmpgt>
 8012e1a:	2800      	cmp	r0, #0
 8012e1c:	d163      	bne.n	8012ee6 <_dtoa_r+0x6be>
 8012e1e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8012e22:	49a8      	ldr	r1, [pc, #672]	@ (80130c4 <_dtoa_r+0x89c>)
 8012e24:	2000      	movs	r0, #0
 8012e26:	f7ed fa2f 	bl	8000288 <__aeabi_dsub>
 8012e2a:	4602      	mov	r2, r0
 8012e2c:	460b      	mov	r3, r1
 8012e2e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012e32:	f7ed fe53 	bl	8000adc <__aeabi_dcmplt>
 8012e36:	2800      	cmp	r0, #0
 8012e38:	f43f af14 	beq.w	8012c64 <_dtoa_r+0x43c>
 8012e3c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8012e3e:	1e73      	subs	r3, r6, #1
 8012e40:	9313      	str	r3, [sp, #76]	@ 0x4c
 8012e42:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8012e46:	2b30      	cmp	r3, #48	@ 0x30
 8012e48:	d0f8      	beq.n	8012e3c <_dtoa_r+0x614>
 8012e4a:	4647      	mov	r7, r8
 8012e4c:	e03b      	b.n	8012ec6 <_dtoa_r+0x69e>
 8012e4e:	4b9e      	ldr	r3, [pc, #632]	@ (80130c8 <_dtoa_r+0x8a0>)
 8012e50:	f7ed fbd2 	bl	80005f8 <__aeabi_dmul>
 8012e54:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012e58:	e7bc      	b.n	8012dd4 <_dtoa_r+0x5ac>
 8012e5a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8012e5e:	4656      	mov	r6, sl
 8012e60:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012e64:	4620      	mov	r0, r4
 8012e66:	4629      	mov	r1, r5
 8012e68:	f7ed fcf0 	bl	800084c <__aeabi_ddiv>
 8012e6c:	f7ed fe74 	bl	8000b58 <__aeabi_d2iz>
 8012e70:	4680      	mov	r8, r0
 8012e72:	f7ed fb57 	bl	8000524 <__aeabi_i2d>
 8012e76:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012e7a:	f7ed fbbd 	bl	80005f8 <__aeabi_dmul>
 8012e7e:	4602      	mov	r2, r0
 8012e80:	460b      	mov	r3, r1
 8012e82:	4620      	mov	r0, r4
 8012e84:	4629      	mov	r1, r5
 8012e86:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8012e8a:	f7ed f9fd 	bl	8000288 <__aeabi_dsub>
 8012e8e:	f806 4b01 	strb.w	r4, [r6], #1
 8012e92:	9d03      	ldr	r5, [sp, #12]
 8012e94:	eba6 040a 	sub.w	r4, r6, sl
 8012e98:	42a5      	cmp	r5, r4
 8012e9a:	4602      	mov	r2, r0
 8012e9c:	460b      	mov	r3, r1
 8012e9e:	d133      	bne.n	8012f08 <_dtoa_r+0x6e0>
 8012ea0:	f7ed f9f4 	bl	800028c <__adddf3>
 8012ea4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012ea8:	4604      	mov	r4, r0
 8012eaa:	460d      	mov	r5, r1
 8012eac:	f7ed fe34 	bl	8000b18 <__aeabi_dcmpgt>
 8012eb0:	b9c0      	cbnz	r0, 8012ee4 <_dtoa_r+0x6bc>
 8012eb2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012eb6:	4620      	mov	r0, r4
 8012eb8:	4629      	mov	r1, r5
 8012eba:	f7ed fe05 	bl	8000ac8 <__aeabi_dcmpeq>
 8012ebe:	b110      	cbz	r0, 8012ec6 <_dtoa_r+0x69e>
 8012ec0:	f018 0f01 	tst.w	r8, #1
 8012ec4:	d10e      	bne.n	8012ee4 <_dtoa_r+0x6bc>
 8012ec6:	9902      	ldr	r1, [sp, #8]
 8012ec8:	4648      	mov	r0, r9
 8012eca:	f000 fb07 	bl	80134dc <_Bfree>
 8012ece:	2300      	movs	r3, #0
 8012ed0:	7033      	strb	r3, [r6, #0]
 8012ed2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8012ed4:	3701      	adds	r7, #1
 8012ed6:	601f      	str	r7, [r3, #0]
 8012ed8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012eda:	2b00      	cmp	r3, #0
 8012edc:	f000 824b 	beq.w	8013376 <_dtoa_r+0xb4e>
 8012ee0:	601e      	str	r6, [r3, #0]
 8012ee2:	e248      	b.n	8013376 <_dtoa_r+0xb4e>
 8012ee4:	46b8      	mov	r8, r7
 8012ee6:	4633      	mov	r3, r6
 8012ee8:	461e      	mov	r6, r3
 8012eea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012eee:	2a39      	cmp	r2, #57	@ 0x39
 8012ef0:	d106      	bne.n	8012f00 <_dtoa_r+0x6d8>
 8012ef2:	459a      	cmp	sl, r3
 8012ef4:	d1f8      	bne.n	8012ee8 <_dtoa_r+0x6c0>
 8012ef6:	2230      	movs	r2, #48	@ 0x30
 8012ef8:	f108 0801 	add.w	r8, r8, #1
 8012efc:	f88a 2000 	strb.w	r2, [sl]
 8012f00:	781a      	ldrb	r2, [r3, #0]
 8012f02:	3201      	adds	r2, #1
 8012f04:	701a      	strb	r2, [r3, #0]
 8012f06:	e7a0      	b.n	8012e4a <_dtoa_r+0x622>
 8012f08:	4b6f      	ldr	r3, [pc, #444]	@ (80130c8 <_dtoa_r+0x8a0>)
 8012f0a:	2200      	movs	r2, #0
 8012f0c:	f7ed fb74 	bl	80005f8 <__aeabi_dmul>
 8012f10:	2200      	movs	r2, #0
 8012f12:	2300      	movs	r3, #0
 8012f14:	4604      	mov	r4, r0
 8012f16:	460d      	mov	r5, r1
 8012f18:	f7ed fdd6 	bl	8000ac8 <__aeabi_dcmpeq>
 8012f1c:	2800      	cmp	r0, #0
 8012f1e:	d09f      	beq.n	8012e60 <_dtoa_r+0x638>
 8012f20:	e7d1      	b.n	8012ec6 <_dtoa_r+0x69e>
 8012f22:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012f24:	2a00      	cmp	r2, #0
 8012f26:	f000 80ea 	beq.w	80130fe <_dtoa_r+0x8d6>
 8012f2a:	9a07      	ldr	r2, [sp, #28]
 8012f2c:	2a01      	cmp	r2, #1
 8012f2e:	f300 80cd 	bgt.w	80130cc <_dtoa_r+0x8a4>
 8012f32:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8012f34:	2a00      	cmp	r2, #0
 8012f36:	f000 80c1 	beq.w	80130bc <_dtoa_r+0x894>
 8012f3a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8012f3e:	9c08      	ldr	r4, [sp, #32]
 8012f40:	9e00      	ldr	r6, [sp, #0]
 8012f42:	9a00      	ldr	r2, [sp, #0]
 8012f44:	441a      	add	r2, r3
 8012f46:	9200      	str	r2, [sp, #0]
 8012f48:	9a06      	ldr	r2, [sp, #24]
 8012f4a:	2101      	movs	r1, #1
 8012f4c:	441a      	add	r2, r3
 8012f4e:	4648      	mov	r0, r9
 8012f50:	9206      	str	r2, [sp, #24]
 8012f52:	f000 fb77 	bl	8013644 <__i2b>
 8012f56:	4605      	mov	r5, r0
 8012f58:	b166      	cbz	r6, 8012f74 <_dtoa_r+0x74c>
 8012f5a:	9b06      	ldr	r3, [sp, #24]
 8012f5c:	2b00      	cmp	r3, #0
 8012f5e:	dd09      	ble.n	8012f74 <_dtoa_r+0x74c>
 8012f60:	42b3      	cmp	r3, r6
 8012f62:	9a00      	ldr	r2, [sp, #0]
 8012f64:	bfa8      	it	ge
 8012f66:	4633      	movge	r3, r6
 8012f68:	1ad2      	subs	r2, r2, r3
 8012f6a:	9200      	str	r2, [sp, #0]
 8012f6c:	9a06      	ldr	r2, [sp, #24]
 8012f6e:	1af6      	subs	r6, r6, r3
 8012f70:	1ad3      	subs	r3, r2, r3
 8012f72:	9306      	str	r3, [sp, #24]
 8012f74:	9b08      	ldr	r3, [sp, #32]
 8012f76:	b30b      	cbz	r3, 8012fbc <_dtoa_r+0x794>
 8012f78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012f7a:	2b00      	cmp	r3, #0
 8012f7c:	f000 80c6 	beq.w	801310c <_dtoa_r+0x8e4>
 8012f80:	2c00      	cmp	r4, #0
 8012f82:	f000 80c0 	beq.w	8013106 <_dtoa_r+0x8de>
 8012f86:	4629      	mov	r1, r5
 8012f88:	4622      	mov	r2, r4
 8012f8a:	4648      	mov	r0, r9
 8012f8c:	f000 fc12 	bl	80137b4 <__pow5mult>
 8012f90:	9a02      	ldr	r2, [sp, #8]
 8012f92:	4601      	mov	r1, r0
 8012f94:	4605      	mov	r5, r0
 8012f96:	4648      	mov	r0, r9
 8012f98:	f000 fb6a 	bl	8013670 <__multiply>
 8012f9c:	9902      	ldr	r1, [sp, #8]
 8012f9e:	4680      	mov	r8, r0
 8012fa0:	4648      	mov	r0, r9
 8012fa2:	f000 fa9b 	bl	80134dc <_Bfree>
 8012fa6:	9b08      	ldr	r3, [sp, #32]
 8012fa8:	1b1b      	subs	r3, r3, r4
 8012faa:	9308      	str	r3, [sp, #32]
 8012fac:	f000 80b1 	beq.w	8013112 <_dtoa_r+0x8ea>
 8012fb0:	9a08      	ldr	r2, [sp, #32]
 8012fb2:	4641      	mov	r1, r8
 8012fb4:	4648      	mov	r0, r9
 8012fb6:	f000 fbfd 	bl	80137b4 <__pow5mult>
 8012fba:	9002      	str	r0, [sp, #8]
 8012fbc:	2101      	movs	r1, #1
 8012fbe:	4648      	mov	r0, r9
 8012fc0:	f000 fb40 	bl	8013644 <__i2b>
 8012fc4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012fc6:	4604      	mov	r4, r0
 8012fc8:	2b00      	cmp	r3, #0
 8012fca:	f000 81d8 	beq.w	801337e <_dtoa_r+0xb56>
 8012fce:	461a      	mov	r2, r3
 8012fd0:	4601      	mov	r1, r0
 8012fd2:	4648      	mov	r0, r9
 8012fd4:	f000 fbee 	bl	80137b4 <__pow5mult>
 8012fd8:	9b07      	ldr	r3, [sp, #28]
 8012fda:	2b01      	cmp	r3, #1
 8012fdc:	4604      	mov	r4, r0
 8012fde:	f300 809f 	bgt.w	8013120 <_dtoa_r+0x8f8>
 8012fe2:	9b04      	ldr	r3, [sp, #16]
 8012fe4:	2b00      	cmp	r3, #0
 8012fe6:	f040 8097 	bne.w	8013118 <_dtoa_r+0x8f0>
 8012fea:	9b05      	ldr	r3, [sp, #20]
 8012fec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012ff0:	2b00      	cmp	r3, #0
 8012ff2:	f040 8093 	bne.w	801311c <_dtoa_r+0x8f4>
 8012ff6:	9b05      	ldr	r3, [sp, #20]
 8012ff8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8012ffc:	0d1b      	lsrs	r3, r3, #20
 8012ffe:	051b      	lsls	r3, r3, #20
 8013000:	b133      	cbz	r3, 8013010 <_dtoa_r+0x7e8>
 8013002:	9b00      	ldr	r3, [sp, #0]
 8013004:	3301      	adds	r3, #1
 8013006:	9300      	str	r3, [sp, #0]
 8013008:	9b06      	ldr	r3, [sp, #24]
 801300a:	3301      	adds	r3, #1
 801300c:	9306      	str	r3, [sp, #24]
 801300e:	2301      	movs	r3, #1
 8013010:	9308      	str	r3, [sp, #32]
 8013012:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013014:	2b00      	cmp	r3, #0
 8013016:	f000 81b8 	beq.w	801338a <_dtoa_r+0xb62>
 801301a:	6923      	ldr	r3, [r4, #16]
 801301c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8013020:	6918      	ldr	r0, [r3, #16]
 8013022:	f000 fac3 	bl	80135ac <__hi0bits>
 8013026:	f1c0 0020 	rsb	r0, r0, #32
 801302a:	9b06      	ldr	r3, [sp, #24]
 801302c:	4418      	add	r0, r3
 801302e:	f010 001f 	ands.w	r0, r0, #31
 8013032:	f000 8082 	beq.w	801313a <_dtoa_r+0x912>
 8013036:	f1c0 0320 	rsb	r3, r0, #32
 801303a:	2b04      	cmp	r3, #4
 801303c:	dd73      	ble.n	8013126 <_dtoa_r+0x8fe>
 801303e:	9b00      	ldr	r3, [sp, #0]
 8013040:	f1c0 001c 	rsb	r0, r0, #28
 8013044:	4403      	add	r3, r0
 8013046:	9300      	str	r3, [sp, #0]
 8013048:	9b06      	ldr	r3, [sp, #24]
 801304a:	4403      	add	r3, r0
 801304c:	4406      	add	r6, r0
 801304e:	9306      	str	r3, [sp, #24]
 8013050:	9b00      	ldr	r3, [sp, #0]
 8013052:	2b00      	cmp	r3, #0
 8013054:	dd05      	ble.n	8013062 <_dtoa_r+0x83a>
 8013056:	9902      	ldr	r1, [sp, #8]
 8013058:	461a      	mov	r2, r3
 801305a:	4648      	mov	r0, r9
 801305c:	f000 fc04 	bl	8013868 <__lshift>
 8013060:	9002      	str	r0, [sp, #8]
 8013062:	9b06      	ldr	r3, [sp, #24]
 8013064:	2b00      	cmp	r3, #0
 8013066:	dd05      	ble.n	8013074 <_dtoa_r+0x84c>
 8013068:	4621      	mov	r1, r4
 801306a:	461a      	mov	r2, r3
 801306c:	4648      	mov	r0, r9
 801306e:	f000 fbfb 	bl	8013868 <__lshift>
 8013072:	4604      	mov	r4, r0
 8013074:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8013076:	2b00      	cmp	r3, #0
 8013078:	d061      	beq.n	801313e <_dtoa_r+0x916>
 801307a:	9802      	ldr	r0, [sp, #8]
 801307c:	4621      	mov	r1, r4
 801307e:	f000 fc5f 	bl	8013940 <__mcmp>
 8013082:	2800      	cmp	r0, #0
 8013084:	da5b      	bge.n	801313e <_dtoa_r+0x916>
 8013086:	2300      	movs	r3, #0
 8013088:	9902      	ldr	r1, [sp, #8]
 801308a:	220a      	movs	r2, #10
 801308c:	4648      	mov	r0, r9
 801308e:	f000 fa47 	bl	8013520 <__multadd>
 8013092:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013094:	9002      	str	r0, [sp, #8]
 8013096:	f107 38ff 	add.w	r8, r7, #4294967295
 801309a:	2b00      	cmp	r3, #0
 801309c:	f000 8177 	beq.w	801338e <_dtoa_r+0xb66>
 80130a0:	4629      	mov	r1, r5
 80130a2:	2300      	movs	r3, #0
 80130a4:	220a      	movs	r2, #10
 80130a6:	4648      	mov	r0, r9
 80130a8:	f000 fa3a 	bl	8013520 <__multadd>
 80130ac:	f1bb 0f00 	cmp.w	fp, #0
 80130b0:	4605      	mov	r5, r0
 80130b2:	dc6f      	bgt.n	8013194 <_dtoa_r+0x96c>
 80130b4:	9b07      	ldr	r3, [sp, #28]
 80130b6:	2b02      	cmp	r3, #2
 80130b8:	dc49      	bgt.n	801314e <_dtoa_r+0x926>
 80130ba:	e06b      	b.n	8013194 <_dtoa_r+0x96c>
 80130bc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80130be:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80130c2:	e73c      	b.n	8012f3e <_dtoa_r+0x716>
 80130c4:	3fe00000 	.word	0x3fe00000
 80130c8:	40240000 	.word	0x40240000
 80130cc:	9b03      	ldr	r3, [sp, #12]
 80130ce:	1e5c      	subs	r4, r3, #1
 80130d0:	9b08      	ldr	r3, [sp, #32]
 80130d2:	42a3      	cmp	r3, r4
 80130d4:	db09      	blt.n	80130ea <_dtoa_r+0x8c2>
 80130d6:	1b1c      	subs	r4, r3, r4
 80130d8:	9b03      	ldr	r3, [sp, #12]
 80130da:	2b00      	cmp	r3, #0
 80130dc:	f6bf af30 	bge.w	8012f40 <_dtoa_r+0x718>
 80130e0:	9b00      	ldr	r3, [sp, #0]
 80130e2:	9a03      	ldr	r2, [sp, #12]
 80130e4:	1a9e      	subs	r6, r3, r2
 80130e6:	2300      	movs	r3, #0
 80130e8:	e72b      	b.n	8012f42 <_dtoa_r+0x71a>
 80130ea:	9b08      	ldr	r3, [sp, #32]
 80130ec:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80130ee:	9408      	str	r4, [sp, #32]
 80130f0:	1ae3      	subs	r3, r4, r3
 80130f2:	441a      	add	r2, r3
 80130f4:	9e00      	ldr	r6, [sp, #0]
 80130f6:	9b03      	ldr	r3, [sp, #12]
 80130f8:	920d      	str	r2, [sp, #52]	@ 0x34
 80130fa:	2400      	movs	r4, #0
 80130fc:	e721      	b.n	8012f42 <_dtoa_r+0x71a>
 80130fe:	9c08      	ldr	r4, [sp, #32]
 8013100:	9e00      	ldr	r6, [sp, #0]
 8013102:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8013104:	e728      	b.n	8012f58 <_dtoa_r+0x730>
 8013106:	f8dd 8008 	ldr.w	r8, [sp, #8]
 801310a:	e751      	b.n	8012fb0 <_dtoa_r+0x788>
 801310c:	9a08      	ldr	r2, [sp, #32]
 801310e:	9902      	ldr	r1, [sp, #8]
 8013110:	e750      	b.n	8012fb4 <_dtoa_r+0x78c>
 8013112:	f8cd 8008 	str.w	r8, [sp, #8]
 8013116:	e751      	b.n	8012fbc <_dtoa_r+0x794>
 8013118:	2300      	movs	r3, #0
 801311a:	e779      	b.n	8013010 <_dtoa_r+0x7e8>
 801311c:	9b04      	ldr	r3, [sp, #16]
 801311e:	e777      	b.n	8013010 <_dtoa_r+0x7e8>
 8013120:	2300      	movs	r3, #0
 8013122:	9308      	str	r3, [sp, #32]
 8013124:	e779      	b.n	801301a <_dtoa_r+0x7f2>
 8013126:	d093      	beq.n	8013050 <_dtoa_r+0x828>
 8013128:	9a00      	ldr	r2, [sp, #0]
 801312a:	331c      	adds	r3, #28
 801312c:	441a      	add	r2, r3
 801312e:	9200      	str	r2, [sp, #0]
 8013130:	9a06      	ldr	r2, [sp, #24]
 8013132:	441a      	add	r2, r3
 8013134:	441e      	add	r6, r3
 8013136:	9206      	str	r2, [sp, #24]
 8013138:	e78a      	b.n	8013050 <_dtoa_r+0x828>
 801313a:	4603      	mov	r3, r0
 801313c:	e7f4      	b.n	8013128 <_dtoa_r+0x900>
 801313e:	9b03      	ldr	r3, [sp, #12]
 8013140:	2b00      	cmp	r3, #0
 8013142:	46b8      	mov	r8, r7
 8013144:	dc20      	bgt.n	8013188 <_dtoa_r+0x960>
 8013146:	469b      	mov	fp, r3
 8013148:	9b07      	ldr	r3, [sp, #28]
 801314a:	2b02      	cmp	r3, #2
 801314c:	dd1e      	ble.n	801318c <_dtoa_r+0x964>
 801314e:	f1bb 0f00 	cmp.w	fp, #0
 8013152:	f47f adb1 	bne.w	8012cb8 <_dtoa_r+0x490>
 8013156:	4621      	mov	r1, r4
 8013158:	465b      	mov	r3, fp
 801315a:	2205      	movs	r2, #5
 801315c:	4648      	mov	r0, r9
 801315e:	f000 f9df 	bl	8013520 <__multadd>
 8013162:	4601      	mov	r1, r0
 8013164:	4604      	mov	r4, r0
 8013166:	9802      	ldr	r0, [sp, #8]
 8013168:	f000 fbea 	bl	8013940 <__mcmp>
 801316c:	2800      	cmp	r0, #0
 801316e:	f77f ada3 	ble.w	8012cb8 <_dtoa_r+0x490>
 8013172:	4656      	mov	r6, sl
 8013174:	2331      	movs	r3, #49	@ 0x31
 8013176:	f806 3b01 	strb.w	r3, [r6], #1
 801317a:	f108 0801 	add.w	r8, r8, #1
 801317e:	e59f      	b.n	8012cc0 <_dtoa_r+0x498>
 8013180:	9c03      	ldr	r4, [sp, #12]
 8013182:	46b8      	mov	r8, r7
 8013184:	4625      	mov	r5, r4
 8013186:	e7f4      	b.n	8013172 <_dtoa_r+0x94a>
 8013188:	f8dd b00c 	ldr.w	fp, [sp, #12]
 801318c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801318e:	2b00      	cmp	r3, #0
 8013190:	f000 8101 	beq.w	8013396 <_dtoa_r+0xb6e>
 8013194:	2e00      	cmp	r6, #0
 8013196:	dd05      	ble.n	80131a4 <_dtoa_r+0x97c>
 8013198:	4629      	mov	r1, r5
 801319a:	4632      	mov	r2, r6
 801319c:	4648      	mov	r0, r9
 801319e:	f000 fb63 	bl	8013868 <__lshift>
 80131a2:	4605      	mov	r5, r0
 80131a4:	9b08      	ldr	r3, [sp, #32]
 80131a6:	2b00      	cmp	r3, #0
 80131a8:	d05c      	beq.n	8013264 <_dtoa_r+0xa3c>
 80131aa:	6869      	ldr	r1, [r5, #4]
 80131ac:	4648      	mov	r0, r9
 80131ae:	f000 f955 	bl	801345c <_Balloc>
 80131b2:	4606      	mov	r6, r0
 80131b4:	b928      	cbnz	r0, 80131c2 <_dtoa_r+0x99a>
 80131b6:	4b82      	ldr	r3, [pc, #520]	@ (80133c0 <_dtoa_r+0xb98>)
 80131b8:	4602      	mov	r2, r0
 80131ba:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80131be:	f7ff bb4a 	b.w	8012856 <_dtoa_r+0x2e>
 80131c2:	692a      	ldr	r2, [r5, #16]
 80131c4:	3202      	adds	r2, #2
 80131c6:	0092      	lsls	r2, r2, #2
 80131c8:	f105 010c 	add.w	r1, r5, #12
 80131cc:	300c      	adds	r0, #12
 80131ce:	f000 ff31 	bl	8014034 <memcpy>
 80131d2:	2201      	movs	r2, #1
 80131d4:	4631      	mov	r1, r6
 80131d6:	4648      	mov	r0, r9
 80131d8:	f000 fb46 	bl	8013868 <__lshift>
 80131dc:	f10a 0301 	add.w	r3, sl, #1
 80131e0:	9300      	str	r3, [sp, #0]
 80131e2:	eb0a 030b 	add.w	r3, sl, fp
 80131e6:	9308      	str	r3, [sp, #32]
 80131e8:	9b04      	ldr	r3, [sp, #16]
 80131ea:	f003 0301 	and.w	r3, r3, #1
 80131ee:	462f      	mov	r7, r5
 80131f0:	9306      	str	r3, [sp, #24]
 80131f2:	4605      	mov	r5, r0
 80131f4:	9b00      	ldr	r3, [sp, #0]
 80131f6:	9802      	ldr	r0, [sp, #8]
 80131f8:	4621      	mov	r1, r4
 80131fa:	f103 3bff 	add.w	fp, r3, #4294967295
 80131fe:	f7ff fa88 	bl	8012712 <quorem>
 8013202:	4603      	mov	r3, r0
 8013204:	3330      	adds	r3, #48	@ 0x30
 8013206:	9003      	str	r0, [sp, #12]
 8013208:	4639      	mov	r1, r7
 801320a:	9802      	ldr	r0, [sp, #8]
 801320c:	9309      	str	r3, [sp, #36]	@ 0x24
 801320e:	f000 fb97 	bl	8013940 <__mcmp>
 8013212:	462a      	mov	r2, r5
 8013214:	9004      	str	r0, [sp, #16]
 8013216:	4621      	mov	r1, r4
 8013218:	4648      	mov	r0, r9
 801321a:	f000 fbad 	bl	8013978 <__mdiff>
 801321e:	68c2      	ldr	r2, [r0, #12]
 8013220:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013222:	4606      	mov	r6, r0
 8013224:	bb02      	cbnz	r2, 8013268 <_dtoa_r+0xa40>
 8013226:	4601      	mov	r1, r0
 8013228:	9802      	ldr	r0, [sp, #8]
 801322a:	f000 fb89 	bl	8013940 <__mcmp>
 801322e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013230:	4602      	mov	r2, r0
 8013232:	4631      	mov	r1, r6
 8013234:	4648      	mov	r0, r9
 8013236:	920c      	str	r2, [sp, #48]	@ 0x30
 8013238:	9309      	str	r3, [sp, #36]	@ 0x24
 801323a:	f000 f94f 	bl	80134dc <_Bfree>
 801323e:	9b07      	ldr	r3, [sp, #28]
 8013240:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8013242:	9e00      	ldr	r6, [sp, #0]
 8013244:	ea42 0103 	orr.w	r1, r2, r3
 8013248:	9b06      	ldr	r3, [sp, #24]
 801324a:	4319      	orrs	r1, r3
 801324c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801324e:	d10d      	bne.n	801326c <_dtoa_r+0xa44>
 8013250:	2b39      	cmp	r3, #57	@ 0x39
 8013252:	d027      	beq.n	80132a4 <_dtoa_r+0xa7c>
 8013254:	9a04      	ldr	r2, [sp, #16]
 8013256:	2a00      	cmp	r2, #0
 8013258:	dd01      	ble.n	801325e <_dtoa_r+0xa36>
 801325a:	9b03      	ldr	r3, [sp, #12]
 801325c:	3331      	adds	r3, #49	@ 0x31
 801325e:	f88b 3000 	strb.w	r3, [fp]
 8013262:	e52e      	b.n	8012cc2 <_dtoa_r+0x49a>
 8013264:	4628      	mov	r0, r5
 8013266:	e7b9      	b.n	80131dc <_dtoa_r+0x9b4>
 8013268:	2201      	movs	r2, #1
 801326a:	e7e2      	b.n	8013232 <_dtoa_r+0xa0a>
 801326c:	9904      	ldr	r1, [sp, #16]
 801326e:	2900      	cmp	r1, #0
 8013270:	db04      	blt.n	801327c <_dtoa_r+0xa54>
 8013272:	9807      	ldr	r0, [sp, #28]
 8013274:	4301      	orrs	r1, r0
 8013276:	9806      	ldr	r0, [sp, #24]
 8013278:	4301      	orrs	r1, r0
 801327a:	d120      	bne.n	80132be <_dtoa_r+0xa96>
 801327c:	2a00      	cmp	r2, #0
 801327e:	ddee      	ble.n	801325e <_dtoa_r+0xa36>
 8013280:	9902      	ldr	r1, [sp, #8]
 8013282:	9300      	str	r3, [sp, #0]
 8013284:	2201      	movs	r2, #1
 8013286:	4648      	mov	r0, r9
 8013288:	f000 faee 	bl	8013868 <__lshift>
 801328c:	4621      	mov	r1, r4
 801328e:	9002      	str	r0, [sp, #8]
 8013290:	f000 fb56 	bl	8013940 <__mcmp>
 8013294:	2800      	cmp	r0, #0
 8013296:	9b00      	ldr	r3, [sp, #0]
 8013298:	dc02      	bgt.n	80132a0 <_dtoa_r+0xa78>
 801329a:	d1e0      	bne.n	801325e <_dtoa_r+0xa36>
 801329c:	07da      	lsls	r2, r3, #31
 801329e:	d5de      	bpl.n	801325e <_dtoa_r+0xa36>
 80132a0:	2b39      	cmp	r3, #57	@ 0x39
 80132a2:	d1da      	bne.n	801325a <_dtoa_r+0xa32>
 80132a4:	2339      	movs	r3, #57	@ 0x39
 80132a6:	f88b 3000 	strb.w	r3, [fp]
 80132aa:	4633      	mov	r3, r6
 80132ac:	461e      	mov	r6, r3
 80132ae:	3b01      	subs	r3, #1
 80132b0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80132b4:	2a39      	cmp	r2, #57	@ 0x39
 80132b6:	d04e      	beq.n	8013356 <_dtoa_r+0xb2e>
 80132b8:	3201      	adds	r2, #1
 80132ba:	701a      	strb	r2, [r3, #0]
 80132bc:	e501      	b.n	8012cc2 <_dtoa_r+0x49a>
 80132be:	2a00      	cmp	r2, #0
 80132c0:	dd03      	ble.n	80132ca <_dtoa_r+0xaa2>
 80132c2:	2b39      	cmp	r3, #57	@ 0x39
 80132c4:	d0ee      	beq.n	80132a4 <_dtoa_r+0xa7c>
 80132c6:	3301      	adds	r3, #1
 80132c8:	e7c9      	b.n	801325e <_dtoa_r+0xa36>
 80132ca:	9a00      	ldr	r2, [sp, #0]
 80132cc:	9908      	ldr	r1, [sp, #32]
 80132ce:	f802 3c01 	strb.w	r3, [r2, #-1]
 80132d2:	428a      	cmp	r2, r1
 80132d4:	d028      	beq.n	8013328 <_dtoa_r+0xb00>
 80132d6:	9902      	ldr	r1, [sp, #8]
 80132d8:	2300      	movs	r3, #0
 80132da:	220a      	movs	r2, #10
 80132dc:	4648      	mov	r0, r9
 80132de:	f000 f91f 	bl	8013520 <__multadd>
 80132e2:	42af      	cmp	r7, r5
 80132e4:	9002      	str	r0, [sp, #8]
 80132e6:	f04f 0300 	mov.w	r3, #0
 80132ea:	f04f 020a 	mov.w	r2, #10
 80132ee:	4639      	mov	r1, r7
 80132f0:	4648      	mov	r0, r9
 80132f2:	d107      	bne.n	8013304 <_dtoa_r+0xadc>
 80132f4:	f000 f914 	bl	8013520 <__multadd>
 80132f8:	4607      	mov	r7, r0
 80132fa:	4605      	mov	r5, r0
 80132fc:	9b00      	ldr	r3, [sp, #0]
 80132fe:	3301      	adds	r3, #1
 8013300:	9300      	str	r3, [sp, #0]
 8013302:	e777      	b.n	80131f4 <_dtoa_r+0x9cc>
 8013304:	f000 f90c 	bl	8013520 <__multadd>
 8013308:	4629      	mov	r1, r5
 801330a:	4607      	mov	r7, r0
 801330c:	2300      	movs	r3, #0
 801330e:	220a      	movs	r2, #10
 8013310:	4648      	mov	r0, r9
 8013312:	f000 f905 	bl	8013520 <__multadd>
 8013316:	4605      	mov	r5, r0
 8013318:	e7f0      	b.n	80132fc <_dtoa_r+0xad4>
 801331a:	f1bb 0f00 	cmp.w	fp, #0
 801331e:	bfcc      	ite	gt
 8013320:	465e      	movgt	r6, fp
 8013322:	2601      	movle	r6, #1
 8013324:	4456      	add	r6, sl
 8013326:	2700      	movs	r7, #0
 8013328:	9902      	ldr	r1, [sp, #8]
 801332a:	9300      	str	r3, [sp, #0]
 801332c:	2201      	movs	r2, #1
 801332e:	4648      	mov	r0, r9
 8013330:	f000 fa9a 	bl	8013868 <__lshift>
 8013334:	4621      	mov	r1, r4
 8013336:	9002      	str	r0, [sp, #8]
 8013338:	f000 fb02 	bl	8013940 <__mcmp>
 801333c:	2800      	cmp	r0, #0
 801333e:	dcb4      	bgt.n	80132aa <_dtoa_r+0xa82>
 8013340:	d102      	bne.n	8013348 <_dtoa_r+0xb20>
 8013342:	9b00      	ldr	r3, [sp, #0]
 8013344:	07db      	lsls	r3, r3, #31
 8013346:	d4b0      	bmi.n	80132aa <_dtoa_r+0xa82>
 8013348:	4633      	mov	r3, r6
 801334a:	461e      	mov	r6, r3
 801334c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013350:	2a30      	cmp	r2, #48	@ 0x30
 8013352:	d0fa      	beq.n	801334a <_dtoa_r+0xb22>
 8013354:	e4b5      	b.n	8012cc2 <_dtoa_r+0x49a>
 8013356:	459a      	cmp	sl, r3
 8013358:	d1a8      	bne.n	80132ac <_dtoa_r+0xa84>
 801335a:	2331      	movs	r3, #49	@ 0x31
 801335c:	f108 0801 	add.w	r8, r8, #1
 8013360:	f88a 3000 	strb.w	r3, [sl]
 8013364:	e4ad      	b.n	8012cc2 <_dtoa_r+0x49a>
 8013366:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8013368:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80133c4 <_dtoa_r+0xb9c>
 801336c:	b11b      	cbz	r3, 8013376 <_dtoa_r+0xb4e>
 801336e:	f10a 0308 	add.w	r3, sl, #8
 8013372:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8013374:	6013      	str	r3, [r2, #0]
 8013376:	4650      	mov	r0, sl
 8013378:	b017      	add	sp, #92	@ 0x5c
 801337a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801337e:	9b07      	ldr	r3, [sp, #28]
 8013380:	2b01      	cmp	r3, #1
 8013382:	f77f ae2e 	ble.w	8012fe2 <_dtoa_r+0x7ba>
 8013386:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013388:	9308      	str	r3, [sp, #32]
 801338a:	2001      	movs	r0, #1
 801338c:	e64d      	b.n	801302a <_dtoa_r+0x802>
 801338e:	f1bb 0f00 	cmp.w	fp, #0
 8013392:	f77f aed9 	ble.w	8013148 <_dtoa_r+0x920>
 8013396:	4656      	mov	r6, sl
 8013398:	9802      	ldr	r0, [sp, #8]
 801339a:	4621      	mov	r1, r4
 801339c:	f7ff f9b9 	bl	8012712 <quorem>
 80133a0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80133a4:	f806 3b01 	strb.w	r3, [r6], #1
 80133a8:	eba6 020a 	sub.w	r2, r6, sl
 80133ac:	4593      	cmp	fp, r2
 80133ae:	ddb4      	ble.n	801331a <_dtoa_r+0xaf2>
 80133b0:	9902      	ldr	r1, [sp, #8]
 80133b2:	2300      	movs	r3, #0
 80133b4:	220a      	movs	r2, #10
 80133b6:	4648      	mov	r0, r9
 80133b8:	f000 f8b2 	bl	8013520 <__multadd>
 80133bc:	9002      	str	r0, [sp, #8]
 80133be:	e7eb      	b.n	8013398 <_dtoa_r+0xb70>
 80133c0:	080162b0 	.word	0x080162b0
 80133c4:	08016234 	.word	0x08016234

080133c8 <_free_r>:
 80133c8:	b538      	push	{r3, r4, r5, lr}
 80133ca:	4605      	mov	r5, r0
 80133cc:	2900      	cmp	r1, #0
 80133ce:	d041      	beq.n	8013454 <_free_r+0x8c>
 80133d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80133d4:	1f0c      	subs	r4, r1, #4
 80133d6:	2b00      	cmp	r3, #0
 80133d8:	bfb8      	it	lt
 80133da:	18e4      	addlt	r4, r4, r3
 80133dc:	f7fe fa8e 	bl	80118fc <__malloc_lock>
 80133e0:	4a1d      	ldr	r2, [pc, #116]	@ (8013458 <_free_r+0x90>)
 80133e2:	6813      	ldr	r3, [r2, #0]
 80133e4:	b933      	cbnz	r3, 80133f4 <_free_r+0x2c>
 80133e6:	6063      	str	r3, [r4, #4]
 80133e8:	6014      	str	r4, [r2, #0]
 80133ea:	4628      	mov	r0, r5
 80133ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80133f0:	f7fe ba8a 	b.w	8011908 <__malloc_unlock>
 80133f4:	42a3      	cmp	r3, r4
 80133f6:	d908      	bls.n	801340a <_free_r+0x42>
 80133f8:	6820      	ldr	r0, [r4, #0]
 80133fa:	1821      	adds	r1, r4, r0
 80133fc:	428b      	cmp	r3, r1
 80133fe:	bf01      	itttt	eq
 8013400:	6819      	ldreq	r1, [r3, #0]
 8013402:	685b      	ldreq	r3, [r3, #4]
 8013404:	1809      	addeq	r1, r1, r0
 8013406:	6021      	streq	r1, [r4, #0]
 8013408:	e7ed      	b.n	80133e6 <_free_r+0x1e>
 801340a:	461a      	mov	r2, r3
 801340c:	685b      	ldr	r3, [r3, #4]
 801340e:	b10b      	cbz	r3, 8013414 <_free_r+0x4c>
 8013410:	42a3      	cmp	r3, r4
 8013412:	d9fa      	bls.n	801340a <_free_r+0x42>
 8013414:	6811      	ldr	r1, [r2, #0]
 8013416:	1850      	adds	r0, r2, r1
 8013418:	42a0      	cmp	r0, r4
 801341a:	d10b      	bne.n	8013434 <_free_r+0x6c>
 801341c:	6820      	ldr	r0, [r4, #0]
 801341e:	4401      	add	r1, r0
 8013420:	1850      	adds	r0, r2, r1
 8013422:	4283      	cmp	r3, r0
 8013424:	6011      	str	r1, [r2, #0]
 8013426:	d1e0      	bne.n	80133ea <_free_r+0x22>
 8013428:	6818      	ldr	r0, [r3, #0]
 801342a:	685b      	ldr	r3, [r3, #4]
 801342c:	6053      	str	r3, [r2, #4]
 801342e:	4408      	add	r0, r1
 8013430:	6010      	str	r0, [r2, #0]
 8013432:	e7da      	b.n	80133ea <_free_r+0x22>
 8013434:	d902      	bls.n	801343c <_free_r+0x74>
 8013436:	230c      	movs	r3, #12
 8013438:	602b      	str	r3, [r5, #0]
 801343a:	e7d6      	b.n	80133ea <_free_r+0x22>
 801343c:	6820      	ldr	r0, [r4, #0]
 801343e:	1821      	adds	r1, r4, r0
 8013440:	428b      	cmp	r3, r1
 8013442:	bf04      	itt	eq
 8013444:	6819      	ldreq	r1, [r3, #0]
 8013446:	685b      	ldreq	r3, [r3, #4]
 8013448:	6063      	str	r3, [r4, #4]
 801344a:	bf04      	itt	eq
 801344c:	1809      	addeq	r1, r1, r0
 801344e:	6021      	streq	r1, [r4, #0]
 8013450:	6054      	str	r4, [r2, #4]
 8013452:	e7ca      	b.n	80133ea <_free_r+0x22>
 8013454:	bd38      	pop	{r3, r4, r5, pc}
 8013456:	bf00      	nop
 8013458:	20000b14 	.word	0x20000b14

0801345c <_Balloc>:
 801345c:	b570      	push	{r4, r5, r6, lr}
 801345e:	69c6      	ldr	r6, [r0, #28]
 8013460:	4604      	mov	r4, r0
 8013462:	460d      	mov	r5, r1
 8013464:	b976      	cbnz	r6, 8013484 <_Balloc+0x28>
 8013466:	2010      	movs	r0, #16
 8013468:	f7fe f99e 	bl	80117a8 <malloc>
 801346c:	4602      	mov	r2, r0
 801346e:	61e0      	str	r0, [r4, #28]
 8013470:	b920      	cbnz	r0, 801347c <_Balloc+0x20>
 8013472:	4b18      	ldr	r3, [pc, #96]	@ (80134d4 <_Balloc+0x78>)
 8013474:	4818      	ldr	r0, [pc, #96]	@ (80134d8 <_Balloc+0x7c>)
 8013476:	216b      	movs	r1, #107	@ 0x6b
 8013478:	f000 fdea 	bl	8014050 <__assert_func>
 801347c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013480:	6006      	str	r6, [r0, #0]
 8013482:	60c6      	str	r6, [r0, #12]
 8013484:	69e6      	ldr	r6, [r4, #28]
 8013486:	68f3      	ldr	r3, [r6, #12]
 8013488:	b183      	cbz	r3, 80134ac <_Balloc+0x50>
 801348a:	69e3      	ldr	r3, [r4, #28]
 801348c:	68db      	ldr	r3, [r3, #12]
 801348e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8013492:	b9b8      	cbnz	r0, 80134c4 <_Balloc+0x68>
 8013494:	2101      	movs	r1, #1
 8013496:	fa01 f605 	lsl.w	r6, r1, r5
 801349a:	1d72      	adds	r2, r6, #5
 801349c:	0092      	lsls	r2, r2, #2
 801349e:	4620      	mov	r0, r4
 80134a0:	f000 fdf4 	bl	801408c <_calloc_r>
 80134a4:	b160      	cbz	r0, 80134c0 <_Balloc+0x64>
 80134a6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80134aa:	e00e      	b.n	80134ca <_Balloc+0x6e>
 80134ac:	2221      	movs	r2, #33	@ 0x21
 80134ae:	2104      	movs	r1, #4
 80134b0:	4620      	mov	r0, r4
 80134b2:	f000 fdeb 	bl	801408c <_calloc_r>
 80134b6:	69e3      	ldr	r3, [r4, #28]
 80134b8:	60f0      	str	r0, [r6, #12]
 80134ba:	68db      	ldr	r3, [r3, #12]
 80134bc:	2b00      	cmp	r3, #0
 80134be:	d1e4      	bne.n	801348a <_Balloc+0x2e>
 80134c0:	2000      	movs	r0, #0
 80134c2:	bd70      	pop	{r4, r5, r6, pc}
 80134c4:	6802      	ldr	r2, [r0, #0]
 80134c6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80134ca:	2300      	movs	r3, #0
 80134cc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80134d0:	e7f7      	b.n	80134c2 <_Balloc+0x66>
 80134d2:	bf00      	nop
 80134d4:	08016241 	.word	0x08016241
 80134d8:	080162c1 	.word	0x080162c1

080134dc <_Bfree>:
 80134dc:	b570      	push	{r4, r5, r6, lr}
 80134de:	69c6      	ldr	r6, [r0, #28]
 80134e0:	4605      	mov	r5, r0
 80134e2:	460c      	mov	r4, r1
 80134e4:	b976      	cbnz	r6, 8013504 <_Bfree+0x28>
 80134e6:	2010      	movs	r0, #16
 80134e8:	f7fe f95e 	bl	80117a8 <malloc>
 80134ec:	4602      	mov	r2, r0
 80134ee:	61e8      	str	r0, [r5, #28]
 80134f0:	b920      	cbnz	r0, 80134fc <_Bfree+0x20>
 80134f2:	4b09      	ldr	r3, [pc, #36]	@ (8013518 <_Bfree+0x3c>)
 80134f4:	4809      	ldr	r0, [pc, #36]	@ (801351c <_Bfree+0x40>)
 80134f6:	218f      	movs	r1, #143	@ 0x8f
 80134f8:	f000 fdaa 	bl	8014050 <__assert_func>
 80134fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013500:	6006      	str	r6, [r0, #0]
 8013502:	60c6      	str	r6, [r0, #12]
 8013504:	b13c      	cbz	r4, 8013516 <_Bfree+0x3a>
 8013506:	69eb      	ldr	r3, [r5, #28]
 8013508:	6862      	ldr	r2, [r4, #4]
 801350a:	68db      	ldr	r3, [r3, #12]
 801350c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8013510:	6021      	str	r1, [r4, #0]
 8013512:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8013516:	bd70      	pop	{r4, r5, r6, pc}
 8013518:	08016241 	.word	0x08016241
 801351c:	080162c1 	.word	0x080162c1

08013520 <__multadd>:
 8013520:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013524:	690d      	ldr	r5, [r1, #16]
 8013526:	4607      	mov	r7, r0
 8013528:	460c      	mov	r4, r1
 801352a:	461e      	mov	r6, r3
 801352c:	f101 0c14 	add.w	ip, r1, #20
 8013530:	2000      	movs	r0, #0
 8013532:	f8dc 3000 	ldr.w	r3, [ip]
 8013536:	b299      	uxth	r1, r3
 8013538:	fb02 6101 	mla	r1, r2, r1, r6
 801353c:	0c1e      	lsrs	r6, r3, #16
 801353e:	0c0b      	lsrs	r3, r1, #16
 8013540:	fb02 3306 	mla	r3, r2, r6, r3
 8013544:	b289      	uxth	r1, r1
 8013546:	3001      	adds	r0, #1
 8013548:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801354c:	4285      	cmp	r5, r0
 801354e:	f84c 1b04 	str.w	r1, [ip], #4
 8013552:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8013556:	dcec      	bgt.n	8013532 <__multadd+0x12>
 8013558:	b30e      	cbz	r6, 801359e <__multadd+0x7e>
 801355a:	68a3      	ldr	r3, [r4, #8]
 801355c:	42ab      	cmp	r3, r5
 801355e:	dc19      	bgt.n	8013594 <__multadd+0x74>
 8013560:	6861      	ldr	r1, [r4, #4]
 8013562:	4638      	mov	r0, r7
 8013564:	3101      	adds	r1, #1
 8013566:	f7ff ff79 	bl	801345c <_Balloc>
 801356a:	4680      	mov	r8, r0
 801356c:	b928      	cbnz	r0, 801357a <__multadd+0x5a>
 801356e:	4602      	mov	r2, r0
 8013570:	4b0c      	ldr	r3, [pc, #48]	@ (80135a4 <__multadd+0x84>)
 8013572:	480d      	ldr	r0, [pc, #52]	@ (80135a8 <__multadd+0x88>)
 8013574:	21ba      	movs	r1, #186	@ 0xba
 8013576:	f000 fd6b 	bl	8014050 <__assert_func>
 801357a:	6922      	ldr	r2, [r4, #16]
 801357c:	3202      	adds	r2, #2
 801357e:	f104 010c 	add.w	r1, r4, #12
 8013582:	0092      	lsls	r2, r2, #2
 8013584:	300c      	adds	r0, #12
 8013586:	f000 fd55 	bl	8014034 <memcpy>
 801358a:	4621      	mov	r1, r4
 801358c:	4638      	mov	r0, r7
 801358e:	f7ff ffa5 	bl	80134dc <_Bfree>
 8013592:	4644      	mov	r4, r8
 8013594:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8013598:	3501      	adds	r5, #1
 801359a:	615e      	str	r6, [r3, #20]
 801359c:	6125      	str	r5, [r4, #16]
 801359e:	4620      	mov	r0, r4
 80135a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80135a4:	080162b0 	.word	0x080162b0
 80135a8:	080162c1 	.word	0x080162c1

080135ac <__hi0bits>:
 80135ac:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80135b0:	4603      	mov	r3, r0
 80135b2:	bf36      	itet	cc
 80135b4:	0403      	lslcc	r3, r0, #16
 80135b6:	2000      	movcs	r0, #0
 80135b8:	2010      	movcc	r0, #16
 80135ba:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80135be:	bf3c      	itt	cc
 80135c0:	021b      	lslcc	r3, r3, #8
 80135c2:	3008      	addcc	r0, #8
 80135c4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80135c8:	bf3c      	itt	cc
 80135ca:	011b      	lslcc	r3, r3, #4
 80135cc:	3004      	addcc	r0, #4
 80135ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80135d2:	bf3c      	itt	cc
 80135d4:	009b      	lslcc	r3, r3, #2
 80135d6:	3002      	addcc	r0, #2
 80135d8:	2b00      	cmp	r3, #0
 80135da:	db05      	blt.n	80135e8 <__hi0bits+0x3c>
 80135dc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80135e0:	f100 0001 	add.w	r0, r0, #1
 80135e4:	bf08      	it	eq
 80135e6:	2020      	moveq	r0, #32
 80135e8:	4770      	bx	lr

080135ea <__lo0bits>:
 80135ea:	6803      	ldr	r3, [r0, #0]
 80135ec:	4602      	mov	r2, r0
 80135ee:	f013 0007 	ands.w	r0, r3, #7
 80135f2:	d00b      	beq.n	801360c <__lo0bits+0x22>
 80135f4:	07d9      	lsls	r1, r3, #31
 80135f6:	d421      	bmi.n	801363c <__lo0bits+0x52>
 80135f8:	0798      	lsls	r0, r3, #30
 80135fa:	bf49      	itett	mi
 80135fc:	085b      	lsrmi	r3, r3, #1
 80135fe:	089b      	lsrpl	r3, r3, #2
 8013600:	2001      	movmi	r0, #1
 8013602:	6013      	strmi	r3, [r2, #0]
 8013604:	bf5c      	itt	pl
 8013606:	6013      	strpl	r3, [r2, #0]
 8013608:	2002      	movpl	r0, #2
 801360a:	4770      	bx	lr
 801360c:	b299      	uxth	r1, r3
 801360e:	b909      	cbnz	r1, 8013614 <__lo0bits+0x2a>
 8013610:	0c1b      	lsrs	r3, r3, #16
 8013612:	2010      	movs	r0, #16
 8013614:	b2d9      	uxtb	r1, r3
 8013616:	b909      	cbnz	r1, 801361c <__lo0bits+0x32>
 8013618:	3008      	adds	r0, #8
 801361a:	0a1b      	lsrs	r3, r3, #8
 801361c:	0719      	lsls	r1, r3, #28
 801361e:	bf04      	itt	eq
 8013620:	091b      	lsreq	r3, r3, #4
 8013622:	3004      	addeq	r0, #4
 8013624:	0799      	lsls	r1, r3, #30
 8013626:	bf04      	itt	eq
 8013628:	089b      	lsreq	r3, r3, #2
 801362a:	3002      	addeq	r0, #2
 801362c:	07d9      	lsls	r1, r3, #31
 801362e:	d403      	bmi.n	8013638 <__lo0bits+0x4e>
 8013630:	085b      	lsrs	r3, r3, #1
 8013632:	f100 0001 	add.w	r0, r0, #1
 8013636:	d003      	beq.n	8013640 <__lo0bits+0x56>
 8013638:	6013      	str	r3, [r2, #0]
 801363a:	4770      	bx	lr
 801363c:	2000      	movs	r0, #0
 801363e:	4770      	bx	lr
 8013640:	2020      	movs	r0, #32
 8013642:	4770      	bx	lr

08013644 <__i2b>:
 8013644:	b510      	push	{r4, lr}
 8013646:	460c      	mov	r4, r1
 8013648:	2101      	movs	r1, #1
 801364a:	f7ff ff07 	bl	801345c <_Balloc>
 801364e:	4602      	mov	r2, r0
 8013650:	b928      	cbnz	r0, 801365e <__i2b+0x1a>
 8013652:	4b05      	ldr	r3, [pc, #20]	@ (8013668 <__i2b+0x24>)
 8013654:	4805      	ldr	r0, [pc, #20]	@ (801366c <__i2b+0x28>)
 8013656:	f240 1145 	movw	r1, #325	@ 0x145
 801365a:	f000 fcf9 	bl	8014050 <__assert_func>
 801365e:	2301      	movs	r3, #1
 8013660:	6144      	str	r4, [r0, #20]
 8013662:	6103      	str	r3, [r0, #16]
 8013664:	bd10      	pop	{r4, pc}
 8013666:	bf00      	nop
 8013668:	080162b0 	.word	0x080162b0
 801366c:	080162c1 	.word	0x080162c1

08013670 <__multiply>:
 8013670:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013674:	4617      	mov	r7, r2
 8013676:	690a      	ldr	r2, [r1, #16]
 8013678:	693b      	ldr	r3, [r7, #16]
 801367a:	429a      	cmp	r2, r3
 801367c:	bfa8      	it	ge
 801367e:	463b      	movge	r3, r7
 8013680:	4689      	mov	r9, r1
 8013682:	bfa4      	itt	ge
 8013684:	460f      	movge	r7, r1
 8013686:	4699      	movge	r9, r3
 8013688:	693d      	ldr	r5, [r7, #16]
 801368a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801368e:	68bb      	ldr	r3, [r7, #8]
 8013690:	6879      	ldr	r1, [r7, #4]
 8013692:	eb05 060a 	add.w	r6, r5, sl
 8013696:	42b3      	cmp	r3, r6
 8013698:	b085      	sub	sp, #20
 801369a:	bfb8      	it	lt
 801369c:	3101      	addlt	r1, #1
 801369e:	f7ff fedd 	bl	801345c <_Balloc>
 80136a2:	b930      	cbnz	r0, 80136b2 <__multiply+0x42>
 80136a4:	4602      	mov	r2, r0
 80136a6:	4b41      	ldr	r3, [pc, #260]	@ (80137ac <__multiply+0x13c>)
 80136a8:	4841      	ldr	r0, [pc, #260]	@ (80137b0 <__multiply+0x140>)
 80136aa:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80136ae:	f000 fccf 	bl	8014050 <__assert_func>
 80136b2:	f100 0414 	add.w	r4, r0, #20
 80136b6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80136ba:	4623      	mov	r3, r4
 80136bc:	2200      	movs	r2, #0
 80136be:	4573      	cmp	r3, lr
 80136c0:	d320      	bcc.n	8013704 <__multiply+0x94>
 80136c2:	f107 0814 	add.w	r8, r7, #20
 80136c6:	f109 0114 	add.w	r1, r9, #20
 80136ca:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80136ce:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80136d2:	9302      	str	r3, [sp, #8]
 80136d4:	1beb      	subs	r3, r5, r7
 80136d6:	3b15      	subs	r3, #21
 80136d8:	f023 0303 	bic.w	r3, r3, #3
 80136dc:	3304      	adds	r3, #4
 80136de:	3715      	adds	r7, #21
 80136e0:	42bd      	cmp	r5, r7
 80136e2:	bf38      	it	cc
 80136e4:	2304      	movcc	r3, #4
 80136e6:	9301      	str	r3, [sp, #4]
 80136e8:	9b02      	ldr	r3, [sp, #8]
 80136ea:	9103      	str	r1, [sp, #12]
 80136ec:	428b      	cmp	r3, r1
 80136ee:	d80c      	bhi.n	801370a <__multiply+0x9a>
 80136f0:	2e00      	cmp	r6, #0
 80136f2:	dd03      	ble.n	80136fc <__multiply+0x8c>
 80136f4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80136f8:	2b00      	cmp	r3, #0
 80136fa:	d055      	beq.n	80137a8 <__multiply+0x138>
 80136fc:	6106      	str	r6, [r0, #16]
 80136fe:	b005      	add	sp, #20
 8013700:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013704:	f843 2b04 	str.w	r2, [r3], #4
 8013708:	e7d9      	b.n	80136be <__multiply+0x4e>
 801370a:	f8b1 a000 	ldrh.w	sl, [r1]
 801370e:	f1ba 0f00 	cmp.w	sl, #0
 8013712:	d01f      	beq.n	8013754 <__multiply+0xe4>
 8013714:	46c4      	mov	ip, r8
 8013716:	46a1      	mov	r9, r4
 8013718:	2700      	movs	r7, #0
 801371a:	f85c 2b04 	ldr.w	r2, [ip], #4
 801371e:	f8d9 3000 	ldr.w	r3, [r9]
 8013722:	fa1f fb82 	uxth.w	fp, r2
 8013726:	b29b      	uxth	r3, r3
 8013728:	fb0a 330b 	mla	r3, sl, fp, r3
 801372c:	443b      	add	r3, r7
 801372e:	f8d9 7000 	ldr.w	r7, [r9]
 8013732:	0c12      	lsrs	r2, r2, #16
 8013734:	0c3f      	lsrs	r7, r7, #16
 8013736:	fb0a 7202 	mla	r2, sl, r2, r7
 801373a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801373e:	b29b      	uxth	r3, r3
 8013740:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013744:	4565      	cmp	r5, ip
 8013746:	f849 3b04 	str.w	r3, [r9], #4
 801374a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801374e:	d8e4      	bhi.n	801371a <__multiply+0xaa>
 8013750:	9b01      	ldr	r3, [sp, #4]
 8013752:	50e7      	str	r7, [r4, r3]
 8013754:	9b03      	ldr	r3, [sp, #12]
 8013756:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801375a:	3104      	adds	r1, #4
 801375c:	f1b9 0f00 	cmp.w	r9, #0
 8013760:	d020      	beq.n	80137a4 <__multiply+0x134>
 8013762:	6823      	ldr	r3, [r4, #0]
 8013764:	4647      	mov	r7, r8
 8013766:	46a4      	mov	ip, r4
 8013768:	f04f 0a00 	mov.w	sl, #0
 801376c:	f8b7 b000 	ldrh.w	fp, [r7]
 8013770:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8013774:	fb09 220b 	mla	r2, r9, fp, r2
 8013778:	4452      	add	r2, sl
 801377a:	b29b      	uxth	r3, r3
 801377c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013780:	f84c 3b04 	str.w	r3, [ip], #4
 8013784:	f857 3b04 	ldr.w	r3, [r7], #4
 8013788:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801378c:	f8bc 3000 	ldrh.w	r3, [ip]
 8013790:	fb09 330a 	mla	r3, r9, sl, r3
 8013794:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8013798:	42bd      	cmp	r5, r7
 801379a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801379e:	d8e5      	bhi.n	801376c <__multiply+0xfc>
 80137a0:	9a01      	ldr	r2, [sp, #4]
 80137a2:	50a3      	str	r3, [r4, r2]
 80137a4:	3404      	adds	r4, #4
 80137a6:	e79f      	b.n	80136e8 <__multiply+0x78>
 80137a8:	3e01      	subs	r6, #1
 80137aa:	e7a1      	b.n	80136f0 <__multiply+0x80>
 80137ac:	080162b0 	.word	0x080162b0
 80137b0:	080162c1 	.word	0x080162c1

080137b4 <__pow5mult>:
 80137b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80137b8:	4615      	mov	r5, r2
 80137ba:	f012 0203 	ands.w	r2, r2, #3
 80137be:	4607      	mov	r7, r0
 80137c0:	460e      	mov	r6, r1
 80137c2:	d007      	beq.n	80137d4 <__pow5mult+0x20>
 80137c4:	4c25      	ldr	r4, [pc, #148]	@ (801385c <__pow5mult+0xa8>)
 80137c6:	3a01      	subs	r2, #1
 80137c8:	2300      	movs	r3, #0
 80137ca:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80137ce:	f7ff fea7 	bl	8013520 <__multadd>
 80137d2:	4606      	mov	r6, r0
 80137d4:	10ad      	asrs	r5, r5, #2
 80137d6:	d03d      	beq.n	8013854 <__pow5mult+0xa0>
 80137d8:	69fc      	ldr	r4, [r7, #28]
 80137da:	b97c      	cbnz	r4, 80137fc <__pow5mult+0x48>
 80137dc:	2010      	movs	r0, #16
 80137de:	f7fd ffe3 	bl	80117a8 <malloc>
 80137e2:	4602      	mov	r2, r0
 80137e4:	61f8      	str	r0, [r7, #28]
 80137e6:	b928      	cbnz	r0, 80137f4 <__pow5mult+0x40>
 80137e8:	4b1d      	ldr	r3, [pc, #116]	@ (8013860 <__pow5mult+0xac>)
 80137ea:	481e      	ldr	r0, [pc, #120]	@ (8013864 <__pow5mult+0xb0>)
 80137ec:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80137f0:	f000 fc2e 	bl	8014050 <__assert_func>
 80137f4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80137f8:	6004      	str	r4, [r0, #0]
 80137fa:	60c4      	str	r4, [r0, #12]
 80137fc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8013800:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013804:	b94c      	cbnz	r4, 801381a <__pow5mult+0x66>
 8013806:	f240 2171 	movw	r1, #625	@ 0x271
 801380a:	4638      	mov	r0, r7
 801380c:	f7ff ff1a 	bl	8013644 <__i2b>
 8013810:	2300      	movs	r3, #0
 8013812:	f8c8 0008 	str.w	r0, [r8, #8]
 8013816:	4604      	mov	r4, r0
 8013818:	6003      	str	r3, [r0, #0]
 801381a:	f04f 0900 	mov.w	r9, #0
 801381e:	07eb      	lsls	r3, r5, #31
 8013820:	d50a      	bpl.n	8013838 <__pow5mult+0x84>
 8013822:	4631      	mov	r1, r6
 8013824:	4622      	mov	r2, r4
 8013826:	4638      	mov	r0, r7
 8013828:	f7ff ff22 	bl	8013670 <__multiply>
 801382c:	4631      	mov	r1, r6
 801382e:	4680      	mov	r8, r0
 8013830:	4638      	mov	r0, r7
 8013832:	f7ff fe53 	bl	80134dc <_Bfree>
 8013836:	4646      	mov	r6, r8
 8013838:	106d      	asrs	r5, r5, #1
 801383a:	d00b      	beq.n	8013854 <__pow5mult+0xa0>
 801383c:	6820      	ldr	r0, [r4, #0]
 801383e:	b938      	cbnz	r0, 8013850 <__pow5mult+0x9c>
 8013840:	4622      	mov	r2, r4
 8013842:	4621      	mov	r1, r4
 8013844:	4638      	mov	r0, r7
 8013846:	f7ff ff13 	bl	8013670 <__multiply>
 801384a:	6020      	str	r0, [r4, #0]
 801384c:	f8c0 9000 	str.w	r9, [r0]
 8013850:	4604      	mov	r4, r0
 8013852:	e7e4      	b.n	801381e <__pow5mult+0x6a>
 8013854:	4630      	mov	r0, r6
 8013856:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801385a:	bf00      	nop
 801385c:	08016374 	.word	0x08016374
 8013860:	08016241 	.word	0x08016241
 8013864:	080162c1 	.word	0x080162c1

08013868 <__lshift>:
 8013868:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801386c:	460c      	mov	r4, r1
 801386e:	6849      	ldr	r1, [r1, #4]
 8013870:	6923      	ldr	r3, [r4, #16]
 8013872:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8013876:	68a3      	ldr	r3, [r4, #8]
 8013878:	4607      	mov	r7, r0
 801387a:	4691      	mov	r9, r2
 801387c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8013880:	f108 0601 	add.w	r6, r8, #1
 8013884:	42b3      	cmp	r3, r6
 8013886:	db0b      	blt.n	80138a0 <__lshift+0x38>
 8013888:	4638      	mov	r0, r7
 801388a:	f7ff fde7 	bl	801345c <_Balloc>
 801388e:	4605      	mov	r5, r0
 8013890:	b948      	cbnz	r0, 80138a6 <__lshift+0x3e>
 8013892:	4602      	mov	r2, r0
 8013894:	4b28      	ldr	r3, [pc, #160]	@ (8013938 <__lshift+0xd0>)
 8013896:	4829      	ldr	r0, [pc, #164]	@ (801393c <__lshift+0xd4>)
 8013898:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801389c:	f000 fbd8 	bl	8014050 <__assert_func>
 80138a0:	3101      	adds	r1, #1
 80138a2:	005b      	lsls	r3, r3, #1
 80138a4:	e7ee      	b.n	8013884 <__lshift+0x1c>
 80138a6:	2300      	movs	r3, #0
 80138a8:	f100 0114 	add.w	r1, r0, #20
 80138ac:	f100 0210 	add.w	r2, r0, #16
 80138b0:	4618      	mov	r0, r3
 80138b2:	4553      	cmp	r3, sl
 80138b4:	db33      	blt.n	801391e <__lshift+0xb6>
 80138b6:	6920      	ldr	r0, [r4, #16]
 80138b8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80138bc:	f104 0314 	add.w	r3, r4, #20
 80138c0:	f019 091f 	ands.w	r9, r9, #31
 80138c4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80138c8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80138cc:	d02b      	beq.n	8013926 <__lshift+0xbe>
 80138ce:	f1c9 0e20 	rsb	lr, r9, #32
 80138d2:	468a      	mov	sl, r1
 80138d4:	2200      	movs	r2, #0
 80138d6:	6818      	ldr	r0, [r3, #0]
 80138d8:	fa00 f009 	lsl.w	r0, r0, r9
 80138dc:	4310      	orrs	r0, r2
 80138de:	f84a 0b04 	str.w	r0, [sl], #4
 80138e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80138e6:	459c      	cmp	ip, r3
 80138e8:	fa22 f20e 	lsr.w	r2, r2, lr
 80138ec:	d8f3      	bhi.n	80138d6 <__lshift+0x6e>
 80138ee:	ebac 0304 	sub.w	r3, ip, r4
 80138f2:	3b15      	subs	r3, #21
 80138f4:	f023 0303 	bic.w	r3, r3, #3
 80138f8:	3304      	adds	r3, #4
 80138fa:	f104 0015 	add.w	r0, r4, #21
 80138fe:	4560      	cmp	r0, ip
 8013900:	bf88      	it	hi
 8013902:	2304      	movhi	r3, #4
 8013904:	50ca      	str	r2, [r1, r3]
 8013906:	b10a      	cbz	r2, 801390c <__lshift+0xa4>
 8013908:	f108 0602 	add.w	r6, r8, #2
 801390c:	3e01      	subs	r6, #1
 801390e:	4638      	mov	r0, r7
 8013910:	612e      	str	r6, [r5, #16]
 8013912:	4621      	mov	r1, r4
 8013914:	f7ff fde2 	bl	80134dc <_Bfree>
 8013918:	4628      	mov	r0, r5
 801391a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801391e:	f842 0f04 	str.w	r0, [r2, #4]!
 8013922:	3301      	adds	r3, #1
 8013924:	e7c5      	b.n	80138b2 <__lshift+0x4a>
 8013926:	3904      	subs	r1, #4
 8013928:	f853 2b04 	ldr.w	r2, [r3], #4
 801392c:	f841 2f04 	str.w	r2, [r1, #4]!
 8013930:	459c      	cmp	ip, r3
 8013932:	d8f9      	bhi.n	8013928 <__lshift+0xc0>
 8013934:	e7ea      	b.n	801390c <__lshift+0xa4>
 8013936:	bf00      	nop
 8013938:	080162b0 	.word	0x080162b0
 801393c:	080162c1 	.word	0x080162c1

08013940 <__mcmp>:
 8013940:	690a      	ldr	r2, [r1, #16]
 8013942:	4603      	mov	r3, r0
 8013944:	6900      	ldr	r0, [r0, #16]
 8013946:	1a80      	subs	r0, r0, r2
 8013948:	b530      	push	{r4, r5, lr}
 801394a:	d10e      	bne.n	801396a <__mcmp+0x2a>
 801394c:	3314      	adds	r3, #20
 801394e:	3114      	adds	r1, #20
 8013950:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8013954:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8013958:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801395c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8013960:	4295      	cmp	r5, r2
 8013962:	d003      	beq.n	801396c <__mcmp+0x2c>
 8013964:	d205      	bcs.n	8013972 <__mcmp+0x32>
 8013966:	f04f 30ff 	mov.w	r0, #4294967295
 801396a:	bd30      	pop	{r4, r5, pc}
 801396c:	42a3      	cmp	r3, r4
 801396e:	d3f3      	bcc.n	8013958 <__mcmp+0x18>
 8013970:	e7fb      	b.n	801396a <__mcmp+0x2a>
 8013972:	2001      	movs	r0, #1
 8013974:	e7f9      	b.n	801396a <__mcmp+0x2a>
	...

08013978 <__mdiff>:
 8013978:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801397c:	4689      	mov	r9, r1
 801397e:	4606      	mov	r6, r0
 8013980:	4611      	mov	r1, r2
 8013982:	4648      	mov	r0, r9
 8013984:	4614      	mov	r4, r2
 8013986:	f7ff ffdb 	bl	8013940 <__mcmp>
 801398a:	1e05      	subs	r5, r0, #0
 801398c:	d112      	bne.n	80139b4 <__mdiff+0x3c>
 801398e:	4629      	mov	r1, r5
 8013990:	4630      	mov	r0, r6
 8013992:	f7ff fd63 	bl	801345c <_Balloc>
 8013996:	4602      	mov	r2, r0
 8013998:	b928      	cbnz	r0, 80139a6 <__mdiff+0x2e>
 801399a:	4b3f      	ldr	r3, [pc, #252]	@ (8013a98 <__mdiff+0x120>)
 801399c:	f240 2137 	movw	r1, #567	@ 0x237
 80139a0:	483e      	ldr	r0, [pc, #248]	@ (8013a9c <__mdiff+0x124>)
 80139a2:	f000 fb55 	bl	8014050 <__assert_func>
 80139a6:	2301      	movs	r3, #1
 80139a8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80139ac:	4610      	mov	r0, r2
 80139ae:	b003      	add	sp, #12
 80139b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80139b4:	bfbc      	itt	lt
 80139b6:	464b      	movlt	r3, r9
 80139b8:	46a1      	movlt	r9, r4
 80139ba:	4630      	mov	r0, r6
 80139bc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80139c0:	bfba      	itte	lt
 80139c2:	461c      	movlt	r4, r3
 80139c4:	2501      	movlt	r5, #1
 80139c6:	2500      	movge	r5, #0
 80139c8:	f7ff fd48 	bl	801345c <_Balloc>
 80139cc:	4602      	mov	r2, r0
 80139ce:	b918      	cbnz	r0, 80139d8 <__mdiff+0x60>
 80139d0:	4b31      	ldr	r3, [pc, #196]	@ (8013a98 <__mdiff+0x120>)
 80139d2:	f240 2145 	movw	r1, #581	@ 0x245
 80139d6:	e7e3      	b.n	80139a0 <__mdiff+0x28>
 80139d8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80139dc:	6926      	ldr	r6, [r4, #16]
 80139de:	60c5      	str	r5, [r0, #12]
 80139e0:	f109 0310 	add.w	r3, r9, #16
 80139e4:	f109 0514 	add.w	r5, r9, #20
 80139e8:	f104 0e14 	add.w	lr, r4, #20
 80139ec:	f100 0b14 	add.w	fp, r0, #20
 80139f0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80139f4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80139f8:	9301      	str	r3, [sp, #4]
 80139fa:	46d9      	mov	r9, fp
 80139fc:	f04f 0c00 	mov.w	ip, #0
 8013a00:	9b01      	ldr	r3, [sp, #4]
 8013a02:	f85e 0b04 	ldr.w	r0, [lr], #4
 8013a06:	f853 af04 	ldr.w	sl, [r3, #4]!
 8013a0a:	9301      	str	r3, [sp, #4]
 8013a0c:	fa1f f38a 	uxth.w	r3, sl
 8013a10:	4619      	mov	r1, r3
 8013a12:	b283      	uxth	r3, r0
 8013a14:	1acb      	subs	r3, r1, r3
 8013a16:	0c00      	lsrs	r0, r0, #16
 8013a18:	4463      	add	r3, ip
 8013a1a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8013a1e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8013a22:	b29b      	uxth	r3, r3
 8013a24:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8013a28:	4576      	cmp	r6, lr
 8013a2a:	f849 3b04 	str.w	r3, [r9], #4
 8013a2e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8013a32:	d8e5      	bhi.n	8013a00 <__mdiff+0x88>
 8013a34:	1b33      	subs	r3, r6, r4
 8013a36:	3b15      	subs	r3, #21
 8013a38:	f023 0303 	bic.w	r3, r3, #3
 8013a3c:	3415      	adds	r4, #21
 8013a3e:	3304      	adds	r3, #4
 8013a40:	42a6      	cmp	r6, r4
 8013a42:	bf38      	it	cc
 8013a44:	2304      	movcc	r3, #4
 8013a46:	441d      	add	r5, r3
 8013a48:	445b      	add	r3, fp
 8013a4a:	461e      	mov	r6, r3
 8013a4c:	462c      	mov	r4, r5
 8013a4e:	4544      	cmp	r4, r8
 8013a50:	d30e      	bcc.n	8013a70 <__mdiff+0xf8>
 8013a52:	f108 0103 	add.w	r1, r8, #3
 8013a56:	1b49      	subs	r1, r1, r5
 8013a58:	f021 0103 	bic.w	r1, r1, #3
 8013a5c:	3d03      	subs	r5, #3
 8013a5e:	45a8      	cmp	r8, r5
 8013a60:	bf38      	it	cc
 8013a62:	2100      	movcc	r1, #0
 8013a64:	440b      	add	r3, r1
 8013a66:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8013a6a:	b191      	cbz	r1, 8013a92 <__mdiff+0x11a>
 8013a6c:	6117      	str	r7, [r2, #16]
 8013a6e:	e79d      	b.n	80139ac <__mdiff+0x34>
 8013a70:	f854 1b04 	ldr.w	r1, [r4], #4
 8013a74:	46e6      	mov	lr, ip
 8013a76:	0c08      	lsrs	r0, r1, #16
 8013a78:	fa1c fc81 	uxtah	ip, ip, r1
 8013a7c:	4471      	add	r1, lr
 8013a7e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8013a82:	b289      	uxth	r1, r1
 8013a84:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8013a88:	f846 1b04 	str.w	r1, [r6], #4
 8013a8c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8013a90:	e7dd      	b.n	8013a4e <__mdiff+0xd6>
 8013a92:	3f01      	subs	r7, #1
 8013a94:	e7e7      	b.n	8013a66 <__mdiff+0xee>
 8013a96:	bf00      	nop
 8013a98:	080162b0 	.word	0x080162b0
 8013a9c:	080162c1 	.word	0x080162c1

08013aa0 <__d2b>:
 8013aa0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8013aa4:	460f      	mov	r7, r1
 8013aa6:	2101      	movs	r1, #1
 8013aa8:	ec59 8b10 	vmov	r8, r9, d0
 8013aac:	4616      	mov	r6, r2
 8013aae:	f7ff fcd5 	bl	801345c <_Balloc>
 8013ab2:	4604      	mov	r4, r0
 8013ab4:	b930      	cbnz	r0, 8013ac4 <__d2b+0x24>
 8013ab6:	4602      	mov	r2, r0
 8013ab8:	4b23      	ldr	r3, [pc, #140]	@ (8013b48 <__d2b+0xa8>)
 8013aba:	4824      	ldr	r0, [pc, #144]	@ (8013b4c <__d2b+0xac>)
 8013abc:	f240 310f 	movw	r1, #783	@ 0x30f
 8013ac0:	f000 fac6 	bl	8014050 <__assert_func>
 8013ac4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8013ac8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8013acc:	b10d      	cbz	r5, 8013ad2 <__d2b+0x32>
 8013ace:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8013ad2:	9301      	str	r3, [sp, #4]
 8013ad4:	f1b8 0300 	subs.w	r3, r8, #0
 8013ad8:	d023      	beq.n	8013b22 <__d2b+0x82>
 8013ada:	4668      	mov	r0, sp
 8013adc:	9300      	str	r3, [sp, #0]
 8013ade:	f7ff fd84 	bl	80135ea <__lo0bits>
 8013ae2:	e9dd 1200 	ldrd	r1, r2, [sp]
 8013ae6:	b1d0      	cbz	r0, 8013b1e <__d2b+0x7e>
 8013ae8:	f1c0 0320 	rsb	r3, r0, #32
 8013aec:	fa02 f303 	lsl.w	r3, r2, r3
 8013af0:	430b      	orrs	r3, r1
 8013af2:	40c2      	lsrs	r2, r0
 8013af4:	6163      	str	r3, [r4, #20]
 8013af6:	9201      	str	r2, [sp, #4]
 8013af8:	9b01      	ldr	r3, [sp, #4]
 8013afa:	61a3      	str	r3, [r4, #24]
 8013afc:	2b00      	cmp	r3, #0
 8013afe:	bf0c      	ite	eq
 8013b00:	2201      	moveq	r2, #1
 8013b02:	2202      	movne	r2, #2
 8013b04:	6122      	str	r2, [r4, #16]
 8013b06:	b1a5      	cbz	r5, 8013b32 <__d2b+0x92>
 8013b08:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8013b0c:	4405      	add	r5, r0
 8013b0e:	603d      	str	r5, [r7, #0]
 8013b10:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8013b14:	6030      	str	r0, [r6, #0]
 8013b16:	4620      	mov	r0, r4
 8013b18:	b003      	add	sp, #12
 8013b1a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013b1e:	6161      	str	r1, [r4, #20]
 8013b20:	e7ea      	b.n	8013af8 <__d2b+0x58>
 8013b22:	a801      	add	r0, sp, #4
 8013b24:	f7ff fd61 	bl	80135ea <__lo0bits>
 8013b28:	9b01      	ldr	r3, [sp, #4]
 8013b2a:	6163      	str	r3, [r4, #20]
 8013b2c:	3020      	adds	r0, #32
 8013b2e:	2201      	movs	r2, #1
 8013b30:	e7e8      	b.n	8013b04 <__d2b+0x64>
 8013b32:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8013b36:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8013b3a:	6038      	str	r0, [r7, #0]
 8013b3c:	6918      	ldr	r0, [r3, #16]
 8013b3e:	f7ff fd35 	bl	80135ac <__hi0bits>
 8013b42:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8013b46:	e7e5      	b.n	8013b14 <__d2b+0x74>
 8013b48:	080162b0 	.word	0x080162b0
 8013b4c:	080162c1 	.word	0x080162c1

08013b50 <__sfputc_r>:
 8013b50:	6893      	ldr	r3, [r2, #8]
 8013b52:	3b01      	subs	r3, #1
 8013b54:	2b00      	cmp	r3, #0
 8013b56:	b410      	push	{r4}
 8013b58:	6093      	str	r3, [r2, #8]
 8013b5a:	da08      	bge.n	8013b6e <__sfputc_r+0x1e>
 8013b5c:	6994      	ldr	r4, [r2, #24]
 8013b5e:	42a3      	cmp	r3, r4
 8013b60:	db01      	blt.n	8013b66 <__sfputc_r+0x16>
 8013b62:	290a      	cmp	r1, #10
 8013b64:	d103      	bne.n	8013b6e <__sfputc_r+0x1e>
 8013b66:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013b6a:	f7fe bc9e 	b.w	80124aa <__swbuf_r>
 8013b6e:	6813      	ldr	r3, [r2, #0]
 8013b70:	1c58      	adds	r0, r3, #1
 8013b72:	6010      	str	r0, [r2, #0]
 8013b74:	7019      	strb	r1, [r3, #0]
 8013b76:	4608      	mov	r0, r1
 8013b78:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013b7c:	4770      	bx	lr

08013b7e <__sfputs_r>:
 8013b7e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013b80:	4606      	mov	r6, r0
 8013b82:	460f      	mov	r7, r1
 8013b84:	4614      	mov	r4, r2
 8013b86:	18d5      	adds	r5, r2, r3
 8013b88:	42ac      	cmp	r4, r5
 8013b8a:	d101      	bne.n	8013b90 <__sfputs_r+0x12>
 8013b8c:	2000      	movs	r0, #0
 8013b8e:	e007      	b.n	8013ba0 <__sfputs_r+0x22>
 8013b90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013b94:	463a      	mov	r2, r7
 8013b96:	4630      	mov	r0, r6
 8013b98:	f7ff ffda 	bl	8013b50 <__sfputc_r>
 8013b9c:	1c43      	adds	r3, r0, #1
 8013b9e:	d1f3      	bne.n	8013b88 <__sfputs_r+0xa>
 8013ba0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08013ba4 <_vfiprintf_r>:
 8013ba4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013ba8:	460d      	mov	r5, r1
 8013baa:	b09d      	sub	sp, #116	@ 0x74
 8013bac:	4614      	mov	r4, r2
 8013bae:	4698      	mov	r8, r3
 8013bb0:	4606      	mov	r6, r0
 8013bb2:	b118      	cbz	r0, 8013bbc <_vfiprintf_r+0x18>
 8013bb4:	6a03      	ldr	r3, [r0, #32]
 8013bb6:	b90b      	cbnz	r3, 8013bbc <_vfiprintf_r+0x18>
 8013bb8:	f7fe fb8e 	bl	80122d8 <__sinit>
 8013bbc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013bbe:	07d9      	lsls	r1, r3, #31
 8013bc0:	d405      	bmi.n	8013bce <_vfiprintf_r+0x2a>
 8013bc2:	89ab      	ldrh	r3, [r5, #12]
 8013bc4:	059a      	lsls	r2, r3, #22
 8013bc6:	d402      	bmi.n	8013bce <_vfiprintf_r+0x2a>
 8013bc8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013bca:	f7fe fda0 	bl	801270e <__retarget_lock_acquire_recursive>
 8013bce:	89ab      	ldrh	r3, [r5, #12]
 8013bd0:	071b      	lsls	r3, r3, #28
 8013bd2:	d501      	bpl.n	8013bd8 <_vfiprintf_r+0x34>
 8013bd4:	692b      	ldr	r3, [r5, #16]
 8013bd6:	b99b      	cbnz	r3, 8013c00 <_vfiprintf_r+0x5c>
 8013bd8:	4629      	mov	r1, r5
 8013bda:	4630      	mov	r0, r6
 8013bdc:	f7fe fca4 	bl	8012528 <__swsetup_r>
 8013be0:	b170      	cbz	r0, 8013c00 <_vfiprintf_r+0x5c>
 8013be2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013be4:	07dc      	lsls	r4, r3, #31
 8013be6:	d504      	bpl.n	8013bf2 <_vfiprintf_r+0x4e>
 8013be8:	f04f 30ff 	mov.w	r0, #4294967295
 8013bec:	b01d      	add	sp, #116	@ 0x74
 8013bee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013bf2:	89ab      	ldrh	r3, [r5, #12]
 8013bf4:	0598      	lsls	r0, r3, #22
 8013bf6:	d4f7      	bmi.n	8013be8 <_vfiprintf_r+0x44>
 8013bf8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013bfa:	f7fe fd89 	bl	8012710 <__retarget_lock_release_recursive>
 8013bfe:	e7f3      	b.n	8013be8 <_vfiprintf_r+0x44>
 8013c00:	2300      	movs	r3, #0
 8013c02:	9309      	str	r3, [sp, #36]	@ 0x24
 8013c04:	2320      	movs	r3, #32
 8013c06:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8013c0a:	f8cd 800c 	str.w	r8, [sp, #12]
 8013c0e:	2330      	movs	r3, #48	@ 0x30
 8013c10:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8013dc0 <_vfiprintf_r+0x21c>
 8013c14:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8013c18:	f04f 0901 	mov.w	r9, #1
 8013c1c:	4623      	mov	r3, r4
 8013c1e:	469a      	mov	sl, r3
 8013c20:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013c24:	b10a      	cbz	r2, 8013c2a <_vfiprintf_r+0x86>
 8013c26:	2a25      	cmp	r2, #37	@ 0x25
 8013c28:	d1f9      	bne.n	8013c1e <_vfiprintf_r+0x7a>
 8013c2a:	ebba 0b04 	subs.w	fp, sl, r4
 8013c2e:	d00b      	beq.n	8013c48 <_vfiprintf_r+0xa4>
 8013c30:	465b      	mov	r3, fp
 8013c32:	4622      	mov	r2, r4
 8013c34:	4629      	mov	r1, r5
 8013c36:	4630      	mov	r0, r6
 8013c38:	f7ff ffa1 	bl	8013b7e <__sfputs_r>
 8013c3c:	3001      	adds	r0, #1
 8013c3e:	f000 80a7 	beq.w	8013d90 <_vfiprintf_r+0x1ec>
 8013c42:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013c44:	445a      	add	r2, fp
 8013c46:	9209      	str	r2, [sp, #36]	@ 0x24
 8013c48:	f89a 3000 	ldrb.w	r3, [sl]
 8013c4c:	2b00      	cmp	r3, #0
 8013c4e:	f000 809f 	beq.w	8013d90 <_vfiprintf_r+0x1ec>
 8013c52:	2300      	movs	r3, #0
 8013c54:	f04f 32ff 	mov.w	r2, #4294967295
 8013c58:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013c5c:	f10a 0a01 	add.w	sl, sl, #1
 8013c60:	9304      	str	r3, [sp, #16]
 8013c62:	9307      	str	r3, [sp, #28]
 8013c64:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8013c68:	931a      	str	r3, [sp, #104]	@ 0x68
 8013c6a:	4654      	mov	r4, sl
 8013c6c:	2205      	movs	r2, #5
 8013c6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013c72:	4853      	ldr	r0, [pc, #332]	@ (8013dc0 <_vfiprintf_r+0x21c>)
 8013c74:	f7ec faac 	bl	80001d0 <memchr>
 8013c78:	9a04      	ldr	r2, [sp, #16]
 8013c7a:	b9d8      	cbnz	r0, 8013cb4 <_vfiprintf_r+0x110>
 8013c7c:	06d1      	lsls	r1, r2, #27
 8013c7e:	bf44      	itt	mi
 8013c80:	2320      	movmi	r3, #32
 8013c82:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013c86:	0713      	lsls	r3, r2, #28
 8013c88:	bf44      	itt	mi
 8013c8a:	232b      	movmi	r3, #43	@ 0x2b
 8013c8c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013c90:	f89a 3000 	ldrb.w	r3, [sl]
 8013c94:	2b2a      	cmp	r3, #42	@ 0x2a
 8013c96:	d015      	beq.n	8013cc4 <_vfiprintf_r+0x120>
 8013c98:	9a07      	ldr	r2, [sp, #28]
 8013c9a:	4654      	mov	r4, sl
 8013c9c:	2000      	movs	r0, #0
 8013c9e:	f04f 0c0a 	mov.w	ip, #10
 8013ca2:	4621      	mov	r1, r4
 8013ca4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013ca8:	3b30      	subs	r3, #48	@ 0x30
 8013caa:	2b09      	cmp	r3, #9
 8013cac:	d94b      	bls.n	8013d46 <_vfiprintf_r+0x1a2>
 8013cae:	b1b0      	cbz	r0, 8013cde <_vfiprintf_r+0x13a>
 8013cb0:	9207      	str	r2, [sp, #28]
 8013cb2:	e014      	b.n	8013cde <_vfiprintf_r+0x13a>
 8013cb4:	eba0 0308 	sub.w	r3, r0, r8
 8013cb8:	fa09 f303 	lsl.w	r3, r9, r3
 8013cbc:	4313      	orrs	r3, r2
 8013cbe:	9304      	str	r3, [sp, #16]
 8013cc0:	46a2      	mov	sl, r4
 8013cc2:	e7d2      	b.n	8013c6a <_vfiprintf_r+0xc6>
 8013cc4:	9b03      	ldr	r3, [sp, #12]
 8013cc6:	1d19      	adds	r1, r3, #4
 8013cc8:	681b      	ldr	r3, [r3, #0]
 8013cca:	9103      	str	r1, [sp, #12]
 8013ccc:	2b00      	cmp	r3, #0
 8013cce:	bfbb      	ittet	lt
 8013cd0:	425b      	neglt	r3, r3
 8013cd2:	f042 0202 	orrlt.w	r2, r2, #2
 8013cd6:	9307      	strge	r3, [sp, #28]
 8013cd8:	9307      	strlt	r3, [sp, #28]
 8013cda:	bfb8      	it	lt
 8013cdc:	9204      	strlt	r2, [sp, #16]
 8013cde:	7823      	ldrb	r3, [r4, #0]
 8013ce0:	2b2e      	cmp	r3, #46	@ 0x2e
 8013ce2:	d10a      	bne.n	8013cfa <_vfiprintf_r+0x156>
 8013ce4:	7863      	ldrb	r3, [r4, #1]
 8013ce6:	2b2a      	cmp	r3, #42	@ 0x2a
 8013ce8:	d132      	bne.n	8013d50 <_vfiprintf_r+0x1ac>
 8013cea:	9b03      	ldr	r3, [sp, #12]
 8013cec:	1d1a      	adds	r2, r3, #4
 8013cee:	681b      	ldr	r3, [r3, #0]
 8013cf0:	9203      	str	r2, [sp, #12]
 8013cf2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8013cf6:	3402      	adds	r4, #2
 8013cf8:	9305      	str	r3, [sp, #20]
 8013cfa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8013dd0 <_vfiprintf_r+0x22c>
 8013cfe:	7821      	ldrb	r1, [r4, #0]
 8013d00:	2203      	movs	r2, #3
 8013d02:	4650      	mov	r0, sl
 8013d04:	f7ec fa64 	bl	80001d0 <memchr>
 8013d08:	b138      	cbz	r0, 8013d1a <_vfiprintf_r+0x176>
 8013d0a:	9b04      	ldr	r3, [sp, #16]
 8013d0c:	eba0 000a 	sub.w	r0, r0, sl
 8013d10:	2240      	movs	r2, #64	@ 0x40
 8013d12:	4082      	lsls	r2, r0
 8013d14:	4313      	orrs	r3, r2
 8013d16:	3401      	adds	r4, #1
 8013d18:	9304      	str	r3, [sp, #16]
 8013d1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013d1e:	4829      	ldr	r0, [pc, #164]	@ (8013dc4 <_vfiprintf_r+0x220>)
 8013d20:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8013d24:	2206      	movs	r2, #6
 8013d26:	f7ec fa53 	bl	80001d0 <memchr>
 8013d2a:	2800      	cmp	r0, #0
 8013d2c:	d03f      	beq.n	8013dae <_vfiprintf_r+0x20a>
 8013d2e:	4b26      	ldr	r3, [pc, #152]	@ (8013dc8 <_vfiprintf_r+0x224>)
 8013d30:	bb1b      	cbnz	r3, 8013d7a <_vfiprintf_r+0x1d6>
 8013d32:	9b03      	ldr	r3, [sp, #12]
 8013d34:	3307      	adds	r3, #7
 8013d36:	f023 0307 	bic.w	r3, r3, #7
 8013d3a:	3308      	adds	r3, #8
 8013d3c:	9303      	str	r3, [sp, #12]
 8013d3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013d40:	443b      	add	r3, r7
 8013d42:	9309      	str	r3, [sp, #36]	@ 0x24
 8013d44:	e76a      	b.n	8013c1c <_vfiprintf_r+0x78>
 8013d46:	fb0c 3202 	mla	r2, ip, r2, r3
 8013d4a:	460c      	mov	r4, r1
 8013d4c:	2001      	movs	r0, #1
 8013d4e:	e7a8      	b.n	8013ca2 <_vfiprintf_r+0xfe>
 8013d50:	2300      	movs	r3, #0
 8013d52:	3401      	adds	r4, #1
 8013d54:	9305      	str	r3, [sp, #20]
 8013d56:	4619      	mov	r1, r3
 8013d58:	f04f 0c0a 	mov.w	ip, #10
 8013d5c:	4620      	mov	r0, r4
 8013d5e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013d62:	3a30      	subs	r2, #48	@ 0x30
 8013d64:	2a09      	cmp	r2, #9
 8013d66:	d903      	bls.n	8013d70 <_vfiprintf_r+0x1cc>
 8013d68:	2b00      	cmp	r3, #0
 8013d6a:	d0c6      	beq.n	8013cfa <_vfiprintf_r+0x156>
 8013d6c:	9105      	str	r1, [sp, #20]
 8013d6e:	e7c4      	b.n	8013cfa <_vfiprintf_r+0x156>
 8013d70:	fb0c 2101 	mla	r1, ip, r1, r2
 8013d74:	4604      	mov	r4, r0
 8013d76:	2301      	movs	r3, #1
 8013d78:	e7f0      	b.n	8013d5c <_vfiprintf_r+0x1b8>
 8013d7a:	ab03      	add	r3, sp, #12
 8013d7c:	9300      	str	r3, [sp, #0]
 8013d7e:	462a      	mov	r2, r5
 8013d80:	4b12      	ldr	r3, [pc, #72]	@ (8013dcc <_vfiprintf_r+0x228>)
 8013d82:	a904      	add	r1, sp, #16
 8013d84:	4630      	mov	r0, r6
 8013d86:	f7fd fe65 	bl	8011a54 <_printf_float>
 8013d8a:	4607      	mov	r7, r0
 8013d8c:	1c78      	adds	r0, r7, #1
 8013d8e:	d1d6      	bne.n	8013d3e <_vfiprintf_r+0x19a>
 8013d90:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013d92:	07d9      	lsls	r1, r3, #31
 8013d94:	d405      	bmi.n	8013da2 <_vfiprintf_r+0x1fe>
 8013d96:	89ab      	ldrh	r3, [r5, #12]
 8013d98:	059a      	lsls	r2, r3, #22
 8013d9a:	d402      	bmi.n	8013da2 <_vfiprintf_r+0x1fe>
 8013d9c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013d9e:	f7fe fcb7 	bl	8012710 <__retarget_lock_release_recursive>
 8013da2:	89ab      	ldrh	r3, [r5, #12]
 8013da4:	065b      	lsls	r3, r3, #25
 8013da6:	f53f af1f 	bmi.w	8013be8 <_vfiprintf_r+0x44>
 8013daa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013dac:	e71e      	b.n	8013bec <_vfiprintf_r+0x48>
 8013dae:	ab03      	add	r3, sp, #12
 8013db0:	9300      	str	r3, [sp, #0]
 8013db2:	462a      	mov	r2, r5
 8013db4:	4b05      	ldr	r3, [pc, #20]	@ (8013dcc <_vfiprintf_r+0x228>)
 8013db6:	a904      	add	r1, sp, #16
 8013db8:	4630      	mov	r0, r6
 8013dba:	f7fe f8e3 	bl	8011f84 <_printf_i>
 8013dbe:	e7e4      	b.n	8013d8a <_vfiprintf_r+0x1e6>
 8013dc0:	0801631a 	.word	0x0801631a
 8013dc4:	08016324 	.word	0x08016324
 8013dc8:	08011a55 	.word	0x08011a55
 8013dcc:	08013b7f 	.word	0x08013b7f
 8013dd0:	08016320 	.word	0x08016320

08013dd4 <__sflush_r>:
 8013dd4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8013dd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013ddc:	0716      	lsls	r6, r2, #28
 8013dde:	4605      	mov	r5, r0
 8013de0:	460c      	mov	r4, r1
 8013de2:	d454      	bmi.n	8013e8e <__sflush_r+0xba>
 8013de4:	684b      	ldr	r3, [r1, #4]
 8013de6:	2b00      	cmp	r3, #0
 8013de8:	dc02      	bgt.n	8013df0 <__sflush_r+0x1c>
 8013dea:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8013dec:	2b00      	cmp	r3, #0
 8013dee:	dd48      	ble.n	8013e82 <__sflush_r+0xae>
 8013df0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8013df2:	2e00      	cmp	r6, #0
 8013df4:	d045      	beq.n	8013e82 <__sflush_r+0xae>
 8013df6:	2300      	movs	r3, #0
 8013df8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8013dfc:	682f      	ldr	r7, [r5, #0]
 8013dfe:	6a21      	ldr	r1, [r4, #32]
 8013e00:	602b      	str	r3, [r5, #0]
 8013e02:	d030      	beq.n	8013e66 <__sflush_r+0x92>
 8013e04:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8013e06:	89a3      	ldrh	r3, [r4, #12]
 8013e08:	0759      	lsls	r1, r3, #29
 8013e0a:	d505      	bpl.n	8013e18 <__sflush_r+0x44>
 8013e0c:	6863      	ldr	r3, [r4, #4]
 8013e0e:	1ad2      	subs	r2, r2, r3
 8013e10:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8013e12:	b10b      	cbz	r3, 8013e18 <__sflush_r+0x44>
 8013e14:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8013e16:	1ad2      	subs	r2, r2, r3
 8013e18:	2300      	movs	r3, #0
 8013e1a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8013e1c:	6a21      	ldr	r1, [r4, #32]
 8013e1e:	4628      	mov	r0, r5
 8013e20:	47b0      	blx	r6
 8013e22:	1c43      	adds	r3, r0, #1
 8013e24:	89a3      	ldrh	r3, [r4, #12]
 8013e26:	d106      	bne.n	8013e36 <__sflush_r+0x62>
 8013e28:	6829      	ldr	r1, [r5, #0]
 8013e2a:	291d      	cmp	r1, #29
 8013e2c:	d82b      	bhi.n	8013e86 <__sflush_r+0xb2>
 8013e2e:	4a2a      	ldr	r2, [pc, #168]	@ (8013ed8 <__sflush_r+0x104>)
 8013e30:	40ca      	lsrs	r2, r1
 8013e32:	07d6      	lsls	r6, r2, #31
 8013e34:	d527      	bpl.n	8013e86 <__sflush_r+0xb2>
 8013e36:	2200      	movs	r2, #0
 8013e38:	6062      	str	r2, [r4, #4]
 8013e3a:	04d9      	lsls	r1, r3, #19
 8013e3c:	6922      	ldr	r2, [r4, #16]
 8013e3e:	6022      	str	r2, [r4, #0]
 8013e40:	d504      	bpl.n	8013e4c <__sflush_r+0x78>
 8013e42:	1c42      	adds	r2, r0, #1
 8013e44:	d101      	bne.n	8013e4a <__sflush_r+0x76>
 8013e46:	682b      	ldr	r3, [r5, #0]
 8013e48:	b903      	cbnz	r3, 8013e4c <__sflush_r+0x78>
 8013e4a:	6560      	str	r0, [r4, #84]	@ 0x54
 8013e4c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8013e4e:	602f      	str	r7, [r5, #0]
 8013e50:	b1b9      	cbz	r1, 8013e82 <__sflush_r+0xae>
 8013e52:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8013e56:	4299      	cmp	r1, r3
 8013e58:	d002      	beq.n	8013e60 <__sflush_r+0x8c>
 8013e5a:	4628      	mov	r0, r5
 8013e5c:	f7ff fab4 	bl	80133c8 <_free_r>
 8013e60:	2300      	movs	r3, #0
 8013e62:	6363      	str	r3, [r4, #52]	@ 0x34
 8013e64:	e00d      	b.n	8013e82 <__sflush_r+0xae>
 8013e66:	2301      	movs	r3, #1
 8013e68:	4628      	mov	r0, r5
 8013e6a:	47b0      	blx	r6
 8013e6c:	4602      	mov	r2, r0
 8013e6e:	1c50      	adds	r0, r2, #1
 8013e70:	d1c9      	bne.n	8013e06 <__sflush_r+0x32>
 8013e72:	682b      	ldr	r3, [r5, #0]
 8013e74:	2b00      	cmp	r3, #0
 8013e76:	d0c6      	beq.n	8013e06 <__sflush_r+0x32>
 8013e78:	2b1d      	cmp	r3, #29
 8013e7a:	d001      	beq.n	8013e80 <__sflush_r+0xac>
 8013e7c:	2b16      	cmp	r3, #22
 8013e7e:	d11e      	bne.n	8013ebe <__sflush_r+0xea>
 8013e80:	602f      	str	r7, [r5, #0]
 8013e82:	2000      	movs	r0, #0
 8013e84:	e022      	b.n	8013ecc <__sflush_r+0xf8>
 8013e86:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013e8a:	b21b      	sxth	r3, r3
 8013e8c:	e01b      	b.n	8013ec6 <__sflush_r+0xf2>
 8013e8e:	690f      	ldr	r7, [r1, #16]
 8013e90:	2f00      	cmp	r7, #0
 8013e92:	d0f6      	beq.n	8013e82 <__sflush_r+0xae>
 8013e94:	0793      	lsls	r3, r2, #30
 8013e96:	680e      	ldr	r6, [r1, #0]
 8013e98:	bf08      	it	eq
 8013e9a:	694b      	ldreq	r3, [r1, #20]
 8013e9c:	600f      	str	r7, [r1, #0]
 8013e9e:	bf18      	it	ne
 8013ea0:	2300      	movne	r3, #0
 8013ea2:	eba6 0807 	sub.w	r8, r6, r7
 8013ea6:	608b      	str	r3, [r1, #8]
 8013ea8:	f1b8 0f00 	cmp.w	r8, #0
 8013eac:	dde9      	ble.n	8013e82 <__sflush_r+0xae>
 8013eae:	6a21      	ldr	r1, [r4, #32]
 8013eb0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8013eb2:	4643      	mov	r3, r8
 8013eb4:	463a      	mov	r2, r7
 8013eb6:	4628      	mov	r0, r5
 8013eb8:	47b0      	blx	r6
 8013eba:	2800      	cmp	r0, #0
 8013ebc:	dc08      	bgt.n	8013ed0 <__sflush_r+0xfc>
 8013ebe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013ec2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013ec6:	81a3      	strh	r3, [r4, #12]
 8013ec8:	f04f 30ff 	mov.w	r0, #4294967295
 8013ecc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013ed0:	4407      	add	r7, r0
 8013ed2:	eba8 0800 	sub.w	r8, r8, r0
 8013ed6:	e7e7      	b.n	8013ea8 <__sflush_r+0xd4>
 8013ed8:	20400001 	.word	0x20400001

08013edc <_fflush_r>:
 8013edc:	b538      	push	{r3, r4, r5, lr}
 8013ede:	690b      	ldr	r3, [r1, #16]
 8013ee0:	4605      	mov	r5, r0
 8013ee2:	460c      	mov	r4, r1
 8013ee4:	b913      	cbnz	r3, 8013eec <_fflush_r+0x10>
 8013ee6:	2500      	movs	r5, #0
 8013ee8:	4628      	mov	r0, r5
 8013eea:	bd38      	pop	{r3, r4, r5, pc}
 8013eec:	b118      	cbz	r0, 8013ef6 <_fflush_r+0x1a>
 8013eee:	6a03      	ldr	r3, [r0, #32]
 8013ef0:	b90b      	cbnz	r3, 8013ef6 <_fflush_r+0x1a>
 8013ef2:	f7fe f9f1 	bl	80122d8 <__sinit>
 8013ef6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013efa:	2b00      	cmp	r3, #0
 8013efc:	d0f3      	beq.n	8013ee6 <_fflush_r+0xa>
 8013efe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8013f00:	07d0      	lsls	r0, r2, #31
 8013f02:	d404      	bmi.n	8013f0e <_fflush_r+0x32>
 8013f04:	0599      	lsls	r1, r3, #22
 8013f06:	d402      	bmi.n	8013f0e <_fflush_r+0x32>
 8013f08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013f0a:	f7fe fc00 	bl	801270e <__retarget_lock_acquire_recursive>
 8013f0e:	4628      	mov	r0, r5
 8013f10:	4621      	mov	r1, r4
 8013f12:	f7ff ff5f 	bl	8013dd4 <__sflush_r>
 8013f16:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013f18:	07da      	lsls	r2, r3, #31
 8013f1a:	4605      	mov	r5, r0
 8013f1c:	d4e4      	bmi.n	8013ee8 <_fflush_r+0xc>
 8013f1e:	89a3      	ldrh	r3, [r4, #12]
 8013f20:	059b      	lsls	r3, r3, #22
 8013f22:	d4e1      	bmi.n	8013ee8 <_fflush_r+0xc>
 8013f24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013f26:	f7fe fbf3 	bl	8012710 <__retarget_lock_release_recursive>
 8013f2a:	e7dd      	b.n	8013ee8 <_fflush_r+0xc>

08013f2c <__swhatbuf_r>:
 8013f2c:	b570      	push	{r4, r5, r6, lr}
 8013f2e:	460c      	mov	r4, r1
 8013f30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013f34:	2900      	cmp	r1, #0
 8013f36:	b096      	sub	sp, #88	@ 0x58
 8013f38:	4615      	mov	r5, r2
 8013f3a:	461e      	mov	r6, r3
 8013f3c:	da0d      	bge.n	8013f5a <__swhatbuf_r+0x2e>
 8013f3e:	89a3      	ldrh	r3, [r4, #12]
 8013f40:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8013f44:	f04f 0100 	mov.w	r1, #0
 8013f48:	bf14      	ite	ne
 8013f4a:	2340      	movne	r3, #64	@ 0x40
 8013f4c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8013f50:	2000      	movs	r0, #0
 8013f52:	6031      	str	r1, [r6, #0]
 8013f54:	602b      	str	r3, [r5, #0]
 8013f56:	b016      	add	sp, #88	@ 0x58
 8013f58:	bd70      	pop	{r4, r5, r6, pc}
 8013f5a:	466a      	mov	r2, sp
 8013f5c:	f000 f848 	bl	8013ff0 <_fstat_r>
 8013f60:	2800      	cmp	r0, #0
 8013f62:	dbec      	blt.n	8013f3e <__swhatbuf_r+0x12>
 8013f64:	9901      	ldr	r1, [sp, #4]
 8013f66:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8013f6a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8013f6e:	4259      	negs	r1, r3
 8013f70:	4159      	adcs	r1, r3
 8013f72:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8013f76:	e7eb      	b.n	8013f50 <__swhatbuf_r+0x24>

08013f78 <__smakebuf_r>:
 8013f78:	898b      	ldrh	r3, [r1, #12]
 8013f7a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013f7c:	079d      	lsls	r5, r3, #30
 8013f7e:	4606      	mov	r6, r0
 8013f80:	460c      	mov	r4, r1
 8013f82:	d507      	bpl.n	8013f94 <__smakebuf_r+0x1c>
 8013f84:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8013f88:	6023      	str	r3, [r4, #0]
 8013f8a:	6123      	str	r3, [r4, #16]
 8013f8c:	2301      	movs	r3, #1
 8013f8e:	6163      	str	r3, [r4, #20]
 8013f90:	b003      	add	sp, #12
 8013f92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013f94:	ab01      	add	r3, sp, #4
 8013f96:	466a      	mov	r2, sp
 8013f98:	f7ff ffc8 	bl	8013f2c <__swhatbuf_r>
 8013f9c:	9f00      	ldr	r7, [sp, #0]
 8013f9e:	4605      	mov	r5, r0
 8013fa0:	4639      	mov	r1, r7
 8013fa2:	4630      	mov	r0, r6
 8013fa4:	f7fd fc2a 	bl	80117fc <_malloc_r>
 8013fa8:	b948      	cbnz	r0, 8013fbe <__smakebuf_r+0x46>
 8013faa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013fae:	059a      	lsls	r2, r3, #22
 8013fb0:	d4ee      	bmi.n	8013f90 <__smakebuf_r+0x18>
 8013fb2:	f023 0303 	bic.w	r3, r3, #3
 8013fb6:	f043 0302 	orr.w	r3, r3, #2
 8013fba:	81a3      	strh	r3, [r4, #12]
 8013fbc:	e7e2      	b.n	8013f84 <__smakebuf_r+0xc>
 8013fbe:	89a3      	ldrh	r3, [r4, #12]
 8013fc0:	6020      	str	r0, [r4, #0]
 8013fc2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013fc6:	81a3      	strh	r3, [r4, #12]
 8013fc8:	9b01      	ldr	r3, [sp, #4]
 8013fca:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8013fce:	b15b      	cbz	r3, 8013fe8 <__smakebuf_r+0x70>
 8013fd0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013fd4:	4630      	mov	r0, r6
 8013fd6:	f000 f81d 	bl	8014014 <_isatty_r>
 8013fda:	b128      	cbz	r0, 8013fe8 <__smakebuf_r+0x70>
 8013fdc:	89a3      	ldrh	r3, [r4, #12]
 8013fde:	f023 0303 	bic.w	r3, r3, #3
 8013fe2:	f043 0301 	orr.w	r3, r3, #1
 8013fe6:	81a3      	strh	r3, [r4, #12]
 8013fe8:	89a3      	ldrh	r3, [r4, #12]
 8013fea:	431d      	orrs	r5, r3
 8013fec:	81a5      	strh	r5, [r4, #12]
 8013fee:	e7cf      	b.n	8013f90 <__smakebuf_r+0x18>

08013ff0 <_fstat_r>:
 8013ff0:	b538      	push	{r3, r4, r5, lr}
 8013ff2:	4d07      	ldr	r5, [pc, #28]	@ (8014010 <_fstat_r+0x20>)
 8013ff4:	2300      	movs	r3, #0
 8013ff6:	4604      	mov	r4, r0
 8013ff8:	4608      	mov	r0, r1
 8013ffa:	4611      	mov	r1, r2
 8013ffc:	602b      	str	r3, [r5, #0]
 8013ffe:	f7f7 fb47 	bl	800b690 <_fstat>
 8014002:	1c43      	adds	r3, r0, #1
 8014004:	d102      	bne.n	801400c <_fstat_r+0x1c>
 8014006:	682b      	ldr	r3, [r5, #0]
 8014008:	b103      	cbz	r3, 801400c <_fstat_r+0x1c>
 801400a:	6023      	str	r3, [r4, #0]
 801400c:	bd38      	pop	{r3, r4, r5, pc}
 801400e:	bf00      	nop
 8014010:	20000c54 	.word	0x20000c54

08014014 <_isatty_r>:
 8014014:	b538      	push	{r3, r4, r5, lr}
 8014016:	4d06      	ldr	r5, [pc, #24]	@ (8014030 <_isatty_r+0x1c>)
 8014018:	2300      	movs	r3, #0
 801401a:	4604      	mov	r4, r0
 801401c:	4608      	mov	r0, r1
 801401e:	602b      	str	r3, [r5, #0]
 8014020:	f7f7 fb46 	bl	800b6b0 <_isatty>
 8014024:	1c43      	adds	r3, r0, #1
 8014026:	d102      	bne.n	801402e <_isatty_r+0x1a>
 8014028:	682b      	ldr	r3, [r5, #0]
 801402a:	b103      	cbz	r3, 801402e <_isatty_r+0x1a>
 801402c:	6023      	str	r3, [r4, #0]
 801402e:	bd38      	pop	{r3, r4, r5, pc}
 8014030:	20000c54 	.word	0x20000c54

08014034 <memcpy>:
 8014034:	440a      	add	r2, r1
 8014036:	4291      	cmp	r1, r2
 8014038:	f100 33ff 	add.w	r3, r0, #4294967295
 801403c:	d100      	bne.n	8014040 <memcpy+0xc>
 801403e:	4770      	bx	lr
 8014040:	b510      	push	{r4, lr}
 8014042:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014046:	f803 4f01 	strb.w	r4, [r3, #1]!
 801404a:	4291      	cmp	r1, r2
 801404c:	d1f9      	bne.n	8014042 <memcpy+0xe>
 801404e:	bd10      	pop	{r4, pc}

08014050 <__assert_func>:
 8014050:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8014052:	4614      	mov	r4, r2
 8014054:	461a      	mov	r2, r3
 8014056:	4b09      	ldr	r3, [pc, #36]	@ (801407c <__assert_func+0x2c>)
 8014058:	681b      	ldr	r3, [r3, #0]
 801405a:	4605      	mov	r5, r0
 801405c:	68d8      	ldr	r0, [r3, #12]
 801405e:	b14c      	cbz	r4, 8014074 <__assert_func+0x24>
 8014060:	4b07      	ldr	r3, [pc, #28]	@ (8014080 <__assert_func+0x30>)
 8014062:	9100      	str	r1, [sp, #0]
 8014064:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8014068:	4906      	ldr	r1, [pc, #24]	@ (8014084 <__assert_func+0x34>)
 801406a:	462b      	mov	r3, r5
 801406c:	f000 f842 	bl	80140f4 <fiprintf>
 8014070:	f000 f852 	bl	8014118 <abort>
 8014074:	4b04      	ldr	r3, [pc, #16]	@ (8014088 <__assert_func+0x38>)
 8014076:	461c      	mov	r4, r3
 8014078:	e7f3      	b.n	8014062 <__assert_func+0x12>
 801407a:	bf00      	nop
 801407c:	200000f0 	.word	0x200000f0
 8014080:	08016335 	.word	0x08016335
 8014084:	08016342 	.word	0x08016342
 8014088:	08016370 	.word	0x08016370

0801408c <_calloc_r>:
 801408c:	b570      	push	{r4, r5, r6, lr}
 801408e:	fba1 5402 	umull	r5, r4, r1, r2
 8014092:	b934      	cbnz	r4, 80140a2 <_calloc_r+0x16>
 8014094:	4629      	mov	r1, r5
 8014096:	f7fd fbb1 	bl	80117fc <_malloc_r>
 801409a:	4606      	mov	r6, r0
 801409c:	b928      	cbnz	r0, 80140aa <_calloc_r+0x1e>
 801409e:	4630      	mov	r0, r6
 80140a0:	bd70      	pop	{r4, r5, r6, pc}
 80140a2:	220c      	movs	r2, #12
 80140a4:	6002      	str	r2, [r0, #0]
 80140a6:	2600      	movs	r6, #0
 80140a8:	e7f9      	b.n	801409e <_calloc_r+0x12>
 80140aa:	462a      	mov	r2, r5
 80140ac:	4621      	mov	r1, r4
 80140ae:	f7fe faa1 	bl	80125f4 <memset>
 80140b2:	e7f4      	b.n	801409e <_calloc_r+0x12>

080140b4 <__ascii_mbtowc>:
 80140b4:	b082      	sub	sp, #8
 80140b6:	b901      	cbnz	r1, 80140ba <__ascii_mbtowc+0x6>
 80140b8:	a901      	add	r1, sp, #4
 80140ba:	b142      	cbz	r2, 80140ce <__ascii_mbtowc+0x1a>
 80140bc:	b14b      	cbz	r3, 80140d2 <__ascii_mbtowc+0x1e>
 80140be:	7813      	ldrb	r3, [r2, #0]
 80140c0:	600b      	str	r3, [r1, #0]
 80140c2:	7812      	ldrb	r2, [r2, #0]
 80140c4:	1e10      	subs	r0, r2, #0
 80140c6:	bf18      	it	ne
 80140c8:	2001      	movne	r0, #1
 80140ca:	b002      	add	sp, #8
 80140cc:	4770      	bx	lr
 80140ce:	4610      	mov	r0, r2
 80140d0:	e7fb      	b.n	80140ca <__ascii_mbtowc+0x16>
 80140d2:	f06f 0001 	mvn.w	r0, #1
 80140d6:	e7f8      	b.n	80140ca <__ascii_mbtowc+0x16>

080140d8 <__ascii_wctomb>:
 80140d8:	4603      	mov	r3, r0
 80140da:	4608      	mov	r0, r1
 80140dc:	b141      	cbz	r1, 80140f0 <__ascii_wctomb+0x18>
 80140de:	2aff      	cmp	r2, #255	@ 0xff
 80140e0:	d904      	bls.n	80140ec <__ascii_wctomb+0x14>
 80140e2:	228a      	movs	r2, #138	@ 0x8a
 80140e4:	601a      	str	r2, [r3, #0]
 80140e6:	f04f 30ff 	mov.w	r0, #4294967295
 80140ea:	4770      	bx	lr
 80140ec:	700a      	strb	r2, [r1, #0]
 80140ee:	2001      	movs	r0, #1
 80140f0:	4770      	bx	lr
	...

080140f4 <fiprintf>:
 80140f4:	b40e      	push	{r1, r2, r3}
 80140f6:	b503      	push	{r0, r1, lr}
 80140f8:	4601      	mov	r1, r0
 80140fa:	ab03      	add	r3, sp, #12
 80140fc:	4805      	ldr	r0, [pc, #20]	@ (8014114 <fiprintf+0x20>)
 80140fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8014102:	6800      	ldr	r0, [r0, #0]
 8014104:	9301      	str	r3, [sp, #4]
 8014106:	f7ff fd4d 	bl	8013ba4 <_vfiprintf_r>
 801410a:	b002      	add	sp, #8
 801410c:	f85d eb04 	ldr.w	lr, [sp], #4
 8014110:	b003      	add	sp, #12
 8014112:	4770      	bx	lr
 8014114:	200000f0 	.word	0x200000f0

08014118 <abort>:
 8014118:	b508      	push	{r3, lr}
 801411a:	2006      	movs	r0, #6
 801411c:	f000 f82c 	bl	8014178 <raise>
 8014120:	2001      	movs	r0, #1
 8014122:	f7f7 fa65 	bl	800b5f0 <_exit>

08014126 <_raise_r>:
 8014126:	291f      	cmp	r1, #31
 8014128:	b538      	push	{r3, r4, r5, lr}
 801412a:	4605      	mov	r5, r0
 801412c:	460c      	mov	r4, r1
 801412e:	d904      	bls.n	801413a <_raise_r+0x14>
 8014130:	2316      	movs	r3, #22
 8014132:	6003      	str	r3, [r0, #0]
 8014134:	f04f 30ff 	mov.w	r0, #4294967295
 8014138:	bd38      	pop	{r3, r4, r5, pc}
 801413a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801413c:	b112      	cbz	r2, 8014144 <_raise_r+0x1e>
 801413e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8014142:	b94b      	cbnz	r3, 8014158 <_raise_r+0x32>
 8014144:	4628      	mov	r0, r5
 8014146:	f000 f831 	bl	80141ac <_getpid_r>
 801414a:	4622      	mov	r2, r4
 801414c:	4601      	mov	r1, r0
 801414e:	4628      	mov	r0, r5
 8014150:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014154:	f000 b818 	b.w	8014188 <_kill_r>
 8014158:	2b01      	cmp	r3, #1
 801415a:	d00a      	beq.n	8014172 <_raise_r+0x4c>
 801415c:	1c59      	adds	r1, r3, #1
 801415e:	d103      	bne.n	8014168 <_raise_r+0x42>
 8014160:	2316      	movs	r3, #22
 8014162:	6003      	str	r3, [r0, #0]
 8014164:	2001      	movs	r0, #1
 8014166:	e7e7      	b.n	8014138 <_raise_r+0x12>
 8014168:	2100      	movs	r1, #0
 801416a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801416e:	4620      	mov	r0, r4
 8014170:	4798      	blx	r3
 8014172:	2000      	movs	r0, #0
 8014174:	e7e0      	b.n	8014138 <_raise_r+0x12>
	...

08014178 <raise>:
 8014178:	4b02      	ldr	r3, [pc, #8]	@ (8014184 <raise+0xc>)
 801417a:	4601      	mov	r1, r0
 801417c:	6818      	ldr	r0, [r3, #0]
 801417e:	f7ff bfd2 	b.w	8014126 <_raise_r>
 8014182:	bf00      	nop
 8014184:	200000f0 	.word	0x200000f0

08014188 <_kill_r>:
 8014188:	b538      	push	{r3, r4, r5, lr}
 801418a:	4d07      	ldr	r5, [pc, #28]	@ (80141a8 <_kill_r+0x20>)
 801418c:	2300      	movs	r3, #0
 801418e:	4604      	mov	r4, r0
 8014190:	4608      	mov	r0, r1
 8014192:	4611      	mov	r1, r2
 8014194:	602b      	str	r3, [r5, #0]
 8014196:	f7f7 fa1b 	bl	800b5d0 <_kill>
 801419a:	1c43      	adds	r3, r0, #1
 801419c:	d102      	bne.n	80141a4 <_kill_r+0x1c>
 801419e:	682b      	ldr	r3, [r5, #0]
 80141a0:	b103      	cbz	r3, 80141a4 <_kill_r+0x1c>
 80141a2:	6023      	str	r3, [r4, #0]
 80141a4:	bd38      	pop	{r3, r4, r5, pc}
 80141a6:	bf00      	nop
 80141a8:	20000c54 	.word	0x20000c54

080141ac <_getpid_r>:
 80141ac:	f7f7 ba08 	b.w	800b5c0 <_getpid>

080141b0 <asin>:
 80141b0:	b538      	push	{r3, r4, r5, lr}
 80141b2:	ed2d 8b02 	vpush	{d8}
 80141b6:	ec55 4b10 	vmov	r4, r5, d0
 80141ba:	f000 f911 	bl	80143e0 <__ieee754_asin>
 80141be:	4622      	mov	r2, r4
 80141c0:	462b      	mov	r3, r5
 80141c2:	4620      	mov	r0, r4
 80141c4:	4629      	mov	r1, r5
 80141c6:	eeb0 8a40 	vmov.f32	s16, s0
 80141ca:	eef0 8a60 	vmov.f32	s17, s1
 80141ce:	f7ec fcad 	bl	8000b2c <__aeabi_dcmpun>
 80141d2:	b9a8      	cbnz	r0, 8014200 <asin+0x50>
 80141d4:	ec45 4b10 	vmov	d0, r4, r5
 80141d8:	f000 f820 	bl	801421c <fabs>
 80141dc:	4b0c      	ldr	r3, [pc, #48]	@ (8014210 <asin+0x60>)
 80141de:	ec51 0b10 	vmov	r0, r1, d0
 80141e2:	2200      	movs	r2, #0
 80141e4:	f7ec fc98 	bl	8000b18 <__aeabi_dcmpgt>
 80141e8:	b150      	cbz	r0, 8014200 <asin+0x50>
 80141ea:	f7fe fa65 	bl	80126b8 <__errno>
 80141ee:	ecbd 8b02 	vpop	{d8}
 80141f2:	2321      	movs	r3, #33	@ 0x21
 80141f4:	6003      	str	r3, [r0, #0]
 80141f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80141fa:	4806      	ldr	r0, [pc, #24]	@ (8014214 <asin+0x64>)
 80141fc:	f000 b818 	b.w	8014230 <nan>
 8014200:	eeb0 0a48 	vmov.f32	s0, s16
 8014204:	eef0 0a68 	vmov.f32	s1, s17
 8014208:	ecbd 8b02 	vpop	{d8}
 801420c:	bd38      	pop	{r3, r4, r5, pc}
 801420e:	bf00      	nop
 8014210:	3ff00000 	.word	0x3ff00000
 8014214:	08016370 	.word	0x08016370

08014218 <atan2>:
 8014218:	f000 bae6 	b.w	80147e8 <__ieee754_atan2>

0801421c <fabs>:
 801421c:	ec51 0b10 	vmov	r0, r1, d0
 8014220:	4602      	mov	r2, r0
 8014222:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8014226:	ec43 2b10 	vmov	d0, r2, r3
 801422a:	4770      	bx	lr
 801422c:	0000      	movs	r0, r0
	...

08014230 <nan>:
 8014230:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8014238 <nan+0x8>
 8014234:	4770      	bx	lr
 8014236:	bf00      	nop
 8014238:	00000000 	.word	0x00000000
 801423c:	7ff80000 	.word	0x7ff80000

08014240 <fmax>:
 8014240:	b508      	push	{r3, lr}
 8014242:	ed2d 8b04 	vpush	{d8-d9}
 8014246:	eeb0 8a40 	vmov.f32	s16, s0
 801424a:	eef0 8a60 	vmov.f32	s17, s1
 801424e:	eeb0 9a41 	vmov.f32	s18, s2
 8014252:	eef0 9a61 	vmov.f32	s19, s3
 8014256:	f000 f847 	bl	80142e8 <__fpclassifyd>
 801425a:	b950      	cbnz	r0, 8014272 <fmax+0x32>
 801425c:	eeb0 8a49 	vmov.f32	s16, s18
 8014260:	eef0 8a69 	vmov.f32	s17, s19
 8014264:	eeb0 0a48 	vmov.f32	s0, s16
 8014268:	eef0 0a68 	vmov.f32	s1, s17
 801426c:	ecbd 8b04 	vpop	{d8-d9}
 8014270:	bd08      	pop	{r3, pc}
 8014272:	eeb0 0a49 	vmov.f32	s0, s18
 8014276:	eef0 0a69 	vmov.f32	s1, s19
 801427a:	f000 f835 	bl	80142e8 <__fpclassifyd>
 801427e:	2800      	cmp	r0, #0
 8014280:	d0f0      	beq.n	8014264 <fmax+0x24>
 8014282:	ec53 2b19 	vmov	r2, r3, d9
 8014286:	ec51 0b18 	vmov	r0, r1, d8
 801428a:	f7ec fc45 	bl	8000b18 <__aeabi_dcmpgt>
 801428e:	2800      	cmp	r0, #0
 8014290:	d0e4      	beq.n	801425c <fmax+0x1c>
 8014292:	e7e7      	b.n	8014264 <fmax+0x24>

08014294 <fmin>:
 8014294:	b508      	push	{r3, lr}
 8014296:	ed2d 8b04 	vpush	{d8-d9}
 801429a:	eeb0 8a40 	vmov.f32	s16, s0
 801429e:	eef0 8a60 	vmov.f32	s17, s1
 80142a2:	eeb0 9a41 	vmov.f32	s18, s2
 80142a6:	eef0 9a61 	vmov.f32	s19, s3
 80142aa:	f000 f81d 	bl	80142e8 <__fpclassifyd>
 80142ae:	b950      	cbnz	r0, 80142c6 <fmin+0x32>
 80142b0:	eeb0 8a49 	vmov.f32	s16, s18
 80142b4:	eef0 8a69 	vmov.f32	s17, s19
 80142b8:	eeb0 0a48 	vmov.f32	s0, s16
 80142bc:	eef0 0a68 	vmov.f32	s1, s17
 80142c0:	ecbd 8b04 	vpop	{d8-d9}
 80142c4:	bd08      	pop	{r3, pc}
 80142c6:	eeb0 0a49 	vmov.f32	s0, s18
 80142ca:	eef0 0a69 	vmov.f32	s1, s19
 80142ce:	f000 f80b 	bl	80142e8 <__fpclassifyd>
 80142d2:	2800      	cmp	r0, #0
 80142d4:	d0f0      	beq.n	80142b8 <fmin+0x24>
 80142d6:	ec53 2b19 	vmov	r2, r3, d9
 80142da:	ec51 0b18 	vmov	r0, r1, d8
 80142de:	f7ec fbfd 	bl	8000adc <__aeabi_dcmplt>
 80142e2:	2800      	cmp	r0, #0
 80142e4:	d0e4      	beq.n	80142b0 <fmin+0x1c>
 80142e6:	e7e7      	b.n	80142b8 <fmin+0x24>

080142e8 <__fpclassifyd>:
 80142e8:	ec51 0b10 	vmov	r0, r1, d0
 80142ec:	460b      	mov	r3, r1
 80142ee:	f031 4100 	bics.w	r1, r1, #2147483648	@ 0x80000000
 80142f2:	b510      	push	{r4, lr}
 80142f4:	d104      	bne.n	8014300 <__fpclassifyd+0x18>
 80142f6:	2800      	cmp	r0, #0
 80142f8:	bf0c      	ite	eq
 80142fa:	2002      	moveq	r0, #2
 80142fc:	2003      	movne	r0, #3
 80142fe:	bd10      	pop	{r4, pc}
 8014300:	4a09      	ldr	r2, [pc, #36]	@ (8014328 <__fpclassifyd+0x40>)
 8014302:	f5a1 1480 	sub.w	r4, r1, #1048576	@ 0x100000
 8014306:	4294      	cmp	r4, r2
 8014308:	d908      	bls.n	801431c <__fpclassifyd+0x34>
 801430a:	4a08      	ldr	r2, [pc, #32]	@ (801432c <__fpclassifyd+0x44>)
 801430c:	4213      	tst	r3, r2
 801430e:	d007      	beq.n	8014320 <__fpclassifyd+0x38>
 8014310:	4291      	cmp	r1, r2
 8014312:	d107      	bne.n	8014324 <__fpclassifyd+0x3c>
 8014314:	fab0 f080 	clz	r0, r0
 8014318:	0940      	lsrs	r0, r0, #5
 801431a:	e7f0      	b.n	80142fe <__fpclassifyd+0x16>
 801431c:	2004      	movs	r0, #4
 801431e:	e7ee      	b.n	80142fe <__fpclassifyd+0x16>
 8014320:	2003      	movs	r0, #3
 8014322:	e7ec      	b.n	80142fe <__fpclassifyd+0x16>
 8014324:	2000      	movs	r0, #0
 8014326:	e7ea      	b.n	80142fe <__fpclassifyd+0x16>
 8014328:	7fdfffff 	.word	0x7fdfffff
 801432c:	7ff00000 	.word	0x7ff00000

08014330 <fmaxf>:
 8014330:	b508      	push	{r3, lr}
 8014332:	ed2d 8b02 	vpush	{d8}
 8014336:	eeb0 8a40 	vmov.f32	s16, s0
 801433a:	eef0 8a60 	vmov.f32	s17, s1
 801433e:	f000 f831 	bl	80143a4 <__fpclassifyf>
 8014342:	b930      	cbnz	r0, 8014352 <fmaxf+0x22>
 8014344:	eeb0 8a68 	vmov.f32	s16, s17
 8014348:	eeb0 0a48 	vmov.f32	s0, s16
 801434c:	ecbd 8b02 	vpop	{d8}
 8014350:	bd08      	pop	{r3, pc}
 8014352:	eeb0 0a68 	vmov.f32	s0, s17
 8014356:	f000 f825 	bl	80143a4 <__fpclassifyf>
 801435a:	2800      	cmp	r0, #0
 801435c:	d0f4      	beq.n	8014348 <fmaxf+0x18>
 801435e:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8014362:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014366:	dded      	ble.n	8014344 <fmaxf+0x14>
 8014368:	e7ee      	b.n	8014348 <fmaxf+0x18>

0801436a <fminf>:
 801436a:	b508      	push	{r3, lr}
 801436c:	ed2d 8b02 	vpush	{d8}
 8014370:	eeb0 8a40 	vmov.f32	s16, s0
 8014374:	eef0 8a60 	vmov.f32	s17, s1
 8014378:	f000 f814 	bl	80143a4 <__fpclassifyf>
 801437c:	b930      	cbnz	r0, 801438c <fminf+0x22>
 801437e:	eeb0 8a68 	vmov.f32	s16, s17
 8014382:	eeb0 0a48 	vmov.f32	s0, s16
 8014386:	ecbd 8b02 	vpop	{d8}
 801438a:	bd08      	pop	{r3, pc}
 801438c:	eeb0 0a68 	vmov.f32	s0, s17
 8014390:	f000 f808 	bl	80143a4 <__fpclassifyf>
 8014394:	2800      	cmp	r0, #0
 8014396:	d0f4      	beq.n	8014382 <fminf+0x18>
 8014398:	eeb4 8ae8 	vcmpe.f32	s16, s17
 801439c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80143a0:	d5ed      	bpl.n	801437e <fminf+0x14>
 80143a2:	e7ee      	b.n	8014382 <fminf+0x18>

080143a4 <__fpclassifyf>:
 80143a4:	ee10 3a10 	vmov	r3, s0
 80143a8:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 80143ac:	d00d      	beq.n	80143ca <__fpclassifyf+0x26>
 80143ae:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 80143b2:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 80143b6:	d30a      	bcc.n	80143ce <__fpclassifyf+0x2a>
 80143b8:	4b07      	ldr	r3, [pc, #28]	@ (80143d8 <__fpclassifyf+0x34>)
 80143ba:	1e42      	subs	r2, r0, #1
 80143bc:	429a      	cmp	r2, r3
 80143be:	d908      	bls.n	80143d2 <__fpclassifyf+0x2e>
 80143c0:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 80143c4:	4258      	negs	r0, r3
 80143c6:	4158      	adcs	r0, r3
 80143c8:	4770      	bx	lr
 80143ca:	2002      	movs	r0, #2
 80143cc:	4770      	bx	lr
 80143ce:	2004      	movs	r0, #4
 80143d0:	4770      	bx	lr
 80143d2:	2003      	movs	r0, #3
 80143d4:	4770      	bx	lr
 80143d6:	bf00      	nop
 80143d8:	007ffffe 	.word	0x007ffffe
 80143dc:	00000000 	.word	0x00000000

080143e0 <__ieee754_asin>:
 80143e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80143e4:	ec55 4b10 	vmov	r4, r5, d0
 80143e8:	4bc7      	ldr	r3, [pc, #796]	@ (8014708 <__ieee754_asin+0x328>)
 80143ea:	b087      	sub	sp, #28
 80143ec:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 80143f0:	429e      	cmp	r6, r3
 80143f2:	9501      	str	r5, [sp, #4]
 80143f4:	d92d      	bls.n	8014452 <__ieee754_asin+0x72>
 80143f6:	f106 4640 	add.w	r6, r6, #3221225472	@ 0xc0000000
 80143fa:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 80143fe:	4326      	orrs	r6, r4
 8014400:	d116      	bne.n	8014430 <__ieee754_asin+0x50>
 8014402:	a3a7      	add	r3, pc, #668	@ (adr r3, 80146a0 <__ieee754_asin+0x2c0>)
 8014404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014408:	4620      	mov	r0, r4
 801440a:	4629      	mov	r1, r5
 801440c:	f7ec f8f4 	bl	80005f8 <__aeabi_dmul>
 8014410:	a3a5      	add	r3, pc, #660	@ (adr r3, 80146a8 <__ieee754_asin+0x2c8>)
 8014412:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014416:	4606      	mov	r6, r0
 8014418:	460f      	mov	r7, r1
 801441a:	4620      	mov	r0, r4
 801441c:	4629      	mov	r1, r5
 801441e:	f7ec f8eb 	bl	80005f8 <__aeabi_dmul>
 8014422:	4602      	mov	r2, r0
 8014424:	460b      	mov	r3, r1
 8014426:	4630      	mov	r0, r6
 8014428:	4639      	mov	r1, r7
 801442a:	f7eb ff2f 	bl	800028c <__adddf3>
 801442e:	e009      	b.n	8014444 <__ieee754_asin+0x64>
 8014430:	4622      	mov	r2, r4
 8014432:	462b      	mov	r3, r5
 8014434:	4620      	mov	r0, r4
 8014436:	4629      	mov	r1, r5
 8014438:	f7eb ff26 	bl	8000288 <__aeabi_dsub>
 801443c:	4602      	mov	r2, r0
 801443e:	460b      	mov	r3, r1
 8014440:	f7ec fa04 	bl	800084c <__aeabi_ddiv>
 8014444:	4604      	mov	r4, r0
 8014446:	460d      	mov	r5, r1
 8014448:	ec45 4b10 	vmov	d0, r4, r5
 801444c:	b007      	add	sp, #28
 801444e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014452:	4bae      	ldr	r3, [pc, #696]	@ (801470c <__ieee754_asin+0x32c>)
 8014454:	429e      	cmp	r6, r3
 8014456:	d810      	bhi.n	801447a <__ieee754_asin+0x9a>
 8014458:	f1b6 5f79 	cmp.w	r6, #1044381696	@ 0x3e400000
 801445c:	f080 80ad 	bcs.w	80145ba <__ieee754_asin+0x1da>
 8014460:	a393      	add	r3, pc, #588	@ (adr r3, 80146b0 <__ieee754_asin+0x2d0>)
 8014462:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014466:	4620      	mov	r0, r4
 8014468:	4629      	mov	r1, r5
 801446a:	f7eb ff0f 	bl	800028c <__adddf3>
 801446e:	4ba8      	ldr	r3, [pc, #672]	@ (8014710 <__ieee754_asin+0x330>)
 8014470:	2200      	movs	r2, #0
 8014472:	f7ec fb51 	bl	8000b18 <__aeabi_dcmpgt>
 8014476:	2800      	cmp	r0, #0
 8014478:	d1e6      	bne.n	8014448 <__ieee754_asin+0x68>
 801447a:	ec45 4b10 	vmov	d0, r4, r5
 801447e:	f7ff fecd 	bl	801421c <fabs>
 8014482:	49a3      	ldr	r1, [pc, #652]	@ (8014710 <__ieee754_asin+0x330>)
 8014484:	ec53 2b10 	vmov	r2, r3, d0
 8014488:	2000      	movs	r0, #0
 801448a:	f7eb fefd 	bl	8000288 <__aeabi_dsub>
 801448e:	4ba1      	ldr	r3, [pc, #644]	@ (8014714 <__ieee754_asin+0x334>)
 8014490:	2200      	movs	r2, #0
 8014492:	f7ec f8b1 	bl	80005f8 <__aeabi_dmul>
 8014496:	a388      	add	r3, pc, #544	@ (adr r3, 80146b8 <__ieee754_asin+0x2d8>)
 8014498:	e9d3 2300 	ldrd	r2, r3, [r3]
 801449c:	4604      	mov	r4, r0
 801449e:	460d      	mov	r5, r1
 80144a0:	f7ec f8aa 	bl	80005f8 <__aeabi_dmul>
 80144a4:	a386      	add	r3, pc, #536	@ (adr r3, 80146c0 <__ieee754_asin+0x2e0>)
 80144a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80144aa:	f7eb feef 	bl	800028c <__adddf3>
 80144ae:	4622      	mov	r2, r4
 80144b0:	462b      	mov	r3, r5
 80144b2:	f7ec f8a1 	bl	80005f8 <__aeabi_dmul>
 80144b6:	a384      	add	r3, pc, #528	@ (adr r3, 80146c8 <__ieee754_asin+0x2e8>)
 80144b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80144bc:	f7eb fee4 	bl	8000288 <__aeabi_dsub>
 80144c0:	4622      	mov	r2, r4
 80144c2:	462b      	mov	r3, r5
 80144c4:	f7ec f898 	bl	80005f8 <__aeabi_dmul>
 80144c8:	a381      	add	r3, pc, #516	@ (adr r3, 80146d0 <__ieee754_asin+0x2f0>)
 80144ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80144ce:	f7eb fedd 	bl	800028c <__adddf3>
 80144d2:	4622      	mov	r2, r4
 80144d4:	462b      	mov	r3, r5
 80144d6:	f7ec f88f 	bl	80005f8 <__aeabi_dmul>
 80144da:	a37f      	add	r3, pc, #508	@ (adr r3, 80146d8 <__ieee754_asin+0x2f8>)
 80144dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80144e0:	f7eb fed2 	bl	8000288 <__aeabi_dsub>
 80144e4:	4622      	mov	r2, r4
 80144e6:	462b      	mov	r3, r5
 80144e8:	f7ec f886 	bl	80005f8 <__aeabi_dmul>
 80144ec:	a37c      	add	r3, pc, #496	@ (adr r3, 80146e0 <__ieee754_asin+0x300>)
 80144ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80144f2:	f7eb fecb 	bl	800028c <__adddf3>
 80144f6:	4622      	mov	r2, r4
 80144f8:	462b      	mov	r3, r5
 80144fa:	f7ec f87d 	bl	80005f8 <__aeabi_dmul>
 80144fe:	a37a      	add	r3, pc, #488	@ (adr r3, 80146e8 <__ieee754_asin+0x308>)
 8014500:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014504:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014508:	4620      	mov	r0, r4
 801450a:	4629      	mov	r1, r5
 801450c:	f7ec f874 	bl	80005f8 <__aeabi_dmul>
 8014510:	a377      	add	r3, pc, #476	@ (adr r3, 80146f0 <__ieee754_asin+0x310>)
 8014512:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014516:	f7eb feb7 	bl	8000288 <__aeabi_dsub>
 801451a:	4622      	mov	r2, r4
 801451c:	462b      	mov	r3, r5
 801451e:	f7ec f86b 	bl	80005f8 <__aeabi_dmul>
 8014522:	a375      	add	r3, pc, #468	@ (adr r3, 80146f8 <__ieee754_asin+0x318>)
 8014524:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014528:	f7eb feb0 	bl	800028c <__adddf3>
 801452c:	4622      	mov	r2, r4
 801452e:	462b      	mov	r3, r5
 8014530:	f7ec f862 	bl	80005f8 <__aeabi_dmul>
 8014534:	a372      	add	r3, pc, #456	@ (adr r3, 8014700 <__ieee754_asin+0x320>)
 8014536:	e9d3 2300 	ldrd	r2, r3, [r3]
 801453a:	f7eb fea5 	bl	8000288 <__aeabi_dsub>
 801453e:	4622      	mov	r2, r4
 8014540:	462b      	mov	r3, r5
 8014542:	f7ec f859 	bl	80005f8 <__aeabi_dmul>
 8014546:	4b72      	ldr	r3, [pc, #456]	@ (8014710 <__ieee754_asin+0x330>)
 8014548:	2200      	movs	r2, #0
 801454a:	f7eb fe9f 	bl	800028c <__adddf3>
 801454e:	ec45 4b10 	vmov	d0, r4, r5
 8014552:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8014556:	f000 fba7 	bl	8014ca8 <__ieee754_sqrt>
 801455a:	4b6f      	ldr	r3, [pc, #444]	@ (8014718 <__ieee754_asin+0x338>)
 801455c:	429e      	cmp	r6, r3
 801455e:	ec5b ab10 	vmov	sl, fp, d0
 8014562:	f240 80db 	bls.w	801471c <__ieee754_asin+0x33c>
 8014566:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801456a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801456e:	f7ec f96d 	bl	800084c <__aeabi_ddiv>
 8014572:	4652      	mov	r2, sl
 8014574:	465b      	mov	r3, fp
 8014576:	f7ec f83f 	bl	80005f8 <__aeabi_dmul>
 801457a:	4652      	mov	r2, sl
 801457c:	465b      	mov	r3, fp
 801457e:	f7eb fe85 	bl	800028c <__adddf3>
 8014582:	4602      	mov	r2, r0
 8014584:	460b      	mov	r3, r1
 8014586:	f7eb fe81 	bl	800028c <__adddf3>
 801458a:	a347      	add	r3, pc, #284	@ (adr r3, 80146a8 <__ieee754_asin+0x2c8>)
 801458c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014590:	f7eb fe7a 	bl	8000288 <__aeabi_dsub>
 8014594:	4602      	mov	r2, r0
 8014596:	460b      	mov	r3, r1
 8014598:	a141      	add	r1, pc, #260	@ (adr r1, 80146a0 <__ieee754_asin+0x2c0>)
 801459a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801459e:	f7eb fe73 	bl	8000288 <__aeabi_dsub>
 80145a2:	9b01      	ldr	r3, [sp, #4]
 80145a4:	2b00      	cmp	r3, #0
 80145a6:	bfdc      	itt	le
 80145a8:	4602      	movle	r2, r0
 80145aa:	f101 4300 	addle.w	r3, r1, #2147483648	@ 0x80000000
 80145ae:	4604      	mov	r4, r0
 80145b0:	460d      	mov	r5, r1
 80145b2:	bfdc      	itt	le
 80145b4:	4614      	movle	r4, r2
 80145b6:	461d      	movle	r5, r3
 80145b8:	e746      	b.n	8014448 <__ieee754_asin+0x68>
 80145ba:	4622      	mov	r2, r4
 80145bc:	462b      	mov	r3, r5
 80145be:	4620      	mov	r0, r4
 80145c0:	4629      	mov	r1, r5
 80145c2:	f7ec f819 	bl	80005f8 <__aeabi_dmul>
 80145c6:	a33c      	add	r3, pc, #240	@ (adr r3, 80146b8 <__ieee754_asin+0x2d8>)
 80145c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80145cc:	4606      	mov	r6, r0
 80145ce:	460f      	mov	r7, r1
 80145d0:	f7ec f812 	bl	80005f8 <__aeabi_dmul>
 80145d4:	a33a      	add	r3, pc, #232	@ (adr r3, 80146c0 <__ieee754_asin+0x2e0>)
 80145d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80145da:	f7eb fe57 	bl	800028c <__adddf3>
 80145de:	4632      	mov	r2, r6
 80145e0:	463b      	mov	r3, r7
 80145e2:	f7ec f809 	bl	80005f8 <__aeabi_dmul>
 80145e6:	a338      	add	r3, pc, #224	@ (adr r3, 80146c8 <__ieee754_asin+0x2e8>)
 80145e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80145ec:	f7eb fe4c 	bl	8000288 <__aeabi_dsub>
 80145f0:	4632      	mov	r2, r6
 80145f2:	463b      	mov	r3, r7
 80145f4:	f7ec f800 	bl	80005f8 <__aeabi_dmul>
 80145f8:	a335      	add	r3, pc, #212	@ (adr r3, 80146d0 <__ieee754_asin+0x2f0>)
 80145fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80145fe:	f7eb fe45 	bl	800028c <__adddf3>
 8014602:	4632      	mov	r2, r6
 8014604:	463b      	mov	r3, r7
 8014606:	f7eb fff7 	bl	80005f8 <__aeabi_dmul>
 801460a:	a333      	add	r3, pc, #204	@ (adr r3, 80146d8 <__ieee754_asin+0x2f8>)
 801460c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014610:	f7eb fe3a 	bl	8000288 <__aeabi_dsub>
 8014614:	4632      	mov	r2, r6
 8014616:	463b      	mov	r3, r7
 8014618:	f7eb ffee 	bl	80005f8 <__aeabi_dmul>
 801461c:	a330      	add	r3, pc, #192	@ (adr r3, 80146e0 <__ieee754_asin+0x300>)
 801461e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014622:	f7eb fe33 	bl	800028c <__adddf3>
 8014626:	4632      	mov	r2, r6
 8014628:	463b      	mov	r3, r7
 801462a:	f7eb ffe5 	bl	80005f8 <__aeabi_dmul>
 801462e:	a32e      	add	r3, pc, #184	@ (adr r3, 80146e8 <__ieee754_asin+0x308>)
 8014630:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014634:	4680      	mov	r8, r0
 8014636:	4689      	mov	r9, r1
 8014638:	4630      	mov	r0, r6
 801463a:	4639      	mov	r1, r7
 801463c:	f7eb ffdc 	bl	80005f8 <__aeabi_dmul>
 8014640:	a32b      	add	r3, pc, #172	@ (adr r3, 80146f0 <__ieee754_asin+0x310>)
 8014642:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014646:	f7eb fe1f 	bl	8000288 <__aeabi_dsub>
 801464a:	4632      	mov	r2, r6
 801464c:	463b      	mov	r3, r7
 801464e:	f7eb ffd3 	bl	80005f8 <__aeabi_dmul>
 8014652:	a329      	add	r3, pc, #164	@ (adr r3, 80146f8 <__ieee754_asin+0x318>)
 8014654:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014658:	f7eb fe18 	bl	800028c <__adddf3>
 801465c:	4632      	mov	r2, r6
 801465e:	463b      	mov	r3, r7
 8014660:	f7eb ffca 	bl	80005f8 <__aeabi_dmul>
 8014664:	a326      	add	r3, pc, #152	@ (adr r3, 8014700 <__ieee754_asin+0x320>)
 8014666:	e9d3 2300 	ldrd	r2, r3, [r3]
 801466a:	f7eb fe0d 	bl	8000288 <__aeabi_dsub>
 801466e:	4632      	mov	r2, r6
 8014670:	463b      	mov	r3, r7
 8014672:	f7eb ffc1 	bl	80005f8 <__aeabi_dmul>
 8014676:	4b26      	ldr	r3, [pc, #152]	@ (8014710 <__ieee754_asin+0x330>)
 8014678:	2200      	movs	r2, #0
 801467a:	f7eb fe07 	bl	800028c <__adddf3>
 801467e:	4602      	mov	r2, r0
 8014680:	460b      	mov	r3, r1
 8014682:	4640      	mov	r0, r8
 8014684:	4649      	mov	r1, r9
 8014686:	f7ec f8e1 	bl	800084c <__aeabi_ddiv>
 801468a:	4622      	mov	r2, r4
 801468c:	462b      	mov	r3, r5
 801468e:	f7eb ffb3 	bl	80005f8 <__aeabi_dmul>
 8014692:	4602      	mov	r2, r0
 8014694:	460b      	mov	r3, r1
 8014696:	4620      	mov	r0, r4
 8014698:	4629      	mov	r1, r5
 801469a:	e6c6      	b.n	801442a <__ieee754_asin+0x4a>
 801469c:	f3af 8000 	nop.w
 80146a0:	54442d18 	.word	0x54442d18
 80146a4:	3ff921fb 	.word	0x3ff921fb
 80146a8:	33145c07 	.word	0x33145c07
 80146ac:	3c91a626 	.word	0x3c91a626
 80146b0:	8800759c 	.word	0x8800759c
 80146b4:	7e37e43c 	.word	0x7e37e43c
 80146b8:	0dfdf709 	.word	0x0dfdf709
 80146bc:	3f023de1 	.word	0x3f023de1
 80146c0:	7501b288 	.word	0x7501b288
 80146c4:	3f49efe0 	.word	0x3f49efe0
 80146c8:	b5688f3b 	.word	0xb5688f3b
 80146cc:	3fa48228 	.word	0x3fa48228
 80146d0:	0e884455 	.word	0x0e884455
 80146d4:	3fc9c155 	.word	0x3fc9c155
 80146d8:	03eb6f7d 	.word	0x03eb6f7d
 80146dc:	3fd4d612 	.word	0x3fd4d612
 80146e0:	55555555 	.word	0x55555555
 80146e4:	3fc55555 	.word	0x3fc55555
 80146e8:	b12e9282 	.word	0xb12e9282
 80146ec:	3fb3b8c5 	.word	0x3fb3b8c5
 80146f0:	1b8d0159 	.word	0x1b8d0159
 80146f4:	3fe6066c 	.word	0x3fe6066c
 80146f8:	9c598ac8 	.word	0x9c598ac8
 80146fc:	40002ae5 	.word	0x40002ae5
 8014700:	1c8a2d4b 	.word	0x1c8a2d4b
 8014704:	40033a27 	.word	0x40033a27
 8014708:	3fefffff 	.word	0x3fefffff
 801470c:	3fdfffff 	.word	0x3fdfffff
 8014710:	3ff00000 	.word	0x3ff00000
 8014714:	3fe00000 	.word	0x3fe00000
 8014718:	3fef3332 	.word	0x3fef3332
 801471c:	4652      	mov	r2, sl
 801471e:	465b      	mov	r3, fp
 8014720:	4650      	mov	r0, sl
 8014722:	4659      	mov	r1, fp
 8014724:	f7eb fdb2 	bl	800028c <__adddf3>
 8014728:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801472c:	4606      	mov	r6, r0
 801472e:	460f      	mov	r7, r1
 8014730:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014734:	f7ec f88a 	bl	800084c <__aeabi_ddiv>
 8014738:	4602      	mov	r2, r0
 801473a:	460b      	mov	r3, r1
 801473c:	4630      	mov	r0, r6
 801473e:	4639      	mov	r1, r7
 8014740:	f7eb ff5a 	bl	80005f8 <__aeabi_dmul>
 8014744:	f04f 0800 	mov.w	r8, #0
 8014748:	4606      	mov	r6, r0
 801474a:	460f      	mov	r7, r1
 801474c:	4642      	mov	r2, r8
 801474e:	465b      	mov	r3, fp
 8014750:	4640      	mov	r0, r8
 8014752:	4659      	mov	r1, fp
 8014754:	f7eb ff50 	bl	80005f8 <__aeabi_dmul>
 8014758:	4602      	mov	r2, r0
 801475a:	460b      	mov	r3, r1
 801475c:	4620      	mov	r0, r4
 801475e:	4629      	mov	r1, r5
 8014760:	f7eb fd92 	bl	8000288 <__aeabi_dsub>
 8014764:	4642      	mov	r2, r8
 8014766:	4604      	mov	r4, r0
 8014768:	460d      	mov	r5, r1
 801476a:	465b      	mov	r3, fp
 801476c:	4650      	mov	r0, sl
 801476e:	4659      	mov	r1, fp
 8014770:	f7eb fd8c 	bl	800028c <__adddf3>
 8014774:	4602      	mov	r2, r0
 8014776:	460b      	mov	r3, r1
 8014778:	4620      	mov	r0, r4
 801477a:	4629      	mov	r1, r5
 801477c:	f7ec f866 	bl	800084c <__aeabi_ddiv>
 8014780:	4602      	mov	r2, r0
 8014782:	460b      	mov	r3, r1
 8014784:	f7eb fd82 	bl	800028c <__adddf3>
 8014788:	4602      	mov	r2, r0
 801478a:	460b      	mov	r3, r1
 801478c:	a112      	add	r1, pc, #72	@ (adr r1, 80147d8 <__ieee754_asin+0x3f8>)
 801478e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014792:	f7eb fd79 	bl	8000288 <__aeabi_dsub>
 8014796:	4602      	mov	r2, r0
 8014798:	460b      	mov	r3, r1
 801479a:	4630      	mov	r0, r6
 801479c:	4639      	mov	r1, r7
 801479e:	f7eb fd73 	bl	8000288 <__aeabi_dsub>
 80147a2:	4642      	mov	r2, r8
 80147a4:	4604      	mov	r4, r0
 80147a6:	460d      	mov	r5, r1
 80147a8:	465b      	mov	r3, fp
 80147aa:	4640      	mov	r0, r8
 80147ac:	4659      	mov	r1, fp
 80147ae:	f7eb fd6d 	bl	800028c <__adddf3>
 80147b2:	4602      	mov	r2, r0
 80147b4:	460b      	mov	r3, r1
 80147b6:	a10a      	add	r1, pc, #40	@ (adr r1, 80147e0 <__ieee754_asin+0x400>)
 80147b8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80147bc:	f7eb fd64 	bl	8000288 <__aeabi_dsub>
 80147c0:	4602      	mov	r2, r0
 80147c2:	460b      	mov	r3, r1
 80147c4:	4620      	mov	r0, r4
 80147c6:	4629      	mov	r1, r5
 80147c8:	f7eb fd5e 	bl	8000288 <__aeabi_dsub>
 80147cc:	4602      	mov	r2, r0
 80147ce:	460b      	mov	r3, r1
 80147d0:	a103      	add	r1, pc, #12	@ (adr r1, 80147e0 <__ieee754_asin+0x400>)
 80147d2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80147d6:	e6e2      	b.n	801459e <__ieee754_asin+0x1be>
 80147d8:	33145c07 	.word	0x33145c07
 80147dc:	3c91a626 	.word	0x3c91a626
 80147e0:	54442d18 	.word	0x54442d18
 80147e4:	3fe921fb 	.word	0x3fe921fb

080147e8 <__ieee754_atan2>:
 80147e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80147ec:	ec57 6b11 	vmov	r6, r7, d1
 80147f0:	4273      	negs	r3, r6
 80147f2:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 8014970 <__ieee754_atan2+0x188>
 80147f6:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 80147fa:	4333      	orrs	r3, r6
 80147fc:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8014800:	4543      	cmp	r3, r8
 8014802:	ec51 0b10 	vmov	r0, r1, d0
 8014806:	4635      	mov	r5, r6
 8014808:	d809      	bhi.n	801481e <__ieee754_atan2+0x36>
 801480a:	4244      	negs	r4, r0
 801480c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8014810:	4304      	orrs	r4, r0
 8014812:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8014816:	4544      	cmp	r4, r8
 8014818:	468e      	mov	lr, r1
 801481a:	4681      	mov	r9, r0
 801481c:	d907      	bls.n	801482e <__ieee754_atan2+0x46>
 801481e:	4632      	mov	r2, r6
 8014820:	463b      	mov	r3, r7
 8014822:	f7eb fd33 	bl	800028c <__adddf3>
 8014826:	ec41 0b10 	vmov	d0, r0, r1
 801482a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801482e:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 8014832:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 8014836:	4334      	orrs	r4, r6
 8014838:	d103      	bne.n	8014842 <__ieee754_atan2+0x5a>
 801483a:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801483e:	f000 b89b 	b.w	8014978 <atan>
 8014842:	17bc      	asrs	r4, r7, #30
 8014844:	f004 0402 	and.w	r4, r4, #2
 8014848:	ea53 0909 	orrs.w	r9, r3, r9
 801484c:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8014850:	d107      	bne.n	8014862 <__ieee754_atan2+0x7a>
 8014852:	2c02      	cmp	r4, #2
 8014854:	d05f      	beq.n	8014916 <__ieee754_atan2+0x12e>
 8014856:	2c03      	cmp	r4, #3
 8014858:	d1e5      	bne.n	8014826 <__ieee754_atan2+0x3e>
 801485a:	a143      	add	r1, pc, #268	@ (adr r1, 8014968 <__ieee754_atan2+0x180>)
 801485c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014860:	e7e1      	b.n	8014826 <__ieee754_atan2+0x3e>
 8014862:	4315      	orrs	r5, r2
 8014864:	d106      	bne.n	8014874 <__ieee754_atan2+0x8c>
 8014866:	f1be 0f00 	cmp.w	lr, #0
 801486a:	db5f      	blt.n	801492c <__ieee754_atan2+0x144>
 801486c:	a136      	add	r1, pc, #216	@ (adr r1, 8014948 <__ieee754_atan2+0x160>)
 801486e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014872:	e7d8      	b.n	8014826 <__ieee754_atan2+0x3e>
 8014874:	4542      	cmp	r2, r8
 8014876:	d10f      	bne.n	8014898 <__ieee754_atan2+0xb0>
 8014878:	4293      	cmp	r3, r2
 801487a:	f104 34ff 	add.w	r4, r4, #4294967295
 801487e:	d107      	bne.n	8014890 <__ieee754_atan2+0xa8>
 8014880:	2c02      	cmp	r4, #2
 8014882:	d84c      	bhi.n	801491e <__ieee754_atan2+0x136>
 8014884:	4b36      	ldr	r3, [pc, #216]	@ (8014960 <__ieee754_atan2+0x178>)
 8014886:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801488a:	e9d3 0100 	ldrd	r0, r1, [r3]
 801488e:	e7ca      	b.n	8014826 <__ieee754_atan2+0x3e>
 8014890:	2c02      	cmp	r4, #2
 8014892:	d848      	bhi.n	8014926 <__ieee754_atan2+0x13e>
 8014894:	4b33      	ldr	r3, [pc, #204]	@ (8014964 <__ieee754_atan2+0x17c>)
 8014896:	e7f6      	b.n	8014886 <__ieee754_atan2+0x9e>
 8014898:	4543      	cmp	r3, r8
 801489a:	d0e4      	beq.n	8014866 <__ieee754_atan2+0x7e>
 801489c:	1a9b      	subs	r3, r3, r2
 801489e:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 80148a2:	ea4f 5223 	mov.w	r2, r3, asr #20
 80148a6:	da1e      	bge.n	80148e6 <__ieee754_atan2+0xfe>
 80148a8:	2f00      	cmp	r7, #0
 80148aa:	da01      	bge.n	80148b0 <__ieee754_atan2+0xc8>
 80148ac:	323c      	adds	r2, #60	@ 0x3c
 80148ae:	db1e      	blt.n	80148ee <__ieee754_atan2+0x106>
 80148b0:	4632      	mov	r2, r6
 80148b2:	463b      	mov	r3, r7
 80148b4:	f7eb ffca 	bl	800084c <__aeabi_ddiv>
 80148b8:	ec41 0b10 	vmov	d0, r0, r1
 80148bc:	f7ff fcae 	bl	801421c <fabs>
 80148c0:	f000 f85a 	bl	8014978 <atan>
 80148c4:	ec51 0b10 	vmov	r0, r1, d0
 80148c8:	2c01      	cmp	r4, #1
 80148ca:	d013      	beq.n	80148f4 <__ieee754_atan2+0x10c>
 80148cc:	2c02      	cmp	r4, #2
 80148ce:	d015      	beq.n	80148fc <__ieee754_atan2+0x114>
 80148d0:	2c00      	cmp	r4, #0
 80148d2:	d0a8      	beq.n	8014826 <__ieee754_atan2+0x3e>
 80148d4:	a318      	add	r3, pc, #96	@ (adr r3, 8014938 <__ieee754_atan2+0x150>)
 80148d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80148da:	f7eb fcd5 	bl	8000288 <__aeabi_dsub>
 80148de:	a318      	add	r3, pc, #96	@ (adr r3, 8014940 <__ieee754_atan2+0x158>)
 80148e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80148e4:	e014      	b.n	8014910 <__ieee754_atan2+0x128>
 80148e6:	a118      	add	r1, pc, #96	@ (adr r1, 8014948 <__ieee754_atan2+0x160>)
 80148e8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80148ec:	e7ec      	b.n	80148c8 <__ieee754_atan2+0xe0>
 80148ee:	2000      	movs	r0, #0
 80148f0:	2100      	movs	r1, #0
 80148f2:	e7e9      	b.n	80148c8 <__ieee754_atan2+0xe0>
 80148f4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80148f8:	4619      	mov	r1, r3
 80148fa:	e794      	b.n	8014826 <__ieee754_atan2+0x3e>
 80148fc:	a30e      	add	r3, pc, #56	@ (adr r3, 8014938 <__ieee754_atan2+0x150>)
 80148fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014902:	f7eb fcc1 	bl	8000288 <__aeabi_dsub>
 8014906:	4602      	mov	r2, r0
 8014908:	460b      	mov	r3, r1
 801490a:	a10d      	add	r1, pc, #52	@ (adr r1, 8014940 <__ieee754_atan2+0x158>)
 801490c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014910:	f7eb fcba 	bl	8000288 <__aeabi_dsub>
 8014914:	e787      	b.n	8014826 <__ieee754_atan2+0x3e>
 8014916:	a10a      	add	r1, pc, #40	@ (adr r1, 8014940 <__ieee754_atan2+0x158>)
 8014918:	e9d1 0100 	ldrd	r0, r1, [r1]
 801491c:	e783      	b.n	8014826 <__ieee754_atan2+0x3e>
 801491e:	a10c      	add	r1, pc, #48	@ (adr r1, 8014950 <__ieee754_atan2+0x168>)
 8014920:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014924:	e77f      	b.n	8014826 <__ieee754_atan2+0x3e>
 8014926:	2000      	movs	r0, #0
 8014928:	2100      	movs	r1, #0
 801492a:	e77c      	b.n	8014826 <__ieee754_atan2+0x3e>
 801492c:	a10a      	add	r1, pc, #40	@ (adr r1, 8014958 <__ieee754_atan2+0x170>)
 801492e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014932:	e778      	b.n	8014826 <__ieee754_atan2+0x3e>
 8014934:	f3af 8000 	nop.w
 8014938:	33145c07 	.word	0x33145c07
 801493c:	3ca1a626 	.word	0x3ca1a626
 8014940:	54442d18 	.word	0x54442d18
 8014944:	400921fb 	.word	0x400921fb
 8014948:	54442d18 	.word	0x54442d18
 801494c:	3ff921fb 	.word	0x3ff921fb
 8014950:	54442d18 	.word	0x54442d18
 8014954:	3fe921fb 	.word	0x3fe921fb
 8014958:	54442d18 	.word	0x54442d18
 801495c:	bff921fb 	.word	0xbff921fb
 8014960:	08016590 	.word	0x08016590
 8014964:	08016578 	.word	0x08016578
 8014968:	54442d18 	.word	0x54442d18
 801496c:	c00921fb 	.word	0xc00921fb
 8014970:	7ff00000 	.word	0x7ff00000
 8014974:	00000000 	.word	0x00000000

08014978 <atan>:
 8014978:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801497c:	ec55 4b10 	vmov	r4, r5, d0
 8014980:	4bbf      	ldr	r3, [pc, #764]	@ (8014c80 <atan+0x308>)
 8014982:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 8014986:	429e      	cmp	r6, r3
 8014988:	46ab      	mov	fp, r5
 801498a:	d918      	bls.n	80149be <atan+0x46>
 801498c:	4bbd      	ldr	r3, [pc, #756]	@ (8014c84 <atan+0x30c>)
 801498e:	429e      	cmp	r6, r3
 8014990:	d801      	bhi.n	8014996 <atan+0x1e>
 8014992:	d109      	bne.n	80149a8 <atan+0x30>
 8014994:	b144      	cbz	r4, 80149a8 <atan+0x30>
 8014996:	4622      	mov	r2, r4
 8014998:	462b      	mov	r3, r5
 801499a:	4620      	mov	r0, r4
 801499c:	4629      	mov	r1, r5
 801499e:	f7eb fc75 	bl	800028c <__adddf3>
 80149a2:	4604      	mov	r4, r0
 80149a4:	460d      	mov	r5, r1
 80149a6:	e006      	b.n	80149b6 <atan+0x3e>
 80149a8:	f1bb 0f00 	cmp.w	fp, #0
 80149ac:	f340 812b 	ble.w	8014c06 <atan+0x28e>
 80149b0:	a597      	add	r5, pc, #604	@ (adr r5, 8014c10 <atan+0x298>)
 80149b2:	e9d5 4500 	ldrd	r4, r5, [r5]
 80149b6:	ec45 4b10 	vmov	d0, r4, r5
 80149ba:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80149be:	4bb2      	ldr	r3, [pc, #712]	@ (8014c88 <atan+0x310>)
 80149c0:	429e      	cmp	r6, r3
 80149c2:	d813      	bhi.n	80149ec <atan+0x74>
 80149c4:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 80149c8:	429e      	cmp	r6, r3
 80149ca:	d80c      	bhi.n	80149e6 <atan+0x6e>
 80149cc:	a392      	add	r3, pc, #584	@ (adr r3, 8014c18 <atan+0x2a0>)
 80149ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80149d2:	4620      	mov	r0, r4
 80149d4:	4629      	mov	r1, r5
 80149d6:	f7eb fc59 	bl	800028c <__adddf3>
 80149da:	4bac      	ldr	r3, [pc, #688]	@ (8014c8c <atan+0x314>)
 80149dc:	2200      	movs	r2, #0
 80149de:	f7ec f89b 	bl	8000b18 <__aeabi_dcmpgt>
 80149e2:	2800      	cmp	r0, #0
 80149e4:	d1e7      	bne.n	80149b6 <atan+0x3e>
 80149e6:	f04f 3aff 	mov.w	sl, #4294967295
 80149ea:	e029      	b.n	8014a40 <atan+0xc8>
 80149ec:	f7ff fc16 	bl	801421c <fabs>
 80149f0:	4ba7      	ldr	r3, [pc, #668]	@ (8014c90 <atan+0x318>)
 80149f2:	429e      	cmp	r6, r3
 80149f4:	ec55 4b10 	vmov	r4, r5, d0
 80149f8:	f200 80bc 	bhi.w	8014b74 <atan+0x1fc>
 80149fc:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 8014a00:	429e      	cmp	r6, r3
 8014a02:	f200 809e 	bhi.w	8014b42 <atan+0x1ca>
 8014a06:	4622      	mov	r2, r4
 8014a08:	462b      	mov	r3, r5
 8014a0a:	4620      	mov	r0, r4
 8014a0c:	4629      	mov	r1, r5
 8014a0e:	f7eb fc3d 	bl	800028c <__adddf3>
 8014a12:	4b9e      	ldr	r3, [pc, #632]	@ (8014c8c <atan+0x314>)
 8014a14:	2200      	movs	r2, #0
 8014a16:	f7eb fc37 	bl	8000288 <__aeabi_dsub>
 8014a1a:	2200      	movs	r2, #0
 8014a1c:	4606      	mov	r6, r0
 8014a1e:	460f      	mov	r7, r1
 8014a20:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8014a24:	4620      	mov	r0, r4
 8014a26:	4629      	mov	r1, r5
 8014a28:	f7eb fc30 	bl	800028c <__adddf3>
 8014a2c:	4602      	mov	r2, r0
 8014a2e:	460b      	mov	r3, r1
 8014a30:	4630      	mov	r0, r6
 8014a32:	4639      	mov	r1, r7
 8014a34:	f7eb ff0a 	bl	800084c <__aeabi_ddiv>
 8014a38:	f04f 0a00 	mov.w	sl, #0
 8014a3c:	4604      	mov	r4, r0
 8014a3e:	460d      	mov	r5, r1
 8014a40:	4622      	mov	r2, r4
 8014a42:	462b      	mov	r3, r5
 8014a44:	4620      	mov	r0, r4
 8014a46:	4629      	mov	r1, r5
 8014a48:	f7eb fdd6 	bl	80005f8 <__aeabi_dmul>
 8014a4c:	4602      	mov	r2, r0
 8014a4e:	460b      	mov	r3, r1
 8014a50:	4680      	mov	r8, r0
 8014a52:	4689      	mov	r9, r1
 8014a54:	f7eb fdd0 	bl	80005f8 <__aeabi_dmul>
 8014a58:	a371      	add	r3, pc, #452	@ (adr r3, 8014c20 <atan+0x2a8>)
 8014a5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014a5e:	4606      	mov	r6, r0
 8014a60:	460f      	mov	r7, r1
 8014a62:	f7eb fdc9 	bl	80005f8 <__aeabi_dmul>
 8014a66:	a370      	add	r3, pc, #448	@ (adr r3, 8014c28 <atan+0x2b0>)
 8014a68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014a6c:	f7eb fc0e 	bl	800028c <__adddf3>
 8014a70:	4632      	mov	r2, r6
 8014a72:	463b      	mov	r3, r7
 8014a74:	f7eb fdc0 	bl	80005f8 <__aeabi_dmul>
 8014a78:	a36d      	add	r3, pc, #436	@ (adr r3, 8014c30 <atan+0x2b8>)
 8014a7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014a7e:	f7eb fc05 	bl	800028c <__adddf3>
 8014a82:	4632      	mov	r2, r6
 8014a84:	463b      	mov	r3, r7
 8014a86:	f7eb fdb7 	bl	80005f8 <__aeabi_dmul>
 8014a8a:	a36b      	add	r3, pc, #428	@ (adr r3, 8014c38 <atan+0x2c0>)
 8014a8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014a90:	f7eb fbfc 	bl	800028c <__adddf3>
 8014a94:	4632      	mov	r2, r6
 8014a96:	463b      	mov	r3, r7
 8014a98:	f7eb fdae 	bl	80005f8 <__aeabi_dmul>
 8014a9c:	a368      	add	r3, pc, #416	@ (adr r3, 8014c40 <atan+0x2c8>)
 8014a9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014aa2:	f7eb fbf3 	bl	800028c <__adddf3>
 8014aa6:	4632      	mov	r2, r6
 8014aa8:	463b      	mov	r3, r7
 8014aaa:	f7eb fda5 	bl	80005f8 <__aeabi_dmul>
 8014aae:	a366      	add	r3, pc, #408	@ (adr r3, 8014c48 <atan+0x2d0>)
 8014ab0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ab4:	f7eb fbea 	bl	800028c <__adddf3>
 8014ab8:	4642      	mov	r2, r8
 8014aba:	464b      	mov	r3, r9
 8014abc:	f7eb fd9c 	bl	80005f8 <__aeabi_dmul>
 8014ac0:	a363      	add	r3, pc, #396	@ (adr r3, 8014c50 <atan+0x2d8>)
 8014ac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ac6:	4680      	mov	r8, r0
 8014ac8:	4689      	mov	r9, r1
 8014aca:	4630      	mov	r0, r6
 8014acc:	4639      	mov	r1, r7
 8014ace:	f7eb fd93 	bl	80005f8 <__aeabi_dmul>
 8014ad2:	a361      	add	r3, pc, #388	@ (adr r3, 8014c58 <atan+0x2e0>)
 8014ad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ad8:	f7eb fbd6 	bl	8000288 <__aeabi_dsub>
 8014adc:	4632      	mov	r2, r6
 8014ade:	463b      	mov	r3, r7
 8014ae0:	f7eb fd8a 	bl	80005f8 <__aeabi_dmul>
 8014ae4:	a35e      	add	r3, pc, #376	@ (adr r3, 8014c60 <atan+0x2e8>)
 8014ae6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014aea:	f7eb fbcd 	bl	8000288 <__aeabi_dsub>
 8014aee:	4632      	mov	r2, r6
 8014af0:	463b      	mov	r3, r7
 8014af2:	f7eb fd81 	bl	80005f8 <__aeabi_dmul>
 8014af6:	a35c      	add	r3, pc, #368	@ (adr r3, 8014c68 <atan+0x2f0>)
 8014af8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014afc:	f7eb fbc4 	bl	8000288 <__aeabi_dsub>
 8014b00:	4632      	mov	r2, r6
 8014b02:	463b      	mov	r3, r7
 8014b04:	f7eb fd78 	bl	80005f8 <__aeabi_dmul>
 8014b08:	a359      	add	r3, pc, #356	@ (adr r3, 8014c70 <atan+0x2f8>)
 8014b0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014b0e:	f7eb fbbb 	bl	8000288 <__aeabi_dsub>
 8014b12:	4632      	mov	r2, r6
 8014b14:	463b      	mov	r3, r7
 8014b16:	f7eb fd6f 	bl	80005f8 <__aeabi_dmul>
 8014b1a:	4602      	mov	r2, r0
 8014b1c:	460b      	mov	r3, r1
 8014b1e:	4640      	mov	r0, r8
 8014b20:	4649      	mov	r1, r9
 8014b22:	f7eb fbb3 	bl	800028c <__adddf3>
 8014b26:	4622      	mov	r2, r4
 8014b28:	462b      	mov	r3, r5
 8014b2a:	f7eb fd65 	bl	80005f8 <__aeabi_dmul>
 8014b2e:	f1ba 3fff 	cmp.w	sl, #4294967295
 8014b32:	4602      	mov	r2, r0
 8014b34:	460b      	mov	r3, r1
 8014b36:	d148      	bne.n	8014bca <atan+0x252>
 8014b38:	4620      	mov	r0, r4
 8014b3a:	4629      	mov	r1, r5
 8014b3c:	f7eb fba4 	bl	8000288 <__aeabi_dsub>
 8014b40:	e72f      	b.n	80149a2 <atan+0x2a>
 8014b42:	4b52      	ldr	r3, [pc, #328]	@ (8014c8c <atan+0x314>)
 8014b44:	2200      	movs	r2, #0
 8014b46:	4620      	mov	r0, r4
 8014b48:	4629      	mov	r1, r5
 8014b4a:	f7eb fb9d 	bl	8000288 <__aeabi_dsub>
 8014b4e:	4b4f      	ldr	r3, [pc, #316]	@ (8014c8c <atan+0x314>)
 8014b50:	4606      	mov	r6, r0
 8014b52:	460f      	mov	r7, r1
 8014b54:	2200      	movs	r2, #0
 8014b56:	4620      	mov	r0, r4
 8014b58:	4629      	mov	r1, r5
 8014b5a:	f7eb fb97 	bl	800028c <__adddf3>
 8014b5e:	4602      	mov	r2, r0
 8014b60:	460b      	mov	r3, r1
 8014b62:	4630      	mov	r0, r6
 8014b64:	4639      	mov	r1, r7
 8014b66:	f7eb fe71 	bl	800084c <__aeabi_ddiv>
 8014b6a:	f04f 0a01 	mov.w	sl, #1
 8014b6e:	4604      	mov	r4, r0
 8014b70:	460d      	mov	r5, r1
 8014b72:	e765      	b.n	8014a40 <atan+0xc8>
 8014b74:	4b47      	ldr	r3, [pc, #284]	@ (8014c94 <atan+0x31c>)
 8014b76:	429e      	cmp	r6, r3
 8014b78:	d21c      	bcs.n	8014bb4 <atan+0x23c>
 8014b7a:	4b47      	ldr	r3, [pc, #284]	@ (8014c98 <atan+0x320>)
 8014b7c:	2200      	movs	r2, #0
 8014b7e:	4620      	mov	r0, r4
 8014b80:	4629      	mov	r1, r5
 8014b82:	f7eb fb81 	bl	8000288 <__aeabi_dsub>
 8014b86:	4b44      	ldr	r3, [pc, #272]	@ (8014c98 <atan+0x320>)
 8014b88:	4606      	mov	r6, r0
 8014b8a:	460f      	mov	r7, r1
 8014b8c:	2200      	movs	r2, #0
 8014b8e:	4620      	mov	r0, r4
 8014b90:	4629      	mov	r1, r5
 8014b92:	f7eb fd31 	bl	80005f8 <__aeabi_dmul>
 8014b96:	4b3d      	ldr	r3, [pc, #244]	@ (8014c8c <atan+0x314>)
 8014b98:	2200      	movs	r2, #0
 8014b9a:	f7eb fb77 	bl	800028c <__adddf3>
 8014b9e:	4602      	mov	r2, r0
 8014ba0:	460b      	mov	r3, r1
 8014ba2:	4630      	mov	r0, r6
 8014ba4:	4639      	mov	r1, r7
 8014ba6:	f7eb fe51 	bl	800084c <__aeabi_ddiv>
 8014baa:	f04f 0a02 	mov.w	sl, #2
 8014bae:	4604      	mov	r4, r0
 8014bb0:	460d      	mov	r5, r1
 8014bb2:	e745      	b.n	8014a40 <atan+0xc8>
 8014bb4:	4622      	mov	r2, r4
 8014bb6:	462b      	mov	r3, r5
 8014bb8:	4938      	ldr	r1, [pc, #224]	@ (8014c9c <atan+0x324>)
 8014bba:	2000      	movs	r0, #0
 8014bbc:	f7eb fe46 	bl	800084c <__aeabi_ddiv>
 8014bc0:	f04f 0a03 	mov.w	sl, #3
 8014bc4:	4604      	mov	r4, r0
 8014bc6:	460d      	mov	r5, r1
 8014bc8:	e73a      	b.n	8014a40 <atan+0xc8>
 8014bca:	4b35      	ldr	r3, [pc, #212]	@ (8014ca0 <atan+0x328>)
 8014bcc:	4e35      	ldr	r6, [pc, #212]	@ (8014ca4 <atan+0x32c>)
 8014bce:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8014bd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014bd6:	f7eb fb57 	bl	8000288 <__aeabi_dsub>
 8014bda:	4622      	mov	r2, r4
 8014bdc:	462b      	mov	r3, r5
 8014bde:	f7eb fb53 	bl	8000288 <__aeabi_dsub>
 8014be2:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8014be6:	4602      	mov	r2, r0
 8014be8:	460b      	mov	r3, r1
 8014bea:	e9d6 0100 	ldrd	r0, r1, [r6]
 8014bee:	f7eb fb4b 	bl	8000288 <__aeabi_dsub>
 8014bf2:	f1bb 0f00 	cmp.w	fp, #0
 8014bf6:	4604      	mov	r4, r0
 8014bf8:	460d      	mov	r5, r1
 8014bfa:	f6bf aedc 	bge.w	80149b6 <atan+0x3e>
 8014bfe:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8014c02:	461d      	mov	r5, r3
 8014c04:	e6d7      	b.n	80149b6 <atan+0x3e>
 8014c06:	a51c      	add	r5, pc, #112	@ (adr r5, 8014c78 <atan+0x300>)
 8014c08:	e9d5 4500 	ldrd	r4, r5, [r5]
 8014c0c:	e6d3      	b.n	80149b6 <atan+0x3e>
 8014c0e:	bf00      	nop
 8014c10:	54442d18 	.word	0x54442d18
 8014c14:	3ff921fb 	.word	0x3ff921fb
 8014c18:	8800759c 	.word	0x8800759c
 8014c1c:	7e37e43c 	.word	0x7e37e43c
 8014c20:	e322da11 	.word	0xe322da11
 8014c24:	3f90ad3a 	.word	0x3f90ad3a
 8014c28:	24760deb 	.word	0x24760deb
 8014c2c:	3fa97b4b 	.word	0x3fa97b4b
 8014c30:	a0d03d51 	.word	0xa0d03d51
 8014c34:	3fb10d66 	.word	0x3fb10d66
 8014c38:	c54c206e 	.word	0xc54c206e
 8014c3c:	3fb745cd 	.word	0x3fb745cd
 8014c40:	920083ff 	.word	0x920083ff
 8014c44:	3fc24924 	.word	0x3fc24924
 8014c48:	5555550d 	.word	0x5555550d
 8014c4c:	3fd55555 	.word	0x3fd55555
 8014c50:	2c6a6c2f 	.word	0x2c6a6c2f
 8014c54:	bfa2b444 	.word	0xbfa2b444
 8014c58:	52defd9a 	.word	0x52defd9a
 8014c5c:	3fadde2d 	.word	0x3fadde2d
 8014c60:	af749a6d 	.word	0xaf749a6d
 8014c64:	3fb3b0f2 	.word	0x3fb3b0f2
 8014c68:	fe231671 	.word	0xfe231671
 8014c6c:	3fbc71c6 	.word	0x3fbc71c6
 8014c70:	9998ebc4 	.word	0x9998ebc4
 8014c74:	3fc99999 	.word	0x3fc99999
 8014c78:	54442d18 	.word	0x54442d18
 8014c7c:	bff921fb 	.word	0xbff921fb
 8014c80:	440fffff 	.word	0x440fffff
 8014c84:	7ff00000 	.word	0x7ff00000
 8014c88:	3fdbffff 	.word	0x3fdbffff
 8014c8c:	3ff00000 	.word	0x3ff00000
 8014c90:	3ff2ffff 	.word	0x3ff2ffff
 8014c94:	40038000 	.word	0x40038000
 8014c98:	3ff80000 	.word	0x3ff80000
 8014c9c:	bff00000 	.word	0xbff00000
 8014ca0:	080165a8 	.word	0x080165a8
 8014ca4:	080165c8 	.word	0x080165c8

08014ca8 <__ieee754_sqrt>:
 8014ca8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014cac:	4a66      	ldr	r2, [pc, #408]	@ (8014e48 <__ieee754_sqrt+0x1a0>)
 8014cae:	ec55 4b10 	vmov	r4, r5, d0
 8014cb2:	43aa      	bics	r2, r5
 8014cb4:	462b      	mov	r3, r5
 8014cb6:	4621      	mov	r1, r4
 8014cb8:	d110      	bne.n	8014cdc <__ieee754_sqrt+0x34>
 8014cba:	4622      	mov	r2, r4
 8014cbc:	4620      	mov	r0, r4
 8014cbe:	4629      	mov	r1, r5
 8014cc0:	f7eb fc9a 	bl	80005f8 <__aeabi_dmul>
 8014cc4:	4602      	mov	r2, r0
 8014cc6:	460b      	mov	r3, r1
 8014cc8:	4620      	mov	r0, r4
 8014cca:	4629      	mov	r1, r5
 8014ccc:	f7eb fade 	bl	800028c <__adddf3>
 8014cd0:	4604      	mov	r4, r0
 8014cd2:	460d      	mov	r5, r1
 8014cd4:	ec45 4b10 	vmov	d0, r4, r5
 8014cd8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014cdc:	2d00      	cmp	r5, #0
 8014cde:	dc0e      	bgt.n	8014cfe <__ieee754_sqrt+0x56>
 8014ce0:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8014ce4:	4322      	orrs	r2, r4
 8014ce6:	d0f5      	beq.n	8014cd4 <__ieee754_sqrt+0x2c>
 8014ce8:	b19d      	cbz	r5, 8014d12 <__ieee754_sqrt+0x6a>
 8014cea:	4622      	mov	r2, r4
 8014cec:	4620      	mov	r0, r4
 8014cee:	4629      	mov	r1, r5
 8014cf0:	f7eb faca 	bl	8000288 <__aeabi_dsub>
 8014cf4:	4602      	mov	r2, r0
 8014cf6:	460b      	mov	r3, r1
 8014cf8:	f7eb fda8 	bl	800084c <__aeabi_ddiv>
 8014cfc:	e7e8      	b.n	8014cd0 <__ieee754_sqrt+0x28>
 8014cfe:	152a      	asrs	r2, r5, #20
 8014d00:	d115      	bne.n	8014d2e <__ieee754_sqrt+0x86>
 8014d02:	2000      	movs	r0, #0
 8014d04:	e009      	b.n	8014d1a <__ieee754_sqrt+0x72>
 8014d06:	0acb      	lsrs	r3, r1, #11
 8014d08:	3a15      	subs	r2, #21
 8014d0a:	0549      	lsls	r1, r1, #21
 8014d0c:	2b00      	cmp	r3, #0
 8014d0e:	d0fa      	beq.n	8014d06 <__ieee754_sqrt+0x5e>
 8014d10:	e7f7      	b.n	8014d02 <__ieee754_sqrt+0x5a>
 8014d12:	462a      	mov	r2, r5
 8014d14:	e7fa      	b.n	8014d0c <__ieee754_sqrt+0x64>
 8014d16:	005b      	lsls	r3, r3, #1
 8014d18:	3001      	adds	r0, #1
 8014d1a:	02dc      	lsls	r4, r3, #11
 8014d1c:	d5fb      	bpl.n	8014d16 <__ieee754_sqrt+0x6e>
 8014d1e:	1e44      	subs	r4, r0, #1
 8014d20:	1b12      	subs	r2, r2, r4
 8014d22:	f1c0 0420 	rsb	r4, r0, #32
 8014d26:	fa21 f404 	lsr.w	r4, r1, r4
 8014d2a:	4323      	orrs	r3, r4
 8014d2c:	4081      	lsls	r1, r0
 8014d2e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014d32:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 8014d36:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8014d3a:	07d2      	lsls	r2, r2, #31
 8014d3c:	bf5c      	itt	pl
 8014d3e:	005b      	lslpl	r3, r3, #1
 8014d40:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8014d44:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8014d48:	bf58      	it	pl
 8014d4a:	0049      	lslpl	r1, r1, #1
 8014d4c:	2600      	movs	r6, #0
 8014d4e:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8014d52:	107f      	asrs	r7, r7, #1
 8014d54:	0049      	lsls	r1, r1, #1
 8014d56:	2016      	movs	r0, #22
 8014d58:	4632      	mov	r2, r6
 8014d5a:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8014d5e:	1915      	adds	r5, r2, r4
 8014d60:	429d      	cmp	r5, r3
 8014d62:	bfde      	ittt	le
 8014d64:	192a      	addle	r2, r5, r4
 8014d66:	1b5b      	suble	r3, r3, r5
 8014d68:	1936      	addle	r6, r6, r4
 8014d6a:	0fcd      	lsrs	r5, r1, #31
 8014d6c:	3801      	subs	r0, #1
 8014d6e:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8014d72:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8014d76:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8014d7a:	d1f0      	bne.n	8014d5e <__ieee754_sqrt+0xb6>
 8014d7c:	4605      	mov	r5, r0
 8014d7e:	2420      	movs	r4, #32
 8014d80:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8014d84:	4293      	cmp	r3, r2
 8014d86:	eb0c 0e00 	add.w	lr, ip, r0
 8014d8a:	dc02      	bgt.n	8014d92 <__ieee754_sqrt+0xea>
 8014d8c:	d113      	bne.n	8014db6 <__ieee754_sqrt+0x10e>
 8014d8e:	458e      	cmp	lr, r1
 8014d90:	d811      	bhi.n	8014db6 <__ieee754_sqrt+0x10e>
 8014d92:	f1be 0f00 	cmp.w	lr, #0
 8014d96:	eb0e 000c 	add.w	r0, lr, ip
 8014d9a:	da3f      	bge.n	8014e1c <__ieee754_sqrt+0x174>
 8014d9c:	2800      	cmp	r0, #0
 8014d9e:	db3d      	blt.n	8014e1c <__ieee754_sqrt+0x174>
 8014da0:	f102 0801 	add.w	r8, r2, #1
 8014da4:	1a9b      	subs	r3, r3, r2
 8014da6:	458e      	cmp	lr, r1
 8014da8:	bf88      	it	hi
 8014daa:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8014dae:	eba1 010e 	sub.w	r1, r1, lr
 8014db2:	4465      	add	r5, ip
 8014db4:	4642      	mov	r2, r8
 8014db6:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8014dba:	3c01      	subs	r4, #1
 8014dbc:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8014dc0:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8014dc4:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8014dc8:	d1dc      	bne.n	8014d84 <__ieee754_sqrt+0xdc>
 8014dca:	4319      	orrs	r1, r3
 8014dcc:	d01b      	beq.n	8014e06 <__ieee754_sqrt+0x15e>
 8014dce:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 8014e4c <__ieee754_sqrt+0x1a4>
 8014dd2:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 8014e50 <__ieee754_sqrt+0x1a8>
 8014dd6:	e9da 0100 	ldrd	r0, r1, [sl]
 8014dda:	e9db 2300 	ldrd	r2, r3, [fp]
 8014dde:	f7eb fa53 	bl	8000288 <__aeabi_dsub>
 8014de2:	e9da 8900 	ldrd	r8, r9, [sl]
 8014de6:	4602      	mov	r2, r0
 8014de8:	460b      	mov	r3, r1
 8014dea:	4640      	mov	r0, r8
 8014dec:	4649      	mov	r1, r9
 8014dee:	f7eb fe7f 	bl	8000af0 <__aeabi_dcmple>
 8014df2:	b140      	cbz	r0, 8014e06 <__ieee754_sqrt+0x15e>
 8014df4:	f1b5 3fff 	cmp.w	r5, #4294967295
 8014df8:	e9da 0100 	ldrd	r0, r1, [sl]
 8014dfc:	e9db 2300 	ldrd	r2, r3, [fp]
 8014e00:	d10e      	bne.n	8014e20 <__ieee754_sqrt+0x178>
 8014e02:	3601      	adds	r6, #1
 8014e04:	4625      	mov	r5, r4
 8014e06:	1073      	asrs	r3, r6, #1
 8014e08:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 8014e0c:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8014e10:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 8014e14:	086b      	lsrs	r3, r5, #1
 8014e16:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 8014e1a:	e759      	b.n	8014cd0 <__ieee754_sqrt+0x28>
 8014e1c:	4690      	mov	r8, r2
 8014e1e:	e7c1      	b.n	8014da4 <__ieee754_sqrt+0xfc>
 8014e20:	f7eb fa34 	bl	800028c <__adddf3>
 8014e24:	e9da 8900 	ldrd	r8, r9, [sl]
 8014e28:	4602      	mov	r2, r0
 8014e2a:	460b      	mov	r3, r1
 8014e2c:	4640      	mov	r0, r8
 8014e2e:	4649      	mov	r1, r9
 8014e30:	f7eb fe54 	bl	8000adc <__aeabi_dcmplt>
 8014e34:	b120      	cbz	r0, 8014e40 <__ieee754_sqrt+0x198>
 8014e36:	1cab      	adds	r3, r5, #2
 8014e38:	bf08      	it	eq
 8014e3a:	3601      	addeq	r6, #1
 8014e3c:	3502      	adds	r5, #2
 8014e3e:	e7e2      	b.n	8014e06 <__ieee754_sqrt+0x15e>
 8014e40:	1c6b      	adds	r3, r5, #1
 8014e42:	f023 0501 	bic.w	r5, r3, #1
 8014e46:	e7de      	b.n	8014e06 <__ieee754_sqrt+0x15e>
 8014e48:	7ff00000 	.word	0x7ff00000
 8014e4c:	080165f0 	.word	0x080165f0
 8014e50:	080165e8 	.word	0x080165e8

08014e54 <_init>:
 8014e54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014e56:	bf00      	nop
 8014e58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014e5a:	bc08      	pop	{r3}
 8014e5c:	469e      	mov	lr, r3
 8014e5e:	4770      	bx	lr

08014e60 <_fini>:
 8014e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014e62:	bf00      	nop
 8014e64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014e66:	bc08      	pop	{r3}
 8014e68:	469e      	mov	lr, r3
 8014e6a:	4770      	bx	lr
