# Custom-processor-for-image-down-sampling
This repository contains a custom processor and an UART transceiver build using Verilog for the task of image downsampling

Required Software
>MATLAB

>Quartus

Hardware
>Altera DE2-115 development board
![DE2 board](images/DE2.PNG)

How to use

>following diagrams shows the architecture, state diagram and datapath of the processor

![Architecture of the processor](images/ARCHI.PNG)

![State diagram of the processor](images/state_diagram.PNG)

![Datapath of the processor](images/datapath.PNG)


