
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/vedant/Practicals/AdvanceCA/Assignments/Assignment2/traces/bc-0.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C Stream prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000002 cycles: 3203536 heartbeat IPC: 3.12155 cumulative IPC: 3.12155 (Simulation time: 0 hr 0 min 57 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5712361 heartbeat IPC: 3.98593 cumulative IPC: 3.50118 (Simulation time: 0 hr 1 min 39 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 6963792 (Simulation time: 0 hr 1 min 57 sec) 

Heartbeat CPU 0 instructions: 30000001 cycles: 44755031 heartbeat IPC: 0.25613 cumulative IPC: 0.132306 (Simulation time: 0 hr 2 min 53 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 122076416 heartbeat IPC: 0.12933 cumulative IPC: 0.130307 (Simulation time: 0 hr 4 min 49 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 199183810 heartbeat IPC: 0.129689 cumulative IPC: 0.130059 (Simulation time: 0 hr 6 min 34 sec) 
Finished CPU 0 instructions: 25000001 cycles: 192220018 cumulative IPC: 0.130059 (Simulation time: 0 hr 6 min 34 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.130059 instructions: 25000001 cycles: 192220018
cpu0_DTLB TOTAL     ACCESS:    5782808  HIT:    5049026  MISS:     733782
cpu0_DTLB LOAD      ACCESS:    4555259  HIT:    4077264  MISS:     477995
cpu0_DTLB RFO       ACCESS:    1227549  HIT:     971762  MISS:     255787
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.8657 cycles
cpu0_ITLB TOTAL     ACCESS:    3107161  HIT:    3107161  MISS:          0
cpu0_ITLB LOAD      ACCESS:    3107161  HIT:    3107161  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:         86  HIT:         86  MISS:          0
cpu0_L1I LOAD      ACCESS:         86  HIT:         86  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:     733782  HIT:     397124  MISS:     336658
cpu0_STLB LOAD      ACCESS:     477995  HIT:     310200  MISS:     167795
cpu0_STLB RFO       ACCESS:     255787  HIT:      86924  MISS:     168863
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 10.4202 cycles
cpu0_L1D TOTAL     ACCESS:    6851092  HIT:    4764396  MISS:    2086696
cpu0_L1D LOAD      ACCESS:    5224725  HIT:    3150455  MISS:    2074270
cpu0_L1D RFO       ACCESS:    1299281  HIT:    1288249  MISS:      11032
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:     327086  HIT:     325692  MISS:       1394
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 175.786 cycles
cpu0_L2C TOTAL     ACCESS:    5772825  HIT:    3152571  MISS:    2620254
cpu0_L2C LOAD      ACCESS:    2074270  HIT:     128203  MISS:    1946067
cpu0_L2C RFO       ACCESS:      11032  HIT:        111  MISS:      10921
cpu0_L2C PREFETCH  ACCESS:    3037306  HIT:    2374237  MISS:     663069
cpu0_L2C WRITEBACK ACCESS:     648823  HIT:     648690  MISS:        133
cpu0_L2C TRANSLATION ACCESS:       1394  HIT:       1330  MISS:         64
cpu0_L2C PREFETCH  REQUESTED:    3632626  ISSUED:    3048106  USEFUL:     496777  USELESS:     165854
cpu0_L2C AVERAGE MISS LATENCY: 140.654 cycles
LLC TOTAL     ACCESS:    3262418  HIT:    1924619  MISS:    1337799
LLC LOAD      ACCESS:    1946067  HIT:     657061  MISS:    1289006
LLC RFO       ACCESS:      10921  HIT:        470  MISS:      10451
LLC PREFETCH  ACCESS:     663390  HIT:     625113  MISS:      38277
LLC WRITEBACK ACCESS:     641976  HIT:     641958  MISS:         18
LLC TRANSLATION ACCESS:         64  HIT:         17  MISS:         47
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 234.389 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      60550  ROW_BUFFER_MISS:    1276564
 DBUS AVG_CONGESTED_CYCLE:    3.95717
 WQ ROW_BUFFER_HIT:       1133  ROW_BUFFER_MISS:     552298  FULL:          0


CPU 0 Branch Prediction Accuracy: 81.1279% MPKI: 35.6282 Average ROB Occupancy at Mispredict: 21.7316
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 35.6282
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

