// Seed: 1944396530
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_4 = id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd11
) (
    output wire  id_0,
    input  uwire _id_1
);
  wire  [  -1  ==  |  id_1  :  id_1  ]  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ;
  module_0 modCall_1 (
      id_21,
      id_19,
      id_14
  );
endmodule
