#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Dec  7 00:23:40 2023
# Process ID: 15616
# Current directory: E:/verilog/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21104 E:\verilog\project_1\project_1.xpr
# Log file: E:/verilog/project_1/vivado.log
# Journal file: E:/verilog/project_1\vivado.jou
# Running On: mskarats, OS: Windows, CPU Frequency: 2994 MHz, CPU Physical cores: 12, Host memory: 16505 MB
#-----------------------------------------------------------
start_gui
open_project E:/verilog/project_1/project_1.xpr
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
launch_simulation -mode post-synthesis -type timing
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top half_adder_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
launch_simulation
