OpenROAD 79a46b62da64bbebc18f06b20c42211046de719a 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openlane/designs/core_cells/runs/SUN2/tmp/merged.unpadded.nom.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 442 library cells
[INFO ODB-0226] Finished LEF file:  /openlane/designs/core_cells/runs/SUN2/tmp/merged.unpadded.nom.lef
[INFO ODB-0127] Reading DEF file: /openlane/designs/core_cells/runs/SUN2/tmp/routing/18-fill.def
[INFO ODB-0128] Design: core_cells
[INFO ODB-0130]     Created 10 pins.
[INFO ODB-0131]     Created 19712 components and 73492 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 73426 connections.
[INFO ODB-0133]     Created 22 nets and 66 connections.
[INFO ODB-0134] Finished DEF file: /openlane/designs/core_cells/runs/SUN2/tmp/routing/18-fill.def
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   core_cells
Die area:                 ( 0 0 ) ( 500000 500000 )
Number of track patterns: 12
Number of DEF vias:       8
Number of components:     19712
Number of terminals:      10
Number of snets:          2
Number of nets:           22

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
[INFO DRT-0164] Number of unique instances = 32.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 102047.
[INFO DRT-0033] mcon shape region query size = 305534.
[INFO DRT-0033] met1 shape region query size = 40283.
[INFO DRT-0033] via shape region query size = 4774.
[INFO DRT-0033] met2 shape region query size = 1615.
[INFO DRT-0033] via2 shape region query size = 3713.
[INFO DRT-0033] met3 shape region query size = 1621.
[INFO DRT-0033] via3 shape region query size = 3713.
[INFO DRT-0033] met4 shape region query size = 645.
[INFO DRT-0033] via4 shape region query size = 66.
[INFO DRT-0033] met5 shape region query size = 86.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 39 pins.
[INFO DRT-0081]   Complete 22 unique inst patterns.
[INFO DRT-0084]   Complete 36 groups.
#scanned instances     = 19712
#unique  instances     = 32
#stdCellGenAp          = 185
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 143
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 52
#instTermValidViaApCnt = 0
#macroGenAp            = 68
#macroValidPlanarAp    = 68
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 160.23 (MB), peak = 166.82 (MB)
[INFO DRT-0151] Reading guide.

Number of guides:     181

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 72 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 72 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 44.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 46.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 34.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 13.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 5.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 2.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 83 vertical wires in 2 frboxes and 61 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 4 vertical wires in 2 frboxes and 7 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 179.32 (MB), peak = 210.04 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 179.41 (MB), peak = 210.04 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 385.11 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 573.29 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 440.28 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:01, memory = 541.12 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:01, memory = 658.22 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:01, memory = 509.64 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:01, memory = 607.05 (MB).
    Completing 80% with 6 violations.
    elapsed time = 00:00:02, memory = 461.71 (MB).
    Completing 90% with 6 violations.
    elapsed time = 00:00:02, memory = 584.99 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:02, memory = 438.20 (MB).
[INFO DRT-0199]   Number of violations = 15.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:03, memory = 522.50 (MB), peak = 709.34 (MB)
Total wire length = 5889 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1991 um.
Total wire length on LAYER met2 = 3001 um.
Total wire length on LAYER met3 = 158 um.
Total wire length on LAYER met4 = 366 um.
Total wire length on LAYER met5 = 370 um.
Total number of vias = 120.
Up-via summary (total 120):.

----------------------
 FR_MASTERSLICE      0
            li1     52
           met1     45
           met2     13
           met3      6
           met4      4
----------------------
                   120


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 15 violations.
    elapsed time = 00:00:00, memory = 616.88 (MB).
    Completing 20% with 15 violations.
    elapsed time = 00:00:00, memory = 707.88 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 538.98 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 648.03 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:01, memory = 758.63 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:01, memory = 584.37 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:01, memory = 677.44 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:02, memory = 549.68 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:02, memory = 683.64 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:02, memory = 522.72 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:02, memory = 522.72 (MB), peak = 789.31 (MB)
Total wire length = 5880 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2002 um.
Total wire length on LAYER met2 = 2997 um.
Total wire length on LAYER met3 = 148 um.
Total wire length on LAYER met4 = 366 um.
Total wire length on LAYER met5 = 366 um.
Total number of vias = 119.
Up-via summary (total 119):.

----------------------
 FR_MASTERSLICE      0
            li1     52
           met1     45
           met2     12
           met3      6
           met4      4
----------------------
                   119


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 522.72 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 522.74 (MB), peak = 789.31 (MB)
Total wire length = 5880 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2002 um.
Total wire length on LAYER met2 = 2997 um.
Total wire length on LAYER met3 = 148 um.
Total wire length on LAYER met4 = 366 um.
Total wire length on LAYER met5 = 366 um.
Total number of vias = 119.
Up-via summary (total 119):.

----------------------
 FR_MASTERSLICE      0
            li1     52
           met1     45
           met2     12
           met3      6
           met4      4
----------------------
                   119


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 522.74 (MB), peak = 789.31 (MB)
Total wire length = 5880 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2002 um.
Total wire length on LAYER met2 = 2997 um.
Total wire length on LAYER met3 = 148 um.
Total wire length on LAYER met4 = 366 um.
Total wire length on LAYER met5 = 366 um.
Total number of vias = 119.
Up-via summary (total 119):.

----------------------
 FR_MASTERSLICE      0
            li1     52
           met1     45
           met2     12
           met3      6
           met4      4
----------------------
                   119


[INFO DRT-0195] Start 25th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 522.74 (MB), peak = 789.31 (MB)
Total wire length = 5880 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2002 um.
Total wire length on LAYER met2 = 2997 um.
Total wire length on LAYER met3 = 148 um.
Total wire length on LAYER met4 = 366 um.
Total wire length on LAYER met5 = 366 um.
Total number of vias = 119.
Up-via summary (total 119):.

----------------------
 FR_MASTERSLICE      0
            li1     52
           met1     45
           met2     12
           met3      6
           met4      4
----------------------
                   119


[INFO DRT-0195] Start 33rd optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 522.74 (MB), peak = 789.31 (MB)
Total wire length = 5880 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2002 um.
Total wire length on LAYER met2 = 2997 um.
Total wire length on LAYER met3 = 148 um.
Total wire length on LAYER met4 = 366 um.
Total wire length on LAYER met5 = 366 um.
Total number of vias = 119.
Up-via summary (total 119):.

----------------------
 FR_MASTERSLICE      0
            li1     52
           met1     45
           met2     12
           met3      6
           met4      4
----------------------
                   119


[INFO DRT-0195] Start 41st optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 522.74 (MB), peak = 789.31 (MB)
Total wire length = 5880 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2002 um.
Total wire length on LAYER met2 = 2997 um.
Total wire length on LAYER met3 = 148 um.
Total wire length on LAYER met4 = 366 um.
Total wire length on LAYER met5 = 366 um.
Total number of vias = 119.
Up-via summary (total 119):.

----------------------
 FR_MASTERSLICE      0
            li1     52
           met1     45
           met2     12
           met3      6
           met4      4
----------------------
                   119


[INFO DRT-0195] Start 49th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 522.74 (MB), peak = 789.31 (MB)
Total wire length = 5880 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2002 um.
Total wire length on LAYER met2 = 2997 um.
Total wire length on LAYER met3 = 148 um.
Total wire length on LAYER met4 = 366 um.
Total wire length on LAYER met5 = 366 um.
Total number of vias = 119.
Up-via summary (total 119):.

----------------------
 FR_MASTERSLICE      0
            li1     52
           met1     45
           met2     12
           met3      6
           met4      4
----------------------
                   119


[INFO DRT-0195] Start 57th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 522.74 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 522.74 (MB), peak = 789.31 (MB)
Total wire length = 5880 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2002 um.
Total wire length on LAYER met2 = 2997 um.
Total wire length on LAYER met3 = 148 um.
Total wire length on LAYER met4 = 366 um.
Total wire length on LAYER met5 = 366 um.
Total number of vias = 119.
Up-via summary (total 119):.

----------------------
 FR_MASTERSLICE      0
            li1     52
           met1     45
           met2     12
           met3      6
           met4      4
----------------------
                   119


[INFO DRT-0198] Complete detail routing.
Total wire length = 5880 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2002 um.
Total wire length on LAYER met2 = 2997 um.
Total wire length on LAYER met3 = 148 um.
Total wire length on LAYER met4 = 366 um.
Total wire length on LAYER met5 = 366 um.
Total number of vias = 119.
Up-via summary (total 119):.

----------------------
 FR_MASTERSLICE      0
            li1     52
           met1     45
           met2     12
           met3      6
           met4      4
----------------------
                   119


[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:05, memory = 522.74 (MB), peak = 789.31 (MB)

[INFO DRT-0180] Post processing.
Saving to /openlane/designs/core_cells/runs/SUN2/results/routing/core_cells.def
