\hypertarget{SynDelaySim_8h}{\section{userproject/\+Syn\+Delay\+\_\+project/\+Syn\+Delay\+Sim.h File Reference}
\label{SynDelaySim_8h}\index{userproject/\+Syn\+Delay\+\_\+project/\+Syn\+Delay\+Sim.\+h@{userproject/\+Syn\+Delay\+\_\+project/\+Syn\+Delay\+Sim.\+h}}
}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
class \hyperlink{classSynDelay}{Syn\+Delay}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{SynDelaySim_8h_a943f07034774ef1261d62cd0d3d1fec9}{D\+T}~1.\+0f
\item 
\#define \hyperlink{SynDelaySim_8h_abd5c70d32425bb863d03547829782194}{T\+O\+T\+A\+L\+\_\+\+T\+I\+M\+E}~5000.\+0f
\item 
\#define \hyperlink{SynDelaySim_8h_a0c34c21272fb6a88c44ca3f03ea68a28}{R\+E\+P\+O\+R\+T\+\_\+\+T\+I\+M\+E}~1000.\+0f
\end{DoxyCompactItemize}


\subsection{Macro Definition Documentation}
\hypertarget{SynDelaySim_8h_a943f07034774ef1261d62cd0d3d1fec9}{\index{Syn\+Delay\+Sim.\+h@{Syn\+Delay\+Sim.\+h}!D\+T@{D\+T}}
\index{D\+T@{D\+T}!Syn\+Delay\+Sim.\+h@{Syn\+Delay\+Sim.\+h}}
\subsubsection[{D\+T}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+T~1.\+0f}}\label{SynDelaySim_8h_a943f07034774ef1261d62cd0d3d1fec9}
\hypertarget{SynDelaySim_8h_a0c34c21272fb6a88c44ca3f03ea68a28}{\index{Syn\+Delay\+Sim.\+h@{Syn\+Delay\+Sim.\+h}!R\+E\+P\+O\+R\+T\+\_\+\+T\+I\+M\+E@{R\+E\+P\+O\+R\+T\+\_\+\+T\+I\+M\+E}}
\index{R\+E\+P\+O\+R\+T\+\_\+\+T\+I\+M\+E@{R\+E\+P\+O\+R\+T\+\_\+\+T\+I\+M\+E}!Syn\+Delay\+Sim.\+h@{Syn\+Delay\+Sim.\+h}}
\subsubsection[{R\+E\+P\+O\+R\+T\+\_\+\+T\+I\+M\+E}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+E\+P\+O\+R\+T\+\_\+\+T\+I\+M\+E~1000.\+0f}}\label{SynDelaySim_8h_a0c34c21272fb6a88c44ca3f03ea68a28}
\hypertarget{SynDelaySim_8h_abd5c70d32425bb863d03547829782194}{\index{Syn\+Delay\+Sim.\+h@{Syn\+Delay\+Sim.\+h}!T\+O\+T\+A\+L\+\_\+\+T\+I\+M\+E@{T\+O\+T\+A\+L\+\_\+\+T\+I\+M\+E}}
\index{T\+O\+T\+A\+L\+\_\+\+T\+I\+M\+E@{T\+O\+T\+A\+L\+\_\+\+T\+I\+M\+E}!Syn\+Delay\+Sim.\+h@{Syn\+Delay\+Sim.\+h}}
\subsubsection[{T\+O\+T\+A\+L\+\_\+\+T\+I\+M\+E}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+O\+T\+A\+L\+\_\+\+T\+I\+M\+E~5000.\+0f}}\label{SynDelaySim_8h_abd5c70d32425bb863d03547829782194}
