// Seed: 2872066536
module module_0 (
    input wire id_0,
    input supply1 id_1
);
  logic id_3;
  ;
  assign id_3 = 1;
  assign id_3 = -1 && 1;
  parameter id_4 = -1'd0;
endmodule
module module_1 (
    input uwire id_0,
    input tri1  id_1
);
  wire id_3;
  parameter id_4 = 1;
  wire id_5;
  assign (strong1, highz0) id_3 = 1;
  wire id_6;
  module_0 modCall_1 (
      id_1,
      id_0
  );
  assign modCall_1.id_0 = 0;
  assign id_3 = -1;
  if (id_4) logic id_7 = -1;
  assign id_7 = -1;
endmodule
