// Seed: 1881817054
module module_0 (
    input tri1 id_0
    , id_8,
    input wor id_1,
    output tri id_2,
    input wand id_3,
    output supply1 id_4,
    input wand id_5,
    input wire id_6
);
  assign id_2 = 1;
  assign id_2 = 1'h0;
endmodule
module module_1 (
    input  tri  id_0,
    output wand id_1,
    input  wire id_2,
    input  tri  id_3,
    output tri1 id_4
);
  assign id_1 = 1;
  wire id_6;
  wire id_7;
  wire id_8;
  wire id_9;
  wire id_10;
  module_0(
      id_0, id_0, id_4, id_0, id_4, id_0, id_0
  );
  assign id_8 = 1;
  wire id_11;
  id_12(
      .id_0(1), .id_1(id_1), .id_2(1)
  );
endmodule
