###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID 192.168.46.136)
#  Generated on:      Mon Aug 26 19:38:24 2024
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_repor...
###############################################################
Path 1: MET Setup Check with Pin ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   ALU/\ALU_OUT_reg[3] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[2] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.004
- Setup                         0.477
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.327
- Arrival Time                  0.510
= Slack Time                   18.817
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |   18.817 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   18.820 | 
     | ALU/\ALU_OUT_reg[2]     | CK ^ -> Q v | SDFFRQX2M | 0.100 | 0.510 |   0.510 |   19.327 | 
     | ALU/\ALU_OUT_reg[3]     | SI v        | SDFFRQX2M | 0.100 | 0.000 |   0.510 |   19.327 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -18.817 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -18.813 | 
     | ALU/\ALU_OUT_reg[3]     | CK ^        | SDFFRQX2M | 0.266 | 0.004 |   0.004 |  -18.813 | 
     +----------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   ALU/\ALU_OUT_reg[13] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[12] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.002
- Setup                         0.476
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.326
- Arrival Time                  0.507
= Slack Time                   18.819
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |   18.819 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   18.822 | 
     | ALU/\ALU_OUT_reg[12]    | CK ^ -> Q v | SDFFRQX2M | 0.097 | 0.507 |   0.507 |   19.326 | 
     | ALU/\ALU_OUT_reg[13]    | SI v        | SDFFRQX2M | 0.097 | 0.000 |   0.507 |   19.326 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -18.819 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |  -18.817 | 
     | ALU/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M | 0.266 | 0.002 |   0.002 |  -18.817 | 
     +----------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   ALU/\ALU_OUT_reg[1] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[0] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.004
- Setup                         0.476
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.327
- Arrival Time                  0.508
= Slack Time                   18.819
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |   18.819 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   18.823 | 
     | ALU/\ALU_OUT_reg[0]     | CK ^ -> Q v | SDFFRQX2M | 0.097 | 0.508 |   0.508 |   19.327 | 
     | ALU/\ALU_OUT_reg[1]     | SI v        | SDFFRQX2M | 0.097 | 0.000 |   0.508 |   19.327 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -18.819 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -18.815 | 
     | ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX2M | 0.266 | 0.004 |   0.004 |  -18.815 | 
     +----------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   ALU/\ALU_OUT_reg[5] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[4] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.004
- Setup                         0.476
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.327
- Arrival Time                  0.507
= Slack Time                   18.820
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |   18.820 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   18.824 | 
     | ALU/\ALU_OUT_reg[4]     | CK ^ -> Q v | SDFFRQX2M | 0.097 | 0.507 |   0.507 |   19.327 | 
     | ALU/\ALU_OUT_reg[5]     | SI v        | SDFFRQX2M | 0.097 | 0.000 |   0.507 |   19.327 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -18.820 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -18.816 | 
     | ALU/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M | 0.266 | 0.004 |   0.004 |  -18.816 | 
     +----------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   ALU/\ALU_OUT_reg[2] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[1] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.004
- Setup                         0.476
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.328
- Arrival Time                  0.506
= Slack Time                   18.821
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |   18.821 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   18.825 | 
     | ALU/\ALU_OUT_reg[1]     | CK ^ -> Q v | SDFFRQX2M | 0.096 | 0.506 |   0.506 |   19.328 | 
     | ALU/\ALU_OUT_reg[2]     | SI v        | SDFFRQX2M | 0.096 | 0.000 |   0.506 |   19.328 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -18.821 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -18.817 | 
     | ALU/\ALU_OUT_reg[2]     | CK ^        | SDFFRQX2M | 0.266 | 0.004 |   0.004 |  -18.817 | 
     +----------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   ALU/\ALU_OUT_reg[7] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[6] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.003
- Setup                         0.476
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.328
- Arrival Time                  0.505
= Slack Time                   18.823
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |   18.823 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   18.826 | 
     | ALU/\ALU_OUT_reg[6]     | CK ^ -> Q v | SDFFRQX2M | 0.094 | 0.505 |   0.505 |   19.327 | 
     | ALU/\ALU_OUT_reg[7]     | SI v        | SDFFRQX2M | 0.094 | 0.000 |   0.505 |   19.328 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -18.823 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -18.819 | 
     | ALU/\ALU_OUT_reg[7]     | CK ^        | SDFFRQX2M | 0.266 | 0.003 |   0.003 |  -18.819 | 
     +----------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   ALU/\ALU_OUT_reg[12] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[11] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.003
- Setup                         0.476
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.327
- Arrival Time                  0.503
= Slack Time                   18.823
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |   18.823 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   18.826 | 
     | ALU/\ALU_OUT_reg[11]    | CK ^ -> Q v | SDFFRQX2M | 0.094 | 0.503 |   0.503 |   19.327 | 
     | ALU/\ALU_OUT_reg[12]    | SI v        | SDFFRQX2M | 0.094 | 0.000 |   0.503 |   19.327 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -18.823 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -18.821 | 
     | ALU/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M | 0.266 | 0.003 |   0.003 |  -18.821 | 
     +----------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin ALU/OUT_VALID_reg/CK 
Endpoint:   ALU/OUT_VALID_reg/SI    (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[15] /Q (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.001
- Setup                         0.475
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.325
- Arrival Time                  0.501
= Slack Time                   18.825
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |   18.825 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.001 |   18.826 | 
     | ALU/\ALU_OUT_reg[15]    | CK ^ -> Q v | SDFFRQX2M | 0.093 | 0.501 |   0.500 |   19.325 | 
     | ALU/OUT_VALID_reg       | SI v        | SDFFRQX2M | 0.093 | 0.000 |   0.501 |   19.325 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -18.825 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.001 |  -18.824 | 
     | ALU/OUT_VALID_reg       | CK ^        | SDFFRQX2M | 0.266 | 0.001 |   0.001 |  -18.824 | 
     +----------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   ALU/\ALU_OUT_reg[10] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[9] /Q   (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.003
- Setup                         0.476
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.327
- Arrival Time                  0.502
= Slack Time                   18.825
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |   18.825 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   18.828 | 
     | ALU/\ALU_OUT_reg[9]     | CK ^ -> Q v | SDFFRQX2M | 0.093 | 0.502 |   0.502 |   19.327 | 
     | ALU/\ALU_OUT_reg[10]    | SI v        | SDFFRQX2M | 0.093 | 0.000 |   0.502 |   19.327 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -18.825 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -18.822 | 
     | ALU/\ALU_OUT_reg[10]    | CK ^        | SDFFRQX2M | 0.266 | 0.003 |   0.003 |  -18.822 | 
     +----------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   ALU/\ALU_OUT_reg[4] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[3] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.004
- Setup                         0.475
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.328
- Arrival Time                  0.503
= Slack Time                   18.826
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |   18.826 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   18.830 | 
     | ALU/\ALU_OUT_reg[3]     | CK ^ -> Q v | SDFFRQX2M | 0.092 | 0.502 |   0.503 |   19.328 | 
     | ALU/\ALU_OUT_reg[4]     | SI v        | SDFFRQX2M | 0.092 | 0.000 |   0.503 |   19.328 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -18.826 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -18.822 | 
     | ALU/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M | 0.266 | 0.004 |   0.004 |  -18.822 | 
     +----------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   ALU/\ALU_OUT_reg[11] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[10] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.002
- Setup                         0.475
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.327
- Arrival Time                  0.500
= Slack Time                   18.828
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |   18.828 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   18.831 | 
     | ALU/\ALU_OUT_reg[10]    | CK ^ -> Q v | SDFFRQX2M | 0.090 | 0.499 |   0.499 |   19.327 | 
     | ALU/\ALU_OUT_reg[11]    | SI v        | SDFFRQX2M | 0.090 | 0.000 |   0.500 |   19.327 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -18.828 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -18.825 | 
     | ALU/\ALU_OUT_reg[11]    | CK ^        | SDFFRQX2M | 0.266 | 0.002 |   0.003 |  -18.825 | 
     +----------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   ALU/\ALU_OUT_reg[9] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[8] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.003
- Setup                         0.475
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.328
- Arrival Time                  0.500
= Slack Time                   18.828
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |   18.828 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   18.831 | 
     | ALU/\ALU_OUT_reg[8]     | CK ^ -> Q v | SDFFRQX2M | 0.090 | 0.500 |   0.500 |   19.328 | 
     | ALU/\ALU_OUT_reg[9]     | SI v        | SDFFRQX2M | 0.090 | 0.000 |   0.500 |   19.328 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -18.828 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -18.825 | 
     | ALU/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M | 0.266 | 0.003 |   0.003 |  -18.825 | 
     +----------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   ALU/\ALU_OUT_reg[8] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[7] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.003
- Setup                         0.474
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.329
- Arrival Time                  0.497
= Slack Time                   18.832
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |   18.832 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   18.835 | 
     | ALU/\ALU_OUT_reg[7]     | CK ^ -> Q v | SDFFRQX2M | 0.087 | 0.497 |   0.497 |   19.329 | 
     | ALU/\ALU_OUT_reg[8]     | SI v        | SDFFRQX2M | 0.087 | 0.000 |   0.497 |   19.329 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -18.832 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -18.828 | 
     | ALU/\ALU_OUT_reg[8]     | CK ^        | SDFFRQX2M | 0.266 | 0.003 |   0.003 |  -18.828 | 
     +----------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   ALU/\ALU_OUT_reg[15] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[14] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.001
- Setup                         0.474
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.327
- Arrival Time                  0.494
= Slack Time                   18.833
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |   18.833 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.001 |   18.834 | 
     | ALU/\ALU_OUT_reg[14]    | CK ^ -> Q v | SDFFRQX2M | 0.086 | 0.494 |   0.494 |   19.327 | 
     | ALU/\ALU_OUT_reg[15]    | SI v        | SDFFRQX2M | 0.086 | 0.000 |   0.494 |   19.327 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -18.833 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.001 |  -18.832 | 
     | ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M | 0.266 | 0.001 |   0.001 |  -18.832 | 
     +----------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   ALU/\ALU_OUT_reg[6] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[5] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.004
- Setup                         0.474
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.329
- Arrival Time                  0.495
= Slack Time                   18.834
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |   18.834 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   18.838 | 
     | ALU/\ALU_OUT_reg[5]     | CK ^ -> Q v | SDFFRQX2M | 0.085 | 0.495 |   0.495 |   19.329 | 
     | ALU/\ALU_OUT_reg[6]     | SI v        | SDFFRQX2M | 0.085 | 0.000 |   0.495 |   19.329 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -18.834 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -18.831 | 
     | ALU/\ALU_OUT_reg[6]     | CK ^        | SDFFRQX2M | 0.266 | 0.004 |   0.003 |  -18.831 | 
     +----------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   ALU/\ALU_OUT_reg[14] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[13] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.001
- Setup                         0.473
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.328
- Arrival Time                  0.488
= Slack Time                   18.840
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |   18.840 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |   18.842 | 
     | ALU/\ALU_OUT_reg[13]    | CK ^ -> Q v | SDFFRQX2M | 0.080 | 0.488 |   0.488 |   19.328 | 
     | ALU/\ALU_OUT_reg[14]    | SI v        | SDFFRQX2M | 0.080 | 0.000 |   0.488 |   19.328 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -18.840 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.001 |  -18.839 | 
     | ALU/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M | 0.266 | 0.001 |   0.001 |  -18.839 | 
     +----------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin CLK_DIV_1/div_clk_reg/CK 
Endpoint:   CLK_DIV_1/div_clk_reg/D    (v) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: Reg_file/\REG_reg[2][7] /Q (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.606
- Setup                         0.343
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.064
- Arrival Time                  6.020
= Slack Time                   94.043
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   94.043 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   94.064 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   94.240 | 
     | scan_clk__L3_I0         | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   94.459 | 
     | scan_clk__L4_I0         | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   94.701 | 
     | scan_clk__L5_I0         | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   94.891 | 
     | scan_clk__L6_I0         | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   95.049 | 
     | U0_mux2X1/U1            | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   95.376 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   95.506 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^  | CLKINVX40M | 0.203 | 0.148 |   1.611 |   95.654 | 
     | Reg_file/\REG_reg[2][7] | CK ^ -> Q ^ | SDFFSQX2M  | 0.609 | 0.758 |   2.369 |   96.412 | 
     | CLK_DIV_MUX/U20         | A ^ -> Y v  | INVX2M     | 0.132 | 0.113 |   2.482 |   96.525 | 
     | CLK_DIV_MUX/U13         | D v -> Y ^  | NAND4BX1M  | 0.215 | 0.165 |   2.646 |   96.690 | 
     | CLK_DIV_MUX/U11         | A ^ -> Y v  | NOR3X2M    | 0.248 | 0.124 |   2.770 |   96.813 | 
     | CLK_DIV_1/U12           | B v -> Y v  | OR2X2M     | 0.082 | 0.238 |   3.008 |   97.052 | 
     | CLK_DIV_1/U40           | A v -> Y v  | OR2X1M     | 0.116 | 0.254 |   3.262 |   97.305 | 
     | CLK_DIV_1/U42           | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   3.528 |   97.571 | 
     | CLK_DIV_1/U44           | A v -> Y v  | OR2X1M     | 0.148 | 0.291 |   3.819 |   97.863 | 
     | CLK_DIV_1/U47           | C v -> Y ^  | NOR3X1M    | 0.419 | 0.323 |   4.142 |   98.186 | 
     | CLK_DIV_1/U49           | AN ^ -> Y ^ | NAND2BX1M  | 0.111 | 0.189 |   4.331 |   98.375 | 
     | CLK_DIV_1/U59           | A ^ -> Y v  | CLKXOR2X2M | 0.101 | 0.225 |   4.556 |   98.600 | 
     | CLK_DIV_1/U60           | D v -> Y ^  | NOR4X1M    | 0.335 | 0.298 |   4.854 |   98.898 | 
     | CLK_DIV_1/U61           | D ^ -> Y ^  | AND4X1M    | 0.173 | 0.315 |   5.169 |   99.213 | 
     | CLK_DIV_1/U20           | B0 ^ -> Y ^ | AO2B2X2M   | 0.088 | 0.197 |   5.366 |   99.409 | 
     | CLK_DIV_1/U19           | B ^ -> Y v  | NAND2X2M   | 0.126 | 0.084 |   5.450 |   99.493 | 
     | CLK_DIV_1/U7            | A v -> Y ^  | INVX2M     | 0.064 | 0.070 |   5.520 |   99.563 | 
     | CLK_DIV_1/U6            | B0 ^ -> Y v | AOI2B1X1M  | 0.169 | 0.070 |   5.590 |   99.633 | 
     | CLK_DIV_1/U24           | A v -> Y ^  | NOR2X2M    | 0.152 | 0.126 |   5.715 |   99.759 | 
     | CLK_DIV_1/U23           | B ^ -> Y v  | CLKXOR2X2M | 0.083 | 0.305 |   6.020 |  100.064 | 
     | CLK_DIV_1/div_clk_reg   | D v         | SDFFRQX2M  | 0.083 | 0.000 |   6.020 |  100.064 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | scan_clk ^ |            | 0.000 |       |   0.000 |  -94.043 | 
     | scan_clk__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -94.023 | 
     | scan_clk__L2_I0       | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -93.846 | 
     | U1_mux2X1/U1          | B ^ -> Y ^ | MX2X2M     | 0.413 | 0.404 |   0.601 |  -93.442 | 
     | CLK_DIV_1/div_clk_reg | CK ^       | SDFFRQX2M  | 0.413 | 0.005 |   0.606 |  -93.437 | 
     +--------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin CLK_DIV_2/div_clk_reg/CK 
Endpoint:   CLK_DIV_2/div_clk_reg/D    (v) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: Reg_file/\REG_reg[3][1] /Q (v) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.606
- Setup                         0.342
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.065
- Arrival Time                  5.401
= Slack Time                   94.663
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   94.663 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   94.684 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   94.860 | 
     | scan_clk__L3_I0         | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   95.079 | 
     | scan_clk__L4_I0         | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   95.321 | 
     | scan_clk__L5_I0         | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   95.511 | 
     | scan_clk__L6_I0         | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   95.669 | 
     | U0_mux2X1/U1            | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   95.996 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.126 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^  | CLKINVX40M | 0.203 | 0.148 |   1.611 |   96.274 | 
     | Reg_file/\REG_reg[3][1] | CK ^ -> Q v | SDFFRQX2M  | 0.207 | 0.608 |   2.219 |   96.882 | 
     | CLK_DIV_2/U17           | B v -> Y v  | OR2X2M     | 0.078 | 0.229 |   2.447 |   97.111 | 
     | CLK_DIV_2/U40           | A v -> Y v  | OR2X1M     | 0.116 | 0.253 |   2.700 |   97.363 | 
     | CLK_DIV_2/U42           | A v -> Y v  | OR2X1M     | 0.123 | 0.268 |   2.968 |   97.632 | 
     | CLK_DIV_2/U44           | A v -> Y v  | OR2X1M     | 0.154 | 0.298 |   3.266 |   97.929 | 
     | CLK_DIV_2/U47           | C v -> Y ^  | NOR3X1M    | 0.418 | 0.323 |   3.589 |   98.253 | 
     | CLK_DIV_2/U49           | AN ^ -> Y ^ | NAND2BX1M  | 0.117 | 0.190 |   3.780 |   98.443 | 
     | CLK_DIV_2/U59           | A ^ -> Y v  | CLKXOR2X2M | 0.094 | 0.220 |   4.000 |   98.663 | 
     | CLK_DIV_2/U60           | D v -> Y ^  | NOR4X1M    | 0.305 | 0.279 |   4.279 |   98.942 | 
     | CLK_DIV_2/U61           | D ^ -> Y ^  | AND4X1M    | 0.152 | 0.297 |   4.575 |   99.239 | 
     | CLK_DIV_2/U19           | B0 ^ -> Y ^ | AO2B2X2M   | 0.084 | 0.188 |   4.763 |   99.426 | 
     | CLK_DIV_2/U18           | B ^ -> Y v  | NAND2X2M   | 0.113 | 0.084 |   4.847 |   99.510 | 
     | CLK_DIV_2/U12           | A v -> Y ^  | INVX2M     | 0.059 | 0.065 |   4.912 |   99.576 | 
     | CLK_DIV_2/U7            | B0 ^ -> Y v | AOI2B1X1M  | 0.161 | 0.066 |   4.978 |   99.641 | 
     | CLK_DIV_2/U29           | A v -> Y ^  | NOR2X2M    | 0.152 | 0.122 |   5.100 |   99.764 | 
     | CLK_DIV_2/U28           | B ^ -> Y v  | CLKXOR2X2M | 0.079 | 0.301 |   5.401 |  100.065 | 
     | CLK_DIV_2/div_clk_reg   | D v         | SDFFRQX2M  | 0.079 | 0.000 |   5.401 |  100.065 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | scan_clk ^ |            | 0.000 |       |   0.000 |  -94.663 | 
     | scan_clk__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -94.643 | 
     | scan_clk__L2_I0       | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -94.466 | 
     | U1_mux2X1/U1          | B ^ -> Y ^ | MX2X2M     | 0.413 | 0.404 |   0.601 |  -94.062 | 
     | CLK_DIV_2/div_clk_reg | CK ^       | SDFFRQX2M  | 0.413 | 0.005 |   0.606 |  -94.057 | 
     +--------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin CLK_DIV_1/\counter_reg[0] /CK 
Endpoint:   CLK_DIV_1/\counter_reg[0] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][7] /Q   (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.642
- Setup                         0.409
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.033
- Arrival Time                  6.257
= Slack Time                   94.776
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   94.776 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   94.796 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   94.973 | 
     | scan_clk__L3_I0           | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   95.191 | 
     | scan_clk__L4_I0           | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   95.433 | 
     | scan_clk__L5_I0           | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   95.623 | 
     | scan_clk__L6_I0           | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   95.782 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.109 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.239 | 
     | REF_SCAN_CLK__L2_I1       | A v -> Y ^  | CLKINVX40M | 0.203 | 0.148 |   1.611 |   96.387 | 
     | Reg_file/\REG_reg[2][7]   | CK ^ -> Q ^ | SDFFSQX2M  | 0.609 | 0.758 |   2.369 |   97.144 | 
     | CLK_DIV_MUX/U20           | A ^ -> Y v  | INVX2M     | 0.132 | 0.113 |   2.482 |   97.258 | 
     | CLK_DIV_MUX/U13           | D v -> Y ^  | NAND4BX1M  | 0.215 | 0.165 |   2.646 |   97.422 | 
     | CLK_DIV_MUX/U11           | A ^ -> Y v  | NOR3X2M    | 0.248 | 0.124 |   2.770 |   97.546 | 
     | CLK_DIV_1/U12             | B v -> Y v  | OR2X2M     | 0.082 | 0.238 |   3.008 |   97.784 | 
     | CLK_DIV_1/U40             | A v -> Y v  | OR2X1M     | 0.116 | 0.254 |   3.262 |   98.038 | 
     | CLK_DIV_1/U42             | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   3.528 |   98.304 | 
     | CLK_DIV_1/U44             | A v -> Y v  | OR2X1M     | 0.148 | 0.291 |   3.819 |   98.595 | 
     | CLK_DIV_1/U47             | C v -> Y ^  | NOR3X1M    | 0.419 | 0.323 |   4.142 |   98.918 | 
     | CLK_DIV_1/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.111 | 0.189 |   4.331 |   99.107 | 
     | CLK_DIV_1/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.101 | 0.225 |   4.556 |   99.332 | 
     | CLK_DIV_1/U60             | D v -> Y ^  | NOR4X1M    | 0.335 | 0.298 |   4.854 |   99.630 | 
     | CLK_DIV_1/U61             | D ^ -> Y ^  | AND4X1M    | 0.173 | 0.315 |   5.169 |   99.945 | 
     | CLK_DIV_1/U20             | B0 ^ -> Y ^ | AO2B2X2M   | 0.088 | 0.197 |   5.366 |  100.142 | 
     | CLK_DIV_1/U19             | B ^ -> Y v  | NAND2X2M   | 0.126 | 0.084 |   5.450 |  100.225 | 
     | CLK_DIV_1/U7              | A v -> Y ^  | INVX2M     | 0.064 | 0.070 |   5.520 |  100.296 | 
     | CLK_DIV_1/U6              | B0 ^ -> Y v | AOI2B1X1M  | 0.169 | 0.070 |   5.590 |  100.365 | 
     | CLK_DIV_1/U5              | AN v -> Y v | NOR2BX2M   | 0.151 | 0.219 |   5.809 |  100.584 | 
     | CLK_DIV_1/U32             | B1 v -> Y v | AO22X1M    | 0.131 | 0.448 |   6.257 |  101.033 | 
     | CLK_DIV_1/\counter_reg[0] | D v         | SDFFRQX2M  | 0.131 | 0.000 |   6.257 |  101.033 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -94.776 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -94.755 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -94.579 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.413 | 0.404 |   0.601 |  -94.175 | 
     | UART_SCAN_CLK__L1_I1      | A ^ -> Y ^ | CLKBUFX1M  | 0.223 | 0.254 |   0.856 |  -93.920 | 
     | UART_SCAN_CLK__L2_I1      | A ^ -> Y v | INVXLM     | 0.201 | 0.178 |   1.033 |  -93.743 | 
     | UART_SCAN_CLK__L3_I1      | A v -> Y ^ | INVXLM     | 0.412 | 0.294 |   1.327 |  -93.449 | 
     | UART_SCAN_CLK__L4_I1      | A ^ -> Y ^ | CLKBUFX40M | 0.079 | 0.201 |   1.529 |  -93.247 | 
     | UART_SCAN_CLK__L5_I0      | A ^ -> Y v | CLKINVX40M | 0.038 | 0.059 |   1.587 |  -93.188 | 
     | UART_SCAN_CLK__L6_I0      | A v -> Y ^ | CLKINVX32M | 0.064 | 0.051 |   1.639 |  -93.137 | 
     | CLK_DIV_1/\counter_reg[0] | CK ^       | SDFFRQX2M  | 0.064 | 0.003 |   1.642 |  -93.134 | 
     +------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin CLK_DIV_1/\counter_reg[6] /CK 
Endpoint:   CLK_DIV_1/\counter_reg[6] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][7] /Q   (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.643
- Setup                         0.408
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.036
- Arrival Time                  6.251
= Slack Time                   94.785
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   94.785 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   94.805 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   94.982 | 
     | scan_clk__L3_I0           | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   95.200 | 
     | scan_clk__L4_I0           | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   95.443 | 
     | scan_clk__L5_I0           | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   95.632 | 
     | scan_clk__L6_I0           | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   95.791 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.118 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.248 | 
     | REF_SCAN_CLK__L2_I1       | A v -> Y ^  | CLKINVX40M | 0.203 | 0.148 |   1.611 |   96.396 | 
     | Reg_file/\REG_reg[2][7]   | CK ^ -> Q ^ | SDFFSQX2M  | 0.609 | 0.758 |   2.369 |   97.154 | 
     | CLK_DIV_MUX/U20           | A ^ -> Y v  | INVX2M     | 0.132 | 0.113 |   2.482 |   97.267 | 
     | CLK_DIV_MUX/U13           | D v -> Y ^  | NAND4BX1M  | 0.215 | 0.165 |   2.646 |   97.431 | 
     | CLK_DIV_MUX/U11           | A ^ -> Y v  | NOR3X2M    | 0.248 | 0.124 |   2.770 |   97.555 | 
     | CLK_DIV_1/U12             | B v -> Y v  | OR2X2M     | 0.082 | 0.238 |   3.008 |   97.793 | 
     | CLK_DIV_1/U40             | A v -> Y v  | OR2X1M     | 0.116 | 0.254 |   3.262 |   98.047 | 
     | CLK_DIV_1/U42             | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   3.528 |   98.313 | 
     | CLK_DIV_1/U44             | A v -> Y v  | OR2X1M     | 0.148 | 0.291 |   3.819 |   98.604 | 
     | CLK_DIV_1/U47             | C v -> Y ^  | NOR3X1M    | 0.419 | 0.323 |   4.142 |   98.927 | 
     | CLK_DIV_1/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.111 | 0.189 |   4.331 |   99.116 | 
     | CLK_DIV_1/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.101 | 0.225 |   4.556 |   99.341 | 
     | CLK_DIV_1/U60             | D v -> Y ^  | NOR4X1M    | 0.335 | 0.298 |   4.854 |   99.639 | 
     | CLK_DIV_1/U61             | D ^ -> Y ^  | AND4X1M    | 0.173 | 0.315 |   5.169 |   99.954 | 
     | CLK_DIV_1/U20             | B0 ^ -> Y ^ | AO2B2X2M   | 0.088 | 0.197 |   5.366 |  100.151 | 
     | CLK_DIV_1/U19             | B ^ -> Y v  | NAND2X2M   | 0.126 | 0.084 |   5.450 |  100.235 | 
     | CLK_DIV_1/U7              | A v -> Y ^  | INVX2M     | 0.064 | 0.070 |   5.520 |  100.305 | 
     | CLK_DIV_1/U6              | B0 ^ -> Y v | AOI2B1X1M  | 0.169 | 0.070 |   5.590 |  100.375 | 
     | CLK_DIV_1/U5              | AN v -> Y v | NOR2BX2M   | 0.151 | 0.219 |   5.809 |  100.594 | 
     | CLK_DIV_1/U26             | B1 v -> Y v | AO22X1M    | 0.125 | 0.442 |   6.250 |  101.035 | 
     | CLK_DIV_1/\counter_reg[6] | D v         | SDFFRQX2M  | 0.125 | 0.000 |   6.251 |  101.036 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -94.785 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -94.765 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -94.588 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.413 | 0.404 |   0.601 |  -94.184 | 
     | UART_SCAN_CLK__L1_I1      | A ^ -> Y ^ | CLKBUFX1M  | 0.223 | 0.254 |   0.856 |  -93.929 | 
     | UART_SCAN_CLK__L2_I1      | A ^ -> Y v | INVXLM     | 0.201 | 0.178 |   1.033 |  -93.752 | 
     | UART_SCAN_CLK__L3_I1      | A v -> Y ^ | INVXLM     | 0.412 | 0.294 |   1.327 |  -93.458 | 
     | UART_SCAN_CLK__L4_I1      | A ^ -> Y ^ | CLKBUFX40M | 0.079 | 0.201 |   1.529 |  -93.256 | 
     | UART_SCAN_CLK__L5_I0      | A ^ -> Y v | CLKINVX40M | 0.038 | 0.059 |   1.587 |  -93.198 | 
     | UART_SCAN_CLK__L6_I0      | A v -> Y ^ | CLKINVX32M | 0.064 | 0.051 |   1.639 |  -93.146 | 
     | CLK_DIV_1/\counter_reg[6] | CK ^       | SDFFRQX2M  | 0.064 | 0.005 |   1.643 |  -93.142 | 
     +------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin CLK_DIV_1/\counter_reg[4] /CK 
Endpoint:   CLK_DIV_1/\counter_reg[4] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][7] /Q   (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.643
- Setup                         0.408
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.036
- Arrival Time                  6.250
= Slack Time                   94.786
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   94.786 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   94.806 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   94.983 | 
     | scan_clk__L3_I0           | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   95.201 | 
     | scan_clk__L4_I0           | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   95.444 | 
     | scan_clk__L5_I0           | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   95.633 | 
     | scan_clk__L6_I0           | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   95.792 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.119 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.249 | 
     | REF_SCAN_CLK__L2_I1       | A v -> Y ^  | CLKINVX40M | 0.203 | 0.148 |   1.611 |   96.397 | 
     | Reg_file/\REG_reg[2][7]   | CK ^ -> Q ^ | SDFFSQX2M  | 0.609 | 0.758 |   2.369 |   97.155 | 
     | CLK_DIV_MUX/U20           | A ^ -> Y v  | INVX2M     | 0.132 | 0.113 |   2.482 |   97.268 | 
     | CLK_DIV_MUX/U13           | D v -> Y ^  | NAND4BX1M  | 0.215 | 0.165 |   2.646 |   97.432 | 
     | CLK_DIV_MUX/U11           | A ^ -> Y v  | NOR3X2M    | 0.248 | 0.124 |   2.770 |   97.556 | 
     | CLK_DIV_1/U12             | B v -> Y v  | OR2X2M     | 0.082 | 0.238 |   3.008 |   97.794 | 
     | CLK_DIV_1/U40             | A v -> Y v  | OR2X1M     | 0.116 | 0.254 |   3.262 |   98.048 | 
     | CLK_DIV_1/U42             | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   3.528 |   98.314 | 
     | CLK_DIV_1/U44             | A v -> Y v  | OR2X1M     | 0.148 | 0.291 |   3.819 |   98.605 | 
     | CLK_DIV_1/U47             | C v -> Y ^  | NOR3X1M    | 0.419 | 0.323 |   4.142 |   98.928 | 
     | CLK_DIV_1/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.111 | 0.189 |   4.331 |   99.117 | 
     | CLK_DIV_1/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.101 | 0.225 |   4.556 |   99.342 | 
     | CLK_DIV_1/U60             | D v -> Y ^  | NOR4X1M    | 0.335 | 0.298 |   4.854 |   99.640 | 
     | CLK_DIV_1/U61             | D ^ -> Y ^  | AND4X1M    | 0.173 | 0.315 |   5.169 |   99.955 | 
     | CLK_DIV_1/U20             | B0 ^ -> Y ^ | AO2B2X2M   | 0.088 | 0.197 |   5.366 |  100.152 | 
     | CLK_DIV_1/U19             | B ^ -> Y v  | NAND2X2M   | 0.126 | 0.084 |   5.450 |  100.236 | 
     | CLK_DIV_1/U7              | A v -> Y ^  | INVX2M     | 0.064 | 0.070 |   5.520 |  100.306 | 
     | CLK_DIV_1/U6              | B0 ^ -> Y v | AOI2B1X1M  | 0.169 | 0.070 |   5.590 |  100.376 | 
     | CLK_DIV_1/U5              | AN v -> Y v | NOR2BX2M   | 0.151 | 0.219 |   5.809 |  100.595 | 
     | CLK_DIV_1/U28             | B1 v -> Y v | AO22X1M    | 0.124 | 0.441 |   6.250 |  101.036 | 
     | CLK_DIV_1/\counter_reg[4] | D v         | SDFFRQX2M  | 0.124 | 0.000 |   6.250 |  101.036 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -94.786 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -94.766 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -94.589 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.413 | 0.404 |   0.601 |  -94.185 | 
     | UART_SCAN_CLK__L1_I1      | A ^ -> Y ^ | CLKBUFX1M  | 0.223 | 0.254 |   0.856 |  -93.930 | 
     | UART_SCAN_CLK__L2_I1      | A ^ -> Y v | INVXLM     | 0.201 | 0.178 |   1.033 |  -93.753 | 
     | UART_SCAN_CLK__L3_I1      | A v -> Y ^ | INVXLM     | 0.412 | 0.294 |   1.327 |  -93.459 | 
     | UART_SCAN_CLK__L4_I1      | A ^ -> Y ^ | CLKBUFX40M | 0.079 | 0.201 |   1.529 |  -93.257 | 
     | UART_SCAN_CLK__L5_I0      | A ^ -> Y v | CLKINVX40M | 0.038 | 0.059 |   1.587 |  -93.199 | 
     | UART_SCAN_CLK__L6_I0      | A v -> Y ^ | CLKINVX32M | 0.064 | 0.051 |   1.639 |  -93.147 | 
     | CLK_DIV_1/\counter_reg[4] | CK ^       | SDFFRQX2M  | 0.064 | 0.005 |   1.644 |  -93.143 | 
     +------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin CLK_DIV_1/\counter_reg[5] /CK 
Endpoint:   CLK_DIV_1/\counter_reg[5] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][7] /Q   (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.643
- Setup                         0.405
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.039
- Arrival Time                  6.233
= Slack Time                   94.805
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   94.805 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   94.826 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.002 | 
     | scan_clk__L3_I0           | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   95.221 | 
     | scan_clk__L4_I0           | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   95.463 | 
     | scan_clk__L5_I0           | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   95.653 | 
     | scan_clk__L6_I0           | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   95.811 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.138 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.268 | 
     | REF_SCAN_CLK__L2_I1       | A v -> Y ^  | CLKINVX40M | 0.203 | 0.148 |   1.611 |   96.416 | 
     | Reg_file/\REG_reg[2][7]   | CK ^ -> Q ^ | SDFFSQX2M  | 0.609 | 0.758 |   2.369 |   97.174 | 
     | CLK_DIV_MUX/U20           | A ^ -> Y v  | INVX2M     | 0.132 | 0.113 |   2.482 |   97.287 | 
     | CLK_DIV_MUX/U13           | D v -> Y ^  | NAND4BX1M  | 0.215 | 0.165 |   2.646 |   97.452 | 
     | CLK_DIV_MUX/U11           | A ^ -> Y v  | NOR3X2M    | 0.248 | 0.124 |   2.770 |   97.575 | 
     | CLK_DIV_1/U12             | B v -> Y v  | OR2X2M     | 0.082 | 0.238 |   3.008 |   97.813 | 
     | CLK_DIV_1/U40             | A v -> Y v  | OR2X1M     | 0.116 | 0.254 |   3.262 |   98.067 | 
     | CLK_DIV_1/U42             | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   3.528 |   98.333 | 
     | CLK_DIV_1/U44             | A v -> Y v  | OR2X1M     | 0.148 | 0.291 |   3.819 |   98.624 | 
     | CLK_DIV_1/U47             | C v -> Y ^  | NOR3X1M    | 0.419 | 0.323 |   4.142 |   98.947 | 
     | CLK_DIV_1/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.111 | 0.189 |   4.331 |   99.136 | 
     | CLK_DIV_1/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.101 | 0.225 |   4.556 |   99.362 | 
     | CLK_DIV_1/U60             | D v -> Y ^  | NOR4X1M    | 0.335 | 0.298 |   4.854 |   99.660 | 
     | CLK_DIV_1/U61             | D ^ -> Y ^  | AND4X1M    | 0.173 | 0.315 |   5.169 |   99.974 | 
     | CLK_DIV_1/U20             | B0 ^ -> Y ^ | AO2B2X2M   | 0.088 | 0.197 |   5.366 |  100.171 | 
     | CLK_DIV_1/U19             | B ^ -> Y v  | NAND2X2M   | 0.126 | 0.084 |   5.450 |  100.255 | 
     | CLK_DIV_1/U7              | A v -> Y ^  | INVX2M     | 0.064 | 0.070 |   5.520 |  100.325 | 
     | CLK_DIV_1/U6              | B0 ^ -> Y v | AOI2B1X1M  | 0.169 | 0.070 |   5.590 |  100.395 | 
     | CLK_DIV_1/U5              | AN v -> Y v | NOR2BX2M   | 0.151 | 0.219 |   5.808 |  100.614 | 
     | CLK_DIV_1/U27             | B1 v -> Y v | AO22X1M    | 0.110 | 0.425 |   6.233 |  101.039 | 
     | CLK_DIV_1/\counter_reg[5] | D v         | SDFFRQX2M  | 0.110 | 0.000 |   6.233 |  101.039 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -94.805 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -94.785 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -94.608 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.413 | 0.404 |   0.601 |  -94.204 | 
     | UART_SCAN_CLK__L1_I1      | A ^ -> Y ^ | CLKBUFX1M  | 0.223 | 0.254 |   0.856 |  -93.950 | 
     | UART_SCAN_CLK__L2_I1      | A ^ -> Y v | INVXLM     | 0.201 | 0.178 |   1.033 |  -93.772 | 
     | UART_SCAN_CLK__L3_I1      | A v -> Y ^ | INVXLM     | 0.412 | 0.294 |   1.327 |  -93.478 | 
     | UART_SCAN_CLK__L4_I1      | A ^ -> Y ^ | CLKBUFX40M | 0.079 | 0.201 |   1.529 |  -93.277 | 
     | UART_SCAN_CLK__L5_I0      | A ^ -> Y v | CLKINVX40M | 0.038 | 0.059 |   1.587 |  -93.218 | 
     | UART_SCAN_CLK__L6_I0      | A v -> Y ^ | CLKINVX32M | 0.064 | 0.051 |   1.639 |  -93.167 | 
     | CLK_DIV_1/\counter_reg[5] | CK ^       | SDFFRQX2M  | 0.064 | 0.005 |   1.643 |  -93.162 | 
     +------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin CLK_DIV_1/\counter_reg[1] /CK 
Endpoint:   CLK_DIV_1/\counter_reg[1] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][7] /Q   (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.643
- Setup                         0.404
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.039
- Arrival Time                  6.230
= Slack Time                   94.808
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   94.808 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   94.829 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.005 | 
     | scan_clk__L3_I0           | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   95.224 | 
     | scan_clk__L4_I0           | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   95.466 | 
     | scan_clk__L5_I0           | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   95.656 | 
     | scan_clk__L6_I0           | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   95.814 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.141 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.271 | 
     | REF_SCAN_CLK__L2_I1       | A v -> Y ^  | CLKINVX40M | 0.203 | 0.148 |   1.611 |   96.419 | 
     | Reg_file/\REG_reg[2][7]   | CK ^ -> Q ^ | SDFFSQX2M  | 0.609 | 0.758 |   2.369 |   97.177 | 
     | CLK_DIV_MUX/U20           | A ^ -> Y v  | INVX2M     | 0.132 | 0.113 |   2.482 |   97.290 | 
     | CLK_DIV_MUX/U13           | D v -> Y ^  | NAND4BX1M  | 0.215 | 0.165 |   2.646 |   97.454 | 
     | CLK_DIV_MUX/U11           | A ^ -> Y v  | NOR3X2M    | 0.248 | 0.124 |   2.770 |   97.578 | 
     | CLK_DIV_1/U12             | B v -> Y v  | OR2X2M     | 0.082 | 0.238 |   3.008 |   97.816 | 
     | CLK_DIV_1/U40             | A v -> Y v  | OR2X1M     | 0.116 | 0.254 |   3.262 |   98.070 | 
     | CLK_DIV_1/U42             | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   3.528 |   98.336 | 
     | CLK_DIV_1/U44             | A v -> Y v  | OR2X1M     | 0.148 | 0.291 |   3.819 |   98.627 | 
     | CLK_DIV_1/U47             | C v -> Y ^  | NOR3X1M    | 0.419 | 0.323 |   4.142 |   98.950 | 
     | CLK_DIV_1/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.111 | 0.189 |   4.331 |   99.139 | 
     | CLK_DIV_1/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.101 | 0.225 |   4.556 |   99.365 | 
     | CLK_DIV_1/U60             | D v -> Y ^  | NOR4X1M    | 0.335 | 0.298 |   4.854 |   99.662 | 
     | CLK_DIV_1/U61             | D ^ -> Y ^  | AND4X1M    | 0.173 | 0.315 |   5.169 |   99.977 | 
     | CLK_DIV_1/U20             | B0 ^ -> Y ^ | AO2B2X2M   | 0.088 | 0.197 |   5.366 |  100.174 | 
     | CLK_DIV_1/U19             | B ^ -> Y v  | NAND2X2M   | 0.126 | 0.084 |   5.450 |  100.258 | 
     | CLK_DIV_1/U7              | A v -> Y ^  | INVX2M     | 0.064 | 0.070 |   5.520 |  100.328 | 
     | CLK_DIV_1/U6              | B0 ^ -> Y v | AOI2B1X1M  | 0.169 | 0.070 |   5.590 |  100.398 | 
     | CLK_DIV_1/U5              | AN v -> Y v | NOR2BX2M   | 0.151 | 0.219 |   5.809 |  100.617 | 
     | CLK_DIV_1/U31             | B1 v -> Y v | AO22X1M    | 0.107 | 0.422 |   6.230 |  101.039 | 
     | CLK_DIV_1/\counter_reg[1] | D v         | SDFFRQX2M  | 0.107 | 0.000 |   6.230 |  101.039 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -94.808 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -94.788 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -94.611 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.413 | 0.404 |   0.601 |  -94.207 | 
     | UART_SCAN_CLK__L1_I1      | A ^ -> Y ^ | CLKBUFX1M  | 0.223 | 0.254 |   0.856 |  -93.953 | 
     | UART_SCAN_CLK__L2_I1      | A ^ -> Y v | INVXLM     | 0.201 | 0.178 |   1.033 |  -93.775 | 
     | UART_SCAN_CLK__L3_I1      | A v -> Y ^ | INVXLM     | 0.412 | 0.294 |   1.327 |  -93.481 | 
     | UART_SCAN_CLK__L4_I1      | A ^ -> Y ^ | CLKBUFX40M | 0.079 | 0.201 |   1.529 |  -93.279 | 
     | UART_SCAN_CLK__L5_I0      | A ^ -> Y v | CLKINVX40M | 0.038 | 0.059 |   1.587 |  -93.221 | 
     | UART_SCAN_CLK__L6_I0      | A v -> Y ^ | CLKINVX32M | 0.064 | 0.051 |   1.639 |  -93.169 | 
     | CLK_DIV_1/\counter_reg[1] | CK ^       | SDFFRQX2M  | 0.064 | 0.004 |   1.643 |  -93.165 | 
     +------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin CLK_DIV_1/\counter_reg[3] /CK 
Endpoint:   CLK_DIV_1/\counter_reg[3] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][7] /Q   (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.643
- Setup                         0.404
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.039
- Arrival Time                  6.230
= Slack Time                   94.809
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   94.809 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   94.829 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.006 | 
     | scan_clk__L3_I0           | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   95.224 | 
     | scan_clk__L4_I0           | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   95.467 | 
     | scan_clk__L5_I0           | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   95.656 | 
     | scan_clk__L6_I0           | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   95.815 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.142 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.272 | 
     | REF_SCAN_CLK__L2_I1       | A v -> Y ^  | CLKINVX40M | 0.203 | 0.148 |   1.611 |   96.420 | 
     | Reg_file/\REG_reg[2][7]   | CK ^ -> Q ^ | SDFFSQX2M  | 0.609 | 0.758 |   2.369 |   97.178 | 
     | CLK_DIV_MUX/U20           | A ^ -> Y v  | INVX2M     | 0.132 | 0.113 |   2.482 |   97.291 | 
     | CLK_DIV_MUX/U13           | D v -> Y ^  | NAND4BX1M  | 0.215 | 0.165 |   2.646 |   97.455 | 
     | CLK_DIV_MUX/U11           | A ^ -> Y v  | NOR3X2M    | 0.248 | 0.124 |   2.770 |   97.579 | 
     | CLK_DIV_1/U12             | B v -> Y v  | OR2X2M     | 0.082 | 0.238 |   3.008 |   97.817 | 
     | CLK_DIV_1/U40             | A v -> Y v  | OR2X1M     | 0.116 | 0.254 |   3.262 |   98.071 | 
     | CLK_DIV_1/U42             | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   3.528 |   98.337 | 
     | CLK_DIV_1/U44             | A v -> Y v  | OR2X1M     | 0.148 | 0.291 |   3.819 |   98.628 | 
     | CLK_DIV_1/U47             | C v -> Y ^  | NOR3X1M    | 0.419 | 0.323 |   4.142 |   98.951 | 
     | CLK_DIV_1/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.111 | 0.189 |   4.331 |   99.140 | 
     | CLK_DIV_1/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.101 | 0.225 |   4.556 |   99.365 | 
     | CLK_DIV_1/U60             | D v -> Y ^  | NOR4X1M    | 0.335 | 0.298 |   4.854 |   99.663 | 
     | CLK_DIV_1/U61             | D ^ -> Y ^  | AND4X1M    | 0.173 | 0.315 |   5.169 |   99.978 | 
     | CLK_DIV_1/U20             | B0 ^ -> Y ^ | AO2B2X2M   | 0.088 | 0.197 |   5.366 |  100.175 | 
     | CLK_DIV_1/U19             | B ^ -> Y v  | NAND2X2M   | 0.126 | 0.084 |   5.450 |  100.259 | 
     | CLK_DIV_1/U7              | A v -> Y ^  | INVX2M     | 0.064 | 0.070 |   5.520 |  100.329 | 
     | CLK_DIV_1/U6              | B0 ^ -> Y v | AOI2B1X1M  | 0.169 | 0.070 |   5.590 |  100.399 | 
     | CLK_DIV_1/U5              | AN v -> Y v | NOR2BX2M   | 0.151 | 0.219 |   5.808 |  100.618 | 
     | CLK_DIV_1/U29             | B1 v -> Y v | AO22X1M    | 0.107 | 0.421 |   6.230 |  101.039 | 
     | CLK_DIV_1/\counter_reg[3] | D v         | SDFFRQX2M  | 0.107 | 0.000 |   6.230 |  101.039 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -94.809 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -94.789 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -94.612 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.413 | 0.404 |   0.601 |  -94.208 | 
     | UART_SCAN_CLK__L1_I1      | A ^ -> Y ^ | CLKBUFX1M  | 0.223 | 0.254 |   0.856 |  -93.953 | 
     | UART_SCAN_CLK__L2_I1      | A ^ -> Y v | INVXLM     | 0.201 | 0.178 |   1.033 |  -93.776 | 
     | UART_SCAN_CLK__L3_I1      | A v -> Y ^ | INVXLM     | 0.412 | 0.294 |   1.327 |  -93.482 | 
     | UART_SCAN_CLK__L4_I1      | A ^ -> Y ^ | CLKBUFX40M | 0.079 | 0.201 |   1.529 |  -93.280 | 
     | UART_SCAN_CLK__L5_I0      | A ^ -> Y v | CLKINVX40M | 0.038 | 0.059 |   1.587 |  -93.222 | 
     | UART_SCAN_CLK__L6_I0      | A v -> Y ^ | CLKINVX32M | 0.064 | 0.051 |   1.639 |  -93.170 | 
     | CLK_DIV_1/\counter_reg[3] | CK ^       | SDFFRQX2M  | 0.064 | 0.004 |   1.643 |  -93.166 | 
     +------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin CLK_DIV_1/\counter_reg[7] /CK 
Endpoint:   CLK_DIV_1/\counter_reg[7] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][7] /Q   (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.643
- Setup                         0.404
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.039
- Arrival Time                  6.230
= Slack Time                   94.809
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   94.809 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   94.830 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.006 | 
     | scan_clk__L3_I0           | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   95.225 | 
     | scan_clk__L4_I0           | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   95.467 | 
     | scan_clk__L5_I0           | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   95.657 | 
     | scan_clk__L6_I0           | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   95.815 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.142 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.272 | 
     | REF_SCAN_CLK__L2_I1       | A v -> Y ^  | CLKINVX40M | 0.203 | 0.148 |   1.611 |   96.420 | 
     | Reg_file/\REG_reg[2][7]   | CK ^ -> Q ^ | SDFFSQX2M  | 0.609 | 0.758 |   2.369 |   97.178 | 
     | CLK_DIV_MUX/U20           | A ^ -> Y v  | INVX2M     | 0.132 | 0.113 |   2.482 |   97.291 | 
     | CLK_DIV_MUX/U13           | D v -> Y ^  | NAND4BX1M  | 0.215 | 0.165 |   2.646 |   97.456 | 
     | CLK_DIV_MUX/U11           | A ^ -> Y v  | NOR3X2M    | 0.248 | 0.124 |   2.770 |   97.579 | 
     | CLK_DIV_1/U12             | B v -> Y v  | OR2X2M     | 0.082 | 0.238 |   3.008 |   97.818 | 
     | CLK_DIV_1/U40             | A v -> Y v  | OR2X1M     | 0.116 | 0.254 |   3.262 |   98.071 | 
     | CLK_DIV_1/U42             | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   3.528 |   98.337 | 
     | CLK_DIV_1/U44             | A v -> Y v  | OR2X1M     | 0.148 | 0.291 |   3.819 |   98.629 | 
     | CLK_DIV_1/U47             | C v -> Y ^  | NOR3X1M    | 0.419 | 0.323 |   4.142 |   98.951 | 
     | CLK_DIV_1/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.111 | 0.189 |   4.331 |   99.140 | 
     | CLK_DIV_1/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.101 | 0.225 |   4.556 |   99.366 | 
     | CLK_DIV_1/U60             | D v -> Y ^  | NOR4X1M    | 0.335 | 0.298 |   4.854 |   99.664 | 
     | CLK_DIV_1/U61             | D ^ -> Y ^  | AND4X1M    | 0.173 | 0.315 |   5.169 |   99.979 | 
     | CLK_DIV_1/U20             | B0 ^ -> Y ^ | AO2B2X2M   | 0.088 | 0.197 |   5.366 |  100.175 | 
     | CLK_DIV_1/U19             | B ^ -> Y v  | NAND2X2M   | 0.126 | 0.084 |   5.450 |  100.259 | 
     | CLK_DIV_1/U7              | A v -> Y ^  | INVX2M     | 0.064 | 0.070 |   5.520 |  100.329 | 
     | CLK_DIV_1/U6              | B0 ^ -> Y v | AOI2B1X1M  | 0.169 | 0.070 |   5.590 |  100.399 | 
     | CLK_DIV_1/U5              | AN v -> Y v | NOR2BX2M   | 0.151 | 0.219 |   5.809 |  100.618 | 
     | CLK_DIV_1/U25             | B1 v -> Y v | AO22X1M    | 0.107 | 0.422 |   6.230 |  101.039 | 
     | CLK_DIV_1/\counter_reg[7] | D v         | SDFFRQX2M  | 0.107 | 0.000 |   6.230 |  101.039 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -94.809 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -94.789 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -94.612 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.413 | 0.404 |   0.601 |  -94.208 | 
     | UART_SCAN_CLK__L1_I1      | A ^ -> Y ^ | CLKBUFX1M  | 0.223 | 0.254 |   0.856 |  -93.954 | 
     | UART_SCAN_CLK__L2_I1      | A ^ -> Y v | INVXLM     | 0.201 | 0.178 |   1.033 |  -93.776 | 
     | UART_SCAN_CLK__L3_I1      | A v -> Y ^ | INVXLM     | 0.412 | 0.294 |   1.327 |  -93.482 | 
     | UART_SCAN_CLK__L4_I1      | A ^ -> Y ^ | CLKBUFX40M | 0.079 | 0.201 |   1.529 |  -93.281 | 
     | UART_SCAN_CLK__L5_I0      | A ^ -> Y v | CLKINVX40M | 0.038 | 0.059 |   1.587 |  -93.222 | 
     | UART_SCAN_CLK__L6_I0      | A v -> Y ^ | CLKINVX32M | 0.064 | 0.051 |   1.639 |  -93.171 | 
     | CLK_DIV_1/\counter_reg[7] | CK ^       | SDFFRQX2M  | 0.064 | 0.005 |   1.644 |  -93.166 | 
     +------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin CLK_DIV_1/\counter_reg[2] /CK 
Endpoint:   CLK_DIV_1/\counter_reg[2] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][7] /Q   (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.643
- Setup                         0.404
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.039
- Arrival Time                  6.229
= Slack Time                   94.810
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   94.810 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   94.831 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.007 | 
     | scan_clk__L3_I0           | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   95.226 | 
     | scan_clk__L4_I0           | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   95.468 | 
     | scan_clk__L5_I0           | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   95.658 | 
     | scan_clk__L6_I0           | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   95.816 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.143 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.273 | 
     | REF_SCAN_CLK__L2_I1       | A v -> Y ^  | CLKINVX40M | 0.203 | 0.148 |   1.611 |   96.421 | 
     | Reg_file/\REG_reg[2][7]   | CK ^ -> Q ^ | SDFFSQX2M  | 0.609 | 0.758 |   2.369 |   97.179 | 
     | CLK_DIV_MUX/U20           | A ^ -> Y v  | INVX2M     | 0.132 | 0.113 |   2.482 |   97.292 | 
     | CLK_DIV_MUX/U13           | D v -> Y ^  | NAND4BX1M  | 0.215 | 0.165 |   2.646 |   97.456 | 
     | CLK_DIV_MUX/U11           | A ^ -> Y v  | NOR3X2M    | 0.248 | 0.124 |   2.770 |   97.580 | 
     | CLK_DIV_1/U12             | B v -> Y v  | OR2X2M     | 0.082 | 0.238 |   3.008 |   97.818 | 
     | CLK_DIV_1/U40             | A v -> Y v  | OR2X1M     | 0.116 | 0.254 |   3.262 |   98.072 | 
     | CLK_DIV_1/U42             | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   3.528 |   98.338 | 
     | CLK_DIV_1/U44             | A v -> Y v  | OR2X1M     | 0.148 | 0.291 |   3.819 |   98.629 | 
     | CLK_DIV_1/U47             | C v -> Y ^  | NOR3X1M    | 0.419 | 0.323 |   4.142 |   98.952 | 
     | CLK_DIV_1/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.111 | 0.189 |   4.331 |   99.141 | 
     | CLK_DIV_1/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.101 | 0.225 |   4.556 |   99.367 | 
     | CLK_DIV_1/U60             | D v -> Y ^  | NOR4X1M    | 0.335 | 0.298 |   4.854 |   99.664 | 
     | CLK_DIV_1/U61             | D ^ -> Y ^  | AND4X1M    | 0.173 | 0.315 |   5.169 |   99.979 | 
     | CLK_DIV_1/U20             | B0 ^ -> Y ^ | AO2B2X2M   | 0.088 | 0.197 |   5.366 |  100.176 | 
     | CLK_DIV_1/U19             | B ^ -> Y v  | NAND2X2M   | 0.126 | 0.084 |   5.450 |  100.260 | 
     | CLK_DIV_1/U7              | A v -> Y ^  | INVX2M     | 0.064 | 0.070 |   5.520 |  100.330 | 
     | CLK_DIV_1/U6              | B0 ^ -> Y v | AOI2B1X1M  | 0.169 | 0.070 |   5.590 |  100.400 | 
     | CLK_DIV_1/U5              | AN v -> Y v | NOR2BX2M   | 0.151 | 0.219 |   5.808 |  100.619 | 
     | CLK_DIV_1/U30             | B1 v -> Y v | AO22X1M    | 0.106 | 0.420 |   6.229 |  101.039 | 
     | CLK_DIV_1/\counter_reg[2] | D v         | SDFFRQX2M  | 0.106 | 0.000 |   6.229 |  101.039 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -94.810 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -94.790 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -94.613 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.413 | 0.404 |   0.601 |  -94.209 | 
     | UART_SCAN_CLK__L1_I1      | A ^ -> Y ^ | CLKBUFX1M  | 0.223 | 0.254 |   0.856 |  -93.955 | 
     | UART_SCAN_CLK__L2_I1      | A ^ -> Y v | INVXLM     | 0.201 | 0.178 |   1.033 |  -93.777 | 
     | UART_SCAN_CLK__L3_I1      | A v -> Y ^ | INVXLM     | 0.412 | 0.294 |   1.327 |  -93.483 | 
     | UART_SCAN_CLK__L4_I1      | A ^ -> Y ^ | CLKBUFX40M | 0.079 | 0.201 |   1.529 |  -93.281 | 
     | UART_SCAN_CLK__L5_I0      | A ^ -> Y v | CLKINVX40M | 0.038 | 0.059 |   1.587 |  -93.223 | 
     | UART_SCAN_CLK__L6_I0      | A v -> Y ^ | CLKINVX32M | 0.064 | 0.051 |   1.639 |  -93.171 | 
     | CLK_DIV_1/\counter_reg[2] | CK ^       | SDFFRQX2M  | 0.064 | 0.004 |   1.643 |  -93.167 | 
     +------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin UART_RX/DUT6/\p_data_reg[4] /CK 
Endpoint:   UART_RX/DUT6/\p_data_reg[4] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][2] /Q     (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.563
- Setup                         0.405
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.958
- Arrival Time                  6.060
= Slack Time                   94.898
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |              |            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^   |            | 0.000 |       |   0.000 |   94.898 | 
     | scan_clk__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.015 | 0.020 |   0.020 |   94.919 | 
     | scan_clk__L2_I0             | A v -> Y ^   | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.095 | 
     | scan_clk__L3_I0             | A ^ -> Y v   | INVXLM     | 0.246 | 0.218 |   0.415 |   95.314 | 
     | scan_clk__L4_I0             | A v -> Y ^   | INVXLM     | 0.293 | 0.242 |   0.658 |   95.556 | 
     | scan_clk__L5_I0             | A ^ -> Y v   | INVXLM     | 0.204 | 0.190 |   0.847 |   95.746 | 
     | scan_clk__L6_I0             | A v -> Y ^   | INVXLM     | 0.166 | 0.159 |   1.006 |   95.904 | 
     | U0_mux2X1/U1                | B ^ -> Y ^   | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.231 | 
     | REF_SCAN_CLK__L1_I0         | A ^ -> Y v   | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.361 | 
     | REF_SCAN_CLK__L2_I1         | A v -> Y ^   | CLKINVX40M | 0.203 | 0.148 |   1.611 |   96.509 | 
     | Reg_file/\REG_reg[2][2]     | CK ^ -> Q v  | SDFFRQX4M  | 0.441 | 0.777 |   2.388 |   97.286 | 
     | UART_RX/DUT0/U11            | B v -> Y v   | OR2X2M     | 0.080 | 0.282 |   2.670 |   97.568 | 
     | UART_RX/DUT0/U33            | A v -> Y v   | OR2X1M     | 0.114 | 0.251 |   2.922 |   97.820 | 
     | UART_RX/DUT0/U35            | A v -> Y v   | OR2X1M     | 0.118 | 0.263 |   3.185 |   98.083 | 
     | UART_RX/DUT0/U37            | A v -> Y v   | OR2X1M     | 0.126 | 0.271 |   3.456 |   98.354 | 
     | UART_RX/DUT0/U40            | A0 v -> Y v  | AO21XLM    | 0.115 | 0.303 |   3.759 |   98.657 | 
     | UART_RX/DUT0/U45            | BN v -> Y v  | NAND4BBX1M | 0.311 | 0.356 |   4.115 |   99.013 | 
     | UART_RX/DUT0/U49            | A v -> Y ^   | NOR4X1M    | 0.640 | 0.410 |   4.525 |   99.423 | 
     | UART_RX/DUT0/U7             | A ^ -> Y v   | INVX2M     | 0.218 | 0.213 |   4.738 |   99.636 | 
     | UART_RX/DUT0/U6             | A v -> Y ^   | NOR2X2M    | 0.324 | 0.246 |   4.985 |   99.883 | 
     | UART_RX/DUT6/U18            | A ^ -> Y v   | NAND2X2M   | 0.211 | 0.204 |   5.189 |  100.087 | 
     | UART_RX/DUT6/U25            | A v -> Y ^   | NOR3X2M    | 0.644 | 0.417 |   5.606 |  100.504 | 
     | UART_RX/DUT6/U38            | C ^ -> Y v   | NAND3X2M   | 0.182 | 0.180 |   5.786 |  100.684 | 
     | UART_RX/DUT6/U37            | A1N v -> Y v | OAI2BB2X1M | 0.131 | 0.273 |   6.059 |  100.958 | 
     | UART_RX/DUT6/\p_data_reg[4] | D v          | SDFFRQX2M  | 0.131 | 0.000 |   6.060 |  100.958 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -94.898 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -94.878 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -94.701 | 
     | scan_clk__L3_I0             | A ^ -> Y v | INVXLM     | 0.246 | 0.218 |   0.415 |  -94.483 | 
     | scan_clk__L4_I1             | A v -> Y v | CLKBUFX1M  | 0.211 | 0.254 |   0.670 |  -94.229 | 
     | scan_clk__L5_I1             | A v -> Y v | CLKBUFX1M  | 0.207 | 0.245 |   0.914 |  -93.984 | 
     | scan_clk__L6_I1             | A v -> Y v | CLKBUFX32M | 0.078 | 0.175 |   1.089 |  -93.809 | 
     | scan_clk__L7_I0             | A v -> Y ^ | CLKINVX40M | 0.031 | 0.053 |   1.141 |  -93.757 | 
     | U2_mux2X1/U1                | B ^ -> Y ^ | MX2X2M     | 0.224 | 0.240 |   1.381 |  -93.517 | 
     | UART_RX_SCAN_CLK__L1_I0     | A ^ -> Y ^ | CLKBUFX40M | 0.088 | 0.179 |   1.560 |  -93.338 | 
     | UART_RX/DUT6/\p_data_reg[4] | CK ^       | SDFFRQX2M  | 0.088 | 0.002 |   1.563 |  -93.336 | 
     +--------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin UART_RX/DUT6/\p_data_reg[7] /CK 
Endpoint:   UART_RX/DUT6/\p_data_reg[7] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][2] /Q     (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.562
- Setup                         0.401
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.961
- Arrival Time                  6.060
= Slack Time                   94.901
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |              |            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^   |            | 0.000 |       |   0.000 |   94.901 | 
     | scan_clk__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.015 | 0.020 |   0.020 |   94.922 | 
     | scan_clk__L2_I0             | A v -> Y ^   | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.098 | 
     | scan_clk__L3_I0             | A ^ -> Y v   | INVXLM     | 0.246 | 0.218 |   0.415 |   95.317 | 
     | scan_clk__L4_I0             | A v -> Y ^   | INVXLM     | 0.293 | 0.242 |   0.658 |   95.559 | 
     | scan_clk__L5_I0             | A ^ -> Y v   | INVXLM     | 0.204 | 0.190 |   0.847 |   95.749 | 
     | scan_clk__L6_I0             | A v -> Y ^   | INVXLM     | 0.166 | 0.159 |   1.006 |   95.907 | 
     | U0_mux2X1/U1                | B ^ -> Y ^   | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.234 | 
     | REF_SCAN_CLK__L1_I0         | A ^ -> Y v   | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.364 | 
     | REF_SCAN_CLK__L2_I1         | A v -> Y ^   | CLKINVX40M | 0.203 | 0.148 |   1.611 |   96.512 | 
     | Reg_file/\REG_reg[2][2]     | CK ^ -> Q v  | SDFFRQX4M  | 0.441 | 0.777 |   2.388 |   97.289 | 
     | UART_RX/DUT0/U11            | B v -> Y v   | OR2X2M     | 0.080 | 0.282 |   2.670 |   97.572 | 
     | UART_RX/DUT0/U33            | A v -> Y v   | OR2X1M     | 0.114 | 0.251 |   2.922 |   97.823 | 
     | UART_RX/DUT0/U35            | A v -> Y v   | OR2X1M     | 0.118 | 0.263 |   3.185 |   98.086 | 
     | UART_RX/DUT0/U37            | A v -> Y v   | OR2X1M     | 0.126 | 0.271 |   3.456 |   98.357 | 
     | UART_RX/DUT0/U40            | A0 v -> Y v  | AO21XLM    | 0.115 | 0.303 |   3.759 |   98.661 | 
     | UART_RX/DUT0/U45            | BN v -> Y v  | NAND4BBX1M | 0.311 | 0.356 |   4.115 |   99.016 | 
     | UART_RX/DUT0/U49            | A v -> Y ^   | NOR4X1M    | 0.640 | 0.410 |   4.525 |   99.426 | 
     | UART_RX/DUT0/U7             | A ^ -> Y v   | INVX2M     | 0.218 | 0.213 |   4.738 |   99.640 | 
     | UART_RX/DUT0/U6             | A v -> Y ^   | NOR2X2M    | 0.324 | 0.246 |   4.985 |   99.886 | 
     | UART_RX/DUT6/U18            | A ^ -> Y v   | NAND2X2M   | 0.211 | 0.204 |   5.189 |  100.090 | 
     | UART_RX/DUT6/U25            | A v -> Y ^   | NOR3X2M    | 0.644 | 0.417 |   5.606 |  100.507 | 
     | UART_RX/DUT6/U19            | A ^ -> Y v   | NAND2X2M   | 0.206 | 0.188 |   5.794 |  100.695 | 
     | UART_RX/DUT6/U26            | A1N v -> Y v | OAI2BB2X1M | 0.111 | 0.266 |   6.060 |  100.961 | 
     | UART_RX/DUT6/\p_data_reg[7] | D v          | SDFFRQX2M  | 0.111 | 0.000 |   6.060 |  100.961 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -94.901 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -94.881 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -94.704 | 
     | scan_clk__L3_I0             | A ^ -> Y v | INVXLM     | 0.246 | 0.218 |   0.415 |  -94.486 | 
     | scan_clk__L4_I1             | A v -> Y v | CLKBUFX1M  | 0.211 | 0.254 |   0.670 |  -94.232 | 
     | scan_clk__L5_I1             | A v -> Y v | CLKBUFX1M  | 0.207 | 0.245 |   0.914 |  -93.987 | 
     | scan_clk__L6_I1             | A v -> Y v | CLKBUFX32M | 0.078 | 0.175 |   1.089 |  -93.813 | 
     | scan_clk__L7_I0             | A v -> Y ^ | CLKINVX40M | 0.031 | 0.053 |   1.141 |  -93.760 | 
     | U2_mux2X1/U1                | B ^ -> Y ^ | MX2X2M     | 0.224 | 0.240 |   1.381 |  -93.520 | 
     | UART_RX_SCAN_CLK__L1_I0     | A ^ -> Y ^ | CLKBUFX40M | 0.088 | 0.179 |   1.560 |  -93.341 | 
     | UART_RX/DUT6/\p_data_reg[7] | CK ^       | SDFFRQX2M  | 0.088 | 0.002 |   1.562 |  -93.339 | 
     +--------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin UART_RX/DUT6/\p_data_reg[6] /CK 
Endpoint:   UART_RX/DUT6/\p_data_reg[6] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][2] /Q     (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.562
- Setup                         0.401
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.961
- Arrival Time                  6.016
= Slack Time                   94.946
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |              |            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^   |            | 0.000 |       |   0.000 |   94.946 | 
     | scan_clk__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.015 | 0.020 |   0.020 |   94.966 | 
     | scan_clk__L2_I0             | A v -> Y ^   | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.143 | 
     | scan_clk__L3_I0             | A ^ -> Y v   | INVXLM     | 0.246 | 0.218 |   0.415 |   95.361 | 
     | scan_clk__L4_I0             | A v -> Y ^   | INVXLM     | 0.293 | 0.242 |   0.658 |   95.603 | 
     | scan_clk__L5_I0             | A ^ -> Y v   | INVXLM     | 0.204 | 0.190 |   0.847 |   95.793 | 
     | scan_clk__L6_I0             | A v -> Y ^   | INVXLM     | 0.166 | 0.159 |   1.006 |   95.952 | 
     | U0_mux2X1/U1                | B ^ -> Y ^   | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.278 | 
     | REF_SCAN_CLK__L1_I0         | A ^ -> Y v   | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.409 | 
     | REF_SCAN_CLK__L2_I1         | A v -> Y ^   | CLKINVX40M | 0.203 | 0.148 |   1.611 |   96.557 | 
     | Reg_file/\REG_reg[2][2]     | CK ^ -> Q v  | SDFFRQX4M  | 0.441 | 0.777 |   2.388 |   97.333 | 
     | UART_RX/DUT0/U11            | B v -> Y v   | OR2X2M     | 0.080 | 0.282 |   2.670 |   97.616 | 
     | UART_RX/DUT0/U33            | A v -> Y v   | OR2X1M     | 0.114 | 0.251 |   2.922 |   97.867 | 
     | UART_RX/DUT0/U35            | A v -> Y v   | OR2X1M     | 0.118 | 0.263 |   3.185 |   98.130 | 
     | UART_RX/DUT0/U37            | A v -> Y v   | OR2X1M     | 0.126 | 0.271 |   3.456 |   98.401 | 
     | UART_RX/DUT0/U40            | A0 v -> Y v  | AO21XLM    | 0.115 | 0.303 |   3.759 |   98.705 | 
     | UART_RX/DUT0/U45            | BN v -> Y v  | NAND4BBX1M | 0.311 | 0.356 |   4.115 |   99.061 | 
     | UART_RX/DUT0/U49            | A v -> Y ^   | NOR4X1M    | 0.640 | 0.410 |   4.525 |   99.471 | 
     | UART_RX/DUT0/U7             | A ^ -> Y v   | INVX2M     | 0.218 | 0.213 |   4.738 |   99.684 | 
     | UART_RX/DUT0/U6             | A v -> Y ^   | NOR2X2M    | 0.324 | 0.246 |   4.985 |   99.930 | 
     | UART_RX/DUT6/U18            | A ^ -> Y v   | NAND2X2M   | 0.211 | 0.204 |   5.189 |  100.134 | 
     | UART_RX/DUT6/U25            | A v -> Y ^   | NOR3X2M    | 0.644 | 0.417 |   5.606 |  100.552 | 
     | UART_RX/DUT6/U42            | A ^ -> Y v   | NAND2X2M   | 0.175 | 0.153 |   5.759 |  100.704 | 
     | UART_RX/DUT6/U41            | A1N v -> Y v | OAI2BB2X1M | 0.111 | 0.257 |   6.016 |  100.961 | 
     | UART_RX/DUT6/\p_data_reg[6] | D v          | SDFFRQX2M  | 0.111 | 0.000 |   6.016 |  100.961 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -94.946 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -94.925 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -94.749 | 
     | scan_clk__L3_I0             | A ^ -> Y v | INVXLM     | 0.246 | 0.218 |   0.415 |  -94.530 | 
     | scan_clk__L4_I1             | A v -> Y v | CLKBUFX1M  | 0.211 | 0.254 |   0.670 |  -94.276 | 
     | scan_clk__L5_I1             | A v -> Y v | CLKBUFX1M  | 0.207 | 0.245 |   0.914 |  -94.031 | 
     | scan_clk__L6_I1             | A v -> Y v | CLKBUFX32M | 0.078 | 0.175 |   1.089 |  -93.857 | 
     | scan_clk__L7_I0             | A v -> Y ^ | CLKINVX40M | 0.031 | 0.053 |   1.141 |  -93.804 | 
     | U2_mux2X1/U1                | B ^ -> Y ^ | MX2X2M     | 0.224 | 0.240 |   1.381 |  -93.564 | 
     | UART_RX_SCAN_CLK__L1_I0     | A ^ -> Y ^ | CLKBUFX40M | 0.088 | 0.179 |   1.560 |  -93.385 | 
     | UART_RX/DUT6/\p_data_reg[6] | CK ^       | SDFFRQX2M  | 0.088 | 0.002 |   1.562 |  -93.383 | 
     +--------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin UART_RX/DUT6/\p_data_reg[2] /CK 
Endpoint:   UART_RX/DUT6/\p_data_reg[2] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][2] /Q     (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.563
- Setup                         0.401
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.962
- Arrival Time                  5.999
= Slack Time                   94.963
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |              |            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^   |            | 0.000 |       |   0.000 |   94.963 | 
     | scan_clk__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.015 | 0.020 |   0.020 |   94.983 | 
     | scan_clk__L2_I0             | A v -> Y ^   | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.160 | 
     | scan_clk__L3_I0             | A ^ -> Y v   | INVXLM     | 0.246 | 0.218 |   0.415 |   95.378 | 
     | scan_clk__L4_I0             | A v -> Y ^   | INVXLM     | 0.293 | 0.242 |   0.658 |   95.620 | 
     | scan_clk__L5_I0             | A ^ -> Y v   | INVXLM     | 0.204 | 0.190 |   0.847 |   95.810 | 
     | scan_clk__L6_I0             | A v -> Y ^   | INVXLM     | 0.166 | 0.159 |   1.006 |   95.969 | 
     | U0_mux2X1/U1                | B ^ -> Y ^   | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.296 | 
     | REF_SCAN_CLK__L1_I0         | A ^ -> Y v   | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.426 | 
     | REF_SCAN_CLK__L2_I1         | A v -> Y ^   | CLKINVX40M | 0.203 | 0.148 |   1.611 |   96.574 | 
     | Reg_file/\REG_reg[2][2]     | CK ^ -> Q v  | SDFFRQX4M  | 0.441 | 0.777 |   2.388 |   97.351 | 
     | UART_RX/DUT0/U11            | B v -> Y v   | OR2X2M     | 0.080 | 0.282 |   2.670 |   97.633 | 
     | UART_RX/DUT0/U33            | A v -> Y v   | OR2X1M     | 0.114 | 0.251 |   2.922 |   97.884 | 
     | UART_RX/DUT0/U35            | A v -> Y v   | OR2X1M     | 0.118 | 0.263 |   3.185 |   98.147 | 
     | UART_RX/DUT0/U37            | A v -> Y v   | OR2X1M     | 0.126 | 0.271 |   3.456 |   98.419 | 
     | UART_RX/DUT0/U40            | A0 v -> Y v  | AO21XLM    | 0.115 | 0.303 |   3.759 |   98.722 | 
     | UART_RX/DUT0/U45            | BN v -> Y v  | NAND4BBX1M | 0.311 | 0.356 |   4.115 |   99.078 | 
     | UART_RX/DUT0/U49            | A v -> Y ^   | NOR4X1M    | 0.640 | 0.410 |   4.525 |   99.488 | 
     | UART_RX/DUT0/U7             | A ^ -> Y v   | INVX2M     | 0.218 | 0.213 |   4.738 |   99.701 | 
     | UART_RX/DUT0/U6             | A v -> Y ^   | NOR2X2M    | 0.324 | 0.246 |   4.985 |   99.947 | 
     | UART_RX/DUT6/U18            | A ^ -> Y v   | NAND2X2M   | 0.211 | 0.204 |   5.189 |  100.151 | 
     | UART_RX/DUT6/U30            | A v -> Y ^   | NOR2X2M    | 0.218 | 0.184 |   5.372 |  100.335 | 
     | UART_RX/DUT6/U22            | A ^ -> Y v   | INVX2M     | 0.076 | 0.080 |   5.452 |  100.415 | 
     | UART_RX/DUT6/U27            | A v -> Y ^   | NOR2X2M    | 0.297 | 0.196 |   5.648 |  100.611 | 
     | UART_RX/DUT6/U36            | B ^ -> Y v   | NAND2X2M   | 0.114 | 0.112 |   5.760 |  100.723 | 
     | UART_RX/DUT6/U35            | A1N v -> Y v | OAI2BB2X1M | 0.111 | 0.239 |   5.999 |  100.962 | 
     | UART_RX/DUT6/\p_data_reg[2] | D v          | SDFFRQX2M  | 0.111 | 0.000 |   5.999 |  100.962 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -94.963 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -94.942 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -94.766 | 
     | scan_clk__L3_I0             | A ^ -> Y v | INVXLM     | 0.246 | 0.218 |   0.415 |  -94.547 | 
     | scan_clk__L4_I1             | A v -> Y v | CLKBUFX1M  | 0.211 | 0.254 |   0.670 |  -94.293 | 
     | scan_clk__L5_I1             | A v -> Y v | CLKBUFX1M  | 0.207 | 0.245 |   0.914 |  -94.049 | 
     | scan_clk__L6_I1             | A v -> Y v | CLKBUFX32M | 0.078 | 0.175 |   1.089 |  -93.874 | 
     | scan_clk__L7_I0             | A v -> Y ^ | CLKINVX40M | 0.031 | 0.053 |   1.141 |  -93.821 | 
     | U2_mux2X1/U1                | B ^ -> Y ^ | MX2X2M     | 0.224 | 0.240 |   1.381 |  -93.581 | 
     | UART_RX_SCAN_CLK__L1_I0     | A ^ -> Y ^ | CLKBUFX40M | 0.088 | 0.179 |   1.560 |  -93.403 | 
     | UART_RX/DUT6/\p_data_reg[2] | CK ^       | SDFFRQX2M  | 0.088 | 0.002 |   1.563 |  -93.400 | 
     +--------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin UART_RX/DUT6/\p_data_reg[5] /CK 
Endpoint:   UART_RX/DUT6/\p_data_reg[5] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][2] /Q     (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.562
- Setup                         0.399
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.963
- Arrival Time                  5.996
= Slack Time                   94.967
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |              |            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^   |            | 0.000 |       |   0.000 |   94.967 | 
     | scan_clk__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.015 | 0.020 |   0.020 |   94.987 | 
     | scan_clk__L2_I0             | A v -> Y ^   | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.164 | 
     | scan_clk__L3_I0             | A ^ -> Y v   | INVXLM     | 0.246 | 0.218 |   0.415 |   95.382 | 
     | scan_clk__L4_I0             | A v -> Y ^   | INVXLM     | 0.293 | 0.242 |   0.658 |   95.624 | 
     | scan_clk__L5_I0             | A ^ -> Y v   | INVXLM     | 0.204 | 0.190 |   0.847 |   95.814 | 
     | scan_clk__L6_I0             | A v -> Y ^   | INVXLM     | 0.166 | 0.159 |   1.006 |   95.973 | 
     | U0_mux2X1/U1                | B ^ -> Y ^   | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.300 | 
     | REF_SCAN_CLK__L1_I0         | A ^ -> Y v   | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.430 | 
     | REF_SCAN_CLK__L2_I1         | A v -> Y ^   | CLKINVX40M | 0.203 | 0.148 |   1.611 |   96.578 | 
     | Reg_file/\REG_reg[2][2]     | CK ^ -> Q v  | SDFFRQX4M  | 0.441 | 0.777 |   2.388 |   97.355 | 
     | UART_RX/DUT0/U11            | B v -> Y v   | OR2X2M     | 0.080 | 0.282 |   2.670 |   97.637 | 
     | UART_RX/DUT0/U33            | A v -> Y v   | OR2X1M     | 0.114 | 0.251 |   2.922 |   97.888 | 
     | UART_RX/DUT0/U35            | A v -> Y v   | OR2X1M     | 0.118 | 0.263 |   3.185 |   98.151 | 
     | UART_RX/DUT0/U37            | A v -> Y v   | OR2X1M     | 0.126 | 0.271 |   3.456 |   98.423 | 
     | UART_RX/DUT0/U40            | A0 v -> Y v  | AO21XLM    | 0.115 | 0.303 |   3.759 |   98.726 | 
     | UART_RX/DUT0/U45            | BN v -> Y v  | NAND4BBX1M | 0.311 | 0.356 |   4.115 |   99.082 | 
     | UART_RX/DUT0/U49            | A v -> Y ^   | NOR4X1M    | 0.640 | 0.410 |   4.525 |   99.492 | 
     | UART_RX/DUT0/U7             | A ^ -> Y v   | INVX2M     | 0.218 | 0.213 |   4.738 |   99.705 | 
     | UART_RX/DUT0/U6             | A v -> Y ^   | NOR2X2M    | 0.324 | 0.246 |   4.985 |   99.951 | 
     | UART_RX/DUT6/U18            | A ^ -> Y v   | NAND2X2M   | 0.211 | 0.204 |   5.189 |  100.155 | 
     | UART_RX/DUT6/U25            | A v -> Y ^   | NOR3X2M    | 0.644 | 0.417 |   5.606 |  100.573 | 
     | UART_RX/DUT6/U40            | A ^ -> Y v   | NAND2X2M   | 0.166 | 0.142 |   5.748 |  100.714 | 
     | UART_RX/DUT6/U39            | A1N v -> Y v | OAI2BB2X1M | 0.104 | 0.249 |   5.996 |  100.963 | 
     | UART_RX/DUT6/\p_data_reg[5] | D v          | SDFFRQX2M  | 0.104 | 0.000 |   5.996 |  100.963 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -94.967 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -94.946 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -94.770 | 
     | scan_clk__L3_I0             | A ^ -> Y v | INVXLM     | 0.246 | 0.218 |   0.415 |  -94.551 | 
     | scan_clk__L4_I1             | A v -> Y v | CLKBUFX1M  | 0.211 | 0.254 |   0.670 |  -94.297 | 
     | scan_clk__L5_I1             | A v -> Y v | CLKBUFX1M  | 0.207 | 0.245 |   0.914 |  -94.053 | 
     | scan_clk__L6_I1             | A v -> Y v | CLKBUFX32M | 0.078 | 0.175 |   1.089 |  -93.878 | 
     | scan_clk__L7_I0             | A v -> Y ^ | CLKINVX40M | 0.031 | 0.053 |   1.141 |  -93.825 | 
     | U2_mux2X1/U1                | B ^ -> Y ^ | MX2X2M     | 0.224 | 0.240 |   1.381 |  -93.585 | 
     | UART_RX_SCAN_CLK__L1_I0     | A ^ -> Y ^ | CLKBUFX40M | 0.088 | 0.179 |   1.560 |  -93.407 | 
     | UART_RX/DUT6/\p_data_reg[5] | CK ^       | SDFFRQX2M  | 0.088 | 0.002 |   1.562 |  -93.404 | 
     +--------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin UART_RX/DUT6/\p_data_reg[3] /CK 
Endpoint:   UART_RX/DUT6/\p_data_reg[3] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][2] /Q     (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.562
- Setup                         0.399
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.963
- Arrival Time                  5.991
= Slack Time                   94.972
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |              |            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^   |            | 0.000 |       |   0.000 |   94.972 | 
     | scan_clk__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.015 | 0.020 |   0.020 |   94.992 | 
     | scan_clk__L2_I0             | A v -> Y ^   | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.169 | 
     | scan_clk__L3_I0             | A ^ -> Y v   | INVXLM     | 0.246 | 0.218 |   0.415 |   95.387 | 
     | scan_clk__L4_I0             | A v -> Y ^   | INVXLM     | 0.293 | 0.242 |   0.658 |   95.629 | 
     | scan_clk__L5_I0             | A ^ -> Y v   | INVXLM     | 0.204 | 0.190 |   0.847 |   95.819 | 
     | scan_clk__L6_I0             | A v -> Y ^   | INVXLM     | 0.166 | 0.159 |   1.006 |   95.978 | 
     | U0_mux2X1/U1                | B ^ -> Y ^   | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.305 | 
     | REF_SCAN_CLK__L1_I0         | A ^ -> Y v   | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.435 | 
     | REF_SCAN_CLK__L2_I1         | A v -> Y ^   | CLKINVX40M | 0.203 | 0.148 |   1.611 |   96.583 | 
     | Reg_file/\REG_reg[2][2]     | CK ^ -> Q v  | SDFFRQX4M  | 0.441 | 0.777 |   2.388 |   97.360 | 
     | UART_RX/DUT0/U11            | B v -> Y v   | OR2X2M     | 0.080 | 0.282 |   2.670 |   97.642 | 
     | UART_RX/DUT0/U33            | A v -> Y v   | OR2X1M     | 0.114 | 0.251 |   2.922 |   97.893 | 
     | UART_RX/DUT0/U35            | A v -> Y v   | OR2X1M     | 0.118 | 0.263 |   3.185 |   98.156 | 
     | UART_RX/DUT0/U37            | A v -> Y v   | OR2X1M     | 0.126 | 0.271 |   3.456 |   98.428 | 
     | UART_RX/DUT0/U40            | A0 v -> Y v  | AO21XLM    | 0.115 | 0.303 |   3.759 |   98.731 | 
     | UART_RX/DUT0/U45            | BN v -> Y v  | NAND4BBX1M | 0.311 | 0.356 |   4.115 |   99.087 | 
     | UART_RX/DUT0/U49            | A v -> Y ^   | NOR4X1M    | 0.640 | 0.410 |   4.525 |   99.497 | 
     | UART_RX/DUT0/U7             | A ^ -> Y v   | INVX2M     | 0.218 | 0.213 |   4.738 |   99.710 | 
     | UART_RX/DUT0/U6             | A v -> Y ^   | NOR2X2M    | 0.324 | 0.246 |   4.985 |   99.956 | 
     | UART_RX/DUT6/U18            | A ^ -> Y v   | NAND2X2M   | 0.211 | 0.204 |   5.189 |  100.160 | 
     | UART_RX/DUT6/U30            | A v -> Y ^   | NOR2X2M    | 0.218 | 0.184 |   5.372 |  100.344 | 
     | UART_RX/DUT6/U22            | A ^ -> Y v   | INVX2M     | 0.076 | 0.080 |   5.452 |  100.424 | 
     | UART_RX/DUT6/U27            | A v -> Y ^   | NOR2X2M    | 0.297 | 0.196 |   5.648 |  100.620 | 
     | UART_RX/DUT6/U32            | B ^ -> Y v   | NAND2X2M   | 0.106 | 0.112 |   5.761 |  100.732 | 
     | UART_RX/DUT6/U31            | A1N v -> Y v | OAI2BB2X1M | 0.104 | 0.231 |   5.991 |  100.963 | 
     | UART_RX/DUT6/\p_data_reg[3] | D v          | SDFFRQX2M  | 0.104 | 0.000 |   5.991 |  100.963 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -94.972 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -94.951 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -94.775 | 
     | scan_clk__L3_I0             | A ^ -> Y v | INVXLM     | 0.246 | 0.218 |   0.415 |  -94.556 | 
     | scan_clk__L4_I1             | A v -> Y v | CLKBUFX1M  | 0.211 | 0.254 |   0.670 |  -94.302 | 
     | scan_clk__L5_I1             | A v -> Y v | CLKBUFX1M  | 0.207 | 0.245 |   0.914 |  -94.058 | 
     | scan_clk__L6_I1             | A v -> Y v | CLKBUFX32M | 0.078 | 0.175 |   1.089 |  -93.883 | 
     | scan_clk__L7_I0             | A v -> Y ^ | CLKINVX40M | 0.031 | 0.053 |   1.141 |  -93.830 | 
     | U2_mux2X1/U1                | B ^ -> Y ^ | MX2X2M     | 0.224 | 0.240 |   1.381 |  -93.590 | 
     | UART_RX_SCAN_CLK__L1_I0     | A ^ -> Y ^ | CLKBUFX40M | 0.088 | 0.179 |   1.560 |  -93.412 | 
     | UART_RX/DUT6/\p_data_reg[3] | CK ^       | SDFFRQX2M  | 0.088 | 0.002 |   1.562 |  -93.409 | 
     +--------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin UART_RX/DUT6/\p_data_reg[1] /CK 
Endpoint:   UART_RX/DUT6/\p_data_reg[1] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][2] /Q     (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.563
- Setup                         0.401
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.961
- Arrival Time                  5.988
= Slack Time                   94.974
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |              |            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^   |            | 0.000 |       |   0.000 |   94.974 | 
     | scan_clk__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.015 | 0.020 |   0.020 |   94.994 | 
     | scan_clk__L2_I0             | A v -> Y ^   | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.171 | 
     | scan_clk__L3_I0             | A ^ -> Y v   | INVXLM     | 0.246 | 0.218 |   0.415 |   95.389 | 
     | scan_clk__L4_I0             | A v -> Y ^   | INVXLM     | 0.293 | 0.242 |   0.658 |   95.631 | 
     | scan_clk__L5_I0             | A ^ -> Y v   | INVXLM     | 0.204 | 0.190 |   0.847 |   95.821 | 
     | scan_clk__L6_I0             | A v -> Y ^   | INVXLM     | 0.166 | 0.159 |   1.006 |   95.980 | 
     | U0_mux2X1/U1                | B ^ -> Y ^   | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.307 | 
     | REF_SCAN_CLK__L1_I0         | A ^ -> Y v   | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.437 | 
     | REF_SCAN_CLK__L2_I1         | A v -> Y ^   | CLKINVX40M | 0.203 | 0.148 |   1.611 |   96.585 | 
     | Reg_file/\REG_reg[2][2]     | CK ^ -> Q v  | SDFFRQX4M  | 0.441 | 0.777 |   2.388 |   97.362 | 
     | UART_RX/DUT0/U11            | B v -> Y v   | OR2X2M     | 0.080 | 0.282 |   2.670 |   97.644 | 
     | UART_RX/DUT0/U33            | A v -> Y v   | OR2X1M     | 0.114 | 0.251 |   2.922 |   97.895 | 
     | UART_RX/DUT0/U35            | A v -> Y v   | OR2X1M     | 0.118 | 0.263 |   3.185 |   98.158 | 
     | UART_RX/DUT0/U37            | A v -> Y v   | OR2X1M     | 0.126 | 0.271 |   3.456 |   98.430 | 
     | UART_RX/DUT0/U40            | A0 v -> Y v  | AO21XLM    | 0.115 | 0.303 |   3.759 |   98.733 | 
     | UART_RX/DUT0/U45            | BN v -> Y v  | NAND4BBX1M | 0.311 | 0.356 |   4.115 |   99.089 | 
     | UART_RX/DUT0/U49            | A v -> Y ^   | NOR4X1M    | 0.640 | 0.410 |   4.525 |   99.499 | 
     | UART_RX/DUT0/U7             | A ^ -> Y v   | INVX2M     | 0.218 | 0.213 |   4.738 |   99.712 | 
     | UART_RX/DUT0/U6             | A v -> Y ^   | NOR2X2M    | 0.324 | 0.246 |   4.985 |   99.958 | 
     | UART_RX/DUT6/U18            | A ^ -> Y v   | NAND2X2M   | 0.211 | 0.204 |   5.189 |  100.162 | 
     | UART_RX/DUT6/U30            | A v -> Y ^   | NOR2X2M    | 0.218 | 0.184 |   5.372 |  100.346 | 
     | UART_RX/DUT6/U22            | A ^ -> Y v   | INVX2M     | 0.076 | 0.080 |   5.452 |  100.426 | 
     | UART_RX/DUT6/U27            | A v -> Y ^   | NOR2X2M    | 0.297 | 0.196 |   5.648 |  100.622 | 
     | UART_RX/DUT6/U34            | A ^ -> Y v   | NAND2X2M   | 0.104 | 0.102 |   5.751 |  100.724 | 
     | UART_RX/DUT6/U33            | A1N v -> Y v | OAI2BB2X1M | 0.112 | 0.237 |   5.988 |  100.961 | 
     | UART_RX/DUT6/\p_data_reg[1] | D v          | SDFFRQX2M  | 0.112 | 0.000 |   5.988 |  100.961 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -94.974 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -94.953 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -94.777 | 
     | scan_clk__L3_I0             | A ^ -> Y v | INVXLM     | 0.246 | 0.218 |   0.415 |  -94.558 | 
     | scan_clk__L4_I1             | A v -> Y v | CLKBUFX1M  | 0.211 | 0.254 |   0.670 |  -94.304 | 
     | scan_clk__L5_I1             | A v -> Y v | CLKBUFX1M  | 0.207 | 0.245 |   0.914 |  -94.060 | 
     | scan_clk__L6_I1             | A v -> Y v | CLKBUFX32M | 0.078 | 0.175 |   1.089 |  -93.885 | 
     | scan_clk__L7_I0             | A v -> Y ^ | CLKINVX40M | 0.031 | 0.053 |   1.141 |  -93.832 | 
     | U2_mux2X1/U1                | B ^ -> Y ^ | MX2X2M     | 0.224 | 0.240 |   1.381 |  -93.592 | 
     | UART_RX_SCAN_CLK__L1_I0     | A ^ -> Y ^ | CLKBUFX40M | 0.088 | 0.179 |   1.560 |  -93.414 | 
     | UART_RX/DUT6/\p_data_reg[1] | CK ^       | SDFFRQX2M  | 0.088 | 0.003 |   1.563 |  -93.411 | 
     +--------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin UART_RX/DUT6/\counter_reg[2] /CK 
Endpoint:   UART_RX/DUT6/\counter_reg[2] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][2] /Q      (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.565
- Setup                         0.405
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.960
- Arrival Time                  5.837
= Slack Time                   95.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^   |            | 0.000 |       |   0.000 |   95.123 | 
     | scan_clk__L1_I0              | A ^ -> Y v   | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.144 | 
     | scan_clk__L2_I0              | A v -> Y ^   | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.320 | 
     | scan_clk__L3_I0              | A ^ -> Y v   | INVXLM     | 0.246 | 0.218 |   0.415 |   95.539 | 
     | scan_clk__L4_I0              | A v -> Y ^   | INVXLM     | 0.293 | 0.242 |   0.658 |   95.781 | 
     | scan_clk__L5_I0              | A ^ -> Y v   | INVXLM     | 0.204 | 0.190 |   0.847 |   95.971 | 
     | scan_clk__L6_I0              | A v -> Y ^   | INVXLM     | 0.166 | 0.159 |   1.006 |   96.129 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^   | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.456 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v   | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.586 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^   | CLKINVX40M | 0.203 | 0.148 |   1.611 |   96.734 | 
     | Reg_file/\REG_reg[2][2]      | CK ^ -> Q v  | SDFFRQX4M  | 0.441 | 0.777 |   2.388 |   97.511 | 
     | UART_RX/DUT0/U11             | B v -> Y v   | OR2X2M     | 0.080 | 0.282 |   2.670 |   97.793 | 
     | UART_RX/DUT0/U33             | A v -> Y v   | OR2X1M     | 0.114 | 0.251 |   2.922 |   98.045 | 
     | UART_RX/DUT0/U35             | A v -> Y v   | OR2X1M     | 0.118 | 0.263 |   3.185 |   98.308 | 
     | UART_RX/DUT0/U37             | A v -> Y v   | OR2X1M     | 0.126 | 0.271 |   3.456 |   98.579 | 
     | UART_RX/DUT0/U40             | A0 v -> Y v  | AO21XLM    | 0.115 | 0.303 |   3.759 |   98.883 | 
     | UART_RX/DUT0/U45             | BN v -> Y v  | NAND4BBX1M | 0.311 | 0.356 |   4.115 |   99.238 | 
     | UART_RX/DUT0/U49             | A v -> Y ^   | NOR4X1M    | 0.640 | 0.410 |   4.525 |   99.648 | 
     | UART_RX/DUT0/U7              | A ^ -> Y v   | INVX2M     | 0.218 | 0.213 |   4.738 |   99.862 | 
     | UART_RX/DUT0/U6              | A v -> Y ^   | NOR2X2M    | 0.324 | 0.246 |   4.984 |  100.108 | 
     | UART_RX/DUT6/U18             | A ^ -> Y v   | NAND2X2M   | 0.211 | 0.204 |   5.189 |  100.312 | 
     | UART_RX/DUT6/U21             | A v -> Y ^   | NAND2X2M   | 0.122 | 0.124 |   5.313 |  100.436 | 
     | UART_RX/DUT6/U46             | B0 ^ -> Y ^  | OA21X2M    | 0.113 | 0.176 |   5.489 |  100.612 | 
     | UART_RX/DUT6/U28             | B0 ^ -> Y v  | OAI21X2M   | 0.103 | 0.090 |   5.579 |  100.702 | 
     | UART_RX/DUT6/U43             | A0N v -> Y v | OAI2BB2X1M | 0.130 | 0.258 |   5.837 |  100.960 | 
     | UART_RX/DUT6/\counter_reg[2] | D v          | SDFFRQX2M  | 0.130 | 0.000 |   5.837 |  100.960 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.123 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.103 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -94.926 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.246 | 0.218 |   0.415 |  -94.708 | 
     | scan_clk__L4_I1              | A v -> Y v | CLKBUFX1M  | 0.211 | 0.254 |   0.670 |  -94.454 | 
     | scan_clk__L5_I1              | A v -> Y v | CLKBUFX1M  | 0.207 | 0.245 |   0.914 |  -94.209 | 
     | scan_clk__L6_I1              | A v -> Y v | CLKBUFX32M | 0.078 | 0.175 |   1.089 |  -94.034 | 
     | scan_clk__L7_I0              | A v -> Y ^ | CLKINVX40M | 0.031 | 0.053 |   1.141 |  -93.982 | 
     | U2_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M     | 0.224 | 0.240 |   1.381 |  -93.742 | 
     | UART_RX_SCAN_CLK__L1_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.088 | 0.179 |   1.560 |  -93.563 | 
     | UART_RX/DUT6/\counter_reg[2] | CK ^       | SDFFRQX2M  | 0.088 | 0.005 |   1.565 |  -93.558 | 
     +---------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin CLK_DIV_1/flag_reg/CK 
Endpoint:   CLK_DIV_1/flag_reg/D       (v) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: Reg_file/\REG_reg[2][7] /Q (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.642
- Setup                         0.398
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.044
- Arrival Time                  5.881
= Slack Time                   95.164
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   95.164 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.184 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.361 | 
     | scan_clk__L3_I0         | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   95.579 | 
     | scan_clk__L4_I0         | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   95.821 | 
     | scan_clk__L5_I0         | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   96.011 | 
     | scan_clk__L6_I0         | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   96.170 | 
     | U0_mux2X1/U1            | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.496 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.627 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^  | CLKINVX40M | 0.203 | 0.148 |   1.611 |   96.775 | 
     | Reg_file/\REG_reg[2][7] | CK ^ -> Q ^ | SDFFSQX2M  | 0.609 | 0.758 |   2.369 |   97.532 | 
     | CLK_DIV_MUX/U20         | A ^ -> Y v  | INVX2M     | 0.132 | 0.113 |   2.482 |   97.645 | 
     | CLK_DIV_MUX/U13         | D v -> Y ^  | NAND4BX1M  | 0.215 | 0.165 |   2.646 |   97.810 | 
     | CLK_DIV_MUX/U11         | A ^ -> Y v  | NOR3X2M    | 0.248 | 0.124 |   2.770 |   97.933 | 
     | CLK_DIV_1/U12           | B v -> Y v  | OR2X2M     | 0.082 | 0.238 |   3.008 |   98.172 | 
     | CLK_DIV_1/U40           | A v -> Y v  | OR2X1M     | 0.116 | 0.254 |   3.262 |   98.426 | 
     | CLK_DIV_1/U42           | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   3.528 |   98.691 | 
     | CLK_DIV_1/U44           | A v -> Y v  | OR2X1M     | 0.148 | 0.291 |   3.819 |   98.983 | 
     | CLK_DIV_1/U47           | C v -> Y ^  | NOR3X1M    | 0.419 | 0.323 |   4.142 |   99.306 | 
     | CLK_DIV_1/U49           | AN ^ -> Y ^ | NAND2BX1M  | 0.111 | 0.189 |   4.331 |   99.495 | 
     | CLK_DIV_1/U59           | A ^ -> Y v  | CLKXOR2X2M | 0.101 | 0.225 |   4.556 |   99.720 | 
     | CLK_DIV_1/U60           | D v -> Y ^  | NOR4X1M    | 0.335 | 0.298 |   4.854 |  100.018 | 
     | CLK_DIV_1/U61           | D ^ -> Y ^  | AND4X1M    | 0.173 | 0.315 |   5.169 |  100.333 | 
     | CLK_DIV_1/U20           | B0 ^ -> Y ^ | AO2B2X2M   | 0.088 | 0.197 |   5.366 |  100.529 | 
     | CLK_DIV_1/U19           | B ^ -> Y v  | NAND2X2M   | 0.126 | 0.084 |   5.450 |  100.613 | 
     | CLK_DIV_1/U22           | B v -> Y ^  | NOR2X2M    | 0.163 | 0.129 |   5.578 |  100.742 | 
     | CLK_DIV_1/U21           | B ^ -> Y v  | CLKXOR2X2M | 0.077 | 0.303 |   5.881 |  101.044 | 
     | CLK_DIV_1/flag_reg      | D v         | SDFFRQX2M  | 0.077 | 0.000 |   5.881 |  101.044 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.164 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.143 | 
     | scan_clk__L2_I0      | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -94.967 | 
     | U1_mux2X1/U1         | B ^ -> Y ^ | MX2X2M     | 0.413 | 0.404 |   0.601 |  -94.562 | 
     | UART_SCAN_CLK__L1_I1 | A ^ -> Y ^ | CLKBUFX1M  | 0.223 | 0.254 |   0.856 |  -94.308 | 
     | UART_SCAN_CLK__L2_I1 | A ^ -> Y v | INVXLM     | 0.201 | 0.178 |   1.033 |  -94.130 | 
     | UART_SCAN_CLK__L3_I1 | A v -> Y ^ | INVXLM     | 0.412 | 0.294 |   1.327 |  -93.836 | 
     | UART_SCAN_CLK__L4_I1 | A ^ -> Y ^ | CLKBUFX40M | 0.079 | 0.201 |   1.529 |  -93.635 | 
     | UART_SCAN_CLK__L5_I0 | A ^ -> Y v | CLKINVX40M | 0.038 | 0.059 |   1.587 |  -93.576 | 
     | UART_SCAN_CLK__L6_I0 | A v -> Y ^ | CLKINVX32M | 0.064 | 0.051 |   1.639 |  -93.525 | 
     | CLK_DIV_1/flag_reg   | CK ^       | SDFFRQX2M  | 0.064 | 0.004 |   1.642 |  -93.521 | 
     +-------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin UART_RX/DUT6/\counter_reg[3] /CK 
Endpoint:   UART_RX/DUT6/\counter_reg[3] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][2] /Q      (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.562
- Setup                         0.391
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.971
- Arrival Time                  5.784
= Slack Time                   95.187
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   95.187 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.208 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.384 | 
     | scan_clk__L3_I0              | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   95.603 | 
     | scan_clk__L4_I0              | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   95.845 | 
     | scan_clk__L5_I0              | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   96.035 | 
     | scan_clk__L6_I0              | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   96.193 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.520 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.650 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^  | CLKINVX40M | 0.203 | 0.148 |   1.611 |   96.798 | 
     | Reg_file/\REG_reg[2][2]      | CK ^ -> Q v | SDFFRQX4M  | 0.441 | 0.777 |   2.388 |   97.575 | 
     | UART_RX/DUT0/U11             | B v -> Y v  | OR2X2M     | 0.080 | 0.282 |   2.670 |   97.857 | 
     | UART_RX/DUT0/U33             | A v -> Y v  | OR2X1M     | 0.114 | 0.251 |   2.922 |   98.109 | 
     | UART_RX/DUT0/U35             | A v -> Y v  | OR2X1M     | 0.118 | 0.263 |   3.185 |   98.372 | 
     | UART_RX/DUT0/U37             | A v -> Y v  | OR2X1M     | 0.126 | 0.271 |   3.456 |   98.643 | 
     | UART_RX/DUT0/U40             | A0 v -> Y v | AO21XLM    | 0.115 | 0.303 |   3.759 |   98.947 | 
     | UART_RX/DUT0/U45             | BN v -> Y v | NAND4BBX1M | 0.311 | 0.356 |   4.115 |   99.302 | 
     | UART_RX/DUT0/U49             | A v -> Y ^  | NOR4X1M    | 0.640 | 0.410 |   4.525 |   99.712 | 
     | UART_RX/DUT0/U7              | A ^ -> Y v  | INVX2M     | 0.218 | 0.213 |   4.738 |   99.926 | 
     | UART_RX/DUT0/U6              | A v -> Y ^  | NOR2X2M    | 0.324 | 0.246 |   4.984 |  100.172 | 
     | UART_RX/DUT6/U18             | A ^ -> Y v  | NAND2X2M   | 0.211 | 0.204 |   5.189 |  100.376 | 
     | UART_RX/DUT6/U21             | A v -> Y ^  | NAND2X2M   | 0.122 | 0.124 |   5.313 |  100.500 | 
     | UART_RX/DUT6/U46             | B0 ^ -> Y ^ | OA21X2M    | 0.113 | 0.176 |   5.489 |  100.676 | 
     | UART_RX/DUT6/U28             | B0 ^ -> Y v | OAI21X2M   | 0.103 | 0.090 |   5.579 |  100.766 | 
     | UART_RX/DUT6/U45             | B v -> Y ^  | NOR2X2M    | 0.146 | 0.129 |   5.707 |  100.895 | 
     | UART_RX/DUT6/U44             | A0 ^ -> Y v | OAI2B1X2M  | 0.064 | 0.077 |   5.784 |  100.971 | 
     | UART_RX/DUT6/\counter_reg[3] | D v         | SDFFRQX2M  | 0.064 | 0.000 |   5.784 |  100.971 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.187 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.167 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -94.990 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.246 | 0.218 |   0.415 |  -94.772 | 
     | scan_clk__L4_I1              | A v -> Y v | CLKBUFX1M  | 0.211 | 0.254 |   0.670 |  -94.518 | 
     | scan_clk__L5_I1              | A v -> Y v | CLKBUFX1M  | 0.207 | 0.245 |   0.914 |  -94.273 | 
     | scan_clk__L6_I1              | A v -> Y v | CLKBUFX32M | 0.078 | 0.175 |   1.089 |  -94.098 | 
     | scan_clk__L7_I0              | A v -> Y ^ | CLKINVX40M | 0.031 | 0.053 |   1.141 |  -94.046 | 
     | U2_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M     | 0.224 | 0.240 |   1.381 |  -93.806 | 
     | UART_RX_SCAN_CLK__L1_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.088 | 0.179 |   1.560 |  -93.627 | 
     | UART_RX/DUT6/\counter_reg[3] | CK ^       | SDFFRQX2M  | 0.088 | 0.002 |   1.562 |  -93.625 | 
     +---------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin Reg_file/\RD_DATA_reg[4] /CK 
Endpoint:   Reg_file/\RD_DATA_reg[4] /D       (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.634
- Setup                         0.378
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.057
- Arrival Time                  5.860
= Slack Time                   95.197
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |   95.197 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.217 | 
     | scan_clk__L2_I0                | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.394 | 
     | scan_clk__L3_I0                | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   95.612 | 
     | scan_clk__L4_I0                | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   95.854 | 
     | scan_clk__L5_I0                | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   96.044 | 
     | scan_clk__L6_I0                | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   96.203 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.530 | 
     | REF_SCAN_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.660 | 
     | REF_SCAN_CLK__L2_I0            | A v -> Y ^  | CLKINVX40M | 0.208 | 0.150 |   1.613 |   96.810 | 
     | SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.200 | 0.602 |   2.215 |   97.412 | 
     | SYS_CTRL/U81                   | A v -> Y ^  | INVX2M     | 0.334 | 0.249 |   2.465 |   97.661 | 
     | SYS_CTRL/U43                   | A ^ -> Y v  | NAND3X2M   | 0.229 | 0.210 |   2.675 |   97.871 | 
     | SYS_CTRL/U34                   | A v -> Y v  | OR2X2M     | 0.101 | 0.245 |   2.920 |   98.116 | 
     | SYS_CTRL/U87                   | B1 v -> Y ^ | OAI222X1M  | 0.564 | 0.354 |   3.274 |   98.470 | 
     | U7                             | A ^ -> Y ^  | BUFX2M     | 0.663 | 0.495 |   3.769 |   98.965 | 
     | Reg_file/U311                  | A ^ -> Y v  | INVX2M     | 0.218 | 0.215 |   3.983 |   99.180 | 
     | Reg_file/U146                  | A v -> Y ^  | INVX4M     | 0.885 | 0.546 |   4.529 |   99.726 | 
     | Reg_file/U300                  | S0 ^ -> Y v | MX4X1M     | 0.249 | 0.600 |   5.130 |  100.326 | 
     | Reg_file/U280                  | C v -> Y v  | MX4X1M     | 0.134 | 0.397 |   5.527 |  100.724 | 
     | Reg_file/U279                  | A0 v -> Y v | AO22X1M    | 0.108 | 0.333 |   5.860 |  101.057 | 
     | Reg_file/\RD_DATA_reg[4]       | D v         | SDFFRQX2M  | 0.108 | 0.000 |   5.860 |  101.057 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.197 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.176 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -95.000 | 
     | scan_clk__L3_I0          | A ^ -> Y v | INVXLM     | 0.246 | 0.218 |   0.415 |  -94.781 | 
     | scan_clk__L4_I0          | A v -> Y ^ | INVXLM     | 0.293 | 0.242 |   0.658 |  -94.539 | 
     | scan_clk__L5_I0          | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.847 |  -94.349 | 
     | scan_clk__L6_I0          | A v -> Y ^ | INVXLM     | 0.166 | 0.159 |   1.006 |  -94.191 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M     | 0.303 | 0.327 |   1.333 |  -93.864 | 
     | REF_SCAN_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.109 | 0.130 |   1.463 |  -93.734 | 
     | REF_SCAN_CLK__L2_I0      | A v -> Y ^ | CLKINVX40M | 0.208 | 0.150 |   1.613 |  -93.584 | 
     | Reg_file/\RD_DATA_reg[4] | CK ^       | SDFFRQX2M  | 0.221 | 0.021 |   1.634 |  -93.562 | 
     +-----------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin Reg_file/\RD_DATA_reg[3] /CK 
Endpoint:   Reg_file/\RD_DATA_reg[3] /D       (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.613
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.033
- Arrival Time                  5.828
= Slack Time                   95.204
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |   95.205 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.225 | 
     | scan_clk__L2_I0                | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.402 | 
     | scan_clk__L3_I0                | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   95.620 | 
     | scan_clk__L4_I0                | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   95.862 | 
     | scan_clk__L5_I0                | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   96.052 | 
     | scan_clk__L6_I0                | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   96.211 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.537 | 
     | REF_SCAN_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.668 | 
     | REF_SCAN_CLK__L2_I0            | A v -> Y ^  | CLKINVX40M | 0.208 | 0.150 |   1.613 |   96.818 | 
     | SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.200 | 0.602 |   2.216 |   97.420 | 
     | SYS_CTRL/U81                   | A v -> Y ^  | INVX2M     | 0.334 | 0.249 |   2.465 |   97.669 | 
     | SYS_CTRL/U43                   | A ^ -> Y v  | NAND3X2M   | 0.229 | 0.210 |   2.675 |   97.879 | 
     | SYS_CTRL/U34                   | A v -> Y v  | OR2X2M     | 0.101 | 0.245 |   2.920 |   98.124 | 
     | SYS_CTRL/U87                   | B1 v -> Y ^ | OAI222X1M  | 0.564 | 0.354 |   3.274 |   98.478 | 
     | U7                             | A ^ -> Y ^  | BUFX2M     | 0.663 | 0.495 |   3.769 |   98.973 | 
     | Reg_file/U311                  | A ^ -> Y v  | INVX2M     | 0.218 | 0.215 |   3.983 |   99.188 | 
     | Reg_file/U146                  | A v -> Y ^  | INVX4M     | 0.885 | 0.546 |   4.529 |   99.734 | 
     | Reg_file/U299                  | S0 ^ -> Y v | MX4X1M     | 0.203 | 0.559 |   5.088 |  100.293 | 
     | Reg_file/U276                  | C v -> Y v  | MX4X1M     | 0.152 | 0.404 |   5.492 |  100.696 | 
     | Reg_file/U275                  | A0 v -> Y v | AO22X1M    | 0.108 | 0.337 |   5.828 |  101.033 | 
     | Reg_file/\RD_DATA_reg[3]       | D v         | SDFFRQX2M  | 0.108 | 0.000 |   5.828 |  101.033 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.204 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.184 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -95.007 | 
     | scan_clk__L3_I0          | A ^ -> Y v | INVXLM     | 0.246 | 0.218 |   0.415 |  -94.789 | 
     | scan_clk__L4_I0          | A v -> Y ^ | INVXLM     | 0.293 | 0.242 |   0.658 |  -94.547 | 
     | scan_clk__L5_I0          | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.847 |  -94.357 | 
     | scan_clk__L6_I0          | A v -> Y ^ | INVXLM     | 0.166 | 0.159 |   1.006 |  -94.198 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M     | 0.303 | 0.327 |   1.333 |  -93.872 | 
     | REF_SCAN_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.109 | 0.130 |   1.463 |  -93.742 | 
     | REF_SCAN_CLK__L2_I1      | A v -> Y ^ | CLKINVX40M | 0.203 | 0.148 |   1.611 |  -93.594 | 
     | Reg_file/\RD_DATA_reg[3] | CK ^       | SDFFRQX2M  | 0.204 | 0.002 |   1.613 |  -93.591 | 
     +-----------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin Reg_file/\RD_DATA_reg[5] /CK 
Endpoint:   Reg_file/\RD_DATA_reg[5] /D       (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.634
- Setup                         0.378
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.057
- Arrival Time                  5.842
= Slack Time                   95.214
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |   95.214 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.235 | 
     | scan_clk__L2_I0                | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.411 | 
     | scan_clk__L3_I0                | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   95.630 | 
     | scan_clk__L4_I0                | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   95.872 | 
     | scan_clk__L5_I0                | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   96.062 | 
     | scan_clk__L6_I0                | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   96.220 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.547 | 
     | REF_SCAN_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.677 | 
     | REF_SCAN_CLK__L2_I0            | A v -> Y ^  | CLKINVX40M | 0.208 | 0.150 |   1.613 |   96.828 | 
     | SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.200 | 0.602 |   2.216 |   97.430 | 
     | SYS_CTRL/U81                   | A v -> Y ^  | INVX2M     | 0.334 | 0.249 |   2.465 |   97.679 | 
     | SYS_CTRL/U43                   | A ^ -> Y v  | NAND3X2M   | 0.229 | 0.210 |   2.675 |   97.889 | 
     | SYS_CTRL/U34                   | A v -> Y v  | OR2X2M     | 0.101 | 0.245 |   2.920 |   98.134 | 
     | SYS_CTRL/U87                   | B1 v -> Y ^ | OAI222X1M  | 0.564 | 0.354 |   3.274 |   98.488 | 
     | U7                             | A ^ -> Y ^  | BUFX2M     | 0.663 | 0.495 |   3.769 |   98.983 | 
     | Reg_file/U311                  | A ^ -> Y v  | INVX2M     | 0.218 | 0.215 |   3.984 |   99.198 | 
     | Reg_file/U148                  | A v -> Y ^  | INVX4M     | 0.875 | 0.546 |   4.529 |   99.744 | 
     | Reg_file/U301                  | S0 ^ -> Y v | MX4X1M     | 0.234 | 0.575 |   5.104 |  100.318 | 
     | Reg_file/U284                  | C v -> Y v  | MX4X1M     | 0.143 | 0.403 |   5.507 |  100.722 | 
     | Reg_file/U283                  | A0 v -> Y v | AO22X1M    | 0.108 | 0.335 |   5.842 |  101.057 | 
     | Reg_file/\RD_DATA_reg[5]       | D v         | SDFFRQX2M  | 0.108 | 0.000 |   5.842 |  101.057 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.214 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.194 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -95.017 | 
     | scan_clk__L3_I0          | A ^ -> Y v | INVXLM     | 0.246 | 0.218 |   0.415 |  -94.799 | 
     | scan_clk__L4_I0          | A v -> Y ^ | INVXLM     | 0.293 | 0.242 |   0.658 |  -94.557 | 
     | scan_clk__L5_I0          | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.847 |  -94.367 | 
     | scan_clk__L6_I0          | A v -> Y ^ | INVXLM     | 0.166 | 0.159 |   1.006 |  -94.208 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M     | 0.303 | 0.327 |   1.333 |  -93.882 | 
     | REF_SCAN_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.109 | 0.130 |   1.463 |  -93.751 | 
     | REF_SCAN_CLK__L2_I0      | A v -> Y ^ | CLKINVX40M | 0.208 | 0.150 |   1.613 |  -93.601 | 
     | Reg_file/\RD_DATA_reg[5] | CK ^       | SDFFRQX2M  | 0.221 | 0.021 |   1.634 |  -93.580 | 
     +-----------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin Reg_file/\RD_DATA_reg[6] /CK 
Endpoint:   Reg_file/\RD_DATA_reg[6] /D       (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.615
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.033
- Arrival Time                  5.791
= Slack Time                   95.242
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |   95.242 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.262 | 
     | scan_clk__L2_I0                | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.439 | 
     | scan_clk__L3_I0                | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   95.657 | 
     | scan_clk__L4_I0                | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   95.899 | 
     | scan_clk__L5_I0                | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   96.089 | 
     | scan_clk__L6_I0                | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   96.248 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.575 | 
     | REF_SCAN_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.705 | 
     | REF_SCAN_CLK__L2_I0            | A v -> Y ^  | CLKINVX40M | 0.208 | 0.150 |   1.613 |   96.855 | 
     | SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.200 | 0.602 |   2.216 |   97.457 | 
     | SYS_CTRL/U81                   | A v -> Y ^  | INVX2M     | 0.334 | 0.249 |   2.465 |   97.707 | 
     | SYS_CTRL/U43                   | A ^ -> Y v  | NAND3X2M   | 0.229 | 0.210 |   2.675 |   97.916 | 
     | SYS_CTRL/U34                   | A v -> Y v  | OR2X2M     | 0.101 | 0.245 |   2.920 |   98.161 | 
     | SYS_CTRL/U87                   | B1 v -> Y ^ | OAI222X1M  | 0.564 | 0.354 |   3.274 |   98.515 | 
     | U7                             | A ^ -> Y ^  | BUFX2M     | 0.663 | 0.495 |   3.769 |   99.010 | 
     | Reg_file/U311                  | A ^ -> Y v  | INVX2M     | 0.218 | 0.215 |   3.984 |   99.225 | 
     | Reg_file/U148                  | A v -> Y ^  | INVX4M     | 0.875 | 0.546 |   4.529 |   99.771 | 
     | Reg_file/U302                  | S0 ^ -> Y v | MX4X1M     | 0.218 | 0.561 |   5.090 |  100.332 | 
     | Reg_file/U288                  | C v -> Y v  | MX4X1M     | 0.115 | 0.365 |   5.455 |  100.697 | 
     | Reg_file/U287                  | A0 v -> Y v | AO22X1M    | 0.116 | 0.336 |   5.791 |  101.033 | 
     | Reg_file/\RD_DATA_reg[6]       | D v         | SDFFRQX2M  | 0.116 | 0.000 |   5.791 |  101.033 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.242 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.221 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -95.045 | 
     | scan_clk__L3_I0          | A ^ -> Y v | INVXLM     | 0.246 | 0.218 |   0.415 |  -94.826 | 
     | scan_clk__L4_I0          | A v -> Y ^ | INVXLM     | 0.293 | 0.242 |   0.658 |  -94.584 | 
     | scan_clk__L5_I0          | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.847 |  -94.394 | 
     | scan_clk__L6_I0          | A v -> Y ^ | INVXLM     | 0.166 | 0.159 |   1.006 |  -94.236 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M     | 0.303 | 0.327 |   1.333 |  -93.909 | 
     | REF_SCAN_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.109 | 0.130 |   1.463 |  -93.779 | 
     | REF_SCAN_CLK__L2_I1      | A v -> Y ^ | CLKINVX40M | 0.203 | 0.148 |   1.611 |  -93.631 | 
     | Reg_file/\RD_DATA_reg[6] | CK ^       | SDFFRQX2M  | 0.204 | 0.004 |   1.615 |  -93.627 | 
     +-----------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin Reg_file/\RD_DATA_reg[7] /CK 
Endpoint:   Reg_file/\RD_DATA_reg[7] /D       (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.615
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.034
- Arrival Time                  5.782
= Slack Time                   95.252
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |   95.252 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.272 | 
     | scan_clk__L2_I0                | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.449 | 
     | scan_clk__L3_I0                | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   95.667 | 
     | scan_clk__L4_I0                | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   95.909 | 
     | scan_clk__L5_I0                | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   96.099 | 
     | scan_clk__L6_I0                | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   96.258 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.584 | 
     | REF_SCAN_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.715 | 
     | REF_SCAN_CLK__L2_I0            | A v -> Y ^  | CLKINVX40M | 0.208 | 0.150 |   1.613 |   96.865 | 
     | SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.200 | 0.602 |   2.215 |   97.467 | 
     | SYS_CTRL/U81                   | A v -> Y ^  | INVX2M     | 0.334 | 0.249 |   2.465 |   97.716 | 
     | SYS_CTRL/U43                   | A ^ -> Y v  | NAND3X2M   | 0.229 | 0.210 |   2.675 |   97.926 | 
     | SYS_CTRL/U34                   | A v -> Y v  | OR2X2M     | 0.101 | 0.245 |   2.920 |   98.171 | 
     | SYS_CTRL/U87                   | B1 v -> Y ^ | OAI222X1M  | 0.564 | 0.354 |   3.274 |   98.525 | 
     | U7                             | A ^ -> Y ^  | BUFX2M     | 0.663 | 0.495 |   3.769 |   99.020 | 
     | Reg_file/U311                  | A ^ -> Y v  | INVX2M     | 0.218 | 0.215 |   3.983 |   99.235 | 
     | Reg_file/U148                  | A v -> Y ^  | INVX4M     | 0.875 | 0.546 |   4.529 |   99.781 | 
     | Reg_file/U303                  | S0 ^ -> Y v | MX4X1M     | 0.192 | 0.537 |   5.066 |  100.317 | 
     | Reg_file/U292                  | C v -> Y v  | MX4X1M     | 0.134 | 0.380 |   5.446 |  100.697 | 
     | Reg_file/U291                  | A0 v -> Y v | AO22X1M    | 0.111 | 0.336 |   5.782 |  101.034 | 
     | Reg_file/\RD_DATA_reg[7]       | D v         | SDFFRQX2M  | 0.111 | 0.000 |   5.782 |  101.034 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.251 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.231 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -95.054 | 
     | scan_clk__L3_I0          | A ^ -> Y v | INVXLM     | 0.246 | 0.218 |   0.415 |  -94.836 | 
     | scan_clk__L4_I0          | A v -> Y ^ | INVXLM     | 0.293 | 0.242 |   0.658 |  -94.594 | 
     | scan_clk__L5_I0          | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.847 |  -94.404 | 
     | scan_clk__L6_I0          | A v -> Y ^ | INVXLM     | 0.166 | 0.159 |   1.006 |  -94.245 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M     | 0.303 | 0.327 |   1.333 |  -93.919 | 
     | REF_SCAN_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.109 | 0.130 |   1.463 |  -93.789 | 
     | REF_SCAN_CLK__L2_I1      | A v -> Y ^ | CLKINVX40M | 0.203 | 0.148 |   1.611 |  -93.641 | 
     | Reg_file/\RD_DATA_reg[7] | CK ^       | SDFFRQX2M  | 0.204 | 0.004 |   1.615 |  -93.637 | 
     +-----------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin Reg_file/\RD_DATA_reg[2] /CK 
Endpoint:   Reg_file/\RD_DATA_reg[2] /D       (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.634
- Setup                         0.377
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.057
- Arrival Time                  5.779
= Slack Time                   95.278
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |   95.278 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.298 | 
     | scan_clk__L2_I0                | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.475 | 
     | scan_clk__L3_I0                | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   95.693 | 
     | scan_clk__L4_I0                | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   95.936 | 
     | scan_clk__L5_I0                | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   96.125 | 
     | scan_clk__L6_I0                | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   96.284 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.611 | 
     | REF_SCAN_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.741 | 
     | REF_SCAN_CLK__L2_I0            | A v -> Y ^  | CLKINVX40M | 0.208 | 0.150 |   1.613 |   96.891 | 
     | SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.200 | 0.602 |   2.216 |   97.493 | 
     | SYS_CTRL/U81                   | A v -> Y ^  | INVX2M     | 0.334 | 0.249 |   2.465 |   97.743 | 
     | SYS_CTRL/U43                   | A ^ -> Y v  | NAND3X2M   | 0.229 | 0.210 |   2.675 |   97.953 | 
     | SYS_CTRL/U34                   | A v -> Y v  | OR2X2M     | 0.101 | 0.245 |   2.920 |   98.197 | 
     | SYS_CTRL/U87                   | B1 v -> Y ^ | OAI222X1M  | 0.564 | 0.354 |   3.274 |   98.551 | 
     | U7                             | A ^ -> Y ^  | BUFX2M     | 0.663 | 0.495 |   3.769 |   99.047 | 
     | Reg_file/U311                  | A ^ -> Y v  | INVX2M     | 0.218 | 0.215 |   3.983 |   99.261 | 
     | Reg_file/U146                  | A v -> Y ^  | INVX4M     | 0.885 | 0.546 |   4.529 |   99.807 | 
     | Reg_file/U274                  | S0 ^ -> Y v | MX4X1M     | 0.173 | 0.533 |   5.062 |  100.340 | 
     | Reg_file/U272                  | B v -> Y v  | MX4X1M     | 0.146 | 0.384 |   5.446 |  100.724 | 
     | Reg_file/U271                  | A0 v -> Y v | AO22X1M    | 0.106 | 0.333 |   5.779 |  101.057 | 
     | Reg_file/\RD_DATA_reg[2]       | D v         | SDFFRQX2M  | 0.106 | 0.000 |   5.779 |  101.057 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.278 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.257 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -95.081 | 
     | scan_clk__L3_I0          | A ^ -> Y v | INVXLM     | 0.246 | 0.218 |   0.415 |  -94.862 | 
     | scan_clk__L4_I0          | A v -> Y ^ | INVXLM     | 0.293 | 0.242 |   0.658 |  -94.620 | 
     | scan_clk__L5_I0          | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.847 |  -94.430 | 
     | scan_clk__L6_I0          | A v -> Y ^ | INVXLM     | 0.166 | 0.159 |   1.006 |  -94.272 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M     | 0.303 | 0.327 |   1.333 |  -93.945 | 
     | REF_SCAN_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.109 | 0.130 |   1.463 |  -93.815 | 
     | REF_SCAN_CLK__L2_I0      | A v -> Y ^ | CLKINVX40M | 0.208 | 0.150 |   1.613 |  -93.665 | 
     | Reg_file/\RD_DATA_reg[2] | CK ^       | SDFFRQX2M  | 0.221 | 0.021 |   1.634 |  -93.644 | 
     +-----------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin Reg_file/\RD_DATA_reg[1] /CK 
Endpoint:   Reg_file/\RD_DATA_reg[1] /D       (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.634
- Setup                         0.378
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.056
- Arrival Time                  5.764
= Slack Time                   95.292
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |   95.292 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.312 | 
     | scan_clk__L2_I0                | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.489 | 
     | scan_clk__L3_I0                | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   95.707 | 
     | scan_clk__L4_I0                | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   95.950 | 
     | scan_clk__L5_I0                | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   96.139 | 
     | scan_clk__L6_I0                | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   96.298 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.625 | 
     | REF_SCAN_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.755 | 
     | REF_SCAN_CLK__L2_I0            | A v -> Y ^  | CLKINVX40M | 0.208 | 0.150 |   1.613 |   96.905 | 
     | SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.200 | 0.602 |   2.215 |   97.507 | 
     | SYS_CTRL/U81                   | A v -> Y ^  | INVX2M     | 0.334 | 0.249 |   2.465 |   97.757 | 
     | SYS_CTRL/U43                   | A ^ -> Y v  | NAND3X2M   | 0.229 | 0.210 |   2.675 |   97.967 | 
     | SYS_CTRL/U34                   | A v -> Y v  | OR2X2M     | 0.101 | 0.245 |   2.920 |   98.211 | 
     | SYS_CTRL/U87                   | B1 v -> Y ^ | OAI222X1M  | 0.564 | 0.354 |   3.274 |   98.565 | 
     | U7                             | A ^ -> Y ^  | BUFX2M     | 0.663 | 0.495 |   3.769 |   99.061 | 
     | Reg_file/U311                  | A ^ -> Y v  | INVX2M     | 0.218 | 0.215 |   3.983 |   99.275 | 
     | Reg_file/U146                  | A v -> Y ^  | INVX4M     | 0.885 | 0.546 |   4.529 |   99.821 | 
     | Reg_file/U297                  | S0 ^ -> Y v | MX4X1M     | 0.156 | 0.511 |   5.040 |  100.332 | 
     | Reg_file/U268                  | C v -> Y v  | MX4X1M     | 0.149 | 0.386 |   5.426 |  100.718 | 
     | Reg_file/U267                  | A0 v -> Y v | AO22X1M    | 0.110 | 0.338 |   5.764 |  101.056 | 
     | Reg_file/\RD_DATA_reg[1]       | D v         | SDFFRQX2M  | 0.110 | 0.000 |   5.764 |  101.056 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.292 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.271 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -95.095 | 
     | scan_clk__L3_I0          | A ^ -> Y v | INVXLM     | 0.246 | 0.218 |   0.415 |  -94.877 | 
     | scan_clk__L4_I0          | A v -> Y ^ | INVXLM     | 0.293 | 0.242 |   0.658 |  -94.634 | 
     | scan_clk__L5_I0          | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.847 |  -94.445 | 
     | scan_clk__L6_I0          | A v -> Y ^ | INVXLM     | 0.166 | 0.159 |   1.006 |  -94.286 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M     | 0.303 | 0.327 |   1.333 |  -93.959 | 
     | REF_SCAN_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.109 | 0.130 |   1.463 |  -93.829 | 
     | REF_SCAN_CLK__L2_I0      | A v -> Y ^ | CLKINVX40M | 0.208 | 0.150 |   1.613 |  -93.679 | 
     | Reg_file/\RD_DATA_reg[1] | CK ^       | SDFFRQX2M  | 0.221 | 0.021 |   1.634 |  -93.658 | 
     +-----------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin Reg_file/\RD_DATA_reg[0] /CK 
Endpoint:   Reg_file/\RD_DATA_reg[0] /D       (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.634
- Setup                         0.380
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.054
- Arrival Time                  5.750
= Slack Time                   95.304
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |   95.304 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.325 | 
     | scan_clk__L2_I0                | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.501 | 
     | scan_clk__L3_I0                | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   95.720 | 
     | scan_clk__L4_I0                | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   95.962 | 
     | scan_clk__L5_I0                | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   96.152 | 
     | scan_clk__L6_I0                | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   96.310 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.637 | 
     | REF_SCAN_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.767 | 
     | REF_SCAN_CLK__L2_I0            | A v -> Y ^  | CLKINVX40M | 0.208 | 0.150 |   1.613 |   96.918 | 
     | SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.200 | 0.602 |   2.216 |   97.520 | 
     | SYS_CTRL/U81                   | A v -> Y ^  | INVX2M     | 0.334 | 0.249 |   2.465 |   97.769 | 
     | SYS_CTRL/U43                   | A ^ -> Y v  | NAND3X2M   | 0.229 | 0.210 |   2.675 |   97.979 | 
     | SYS_CTRL/U34                   | A v -> Y v  | OR2X2M     | 0.101 | 0.245 |   2.920 |   98.224 | 
     | SYS_CTRL/U87                   | B1 v -> Y ^ | OAI222X1M  | 0.564 | 0.354 |   3.274 |   98.578 | 
     | U7                             | A ^ -> Y ^  | BUFX2M     | 0.663 | 0.495 |   3.769 |   99.073 | 
     | Reg_file/U311                  | A ^ -> Y v  | INVX2M     | 0.218 | 0.215 |   3.984 |   99.288 | 
     | Reg_file/U146                  | A v -> Y ^  | INVX4M     | 0.885 | 0.546 |   4.529 |   99.834 | 
     | Reg_file/U304                  | S0 ^ -> Y v | MX4X1M     | 0.142 | 0.488 |   5.017 |  100.322 | 
     | Reg_file/U264                  | D v -> Y v  | MX4X1M     | 0.142 | 0.385 |   5.402 |  100.706 | 
     | Reg_file/U263                  | A0 v -> Y v | AO22X1M    | 0.120 | 0.348 |   5.750 |  101.054 | 
     | Reg_file/\RD_DATA_reg[0]       | D v         | SDFFRQX2M  | 0.120 | 0.000 |   5.750 |  101.054 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.304 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.284 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -95.107 | 
     | scan_clk__L3_I0          | A ^ -> Y v | INVXLM     | 0.246 | 0.218 |   0.415 |  -94.889 | 
     | scan_clk__L4_I0          | A v -> Y ^ | INVXLM     | 0.293 | 0.242 |   0.658 |  -94.647 | 
     | scan_clk__L5_I0          | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.847 |  -94.457 | 
     | scan_clk__L6_I0          | A v -> Y ^ | INVXLM     | 0.166 | 0.159 |   1.006 |  -94.298 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M     | 0.303 | 0.327 |   1.333 |  -93.972 | 
     | REF_SCAN_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.109 | 0.130 |   1.463 |  -93.841 | 
     | REF_SCAN_CLK__L2_I0      | A v -> Y ^ | CLKINVX40M | 0.208 | 0.150 |   1.613 |  -93.691 | 
     | Reg_file/\RD_DATA_reg[0] | CK ^       | SDFFRQX2M  | 0.221 | 0.021 |   1.634 |  -93.670 | 
     +-----------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin UART_RX/DUT6/\counter_reg[1] /CK 
Endpoint:   UART_RX/DUT6/\counter_reg[1] /D (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][2] /Q      (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.565
- Setup                         0.281
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.084
- Arrival Time                  5.717
= Slack Time                   95.367
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   95.367 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.388 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.564 | 
     | scan_clk__L3_I0              | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   95.783 | 
     | scan_clk__L4_I0              | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   96.025 | 
     | scan_clk__L5_I0              | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   96.215 | 
     | scan_clk__L6_I0              | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   96.373 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.700 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.830 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^  | CLKINVX40M | 0.203 | 0.148 |   1.611 |   96.978 | 
     | Reg_file/\REG_reg[2][2]      | CK ^ -> Q v | SDFFRQX4M  | 0.441 | 0.777 |   2.388 |   97.755 | 
     | UART_RX/DUT0/U11             | B v -> Y v  | OR2X2M     | 0.080 | 0.282 |   2.670 |   98.037 | 
     | UART_RX/DUT0/U33             | A v -> Y v  | OR2X1M     | 0.114 | 0.251 |   2.922 |   98.289 | 
     | UART_RX/DUT0/U35             | A v -> Y v  | OR2X1M     | 0.118 | 0.263 |   3.185 |   98.552 | 
     | UART_RX/DUT0/U37             | A v -> Y v  | OR2X1M     | 0.126 | 0.271 |   3.456 |   98.823 | 
     | UART_RX/DUT0/U40             | A0 v -> Y v | AO21XLM    | 0.115 | 0.303 |   3.759 |   99.127 | 
     | UART_RX/DUT0/U45             | BN v -> Y v | NAND4BBX1M | 0.311 | 0.356 |   4.115 |   99.482 | 
     | UART_RX/DUT0/U49             | A v -> Y ^  | NOR4X1M    | 0.640 | 0.410 |   4.525 |   99.892 | 
     | UART_RX/DUT0/U7              | A ^ -> Y v  | INVX2M     | 0.218 | 0.213 |   4.738 |  100.106 | 
     | UART_RX/DUT0/U6              | A v -> Y ^  | NOR2X2M    | 0.324 | 0.246 |   4.985 |  100.352 | 
     | UART_RX/DUT6/U18             | A ^ -> Y v  | NAND2X2M   | 0.211 | 0.204 |   5.189 |  100.556 | 
     | UART_RX/DUT6/U46             | A1 v -> Y v | OA21X2M    | 0.119 | 0.384 |   5.573 |  100.940 | 
     | UART_RX/DUT6/U20             | B0 v -> Y ^ | OAI2BB2X1M | 0.177 | 0.144 |   5.717 |  101.084 | 
     | UART_RX/DUT6/\counter_reg[1] | D ^         | SDFFRQX2M  | 0.177 | 0.000 |   5.717 |  101.084 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.367 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.347 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -95.170 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.246 | 0.218 |   0.415 |  -94.952 | 
     | scan_clk__L4_I1              | A v -> Y v | CLKBUFX1M  | 0.211 | 0.254 |   0.670 |  -94.698 | 
     | scan_clk__L5_I1              | A v -> Y v | CLKBUFX1M  | 0.207 | 0.245 |   0.914 |  -94.453 | 
     | scan_clk__L6_I1              | A v -> Y v | CLKBUFX32M | 0.078 | 0.175 |   1.089 |  -94.278 | 
     | scan_clk__L7_I0              | A v -> Y ^ | CLKINVX40M | 0.031 | 0.053 |   1.141 |  -94.226 | 
     | U2_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M     | 0.224 | 0.240 |   1.381 |  -93.986 | 
     | UART_RX_SCAN_CLK__L1_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.088 | 0.179 |   1.560 |  -93.807 | 
     | UART_RX/DUT6/\counter_reg[1] | CK ^       | SDFFRQX2M  | 0.088 | 0.005 |   1.565 |  -93.802 | 
     +---------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin CLK_DIV_2/\counter_reg[6] /CK 
Endpoint:   CLK_DIV_2/\counter_reg[6] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[3][1] /Q   (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.644
- Setup                         0.409
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.035
- Arrival Time                  5.648
= Slack Time                   95.387
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   95.388 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.408 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.585 | 
     | scan_clk__L3_I0           | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   95.803 | 
     | scan_clk__L4_I0           | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   96.045 | 
     | scan_clk__L5_I0           | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   96.235 | 
     | scan_clk__L6_I0           | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   96.394 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.720 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.851 | 
     | REF_SCAN_CLK__L2_I1       | A v -> Y ^  | CLKINVX40M | 0.203 | 0.148 |   1.611 |   96.998 | 
     | Reg_file/\REG_reg[3][1]   | CK ^ -> Q v | SDFFRQX2M  | 0.207 | 0.608 |   2.219 |   97.606 | 
     | CLK_DIV_2/U17             | B v -> Y v  | OR2X2M     | 0.078 | 0.229 |   2.447 |   97.835 | 
     | CLK_DIV_2/U40             | A v -> Y v  | OR2X1M     | 0.116 | 0.253 |   2.700 |   98.088 | 
     | CLK_DIV_2/U42             | A v -> Y v  | OR2X1M     | 0.123 | 0.268 |   2.968 |   98.356 | 
     | CLK_DIV_2/U44             | A v -> Y v  | OR2X1M     | 0.154 | 0.298 |   3.266 |   98.653 | 
     | CLK_DIV_2/U47             | C v -> Y ^  | NOR3X1M    | 0.418 | 0.323 |   3.589 |   98.977 | 
     | CLK_DIV_2/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.117 | 0.190 |   3.780 |   99.167 | 
     | CLK_DIV_2/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.094 | 0.220 |   4.000 |   99.387 | 
     | CLK_DIV_2/U60             | D v -> Y ^  | NOR4X1M    | 0.305 | 0.279 |   4.279 |   99.666 | 
     | CLK_DIV_2/U61             | D ^ -> Y ^  | AND4X1M    | 0.152 | 0.297 |   4.575 |   99.963 | 
     | CLK_DIV_2/U19             | B0 ^ -> Y ^ | AO2B2X2M   | 0.084 | 0.188 |   4.763 |  100.151 | 
     | CLK_DIV_2/U18             | B ^ -> Y v  | NAND2X2M   | 0.113 | 0.084 |   4.847 |  100.235 | 
     | CLK_DIV_2/U12             | A v -> Y ^  | INVX2M     | 0.059 | 0.065 |   4.912 |  100.300 | 
     | CLK_DIV_2/U7              | B0 ^ -> Y v | AOI2B1X1M  | 0.161 | 0.066 |   4.978 |  100.365 | 
     | CLK_DIV_2/U5              | AN v -> Y v | NOR2BX2M   | 0.161 | 0.221 |   5.199 |  100.587 | 
     | CLK_DIV_2/U21             | B1 v -> Y v | AO22X1M    | 0.129 | 0.449 |   5.648 |  101.035 | 
     | CLK_DIV_2/\counter_reg[6] | D v         | SDFFRQX2M  | 0.129 | 0.000 |   5.648 |  101.035 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.387 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.367 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -95.190 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.413 | 0.404 |   0.601 |  -94.786 | 
     | UART_SCAN_CLK__L1_I1      | A ^ -> Y ^ | CLKBUFX1M  | 0.223 | 0.254 |   0.856 |  -94.532 | 
     | UART_SCAN_CLK__L2_I1      | A ^ -> Y v | INVXLM     | 0.201 | 0.178 |   1.033 |  -94.354 | 
     | UART_SCAN_CLK__L3_I1      | A v -> Y ^ | INVXLM     | 0.412 | 0.294 |   1.327 |  -94.060 | 
     | UART_SCAN_CLK__L4_I1      | A ^ -> Y ^ | CLKBUFX40M | 0.079 | 0.201 |   1.529 |  -93.859 | 
     | UART_SCAN_CLK__L5_I0      | A ^ -> Y v | CLKINVX40M | 0.038 | 0.059 |   1.587 |  -93.800 | 
     | UART_SCAN_CLK__L6_I0      | A v -> Y ^ | CLKINVX32M | 0.064 | 0.051 |   1.639 |  -93.749 | 
     | CLK_DIV_2/\counter_reg[6] | CK ^       | SDFFRQX2M  | 0.064 | 0.005 |   1.644 |  -93.743 | 
     +------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin CLK_DIV_2/\counter_reg[0] /CK 
Endpoint:   CLK_DIV_2/\counter_reg[0] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[3][1] /Q   (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.642
- Setup                         0.406
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.036
- Arrival Time                  5.634
= Slack Time                   95.403
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   95.403 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.423 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.600 | 
     | scan_clk__L3_I0           | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   95.818 | 
     | scan_clk__L4_I0           | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   96.060 | 
     | scan_clk__L5_I0           | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   96.250 | 
     | scan_clk__L6_I0           | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   96.409 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.735 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.866 | 
     | REF_SCAN_CLK__L2_I1       | A v -> Y ^  | CLKINVX40M | 0.203 | 0.148 |   1.611 |   97.013 | 
     | Reg_file/\REG_reg[3][1]   | CK ^ -> Q v | SDFFRQX2M  | 0.207 | 0.608 |   2.219 |   97.621 | 
     | CLK_DIV_2/U17             | B v -> Y v  | OR2X2M     | 0.078 | 0.229 |   2.447 |   97.850 | 
     | CLK_DIV_2/U40             | A v -> Y v  | OR2X1M     | 0.116 | 0.253 |   2.700 |   98.103 | 
     | CLK_DIV_2/U42             | A v -> Y v  | OR2X1M     | 0.123 | 0.268 |   2.968 |   98.371 | 
     | CLK_DIV_2/U44             | A v -> Y v  | OR2X1M     | 0.154 | 0.298 |   3.266 |   98.668 | 
     | CLK_DIV_2/U47             | C v -> Y ^  | NOR3X1M    | 0.418 | 0.323 |   3.589 |   98.992 | 
     | CLK_DIV_2/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.117 | 0.190 |   3.780 |   99.182 | 
     | CLK_DIV_2/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.094 | 0.220 |   4.000 |   99.402 | 
     | CLK_DIV_2/U60             | D v -> Y ^  | NOR4X1M    | 0.305 | 0.279 |   4.279 |   99.681 | 
     | CLK_DIV_2/U61             | D ^ -> Y ^  | AND4X1M    | 0.152 | 0.297 |   4.575 |   99.978 | 
     | CLK_DIV_2/U19             | B0 ^ -> Y ^ | AO2B2X2M   | 0.084 | 0.188 |   4.763 |  100.166 | 
     | CLK_DIV_2/U18             | B ^ -> Y v  | NAND2X2M   | 0.113 | 0.084 |   4.847 |  100.250 | 
     | CLK_DIV_2/U12             | A v -> Y ^  | INVX2M     | 0.059 | 0.065 |   4.912 |  100.315 | 
     | CLK_DIV_2/U7              | B0 ^ -> Y v | AOI2B1X1M  | 0.161 | 0.066 |   4.978 |  100.380 | 
     | CLK_DIV_2/U5              | AN v -> Y v | NOR2BX2M   | 0.161 | 0.221 |   5.199 |  100.602 | 
     | CLK_DIV_2/U27             | B1 v -> Y v | AO22X1M    | 0.116 | 0.434 |   5.634 |  101.036 | 
     | CLK_DIV_2/\counter_reg[0] | D v         | SDFFRQX2M  | 0.116 | 0.000 |   5.634 |  101.036 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.403 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.382 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -95.206 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.413 | 0.404 |   0.601 |  -94.801 | 
     | UART_SCAN_CLK__L1_I1      | A ^ -> Y ^ | CLKBUFX1M  | 0.223 | 0.254 |   0.856 |  -94.547 | 
     | UART_SCAN_CLK__L2_I1      | A ^ -> Y v | INVXLM     | 0.201 | 0.178 |   1.033 |  -94.369 | 
     | UART_SCAN_CLK__L3_I1      | A v -> Y ^ | INVXLM     | 0.412 | 0.294 |   1.327 |  -94.075 | 
     | UART_SCAN_CLK__L4_I1      | A ^ -> Y ^ | CLKBUFX40M | 0.079 | 0.201 |   1.529 |  -93.874 | 
     | UART_SCAN_CLK__L5_I0      | A ^ -> Y v | CLKINVX40M | 0.038 | 0.059 |   1.587 |  -93.815 | 
     | UART_SCAN_CLK__L6_I0      | A v -> Y ^ | CLKINVX32M | 0.064 | 0.051 |   1.639 |  -93.764 | 
     | CLK_DIV_2/\counter_reg[0] | CK ^       | SDFFRQX2M  | 0.064 | 0.004 |   1.642 |  -93.760 | 
     +------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin CLK_DIV_2/\counter_reg[2] /CK 
Endpoint:   CLK_DIV_2/\counter_reg[2] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[3][1] /Q   (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.643
- Setup                         0.406
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.037
- Arrival Time                  5.633
= Slack Time                   95.404
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   95.404 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.425 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.601 | 
     | scan_clk__L3_I0           | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   95.820 | 
     | scan_clk__L4_I0           | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   96.062 | 
     | scan_clk__L5_I0           | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   96.252 | 
     | scan_clk__L6_I0           | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   96.410 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.737 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.867 | 
     | REF_SCAN_CLK__L2_I1       | A v -> Y ^  | CLKINVX40M | 0.203 | 0.148 |   1.611 |   97.015 | 
     | Reg_file/\REG_reg[3][1]   | CK ^ -> Q v | SDFFRQX2M  | 0.207 | 0.608 |   2.219 |   97.623 | 
     | CLK_DIV_2/U17             | B v -> Y v  | OR2X2M     | 0.078 | 0.229 |   2.447 |   97.852 | 
     | CLK_DIV_2/U40             | A v -> Y v  | OR2X1M     | 0.116 | 0.253 |   2.700 |   98.105 | 
     | CLK_DIV_2/U42             | A v -> Y v  | OR2X1M     | 0.123 | 0.268 |   2.968 |   98.373 | 
     | CLK_DIV_2/U44             | A v -> Y v  | OR2X1M     | 0.154 | 0.298 |   3.266 |   98.670 | 
     | CLK_DIV_2/U47             | C v -> Y ^  | NOR3X1M    | 0.418 | 0.323 |   3.589 |   98.994 | 
     | CLK_DIV_2/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.117 | 0.190 |   3.780 |   99.184 | 
     | CLK_DIV_2/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.094 | 0.220 |   4.000 |   99.404 | 
     | CLK_DIV_2/U60             | D v -> Y ^  | NOR4X1M    | 0.305 | 0.279 |   4.279 |   99.683 | 
     | CLK_DIV_2/U61             | D ^ -> Y ^  | AND4X1M    | 0.152 | 0.297 |   4.575 |   99.980 | 
     | CLK_DIV_2/U19             | B0 ^ -> Y ^ | AO2B2X2M   | 0.084 | 0.188 |   4.763 |  100.167 | 
     | CLK_DIV_2/U18             | B ^ -> Y v  | NAND2X2M   | 0.113 | 0.084 |   4.847 |  100.252 | 
     | CLK_DIV_2/U12             | A v -> Y ^  | INVX2M     | 0.059 | 0.065 |   4.912 |  100.317 | 
     | CLK_DIV_2/U7              | B0 ^ -> Y v | AOI2B1X1M  | 0.161 | 0.066 |   4.978 |  100.382 | 
     | CLK_DIV_2/U5              | AN v -> Y v | NOR2BX2M   | 0.161 | 0.221 |   5.199 |  100.604 | 
     | CLK_DIV_2/U25             | B1 v -> Y v | AO22X1M    | 0.116 | 0.434 |   5.633 |  101.037 | 
     | CLK_DIV_2/\counter_reg[2] | D v         | SDFFRQX2M  | 0.116 | 0.000 |   5.633 |  101.037 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.404 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.384 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -95.207 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.413 | 0.404 |   0.601 |  -94.803 | 
     | UART_SCAN_CLK__L1_I1      | A ^ -> Y ^ | CLKBUFX1M  | 0.223 | 0.254 |   0.856 |  -94.549 | 
     | UART_SCAN_CLK__L2_I1      | A ^ -> Y v | INVXLM     | 0.201 | 0.178 |   1.033 |  -94.371 | 
     | UART_SCAN_CLK__L3_I1      | A v -> Y ^ | INVXLM     | 0.412 | 0.294 |   1.327 |  -94.077 | 
     | UART_SCAN_CLK__L4_I1      | A ^ -> Y ^ | CLKBUFX40M | 0.079 | 0.201 |   1.529 |  -93.876 | 
     | UART_SCAN_CLK__L5_I0      | A ^ -> Y v | CLKINVX40M | 0.038 | 0.059 |   1.587 |  -93.817 | 
     | UART_SCAN_CLK__L6_I0      | A v -> Y ^ | CLKINVX32M | 0.064 | 0.051 |   1.639 |  -93.766 | 
     | CLK_DIV_2/\counter_reg[2] | CK ^       | SDFFRQX2M  | 0.064 | 0.005 |   1.643 |  -93.761 | 
     +------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin CLK_DIV_2/\counter_reg[5] /CK 
Endpoint:   CLK_DIV_2/\counter_reg[5] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[3][1] /Q   (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.644
- Setup                         0.406
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.038
- Arrival Time                  5.631
= Slack Time                   95.407
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   95.407 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.428 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.604 | 
     | scan_clk__L3_I0           | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   95.823 | 
     | scan_clk__L4_I0           | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   96.065 | 
     | scan_clk__L5_I0           | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   96.255 | 
     | scan_clk__L6_I0           | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   96.413 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.740 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.870 | 
     | REF_SCAN_CLK__L2_I1       | A v -> Y ^  | CLKINVX40M | 0.203 | 0.148 |   1.611 |   97.018 | 
     | Reg_file/\REG_reg[3][1]   | CK ^ -> Q v | SDFFRQX2M  | 0.207 | 0.608 |   2.219 |   97.626 | 
     | CLK_DIV_2/U17             | B v -> Y v  | OR2X2M     | 0.078 | 0.229 |   2.447 |   97.855 | 
     | CLK_DIV_2/U40             | A v -> Y v  | OR2X1M     | 0.116 | 0.253 |   2.700 |   98.107 | 
     | CLK_DIV_2/U42             | A v -> Y v  | OR2X1M     | 0.123 | 0.268 |   2.968 |   98.376 | 
     | CLK_DIV_2/U44             | A v -> Y v  | OR2X1M     | 0.154 | 0.298 |   3.266 |   98.673 | 
     | CLK_DIV_2/U47             | C v -> Y ^  | NOR3X1M    | 0.418 | 0.323 |   3.589 |   98.997 | 
     | CLK_DIV_2/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.117 | 0.190 |   3.780 |   99.187 | 
     | CLK_DIV_2/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.094 | 0.220 |   4.000 |   99.407 | 
     | CLK_DIV_2/U60             | D v -> Y ^  | NOR4X1M    | 0.305 | 0.279 |   4.279 |   99.686 | 
     | CLK_DIV_2/U61             | D ^ -> Y ^  | AND4X1M    | 0.152 | 0.297 |   4.575 |   99.983 | 
     | CLK_DIV_2/U19             | B0 ^ -> Y ^ | AO2B2X2M   | 0.084 | 0.188 |   4.763 |  100.170 | 
     | CLK_DIV_2/U18             | B ^ -> Y v  | NAND2X2M   | 0.113 | 0.084 |   4.847 |  100.254 | 
     | CLK_DIV_2/U12             | A v -> Y ^  | INVX2M     | 0.059 | 0.065 |   4.912 |  100.320 | 
     | CLK_DIV_2/U7              | B0 ^ -> Y v | AOI2B1X1M  | 0.161 | 0.066 |   4.978 |  100.385 | 
     | CLK_DIV_2/U5              | AN v -> Y v | NOR2BX2M   | 0.161 | 0.221 |   5.199 |  100.606 | 
     | CLK_DIV_2/U22             | B1 v -> Y v | AO22X1M    | 0.113 | 0.432 |   5.631 |  101.038 | 
     | CLK_DIV_2/\counter_reg[5] | D v         | SDFFRQX2M  | 0.113 | 0.000 |   5.631 |  101.038 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.407 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.387 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -95.210 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.413 | 0.404 |   0.601 |  -94.806 | 
     | UART_SCAN_CLK__L1_I1      | A ^ -> Y ^ | CLKBUFX1M  | 0.223 | 0.254 |   0.856 |  -94.552 | 
     | UART_SCAN_CLK__L2_I1      | A ^ -> Y v | INVXLM     | 0.201 | 0.178 |   1.033 |  -94.374 | 
     | UART_SCAN_CLK__L3_I1      | A v -> Y ^ | INVXLM     | 0.412 | 0.294 |   1.327 |  -94.080 | 
     | UART_SCAN_CLK__L4_I1      | A ^ -> Y ^ | CLKBUFX40M | 0.079 | 0.201 |   1.529 |  -93.878 | 
     | UART_SCAN_CLK__L5_I0      | A ^ -> Y v | CLKINVX40M | 0.038 | 0.059 |   1.587 |  -93.820 | 
     | UART_SCAN_CLK__L6_I0      | A v -> Y ^ | CLKINVX32M | 0.064 | 0.051 |   1.639 |  -93.769 | 
     | CLK_DIV_2/\counter_reg[5] | CK ^       | SDFFRQX2M  | 0.064 | 0.005 |   1.644 |  -93.763 | 
     +------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin CLK_DIV_2/\counter_reg[7] /CK 
Endpoint:   CLK_DIV_2/\counter_reg[7] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[3][1] /Q   (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.644
- Setup                         0.405
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.039
- Arrival Time                  5.627
= Slack Time                   95.412
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   95.412 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.433 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.609 | 
     | scan_clk__L3_I0           | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   95.828 | 
     | scan_clk__L4_I0           | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   96.070 | 
     | scan_clk__L5_I0           | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   96.260 | 
     | scan_clk__L6_I0           | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   96.418 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.745 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.875 | 
     | REF_SCAN_CLK__L2_I1       | A v -> Y ^  | CLKINVX40M | 0.203 | 0.148 |   1.611 |   97.023 | 
     | Reg_file/\REG_reg[3][1]   | CK ^ -> Q v | SDFFRQX2M  | 0.207 | 0.608 |   2.219 |   97.631 | 
     | CLK_DIV_2/U17             | B v -> Y v  | OR2X2M     | 0.078 | 0.229 |   2.447 |   97.860 | 
     | CLK_DIV_2/U40             | A v -> Y v  | OR2X1M     | 0.116 | 0.253 |   2.700 |   98.112 | 
     | CLK_DIV_2/U42             | A v -> Y v  | OR2X1M     | 0.123 | 0.268 |   2.968 |   98.381 | 
     | CLK_DIV_2/U44             | A v -> Y v  | OR2X1M     | 0.154 | 0.298 |   3.266 |   98.678 | 
     | CLK_DIV_2/U47             | C v -> Y ^  | NOR3X1M    | 0.418 | 0.323 |   3.589 |   99.002 | 
     | CLK_DIV_2/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.117 | 0.190 |   3.780 |   99.192 | 
     | CLK_DIV_2/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.094 | 0.220 |   4.000 |   99.412 | 
     | CLK_DIV_2/U60             | D v -> Y ^  | NOR4X1M    | 0.305 | 0.279 |   4.279 |   99.691 | 
     | CLK_DIV_2/U61             | D ^ -> Y ^  | AND4X1M    | 0.152 | 0.297 |   4.575 |   99.988 | 
     | CLK_DIV_2/U19             | B0 ^ -> Y ^ | AO2B2X2M   | 0.084 | 0.188 |   4.763 |  100.175 | 
     | CLK_DIV_2/U18             | B ^ -> Y v  | NAND2X2M   | 0.113 | 0.084 |   4.847 |  100.259 | 
     | CLK_DIV_2/U12             | A v -> Y ^  | INVX2M     | 0.059 | 0.065 |   4.912 |  100.325 | 
     | CLK_DIV_2/U7              | B0 ^ -> Y v | AOI2B1X1M  | 0.161 | 0.066 |   4.978 |  100.390 | 
     | CLK_DIV_2/U5              | AN v -> Y v | NOR2BX2M   | 0.161 | 0.221 |   5.199 |  100.611 | 
     | CLK_DIV_2/U20             | B1 v -> Y v | AO22X1M    | 0.110 | 0.428 |   5.627 |  101.039 | 
     | CLK_DIV_2/\counter_reg[7] | D v         | SDFFRQX2M  | 0.110 | 0.000 |   5.627 |  101.039 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.412 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.392 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -95.215 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.413 | 0.404 |   0.601 |  -94.811 | 
     | UART_SCAN_CLK__L1_I1      | A ^ -> Y ^ | CLKBUFX1M  | 0.223 | 0.254 |   0.856 |  -94.557 | 
     | UART_SCAN_CLK__L2_I1      | A ^ -> Y v | INVXLM     | 0.201 | 0.178 |   1.033 |  -94.379 | 
     | UART_SCAN_CLK__L3_I1      | A v -> Y ^ | INVXLM     | 0.412 | 0.294 |   1.327 |  -94.085 | 
     | UART_SCAN_CLK__L4_I1      | A ^ -> Y ^ | CLKBUFX40M | 0.079 | 0.201 |   1.529 |  -93.883 | 
     | UART_SCAN_CLK__L5_I0      | A ^ -> Y v | CLKINVX40M | 0.038 | 0.059 |   1.587 |  -93.825 | 
     | UART_SCAN_CLK__L6_I0      | A v -> Y ^ | CLKINVX32M | 0.064 | 0.051 |   1.639 |  -93.773 | 
     | CLK_DIV_2/\counter_reg[7] | CK ^       | SDFFRQX2M  | 0.064 | 0.005 |   1.644 |  -93.768 | 
     +------------------------------------------------------------------------------------------+ 

