
*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Epoch/Desktop/Conv1d/solution1_base/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Epoch/Desktop/FC/solution2_pipeline/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado_tools_2019.2/Vivado/2019.2/data/ip'.
Command: link_design -top system_wrapper -part xc7z020clg400-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_conv1d_0_0/system_conv1d_0_0.dcp' for cell 'system_i/conv1d_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_fc_0_0/system_fc_0_0.dcp' for cell 'system_i/fc_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_processing_system7_0_1/system_processing_system7_0_1.dcp' for cell 'system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.dcp' for cell 'system_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_xbar_1/system_xbar_1.dcp' for cell 'system_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1.dcp' for cell 'system_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0.dcp' for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1.dcp' for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_xbar_2/system_xbar_2.dcp' for cell 'system_i/axi_mem_intercon_1/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2.dcp' for cell 'system_i/axi_mem_intercon_1/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_auto_us_2/system_auto_us_2.dcp' for cell 'system_i/axi_mem_intercon_1/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_auto_us_3/system_auto_us_3.dcp' for cell 'system_i/axi_mem_intercon_1/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_xbar_3/system_xbar_3.dcp' for cell 'system_i/axi_mem_intercon_2/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_auto_pc_3/system_auto_pc_3.dcp' for cell 'system_i/axi_mem_intercon_2/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_auto_us_4/system_auto_us_4.dcp' for cell 'system_i/axi_mem_intercon_2/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_auto_us_5/system_auto_us_5.dcp' for cell 'system_i/axi_mem_intercon_2/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_xbar_4/system_xbar_4.dcp' for cell 'system_i/axi_mem_intercon_3/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_auto_pc_4/system_auto_pc_4.dcp' for cell 'system_i/axi_mem_intercon_3/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_auto_us_6/system_auto_us_6.dcp' for cell 'system_i/axi_mem_intercon_3/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_auto_us_7/system_auto_us_7.dcp' for cell 'system_i/axi_mem_intercon_3/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'system_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 937.449 ; gain = 13.602
INFO: [Netlist 29-17] Analyzing 1703 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_processing_system7_0_1/system_processing_system7_0_1.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_processing_system7_0_1/system_processing_system7_0_1.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_auto_us_2/system_auto_us_2_clocks.xdc] for cell 'system_i/axi_mem_intercon_1/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_auto_us_2/system_auto_us_2_clocks.xdc] for cell 'system_i/axi_mem_intercon_1/s00_couplers/auto_us/inst'
Parsing XDC File [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_auto_us_3/system_auto_us_3_clocks.xdc] for cell 'system_i/axi_mem_intercon_1/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_auto_us_3/system_auto_us_3_clocks.xdc] for cell 'system_i/axi_mem_intercon_1/s01_couplers/auto_us/inst'
Parsing XDC File [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_auto_us_4/system_auto_us_4_clocks.xdc] for cell 'system_i/axi_mem_intercon_2/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_auto_us_4/system_auto_us_4_clocks.xdc] for cell 'system_i/axi_mem_intercon_2/s00_couplers/auto_us/inst'
Parsing XDC File [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_auto_us_5/system_auto_us_5_clocks.xdc] for cell 'system_i/axi_mem_intercon_2/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_auto_us_5/system_auto_us_5_clocks.xdc] for cell 'system_i/axi_mem_intercon_2/s01_couplers/auto_us/inst'
Parsing XDC File [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_auto_us_6/system_auto_us_6_clocks.xdc] for cell 'system_i/axi_mem_intercon_3/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_auto_us_6/system_auto_us_6_clocks.xdc] for cell 'system_i/axi_mem_intercon_3/s00_couplers/auto_us/inst'
Parsing XDC File [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_auto_us_7/system_auto_us_7_clocks.xdc] for cell 'system_i/axi_mem_intercon_3/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_auto_us_7/system_auto_us_7_clocks.xdc] for cell 'system_i/axi_mem_intercon_3/s01_couplers/auto_us/inst'
Sourcing Tcl File [E:/vivado_tools_2019.2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [E:/vivado_tools_2019.2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [E:/vivado_tools_2019.2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [E:/vivado_tools_2019.2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [E:/vivado_tools_2019.2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [E:/vivado_tools_2019.2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [E:/vivado_tools_2019.2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [E:/vivado_tools_2019.2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [E:/vivado_tools_2019.2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [E:/vivado_tools_2019.2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [E:/vivado_tools_2019.2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [E:/vivado_tools_2019.2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [E:/vivado_tools_2019.2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_mem_intercon_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [E:/vivado_tools_2019.2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_mem_intercon_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [E:/vivado_tools_2019.2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_mem_intercon_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [E:/vivado_tools_2019.2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_mem_intercon_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [E:/vivado_tools_2019.2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_mem_intercon_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [E:/vivado_tools_2019.2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_mem_intercon_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [E:/vivado_tools_2019.2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_mem_intercon_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [E:/vivado_tools_2019.2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_mem_intercon_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [E:/vivado_tools_2019.2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_mem_intercon_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [E:/vivado_tools_2019.2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_mem_intercon_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [E:/vivado_tools_2019.2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_mem_intercon_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [E:/vivado_tools_2019.2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_mem_intercon_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1148.086 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 8 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1148.086 ; gain = 657.047
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1156.211 ; gain = 8.125

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: fc50e7a3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1761.410 ; gain = 605.199

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 6 inverter(s) to 36 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10c9e43a6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1967.844 ; gain = 0.313
INFO: [Opt 31-389] Phase Retarget created 586 cells and removed 766 cells
INFO: [Opt 31-1021] In phase Retarget, 96 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 24 inverter(s) to 28 load pin(s).
Phase 2 Constant propagation | Checksum: 14825ceca

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1967.844 ; gain = 0.313
INFO: [Opt 31-389] Phase Constant propagation created 1602 cells and removed 7146 cells
INFO: [Opt 31-1021] In phase Constant propagation, 96 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15e6a1fb3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1967.844 ; gain = 0.313
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1379 cells
INFO: [Opt 31-1021] In phase Sweep, 384 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 15e6a1fb3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1967.844 ; gain = 0.313
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 196e72945

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1967.844 ; gain = 0.313
INFO: [Opt 31-389] Phase Shift Register Optimization created 5 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 10b881a2d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1967.844 ; gain = 0.313
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 132 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             586  |             766  |                                             96  |
|  Constant propagation         |            1602  |            7146  |                                             96  |
|  Sweep                        |               0  |            1379  |                                            384  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               5  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               2  |                                            132  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 1967.844 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 101f1be2b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1967.844 ; gain = 0.313

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.164 | TNS=-1.198 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 64 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 4 Total Ports: 128
Ending PowerOpt Patch Enables Task | Checksum: 15f99b464

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.380 . Memory (MB): peak = 2409.488 ; gain = 0.000
Ending Power Optimization Task | Checksum: 15f99b464

Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 2409.488 ; gain = 441.645

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 15f99b464

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2409.488 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 2409.488 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 190819819

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 2409.488 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:05 ; elapsed = 00:00:48 . Memory (MB): peak = 2409.488 ; gain = 1261.402
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2409.488 ; gain = 0.000
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 2409.488 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.runs/impl_1/system_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2409.488 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (system_i/axi_mem_intercon_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (system_i/axi_mem_intercon_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (system_i/axi_mem_intercon_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (system_i/axi_mem_intercon_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (system_i/axi_mem_intercon_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (system_i/axi_mem_intercon_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (system_i/axi_mem_intercon_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (system_i/axi_mem_intercon_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (system_i/axi_mem_intercon_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (system_i/axi_mem_intercon_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2409.488 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d5d7524c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 2409.488 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2409.488 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 52543e05

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2409.488 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1505ffa70

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2409.488 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1505ffa70

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2409.488 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1505ffa70

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2409.488 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1735ca070

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2409.488 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 2029 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 863 nets or cells. Created 0 new cell, deleted 863 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2409.488 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            863  |                   863  |           0  |           1  |  00:00:03  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            863  |                   863  |           0  |           7  |  00:00:03  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1bdec7e55

Time (s): cpu = 00:01:33 ; elapsed = 00:01:01 . Memory (MB): peak = 2409.488 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 2ead541ef

Time (s): cpu = 00:01:38 ; elapsed = 00:01:05 . Memory (MB): peak = 2409.488 ; gain = 0.000
Phase 2 Global Placement | Checksum: 2ead541ef

Time (s): cpu = 00:01:38 ; elapsed = 00:01:05 . Memory (MB): peak = 2409.488 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 24b0a9b41

Time (s): cpu = 00:01:45 ; elapsed = 00:01:09 . Memory (MB): peak = 2409.488 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13dc58218

Time (s): cpu = 00:01:57 ; elapsed = 00:01:17 . Memory (MB): peak = 2409.488 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16cab6c05

Time (s): cpu = 00:01:58 ; elapsed = 00:01:17 . Memory (MB): peak = 2409.488 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17a3bcbec

Time (s): cpu = 00:01:58 ; elapsed = 00:01:17 . Memory (MB): peak = 2409.488 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 21cbff9cb

Time (s): cpu = 00:02:10 ; elapsed = 00:01:25 . Memory (MB): peak = 2409.488 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1b04b5e7c

Time (s): cpu = 00:02:25 ; elapsed = 00:01:40 . Memory (MB): peak = 2409.488 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 18f73a778

Time (s): cpu = 00:02:28 ; elapsed = 00:01:43 . Memory (MB): peak = 2409.488 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 24455b827

Time (s): cpu = 00:02:28 ; elapsed = 00:01:44 . Memory (MB): peak = 2409.488 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: fd968533

Time (s): cpu = 00:02:44 ; elapsed = 00:01:54 . Memory (MB): peak = 2409.488 ; gain = 0.000
Phase 3 Detail Placement | Checksum: fd968533

Time (s): cpu = 00:02:45 ; elapsed = 00:01:54 . Memory (MB): peak = 2409.488 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1836ee21a

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net system_i/conv1d_0/inst/grp_compute_output_fu_669/reg_61540, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net system_i/conv1d_0/inst/grp_compute_output_fu_669/reg_73060, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_load_weight_fu_2015/E[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_load_bias_fu_2437/E[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net system_i/conv1d_0/inst/conv1d_B_m_axi_U/bus_read/buff_rdata/ap_rst_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net system_i/fc_0/inst/fc_W_m_axi_U/bus_read/buff_rdata/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 6 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 6, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1836ee21a

Time (s): cpu = 00:03:03 ; elapsed = 00:02:07 . Memory (MB): peak = 2409.488 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.507. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 15c83a709

Time (s): cpu = 00:03:23 ; elapsed = 00:02:28 . Memory (MB): peak = 2409.488 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 15c83a709

Time (s): cpu = 00:03:24 ; elapsed = 00:02:29 . Memory (MB): peak = 2409.488 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15c83a709

Time (s): cpu = 00:03:24 ; elapsed = 00:02:29 . Memory (MB): peak = 2409.488 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 15c83a709

Time (s): cpu = 00:03:25 ; elapsed = 00:02:29 . Memory (MB): peak = 2409.488 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 2409.488 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: fc6846e5

Time (s): cpu = 00:03:25 ; elapsed = 00:02:30 . Memory (MB): peak = 2409.488 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: fc6846e5

Time (s): cpu = 00:03:25 ; elapsed = 00:02:30 . Memory (MB): peak = 2409.488 ; gain = 0.000
Ending Placer Task | Checksum: d8391215

Time (s): cpu = 00:03:25 ; elapsed = 00:02:30 . Memory (MB): peak = 2409.488 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:29 ; elapsed = 00:02:32 . Memory (MB): peak = 2409.488 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2409.488 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2409.488 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.runs/impl_1/system_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2409.488 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 2409.488 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.134 . Memory (MB): peak = 2409.488 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2409.488 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2409.488 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2409.488 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.runs/impl_1/system_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2409.488 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 6efe36e2 ConstDB: 0 ShapeSum: 693adb33 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c160027a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 2409.488 ; gain = 0.000
Post Restoration Checksum: NetGraph: 22fdc754 NumContArr: 9e623b26 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c160027a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 2409.488 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c160027a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 2409.488 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c160027a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 2409.488 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: cb70f787

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 2430.633 ; gain = 21.145
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.635  | TNS=0.000  | WHS=-0.245 | THS=-851.406|

Phase 2 Router Initialization | Checksum: 1047a78ae

Time (s): cpu = 00:01:03 ; elapsed = 00:00:45 . Memory (MB): peak = 2520.645 ; gain = 111.156

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 52373
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 52373
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 17177591f

Time (s): cpu = 00:01:18 ; elapsed = 00:00:54 . Memory (MB): peak = 2537.824 ; gain = 128.336

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6536
 Number of Nodes with overlaps = 1286
 Number of Nodes with overlaps = 283
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.105  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1856c4b5f

Time (s): cpu = 00:02:15 ; elapsed = 00:01:30 . Memory (MB): peak = 2537.824 ; gain = 128.336
Phase 4 Rip-up And Reroute | Checksum: 1856c4b5f

Time (s): cpu = 00:02:15 ; elapsed = 00:01:30 . Memory (MB): peak = 2537.824 ; gain = 128.336

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 17e9d5a01

Time (s): cpu = 00:02:19 ; elapsed = 00:01:32 . Memory (MB): peak = 2537.824 ; gain = 128.336
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.105  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 17e9d5a01

Time (s): cpu = 00:02:19 ; elapsed = 00:01:32 . Memory (MB): peak = 2537.824 ; gain = 128.336

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17e9d5a01

Time (s): cpu = 00:02:19 ; elapsed = 00:01:32 . Memory (MB): peak = 2537.824 ; gain = 128.336
Phase 5 Delay and Skew Optimization | Checksum: 17e9d5a01

Time (s): cpu = 00:02:19 ; elapsed = 00:01:33 . Memory (MB): peak = 2537.824 ; gain = 128.336

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 197e15ec0

Time (s): cpu = 00:02:24 ; elapsed = 00:01:36 . Memory (MB): peak = 2537.824 ; gain = 128.336
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.105  | TNS=0.000  | WHS=0.017  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 242f8de88

Time (s): cpu = 00:02:24 ; elapsed = 00:01:36 . Memory (MB): peak = 2537.824 ; gain = 128.336
Phase 6 Post Hold Fix | Checksum: 242f8de88

Time (s): cpu = 00:02:24 ; elapsed = 00:01:36 . Memory (MB): peak = 2537.824 ; gain = 128.336

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 11.248 %
  Global Horizontal Routing Utilization  = 16.0782 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 249c465a5

Time (s): cpu = 00:02:24 ; elapsed = 00:01:36 . Memory (MB): peak = 2537.824 ; gain = 128.336

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 249c465a5

Time (s): cpu = 00:02:24 ; elapsed = 00:01:36 . Memory (MB): peak = 2537.824 ; gain = 128.336

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a36c7f97

Time (s): cpu = 00:02:29 ; elapsed = 00:01:41 . Memory (MB): peak = 2537.824 ; gain = 128.336

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.105  | TNS=0.000  | WHS=0.017  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a36c7f97

Time (s): cpu = 00:02:29 ; elapsed = 00:01:41 . Memory (MB): peak = 2537.824 ; gain = 128.336
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:29 ; elapsed = 00:01:41 . Memory (MB): peak = 2537.824 ; gain = 128.336

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
126 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:34 ; elapsed = 00:01:45 . Memory (MB): peak = 2537.824 ; gain = 128.336
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2537.824 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2537.824 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.runs/impl_1/system_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2537.824 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2537.824 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 2719.000 ; gain = 181.176
INFO: [runtcl-4] Executing : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
138 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2719.000 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_wrapper_bus_skew_routed.rpt -pb system_wrapper_bus_skew_routed.pb -rpx system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Apr  5 10:00:43 2022...

*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
Command: open_checkpoint system_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 298.836 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7z020clg400-2
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 853.934 ; gain = 0.742
INFO: [Netlist 29-17] Analyzing 1681 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1724.934 ; gain = 38.051
Restored from archive | CPU: 4.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1724.934 ; gain = 38.051
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1724.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 8 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  SRLC32E => SRL16E: 10 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.2 (64-bit) build 2708876
open_checkpoint: Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1724.934 ; gain = 1426.098
Command: write_bitstream -force system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado_tools_2019.2/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U310/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U310/conv1d_mul_mul_16fYi_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U310/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U310/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U311/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U311/conv1d_mul_mul_16fYi_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U311/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U311/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U312/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U312/conv1d_mul_mul_16fYi_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U312/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U312/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U313/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U313/conv1d_mul_mul_16fYi_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U313/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U313/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U314/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U314/conv1d_mul_mul_16fYi_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U314/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U314/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U315/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U315/conv1d_mul_mul_16fYi_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U315/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U315/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U316/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U316/conv1d_mul_mul_16fYi_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U316/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U316/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U317/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U317/conv1d_mul_mul_16fYi_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U317/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U317/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U318/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U318/conv1d_mul_mul_16fYi_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U318/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U318/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U319/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U319/conv1d_mul_mul_16fYi_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U319/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U319/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U320/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U320/conv1d_mul_mul_16fYi_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U320/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U320/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U321/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U321/conv1d_mul_mul_16fYi_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U321/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U321/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U322/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U322/conv1d_mul_mul_16fYi_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U322/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U322/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U323/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U323/conv1d_mul_mul_16fYi_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U323/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U323/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U324/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U324/conv1d_mul_mul_16fYi_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U324/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U324/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U325/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U325/conv1d_mul_mul_16fYi_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U325/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U325/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U326/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U326/conv1d_mul_mul_16fYi_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U326/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U326/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U327/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U327/conv1d_mul_mul_16fYi_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U327/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U327/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U328/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U328/conv1d_mul_mul_16fYi_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U328/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U328/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U329/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U329/conv1d_mul_mul_16fYi_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U329/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U329/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U330/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U330/conv1d_mul_mul_16fYi_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U330/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U330/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U331/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U331/conv1d_mul_mul_16fYi_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U331/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U331/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U332/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U332/conv1d_mul_mul_16fYi_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U332/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U332/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U333/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U333/conv1d_mul_mul_16fYi_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U333/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U333/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U334/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U334/conv1d_mul_mul_16fYi_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U334/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U334/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U335/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U335/conv1d_mul_mul_16fYi_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U335/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U335/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U336/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U336/conv1d_mul_mul_16fYi_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U336/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U336/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U337/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U337/conv1d_mul_mul_16fYi_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U337/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U337/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U338/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U338/conv1d_mul_mul_16fYi_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U338/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U338/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U339/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U339/conv1d_mul_mul_16fYi_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U339/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U339/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U340/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U340/conv1d_mul_mul_16fYi_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U340/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U340/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U341/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U341/conv1d_mul_mul_16fYi_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U341/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U341/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U342/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U342/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U343/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U343/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U344/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U344/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U345/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U345/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U346/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U346/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U347/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U347/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U348/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U348/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U349/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U349/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U350/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U350/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U351/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U351/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U352/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U352/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U353/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U353/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U354/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U354/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U355/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U355/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U356/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U356/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U357/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U357/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U358/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U358/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U359/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U359/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U360/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U360/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U361/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U361/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U362/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U362/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U363/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U363/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U364/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U364/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U365/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U365/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U366/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U366/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U367/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U367/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U368/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U368/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U369/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U369/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U370/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U370/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U371/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U371/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U372/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U372/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U373/conv1d_mul_mul_16fYi_DSP48_0_U/p input system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U373/conv1d_mul_mul_16fYi_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U342/conv1d_mul_mul_16fYi_DSP48_0_U/p output system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U342/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U343/conv1d_mul_mul_16fYi_DSP48_0_U/p output system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U343/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U344/conv1d_mul_mul_16fYi_DSP48_0_U/p output system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U344/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U345/conv1d_mul_mul_16fYi_DSP48_0_U/p output system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U345/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U346/conv1d_mul_mul_16fYi_DSP48_0_U/p output system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U346/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U347/conv1d_mul_mul_16fYi_DSP48_0_U/p output system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U347/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U348/conv1d_mul_mul_16fYi_DSP48_0_U/p output system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U348/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U349/conv1d_mul_mul_16fYi_DSP48_0_U/p output system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U349/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U350/conv1d_mul_mul_16fYi_DSP48_0_U/p output system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U350/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U351/conv1d_mul_mul_16fYi_DSP48_0_U/p output system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U351/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U352/conv1d_mul_mul_16fYi_DSP48_0_U/p output system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U352/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U353/conv1d_mul_mul_16fYi_DSP48_0_U/p output system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U353/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U354/conv1d_mul_mul_16fYi_DSP48_0_U/p output system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U354/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U355/conv1d_mul_mul_16fYi_DSP48_0_U/p output system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U355/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U356/conv1d_mul_mul_16fYi_DSP48_0_U/p output system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U356/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U357/conv1d_mul_mul_16fYi_DSP48_0_U/p output system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U357/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U358/conv1d_mul_mul_16fYi_DSP48_0_U/p output system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U358/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U359/conv1d_mul_mul_16fYi_DSP48_0_U/p output system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U359/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U360/conv1d_mul_mul_16fYi_DSP48_0_U/p output system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U360/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U361/conv1d_mul_mul_16fYi_DSP48_0_U/p output system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U361/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U362/conv1d_mul_mul_16fYi_DSP48_0_U/p output system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U362/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U363/conv1d_mul_mul_16fYi_DSP48_0_U/p output system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U363/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U364/conv1d_mul_mul_16fYi_DSP48_0_U/p output system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U364/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U365/conv1d_mul_mul_16fYi_DSP48_0_U/p output system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U365/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U366/conv1d_mul_mul_16fYi_DSP48_0_U/p output system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U366/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U367/conv1d_mul_mul_16fYi_DSP48_0_U/p output system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U367/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U368/conv1d_mul_mul_16fYi_DSP48_0_U/p output system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U368/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U369/conv1d_mul_mul_16fYi_DSP48_0_U/p output system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U369/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U370/conv1d_mul_mul_16fYi_DSP48_0_U/p output system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U370/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U371/conv1d_mul_mul_16fYi_DSP48_0_U/p output system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U371/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U372/conv1d_mul_mul_16fYi_DSP48_0_U/p output system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U372/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U373/conv1d_mul_mul_16fYi_DSP48_0_U/p output system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U373/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_load_input_fu_2414/mul_ln9_fu_317_p2__0 output system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_load_input_fu_2414/mul_ln9_fu_317_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_load_weight_fu_2015/mul_ln27_1_fu_4368_p2__0 output system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_load_weight_fu_2015/mul_ln27_1_fu_4368_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_load_weight_fu_2015/mul_ln27_fu_4357_p2__0 output system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_load_weight_fu_2015/mul_ln27_fu_4357_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/conv1d_0/inst/grp_write_back_fu_719/mul_ln62_fu_1604_p2__0 output system_i/conv1d_0/inst/grp_write_back_fu_719/mul_ln62_fu_1604_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/conv1d_0/inst/grp_write_back_fu_719/mul_ln81_1_fu_1339_p2__0 output system_i/conv1d_0/inst/grp_write_back_fu_719/mul_ln81_1_fu_1339_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/conv1d_0/inst/grp_write_back_fu_719/mul_ln81_fu_1180_p2 output system_i/conv1d_0/inst/grp_write_back_fu_719/mul_ln81_fu_1180_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/conv1d_0/inst/grp_write_back_fu_719/mul_ln81_fu_1180_p2__0 output system_i/conv1d_0/inst/grp_write_back_fu_719/mul_ln81_fu_1180_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/conv1d_0/inst/grp_write_back_fu_719/mul_ln81_fu_1180_p2__1 output system_i/conv1d_0/inst/grp_write_back_fu_719/mul_ln81_fu_1180_p2__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U310/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U310/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U311/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U311/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U312/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U312/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U313/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U313/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U314/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U314/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U315/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U315/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U316/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U316/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U317/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U317/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U318/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U318/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U319/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U319/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U320/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U320/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U321/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U321/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U322/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U322/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U323/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U323/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U324/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U324/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U325/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U325/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U326/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U326/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U327/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U327/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U328/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U328/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U329/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U329/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U330/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U330/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U331/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U331/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U332/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U332/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U333/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U333/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U334/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U334/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U335/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U335/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U336/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U336/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U337/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U337/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U338/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U338/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U339/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U339/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U340/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U340/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U341/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U341/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U342/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U342/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U343/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U343/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U344/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U344/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U345/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U345/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U346/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U346/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U347/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U347/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U348/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U348/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U349/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U349/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U350/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U350/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U351/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U351/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U352/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U352/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U353/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U353/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U354/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U354/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U355/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U355/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U356/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U356/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U357/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U357/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U358/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U358/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U359/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U359/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U360/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U360/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U361/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U361/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U362/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U362/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U363/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U363/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U364/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U364/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U365/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U365/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U366/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U366/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U367/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U367/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U368/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U368/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U369/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U369/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U370/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U370/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U371/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U371/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U372/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U372/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U373/conv1d_mul_mul_16fYi_DSP48_0_U/p multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_compute_fu_1783/conv1d_mul_mul_16fYi_U373/conv1d_mul_mul_16fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_load_input_fu_2414/mul_ln9_fu_317_p2 multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_load_input_fu_2414/mul_ln9_fu_317_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_load_input_fu_2414/mul_ln9_fu_317_p2__0 multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_load_input_fu_2414/mul_ln9_fu_317_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_load_input_fu_2414/mul_ln9_reg_449_reg multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_load_input_fu_2414/mul_ln9_reg_449_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_load_weight_fu_2015/mul_ln27_1_fu_4368_p2 multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_load_weight_fu_2015/mul_ln27_1_fu_4368_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_load_weight_fu_2015/mul_ln27_1_fu_4368_p2__0 multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_load_weight_fu_2015/mul_ln27_1_fu_4368_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_load_weight_fu_2015/mul_ln27_1_reg_13707_reg multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_load_weight_fu_2015/mul_ln27_1_reg_13707_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_load_weight_fu_2015/mul_ln27_fu_4357_p2 multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_load_weight_fu_2015/mul_ln27_fu_4357_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_load_weight_fu_2015/mul_ln27_fu_4357_p2__0 multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_load_weight_fu_2015/mul_ln27_fu_4357_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_load_weight_fu_2015/mul_ln27_reg_13701_reg multiplier stage system_i/conv1d_0/inst/grp_compute_output_fu_669/grp_load_weight_fu_2015/mul_ln27_reg_13701_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_write_back_fu_719/mul_ln62_fu_1604_p2 multiplier stage system_i/conv1d_0/inst/grp_write_back_fu_719/mul_ln62_fu_1604_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_write_back_fu_719/mul_ln62_fu_1604_p2__0 multiplier stage system_i/conv1d_0/inst/grp_write_back_fu_719/mul_ln62_fu_1604_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_write_back_fu_719/mul_ln62_reg_2217_reg multiplier stage system_i/conv1d_0/inst/grp_write_back_fu_719/mul_ln62_reg_2217_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_write_back_fu_719/mul_ln81_1_fu_1339_p2 multiplier stage system_i/conv1d_0/inst/grp_write_back_fu_719/mul_ln81_1_fu_1339_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_write_back_fu_719/mul_ln81_1_fu_1339_p2__0 multiplier stage system_i/conv1d_0/inst/grp_write_back_fu_719/mul_ln81_1_fu_1339_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_write_back_fu_719/mul_ln81_1_reg_2065_reg multiplier stage system_i/conv1d_0/inst/grp_write_back_fu_719/mul_ln81_1_reg_2065_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_write_back_fu_719/mul_ln81_fu_1180_p2 multiplier stage system_i/conv1d_0/inst/grp_write_back_fu_719/mul_ln81_fu_1180_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_write_back_fu_719/mul_ln81_fu_1180_p2__0 multiplier stage system_i/conv1d_0/inst/grp_write_back_fu_719/mul_ln81_fu_1180_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/conv1d_0/inst/grp_write_back_fu_719/mul_ln81_fu_1180_p2__1 multiplier stage system_i/conv1d_0/inst/grp_write_back_fu_719/mul_ln81_fu_1180_p2__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/fc_0/inst/fc_mul_mul_16s_16bkb_U1/fc_mul_mul_16s_16bkb_DSP48_0_U/p multiplier stage system_i/fc_0/inst/fc_mul_mul_16s_16bkb_U1/fc_mul_mul_16s_16bkb_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (system_i/axi_mem_intercon_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (system_i/axi_mem_intercon_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (system_i/axi_mem_intercon_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (system_i/axi_mem_intercon_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (system_i/axi_mem_intercon_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (system_i/axi_mem_intercon_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (system_i/axi_mem_intercon_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (system_i/axi_mem_intercon_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (system_i/axi_mem_intercon_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: system_i/conv1d_0/inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (system_i/axi_mem_intercon_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 132 net(s) have no routable loads. The problem bus(es) and/or net(s) are system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/axi_mem_intercon_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/axi_mem_intercon_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/axi_mem_intercon_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/axi_mem_intercon_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/axi_mem_intercon_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/axi_mem_intercon_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/axi_mem_intercon_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, system_i/axi_mem_intercon_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, system_i/axi_mem_intercon_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb... and (the first 15 of 84 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 241 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 241 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:46 ; elapsed = 00:00:38 . Memory (MB): peak = 2308.375 ; gain = 583.441
INFO: [Common 17-206] Exiting Vivado at Tue Apr  5 10:09:34 2022...
