// Seed: 681069688
module module_0 (
    output tri  id_0,
    output tri0 id_1,
    input  wire id_2
);
  logic id_4;
  ;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    output supply0 id_2,
    input wand id_3,
    input tri id_4,
    input uwire id_5,
    input uwire id_6,
    output wor id_7,
    output supply1 id_8,
    input wand id_9,
    output supply1 id_10,
    input supply0 id_11,
    inout supply1 id_12
);
  wire  id_14;
  logic id_15 = 1'b0;
  module_0 modCall_1 (
      id_8,
      id_2,
      id_4
  );
  logic id_16;
  ;
endmodule
