NDSummary.OnToolTipsLoaded("SystemVerilogModule:Target",{751:"<div class=\"NDToolTip TModule LSystemVerilog\"><div id=\"NDPrototype751\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">module automatic</span> Target</div></div><div class=\"TTSummary\">TCP/IP SystemVerilog SHUNT Target module for SystemVerilog-to-SystemVerilog communication</div></div>",753:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype753\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> String</div></div><div class=\"TTSummary\">String variable used for string data type tests</div></div>",754:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype754\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">int</span> Socket</div></div><div class=\"TTSummary\">Stores the socket descriptor for TCP/IP communication</div></div>",755:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype755\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\">cs_header_t h_trnx</div></div><div class=\"TTSummary\">Communication protocol header for transaction data</div></div>",756:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype756\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\">cs_data_header_t h_data</div></div><div class=\"TTSummary\">Communication protocol header for data payload</div></div>",757:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype757\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">int</span> Result</div></div><div class=\"TTSummary\">Stores return values from function calls to check for success</div></div>",646:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype646\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">int</span> clk_cnt</div></div><div class=\"TTSummary\">Clock cycle counter</div></div>",647:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype647\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">logic</span> [<span class=\"SHNumber\">31</span>:<span class=\"SHNumber\">0</span>] mem_data</div></div><div class=\"TTSummary\">Memory data input</div></div>",648:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype648\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">logic</span> [<span class=\"SHNumber\">31</span>:<span class=\"SHNumber\">0</span>] mem_byte_enable</div></div><div class=\"TTSummary\">Memory byte enable signals</div></div>",649:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype649\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">logic</span> [<span class=\"SHNumber\">31</span>:<span class=\"SHNumber\">0</span>] mem_addr</div></div><div class=\"TTSummary\">Memory address for read/write operations</div></div>",650:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype650\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">logic</span> mem_we</div></div><div class=\"TTSummary\">Memory write enable signal</div></div>",651:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype651\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">logic</span> [<span class=\"SHNumber\">31</span>:<span class=\"SHNumber\">0</span>] mem_q</div></div><div class=\"TTSummary\">Memory data output</div></div>",652:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype652\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">bit</span> end_sim</div></div><div class=\"TTSummary\">Flag to indicate end of simulation</div></div>",653:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype653\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">bit</span> start_sim</div></div><div class=\"TTSummary\">Flag to indicate start of simulation</div></div>",654:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype654\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">bit</span> trnx_in_progress</div></div><div class=\"TTSummary\">Flag to indicate a transaction is in progress</div></div>",655:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype655\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">int</span> clk_next</div></div><div class=\"TTSummary\">Clock cycle for next operation</div></div>",656:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype656\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">int</span> sockid</div></div><div class=\"TTSummary\">TCP/IP socket identifier</div></div>",657:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype657\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\">cs_tlm_generic_payload_header_t h</div></div><div class=\"TTSummary\">TLM generic payload header</div></div>",658:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype658\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\">cs_tlm_axi3_extension_payload_header_t h_ext</div></div><div class=\"TTSummary\">TLM AXI3 extension payload header for incoming data</div></div>",659:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype659\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\">cs_tlm_axi3_extension_payload_header_t h_ext_out</div></div><div class=\"TTSummary\">TLM AXI3 extension payload header for outgoing data</div></div>",660:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype660\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">byte</span> data_in[<span class=\"SHNumber\">4</span>]</div></div><div class=\"TTSummary\">Input data bytes</div></div>",661:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype661\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">byte</span> byte_enable_in[<span class=\"SHNumber\">4</span>]</div></div><div class=\"TTSummary\">Input byte enable signals</div></div>",662:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype662\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">byte</span> data_out[<span class=\"SHNumber\">4</span>]</div></div><div class=\"TTSummary\">Output data bytes</div></div>",663:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype663\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">byte</span> byte_enable_out[<span class=\"SHNumber\">4</span>]</div></div><div class=\"TTSummary\">Output byte enable signals</div></div>",679:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype679\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/3/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/3/2\"><span class=\"SHKeyword\">function int</span> init_target(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">portno,</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"2/2/3/3\" data-NarrowGridArea=\"3/1/4/2\" style=\"grid-area:2/2/3/3\"><span class=\"SHKeyword\">string</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"2/3/3/4\" data-NarrowGridArea=\"3/2/4/3\" style=\"grid-area:2/3/3/4\">hostname</div><div class=\"PAfterParameters\" data-WideGridArea=\"2/4/3/5\" data-NarrowGridArea=\"4/1/5/4\" style=\"grid-area:2/4/3/5\">)</div></div></div></div><div class=\"TTSummary\">Initializes the target (client) side of the socket connection</div></div>",684:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype684\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">function void</span> short_loopback_test(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">socket_id</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">)</div></div></div></div><div class=\"TTSummary\">Performs a loopback test for shortint data type</div></div>",688:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype688\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">function void</span> byteA_loopback_test(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">socket_id</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">)</div></div></div></div><div class=\"TTSummary\">Performs a loopback test for 2-dimensional byte array data type</div></div>",689:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype689\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">function void</span> intA_loopback_test(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">socket_id</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">)</div></div></div></div><div class=\"TTSummary\">Performs a loopback test for 2-dimensional integer array data type</div></div>",690:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype690\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">function void</span> realA_loopback_test(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">socket_id</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">)</div></div></div></div><div class=\"TTSummary\">Performs a loopback test for 2-dimensional real array data type</div></div>",762:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype762\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">shortint</span> Short</div></div><div class=\"TTSummary\">Shortint variable for storing the received/sent data</div></div>",763:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype763\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> Test_name</div></div><div class=\"TTSummary\">String identifier for the test being performed</div></div>",683:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype683\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">function void</span> int_loopback_test(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">socket_id</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">)</div></div></div></div><div class=\"TTSummary\">Performs a loopback test for int data type</div></div>",767:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype767\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">int</span> Int</div></div><div class=\"TTSummary\">Int variable for storing the received/sent data</div></div>",768:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype768\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> Test_name</div></div><div class=\"TTSummary\">String identifier for the test being performed</div></div>",685:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype685\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">function void</span> long_loopback_test(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">socket_id</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">)</div></div></div></div><div class=\"TTSummary\">Performs a loopback test for longint data type</div></div>",772:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype772\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">longint</span> Long</div></div><div class=\"TTSummary\">Longint variable for storing the received/sent data</div></div>",773:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype773\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> Test_name</div></div><div class=\"TTSummary\">String identifier for the test being performed</div></div>",681:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype681\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">function void</span> byte_loopback_test(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">socket_id</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">)</div></div></div></div><div class=\"TTSummary\">Performs a loopback test for byte data type</div></div>",777:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype777\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">byte</span> Byte</div></div><div class=\"TTSummary\">Byte variable for storing the received/sent data</div></div>",778:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype778\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> Test_name</div></div><div class=\"TTSummary\">String identifier for the test being performed</div></div>",682:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype682\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">function void</span> integer_loopback_test(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">socket_id</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">)</div></div></div></div><div class=\"TTSummary\">Performs a loopback test for integer data type</div></div>",782:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype782\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">integer</span> Integer</div></div><div class=\"TTSummary\">Integer variable for storing the received/sent data</div></div>",783:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype783\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> Test_name</div></div><div class=\"TTSummary\">String identifier for the test being performed</div></div>",785:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype785\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">function void</span> time_loopback_test(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">socket_id</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">)</div></div></div></div><div class=\"TTSummary\">Performs a loopback test for time data type</div></div>",787:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype787\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">time</span> Time</div></div><div class=\"TTSummary\">Time variable for storing the received/sent data</div></div>",788:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype788\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> Test_name</div></div><div class=\"TTSummary\">String identifier for the test being performed</div></div>",693:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype693\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">function void</span> bit_loopback_test(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">socket_id</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">)</div></div></div></div><div class=\"TTSummary\">Performs a loopback test for bit data type</div></div>",792:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype792\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">bit</span> Bit</div></div><div class=\"TTSummary\">Bit variable for storing the received/sent data</div></div>",793:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype793\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> Test_name</div></div><div class=\"TTSummary\">String identifier for the test being performed</div></div>",691:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype691\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">function void</span> reg_loopback_test(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">socket_id</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">)</div></div></div></div><div class=\"TTSummary\">Performs a loopback test for reg data type</div></div>",797:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype797\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">reg</span> Reg</div></div><div class=\"TTSummary\">Reg variable for storing the received/sent data</div></div>",798:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype798\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> Test_name</div></div><div class=\"TTSummary\">String identifier for the test being performed</div></div>",692:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype692\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">function void</span> logic_loopback_test(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">socket_id</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">)</div></div></div></div><div class=\"TTSummary\">Performs a loopback test for logic data type</div></div>",802:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype802\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">logic</span> Logic</div></div><div class=\"TTSummary\">Logic variable for storing the received/sent data</div></div>",803:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype803\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> Test_name</div></div><div class=\"TTSummary\">String identifier for the test being performed</div></div>",805:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype805\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">function void</span> bitN_loopback_test(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">socket_id</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">)</div></div></div></div><div class=\"TTSummary\">Performs a loopback test for multi-bit bit vector data type</div></div>",807:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype807\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">bit</span> [<span class=\"SHNumber\">1024</span>:<span class=\"SHNumber\">0</span>] BitN</div></div><div class=\"TTSummary\">Bit vector variable for storing the received/sent data</div></div>",808:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype808\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> Test_name</div></div><div class=\"TTSummary\">String identifier for the test being performed</div></div>",810:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype810\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">function void</span> regN_loopback_test(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">socket_id</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">)</div></div></div></div><div class=\"TTSummary\">Performs a loopback test for multi-bit reg vector data type</div></div>",812:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype812\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">reg</span> [<span class=\"SHNumber\">1024</span>:<span class=\"SHNumber\">0</span>] RegN</div></div><div class=\"TTSummary\">Reg vector variable for storing the received/sent data</div></div>",813:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype813\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> Test_name</div></div><div class=\"TTSummary\">String identifier for the test being performed</div></div>",815:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype815\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">function void</span> logicN_loopback_test(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">socket_id</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">)</div></div></div></div><div class=\"TTSummary\">Performs a loopback test for multi-bit logic vector data type</div></div>",817:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype817\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">logic</span> [<span class=\"SHNumber\">1024</span>:<span class=\"SHNumber\">0</span>] LogicN</div></div><div class=\"TTSummary\">Logic vector variable for storing the received/sent data</div></div>",818:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype818\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> Test_name</div></div><div class=\"TTSummary\">String identifier for the test being performed</div></div>",686:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype686\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">function void</span> real_loopback_test(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">socket_id</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">)</div></div></div></div><div class=\"TTSummary\">Performs a loopback test for real data type</div></div>",822:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype822\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">real</span> Real</div></div><div class=\"TTSummary\">Real variable for storing the received/sent data</div></div>",823:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype823\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> Test_name</div></div><div class=\"TTSummary\">String identifier for the test being performed</div></div>",687:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype687\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">function void</span> shortreal_loopback_test(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">socket_id</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">)</div></div></div></div><div class=\"TTSummary\">Performs a loopback test for shortreal data type</div></div>",827:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype827\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">shortreal</span> Shortreal</div></div><div class=\"TTSummary\">Shortreal variable for storing the received/sent data</div></div>",828:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype828\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> Test_name</div></div><div class=\"TTSummary\">String identifier for the test being performed</div></div>",680:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype680\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">function void</span> string_loopback_test(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">socket_id</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">)</div></div></div></div><div class=\"TTSummary\">Performs a loopback test for string data type</div></div>",832:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype832\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> Test_name</div></div><div class=\"TTSummary\">String identifier for the test being performed</div></div>",833:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype833\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">int</span> size</div></div><div class=\"TTSummary\">Size of the string to be received/sent</div></div>",834:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype834\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">int</span> Result_</div></div><div class=\"TTSummary\">Result of string operations</div></div>",836:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype836\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">function void</span> shortV_loopback_test(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">socket_id</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">)</div></div></div></div><div class=\"TTSummary\">Performs a loopback test for shortint array data type</div></div>",838:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype838\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> Test_name</div></div><div class=\"TTSummary\">String identifier for the test being performed</div></div>",839:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype839\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">shortint</span> ShortV[`V_SIZE]</div></div><div class=\"TTSummary\">Array of shortint values for loopback testing</div></div>",841:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype841\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">function void</span> intV_loopback_test(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">socket_id</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">)</div></div></div></div><div class=\"TTSummary\">Performs a loopback test for int array data type</div></div>",843:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype843\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> Test_name</div></div><div class=\"TTSummary\">String identifier for the test being performed</div></div>",844:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype844\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">int</span> IntV[`V_SIZE]</div></div><div class=\"TTSummary\">Array of int values for loopback testing</div></div>",846:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype846\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">function void</span> longV_loopback_test(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">socket_id</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">)</div></div></div></div><div class=\"TTSummary\">Performs a loopback test for longint array data type</div></div>",848:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype848\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> Test_name</div></div><div class=\"TTSummary\">String identifier for the test being performed</div></div>",849:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype849\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">longint</span> LongV[`V_SIZE]</div></div><div class=\"TTSummary\">Array of longint values for loopback testing</div></div>",851:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype851\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">function void</span> realV_loopback_test(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">socket_id</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">)</div></div></div></div><div class=\"TTSummary\">Performs a loopback test for real array data type</div></div>",853:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype853\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">real</span> RealV[`V_SIZE]</div></div><div class=\"TTSummary\">Array of real values for loopback testing</div></div>",854:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype854\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> Test_name</div></div><div class=\"TTSummary\">String identifier for the test being performed</div></div>",856:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype856\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">function void</span> shortrealV_loopback_test(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">socket_id</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">)</div></div></div></div><div class=\"TTSummary\">Performs a loopback test for shortreal array data type</div></div>",858:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype858\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">shortreal</span> ShortrealV[`V_SIZE]</div></div><div class=\"TTSummary\">Array of shortreal values for loopback testing</div></div>",859:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype859\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> Test_name</div></div><div class=\"TTSummary\">String identifier for the test being performed</div></div>",861:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype861\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">function void</span> integerV_loopback_test(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">socket_id</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">)</div></div></div></div><div class=\"TTSummary\">Performs a loopback test for integer array data type</div></div>",863:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype863\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">integer</span> IntegerV[`V_SIZE]</div></div><div class=\"TTSummary\">Array of integer values for loopback testing</div></div>",864:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype864\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> Test_name</div></div><div class=\"TTSummary\">String identifier for the test being performed</div></div>",866:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype866\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">function void</span> pkt_longV_loopback_test(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">socket_id</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">)</div></div></div></div><div class=\"TTSummary\">Performs a loopback test for longint array data type with packet header</div></div>",868:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype868\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> Test_name</div></div><div class=\"TTSummary\">String identifier for the test being performed</div></div>",869:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype869\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">longint</span> Pkt_longv[`V_SIZE]</div></div><div class=\"TTSummary\">Array of longint values for packet loopback testing</div></div>",870:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype870\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\">cs_header_t h_</div></div><div class=\"TTSummary\">Communication protocol header for the transaction</div></div>",872:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype872\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">function void</span> header_loopback_test(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">socket_id</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">)</div></div></div></div><div class=\"TTSummary\">Performs a loopback test for the transaction header</div></div>",874:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype874\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> Test_name</div></div><div class=\"TTSummary\">String identifier for the test being performed</div></div>",876:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype876\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"6\" data-NarrowColumnCount=\"5\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/4/2\" data-NarrowGridArea=\"1/1/2/6\" style=\"grid-area:1/1/4/2\"><span class=\"SHKeyword\">function automatic void</span> print_shunt_header(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">cs_header_t&nbsp;</div><div class=\"PName\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">h_,</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"2/2/3/3\" data-NarrowGridArea=\"3/1/4/2\" style=\"grid-area:2/2/3/3\"><span class=\"SHKeyword\">string</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"2/3/3/4\" data-NarrowGridArea=\"3/2/4/3\" style=\"grid-area:2/3/3/4\">name_in</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"2/4/3/5\" data-NarrowGridArea=\"3/3/4/4\" style=\"grid-area:2/4/3/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"2/5/3/6\" data-NarrowGridArea=\"3/4/4/5\" style=\"grid-area:2/5/3/6\"><span class=\"SHString\">&quot;&quot;</span>,</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"3/2/4/3\" data-NarrowGridArea=\"4/1/5/2\" style=\"grid-area:3/2/4/3\"><span class=\"SHKeyword\">string</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"3/3/4/4\" data-NarrowGridArea=\"4/2/5/3\" style=\"grid-area:3/3/4/4\">i_am</div><div class=\"PAfterParameters NegativeLeftSpaceOnWide\" data-WideGridArea=\"3/6/4/7\" data-NarrowGridArea=\"5/1/6/6\" style=\"grid-area:3/6/4/7\">)</div></div></div></div><div class=\"TTSummary\">Utility function to print the contents of a shunt header structure</div></div>"});