{#-
  inst vd, vs2, vs1, [vm]; vm mask is optional
  eew(vd) = 1, eew(vs2, vs1) = sew
  vd is allowed to overlap with vm(v0)

  NOTE: this instructions requires a valid FRM even if it's not used.
-#}
{%- macro vmfop_vv_body(name, op32) %}
  if !isEnabled_VS() then
    return IllegalInstruction();
  end
  if VTYPE.ill then
    return IllegalInstruction();
  end
  if !IsZero(VSTART) then
    return IllegalInstruction();
  end

  if !isEnabled_FS() then
    return IllegalInstruction();
  end
  let (_rm: RM, rm_valid: boolean) = getFrmDynamic();
  if !rm_valid then
    return IllegalInstruction();
  end

  let vd: VRegIdx = UInt(GetRD(instruction));
  let vs2: VRegIdx = UInt(GetRS2(instruction));
  let vs1: VRegIdx = UInt(GetRS1(instruction));
  let vm: bit = GetVM(instruction);

  let vl: integer = VL;
  let sew: integer{8, 16, 32, 64} = VTYPE.sew;
  let vreg_align: integer{1, 2, 4, 8} = getAlign(VTYPE);

  if vs2 MOD vreg_align != 0 then
    // vs2 is not aligned with elmul group
    return IllegalInstruction();
  end
  if vs1 MOD vreg_align != 0 then
    // vs2 is not aligned with elmul group
    return IllegalInstruction();
  end

  if isBadOverlap_vdm_vs(vd, vs2, vreg_align) then
    // vd is illegally overlapped with vs2
    return IllegalInstruction();
  end
  if isBadOverlap_vdm_vs(vd, vs1, vreg_align) then
    // vd is illegally overlapped with vs1
    return IllegalInstruction();
  end

  var fflags: bits(5) = Zeros(5);
  case sew of
    when 8 => begin
      return IllegalInstruction();
    end

    when 16 => begin
      return IllegalInstruction();
    end

    when 32 => begin
      for idx = 0 to vl - 1 do
        if vm != '0' || V0_MASK[idx] then
          let src2: bits(32) = VRF_32[vs2, idx];
          let src1: bits(32) = VRF_32[vs1, idx];
          let res: Bool_Flags = {{ op32 }}(src2, src1);
          VRF_MASK[vd, idx] = (res.value) as bit;
          fflags = fflags OR res.fflags;
        end
      end
    end

    when 64 => Todo("support sew=64");

    otherwise => Unreachable();
  end

  logWrite_VREG_1(vd);

  accureFFlags(fflags);
  makeDirty_FS_VS();
  clear_VSTART();
  PC = PC + 4;
  return Retired();
{% endmacro -%}

func Execute_VMFEQ_VV(instruction: bits(32)) => Result
begin
{{- vmfop_vv_body("vmfeq_vv", "riscv_f32_eqQuiet") -}}
end

func Execute_VMFNE_VV(instruction: bits(32)) => Result
begin
{{- vmfop_vv_body("vmfne_vv", "riscv_f32_neqQuiet") -}}
end

func Execute_VMFLT_VV(instruction: bits(32)) => Result
begin
{{- vmfop_vv_body("vmflt_vv", "riscv_f32_ltSignaling") -}}
end

func Execute_VMFLE_VV(instruction: bits(32)) => Result
begin
{{- vmfop_vv_body("vmfle_vv", "riscv_f32_leSignaling") -}}
end
