# Compile of adderPlus.v failed with 2 errors.
# Compile of carry_ByPass_adder.v was successful.
# Compile of Carry_Skip_adder.v was successful.
# Compile of carrySaveAdder.v was successful.
# Compile of CarrySelectAdder.v was successful.
# Compile of CBPA.v was successful.
# Compile of CIA.v failed with 2 errors.
# Compile of CLA.v failed with 1 errors.
# Compile of CSA.v was successful.
# Compile of FA.v was successful.
# Compile of full_adder.v was successful.
# Compile of fulladder.v was successful.
# Compile of multiplexer2.v was successful.
# Compile of MUX2x1.v was successful.
# Compile of ripple_adder.v failed with 1 errors.
# Compile of testbench.v was successful.
# 16 compiles, 4 failed with 6 errors.
# Compile of adderPlus.v was successful.
# Compile of carry_ByPass_adder.v was successful.
# Compile of Carry_Skip_adder.v was successful.
# Compile of carrySaveAdder.v was successful.
# Compile of CarrySelectAdder.v was successful.
# Compile of CBPA.v was successful.
# Compile of CIA.v failed with 2 errors.
# Compile of CLA.v failed with 1 errors.
# Compile of CSA.v was successful.
# Compile of FA.v was successful.
# Compile of full_adder.v was successful.
# Compile of fulladder.v was successful.
# Compile of multiplexer2.v was successful.
# Compile of MUX2x1.v was successful.
# Compile of ripple_adder.v failed with 1 errors.
# Compile of testbench.v was successful.
# 16 compiles, 3 failed with 4 errors.
# Compile of adderPlus.v was successful.
# Compile of carry_ByPass_adder.v was successful.
# Compile of Carry_Skip_adder.v was successful.
# Compile of carrySaveAdder.v was successful.
# Compile of CarrySelectAdder.v was successful.
# Compile of CBPA.v was successful.
# Compile of CIA.v failed with 1 errors.
# Compile of CLA.v was successful.
# Compile of CSA.v was successful.
# Compile of FA.v was successful.
# Compile of full_adder.v was successful.
# Compile of fulladder.v was successful.
# Compile of multiplexer2.v was successful.
# Compile of MUX2x1.v was successful.
# Compile of ripple_adder.v failed with 1 errors.
# Compile of testbench.v was successful.
# 16 compiles, 2 failed with 2 errors.
# Compile of adderPlus.v was successful.
# Compile of carry_ByPass_adder.v was successful.
# Compile of Carry_Skip_adder.v was successful.
# Compile of carrySaveAdder.v was successful.
# Compile of CarrySelectAdder.v was successful.
# Compile of CBPA.v was successful.
# Compile of CIA.v was successful.
# Compile of CLA.v was successful.
# Compile of CSA.v was successful.
# Compile of FA.v was successful.
# Compile of full_adder.v was successful.
# Compile of fulladder.v was successful.
# Compile of multiplexer2.v was successful.
# Compile of MUX2x1.v was successful.
# Compile of ripple_adder.v was successful.
# Compile of testbench.v was successful.
# 16 compiles, 0 failed with no errors.
# Load canceled
# Compile of adderPlus.v was successful.
# Compile of carry_ByPass_adder.v was successful.
# Compile of Carry_Skip_adder.v was successful.
# Compile of carrySaveAdder.v was successful.
# Compile of CarrySelectAdder.v was successful.
# Compile of CBPA.v was successful.
# Compile of CIA.v was successful.
# Compile of CLA.v was successful.
# Compile of CSA.v was successful.
# Compile of FA.v was successful.
# Compile of full_adder.v was successful.
# Compile of fulladder.v was successful.
# Compile of multiplexer2.v was successful.
# Compile of MUX2x1.v was successful.
# Compile of ripple_adder.v was successful.
# Compile of testbench.v was successful.
# 16 compiles, 0 failed with no errors.
vsim -gui work.testbench
# vsim -gui work.testbench 
# Start time: 20:00:19 on Nov 04,2022
# Loading work.testbench
# Loading work.carry_select_adder
# Loading work.fulladder
# Loading work.multiplexer2
# Loading work.CSA
# Loading work.Carry_Skip_4bits
# Loading work.FA
# Loading work.adderPlus
# Loading work.ripple_adder
# Loading work.CLA_32bit
# Loading work.CLA_16bit
# Loading work.LCU
# Loading work.CIA
# Loading work.CBPA
# Loading work.Carry_bypass_4bits
# Loading work.full_adder
# Loading work.CLA_4bit
# Loading work.Increment
# ** Error: (vsim-3037) Missing instance name in instantiation of 'HA'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/cia/genblk1[1]/inc/genblk1[0] File: D:/modelsim/mini Project/CIA.v Line: 23
# ** Error: (vsim-3037) Missing instance name in instantiation of 'HA'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/cia/genblk1[1]/inc/genblk1[1] File: D:/modelsim/mini Project/CIA.v Line: 23
# ** Error: (vsim-3037) Missing instance name in instantiation of 'HA'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/cia/genblk1[1]/inc/genblk1[2] File: D:/modelsim/mini Project/CIA.v Line: 23
# ** Error: (vsim-3037) Missing instance name in instantiation of 'HA'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/cia/genblk1[1]/inc/genblk1[3] File: D:/modelsim/mini Project/CIA.v Line: 23
# ** Error: (vsim-3037) Missing instance name in instantiation of 'HA'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/cia/genblk1[1]/inc/genblk1[4] File: D:/modelsim/mini Project/CIA.v Line: 23
# ** Error: (vsim-3037) Missing instance name in instantiation of 'HA'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/cia/genblk1[1]/inc/genblk1[5] File: D:/modelsim/mini Project/CIA.v Line: 23
# ** Error: (vsim-3037) Missing instance name in instantiation of 'HA'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/cia/genblk1[1]/inc/genblk1[6] File: D:/modelsim/mini Project/CIA.v Line: 23
# ** Error: (vsim-3037) Missing instance name in instantiation of 'HA'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/cia/genblk1[1]/inc/genblk1[7] File: D:/modelsim/mini Project/CIA.v Line: 23
# ** Error: (vsim-3037) Missing instance name in instantiation of 'HA'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/cia/genblk1[2]/inc/genblk1[0] File: D:/modelsim/mini Project/CIA.v Line: 23
# ** Error: (vsim-3037) Missing instance name in instantiation of 'HA'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/cia/genblk1[2]/inc/genblk1[1] File: D:/modelsim/mini Project/CIA.v Line: 23
# ** Error: (vsim-3037) Missing instance name in instantiation of 'HA'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/cia/genblk1[2]/inc/genblk1[2] File: D:/modelsim/mini Project/CIA.v Line: 23
# ** Error: (vsim-3037) Missing instance name in instantiation of 'HA'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/cia/genblk1[2]/inc/genblk1[3] File: D:/modelsim/mini Project/CIA.v Line: 23
# ** Error: (vsim-3037) Missing instance name in instantiation of 'HA'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/cia/genblk1[2]/inc/genblk1[4] File: D:/modelsim/mini Project/CIA.v Line: 23
# ** Error: (vsim-3037) Missing instance name in instantiation of 'HA'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/cia/genblk1[2]/inc/genblk1[5] File: D:/modelsim/mini Project/CIA.v Line: 23
# ** Error: (vsim-3037) Missing instance name in instantiation of 'HA'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/cia/genblk1[2]/inc/genblk1[6] File: D:/modelsim/mini Project/CIA.v Line: 23
# ** Error: (vsim-3037) Missing instance name in instantiation of 'HA'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/cia/genblk1[2]/inc/genblk1[7] File: D:/modelsim/mini Project/CIA.v Line: 23
# ** Error: (vsim-3037) Missing instance name in instantiation of 'HA'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/cia/genblk1[3]/inc/genblk1[0] File: D:/modelsim/mini Project/CIA.v Line: 23
# ** Error: (vsim-3037) Missing instance name in instantiation of 'HA'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/cia/genblk1[3]/inc/genblk1[1] File: D:/modelsim/mini Project/CIA.v Line: 23
# ** Error: (vsim-3037) Missing instance name in instantiation of 'HA'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/cia/genblk1[3]/inc/genblk1[2] File: D:/modelsim/mini Project/CIA.v Line: 23
# ** Error: (vsim-3037) Missing instance name in instantiation of 'HA'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/cia/genblk1[3]/inc/genblk1[3] File: D:/modelsim/mini Project/CIA.v Line: 23
# ** Error: (vsim-3037) Missing instance name in instantiation of 'HA'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/cia/genblk1[3]/inc/genblk1[4] File: D:/modelsim/mini Project/CIA.v Line: 23
# ** Error: (vsim-3037) Missing instance name in instantiation of 'HA'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/cia/genblk1[3]/inc/genblk1[5] File: D:/modelsim/mini Project/CIA.v Line: 23
# ** Error: (vsim-3037) Missing instance name in instantiation of 'HA'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/cia/genblk1[3]/inc/genblk1[6] File: D:/modelsim/mini Project/CIA.v Line: 23
# ** Error: (vsim-3037) Missing instance name in instantiation of 'HA'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/cia/genblk1[3]/inc/genblk1[7] File: D:/modelsim/mini Project/CIA.v Line: 23
# Error loading design
# End time: 20:00:20 on Nov 04,2022, Elapsed time: 0:00:01
# Errors: 24, Warnings: 9
# Compile of adderPlus.v was successful.
# Compile of carry_ByPass_adder.v was successful.
# Compile of Carry_Skip_adder.v was successful.
# Compile of carrySaveAdder.v was successful.
# Compile of CarrySelectAdder.v was successful.
# Compile of CBPA.v was successful.
# Compile of CIA.v was successful.
# Compile of CLA.v was successful.
# Compile of CSA.v was successful.
# Compile of FA.v was successful.
# Compile of full_adder.v was successful.
# Compile of fulladder.v was successful.
# Compile of multiplexer2.v was successful.
# Compile of MUX2x1.v was successful.
# Compile of ripple_adder.v was successful.
# Compile of testbench.v was successful.
# 16 compiles, 0 failed with no errors.
do dofile.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:08:44 on Nov 04,2022
# vlog -reportprogress 300 CBPA.v CIA.v CLA.v CSA.v CarrySelectAdder.v Carry_Skip_adder.v FA.v MUX2x1.v adderPlus.v carrySaveAdder.v carry_ByPass_adder.v full_adder.v fulladder.v multiplexer2.v ripple_adder.v testbench.v 
# -- Compiling module CBPA
# -- Compiling module full_adder
# -- Compiling module ripple_adder
# -- Compiling module HA
# -- Compiling module Increment
# -- Compiling module CIA
# -- Compiling module FA
# -- Compiling module LCU
# -- Compiling module CLA_4bit
# -- Compiling module CLA_16bit
# -- Compiling module CLA_32bit
# -- Compiling module CSA
# -- Compiling module carry_select_adder
# -- Compiling module Carry_Skip_4bits
# ** Warning: FA.v(1): (vlog-2275) Existing module 'FA' will be overwritten.
# -- Compiling module FA
# -- Compiling module Mux_2x1
# -- Compiling module adderPlus
# ** Warning: carrySaveAdder.v(1): (vlog-2275) Existing module 'CSA' will be overwritten.
# -- Compiling module CSA
# -- Compiling module Carry_bypass_4bits
# ** Warning: full_adder.v(1): (vlog-2275) Existing module 'full_adder' will be overwritten.
# -- Compiling module full_adder
# -- Compiling module fulladder
# -- Compiling module multiplexer2
# ** Warning: ** while parsing file included at ripple_adder.v(1)
# ** at full_adder.v(1): (vlog-2275) Existing module 'full_adder' will be overwritten.
# -- Compiling module full_adder
# ** Warning: ripple_adder.v(3): (vlog-2275) Existing module 'ripple_adder' will be overwritten.
# -- Compiling module ripple_adder
# -- Compiling module testbench
# 
# Top level modules:
# 	Mux_2x1
# 	testbench
# End time: 20:08:44 on Nov 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# vsim testbench 
# Start time: 20:08:44 on Nov 04,2022
# Loading work.testbench
# Loading work.carry_select_adder
# Loading work.fulladder
# Loading work.multiplexer2
# Loading work.CSA
# Loading work.ripple_adder
# Loading work.adderPlus
# Loading work.CLA_32bit
# Loading work.CLA_16bit
# Loading work.LCU
# Loading work.CIA
# Loading work.CBPA
# Loading work.Carry_bypass_4bits
# Loading work.FA
# Loading work.full_adder
# Loading work.CLA_4bit
# Loading work.Increment
# Loading work.HA
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ra'.  Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/save/ra File: carrySaveAdder.v Line: 19
# ** Warning: (vsim-3722) carrySaveAdder.v(19): [TFMPC] - Missing connection for port 'OF'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'Sum'. The port definition is at: adderPlus.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/plus File: testbench.v Line: 20
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Carry'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/plus File: testbench.v Line: 20
# ** Fatal: (vsim-3365) Too many port connections. Expected 5, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/cia File: testbench.v Line: 24
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./dofile.do PAUSED at line 2
do dofile.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:14:36 on Nov 04,2022
# vlog -reportprogress 300 CBPA.v CIA.v CLA.v CSA.v CarrySelectAdder.v Carry_Skip_adder.v FA.v MUX2x1.v adderPlus.v carrySaveAdder.v carry_ByPass_adder.v full_adder.v fulladder.v multiplexer2.v ripple_adder.v testbench.v 
# -- Compiling module CBPA
# -- Compiling module full_adder
# -- Compiling module ripple_adder
# -- Compiling module HA
# -- Compiling module Increment
# -- Compiling module CIA
# -- Compiling module FA
# -- Compiling module LCU
# -- Compiling module CLA_4bit
# -- Compiling module CLA_16bit
# -- Compiling module CLA_32bit
# -- Compiling module CSA
# -- Compiling module carry_select_adder
# -- Compiling module Carry_Skip_4bits
# ** Warning: FA.v(1): (vlog-2275) Existing module 'FA' will be overwritten.
# -- Compiling module FA
# -- Compiling module Mux_2x1
# -- Compiling module adderPlus
# ** Warning: carrySaveAdder.v(1): (vlog-2275) Existing module 'CSA' will be overwritten.
# -- Compiling module CSA
# -- Compiling module Carry_bypass_4bits
# ** Warning: full_adder.v(1): (vlog-2275) Existing module 'full_adder' will be overwritten.
# -- Compiling module full_adder
# -- Compiling module fulladder
# -- Compiling module multiplexer2
# ** Warning: ** while parsing file included at ripple_adder.v(1)
# ** at full_adder.v(1): (vlog-2275) Existing module 'full_adder' will be overwritten.
# -- Compiling module full_adder
# ** Warning: ripple_adder.v(3): (vlog-2275) Existing module 'ripple_adder' will be overwritten.
# -- Compiling module ripple_adder
# -- Compiling module testbench
# 
# Top level modules:
# 	Mux_2x1
# 	testbench
# End time: 20:14:36 on Nov 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# vsim testbench 
# Start time: 20:08:44 on Nov 04,2022
# Loading work.testbench
# Loading work.carry_select_adder
# Loading work.fulladder
# Loading work.multiplexer2
# Loading work.CSA
# Loading work.ripple_adder
# Loading work.adderPlus
# Loading work.CLA_32bit
# Loading work.CLA_16bit
# Loading work.LCU
# Loading work.CIA
# Loading work.CBPA
# Loading work.Carry_bypass_4bits
# Loading work.FA
# Loading work.full_adder
# Loading work.CLA_4bit
# Loading work.Increment
# Loading work.HA
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ra'.  Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/save/ra File: carrySaveAdder.v Line: 19
# ** Warning: (vsim-3722) carrySaveAdder.v(19): [TFMPC] - Missing connection for port 'OF'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RCA'.  Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/cia/RCA File: CIA.v Line: 41
# ** Warning: (vsim-3722) CIA.v(41): [TFMPC] - Missing connection for port 'OF'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RCA'.  Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/cia/genblk1[1]/RCA File: CIA.v Line: 47
# ** Warning: (vsim-3722) CIA.v(47): [TFMPC] - Missing connection for port 'OF'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RCA'.  Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/cia/genblk1[2]/RCA File: CIA.v Line: 47
# ** Warning: (vsim-3722) CIA.v(47): [TFMPC] - Missing connection for port 'OF'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RCA'.  Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/cia/genblk1[3]/RCA File: CIA.v Line: 47
# ** Warning: (vsim-3722) CIA.v(47): [TFMPC] - Missing connection for port 'OF'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ra'.  Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/csa/ra File: carrySaveAdder.v Line: 19
# ** Warning: (vsim-3722) carrySaveAdder.v(19): [TFMPC] - Missing connection for port 'OF'.
run -all
# Overflow of positive numbers____________________________________________________________________________________________________________________
# adder 000 failure in1 =  1073741824 , in2=  1073741824
# adder 001 failure in1 =  1073741824 , in2=  1073741824
# adder 010 failure in1 =  1073741824 , in2=  1073741824
# adder 011 failure in1 =  1073741824 , in2=  1073741824
# adder 100 failure in1 =  1073741824 , in2=  1073741824
# adder 101 failure in1 =  1073741824 , in2=  1073741824
# adder 110 failure in1 =  1073741824 , in2=  1073741824
# adder 111 failure in1 =  1073741824 , in2=  1073741824
# 
# Overflow of negative numbers____________________________________________________________________________________________________________________
# adder 000 failure in1 = -2147483647 , in2= -2147483647
# adder 001 failure in1 = -2147483647 , in2= -2147483647
# adder 010 failure in1 = -2147483647 , in2= -2147483647
# adder 011 failure in1 = -2147483647 , in2= -2147483647
# adder 100 failure in1 = -2147483647 , in2= -2147483647
# adder 101 failure in1 = -2147483647 , in2= -2147483647
# adder 110 failure in1 = -2147483647 , in2= -2147483647
# adder 111 failure in1 = -2147483647 , in2= -2147483647
# 
# Addition of positive and negative number_________________________________________________________________________________________________________
# adder 000 success in1 =           1 , in2= -2147483648
# adder 001 success in1 =           1 , in2= -2147483648
# adder 010 success in1 =           1 , in2= -2147483648
# adder 011 success in1 =           1 , in2= -2147483648
# adder 100 failure in1 =           1 , in2= -2147483648
# adder 101 success in1 =           1 , in2= -2147483648
# adder 110 success in1 =           1 , in2= -2147483648
# adder 111 success in1 =           1 , in2= -2147483648
# 
# Addition of positive and positive number_________________________________________________________________________________________________________
# adder 000 success in1 =           1 , in2=           1
# adder 001 success in1 =           1 , in2=           1
# adder 010 success in1 =           1 , in2=           1
# adder 011 success in1 =           1 , in2=           1
# adder 100 failure in1 =           1 , in2=           1
# adder 101 success in1 =           1 , in2=           1
# adder 110 success in1 =           1 , in2=           1
# adder 111 success in1 =           1 , in2=           1
# 
# Addition of negative and negative number_________________________________________________________________________________________________________
# adder 000 success in1 =         -22 , in2=         -22
# adder 001 success in1 =         -22 , in2=         -22
# adder 010 success in1 =         -22 , in2=         -22
# adder 011 success in1 =         -22 , in2=         -22
# adder 100 failure in1 =         -22 , in2=         -22
# adder 101 success in1 =         -22 , in2=         -22
# adder 110 success in1 =         -22 , in2=         -22
# adder 111 success in1 =         -22 , in2=         -22
# 
# Additional #1 random testcase____________________________________________________________________________________________________________________
# adder 000 success in1 =           2 , in2=           2
# adder 001 success in1 =           2 , in2=           2
# adder 010 success in1 =           2 , in2=           2
# adder 011 success in1 =           2 , in2=           2
# adder 100 failure in1 =           2 , in2=           2
# adder 101 success in1 =           2 , in2=           2
# adder 110 success in1 =           2 , in2=           2
# adder 111 success in1 =           2 , in2=           2
# 
# Additional #2 random testcase____________________________________________________________________________________________________________________
# adder 000 success in1 =          22 , in2=          22
# adder 001 success in1 =          22 , in2=          22
# adder 010 success in1 =          22 , in2=          22
# adder 011 success in1 =          22 , in2=          22
# adder 100 failure in1 =          22 , in2=          22
# adder 101 success in1 =          22 , in2=          22
# adder 110 success in1 =          22 , in2=          22
# adder 111 success in1 =          22 , in2=          22
# 
# Additional #3 random testcase____________________________________________________________________________________________________________________
# adder 000 success in1 =         222 , in2=         222
# adder 001 success in1 =         222 , in2=         222
# adder 010 success in1 =         222 , in2=         222
# adder 011 success in1 =         222 , in2=         222
# adder 100 failure in1 =         222 , in2=         222
# adder 101 success in1 =         222 , in2=         222
# adder 110 success in1 =         222 , in2=         222
# adder 111 success in1 =         222 , in2=         222
# 
# __________________________________________________________________________________________________________________________________________________
# the total number of success          42
# the total number of failure          64
# Break key hit
do dofile.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:23:18 on Nov 04,2022
# vlog -reportprogress 300 CBPA.v CIA.v CLA.v CSA.v CarrySelectAdder.v Carry_Skip_adder.v FA.v MUX2x1.v adderPlus.v carrySaveAdder.v carry_ByPass_adder.v full_adder.v fulladder.v multiplexer2.v ripple_adder.v testbench.v 
# -- Compiling module CBPA
# -- Compiling module full_adder
# -- Compiling module ripple_adder
# -- Compiling module HA
# -- Compiling module Increment
# -- Compiling module CIA
# -- Compiling module FA
# -- Compiling module LCU
# -- Compiling module CLA_4bit
# -- Compiling module CLA_16bit
# -- Compiling module CLA_32bit
# -- Compiling module CSA
# -- Compiling module carry_select_adder
# -- Compiling module Carry_Skip_4bits
# ** Warning: FA.v(1): (vlog-2275) Existing module 'FA' will be overwritten.
# -- Compiling module FA
# -- Compiling module Mux_2x1
# -- Compiling module adderPlus
# ** Warning: carrySaveAdder.v(1): (vlog-2275) Existing module 'CSA' will be overwritten.
# -- Compiling module CSA
# -- Compiling module Carry_bypass_4bits
# ** Warning: full_adder.v(1): (vlog-2275) Existing module 'full_adder' will be overwritten.
# -- Compiling module full_adder
# -- Compiling module fulladder
# -- Compiling module multiplexer2
# ** Warning: ** while parsing file included at ripple_adder.v(1)
# ** at full_adder.v(1): (vlog-2275) Existing module 'full_adder' will be overwritten.
# -- Compiling module full_adder
# ** Warning: ripple_adder.v(3): (vlog-2275) Existing module 'ripple_adder' will be overwritten.
# -- Compiling module ripple_adder
# -- Compiling module testbench
# 
# Top level modules:
# 	Mux_2x1
# 	testbench
# End time: 20:23:18 on Nov 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# End time: 20:23:19 on Nov 04,2022, Elapsed time: 0:14:35
# Errors: 2, Warnings: 17
# vsim testbench 
# Start time: 20:23:19 on Nov 04,2022
# Loading work.testbench
# Loading work.carry_select_adder
# Loading work.fulladder
# Loading work.multiplexer2
# Loading work.CSA
# Loading work.ripple_adder
# Loading work.adderPlus
# Loading work.CLA_32bit
# Loading work.CLA_16bit
# Loading work.LCU
# Loading work.CIA
# Loading work.CBPA
# Loading work.Carry_bypass_4bits
# Loading work.FA
# Loading work.full_adder
# Loading work.CLA_4bit
# Loading work.Increment
# Loading work.HA
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RCA'.  Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/cia/RCA File: CIA.v Line: 42
# ** Warning: (vsim-3722) CIA.v(42): [TFMPC] - Missing connection for port 'OF'.
do dofile.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:24:11 on Nov 04,2022
# vlog -reportprogress 300 CBPA.v CIA.v CLA.v CSA.v CarrySelectAdder.v Carry_Skip_adder.v FA.v MUX2x1.v adderPlus.v carrySaveAdder.v carry_ByPass_adder.v full_adder.v fulladder.v multiplexer2.v ripple_adder.v testbench.v 
# -- Compiling module CBPA
# -- Compiling module full_adder
# -- Compiling module ripple_adder
# -- Compiling module HA
# -- Compiling module Increment
# -- Compiling module CIA
# -- Compiling module FA
# -- Compiling module LCU
# -- Compiling module CLA_4bit
# -- Compiling module CLA_16bit
# -- Compiling module CLA_32bit
# -- Compiling module CSA
# -- Compiling module carry_select_adder
# -- Compiling module Carry_Skip_4bits
# ** Warning: FA.v(1): (vlog-2275) Existing module 'FA' will be overwritten.
# -- Compiling module FA
# -- Compiling module Mux_2x1
# -- Compiling module adderPlus
# ** Warning: carrySaveAdder.v(1): (vlog-2275) Existing module 'CSA' will be overwritten.
# -- Compiling module CSA
# -- Compiling module Carry_bypass_4bits
# ** Warning: full_adder.v(1): (vlog-2275) Existing module 'full_adder' will be overwritten.
# -- Compiling module full_adder
# -- Compiling module fulladder
# -- Compiling module multiplexer2
# ** Warning: ** while parsing file included at ripple_adder.v(1)
# ** at full_adder.v(1): (vlog-2275) Existing module 'full_adder' will be overwritten.
# -- Compiling module full_adder
# ** Warning: ripple_adder.v(3): (vlog-2275) Existing module 'ripple_adder' will be overwritten.
# -- Compiling module ripple_adder
# -- Compiling module testbench
# 
# Top level modules:
# 	Mux_2x1
# 	testbench
# End time: 20:24:11 on Nov 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# End time: 20:24:12 on Nov 04,2022, Elapsed time: 0:00:53
# Errors: 0, Warnings: 3
# vsim testbench 
# Start time: 20:24:12 on Nov 04,2022
# Loading work.testbench
# Loading work.carry_select_adder
# Loading work.fulladder
# Loading work.multiplexer2
# Loading work.CSA
# Loading work.ripple_adder
# Loading work.adderPlus
# Loading work.CLA_32bit
# Loading work.CLA_16bit
# Loading work.LCU
# Loading work.CIA
# Loading work.CBPA
# Loading work.Carry_bypass_4bits
# Loading work.FA
# Loading work.full_adder
# Loading work.CLA_4bit
# Loading work.Increment
# Loading work.HA
# Compile of adderPlus.v was successful.
# Compile of carry_ByPass_adder.v was successful.
# Compile of Carry_Skip_adder.v was successful.
# Compile of carrySaveAdder.v was successful.
# Compile of CarrySelectAdder.v was successful.
# Compile of CBPA.v was successful.
# Compile of CIA.v was successful.
# Compile of CLA.v was successful.
# Compile of CSA.v was successful.
# Compile of FA.v was successful.
# Compile of full_adder.v was successful.
# Compile of fulladder.v was successful.
# Compile of multiplexer2.v was successful.
# Compile of MUX2x1.v was successful.
# Compile of ripple_adder.v was successful.
# Compile of testbench.v was successful.
# 16 compiles, 0 failed with no errors.
do dofile.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:24:47 on Nov 04,2022
# vlog -reportprogress 300 CBPA.v CIA.v CLA.v CSA.v CarrySelectAdder.v Carry_Skip_adder.v FA.v MUX2x1.v adderPlus.v carrySaveAdder.v carry_ByPass_adder.v full_adder.v fulladder.v multiplexer2.v ripple_adder.v testbench.v 
# -- Compiling module CBPA
# -- Compiling module full_adder
# -- Compiling module ripple_adder
# -- Compiling module HA
# -- Compiling module Increment
# -- Compiling module CIA
# -- Compiling module FA
# -- Compiling module LCU
# -- Compiling module CLA_4bit
# -- Compiling module CLA_16bit
# -- Compiling module CLA_32bit
# -- Compiling module CSA
# -- Compiling module carry_select_adder
# -- Compiling module Carry_Skip_4bits
# ** Warning: FA.v(1): (vlog-2275) Existing module 'FA' will be overwritten.
# -- Compiling module FA
# -- Compiling module Mux_2x1
# -- Compiling module adderPlus
# ** Warning: carrySaveAdder.v(1): (vlog-2275) Existing module 'CSA' will be overwritten.
# -- Compiling module CSA
# -- Compiling module Carry_bypass_4bits
# ** Warning: full_adder.v(1): (vlog-2275) Existing module 'full_adder' will be overwritten.
# -- Compiling module full_adder
# -- Compiling module fulladder
# -- Compiling module multiplexer2
# ** Warning: ** while parsing file included at ripple_adder.v(1)
# ** at full_adder.v(1): (vlog-2275) Existing module 'full_adder' will be overwritten.
# -- Compiling module full_adder
# ** Warning: ripple_adder.v(3): (vlog-2275) Existing module 'ripple_adder' will be overwritten.
# -- Compiling module ripple_adder
# -- Compiling module testbench
# 
# Top level modules:
# 	Mux_2x1
# 	testbench
# End time: 20:24:47 on Nov 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# End time: 20:24:48 on Nov 04,2022, Elapsed time: 0:00:36
# Errors: 0, Warnings: 2
# vsim testbench 
# Start time: 20:24:48 on Nov 04,2022
# Loading work.testbench
# Loading work.carry_select_adder
# Loading work.fulladder
# Loading work.multiplexer2
# Loading work.CSA
# Loading work.ripple_adder
# Loading work.adderPlus
# Loading work.CLA_32bit
# Loading work.CLA_16bit
# Loading work.LCU
# Loading work.CIA
# Loading work.CBPA
# Loading work.Carry_bypass_4bits
# Loading work.FA
# Loading work.full_adder
# Loading work.CLA_4bit
# Loading work.Increment
# Loading work.HA
run -all
# Overflow of positive numbers____________________________________________________________________________________________________________________
# adder 000 failure in1 =  1073741824 , in2=  1073741824
# adder 001 failure in1 =  1073741824 , in2=  1073741824
# adder 010 failure in1 =  1073741824 , in2=  1073741824
# adder 011 failure in1 =  1073741824 , in2=  1073741824
# adder 100 failure in1 =  1073741824 , in2=  1073741824
# adder 101 failure in1 =  1073741824 , in2=  1073741824
# adder 110 failure in1 =  1073741824 , in2=  1073741824
# adder 111 failure in1 =  1073741824 , in2=  1073741824
# 
# Overflow of negative numbers____________________________________________________________________________________________________________________
# adder 000 failure in1 = -2147483647 , in2= -2147483647
# adder 001 failure in1 = -2147483647 , in2= -2147483647
# adder 010 failure in1 = -2147483647 , in2= -2147483647
# adder 011 failure in1 = -2147483647 , in2= -2147483647
# adder 100 failure in1 = -2147483647 , in2= -2147483647
# adder 101 failure in1 = -2147483647 , in2= -2147483647
# adder 110 failure in1 = -2147483647 , in2= -2147483647
# adder 111 failure in1 = -2147483647 , in2= -2147483647
# 
# Addition of positive and negative number_________________________________________________________________________________________________________
# adder 000 success in1 =           1 , in2= -2147483648
# adder 001 success in1 =           1 , in2= -2147483648
# adder 010 success in1 =           1 , in2= -2147483648
# adder 011 success in1 =           1 , in2= -2147483648
# adder 100 failure in1 =           1 , in2= -2147483648
# adder 101 success in1 =           1 , in2= -2147483648
# adder 110 success in1 =           1 , in2= -2147483648
# adder 111 success in1 =           1 , in2= -2147483648
# 
# Addition of positive and positive number_________________________________________________________________________________________________________
# adder 000 success in1 =           1 , in2=           1
# adder 001 success in1 =           1 , in2=           1
# adder 010 success in1 =           1 , in2=           1
# adder 011 success in1 =           1 , in2=           1
# adder 100 failure in1 =           1 , in2=           1
# adder 101 success in1 =           1 , in2=           1
# adder 110 success in1 =           1 , in2=           1
# adder 111 success in1 =           1 , in2=           1
# 
# Addition of negative and negative number_________________________________________________________________________________________________________
# adder 000 success in1 =         -22 , in2=         -22
# adder 001 success in1 =         -22 , in2=         -22
# adder 010 success in1 =         -22 , in2=         -22
# adder 011 success in1 =         -22 , in2=         -22
# adder 100 failure in1 =         -22 , in2=         -22
# adder 101 success in1 =         -22 , in2=         -22
# adder 110 success in1 =         -22 , in2=         -22
# adder 111 success in1 =         -22 , in2=         -22
# 
# Additional #1 random testcase____________________________________________________________________________________________________________________
# adder 000 success in1 =           2 , in2=           2
# adder 001 success in1 =           2 , in2=           2
# adder 010 success in1 =           2 , in2=           2
# adder 011 success in1 =           2 , in2=           2
# adder 100 failure in1 =           2 , in2=           2
# adder 101 success in1 =           2 , in2=           2
# adder 110 success in1 =           2 , in2=           2
# adder 111 success in1 =           2 , in2=           2
# 
# Additional #2 random testcase____________________________________________________________________________________________________________________
# adder 000 success in1 =          22 , in2=          22
# adder 001 success in1 =          22 , in2=          22
# adder 010 success in1 =          22 , in2=          22
# adder 011 success in1 =          22 , in2=          22
# adder 100 failure in1 =          22 , in2=          22
# adder 101 success in1 =          22 , in2=          22
# adder 110 success in1 =          22 , in2=          22
# adder 111 success in1 =          22 , in2=          22
# 
# Additional #3 random testcase____________________________________________________________________________________________________________________
# adder 000 success in1 =         222 , in2=         222
# adder 001 success in1 =         222 , in2=         222
# adder 010 success in1 =         222 , in2=         222
# adder 011 success in1 =         222 , in2=         222
# adder 100 failure in1 =         222 , in2=         222
# adder 101 success in1 =         222 , in2=         222
# adder 110 success in1 =         222 , in2=         222
# adder 111 success in1 =         222 , in2=         222
# 
# __________________________________________________________________________________________________________________________________________________
# the total number of success          42
# the total number of failure          22
# Break key hit
do dofile.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:27:31 on Nov 04,2022
# vlog -reportprogress 300 CBPA.v CIA.v CLA.v CSA.v CarrySelectAdder.v Carry_Skip_adder.v FA.v MUX2x1.v adderPlus.v carrySaveAdder.v carry_ByPass_adder.v full_adder.v fulladder.v multiplexer2.v ripple_adder.v testbench.v 
# -- Compiling module CBPA
# -- Compiling module full_adder
# -- Compiling module ripple_adder
# -- Compiling module HA
# -- Compiling module Increment
# -- Compiling module CIA
# -- Compiling module FA
# -- Compiling module LCU
# -- Compiling module CLA_4bit
# -- Compiling module CLA_16bit
# -- Compiling module CLA_32bit
# -- Compiling module CSA
# -- Compiling module carry_select_adder
# -- Compiling module Carry_Skip_4bits
# ** Warning: FA.v(1): (vlog-2275) Existing module 'FA' will be overwritten.
# -- Compiling module FA
# -- Compiling module Mux_2x1
# -- Compiling module adderPlus
# ** Warning: carrySaveAdder.v(1): (vlog-2275) Existing module 'CSA' will be overwritten.
# -- Compiling module CSA
# -- Compiling module Carry_bypass_4bits
# ** Warning: full_adder.v(1): (vlog-2275) Existing module 'full_adder' will be overwritten.
# -- Compiling module full_adder
# -- Compiling module fulladder
# -- Compiling module multiplexer2
# ** Warning: ** while parsing file included at ripple_adder.v(1)
# ** at full_adder.v(1): (vlog-2275) Existing module 'full_adder' will be overwritten.
# -- Compiling module full_adder
# ** Warning: ripple_adder.v(3): (vlog-2275) Existing module 'ripple_adder' will be overwritten.
# -- Compiling module ripple_adder
# -- Compiling module testbench
# 
# Top level modules:
# 	Mux_2x1
# 	testbench
# End time: 20:27:31 on Nov 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# End time: 20:27:32 on Nov 04,2022, Elapsed time: 0:02:44
# Errors: 0, Warnings: 1
# vsim testbench 
# Start time: 20:27:32 on Nov 04,2022
# Loading work.testbench
# Loading work.carry_select_adder
# Loading work.fulladder
# Loading work.multiplexer2
# Loading work.CSA
# Loading work.ripple_adder
# Loading work.adderPlus
# Loading work.CLA_32bit
# Loading work.CLA_16bit
# Loading work.LCU
# Loading work.CIA
# Loading work.CBPA
# Loading work.Carry_bypass_4bits
# Loading work.FA
# Loading work.full_adder
# Loading work.CLA_4bit
# Loading work.Increment
# Loading work.HA
run -all
# Overflow of positive numbers____________________________________________________________________________________________________________________
# adder 000 success in1 =  1073741824 , in2=  1073741824
# adder 001 success in1 =  1073741824 , in2=  1073741824
# adder 010 success in1 =  1073741824 , in2=  1073741824
# adder 011 success in1 =  1073741824 , in2=  1073741824
# adder 100 failure in1 =  1073741824 , in2=  1073741824
# adder 101 success in1 =  1073741824 , in2=  1073741824
# adder 110 success in1 =  1073741824 , in2=  1073741824
# adder 111 success in1 =  1073741824 , in2=  1073741824
# 
# Overflow of negative numbers____________________________________________________________________________________________________________________
# adder 000 failure in1 = -2147483647 , in2= -2147483647
# adder 001 failure in1 = -2147483647 , in2= -2147483647
# adder 010 failure in1 = -2147483647 , in2= -2147483647
# adder 011 failure in1 = -2147483647 , in2= -2147483647
# adder 100 failure in1 = -2147483647 , in2= -2147483647
# adder 101 failure in1 = -2147483647 , in2= -2147483647
# adder 110 failure in1 = -2147483647 , in2= -2147483647
# adder 111 failure in1 = -2147483647 , in2= -2147483647
# 
# Addition of positive and negative number_________________________________________________________________________________________________________
# adder 000 success in1 =           1 , in2= -2147483648
# adder 001 success in1 =           1 , in2= -2147483648
# adder 010 success in1 =           1 , in2= -2147483648
# adder 011 success in1 =           1 , in2= -2147483648
# adder 100 failure in1 =           1 , in2= -2147483648
# adder 101 success in1 =           1 , in2= -2147483648
# adder 110 success in1 =           1 , in2= -2147483648
# adder 111 success in1 =           1 , in2= -2147483648
# 
# Addition of positive and positive number_________________________________________________________________________________________________________
# adder 000 success in1 =           1 , in2=           1
# adder 001 success in1 =           1 , in2=           1
# adder 010 success in1 =           1 , in2=           1
# adder 011 success in1 =           1 , in2=           1
# adder 100 failure in1 =           1 , in2=           1
# adder 101 success in1 =           1 , in2=           1
# adder 110 success in1 =           1 , in2=           1
# adder 111 success in1 =           1 , in2=           1
# 
# Addition of negative and negative number_________________________________________________________________________________________________________
# adder 000 success in1 =         -22 , in2=         -22
# adder 001 success in1 =         -22 , in2=         -22
# adder 010 success in1 =         -22 , in2=         -22
# adder 011 success in1 =         -22 , in2=         -22
# adder 100 failure in1 =         -22 , in2=         -22
# adder 101 success in1 =         -22 , in2=         -22
# adder 110 success in1 =         -22 , in2=         -22
# adder 111 success in1 =         -22 , in2=         -22
# 
# Additional #1 random testcase____________________________________________________________________________________________________________________
# adder 000 success in1 =           2 , in2=           2
# adder 001 success in1 =           2 , in2=           2
# adder 010 success in1 =           2 , in2=           2
# adder 011 success in1 =           2 , in2=           2
# adder 100 failure in1 =           2 , in2=           2
# adder 101 success in1 =           2 , in2=           2
# adder 110 success in1 =           2 , in2=           2
# adder 111 success in1 =           2 , in2=           2
# 
# Additional #2 random testcase____________________________________________________________________________________________________________________
# adder 000 success in1 =          22 , in2=          22
# adder 001 success in1 =          22 , in2=          22
# adder 010 success in1 =          22 , in2=          22
# adder 011 success in1 =          22 , in2=          22
# adder 100 failure in1 =          22 , in2=          22
# adder 101 success in1 =          22 , in2=          22
# adder 110 success in1 =          22 , in2=          22
# adder 111 success in1 =          22 , in2=          22
# 
# Additional #3 random testcase____________________________________________________________________________________________________________________
# adder 000 success in1 =         222 , in2=         222
# adder 001 success in1 =         222 , in2=         222
# adder 010 success in1 =         222 , in2=         222
# adder 011 success in1 =         222 , in2=         222
# adder 100 failure in1 =         222 , in2=         222
# adder 101 success in1 =         222 , in2=         222
# adder 110 success in1 =         222 , in2=         222
# adder 111 success in1 =         222 , in2=         222
# 
# __________________________________________________________________________________________________________________________________________________
# the total number of success          49
# the total number of failure          15
# Break key hit
do dofile.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:30:44 on Nov 04,2022
# vlog -reportprogress 300 CBPA.v CIA.v CLA.v CSA.v CarrySelectAdder.v Carry_Skip_adder.v FA.v MUX2x1.v adderPlus.v carrySaveAdder.v carry_ByPass_adder.v full_adder.v fulladder.v multiplexer2.v ripple_adder.v testbench.v 
# -- Compiling module CBPA
# -- Compiling module full_adder
# -- Compiling module ripple_adder
# -- Compiling module HA
# -- Compiling module Increment
# -- Compiling module CIA
# -- Compiling module FA
# -- Compiling module LCU
# -- Compiling module CLA_4bit
# -- Compiling module CLA_16bit
# -- Compiling module CLA_32bit
# -- Compiling module CSA
# -- Compiling module carry_select_adder
# -- Compiling module Carry_Skip_4bits
# ** Warning: FA.v(1): (vlog-2275) Existing module 'FA' will be overwritten.
# -- Compiling module FA
# -- Compiling module Mux_2x1
# -- Compiling module adderPlus
# ** Warning: carrySaveAdder.v(1): (vlog-2275) Existing module 'CSA' will be overwritten.
# -- Compiling module CSA
# -- Compiling module Carry_bypass_4bits
# ** Warning: full_adder.v(1): (vlog-2275) Existing module 'full_adder' will be overwritten.
# -- Compiling module full_adder
# -- Compiling module fulladder
# -- Compiling module multiplexer2
# ** Warning: ** while parsing file included at ripple_adder.v(1)
# ** at full_adder.v(1): (vlog-2275) Existing module 'full_adder' will be overwritten.
# -- Compiling module full_adder
# ** Warning: ripple_adder.v(3): (vlog-2275) Existing module 'ripple_adder' will be overwritten.
# -- Compiling module ripple_adder
# -- Compiling module testbench
# 
# Top level modules:
# 	Mux_2x1
# 	testbench
# End time: 20:30:44 on Nov 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# End time: 20:30:44 on Nov 04,2022, Elapsed time: 0:03:12
# Errors: 0, Warnings: 1
# vsim testbench 
# Start time: 20:30:44 on Nov 04,2022
# Loading work.testbench
# Loading work.carry_select_adder
# Loading work.fulladder
# Loading work.multiplexer2
# Loading work.CSA
# Loading work.ripple_adder
# Loading work.adderPlus
# Loading work.CLA_32bit
# Loading work.CLA_16bit
# Loading work.LCU
# Loading work.CIA
# Loading work.CBPA
# Loading work.Carry_bypass_4bits
# Loading work.FA
# Loading work.full_adder
# Loading work.CLA_4bit
# Loading work.Increment
# Loading work.HA
run -all
# Overflow of positive numbers____________________________________________________________________________________________________________________
# adder 000 failure in1 =  1073741824 , in2=  1073741824 sum -2147483648
# adder 001 failure in1 =  1073741824 , in2=  1073741824 sum -2147483648
# adder 010 failure in1 =  1073741824 , in2=  1073741824 sum -2147483648
# adder 011 failure in1 =  1073741824 , in2=  1073741824 sum -2147483648
# adder 100 failure in1 =  1073741824 , in2=  1073741824 sum           0
# adder 101 failure in1 =  1073741824 , in2=  1073741824 sum -2147483648
# adder 110 failure in1 =  1073741824 , in2=  1073741824 sum -2147483648
# adder 111 failure in1 =  1073741824 , in2=  1073741824 sum -2147483648
# 
# Overflow of negative numbers____________________________________________________________________________________________________________________
# adder 000 failure in1 = -2147483647 , in2= -2147483647 sum           2
# adder 001 failure in1 = -2147483647 , in2= -2147483647 sum           2
# adder 010 failure in1 = -2147483647 , in2= -2147483647 sum           2
# adder 011 failure in1 = -2147483647 , in2= -2147483647 sum           2
# adder 100 failure in1 = -2147483647 , in2= -2147483647 sum           0
# adder 101 failure in1 = -2147483647 , in2= -2147483647 sum           2
# adder 110 failure in1 = -2147483647 , in2= -2147483647 sum           2
# adder 111 failure in1 = -2147483647 , in2= -2147483647 sum           2
# 
# Addition of positive and negative number_________________________________________________________________________________________________________
# adder 000 success in1 =           1 , in2= -2147483648 sum -2147483647
# adder 001 success in1 =           1 , in2= -2147483648 sum -2147483647
# adder 010 success in1 =           1 , in2= -2147483648 sum -2147483647
# adder 011 success in1 =           1 , in2= -2147483648 sum -2147483647
# adder 100 failure in1 =           1 , in2= -2147483648 sum -2147483647
# adder 101 success in1 =           1 , in2= -2147483648 sum -2147483647
# adder 110 success in1 =           1 , in2= -2147483648 sum -2147483647
# adder 111 success in1 =           1 , in2= -2147483648 sum -2147483647
# 
# Addition of positive and positive number_________________________________________________________________________________________________________
# adder 000 success in1 =           1 , in2=           1 sum           2
# adder 001 success in1 =           1 , in2=           1 sum           2
# adder 010 success in1 =           1 , in2=           1 sum           2
# adder 011 success in1 =           1 , in2=           1 sum           2
# adder 100 failure in1 =           1 , in2=           1 sum           0
# adder 101 success in1 =           1 , in2=           1 sum           2
# adder 110 success in1 =           1 , in2=           1 sum           2
# adder 111 success in1 =           1 , in2=           1 sum           2
# 
# Addition of negative and negative number_________________________________________________________________________________________________________
# adder 000 success in1 =         -22 , in2=         -22 sum         -44
# adder 001 success in1 =         -22 , in2=         -22 sum         -44
# adder 010 success in1 =         -22 , in2=         -22 sum         -44
# adder 011 success in1 =         -22 , in2=         -22 sum         -44
# adder 100 failure in1 =         -22 , in2=         -22 sum           0
# adder 101 success in1 =         -22 , in2=         -22 sum         -44
# adder 110 success in1 =         -22 , in2=         -22 sum         -44
# adder 111 success in1 =         -22 , in2=         -22 sum         -44
# 
# Additional #1 random testcase____________________________________________________________________________________________________________________
# adder 000 success in1 =           2 , in2=           2 sum           4
# adder 001 success in1 =           2 , in2=           2 sum           4
# adder 010 success in1 =           2 , in2=           2 sum           4
# adder 011 success in1 =           2 , in2=           2 sum           4
# adder 100 failure in1 =           2 , in2=           2 sum           0
# adder 101 success in1 =           2 , in2=           2 sum           4
# adder 110 success in1 =           2 , in2=           2 sum           4
# adder 111 success in1 =           2 , in2=           2 sum           4
# 
# Additional #2 random testcase____________________________________________________________________________________________________________________
# adder 000 success in1 =          22 , in2=          22 sum          44
# adder 001 success in1 =          22 , in2=          22 sum          44
# adder 010 success in1 =          22 , in2=          22 sum          44
# adder 011 success in1 =          22 , in2=          22 sum          44
# adder 100 failure in1 =          22 , in2=          22 sum           0
# adder 101 success in1 =          22 , in2=          22 sum          44
# adder 110 success in1 =          22 , in2=          22 sum          44
# adder 111 success in1 =          22 , in2=          22 sum          44
# 
# Additional #3 random testcase____________________________________________________________________________________________________________________
# adder 000 success in1 =         222 , in2=         222 sum         444
# adder 001 success in1 =         222 , in2=         222 sum         444
# adder 010 success in1 =         222 , in2=         222 sum         444
# adder 011 success in1 =         222 , in2=         222 sum         444
# adder 100 failure in1 =         222 , in2=         222 sum           0
# adder 101 success in1 =         222 , in2=         222 sum         444
# adder 110 success in1 =         222 , in2=         222 sum         444
# adder 111 success in1 =         222 , in2=         222 sum         444
# 
# __________________________________________________________________________________________________________________________________________________
# the total number of success          42
# the total number of failure          22
# Break key hit
do dofile.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:33:40 on Nov 04,2022
# vlog -reportprogress 300 CBPA.v CIA.v CLA.v CSA.v CarrySelectAdder.v Carry_Skip_adder.v FA.v MUX2x1.v adderPlus.v carrySaveAdder.v carry_ByPass_adder.v full_adder.v fulladder.v multiplexer2.v ripple_adder.v testbench.v 
# -- Compiling module CBPA
# -- Compiling module full_adder
# -- Compiling module ripple_adder
# -- Compiling module HA
# -- Compiling module Increment
# -- Compiling module CIA
# -- Compiling module FA
# -- Compiling module LCU
# -- Compiling module CLA_4bit
# -- Compiling module CLA_16bit
# -- Compiling module CLA_32bit
# -- Compiling module CSA
# -- Compiling module carry_select_adder
# -- Compiling module Carry_Skip_4bits
# ** Warning: FA.v(1): (vlog-2275) Existing module 'FA' will be overwritten.
# -- Compiling module FA
# -- Compiling module Mux_2x1
# -- Compiling module adderPlus
# ** Warning: carrySaveAdder.v(1): (vlog-2275) Existing module 'CSA' will be overwritten.
# -- Compiling module CSA
# -- Compiling module Carry_bypass_4bits
# ** Warning: full_adder.v(1): (vlog-2275) Existing module 'full_adder' will be overwritten.
# -- Compiling module full_adder
# -- Compiling module fulladder
# -- Compiling module multiplexer2
# ** Warning: ** while parsing file included at ripple_adder.v(1)
# ** at full_adder.v(1): (vlog-2275) Existing module 'full_adder' will be overwritten.
# -- Compiling module full_adder
# ** Warning: ripple_adder.v(3): (vlog-2275) Existing module 'ripple_adder' will be overwritten.
# -- Compiling module ripple_adder
# -- Compiling module testbench
# 
# Top level modules:
# 	Mux_2x1
# 	testbench
# End time: 20:33:40 on Nov 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# End time: 20:33:41 on Nov 04,2022, Elapsed time: 0:02:57
# Errors: 0, Warnings: 1
# vsim testbench 
# Start time: 20:33:41 on Nov 04,2022
# Loading work.testbench
# Loading work.carry_select_adder
# Loading work.fulladder
# Loading work.multiplexer2
# Loading work.CSA
# Loading work.ripple_adder
# Loading work.adderPlus
# Loading work.CLA_32bit
# Loading work.CLA_16bit
# Loading work.LCU
# Loading work.CIA
# Loading work.CBPA
# Loading work.Carry_bypass_4bits
# Loading work.FA
# Loading work.full_adder
# Loading work.CLA_4bit
# Loading work.Increment
# Loading work.HA
run -all
# Overflow of positive numbers____________________________________________________________________________________________________________________
# adder 000 success in1 = 1073741824 , in2= 1073741824 , sum -2147483648
# adder 001 success in1 = 1073741824 , in2= 1073741824 , sum -2147483648
# adder 010 success in1 = 1073741824 , in2= 1073741824 , sum -2147483648
# adder 011 success in1 = 1073741824 , in2= 1073741824 , sum -2147483648
# adder 100 failure in1 =  1073741824 , in2=  1073741824 sum           0
# adder 101 success in1 = 1073741824 , in2= 1073741824 , sum -2147483648
# adder 110 success in1 = 1073741824 , in2= 1073741824 , sum -2147483648
# adder 111 success in1 = 1073741824 , in2= 1073741824 , sum -2147483648
# 
# Overflow of negative numbers____________________________________________________________________________________________________________________
# adder 000 failure in1 = -2147483647 , in2= -2147483647 sum           2
# adder 001 failure in1 = -2147483647 , in2= -2147483647 sum           2
# adder 010 failure in1 = -2147483647 , in2= -2147483647 sum           2
# adder 011 failure in1 = -2147483647 , in2= -2147483647 sum           2
# adder 100 failure in1 = -2147483647 , in2= -2147483647 sum           0
# adder 101 failure in1 = -2147483647 , in2= -2147483647 sum           2
# adder 110 failure in1 = -2147483647 , in2= -2147483647 sum           2
# adder 111 failure in1 = -2147483647 , in2= -2147483647 sum           2
# 
# Addition of positive and negative number_________________________________________________________________________________________________________
# adder 000 success in1 =           1 , in2= -2147483648 sum -2147483647
# adder 001 success in1 =           1 , in2= -2147483648 sum -2147483647
# adder 010 success in1 =           1 , in2= -2147483648 sum -2147483647
# adder 011 success in1 =           1 , in2= -2147483648 sum -2147483647
# adder 100 failure in1 =           1 , in2= -2147483648 sum -2147483647
# adder 101 success in1 =           1 , in2= -2147483648 sum -2147483647
# adder 110 success in1 =           1 , in2= -2147483648 sum -2147483647
# adder 111 success in1 =           1 , in2= -2147483648 sum -2147483647
# 
# Addition of positive and positive number_________________________________________________________________________________________________________
# adder 000 success in1 =           1 , in2=           1 sum           2
# adder 001 success in1 =           1 , in2=           1 sum           2
# adder 010 success in1 =           1 , in2=           1 sum           2
# adder 011 success in1 =           1 , in2=           1 sum           2
# adder 100 failure in1 =           1 , in2=           1 sum           0
# adder 101 success in1 =           1 , in2=           1 sum           2
# adder 110 success in1 =           1 , in2=           1 sum           2
# adder 111 success in1 =           1 , in2=           1 sum           2
# 
# Addition of negative and negative number_________________________________________________________________________________________________________
# adder 000 success in1 =         -22 , in2=         -22 sum         -44
# adder 001 success in1 =         -22 , in2=         -22 sum         -44
# adder 010 success in1 =         -22 , in2=         -22 sum         -44
# adder 011 success in1 =         -22 , in2=         -22 sum         -44
# adder 100 failure in1 =         -22 , in2=         -22 sum           0
# adder 101 success in1 =         -22 , in2=         -22 sum         -44
# adder 110 success in1 =         -22 , in2=         -22 sum         -44
# adder 111 success in1 =         -22 , in2=         -22 sum         -44
# 
# Additional #1 random testcase____________________________________________________________________________________________________________________
# adder 000 success in1 =           2 , in2=           2 sum           4
# adder 001 success in1 =           2 , in2=           2 sum           4
# adder 010 success in1 =           2 , in2=           2 sum           4
# adder 011 success in1 =           2 , in2=           2 sum           4
# adder 100 failure in1 =           2 , in2=           2 sum           0
# adder 101 success in1 =           2 , in2=           2 sum           4
# adder 110 success in1 =           2 , in2=           2 sum           4
# adder 111 success in1 =           2 , in2=           2 sum           4
# 
# Additional #2 random testcase____________________________________________________________________________________________________________________
# adder 000 success in1 =          22 , in2=          22 sum          44
# adder 001 success in1 =          22 , in2=          22 sum          44
# adder 010 success in1 =          22 , in2=          22 sum          44
# adder 011 success in1 =          22 , in2=          22 sum          44
# adder 100 failure in1 =          22 , in2=          22 sum           0
# adder 101 success in1 =          22 , in2=          22 sum          44
# adder 110 success in1 =          22 , in2=          22 sum          44
# adder 111 success in1 =          22 , in2=          22 sum          44
# 
# Additional #3 random testcase____________________________________________________________________________________________________________________
# adder 000 success in1 =         222 , in2=         222 sum         444
# adder 001 success in1 =         222 , in2=         222 sum         444
# adder 010 success in1 =         222 , in2=         222 sum         444
# adder 011 success in1 =         222 , in2=         222 sum         444
# adder 100 failure in1 =         222 , in2=         222 sum           0
# adder 101 success in1 =         222 , in2=         222 sum         444
# adder 110 success in1 =         222 , in2=         222 sum         444
# adder 111 success in1 =         222 , in2=         222 sum         444
# 
# __________________________________________________________________________________________________________________________________________________
# the total number of success          49
# the total number of failure          15
do dofile.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:34:19 on Nov 04,2022
# vlog -reportprogress 300 CBPA.v CIA.v CLA.v CSA.v CarrySelectAdder.v Carry_Skip_adder.v FA.v MUX2x1.v adderPlus.v carrySaveAdder.v carry_ByPass_adder.v full_adder.v fulladder.v multiplexer2.v ripple_adder.v testbench.v 
# -- Compiling module CBPA
# -- Compiling module full_adder
# -- Compiling module ripple_adder
# -- Compiling module HA
# -- Compiling module Increment
# -- Compiling module CIA
# -- Compiling module FA
# -- Compiling module LCU
# -- Compiling module CLA_4bit
# -- Compiling module CLA_16bit
# -- Compiling module CLA_32bit
# -- Compiling module CSA
# -- Compiling module carry_select_adder
# -- Compiling module Carry_Skip_4bits
# ** Warning: FA.v(1): (vlog-2275) Existing module 'FA' will be overwritten.
# -- Compiling module FA
# -- Compiling module Mux_2x1
# -- Compiling module adderPlus
# ** Warning: carrySaveAdder.v(1): (vlog-2275) Existing module 'CSA' will be overwritten.
# -- Compiling module CSA
# -- Compiling module Carry_bypass_4bits
# ** Warning: full_adder.v(1): (vlog-2275) Existing module 'full_adder' will be overwritten.
# -- Compiling module full_adder
# -- Compiling module fulladder
# -- Compiling module multiplexer2
# ** Warning: ** while parsing file included at ripple_adder.v(1)
# ** at full_adder.v(1): (vlog-2275) Existing module 'full_adder' will be overwritten.
# -- Compiling module full_adder
# ** Warning: ripple_adder.v(3): (vlog-2275) Existing module 'ripple_adder' will be overwritten.
# -- Compiling module ripple_adder
# -- Compiling module testbench
# 
# Top level modules:
# 	Mux_2x1
# 	testbench
# End time: 20:34:19 on Nov 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# End time: 20:34:20 on Nov 04,2022, Elapsed time: 0:00:39
# Errors: 0, Warnings: 1
# vsim testbench 
# Start time: 20:34:20 on Nov 04,2022
# Loading work.testbench
# Loading work.carry_select_adder
# Loading work.fulladder
# Loading work.multiplexer2
# Loading work.CSA
# Loading work.ripple_adder
# Loading work.adderPlus
# Loading work.CLA_32bit
# Loading work.CLA_16bit
# Loading work.LCU
# Loading work.CIA
# Loading work.CBPA
# Loading work.Carry_bypass_4bits
# Loading work.FA
# Loading work.full_adder
# Loading work.CLA_4bit
# Loading work.Increment
# Loading work.HA
run -all
# Overflow of positive numbers____________________________________________________________________________________________________________________
# adder 000 success in1 = 1073741824 , in2= 1073741824 , sum -2147483648
# adder 001 success in1 = 1073741824 , in2= 1073741824 , sum -2147483648
# adder 010 success in1 = 1073741824 , in2= 1073741824 , sum -2147483648
# adder 011 success in1 = 1073741824 , in2= 1073741824 , sum -2147483648
# adder 100 failure in1 =  1073741824 , in2=  1073741824 sum           0
# adder 101 success in1 = 1073741824 , in2= 1073741824 , sum -2147483648
# adder 110 success in1 = 1073741824 , in2= 1073741824 , sum -2147483648
# adder 111 success in1 = 1073741824 , in2= 1073741824 , sum -2147483648
# 
# Overflow of negative numbers____________________________________________________________________________________________________________________
# adder 000 success in1 = -2147483647 , in2= -2147483647 sum           2
# adder 001 success in1 = -2147483647 , in2= -2147483647 sum           2
# adder 010 success in1 = -2147483647 , in2= -2147483647 sum           2
# adder 011 success in1 = -2147483647 , in2= -2147483647 sum           2
# adder 100 failure in1 = -2147483647 , in2= -2147483647 sum           0
# adder 101 success in1 = -2147483647 , in2= -2147483647 sum           2
# adder 110 success in1 = -2147483647 , in2= -2147483647 sum           2
# adder 111 success in1 = -2147483647 , in2= -2147483647 sum           2
# 
# Addition of positive and negative number_________________________________________________________________________________________________________
# adder 000 success in1 =           1 , in2= -2147483648 sum -2147483647
# adder 001 success in1 =           1 , in2= -2147483648 sum -2147483647
# adder 010 success in1 =           1 , in2= -2147483648 sum -2147483647
# adder 011 success in1 =           1 , in2= -2147483648 sum -2147483647
# adder 100 failure in1 =           1 , in2= -2147483648 sum -2147483647
# adder 101 success in1 =           1 , in2= -2147483648 sum -2147483647
# adder 110 success in1 =           1 , in2= -2147483648 sum -2147483647
# adder 111 success in1 =           1 , in2= -2147483648 sum -2147483647
# 
# Addition of positive and positive number_________________________________________________________________________________________________________
# adder 000 success in1 =           1 , in2=           1 sum           2
# adder 001 success in1 =           1 , in2=           1 sum           2
# adder 010 success in1 =           1 , in2=           1 sum           2
# adder 011 success in1 =           1 , in2=           1 sum           2
# adder 100 failure in1 =           1 , in2=           1 sum           0
# adder 101 success in1 =           1 , in2=           1 sum           2
# adder 110 success in1 =           1 , in2=           1 sum           2
# adder 111 success in1 =           1 , in2=           1 sum           2
# 
# Addition of negative and negative number_________________________________________________________________________________________________________
# adder 000 success in1 =         -22 , in2=         -22 sum         -44
# adder 001 success in1 =         -22 , in2=         -22 sum         -44
# adder 010 success in1 =         -22 , in2=         -22 sum         -44
# adder 011 success in1 =         -22 , in2=         -22 sum         -44
# adder 100 failure in1 =         -22 , in2=         -22 sum           0
# adder 101 success in1 =         -22 , in2=         -22 sum         -44
# adder 110 success in1 =         -22 , in2=         -22 sum         -44
# adder 111 success in1 =         -22 , in2=         -22 sum         -44
# 
# Additional #1 random testcase____________________________________________________________________________________________________________________
# adder 000 success in1 =           2 , in2=           2 sum           4
# adder 001 success in1 =           2 , in2=           2 sum           4
# adder 010 success in1 =           2 , in2=           2 sum           4
# adder 011 success in1 =           2 , in2=           2 sum           4
# adder 100 failure in1 =           2 , in2=           2 sum           0
# adder 101 success in1 =           2 , in2=           2 sum           4
# adder 110 success in1 =           2 , in2=           2 sum           4
# adder 111 success in1 =           2 , in2=           2 sum           4
# 
# Additional #2 random testcase____________________________________________________________________________________________________________________
# adder 000 success in1 =          22 , in2=          22 sum          44
# adder 001 success in1 =          22 , in2=          22 sum          44
# adder 010 success in1 =          22 , in2=          22 sum          44
# adder 011 success in1 =          22 , in2=          22 sum          44
# adder 100 failure in1 =          22 , in2=          22 sum           0
# adder 101 success in1 =          22 , in2=          22 sum          44
# adder 110 success in1 =          22 , in2=          22 sum          44
# adder 111 success in1 =          22 , in2=          22 sum          44
# 
# Additional #3 random testcase____________________________________________________________________________________________________________________
# adder 000 success in1 =         222 , in2=         222 sum         444
# adder 001 success in1 =         222 , in2=         222 sum         444
# adder 010 success in1 =         222 , in2=         222 sum         444
# adder 011 success in1 =         222 , in2=         222 sum         444
# adder 100 failure in1 =         222 , in2=         222 sum           0
# adder 101 success in1 =         222 , in2=         222 sum         444
# adder 110 success in1 =         222 , in2=         222 sum         444
# adder 111 success in1 =         222 , in2=         222 sum         444
# 
# __________________________________________________________________________________________________________________________________________________
# the total number of success          56
# the total number of failure           8
# Break key hit
# End time: 20:37:12 on Nov 04,2022, Elapsed time: 0:02:52
# Errors: 0, Warnings: 1
