Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: Chronometer1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Chronometer1.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Chronometer1"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : Chronometer1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/Documentos/Electronica/DigiClock/Div50Mto700.vhd" in Library work.
Architecture arch of Entity div50mto700 is up to date.
Compiling vhdl file "F:/Documentos/Electronica/DigiClock/Div50Mto1.vhd" in Library work.
Architecture arch of Entity div50mto1 is up to date.
Compiling vhdl file "F:/Documentos/Electronica/DigiClock/cont59x2.vhd" in Library work.
Architecture contarch of Entity cont59x2 is up to date.
Compiling vhdl file "F:/Documentos/Electronica/DigiClock/mux4to1.vhd" in Library work.
Architecture behavioral of Entity mux4to1 is up to date.
Compiling vhdl file "F:/Documentos/Electronica/DigiClock/bcd.vhd" in Library work.
Architecture arch_bcd of Entity bcd is up to date.
Compiling vhdl file "F:/Documentos/Electronica/DigiClock/CyclicalCounter.vhd" in Library work.
Entity <cyclicalcounter> compiled.
Entity <cyclicalcounter> (Architecture <behavioral>) compiled.
Compiling vhdl file "F:/Documentos/Electronica/DigiClock/Decoder2to4.vhd" in Library work.
Architecture behavioral of Entity decoder2to4 is up to date.
Compiling vhdl file "F:/Documentos/Electronica/DigiClock/Chronometer1.vhd" in Library work.
Entity <chronometer1> compiled.
Entity <chronometer1> (Architecture <arch_crh>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Chronometer1> in library <work> (architecture <arch_crh>).

Analyzing hierarchy for entity <Div50Mto700> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <Div50Mto1> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <cont59x2> in library <work> (architecture <contarch>).

Analyzing hierarchy for entity <mux4to1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <bcd> in library <work> (architecture <arch_bcd>).

Analyzing hierarchy for entity <CyclicalCounter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Decoder2to4> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Chronometer1> in library <work> (Architecture <arch_crh>).
Entity <Chronometer1> analyzed. Unit <Chronometer1> generated.

Analyzing Entity <Div50Mto700> in library <work> (Architecture <arch>).
Entity <Div50Mto700> analyzed. Unit <Div50Mto700> generated.

Analyzing Entity <Div50Mto1> in library <work> (Architecture <arch>).
Entity <Div50Mto1> analyzed. Unit <Div50Mto1> generated.

Analyzing Entity <cont59x2> in library <work> (Architecture <contarch>).
Entity <cont59x2> analyzed. Unit <cont59x2> generated.

Analyzing Entity <mux4to1> in library <work> (Architecture <behavioral>).
Entity <mux4to1> analyzed. Unit <mux4to1> generated.

Analyzing Entity <bcd> in library <work> (Architecture <arch_bcd>).
Entity <bcd> analyzed. Unit <bcd> generated.

Analyzing Entity <CyclicalCounter> in library <work> (Architecture <behavioral>).
Entity <CyclicalCounter> analyzed. Unit <CyclicalCounter> generated.

Analyzing Entity <Decoder2to4> in library <work> (Architecture <behavioral>).
Entity <Decoder2to4> analyzed. Unit <Decoder2to4> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Div50Mto700>.
    Related source file is "F:/Documentos/Electronica/DigiClock/Div50Mto700.vhd".
    Found 1-bit register for signal <clkout>.
    Found 16-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <Div50Mto700> synthesized.


Synthesizing Unit <Div50Mto1>.
    Related source file is "F:/Documentos/Electronica/DigiClock/Div50Mto1.vhd".
    Found 1-bit register for signal <clkout>.
    Found 25-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <Div50Mto1> synthesized.


Synthesizing Unit <cont59x2>.
    Related source file is "F:/Documentos/Electronica/DigiClock/cont59x2.vhd".
    Found 4-bit register for signal <cont1>.
    Found 4-bit adder for signal <cont1$addsub0000> created at line 50.
    Found 4-bit comparator less for signal <cont1$cmp_lt0000> created at line 57.
    Found 4-bit register for signal <cont2>.
    Found 4-bit adder for signal <cont2$addsub0000> created at line 52.
    Found 4-bit comparator greatequal for signal <cont2$cmp_ge0000> created at line 57.
    Found 4-bit comparator greatequal for signal <cont2$cmp_ge0001> created at line 53.
    Found 4-bit comparator greatequal for signal <cont2$cmp_ge0002> created at line 50.
    Found 4-bit comparator less for signal <cont2$cmp_lt0000> created at line 49.
    Found 4-bit comparator less for signal <cont2$cmp_lt0001> created at line 50.
    Found 4-bit comparator less for signal <cont2$cmp_lt0002> created at line 53.
    Found 4-bit register for signal <cont3>.
    Found 4-bit adder for signal <cont3$addsub0000> created at line 57.
    Found 4-bit up counter for signal <cont4>.
    Summary:
	inferred   1 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   7 Comparator(s).
Unit <cont59x2> synthesized.


Synthesizing Unit <mux4to1>.
    Related source file is "F:/Documentos/Electronica/DigiClock/mux4to1.vhd".
WARNING:Xst:737 - Found 4-bit latch for signal <display>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <mux4to1> synthesized.


Synthesizing Unit <bcd>.
    Related source file is "F:/Documentos/Electronica/DigiClock/bcd.vhd".
    Found 16x8-bit ROM for signal <dataout$mux0002> created at line 40.
    Found 8-bit register for signal <dataout>.
    Summary:
	inferred   1 ROM(s).
	inferred   8 D-type flip-flop(s).
Unit <bcd> synthesized.


Synthesizing Unit <CyclicalCounter>.
    Related source file is "F:/Documentos/Electronica/DigiClock/CyclicalCounter.vhd".
    Found 1-bit register for signal <s0out>.
    Found 1-bit register for signal <s1out>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <CyclicalCounter> synthesized.


Synthesizing Unit <Decoder2to4>.
    Related source file is "F:/Documentos/Electronica/DigiClock/Decoder2to4.vhd".
WARNING:Xst:737 - Found 4-bit latch for signal <dispsel>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <Decoder2to4> synthesized.


Synthesizing Unit <Chronometer1>.
    Related source file is "F:/Documentos/Electronica/DigiClock/Chronometer1.vhd".
Unit <Chronometer1> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 3
 4-bit adder                                           : 3
# Counters                                             : 3
 16-bit up counter                                     : 1
 25-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 8
 1-bit register                                        : 4
 4-bit register                                        : 3
 8-bit register                                        : 1
# Latches                                              : 2
 4-bit latch                                           : 2
# Comparators                                          : 7
 4-bit comparator greatequal                           : 3
 4-bit comparator less                                 : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <bcd>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_dataout_mux0002> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <bcd> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 3
 4-bit adder                                           : 3
# Counters                                             : 3
 16-bit up counter                                     : 1
 25-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 24
 Flip-Flops                                            : 24
# Latches                                              : 2
 4-bit latch                                           : 2
# Comparators                                          : 7
 4-bit comparator greatequal                           : 3
 4-bit comparator less                                 : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Chronometer1> ...

Optimizing unit <cont59x2> ...
WARNING:Xst:1293 - FF/Latch <cont2_3> has a constant value of 0 in block <cont59x2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cont2_3> has a constant value of 0 in block <cont59x2>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <bcd> ...

Optimizing unit <mux4to1> ...

Optimizing unit <Decoder2to4> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Chronometer1, actual ratio is 9.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 68
 Flip-Flops                                            : 68

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Chronometer1.ngr
Top Level Output File Name         : Chronometer1
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 14

Cell Usage :
# BELS                             : 255
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 39
#      LUT2                        : 50
#      LUT3                        : 19
#      LUT3_D                      : 1
#      LUT4                        : 36
#      LUT4_D                      : 7
#      LUT4_L                      : 1
#      MUXCY                       : 46
#      MUXF5                       : 4
#      VCC                         : 1
#      XORCY                       : 41
# FlipFlops/Latches                : 76
#      FDCE                        : 17
#      FDE                         : 41
#      FDRE                        : 1
#      FDS                         : 8
#      FDSE                        : 1
#      LDCPE                       : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 1
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                       85  out of    960     8%  
 Number of Slice Flip Flops:             64  out of   1920     3%  
 Number of 4 input LUTs:                162  out of   1920     8%  
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of     83    16%  
    IOB Flip Flops:                      12
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)           | Load  |
-----------------------------------+---------------------------------+-------+
clk_c                              | BUFGP                           | 51    |
Inst_Div50Mto700/clkout            | NONE(Inst_CyclicalCounter/s0out)| 2     |
Inst_Div50Mto1/clkout              | NONE(Inst_cont59x2/cont4_3)     | 15    |
Inst_CyclicalCounter/s0out         | NONE(Inst_mux4to1/display_3)    | 8     |
-----------------------------------+---------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------+---------------------------------+-------+
Control Signal                                                                 | Buffer(FF name)                 | Load  |
-------------------------------------------------------------------------------+---------------------------------+-------+
reset_c                                                                        | IBUF                            | 17    |
Inst_CyclicalCounter/s1out_and0003(Inst_CyclicalCounter/s1out_and00031:O)      | NONE(Inst_Decoder2to4/dispsel_1)| 1     |
Inst_CyclicalCounter/s1out_mux0000(Inst_CyclicalCounter/s1out_mux00001:O)      | NONE(Inst_Decoder2to4/dispsel_2)| 1     |
Inst_Decoder2to4/dispsel_0__and0000(Inst_Decoder2to4/dispsel_or00001:O)        | NONE(Inst_Decoder2to4/dispsel_0)| 1     |
Inst_Decoder2to4/dispsel_0__or0000(Inst_Decoder2to4/dispsel_and00001:O)        | NONE(Inst_Decoder2to4/dispsel_0)| 1     |
Inst_Decoder2to4/dispsel_1__or0000(Inst_Decoder2to4/dispsel_1__or00001_INV_0:O)| NONE(Inst_Decoder2to4/dispsel_1)| 1     |
Inst_Decoder2to4/dispsel_2__or0000(Inst_Decoder2to4/dispsel_2__or00001_INV_0:O)| NONE(Inst_Decoder2to4/dispsel_2)| 1     |
Inst_Decoder2to4/dispsel_3__or0000(Inst_Decoder2to4/dispsel_3__or00001:O)      | NONE(Inst_Decoder2to4/dispsel_3)| 1     |
Inst_cont59x2/cont2_3(XST_GND:G)                                               | NONE(Inst_Decoder2to4/dispsel_3)| 1     |
Inst_mux4to1/display_0__and0000(Inst_mux4to1/display_0__and00001:O)            | NONE(Inst_mux4to1/display_0)    | 1     |
Inst_mux4to1/display_0__and0001(Inst_mux4to1/display_0__and00011:O)            | NONE(Inst_mux4to1/display_0)    | 1     |
Inst_mux4to1/display_1__and0000(Inst_mux4to1/display_1__and00001:O)            | NONE(Inst_mux4to1/display_1)    | 1     |
Inst_mux4to1/display_1__and0001(Inst_mux4to1/display_1__and00011:O)            | NONE(Inst_mux4to1/display_1)    | 1     |
Inst_mux4to1/display_2__and0000(Inst_mux4to1/display_2__and00001:O)            | NONE(Inst_mux4to1/display_2)    | 1     |
Inst_mux4to1/display_2__and0001(Inst_mux4to1/display_2__and00011:O)            | NONE(Inst_mux4to1/display_2)    | 1     |
Inst_mux4to1/display_3__and0000(Inst_mux4to1/display_3__and00001:O)            | NONE(Inst_mux4to1/display_3)    | 1     |
Inst_mux4to1/display_3__and0001(Inst_mux4to1/display_3__and00011:O)            | NONE(Inst_mux4to1/display_3)    | 1     |
-------------------------------------------------------------------------------+---------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.200ns (Maximum Frequency: 192.309MHz)
   Minimum input arrival time before clock: 4.348ns
   Maximum output required time after clock: 4.114ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_c'
  Clock period: 5.200ns (frequency: 192.309MHz)
  Total number of paths / destination ports: 1385 / 45
-------------------------------------------------------------------------
Delay:               5.200ns (Levels of Logic = 26)
  Source:            Inst_Div50Mto1/counter_1 (FF)
  Destination:       Inst_Div50Mto1/counter_24 (FF)
  Source Clock:      clk_c rising
  Destination Clock: clk_c rising

  Data Path: Inst_Div50Mto1/counter_1 to Inst_Div50Mto1/counter_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.514   0.532  Inst_Div50Mto1/counter_1 (Inst_Div50Mto1/counter_1)
     LUT1:I0->O            1   0.612   0.000  Inst_Div50Mto1/Mcount_counter_cy<1>_rt (Inst_Div50Mto1/Mcount_counter_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  Inst_Div50Mto1/Mcount_counter_cy<1> (Inst_Div50Mto1/Mcount_counter_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Div50Mto1/Mcount_counter_cy<2> (Inst_Div50Mto1/Mcount_counter_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Div50Mto1/Mcount_counter_cy<3> (Inst_Div50Mto1/Mcount_counter_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Div50Mto1/Mcount_counter_cy<4> (Inst_Div50Mto1/Mcount_counter_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Div50Mto1/Mcount_counter_cy<5> (Inst_Div50Mto1/Mcount_counter_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Div50Mto1/Mcount_counter_cy<6> (Inst_Div50Mto1/Mcount_counter_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Div50Mto1/Mcount_counter_cy<7> (Inst_Div50Mto1/Mcount_counter_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Div50Mto1/Mcount_counter_cy<8> (Inst_Div50Mto1/Mcount_counter_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Div50Mto1/Mcount_counter_cy<9> (Inst_Div50Mto1/Mcount_counter_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Div50Mto1/Mcount_counter_cy<10> (Inst_Div50Mto1/Mcount_counter_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Div50Mto1/Mcount_counter_cy<11> (Inst_Div50Mto1/Mcount_counter_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Div50Mto1/Mcount_counter_cy<12> (Inst_Div50Mto1/Mcount_counter_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Div50Mto1/Mcount_counter_cy<13> (Inst_Div50Mto1/Mcount_counter_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Div50Mto1/Mcount_counter_cy<14> (Inst_Div50Mto1/Mcount_counter_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Div50Mto1/Mcount_counter_cy<15> (Inst_Div50Mto1/Mcount_counter_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Div50Mto1/Mcount_counter_cy<16> (Inst_Div50Mto1/Mcount_counter_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Div50Mto1/Mcount_counter_cy<17> (Inst_Div50Mto1/Mcount_counter_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Div50Mto1/Mcount_counter_cy<18> (Inst_Div50Mto1/Mcount_counter_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Div50Mto1/Mcount_counter_cy<19> (Inst_Div50Mto1/Mcount_counter_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Div50Mto1/Mcount_counter_cy<20> (Inst_Div50Mto1/Mcount_counter_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Div50Mto1/Mcount_counter_cy<21> (Inst_Div50Mto1/Mcount_counter_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Div50Mto1/Mcount_counter_cy<22> (Inst_Div50Mto1/Mcount_counter_cy<22>)
     MUXCY:CI->O           0   0.052   0.000  Inst_Div50Mto1/Mcount_counter_cy<23> (Inst_Div50Mto1/Mcount_counter_cy<23>)
     XORCY:CI->O           1   0.699   0.426  Inst_Div50Mto1/Mcount_counter_xor<24> (Result<24>)
     LUT2:I1->O            1   0.612   0.000  Inst_Div50Mto1/Mcount_counter_eqn_241 (Inst_Div50Mto1/Mcount_counter_eqn_24)
     FDE:D                     0.268          Inst_Div50Mto1/counter_24
    ----------------------------------------
    Total                      5.200ns (4.242ns logic, 0.958ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Div50Mto700/clkout'
  Clock period: 3.503ns (frequency: 285.436MHz)
  Total number of paths / destination ports: 9 / 5
-------------------------------------------------------------------------
Delay:               3.503ns (Levels of Logic = 1)
  Source:            Inst_CyclicalCounter/s0out (FF)
  Destination:       Inst_CyclicalCounter/s1out (FF)
  Source Clock:      Inst_Div50Mto700/clkout rising
  Destination Clock: Inst_Div50Mto700/clkout rising

  Data Path: Inst_CyclicalCounter/s0out to Inst_CyclicalCounter/s1out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            34   0.514   1.225  Inst_CyclicalCounter/s0out (Inst_CyclicalCounter/s0out)
     LUT3:I0->O            1   0.612   0.357  Inst_CyclicalCounter/s1out_or00001 (Inst_CyclicalCounter/s1out_or0000)
     FDSE:S                    0.795          Inst_CyclicalCounter/s1out
    ----------------------------------------
    Total                      3.503ns (1.921ns logic, 1.582ns route)
                                       (54.8% logic, 45.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Div50Mto1/clkout'
  Clock period: 4.915ns (frequency: 203.477MHz)
  Total number of paths / destination ports: 449 / 30
-------------------------------------------------------------------------
Delay:               4.915ns (Levels of Logic = 3)
  Source:            Inst_cont59x2/cont2_0 (FF)
  Destination:       Inst_cont59x2/cont3_3 (FF)
  Source Clock:      Inst_Div50Mto1/clkout rising
  Destination Clock: Inst_Div50Mto1/clkout rising

  Data Path: Inst_cont59x2/cont2_0 to Inst_cont59x2/cont3_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.514   0.572  Inst_cont59x2/cont2_0 (Inst_cont59x2/cont2_0)
     LUT4_D:I3->O          4   0.612   0.651  Inst_cont59x2/cont2_cmp_ge00021 (Inst_cont59x2/cont2_cmp_ge0002)
     LUT4:I0->O            1   0.612   0.360  Inst_cont59x2/cont3_not0002_SW0 (N18)
     LUT4:I3->O            4   0.612   0.499  Inst_cont59x2/cont3_not0002 (Inst_cont59x2/cont3_not0002)
     FDCE:CE                   0.483          Inst_cont59x2/cont3_0
    ----------------------------------------
    Total                      4.915ns (2.833ns logic, 2.082ns route)
                                       (57.6% logic, 42.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_c'
  Total number of paths / destination ports: 49 / 49
-------------------------------------------------------------------------
Offset:              4.348ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Div50Mto1/counter_0 (FF)
  Destination Clock: clk_c rising

  Data Path: reset_c to Inst_Div50Mto1/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            28   1.106   1.072  reset_c_IBUF (reset_c_IBUF)
     INV:I->O             41   0.612   1.075  reset_c_inv1_INV_0 (reset_c_inv)
     FDE:CE                    0.483          Inst_Div50Mto1/counter_0
    ----------------------------------------
    Total                      4.348ns (2.201ns logic, 2.147ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Div50Mto700/clkout'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.972ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_CyclicalCounter/s1out (FF)
  Destination Clock: Inst_Div50Mto700/clkout rising

  Data Path: reset_c to Inst_CyclicalCounter/s1out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            28   1.106   1.102  reset_c_IBUF (reset_c_IBUF)
     LUT3:I2->O            1   0.612   0.357  Inst_CyclicalCounter/s1out_or00001 (Inst_CyclicalCounter/s1out_or0000)
     FDSE:S                    0.795          Inst_CyclicalCounter/s1out
    ----------------------------------------
    Total                      3.972ns (2.513ns logic, 1.459ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_CyclicalCounter/s0out'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.114ns (Levels of Logic = 1)
  Source:            Inst_Decoder2to4/dispsel_3 (LATCH)
  Destination:       displaySelector_c<3> (PAD)
  Source Clock:      Inst_CyclicalCounter/s0out falling

  Data Path: Inst_Decoder2to4/dispsel_3 to displaySelector_c<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCPE:G->Q            1   0.588   0.357  Inst_Decoder2to4/dispsel_3 (Inst_Decoder2to4/dispsel_3)
     OBUF:I->O                 3.169          displaySelector_c_3_OBUF (displaySelector_c<3>)
    ----------------------------------------
    Total                      4.114ns (3.757ns logic, 0.357ns route)
                                       (91.3% logic, 8.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_c'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            Inst_bcd/dataout_7 (FF)
  Destination:       dataout_c<7> (PAD)
  Source Clock:      clk_c rising

  Data Path: Inst_bcd/dataout_7 to dataout_c<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              1   0.514   0.357  Inst_bcd/dataout_7 (Inst_bcd/dataout_7)
     OBUF:I->O                 3.169          dataout_c_7_OBUF (dataout_c<7>)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.70 secs
 
--> 

Total memory usage is 255764 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    2 (   0 filtered)

