
OscilloGen.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00019c24  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00013d90  08019ef4  08019ef4  0001aef4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0802dc84  0802dc84  0002ec84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  0802dc8c  0802dc8c  0002ec8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0802dc94  0802dc94  0002ec94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000160  24000000  0802dc98  0002f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00004910  24000160  0802ddf8  0002f160  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24004a70  0802ddf8  0002fa70  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0002f160  2**0
                  CONTENTS, READONLY
 10 .debug_info   0006a0f4  00000000  00000000  0002f18e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000a7d3  00000000  00000000  00099282  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00002b28  00000000  00000000  000a3a58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00002038  00000000  00000000  000a6580  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00048824  00000000  00000000  000a85b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0004b2b9  00000000  00000000  000f0ddc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00182c68  00000000  00000000  0013c095  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      000000b3  00000000  00000000  002becfd  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000bc00  00000000  00000000  002bedb0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000065  00000000  00000000  002ca9b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_loc    00003267  00000000  00000000  002caa15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_ranges 00000070  00000000  00000000  002cdc7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24000160 	.word	0x24000160
 80002ec:	00000000 	.word	0x00000000
 80002f0:	08019edc 	.word	0x08019edc

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000164 	.word	0x24000164
 800030c:	08019edc 	.word	0x08019edc

08000310 <arm_bitreversal_32>:
 8000310:	1c4b      	adds	r3, r1, #1
 8000312:	2b01      	cmp	r3, #1
 8000314:	bf98      	it	ls
 8000316:	4770      	bxls	lr
 8000318:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 800031c:	1c91      	adds	r1, r2, #2
 800031e:	089b      	lsrs	r3, r3, #2

08000320 <arm_bitreversal_32_0>:
 8000320:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 8000324:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000328:	880a      	ldrh	r2, [r1, #0]
 800032a:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 800032e:	4480      	add	r8, r0
 8000330:	4481      	add	r9, r0
 8000332:	4402      	add	r2, r0
 8000334:	4484      	add	ip, r0
 8000336:	f8d9 7000 	ldr.w	r7, [r9]
 800033a:	f8d8 6000 	ldr.w	r6, [r8]
 800033e:	6815      	ldr	r5, [r2, #0]
 8000340:	f8dc 4000 	ldr.w	r4, [ip]
 8000344:	f8c9 6000 	str.w	r6, [r9]
 8000348:	f8c8 7000 	str.w	r7, [r8]
 800034c:	f8cc 5000 	str.w	r5, [ip]
 8000350:	6014      	str	r4, [r2, #0]
 8000352:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8000356:	f8d8 6004 	ldr.w	r6, [r8, #4]
 800035a:	6855      	ldr	r5, [r2, #4]
 800035c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000360:	f8c9 6004 	str.w	r6, [r9, #4]
 8000364:	f8c8 7004 	str.w	r7, [r8, #4]
 8000368:	f8cc 5004 	str.w	r5, [ip, #4]
 800036c:	6054      	str	r4, [r2, #4]
 800036e:	3108      	adds	r1, #8
 8000370:	3b01      	subs	r3, #1
 8000372:	d1d5      	bne.n	8000320 <arm_bitreversal_32_0>
 8000374:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000378:	4770      	bx	lr

0800037a <arm_bitreversal_16>:
 800037a:	1c4b      	adds	r3, r1, #1
 800037c:	2b01      	cmp	r3, #1
 800037e:	bf98      	it	ls
 8000380:	4770      	bxls	lr
 8000382:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8000386:	1c91      	adds	r1, r2, #2
 8000388:	089b      	lsrs	r3, r3, #2

0800038a <arm_bitreversal_16_0>:
 800038a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 800038e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000392:	880a      	ldrh	r2, [r1, #0]
 8000394:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 8000398:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 800039c:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 80003a0:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 80003a4:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 80003a8:	f8d9 7000 	ldr.w	r7, [r9]
 80003ac:	f8d8 6000 	ldr.w	r6, [r8]
 80003b0:	6815      	ldr	r5, [r2, #0]
 80003b2:	f8dc 4000 	ldr.w	r4, [ip]
 80003b6:	f8c9 6000 	str.w	r6, [r9]
 80003ba:	f8c8 7000 	str.w	r7, [r8]
 80003be:	f8cc 5000 	str.w	r5, [ip]
 80003c2:	6014      	str	r4, [r2, #0]
 80003c4:	3108      	adds	r1, #8
 80003c6:	3b01      	subs	r3, #1
 80003c8:	d1df      	bne.n	800038a <arm_bitreversal_16_0>
 80003ca:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 80003ce:	4770      	bx	lr

080003d0 <strlen>:
 80003d0:	4603      	mov	r3, r0
 80003d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003d6:	2a00      	cmp	r2, #0
 80003d8:	d1fb      	bne.n	80003d2 <strlen+0x2>
 80003da:	1a18      	subs	r0, r3, r0
 80003dc:	3801      	subs	r0, #1
 80003de:	4770      	bx	lr

080003e0 <memchr>:
 80003e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80003e4:	2a10      	cmp	r2, #16
 80003e6:	db2b      	blt.n	8000440 <memchr+0x60>
 80003e8:	f010 0f07 	tst.w	r0, #7
 80003ec:	d008      	beq.n	8000400 <memchr+0x20>
 80003ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80003f2:	3a01      	subs	r2, #1
 80003f4:	428b      	cmp	r3, r1
 80003f6:	d02d      	beq.n	8000454 <memchr+0x74>
 80003f8:	f010 0f07 	tst.w	r0, #7
 80003fc:	b342      	cbz	r2, 8000450 <memchr+0x70>
 80003fe:	d1f6      	bne.n	80003ee <memchr+0xe>
 8000400:	b4f0      	push	{r4, r5, r6, r7}
 8000402:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000406:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800040a:	f022 0407 	bic.w	r4, r2, #7
 800040e:	f07f 0700 	mvns.w	r7, #0
 8000412:	2300      	movs	r3, #0
 8000414:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000418:	3c08      	subs	r4, #8
 800041a:	ea85 0501 	eor.w	r5, r5, r1
 800041e:	ea86 0601 	eor.w	r6, r6, r1
 8000422:	fa85 f547 	uadd8	r5, r5, r7
 8000426:	faa3 f587 	sel	r5, r3, r7
 800042a:	fa86 f647 	uadd8	r6, r6, r7
 800042e:	faa5 f687 	sel	r6, r5, r7
 8000432:	b98e      	cbnz	r6, 8000458 <memchr+0x78>
 8000434:	d1ee      	bne.n	8000414 <memchr+0x34>
 8000436:	bcf0      	pop	{r4, r5, r6, r7}
 8000438:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800043c:	f002 0207 	and.w	r2, r2, #7
 8000440:	b132      	cbz	r2, 8000450 <memchr+0x70>
 8000442:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000446:	3a01      	subs	r2, #1
 8000448:	ea83 0301 	eor.w	r3, r3, r1
 800044c:	b113      	cbz	r3, 8000454 <memchr+0x74>
 800044e:	d1f8      	bne.n	8000442 <memchr+0x62>
 8000450:	2000      	movs	r0, #0
 8000452:	4770      	bx	lr
 8000454:	3801      	subs	r0, #1
 8000456:	4770      	bx	lr
 8000458:	2d00      	cmp	r5, #0
 800045a:	bf06      	itte	eq
 800045c:	4635      	moveq	r5, r6
 800045e:	3803      	subeq	r0, #3
 8000460:	3807      	subne	r0, #7
 8000462:	f015 0f01 	tst.w	r5, #1
 8000466:	d107      	bne.n	8000478 <memchr+0x98>
 8000468:	3001      	adds	r0, #1
 800046a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800046e:	bf02      	ittt	eq
 8000470:	3001      	addeq	r0, #1
 8000472:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000476:	3001      	addeq	r0, #1
 8000478:	bcf0      	pop	{r4, r5, r6, r7}
 800047a:	3801      	subs	r0, #1
 800047c:	4770      	bx	lr
 800047e:	bf00      	nop

08000480 <__aeabi_uldivmod>:
 8000480:	b953      	cbnz	r3, 8000498 <__aeabi_uldivmod+0x18>
 8000482:	b94a      	cbnz	r2, 8000498 <__aeabi_uldivmod+0x18>
 8000484:	2900      	cmp	r1, #0
 8000486:	bf08      	it	eq
 8000488:	2800      	cmpeq	r0, #0
 800048a:	bf1c      	itt	ne
 800048c:	f04f 31ff 	movne.w	r1, #4294967295
 8000490:	f04f 30ff 	movne.w	r0, #4294967295
 8000494:	f000 b988 	b.w	80007a8 <__aeabi_idiv0>
 8000498:	f1ad 0c08 	sub.w	ip, sp, #8
 800049c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80004a0:	f000 f806 	bl	80004b0 <__udivmoddi4>
 80004a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80004a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80004ac:	b004      	add	sp, #16
 80004ae:	4770      	bx	lr

080004b0 <__udivmoddi4>:
 80004b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80004b4:	9d08      	ldr	r5, [sp, #32]
 80004b6:	468e      	mov	lr, r1
 80004b8:	4604      	mov	r4, r0
 80004ba:	4688      	mov	r8, r1
 80004bc:	2b00      	cmp	r3, #0
 80004be:	d14a      	bne.n	8000556 <__udivmoddi4+0xa6>
 80004c0:	428a      	cmp	r2, r1
 80004c2:	4617      	mov	r7, r2
 80004c4:	d962      	bls.n	800058c <__udivmoddi4+0xdc>
 80004c6:	fab2 f682 	clz	r6, r2
 80004ca:	b14e      	cbz	r6, 80004e0 <__udivmoddi4+0x30>
 80004cc:	f1c6 0320 	rsb	r3, r6, #32
 80004d0:	fa01 f806 	lsl.w	r8, r1, r6
 80004d4:	fa20 f303 	lsr.w	r3, r0, r3
 80004d8:	40b7      	lsls	r7, r6
 80004da:	ea43 0808 	orr.w	r8, r3, r8
 80004de:	40b4      	lsls	r4, r6
 80004e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e4:	fa1f fc87 	uxth.w	ip, r7
 80004e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80004ec:	0c23      	lsrs	r3, r4, #16
 80004ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80004f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004f6:	fb01 f20c 	mul.w	r2, r1, ip
 80004fa:	429a      	cmp	r2, r3
 80004fc:	d909      	bls.n	8000512 <__udivmoddi4+0x62>
 80004fe:	18fb      	adds	r3, r7, r3
 8000500:	f101 30ff 	add.w	r0, r1, #4294967295
 8000504:	f080 80ea 	bcs.w	80006dc <__udivmoddi4+0x22c>
 8000508:	429a      	cmp	r2, r3
 800050a:	f240 80e7 	bls.w	80006dc <__udivmoddi4+0x22c>
 800050e:	3902      	subs	r1, #2
 8000510:	443b      	add	r3, r7
 8000512:	1a9a      	subs	r2, r3, r2
 8000514:	b2a3      	uxth	r3, r4
 8000516:	fbb2 f0fe 	udiv	r0, r2, lr
 800051a:	fb0e 2210 	mls	r2, lr, r0, r2
 800051e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000522:	fb00 fc0c 	mul.w	ip, r0, ip
 8000526:	459c      	cmp	ip, r3
 8000528:	d909      	bls.n	800053e <__udivmoddi4+0x8e>
 800052a:	18fb      	adds	r3, r7, r3
 800052c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000530:	f080 80d6 	bcs.w	80006e0 <__udivmoddi4+0x230>
 8000534:	459c      	cmp	ip, r3
 8000536:	f240 80d3 	bls.w	80006e0 <__udivmoddi4+0x230>
 800053a:	443b      	add	r3, r7
 800053c:	3802      	subs	r0, #2
 800053e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000542:	eba3 030c 	sub.w	r3, r3, ip
 8000546:	2100      	movs	r1, #0
 8000548:	b11d      	cbz	r5, 8000552 <__udivmoddi4+0xa2>
 800054a:	40f3      	lsrs	r3, r6
 800054c:	2200      	movs	r2, #0
 800054e:	e9c5 3200 	strd	r3, r2, [r5]
 8000552:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000556:	428b      	cmp	r3, r1
 8000558:	d905      	bls.n	8000566 <__udivmoddi4+0xb6>
 800055a:	b10d      	cbz	r5, 8000560 <__udivmoddi4+0xb0>
 800055c:	e9c5 0100 	strd	r0, r1, [r5]
 8000560:	2100      	movs	r1, #0
 8000562:	4608      	mov	r0, r1
 8000564:	e7f5      	b.n	8000552 <__udivmoddi4+0xa2>
 8000566:	fab3 f183 	clz	r1, r3
 800056a:	2900      	cmp	r1, #0
 800056c:	d146      	bne.n	80005fc <__udivmoddi4+0x14c>
 800056e:	4573      	cmp	r3, lr
 8000570:	d302      	bcc.n	8000578 <__udivmoddi4+0xc8>
 8000572:	4282      	cmp	r2, r0
 8000574:	f200 8105 	bhi.w	8000782 <__udivmoddi4+0x2d2>
 8000578:	1a84      	subs	r4, r0, r2
 800057a:	eb6e 0203 	sbc.w	r2, lr, r3
 800057e:	2001      	movs	r0, #1
 8000580:	4690      	mov	r8, r2
 8000582:	2d00      	cmp	r5, #0
 8000584:	d0e5      	beq.n	8000552 <__udivmoddi4+0xa2>
 8000586:	e9c5 4800 	strd	r4, r8, [r5]
 800058a:	e7e2      	b.n	8000552 <__udivmoddi4+0xa2>
 800058c:	2a00      	cmp	r2, #0
 800058e:	f000 8090 	beq.w	80006b2 <__udivmoddi4+0x202>
 8000592:	fab2 f682 	clz	r6, r2
 8000596:	2e00      	cmp	r6, #0
 8000598:	f040 80a4 	bne.w	80006e4 <__udivmoddi4+0x234>
 800059c:	1a8a      	subs	r2, r1, r2
 800059e:	0c03      	lsrs	r3, r0, #16
 80005a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80005a4:	b280      	uxth	r0, r0
 80005a6:	b2bc      	uxth	r4, r7
 80005a8:	2101      	movs	r1, #1
 80005aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80005ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80005b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80005b6:	fb04 f20c 	mul.w	r2, r4, ip
 80005ba:	429a      	cmp	r2, r3
 80005bc:	d907      	bls.n	80005ce <__udivmoddi4+0x11e>
 80005be:	18fb      	adds	r3, r7, r3
 80005c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80005c4:	d202      	bcs.n	80005cc <__udivmoddi4+0x11c>
 80005c6:	429a      	cmp	r2, r3
 80005c8:	f200 80e0 	bhi.w	800078c <__udivmoddi4+0x2dc>
 80005cc:	46c4      	mov	ip, r8
 80005ce:	1a9b      	subs	r3, r3, r2
 80005d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80005d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80005d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80005dc:	fb02 f404 	mul.w	r4, r2, r4
 80005e0:	429c      	cmp	r4, r3
 80005e2:	d907      	bls.n	80005f4 <__udivmoddi4+0x144>
 80005e4:	18fb      	adds	r3, r7, r3
 80005e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80005ea:	d202      	bcs.n	80005f2 <__udivmoddi4+0x142>
 80005ec:	429c      	cmp	r4, r3
 80005ee:	f200 80ca 	bhi.w	8000786 <__udivmoddi4+0x2d6>
 80005f2:	4602      	mov	r2, r0
 80005f4:	1b1b      	subs	r3, r3, r4
 80005f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80005fa:	e7a5      	b.n	8000548 <__udivmoddi4+0x98>
 80005fc:	f1c1 0620 	rsb	r6, r1, #32
 8000600:	408b      	lsls	r3, r1
 8000602:	fa22 f706 	lsr.w	r7, r2, r6
 8000606:	431f      	orrs	r7, r3
 8000608:	fa0e f401 	lsl.w	r4, lr, r1
 800060c:	fa20 f306 	lsr.w	r3, r0, r6
 8000610:	fa2e fe06 	lsr.w	lr, lr, r6
 8000614:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000618:	4323      	orrs	r3, r4
 800061a:	fa00 f801 	lsl.w	r8, r0, r1
 800061e:	fa1f fc87 	uxth.w	ip, r7
 8000622:	fbbe f0f9 	udiv	r0, lr, r9
 8000626:	0c1c      	lsrs	r4, r3, #16
 8000628:	fb09 ee10 	mls	lr, r9, r0, lr
 800062c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000630:	fb00 fe0c 	mul.w	lr, r0, ip
 8000634:	45a6      	cmp	lr, r4
 8000636:	fa02 f201 	lsl.w	r2, r2, r1
 800063a:	d909      	bls.n	8000650 <__udivmoddi4+0x1a0>
 800063c:	193c      	adds	r4, r7, r4
 800063e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000642:	f080 809c 	bcs.w	800077e <__udivmoddi4+0x2ce>
 8000646:	45a6      	cmp	lr, r4
 8000648:	f240 8099 	bls.w	800077e <__udivmoddi4+0x2ce>
 800064c:	3802      	subs	r0, #2
 800064e:	443c      	add	r4, r7
 8000650:	eba4 040e 	sub.w	r4, r4, lr
 8000654:	fa1f fe83 	uxth.w	lr, r3
 8000658:	fbb4 f3f9 	udiv	r3, r4, r9
 800065c:	fb09 4413 	mls	r4, r9, r3, r4
 8000660:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000664:	fb03 fc0c 	mul.w	ip, r3, ip
 8000668:	45a4      	cmp	ip, r4
 800066a:	d908      	bls.n	800067e <__udivmoddi4+0x1ce>
 800066c:	193c      	adds	r4, r7, r4
 800066e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000672:	f080 8082 	bcs.w	800077a <__udivmoddi4+0x2ca>
 8000676:	45a4      	cmp	ip, r4
 8000678:	d97f      	bls.n	800077a <__udivmoddi4+0x2ca>
 800067a:	3b02      	subs	r3, #2
 800067c:	443c      	add	r4, r7
 800067e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000682:	eba4 040c 	sub.w	r4, r4, ip
 8000686:	fba0 ec02 	umull	lr, ip, r0, r2
 800068a:	4564      	cmp	r4, ip
 800068c:	4673      	mov	r3, lr
 800068e:	46e1      	mov	r9, ip
 8000690:	d362      	bcc.n	8000758 <__udivmoddi4+0x2a8>
 8000692:	d05f      	beq.n	8000754 <__udivmoddi4+0x2a4>
 8000694:	b15d      	cbz	r5, 80006ae <__udivmoddi4+0x1fe>
 8000696:	ebb8 0203 	subs.w	r2, r8, r3
 800069a:	eb64 0409 	sbc.w	r4, r4, r9
 800069e:	fa04 f606 	lsl.w	r6, r4, r6
 80006a2:	fa22 f301 	lsr.w	r3, r2, r1
 80006a6:	431e      	orrs	r6, r3
 80006a8:	40cc      	lsrs	r4, r1
 80006aa:	e9c5 6400 	strd	r6, r4, [r5]
 80006ae:	2100      	movs	r1, #0
 80006b0:	e74f      	b.n	8000552 <__udivmoddi4+0xa2>
 80006b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80006b6:	0c01      	lsrs	r1, r0, #16
 80006b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80006bc:	b280      	uxth	r0, r0
 80006be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80006c2:	463b      	mov	r3, r7
 80006c4:	4638      	mov	r0, r7
 80006c6:	463c      	mov	r4, r7
 80006c8:	46b8      	mov	r8, r7
 80006ca:	46be      	mov	lr, r7
 80006cc:	2620      	movs	r6, #32
 80006ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80006d2:	eba2 0208 	sub.w	r2, r2, r8
 80006d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80006da:	e766      	b.n	80005aa <__udivmoddi4+0xfa>
 80006dc:	4601      	mov	r1, r0
 80006de:	e718      	b.n	8000512 <__udivmoddi4+0x62>
 80006e0:	4610      	mov	r0, r2
 80006e2:	e72c      	b.n	800053e <__udivmoddi4+0x8e>
 80006e4:	f1c6 0220 	rsb	r2, r6, #32
 80006e8:	fa2e f302 	lsr.w	r3, lr, r2
 80006ec:	40b7      	lsls	r7, r6
 80006ee:	40b1      	lsls	r1, r6
 80006f0:	fa20 f202 	lsr.w	r2, r0, r2
 80006f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80006f8:	430a      	orrs	r2, r1
 80006fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80006fe:	b2bc      	uxth	r4, r7
 8000700:	fb0e 3318 	mls	r3, lr, r8, r3
 8000704:	0c11      	lsrs	r1, r2, #16
 8000706:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800070a:	fb08 f904 	mul.w	r9, r8, r4
 800070e:	40b0      	lsls	r0, r6
 8000710:	4589      	cmp	r9, r1
 8000712:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000716:	b280      	uxth	r0, r0
 8000718:	d93e      	bls.n	8000798 <__udivmoddi4+0x2e8>
 800071a:	1879      	adds	r1, r7, r1
 800071c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000720:	d201      	bcs.n	8000726 <__udivmoddi4+0x276>
 8000722:	4589      	cmp	r9, r1
 8000724:	d81f      	bhi.n	8000766 <__udivmoddi4+0x2b6>
 8000726:	eba1 0109 	sub.w	r1, r1, r9
 800072a:	fbb1 f9fe 	udiv	r9, r1, lr
 800072e:	fb09 f804 	mul.w	r8, r9, r4
 8000732:	fb0e 1119 	mls	r1, lr, r9, r1
 8000736:	b292      	uxth	r2, r2
 8000738:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800073c:	4542      	cmp	r2, r8
 800073e:	d229      	bcs.n	8000794 <__udivmoddi4+0x2e4>
 8000740:	18ba      	adds	r2, r7, r2
 8000742:	f109 31ff 	add.w	r1, r9, #4294967295
 8000746:	d2c4      	bcs.n	80006d2 <__udivmoddi4+0x222>
 8000748:	4542      	cmp	r2, r8
 800074a:	d2c2      	bcs.n	80006d2 <__udivmoddi4+0x222>
 800074c:	f1a9 0102 	sub.w	r1, r9, #2
 8000750:	443a      	add	r2, r7
 8000752:	e7be      	b.n	80006d2 <__udivmoddi4+0x222>
 8000754:	45f0      	cmp	r8, lr
 8000756:	d29d      	bcs.n	8000694 <__udivmoddi4+0x1e4>
 8000758:	ebbe 0302 	subs.w	r3, lr, r2
 800075c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000760:	3801      	subs	r0, #1
 8000762:	46e1      	mov	r9, ip
 8000764:	e796      	b.n	8000694 <__udivmoddi4+0x1e4>
 8000766:	eba7 0909 	sub.w	r9, r7, r9
 800076a:	4449      	add	r1, r9
 800076c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000770:	fbb1 f9fe 	udiv	r9, r1, lr
 8000774:	fb09 f804 	mul.w	r8, r9, r4
 8000778:	e7db      	b.n	8000732 <__udivmoddi4+0x282>
 800077a:	4673      	mov	r3, lr
 800077c:	e77f      	b.n	800067e <__udivmoddi4+0x1ce>
 800077e:	4650      	mov	r0, sl
 8000780:	e766      	b.n	8000650 <__udivmoddi4+0x1a0>
 8000782:	4608      	mov	r0, r1
 8000784:	e6fd      	b.n	8000582 <__udivmoddi4+0xd2>
 8000786:	443b      	add	r3, r7
 8000788:	3a02      	subs	r2, #2
 800078a:	e733      	b.n	80005f4 <__udivmoddi4+0x144>
 800078c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000790:	443b      	add	r3, r7
 8000792:	e71c      	b.n	80005ce <__udivmoddi4+0x11e>
 8000794:	4649      	mov	r1, r9
 8000796:	e79c      	b.n	80006d2 <__udivmoddi4+0x222>
 8000798:	eba1 0109 	sub.w	r1, r1, r9
 800079c:	46c4      	mov	ip, r8
 800079e:	fbb1 f9fe 	udiv	r9, r1, lr
 80007a2:	fb09 f804 	mul.w	r8, r9, r4
 80007a6:	e7c4      	b.n	8000732 <__udivmoddi4+0x282>

080007a8 <__aeabi_idiv0>:
 80007a8:	4770      	bx	lr
 80007aa:	bf00      	nop

080007ac <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b08c      	sub	sp, #48	@ 0x30
 80007b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80007b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007b6:	2200      	movs	r2, #0
 80007b8:	601a      	str	r2, [r3, #0]
 80007ba:	605a      	str	r2, [r3, #4]
 80007bc:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80007be:	463b      	mov	r3, r7
 80007c0:	2224      	movs	r2, #36	@ 0x24
 80007c2:	2100      	movs	r1, #0
 80007c4:	4618      	mov	r0, r3
 80007c6:	f018 fdad 	bl	8019324 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80007ca:	4b32      	ldr	r3, [pc, #200]	@ (8000894 <MX_ADC1_Init+0xe8>)
 80007cc:	4a32      	ldr	r2, [pc, #200]	@ (8000898 <MX_ADC1_Init+0xec>)
 80007ce:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80007d0:	4b30      	ldr	r3, [pc, #192]	@ (8000894 <MX_ADC1_Init+0xe8>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 80007d6:	4b2f      	ldr	r3, [pc, #188]	@ (8000894 <MX_ADC1_Init+0xe8>)
 80007d8:	2200      	movs	r2, #0
 80007da:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80007dc:	4b2d      	ldr	r3, [pc, #180]	@ (8000894 <MX_ADC1_Init+0xe8>)
 80007de:	2200      	movs	r2, #0
 80007e0:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80007e2:	4b2c      	ldr	r3, [pc, #176]	@ (8000894 <MX_ADC1_Init+0xe8>)
 80007e4:	2204      	movs	r2, #4
 80007e6:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80007e8:	4b2a      	ldr	r3, [pc, #168]	@ (8000894 <MX_ADC1_Init+0xe8>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80007ee:	4b29      	ldr	r3, [pc, #164]	@ (8000894 <MX_ADC1_Init+0xe8>)
 80007f0:	2201      	movs	r2, #1
 80007f2:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80007f4:	4b27      	ldr	r3, [pc, #156]	@ (8000894 <MX_ADC1_Init+0xe8>)
 80007f6:	2201      	movs	r2, #1
 80007f8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80007fa:	4b26      	ldr	r3, [pc, #152]	@ (8000894 <MX_ADC1_Init+0xe8>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000802:	4b24      	ldr	r3, [pc, #144]	@ (8000894 <MX_ADC1_Init+0xe8>)
 8000804:	2200      	movs	r2, #0
 8000806:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000808:	4b22      	ldr	r3, [pc, #136]	@ (8000894 <MX_ADC1_Init+0xe8>)
 800080a:	2200      	movs	r2, #0
 800080c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 800080e:	4b21      	ldr	r3, [pc, #132]	@ (8000894 <MX_ADC1_Init+0xe8>)
 8000810:	2203      	movs	r2, #3
 8000812:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000814:	4b1f      	ldr	r3, [pc, #124]	@ (8000894 <MX_ADC1_Init+0xe8>)
 8000816:	2200      	movs	r2, #0
 8000818:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800081a:	4b1e      	ldr	r3, [pc, #120]	@ (8000894 <MX_ADC1_Init+0xe8>)
 800081c:	2200      	movs	r2, #0
 800081e:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc1.Init.OversamplingMode = DISABLE;
 8000820:	4b1c      	ldr	r3, [pc, #112]	@ (8000894 <MX_ADC1_Init+0xe8>)
 8000822:	2200      	movs	r2, #0
 8000824:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc1.Init.Oversampling.Ratio = 1;
 8000828:	4b1a      	ldr	r3, [pc, #104]	@ (8000894 <MX_ADC1_Init+0xe8>)
 800082a:	2201      	movs	r2, #1
 800082c:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800082e:	4819      	ldr	r0, [pc, #100]	@ (8000894 <MX_ADC1_Init+0xe8>)
 8000830:	f003 f854 	bl	80038dc <HAL_ADC_Init>
 8000834:	4603      	mov	r3, r0
 8000836:	2b00      	cmp	r3, #0
 8000838:	d001      	beq.n	800083e <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 800083a:	f000 fd29 	bl	8001290 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800083e:	2300      	movs	r3, #0
 8000840:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000842:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000846:	4619      	mov	r1, r3
 8000848:	4812      	ldr	r0, [pc, #72]	@ (8000894 <MX_ADC1_Init+0xe8>)
 800084a:	f004 fe43 	bl	80054d4 <HAL_ADCEx_MultiModeConfigChannel>
 800084e:	4603      	mov	r3, r0
 8000850:	2b00      	cmp	r3, #0
 8000852:	d001      	beq.n	8000858 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000854:	f000 fd1c 	bl	8001290 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000858:	4b10      	ldr	r3, [pc, #64]	@ (800089c <MX_ADC1_Init+0xf0>)
 800085a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800085c:	2306      	movs	r3, #6
 800085e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000860:	2300      	movs	r3, #0
 8000862:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000864:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000868:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800086a:	2304      	movs	r3, #4
 800086c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800086e:	2300      	movs	r3, #0
 8000870:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000872:	2300      	movs	r3, #0
 8000874:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000878:	463b      	mov	r3, r7
 800087a:	4619      	mov	r1, r3
 800087c:	4805      	ldr	r0, [pc, #20]	@ (8000894 <MX_ADC1_Init+0xe8>)
 800087e:	f003 fdd5 	bl	800442c <HAL_ADC_ConfigChannel>
 8000882:	4603      	mov	r3, r0
 8000884:	2b00      	cmp	r3, #0
 8000886:	d001      	beq.n	800088c <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 8000888:	f000 fd02 	bl	8001290 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800088c:	bf00      	nop
 800088e:	3730      	adds	r7, #48	@ 0x30
 8000890:	46bd      	mov	sp, r7
 8000892:	bd80      	pop	{r7, pc}
 8000894:	2400017c 	.word	0x2400017c
 8000898:	40022000 	.word	0x40022000
 800089c:	0c900008 	.word	0x0c900008

080008a0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b0b8      	sub	sp, #224	@ 0xe0
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008a8:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80008ac:	2200      	movs	r2, #0
 80008ae:	601a      	str	r2, [r3, #0]
 80008b0:	605a      	str	r2, [r3, #4]
 80008b2:	609a      	str	r2, [r3, #8]
 80008b4:	60da      	str	r2, [r3, #12]
 80008b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80008b8:	f107 0310 	add.w	r3, r7, #16
 80008bc:	22b8      	movs	r2, #184	@ 0xb8
 80008be:	2100      	movs	r1, #0
 80008c0:	4618      	mov	r0, r3
 80008c2:	f018 fd2f 	bl	8019324 <memset>
  if(adcHandle->Instance==ADC1)
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	4a48      	ldr	r2, [pc, #288]	@ (80009ec <HAL_ADC_MspInit+0x14c>)
 80008cc:	4293      	cmp	r3, r2
 80008ce:	f040 8088 	bne.w	80009e2 <HAL_ADC_MspInit+0x142>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80008d2:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80008d6:	f04f 0300 	mov.w	r3, #0
 80008da:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 4;
 80008de:	2304      	movs	r3, #4
 80008e0:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2N = 12;
 80008e2:	230c      	movs	r3, #12
 80008e4:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 80008e6:	2302      	movs	r3, #2
 80008e8:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 80008ea:	2302      	movs	r3, #2
 80008ec:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 80008ee:	2302      	movs	r3, #2
 80008f0:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 80008f2:	23c0      	movs	r3, #192	@ 0xc0
 80008f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 80008f6:	2300      	movs	r3, #0
 80008f8:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0.0;
 80008fa:	2300      	movs	r3, #0
 80008fc:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 80008fe:	2300      	movs	r3, #0
 8000900:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000904:	f107 0310 	add.w	r3, r7, #16
 8000908:	4618      	mov	r0, r3
 800090a:	f00c fe0d 	bl	800d528 <HAL_RCCEx_PeriphCLKConfig>
 800090e:	4603      	mov	r3, r0
 8000910:	2b00      	cmp	r3, #0
 8000912:	d001      	beq.n	8000918 <HAL_ADC_MspInit+0x78>
    {
      Error_Handler();
 8000914:	f000 fcbc 	bl	8001290 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000918:	4b35      	ldr	r3, [pc, #212]	@ (80009f0 <HAL_ADC_MspInit+0x150>)
 800091a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800091e:	4a34      	ldr	r2, [pc, #208]	@ (80009f0 <HAL_ADC_MspInit+0x150>)
 8000920:	f043 0320 	orr.w	r3, r3, #32
 8000924:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000928:	4b31      	ldr	r3, [pc, #196]	@ (80009f0 <HAL_ADC_MspInit+0x150>)
 800092a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800092e:	f003 0320 	and.w	r3, r3, #32
 8000932:	60fb      	str	r3, [r7, #12]
 8000934:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000936:	4b2e      	ldr	r3, [pc, #184]	@ (80009f0 <HAL_ADC_MspInit+0x150>)
 8000938:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800093c:	4a2c      	ldr	r2, [pc, #176]	@ (80009f0 <HAL_ADC_MspInit+0x150>)
 800093e:	f043 0301 	orr.w	r3, r3, #1
 8000942:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000946:	4b2a      	ldr	r3, [pc, #168]	@ (80009f0 <HAL_ADC_MspInit+0x150>)
 8000948:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800094c:	f003 0301 	and.w	r3, r3, #1
 8000950:	60bb      	str	r3, [r7, #8]
 8000952:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_INP3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000954:	2340      	movs	r3, #64	@ 0x40
 8000956:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800095a:	2303      	movs	r3, #3
 800095c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000960:	2300      	movs	r3, #0
 8000962:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000966:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800096a:	4619      	mov	r1, r3
 800096c:	4821      	ldr	r0, [pc, #132]	@ (80009f4 <HAL_ADC_MspInit+0x154>)
 800096e:	f008 fa07 	bl	8008d80 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream5;
 8000972:	4b21      	ldr	r3, [pc, #132]	@ (80009f8 <HAL_ADC_MspInit+0x158>)
 8000974:	4a21      	ldr	r2, [pc, #132]	@ (80009fc <HAL_ADC_MspInit+0x15c>)
 8000976:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000978:	4b1f      	ldr	r3, [pc, #124]	@ (80009f8 <HAL_ADC_MspInit+0x158>)
 800097a:	2209      	movs	r2, #9
 800097c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800097e:	4b1e      	ldr	r3, [pc, #120]	@ (80009f8 <HAL_ADC_MspInit+0x158>)
 8000980:	2200      	movs	r2, #0
 8000982:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000984:	4b1c      	ldr	r3, [pc, #112]	@ (80009f8 <HAL_ADC_MspInit+0x158>)
 8000986:	2200      	movs	r2, #0
 8000988:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800098a:	4b1b      	ldr	r3, [pc, #108]	@ (80009f8 <HAL_ADC_MspInit+0x158>)
 800098c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000990:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000992:	4b19      	ldr	r3, [pc, #100]	@ (80009f8 <HAL_ADC_MspInit+0x158>)
 8000994:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000998:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800099a:	4b17      	ldr	r3, [pc, #92]	@ (80009f8 <HAL_ADC_MspInit+0x158>)
 800099c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80009a0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80009a2:	4b15      	ldr	r3, [pc, #84]	@ (80009f8 <HAL_ADC_MspInit+0x158>)
 80009a4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80009a8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80009aa:	4b13      	ldr	r3, [pc, #76]	@ (80009f8 <HAL_ADC_MspInit+0x158>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80009b0:	4b11      	ldr	r3, [pc, #68]	@ (80009f8 <HAL_ADC_MspInit+0x158>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80009b6:	4810      	ldr	r0, [pc, #64]	@ (80009f8 <HAL_ADC_MspInit+0x158>)
 80009b8:	f005 fb9c 	bl	80060f4 <HAL_DMA_Init>
 80009bc:	4603      	mov	r3, r0
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d001      	beq.n	80009c6 <HAL_ADC_MspInit+0x126>
    {
      Error_Handler();
 80009c2:	f000 fc65 	bl	8001290 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	4a0b      	ldr	r2, [pc, #44]	@ (80009f8 <HAL_ADC_MspInit+0x158>)
 80009ca:	659a      	str	r2, [r3, #88]	@ 0x58
 80009cc:	4a0a      	ldr	r2, [pc, #40]	@ (80009f8 <HAL_ADC_MspInit+0x158>)
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80009d2:	2200      	movs	r2, #0
 80009d4:	2100      	movs	r1, #0
 80009d6:	2012      	movs	r0, #18
 80009d8:	f005 f80f 	bl	80059fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80009dc:	2012      	movs	r0, #18
 80009de:	f005 f826 	bl	8005a2e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80009e2:	bf00      	nop
 80009e4:	37e0      	adds	r7, #224	@ 0xe0
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	bf00      	nop
 80009ec:	40022000 	.word	0x40022000
 80009f0:	58024400 	.word	0x58024400
 80009f4:	58020000 	.word	0x58020000
 80009f8:	240001ec 	.word	0x240001ec
 80009fc:	40020088 	.word	0x40020088

08000a00 <MX_CORDIC_Init>:
DMA_HandleTypeDef hdma_cordic_rd;
DMA_HandleTypeDef hdma_cordic_wr;

/* CORDIC init function */
void MX_CORDIC_Init(void)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	af00      	add	r7, sp, #0
  /* USER CODE END CORDIC_Init 0 */

  /* USER CODE BEGIN CORDIC_Init 1 */

  /* USER CODE END CORDIC_Init 1 */
  hcordic.Instance = CORDIC;
 8000a04:	4b06      	ldr	r3, [pc, #24]	@ (8000a20 <MX_CORDIC_Init+0x20>)
 8000a06:	4a07      	ldr	r2, [pc, #28]	@ (8000a24 <MX_CORDIC_Init+0x24>)
 8000a08:	601a      	str	r2, [r3, #0]
  if (HAL_CORDIC_Init(&hcordic) != HAL_OK)
 8000a0a:	4805      	ldr	r0, [pc, #20]	@ (8000a20 <MX_CORDIC_Init+0x20>)
 8000a0c:	f004 fe44 	bl	8005698 <HAL_CORDIC_Init>
 8000a10:	4603      	mov	r3, r0
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d001      	beq.n	8000a1a <MX_CORDIC_Init+0x1a>
  {
    Error_Handler();
 8000a16:	f000 fc3b 	bl	8001290 <Error_Handler>
  }
  /* USER CODE BEGIN CORDIC_Init 2 */

  /* USER CODE END CORDIC_Init 2 */

}
 8000a1a:	bf00      	nop
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	24000264 	.word	0x24000264
 8000a24:	48024400 	.word	0x48024400

08000a28 <HAL_CORDIC_MspInit>:

void HAL_CORDIC_MspInit(CORDIC_HandleTypeDef* cordicHandle)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b084      	sub	sp, #16
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]

  if(cordicHandle->Instance==CORDIC)
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	4a3c      	ldr	r2, [pc, #240]	@ (8000b28 <HAL_CORDIC_MspInit+0x100>)
 8000a36:	4293      	cmp	r3, r2
 8000a38:	d172      	bne.n	8000b20 <HAL_CORDIC_MspInit+0xf8>
  {
  /* USER CODE BEGIN CORDIC_MspInit 0 */

  /* USER CODE END CORDIC_MspInit 0 */
    /* CORDIC clock enable */
    __HAL_RCC_CORDIC_CLK_ENABLE();
 8000a3a:	4b3c      	ldr	r3, [pc, #240]	@ (8000b2c <HAL_CORDIC_MspInit+0x104>)
 8000a3c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8000a40:	4a3a      	ldr	r2, [pc, #232]	@ (8000b2c <HAL_CORDIC_MspInit+0x104>)
 8000a42:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a46:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8000a4a:	4b38      	ldr	r3, [pc, #224]	@ (8000b2c <HAL_CORDIC_MspInit+0x104>)
 8000a4c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8000a50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a54:	60fb      	str	r3, [r7, #12]
 8000a56:	68fb      	ldr	r3, [r7, #12]

    /* CORDIC DMA Init */
    /* CORDIC_RD Init */
    hdma_cordic_rd.Instance = DMA1_Stream7;
 8000a58:	4b35      	ldr	r3, [pc, #212]	@ (8000b30 <HAL_CORDIC_MspInit+0x108>)
 8000a5a:	4a36      	ldr	r2, [pc, #216]	@ (8000b34 <HAL_CORDIC_MspInit+0x10c>)
 8000a5c:	601a      	str	r2, [r3, #0]
    hdma_cordic_rd.Init.Request = DMA_REQUEST_CORDIC_READ;
 8000a5e:	4b34      	ldr	r3, [pc, #208]	@ (8000b30 <HAL_CORDIC_MspInit+0x108>)
 8000a60:	227a      	movs	r2, #122	@ 0x7a
 8000a62:	605a      	str	r2, [r3, #4]
    hdma_cordic_rd.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000a64:	4b32      	ldr	r3, [pc, #200]	@ (8000b30 <HAL_CORDIC_MspInit+0x108>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	609a      	str	r2, [r3, #8]
    hdma_cordic_rd.Init.PeriphInc = DMA_PINC_DISABLE;
 8000a6a:	4b31      	ldr	r3, [pc, #196]	@ (8000b30 <HAL_CORDIC_MspInit+0x108>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	60da      	str	r2, [r3, #12]
    hdma_cordic_rd.Init.MemInc = DMA_MINC_ENABLE;
 8000a70:	4b2f      	ldr	r3, [pc, #188]	@ (8000b30 <HAL_CORDIC_MspInit+0x108>)
 8000a72:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000a76:	611a      	str	r2, [r3, #16]
    hdma_cordic_rd.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000a78:	4b2d      	ldr	r3, [pc, #180]	@ (8000b30 <HAL_CORDIC_MspInit+0x108>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	615a      	str	r2, [r3, #20]
    hdma_cordic_rd.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000a7e:	4b2c      	ldr	r3, [pc, #176]	@ (8000b30 <HAL_CORDIC_MspInit+0x108>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	619a      	str	r2, [r3, #24]
    hdma_cordic_rd.Init.Mode = DMA_CIRCULAR;
 8000a84:	4b2a      	ldr	r3, [pc, #168]	@ (8000b30 <HAL_CORDIC_MspInit+0x108>)
 8000a86:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000a8a:	61da      	str	r2, [r3, #28]
    hdma_cordic_rd.Init.Priority = DMA_PRIORITY_LOW;
 8000a8c:	4b28      	ldr	r3, [pc, #160]	@ (8000b30 <HAL_CORDIC_MspInit+0x108>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	621a      	str	r2, [r3, #32]
    hdma_cordic_rd.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000a92:	4b27      	ldr	r3, [pc, #156]	@ (8000b30 <HAL_CORDIC_MspInit+0x108>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_cordic_rd) != HAL_OK)
 8000a98:	4825      	ldr	r0, [pc, #148]	@ (8000b30 <HAL_CORDIC_MspInit+0x108>)
 8000a9a:	f005 fb2b 	bl	80060f4 <HAL_DMA_Init>
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d001      	beq.n	8000aa8 <HAL_CORDIC_MspInit+0x80>
    {
      Error_Handler();
 8000aa4:	f000 fbf4 	bl	8001290 <Error_Handler>
    }

    __HAL_LINKDMA(cordicHandle,hdmaIn,hdma_cordic_rd);
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	4a21      	ldr	r2, [pc, #132]	@ (8000b30 <HAL_CORDIC_MspInit+0x108>)
 8000aac:	619a      	str	r2, [r3, #24]
 8000aae:	4a20      	ldr	r2, [pc, #128]	@ (8000b30 <HAL_CORDIC_MspInit+0x108>)
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	6393      	str	r3, [r2, #56]	@ 0x38

    /* CORDIC_WR Init */
    hdma_cordic_wr.Instance = DMA2_Stream0;
 8000ab4:	4b20      	ldr	r3, [pc, #128]	@ (8000b38 <HAL_CORDIC_MspInit+0x110>)
 8000ab6:	4a21      	ldr	r2, [pc, #132]	@ (8000b3c <HAL_CORDIC_MspInit+0x114>)
 8000ab8:	601a      	str	r2, [r3, #0]
    hdma_cordic_wr.Init.Request = DMA_REQUEST_CORDIC_WRITE;
 8000aba:	4b1f      	ldr	r3, [pc, #124]	@ (8000b38 <HAL_CORDIC_MspInit+0x110>)
 8000abc:	227b      	movs	r2, #123	@ 0x7b
 8000abe:	605a      	str	r2, [r3, #4]
    hdma_cordic_wr.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000ac0:	4b1d      	ldr	r3, [pc, #116]	@ (8000b38 <HAL_CORDIC_MspInit+0x110>)
 8000ac2:	2240      	movs	r2, #64	@ 0x40
 8000ac4:	609a      	str	r2, [r3, #8]
    hdma_cordic_wr.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ac6:	4b1c      	ldr	r3, [pc, #112]	@ (8000b38 <HAL_CORDIC_MspInit+0x110>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	60da      	str	r2, [r3, #12]
    hdma_cordic_wr.Init.MemInc = DMA_MINC_ENABLE;
 8000acc:	4b1a      	ldr	r3, [pc, #104]	@ (8000b38 <HAL_CORDIC_MspInit+0x110>)
 8000ace:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000ad2:	611a      	str	r2, [r3, #16]
    hdma_cordic_wr.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000ad4:	4b18      	ldr	r3, [pc, #96]	@ (8000b38 <HAL_CORDIC_MspInit+0x110>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	615a      	str	r2, [r3, #20]
    hdma_cordic_wr.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000ada:	4b17      	ldr	r3, [pc, #92]	@ (8000b38 <HAL_CORDIC_MspInit+0x110>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	619a      	str	r2, [r3, #24]
    hdma_cordic_wr.Init.Mode = DMA_CIRCULAR;
 8000ae0:	4b15      	ldr	r3, [pc, #84]	@ (8000b38 <HAL_CORDIC_MspInit+0x110>)
 8000ae2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000ae6:	61da      	str	r2, [r3, #28]
    hdma_cordic_wr.Init.Priority = DMA_PRIORITY_LOW;
 8000ae8:	4b13      	ldr	r3, [pc, #76]	@ (8000b38 <HAL_CORDIC_MspInit+0x110>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	621a      	str	r2, [r3, #32]
    hdma_cordic_wr.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000aee:	4b12      	ldr	r3, [pc, #72]	@ (8000b38 <HAL_CORDIC_MspInit+0x110>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_cordic_wr) != HAL_OK)
 8000af4:	4810      	ldr	r0, [pc, #64]	@ (8000b38 <HAL_CORDIC_MspInit+0x110>)
 8000af6:	f005 fafd 	bl	80060f4 <HAL_DMA_Init>
 8000afa:	4603      	mov	r3, r0
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d001      	beq.n	8000b04 <HAL_CORDIC_MspInit+0xdc>
    {
      Error_Handler();
 8000b00:	f000 fbc6 	bl	8001290 <Error_Handler>
    }

    __HAL_LINKDMA(cordicHandle,hdmaOut,hdma_cordic_wr);
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	4a0c      	ldr	r2, [pc, #48]	@ (8000b38 <HAL_CORDIC_MspInit+0x110>)
 8000b08:	61da      	str	r2, [r3, #28]
 8000b0a:	4a0b      	ldr	r2, [pc, #44]	@ (8000b38 <HAL_CORDIC_MspInit+0x110>)
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* CORDIC interrupt Init */
    HAL_NVIC_SetPriority(CORDIC_IRQn, 0, 0);
 8000b10:	2200      	movs	r2, #0
 8000b12:	2100      	movs	r1, #0
 8000b14:	209a      	movs	r0, #154	@ 0x9a
 8000b16:	f004 ff70 	bl	80059fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CORDIC_IRQn);
 8000b1a:	209a      	movs	r0, #154	@ 0x9a
 8000b1c:	f004 ff87 	bl	8005a2e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CORDIC_MspInit 1 */

  /* USER CODE END CORDIC_MspInit 1 */
  }
}
 8000b20:	bf00      	nop
 8000b22:	3710      	adds	r7, #16
 8000b24:	46bd      	mov	sp, r7
 8000b26:	bd80      	pop	{r7, pc}
 8000b28:	48024400 	.word	0x48024400
 8000b2c:	58024400 	.word	0x58024400
 8000b30:	2400028c 	.word	0x2400028c
 8000b34:	400200b8 	.word	0x400200b8
 8000b38:	24000304 	.word	0x24000304
 8000b3c:	40020410 	.word	0x40020410

08000b40 <MX_DAC1_Init>:
DAC_HandleTypeDef hdac1;
DMA_HandleTypeDef hdma_dac1_ch1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b08a      	sub	sp, #40	@ 0x28
 8000b44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000b46:	1d3b      	adds	r3, r7, #4
 8000b48:	2224      	movs	r2, #36	@ 0x24
 8000b4a:	2100      	movs	r1, #0
 8000b4c:	4618      	mov	r0, r3
 8000b4e:	f018 fbe9 	bl	8019324 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000b52:	4b12      	ldr	r3, [pc, #72]	@ (8000b9c <MX_DAC1_Init+0x5c>)
 8000b54:	4a12      	ldr	r2, [pc, #72]	@ (8000ba0 <MX_DAC1_Init+0x60>)
 8000b56:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000b58:	4810      	ldr	r0, [pc, #64]	@ (8000b9c <MX_DAC1_Init+0x5c>)
 8000b5a:	f004 fffb 	bl	8005b54 <HAL_DAC_Init>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d001      	beq.n	8000b68 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000b64:	f000 fb94 	bl	8001290 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000b68:	2300      	movs	r3, #0
 8000b6a:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8000b6c:	230a      	movs	r3, #10
 8000b6e:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000b70:	2300      	movs	r3, #0
 8000b72:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8000b74:	2301      	movs	r3, #1
 8000b76:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000b7c:	1d3b      	adds	r3, r7, #4
 8000b7e:	2200      	movs	r2, #0
 8000b80:	4619      	mov	r1, r3
 8000b82:	4806      	ldr	r0, [pc, #24]	@ (8000b9c <MX_DAC1_Init+0x5c>)
 8000b84:	f005 f8e6 	bl	8005d54 <HAL_DAC_ConfigChannel>
 8000b88:	4603      	mov	r3, r0
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d001      	beq.n	8000b92 <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 8000b8e:	f000 fb7f 	bl	8001290 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000b92:	bf00      	nop
 8000b94:	3728      	adds	r7, #40	@ 0x28
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	2400037c 	.word	0x2400037c
 8000ba0:	40007400 	.word	0x40007400

08000ba4 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b08a      	sub	sp, #40	@ 0x28
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bac:	f107 0314 	add.w	r3, r7, #20
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	601a      	str	r2, [r3, #0]
 8000bb4:	605a      	str	r2, [r3, #4]
 8000bb6:	609a      	str	r2, [r3, #8]
 8000bb8:	60da      	str	r2, [r3, #12]
 8000bba:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	4a30      	ldr	r2, [pc, #192]	@ (8000c84 <HAL_DAC_MspInit+0xe0>)
 8000bc2:	4293      	cmp	r3, r2
 8000bc4:	d159      	bne.n	8000c7a <HAL_DAC_MspInit+0xd6>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC12_CLK_ENABLE();
 8000bc6:	4b30      	ldr	r3, [pc, #192]	@ (8000c88 <HAL_DAC_MspInit+0xe4>)
 8000bc8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000bcc:	4a2e      	ldr	r2, [pc, #184]	@ (8000c88 <HAL_DAC_MspInit+0xe4>)
 8000bce:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8000bd2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000bd6:	4b2c      	ldr	r3, [pc, #176]	@ (8000c88 <HAL_DAC_MspInit+0xe4>)
 8000bd8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000bdc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000be0:	613b      	str	r3, [r7, #16]
 8000be2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000be4:	4b28      	ldr	r3, [pc, #160]	@ (8000c88 <HAL_DAC_MspInit+0xe4>)
 8000be6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bea:	4a27      	ldr	r2, [pc, #156]	@ (8000c88 <HAL_DAC_MspInit+0xe4>)
 8000bec:	f043 0301 	orr.w	r3, r3, #1
 8000bf0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000bf4:	4b24      	ldr	r3, [pc, #144]	@ (8000c88 <HAL_DAC_MspInit+0xe4>)
 8000bf6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bfa:	f003 0301 	and.w	r3, r3, #1
 8000bfe:	60fb      	str	r3, [r7, #12]
 8000c00:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000c02:	2310      	movs	r3, #16
 8000c04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c06:	2303      	movs	r3, #3
 8000c08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c0e:	f107 0314 	add.w	r3, r7, #20
 8000c12:	4619      	mov	r1, r3
 8000c14:	481d      	ldr	r0, [pc, #116]	@ (8000c8c <HAL_DAC_MspInit+0xe8>)
 8000c16:	f008 f8b3 	bl	8008d80 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Stream6;
 8000c1a:	4b1d      	ldr	r3, [pc, #116]	@ (8000c90 <HAL_DAC_MspInit+0xec>)
 8000c1c:	4a1d      	ldr	r2, [pc, #116]	@ (8000c94 <HAL_DAC_MspInit+0xf0>)
 8000c1e:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 8000c20:	4b1b      	ldr	r3, [pc, #108]	@ (8000c90 <HAL_DAC_MspInit+0xec>)
 8000c22:	2243      	movs	r2, #67	@ 0x43
 8000c24:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000c26:	4b1a      	ldr	r3, [pc, #104]	@ (8000c90 <HAL_DAC_MspInit+0xec>)
 8000c28:	2240      	movs	r2, #64	@ 0x40
 8000c2a:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c2c:	4b18      	ldr	r3, [pc, #96]	@ (8000c90 <HAL_DAC_MspInit+0xec>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8000c32:	4b17      	ldr	r3, [pc, #92]	@ (8000c90 <HAL_DAC_MspInit+0xec>)
 8000c34:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000c38:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000c3a:	4b15      	ldr	r3, [pc, #84]	@ (8000c90 <HAL_DAC_MspInit+0xec>)
 8000c3c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000c40:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000c42:	4b13      	ldr	r3, [pc, #76]	@ (8000c90 <HAL_DAC_MspInit+0xec>)
 8000c44:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000c48:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8000c4a:	4b11      	ldr	r3, [pc, #68]	@ (8000c90 <HAL_DAC_MspInit+0xec>)
 8000c4c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000c50:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8000c52:	4b0f      	ldr	r3, [pc, #60]	@ (8000c90 <HAL_DAC_MspInit+0xec>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	621a      	str	r2, [r3, #32]
    hdma_dac1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000c58:	4b0d      	ldr	r3, [pc, #52]	@ (8000c90 <HAL_DAC_MspInit+0xec>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8000c5e:	480c      	ldr	r0, [pc, #48]	@ (8000c90 <HAL_DAC_MspInit+0xec>)
 8000c60:	f005 fa48 	bl	80060f4 <HAL_DMA_Init>
 8000c64:	4603      	mov	r3, r0
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d001      	beq.n	8000c6e <HAL_DAC_MspInit+0xca>
    {
      Error_Handler();
 8000c6a:	f000 fb11 	bl	8001290 <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac1_ch1);
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	4a07      	ldr	r2, [pc, #28]	@ (8000c90 <HAL_DAC_MspInit+0xec>)
 8000c72:	609a      	str	r2, [r3, #8]
 8000c74:	4a06      	ldr	r2, [pc, #24]	@ (8000c90 <HAL_DAC_MspInit+0xec>)
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
}
 8000c7a:	bf00      	nop
 8000c7c:	3728      	adds	r7, #40	@ 0x28
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}
 8000c82:	bf00      	nop
 8000c84:	40007400 	.word	0x40007400
 8000c88:	58024400 	.word	0x58024400
 8000c8c:	58020000 	.word	0x58020000
 8000c90:	24000390 	.word	0x24000390
 8000c94:	400200a0 	.word	0x400200a0

08000c98 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b082      	sub	sp, #8
 8000c9c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000c9e:	4b35      	ldr	r3, [pc, #212]	@ (8000d74 <MX_DMA_Init+0xdc>)
 8000ca0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000ca4:	4a33      	ldr	r2, [pc, #204]	@ (8000d74 <MX_DMA_Init+0xdc>)
 8000ca6:	f043 0301 	orr.w	r3, r3, #1
 8000caa:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000cae:	4b31      	ldr	r3, [pc, #196]	@ (8000d74 <MX_DMA_Init+0xdc>)
 8000cb0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000cb4:	f003 0301 	and.w	r3, r3, #1
 8000cb8:	607b      	str	r3, [r7, #4]
 8000cba:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000cbc:	4b2d      	ldr	r3, [pc, #180]	@ (8000d74 <MX_DMA_Init+0xdc>)
 8000cbe:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000cc2:	4a2c      	ldr	r2, [pc, #176]	@ (8000d74 <MX_DMA_Init+0xdc>)
 8000cc4:	f043 0302 	orr.w	r3, r3, #2
 8000cc8:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000ccc:	4b29      	ldr	r3, [pc, #164]	@ (8000d74 <MX_DMA_Init+0xdc>)
 8000cce:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000cd2:	f003 0302 	and.w	r3, r3, #2
 8000cd6:	603b      	str	r3, [r7, #0]
 8000cd8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2100      	movs	r1, #0
 8000cde:	200b      	movs	r0, #11
 8000ce0:	f004 fe8b 	bl	80059fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000ce4:	200b      	movs	r0, #11
 8000ce6:	f004 fea2 	bl	8005a2e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000cea:	2200      	movs	r2, #0
 8000cec:	2100      	movs	r1, #0
 8000cee:	200c      	movs	r0, #12
 8000cf0:	f004 fe83 	bl	80059fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000cf4:	200c      	movs	r0, #12
 8000cf6:	f004 fe9a 	bl	8005a2e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2100      	movs	r1, #0
 8000cfe:	200d      	movs	r0, #13
 8000d00:	f004 fe7b 	bl	80059fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000d04:	200d      	movs	r0, #13
 8000d06:	f004 fe92 	bl	8005a2e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2100      	movs	r1, #0
 8000d0e:	200e      	movs	r0, #14
 8000d10:	f004 fe73 	bl	80059fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000d14:	200e      	movs	r0, #14
 8000d16:	f004 fe8a 	bl	8005a2e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	2100      	movs	r1, #0
 8000d1e:	200f      	movs	r0, #15
 8000d20:	f004 fe6b 	bl	80059fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8000d24:	200f      	movs	r0, #15
 8000d26:	f004 fe82 	bl	8005a2e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	2010      	movs	r0, #16
 8000d30:	f004 fe63 	bl	80059fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000d34:	2010      	movs	r0, #16
 8000d36:	f004 fe7a 	bl	8005a2e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	2100      	movs	r1, #0
 8000d3e:	2011      	movs	r0, #17
 8000d40:	f004 fe5b 	bl	80059fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000d44:	2011      	movs	r0, #17
 8000d46:	f004 fe72 	bl	8005a2e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	2100      	movs	r1, #0
 8000d4e:	202f      	movs	r0, #47	@ 0x2f
 8000d50:	f004 fe53 	bl	80059fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8000d54:	202f      	movs	r0, #47	@ 0x2f
 8000d56:	f004 fe6a 	bl	8005a2e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	2100      	movs	r1, #0
 8000d5e:	2038      	movs	r0, #56	@ 0x38
 8000d60:	f004 fe4b 	bl	80059fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000d64:	2038      	movs	r0, #56	@ 0x38
 8000d66:	f004 fe62 	bl	8005a2e <HAL_NVIC_EnableIRQ>

}
 8000d6a:	bf00      	nop
 8000d6c:	3708      	adds	r7, #8
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	bf00      	nop
 8000d74:	58024400 	.word	0x58024400

08000d78 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b08e      	sub	sp, #56	@ 0x38
 8000d7c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d7e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d82:	2200      	movs	r2, #0
 8000d84:	601a      	str	r2, [r3, #0]
 8000d86:	605a      	str	r2, [r3, #4]
 8000d88:	609a      	str	r2, [r3, #8]
 8000d8a:	60da      	str	r2, [r3, #12]
 8000d8c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d8e:	4b71      	ldr	r3, [pc, #452]	@ (8000f54 <MX_GPIO_Init+0x1dc>)
 8000d90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d94:	4a6f      	ldr	r2, [pc, #444]	@ (8000f54 <MX_GPIO_Init+0x1dc>)
 8000d96:	f043 0310 	orr.w	r3, r3, #16
 8000d9a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d9e:	4b6d      	ldr	r3, [pc, #436]	@ (8000f54 <MX_GPIO_Init+0x1dc>)
 8000da0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000da4:	f003 0310 	and.w	r3, r3, #16
 8000da8:	623b      	str	r3, [r7, #32]
 8000daa:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000dac:	4b69      	ldr	r3, [pc, #420]	@ (8000f54 <MX_GPIO_Init+0x1dc>)
 8000dae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000db2:	4a68      	ldr	r2, [pc, #416]	@ (8000f54 <MX_GPIO_Init+0x1dc>)
 8000db4:	f043 0304 	orr.w	r3, r3, #4
 8000db8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000dbc:	4b65      	ldr	r3, [pc, #404]	@ (8000f54 <MX_GPIO_Init+0x1dc>)
 8000dbe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dc2:	f003 0304 	and.w	r3, r3, #4
 8000dc6:	61fb      	str	r3, [r7, #28]
 8000dc8:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000dca:	4b62      	ldr	r3, [pc, #392]	@ (8000f54 <MX_GPIO_Init+0x1dc>)
 8000dcc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dd0:	4a60      	ldr	r2, [pc, #384]	@ (8000f54 <MX_GPIO_Init+0x1dc>)
 8000dd2:	f043 0320 	orr.w	r3, r3, #32
 8000dd6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000dda:	4b5e      	ldr	r3, [pc, #376]	@ (8000f54 <MX_GPIO_Init+0x1dc>)
 8000ddc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000de0:	f003 0320 	and.w	r3, r3, #32
 8000de4:	61bb      	str	r3, [r7, #24]
 8000de6:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000de8:	4b5a      	ldr	r3, [pc, #360]	@ (8000f54 <MX_GPIO_Init+0x1dc>)
 8000dea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dee:	4a59      	ldr	r2, [pc, #356]	@ (8000f54 <MX_GPIO_Init+0x1dc>)
 8000df0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000df4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000df8:	4b56      	ldr	r3, [pc, #344]	@ (8000f54 <MX_GPIO_Init+0x1dc>)
 8000dfa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000e02:	617b      	str	r3, [r7, #20]
 8000e04:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e06:	4b53      	ldr	r3, [pc, #332]	@ (8000f54 <MX_GPIO_Init+0x1dc>)
 8000e08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e0c:	4a51      	ldr	r2, [pc, #324]	@ (8000f54 <MX_GPIO_Init+0x1dc>)
 8000e0e:	f043 0301 	orr.w	r3, r3, #1
 8000e12:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e16:	4b4f      	ldr	r3, [pc, #316]	@ (8000f54 <MX_GPIO_Init+0x1dc>)
 8000e18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e1c:	f003 0301 	and.w	r3, r3, #1
 8000e20:	613b      	str	r3, [r7, #16]
 8000e22:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e24:	4b4b      	ldr	r3, [pc, #300]	@ (8000f54 <MX_GPIO_Init+0x1dc>)
 8000e26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e2a:	4a4a      	ldr	r2, [pc, #296]	@ (8000f54 <MX_GPIO_Init+0x1dc>)
 8000e2c:	f043 0302 	orr.w	r3, r3, #2
 8000e30:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e34:	4b47      	ldr	r3, [pc, #284]	@ (8000f54 <MX_GPIO_Init+0x1dc>)
 8000e36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e3a:	f003 0302 	and.w	r3, r3, #2
 8000e3e:	60fb      	str	r3, [r7, #12]
 8000e40:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000e42:	4b44      	ldr	r3, [pc, #272]	@ (8000f54 <MX_GPIO_Init+0x1dc>)
 8000e44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e48:	4a42      	ldr	r2, [pc, #264]	@ (8000f54 <MX_GPIO_Init+0x1dc>)
 8000e4a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000e4e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e52:	4b40      	ldr	r3, [pc, #256]	@ (8000f54 <MX_GPIO_Init+0x1dc>)
 8000e54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000e5c:	60bb      	str	r3, [r7, #8]
 8000e5e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e60:	4b3c      	ldr	r3, [pc, #240]	@ (8000f54 <MX_GPIO_Init+0x1dc>)
 8000e62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e66:	4a3b      	ldr	r2, [pc, #236]	@ (8000f54 <MX_GPIO_Init+0x1dc>)
 8000e68:	f043 0308 	orr.w	r3, r3, #8
 8000e6c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e70:	4b38      	ldr	r3, [pc, #224]	@ (8000f54 <MX_GPIO_Init+0x1dc>)
 8000e72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e76:	f003 0308 	and.w	r3, r3, #8
 8000e7a:	607b      	str	r3, [r7, #4]
 8000e7c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : PE2 PE3 PE4 PE5
                           PE6 PE7 PE8 PE10
                           PE11 PE12 PE13 PE14
                           PE15 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8000e7e:	f64f 53ff 	movw	r3, #65023	@ 0xfdff
 8000e82:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e84:	2303      	movs	r3, #3
 8000e86:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e8c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e90:	4619      	mov	r1, r3
 8000e92:	4831      	ldr	r0, [pc, #196]	@ (8000f58 <MX_GPIO_Init+0x1e0>)
 8000e94:	f007 ff74 	bl	8008d80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC0 PC1 PC2
                           PC3 PC4 PC5 PC6
                           PC7 PC8 PC9 PC10
                           PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2
 8000e98:	f643 73ff 	movw	r3, #16383	@ 0x3fff
 8000e9c:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
                          |GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e9e:	2303      	movs	r3, #3
 8000ea0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ea6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000eaa:	4619      	mov	r1, r3
 8000eac:	482b      	ldr	r0, [pc, #172]	@ (8000f5c <MX_GPIO_Init+0x1e4>)
 8000eae:	f007 ff67 	bl	8008d80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 PF3
                           PF4 PF5 PF6 PF7
                           PF8 PF9 PF10 PF11
                           PF12 PF13 PF14 PF15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000eb2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000eb6:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000eb8:	2303      	movs	r3, #3
 8000eba:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000ec0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ec4:	4619      	mov	r1, r3
 8000ec6:	4826      	ldr	r0, [pc, #152]	@ (8000f60 <MX_GPIO_Init+0x1e8>)
 8000ec8:	f007 ff5a 	bl	8008d80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH0 PH1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000ecc:	2303      	movs	r3, #3
 8000ece:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ed0:	2303      	movs	r3, #3
 8000ed2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000ed8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000edc:	4619      	mov	r1, r3
 8000ede:	4821      	ldr	r0, [pc, #132]	@ (8000f64 <MX_GPIO_Init+0x1ec>)
 8000ee0:	f007 ff4e 	bl	8008d80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_8|GPIO_PIN_10;
 8000ee4:	f240 5303 	movw	r3, #1283	@ 0x503
 8000ee8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000eea:	2303      	movs	r3, #3
 8000eec:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ef2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ef6:	4619      	mov	r1, r3
 8000ef8:	481b      	ldr	r0, [pc, #108]	@ (8000f68 <MX_GPIO_Init+0x1f0>)
 8000efa:	f007 ff41 	bl	8008d80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 PB12 PB13 PB14
                           PB15 PB3 PB4 PB5
                           PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8000efe:	f64f 733f 	movw	r3, #65343	@ 0xff3f
 8000f02:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f04:	2303      	movs	r3, #3
 8000f06:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f0c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f10:	4619      	mov	r1, r3
 8000f12:	4816      	ldr	r0, [pc, #88]	@ (8000f6c <MX_GPIO_Init+0x1f4>)
 8000f14:	f007 ff34 	bl	8008d80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG0 PG1 PG2 PG3
                           PG4 PG5 PG6 PG7
                           PG8 PG10 PG11 PG12
                           PG13 PG14 PG15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000f18:	f64f 53ff 	movw	r3, #65023	@ 0xfdff
 8000f1c:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f1e:	2303      	movs	r3, #3
 8000f20:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f22:	2300      	movs	r3, #0
 8000f24:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000f26:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f2a:	4619      	mov	r1, r3
 8000f2c:	4810      	ldr	r0, [pc, #64]	@ (8000f70 <MX_GPIO_Init+0x1f8>)
 8000f2e:	f007 ff27 	bl	8008d80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD11
                           PD12 PD13 PD14 PD15
                           PD0 PD1 PD2 PD3
                           PD4 PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8000f32:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000f36:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f38:	2303      	movs	r3, #3
 8000f3a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f40:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f44:	4619      	mov	r1, r3
 8000f46:	480b      	ldr	r0, [pc, #44]	@ (8000f74 <MX_GPIO_Init+0x1fc>)
 8000f48:	f007 ff1a 	bl	8008d80 <HAL_GPIO_Init>

}
 8000f4c:	bf00      	nop
 8000f4e:	3738      	adds	r7, #56	@ 0x38
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}
 8000f54:	58024400 	.word	0x58024400
 8000f58:	58021000 	.word	0x58021000
 8000f5c:	58020800 	.word	0x58020800
 8000f60:	58021400 	.word	0x58021400
 8000f64:	58021c00 	.word	0x58021c00
 8000f68:	58020000 	.word	0x58020000
 8000f6c:	58020400 	.word	0x58020400
 8000f70:	58021800 	.word	0x58021800
 8000f74:	58020c00 	.word	0x58020c00

08000f78 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000f7c:	4b1b      	ldr	r3, [pc, #108]	@ (8000fec <MX_I2C1_Init+0x74>)
 8000f7e:	4a1c      	ldr	r2, [pc, #112]	@ (8000ff0 <MX_I2C1_Init+0x78>)
 8000f80:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20B0BBFF;
 8000f82:	4b1a      	ldr	r3, [pc, #104]	@ (8000fec <MX_I2C1_Init+0x74>)
 8000f84:	4a1b      	ldr	r2, [pc, #108]	@ (8000ff4 <MX_I2C1_Init+0x7c>)
 8000f86:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000f88:	4b18      	ldr	r3, [pc, #96]	@ (8000fec <MX_I2C1_Init+0x74>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f8e:	4b17      	ldr	r3, [pc, #92]	@ (8000fec <MX_I2C1_Init+0x74>)
 8000f90:	2201      	movs	r2, #1
 8000f92:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f94:	4b15      	ldr	r3, [pc, #84]	@ (8000fec <MX_I2C1_Init+0x74>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000f9a:	4b14      	ldr	r3, [pc, #80]	@ (8000fec <MX_I2C1_Init+0x74>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000fa0:	4b12      	ldr	r3, [pc, #72]	@ (8000fec <MX_I2C1_Init+0x74>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000fa6:	4b11      	ldr	r3, [pc, #68]	@ (8000fec <MX_I2C1_Init+0x74>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000fac:	4b0f      	ldr	r3, [pc, #60]	@ (8000fec <MX_I2C1_Init+0x74>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000fb2:	480e      	ldr	r0, [pc, #56]	@ (8000fec <MX_I2C1_Init+0x74>)
 8000fb4:	f008 f88c 	bl	80090d0 <HAL_I2C_Init>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d001      	beq.n	8000fc2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000fbe:	f000 f967 	bl	8001290 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000fc2:	2100      	movs	r1, #0
 8000fc4:	4809      	ldr	r0, [pc, #36]	@ (8000fec <MX_I2C1_Init+0x74>)
 8000fc6:	f009 ff67 	bl	800ae98 <HAL_I2CEx_ConfigAnalogFilter>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d001      	beq.n	8000fd4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000fd0:	f000 f95e 	bl	8001290 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000fd4:	2100      	movs	r1, #0
 8000fd6:	4805      	ldr	r0, [pc, #20]	@ (8000fec <MX_I2C1_Init+0x74>)
 8000fd8:	f009 ffa9 	bl	800af2e <HAL_I2CEx_ConfigDigitalFilter>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d001      	beq.n	8000fe6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000fe2:	f000 f955 	bl	8001290 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000fe6:	bf00      	nop
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	24000408 	.word	0x24000408
 8000ff0:	40005400 	.word	0x40005400
 8000ff4:	20b0bbff 	.word	0x20b0bbff

08000ff8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b0b8      	sub	sp, #224	@ 0xe0
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001000:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001004:	2200      	movs	r2, #0
 8001006:	601a      	str	r2, [r3, #0]
 8001008:	605a      	str	r2, [r3, #4]
 800100a:	609a      	str	r2, [r3, #8]
 800100c:	60da      	str	r2, [r3, #12]
 800100e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001010:	f107 0310 	add.w	r3, r7, #16
 8001014:	22b8      	movs	r2, #184	@ 0xb8
 8001016:	2100      	movs	r1, #0
 8001018:	4618      	mov	r0, r3
 800101a:	f018 f983 	bl	8019324 <memset>
  if(i2cHandle->Instance==I2C1)
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	4a26      	ldr	r2, [pc, #152]	@ (80010bc <HAL_I2C_MspInit+0xc4>)
 8001024:	4293      	cmp	r3, r2
 8001026:	d145      	bne.n	80010b4 <HAL_I2C_MspInit+0xbc>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001028:	f04f 0208 	mov.w	r2, #8
 800102c:	f04f 0300 	mov.w	r3, #0
 8001030:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C1235CLKSOURCE_D2PCLK1;
 8001034:	2300      	movs	r3, #0
 8001036:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800103a:	f107 0310 	add.w	r3, r7, #16
 800103e:	4618      	mov	r0, r3
 8001040:	f00c fa72 	bl	800d528 <HAL_RCCEx_PeriphCLKConfig>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	d001      	beq.n	800104e <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 800104a:	f000 f921 	bl	8001290 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800104e:	4b1c      	ldr	r3, [pc, #112]	@ (80010c0 <HAL_I2C_MspInit+0xc8>)
 8001050:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001054:	4a1a      	ldr	r2, [pc, #104]	@ (80010c0 <HAL_I2C_MspInit+0xc8>)
 8001056:	f043 0302 	orr.w	r3, r3, #2
 800105a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800105e:	4b18      	ldr	r3, [pc, #96]	@ (80010c0 <HAL_I2C_MspInit+0xc8>)
 8001060:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001064:	f003 0302 	and.w	r3, r3, #2
 8001068:	60fb      	str	r3, [r7, #12]
 800106a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800106c:	23c0      	movs	r3, #192	@ 0xc0
 800106e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001072:	2312      	movs	r3, #18
 8001074:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001078:	2300      	movs	r3, #0
 800107a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800107e:	2300      	movs	r3, #0
 8001080:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001084:	2304      	movs	r3, #4
 8001086:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800108a:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800108e:	4619      	mov	r1, r3
 8001090:	480c      	ldr	r0, [pc, #48]	@ (80010c4 <HAL_I2C_MspInit+0xcc>)
 8001092:	f007 fe75 	bl	8008d80 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001096:	4b0a      	ldr	r3, [pc, #40]	@ (80010c0 <HAL_I2C_MspInit+0xc8>)
 8001098:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800109c:	4a08      	ldr	r2, [pc, #32]	@ (80010c0 <HAL_I2C_MspInit+0xc8>)
 800109e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80010a2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80010a6:	4b06      	ldr	r3, [pc, #24]	@ (80010c0 <HAL_I2C_MspInit+0xc8>)
 80010a8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80010ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80010b0:	60bb      	str	r3, [r7, #8]
 80010b2:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80010b4:	bf00      	nop
 80010b6:	37e0      	adds	r7, #224	@ 0xe0
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}
 80010bc:	40005400 	.word	0x40005400
 80010c0:	58024400 	.word	0x58024400
 80010c4:	58020400 	.word	0x58020400

080010c8 <MX_IWDG1_Init>:

IWDG_HandleTypeDef hiwdg1;

/* IWDG1 init function */
void MX_IWDG1_Init(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG1_Init 0 */

  /* USER CODE BEGIN IWDG1_Init 1 */

  /* USER CODE END IWDG1_Init 1 */
  hiwdg1.Instance = IWDG1;
 80010cc:	4b0b      	ldr	r3, [pc, #44]	@ (80010fc <MX_IWDG1_Init+0x34>)
 80010ce:	4a0c      	ldr	r2, [pc, #48]	@ (8001100 <MX_IWDG1_Init+0x38>)
 80010d0:	601a      	str	r2, [r3, #0]
  hiwdg1.Init.Prescaler = IWDG_PRESCALER_4;
 80010d2:	4b0a      	ldr	r3, [pc, #40]	@ (80010fc <MX_IWDG1_Init+0x34>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	605a      	str	r2, [r3, #4]
  hiwdg1.Init.Window = 200;
 80010d8:	4b08      	ldr	r3, [pc, #32]	@ (80010fc <MX_IWDG1_Init+0x34>)
 80010da:	22c8      	movs	r2, #200	@ 0xc8
 80010dc:	60da      	str	r2, [r3, #12]
  hiwdg1.Init.Reload = 420;
 80010de:	4b07      	ldr	r3, [pc, #28]	@ (80010fc <MX_IWDG1_Init+0x34>)
 80010e0:	f44f 72d2 	mov.w	r2, #420	@ 0x1a4
 80010e4:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg1) != HAL_OK)
 80010e6:	4805      	ldr	r0, [pc, #20]	@ (80010fc <MX_IWDG1_Init+0x34>)
 80010e8:	f009 ff6d 	bl	800afc6 <HAL_IWDG_Init>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d001      	beq.n	80010f6 <MX_IWDG1_Init+0x2e>
  {
    Error_Handler();
 80010f2:	f000 f8cd 	bl	8001290 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG1_Init 2 */

  /* USER CODE END IWDG1_Init 2 */

}
 80010f6:	bf00      	nop
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	2400045c 	.word	0x2400045c
 8001100:	58004800 	.word	0x58004800

08001104 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8001108:	f000 f896 	bl	8001238 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800110c:	f001 ffba 	bl	8003084 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001110:	f000 f81e 	bl	8001150 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001114:	f7ff fe30 	bl	8000d78 <MX_GPIO_Init>
  MX_DMA_Init();
 8001118:	f7ff fdbe 	bl	8000c98 <MX_DMA_Init>
  MX_TIM1_Init();
 800111c:	f000 fc20 	bl	8001960 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 8001120:	f000 fdc4 	bl	8001cac <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8001124:	f000 f8ba 	bl	800129c <MX_SPI1_Init>
  MX_I2C1_Init();
 8001128:	f7ff ff26 	bl	8000f78 <MX_I2C1_Init>
  MX_USB_DEVICE_Init();
 800112c:	f016 f912 	bl	8017354 <MX_USB_DEVICE_Init>
  MX_IWDG1_Init();
 8001130:	f7ff ffca 	bl	80010c8 <MX_IWDG1_Init>
  MX_ADC1_Init();
 8001134:	f7ff fb3a 	bl	80007ac <MX_ADC1_Init>
  MX_DAC1_Init();
 8001138:	f7ff fd02 	bl	8000b40 <MX_DAC1_Init>
  MX_TIM2_Init();
 800113c:	f000 fcbc 	bl	8001ab8 <MX_TIM2_Init>
  MX_CORDIC_Init();
 8001140:	f7ff fc5e 	bl	8000a00 <MX_CORDIC_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  MainCpp();
 8001144:	f001 fc20 	bl	8002988 <MainCpp>
 8001148:	2300      	movs	r3, #0
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */
}
 800114a:	4618      	mov	r0, r3
 800114c:	bd80      	pop	{r7, pc}
	...

08001150 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b09c      	sub	sp, #112	@ 0x70
 8001154:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001156:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800115a:	224c      	movs	r2, #76	@ 0x4c
 800115c:	2100      	movs	r1, #0
 800115e:	4618      	mov	r0, r3
 8001160:	f018 f8e0 	bl	8019324 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001164:	1d3b      	adds	r3, r7, #4
 8001166:	2220      	movs	r2, #32
 8001168:	2100      	movs	r1, #0
 800116a:	4618      	mov	r0, r3
 800116c:	f018 f8da 	bl	8019324 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001170:	2002      	movs	r0, #2
 8001172:	f00b fa29 	bl	800c5c8 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8001176:	2300      	movs	r3, #0
 8001178:	603b      	str	r3, [r7, #0]
 800117a:	4b2e      	ldr	r3, [pc, #184]	@ (8001234 <SystemClock_Config+0xe4>)
 800117c:	699b      	ldr	r3, [r3, #24]
 800117e:	4a2d      	ldr	r2, [pc, #180]	@ (8001234 <SystemClock_Config+0xe4>)
 8001180:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001184:	6193      	str	r3, [r2, #24]
 8001186:	4b2b      	ldr	r3, [pc, #172]	@ (8001234 <SystemClock_Config+0xe4>)
 8001188:	699b      	ldr	r3, [r3, #24]
 800118a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800118e:	603b      	str	r3, [r7, #0]
 8001190:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001192:	bf00      	nop
 8001194:	4b27      	ldr	r3, [pc, #156]	@ (8001234 <SystemClock_Config+0xe4>)
 8001196:	699b      	ldr	r3, [r3, #24]
 8001198:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800119c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80011a0:	d1f8      	bne.n	8001194 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI
 80011a2:	232a      	movs	r3, #42	@ 0x2a
 80011a4:	627b      	str	r3, [r7, #36]	@ 0x24
                              |RCC_OSCILLATORTYPE_LSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80011a6:	2301      	movs	r3, #1
 80011a8:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 80011aa:	2340      	movs	r3, #64	@ 0x40
 80011ac:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80011ae:	2301      	movs	r3, #1
 80011b0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80011b2:	2301      	movs	r3, #1
 80011b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011b6:	2302      	movs	r3, #2
 80011b8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80011ba:	2300      	movs	r3, #0
 80011bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80011be:	2304      	movs	r3, #4
 80011c0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 33;
 80011c2:	2321      	movs	r3, #33	@ 0x21
 80011c4:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 80011c6:	2301      	movs	r3, #1
 80011c8:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80011ca:	2303      	movs	r3, #3
 80011cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80011ce:	2302      	movs	r3, #2
 80011d0:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80011d2:	230c      	movs	r3, #12
 80011d4:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80011d6:	2300      	movs	r3, #0
 80011d8:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 6144;
 80011da:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80011de:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011e4:	4618      	mov	r0, r3
 80011e6:	f00b fa39 	bl	800c65c <HAL_RCC_OscConfig>
 80011ea:	4603      	mov	r3, r0
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d001      	beq.n	80011f4 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 80011f0:	f000 f84e 	bl	8001290 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011f4:	233f      	movs	r3, #63	@ 0x3f
 80011f6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011f8:	2303      	movs	r3, #3
 80011fa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80011fc:	2300      	movs	r3, #0
 80011fe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001200:	2308      	movs	r3, #8
 8001202:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001204:	2340      	movs	r3, #64	@ 0x40
 8001206:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001208:	2340      	movs	r3, #64	@ 0x40
 800120a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800120c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001210:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001212:	2340      	movs	r3, #64	@ 0x40
 8001214:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001216:	1d3b      	adds	r3, r7, #4
 8001218:	2103      	movs	r1, #3
 800121a:	4618      	mov	r0, r3
 800121c:	f00b fdf8 	bl	800ce10 <HAL_RCC_ClockConfig>
 8001220:	4603      	mov	r3, r0
 8001222:	2b00      	cmp	r3, #0
 8001224:	d001      	beq.n	800122a <SystemClock_Config+0xda>
  {
    Error_Handler();
 8001226:	f000 f833 	bl	8001290 <Error_Handler>
  }
}
 800122a:	bf00      	nop
 800122c:	3770      	adds	r7, #112	@ 0x70
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	58024800 	.word	0x58024800

08001238 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b084      	sub	sp, #16
 800123c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800123e:	463b      	mov	r3, r7
 8001240:	2200      	movs	r2, #0
 8001242:	601a      	str	r2, [r3, #0]
 8001244:	605a      	str	r2, [r3, #4]
 8001246:	609a      	str	r2, [r3, #8]
 8001248:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800124a:	f004 fc0b 	bl	8005a64 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800124e:	2301      	movs	r3, #1
 8001250:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001252:	2300      	movs	r3, #0
 8001254:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8001256:	2300      	movs	r3, #0
 8001258:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800125a:	231f      	movs	r3, #31
 800125c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800125e:	2387      	movs	r3, #135	@ 0x87
 8001260:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001262:	2300      	movs	r3, #0
 8001264:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8001266:	2300      	movs	r3, #0
 8001268:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800126a:	2301      	movs	r3, #1
 800126c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800126e:	2301      	movs	r3, #1
 8001270:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001272:	2300      	movs	r3, #0
 8001274:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001276:	2300      	movs	r3, #0
 8001278:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800127a:	463b      	mov	r3, r7
 800127c:	4618      	mov	r0, r3
 800127e:	f004 fc29 	bl	8005ad4 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001282:	2004      	movs	r0, #4
 8001284:	f004 fc06 	bl	8005a94 <HAL_MPU_Enable>

}
 8001288:	bf00      	nop
 800128a:	3710      	adds	r7, #16
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}

08001290 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001290:	b480      	push	{r7}
 8001292:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001294:	b672      	cpsid	i
}
 8001296:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001298:	bf00      	nop
 800129a:	e7fd      	b.n	8001298 <Error_Handler+0x8>

0800129c <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_tx;
DMA_HandleTypeDef hdma_spi1_rx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80012a0:	4b27      	ldr	r3, [pc, #156]	@ (8001340 <MX_SPI1_Init+0xa4>)
 80012a2:	4a28      	ldr	r2, [pc, #160]	@ (8001344 <MX_SPI1_Init+0xa8>)
 80012a4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80012a6:	4b26      	ldr	r3, [pc, #152]	@ (8001340 <MX_SPI1_Init+0xa4>)
 80012a8:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80012ac:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80012ae:	4b24      	ldr	r3, [pc, #144]	@ (8001340 <MX_SPI1_Init+0xa4>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_32BIT;
 80012b4:	4b22      	ldr	r3, [pc, #136]	@ (8001340 <MX_SPI1_Init+0xa4>)
 80012b6:	221f      	movs	r2, #31
 80012b8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80012ba:	4b21      	ldr	r3, [pc, #132]	@ (8001340 <MX_SPI1_Init+0xa4>)
 80012bc:	2200      	movs	r2, #0
 80012be:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80012c0:	4b1f      	ldr	r3, [pc, #124]	@ (8001340 <MX_SPI1_Init+0xa4>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80012c6:	4b1e      	ldr	r3, [pc, #120]	@ (8001340 <MX_SPI1_Init+0xa4>)
 80012c8:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80012cc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80012ce:	4b1c      	ldr	r3, [pc, #112]	@ (8001340 <MX_SPI1_Init+0xa4>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80012d4:	4b1a      	ldr	r3, [pc, #104]	@ (8001340 <MX_SPI1_Init+0xa4>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80012da:	4b19      	ldr	r3, [pc, #100]	@ (8001340 <MX_SPI1_Init+0xa4>)
 80012dc:	2200      	movs	r2, #0
 80012de:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80012e0:	4b17      	ldr	r3, [pc, #92]	@ (8001340 <MX_SPI1_Init+0xa4>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 80012e6:	4b16      	ldr	r3, [pc, #88]	@ (8001340 <MX_SPI1_Init+0xa4>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80012ec:	4b14      	ldr	r3, [pc, #80]	@ (8001340 <MX_SPI1_Init+0xa4>)
 80012ee:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80012f2:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80012f4:	4b12      	ldr	r3, [pc, #72]	@ (8001340 <MX_SPI1_Init+0xa4>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80012fa:	4b11      	ldr	r3, [pc, #68]	@ (8001340 <MX_SPI1_Init+0xa4>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001300:	4b0f      	ldr	r3, [pc, #60]	@ (8001340 <MX_SPI1_Init+0xa4>)
 8001302:	2200      	movs	r2, #0
 8001304:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001306:	4b0e      	ldr	r3, [pc, #56]	@ (8001340 <MX_SPI1_Init+0xa4>)
 8001308:	2200      	movs	r2, #0
 800130a:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800130c:	4b0c      	ldr	r3, [pc, #48]	@ (8001340 <MX_SPI1_Init+0xa4>)
 800130e:	2200      	movs	r2, #0
 8001310:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001312:	4b0b      	ldr	r3, [pc, #44]	@ (8001340 <MX_SPI1_Init+0xa4>)
 8001314:	2200      	movs	r2, #0
 8001316:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001318:	4b09      	ldr	r3, [pc, #36]	@ (8001340 <MX_SPI1_Init+0xa4>)
 800131a:	2200      	movs	r2, #0
 800131c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800131e:	4b08      	ldr	r3, [pc, #32]	@ (8001340 <MX_SPI1_Init+0xa4>)
 8001320:	2200      	movs	r2, #0
 8001322:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001324:	4b06      	ldr	r3, [pc, #24]	@ (8001340 <MX_SPI1_Init+0xa4>)
 8001326:	2200      	movs	r2, #0
 8001328:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800132a:	4805      	ldr	r0, [pc, #20]	@ (8001340 <MX_SPI1_Init+0xa4>)
 800132c:	f00e fce2 	bl	800fcf4 <HAL_SPI_Init>
 8001330:	4603      	mov	r3, r0
 8001332:	2b00      	cmp	r3, #0
 8001334:	d001      	beq.n	800133a <MX_SPI1_Init+0x9e>
  {
    Error_Handler();
 8001336:	f7ff ffab 	bl	8001290 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800133a:	bf00      	nop
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	2400046c 	.word	0x2400046c
 8001344:	40013000 	.word	0x40013000

08001348 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b0ba      	sub	sp, #232	@ 0xe8
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001350:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001354:	2200      	movs	r2, #0
 8001356:	601a      	str	r2, [r3, #0]
 8001358:	605a      	str	r2, [r3, #4]
 800135a:	609a      	str	r2, [r3, #8]
 800135c:	60da      	str	r2, [r3, #12]
 800135e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001360:	f107 0318 	add.w	r3, r7, #24
 8001364:	22b8      	movs	r2, #184	@ 0xb8
 8001366:	2100      	movs	r1, #0
 8001368:	4618      	mov	r0, r3
 800136a:	f017 ffdb 	bl	8019324 <memset>
  if(spiHandle->Instance==SPI1)
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	4a6b      	ldr	r2, [pc, #428]	@ (8001520 <HAL_SPI_MspInit+0x1d8>)
 8001374:	4293      	cmp	r3, r2
 8001376:	f040 80cf 	bne.w	8001518 <HAL_SPI_MspInit+0x1d0>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 800137a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800137e:	f04f 0300 	mov.w	r3, #0
 8001382:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8001386:	2300      	movs	r3, #0
 8001388:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800138a:	f107 0318 	add.w	r3, r7, #24
 800138e:	4618      	mov	r0, r3
 8001390:	f00c f8ca 	bl	800d528 <HAL_RCCEx_PeriphCLKConfig>
 8001394:	4603      	mov	r3, r0
 8001396:	2b00      	cmp	r3, #0
 8001398:	d001      	beq.n	800139e <HAL_SPI_MspInit+0x56>
    {
      Error_Handler();
 800139a:	f7ff ff79 	bl	8001290 <Error_Handler>
    }

    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800139e:	4b61      	ldr	r3, [pc, #388]	@ (8001524 <HAL_SPI_MspInit+0x1dc>)
 80013a0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80013a4:	4a5f      	ldr	r2, [pc, #380]	@ (8001524 <HAL_SPI_MspInit+0x1dc>)
 80013a6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80013aa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80013ae:	4b5d      	ldr	r3, [pc, #372]	@ (8001524 <HAL_SPI_MspInit+0x1dc>)
 80013b0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80013b4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80013b8:	617b      	str	r3, [r7, #20]
 80013ba:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013bc:	4b59      	ldr	r3, [pc, #356]	@ (8001524 <HAL_SPI_MspInit+0x1dc>)
 80013be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013c2:	4a58      	ldr	r2, [pc, #352]	@ (8001524 <HAL_SPI_MspInit+0x1dc>)
 80013c4:	f043 0301 	orr.w	r3, r3, #1
 80013c8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013cc:	4b55      	ldr	r3, [pc, #340]	@ (8001524 <HAL_SPI_MspInit+0x1dc>)
 80013ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013d2:	f003 0301 	and.w	r3, r3, #1
 80013d6:	613b      	str	r3, [r7, #16]
 80013d8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80013da:	4b52      	ldr	r3, [pc, #328]	@ (8001524 <HAL_SPI_MspInit+0x1dc>)
 80013dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013e0:	4a50      	ldr	r2, [pc, #320]	@ (8001524 <HAL_SPI_MspInit+0x1dc>)
 80013e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80013e6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013ea:	4b4e      	ldr	r3, [pc, #312]	@ (8001524 <HAL_SPI_MspInit+0x1dc>)
 80013ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80013f4:	60fb      	str	r3, [r7, #12]
 80013f6:	68fb      	ldr	r3, [r7, #12]
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    PA15(JTDI)     ------> SPI1_NSS
    PG9     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_15;
 80013f8:	f248 03a0 	movw	r3, #32928	@ 0x80a0
 80013fc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001400:	2302      	movs	r3, #2
 8001402:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001406:	2300      	movs	r3, #0
 8001408:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800140c:	2300      	movs	r3, #0
 800140e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001412:	2305      	movs	r3, #5
 8001414:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001418:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800141c:	4619      	mov	r1, r3
 800141e:	4842      	ldr	r0, [pc, #264]	@ (8001528 <HAL_SPI_MspInit+0x1e0>)
 8001420:	f007 fcae 	bl	8008d80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001424:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001428:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800142c:	2302      	movs	r3, #2
 800142e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001432:	2300      	movs	r3, #0
 8001434:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001438:	2300      	movs	r3, #0
 800143a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800143e:	2305      	movs	r3, #5
 8001440:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001444:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001448:	4619      	mov	r1, r3
 800144a:	4838      	ldr	r0, [pc, #224]	@ (800152c <HAL_SPI_MspInit+0x1e4>)
 800144c:	f007 fc98 	bl	8008d80 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Stream3;
 8001450:	4b37      	ldr	r3, [pc, #220]	@ (8001530 <HAL_SPI_MspInit+0x1e8>)
 8001452:	4a38      	ldr	r2, [pc, #224]	@ (8001534 <HAL_SPI_MspInit+0x1ec>)
 8001454:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8001456:	4b36      	ldr	r3, [pc, #216]	@ (8001530 <HAL_SPI_MspInit+0x1e8>)
 8001458:	2226      	movs	r2, #38	@ 0x26
 800145a:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800145c:	4b34      	ldr	r3, [pc, #208]	@ (8001530 <HAL_SPI_MspInit+0x1e8>)
 800145e:	2240      	movs	r2, #64	@ 0x40
 8001460:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001462:	4b33      	ldr	r3, [pc, #204]	@ (8001530 <HAL_SPI_MspInit+0x1e8>)
 8001464:	2200      	movs	r2, #0
 8001466:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001468:	4b31      	ldr	r3, [pc, #196]	@ (8001530 <HAL_SPI_MspInit+0x1e8>)
 800146a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800146e:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001470:	4b2f      	ldr	r3, [pc, #188]	@ (8001530 <HAL_SPI_MspInit+0x1e8>)
 8001472:	2200      	movs	r2, #0
 8001474:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001476:	4b2e      	ldr	r3, [pc, #184]	@ (8001530 <HAL_SPI_MspInit+0x1e8>)
 8001478:	2200      	movs	r2, #0
 800147a:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 800147c:	4b2c      	ldr	r3, [pc, #176]	@ (8001530 <HAL_SPI_MspInit+0x1e8>)
 800147e:	2200      	movs	r2, #0
 8001480:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001482:	4b2b      	ldr	r3, [pc, #172]	@ (8001530 <HAL_SPI_MspInit+0x1e8>)
 8001484:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001488:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800148a:	4b29      	ldr	r3, [pc, #164]	@ (8001530 <HAL_SPI_MspInit+0x1e8>)
 800148c:	2200      	movs	r2, #0
 800148e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001490:	4827      	ldr	r0, [pc, #156]	@ (8001530 <HAL_SPI_MspInit+0x1e8>)
 8001492:	f004 fe2f 	bl	80060f4 <HAL_DMA_Init>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	d001      	beq.n	80014a0 <HAL_SPI_MspInit+0x158>
    {
      Error_Handler();
 800149c:	f7ff fef8 	bl	8001290 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	4a23      	ldr	r2, [pc, #140]	@ (8001530 <HAL_SPI_MspInit+0x1e8>)
 80014a4:	679a      	str	r2, [r3, #120]	@ 0x78
 80014a6:	4a22      	ldr	r2, [pc, #136]	@ (8001530 <HAL_SPI_MspInit+0x1e8>)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Stream4;
 80014ac:	4b22      	ldr	r3, [pc, #136]	@ (8001538 <HAL_SPI_MspInit+0x1f0>)
 80014ae:	4a23      	ldr	r2, [pc, #140]	@ (800153c <HAL_SPI_MspInit+0x1f4>)
 80014b0:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 80014b2:	4b21      	ldr	r3, [pc, #132]	@ (8001538 <HAL_SPI_MspInit+0x1f0>)
 80014b4:	2225      	movs	r2, #37	@ 0x25
 80014b6:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80014b8:	4b1f      	ldr	r3, [pc, #124]	@ (8001538 <HAL_SPI_MspInit+0x1f0>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80014be:	4b1e      	ldr	r3, [pc, #120]	@ (8001538 <HAL_SPI_MspInit+0x1f0>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80014c4:	4b1c      	ldr	r3, [pc, #112]	@ (8001538 <HAL_SPI_MspInit+0x1f0>)
 80014c6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80014ca:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80014cc:	4b1a      	ldr	r3, [pc, #104]	@ (8001538 <HAL_SPI_MspInit+0x1f0>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80014d2:	4b19      	ldr	r3, [pc, #100]	@ (8001538 <HAL_SPI_MspInit+0x1f0>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 80014d8:	4b17      	ldr	r3, [pc, #92]	@ (8001538 <HAL_SPI_MspInit+0x1f0>)
 80014da:	2200      	movs	r2, #0
 80014dc:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80014de:	4b16      	ldr	r3, [pc, #88]	@ (8001538 <HAL_SPI_MspInit+0x1f0>)
 80014e0:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80014e4:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80014e6:	4b14      	ldr	r3, [pc, #80]	@ (8001538 <HAL_SPI_MspInit+0x1f0>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80014ec:	4812      	ldr	r0, [pc, #72]	@ (8001538 <HAL_SPI_MspInit+0x1f0>)
 80014ee:	f004 fe01 	bl	80060f4 <HAL_DMA_Init>
 80014f2:	4603      	mov	r3, r0
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d001      	beq.n	80014fc <HAL_SPI_MspInit+0x1b4>
    {
      Error_Handler();
 80014f8:	f7ff feca 	bl	8001290 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	4a0e      	ldr	r2, [pc, #56]	@ (8001538 <HAL_SPI_MspInit+0x1f0>)
 8001500:	67da      	str	r2, [r3, #124]	@ 0x7c
 8001502:	4a0d      	ldr	r2, [pc, #52]	@ (8001538 <HAL_SPI_MspInit+0x1f0>)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001508:	2200      	movs	r2, #0
 800150a:	2100      	movs	r1, #0
 800150c:	2023      	movs	r0, #35	@ 0x23
 800150e:	f004 fa74 	bl	80059fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001512:	2023      	movs	r0, #35	@ 0x23
 8001514:	f004 fa8b 	bl	8005a2e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001518:	bf00      	nop
 800151a:	37e8      	adds	r7, #232	@ 0xe8
 800151c:	46bd      	mov	sp, r7
 800151e:	bd80      	pop	{r7, pc}
 8001520:	40013000 	.word	0x40013000
 8001524:	58024400 	.word	0x58024400
 8001528:	58020000 	.word	0x58020000
 800152c:	58021800 	.word	0x58021800
 8001530:	240004f4 	.word	0x240004f4
 8001534:	40020058 	.word	0x40020058
 8001538:	2400056c 	.word	0x2400056c
 800153c:	40020070 	.word	0x40020070

08001540 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001540:	b480      	push	{r7}
 8001542:	b083      	sub	sp, #12
 8001544:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001546:	4b0a      	ldr	r3, [pc, #40]	@ (8001570 <HAL_MspInit+0x30>)
 8001548:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800154c:	4a08      	ldr	r2, [pc, #32]	@ (8001570 <HAL_MspInit+0x30>)
 800154e:	f043 0302 	orr.w	r3, r3, #2
 8001552:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001556:	4b06      	ldr	r3, [pc, #24]	@ (8001570 <HAL_MspInit+0x30>)
 8001558:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800155c:	f003 0302 	and.w	r3, r3, #2
 8001560:	607b      	str	r3, [r7, #4]
 8001562:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001564:	bf00      	nop
 8001566:	370c      	adds	r7, #12
 8001568:	46bd      	mov	sp, r7
 800156a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156e:	4770      	bx	lr
 8001570:	58024400 	.word	0x58024400

08001574 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001574:	b480      	push	{r7}
 8001576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001578:	bf00      	nop
 800157a:	e7fd      	b.n	8001578 <NMI_Handler+0x4>

0800157c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800157c:	b480      	push	{r7}
 800157e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001580:	bf00      	nop
 8001582:	e7fd      	b.n	8001580 <HardFault_Handler+0x4>

08001584 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001584:	b480      	push	{r7}
 8001586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001588:	bf00      	nop
 800158a:	e7fd      	b.n	8001588 <MemManage_Handler+0x4>

0800158c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800158c:	b480      	push	{r7}
 800158e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001590:	bf00      	nop
 8001592:	e7fd      	b.n	8001590 <BusFault_Handler+0x4>

08001594 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001594:	b480      	push	{r7}
 8001596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001598:	bf00      	nop
 800159a:	e7fd      	b.n	8001598 <UsageFault_Handler+0x4>

0800159c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800159c:	b480      	push	{r7}
 800159e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015a0:	bf00      	nop
 80015a2:	46bd      	mov	sp, r7
 80015a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a8:	4770      	bx	lr

080015aa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015aa:	b480      	push	{r7}
 80015ac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015ae:	bf00      	nop
 80015b0:	46bd      	mov	sp, r7
 80015b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b6:	4770      	bx	lr

080015b8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015b8:	b480      	push	{r7}
 80015ba:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015bc:	bf00      	nop
 80015be:	46bd      	mov	sp, r7
 80015c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c4:	4770      	bx	lr

080015c6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015c6:	b580      	push	{r7, lr}
 80015c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015ca:	f001 fdcd 	bl	8003168 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015ce:	bf00      	nop
 80015d0:	bd80      	pop	{r7, pc}
	...

080015d4 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 80015d8:	4802      	ldr	r0, [pc, #8]	@ (80015e4 <DMA1_Stream0_IRQHandler+0x10>)
 80015da:	f006 f8b1 	bl	8007740 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80015de:	bf00      	nop
 80015e0:	bd80      	pop	{r7, pc}
 80015e2:	bf00      	nop
 80015e4:	24000680 	.word	0x24000680

080015e8 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80015ec:	4802      	ldr	r0, [pc, #8]	@ (80015f8 <DMA1_Stream1_IRQHandler+0x10>)
 80015ee:	f006 f8a7 	bl	8007740 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80015f2:	bf00      	nop
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	2400078c 	.word	0x2400078c

080015fc <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001600:	4802      	ldr	r0, [pc, #8]	@ (800160c <DMA1_Stream2_IRQHandler+0x10>)
 8001602:	f006 f89d 	bl	8007740 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8001606:	bf00      	nop
 8001608:	bd80      	pop	{r7, pc}
 800160a:	bf00      	nop
 800160c:	24000804 	.word	0x24000804

08001610 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001614:	4802      	ldr	r0, [pc, #8]	@ (8001620 <DMA1_Stream3_IRQHandler+0x10>)
 8001616:	f006 f893 	bl	8007740 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800161a:	bf00      	nop
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	240004f4 	.word	0x240004f4

08001624 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001628:	4802      	ldr	r0, [pc, #8]	@ (8001634 <DMA1_Stream4_IRQHandler+0x10>)
 800162a:	f006 f889 	bl	8007740 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 800162e:	bf00      	nop
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop
 8001634:	2400056c 	.word	0x2400056c

08001638 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800163c:	4802      	ldr	r0, [pc, #8]	@ (8001648 <DMA1_Stream5_IRQHandler+0x10>)
 800163e:	f006 f87f 	bl	8007740 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001642:	bf00      	nop
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	240001ec 	.word	0x240001ec

0800164c <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8001650:	4802      	ldr	r0, [pc, #8]	@ (800165c <DMA1_Stream6_IRQHandler+0x10>)
 8001652:	f006 f875 	bl	8007740 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8001656:	bf00      	nop
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	24000390 	.word	0x24000390

08001660 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001664:	4802      	ldr	r0, [pc, #8]	@ (8001670 <ADC_IRQHandler+0x10>)
 8001666:	f002 fc7f 	bl	8003f68 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800166a:	bf00      	nop
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	2400017c 	.word	0x2400017c

08001674 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001678:	4802      	ldr	r0, [pc, #8]	@ (8001684 <TIM2_IRQHandler+0x10>)
 800167a:	f00f f91e 	bl	80108ba <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800167e:	bf00      	nop
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	24000634 	.word	0x24000634

08001688 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 800168c:	4802      	ldr	r0, [pc, #8]	@ (8001698 <SPI1_IRQHandler+0x10>)
 800168e:	f00e fcff 	bl	8010090 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001692:	bf00      	nop
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	2400046c 	.word	0x2400046c

0800169c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80016a0:	4802      	ldr	r0, [pc, #8]	@ (80016ac <USART2_IRQHandler+0x10>)
 80016a2:	f010 fad1 	bl	8011c48 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80016a6:	bf00      	nop
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	240006f8 	.word	0x240006f8

080016b0 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_cordic_rd);
 80016b4:	4802      	ldr	r0, [pc, #8]	@ (80016c0 <DMA1_Stream7_IRQHandler+0x10>)
 80016b6:	f006 f843 	bl	8007740 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 80016ba:	bf00      	nop
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	2400028c 	.word	0x2400028c

080016c4 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_cordic_wr);
 80016c8:	4802      	ldr	r0, [pc, #8]	@ (80016d4 <DMA2_Stream0_IRQHandler+0x10>)
 80016ca:	f006 f839 	bl	8007740 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80016ce:	bf00      	nop
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	24000304 	.word	0x24000304

080016d8 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 80016dc:	4802      	ldr	r0, [pc, #8]	@ (80016e8 <OTG_HS_IRQHandler+0x10>)
 80016de:	f009 fe14 	bl	800b30a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 80016e2:	bf00      	nop
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	24004220 	.word	0x24004220

080016ec <CORDIC_IRQHandler>:

/**
  * @brief This function handles CORDIC interrupt.
  */
void CORDIC_IRQHandler(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CORDIC_IRQn 0 */

  /* USER CODE END CORDIC_IRQn 0 */
  HAL_CORDIC_IRQHandler(&hcordic);
 80016f0:	4802      	ldr	r0, [pc, #8]	@ (80016fc <CORDIC_IRQHandler+0x10>)
 80016f2:	f004 f80c 	bl	800570e <HAL_CORDIC_IRQHandler>
  /* USER CODE BEGIN CORDIC_IRQn 1 */

  /* USER CODE END CORDIC_IRQn 1 */
}
 80016f6:	bf00      	nop
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	24000264 	.word	0x24000264

08001700 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b086      	sub	sp, #24
 8001704:	af00      	add	r7, sp, #0
 8001706:	60f8      	str	r0, [r7, #12]
 8001708:	60b9      	str	r1, [r7, #8]
 800170a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800170c:	2300      	movs	r3, #0
 800170e:	617b      	str	r3, [r7, #20]
 8001710:	e00a      	b.n	8001728 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001712:	f3af 8000 	nop.w
 8001716:	4601      	mov	r1, r0
 8001718:	68bb      	ldr	r3, [r7, #8]
 800171a:	1c5a      	adds	r2, r3, #1
 800171c:	60ba      	str	r2, [r7, #8]
 800171e:	b2ca      	uxtb	r2, r1
 8001720:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001722:	697b      	ldr	r3, [r7, #20]
 8001724:	3301      	adds	r3, #1
 8001726:	617b      	str	r3, [r7, #20]
 8001728:	697a      	ldr	r2, [r7, #20]
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	429a      	cmp	r2, r3
 800172e:	dbf0      	blt.n	8001712 <_read+0x12>
  }

  return len;
 8001730:	687b      	ldr	r3, [r7, #4]
}
 8001732:	4618      	mov	r0, r3
 8001734:	3718      	adds	r7, #24
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}

0800173a <_close>:
  }
  return len;
}

int _close(int file)
{
 800173a:	b480      	push	{r7}
 800173c:	b083      	sub	sp, #12
 800173e:	af00      	add	r7, sp, #0
 8001740:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001742:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001746:	4618      	mov	r0, r3
 8001748:	370c      	adds	r7, #12
 800174a:	46bd      	mov	sp, r7
 800174c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001750:	4770      	bx	lr

08001752 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001752:	b480      	push	{r7}
 8001754:	b083      	sub	sp, #12
 8001756:	af00      	add	r7, sp, #0
 8001758:	6078      	str	r0, [r7, #4]
 800175a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001762:	605a      	str	r2, [r3, #4]
  return 0;
 8001764:	2300      	movs	r3, #0
}
 8001766:	4618      	mov	r0, r3
 8001768:	370c      	adds	r7, #12
 800176a:	46bd      	mov	sp, r7
 800176c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001770:	4770      	bx	lr

08001772 <_isatty>:

int _isatty(int file)
{
 8001772:	b480      	push	{r7}
 8001774:	b083      	sub	sp, #12
 8001776:	af00      	add	r7, sp, #0
 8001778:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800177a:	2301      	movs	r3, #1
}
 800177c:	4618      	mov	r0, r3
 800177e:	370c      	adds	r7, #12
 8001780:	46bd      	mov	sp, r7
 8001782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001786:	4770      	bx	lr

08001788 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001788:	b480      	push	{r7}
 800178a:	b085      	sub	sp, #20
 800178c:	af00      	add	r7, sp, #0
 800178e:	60f8      	str	r0, [r7, #12]
 8001790:	60b9      	str	r1, [r7, #8]
 8001792:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001794:	2300      	movs	r3, #0
}
 8001796:	4618      	mov	r0, r3
 8001798:	3714      	adds	r7, #20
 800179a:	46bd      	mov	sp, r7
 800179c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a0:	4770      	bx	lr
	...

080017a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b086      	sub	sp, #24
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80017ac:	4a14      	ldr	r2, [pc, #80]	@ (8001800 <_sbrk+0x5c>)
 80017ae:	4b15      	ldr	r3, [pc, #84]	@ (8001804 <_sbrk+0x60>)
 80017b0:	1ad3      	subs	r3, r2, r3
 80017b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80017b4:	697b      	ldr	r3, [r7, #20]
 80017b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80017b8:	4b13      	ldr	r3, [pc, #76]	@ (8001808 <_sbrk+0x64>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d102      	bne.n	80017c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80017c0:	4b11      	ldr	r3, [pc, #68]	@ (8001808 <_sbrk+0x64>)
 80017c2:	4a12      	ldr	r2, [pc, #72]	@ (800180c <_sbrk+0x68>)
 80017c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80017c6:	4b10      	ldr	r3, [pc, #64]	@ (8001808 <_sbrk+0x64>)
 80017c8:	681a      	ldr	r2, [r3, #0]
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	4413      	add	r3, r2
 80017ce:	693a      	ldr	r2, [r7, #16]
 80017d0:	429a      	cmp	r2, r3
 80017d2:	d207      	bcs.n	80017e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017d4:	f017 fdf4 	bl	80193c0 <__errno>
 80017d8:	4603      	mov	r3, r0
 80017da:	220c      	movs	r2, #12
 80017dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80017de:	f04f 33ff 	mov.w	r3, #4294967295
 80017e2:	e009      	b.n	80017f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017e4:	4b08      	ldr	r3, [pc, #32]	@ (8001808 <_sbrk+0x64>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017ea:	4b07      	ldr	r3, [pc, #28]	@ (8001808 <_sbrk+0x64>)
 80017ec:	681a      	ldr	r2, [r3, #0]
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	4413      	add	r3, r2
 80017f2:	4a05      	ldr	r2, [pc, #20]	@ (8001808 <_sbrk+0x64>)
 80017f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017f6:	68fb      	ldr	r3, [r7, #12]
}
 80017f8:	4618      	mov	r0, r3
 80017fa:	3718      	adds	r7, #24
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bd80      	pop	{r7, pc}
 8001800:	24050000 	.word	0x24050000
 8001804:	00000400 	.word	0x00000400
 8001808:	240005e4 	.word	0x240005e4
 800180c:	24004a70 	.word	0x24004a70

08001810 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001810:	b480      	push	{r7}
 8001812:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001814:	4b3e      	ldr	r3, [pc, #248]	@ (8001910 <SystemInit+0x100>)
 8001816:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800181a:	4a3d      	ldr	r2, [pc, #244]	@ (8001910 <SystemInit+0x100>)
 800181c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001820:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001824:	4b3b      	ldr	r3, [pc, #236]	@ (8001914 <SystemInit+0x104>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f003 030f 	and.w	r3, r3, #15
 800182c:	2b06      	cmp	r3, #6
 800182e:	d807      	bhi.n	8001840 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001830:	4b38      	ldr	r3, [pc, #224]	@ (8001914 <SystemInit+0x104>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f023 030f 	bic.w	r3, r3, #15
 8001838:	4a36      	ldr	r2, [pc, #216]	@ (8001914 <SystemInit+0x104>)
 800183a:	f043 0307 	orr.w	r3, r3, #7
 800183e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001840:	4b35      	ldr	r3, [pc, #212]	@ (8001918 <SystemInit+0x108>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4a34      	ldr	r2, [pc, #208]	@ (8001918 <SystemInit+0x108>)
 8001846:	f043 0301 	orr.w	r3, r3, #1
 800184a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800184c:	4b32      	ldr	r3, [pc, #200]	@ (8001918 <SystemInit+0x108>)
 800184e:	2200      	movs	r2, #0
 8001850:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001852:	4b31      	ldr	r3, [pc, #196]	@ (8001918 <SystemInit+0x108>)
 8001854:	681a      	ldr	r2, [r3, #0]
 8001856:	4930      	ldr	r1, [pc, #192]	@ (8001918 <SystemInit+0x108>)
 8001858:	4b30      	ldr	r3, [pc, #192]	@ (800191c <SystemInit+0x10c>)
 800185a:	4013      	ands	r3, r2
 800185c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800185e:	4b2d      	ldr	r3, [pc, #180]	@ (8001914 <SystemInit+0x104>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f003 0308 	and.w	r3, r3, #8
 8001866:	2b00      	cmp	r3, #0
 8001868:	d007      	beq.n	800187a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800186a:	4b2a      	ldr	r3, [pc, #168]	@ (8001914 <SystemInit+0x104>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f023 030f 	bic.w	r3, r3, #15
 8001872:	4a28      	ldr	r2, [pc, #160]	@ (8001914 <SystemInit+0x104>)
 8001874:	f043 0307 	orr.w	r3, r3, #7
 8001878:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800187a:	4b27      	ldr	r3, [pc, #156]	@ (8001918 <SystemInit+0x108>)
 800187c:	2200      	movs	r2, #0
 800187e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001880:	4b25      	ldr	r3, [pc, #148]	@ (8001918 <SystemInit+0x108>)
 8001882:	2200      	movs	r2, #0
 8001884:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001886:	4b24      	ldr	r3, [pc, #144]	@ (8001918 <SystemInit+0x108>)
 8001888:	2200      	movs	r2, #0
 800188a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800188c:	4b22      	ldr	r3, [pc, #136]	@ (8001918 <SystemInit+0x108>)
 800188e:	4a24      	ldr	r2, [pc, #144]	@ (8001920 <SystemInit+0x110>)
 8001890:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001892:	4b21      	ldr	r3, [pc, #132]	@ (8001918 <SystemInit+0x108>)
 8001894:	4a23      	ldr	r2, [pc, #140]	@ (8001924 <SystemInit+0x114>)
 8001896:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001898:	4b1f      	ldr	r3, [pc, #124]	@ (8001918 <SystemInit+0x108>)
 800189a:	4a23      	ldr	r2, [pc, #140]	@ (8001928 <SystemInit+0x118>)
 800189c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800189e:	4b1e      	ldr	r3, [pc, #120]	@ (8001918 <SystemInit+0x108>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80018a4:	4b1c      	ldr	r3, [pc, #112]	@ (8001918 <SystemInit+0x108>)
 80018a6:	4a20      	ldr	r2, [pc, #128]	@ (8001928 <SystemInit+0x118>)
 80018a8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80018aa:	4b1b      	ldr	r3, [pc, #108]	@ (8001918 <SystemInit+0x108>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80018b0:	4b19      	ldr	r3, [pc, #100]	@ (8001918 <SystemInit+0x108>)
 80018b2:	4a1d      	ldr	r2, [pc, #116]	@ (8001928 <SystemInit+0x118>)
 80018b4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80018b6:	4b18      	ldr	r3, [pc, #96]	@ (8001918 <SystemInit+0x108>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80018bc:	4b16      	ldr	r3, [pc, #88]	@ (8001918 <SystemInit+0x108>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	4a15      	ldr	r2, [pc, #84]	@ (8001918 <SystemInit+0x108>)
 80018c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80018c6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80018c8:	4b13      	ldr	r3, [pc, #76]	@ (8001918 <SystemInit+0x108>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80018ce:	4b12      	ldr	r3, [pc, #72]	@ (8001918 <SystemInit+0x108>)
 80018d0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80018d4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d113      	bne.n	8001904 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80018dc:	4b0e      	ldr	r3, [pc, #56]	@ (8001918 <SystemInit+0x108>)
 80018de:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80018e2:	4a0d      	ldr	r2, [pc, #52]	@ (8001918 <SystemInit+0x108>)
 80018e4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80018e8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80018ec:	4b0f      	ldr	r3, [pc, #60]	@ (800192c <SystemInit+0x11c>)
 80018ee:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80018f2:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80018f4:	4b08      	ldr	r3, [pc, #32]	@ (8001918 <SystemInit+0x108>)
 80018f6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80018fa:	4a07      	ldr	r2, [pc, #28]	@ (8001918 <SystemInit+0x108>)
 80018fc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001900:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001904:	bf00      	nop
 8001906:	46bd      	mov	sp, r7
 8001908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190c:	4770      	bx	lr
 800190e:	bf00      	nop
 8001910:	e000ed00 	.word	0xe000ed00
 8001914:	52002000 	.word	0x52002000
 8001918:	58024400 	.word	0x58024400
 800191c:	eaf6ed7f 	.word	0xeaf6ed7f
 8001920:	02020200 	.word	0x02020200
 8001924:	01ff0000 	.word	0x01ff0000
 8001928:	01010280 	.word	0x01010280
 800192c:	52004000 	.word	0x52004000

08001930 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8001930:	b480      	push	{r7}
 8001932:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001934:	4b09      	ldr	r3, [pc, #36]	@ (800195c <ExitRun0Mode+0x2c>)
 8001936:	68db      	ldr	r3, [r3, #12]
 8001938:	4a08      	ldr	r2, [pc, #32]	@ (800195c <ExitRun0Mode+0x2c>)
 800193a:	f043 0302 	orr.w	r3, r3, #2
 800193e:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8001940:	bf00      	nop
 8001942:	4b06      	ldr	r3, [pc, #24]	@ (800195c <ExitRun0Mode+0x2c>)
 8001944:	685b      	ldr	r3, [r3, #4]
 8001946:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800194a:	2b00      	cmp	r3, #0
 800194c:	d0f9      	beq.n	8001942 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800194e:	bf00      	nop
 8001950:	bf00      	nop
 8001952:	46bd      	mov	sp, r7
 8001954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001958:	4770      	bx	lr
 800195a:	bf00      	nop
 800195c:	58024800 	.word	0x58024800

08001960 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
DMA_HandleTypeDef hdma_tim1_ch1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b09c      	sub	sp, #112	@ 0x70
 8001964:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001966:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800196a:	2200      	movs	r2, #0
 800196c:	601a      	str	r2, [r3, #0]
 800196e:	605a      	str	r2, [r3, #4]
 8001970:	609a      	str	r2, [r3, #8]
 8001972:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001974:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001978:	2200      	movs	r2, #0
 800197a:	601a      	str	r2, [r3, #0]
 800197c:	605a      	str	r2, [r3, #4]
 800197e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001980:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001984:	2200      	movs	r2, #0
 8001986:	601a      	str	r2, [r3, #0]
 8001988:	605a      	str	r2, [r3, #4]
 800198a:	609a      	str	r2, [r3, #8]
 800198c:	60da      	str	r2, [r3, #12]
 800198e:	611a      	str	r2, [r3, #16]
 8001990:	615a      	str	r2, [r3, #20]
 8001992:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001994:	1d3b      	adds	r3, r7, #4
 8001996:	2234      	movs	r2, #52	@ 0x34
 8001998:	2100      	movs	r1, #0
 800199a:	4618      	mov	r0, r3
 800199c:	f017 fcc2 	bl	8019324 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80019a0:	4b43      	ldr	r3, [pc, #268]	@ (8001ab0 <MX_TIM1_Init+0x150>)
 80019a2:	4a44      	ldr	r2, [pc, #272]	@ (8001ab4 <MX_TIM1_Init+0x154>)
 80019a4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1020-1;
 80019a6:	4b42      	ldr	r3, [pc, #264]	@ (8001ab0 <MX_TIM1_Init+0x150>)
 80019a8:	f240 32fb 	movw	r2, #1019	@ 0x3fb
 80019ac:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019ae:	4b40      	ldr	r3, [pc, #256]	@ (8001ab0 <MX_TIM1_Init+0x150>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10-1;
 80019b4:	4b3e      	ldr	r3, [pc, #248]	@ (8001ab0 <MX_TIM1_Init+0x150>)
 80019b6:	2209      	movs	r2, #9
 80019b8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019ba:	4b3d      	ldr	r3, [pc, #244]	@ (8001ab0 <MX_TIM1_Init+0x150>)
 80019bc:	2200      	movs	r2, #0
 80019be:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80019c0:	4b3b      	ldr	r3, [pc, #236]	@ (8001ab0 <MX_TIM1_Init+0x150>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019c6:	4b3a      	ldr	r3, [pc, #232]	@ (8001ab0 <MX_TIM1_Init+0x150>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80019cc:	4838      	ldr	r0, [pc, #224]	@ (8001ab0 <MX_TIM1_Init+0x150>)
 80019ce:	f00e febc 	bl	801074a <HAL_TIM_Base_Init>
 80019d2:	4603      	mov	r3, r0
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d001      	beq.n	80019dc <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80019d8:	f7ff fc5a 	bl	8001290 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019dc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80019e0:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80019e2:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80019e6:	4619      	mov	r1, r3
 80019e8:	4831      	ldr	r0, [pc, #196]	@ (8001ab0 <MX_TIM1_Init+0x150>)
 80019ea:	f00f f981 	bl	8010cf0 <HAL_TIM_ConfigClockSource>
 80019ee:	4603      	mov	r3, r0
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d001      	beq.n	80019f8 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80019f4:	f7ff fc4c 	bl	8001290 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80019f8:	482d      	ldr	r0, [pc, #180]	@ (8001ab0 <MX_TIM1_Init+0x150>)
 80019fa:	f00e fefd 	bl	80107f8 <HAL_TIM_PWM_Init>
 80019fe:	4603      	mov	r3, r0
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d001      	beq.n	8001a08 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001a04:	f7ff fc44 	bl	8001290 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a10:	2300      	movs	r3, #0
 8001a12:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001a14:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001a18:	4619      	mov	r1, r3
 8001a1a:	4825      	ldr	r0, [pc, #148]	@ (8001ab0 <MX_TIM1_Init+0x150>)
 8001a1c:	f00f feb2 	bl	8011784 <HAL_TIMEx_MasterConfigSynchronization>
 8001a20:	4603      	mov	r3, r0
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d001      	beq.n	8001a2a <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001a26:	f7ff fc33 	bl	8001290 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a2a:	2360      	movs	r3, #96	@ 0x60
 8001a2c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a32:	2300      	movs	r3, #0
 8001a34:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001a36:	2300      	movs	r3, #0
 8001a38:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001a42:	2300      	movs	r3, #0
 8001a44:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a46:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	4619      	mov	r1, r3
 8001a4e:	4818      	ldr	r0, [pc, #96]	@ (8001ab0 <MX_TIM1_Init+0x150>)
 8001a50:	f00f f83a 	bl	8010ac8 <HAL_TIM_PWM_ConfigChannel>
 8001a54:	4603      	mov	r3, r0
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d001      	beq.n	8001a5e <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8001a5a:	f7ff fc19 	bl	8001290 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001a62:	2300      	movs	r3, #0
 8001a64:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001a66:	2300      	movs	r3, #0
 8001a68:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001a72:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a76:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001a80:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001a84:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001a86:	2300      	movs	r3, #0
 8001a88:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001a8e:	1d3b      	adds	r3, r7, #4
 8001a90:	4619      	mov	r1, r3
 8001a92:	4807      	ldr	r0, [pc, #28]	@ (8001ab0 <MX_TIM1_Init+0x150>)
 8001a94:	f00f ff12 	bl	80118bc <HAL_TIMEx_ConfigBreakDeadTime>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d001      	beq.n	8001aa2 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8001a9e:	f7ff fbf7 	bl	8001290 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001aa2:	4803      	ldr	r0, [pc, #12]	@ (8001ab0 <MX_TIM1_Init+0x150>)
 8001aa4:	f000 f8c6 	bl	8001c34 <HAL_TIM_MspPostInit>

}
 8001aa8:	bf00      	nop
 8001aaa:	3770      	adds	r7, #112	@ 0x70
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bd80      	pop	{r7, pc}
 8001ab0:	240005e8 	.word	0x240005e8
 8001ab4:	40010000 	.word	0x40010000

08001ab8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b088      	sub	sp, #32
 8001abc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001abe:	f107 0310 	add.w	r3, r7, #16
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	601a      	str	r2, [r3, #0]
 8001ac6:	605a      	str	r2, [r3, #4]
 8001ac8:	609a      	str	r2, [r3, #8]
 8001aca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001acc:	1d3b      	adds	r3, r7, #4
 8001ace:	2200      	movs	r2, #0
 8001ad0:	601a      	str	r2, [r3, #0]
 8001ad2:	605a      	str	r2, [r3, #4]
 8001ad4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001ad6:	4b1e      	ldr	r3, [pc, #120]	@ (8001b50 <MX_TIM2_Init+0x98>)
 8001ad8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001adc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 270-1;
 8001ade:	4b1c      	ldr	r3, [pc, #112]	@ (8001b50 <MX_TIM2_Init+0x98>)
 8001ae0:	f240 120d 	movw	r2, #269	@ 0x10d
 8001ae4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ae6:	4b1a      	ldr	r3, [pc, #104]	@ (8001b50 <MX_TIM2_Init+0x98>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8001aec:	4b18      	ldr	r3, [pc, #96]	@ (8001b50 <MX_TIM2_Init+0x98>)
 8001aee:	2263      	movs	r2, #99	@ 0x63
 8001af0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001af2:	4b17      	ldr	r3, [pc, #92]	@ (8001b50 <MX_TIM2_Init+0x98>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001af8:	4b15      	ldr	r3, [pc, #84]	@ (8001b50 <MX_TIM2_Init+0x98>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001afe:	4814      	ldr	r0, [pc, #80]	@ (8001b50 <MX_TIM2_Init+0x98>)
 8001b00:	f00e fe23 	bl	801074a <HAL_TIM_Base_Init>
 8001b04:	4603      	mov	r3, r0
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d001      	beq.n	8001b0e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001b0a:	f7ff fbc1 	bl	8001290 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b0e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b12:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001b14:	f107 0310 	add.w	r3, r7, #16
 8001b18:	4619      	mov	r1, r3
 8001b1a:	480d      	ldr	r0, [pc, #52]	@ (8001b50 <MX_TIM2_Init+0x98>)
 8001b1c:	f00f f8e8 	bl	8010cf0 <HAL_TIM_ConfigClockSource>
 8001b20:	4603      	mov	r3, r0
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d001      	beq.n	8001b2a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001b26:	f7ff fbb3 	bl	8001290 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001b2a:	2320      	movs	r3, #32
 8001b2c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001b32:	1d3b      	adds	r3, r7, #4
 8001b34:	4619      	mov	r1, r3
 8001b36:	4806      	ldr	r0, [pc, #24]	@ (8001b50 <MX_TIM2_Init+0x98>)
 8001b38:	f00f fe24 	bl	8011784 <HAL_TIMEx_MasterConfigSynchronization>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d001      	beq.n	8001b46 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001b42:	f7ff fba5 	bl	8001290 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001b46:	bf00      	nop
 8001b48:	3720      	adds	r7, #32
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	24000634 	.word	0x24000634

08001b54 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b084      	sub	sp, #16
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	4a30      	ldr	r2, [pc, #192]	@ (8001c24 <HAL_TIM_Base_MspInit+0xd0>)
 8001b62:	4293      	cmp	r3, r2
 8001b64:	d13e      	bne.n	8001be4 <HAL_TIM_Base_MspInit+0x90>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001b66:	4b30      	ldr	r3, [pc, #192]	@ (8001c28 <HAL_TIM_Base_MspInit+0xd4>)
 8001b68:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001b6c:	4a2e      	ldr	r2, [pc, #184]	@ (8001c28 <HAL_TIM_Base_MspInit+0xd4>)
 8001b6e:	f043 0301 	orr.w	r3, r3, #1
 8001b72:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001b76:	4b2c      	ldr	r3, [pc, #176]	@ (8001c28 <HAL_TIM_Base_MspInit+0xd4>)
 8001b78:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001b7c:	f003 0301 	and.w	r3, r3, #1
 8001b80:	60fb      	str	r3, [r7, #12]
 8001b82:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA1_Stream0;
 8001b84:	4b29      	ldr	r3, [pc, #164]	@ (8001c2c <HAL_TIM_Base_MspInit+0xd8>)
 8001b86:	4a2a      	ldr	r2, [pc, #168]	@ (8001c30 <HAL_TIM_Base_MspInit+0xdc>)
 8001b88:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Request = DMA_REQUEST_TIM1_CH1;
 8001b8a:	4b28      	ldr	r3, [pc, #160]	@ (8001c2c <HAL_TIM_Base_MspInit+0xd8>)
 8001b8c:	220b      	movs	r2, #11
 8001b8e:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001b90:	4b26      	ldr	r3, [pc, #152]	@ (8001c2c <HAL_TIM_Base_MspInit+0xd8>)
 8001b92:	2240      	movs	r2, #64	@ 0x40
 8001b94:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b96:	4b25      	ldr	r3, [pc, #148]	@ (8001c2c <HAL_TIM_Base_MspInit+0xd8>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001b9c:	4b23      	ldr	r3, [pc, #140]	@ (8001c2c <HAL_TIM_Base_MspInit+0xd8>)
 8001b9e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001ba2:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001ba4:	4b21      	ldr	r3, [pc, #132]	@ (8001c2c <HAL_TIM_Base_MspInit+0xd8>)
 8001ba6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001baa:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001bac:	4b1f      	ldr	r3, [pc, #124]	@ (8001c2c <HAL_TIM_Base_MspInit+0xd8>)
 8001bae:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001bb2:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 8001bb4:	4b1d      	ldr	r3, [pc, #116]	@ (8001c2c <HAL_TIM_Base_MspInit+0xd8>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8001bba:	4b1c      	ldr	r3, [pc, #112]	@ (8001c2c <HAL_TIM_Base_MspInit+0xd8>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	621a      	str	r2, [r3, #32]
    hdma_tim1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001bc0:	4b1a      	ldr	r3, [pc, #104]	@ (8001c2c <HAL_TIM_Base_MspInit+0xd8>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8001bc6:	4819      	ldr	r0, [pc, #100]	@ (8001c2c <HAL_TIM_Base_MspInit+0xd8>)
 8001bc8:	f004 fa94 	bl	80060f4 <HAL_DMA_Init>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d001      	beq.n	8001bd6 <HAL_TIM_Base_MspInit+0x82>
    {
      Error_Handler();
 8001bd2:	f7ff fb5d 	bl	8001290 <Error_Handler>
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	4a14      	ldr	r2, [pc, #80]	@ (8001c2c <HAL_TIM_Base_MspInit+0xd8>)
 8001bda:	625a      	str	r2, [r3, #36]	@ 0x24
 8001bdc:	4a13      	ldr	r2, [pc, #76]	@ (8001c2c <HAL_TIM_Base_MspInit+0xd8>)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001be2:	e01b      	b.n	8001c1c <HAL_TIM_Base_MspInit+0xc8>
  else if(tim_baseHandle->Instance==TIM2)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001bec:	d116      	bne.n	8001c1c <HAL_TIM_Base_MspInit+0xc8>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001bee:	4b0e      	ldr	r3, [pc, #56]	@ (8001c28 <HAL_TIM_Base_MspInit+0xd4>)
 8001bf0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001bf4:	4a0c      	ldr	r2, [pc, #48]	@ (8001c28 <HAL_TIM_Base_MspInit+0xd4>)
 8001bf6:	f043 0301 	orr.w	r3, r3, #1
 8001bfa:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001bfe:	4b0a      	ldr	r3, [pc, #40]	@ (8001c28 <HAL_TIM_Base_MspInit+0xd4>)
 8001c00:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001c04:	f003 0301 	and.w	r3, r3, #1
 8001c08:	60bb      	str	r3, [r7, #8]
 8001c0a:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	2100      	movs	r1, #0
 8001c10:	201c      	movs	r0, #28
 8001c12:	f003 fef2 	bl	80059fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001c16:	201c      	movs	r0, #28
 8001c18:	f003 ff09 	bl	8005a2e <HAL_NVIC_EnableIRQ>
}
 8001c1c:	bf00      	nop
 8001c1e:	3710      	adds	r7, #16
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}
 8001c24:	40010000 	.word	0x40010000
 8001c28:	58024400 	.word	0x58024400
 8001c2c:	24000680 	.word	0x24000680
 8001c30:	40020010 	.word	0x40020010

08001c34 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b088      	sub	sp, #32
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c3c:	f107 030c 	add.w	r3, r7, #12
 8001c40:	2200      	movs	r2, #0
 8001c42:	601a      	str	r2, [r3, #0]
 8001c44:	605a      	str	r2, [r3, #4]
 8001c46:	609a      	str	r2, [r3, #8]
 8001c48:	60da      	str	r2, [r3, #12]
 8001c4a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4a13      	ldr	r2, [pc, #76]	@ (8001ca0 <HAL_TIM_MspPostInit+0x6c>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d11f      	bne.n	8001c96 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001c56:	4b13      	ldr	r3, [pc, #76]	@ (8001ca4 <HAL_TIM_MspPostInit+0x70>)
 8001c58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c5c:	4a11      	ldr	r2, [pc, #68]	@ (8001ca4 <HAL_TIM_MspPostInit+0x70>)
 8001c5e:	f043 0310 	orr.w	r3, r3, #16
 8001c62:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001c66:	4b0f      	ldr	r3, [pc, #60]	@ (8001ca4 <HAL_TIM_MspPostInit+0x70>)
 8001c68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c6c:	f003 0310 	and.w	r3, r3, #16
 8001c70:	60bb      	str	r3, [r7, #8]
 8001c72:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001c74:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001c78:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c7a:	2302      	movs	r3, #2
 8001c7c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c82:	2300      	movs	r3, #0
 8001c84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001c86:	2301      	movs	r3, #1
 8001c88:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c8a:	f107 030c 	add.w	r3, r7, #12
 8001c8e:	4619      	mov	r1, r3
 8001c90:	4805      	ldr	r0, [pc, #20]	@ (8001ca8 <HAL_TIM_MspPostInit+0x74>)
 8001c92:	f007 f875 	bl	8008d80 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001c96:	bf00      	nop
 8001c98:	3720      	adds	r7, #32
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	40010000 	.word	0x40010000
 8001ca4:	58024400 	.word	0x58024400
 8001ca8:	58021000 	.word	0x58021000

08001cac <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001cb0:	4b22      	ldr	r3, [pc, #136]	@ (8001d3c <MX_USART2_UART_Init+0x90>)
 8001cb2:	4a23      	ldr	r2, [pc, #140]	@ (8001d40 <MX_USART2_UART_Init+0x94>)
 8001cb4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001cb6:	4b21      	ldr	r3, [pc, #132]	@ (8001d3c <MX_USART2_UART_Init+0x90>)
 8001cb8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001cbc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001cbe:	4b1f      	ldr	r3, [pc, #124]	@ (8001d3c <MX_USART2_UART_Init+0x90>)
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001cc4:	4b1d      	ldr	r3, [pc, #116]	@ (8001d3c <MX_USART2_UART_Init+0x90>)
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001cca:	4b1c      	ldr	r3, [pc, #112]	@ (8001d3c <MX_USART2_UART_Init+0x90>)
 8001ccc:	2200      	movs	r2, #0
 8001cce:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001cd0:	4b1a      	ldr	r3, [pc, #104]	@ (8001d3c <MX_USART2_UART_Init+0x90>)
 8001cd2:	220c      	movs	r2, #12
 8001cd4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cd6:	4b19      	ldr	r3, [pc, #100]	@ (8001d3c <MX_USART2_UART_Init+0x90>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001cdc:	4b17      	ldr	r3, [pc, #92]	@ (8001d3c <MX_USART2_UART_Init+0x90>)
 8001cde:	2200      	movs	r2, #0
 8001ce0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001ce2:	4b16      	ldr	r3, [pc, #88]	@ (8001d3c <MX_USART2_UART_Init+0x90>)
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001ce8:	4b14      	ldr	r3, [pc, #80]	@ (8001d3c <MX_USART2_UART_Init+0x90>)
 8001cea:	2200      	movs	r2, #0
 8001cec:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001cee:	4b13      	ldr	r3, [pc, #76]	@ (8001d3c <MX_USART2_UART_Init+0x90>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001cf4:	4811      	ldr	r0, [pc, #68]	@ (8001d3c <MX_USART2_UART_Init+0x90>)
 8001cf6:	f00f fe8b 	bl	8011a10 <HAL_UART_Init>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d001      	beq.n	8001d04 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001d00:	f7ff fac6 	bl	8001290 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001d04:	2100      	movs	r1, #0
 8001d06:	480d      	ldr	r0, [pc, #52]	@ (8001d3c <MX_USART2_UART_Init+0x90>)
 8001d08:	f011 ff06 	bl	8013b18 <HAL_UARTEx_SetTxFifoThreshold>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d001      	beq.n	8001d16 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001d12:	f7ff fabd 	bl	8001290 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001d16:	2100      	movs	r1, #0
 8001d18:	4808      	ldr	r0, [pc, #32]	@ (8001d3c <MX_USART2_UART_Init+0x90>)
 8001d1a:	f011 ff3b 	bl	8013b94 <HAL_UARTEx_SetRxFifoThreshold>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d001      	beq.n	8001d28 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001d24:	f7ff fab4 	bl	8001290 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001d28:	4804      	ldr	r0, [pc, #16]	@ (8001d3c <MX_USART2_UART_Init+0x90>)
 8001d2a:	f011 febc 	bl	8013aa6 <HAL_UARTEx_DisableFifoMode>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d001      	beq.n	8001d38 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001d34:	f7ff faac 	bl	8001290 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001d38:	bf00      	nop
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	240006f8 	.word	0x240006f8
 8001d40:	40004400 	.word	0x40004400

08001d44 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b0b8      	sub	sp, #224	@ 0xe0
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d4c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001d50:	2200      	movs	r2, #0
 8001d52:	601a      	str	r2, [r3, #0]
 8001d54:	605a      	str	r2, [r3, #4]
 8001d56:	609a      	str	r2, [r3, #8]
 8001d58:	60da      	str	r2, [r3, #12]
 8001d5a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001d5c:	f107 0310 	add.w	r3, r7, #16
 8001d60:	22b8      	movs	r2, #184	@ 0xb8
 8001d62:	2100      	movs	r1, #0
 8001d64:	4618      	mov	r0, r3
 8001d66:	f017 fadd 	bl	8019324 <memset>
  if(uartHandle->Instance==USART2)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	4a59      	ldr	r2, [pc, #356]	@ (8001ed4 <HAL_UART_MspInit+0x190>)
 8001d70:	4293      	cmp	r3, r2
 8001d72:	f040 80ab 	bne.w	8001ecc <HAL_UART_MspInit+0x188>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001d76:	f04f 0202 	mov.w	r2, #2
 8001d7a:	f04f 0300 	mov.w	r3, #0
 8001d7e:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001d82:	2300      	movs	r3, #0
 8001d84:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001d88:	f107 0310 	add.w	r3, r7, #16
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	f00b fbcb 	bl	800d528 <HAL_RCCEx_PeriphCLKConfig>
 8001d92:	4603      	mov	r3, r0
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d001      	beq.n	8001d9c <HAL_UART_MspInit+0x58>
    {
      Error_Handler();
 8001d98:	f7ff fa7a 	bl	8001290 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001d9c:	4b4e      	ldr	r3, [pc, #312]	@ (8001ed8 <HAL_UART_MspInit+0x194>)
 8001d9e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001da2:	4a4d      	ldr	r2, [pc, #308]	@ (8001ed8 <HAL_UART_MspInit+0x194>)
 8001da4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001da8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001dac:	4b4a      	ldr	r3, [pc, #296]	@ (8001ed8 <HAL_UART_MspInit+0x194>)
 8001dae:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001db2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001db6:	60fb      	str	r3, [r7, #12]
 8001db8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dba:	4b47      	ldr	r3, [pc, #284]	@ (8001ed8 <HAL_UART_MspInit+0x194>)
 8001dbc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001dc0:	4a45      	ldr	r2, [pc, #276]	@ (8001ed8 <HAL_UART_MspInit+0x194>)
 8001dc2:	f043 0301 	orr.w	r3, r3, #1
 8001dc6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001dca:	4b43      	ldr	r3, [pc, #268]	@ (8001ed8 <HAL_UART_MspInit+0x194>)
 8001dcc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001dd0:	f003 0301 	and.w	r3, r3, #1
 8001dd4:	60bb      	str	r3, [r7, #8]
 8001dd6:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001dd8:	230c      	movs	r3, #12
 8001dda:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dde:	2302      	movs	r3, #2
 8001de0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de4:	2300      	movs	r3, #0
 8001de6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dea:	2300      	movs	r3, #0
 8001dec:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001df0:	2307      	movs	r3, #7
 8001df2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001df6:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001dfa:	4619      	mov	r1, r3
 8001dfc:	4837      	ldr	r0, [pc, #220]	@ (8001edc <HAL_UART_MspInit+0x198>)
 8001dfe:	f006 ffbf 	bl	8008d80 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream1;
 8001e02:	4b37      	ldr	r3, [pc, #220]	@ (8001ee0 <HAL_UART_MspInit+0x19c>)
 8001e04:	4a37      	ldr	r2, [pc, #220]	@ (8001ee4 <HAL_UART_MspInit+0x1a0>)
 8001e06:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8001e08:	4b35      	ldr	r3, [pc, #212]	@ (8001ee0 <HAL_UART_MspInit+0x19c>)
 8001e0a:	222c      	movs	r2, #44	@ 0x2c
 8001e0c:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001e0e:	4b34      	ldr	r3, [pc, #208]	@ (8001ee0 <HAL_UART_MspInit+0x19c>)
 8001e10:	2240      	movs	r2, #64	@ 0x40
 8001e12:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e14:	4b32      	ldr	r3, [pc, #200]	@ (8001ee0 <HAL_UART_MspInit+0x19c>)
 8001e16:	2200      	movs	r2, #0
 8001e18:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001e1a:	4b31      	ldr	r3, [pc, #196]	@ (8001ee0 <HAL_UART_MspInit+0x19c>)
 8001e1c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001e20:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e22:	4b2f      	ldr	r3, [pc, #188]	@ (8001ee0 <HAL_UART_MspInit+0x19c>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e28:	4b2d      	ldr	r3, [pc, #180]	@ (8001ee0 <HAL_UART_MspInit+0x19c>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_CIRCULAR;
 8001e2e:	4b2c      	ldr	r3, [pc, #176]	@ (8001ee0 <HAL_UART_MspInit+0x19c>)
 8001e30:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001e34:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001e36:	4b2a      	ldr	r3, [pc, #168]	@ (8001ee0 <HAL_UART_MspInit+0x19c>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001e3c:	4b28      	ldr	r3, [pc, #160]	@ (8001ee0 <HAL_UART_MspInit+0x19c>)
 8001e3e:	2200      	movs	r2, #0
 8001e40:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001e42:	4827      	ldr	r0, [pc, #156]	@ (8001ee0 <HAL_UART_MspInit+0x19c>)
 8001e44:	f004 f956 	bl	80060f4 <HAL_DMA_Init>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d001      	beq.n	8001e52 <HAL_UART_MspInit+0x10e>
    {
      Error_Handler();
 8001e4e:	f7ff fa1f 	bl	8001290 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	4a22      	ldr	r2, [pc, #136]	@ (8001ee0 <HAL_UART_MspInit+0x19c>)
 8001e56:	67da      	str	r2, [r3, #124]	@ 0x7c
 8001e58:	4a21      	ldr	r2, [pc, #132]	@ (8001ee0 <HAL_UART_MspInit+0x19c>)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream2;
 8001e5e:	4b22      	ldr	r3, [pc, #136]	@ (8001ee8 <HAL_UART_MspInit+0x1a4>)
 8001e60:	4a22      	ldr	r2, [pc, #136]	@ (8001eec <HAL_UART_MspInit+0x1a8>)
 8001e62:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8001e64:	4b20      	ldr	r3, [pc, #128]	@ (8001ee8 <HAL_UART_MspInit+0x1a4>)
 8001e66:	222b      	movs	r2, #43	@ 0x2b
 8001e68:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e6a:	4b1f      	ldr	r3, [pc, #124]	@ (8001ee8 <HAL_UART_MspInit+0x1a4>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e70:	4b1d      	ldr	r3, [pc, #116]	@ (8001ee8 <HAL_UART_MspInit+0x1a4>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001e76:	4b1c      	ldr	r3, [pc, #112]	@ (8001ee8 <HAL_UART_MspInit+0x1a4>)
 8001e78:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001e7c:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e7e:	4b1a      	ldr	r3, [pc, #104]	@ (8001ee8 <HAL_UART_MspInit+0x1a4>)
 8001e80:	2200      	movs	r2, #0
 8001e82:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e84:	4b18      	ldr	r3, [pc, #96]	@ (8001ee8 <HAL_UART_MspInit+0x1a4>)
 8001e86:	2200      	movs	r2, #0
 8001e88:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8001e8a:	4b17      	ldr	r3, [pc, #92]	@ (8001ee8 <HAL_UART_MspInit+0x1a4>)
 8001e8c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001e90:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001e92:	4b15      	ldr	r3, [pc, #84]	@ (8001ee8 <HAL_UART_MspInit+0x1a4>)
 8001e94:	2200      	movs	r2, #0
 8001e96:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001e98:	4b13      	ldr	r3, [pc, #76]	@ (8001ee8 <HAL_UART_MspInit+0x1a4>)
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001e9e:	4812      	ldr	r0, [pc, #72]	@ (8001ee8 <HAL_UART_MspInit+0x1a4>)
 8001ea0:	f004 f928 	bl	80060f4 <HAL_DMA_Init>
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d001      	beq.n	8001eae <HAL_UART_MspInit+0x16a>
    {
      Error_Handler();
 8001eaa:	f7ff f9f1 	bl	8001290 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	4a0d      	ldr	r2, [pc, #52]	@ (8001ee8 <HAL_UART_MspInit+0x1a4>)
 8001eb2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8001eb6:	4a0c      	ldr	r2, [pc, #48]	@ (8001ee8 <HAL_UART_MspInit+0x1a4>)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	2100      	movs	r1, #0
 8001ec0:	2026      	movs	r0, #38	@ 0x26
 8001ec2:	f003 fd9a 	bl	80059fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001ec6:	2026      	movs	r0, #38	@ 0x26
 8001ec8:	f003 fdb1 	bl	8005a2e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001ecc:	bf00      	nop
 8001ece:	37e0      	adds	r7, #224	@ 0xe0
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bd80      	pop	{r7, pc}
 8001ed4:	40004400 	.word	0x40004400
 8001ed8:	58024400 	.word	0x58024400
 8001edc:	58020000 	.word	0x58020000
 8001ee0:	2400078c 	.word	0x2400078c
 8001ee4:	40020028 	.word	0x40020028
 8001ee8:	24000804 	.word	0x24000804
 8001eec:	40020040 	.word	0x40020040

08001ef0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001ef0:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001f2c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001ef4:	f7ff fd1c 	bl	8001930 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001ef8:	f7ff fc8a 	bl	8001810 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001efc:	480c      	ldr	r0, [pc, #48]	@ (8001f30 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001efe:	490d      	ldr	r1, [pc, #52]	@ (8001f34 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001f00:	4a0d      	ldr	r2, [pc, #52]	@ (8001f38 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001f02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f04:	e002      	b.n	8001f0c <LoopCopyDataInit>

08001f06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f0a:	3304      	adds	r3, #4

08001f0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f10:	d3f9      	bcc.n	8001f06 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f12:	4a0a      	ldr	r2, [pc, #40]	@ (8001f3c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001f14:	4c0a      	ldr	r4, [pc, #40]	@ (8001f40 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001f16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f18:	e001      	b.n	8001f1e <LoopFillZerobss>

08001f1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f1c:	3204      	adds	r2, #4

08001f1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f20:	d3fb      	bcc.n	8001f1a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001f22:	f017 fa53 	bl	80193cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f26:	f7ff f8ed 	bl	8001104 <main>
  bx  lr
 8001f2a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001f2c:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8001f30:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001f34:	24000160 	.word	0x24000160
  ldr r2, =_sidata
 8001f38:	0802dc98 	.word	0x0802dc98
  ldr r2, =_sbss
 8001f3c:	24000160 	.word	0x24000160
  ldr r4, =_ebss
 8001f40:	24004a70 	.word	0x24004a70

08001f44 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f44:	e7fe      	b.n	8001f44 <ADC3_IRQHandler>

08001f46 <_ZN3Bsp14spiTransmit_ITEP19__SPI_HandleTypeDefPKht>:
	return convertHALStatus(halStatus);
}

//SPI--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Status Bsp::spiTransmit_IT(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8001f46:	b580      	push	{r7, lr}
 8001f48:	b086      	sub	sp, #24
 8001f4a:	af00      	add	r7, sp, #0
 8001f4c:	60f8      	str	r0, [r7, #12]
 8001f4e:	60b9      	str	r1, [r7, #8]
 8001f50:	607a      	str	r2, [r7, #4]
 8001f52:	807b      	strh	r3, [r7, #2]
	HAL_StatusTypeDef halStatus = HAL_SPI_Transmit_IT(hspi, pData, Size);
 8001f54:	887b      	ldrh	r3, [r7, #2]
 8001f56:	461a      	mov	r2, r3
 8001f58:	6879      	ldr	r1, [r7, #4]
 8001f5a:	68b8      	ldr	r0, [r7, #8]
 8001f5c:	f00d ffee 	bl	800ff3c <HAL_SPI_Transmit_IT>
 8001f60:	4603      	mov	r3, r0
 8001f62:	75fb      	strb	r3, [r7, #23]
	return convertHALStatus(halStatus);
 8001f64:	7dfb      	ldrb	r3, [r7, #23]
 8001f66:	4619      	mov	r1, r3
 8001f68:	68f8      	ldr	r0, [r7, #12]
 8001f6a:	f000 f8e5 	bl	8002138 <_ZN3Bsp16convertHALStatusE17HAL_StatusTypeDef>
 8001f6e:	4603      	mov	r3, r0
}
 8001f70:	4618      	mov	r0, r3
 8001f72:	3718      	adds	r7, #24
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}

08001f78 <_ZN3Bsp16uartTransmit_DMAEP20__UART_HandleTypeDefPKht>:
	HAL_StatusTypeDef halStatus = HAL_UART_Receive_IT(huart, pData, Size);
	return convertHALStatus(halStatus);
}

Status Bsp::uartTransmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b086      	sub	sp, #24
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	60f8      	str	r0, [r7, #12]
 8001f80:	60b9      	str	r1, [r7, #8]
 8001f82:	607a      	str	r2, [r7, #4]
 8001f84:	807b      	strh	r3, [r7, #2]
	HAL_StatusTypeDef halStatus = HAL_UART_Transmit_DMA(huart, pData, Size);
 8001f86:	887b      	ldrh	r3, [r7, #2]
 8001f88:	461a      	mov	r2, r3
 8001f8a:	6879      	ldr	r1, [r7, #4]
 8001f8c:	68b8      	ldr	r0, [r7, #8]
 8001f8e:	f00f fd8f 	bl	8011ab0 <HAL_UART_Transmit_DMA>
 8001f92:	4603      	mov	r3, r0
 8001f94:	75fb      	strb	r3, [r7, #23]
	return convertHALStatus(halStatus);
 8001f96:	7dfb      	ldrb	r3, [r7, #23]
 8001f98:	4619      	mov	r1, r3
 8001f9a:	68f8      	ldr	r0, [r7, #12]
 8001f9c:	f000 f8cc 	bl	8002138 <_ZN3Bsp16convertHALStatusE17HAL_StatusTypeDef>
 8001fa0:	4603      	mov	r3, r0
}
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	3718      	adds	r7, #24
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bd80      	pop	{r7, pc}

08001faa <_ZN3Bsp15uartReceive_DMAEP20__UART_HandleTypeDefPht>:

Status Bsp::uartReceive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001faa:	b580      	push	{r7, lr}
 8001fac:	b086      	sub	sp, #24
 8001fae:	af00      	add	r7, sp, #0
 8001fb0:	60f8      	str	r0, [r7, #12]
 8001fb2:	60b9      	str	r1, [r7, #8]
 8001fb4:	607a      	str	r2, [r7, #4]
 8001fb6:	807b      	strh	r3, [r7, #2]
	HAL_StatusTypeDef halStatus = HAL_UART_Receive_DMA(huart, pData, Size);
 8001fb8:	887b      	ldrh	r3, [r7, #2]
 8001fba:	461a      	mov	r2, r3
 8001fbc:	6879      	ldr	r1, [r7, #4]
 8001fbe:	68b8      	ldr	r0, [r7, #8]
 8001fc0:	f00f fdf6 	bl	8011bb0 <HAL_UART_Receive_DMA>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	75fb      	strb	r3, [r7, #23]
	return convertHALStatus(halStatus);
 8001fc8:	7dfb      	ldrb	r3, [r7, #23]
 8001fca:	4619      	mov	r1, r3
 8001fcc:	68f8      	ldr	r0, [r7, #12]
 8001fce:	f000 f8b3 	bl	8002138 <_ZN3Bsp16convertHALStatusE17HAL_StatusTypeDef>
 8001fd2:	4603      	mov	r3, r0
}
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	3718      	adds	r7, #24
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bd80      	pop	{r7, pc}

08001fdc <_ZN3Bsp11usbTransmitEPht>:

//USB-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Status Bsp::usbTransmit(uint8_t* Buf, uint16_t Len)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b086      	sub	sp, #24
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	60f8      	str	r0, [r7, #12]
 8001fe4:	60b9      	str	r1, [r7, #8]
 8001fe6:	4613      	mov	r3, r2
 8001fe8:	80fb      	strh	r3, [r7, #6]
	uint8_t result = CDC_Transmit_HS(Buf, Len);
 8001fea:	88fb      	ldrh	r3, [r7, #6]
 8001fec:	4619      	mov	r1, r3
 8001fee:	68b8      	ldr	r0, [r7, #8]
 8001ff0:	f015 fa78 	bl	80174e4 <CDC_Transmit_HS>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	75fb      	strb	r3, [r7, #23]

	if (result != USBD_OK )
 8001ff8:	7dfb      	ldrb	r3, [r7, #23]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d001      	beq.n	8002002 <_ZN3Bsp11usbTransmitEPht+0x26>
		return Status::ERROR;
 8001ffe:	2301      	movs	r3, #1
 8002000:	e000      	b.n	8002004 <_ZN3Bsp11usbTransmitEPht+0x28>

	return Status::OK;
 8002002:	2300      	movs	r3, #0
}
 8002004:	4618      	mov	r0, r3
 8002006:	3718      	adds	r7, #24
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}

0800200c <_ZN3Bsp12adcStart_DMAEP17ADC_HandleTypeDefPmm>:
	HAL_StatusTypeDef halStatus = HAL_ADC_Stop_IT(hadc);
	return convertHALStatus(halStatus);
}

Status Bsp::adcStart_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b086      	sub	sp, #24
 8002010:	af00      	add	r7, sp, #0
 8002012:	60f8      	str	r0, [r7, #12]
 8002014:	60b9      	str	r1, [r7, #8]
 8002016:	607a      	str	r2, [r7, #4]
 8002018:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef halStatus = HAL_ADC_Start_DMA(hadc, pData, Length);
 800201a:	683a      	ldr	r2, [r7, #0]
 800201c:	6879      	ldr	r1, [r7, #4]
 800201e:	68b8      	ldr	r0, [r7, #8]
 8002020:	f001 fe64 	bl	8003cec <HAL_ADC_Start_DMA>
 8002024:	4603      	mov	r3, r0
 8002026:	75fb      	strb	r3, [r7, #23]
	return convertHALStatus(halStatus);
 8002028:	7dfb      	ldrb	r3, [r7, #23]
 800202a:	4619      	mov	r1, r3
 800202c:	68f8      	ldr	r0, [r7, #12]
 800202e:	f000 f883 	bl	8002138 <_ZN3Bsp16convertHALStatusE17HAL_StatusTypeDef>
 8002032:	4603      	mov	r3, r0
}
 8002034:	4618      	mov	r0, r3
 8002036:	3718      	adds	r7, #24
 8002038:	46bd      	mov	sp, r7
 800203a:	bd80      	pop	{r7, pc}

0800203c <_ZN3Bsp10adcStopDMAEP17ADC_HandleTypeDef>:

Status Bsp::adcStopDMA(ADC_HandleTypeDef *hadc)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b084      	sub	sp, #16
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
 8002044:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef halStatus = HAL_ADC_Stop_DMA(hadc);
 8002046:	6838      	ldr	r0, [r7, #0]
 8002048:	f001 ff2c 	bl	8003ea4 <HAL_ADC_Stop_DMA>
 800204c:	4603      	mov	r3, r0
 800204e:	73fb      	strb	r3, [r7, #15]
	return convertHALStatus(halStatus);
 8002050:	7bfb      	ldrb	r3, [r7, #15]
 8002052:	4619      	mov	r1, r3
 8002054:	6878      	ldr	r0, [r7, #4]
 8002056:	f000 f86f 	bl	8002138 <_ZN3Bsp16convertHALStatusE17HAL_StatusTypeDef>
 800205a:	4603      	mov	r3, r0
}
 800205c:	4618      	mov	r0, r3
 800205e:	3710      	adds	r7, #16
 8002060:	46bd      	mov	sp, r7
 8002062:	bd80      	pop	{r7, pc}

08002064 <_ZN3Bsp12dacStart_DMAEP17DAC_HandleTypeDefmPKmmm>:
	return convertHALStatus(halStatus);
}

//DAC----------------------------------------------------------------------------------------------------------------------------
Status Bsp::dacStart_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length, uint32_t Alignment)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b088      	sub	sp, #32
 8002068:	af02      	add	r7, sp, #8
 800206a:	60f8      	str	r0, [r7, #12]
 800206c:	60b9      	str	r1, [r7, #8]
 800206e:	607a      	str	r2, [r7, #4]
 8002070:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef halStatus = HAL_DAC_Start_DMA(hdac, Channel, pData, Length, Alignment);
 8002072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002074:	9300      	str	r3, [sp, #0]
 8002076:	6a3b      	ldr	r3, [r7, #32]
 8002078:	683a      	ldr	r2, [r7, #0]
 800207a:	6879      	ldr	r1, [r7, #4]
 800207c:	68b8      	ldr	r0, [r7, #8]
 800207e:	f003 fd8b 	bl	8005b98 <HAL_DAC_Start_DMA>
 8002082:	4603      	mov	r3, r0
 8002084:	75fb      	strb	r3, [r7, #23]
	return convertHALStatus(halStatus);
 8002086:	7dfb      	ldrb	r3, [r7, #23]
 8002088:	4619      	mov	r1, r3
 800208a:	68f8      	ldr	r0, [r7, #12]
 800208c:	f000 f854 	bl	8002138 <_ZN3Bsp16convertHALStatusE17HAL_StatusTypeDef>
 8002090:	4603      	mov	r3, r0
}
 8002092:	4618      	mov	r0, r3
 8002094:	3718      	adds	r7, #24
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}

0800209a <_ZN3Bsp21i2cTransmit_Master_ITEP19__I2C_HandleTypeDeftPht>:
	return convertHALStatus(halStatus);
}

//I2C----------------------------------------------------------------------------------------------------------------------------
Status Bsp::i2cTransmit_Master_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 800209a:	b580      	push	{r7, lr}
 800209c:	b086      	sub	sp, #24
 800209e:	af00      	add	r7, sp, #0
 80020a0:	60f8      	str	r0, [r7, #12]
 80020a2:	60b9      	str	r1, [r7, #8]
 80020a4:	603b      	str	r3, [r7, #0]
 80020a6:	4613      	mov	r3, r2
 80020a8:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef halStatus = HAL_I2C_Master_Transmit_IT(hi2c, DevAddress, pData, Size);
 80020aa:	8c3b      	ldrh	r3, [r7, #32]
 80020ac:	88f9      	ldrh	r1, [r7, #6]
 80020ae:	683a      	ldr	r2, [r7, #0]
 80020b0:	68b8      	ldr	r0, [r7, #8]
 80020b2:	f007 f8a9 	bl	8009208 <HAL_I2C_Master_Transmit_IT>
 80020b6:	4603      	mov	r3, r0
 80020b8:	75fb      	strb	r3, [r7, #23]
	return convertHALStatus(halStatus);
 80020ba:	7dfb      	ldrb	r3, [r7, #23]
 80020bc:	4619      	mov	r1, r3
 80020be:	68f8      	ldr	r0, [r7, #12]
 80020c0:	f000 f83a 	bl	8002138 <_ZN3Bsp16convertHALStatusE17HAL_StatusTypeDef>
 80020c4:	4603      	mov	r3, r0
}
 80020c6:	4618      	mov	r0, r3
 80020c8:	3718      	adds	r7, #24
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}

080020ce <_ZN3Bsp13watchdogStartEP18IWDG_HandleTypeDef>:
	return convertHALStatus(halStatus);
}

//wdg----------------------------------------------------------------------------------------------------------------------------
Status Bsp::watchdogStart(IWDG_HandleTypeDef *hiwdg)
{
 80020ce:	b580      	push	{r7, lr}
 80020d0:	b084      	sub	sp, #16
 80020d2:	af00      	add	r7, sp, #0
 80020d4:	6078      	str	r0, [r7, #4]
 80020d6:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef halStatus = HAL_IWDG_Init(hiwdg);
 80020d8:	6838      	ldr	r0, [r7, #0]
 80020da:	f008 ff74 	bl	800afc6 <HAL_IWDG_Init>
 80020de:	4603      	mov	r3, r0
 80020e0:	73fb      	strb	r3, [r7, #15]
	return convertHALStatus(halStatus);
 80020e2:	7bfb      	ldrb	r3, [r7, #15]
 80020e4:	4619      	mov	r1, r3
 80020e6:	6878      	ldr	r0, [r7, #4]
 80020e8:	f000 f826 	bl	8002138 <_ZN3Bsp16convertHALStatusE17HAL_StatusTypeDef>
 80020ec:	4603      	mov	r3, r0
}
 80020ee:	4618      	mov	r0, r3
 80020f0:	3710      	adds	r7, #16
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}

080020f6 <_ZN3Bsp15watchdogRefreshEP18IWDG_HandleTypeDef>:

Status Bsp::watchdogRefresh(IWDG_HandleTypeDef *hiwdg)
{
 80020f6:	b580      	push	{r7, lr}
 80020f8:	b084      	sub	sp, #16
 80020fa:	af00      	add	r7, sp, #0
 80020fc:	6078      	str	r0, [r7, #4]
 80020fe:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef halStatus = HAL_IWDG_Refresh(hiwdg);
 8002100:	6838      	ldr	r0, [r7, #0]
 8002102:	f008 ffb1 	bl	800b068 <HAL_IWDG_Refresh>
 8002106:	4603      	mov	r3, r0
 8002108:	73fb      	strb	r3, [r7, #15]
	return convertHALStatus(halStatus);
 800210a:	7bfb      	ldrb	r3, [r7, #15]
 800210c:	4619      	mov	r1, r3
 800210e:	6878      	ldr	r0, [r7, #4]
 8002110:	f000 f812 	bl	8002138 <_ZN3Bsp16convertHALStatusE17HAL_StatusTypeDef>
 8002114:	4603      	mov	r3, r0
}
 8002116:	4618      	mov	r0, r3
 8002118:	3710      	adds	r7, #16
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}

0800211e <_ZN3Bsp5delayEm>:
	return convertHALStatus(halStatus);
}

//Extra-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
void Bsp::delay(uint32_t Delay)
{
 800211e:	b580      	push	{r7, lr}
 8002120:	b082      	sub	sp, #8
 8002122:	af00      	add	r7, sp, #0
 8002124:	6078      	str	r0, [r7, #4]
 8002126:	6039      	str	r1, [r7, #0]
	HAL_Delay(Delay);
 8002128:	6838      	ldr	r0, [r7, #0]
 800212a:	f001 f83d 	bl	80031a8 <HAL_Delay>
}
 800212e:	bf00      	nop
 8002130:	3708      	adds	r7, #8
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}
	...

08002138 <_ZN3Bsp16convertHALStatusE17HAL_StatusTypeDef>:

//PrivateFunctions------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
//----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Status Bsp::convertHALStatus(HAL_StatusTypeDef halStatus)
{
 8002138:	b480      	push	{r7}
 800213a:	b083      	sub	sp, #12
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
 8002140:	460b      	mov	r3, r1
 8002142:	70fb      	strb	r3, [r7, #3]
    switch (halStatus)
 8002144:	78fb      	ldrb	r3, [r7, #3]
 8002146:	2b03      	cmp	r3, #3
 8002148:	d812      	bhi.n	8002170 <_ZN3Bsp16convertHALStatusE17HAL_StatusTypeDef+0x38>
 800214a:	a201      	add	r2, pc, #4	@ (adr r2, 8002150 <_ZN3Bsp16convertHALStatusE17HAL_StatusTypeDef+0x18>)
 800214c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002150:	08002161 	.word	0x08002161
 8002154:	08002165 	.word	0x08002165
 8002158:	08002169 	.word	0x08002169
 800215c:	0800216d 	.word	0x0800216d
    {
        case HAL_OK:
            return Status::OK;
 8002160:	2300      	movs	r3, #0
 8002162:	e006      	b.n	8002172 <_ZN3Bsp16convertHALStatusE17HAL_StatusTypeDef+0x3a>
        case HAL_ERROR:
        	return Status::ERROR;
 8002164:	2301      	movs	r3, #1
 8002166:	e004      	b.n	8002172 <_ZN3Bsp16convertHALStatusE17HAL_StatusTypeDef+0x3a>
        case HAL_BUSY:
        	return Status::BUSY;
 8002168:	2302      	movs	r3, #2
 800216a:	e002      	b.n	8002172 <_ZN3Bsp16convertHALStatusE17HAL_StatusTypeDef+0x3a>
        case HAL_TIMEOUT:
        	return Status::TIMEOUT;
 800216c:	2303      	movs	r3, #3
 800216e:	e000      	b.n	8002172 <_ZN3Bsp16convertHALStatusE17HAL_StatusTypeDef+0x3a>
        default:
            return Status::ERROR;
 8002170:	2301      	movs	r3, #1
    }
}
 8002172:	4618      	mov	r0, r3
 8002174:	370c      	adds	r7, #12
 8002176:	46bd      	mov	sp, r7
 8002178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217c:	4770      	bx	lr
 800217e:	bf00      	nop

08002180 <_write>:

/**
 * Use printf/std::cout to send usb data
 * */
extern "C" int _write(int file, char *ptr, int len)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b084      	sub	sp, #16
 8002184:	af00      	add	r7, sp, #0
 8002186:	60f8      	str	r0, [r7, #12]
 8002188:	60b9      	str	r1, [r7, #8]
 800218a:	607a      	str	r2, [r7, #4]
	static uint8_t rc = USBD_OK;

	do
	{
		rc = CDC_Transmit_HS((uint8_t*) ptr, len);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	b29b      	uxth	r3, r3
 8002190:	4619      	mov	r1, r3
 8002192:	68b8      	ldr	r0, [r7, #8]
 8002194:	f015 f9a6 	bl	80174e4 <CDC_Transmit_HS>
 8002198:	4603      	mov	r3, r0
 800219a:	461a      	mov	r2, r3
 800219c:	4b08      	ldr	r3, [pc, #32]	@ (80021c0 <_write+0x40>)
 800219e:	701a      	strb	r2, [r3, #0]
	}
	while (USBD_BUSY == rc);
 80021a0:	4b07      	ldr	r3, [pc, #28]	@ (80021c0 <_write+0x40>)
 80021a2:	781b      	ldrb	r3, [r3, #0]
 80021a4:	2b01      	cmp	r3, #1
 80021a6:	d0f1      	beq.n	800218c <_write+0xc>

	if (USBD_FAIL == rc) {
 80021a8:	4b05      	ldr	r3, [pc, #20]	@ (80021c0 <_write+0x40>)
 80021aa:	781b      	ldrb	r3, [r3, #0]
 80021ac:	2b03      	cmp	r3, #3
 80021ae:	d101      	bne.n	80021b4 <_write+0x34>
		return 0;
 80021b0:	2300      	movs	r3, #0
 80021b2:	e000      	b.n	80021b6 <_write+0x36>
	}
	return len;
 80021b4:	687b      	ldr	r3, [r7, #4]
}
 80021b6:	4618      	mov	r0, r3
 80021b8:	3710      	adds	r7, #16
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bd80      	pop	{r7, pc}
 80021be:	bf00      	nop
 80021c0:	2400087c 	.word	0x2400087c

080021c4 <_ZN11AnalyzerExtC1ER3Bsp>:
 *      Author: shaya
 */

#include "AnalyzerExtern.hpp"

AnalyzerExt::AnalyzerExt(Bsp& bsp): _bsp(bsp){}
 80021c4:	b480      	push	{r7}
 80021c6:	b083      	sub	sp, #12
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
 80021cc:	6039      	str	r1, [r7, #0]
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	683a      	ldr	r2, [r7, #0]
 80021d2:	601a      	str	r2, [r3, #0]
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	4618      	mov	r0, r3
 80021d8:	370c      	adds	r7, #12
 80021da:	46bd      	mov	sp, r7
 80021dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e0:	4770      	bx	lr
	...

080021e4 <_ZN11AnalyzerExt11sendCommandEh>:

void AnalyzerExt::sendCommand(uint8_t command)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b082      	sub	sp, #8
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
 80021ec:	460b      	mov	r3, r1
 80021ee:	70fb      	strb	r3, [r7, #3]
	_bsp.uartTransmit_DMA(&huart2, &command, 1);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	6818      	ldr	r0, [r3, #0]
 80021f4:	1cfa      	adds	r2, r7, #3
 80021f6:	2301      	movs	r3, #1
 80021f8:	4903      	ldr	r1, [pc, #12]	@ (8002208 <_ZN11AnalyzerExt11sendCommandEh+0x24>)
 80021fa:	f7ff febd 	bl	8001f78 <_ZN3Bsp16uartTransmit_DMAEP20__UART_HandleTypeDefPKht>
}
 80021fe:	bf00      	nop
 8002200:	3708      	adds	r7, #8
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}
 8002206:	bf00      	nop
 8002208:	240006f8 	.word	0x240006f8

0800220c <_ZN11AnalyzerExt11receiveDataEv>:

uint8_t AnalyzerExt::receiveData()
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b084      	sub	sp, #16
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
	uint8_t data;
	_bsp.uartReceive_DMA(&huart2, &data, 1);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6818      	ldr	r0, [r3, #0]
 8002218:	f107 020f 	add.w	r2, r7, #15
 800221c:	2301      	movs	r3, #1
 800221e:	4904      	ldr	r1, [pc, #16]	@ (8002230 <_ZN11AnalyzerExt11receiveDataEv+0x24>)
 8002220:	f7ff fec3 	bl	8001faa <_ZN3Bsp15uartReceive_DMAEP20__UART_HandleTypeDefPht>
	return data;
 8002224:	7bfb      	ldrb	r3, [r7, #15]
}
 8002226:	4618      	mov	r0, r3
 8002228:	3710      	adds	r7, #16
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}
 800222e:	bf00      	nop
 8002230:	240006f8 	.word	0x240006f8

08002234 <_ZN11AnalyzerExt10requestFFTEv>:

uint8_t AnalyzerExt::requestFFT()
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b082      	sub	sp, #8
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
	sendCommand(CMD_FFT);
 800223c:	2101      	movs	r1, #1
 800223e:	6878      	ldr	r0, [r7, #4]
 8002240:	f7ff ffd0 	bl	80021e4 <_ZN11AnalyzerExt11sendCommandEh>
	return receiveData();
 8002244:	6878      	ldr	r0, [r7, #4]
 8002246:	f7ff ffe1 	bl	800220c <_ZN11AnalyzerExt11receiveDataEv>
 800224a:	4603      	mov	r3, r0
}
 800224c:	4618      	mov	r0, r3
 800224e:	3708      	adds	r7, #8
 8002250:	46bd      	mov	sp, r7
 8002252:	bd80      	pop	{r7, pc}

08002254 <_ZN3DacC1ER3Bsp>:
 */

#include "DacExtern.hpp"
#include "arm_math.h"

Dac::Dac(Bsp& bsp): _bsp(bsp){}
 8002254:	b480      	push	{r7}
 8002256:	b083      	sub	sp, #12
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
 800225c:	6039      	str	r1, [r7, #0]
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	683a      	ldr	r2, [r7, #0]
 8002262:	601a      	str	r2, [r3, #0]
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	4618      	mov	r0, r3
 8002268:	370c      	adds	r7, #12
 800226a:	46bd      	mov	sp, r7
 800226c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002270:	4770      	bx	lr
	...

08002274 <_ZN3Dac11sendDataSPIEm>:

Status Dac::sendDataSPI(uint32_t data)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b082      	sub	sp, #8
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
 800227c:	6039      	str	r1, [r7, #0]
	if(_bsp.spiTransmit_IT(&hspi1, (uint8_t*)&data, 1) != Status::OK){
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6818      	ldr	r0, [r3, #0]
 8002282:	463a      	mov	r2, r7
 8002284:	2301      	movs	r3, #1
 8002286:	4909      	ldr	r1, [pc, #36]	@ (80022ac <_ZN3Dac11sendDataSPIEm+0x38>)
 8002288:	f7ff fe5d 	bl	8001f46 <_ZN3Bsp14spiTransmit_ITEP19__SPI_HandleTypeDefPKht>
 800228c:	4603      	mov	r3, r0
 800228e:	2b00      	cmp	r3, #0
 8002290:	bf14      	ite	ne
 8002292:	2301      	movne	r3, #1
 8002294:	2300      	moveq	r3, #0
 8002296:	b2db      	uxtb	r3, r3
 8002298:	2b00      	cmp	r3, #0
 800229a:	d001      	beq.n	80022a0 <_ZN3Dac11sendDataSPIEm+0x2c>
        return Status::ERROR;
 800229c:	2301      	movs	r3, #1
 800229e:	e000      	b.n	80022a2 <_ZN3Dac11sendDataSPIEm+0x2e>
    }

    return Status::OK;
 80022a0:	2300      	movs	r3, #0
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	3708      	adds	r7, #8
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	2400046c 	.word	0x2400046c

080022b0 <_ZN3Dac13voltageToCodeEfff>:

	return data;
}

uint16_t Dac::voltageToCode(float voltage_decimal, float min_voltage, float max_voltage)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b089      	sub	sp, #36	@ 0x24
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	60f8      	str	r0, [r7, #12]
 80022b8:	ed87 0a02 	vstr	s0, [r7, #8]
 80022bc:	edc7 0a01 	vstr	s1, [r7, #4]
 80022c0:	ed87 1a00 	vstr	s2, [r7]
    if (voltage_decimal > max_voltage) {
 80022c4:	ed97 7a02 	vldr	s14, [r7, #8]
 80022c8:	edd7 7a00 	vldr	s15, [r7]
 80022cc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80022d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022d4:	dd02      	ble.n	80022dc <_ZN3Dac13voltageToCodeEfff+0x2c>
        voltage_decimal = max_voltage;
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	60bb      	str	r3, [r7, #8]
 80022da:	e00a      	b.n	80022f2 <_ZN3Dac13voltageToCodeEfff+0x42>
    } else if (voltage_decimal < min_voltage) {
 80022dc:	ed97 7a02 	vldr	s14, [r7, #8]
 80022e0:	edd7 7a01 	vldr	s15, [r7, #4]
 80022e4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80022e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022ec:	d501      	bpl.n	80022f2 <_ZN3Dac13voltageToCodeEfff+0x42>
        voltage_decimal = min_voltage;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	60bb      	str	r3, [r7, #8]
    }

    int32_t range_span = max_voltage - min_voltage;
 80022f2:	ed97 7a00 	vldr	s14, [r7]
 80022f6:	edd7 7a01 	vldr	s15, [r7, #4]
 80022fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80022fe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002302:	ee17 3a90 	vmov	r3, s15
 8002306:	61fb      	str	r3, [r7, #28]
    float normalized_voltage = (float)(voltage_decimal - min_voltage) / range_span;
 8002308:	ed97 7a02 	vldr	s14, [r7, #8]
 800230c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002310:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002314:	69fb      	ldr	r3, [r7, #28]
 8002316:	ee07 3a90 	vmov	s15, r3
 800231a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800231e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002322:	edc7 7a06 	vstr	s15, [r7, #24]
    uint16_t code = (uint16_t)(normalized_voltage * 65535);
 8002326:	edd7 7a06 	vldr	s15, [r7, #24]
 800232a:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 800234c <_ZN3Dac13voltageToCodeEfff+0x9c>
 800232e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002332:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002336:	ee17 3a90 	vmov	r3, s15
 800233a:	82fb      	strh	r3, [r7, #22]

    return code;
 800233c:	8afb      	ldrh	r3, [r7, #22]
}
 800233e:	4618      	mov	r0, r3
 8002340:	3724      	adds	r7, #36	@ 0x24
 8002342:	46bd      	mov	sp, r7
 8002344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002348:	4770      	bx	lr
 800234a:	bf00      	nop
 800234c:	477fff00 	.word	0x477fff00

08002350 <_ZN3Dac11noOperationEv>:

    return Status::OK;
}

Status Dac::noOperation()
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b084      	sub	sp, #16
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
	uint32_t txData;

    txData = NO_OPERATION_DAC;
 8002358:	f04f 33ff 	mov.w	r3, #4294967295
 800235c:	60fb      	str	r3, [r7, #12]
    if(sendDataSPI(txData) != Status::OK){
 800235e:	68f9      	ldr	r1, [r7, #12]
 8002360:	6878      	ldr	r0, [r7, #4]
 8002362:	f7ff ff87 	bl	8002274 <_ZN3Dac11sendDataSPIEm>
 8002366:	4603      	mov	r3, r0
 8002368:	2b00      	cmp	r3, #0
 800236a:	bf14      	ite	ne
 800236c:	2301      	movne	r3, #1
 800236e:	2300      	moveq	r3, #0
 8002370:	b2db      	uxtb	r3, r3
 8002372:	2b00      	cmp	r3, #0
 8002374:	d001      	beq.n	800237a <_ZN3Dac11noOperationEv+0x2a>
        return Status::ERROR;
 8002376:	2301      	movs	r3, #1
 8002378:	e000      	b.n	800237c <_ZN3Dac11noOperationEv+0x2c>
    }

    return Status::OK;
 800237a:	2300      	movs	r3, #0
}
 800237c:	4618      	mov	r0, r3
 800237e:	3710      	adds	r7, #16
 8002380:	46bd      	mov	sp, r7
 8002382:	bd80      	pop	{r7, pc}

08002384 <_ZN12FuncAnalyzerC1ER3Bsp>:
 *      Author: shaya
 */

#include <FuncAnalyzer.hpp>

FuncAnalyzer::FuncAnalyzer(Bsp& bsp) : _bsp(bsp) {}
 8002384:	b480      	push	{r7}
 8002386:	b083      	sub	sp, #12
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
 800238c:	6039      	str	r1, [r7, #0]
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	683a      	ldr	r2, [r7, #0]
 8002392:	601a      	str	r2, [r3, #0]
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	4618      	mov	r0, r3
 8002398:	370c      	adds	r7, #12
 800239a:	46bd      	mov	sp, r7
 800239c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a0:	4770      	bx	lr
	...

080023a4 <_ZN12FuncAnalyzer14startAnalysingEv>:

void FuncAnalyzer::startAnalysing()
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b084      	sub	sp, #16
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
	_bsp.adcStart_DMA(&hadc1, reinterpret_cast<uint32_t*>(adc_buffer.data()), ADC_BUF_SIZE);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6818      	ldr	r0, [r3, #0]
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	3304      	adds	r3, #4
 80023b4:	60fb      	str	r3, [r7, #12]
      }

      [[__nodiscard__, __gnu__::__const__, __gnu__::__always_inline__]]
      _GLIBCXX17_CONSTEXPR pointer
      data() noexcept
      { return static_cast<pointer>(_M_elems); }
 80023b6:	68fa      	ldr	r2, [r7, #12]
 80023b8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80023bc:	4903      	ldr	r1, [pc, #12]	@ (80023cc <_ZN12FuncAnalyzer14startAnalysingEv+0x28>)
 80023be:	f7ff fe25 	bl	800200c <_ZN3Bsp12adcStart_DMAEP17ADC_HandleTypeDefPmm>
}
 80023c2:	bf00      	nop
 80023c4:	3710      	adds	r7, #16
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}
 80023ca:	bf00      	nop
 80023cc:	2400017c 	.word	0x2400017c

080023d0 <_ZN12FuncAnalyzer13stopAnalyzingEv>:

void FuncAnalyzer::stopAnalyzing()
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b082      	sub	sp, #8
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
	_bsp.adcStopDMA(&hadc1);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4903      	ldr	r1, [pc, #12]	@ (80023ec <_ZN12FuncAnalyzer13stopAnalyzingEv+0x1c>)
 80023de:	4618      	mov	r0, r3
 80023e0:	f7ff fe2c 	bl	800203c <_ZN3Bsp10adcStopDMAEP17ADC_HandleTypeDef>
}
 80023e4:	bf00      	nop
 80023e6:	3708      	adds	r7, #8
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bd80      	pop	{r7, pc}
 80023ec:	2400017c 	.word	0x2400017c

080023f0 <_ZN12FuncAnalyzer10computeFFTEPf>:
    arm_max_q15(reinterpret_cast<int16_t*>(adc_buffer.data()), ADC_BUF_SIZE, NULL, &risingEdge);
    arm_min_q15(reinterpret_cast<int16_t*>(adc_buffer.data()), ADC_BUF_SIZE, NULL, &fallingEdge);
    return ((float)risingEdge / (risingEdge + fallingEdge)) * 100.0f;
}

void FuncAnalyzer::computeFFT(float32_t* fftOutput) {
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b08a      	sub	sp, #40	@ 0x28
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
 80023f8:	6039      	str	r1, [r7, #0]
    arm_rfft_fast_instance_f32 fftInstance;
    arm_rfft_fast_init_f32(&fftInstance, ADC_BUF_SIZE);
 80023fa:	f107 030c 	add.w	r3, r7, #12
 80023fe:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002402:	4618      	mov	r0, r3
 8002404:	f015 fd0a 	bl	8017e1c <arm_rfft_fast_init_f32>
    arm_rfft_fast_f32(&fftInstance, reinterpret_cast<float32_t*>(adc_buffer.data()), fftOutput, 0);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	3304      	adds	r3, #4
 800240c:	627b      	str	r3, [r7, #36]	@ 0x24
 800240e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002410:	f107 000c 	add.w	r0, r7, #12
 8002414:	2300      	movs	r3, #0
 8002416:	683a      	ldr	r2, [r7, #0]
 8002418:	f015 fdb2 	bl	8017f80 <arm_rfft_fast_f32>
}
 800241c:	bf00      	nop
 800241e:	3728      	adds	r7, #40	@ 0x28
 8002420:	46bd      	mov	sp, r7
 8002422:	bd80      	pop	{r7, pc}

08002424 <_ZSt4fabsf>:
  using ::fabs;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  fabs(float __x)
  { return __builtin_fabsf(__x); }
 8002424:	b480      	push	{r7}
 8002426:	b083      	sub	sp, #12
 8002428:	af00      	add	r7, sp, #0
 800242a:	ed87 0a01 	vstr	s0, [r7, #4]
 800242e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002432:	eef0 7ae7 	vabs.f32	s15, s15
 8002436:	eeb0 0a67 	vmov.f32	s0, s15
 800243a:	370c      	adds	r7, #12
 800243c:	46bd      	mov	sp, r7
 800243e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002442:	4770      	bx	lr

08002444 <_ZN13FuncGeneratorC1ER3Bsp>:
 *      Author: shaya
 */

#include <FuncGenerator.hpp>

FuncGenerator::FuncGenerator(Bsp& bsp) : _bsp(bsp)
 8002444:	b580      	push	{r7, lr}
 8002446:	b084      	sub	sp, #16
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
 800244c:	6039      	str	r1, [r7, #0]
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	683a      	ldr	r2, [r7, #0]
 8002452:	601a      	str	r2, [r3, #0]
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	2200      	movs	r2, #0
 8002458:	f883 2484 	strb.w	r2, [r3, #1156]	@ 0x484
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2200      	movs	r2, #0
 8002460:	f8c3 2488 	str.w	r2, [r3, #1160]	@ 0x488
{
	generateWaveforms();
 8002464:	6878      	ldr	r0, [r7, #4]
 8002466:	f000 f80d 	bl	8002484 <_ZN13FuncGenerator17generateWaveformsEv>
	activeWaveform = sineWave.data();
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	3384      	adds	r3, #132	@ 0x84
 800246e:	60fb      	str	r3, [r7, #12]
 8002470:	68fa      	ldr	r2, [r7, #12]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	f8c3 2488 	str.w	r2, [r3, #1160]	@ 0x488
}
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	4618      	mov	r0, r3
 800247c:	3710      	adds	r7, #16
 800247e:	46bd      	mov	sp, r7
 8002480:	bd80      	pop	{r7, pc}
	...

08002484 <_ZN13FuncGenerator17generateWaveformsEv>:

void FuncGenerator::generateWaveforms()
{
 8002484:	b590      	push	{r4, r7, lr}
 8002486:	b085      	sub	sp, #20
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < SAMPLE_COUNT; i++) {
 800248c:	2300      	movs	r3, #0
 800248e:	60fb      	str	r3, [r7, #12]
 8002490:	e08a      	b.n	80025a8 <_ZN13FuncGenerator17generateWaveformsEv+0x124>
        float angle = 2.0f * PI * i / SAMPLE_COUNT;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	ee07 3a90 	vmov	s15, r3
 8002498:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800249c:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 80025bc <_ZN13FuncGenerator17generateWaveformsEv+0x138>
 80024a0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80024a4:	eddf 6a46 	vldr	s13, [pc, #280]	@ 80025c0 <_ZN13FuncGenerator17generateWaveformsEv+0x13c>
 80024a8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80024ac:	edc7 7a02 	vstr	s15, [r7, #8]

        // Generate Sine Wave
        sineWave[i] = static_cast<uint16_t>(MAX_AMPLITUDE * (0.5f + 0.5f * arm_sin_f32(angle)));
 80024b0:	ed97 0a02 	vldr	s0, [r7, #8]
 80024b4:	f016 f9ca 	bl	801884c <arm_sin_f32>
 80024b8:	eef0 7a40 	vmov.f32	s15, s0
 80024bc:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80024c0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024c4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80024c8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80024cc:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 80025c4 <_ZN13FuncGenerator17generateWaveformsEv+0x140>
 80024d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024d4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80024d8:	ee17 3a90 	vmov	r3, s15
 80024dc:	b29c      	uxth	r4, r3
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	3384      	adds	r3, #132	@ 0x84
 80024e2:	68fa      	ldr	r2, [r7, #12]
 80024e4:	4611      	mov	r1, r2
 80024e6:	4618      	mov	r0, r3
 80024e8:	f000 f960 	bl	80027ac <_ZNSt5arrayItLj128EEixEj>
 80024ec:	4603      	mov	r3, r0
 80024ee:	4622      	mov	r2, r4
 80024f0:	801a      	strh	r2, [r3, #0]

        // Generate Square Wave
        squareWave[i] = (i < SAMPLE_COUNT / 2) ? MAX_AMPLITUDE : 0;
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	2b3f      	cmp	r3, #63	@ 0x3f
 80024f6:	dc02      	bgt.n	80024fe <_ZN13FuncGenerator17generateWaveformsEv+0x7a>
 80024f8:	f640 74ff 	movw	r4, #4095	@ 0xfff
 80024fc:	e000      	b.n	8002500 <_ZN13FuncGenerator17generateWaveformsEv+0x7c>
 80024fe:	2400      	movs	r4, #0
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	f503 73c2 	add.w	r3, r3, #388	@ 0x184
 8002506:	68fa      	ldr	r2, [r7, #12]
 8002508:	4611      	mov	r1, r2
 800250a:	4618      	mov	r0, r3
 800250c:	f000 f94e 	bl	80027ac <_ZNSt5arrayItLj128EEixEj>
 8002510:	4603      	mov	r3, r0
 8002512:	4622      	mov	r2, r4
 8002514:	801a      	strh	r2, [r3, #0]

        // Generate Triangle Wave
        triangleWave[i] = static_cast<uint16_t>(MAX_AMPLITUDE * fabs((2.0f * i / SAMPLE_COUNT) - 1.0f));
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	ee07 3a90 	vmov	s15, r3
 800251c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002520:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002524:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80025c0 <_ZN13FuncGenerator17generateWaveformsEv+0x13c>
 8002528:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800252c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002530:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002534:	eeb0 0a67 	vmov.f32	s0, s15
 8002538:	f7ff ff74 	bl	8002424 <_ZSt4fabsf>
 800253c:	eef0 7a40 	vmov.f32	s15, s0
 8002540:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 80025c4 <_ZN13FuncGenerator17generateWaveformsEv+0x140>
 8002544:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002548:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800254c:	ee17 3a90 	vmov	r3, s15
 8002550:	b29c      	uxth	r4, r3
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 8002558:	68fa      	ldr	r2, [r7, #12]
 800255a:	4611      	mov	r1, r2
 800255c:	4618      	mov	r0, r3
 800255e:	f000 f925 	bl	80027ac <_ZNSt5arrayItLj128EEixEj>
 8002562:	4603      	mov	r3, r0
 8002564:	4622      	mov	r2, r4
 8002566:	801a      	strh	r2, [r3, #0]

        // Generate Sawtooth Wave
        sawtoothWave[i] = static_cast<uint16_t>(MAX_AMPLITUDE * (i / static_cast<float>(SAMPLE_COUNT)));
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	ee07 3a90 	vmov	s15, r3
 800256e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002572:	eddf 6a13 	vldr	s13, [pc, #76]	@ 80025c0 <_ZN13FuncGenerator17generateWaveformsEv+0x13c>
 8002576:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800257a:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 80025c4 <_ZN13FuncGenerator17generateWaveformsEv+0x140>
 800257e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002582:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002586:	ee17 3a90 	vmov	r3, s15
 800258a:	b29c      	uxth	r4, r3
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	f503 7361 	add.w	r3, r3, #900	@ 0x384
 8002592:	68fa      	ldr	r2, [r7, #12]
 8002594:	4611      	mov	r1, r2
 8002596:	4618      	mov	r0, r3
 8002598:	f000 f908 	bl	80027ac <_ZNSt5arrayItLj128EEixEj>
 800259c:	4603      	mov	r3, r0
 800259e:	4622      	mov	r2, r4
 80025a0:	801a      	strh	r2, [r3, #0]
    for (int i = 0; i < SAMPLE_COUNT; i++) {
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	3301      	adds	r3, #1
 80025a6:	60fb      	str	r3, [r7, #12]
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	2b7f      	cmp	r3, #127	@ 0x7f
 80025ac:	f77f af71 	ble.w	8002492 <_ZN13FuncGenerator17generateWaveformsEv+0xe>
    }
}
 80025b0:	bf00      	nop
 80025b2:	bf00      	nop
 80025b4:	3714      	adds	r7, #20
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bd90      	pop	{r4, r7, pc}
 80025ba:	bf00      	nop
 80025bc:	40c90fdb 	.word	0x40c90fdb
 80025c0:	43000000 	.word	0x43000000
 80025c4:	457ff000 	.word	0x457ff000

080025c8 <_ZN13FuncGenerator12setFrequencyEm>:

void FuncGenerator::setFrequency(uint32_t frequency)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b084      	sub	sp, #16
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
 80025d0:	6039      	str	r1, [r7, #0]
    uint32_t timerPeriod = HAL_RCC_GetPCLK1Freq() / (frequency * SAMPLE_COUNT);
 80025d2:	f00a ff7d 	bl	800d4d0 <HAL_RCC_GetPCLK1Freq>
 80025d6:	4602      	mov	r2, r0
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	01db      	lsls	r3, r3, #7
 80025dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80025e0:	60fb      	str	r3, [r7, #12]
    __HAL_TIM_SET_AUTORELOAD(&htim1, timerPeriod);
 80025e2:	4b05      	ldr	r3, [pc, #20]	@ (80025f8 <_ZN13FuncGenerator12setFrequencyEm+0x30>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	68fa      	ldr	r2, [r7, #12]
 80025e8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80025ea:	4a03      	ldr	r2, [pc, #12]	@ (80025f8 <_ZN13FuncGenerator12setFrequencyEm+0x30>)
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	60d3      	str	r3, [r2, #12]
}
 80025f0:	bf00      	nop
 80025f2:	3710      	adds	r7, #16
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bd80      	pop	{r7, pc}
 80025f8:	240005e8 	.word	0x240005e8

080025fc <_ZN13FuncGenerator12setAmplitudeEf>:

void FuncGenerator::setAmplitude(float amplitude)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b086      	sub	sp, #24
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
 8002604:	ed87 0a00 	vstr	s0, [r7]
    updateWaveform(sineWave.data(), amplitude);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	3384      	adds	r3, #132	@ 0x84
 800260c:	60bb      	str	r3, [r7, #8]
 800260e:	68bb      	ldr	r3, [r7, #8]
 8002610:	ed97 0a00 	vldr	s0, [r7]
 8002614:	4619      	mov	r1, r3
 8002616:	6878      	ldr	r0, [r7, #4]
 8002618:	f000 f826 	bl	8002668 <_ZN13FuncGenerator14updateWaveformEPtf>
    updateWaveform(squareWave.data(), amplitude);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	f503 73c2 	add.w	r3, r3, #388	@ 0x184
 8002622:	60fb      	str	r3, [r7, #12]
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	ed97 0a00 	vldr	s0, [r7]
 800262a:	4619      	mov	r1, r3
 800262c:	6878      	ldr	r0, [r7, #4]
 800262e:	f000 f81b 	bl	8002668 <_ZN13FuncGenerator14updateWaveformEPtf>
    updateWaveform(triangleWave.data(), amplitude);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 8002638:	613b      	str	r3, [r7, #16]
 800263a:	693b      	ldr	r3, [r7, #16]
 800263c:	ed97 0a00 	vldr	s0, [r7]
 8002640:	4619      	mov	r1, r3
 8002642:	6878      	ldr	r0, [r7, #4]
 8002644:	f000 f810 	bl	8002668 <_ZN13FuncGenerator14updateWaveformEPtf>
    updateWaveform(sawtoothWave.data(), amplitude);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	f503 7361 	add.w	r3, r3, #900	@ 0x384
 800264e:	617b      	str	r3, [r7, #20]
 8002650:	697b      	ldr	r3, [r7, #20]
 8002652:	ed97 0a00 	vldr	s0, [r7]
 8002656:	4619      	mov	r1, r3
 8002658:	6878      	ldr	r0, [r7, #4]
 800265a:	f000 f805 	bl	8002668 <_ZN13FuncGenerator14updateWaveformEPtf>
}
 800265e:	bf00      	nop
 8002660:	3718      	adds	r7, #24
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}
	...

08002668 <_ZN13FuncGenerator14updateWaveformEPtf>:

void FuncGenerator::updateWaveform(uint16_t* waveform, float amplitude)
{
 8002668:	b480      	push	{r7}
 800266a:	b087      	sub	sp, #28
 800266c:	af00      	add	r7, sp, #0
 800266e:	60f8      	str	r0, [r7, #12]
 8002670:	60b9      	str	r1, [r7, #8]
 8002672:	ed87 0a01 	vstr	s0, [r7, #4]
    for (int i = 0; i < SAMPLE_COUNT; i++) {
 8002676:	2300      	movs	r3, #0
 8002678:	617b      	str	r3, [r7, #20]
 800267a:	e021      	b.n	80026c0 <_ZN13FuncGenerator14updateWaveformEPtf+0x58>
        waveform[i] = static_cast<uint16_t>(MAX_AMPLITUDE * amplitude * waveform[i] / MAX_AMPLITUDE);
 800267c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002680:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80026d4 <_ZN13FuncGenerator14updateWaveformEPtf+0x6c>
 8002684:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002688:	697b      	ldr	r3, [r7, #20]
 800268a:	005b      	lsls	r3, r3, #1
 800268c:	68ba      	ldr	r2, [r7, #8]
 800268e:	4413      	add	r3, r2
 8002690:	881b      	ldrh	r3, [r3, #0]
 8002692:	ee07 3a90 	vmov	s15, r3
 8002696:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800269a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800269e:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 80026d4 <_ZN13FuncGenerator14updateWaveformEPtf+0x6c>
 80026a2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80026a6:	697b      	ldr	r3, [r7, #20]
 80026a8:	005b      	lsls	r3, r3, #1
 80026aa:	68ba      	ldr	r2, [r7, #8]
 80026ac:	4413      	add	r3, r2
 80026ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80026b2:	ee17 2a90 	vmov	r2, s15
 80026b6:	b292      	uxth	r2, r2
 80026b8:	801a      	strh	r2, [r3, #0]
    for (int i = 0; i < SAMPLE_COUNT; i++) {
 80026ba:	697b      	ldr	r3, [r7, #20]
 80026bc:	3301      	adds	r3, #1
 80026be:	617b      	str	r3, [r7, #20]
 80026c0:	697b      	ldr	r3, [r7, #20]
 80026c2:	2b7f      	cmp	r3, #127	@ 0x7f
 80026c4:	ddda      	ble.n	800267c <_ZN13FuncGenerator14updateWaveformEPtf+0x14>
    }
}
 80026c6:	bf00      	nop
 80026c8:	bf00      	nop
 80026ca:	371c      	adds	r7, #28
 80026cc:	46bd      	mov	sp, r7
 80026ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d2:	4770      	bx	lr
 80026d4:	457ff000 	.word	0x457ff000

080026d8 <_ZN13FuncGenerator14selectWaveformEh>:

void FuncGenerator::selectWaveform(uint8_t type)
{
 80026d8:	b480      	push	{r7}
 80026da:	b087      	sub	sp, #28
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
 80026e0:	460b      	mov	r3, r1
 80026e2:	70fb      	strb	r3, [r7, #3]
    currentWaveform = type;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	78fa      	ldrb	r2, [r7, #3]
 80026e8:	f883 2484 	strb.w	r2, [r3, #1156]	@ 0x484
    switch (type) {
 80026ec:	78fb      	ldrb	r3, [r7, #3]
 80026ee:	2b03      	cmp	r3, #3
 80026f0:	d82d      	bhi.n	800274e <_ZN13FuncGenerator14selectWaveformEh+0x76>
 80026f2:	a201      	add	r2, pc, #4	@ (adr r2, 80026f8 <_ZN13FuncGenerator14selectWaveformEh+0x20>)
 80026f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026f8:	08002709 	.word	0x08002709
 80026fc:	08002719 	.word	0x08002719
 8002700:	0800272b 	.word	0x0800272b
 8002704:	0800273d 	.word	0x0800273d
        case SINE:
            activeWaveform = sineWave.data();
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	3384      	adds	r3, #132	@ 0x84
 800270c:	617b      	str	r3, [r7, #20]
 800270e:	697a      	ldr	r2, [r7, #20]
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	f8c3 2488 	str.w	r2, [r3, #1160]	@ 0x488
            break;
 8002716:	e01a      	b.n	800274e <_ZN13FuncGenerator14selectWaveformEh+0x76>
        case SQUARE:
            activeWaveform = squareWave.data();
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	f503 73c2 	add.w	r3, r3, #388	@ 0x184
 800271e:	613b      	str	r3, [r7, #16]
 8002720:	693a      	ldr	r2, [r7, #16]
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	f8c3 2488 	str.w	r2, [r3, #1160]	@ 0x488
            break;
 8002728:	e011      	b.n	800274e <_ZN13FuncGenerator14selectWaveformEh+0x76>
        case TRIANGLE:
            activeWaveform = triangleWave.data();
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 8002730:	60fb      	str	r3, [r7, #12]
 8002732:	68fa      	ldr	r2, [r7, #12]
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	f8c3 2488 	str.w	r2, [r3, #1160]	@ 0x488
            break;
 800273a:	e008      	b.n	800274e <_ZN13FuncGenerator14selectWaveformEh+0x76>
        case SAWTOOTH:
            activeWaveform = sawtoothWave.data();
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	f503 7361 	add.w	r3, r3, #900	@ 0x384
 8002742:	60bb      	str	r3, [r7, #8]
 8002744:	68ba      	ldr	r2, [r7, #8]
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	f8c3 2488 	str.w	r2, [r3, #1160]	@ 0x488
            break;
 800274c:	bf00      	nop
    }
}
 800274e:	bf00      	nop
 8002750:	371c      	adds	r7, #28
 8002752:	46bd      	mov	sp, r7
 8002754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002758:	4770      	bx	lr
 800275a:	bf00      	nop

0800275c <_ZN13FuncGenerator19startWaveformOutputEv>:

void FuncGenerator::startWaveformOutput()
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b084      	sub	sp, #16
 8002760:	af02      	add	r7, sp, #8
 8002762:	6078      	str	r0, [r7, #4]
    _bsp.dacStart_DMA(&hdac1, DAC_CHANNEL_1, reinterpret_cast<uint32_t*>(activeWaveform), SAMPLE_COUNT, DAC_ALIGN_12B_R);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6818      	ldr	r0, [r3, #0]
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	f8d3 3488 	ldr.w	r3, [r3, #1160]	@ 0x488
 800276e:	2200      	movs	r2, #0
 8002770:	9201      	str	r2, [sp, #4]
 8002772:	2280      	movs	r2, #128	@ 0x80
 8002774:	9200      	str	r2, [sp, #0]
 8002776:	2200      	movs	r2, #0
 8002778:	4903      	ldr	r1, [pc, #12]	@ (8002788 <_ZN13FuncGenerator19startWaveformOutputEv+0x2c>)
 800277a:	f7ff fc73 	bl	8002064 <_ZN3Bsp12dacStart_DMAEP17DAC_HandleTypeDefmPKmmm>
}
 800277e:	bf00      	nop
 8002780:	3708      	adds	r7, #8
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}
 8002786:	bf00      	nop
 8002788:	2400037c 	.word	0x2400037c

0800278c <_ZN13FuncGenerator18stopWaveformOutputEv>:

void FuncGenerator::stopWaveformOutput()
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b082      	sub	sp, #8
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
    _bsp.adcStopDMA(&hadc1);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4903      	ldr	r1, [pc, #12]	@ (80027a8 <_ZN13FuncGenerator18stopWaveformOutputEv+0x1c>)
 800279a:	4618      	mov	r0, r3
 800279c:	f7ff fc4e 	bl	800203c <_ZN3Bsp10adcStopDMAEP17ADC_HandleTypeDef>
}
 80027a0:	bf00      	nop
 80027a2:	3708      	adds	r7, #8
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bd80      	pop	{r7, pc}
 80027a8:	2400017c 	.word	0x2400017c

080027ac <_ZNSt5arrayItLj128EEixEj>:
      operator[](size_type __n) noexcept
 80027ac:	b480      	push	{r7}
 80027ae:	b083      	sub	sp, #12
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
 80027b4:	6039      	str	r1, [r7, #0]
	return _M_elems[__n];
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	005b      	lsls	r3, r3, #1
 80027ba:	687a      	ldr	r2, [r7, #4]
 80027bc:	4413      	add	r3, r2
      }
 80027be:	4618      	mov	r0, r3
 80027c0:	370c      	adds	r7, #12
 80027c2:	46bd      	mov	sp, r7
 80027c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c8:	4770      	bx	lr

080027ca <_ZN3LcdC1ER3Bsph>:
 */

#include "Lcd.hpp"


Lcd::Lcd(Bsp& bsp, uint8_t address) : _bsp(bsp), _address(address) {}
 80027ca:	b480      	push	{r7}
 80027cc:	b085      	sub	sp, #20
 80027ce:	af00      	add	r7, sp, #0
 80027d0:	60f8      	str	r0, [r7, #12]
 80027d2:	60b9      	str	r1, [r7, #8]
 80027d4:	4613      	mov	r3, r2
 80027d6:	71fb      	strb	r3, [r7, #7]
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	68ba      	ldr	r2, [r7, #8]
 80027dc:	601a      	str	r2, [r3, #0]
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	79fa      	ldrb	r2, [r7, #7]
 80027e2:	711a      	strb	r2, [r3, #4]
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	4618      	mov	r0, r3
 80027e8:	3714      	adds	r7, #20
 80027ea:	46bd      	mov	sp, r7
 80027ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f0:	4770      	bx	lr
	...

080027f4 <_ZN3Lcd11sendCommandEh>:

void Lcd::sendCommand(uint8_t cmd) {
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b086      	sub	sp, #24
 80027f8:	af02      	add	r7, sp, #8
 80027fa:	6078      	str	r0, [r7, #4]
 80027fc:	460b      	mov	r3, r1
 80027fe:	70fb      	strb	r3, [r7, #3]
    uint8_t upperNibble = cmd & 0xF0;
 8002800:	78fb      	ldrb	r3, [r7, #3]
 8002802:	f023 030f 	bic.w	r3, r3, #15
 8002806:	73fb      	strb	r3, [r7, #15]
    uint8_t lowerNibble = (cmd << 4) & 0xF0;
 8002808:	78fb      	ldrb	r3, [r7, #3]
 800280a:	011b      	lsls	r3, r3, #4
 800280c:	73bb      	strb	r3, [r7, #14]

    uint8_t dataT[4] = {
        upperNibble | LCD_ENABLE_BIT | LCD_RS_COMMAND,
 800280e:	7bfb      	ldrb	r3, [r7, #15]
 8002810:	f043 0304 	orr.w	r3, r3, #4
 8002814:	b2db      	uxtb	r3, r3
        upperNibble | LCD_RS_COMMAND,
        lowerNibble | LCD_ENABLE_BIT | LCD_RS_COMMAND,
        lowerNibble | LCD_RS_COMMAND
    };
 8002816:	723b      	strb	r3, [r7, #8]
 8002818:	7bfb      	ldrb	r3, [r7, #15]
 800281a:	727b      	strb	r3, [r7, #9]
        lowerNibble | LCD_ENABLE_BIT | LCD_RS_COMMAND,
 800281c:	7bbb      	ldrb	r3, [r7, #14]
 800281e:	f043 0304 	orr.w	r3, r3, #4
 8002822:	b2db      	uxtb	r3, r3
    };
 8002824:	72bb      	strb	r3, [r7, #10]
 8002826:	7bbb      	ldrb	r3, [r7, #14]
 8002828:	72fb      	strb	r3, [r7, #11]

    _bsp.i2cTransmit_Master_IT(&hi2c1, _address, dataT, 4);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6818      	ldr	r0, [r3, #0]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	791b      	ldrb	r3, [r3, #4]
 8002832:	4619      	mov	r1, r3
 8002834:	f107 0308 	add.w	r3, r7, #8
 8002838:	2204      	movs	r2, #4
 800283a:	9200      	str	r2, [sp, #0]
 800283c:	460a      	mov	r2, r1
 800283e:	4903      	ldr	r1, [pc, #12]	@ (800284c <_ZN3Lcd11sendCommandEh+0x58>)
 8002840:	f7ff fc2b 	bl	800209a <_ZN3Bsp21i2cTransmit_Master_ITEP19__I2C_HandleTypeDeftPht>
}
 8002844:	bf00      	nop
 8002846:	3710      	adds	r7, #16
 8002848:	46bd      	mov	sp, r7
 800284a:	bd80      	pop	{r7, pc}
 800284c:	24000408 	.word	0x24000408

08002850 <_ZN3Lcd8sendDataEh>:

void Lcd::sendData(uint8_t data) {
 8002850:	b580      	push	{r7, lr}
 8002852:	b086      	sub	sp, #24
 8002854:	af02      	add	r7, sp, #8
 8002856:	6078      	str	r0, [r7, #4]
 8002858:	460b      	mov	r3, r1
 800285a:	70fb      	strb	r3, [r7, #3]
    uint8_t upperNibble = data & 0xF0;
 800285c:	78fb      	ldrb	r3, [r7, #3]
 800285e:	f023 030f 	bic.w	r3, r3, #15
 8002862:	73fb      	strb	r3, [r7, #15]
    uint8_t lowerNibble = (data << 4) & 0xF0;
 8002864:	78fb      	ldrb	r3, [r7, #3]
 8002866:	011b      	lsls	r3, r3, #4
 8002868:	73bb      	strb	r3, [r7, #14]

    uint8_t dataT[4] = {
        upperNibble | LCD_ENABLE_BIT | LCD_RS_DATA,
 800286a:	7bfb      	ldrb	r3, [r7, #15]
 800286c:	f043 0305 	orr.w	r3, r3, #5
 8002870:	b2db      	uxtb	r3, r3
        upperNibble | LCD_RS_DATA,
        lowerNibble | LCD_ENABLE_BIT | LCD_RS_DATA,
        lowerNibble | LCD_RS_DATA
    };
 8002872:	723b      	strb	r3, [r7, #8]
        upperNibble | LCD_RS_DATA,
 8002874:	7bfb      	ldrb	r3, [r7, #15]
 8002876:	f043 0301 	orr.w	r3, r3, #1
 800287a:	b2db      	uxtb	r3, r3
    };
 800287c:	727b      	strb	r3, [r7, #9]
        lowerNibble | LCD_ENABLE_BIT | LCD_RS_DATA,
 800287e:	7bbb      	ldrb	r3, [r7, #14]
 8002880:	f043 0305 	orr.w	r3, r3, #5
 8002884:	b2db      	uxtb	r3, r3
    };
 8002886:	72bb      	strb	r3, [r7, #10]
        lowerNibble | LCD_RS_DATA
 8002888:	7bbb      	ldrb	r3, [r7, #14]
 800288a:	f043 0301 	orr.w	r3, r3, #1
 800288e:	b2db      	uxtb	r3, r3
    };
 8002890:	72fb      	strb	r3, [r7, #11]

    _bsp.i2cTransmit_Master_IT(&hi2c1, _address, dataT, 4);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6818      	ldr	r0, [r3, #0]
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	791b      	ldrb	r3, [r3, #4]
 800289a:	4619      	mov	r1, r3
 800289c:	f107 0308 	add.w	r3, r7, #8
 80028a0:	2204      	movs	r2, #4
 80028a2:	9200      	str	r2, [sp, #0]
 80028a4:	460a      	mov	r2, r1
 80028a6:	4903      	ldr	r1, [pc, #12]	@ (80028b4 <_ZN3Lcd8sendDataEh+0x64>)
 80028a8:	f7ff fbf7 	bl	800209a <_ZN3Bsp21i2cTransmit_Master_ITEP19__I2C_HandleTypeDeftPht>
}
 80028ac:	bf00      	nop
 80028ae:	3710      	adds	r7, #16
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bd80      	pop	{r7, pc}
 80028b4:	24000408 	.word	0x24000408

080028b8 <_ZN3Lcd4initEv>:

void Lcd::init() {
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b082      	sub	sp, #8
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
    _bsp.delay(50);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	2132      	movs	r1, #50	@ 0x32
 80028c6:	4618      	mov	r0, r3
 80028c8:	f7ff fc29 	bl	800211e <_ZN3Bsp5delayEm>
    sendCommand(0x30);
 80028cc:	2130      	movs	r1, #48	@ 0x30
 80028ce:	6878      	ldr	r0, [r7, #4]
 80028d0:	f7ff ff90 	bl	80027f4 <_ZN3Lcd11sendCommandEh>
    _bsp.delay(5);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	2105      	movs	r1, #5
 80028da:	4618      	mov	r0, r3
 80028dc:	f7ff fc1f 	bl	800211e <_ZN3Bsp5delayEm>
    sendCommand(0x30);
 80028e0:	2130      	movs	r1, #48	@ 0x30
 80028e2:	6878      	ldr	r0, [r7, #4]
 80028e4:	f7ff ff86 	bl	80027f4 <_ZN3Lcd11sendCommandEh>
    _bsp.delay(1);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	2101      	movs	r1, #1
 80028ee:	4618      	mov	r0, r3
 80028f0:	f7ff fc15 	bl	800211e <_ZN3Bsp5delayEm>
    sendCommand(0x30);
 80028f4:	2130      	movs	r1, #48	@ 0x30
 80028f6:	6878      	ldr	r0, [r7, #4]
 80028f8:	f7ff ff7c 	bl	80027f4 <_ZN3Lcd11sendCommandEh>
    _bsp.delay(10);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	210a      	movs	r1, #10
 8002902:	4618      	mov	r0, r3
 8002904:	f7ff fc0b 	bl	800211e <_ZN3Bsp5delayEm>
    sendCommand(0x20);
 8002908:	2120      	movs	r1, #32
 800290a:	6878      	ldr	r0, [r7, #4]
 800290c:	f7ff ff72 	bl	80027f4 <_ZN3Lcd11sendCommandEh>
    _bsp.delay(10);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	210a      	movs	r1, #10
 8002916:	4618      	mov	r0, r3
 8002918:	f7ff fc01 	bl	800211e <_ZN3Bsp5delayEm>

    sendCommand(LCD_CMD_FUNCTION_SET);
 800291c:	2128      	movs	r1, #40	@ 0x28
 800291e:	6878      	ldr	r0, [r7, #4]
 8002920:	f7ff ff68 	bl	80027f4 <_ZN3Lcd11sendCommandEh>
    sendCommand(LCD_CMD_DISPLAY_OFF);
 8002924:	2108      	movs	r1, #8
 8002926:	6878      	ldr	r0, [r7, #4]
 8002928:	f7ff ff64 	bl	80027f4 <_ZN3Lcd11sendCommandEh>
    sendCommand(LCD_CMD_CLEAR_DISPLAY);
 800292c:	2101      	movs	r1, #1
 800292e:	6878      	ldr	r0, [r7, #4]
 8002930:	f7ff ff60 	bl	80027f4 <_ZN3Lcd11sendCommandEh>
    _bsp.delay(2);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	2102      	movs	r1, #2
 800293a:	4618      	mov	r0, r3
 800293c:	f7ff fbef 	bl	800211e <_ZN3Bsp5delayEm>
    sendCommand(LCD_CMD_ENTRY_MODE_SET);
 8002940:	2106      	movs	r1, #6
 8002942:	6878      	ldr	r0, [r7, #4]
 8002944:	f7ff ff56 	bl	80027f4 <_ZN3Lcd11sendCommandEh>
    sendCommand(LCD_CMD_DISPLAY_ON);
 8002948:	210c      	movs	r1, #12
 800294a:	6878      	ldr	r0, [r7, #4]
 800294c:	f7ff ff52 	bl	80027f4 <_ZN3Lcd11sendCommandEh>
}
 8002950:	bf00      	nop
 8002952:	3708      	adds	r7, #8
 8002954:	46bd      	mov	sp, r7
 8002956:	bd80      	pop	{r7, pc}

08002958 <_ZN3Lcd10sendStringEPKc>:
        default: return;
    }
    sendCommand(address);
}

void Lcd::sendString(const char* str) {
 8002958:	b580      	push	{r7, lr}
 800295a:	b082      	sub	sp, #8
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
 8002960:	6039      	str	r1, [r7, #0]
    while (*str) sendData(*str++);
 8002962:	e007      	b.n	8002974 <_ZN3Lcd10sendStringEPKc+0x1c>
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	1c5a      	adds	r2, r3, #1
 8002968:	603a      	str	r2, [r7, #0]
 800296a:	781b      	ldrb	r3, [r3, #0]
 800296c:	4619      	mov	r1, r3
 800296e:	6878      	ldr	r0, [r7, #4]
 8002970:	f7ff ff6e 	bl	8002850 <_ZN3Lcd8sendDataEh>
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	781b      	ldrb	r3, [r3, #0]
 8002978:	2b00      	cmp	r3, #0
 800297a:	d1f3      	bne.n	8002964 <_ZN3Lcd10sendStringEPKc+0xc>
}
 800297c:	bf00      	nop
 800297e:	bf00      	nop
 8002980:	3708      	adds	r7, #8
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}
	...

08002988 <MainCpp>:
Dac exDac(bsp);
#endif


__attribute__((noreturn)) void MainCpp()
{
 8002988:	b590      	push	{r4, r7, lr}
 800298a:	b08d      	sub	sp, #52	@ 0x34
 800298c:	af00      	add	r7, sp, #0
	ReceivedData data;
 800298e:	2300      	movs	r3, #0
 8002990:	753b      	strb	r3, [r7, #20]
 8002992:	2301      	movs	r3, #1
 8002994:	757b      	strb	r3, [r7, #21]
 8002996:	f04f 0300 	mov.w	r3, #0
 800299a:	f8c7 3016 	str.w	r3, [r7, #22]
 800299e:	f04f 0300 	mov.w	r3, #0
 80029a2:	f8c7 301a 	str.w	r3, [r7, #26]
 80029a6:	f04f 0300 	mov.w	r3, #0
 80029aa:	f8c7 301e 	str.w	r3, [r7, #30]
 80029ae:	2300      	movs	r3, #0
 80029b0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80029b4:	2300      	movs	r3, #0
 80029b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	bool dataReceived{false};
 80029ba:	2300      	movs	r3, #0
 80029bc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	float32_t fftOutput;
	const uint32_t DELAY = 1000;
 80029c0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80029c4:	62bb      	str	r3, [r7, #40]	@ 0x28


	bool interface{false};
 80029c6:	2300      	movs	r3, #0
 80029c8:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
	do
	{
		Status status = connection.interfaceHandshake(Major_Version, Minor_Version);
 80029cc:	2200      	movs	r2, #0
 80029ce:	2101      	movs	r1, #1
 80029d0:	485b      	ldr	r0, [pc, #364]	@ (8002b40 <MainCpp+0x1b8>)
 80029d2:	f000 f925 	bl	8002c20 <_ZN9SerialCtn18interfaceHandshakeEhh>
 80029d6:	4603      	mov	r3, r0
 80029d8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if (status == Status::OK) {
 80029dc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d102      	bne.n	80029ea <MainCpp+0x62>
			interface = true;
 80029e4:	2301      	movs	r3, #1
 80029e6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
		}
		bsp.delay(DELAY);
 80029ea:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80029ee:	4855      	ldr	r0, [pc, #340]	@ (8002b44 <MainCpp+0x1bc>)
 80029f0:	f7ff fb95 	bl	800211e <_ZN3Bsp5delayEm>

	} while (!interface);
 80029f4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80029f8:	f083 0301 	eor.w	r3, r3, #1
 80029fc:	b2db      	uxtb	r3, r3
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d1e4      	bne.n	80029cc <MainCpp+0x44>


	lcd.init();
 8002a02:	4851      	ldr	r0, [pc, #324]	@ (8002b48 <MainCpp+0x1c0>)
 8002a04:	f7ff ff58 	bl	80028b8 <_ZN3Lcd4initEv>
	lcd.sendString("LCD Online");
 8002a08:	4950      	ldr	r1, [pc, #320]	@ (8002b4c <MainCpp+0x1c4>)
 8002a0a:	484f      	ldr	r0, [pc, #316]	@ (8002b48 <MainCpp+0x1c0>)
 8002a0c:	f7ff ffa4 	bl	8002958 <_ZN3Lcd10sendStringEPKc>

	bsp.watchdogStart(&hiwdg1);
 8002a10:	494f      	ldr	r1, [pc, #316]	@ (8002b50 <MainCpp+0x1c8>)
 8002a12:	484c      	ldr	r0, [pc, #304]	@ (8002b44 <MainCpp+0x1bc>)
 8002a14:	f7ff fb5b 	bl	80020ce <_ZN3Bsp13watchdogStartEP18IWDG_HandleTypeDef>

	while(true)
	{
		if(usbReceivedFlag)
 8002a18:	4b4e      	ldr	r3, [pc, #312]	@ (8002b54 <MainCpp+0x1cc>)
 8002a1a:	781b      	ldrb	r3, [r3, #0]
 8002a1c:	b2db      	uxtb	r3, r3
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d051      	beq.n	8002ac6 <MainCpp+0x13e>
		{
			data = connection.processReceivedData();
 8002a22:	463b      	mov	r3, r7
 8002a24:	4946      	ldr	r1, [pc, #280]	@ (8002b40 <MainCpp+0x1b8>)
 8002a26:	4618      	mov	r0, r3
 8002a28:	f000 f970 	bl	8002d0c <_ZN9SerialCtn19processReceivedDataEv>
 8002a2c:	f107 0414 	add.w	r4, r7, #20
 8002a30:	463b      	mov	r3, r7
 8002a32:	6818      	ldr	r0, [r3, #0]
 8002a34:	6859      	ldr	r1, [r3, #4]
 8002a36:	689a      	ldr	r2, [r3, #8]
 8002a38:	68db      	ldr	r3, [r3, #12]
 8002a3a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
			usbReceivedFlag = false;
 8002a3c:	4b45      	ldr	r3, [pc, #276]	@ (8002b54 <MainCpp+0x1cc>)
 8002a3e:	2200      	movs	r2, #0
 8002a40:	701a      	strb	r2, [r3, #0]
			dataReceived = true;
 8002a42:	2301      	movs	r3, #1
 8002a44:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

			if(data.mode == FUNCTION_GENERATOR_MODE)
 8002a48:	7d3b      	ldrb	r3, [r7, #20]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d11d      	bne.n	8002a8a <MainCpp+0x102>
			{
				generate.selectWaveform(data.generate.signalType);
 8002a4e:	7d7b      	ldrb	r3, [r7, #21]
 8002a50:	4619      	mov	r1, r3
 8002a52:	4841      	ldr	r0, [pc, #260]	@ (8002b58 <MainCpp+0x1d0>)
 8002a54:	f7ff fe40 	bl	80026d8 <_ZN13FuncGenerator14selectWaveformEh>
				generate.setAmplitude(data.generate.amplitude);
 8002a58:	f8d7 301a 	ldr.w	r3, [r7, #26]
 8002a5c:	ee00 3a10 	vmov	s0, r3
 8002a60:	483d      	ldr	r0, [pc, #244]	@ (8002b58 <MainCpp+0x1d0>)
 8002a62:	f7ff fdcb 	bl	80025fc <_ZN13FuncGenerator12setAmplitudeEf>
				generate.setFrequency(data.generate.amplitude);
 8002a66:	f8d7 301a 	ldr.w	r3, [r7, #26]
 8002a6a:	ee07 3a90 	vmov	s15, r3
 8002a6e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a72:	ee17 1a90 	vmov	r1, s15
 8002a76:	4838      	ldr	r0, [pc, #224]	@ (8002b58 <MainCpp+0x1d0>)
 8002a78:	f7ff fda6 	bl	80025c8 <_ZN13FuncGenerator12setFrequencyEm>
				generate.generateWaveforms();
 8002a7c:	4836      	ldr	r0, [pc, #216]	@ (8002b58 <MainCpp+0x1d0>)
 8002a7e:	f7ff fd01 	bl	8002484 <_ZN13FuncGenerator17generateWaveformsEv>
				generate.startWaveformOutput();
 8002a82:	4835      	ldr	r0, [pc, #212]	@ (8002b58 <MainCpp+0x1d0>)
 8002a84:	f7ff fe6a 	bl	800275c <_ZN13FuncGenerator19startWaveformOutputEv>
 8002a88:	e054      	b.n	8002b34 <MainCpp+0x1ac>
			}
			else if(data.mode == OSCILLOSCOPE_MODE)
 8002a8a:	7d3b      	ldrb	r3, [r7, #20]
 8002a8c:	2b01      	cmp	r3, #1
 8002a8e:	d109      	bne.n	8002aa4 <MainCpp+0x11c>
			{
				generate.stopWaveformOutput();
 8002a90:	4831      	ldr	r0, [pc, #196]	@ (8002b58 <MainCpp+0x1d0>)
 8002a92:	f7ff fe7b 	bl	800278c <_ZN13FuncGenerator18stopWaveformOutputEv>

				#ifdef USE_EXTERN_DAC
				exDac.noOperation();
 8002a96:	4831      	ldr	r0, [pc, #196]	@ (8002b5c <MainCpp+0x1d4>)
 8002a98:	f7ff fc5a 	bl	8002350 <_ZN3Dac11noOperationEv>
				#endif

				analyze.startAnalysing();
 8002a9c:	4830      	ldr	r0, [pc, #192]	@ (8002b60 <MainCpp+0x1d8>)
 8002a9e:	f7ff fc81 	bl	80023a4 <_ZN12FuncAnalyzer14startAnalysingEv>
 8002aa2:	e047      	b.n	8002b34 <MainCpp+0x1ac>
			}
			else if(data.mode == UPDATE_MODE)
 8002aa4:	7d3b      	ldrb	r3, [r7, #20]
 8002aa6:	2b02      	cmp	r3, #2
 8002aa8:	d106      	bne.n	8002ab8 <MainCpp+0x130>
			{
				printf("DEV_ERROR: UPDATE Mode not implemented!\n");
 8002aaa:	482e      	ldr	r0, [pc, #184]	@ (8002b64 <MainCpp+0x1dc>)
 8002aac:	f016 fb0a 	bl	80190c4 <puts>
				dataReceived = false;
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8002ab6:	e03d      	b.n	8002b34 <MainCpp+0x1ac>
			}
			else
			{
				printf("DEV_ERROR: Incorrect mode selected!\n");
 8002ab8:	482b      	ldr	r0, [pc, #172]	@ (8002b68 <MainCpp+0x1e0>)
 8002aba:	f016 fb03 	bl	80190c4 <puts>
				dataReceived = false;
 8002abe:	2300      	movs	r3, #0
 8002ac0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8002ac4:	e036      	b.n	8002b34 <MainCpp+0x1ac>
			}
		}
		else if(dataReceived)
 8002ac6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d032      	beq.n	8002b34 <MainCpp+0x1ac>
		{
			if(data.mode == FUNCTION_GENERATOR_MODE)
 8002ace:	7d3b      	ldrb	r3, [r7, #20]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d10c      	bne.n	8002aee <MainCpp+0x166>
			{
				generate.startWaveformOutput();
 8002ad4:	4820      	ldr	r0, [pc, #128]	@ (8002b58 <MainCpp+0x1d0>)
 8002ad6:	f7ff fe41 	bl	800275c <_ZN13FuncGenerator19startWaveformOutputEv>

				#ifdef USE_EXTERN_DAC
				exDac.voltageToCode(3.3, -6, 6);
 8002ada:	eeb1 1a08 	vmov.f32	s2, #24	@ 0x40c00000  6.0
 8002ade:	eef9 0a08 	vmov.f32	s1, #152	@ 0xc0c00000 -6.0
 8002ae2:	ed9f 0a22 	vldr	s0, [pc, #136]	@ 8002b6c <MainCpp+0x1e4>
 8002ae6:	481d      	ldr	r0, [pc, #116]	@ (8002b5c <MainCpp+0x1d4>)
 8002ae8:	f7ff fbe2 	bl	80022b0 <_ZN3Dac13voltageToCodeEfff>
 8002aec:	e022      	b.n	8002b34 <MainCpp+0x1ac>
				#endif
			}
			else if(data.mode == OSCILLOSCOPE_MODE)
 8002aee:	7d3b      	ldrb	r3, [r7, #20]
 8002af0:	2b01      	cmp	r3, #1
 8002af2:	d115      	bne.n	8002b20 <MainCpp+0x198>
			{
				if(data.analyze.stop)
 8002af4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d003      	beq.n	8002b04 <MainCpp+0x17c>
				{
					analyze.stopAnalyzing();
 8002afc:	4818      	ldr	r0, [pc, #96]	@ (8002b60 <MainCpp+0x1d8>)
 8002afe:	f7ff fc67 	bl	80023d0 <_ZN12FuncAnalyzer13stopAnalyzingEv>
 8002b02:	e017      	b.n	8002b34 <MainCpp+0x1ac>
				}
				else if(data.analyze.fft)
 8002b04:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d013      	beq.n	8002b34 <MainCpp+0x1ac>
				{
					analyze.computeFFT(&fftOutput);
 8002b0c:	f107 0310 	add.w	r3, r7, #16
 8002b10:	4619      	mov	r1, r3
 8002b12:	4813      	ldr	r0, [pc, #76]	@ (8002b60 <MainCpp+0x1d8>)
 8002b14:	f7ff fc6c 	bl	80023f0 <_ZN12FuncAnalyzer10computeFFTEPf>

					#ifdef USE_EXTERN_ADC
					exAnalyze.requestFFT();
 8002b18:	4815      	ldr	r0, [pc, #84]	@ (8002b70 <MainCpp+0x1e8>)
 8002b1a:	f7ff fb8b 	bl	8002234 <_ZN11AnalyzerExt10requestFFTEv>
 8002b1e:	e009      	b.n	8002b34 <MainCpp+0x1ac>
					#endif
				}
			}
			else if(data.mode == UPDATE_MODE)
 8002b20:	7d3b      	ldrb	r3, [r7, #20]
 8002b22:	2b02      	cmp	r3, #2
 8002b24:	d103      	bne.n	8002b2e <MainCpp+0x1a6>
			{
				printf("DEV_ERROR: UPDATE Mode not implemented!\n");
 8002b26:	480f      	ldr	r0, [pc, #60]	@ (8002b64 <MainCpp+0x1dc>)
 8002b28:	f016 facc 	bl	80190c4 <puts>
 8002b2c:	e002      	b.n	8002b34 <MainCpp+0x1ac>
			}
			else
			{
				printf("DEV_ERROR: Incorrect mode selected!\n");
 8002b2e:	480e      	ldr	r0, [pc, #56]	@ (8002b68 <MainCpp+0x1e0>)
 8002b30:	f016 fac8 	bl	80190c4 <puts>
			}
		}

		bsp.watchdogRefresh(&hiwdg1);
 8002b34:	4906      	ldr	r1, [pc, #24]	@ (8002b50 <MainCpp+0x1c8>)
 8002b36:	4803      	ldr	r0, [pc, #12]	@ (8002b44 <MainCpp+0x1bc>)
 8002b38:	f7ff fadd 	bl	80020f6 <_ZN3Bsp15watchdogRefreshEP18IWDG_HandleTypeDef>
		if(usbReceivedFlag)
 8002b3c:	e76c      	b.n	8002a18 <MainCpp+0x90>
 8002b3e:	bf00      	nop
 8002b40:	24002d1c 	.word	0x24002d1c
 8002b44:	24000880 	.word	0x24000880
 8002b48:	24002d14 	.word	0x24002d14
 8002b4c:	08019ef4 	.word	0x08019ef4
 8002b50:	2400045c 	.word	0x2400045c
 8002b54:	2400301c 	.word	0x2400301c
 8002b58:	24002888 	.word	0x24002888
 8002b5c:	24002d24 	.word	0x24002d24
 8002b60:	24000884 	.word	0x24000884
 8002b64:	08019f00 	.word	0x08019f00
 8002b68:	08019f28 	.word	0x08019f28
 8002b6c:	40533333 	.word	0x40533333
 8002b70:	24002d20 	.word	0x24002d20

08002b74 <_Z41__static_initialization_and_destruction_0v>:
	}
}
 8002b74:	b580      	push	{r7, lr}
 8002b76:	af00      	add	r7, sp, #0
FuncAnalyzer analyze(bsp);
 8002b78:	490d      	ldr	r1, [pc, #52]	@ (8002bb0 <_Z41__static_initialization_and_destruction_0v+0x3c>)
 8002b7a:	480e      	ldr	r0, [pc, #56]	@ (8002bb4 <_Z41__static_initialization_and_destruction_0v+0x40>)
 8002b7c:	f7ff fc02 	bl	8002384 <_ZN12FuncAnalyzerC1ER3Bsp>
FuncGenerator generate(bsp);
 8002b80:	490b      	ldr	r1, [pc, #44]	@ (8002bb0 <_Z41__static_initialization_and_destruction_0v+0x3c>)
 8002b82:	480d      	ldr	r0, [pc, #52]	@ (8002bb8 <_Z41__static_initialization_and_destruction_0v+0x44>)
 8002b84:	f7ff fc5e 	bl	8002444 <_ZN13FuncGeneratorC1ER3Bsp>
Lcd lcd(bsp, SLAVE_ADDRESS);
 8002b88:	224e      	movs	r2, #78	@ 0x4e
 8002b8a:	4909      	ldr	r1, [pc, #36]	@ (8002bb0 <_Z41__static_initialization_and_destruction_0v+0x3c>)
 8002b8c:	480b      	ldr	r0, [pc, #44]	@ (8002bbc <_Z41__static_initialization_and_destruction_0v+0x48>)
 8002b8e:	f7ff fe1c 	bl	80027ca <_ZN3LcdC1ER3Bsph>
SerialCtn connection(bsp);
 8002b92:	4907      	ldr	r1, [pc, #28]	@ (8002bb0 <_Z41__static_initialization_and_destruction_0v+0x3c>)
 8002b94:	480a      	ldr	r0, [pc, #40]	@ (8002bc0 <_Z41__static_initialization_and_destruction_0v+0x4c>)
 8002b96:	f000 f826 	bl	8002be6 <_ZN9SerialCtnC1ER3Bsp>
AnalyzerExt exAnalyze(bsp);
 8002b9a:	4905      	ldr	r1, [pc, #20]	@ (8002bb0 <_Z41__static_initialization_and_destruction_0v+0x3c>)
 8002b9c:	4809      	ldr	r0, [pc, #36]	@ (8002bc4 <_Z41__static_initialization_and_destruction_0v+0x50>)
 8002b9e:	f7ff fb11 	bl	80021c4 <_ZN11AnalyzerExtC1ER3Bsp>
Dac exDac(bsp);
 8002ba2:	4903      	ldr	r1, [pc, #12]	@ (8002bb0 <_Z41__static_initialization_and_destruction_0v+0x3c>)
 8002ba4:	4808      	ldr	r0, [pc, #32]	@ (8002bc8 <_Z41__static_initialization_and_destruction_0v+0x54>)
 8002ba6:	f7ff fb55 	bl	8002254 <_ZN3DacC1ER3Bsp>
}
 8002baa:	bf00      	nop
 8002bac:	bd80      	pop	{r7, pc}
 8002bae:	bf00      	nop
 8002bb0:	24000880 	.word	0x24000880
 8002bb4:	24000884 	.word	0x24000884
 8002bb8:	24002888 	.word	0x24002888
 8002bbc:	24002d14 	.word	0x24002d14
 8002bc0:	24002d1c 	.word	0x24002d1c
 8002bc4:	24002d20 	.word	0x24002d20
 8002bc8:	24002d24 	.word	0x24002d24

08002bcc <_GLOBAL__sub_I_bsp>:
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	af00      	add	r7, sp, #0
 8002bd0:	f7ff ffd0 	bl	8002b74 <_Z41__static_initialization_and_destruction_0v>
 8002bd4:	bd80      	pop	{r7, pc}

08002bd6 <_ZSt21is_constant_evaluatedv>:

  /// Returns true only when called during constant evaluation.
  /// @since C++20
  constexpr inline bool
  is_constant_evaluated() noexcept
  {
 8002bd6:	b480      	push	{r7}
 8002bd8:	af00      	add	r7, sp, #0
#if __cpp_if_consteval >= 202106L
    if consteval { return true; } else { return false; }
#else
    return __builtin_is_constant_evaluated();
 8002bda:	2300      	movs	r3, #0
#endif
  }
 8002bdc:	4618      	mov	r0, r3
 8002bde:	46bd      	mov	sp, r7
 8002be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be4:	4770      	bx	lr

08002be6 <_ZN9SerialCtnC1ER3Bsp>:
#include <algorithm>


uint8_t UsbRxDataBuffer[USB_RX_BUFF_SIZE];

SerialCtn::SerialCtn(Bsp& bsp): _bsp(bsp){}
 8002be6:	b480      	push	{r7}
 8002be8:	b083      	sub	sp, #12
 8002bea:	af00      	add	r7, sp, #0
 8002bec:	6078      	str	r0, [r7, #4]
 8002bee:	6039      	str	r1, [r7, #0]
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	683a      	ldr	r2, [r7, #0]
 8002bf4:	601a      	str	r2, [r3, #0]
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	370c      	adds	r7, #12
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c02:	4770      	bx	lr

08002c04 <_ZNSt5arrayIhLj15EEixEj>:
      operator[](size_type __n) noexcept
 8002c04:	b480      	push	{r7}
 8002c06:	b083      	sub	sp, #12
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
 8002c0c:	6039      	str	r1, [r7, #0]
	return _M_elems[__n];
 8002c0e:	687a      	ldr	r2, [r7, #4]
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	4413      	add	r3, r2
      }
 8002c14:	4618      	mov	r0, r3
 8002c16:	370c      	adds	r7, #12
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1e:	4770      	bx	lr

08002c20 <_ZN9SerialCtn18interfaceHandshakeEhh>:

Status SerialCtn::interfaceHandshake(uint8_t major, uint8_t minor)
{
 8002c20:	b590      	push	{r4, r7, lr}
 8002c22:	b08f      	sub	sp, #60	@ 0x3c
 8002c24:	af02      	add	r7, sp, #8
 8002c26:	6078      	str	r0, [r7, #4]
 8002c28:	460b      	mov	r3, r1
 8002c2a:	70fb      	strb	r3, [r7, #3]
 8002c2c:	4613      	mov	r3, r2
 8002c2e:	70bb      	strb	r3, [r7, #2]
	char versionStr[18];
	snprintf(versionStr, sizeof(versionStr), "Version: %d.%d", major, minor);
 8002c30:	78fa      	ldrb	r2, [r7, #3]
 8002c32:	78bb      	ldrb	r3, [r7, #2]
 8002c34:	f107 001c 	add.w	r0, r7, #28
 8002c38:	9300      	str	r3, [sp, #0]
 8002c3a:	4613      	mov	r3, r2
 8002c3c:	4a21      	ldr	r2, [pc, #132]	@ (8002cc4 <_ZN9SerialCtn18interfaceHandshakeEhh+0xa4>)
 8002c3e:	2112      	movs	r1, #18
 8002c40:	f016 fa48 	bl	80190d4 <sniprintf>
	_bsp.usbTransmit(reinterpret_cast<uint8_t*>(versionStr), strlen(versionStr));
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681c      	ldr	r4, [r3, #0]
 8002c48:	f107 031c 	add.w	r3, r7, #28
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	f7fd fbbf 	bl	80003d0 <strlen>
 8002c52:	4603      	mov	r3, r0
 8002c54:	b29a      	uxth	r2, r3
 8002c56:	f107 031c 	add.w	r3, r7, #28
 8002c5a:	4619      	mov	r1, r3
 8002c5c:	4620      	mov	r0, r4
 8002c5e:	f7ff f9bd 	bl	8001fdc <_ZN3Bsp11usbTransmitEPht>


	UsbArray dataReceived = receiveData();
 8002c62:	f107 030c 	add.w	r3, r7, #12
 8002c66:	6879      	ldr	r1, [r7, #4]
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f000 f82d 	bl	8002cc8 <_ZN9SerialCtn11receiveDataEv>

	if(dataReceived[0] != 0xFF && dataReceived[1] != 0xAA && dataReceived[2] != 0xFF)
 8002c6e:	f107 030c 	add.w	r3, r7, #12
 8002c72:	2100      	movs	r1, #0
 8002c74:	4618      	mov	r0, r3
 8002c76:	f7ff ffc5 	bl	8002c04 <_ZNSt5arrayIhLj15EEixEj>
 8002c7a:	4603      	mov	r3, r0
 8002c7c:	781b      	ldrb	r3, [r3, #0]
 8002c7e:	2bff      	cmp	r3, #255	@ 0xff
 8002c80:	d015      	beq.n	8002cae <_ZN9SerialCtn18interfaceHandshakeEhh+0x8e>
 8002c82:	f107 030c 	add.w	r3, r7, #12
 8002c86:	2101      	movs	r1, #1
 8002c88:	4618      	mov	r0, r3
 8002c8a:	f7ff ffbb 	bl	8002c04 <_ZNSt5arrayIhLj15EEixEj>
 8002c8e:	4603      	mov	r3, r0
 8002c90:	781b      	ldrb	r3, [r3, #0]
 8002c92:	2baa      	cmp	r3, #170	@ 0xaa
 8002c94:	d00b      	beq.n	8002cae <_ZN9SerialCtn18interfaceHandshakeEhh+0x8e>
 8002c96:	f107 030c 	add.w	r3, r7, #12
 8002c9a:	2102      	movs	r1, #2
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	f7ff ffb1 	bl	8002c04 <_ZNSt5arrayIhLj15EEixEj>
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	781b      	ldrb	r3, [r3, #0]
 8002ca6:	2bff      	cmp	r3, #255	@ 0xff
 8002ca8:	d001      	beq.n	8002cae <_ZN9SerialCtn18interfaceHandshakeEhh+0x8e>
 8002caa:	2301      	movs	r3, #1
 8002cac:	e000      	b.n	8002cb0 <_ZN9SerialCtn18interfaceHandshakeEhh+0x90>
 8002cae:	2300      	movs	r3, #0
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d001      	beq.n	8002cb8 <_ZN9SerialCtn18interfaceHandshakeEhh+0x98>
		return Status::ERROR;
 8002cb4:	2301      	movs	r3, #1
 8002cb6:	e000      	b.n	8002cba <_ZN9SerialCtn18interfaceHandshakeEhh+0x9a>

	return Status::OK;
 8002cb8:	2300      	movs	r3, #0
}
 8002cba:	4618      	mov	r0, r3
 8002cbc:	3734      	adds	r7, #52	@ 0x34
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bd90      	pop	{r4, r7, pc}
 8002cc2:	bf00      	nop
 8002cc4:	08019f4c 	.word	0x08019f4c

08002cc8 <_ZN9SerialCtn11receiveDataEv>:

UsbArray SerialCtn::receiveData()
{
 8002cc8:	b5b0      	push	{r4, r5, r7, lr}
 8002cca:	b082      	sub	sp, #8
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
 8002cd0:	6039      	str	r1, [r7, #0]
	// C array into C++ array!
	UsbArray dataReceived = {};
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	461a      	mov	r2, r3
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	6013      	str	r3, [r2, #0]
 8002cda:	6053      	str	r3, [r2, #4]
 8002cdc:	6093      	str	r3, [r2, #8]
 8002cde:	f8c2 300b 	str.w	r3, [r2, #11]
   */
  template<typename _Tp, size_t _Nm>
    [[__nodiscard__, __gnu__::__always_inline__]]
    inline _GLIBCXX14_CONSTEXPR _Tp*
    begin(_Tp (&__arr)[_Nm]) noexcept
    { return __arr; }
 8002ce2:	4c08      	ldr	r4, [pc, #32]	@ (8002d04 <_ZN9SerialCtn11receiveDataEv+0x3c>)
   */
  template<typename _Tp, size_t _Nm>
    [[__nodiscard__, __gnu__::__always_inline__]]
    inline _GLIBCXX14_CONSTEXPR _Tp*
    end(_Tp (&__arr)[_Nm]) noexcept
    { return __arr + _Nm; }
 8002ce4:	4d08      	ldr	r5, [pc, #32]	@ (8002d08 <_ZN9SerialCtn11receiveDataEv+0x40>)
	std::copy(std::begin(UsbRxDataBuffer), std::end(UsbRxDataBuffer), dataReceived.begin());
 8002ce6:	6878      	ldr	r0, [r7, #4]
 8002ce8:	f000 f8dc 	bl	8002ea4 <_ZNSt5arrayIhLj15EE5beginEv>
 8002cec:	4603      	mov	r3, r0
 8002cee:	461a      	mov	r2, r3
 8002cf0:	4629      	mov	r1, r5
 8002cf2:	4620      	mov	r0, r4
 8002cf4:	f000 f8e3 	bl	8002ebe <_ZSt4copyIPhS0_ET0_T_S2_S1_>
	return dataReceived;
 8002cf8:	bf00      	nop
}
 8002cfa:	6878      	ldr	r0, [r7, #4]
 8002cfc:	3708      	adds	r7, #8
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bdb0      	pop	{r4, r5, r7, pc}
 8002d02:	bf00      	nop
 8002d04:	24002d28 	.word	0x24002d28
 8002d08:	24002d37 	.word	0x24002d37

08002d0c <_ZN9SerialCtn19processReceivedDataEv>:

ReceivedData SerialCtn::processReceivedData()
{
 8002d0c:	b5b0      	push	{r4, r5, r7, lr}
 8002d0e:	b08a      	sub	sp, #40	@ 0x28
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
 8002d14:	6039      	str	r1, [r7, #0]
	ReceivedData data = {};
 8002d16:	2300      	movs	r3, #0
 8002d18:	763b      	strb	r3, [r7, #24]
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	767b      	strb	r3, [r7, #25]
 8002d1e:	f04f 0300 	mov.w	r3, #0
 8002d22:	f8c7 301a 	str.w	r3, [r7, #26]
 8002d26:	f04f 0300 	mov.w	r3, #0
 8002d2a:	f8c7 301e 	str.w	r3, [r7, #30]
 8002d2e:	f04f 0300 	mov.w	r3, #0
 8002d32:	f8c7 3022 	str.w	r3, [r7, #34]	@ 0x22
 8002d36:	2300      	movs	r3, #0
 8002d38:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	UsbArray dataReceived = receiveData();
 8002d42:	f107 0308 	add.w	r3, r7, #8
 8002d46:	6839      	ldr	r1, [r7, #0]
 8002d48:	4618      	mov	r0, r3
 8002d4a:	f7ff ffbd 	bl	8002cc8 <_ZN9SerialCtn11receiveDataEv>

	// Oscilloscope
	if(dataReceived[0] != 0x00 && dataReceived[3] != 0x00 && dataReceived[6] != 0x00 && dataReceived[9] != 0x00 && dataReceived[13] != 0x00)
 8002d4e:	f107 0308 	add.w	r3, r7, #8
 8002d52:	2100      	movs	r1, #0
 8002d54:	4618      	mov	r0, r3
 8002d56:	f7ff ff55 	bl	8002c04 <_ZNSt5arrayIhLj15EEixEj>
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	781b      	ldrb	r3, [r3, #0]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d029      	beq.n	8002db6 <_ZN9SerialCtn19processReceivedDataEv+0xaa>
 8002d62:	f107 0308 	add.w	r3, r7, #8
 8002d66:	2103      	movs	r1, #3
 8002d68:	4618      	mov	r0, r3
 8002d6a:	f7ff ff4b 	bl	8002c04 <_ZNSt5arrayIhLj15EEixEj>
 8002d6e:	4603      	mov	r3, r0
 8002d70:	781b      	ldrb	r3, [r3, #0]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d01f      	beq.n	8002db6 <_ZN9SerialCtn19processReceivedDataEv+0xaa>
 8002d76:	f107 0308 	add.w	r3, r7, #8
 8002d7a:	2106      	movs	r1, #6
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	f7ff ff41 	bl	8002c04 <_ZNSt5arrayIhLj15EEixEj>
 8002d82:	4603      	mov	r3, r0
 8002d84:	781b      	ldrb	r3, [r3, #0]
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d015      	beq.n	8002db6 <_ZN9SerialCtn19processReceivedDataEv+0xaa>
 8002d8a:	f107 0308 	add.w	r3, r7, #8
 8002d8e:	2109      	movs	r1, #9
 8002d90:	4618      	mov	r0, r3
 8002d92:	f7ff ff37 	bl	8002c04 <_ZNSt5arrayIhLj15EEixEj>
 8002d96:	4603      	mov	r3, r0
 8002d98:	781b      	ldrb	r3, [r3, #0]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d00b      	beq.n	8002db6 <_ZN9SerialCtn19processReceivedDataEv+0xaa>
 8002d9e:	f107 0308 	add.w	r3, r7, #8
 8002da2:	210d      	movs	r1, #13
 8002da4:	4618      	mov	r0, r3
 8002da6:	f7ff ff2d 	bl	8002c04 <_ZNSt5arrayIhLj15EEixEj>
 8002daa:	4603      	mov	r3, r0
 8002dac:	781b      	ldrb	r3, [r3, #0]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d001      	beq.n	8002db6 <_ZN9SerialCtn19processReceivedDataEv+0xaa>
 8002db2:	2301      	movs	r3, #1
 8002db4:	e000      	b.n	8002db8 <_ZN9SerialCtn19processReceivedDataEv+0xac>
 8002db6:	2300      	movs	r3, #0
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d009      	beq.n	8002dd0 <_ZN9SerialCtn19processReceivedDataEv+0xc4>
	{
		//data.stop = true;
		return data;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	461d      	mov	r5, r3
 8002dc0:	f107 0418 	add.w	r4, r7, #24
 8002dc4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002dc6:	6028      	str	r0, [r5, #0]
 8002dc8:	6069      	str	r1, [r5, #4]
 8002dca:	60aa      	str	r2, [r5, #8]
 8002dcc:	60eb      	str	r3, [r5, #12]
 8002dce:	e062      	b.n	8002e96 <_ZN9SerialCtn19processReceivedDataEv+0x18a>
	}
	// Func generator
	else if (dataReceived[0] != 0x01 || dataReceived[0] != 0x02 || dataReceived[0] != 0x03 || dataReceived[0] != 0x04 || dataReceived[0] != 0x05)
 8002dd0:	f107 0308 	add.w	r3, r7, #8
 8002dd4:	2100      	movs	r1, #0
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	f7ff ff14 	bl	8002c04 <_ZNSt5arrayIhLj15EEixEj>
 8002ddc:	4603      	mov	r3, r0
 8002dde:	781b      	ldrb	r3, [r3, #0]
 8002de0:	2b01      	cmp	r3, #1
 8002de2:	d127      	bne.n	8002e34 <_ZN9SerialCtn19processReceivedDataEv+0x128>
 8002de4:	f107 0308 	add.w	r3, r7, #8
 8002de8:	2100      	movs	r1, #0
 8002dea:	4618      	mov	r0, r3
 8002dec:	f7ff ff0a 	bl	8002c04 <_ZNSt5arrayIhLj15EEixEj>
 8002df0:	4603      	mov	r3, r0
 8002df2:	781b      	ldrb	r3, [r3, #0]
 8002df4:	2b02      	cmp	r3, #2
 8002df6:	d11d      	bne.n	8002e34 <_ZN9SerialCtn19processReceivedDataEv+0x128>
 8002df8:	f107 0308 	add.w	r3, r7, #8
 8002dfc:	2100      	movs	r1, #0
 8002dfe:	4618      	mov	r0, r3
 8002e00:	f7ff ff00 	bl	8002c04 <_ZNSt5arrayIhLj15EEixEj>
 8002e04:	4603      	mov	r3, r0
 8002e06:	781b      	ldrb	r3, [r3, #0]
 8002e08:	2b03      	cmp	r3, #3
 8002e0a:	d113      	bne.n	8002e34 <_ZN9SerialCtn19processReceivedDataEv+0x128>
 8002e0c:	f107 0308 	add.w	r3, r7, #8
 8002e10:	2100      	movs	r1, #0
 8002e12:	4618      	mov	r0, r3
 8002e14:	f7ff fef6 	bl	8002c04 <_ZNSt5arrayIhLj15EEixEj>
 8002e18:	4603      	mov	r3, r0
 8002e1a:	781b      	ldrb	r3, [r3, #0]
 8002e1c:	2b04      	cmp	r3, #4
 8002e1e:	d109      	bne.n	8002e34 <_ZN9SerialCtn19processReceivedDataEv+0x128>
 8002e20:	f107 0308 	add.w	r3, r7, #8
 8002e24:	2100      	movs	r1, #0
 8002e26:	4618      	mov	r0, r3
 8002e28:	f7ff feec 	bl	8002c04 <_ZNSt5arrayIhLj15EEixEj>
 8002e2c:	4603      	mov	r3, r0
 8002e2e:	781b      	ldrb	r3, [r3, #0]
 8002e30:	2b05      	cmp	r3, #5
 8002e32:	d001      	beq.n	8002e38 <_ZN9SerialCtn19processReceivedDataEv+0x12c>
 8002e34:	2301      	movs	r3, #1
 8002e36:	e000      	b.n	8002e3a <_ZN9SerialCtn19processReceivedDataEv+0x12e>
 8002e38:	2300      	movs	r3, #0
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d022      	beq.n	8002e84 <_ZN9SerialCtn19processReceivedDataEv+0x178>
	{
		_bsp.usbTransmit((uint8_t*)"Invalid data\n", 15);
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	220f      	movs	r2, #15
 8002e44:	4916      	ldr	r1, [pc, #88]	@ (8002ea0 <_ZN9SerialCtn19processReceivedDataEv+0x194>)
 8002e46:	4618      	mov	r0, r3
 8002e48:	f7ff f8c8 	bl	8001fdc <_ZN3Bsp11usbTransmitEPht>
		return {};
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2200      	movs	r2, #0
 8002e50:	701a      	strb	r2, [r3, #0]
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	2201      	movs	r2, #1
 8002e56:	705a      	strb	r2, [r3, #1]
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	3302      	adds	r3, #2
 8002e5c:	f04f 0200 	mov.w	r2, #0
 8002e60:	601a      	str	r2, [r3, #0]
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	3306      	adds	r3, #6
 8002e66:	f04f 0200 	mov.w	r2, #0
 8002e6a:	601a      	str	r2, [r3, #0]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	330a      	adds	r3, #10
 8002e70:	f04f 0200 	mov.w	r2, #0
 8002e74:	601a      	str	r2, [r3, #0]
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2200      	movs	r2, #0
 8002e7a:	739a      	strb	r2, [r3, #14]
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2200      	movs	r2, #0
 8002e80:	73da      	strb	r2, [r3, #15]
 8002e82:	e008      	b.n	8002e96 <_ZN9SerialCtn19processReceivedDataEv+0x18a>
//		std::memcpy(&data.amplitude, &dataReceived[5], sizeof(float));
//		std::memcpy(&data.offset, &dataReceived[9], sizeof(float));
//		data.stop = false;
	}

	return data;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	461d      	mov	r5, r3
 8002e88:	f107 0418 	add.w	r4, r7, #24
 8002e8c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e8e:	6028      	str	r0, [r5, #0]
 8002e90:	6069      	str	r1, [r5, #4]
 8002e92:	60aa      	str	r2, [r5, #8]
 8002e94:	60eb      	str	r3, [r5, #12]
}
 8002e96:	6878      	ldr	r0, [r7, #4]
 8002e98:	3728      	adds	r7, #40	@ 0x28
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bdb0      	pop	{r4, r5, r7, pc}
 8002e9e:	bf00      	nop
 8002ea0:	08019f5c 	.word	0x08019f5c

08002ea4 <_ZNSt5arrayIhLj15EE5beginEv>:
      begin() noexcept
 8002ea4:	b480      	push	{r7}
 8002ea6:	b085      	sub	sp, #20
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	60fb      	str	r3, [r7, #12]
      { return static_cast<pointer>(_M_elems); }
 8002eb0:	68fb      	ldr	r3, [r7, #12]
      { return iterator(data()); }
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	3714      	adds	r7, #20
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebc:	4770      	bx	lr

08002ebe <_ZSt4copyIPhS0_ET0_T_S2_S1_>:
   *  within [first,last).
  */
  template<typename _II, typename _OI>
    _GLIBCXX20_CONSTEXPR
    inline _OI
    copy(_II __first, _II __last, _OI __result)
 8002ebe:	b590      	push	{r4, r7, lr}
 8002ec0:	b085      	sub	sp, #20
 8002ec2:	af00      	add	r7, sp, #0
 8002ec4:	60f8      	str	r0, [r7, #12]
 8002ec6:	60b9      	str	r1, [r7, #8]
 8002ec8:	607a      	str	r2, [r7, #4]
      __glibcxx_function_requires(_OutputIteratorConcept<_OI,
	    typename iterator_traits<_II>::reference>)
      __glibcxx_requires_can_increment_range(__first, __last, __result);

      return std::__copy_move_a<__is_move_iterator<_II>::__value>
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 8002eca:	68f8      	ldr	r0, [r7, #12]
 8002ecc:	f000 f80f 	bl	8002eee <_ZSt12__miter_baseIPhET_S1_>
 8002ed0:	4604      	mov	r4, r0
 8002ed2:	68b8      	ldr	r0, [r7, #8]
 8002ed4:	f000 f80b 	bl	8002eee <_ZSt12__miter_baseIPhET_S1_>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	687a      	ldr	r2, [r7, #4]
 8002edc:	4619      	mov	r1, r3
 8002ede:	4620      	mov	r0, r4
 8002ee0:	f000 f810 	bl	8002f04 <_ZSt13__copy_move_aILb0EPhS0_ET1_T0_S2_S1_>
 8002ee4:	4603      	mov	r3, r0
    }
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	3714      	adds	r7, #20
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bd90      	pop	{r4, r7, pc}

08002eee <_ZSt12__miter_baseIPhET_S1_>:
  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the move_iterator wrapper.
  template<typename _Iterator>
    _GLIBCXX20_CONSTEXPR
    inline _Iterator
    __miter_base(_Iterator __it)
 8002eee:	b480      	push	{r7}
 8002ef0:	b083      	sub	sp, #12
 8002ef2:	af00      	add	r7, sp, #0
 8002ef4:	6078      	str	r0, [r7, #4]
    { return __it; }
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	4618      	mov	r0, r3
 8002efa:	370c      	adds	r7, #12
 8002efc:	46bd      	mov	sp, r7
 8002efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f02:	4770      	bx	lr

08002f04 <_ZSt13__copy_move_aILb0EPhS0_ET1_T0_S2_S1_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 8002f04:	b5b0      	push	{r4, r5, r7, lr}
 8002f06:	b084      	sub	sp, #16
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	60f8      	str	r0, [r7, #12]
 8002f0c:	60b9      	str	r1, [r7, #8]
 8002f0e:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 8002f10:	68f8      	ldr	r0, [r7, #12]
 8002f12:	f000 f81a 	bl	8002f4a <_ZSt12__niter_baseIPhET_S1_>
 8002f16:	4604      	mov	r4, r0
 8002f18:	68b8      	ldr	r0, [r7, #8]
 8002f1a:	f000 f816 	bl	8002f4a <_ZSt12__niter_baseIPhET_S1_>
 8002f1e:	4605      	mov	r5, r0
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	4618      	mov	r0, r3
 8002f24:	f000 f811 	bl	8002f4a <_ZSt12__niter_baseIPhET_S1_>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	461a      	mov	r2, r3
 8002f2c:	4629      	mov	r1, r5
 8002f2e:	4620      	mov	r0, r4
 8002f30:	f000 f816 	bl	8002f60 <_ZSt14__copy_move_a1ILb0EPhS0_ET1_T0_S2_S1_>
 8002f34:	4602      	mov	r2, r0
 8002f36:	1d3b      	adds	r3, r7, #4
 8002f38:	4611      	mov	r1, r2
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	f000 f820 	bl	8002f80 <_ZSt12__niter_wrapIPhET_RKS1_S1_>
 8002f40:	4603      	mov	r3, r0
    }
 8002f42:	4618      	mov	r0, r3
 8002f44:	3710      	adds	r7, #16
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bdb0      	pop	{r4, r5, r7, pc}

08002f4a <_ZSt12__niter_baseIPhET_S1_>:
    __niter_base(_Iterator __it)
 8002f4a:	b480      	push	{r7}
 8002f4c:	b083      	sub	sp, #12
 8002f4e:	af00      	add	r7, sp, #0
 8002f50:	6078      	str	r0, [r7, #4]
    { return __it; }
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	4618      	mov	r0, r3
 8002f56:	370c      	adds	r7, #12
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5e:	4770      	bx	lr

08002f60 <_ZSt14__copy_move_a1ILb0EPhS0_ET1_T0_S2_S1_>:
    __copy_move_a1(_II __first, _II __last, _OI __result)
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b084      	sub	sp, #16
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	60f8      	str	r0, [r7, #12]
 8002f68:	60b9      	str	r1, [r7, #8]
 8002f6a:	607a      	str	r2, [r7, #4]
    { return std::__copy_move_a2<_IsMove>(__first, __last, __result); }
 8002f6c:	687a      	ldr	r2, [r7, #4]
 8002f6e:	68b9      	ldr	r1, [r7, #8]
 8002f70:	68f8      	ldr	r0, [r7, #12]
 8002f72:	f000 f811 	bl	8002f98 <_ZSt14__copy_move_a2ILb0EPhS0_ET1_T0_S2_S1_>
 8002f76:	4603      	mov	r3, r0
 8002f78:	4618      	mov	r0, r3
 8002f7a:	3710      	adds	r7, #16
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	bd80      	pop	{r7, pc}

08002f80 <_ZSt12__niter_wrapIPhET_RKS1_S1_>:
    __niter_wrap(const _Iterator&, _Iterator __res)
 8002f80:	b480      	push	{r7}
 8002f82:	b083      	sub	sp, #12
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
 8002f88:	6039      	str	r1, [r7, #0]
    { return __res; }
 8002f8a:	683b      	ldr	r3, [r7, #0]
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	370c      	adds	r7, #12
 8002f90:	46bd      	mov	sp, r7
 8002f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f96:	4770      	bx	lr

08002f98 <_ZSt14__copy_move_a2ILb0EPhS0_ET1_T0_S2_S1_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b084      	sub	sp, #16
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	60f8      	str	r0, [r7, #12]
 8002fa0:	60b9      	str	r1, [r7, #8]
 8002fa2:	607a      	str	r2, [r7, #4]
      if (std::is_constant_evaluated())
 8002fa4:	f7ff fe17 	bl	8002bd6 <_ZSt21is_constant_evaluatedv>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d006      	beq.n	8002fbc <_ZSt14__copy_move_a2ILb0EPhS0_ET1_T0_S2_S1_+0x24>
	  __copy_m(__first, __last, __result);
 8002fae:	687a      	ldr	r2, [r7, #4]
 8002fb0:	68b9      	ldr	r1, [r7, #8]
 8002fb2:	68f8      	ldr	r0, [r7, #12]
 8002fb4:	f000 f80d 	bl	8002fd2 <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mIPhS3_EET0_T_S5_S4_>
 8002fb8:	4603      	mov	r3, r0
 8002fba:	e006      	b.n	8002fca <_ZSt14__copy_move_a2ILb0EPhS0_ET1_T0_S2_S1_+0x32>
			      _Category>::__copy_m(__first, __last, __result);
 8002fbc:	687a      	ldr	r2, [r7, #4]
 8002fbe:	68b9      	ldr	r1, [r7, #8]
 8002fc0:	68f8      	ldr	r0, [r7, #12]
 8002fc2:	f000 f828 	bl	8003016 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIhhEEPT0_PT_S6_S4_>
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	bf00      	nop
    }
 8002fca:	4618      	mov	r0, r3
 8002fcc:	3710      	adds	r7, #16
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bd80      	pop	{r7, pc}

08002fd2 <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mIPhS3_EET0_T_S5_S4_>:
	__copy_m(_II __first, _II __last, _OI __result)
 8002fd2:	b480      	push	{r7}
 8002fd4:	b087      	sub	sp, #28
 8002fd6:	af00      	add	r7, sp, #0
 8002fd8:	60f8      	str	r0, [r7, #12]
 8002fda:	60b9      	str	r1, [r7, #8]
 8002fdc:	607a      	str	r2, [r7, #4]
	  for(_Distance __n = __last - __first; __n > 0; --__n)
 8002fde:	68ba      	ldr	r2, [r7, #8]
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	1ad3      	subs	r3, r2, r3
 8002fe4:	617b      	str	r3, [r7, #20]
 8002fe6:	e00c      	b.n	8003002 <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mIPhS3_EET0_T_S5_S4_+0x30>
	      *__result = *__first;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	781a      	ldrb	r2, [r3, #0]
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	701a      	strb	r2, [r3, #0]
	      ++__first;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	3301      	adds	r3, #1
 8002ff4:	60fb      	str	r3, [r7, #12]
	      ++__result;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	3301      	adds	r3, #1
 8002ffa:	607b      	str	r3, [r7, #4]
	  for(_Distance __n = __last - __first; __n > 0; --__n)
 8002ffc:	697b      	ldr	r3, [r7, #20]
 8002ffe:	3b01      	subs	r3, #1
 8003000:	617b      	str	r3, [r7, #20]
 8003002:	697b      	ldr	r3, [r7, #20]
 8003004:	2b00      	cmp	r3, #0
 8003006:	dcef      	bgt.n	8002fe8 <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mIPhS3_EET0_T_S5_S4_+0x16>
	  return __result;
 8003008:	687b      	ldr	r3, [r7, #4]
	}
 800300a:	4618      	mov	r0, r3
 800300c:	371c      	adds	r7, #28
 800300e:	46bd      	mov	sp, r7
 8003010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003014:	4770      	bx	lr

08003016 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIhhEEPT0_PT_S6_S4_>:
	__copy_m(_Tp* __first, _Tp* __last, _Up* __result)
 8003016:	b580      	push	{r7, lr}
 8003018:	b086      	sub	sp, #24
 800301a:	af00      	add	r7, sp, #0
 800301c:	60f8      	str	r0, [r7, #12]
 800301e:	60b9      	str	r1, [r7, #8]
 8003020:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 8003022:	68ba      	ldr	r2, [r7, #8]
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	1ad3      	subs	r3, r2, r3
 8003028:	617b      	str	r3, [r7, #20]
	  if (__builtin_expect(_Num > 1, true))
 800302a:	697b      	ldr	r3, [r7, #20]
 800302c:	2b01      	cmp	r3, #1
 800302e:	bfcc      	ite	gt
 8003030:	2301      	movgt	r3, #1
 8003032:	2300      	movle	r3, #0
 8003034:	b2db      	uxtb	r3, r3
 8003036:	2b00      	cmp	r3, #0
 8003038:	d006      	beq.n	8003048 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIhhEEPT0_PT_S6_S4_+0x32>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 800303a:	697b      	ldr	r3, [r7, #20]
 800303c:	461a      	mov	r2, r3
 800303e:	68f9      	ldr	r1, [r7, #12]
 8003040:	6878      	ldr	r0, [r7, #4]
 8003042:	f016 f955 	bl	80192f0 <memmove>
 8003046:	e006      	b.n	8003056 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIhhEEPT0_PT_S6_S4_+0x40>
	  else if (_Num == 1)
 8003048:	697b      	ldr	r3, [r7, #20]
 800304a:	2b01      	cmp	r3, #1
 800304c:	d103      	bne.n	8003056 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIhhEEPT0_PT_S6_S4_+0x40>
	      __assign_one(__result, __first);
 800304e:	68f9      	ldr	r1, [r7, #12]
 8003050:	6878      	ldr	r0, [r7, #4]
 8003052:	f000 f807 	bl	8003064 <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE12__assign_oneIhhEEvPT_PT0_>
	  return __result + _Num;
 8003056:	697b      	ldr	r3, [r7, #20]
 8003058:	687a      	ldr	r2, [r7, #4]
 800305a:	4413      	add	r3, r2
	}
 800305c:	4618      	mov	r0, r3
 800305e:	3718      	adds	r7, #24
 8003060:	46bd      	mov	sp, r7
 8003062:	bd80      	pop	{r7, pc}

08003064 <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE12__assign_oneIhhEEvPT_PT0_>:
	__assign_one(_Tp* __to, _Up* __from)
 8003064:	b480      	push	{r7}
 8003066:	b083      	sub	sp, #12
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
 800306c:	6039      	str	r1, [r7, #0]
	{ *__to = *__from; }
 800306e:	683b      	ldr	r3, [r7, #0]
 8003070:	781a      	ldrb	r2, [r3, #0]
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	701a      	strb	r2, [r3, #0]
 8003076:	bf00      	nop
 8003078:	370c      	adds	r7, #12
 800307a:	46bd      	mov	sp, r7
 800307c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003080:	4770      	bx	lr
	...

08003084 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b082      	sub	sp, #8
 8003088:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800308a:	2003      	movs	r0, #3
 800308c:	f002 fcaa 	bl	80059e4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003090:	f00a f874 	bl	800d17c <HAL_RCC_GetSysClockFreq>
 8003094:	4602      	mov	r2, r0
 8003096:	4b15      	ldr	r3, [pc, #84]	@ (80030ec <HAL_Init+0x68>)
 8003098:	699b      	ldr	r3, [r3, #24]
 800309a:	0a1b      	lsrs	r3, r3, #8
 800309c:	f003 030f 	and.w	r3, r3, #15
 80030a0:	4913      	ldr	r1, [pc, #76]	@ (80030f0 <HAL_Init+0x6c>)
 80030a2:	5ccb      	ldrb	r3, [r1, r3]
 80030a4:	f003 031f 	and.w	r3, r3, #31
 80030a8:	fa22 f303 	lsr.w	r3, r2, r3
 80030ac:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80030ae:	4b0f      	ldr	r3, [pc, #60]	@ (80030ec <HAL_Init+0x68>)
 80030b0:	699b      	ldr	r3, [r3, #24]
 80030b2:	f003 030f 	and.w	r3, r3, #15
 80030b6:	4a0e      	ldr	r2, [pc, #56]	@ (80030f0 <HAL_Init+0x6c>)
 80030b8:	5cd3      	ldrb	r3, [r2, r3]
 80030ba:	f003 031f 	and.w	r3, r3, #31
 80030be:	687a      	ldr	r2, [r7, #4]
 80030c0:	fa22 f303 	lsr.w	r3, r2, r3
 80030c4:	4a0b      	ldr	r2, [pc, #44]	@ (80030f4 <HAL_Init+0x70>)
 80030c6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80030c8:	4a0b      	ldr	r2, [pc, #44]	@ (80030f8 <HAL_Init+0x74>)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80030ce:	2000      	movs	r0, #0
 80030d0:	f000 f814 	bl	80030fc <HAL_InitTick>
 80030d4:	4603      	mov	r3, r0
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d001      	beq.n	80030de <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80030da:	2301      	movs	r3, #1
 80030dc:	e002      	b.n	80030e4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80030de:	f7fe fa2f 	bl	8001540 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80030e2:	2300      	movs	r3, #0
}
 80030e4:	4618      	mov	r0, r3
 80030e6:	3708      	adds	r7, #8
 80030e8:	46bd      	mov	sp, r7
 80030ea:	bd80      	pop	{r7, pc}
 80030ec:	58024400 	.word	0x58024400
 80030f0:	08019fb4 	.word	0x08019fb4
 80030f4:	24000004 	.word	0x24000004
 80030f8:	24000000 	.word	0x24000000

080030fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b082      	sub	sp, #8
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8003104:	4b15      	ldr	r3, [pc, #84]	@ (800315c <HAL_InitTick+0x60>)
 8003106:	781b      	ldrb	r3, [r3, #0]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d101      	bne.n	8003110 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800310c:	2301      	movs	r3, #1
 800310e:	e021      	b.n	8003154 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8003110:	4b13      	ldr	r3, [pc, #76]	@ (8003160 <HAL_InitTick+0x64>)
 8003112:	681a      	ldr	r2, [r3, #0]
 8003114:	4b11      	ldr	r3, [pc, #68]	@ (800315c <HAL_InitTick+0x60>)
 8003116:	781b      	ldrb	r3, [r3, #0]
 8003118:	4619      	mov	r1, r3
 800311a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800311e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003122:	fbb2 f3f3 	udiv	r3, r2, r3
 8003126:	4618      	mov	r0, r3
 8003128:	f002 fc8f 	bl	8005a4a <HAL_SYSTICK_Config>
 800312c:	4603      	mov	r3, r0
 800312e:	2b00      	cmp	r3, #0
 8003130:	d001      	beq.n	8003136 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8003132:	2301      	movs	r3, #1
 8003134:	e00e      	b.n	8003154 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2b0f      	cmp	r3, #15
 800313a:	d80a      	bhi.n	8003152 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800313c:	2200      	movs	r2, #0
 800313e:	6879      	ldr	r1, [r7, #4]
 8003140:	f04f 30ff 	mov.w	r0, #4294967295
 8003144:	f002 fc59 	bl	80059fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003148:	4a06      	ldr	r2, [pc, #24]	@ (8003164 <HAL_InitTick+0x68>)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800314e:	2300      	movs	r3, #0
 8003150:	e000      	b.n	8003154 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8003152:	2301      	movs	r3, #1
}
 8003154:	4618      	mov	r0, r3
 8003156:	3708      	adds	r7, #8
 8003158:	46bd      	mov	sp, r7
 800315a:	bd80      	pop	{r7, pc}
 800315c:	2400000c 	.word	0x2400000c
 8003160:	24000000 	.word	0x24000000
 8003164:	24000008 	.word	0x24000008

08003168 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003168:	b480      	push	{r7}
 800316a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800316c:	4b06      	ldr	r3, [pc, #24]	@ (8003188 <HAL_IncTick+0x20>)
 800316e:	781b      	ldrb	r3, [r3, #0]
 8003170:	461a      	mov	r2, r3
 8003172:	4b06      	ldr	r3, [pc, #24]	@ (800318c <HAL_IncTick+0x24>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	4413      	add	r3, r2
 8003178:	4a04      	ldr	r2, [pc, #16]	@ (800318c <HAL_IncTick+0x24>)
 800317a:	6013      	str	r3, [r2, #0]
}
 800317c:	bf00      	nop
 800317e:	46bd      	mov	sp, r7
 8003180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003184:	4770      	bx	lr
 8003186:	bf00      	nop
 8003188:	2400000c 	.word	0x2400000c
 800318c:	24002d38 	.word	0x24002d38

08003190 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003190:	b480      	push	{r7}
 8003192:	af00      	add	r7, sp, #0
  return uwTick;
 8003194:	4b03      	ldr	r3, [pc, #12]	@ (80031a4 <HAL_GetTick+0x14>)
 8003196:	681b      	ldr	r3, [r3, #0]
}
 8003198:	4618      	mov	r0, r3
 800319a:	46bd      	mov	sp, r7
 800319c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a0:	4770      	bx	lr
 80031a2:	bf00      	nop
 80031a4:	24002d38 	.word	0x24002d38

080031a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b084      	sub	sp, #16
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80031b0:	f7ff ffee 	bl	8003190 <HAL_GetTick>
 80031b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031c0:	d005      	beq.n	80031ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80031c2:	4b0a      	ldr	r3, [pc, #40]	@ (80031ec <HAL_Delay+0x44>)
 80031c4:	781b      	ldrb	r3, [r3, #0]
 80031c6:	461a      	mov	r2, r3
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	4413      	add	r3, r2
 80031cc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80031ce:	bf00      	nop
 80031d0:	f7ff ffde 	bl	8003190 <HAL_GetTick>
 80031d4:	4602      	mov	r2, r0
 80031d6:	68bb      	ldr	r3, [r7, #8]
 80031d8:	1ad3      	subs	r3, r2, r3
 80031da:	68fa      	ldr	r2, [r7, #12]
 80031dc:	429a      	cmp	r2, r3
 80031de:	d8f7      	bhi.n	80031d0 <HAL_Delay+0x28>
  {
  }
}
 80031e0:	bf00      	nop
 80031e2:	bf00      	nop
 80031e4:	3710      	adds	r7, #16
 80031e6:	46bd      	mov	sp, r7
 80031e8:	bd80      	pop	{r7, pc}
 80031ea:	bf00      	nop
 80031ec:	2400000c 	.word	0x2400000c

080031f0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80031f0:	b480      	push	{r7}
 80031f2:	b083      	sub	sp, #12
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
 80031f8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	689b      	ldr	r3, [r3, #8]
 80031fe:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	431a      	orrs	r2, r3
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	609a      	str	r2, [r3, #8]
}
 800320a:	bf00      	nop
 800320c:	370c      	adds	r7, #12
 800320e:	46bd      	mov	sp, r7
 8003210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003214:	4770      	bx	lr

08003216 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003216:	b480      	push	{r7}
 8003218:	b083      	sub	sp, #12
 800321a:	af00      	add	r7, sp, #0
 800321c:	6078      	str	r0, [r7, #4]
 800321e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	689b      	ldr	r3, [r3, #8]
 8003224:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	431a      	orrs	r2, r3
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	609a      	str	r2, [r3, #8]
}
 8003230:	bf00      	nop
 8003232:	370c      	adds	r7, #12
 8003234:	46bd      	mov	sp, r7
 8003236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323a:	4770      	bx	lr

0800323c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800323c:	b480      	push	{r7}
 800323e:	b083      	sub	sp, #12
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	689b      	ldr	r3, [r3, #8]
 8003248:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800324c:	4618      	mov	r0, r3
 800324e:	370c      	adds	r7, #12
 8003250:	46bd      	mov	sp, r7
 8003252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003256:	4770      	bx	lr

08003258 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8003258:	b480      	push	{r7}
 800325a:	b087      	sub	sp, #28
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
 8003260:	6039      	str	r1, [r7, #0]
#if defined(ADC_VER_V5_V90)
    if (ADCx != ADC3)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	4a18      	ldr	r2, [pc, #96]	@ (80032c8 <LL_ADC_SetChannelPreselection+0x70>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d027      	beq.n	80032ba <LL_ADC_SetChannelPreselection+0x62>
    {
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003270:	2b00      	cmp	r3, #0
 8003272:	d107      	bne.n	8003284 <LL_ADC_SetChannelPreselection+0x2c>
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	0e9b      	lsrs	r3, r3, #26
 8003278:	f003 031f 	and.w	r3, r3, #31
 800327c:	2201      	movs	r2, #1
 800327e:	fa02 f303 	lsl.w	r3, r2, r3
 8003282:	e015      	b.n	80032b0 <LL_ADC_SetChannelPreselection+0x58>
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003288:	693b      	ldr	r3, [r7, #16]
 800328a:	fa93 f3a3 	rbit	r3, r3
 800328e:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003294:	697b      	ldr	r3, [r7, #20]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d101      	bne.n	800329e <LL_ADC_SetChannelPreselection+0x46>
  {
    return 32U;
 800329a:	2320      	movs	r3, #32
 800329c:	e003      	b.n	80032a6 <LL_ADC_SetChannelPreselection+0x4e>
  }
  return __builtin_clz(value);
 800329e:	697b      	ldr	r3, [r7, #20]
 80032a0:	fab3 f383 	clz	r3, r3
 80032a4:	b2db      	uxtb	r3, r3
 80032a6:	f003 031f 	and.w	r3, r3, #31
 80032aa:	2201      	movs	r2, #1
 80032ac:	fa02 f303 	lsl.w	r3, r2, r3
 80032b0:	687a      	ldr	r2, [r7, #4]
 80032b2:	69d2      	ldr	r2, [r2, #28]
 80032b4:	431a      	orrs	r2, r3
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	61da      	str	r2, [r3, #28]
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
}
 80032ba:	bf00      	nop
 80032bc:	371c      	adds	r7, #28
 80032be:	46bd      	mov	sp, r7
 80032c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c4:	4770      	bx	lr
 80032c6:	bf00      	nop
 80032c8:	58026000 	.word	0x58026000

080032cc <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80032cc:	b480      	push	{r7}
 80032ce:	b087      	sub	sp, #28
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	60f8      	str	r0, [r7, #12]
 80032d4:	60b9      	str	r1, [r7, #8]
 80032d6:	607a      	str	r2, [r7, #4]
 80032d8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	3360      	adds	r3, #96	@ 0x60
 80032de:	461a      	mov	r2, r3
 80032e0:	68bb      	ldr	r3, [r7, #8]
 80032e2:	009b      	lsls	r3, r3, #2
 80032e4:	4413      	add	r3, r2
 80032e6:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	4a10      	ldr	r2, [pc, #64]	@ (800332c <LL_ADC_SetOffset+0x60>)
 80032ec:	4293      	cmp	r3, r2
 80032ee:	d10b      	bne.n	8003308 <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 80032f0:	697b      	ldr	r3, [r7, #20]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	4313      	orrs	r3, r2
 80032fe:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003302:	697b      	ldr	r3, [r7, #20]
 8003304:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8003306:	e00b      	b.n	8003320 <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 8003308:	697b      	ldr	r3, [r7, #20]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	430b      	orrs	r3, r1
 800331a:	431a      	orrs	r2, r3
 800331c:	697b      	ldr	r3, [r7, #20]
 800331e:	601a      	str	r2, [r3, #0]
}
 8003320:	bf00      	nop
 8003322:	371c      	adds	r7, #28
 8003324:	46bd      	mov	sp, r7
 8003326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332a:	4770      	bx	lr
 800332c:	58026000 	.word	0x58026000

08003330 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003330:	b480      	push	{r7}
 8003332:	b085      	sub	sp, #20
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
 8003338:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	3360      	adds	r3, #96	@ 0x60
 800333e:	461a      	mov	r2, r3
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	009b      	lsls	r3, r3, #2
 8003344:	4413      	add	r3, r2
 8003346:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8003350:	4618      	mov	r0, r3
 8003352:	3714      	adds	r7, #20
 8003354:	46bd      	mov	sp, r7
 8003356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335a:	4770      	bx	lr

0800335c <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 800335c:	b480      	push	{r7}
 800335e:	b085      	sub	sp, #20
 8003360:	af00      	add	r7, sp, #0
 8003362:	60f8      	str	r0, [r7, #12]
 8003364:	60b9      	str	r1, [r7, #8]
 8003366:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	691b      	ldr	r3, [r3, #16]
 800336c:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8003370:	68bb      	ldr	r3, [r7, #8]
 8003372:	f003 031f 	and.w	r3, r3, #31
 8003376:	6879      	ldr	r1, [r7, #4]
 8003378:	fa01 f303 	lsl.w	r3, r1, r3
 800337c:	431a      	orrs	r2, r3
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	611a      	str	r2, [r3, #16]
}
 8003382:	bf00      	nop
 8003384:	3714      	adds	r7, #20
 8003386:	46bd      	mov	sp, r7
 8003388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338c:	4770      	bx	lr
	...

08003390 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8003390:	b480      	push	{r7}
 8003392:	b087      	sub	sp, #28
 8003394:	af00      	add	r7, sp, #0
 8003396:	60f8      	str	r0, [r7, #12]
 8003398:	60b9      	str	r1, [r7, #8]
 800339a:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	4a0c      	ldr	r2, [pc, #48]	@ (80033d0 <LL_ADC_SetOffsetSignedSaturation+0x40>)
 80033a0:	4293      	cmp	r3, r2
 80033a2:	d00e      	beq.n	80033c2 <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	3360      	adds	r3, #96	@ 0x60
 80033a8:	461a      	mov	r2, r3
 80033aa:	68bb      	ldr	r3, [r7, #8]
 80033ac:	009b      	lsls	r3, r3, #2
 80033ae:	4413      	add	r3, r2
 80033b0:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 80033b2:	697b      	ldr	r3, [r7, #20]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	431a      	orrs	r2, r3
 80033be:	697b      	ldr	r3, [r7, #20]
 80033c0:	601a      	str	r2, [r3, #0]
  }
}
 80033c2:	bf00      	nop
 80033c4:	371c      	adds	r7, #28
 80033c6:	46bd      	mov	sp, r7
 80033c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033cc:	4770      	bx	lr
 80033ce:	bf00      	nop
 80033d0:	58026000 	.word	0x58026000

080033d4 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80033d4:	b480      	push	{r7}
 80033d6:	b087      	sub	sp, #28
 80033d8:	af00      	add	r7, sp, #0
 80033da:	60f8      	str	r0, [r7, #12]
 80033dc:	60b9      	str	r1, [r7, #8]
 80033de:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	4a0c      	ldr	r2, [pc, #48]	@ (8003414 <LL_ADC_SetOffsetSaturation+0x40>)
 80033e4:	4293      	cmp	r3, r2
 80033e6:	d10e      	bne.n	8003406 <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	3360      	adds	r3, #96	@ 0x60
 80033ec:	461a      	mov	r2, r3
 80033ee:	68bb      	ldr	r3, [r7, #8]
 80033f0:	009b      	lsls	r3, r3, #2
 80033f2:	4413      	add	r3, r2
 80033f4:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 80033f6:	697b      	ldr	r3, [r7, #20]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	431a      	orrs	r2, r3
 8003402:	697b      	ldr	r3, [r7, #20]
 8003404:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 8003406:	bf00      	nop
 8003408:	371c      	adds	r7, #28
 800340a:	46bd      	mov	sp, r7
 800340c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003410:	4770      	bx	lr
 8003412:	bf00      	nop
 8003414:	58026000 	.word	0x58026000

08003418 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8003418:	b480      	push	{r7}
 800341a:	b087      	sub	sp, #28
 800341c:	af00      	add	r7, sp, #0
 800341e:	60f8      	str	r0, [r7, #12]
 8003420:	60b9      	str	r1, [r7, #8]
 8003422:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	4a0c      	ldr	r2, [pc, #48]	@ (8003458 <LL_ADC_SetOffsetSign+0x40>)
 8003428:	4293      	cmp	r3, r2
 800342a:	d10e      	bne.n	800344a <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	3360      	adds	r3, #96	@ 0x60
 8003430:	461a      	mov	r2, r3
 8003432:	68bb      	ldr	r3, [r7, #8]
 8003434:	009b      	lsls	r3, r3, #2
 8003436:	4413      	add	r3, r2
 8003438:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 800343a:	697b      	ldr	r3, [r7, #20]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	431a      	orrs	r2, r3
 8003446:	697b      	ldr	r3, [r7, #20]
 8003448:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 800344a:	bf00      	nop
 800344c:	371c      	adds	r7, #28
 800344e:	46bd      	mov	sp, r7
 8003450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003454:	4770      	bx	lr
 8003456:	bf00      	nop
 8003458:	58026000 	.word	0x58026000

0800345c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800345c:	b480      	push	{r7}
 800345e:	b087      	sub	sp, #28
 8003460:	af00      	add	r7, sp, #0
 8003462:	60f8      	str	r0, [r7, #12]
 8003464:	60b9      	str	r1, [r7, #8]
 8003466:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	3360      	adds	r3, #96	@ 0x60
 800346c:	461a      	mov	r2, r3
 800346e:	68bb      	ldr	r3, [r7, #8]
 8003470:	009b      	lsls	r3, r3, #2
 8003472:	4413      	add	r3, r2
 8003474:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	4a0c      	ldr	r2, [pc, #48]	@ (80034ac <LL_ADC_SetOffsetState+0x50>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d108      	bne.n	8003490 <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 800347e:	697b      	ldr	r3, [r7, #20]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	431a      	orrs	r2, r3
 800348a:	697b      	ldr	r3, [r7, #20]
 800348c:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 800348e:	e007      	b.n	80034a0 <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 8003490:	697b      	ldr	r3, [r7, #20]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	431a      	orrs	r2, r3
 800349c:	697b      	ldr	r3, [r7, #20]
 800349e:	601a      	str	r2, [r3, #0]
}
 80034a0:	bf00      	nop
 80034a2:	371c      	adds	r7, #28
 80034a4:	46bd      	mov	sp, r7
 80034a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034aa:	4770      	bx	lr
 80034ac:	58026000 	.word	0x58026000

080034b0 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80034b0:	b480      	push	{r7}
 80034b2:	b083      	sub	sp, #12
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	68db      	ldr	r3, [r3, #12]
 80034bc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d101      	bne.n	80034c8 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80034c4:	2301      	movs	r3, #1
 80034c6:	e000      	b.n	80034ca <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80034c8:	2300      	movs	r3, #0
}
 80034ca:	4618      	mov	r0, r3
 80034cc:	370c      	adds	r7, #12
 80034ce:	46bd      	mov	sp, r7
 80034d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d4:	4770      	bx	lr

080034d6 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80034d6:	b480      	push	{r7}
 80034d8:	b087      	sub	sp, #28
 80034da:	af00      	add	r7, sp, #0
 80034dc:	60f8      	str	r0, [r7, #12]
 80034de:	60b9      	str	r1, [r7, #8]
 80034e0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	3330      	adds	r3, #48	@ 0x30
 80034e6:	461a      	mov	r2, r3
 80034e8:	68bb      	ldr	r3, [r7, #8]
 80034ea:	0a1b      	lsrs	r3, r3, #8
 80034ec:	009b      	lsls	r3, r3, #2
 80034ee:	f003 030c 	and.w	r3, r3, #12
 80034f2:	4413      	add	r3, r2
 80034f4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80034f6:	697b      	ldr	r3, [r7, #20]
 80034f8:	681a      	ldr	r2, [r3, #0]
 80034fa:	68bb      	ldr	r3, [r7, #8]
 80034fc:	f003 031f 	and.w	r3, r3, #31
 8003500:	211f      	movs	r1, #31
 8003502:	fa01 f303 	lsl.w	r3, r1, r3
 8003506:	43db      	mvns	r3, r3
 8003508:	401a      	ands	r2, r3
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	0e9b      	lsrs	r3, r3, #26
 800350e:	f003 011f 	and.w	r1, r3, #31
 8003512:	68bb      	ldr	r3, [r7, #8]
 8003514:	f003 031f 	and.w	r3, r3, #31
 8003518:	fa01 f303 	lsl.w	r3, r1, r3
 800351c:	431a      	orrs	r2, r3
 800351e:	697b      	ldr	r3, [r7, #20]
 8003520:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003522:	bf00      	nop
 8003524:	371c      	adds	r7, #28
 8003526:	46bd      	mov	sp, r7
 8003528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352c:	4770      	bx	lr

0800352e <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 800352e:	b480      	push	{r7}
 8003530:	b083      	sub	sp, #12
 8003532:	af00      	add	r7, sp, #0
 8003534:	6078      	str	r0, [r7, #4]
 8003536:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	68db      	ldr	r3, [r3, #12]
 800353c:	f023 0203 	bic.w	r2, r3, #3
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	431a      	orrs	r2, r3
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	60da      	str	r2, [r3, #12]
}
 8003548:	bf00      	nop
 800354a:	370c      	adds	r7, #12
 800354c:	46bd      	mov	sp, r7
 800354e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003552:	4770      	bx	lr

08003554 <LL_ADC_EnableDMAReq>:
  * @rmtoll CFGR     DMAEN          LL_ADC_REG_SetDMATransfer\n
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableDMAReq (ADC_TypeDef *ADCx)
{
 8003554:	b480      	push	{r7}
 8003556:	b083      	sub	sp, #12
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->CFGR, ADC3_CFGR_DMAEN);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	68db      	ldr	r3, [r3, #12]
 8003560:	f043 0201 	orr.w	r2, r3, #1
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	60da      	str	r2, [r3, #12]
}
 8003568:	bf00      	nop
 800356a:	370c      	adds	r7, #12
 800356c:	46bd      	mov	sp, r7
 800356e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003572:	4770      	bx	lr

08003574 <LL_ADC_REG_SetDMATransferMode>:
  *         @arg @ref LL_ADC3_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC3_REG_DMA_TRANSFER_UNLIMITED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDMATransferMode(ADC_TypeDef *ADCx, uint32_t DMATransfer)
{
 8003574:	b480      	push	{r7}
 8003576:	b083      	sub	sp, #12
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
 800357c:	6039      	str	r1, [r7, #0]
  if (ADCx == ADC3)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	4a08      	ldr	r2, [pc, #32]	@ (80035a4 <LL_ADC_REG_SetDMATransferMode+0x30>)
 8003582:	4293      	cmp	r3, r2
 8003584:	d107      	bne.n	8003596 <LL_ADC_REG_SetDMATransferMode+0x22>
  {
    MODIFY_REG(ADCx->CFGR, ADC3_CFGR_DMAEN | ADC3_CFGR_DMACFG, DMATransfer);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	68db      	ldr	r3, [r3, #12]
 800358a:	f023 0203 	bic.w	r2, r3, #3
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	431a      	orrs	r2, r3
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	60da      	str	r2, [r3, #12]
  }
}
 8003596:	bf00      	nop
 8003598:	370c      	adds	r7, #12
 800359a:	46bd      	mov	sp, r7
 800359c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a0:	4770      	bx	lr
 80035a2:	bf00      	nop
 80035a4:	58026000 	.word	0x58026000

080035a8 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80035a8:	b480      	push	{r7}
 80035aa:	b083      	sub	sp, #12
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035b4:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d101      	bne.n	80035c0 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80035bc:	2301      	movs	r3, #1
 80035be:	e000      	b.n	80035c2 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80035c0:	2300      	movs	r3, #0
}
 80035c2:	4618      	mov	r0, r3
 80035c4:	370c      	adds	r7, #12
 80035c6:	46bd      	mov	sp, r7
 80035c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035cc:	4770      	bx	lr

080035ce <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80035ce:	b480      	push	{r7}
 80035d0:	b087      	sub	sp, #28
 80035d2:	af00      	add	r7, sp, #0
 80035d4:	60f8      	str	r0, [r7, #12]
 80035d6:	60b9      	str	r1, [r7, #8]
 80035d8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	3314      	adds	r3, #20
 80035de:	461a      	mov	r2, r3
 80035e0:	68bb      	ldr	r3, [r7, #8]
 80035e2:	0e5b      	lsrs	r3, r3, #25
 80035e4:	009b      	lsls	r3, r3, #2
 80035e6:	f003 0304 	and.w	r3, r3, #4
 80035ea:	4413      	add	r3, r2
 80035ec:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80035ee:	697b      	ldr	r3, [r7, #20]
 80035f0:	681a      	ldr	r2, [r3, #0]
 80035f2:	68bb      	ldr	r3, [r7, #8]
 80035f4:	0d1b      	lsrs	r3, r3, #20
 80035f6:	f003 031f 	and.w	r3, r3, #31
 80035fa:	2107      	movs	r1, #7
 80035fc:	fa01 f303 	lsl.w	r3, r1, r3
 8003600:	43db      	mvns	r3, r3
 8003602:	401a      	ands	r2, r3
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	0d1b      	lsrs	r3, r3, #20
 8003608:	f003 031f 	and.w	r3, r3, #31
 800360c:	6879      	ldr	r1, [r7, #4]
 800360e:	fa01 f303 	lsl.w	r3, r1, r3
 8003612:	431a      	orrs	r2, r3
 8003614:	697b      	ldr	r3, [r7, #20]
 8003616:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003618:	bf00      	nop
 800361a:	371c      	adds	r7, #28
 800361c:	46bd      	mov	sp, r7
 800361e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003622:	4770      	bx	lr

08003624 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003624:	b480      	push	{r7}
 8003626:	b085      	sub	sp, #20
 8003628:	af00      	add	r7, sp, #0
 800362a:	60f8      	str	r0, [r7, #12]
 800362c:	60b9      	str	r1, [r7, #8]
 800362e:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	4a1a      	ldr	r2, [pc, #104]	@ (800369c <LL_ADC_SetChannelSingleDiff+0x78>)
 8003634:	4293      	cmp	r3, r2
 8003636:	d115      	bne.n	8003664 <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800363e:	68bb      	ldr	r3, [r7, #8]
 8003640:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003644:	43db      	mvns	r3, r3
 8003646:	401a      	ands	r2, r3
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	f003 0318 	and.w	r3, r3, #24
 800364e:	4914      	ldr	r1, [pc, #80]	@ (80036a0 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8003650:	40d9      	lsrs	r1, r3
 8003652:	68bb      	ldr	r3, [r7, #8]
 8003654:	400b      	ands	r3, r1
 8003656:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800365a:	431a      	orrs	r2, r3
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8003662:	e014      	b.n	800368e <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800366a:	68bb      	ldr	r3, [r7, #8]
 800366c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003670:	43db      	mvns	r3, r3
 8003672:	401a      	ands	r2, r3
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	f003 0318 	and.w	r3, r3, #24
 800367a:	4909      	ldr	r1, [pc, #36]	@ (80036a0 <LL_ADC_SetChannelSingleDiff+0x7c>)
 800367c:	40d9      	lsrs	r1, r3
 800367e:	68bb      	ldr	r3, [r7, #8]
 8003680:	400b      	ands	r3, r1
 8003682:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003686:	431a      	orrs	r2, r3
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 800368e:	bf00      	nop
 8003690:	3714      	adds	r7, #20
 8003692:	46bd      	mov	sp, r7
 8003694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003698:	4770      	bx	lr
 800369a:	bf00      	nop
 800369c:	58026000 	.word	0x58026000
 80036a0:	000fffff 	.word	0x000fffff

080036a4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80036a4:	b480      	push	{r7}
 80036a6:	b083      	sub	sp, #12
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	689b      	ldr	r3, [r3, #8]
 80036b0:	f003 031f 	and.w	r3, r3, #31
}
 80036b4:	4618      	mov	r0, r3
 80036b6:	370c      	adds	r7, #12
 80036b8:	46bd      	mov	sp, r7
 80036ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036be:	4770      	bx	lr

080036c0 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80036c0:	b480      	push	{r7}
 80036c2:	b083      	sub	sp, #12
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	689b      	ldr	r3, [r3, #8]
 80036cc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 80036d0:	4618      	mov	r0, r3
 80036d2:	370c      	adds	r7, #12
 80036d4:	46bd      	mov	sp, r7
 80036d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036da:	4770      	bx	lr

080036dc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80036dc:	b480      	push	{r7}
 80036de:	b083      	sub	sp, #12
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	689a      	ldr	r2, [r3, #8]
 80036e8:	4b04      	ldr	r3, [pc, #16]	@ (80036fc <LL_ADC_DisableDeepPowerDown+0x20>)
 80036ea:	4013      	ands	r3, r2
 80036ec:	687a      	ldr	r2, [r7, #4]
 80036ee:	6093      	str	r3, [r2, #8]
}
 80036f0:	bf00      	nop
 80036f2:	370c      	adds	r7, #12
 80036f4:	46bd      	mov	sp, r7
 80036f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fa:	4770      	bx	lr
 80036fc:	5fffffc0 	.word	0x5fffffc0

08003700 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8003700:	b480      	push	{r7}
 8003702:	b083      	sub	sp, #12
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	689b      	ldr	r3, [r3, #8]
 800370c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003710:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003714:	d101      	bne.n	800371a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003716:	2301      	movs	r3, #1
 8003718:	e000      	b.n	800371c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800371a:	2300      	movs	r3, #0
}
 800371c:	4618      	mov	r0, r3
 800371e:	370c      	adds	r7, #12
 8003720:	46bd      	mov	sp, r7
 8003722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003726:	4770      	bx	lr

08003728 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003728:	b480      	push	{r7}
 800372a:	b083      	sub	sp, #12
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	689a      	ldr	r2, [r3, #8]
 8003734:	4b05      	ldr	r3, [pc, #20]	@ (800374c <LL_ADC_EnableInternalRegulator+0x24>)
 8003736:	4013      	ands	r3, r2
 8003738:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003740:	bf00      	nop
 8003742:	370c      	adds	r7, #12
 8003744:	46bd      	mov	sp, r7
 8003746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374a:	4770      	bx	lr
 800374c:	6fffffc0 	.word	0x6fffffc0

08003750 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8003750:	b480      	push	{r7}
 8003752:	b083      	sub	sp, #12
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	689b      	ldr	r3, [r3, #8]
 800375c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003760:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003764:	d101      	bne.n	800376a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003766:	2301      	movs	r3, #1
 8003768:	e000      	b.n	800376c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800376a:	2300      	movs	r3, #0
}
 800376c:	4618      	mov	r0, r3
 800376e:	370c      	adds	r7, #12
 8003770:	46bd      	mov	sp, r7
 8003772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003776:	4770      	bx	lr

08003778 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003778:	b480      	push	{r7}
 800377a:	b083      	sub	sp, #12
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	689a      	ldr	r2, [r3, #8]
 8003784:	4b05      	ldr	r3, [pc, #20]	@ (800379c <LL_ADC_Enable+0x24>)
 8003786:	4013      	ands	r3, r2
 8003788:	f043 0201 	orr.w	r2, r3, #1
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003790:	bf00      	nop
 8003792:	370c      	adds	r7, #12
 8003794:	46bd      	mov	sp, r7
 8003796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379a:	4770      	bx	lr
 800379c:	7fffffc0 	.word	0x7fffffc0

080037a0 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80037a0:	b480      	push	{r7}
 80037a2:	b083      	sub	sp, #12
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	689a      	ldr	r2, [r3, #8]
 80037ac:	4b05      	ldr	r3, [pc, #20]	@ (80037c4 <LL_ADC_Disable+0x24>)
 80037ae:	4013      	ands	r3, r2
 80037b0:	f043 0202 	orr.w	r2, r3, #2
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80037b8:	bf00      	nop
 80037ba:	370c      	adds	r7, #12
 80037bc:	46bd      	mov	sp, r7
 80037be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c2:	4770      	bx	lr
 80037c4:	7fffffc0 	.word	0x7fffffc0

080037c8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80037c8:	b480      	push	{r7}
 80037ca:	b083      	sub	sp, #12
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	689b      	ldr	r3, [r3, #8]
 80037d4:	f003 0301 	and.w	r3, r3, #1
 80037d8:	2b01      	cmp	r3, #1
 80037da:	d101      	bne.n	80037e0 <LL_ADC_IsEnabled+0x18>
 80037dc:	2301      	movs	r3, #1
 80037de:	e000      	b.n	80037e2 <LL_ADC_IsEnabled+0x1a>
 80037e0:	2300      	movs	r3, #0
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	370c      	adds	r7, #12
 80037e6:	46bd      	mov	sp, r7
 80037e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ec:	4770      	bx	lr

080037ee <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80037ee:	b480      	push	{r7}
 80037f0:	b083      	sub	sp, #12
 80037f2:	af00      	add	r7, sp, #0
 80037f4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	689b      	ldr	r3, [r3, #8]
 80037fa:	f003 0302 	and.w	r3, r3, #2
 80037fe:	2b02      	cmp	r3, #2
 8003800:	d101      	bne.n	8003806 <LL_ADC_IsDisableOngoing+0x18>
 8003802:	2301      	movs	r3, #1
 8003804:	e000      	b.n	8003808 <LL_ADC_IsDisableOngoing+0x1a>
 8003806:	2300      	movs	r3, #0
}
 8003808:	4618      	mov	r0, r3
 800380a:	370c      	adds	r7, #12
 800380c:	46bd      	mov	sp, r7
 800380e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003812:	4770      	bx	lr

08003814 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003814:	b480      	push	{r7}
 8003816:	b083      	sub	sp, #12
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	689a      	ldr	r2, [r3, #8]
 8003820:	4b05      	ldr	r3, [pc, #20]	@ (8003838 <LL_ADC_REG_StartConversion+0x24>)
 8003822:	4013      	ands	r3, r2
 8003824:	f043 0204 	orr.w	r2, r3, #4
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800382c:	bf00      	nop
 800382e:	370c      	adds	r7, #12
 8003830:	46bd      	mov	sp, r7
 8003832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003836:	4770      	bx	lr
 8003838:	7fffffc0 	.word	0x7fffffc0

0800383c <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 800383c:	b480      	push	{r7}
 800383e:	b083      	sub	sp, #12
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	689a      	ldr	r2, [r3, #8]
 8003848:	4b05      	ldr	r3, [pc, #20]	@ (8003860 <LL_ADC_REG_StopConversion+0x24>)
 800384a:	4013      	ands	r3, r2
 800384c:	f043 0210 	orr.w	r2, r3, #16
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8003854:	bf00      	nop
 8003856:	370c      	adds	r7, #12
 8003858:	46bd      	mov	sp, r7
 800385a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385e:	4770      	bx	lr
 8003860:	7fffffc0 	.word	0x7fffffc0

08003864 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003864:	b480      	push	{r7}
 8003866:	b083      	sub	sp, #12
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	689b      	ldr	r3, [r3, #8]
 8003870:	f003 0304 	and.w	r3, r3, #4
 8003874:	2b04      	cmp	r3, #4
 8003876:	d101      	bne.n	800387c <LL_ADC_REG_IsConversionOngoing+0x18>
 8003878:	2301      	movs	r3, #1
 800387a:	e000      	b.n	800387e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800387c:	2300      	movs	r3, #0
}
 800387e:	4618      	mov	r0, r3
 8003880:	370c      	adds	r7, #12
 8003882:	46bd      	mov	sp, r7
 8003884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003888:	4770      	bx	lr
	...

0800388c <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 800388c:	b480      	push	{r7}
 800388e:	b083      	sub	sp, #12
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	689a      	ldr	r2, [r3, #8]
 8003898:	4b05      	ldr	r3, [pc, #20]	@ (80038b0 <LL_ADC_INJ_StopConversion+0x24>)
 800389a:	4013      	ands	r3, r2
 800389c:	f043 0220 	orr.w	r2, r3, #32
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 80038a4:	bf00      	nop
 80038a6:	370c      	adds	r7, #12
 80038a8:	46bd      	mov	sp, r7
 80038aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ae:	4770      	bx	lr
 80038b0:	7fffffc0 	.word	0x7fffffc0

080038b4 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80038b4:	b480      	push	{r7}
 80038b6:	b083      	sub	sp, #12
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	689b      	ldr	r3, [r3, #8]
 80038c0:	f003 0308 	and.w	r3, r3, #8
 80038c4:	2b08      	cmp	r3, #8
 80038c6:	d101      	bne.n	80038cc <LL_ADC_INJ_IsConversionOngoing+0x18>
 80038c8:	2301      	movs	r3, #1
 80038ca:	e000      	b.n	80038ce <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80038cc:	2300      	movs	r3, #0
}
 80038ce:	4618      	mov	r0, r3
 80038d0:	370c      	adds	r7, #12
 80038d2:	46bd      	mov	sp, r7
 80038d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d8:	4770      	bx	lr
	...

080038dc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80038dc:	b590      	push	{r4, r7, lr}
 80038de:	b089      	sub	sp, #36	@ 0x24
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80038e4:	2300      	movs	r3, #0
 80038e6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80038e8:	2300      	movs	r3, #0
 80038ea:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d101      	bne.n	80038f6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80038f2:	2301      	movs	r3, #1
 80038f4:	e1ee      	b.n	8003cd4 <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	691b      	ldr	r3, [r3, #16]
 80038fa:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003900:	2b00      	cmp	r3, #0
 8003902:	d109      	bne.n	8003918 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003904:	6878      	ldr	r0, [r7, #4]
 8003906:	f7fc ffcb 	bl	80008a0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2200      	movs	r2, #0
 800390e:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2200      	movs	r2, #0
 8003914:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	4618      	mov	r0, r3
 800391e:	f7ff feef 	bl	8003700 <LL_ADC_IsDeepPowerDownEnabled>
 8003922:	4603      	mov	r3, r0
 8003924:	2b00      	cmp	r3, #0
 8003926:	d004      	beq.n	8003932 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	4618      	mov	r0, r3
 800392e:	f7ff fed5 	bl	80036dc <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4618      	mov	r0, r3
 8003938:	f7ff ff0a 	bl	8003750 <LL_ADC_IsInternalRegulatorEnabled>
 800393c:	4603      	mov	r3, r0
 800393e:	2b00      	cmp	r3, #0
 8003940:	d114      	bne.n	800396c <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	4618      	mov	r0, r3
 8003948:	f7ff feee 	bl	8003728 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800394c:	4b8e      	ldr	r3, [pc, #568]	@ (8003b88 <HAL_ADC_Init+0x2ac>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	099b      	lsrs	r3, r3, #6
 8003952:	4a8e      	ldr	r2, [pc, #568]	@ (8003b8c <HAL_ADC_Init+0x2b0>)
 8003954:	fba2 2303 	umull	r2, r3, r2, r3
 8003958:	099b      	lsrs	r3, r3, #6
 800395a:	3301      	adds	r3, #1
 800395c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800395e:	e002      	b.n	8003966 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8003960:	68bb      	ldr	r3, [r7, #8]
 8003962:	3b01      	subs	r3, #1
 8003964:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003966:	68bb      	ldr	r3, [r7, #8]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d1f9      	bne.n	8003960 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4618      	mov	r0, r3
 8003972:	f7ff feed 	bl	8003750 <LL_ADC_IsInternalRegulatorEnabled>
 8003976:	4603      	mov	r3, r0
 8003978:	2b00      	cmp	r3, #0
 800397a:	d10d      	bne.n	8003998 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003980:	f043 0210 	orr.w	r2, r3, #16
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800398c:	f043 0201 	orr.w	r2, r3, #1
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 8003994:	2301      	movs	r3, #1
 8003996:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	4618      	mov	r0, r3
 800399e:	f7ff ff61 	bl	8003864 <LL_ADC_REG_IsConversionOngoing>
 80039a2:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039a8:	f003 0310 	and.w	r3, r3, #16
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	f040 8188 	bne.w	8003cc2 <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80039b2:	697b      	ldr	r3, [r7, #20]
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	f040 8184 	bne.w	8003cc2 <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039be:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80039c2:	f043 0202 	orr.w	r2, r3, #2
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	4618      	mov	r0, r3
 80039d0:	f7ff fefa 	bl	80037c8 <LL_ADC_IsEnabled>
 80039d4:	4603      	mov	r3, r0
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d136      	bne.n	8003a48 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4a6c      	ldr	r2, [pc, #432]	@ (8003b90 <HAL_ADC_Init+0x2b4>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d004      	beq.n	80039ee <HAL_ADC_Init+0x112>
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a6a      	ldr	r2, [pc, #424]	@ (8003b94 <HAL_ADC_Init+0x2b8>)
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d10e      	bne.n	8003a0c <HAL_ADC_Init+0x130>
 80039ee:	4868      	ldr	r0, [pc, #416]	@ (8003b90 <HAL_ADC_Init+0x2b4>)
 80039f0:	f7ff feea 	bl	80037c8 <LL_ADC_IsEnabled>
 80039f4:	4604      	mov	r4, r0
 80039f6:	4867      	ldr	r0, [pc, #412]	@ (8003b94 <HAL_ADC_Init+0x2b8>)
 80039f8:	f7ff fee6 	bl	80037c8 <LL_ADC_IsEnabled>
 80039fc:	4603      	mov	r3, r0
 80039fe:	4323      	orrs	r3, r4
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	bf0c      	ite	eq
 8003a04:	2301      	moveq	r3, #1
 8003a06:	2300      	movne	r3, #0
 8003a08:	b2db      	uxtb	r3, r3
 8003a0a:	e008      	b.n	8003a1e <HAL_ADC_Init+0x142>
 8003a0c:	4862      	ldr	r0, [pc, #392]	@ (8003b98 <HAL_ADC_Init+0x2bc>)
 8003a0e:	f7ff fedb 	bl	80037c8 <LL_ADC_IsEnabled>
 8003a12:	4603      	mov	r3, r0
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	bf0c      	ite	eq
 8003a18:	2301      	moveq	r3, #1
 8003a1a:	2300      	movne	r3, #0
 8003a1c:	b2db      	uxtb	r3, r3
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d012      	beq.n	8003a48 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	4a5a      	ldr	r2, [pc, #360]	@ (8003b90 <HAL_ADC_Init+0x2b4>)
 8003a28:	4293      	cmp	r3, r2
 8003a2a:	d004      	beq.n	8003a36 <HAL_ADC_Init+0x15a>
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	4a58      	ldr	r2, [pc, #352]	@ (8003b94 <HAL_ADC_Init+0x2b8>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d101      	bne.n	8003a3a <HAL_ADC_Init+0x15e>
 8003a36:	4a59      	ldr	r2, [pc, #356]	@ (8003b9c <HAL_ADC_Init+0x2c0>)
 8003a38:	e000      	b.n	8003a3c <HAL_ADC_Init+0x160>
 8003a3a:	4a59      	ldr	r2, [pc, #356]	@ (8003ba0 <HAL_ADC_Init+0x2c4>)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	685b      	ldr	r3, [r3, #4]
 8003a40:	4619      	mov	r1, r3
 8003a42:	4610      	mov	r0, r2
 8003a44:	f7ff fbd4 	bl	80031f0 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4a52      	ldr	r2, [pc, #328]	@ (8003b98 <HAL_ADC_Init+0x2bc>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d129      	bne.n	8003aa6 <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	7e5b      	ldrb	r3, [r3, #25]
 8003a56:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8003a5c:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 8003a62:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	689b      	ldr	r3, [r3, #8]
 8003a68:	2b08      	cmp	r3, #8
 8003a6a:	d013      	beq.n	8003a94 <HAL_ADC_Init+0x1b8>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	689b      	ldr	r3, [r3, #8]
 8003a70:	2b0c      	cmp	r3, #12
 8003a72:	d00d      	beq.n	8003a90 <HAL_ADC_Init+0x1b4>
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	689b      	ldr	r3, [r3, #8]
 8003a78:	2b1c      	cmp	r3, #28
 8003a7a:	d007      	beq.n	8003a8c <HAL_ADC_Init+0x1b0>
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	689b      	ldr	r3, [r3, #8]
 8003a80:	2b18      	cmp	r3, #24
 8003a82:	d101      	bne.n	8003a88 <HAL_ADC_Init+0x1ac>
 8003a84:	2318      	movs	r3, #24
 8003a86:	e006      	b.n	8003a96 <HAL_ADC_Init+0x1ba>
 8003a88:	2300      	movs	r3, #0
 8003a8a:	e004      	b.n	8003a96 <HAL_ADC_Init+0x1ba>
 8003a8c:	2310      	movs	r3, #16
 8003a8e:	e002      	b.n	8003a96 <HAL_ADC_Init+0x1ba>
 8003a90:	2308      	movs	r3, #8
 8003a92:	e000      	b.n	8003a96 <HAL_ADC_Init+0x1ba>
 8003a94:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 8003a96:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a9e:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8003aa0:	4313      	orrs	r3, r2
 8003aa2:	61bb      	str	r3, [r7, #24]
 8003aa4:	e00e      	b.n	8003ac4 <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	7e5b      	ldrb	r3, [r3, #25]
 8003aaa:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003ab0:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8003ab6:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003abe:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003aca:	2b01      	cmp	r3, #1
 8003acc:	d106      	bne.n	8003adc <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ad2:	3b01      	subs	r3, #1
 8003ad4:	045b      	lsls	r3, r3, #17
 8003ad6:	69ba      	ldr	r2, [r7, #24]
 8003ad8:	4313      	orrs	r3, r2
 8003ada:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d009      	beq.n	8003af8 <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ae8:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003af0:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003af2:	69ba      	ldr	r2, [r7, #24]
 8003af4:	4313      	orrs	r3, r2
 8003af6:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	4a26      	ldr	r2, [pc, #152]	@ (8003b98 <HAL_ADC_Init+0x2bc>)
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d115      	bne.n	8003b2e <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	68da      	ldr	r2, [r3, #12]
 8003b08:	4b26      	ldr	r3, [pc, #152]	@ (8003ba4 <HAL_ADC_Init+0x2c8>)
 8003b0a:	4013      	ands	r3, r2
 8003b0c:	687a      	ldr	r2, [r7, #4]
 8003b0e:	6812      	ldr	r2, [r2, #0]
 8003b10:	69b9      	ldr	r1, [r7, #24]
 8003b12:	430b      	orrs	r3, r1
 8003b14:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	691b      	ldr	r3, [r3, #16]
 8003b1c:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	430a      	orrs	r2, r1
 8003b2a:	611a      	str	r2, [r3, #16]
 8003b2c:	e009      	b.n	8003b42 <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	68da      	ldr	r2, [r3, #12]
 8003b34:	4b1c      	ldr	r3, [pc, #112]	@ (8003ba8 <HAL_ADC_Init+0x2cc>)
 8003b36:	4013      	ands	r3, r2
 8003b38:	687a      	ldr	r2, [r7, #4]
 8003b3a:	6812      	ldr	r2, [r2, #0]
 8003b3c:	69b9      	ldr	r1, [r7, #24]
 8003b3e:	430b      	orrs	r3, r1
 8003b40:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	4618      	mov	r0, r3
 8003b48:	f7ff fe8c 	bl	8003864 <LL_ADC_REG_IsConversionOngoing>
 8003b4c:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4618      	mov	r0, r3
 8003b54:	f7ff feae 	bl	80038b4 <LL_ADC_INJ_IsConversionOngoing>
 8003b58:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003b5a:	693b      	ldr	r3, [r7, #16]
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	f040 808e 	bne.w	8003c7e <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	f040 808a 	bne.w	8003c7e <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4a0a      	ldr	r2, [pc, #40]	@ (8003b98 <HAL_ADC_Init+0x2bc>)
 8003b70:	4293      	cmp	r3, r2
 8003b72:	d11b      	bne.n	8003bac <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	7e1b      	ldrb	r3, [r3, #24]
 8003b78:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003b80:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 8003b82:	4313      	orrs	r3, r2
 8003b84:	61bb      	str	r3, [r7, #24]
 8003b86:	e018      	b.n	8003bba <HAL_ADC_Init+0x2de>
 8003b88:	24000000 	.word	0x24000000
 8003b8c:	053e2d63 	.word	0x053e2d63
 8003b90:	40022000 	.word	0x40022000
 8003b94:	40022100 	.word	0x40022100
 8003b98:	58026000 	.word	0x58026000
 8003b9c:	40022300 	.word	0x40022300
 8003ba0:	58026300 	.word	0x58026300
 8003ba4:	fff04007 	.word	0xfff04007
 8003ba8:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	7e1b      	ldrb	r3, [r3, #24]
 8003bb0:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        tmpCFGR = (
 8003bb6:	4313      	orrs	r3, r2
 8003bb8:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	68da      	ldr	r2, [r3, #12]
 8003bc0:	4b46      	ldr	r3, [pc, #280]	@ (8003cdc <HAL_ADC_Init+0x400>)
 8003bc2:	4013      	ands	r3, r2
 8003bc4:	687a      	ldr	r2, [r7, #4]
 8003bc6:	6812      	ldr	r2, [r2, #0]
 8003bc8:	69b9      	ldr	r1, [r7, #24]
 8003bca:	430b      	orrs	r3, r1
 8003bcc:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003bd4:	2b01      	cmp	r3, #1
 8003bd6:	d137      	bne.n	8003c48 <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bdc:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4a3f      	ldr	r2, [pc, #252]	@ (8003ce0 <HAL_ADC_Init+0x404>)
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d116      	bne.n	8003c16 <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	691a      	ldr	r2, [r3, #16]
 8003bee:	4b3d      	ldr	r3, [pc, #244]	@ (8003ce4 <HAL_ADC_Init+0x408>)
 8003bf0:	4013      	ands	r3, r2
 8003bf2:	687a      	ldr	r2, [r7, #4]
 8003bf4:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 8003bf6:	687a      	ldr	r2, [r7, #4]
 8003bf8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003bfa:	4311      	orrs	r1, r2
 8003bfc:	687a      	ldr	r2, [r7, #4]
 8003bfe:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003c00:	4311      	orrs	r1, r2
 8003c02:	687a      	ldr	r2, [r7, #4]
 8003c04:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8003c06:	430a      	orrs	r2, r1
 8003c08:	431a      	orrs	r2, r3
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f042 0201 	orr.w	r2, r2, #1
 8003c12:	611a      	str	r2, [r3, #16]
 8003c14:	e020      	b.n	8003c58 <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	691a      	ldr	r2, [r3, #16]
 8003c1c:	4b32      	ldr	r3, [pc, #200]	@ (8003ce8 <HAL_ADC_Init+0x40c>)
 8003c1e:	4013      	ands	r3, r2
 8003c20:	687a      	ldr	r2, [r7, #4]
 8003c22:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003c24:	3a01      	subs	r2, #1
 8003c26:	0411      	lsls	r1, r2, #16
 8003c28:	687a      	ldr	r2, [r7, #4]
 8003c2a:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003c2c:	4311      	orrs	r1, r2
 8003c2e:	687a      	ldr	r2, [r7, #4]
 8003c30:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003c32:	4311      	orrs	r1, r2
 8003c34:	687a      	ldr	r2, [r7, #4]
 8003c36:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8003c38:	430a      	orrs	r2, r1
 8003c3a:	431a      	orrs	r2, r3
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f042 0201 	orr.w	r2, r2, #1
 8003c44:	611a      	str	r2, [r3, #16]
 8003c46:	e007      	b.n	8003c58 <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	691a      	ldr	r2, [r3, #16]
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f022 0201 	bic.w	r2, r2, #1
 8003c56:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	691b      	ldr	r3, [r3, #16]
 8003c5e:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	430a      	orrs	r2, r1
 8003c6c:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	4a1b      	ldr	r2, [pc, #108]	@ (8003ce0 <HAL_ADC_Init+0x404>)
 8003c74:	4293      	cmp	r3, r2
 8003c76:	d002      	beq.n	8003c7e <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 8003c78:	6878      	ldr	r0, [r7, #4]
 8003c7a:	f001 fae5 	bl	8005248 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	691b      	ldr	r3, [r3, #16]
 8003c82:	2b01      	cmp	r3, #1
 8003c84:	d10c      	bne.n	8003ca0 <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c8c:	f023 010f 	bic.w	r1, r3, #15
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	69db      	ldr	r3, [r3, #28]
 8003c94:	1e5a      	subs	r2, r3, #1
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	430a      	orrs	r2, r1
 8003c9c:	631a      	str	r2, [r3, #48]	@ 0x30
 8003c9e:	e007      	b.n	8003cb0 <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f022 020f 	bic.w	r2, r2, #15
 8003cae:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003cb4:	f023 0303 	bic.w	r3, r3, #3
 8003cb8:	f043 0201 	orr.w	r2, r3, #1
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	661a      	str	r2, [r3, #96]	@ 0x60
 8003cc0:	e007      	b.n	8003cd2 <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003cc6:	f043 0210 	orr.w	r2, r3, #16
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8003cce:	2301      	movs	r3, #1
 8003cd0:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003cd2:	7ffb      	ldrb	r3, [r7, #31]
}
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	3724      	adds	r7, #36	@ 0x24
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	bd90      	pop	{r4, r7, pc}
 8003cdc:	ffffbffc 	.word	0xffffbffc
 8003ce0:	58026000 	.word	0x58026000
 8003ce4:	fc00f81f 	.word	0xfc00f81f
 8003ce8:	fc00f81e 	.word	0xfc00f81e

08003cec <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b086      	sub	sp, #24
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	60f8      	str	r0, [r7, #12]
 8003cf4:	60b9      	str	r1, [r7, #8]
 8003cf6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a60      	ldr	r2, [pc, #384]	@ (8003e80 <HAL_ADC_Start_DMA+0x194>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d004      	beq.n	8003d0c <HAL_ADC_Start_DMA+0x20>
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	4a5f      	ldr	r2, [pc, #380]	@ (8003e84 <HAL_ADC_Start_DMA+0x198>)
 8003d08:	4293      	cmp	r3, r2
 8003d0a:	d101      	bne.n	8003d10 <HAL_ADC_Start_DMA+0x24>
 8003d0c:	4b5e      	ldr	r3, [pc, #376]	@ (8003e88 <HAL_ADC_Start_DMA+0x19c>)
 8003d0e:	e000      	b.n	8003d12 <HAL_ADC_Start_DMA+0x26>
 8003d10:	4b5e      	ldr	r3, [pc, #376]	@ (8003e8c <HAL_ADC_Start_DMA+0x1a0>)
 8003d12:	4618      	mov	r0, r3
 8003d14:	f7ff fcc6 	bl	80036a4 <LL_ADC_GetMultimode>
 8003d18:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	4618      	mov	r0, r3
 8003d20:	f7ff fda0 	bl	8003864 <LL_ADC_REG_IsConversionOngoing>
 8003d24:	4603      	mov	r3, r0
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	f040 80a2 	bne.w	8003e70 <HAL_ADC_Start_DMA+0x184>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003d32:	2b01      	cmp	r3, #1
 8003d34:	d101      	bne.n	8003d3a <HAL_ADC_Start_DMA+0x4e>
 8003d36:	2302      	movs	r3, #2
 8003d38:	e09d      	b.n	8003e76 <HAL_ADC_Start_DMA+0x18a>
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	2201      	movs	r2, #1
 8003d3e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003d42:	693b      	ldr	r3, [r7, #16]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d006      	beq.n	8003d56 <HAL_ADC_Start_DMA+0x6a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003d48:	693b      	ldr	r3, [r7, #16]
 8003d4a:	2b05      	cmp	r3, #5
 8003d4c:	d003      	beq.n	8003d56 <HAL_ADC_Start_DMA+0x6a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003d4e:	693b      	ldr	r3, [r7, #16]
 8003d50:	2b09      	cmp	r3, #9
 8003d52:	f040 8086 	bne.w	8003e62 <HAL_ADC_Start_DMA+0x176>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8003d56:	68f8      	ldr	r0, [r7, #12]
 8003d58:	f001 f8f8 	bl	8004f4c <ADC_Enable>
 8003d5c:	4603      	mov	r3, r0
 8003d5e:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8003d60:	7dfb      	ldrb	r3, [r7, #23]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d178      	bne.n	8003e58 <HAL_ADC_Start_DMA+0x16c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003d6a:	4b49      	ldr	r3, [pc, #292]	@ (8003e90 <HAL_ADC_Start_DMA+0x1a4>)
 8003d6c:	4013      	ands	r3, r2
 8003d6e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	661a      	str	r2, [r3, #96]	@ 0x60
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	4a42      	ldr	r2, [pc, #264]	@ (8003e84 <HAL_ADC_Start_DMA+0x198>)
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	d002      	beq.n	8003d86 <HAL_ADC_Start_DMA+0x9a>
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	e000      	b.n	8003d88 <HAL_ADC_Start_DMA+0x9c>
 8003d86:	4b3e      	ldr	r3, [pc, #248]	@ (8003e80 <HAL_ADC_Start_DMA+0x194>)
 8003d88:	68fa      	ldr	r2, [r7, #12]
 8003d8a:	6812      	ldr	r2, [r2, #0]
 8003d8c:	4293      	cmp	r3, r2
 8003d8e:	d002      	beq.n	8003d96 <HAL_ADC_Start_DMA+0xaa>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003d90:	693b      	ldr	r3, [r7, #16]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d105      	bne.n	8003da2 <HAL_ADC_Start_DMA+0xb6>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d9a:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003da6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d006      	beq.n	8003dbc <HAL_ADC_Start_DMA+0xd0>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003db2:	f023 0206 	bic.w	r2, r3, #6
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	665a      	str	r2, [r3, #100]	@ 0x64
 8003dba:	e002      	b.n	8003dc2 <HAL_ADC_Start_DMA+0xd6>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dc6:	4a33      	ldr	r2, [pc, #204]	@ (8003e94 <HAL_ADC_Start_DMA+0x1a8>)
 8003dc8:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dce:	4a32      	ldr	r2, [pc, #200]	@ (8003e98 <HAL_ADC_Start_DMA+0x1ac>)
 8003dd0:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dd6:	4a31      	ldr	r2, [pc, #196]	@ (8003e9c <HAL_ADC_Start_DMA+0x1b0>)
 8003dd8:	64da      	str	r2, [r3, #76]	@ 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	221c      	movs	r2, #28
 8003de0:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	2200      	movs	r2, #0
 8003de6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	685a      	ldr	r2, [r3, #4]
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f042 0210 	orr.w	r2, r2, #16
 8003df8:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA  mode*/
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	4a28      	ldr	r2, [pc, #160]	@ (8003ea0 <HAL_ADC_Start_DMA+0x1b4>)
 8003e00:	4293      	cmp	r3, r2
 8003e02:	d10f      	bne.n	8003e24 <HAL_ADC_Start_DMA+0x138>
        {
          LL_ADC_REG_SetDMATransferMode(hadc->Instance, ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681a      	ldr	r2, [r3, #0]
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003e0e:	005b      	lsls	r3, r3, #1
 8003e10:	4619      	mov	r1, r3
 8003e12:	4610      	mov	r0, r2
 8003e14:	f7ff fbae 	bl	8003574 <LL_ADC_REG_SetDMATransferMode>
          LL_ADC_EnableDMAReq(hadc->Instance);
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	f7ff fb99 	bl	8003554 <LL_ADC_EnableDMAReq>
 8003e22:	e007      	b.n	8003e34 <HAL_ADC_Start_DMA+0x148>
        }
        else
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681a      	ldr	r2, [r3, #0]
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e2c:	4619      	mov	r1, r3
 8003e2e:	4610      	mov	r0, r2
 8003e30:	f7ff fb7d 	bl	800352e <LL_ADC_REG_SetDataTransferMode>
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	3340      	adds	r3, #64	@ 0x40
 8003e3e:	4619      	mov	r1, r3
 8003e40:	68ba      	ldr	r2, [r7, #8]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	f002 fcae 	bl	80067a4 <HAL_DMA_Start_IT>
 8003e48:	4603      	mov	r3, r0
 8003e4a:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	4618      	mov	r0, r3
 8003e52:	f7ff fcdf 	bl	8003814 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8003e56:	e00d      	b.n	8003e74 <HAL_ADC_Start_DMA+0x188>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
      if (tmp_hal_status == HAL_OK)
 8003e60:	e008      	b.n	8003e74 <HAL_ADC_Start_DMA+0x188>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8003e62:	2301      	movs	r3, #1
 8003e64:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	2200      	movs	r2, #0
 8003e6a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
 8003e6e:	e001      	b.n	8003e74 <HAL_ADC_Start_DMA+0x188>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003e70:	2302      	movs	r3, #2
 8003e72:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003e74:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e76:	4618      	mov	r0, r3
 8003e78:	3718      	adds	r7, #24
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	bd80      	pop	{r7, pc}
 8003e7e:	bf00      	nop
 8003e80:	40022000 	.word	0x40022000
 8003e84:	40022100 	.word	0x40022100
 8003e88:	40022300 	.word	0x40022300
 8003e8c:	58026300 	.word	0x58026300
 8003e90:	fffff0fe 	.word	0xfffff0fe
 8003e94:	0800511f 	.word	0x0800511f
 8003e98:	080051f7 	.word	0x080051f7
 8003e9c:	08005213 	.word	0x08005213
 8003ea0:	58026000 	.word	0x58026000

08003ea4 <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b084      	sub	sp, #16
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003eb2:	2b01      	cmp	r3, #1
 8003eb4:	d101      	bne.n	8003eba <HAL_ADC_Stop_DMA+0x16>
 8003eb6:	2302      	movs	r3, #2
 8003eb8:	e04f      	b.n	8003f5a <HAL_ADC_Stop_DMA+0xb6>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	2201      	movs	r2, #1
 8003ebe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8003ec2:	2103      	movs	r1, #3
 8003ec4:	6878      	ldr	r0, [r7, #4]
 8003ec6:	f000 ff85 	bl	8004dd4 <ADC_ConversionStop>
 8003eca:	4603      	mov	r3, r0
 8003ecc:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003ece:	7bfb      	ldrb	r3, [r7, #15]
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d13d      	bne.n	8003f50 <HAL_ADC_Stop_DMA+0xac>
  {
    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0 | ADC_CFGR_DMNGT_1, 0UL);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	68da      	ldr	r2, [r3, #12]
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f022 0203 	bic.w	r2, r2, #3
 8003ee2:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ee8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003eec:	b2db      	uxtb	r3, r3
 8003eee:	2b02      	cmp	r3, #2
 8003ef0:	d10f      	bne.n	8003f12 <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	f002 febe 	bl	8006c78 <HAL_DMA_Abort>
 8003efc:	4603      	mov	r3, r0
 8003efe:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8003f00:	7bfb      	ldrb	r3, [r7, #15]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d005      	beq.n	8003f12 <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f0a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	661a      	str	r2, [r3, #96]	@ 0x60
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	685a      	ldr	r2, [r3, #4]
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f022 0210 	bic.w	r2, r2, #16
 8003f20:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 8003f22:	7bfb      	ldrb	r3, [r7, #15]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d105      	bne.n	8003f34 <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 8003f28:	6878      	ldr	r0, [r7, #4]
 8003f2a:	f001 f899 	bl	8005060 <ADC_Disable>
 8003f2e:	4603      	mov	r3, r0
 8003f30:	73fb      	strb	r3, [r7, #15]
 8003f32:	e002      	b.n	8003f3a <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 8003f34:	6878      	ldr	r0, [r7, #4]
 8003f36:	f001 f893 	bl	8005060 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003f3a:	7bfb      	ldrb	r3, [r7, #15]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d107      	bne.n	8003f50 <HAL_ADC_Stop_DMA+0xac>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003f44:	4b07      	ldr	r3, [pc, #28]	@ (8003f64 <HAL_ADC_Stop_DMA+0xc0>)
 8003f46:	4013      	ands	r3, r2
 8003f48:	f043 0201 	orr.w	r2, r3, #1
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	661a      	str	r2, [r3, #96]	@ 0x60
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2200      	movs	r2, #0
 8003f54:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8003f58:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	3710      	adds	r7, #16
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bd80      	pop	{r7, pc}
 8003f62:	bf00      	nop
 8003f64:	ffffeefe 	.word	0xffffeefe

08003f68 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	b08a      	sub	sp, #40	@ 0x28
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8003f70:	2300      	movs	r3, #0
 8003f72:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	685b      	ldr	r3, [r3, #4]
 8003f82:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	4a87      	ldr	r2, [pc, #540]	@ (80041a8 <HAL_ADC_IRQHandler+0x240>)
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d004      	beq.n	8003f98 <HAL_ADC_IRQHandler+0x30>
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	4a86      	ldr	r2, [pc, #536]	@ (80041ac <HAL_ADC_IRQHandler+0x244>)
 8003f94:	4293      	cmp	r3, r2
 8003f96:	d101      	bne.n	8003f9c <HAL_ADC_IRQHandler+0x34>
 8003f98:	4b85      	ldr	r3, [pc, #532]	@ (80041b0 <HAL_ADC_IRQHandler+0x248>)
 8003f9a:	e000      	b.n	8003f9e <HAL_ADC_IRQHandler+0x36>
 8003f9c:	4b85      	ldr	r3, [pc, #532]	@ (80041b4 <HAL_ADC_IRQHandler+0x24c>)
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	f7ff fb80 	bl	80036a4 <LL_ADC_GetMultimode>
 8003fa4:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8003fa6:	69fb      	ldr	r3, [r7, #28]
 8003fa8:	f003 0302 	and.w	r3, r3, #2
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d017      	beq.n	8003fe0 <HAL_ADC_IRQHandler+0x78>
 8003fb0:	69bb      	ldr	r3, [r7, #24]
 8003fb2:	f003 0302 	and.w	r3, r3, #2
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d012      	beq.n	8003fe0 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fbe:	f003 0310 	and.w	r3, r3, #16
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d105      	bne.n	8003fd2 <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fca:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	661a      	str	r2, [r3, #96]	@ 0x60

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8003fd2:	6878      	ldr	r0, [r7, #4]
 8003fd4:	f001 fa74 	bl	80054c0 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	2202      	movs	r2, #2
 8003fde:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003fe0:	69fb      	ldr	r3, [r7, #28]
 8003fe2:	f003 0304 	and.w	r3, r3, #4
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d004      	beq.n	8003ff4 <HAL_ADC_IRQHandler+0x8c>
 8003fea:	69bb      	ldr	r3, [r7, #24]
 8003fec:	f003 0304 	and.w	r3, r3, #4
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d10a      	bne.n	800400a <HAL_ADC_IRQHandler+0xa2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003ff4:	69fb      	ldr	r3, [r7, #28]
 8003ff6:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	f000 8083 	beq.w	8004106 <HAL_ADC_IRQHandler+0x19e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8004000:	69bb      	ldr	r3, [r7, #24]
 8004002:	f003 0308 	and.w	r3, r3, #8
 8004006:	2b00      	cmp	r3, #0
 8004008:	d07d      	beq.n	8004106 <HAL_ADC_IRQHandler+0x19e>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800400e:	f003 0310 	and.w	r3, r3, #16
 8004012:	2b00      	cmp	r3, #0
 8004014:	d105      	bne.n	8004022 <HAL_ADC_IRQHandler+0xba>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800401a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	4618      	mov	r0, r3
 8004028:	f7ff fa42 	bl	80034b0 <LL_ADC_REG_IsTriggerSourceSWStart>
 800402c:	4603      	mov	r3, r0
 800402e:	2b00      	cmp	r3, #0
 8004030:	d062      	beq.n	80040f8 <HAL_ADC_IRQHandler+0x190>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	4a5d      	ldr	r2, [pc, #372]	@ (80041ac <HAL_ADC_IRQHandler+0x244>)
 8004038:	4293      	cmp	r3, r2
 800403a:	d002      	beq.n	8004042 <HAL_ADC_IRQHandler+0xda>
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	e000      	b.n	8004044 <HAL_ADC_IRQHandler+0xdc>
 8004042:	4b59      	ldr	r3, [pc, #356]	@ (80041a8 <HAL_ADC_IRQHandler+0x240>)
 8004044:	687a      	ldr	r2, [r7, #4]
 8004046:	6812      	ldr	r2, [r2, #0]
 8004048:	4293      	cmp	r3, r2
 800404a:	d008      	beq.n	800405e <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800404c:	697b      	ldr	r3, [r7, #20]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d005      	beq.n	800405e <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004052:	697b      	ldr	r3, [r7, #20]
 8004054:	2b05      	cmp	r3, #5
 8004056:	d002      	beq.n	800405e <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004058:	697b      	ldr	r3, [r7, #20]
 800405a:	2b09      	cmp	r3, #9
 800405c:	d104      	bne.n	8004068 <HAL_ADC_IRQHandler+0x100>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	68db      	ldr	r3, [r3, #12]
 8004064:	623b      	str	r3, [r7, #32]
 8004066:	e00c      	b.n	8004082 <HAL_ADC_IRQHandler+0x11a>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4a4f      	ldr	r2, [pc, #316]	@ (80041ac <HAL_ADC_IRQHandler+0x244>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d002      	beq.n	8004078 <HAL_ADC_IRQHandler+0x110>
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	e000      	b.n	800407a <HAL_ADC_IRQHandler+0x112>
 8004078:	4b4b      	ldr	r3, [pc, #300]	@ (80041a8 <HAL_ADC_IRQHandler+0x240>)
 800407a:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800407c:	693b      	ldr	r3, [r7, #16]
 800407e:	68db      	ldr	r3, [r3, #12]
 8004080:	623b      	str	r3, [r7, #32]
      }

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8004082:	6a3b      	ldr	r3, [r7, #32]
 8004084:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004088:	2b00      	cmp	r3, #0
 800408a:	d135      	bne.n	80040f8 <HAL_ADC_IRQHandler+0x190>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f003 0308 	and.w	r3, r3, #8
 8004096:	2b08      	cmp	r3, #8
 8004098:	d12e      	bne.n	80040f8 <HAL_ADC_IRQHandler+0x190>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	4618      	mov	r0, r3
 80040a0:	f7ff fbe0 	bl	8003864 <LL_ADC_REG_IsConversionOngoing>
 80040a4:	4603      	mov	r3, r0
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d11a      	bne.n	80040e0 <HAL_ADC_IRQHandler+0x178>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	685a      	ldr	r2, [r3, #4]
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f022 020c 	bic.w	r2, r2, #12
 80040b8:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040be:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	661a      	str	r2, [r3, #96]	@ 0x60

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040ca:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d112      	bne.n	80040f8 <HAL_ADC_IRQHandler+0x190>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040d6:	f043 0201 	orr.w	r2, r3, #1
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	661a      	str	r2, [r3, #96]	@ 0x60
 80040de:	e00b      	b.n	80040f8 <HAL_ADC_IRQHandler+0x190>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040e4:	f043 0210 	orr.w	r2, r3, #16
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	661a      	str	r2, [r3, #96]	@ 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80040f0:	f043 0201 	orr.w	r2, r3, #1
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	665a      	str	r2, [r3, #100]	@ 0x64
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80040f8:	6878      	ldr	r0, [r7, #4]
 80040fa:	f000 f96f 	bl	80043dc <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	220c      	movs	r2, #12
 8004104:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8004106:	69fb      	ldr	r3, [r7, #28]
 8004108:	f003 0320 	and.w	r3, r3, #32
 800410c:	2b00      	cmp	r3, #0
 800410e:	d004      	beq.n	800411a <HAL_ADC_IRQHandler+0x1b2>
 8004110:	69bb      	ldr	r3, [r7, #24]
 8004112:	f003 0320 	and.w	r3, r3, #32
 8004116:	2b00      	cmp	r3, #0
 8004118:	d10b      	bne.n	8004132 <HAL_ADC_IRQHandler+0x1ca>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800411a:	69fb      	ldr	r3, [r7, #28]
 800411c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8004120:	2b00      	cmp	r3, #0
 8004122:	f000 80a0 	beq.w	8004266 <HAL_ADC_IRQHandler+0x2fe>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8004126:	69bb      	ldr	r3, [r7, #24]
 8004128:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800412c:	2b00      	cmp	r3, #0
 800412e:	f000 809a 	beq.w	8004266 <HAL_ADC_IRQHandler+0x2fe>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004136:	f003 0310 	and.w	r3, r3, #16
 800413a:	2b00      	cmp	r3, #0
 800413c:	d105      	bne.n	800414a <HAL_ADC_IRQHandler+0x1e2>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004142:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	4618      	mov	r0, r3
 8004150:	f7ff fa2a 	bl	80035a8 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8004154:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	4618      	mov	r0, r3
 800415c:	f7ff f9a8 	bl	80034b0 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004160:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	4a11      	ldr	r2, [pc, #68]	@ (80041ac <HAL_ADC_IRQHandler+0x244>)
 8004168:	4293      	cmp	r3, r2
 800416a:	d002      	beq.n	8004172 <HAL_ADC_IRQHandler+0x20a>
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	e000      	b.n	8004174 <HAL_ADC_IRQHandler+0x20c>
 8004172:	4b0d      	ldr	r3, [pc, #52]	@ (80041a8 <HAL_ADC_IRQHandler+0x240>)
 8004174:	687a      	ldr	r2, [r7, #4]
 8004176:	6812      	ldr	r2, [r2, #0]
 8004178:	4293      	cmp	r3, r2
 800417a:	d008      	beq.n	800418e <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800417c:	697b      	ldr	r3, [r7, #20]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d005      	beq.n	800418e <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8004182:	697b      	ldr	r3, [r7, #20]
 8004184:	2b06      	cmp	r3, #6
 8004186:	d002      	beq.n	800418e <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8004188:	697b      	ldr	r3, [r7, #20]
 800418a:	2b07      	cmp	r3, #7
 800418c:	d104      	bne.n	8004198 <HAL_ADC_IRQHandler+0x230>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	68db      	ldr	r3, [r3, #12]
 8004194:	623b      	str	r3, [r7, #32]
 8004196:	e014      	b.n	80041c2 <HAL_ADC_IRQHandler+0x25a>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4a03      	ldr	r2, [pc, #12]	@ (80041ac <HAL_ADC_IRQHandler+0x244>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d00a      	beq.n	80041b8 <HAL_ADC_IRQHandler+0x250>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	e008      	b.n	80041ba <HAL_ADC_IRQHandler+0x252>
 80041a8:	40022000 	.word	0x40022000
 80041ac:	40022100 	.word	0x40022100
 80041b0:	40022300 	.word	0x40022300
 80041b4:	58026300 	.word	0x58026300
 80041b8:	4b84      	ldr	r3, [pc, #528]	@ (80043cc <HAL_ADC_IRQHandler+0x464>)
 80041ba:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80041bc:	693b      	ldr	r3, [r7, #16]
 80041be:	68db      	ldr	r3, [r3, #12]
 80041c0:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d047      	beq.n	8004258 <HAL_ADC_IRQHandler+0x2f0>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 80041c8:	6a3b      	ldr	r3, [r7, #32]
 80041ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d007      	beq.n	80041e2 <HAL_ADC_IRQHandler+0x27a>
 80041d2:	68bb      	ldr	r3, [r7, #8]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d03f      	beq.n	8004258 <HAL_ADC_IRQHandler+0x2f0>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 80041d8:	6a3b      	ldr	r3, [r7, #32]
 80041da:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d13a      	bne.n	8004258 <HAL_ADC_IRQHandler+0x2f0>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041ec:	2b40      	cmp	r3, #64	@ 0x40
 80041ee:	d133      	bne.n	8004258 <HAL_ADC_IRQHandler+0x2f0>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 80041f0:	6a3b      	ldr	r3, [r7, #32]
 80041f2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d12e      	bne.n	8004258 <HAL_ADC_IRQHandler+0x2f0>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	4618      	mov	r0, r3
 8004200:	f7ff fb58 	bl	80038b4 <LL_ADC_INJ_IsConversionOngoing>
 8004204:	4603      	mov	r3, r0
 8004206:	2b00      	cmp	r3, #0
 8004208:	d11a      	bne.n	8004240 <HAL_ADC_IRQHandler+0x2d8>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	685a      	ldr	r2, [r3, #4]
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004218:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800421e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	661a      	str	r2, [r3, #96]	@ 0x60

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800422a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800422e:	2b00      	cmp	r3, #0
 8004230:	d112      	bne.n	8004258 <HAL_ADC_IRQHandler+0x2f0>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004236:	f043 0201 	orr.w	r2, r3, #1
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	661a      	str	r2, [r3, #96]	@ 0x60
 800423e:	e00b      	b.n	8004258 <HAL_ADC_IRQHandler+0x2f0>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004244:	f043 0210 	orr.w	r2, r3, #16
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	661a      	str	r2, [r3, #96]	@ 0x60

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004250:	f043 0201 	orr.w	r2, r3, #1
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	665a      	str	r2, [r3, #100]	@ 0x64
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8004258:	6878      	ldr	r0, [r7, #4]
 800425a:	f001 f909 	bl	8005470 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	2260      	movs	r2, #96	@ 0x60
 8004264:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8004266:	69fb      	ldr	r3, [r7, #28]
 8004268:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800426c:	2b00      	cmp	r3, #0
 800426e:	d011      	beq.n	8004294 <HAL_ADC_IRQHandler+0x32c>
 8004270:	69bb      	ldr	r3, [r7, #24]
 8004272:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004276:	2b00      	cmp	r3, #0
 8004278:	d00c      	beq.n	8004294 <HAL_ADC_IRQHandler+0x32c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800427e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8004286:	6878      	ldr	r0, [r7, #4]
 8004288:	f000 f8bc 	bl	8004404 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	2280      	movs	r2, #128	@ 0x80
 8004292:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8004294:	69fb      	ldr	r3, [r7, #28]
 8004296:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800429a:	2b00      	cmp	r3, #0
 800429c:	d012      	beq.n	80042c4 <HAL_ADC_IRQHandler+0x35c>
 800429e:	69bb      	ldr	r3, [r7, #24]
 80042a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d00d      	beq.n	80042c4 <HAL_ADC_IRQHandler+0x35c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042ac:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80042b4:	6878      	ldr	r0, [r7, #4]
 80042b6:	f001 f8ef 	bl	8005498 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80042c2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80042c4:	69fb      	ldr	r3, [r7, #28]
 80042c6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d012      	beq.n	80042f4 <HAL_ADC_IRQHandler+0x38c>
 80042ce:	69bb      	ldr	r3, [r7, #24]
 80042d0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d00d      	beq.n	80042f4 <HAL_ADC_IRQHandler+0x38c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042dc:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80042e4:	6878      	ldr	r0, [r7, #4]
 80042e6:	f001 f8e1 	bl	80054ac <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80042f2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80042f4:	69fb      	ldr	r3, [r7, #28]
 80042f6:	f003 0310 	and.w	r3, r3, #16
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d043      	beq.n	8004386 <HAL_ADC_IRQHandler+0x41e>
 80042fe:	69bb      	ldr	r3, [r7, #24]
 8004300:	f003 0310 	and.w	r3, r3, #16
 8004304:	2b00      	cmp	r3, #0
 8004306:	d03e      	beq.n	8004386 <HAL_ADC_IRQHandler+0x41e>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800430c:	2b00      	cmp	r3, #0
 800430e:	d102      	bne.n	8004316 <HAL_ADC_IRQHandler+0x3ae>
    {
      overrun_error = 1UL;
 8004310:	2301      	movs	r3, #1
 8004312:	627b      	str	r3, [r7, #36]	@ 0x24
 8004314:	e021      	b.n	800435a <HAL_ADC_IRQHandler+0x3f2>
    }
    else
    {
      /* Check DMA configuration */
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8004316:	697b      	ldr	r3, [r7, #20]
 8004318:	2b00      	cmp	r3, #0
 800431a:	d015      	beq.n	8004348 <HAL_ADC_IRQHandler+0x3e0>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	4a2a      	ldr	r2, [pc, #168]	@ (80043cc <HAL_ADC_IRQHandler+0x464>)
 8004322:	4293      	cmp	r3, r2
 8004324:	d004      	beq.n	8004330 <HAL_ADC_IRQHandler+0x3c8>
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	4a29      	ldr	r2, [pc, #164]	@ (80043d0 <HAL_ADC_IRQHandler+0x468>)
 800432c:	4293      	cmp	r3, r2
 800432e:	d101      	bne.n	8004334 <HAL_ADC_IRQHandler+0x3cc>
 8004330:	4b28      	ldr	r3, [pc, #160]	@ (80043d4 <HAL_ADC_IRQHandler+0x46c>)
 8004332:	e000      	b.n	8004336 <HAL_ADC_IRQHandler+0x3ce>
 8004334:	4b28      	ldr	r3, [pc, #160]	@ (80043d8 <HAL_ADC_IRQHandler+0x470>)
 8004336:	4618      	mov	r0, r3
 8004338:	f7ff f9c2 	bl	80036c0 <LL_ADC_GetMultiDMATransfer>
 800433c:	4603      	mov	r3, r0
 800433e:	2b00      	cmp	r3, #0
 8004340:	d00b      	beq.n	800435a <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 8004342:	2301      	movs	r3, #1
 8004344:	627b      	str	r3, [r7, #36]	@ 0x24
 8004346:	e008      	b.n	800435a <HAL_ADC_IRQHandler+0x3f2>
        }
      }
      else
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	68db      	ldr	r3, [r3, #12]
 800434e:	f003 0303 	and.w	r3, r3, #3
 8004352:	2b00      	cmp	r3, #0
 8004354:	d001      	beq.n	800435a <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 8004356:	2301      	movs	r3, #1
 8004358:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 800435a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800435c:	2b01      	cmp	r3, #1
 800435e:	d10e      	bne.n	800437e <HAL_ADC_IRQHandler+0x416>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004364:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004370:	f043 0202 	orr.w	r2, r3, #2
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	665a      	str	r2, [r3, #100]	@ 0x64
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8004378:	6878      	ldr	r0, [r7, #4]
 800437a:	f000 f84d 	bl	8004418 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	2210      	movs	r2, #16
 8004384:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8004386:	69fb      	ldr	r3, [r7, #28]
 8004388:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800438c:	2b00      	cmp	r3, #0
 800438e:	d018      	beq.n	80043c2 <HAL_ADC_IRQHandler+0x45a>
 8004390:	69bb      	ldr	r3, [r7, #24]
 8004392:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004396:	2b00      	cmp	r3, #0
 8004398:	d013      	beq.n	80043c2 <HAL_ADC_IRQHandler+0x45a>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800439e:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80043aa:	f043 0208 	orr.w	r2, r3, #8
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80043ba:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80043bc:	6878      	ldr	r0, [r7, #4]
 80043be:	f001 f861 	bl	8005484 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 80043c2:	bf00      	nop
 80043c4:	3728      	adds	r7, #40	@ 0x28
 80043c6:	46bd      	mov	sp, r7
 80043c8:	bd80      	pop	{r7, pc}
 80043ca:	bf00      	nop
 80043cc:	40022000 	.word	0x40022000
 80043d0:	40022100 	.word	0x40022100
 80043d4:	40022300 	.word	0x40022300
 80043d8:	58026300 	.word	0x58026300

080043dc <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80043dc:	b480      	push	{r7}
 80043de:	b083      	sub	sp, #12
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80043e4:	bf00      	nop
 80043e6:	370c      	adds	r7, #12
 80043e8:	46bd      	mov	sp, r7
 80043ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ee:	4770      	bx	lr

080043f0 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80043f0:	b480      	push	{r7}
 80043f2:	b083      	sub	sp, #12
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80043f8:	bf00      	nop
 80043fa:	370c      	adds	r7, #12
 80043fc:	46bd      	mov	sp, r7
 80043fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004402:	4770      	bx	lr

08004404 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8004404:	b480      	push	{r7}
 8004406:	b083      	sub	sp, #12
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800440c:	bf00      	nop
 800440e:	370c      	adds	r7, #12
 8004410:	46bd      	mov	sp, r7
 8004412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004416:	4770      	bx	lr

08004418 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004418:	b480      	push	{r7}
 800441a:	b083      	sub	sp, #12
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004420:	bf00      	nop
 8004422:	370c      	adds	r7, #12
 8004424:	46bd      	mov	sp, r7
 8004426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442a:	4770      	bx	lr

0800442c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800442c:	b590      	push	{r4, r7, lr}
 800442e:	b0a5      	sub	sp, #148	@ 0x94
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
 8004434:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004436:	2300      	movs	r3, #0
 8004438:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 800443c:	2300      	movs	r3, #0
 800443e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004446:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	68db      	ldr	r3, [r3, #12]
 800444c:	4aa4      	ldr	r2, [pc, #656]	@ (80046e0 <HAL_ADC_ConfigChannel+0x2b4>)
 800444e:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004456:	2b01      	cmp	r3, #1
 8004458:	d102      	bne.n	8004460 <HAL_ADC_ConfigChannel+0x34>
 800445a:	2302      	movs	r3, #2
 800445c:	f000 bca2 	b.w	8004da4 <HAL_ADC_ConfigChannel+0x978>
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2201      	movs	r2, #1
 8004464:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4618      	mov	r0, r3
 800446e:	f7ff f9f9 	bl	8003864 <LL_ADC_REG_IsConversionOngoing>
 8004472:	4603      	mov	r3, r0
 8004474:	2b00      	cmp	r3, #0
 8004476:	f040 8486 	bne.w	8004d86 <HAL_ADC_ConfigChannel+0x95a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	2b00      	cmp	r3, #0
 8004480:	db31      	blt.n	80044e6 <HAL_ADC_ConfigChannel+0xba>
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	4a97      	ldr	r2, [pc, #604]	@ (80046e4 <HAL_ADC_ConfigChannel+0x2b8>)
 8004488:	4293      	cmp	r3, r2
 800448a:	d02c      	beq.n	80044e6 <HAL_ADC_ConfigChannel+0xba>
      {
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 800448c:	683b      	ldr	r3, [r7, #0]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004494:	2b00      	cmp	r3, #0
 8004496:	d108      	bne.n	80044aa <HAL_ADC_ConfigChannel+0x7e>
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	0e9b      	lsrs	r3, r3, #26
 800449e:	f003 031f 	and.w	r3, r3, #31
 80044a2:	2201      	movs	r2, #1
 80044a4:	fa02 f303 	lsl.w	r3, r2, r3
 80044a8:	e016      	b.n	80044d8 <HAL_ADC_ConfigChannel+0xac>
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044b0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80044b2:	fa93 f3a3 	rbit	r3, r3
 80044b6:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80044b8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80044ba:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80044bc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d101      	bne.n	80044c6 <HAL_ADC_ConfigChannel+0x9a>
    return 32U;
 80044c2:	2320      	movs	r3, #32
 80044c4:	e003      	b.n	80044ce <HAL_ADC_ConfigChannel+0xa2>
  return __builtin_clz(value);
 80044c6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80044c8:	fab3 f383 	clz	r3, r3
 80044cc:	b2db      	uxtb	r3, r3
 80044ce:	f003 031f 	and.w	r3, r3, #31
 80044d2:	2201      	movs	r2, #1
 80044d4:	fa02 f303 	lsl.w	r3, r2, r3
 80044d8:	687a      	ldr	r2, [r7, #4]
 80044da:	6812      	ldr	r2, [r2, #0]
 80044dc:	69d1      	ldr	r1, [r2, #28]
 80044de:	687a      	ldr	r2, [r7, #4]
 80044e0:	6812      	ldr	r2, [r2, #0]
 80044e2:	430b      	orrs	r3, r1
 80044e4:	61d3      	str	r3, [r2, #28]
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6818      	ldr	r0, [r3, #0]
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	6859      	ldr	r1, [r3, #4]
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	461a      	mov	r2, r3
 80044f4:	f7fe ffef 	bl	80034d6 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	4618      	mov	r0, r3
 80044fe:	f7ff f9b1 	bl	8003864 <LL_ADC_REG_IsConversionOngoing>
 8004502:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	4618      	mov	r0, r3
 800450c:	f7ff f9d2 	bl	80038b4 <LL_ADC_INJ_IsConversionOngoing>
 8004510:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004514:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004518:	2b00      	cmp	r3, #0
 800451a:	f040 824a 	bne.w	80049b2 <HAL_ADC_ConfigChannel+0x586>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800451e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004522:	2b00      	cmp	r3, #0
 8004524:	f040 8245 	bne.w	80049b2 <HAL_ADC_ConfigChannel+0x586>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6818      	ldr	r0, [r3, #0]
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	6819      	ldr	r1, [r3, #0]
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	689b      	ldr	r3, [r3, #8]
 8004534:	461a      	mov	r2, r3
 8004536:	f7ff f84a 	bl	80035ce <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	4a69      	ldr	r2, [pc, #420]	@ (80046e4 <HAL_ADC_ConfigChannel+0x2b8>)
 8004540:	4293      	cmp	r3, r2
 8004542:	d10d      	bne.n	8004560 <HAL_ADC_ConfigChannel+0x134>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8004544:	683b      	ldr	r3, [r7, #0]
 8004546:	695a      	ldr	r2, [r3, #20]
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	68db      	ldr	r3, [r3, #12]
 800454e:	08db      	lsrs	r3, r3, #3
 8004550:	f003 0303 	and.w	r3, r3, #3
 8004554:	005b      	lsls	r3, r3, #1
 8004556:	fa02 f303 	lsl.w	r3, r2, r3
 800455a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800455e:	e032      	b.n	80045c6 <HAL_ADC_ConfigChannel+0x19a>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8004560:	4b61      	ldr	r3, [pc, #388]	@ (80046e8 <HAL_ADC_ConfigChannel+0x2bc>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8004568:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800456c:	d10b      	bne.n	8004586 <HAL_ADC_ConfigChannel+0x15a>
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	695a      	ldr	r2, [r3, #20]
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	68db      	ldr	r3, [r3, #12]
 8004578:	089b      	lsrs	r3, r3, #2
 800457a:	f003 0307 	and.w	r3, r3, #7
 800457e:	005b      	lsls	r3, r3, #1
 8004580:	fa02 f303 	lsl.w	r3, r2, r3
 8004584:	e01d      	b.n	80045c2 <HAL_ADC_ConfigChannel+0x196>
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	68db      	ldr	r3, [r3, #12]
 800458c:	f003 0310 	and.w	r3, r3, #16
 8004590:	2b00      	cmp	r3, #0
 8004592:	d10b      	bne.n	80045ac <HAL_ADC_ConfigChannel+0x180>
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	695a      	ldr	r2, [r3, #20]
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	68db      	ldr	r3, [r3, #12]
 800459e:	089b      	lsrs	r3, r3, #2
 80045a0:	f003 0307 	and.w	r3, r3, #7
 80045a4:	005b      	lsls	r3, r3, #1
 80045a6:	fa02 f303 	lsl.w	r3, r2, r3
 80045aa:	e00a      	b.n	80045c2 <HAL_ADC_ConfigChannel+0x196>
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	695a      	ldr	r2, [r3, #20]
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	68db      	ldr	r3, [r3, #12]
 80045b6:	089b      	lsrs	r3, r3, #2
 80045b8:	f003 0304 	and.w	r3, r3, #4
 80045bc:	005b      	lsls	r3, r3, #1
 80045be:	fa02 f303 	lsl.w	r3, r2, r3
 80045c2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	691b      	ldr	r3, [r3, #16]
 80045ca:	2b04      	cmp	r3, #4
 80045cc:	d048      	beq.n	8004660 <HAL_ADC_ConfigChannel+0x234>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6818      	ldr	r0, [r3, #0]
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	6919      	ldr	r1, [r3, #16]
 80045d6:	683b      	ldr	r3, [r7, #0]
 80045d8:	681a      	ldr	r2, [r3, #0]
 80045da:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80045de:	f7fe fe75 	bl	80032cc <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	4a3f      	ldr	r2, [pc, #252]	@ (80046e4 <HAL_ADC_ConfigChannel+0x2b8>)
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d119      	bne.n	8004620 <HAL_ADC_ConfigChannel+0x1f4>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6818      	ldr	r0, [r3, #0]
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	6919      	ldr	r1, [r3, #16]
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	69db      	ldr	r3, [r3, #28]
 80045f8:	461a      	mov	r2, r3
 80045fa:	f7fe ff0d 	bl	8003418 <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6818      	ldr	r0, [r3, #0]
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	6919      	ldr	r1, [r3, #16]
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	f893 3020 	ldrb.w	r3, [r3, #32]
 800460c:	2b01      	cmp	r3, #1
 800460e:	d102      	bne.n	8004616 <HAL_ADC_ConfigChannel+0x1ea>
 8004610:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004614:	e000      	b.n	8004618 <HAL_ADC_ConfigChannel+0x1ec>
 8004616:	2300      	movs	r3, #0
 8004618:	461a      	mov	r2, r3
 800461a:	f7fe fedb 	bl	80033d4 <LL_ADC_SetOffsetSaturation>
 800461e:	e1c8      	b.n	80049b2 <HAL_ADC_ConfigChannel+0x586>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	6818      	ldr	r0, [r3, #0]
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	6919      	ldr	r1, [r3, #16]
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800462e:	2b01      	cmp	r3, #1
 8004630:	d102      	bne.n	8004638 <HAL_ADC_ConfigChannel+0x20c>
 8004632:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8004636:	e000      	b.n	800463a <HAL_ADC_ConfigChannel+0x20e>
 8004638:	2300      	movs	r3, #0
 800463a:	461a      	mov	r2, r3
 800463c:	f7fe fea8 	bl	8003390 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	6818      	ldr	r0, [r3, #0]
 8004644:	683b      	ldr	r3, [r7, #0]
 8004646:	6919      	ldr	r1, [r3, #16]
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	7e1b      	ldrb	r3, [r3, #24]
 800464c:	2b01      	cmp	r3, #1
 800464e:	d102      	bne.n	8004656 <HAL_ADC_ConfigChannel+0x22a>
 8004650:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004654:	e000      	b.n	8004658 <HAL_ADC_ConfigChannel+0x22c>
 8004656:	2300      	movs	r3, #0
 8004658:	461a      	mov	r2, r3
 800465a:	f7fe fe7f 	bl	800335c <LL_ADC_SetDataRightShift>
 800465e:	e1a8      	b.n	80049b2 <HAL_ADC_ConfigChannel+0x586>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	4a1f      	ldr	r2, [pc, #124]	@ (80046e4 <HAL_ADC_ConfigChannel+0x2b8>)
 8004666:	4293      	cmp	r3, r2
 8004668:	f040 815b 	bne.w	8004922 <HAL_ADC_ConfigChannel+0x4f6>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	2100      	movs	r1, #0
 8004672:	4618      	mov	r0, r3
 8004674:	f7fe fe5c 	bl	8003330 <LL_ADC_GetOffsetChannel>
 8004678:	4603      	mov	r3, r0
 800467a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800467e:	2b00      	cmp	r3, #0
 8004680:	d10a      	bne.n	8004698 <HAL_ADC_ConfigChannel+0x26c>
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	2100      	movs	r1, #0
 8004688:	4618      	mov	r0, r3
 800468a:	f7fe fe51 	bl	8003330 <LL_ADC_GetOffsetChannel>
 800468e:	4603      	mov	r3, r0
 8004690:	0e9b      	lsrs	r3, r3, #26
 8004692:	f003 021f 	and.w	r2, r3, #31
 8004696:	e017      	b.n	80046c8 <HAL_ADC_ConfigChannel+0x29c>
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	2100      	movs	r1, #0
 800469e:	4618      	mov	r0, r3
 80046a0:	f7fe fe46 	bl	8003330 <LL_ADC_GetOffsetChannel>
 80046a4:	4603      	mov	r3, r0
 80046a6:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046a8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80046aa:	fa93 f3a3 	rbit	r3, r3
 80046ae:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80046b0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80046b2:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80046b4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d101      	bne.n	80046be <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 80046ba:	2320      	movs	r3, #32
 80046bc:	e003      	b.n	80046c6 <HAL_ADC_ConfigChannel+0x29a>
  return __builtin_clz(value);
 80046be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80046c0:	fab3 f383 	clz	r3, r3
 80046c4:	b2db      	uxtb	r3, r3
 80046c6:	461a      	mov	r2, r3
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d10b      	bne.n	80046ec <HAL_ADC_ConfigChannel+0x2c0>
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	0e9b      	lsrs	r3, r3, #26
 80046da:	f003 031f 	and.w	r3, r3, #31
 80046de:	e017      	b.n	8004710 <HAL_ADC_ConfigChannel+0x2e4>
 80046e0:	47ff0000 	.word	0x47ff0000
 80046e4:	58026000 	.word	0x58026000
 80046e8:	5c001000 	.word	0x5c001000
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046f2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80046f4:	fa93 f3a3 	rbit	r3, r3
 80046f8:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80046fa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80046fc:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80046fe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004700:	2b00      	cmp	r3, #0
 8004702:	d101      	bne.n	8004708 <HAL_ADC_ConfigChannel+0x2dc>
    return 32U;
 8004704:	2320      	movs	r3, #32
 8004706:	e003      	b.n	8004710 <HAL_ADC_ConfigChannel+0x2e4>
  return __builtin_clz(value);
 8004708:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800470a:	fab3 f383 	clz	r3, r3
 800470e:	b2db      	uxtb	r3, r3
 8004710:	429a      	cmp	r2, r3
 8004712:	d106      	bne.n	8004722 <HAL_ADC_ConfigChannel+0x2f6>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	2200      	movs	r2, #0
 800471a:	2100      	movs	r1, #0
 800471c:	4618      	mov	r0, r3
 800471e:	f7fe fe9d 	bl	800345c <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	2101      	movs	r1, #1
 8004728:	4618      	mov	r0, r3
 800472a:	f7fe fe01 	bl	8003330 <LL_ADC_GetOffsetChannel>
 800472e:	4603      	mov	r3, r0
 8004730:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004734:	2b00      	cmp	r3, #0
 8004736:	d10a      	bne.n	800474e <HAL_ADC_ConfigChannel+0x322>
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	2101      	movs	r1, #1
 800473e:	4618      	mov	r0, r3
 8004740:	f7fe fdf6 	bl	8003330 <LL_ADC_GetOffsetChannel>
 8004744:	4603      	mov	r3, r0
 8004746:	0e9b      	lsrs	r3, r3, #26
 8004748:	f003 021f 	and.w	r2, r3, #31
 800474c:	e017      	b.n	800477e <HAL_ADC_ConfigChannel+0x352>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	2101      	movs	r1, #1
 8004754:	4618      	mov	r0, r3
 8004756:	f7fe fdeb 	bl	8003330 <LL_ADC_GetOffsetChannel>
 800475a:	4603      	mov	r3, r0
 800475c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800475e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004760:	fa93 f3a3 	rbit	r3, r3
 8004764:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8004766:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004768:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800476a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800476c:	2b00      	cmp	r3, #0
 800476e:	d101      	bne.n	8004774 <HAL_ADC_ConfigChannel+0x348>
    return 32U;
 8004770:	2320      	movs	r3, #32
 8004772:	e003      	b.n	800477c <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 8004774:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004776:	fab3 f383 	clz	r3, r3
 800477a:	b2db      	uxtb	r3, r3
 800477c:	461a      	mov	r2, r3
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004786:	2b00      	cmp	r3, #0
 8004788:	d105      	bne.n	8004796 <HAL_ADC_ConfigChannel+0x36a>
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	0e9b      	lsrs	r3, r3, #26
 8004790:	f003 031f 	and.w	r3, r3, #31
 8004794:	e011      	b.n	80047ba <HAL_ADC_ConfigChannel+0x38e>
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800479c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800479e:	fa93 f3a3 	rbit	r3, r3
 80047a2:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80047a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80047a6:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80047a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d101      	bne.n	80047b2 <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 80047ae:	2320      	movs	r3, #32
 80047b0:	e003      	b.n	80047ba <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 80047b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80047b4:	fab3 f383 	clz	r3, r3
 80047b8:	b2db      	uxtb	r3, r3
 80047ba:	429a      	cmp	r2, r3
 80047bc:	d106      	bne.n	80047cc <HAL_ADC_ConfigChannel+0x3a0>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	2200      	movs	r2, #0
 80047c4:	2101      	movs	r1, #1
 80047c6:	4618      	mov	r0, r3
 80047c8:	f7fe fe48 	bl	800345c <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	2102      	movs	r1, #2
 80047d2:	4618      	mov	r0, r3
 80047d4:	f7fe fdac 	bl	8003330 <LL_ADC_GetOffsetChannel>
 80047d8:	4603      	mov	r3, r0
 80047da:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d10a      	bne.n	80047f8 <HAL_ADC_ConfigChannel+0x3cc>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	2102      	movs	r1, #2
 80047e8:	4618      	mov	r0, r3
 80047ea:	f7fe fda1 	bl	8003330 <LL_ADC_GetOffsetChannel>
 80047ee:	4603      	mov	r3, r0
 80047f0:	0e9b      	lsrs	r3, r3, #26
 80047f2:	f003 021f 	and.w	r2, r3, #31
 80047f6:	e017      	b.n	8004828 <HAL_ADC_ConfigChannel+0x3fc>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	2102      	movs	r1, #2
 80047fe:	4618      	mov	r0, r3
 8004800:	f7fe fd96 	bl	8003330 <LL_ADC_GetOffsetChannel>
 8004804:	4603      	mov	r3, r0
 8004806:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004808:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800480a:	fa93 f3a3 	rbit	r3, r3
 800480e:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8004810:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004812:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8004814:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004816:	2b00      	cmp	r3, #0
 8004818:	d101      	bne.n	800481e <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 800481a:	2320      	movs	r3, #32
 800481c:	e003      	b.n	8004826 <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 800481e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004820:	fab3 f383 	clz	r3, r3
 8004824:	b2db      	uxtb	r3, r3
 8004826:	461a      	mov	r2, r3
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004830:	2b00      	cmp	r3, #0
 8004832:	d105      	bne.n	8004840 <HAL_ADC_ConfigChannel+0x414>
 8004834:	683b      	ldr	r3, [r7, #0]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	0e9b      	lsrs	r3, r3, #26
 800483a:	f003 031f 	and.w	r3, r3, #31
 800483e:	e011      	b.n	8004864 <HAL_ADC_ConfigChannel+0x438>
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004846:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004848:	fa93 f3a3 	rbit	r3, r3
 800484c:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 800484e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004850:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8004852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004854:	2b00      	cmp	r3, #0
 8004856:	d101      	bne.n	800485c <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 8004858:	2320      	movs	r3, #32
 800485a:	e003      	b.n	8004864 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 800485c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800485e:	fab3 f383 	clz	r3, r3
 8004862:	b2db      	uxtb	r3, r3
 8004864:	429a      	cmp	r2, r3
 8004866:	d106      	bne.n	8004876 <HAL_ADC_ConfigChannel+0x44a>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	2200      	movs	r2, #0
 800486e:	2102      	movs	r1, #2
 8004870:	4618      	mov	r0, r3
 8004872:	f7fe fdf3 	bl	800345c <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	2103      	movs	r1, #3
 800487c:	4618      	mov	r0, r3
 800487e:	f7fe fd57 	bl	8003330 <LL_ADC_GetOffsetChannel>
 8004882:	4603      	mov	r3, r0
 8004884:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004888:	2b00      	cmp	r3, #0
 800488a:	d10a      	bne.n	80048a2 <HAL_ADC_ConfigChannel+0x476>
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	2103      	movs	r1, #3
 8004892:	4618      	mov	r0, r3
 8004894:	f7fe fd4c 	bl	8003330 <LL_ADC_GetOffsetChannel>
 8004898:	4603      	mov	r3, r0
 800489a:	0e9b      	lsrs	r3, r3, #26
 800489c:	f003 021f 	and.w	r2, r3, #31
 80048a0:	e017      	b.n	80048d2 <HAL_ADC_ConfigChannel+0x4a6>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	2103      	movs	r1, #3
 80048a8:	4618      	mov	r0, r3
 80048aa:	f7fe fd41 	bl	8003330 <LL_ADC_GetOffsetChannel>
 80048ae:	4603      	mov	r3, r0
 80048b0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048b2:	6a3b      	ldr	r3, [r7, #32]
 80048b4:	fa93 f3a3 	rbit	r3, r3
 80048b8:	61fb      	str	r3, [r7, #28]
  return result;
 80048ba:	69fb      	ldr	r3, [r7, #28]
 80048bc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80048be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d101      	bne.n	80048c8 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 80048c4:	2320      	movs	r3, #32
 80048c6:	e003      	b.n	80048d0 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 80048c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048ca:	fab3 f383 	clz	r3, r3
 80048ce:	b2db      	uxtb	r3, r3
 80048d0:	461a      	mov	r2, r3
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d105      	bne.n	80048ea <HAL_ADC_ConfigChannel+0x4be>
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	0e9b      	lsrs	r3, r3, #26
 80048e4:	f003 031f 	and.w	r3, r3, #31
 80048e8:	e011      	b.n	800490e <HAL_ADC_ConfigChannel+0x4e2>
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048f0:	697b      	ldr	r3, [r7, #20]
 80048f2:	fa93 f3a3 	rbit	r3, r3
 80048f6:	613b      	str	r3, [r7, #16]
  return result;
 80048f8:	693b      	ldr	r3, [r7, #16]
 80048fa:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80048fc:	69bb      	ldr	r3, [r7, #24]
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d101      	bne.n	8004906 <HAL_ADC_ConfigChannel+0x4da>
    return 32U;
 8004902:	2320      	movs	r3, #32
 8004904:	e003      	b.n	800490e <HAL_ADC_ConfigChannel+0x4e2>
  return __builtin_clz(value);
 8004906:	69bb      	ldr	r3, [r7, #24]
 8004908:	fab3 f383 	clz	r3, r3
 800490c:	b2db      	uxtb	r3, r3
 800490e:	429a      	cmp	r2, r3
 8004910:	d14f      	bne.n	80049b2 <HAL_ADC_ConfigChannel+0x586>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	2200      	movs	r2, #0
 8004918:	2103      	movs	r1, #3
 800491a:	4618      	mov	r0, r3
 800491c:	f7fe fd9e 	bl	800345c <LL_ADC_SetOffsetState>
 8004920:	e047      	b.n	80049b2 <HAL_ADC_ConfigChannel+0x586>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004928:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	069b      	lsls	r3, r3, #26
 8004932:	429a      	cmp	r2, r3
 8004934:	d107      	bne.n	8004946 <HAL_ADC_ConfigChannel+0x51a>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8004944:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800494c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	069b      	lsls	r3, r3, #26
 8004956:	429a      	cmp	r2, r3
 8004958:	d107      	bne.n	800496a <HAL_ADC_ConfigChannel+0x53e>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8004968:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004970:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	069b      	lsls	r3, r3, #26
 800497a:	429a      	cmp	r2, r3
 800497c:	d107      	bne.n	800498e <HAL_ADC_ConfigChannel+0x562>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800498c:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004994:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	069b      	lsls	r3, r3, #26
 800499e:	429a      	cmp	r2, r3
 80049a0:	d107      	bne.n	80049b2 <HAL_ADC_ConfigChannel+0x586>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80049b0:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	4618      	mov	r0, r3
 80049b8:	f7fe ff06 	bl	80037c8 <LL_ADC_IsEnabled>
 80049bc:	4603      	mov	r3, r0
 80049be:	2b00      	cmp	r3, #0
 80049c0:	f040 81ea 	bne.w	8004d98 <HAL_ADC_ConfigChannel+0x96c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6818      	ldr	r0, [r3, #0]
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	6819      	ldr	r1, [r3, #0]
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	68db      	ldr	r3, [r3, #12]
 80049d0:	461a      	mov	r2, r3
 80049d2:	f7fe fe27 	bl	8003624 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80049d6:	683b      	ldr	r3, [r7, #0]
 80049d8:	68db      	ldr	r3, [r3, #12]
 80049da:	4a7a      	ldr	r2, [pc, #488]	@ (8004bc4 <HAL_ADC_ConfigChannel+0x798>)
 80049dc:	4293      	cmp	r3, r2
 80049de:	f040 80e0 	bne.w	8004ba2 <HAL_ADC_ConfigChannel+0x776>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681a      	ldr	r2, [r3, #0]
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	4977      	ldr	r1, [pc, #476]	@ (8004bc8 <HAL_ADC_ConfigChannel+0x79c>)
 80049ec:	428b      	cmp	r3, r1
 80049ee:	d147      	bne.n	8004a80 <HAL_ADC_ConfigChannel+0x654>
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	4975      	ldr	r1, [pc, #468]	@ (8004bcc <HAL_ADC_ConfigChannel+0x7a0>)
 80049f6:	428b      	cmp	r3, r1
 80049f8:	d040      	beq.n	8004a7c <HAL_ADC_ConfigChannel+0x650>
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	4974      	ldr	r1, [pc, #464]	@ (8004bd0 <HAL_ADC_ConfigChannel+0x7a4>)
 8004a00:	428b      	cmp	r3, r1
 8004a02:	d039      	beq.n	8004a78 <HAL_ADC_ConfigChannel+0x64c>
 8004a04:	683b      	ldr	r3, [r7, #0]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	4972      	ldr	r1, [pc, #456]	@ (8004bd4 <HAL_ADC_ConfigChannel+0x7a8>)
 8004a0a:	428b      	cmp	r3, r1
 8004a0c:	d032      	beq.n	8004a74 <HAL_ADC_ConfigChannel+0x648>
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	4971      	ldr	r1, [pc, #452]	@ (8004bd8 <HAL_ADC_ConfigChannel+0x7ac>)
 8004a14:	428b      	cmp	r3, r1
 8004a16:	d02b      	beq.n	8004a70 <HAL_ADC_ConfigChannel+0x644>
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	496f      	ldr	r1, [pc, #444]	@ (8004bdc <HAL_ADC_ConfigChannel+0x7b0>)
 8004a1e:	428b      	cmp	r3, r1
 8004a20:	d024      	beq.n	8004a6c <HAL_ADC_ConfigChannel+0x640>
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	496e      	ldr	r1, [pc, #440]	@ (8004be0 <HAL_ADC_ConfigChannel+0x7b4>)
 8004a28:	428b      	cmp	r3, r1
 8004a2a:	d01d      	beq.n	8004a68 <HAL_ADC_ConfigChannel+0x63c>
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	496c      	ldr	r1, [pc, #432]	@ (8004be4 <HAL_ADC_ConfigChannel+0x7b8>)
 8004a32:	428b      	cmp	r3, r1
 8004a34:	d016      	beq.n	8004a64 <HAL_ADC_ConfigChannel+0x638>
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	496b      	ldr	r1, [pc, #428]	@ (8004be8 <HAL_ADC_ConfigChannel+0x7bc>)
 8004a3c:	428b      	cmp	r3, r1
 8004a3e:	d00f      	beq.n	8004a60 <HAL_ADC_ConfigChannel+0x634>
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	4969      	ldr	r1, [pc, #420]	@ (8004bec <HAL_ADC_ConfigChannel+0x7c0>)
 8004a46:	428b      	cmp	r3, r1
 8004a48:	d008      	beq.n	8004a5c <HAL_ADC_ConfigChannel+0x630>
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	4968      	ldr	r1, [pc, #416]	@ (8004bf0 <HAL_ADC_ConfigChannel+0x7c4>)
 8004a50:	428b      	cmp	r3, r1
 8004a52:	d101      	bne.n	8004a58 <HAL_ADC_ConfigChannel+0x62c>
 8004a54:	4b67      	ldr	r3, [pc, #412]	@ (8004bf4 <HAL_ADC_ConfigChannel+0x7c8>)
 8004a56:	e0a0      	b.n	8004b9a <HAL_ADC_ConfigChannel+0x76e>
 8004a58:	2300      	movs	r3, #0
 8004a5a:	e09e      	b.n	8004b9a <HAL_ADC_ConfigChannel+0x76e>
 8004a5c:	4b66      	ldr	r3, [pc, #408]	@ (8004bf8 <HAL_ADC_ConfigChannel+0x7cc>)
 8004a5e:	e09c      	b.n	8004b9a <HAL_ADC_ConfigChannel+0x76e>
 8004a60:	4b66      	ldr	r3, [pc, #408]	@ (8004bfc <HAL_ADC_ConfigChannel+0x7d0>)
 8004a62:	e09a      	b.n	8004b9a <HAL_ADC_ConfigChannel+0x76e>
 8004a64:	4b60      	ldr	r3, [pc, #384]	@ (8004be8 <HAL_ADC_ConfigChannel+0x7bc>)
 8004a66:	e098      	b.n	8004b9a <HAL_ADC_ConfigChannel+0x76e>
 8004a68:	4b5e      	ldr	r3, [pc, #376]	@ (8004be4 <HAL_ADC_ConfigChannel+0x7b8>)
 8004a6a:	e096      	b.n	8004b9a <HAL_ADC_ConfigChannel+0x76e>
 8004a6c:	4b64      	ldr	r3, [pc, #400]	@ (8004c00 <HAL_ADC_ConfigChannel+0x7d4>)
 8004a6e:	e094      	b.n	8004b9a <HAL_ADC_ConfigChannel+0x76e>
 8004a70:	4b64      	ldr	r3, [pc, #400]	@ (8004c04 <HAL_ADC_ConfigChannel+0x7d8>)
 8004a72:	e092      	b.n	8004b9a <HAL_ADC_ConfigChannel+0x76e>
 8004a74:	4b64      	ldr	r3, [pc, #400]	@ (8004c08 <HAL_ADC_ConfigChannel+0x7dc>)
 8004a76:	e090      	b.n	8004b9a <HAL_ADC_ConfigChannel+0x76e>
 8004a78:	4b64      	ldr	r3, [pc, #400]	@ (8004c0c <HAL_ADC_ConfigChannel+0x7e0>)
 8004a7a:	e08e      	b.n	8004b9a <HAL_ADC_ConfigChannel+0x76e>
 8004a7c:	2301      	movs	r3, #1
 8004a7e:	e08c      	b.n	8004b9a <HAL_ADC_ConfigChannel+0x76e>
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	4962      	ldr	r1, [pc, #392]	@ (8004c10 <HAL_ADC_ConfigChannel+0x7e4>)
 8004a86:	428b      	cmp	r3, r1
 8004a88:	d140      	bne.n	8004b0c <HAL_ADC_ConfigChannel+0x6e0>
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	494f      	ldr	r1, [pc, #316]	@ (8004bcc <HAL_ADC_ConfigChannel+0x7a0>)
 8004a90:	428b      	cmp	r3, r1
 8004a92:	d039      	beq.n	8004b08 <HAL_ADC_ConfigChannel+0x6dc>
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	494d      	ldr	r1, [pc, #308]	@ (8004bd0 <HAL_ADC_ConfigChannel+0x7a4>)
 8004a9a:	428b      	cmp	r3, r1
 8004a9c:	d032      	beq.n	8004b04 <HAL_ADC_ConfigChannel+0x6d8>
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	494c      	ldr	r1, [pc, #304]	@ (8004bd4 <HAL_ADC_ConfigChannel+0x7a8>)
 8004aa4:	428b      	cmp	r3, r1
 8004aa6:	d02b      	beq.n	8004b00 <HAL_ADC_ConfigChannel+0x6d4>
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	494a      	ldr	r1, [pc, #296]	@ (8004bd8 <HAL_ADC_ConfigChannel+0x7ac>)
 8004aae:	428b      	cmp	r3, r1
 8004ab0:	d024      	beq.n	8004afc <HAL_ADC_ConfigChannel+0x6d0>
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	4949      	ldr	r1, [pc, #292]	@ (8004bdc <HAL_ADC_ConfigChannel+0x7b0>)
 8004ab8:	428b      	cmp	r3, r1
 8004aba:	d01d      	beq.n	8004af8 <HAL_ADC_ConfigChannel+0x6cc>
 8004abc:	683b      	ldr	r3, [r7, #0]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	4947      	ldr	r1, [pc, #284]	@ (8004be0 <HAL_ADC_ConfigChannel+0x7b4>)
 8004ac2:	428b      	cmp	r3, r1
 8004ac4:	d016      	beq.n	8004af4 <HAL_ADC_ConfigChannel+0x6c8>
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	4946      	ldr	r1, [pc, #280]	@ (8004be4 <HAL_ADC_ConfigChannel+0x7b8>)
 8004acc:	428b      	cmp	r3, r1
 8004ace:	d00f      	beq.n	8004af0 <HAL_ADC_ConfigChannel+0x6c4>
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4944      	ldr	r1, [pc, #272]	@ (8004be8 <HAL_ADC_ConfigChannel+0x7bc>)
 8004ad6:	428b      	cmp	r3, r1
 8004ad8:	d008      	beq.n	8004aec <HAL_ADC_ConfigChannel+0x6c0>
 8004ada:	683b      	ldr	r3, [r7, #0]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4944      	ldr	r1, [pc, #272]	@ (8004bf0 <HAL_ADC_ConfigChannel+0x7c4>)
 8004ae0:	428b      	cmp	r3, r1
 8004ae2:	d101      	bne.n	8004ae8 <HAL_ADC_ConfigChannel+0x6bc>
 8004ae4:	4b43      	ldr	r3, [pc, #268]	@ (8004bf4 <HAL_ADC_ConfigChannel+0x7c8>)
 8004ae6:	e058      	b.n	8004b9a <HAL_ADC_ConfigChannel+0x76e>
 8004ae8:	2300      	movs	r3, #0
 8004aea:	e056      	b.n	8004b9a <HAL_ADC_ConfigChannel+0x76e>
 8004aec:	4b43      	ldr	r3, [pc, #268]	@ (8004bfc <HAL_ADC_ConfigChannel+0x7d0>)
 8004aee:	e054      	b.n	8004b9a <HAL_ADC_ConfigChannel+0x76e>
 8004af0:	4b3d      	ldr	r3, [pc, #244]	@ (8004be8 <HAL_ADC_ConfigChannel+0x7bc>)
 8004af2:	e052      	b.n	8004b9a <HAL_ADC_ConfigChannel+0x76e>
 8004af4:	4b3b      	ldr	r3, [pc, #236]	@ (8004be4 <HAL_ADC_ConfigChannel+0x7b8>)
 8004af6:	e050      	b.n	8004b9a <HAL_ADC_ConfigChannel+0x76e>
 8004af8:	4b41      	ldr	r3, [pc, #260]	@ (8004c00 <HAL_ADC_ConfigChannel+0x7d4>)
 8004afa:	e04e      	b.n	8004b9a <HAL_ADC_ConfigChannel+0x76e>
 8004afc:	4b41      	ldr	r3, [pc, #260]	@ (8004c04 <HAL_ADC_ConfigChannel+0x7d8>)
 8004afe:	e04c      	b.n	8004b9a <HAL_ADC_ConfigChannel+0x76e>
 8004b00:	4b41      	ldr	r3, [pc, #260]	@ (8004c08 <HAL_ADC_ConfigChannel+0x7dc>)
 8004b02:	e04a      	b.n	8004b9a <HAL_ADC_ConfigChannel+0x76e>
 8004b04:	4b41      	ldr	r3, [pc, #260]	@ (8004c0c <HAL_ADC_ConfigChannel+0x7e0>)
 8004b06:	e048      	b.n	8004b9a <HAL_ADC_ConfigChannel+0x76e>
 8004b08:	2301      	movs	r3, #1
 8004b0a:	e046      	b.n	8004b9a <HAL_ADC_ConfigChannel+0x76e>
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4940      	ldr	r1, [pc, #256]	@ (8004c14 <HAL_ADC_ConfigChannel+0x7e8>)
 8004b12:	428b      	cmp	r3, r1
 8004b14:	d140      	bne.n	8004b98 <HAL_ADC_ConfigChannel+0x76c>
 8004b16:	683b      	ldr	r3, [r7, #0]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	492c      	ldr	r1, [pc, #176]	@ (8004bcc <HAL_ADC_ConfigChannel+0x7a0>)
 8004b1c:	428b      	cmp	r3, r1
 8004b1e:	d039      	beq.n	8004b94 <HAL_ADC_ConfigChannel+0x768>
 8004b20:	683b      	ldr	r3, [r7, #0]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	492a      	ldr	r1, [pc, #168]	@ (8004bd0 <HAL_ADC_ConfigChannel+0x7a4>)
 8004b26:	428b      	cmp	r3, r1
 8004b28:	d032      	beq.n	8004b90 <HAL_ADC_ConfigChannel+0x764>
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	4929      	ldr	r1, [pc, #164]	@ (8004bd4 <HAL_ADC_ConfigChannel+0x7a8>)
 8004b30:	428b      	cmp	r3, r1
 8004b32:	d02b      	beq.n	8004b8c <HAL_ADC_ConfigChannel+0x760>
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	4927      	ldr	r1, [pc, #156]	@ (8004bd8 <HAL_ADC_ConfigChannel+0x7ac>)
 8004b3a:	428b      	cmp	r3, r1
 8004b3c:	d024      	beq.n	8004b88 <HAL_ADC_ConfigChannel+0x75c>
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	4926      	ldr	r1, [pc, #152]	@ (8004bdc <HAL_ADC_ConfigChannel+0x7b0>)
 8004b44:	428b      	cmp	r3, r1
 8004b46:	d01d      	beq.n	8004b84 <HAL_ADC_ConfigChannel+0x758>
 8004b48:	683b      	ldr	r3, [r7, #0]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	4924      	ldr	r1, [pc, #144]	@ (8004be0 <HAL_ADC_ConfigChannel+0x7b4>)
 8004b4e:	428b      	cmp	r3, r1
 8004b50:	d016      	beq.n	8004b80 <HAL_ADC_ConfigChannel+0x754>
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	4923      	ldr	r1, [pc, #140]	@ (8004be4 <HAL_ADC_ConfigChannel+0x7b8>)
 8004b58:	428b      	cmp	r3, r1
 8004b5a:	d00f      	beq.n	8004b7c <HAL_ADC_ConfigChannel+0x750>
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	4926      	ldr	r1, [pc, #152]	@ (8004bfc <HAL_ADC_ConfigChannel+0x7d0>)
 8004b62:	428b      	cmp	r3, r1
 8004b64:	d008      	beq.n	8004b78 <HAL_ADC_ConfigChannel+0x74c>
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	492b      	ldr	r1, [pc, #172]	@ (8004c18 <HAL_ADC_ConfigChannel+0x7ec>)
 8004b6c:	428b      	cmp	r3, r1
 8004b6e:	d101      	bne.n	8004b74 <HAL_ADC_ConfigChannel+0x748>
 8004b70:	4b2a      	ldr	r3, [pc, #168]	@ (8004c1c <HAL_ADC_ConfigChannel+0x7f0>)
 8004b72:	e012      	b.n	8004b9a <HAL_ADC_ConfigChannel+0x76e>
 8004b74:	2300      	movs	r3, #0
 8004b76:	e010      	b.n	8004b9a <HAL_ADC_ConfigChannel+0x76e>
 8004b78:	4b27      	ldr	r3, [pc, #156]	@ (8004c18 <HAL_ADC_ConfigChannel+0x7ec>)
 8004b7a:	e00e      	b.n	8004b9a <HAL_ADC_ConfigChannel+0x76e>
 8004b7c:	4b1a      	ldr	r3, [pc, #104]	@ (8004be8 <HAL_ADC_ConfigChannel+0x7bc>)
 8004b7e:	e00c      	b.n	8004b9a <HAL_ADC_ConfigChannel+0x76e>
 8004b80:	4b18      	ldr	r3, [pc, #96]	@ (8004be4 <HAL_ADC_ConfigChannel+0x7b8>)
 8004b82:	e00a      	b.n	8004b9a <HAL_ADC_ConfigChannel+0x76e>
 8004b84:	4b1e      	ldr	r3, [pc, #120]	@ (8004c00 <HAL_ADC_ConfigChannel+0x7d4>)
 8004b86:	e008      	b.n	8004b9a <HAL_ADC_ConfigChannel+0x76e>
 8004b88:	4b1e      	ldr	r3, [pc, #120]	@ (8004c04 <HAL_ADC_ConfigChannel+0x7d8>)
 8004b8a:	e006      	b.n	8004b9a <HAL_ADC_ConfigChannel+0x76e>
 8004b8c:	4b1e      	ldr	r3, [pc, #120]	@ (8004c08 <HAL_ADC_ConfigChannel+0x7dc>)
 8004b8e:	e004      	b.n	8004b9a <HAL_ADC_ConfigChannel+0x76e>
 8004b90:	4b1e      	ldr	r3, [pc, #120]	@ (8004c0c <HAL_ADC_ConfigChannel+0x7e0>)
 8004b92:	e002      	b.n	8004b9a <HAL_ADC_ConfigChannel+0x76e>
 8004b94:	2301      	movs	r3, #1
 8004b96:	e000      	b.n	8004b9a <HAL_ADC_ConfigChannel+0x76e>
 8004b98:	2300      	movs	r3, #0
 8004b9a:	4619      	mov	r1, r3
 8004b9c:	4610      	mov	r0, r2
 8004b9e:	f7fe fb5b 	bl	8003258 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	f280 80f6 	bge.w	8004d98 <HAL_ADC_ConfigChannel+0x96c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	4a05      	ldr	r2, [pc, #20]	@ (8004bc8 <HAL_ADC_ConfigChannel+0x79c>)
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	d004      	beq.n	8004bc0 <HAL_ADC_ConfigChannel+0x794>
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	4a15      	ldr	r2, [pc, #84]	@ (8004c10 <HAL_ADC_ConfigChannel+0x7e4>)
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	d131      	bne.n	8004c24 <HAL_ADC_ConfigChannel+0x7f8>
 8004bc0:	4b17      	ldr	r3, [pc, #92]	@ (8004c20 <HAL_ADC_ConfigChannel+0x7f4>)
 8004bc2:	e030      	b.n	8004c26 <HAL_ADC_ConfigChannel+0x7fa>
 8004bc4:	47ff0000 	.word	0x47ff0000
 8004bc8:	40022000 	.word	0x40022000
 8004bcc:	04300002 	.word	0x04300002
 8004bd0:	08600004 	.word	0x08600004
 8004bd4:	0c900008 	.word	0x0c900008
 8004bd8:	10c00010 	.word	0x10c00010
 8004bdc:	14f00020 	.word	0x14f00020
 8004be0:	2a000400 	.word	0x2a000400
 8004be4:	2e300800 	.word	0x2e300800
 8004be8:	32601000 	.word	0x32601000
 8004bec:	43210000 	.word	0x43210000
 8004bf0:	4b840000 	.word	0x4b840000
 8004bf4:	4fb80000 	.word	0x4fb80000
 8004bf8:	47520000 	.word	0x47520000
 8004bfc:	36902000 	.word	0x36902000
 8004c00:	25b00200 	.word	0x25b00200
 8004c04:	21800100 	.word	0x21800100
 8004c08:	1d500080 	.word	0x1d500080
 8004c0c:	19200040 	.word	0x19200040
 8004c10:	40022100 	.word	0x40022100
 8004c14:	58026000 	.word	0x58026000
 8004c18:	3ac04000 	.word	0x3ac04000
 8004c1c:	3ef08000 	.word	0x3ef08000
 8004c20:	40022300 	.word	0x40022300
 8004c24:	4b61      	ldr	r3, [pc, #388]	@ (8004dac <HAL_ADC_ConfigChannel+0x980>)
 8004c26:	4618      	mov	r0, r3
 8004c28:	f7fe fb08 	bl	800323c <LL_ADC_GetCommonPathInternalCh>
 8004c2c:	67f8      	str	r0, [r7, #124]	@ 0x7c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	4a5f      	ldr	r2, [pc, #380]	@ (8004db0 <HAL_ADC_ConfigChannel+0x984>)
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d004      	beq.n	8004c42 <HAL_ADC_ConfigChannel+0x816>
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	4a5d      	ldr	r2, [pc, #372]	@ (8004db4 <HAL_ADC_ConfigChannel+0x988>)
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	d10e      	bne.n	8004c60 <HAL_ADC_ConfigChannel+0x834>
 8004c42:	485b      	ldr	r0, [pc, #364]	@ (8004db0 <HAL_ADC_ConfigChannel+0x984>)
 8004c44:	f7fe fdc0 	bl	80037c8 <LL_ADC_IsEnabled>
 8004c48:	4604      	mov	r4, r0
 8004c4a:	485a      	ldr	r0, [pc, #360]	@ (8004db4 <HAL_ADC_ConfigChannel+0x988>)
 8004c4c:	f7fe fdbc 	bl	80037c8 <LL_ADC_IsEnabled>
 8004c50:	4603      	mov	r3, r0
 8004c52:	4323      	orrs	r3, r4
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	bf0c      	ite	eq
 8004c58:	2301      	moveq	r3, #1
 8004c5a:	2300      	movne	r3, #0
 8004c5c:	b2db      	uxtb	r3, r3
 8004c5e:	e008      	b.n	8004c72 <HAL_ADC_ConfigChannel+0x846>
 8004c60:	4855      	ldr	r0, [pc, #340]	@ (8004db8 <HAL_ADC_ConfigChannel+0x98c>)
 8004c62:	f7fe fdb1 	bl	80037c8 <LL_ADC_IsEnabled>
 8004c66:	4603      	mov	r3, r0
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	bf0c      	ite	eq
 8004c6c:	2301      	moveq	r3, #1
 8004c6e:	2300      	movne	r3, #0
 8004c70:	b2db      	uxtb	r3, r3
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d07d      	beq.n	8004d72 <HAL_ADC_ConfigChannel+0x946>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	4a50      	ldr	r2, [pc, #320]	@ (8004dbc <HAL_ADC_ConfigChannel+0x990>)
 8004c7c:	4293      	cmp	r3, r2
 8004c7e:	d130      	bne.n	8004ce2 <HAL_ADC_ConfigChannel+0x8b6>
 8004c80:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004c82:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d12b      	bne.n	8004ce2 <HAL_ADC_ConfigChannel+0x8b6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	4a4a      	ldr	r2, [pc, #296]	@ (8004db8 <HAL_ADC_ConfigChannel+0x98c>)
 8004c90:	4293      	cmp	r3, r2
 8004c92:	f040 8081 	bne.w	8004d98 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	4a45      	ldr	r2, [pc, #276]	@ (8004db0 <HAL_ADC_ConfigChannel+0x984>)
 8004c9c:	4293      	cmp	r3, r2
 8004c9e:	d004      	beq.n	8004caa <HAL_ADC_ConfigChannel+0x87e>
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	4a43      	ldr	r2, [pc, #268]	@ (8004db4 <HAL_ADC_ConfigChannel+0x988>)
 8004ca6:	4293      	cmp	r3, r2
 8004ca8:	d101      	bne.n	8004cae <HAL_ADC_ConfigChannel+0x882>
 8004caa:	4a45      	ldr	r2, [pc, #276]	@ (8004dc0 <HAL_ADC_ConfigChannel+0x994>)
 8004cac:	e000      	b.n	8004cb0 <HAL_ADC_ConfigChannel+0x884>
 8004cae:	4a3f      	ldr	r2, [pc, #252]	@ (8004dac <HAL_ADC_ConfigChannel+0x980>)
 8004cb0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004cb2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004cb6:	4619      	mov	r1, r3
 8004cb8:	4610      	mov	r0, r2
 8004cba:	f7fe faac 	bl	8003216 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004cbe:	4b41      	ldr	r3, [pc, #260]	@ (8004dc4 <HAL_ADC_ConfigChannel+0x998>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	099b      	lsrs	r3, r3, #6
 8004cc4:	4a40      	ldr	r2, [pc, #256]	@ (8004dc8 <HAL_ADC_ConfigChannel+0x99c>)
 8004cc6:	fba2 2303 	umull	r2, r3, r2, r3
 8004cca:	099b      	lsrs	r3, r3, #6
 8004ccc:	3301      	adds	r3, #1
 8004cce:	005b      	lsls	r3, r3, #1
 8004cd0:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8004cd2:	e002      	b.n	8004cda <HAL_ADC_ConfigChannel+0x8ae>
              {
                wait_loop_index--;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	3b01      	subs	r3, #1
 8004cd8:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d1f9      	bne.n	8004cd4 <HAL_ADC_ConfigChannel+0x8a8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004ce0:	e05a      	b.n	8004d98 <HAL_ADC_ConfigChannel+0x96c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	4a39      	ldr	r2, [pc, #228]	@ (8004dcc <HAL_ADC_ConfigChannel+0x9a0>)
 8004ce8:	4293      	cmp	r3, r2
 8004cea:	d11e      	bne.n	8004d2a <HAL_ADC_ConfigChannel+0x8fe>
 8004cec:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004cee:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d119      	bne.n	8004d2a <HAL_ADC_ConfigChannel+0x8fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	4a2f      	ldr	r2, [pc, #188]	@ (8004db8 <HAL_ADC_ConfigChannel+0x98c>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d14b      	bne.n	8004d98 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	4a2a      	ldr	r2, [pc, #168]	@ (8004db0 <HAL_ADC_ConfigChannel+0x984>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d004      	beq.n	8004d14 <HAL_ADC_ConfigChannel+0x8e8>
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	4a29      	ldr	r2, [pc, #164]	@ (8004db4 <HAL_ADC_ConfigChannel+0x988>)
 8004d10:	4293      	cmp	r3, r2
 8004d12:	d101      	bne.n	8004d18 <HAL_ADC_ConfigChannel+0x8ec>
 8004d14:	4a2a      	ldr	r2, [pc, #168]	@ (8004dc0 <HAL_ADC_ConfigChannel+0x994>)
 8004d16:	e000      	b.n	8004d1a <HAL_ADC_ConfigChannel+0x8ee>
 8004d18:	4a24      	ldr	r2, [pc, #144]	@ (8004dac <HAL_ADC_ConfigChannel+0x980>)
 8004d1a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004d1c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004d20:	4619      	mov	r1, r3
 8004d22:	4610      	mov	r0, r2
 8004d24:	f7fe fa77 	bl	8003216 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004d28:	e036      	b.n	8004d98 <HAL_ADC_ConfigChannel+0x96c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004d2a:	683b      	ldr	r3, [r7, #0]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	4a28      	ldr	r2, [pc, #160]	@ (8004dd0 <HAL_ADC_ConfigChannel+0x9a4>)
 8004d30:	4293      	cmp	r3, r2
 8004d32:	d131      	bne.n	8004d98 <HAL_ADC_ConfigChannel+0x96c>
 8004d34:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004d36:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d12c      	bne.n	8004d98 <HAL_ADC_ConfigChannel+0x96c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	4a1d      	ldr	r2, [pc, #116]	@ (8004db8 <HAL_ADC_ConfigChannel+0x98c>)
 8004d44:	4293      	cmp	r3, r2
 8004d46:	d127      	bne.n	8004d98 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	4a18      	ldr	r2, [pc, #96]	@ (8004db0 <HAL_ADC_ConfigChannel+0x984>)
 8004d4e:	4293      	cmp	r3, r2
 8004d50:	d004      	beq.n	8004d5c <HAL_ADC_ConfigChannel+0x930>
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	4a17      	ldr	r2, [pc, #92]	@ (8004db4 <HAL_ADC_ConfigChannel+0x988>)
 8004d58:	4293      	cmp	r3, r2
 8004d5a:	d101      	bne.n	8004d60 <HAL_ADC_ConfigChannel+0x934>
 8004d5c:	4a18      	ldr	r2, [pc, #96]	@ (8004dc0 <HAL_ADC_ConfigChannel+0x994>)
 8004d5e:	e000      	b.n	8004d62 <HAL_ADC_ConfigChannel+0x936>
 8004d60:	4a12      	ldr	r2, [pc, #72]	@ (8004dac <HAL_ADC_ConfigChannel+0x980>)
 8004d62:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004d64:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004d68:	4619      	mov	r1, r3
 8004d6a:	4610      	mov	r0, r2
 8004d6c:	f7fe fa53 	bl	8003216 <LL_ADC_SetCommonPathInternalCh>
 8004d70:	e012      	b.n	8004d98 <HAL_ADC_ConfigChannel+0x96c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d76:	f043 0220 	orr.w	r2, r3, #32
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	661a      	str	r2, [r3, #96]	@ 0x60

          tmp_hal_status = HAL_ERROR;
 8004d7e:	2301      	movs	r3, #1
 8004d80:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 8004d84:	e008      	b.n	8004d98 <HAL_ADC_ConfigChannel+0x96c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d8a:	f043 0220 	orr.w	r2, r3, #32
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8004d92:	2301      	movs	r3, #1
 8004d94:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8004da0:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 8004da4:	4618      	mov	r0, r3
 8004da6:	3794      	adds	r7, #148	@ 0x94
 8004da8:	46bd      	mov	sp, r7
 8004daa:	bd90      	pop	{r4, r7, pc}
 8004dac:	58026300 	.word	0x58026300
 8004db0:	40022000 	.word	0x40022000
 8004db4:	40022100 	.word	0x40022100
 8004db8:	58026000 	.word	0x58026000
 8004dbc:	c7520000 	.word	0xc7520000
 8004dc0:	40022300 	.word	0x40022300
 8004dc4:	24000000 	.word	0x24000000
 8004dc8:	053e2d63 	.word	0x053e2d63
 8004dcc:	c3210000 	.word	0xc3210000
 8004dd0:	cb840000 	.word	0xcb840000

08004dd4 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8004dd4:	b580      	push	{r7, lr}
 8004dd6:	b088      	sub	sp, #32
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
 8004ddc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8004dde:	2300      	movs	r3, #0
 8004de0:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	4618      	mov	r0, r3
 8004dec:	f7fe fd3a 	bl	8003864 <LL_ADC_REG_IsConversionOngoing>
 8004df0:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	4618      	mov	r0, r3
 8004df8:	f7fe fd5c 	bl	80038b4 <LL_ADC_INJ_IsConversionOngoing>
 8004dfc:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8004dfe:	693b      	ldr	r3, [r7, #16]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d103      	bne.n	8004e0c <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	f000 8098 	beq.w	8004f3c <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	68db      	ldr	r3, [r3, #12]
 8004e12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d02a      	beq.n	8004e70 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	7e5b      	ldrb	r3, [r3, #25]
 8004e1e:	2b01      	cmp	r3, #1
 8004e20:	d126      	bne.n	8004e70 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	7e1b      	ldrb	r3, [r3, #24]
 8004e26:	2b01      	cmp	r3, #1
 8004e28:	d122      	bne.n	8004e70 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8004e2e:	e014      	b.n	8004e5a <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8004e30:	69fb      	ldr	r3, [r7, #28]
 8004e32:	4a45      	ldr	r2, [pc, #276]	@ (8004f48 <ADC_ConversionStop+0x174>)
 8004e34:	4293      	cmp	r3, r2
 8004e36:	d90d      	bls.n	8004e54 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e3c:	f043 0210 	orr.w	r2, r3, #16
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	661a      	str	r2, [r3, #96]	@ 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004e48:	f043 0201 	orr.w	r2, r3, #1
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	665a      	str	r2, [r3, #100]	@ 0x64

          return HAL_ERROR;
 8004e50:	2301      	movs	r3, #1
 8004e52:	e074      	b.n	8004f3e <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8004e54:	69fb      	ldr	r3, [r7, #28]
 8004e56:	3301      	adds	r3, #1
 8004e58:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e64:	2b40      	cmp	r3, #64	@ 0x40
 8004e66:	d1e3      	bne.n	8004e30 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	2240      	movs	r2, #64	@ 0x40
 8004e6e:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8004e70:	69bb      	ldr	r3, [r7, #24]
 8004e72:	2b02      	cmp	r3, #2
 8004e74:	d014      	beq.n	8004ea0 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	f7fe fcf2 	bl	8003864 <LL_ADC_REG_IsConversionOngoing>
 8004e80:	4603      	mov	r3, r0
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d00c      	beq.n	8004ea0 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	f7fe fcaf 	bl	80037ee <LL_ADC_IsDisableOngoing>
 8004e90:	4603      	mov	r3, r0
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d104      	bne.n	8004ea0 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	f7fe fcce 	bl	800383c <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8004ea0:	69bb      	ldr	r3, [r7, #24]
 8004ea2:	2b01      	cmp	r3, #1
 8004ea4:	d014      	beq.n	8004ed0 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	4618      	mov	r0, r3
 8004eac:	f7fe fd02 	bl	80038b4 <LL_ADC_INJ_IsConversionOngoing>
 8004eb0:	4603      	mov	r3, r0
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d00c      	beq.n	8004ed0 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	4618      	mov	r0, r3
 8004ebc:	f7fe fc97 	bl	80037ee <LL_ADC_IsDisableOngoing>
 8004ec0:	4603      	mov	r3, r0
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d104      	bne.n	8004ed0 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	4618      	mov	r0, r3
 8004ecc:	f7fe fcde 	bl	800388c <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8004ed0:	69bb      	ldr	r3, [r7, #24]
 8004ed2:	2b02      	cmp	r3, #2
 8004ed4:	d005      	beq.n	8004ee2 <ADC_ConversionStop+0x10e>
 8004ed6:	69bb      	ldr	r3, [r7, #24]
 8004ed8:	2b03      	cmp	r3, #3
 8004eda:	d105      	bne.n	8004ee8 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8004edc:	230c      	movs	r3, #12
 8004ede:	617b      	str	r3, [r7, #20]
        break;
 8004ee0:	e005      	b.n	8004eee <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8004ee2:	2308      	movs	r3, #8
 8004ee4:	617b      	str	r3, [r7, #20]
        break;
 8004ee6:	e002      	b.n	8004eee <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8004ee8:	2304      	movs	r3, #4
 8004eea:	617b      	str	r3, [r7, #20]
        break;
 8004eec:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8004eee:	f7fe f94f 	bl	8003190 <HAL_GetTick>
 8004ef2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8004ef4:	e01b      	b.n	8004f2e <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8004ef6:	f7fe f94b 	bl	8003190 <HAL_GetTick>
 8004efa:	4602      	mov	r2, r0
 8004efc:	68bb      	ldr	r3, [r7, #8]
 8004efe:	1ad3      	subs	r3, r2, r3
 8004f00:	2b05      	cmp	r3, #5
 8004f02:	d914      	bls.n	8004f2e <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	689a      	ldr	r2, [r3, #8]
 8004f0a:	697b      	ldr	r3, [r7, #20]
 8004f0c:	4013      	ands	r3, r2
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d00d      	beq.n	8004f2e <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f16:	f043 0210 	orr.w	r2, r3, #16
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	661a      	str	r2, [r3, #96]	@ 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004f22:	f043 0201 	orr.w	r2, r3, #1
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	665a      	str	r2, [r3, #100]	@ 0x64

          return HAL_ERROR;
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	e007      	b.n	8004f3e <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	689a      	ldr	r2, [r3, #8]
 8004f34:	697b      	ldr	r3, [r7, #20]
 8004f36:	4013      	ands	r3, r2
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d1dc      	bne.n	8004ef6 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8004f3c:	2300      	movs	r3, #0
}
 8004f3e:	4618      	mov	r0, r3
 8004f40:	3720      	adds	r7, #32
 8004f42:	46bd      	mov	sp, r7
 8004f44:	bd80      	pop	{r7, pc}
 8004f46:	bf00      	nop
 8004f48:	000cdbff 	.word	0x000cdbff

08004f4c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b084      	sub	sp, #16
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	4618      	mov	r0, r3
 8004f5a:	f7fe fc35 	bl	80037c8 <LL_ADC_IsEnabled>
 8004f5e:	4603      	mov	r3, r0
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d16e      	bne.n	8005042 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	689a      	ldr	r2, [r3, #8]
 8004f6a:	4b38      	ldr	r3, [pc, #224]	@ (800504c <ADC_Enable+0x100>)
 8004f6c:	4013      	ands	r3, r2
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d00d      	beq.n	8004f8e <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f76:	f043 0210 	orr.w	r2, r3, #16
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004f82:	f043 0201 	orr.w	r2, r3, #1
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	665a      	str	r2, [r3, #100]	@ 0x64

      return HAL_ERROR;
 8004f8a:	2301      	movs	r3, #1
 8004f8c:	e05a      	b.n	8005044 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	4618      	mov	r0, r3
 8004f94:	f7fe fbf0 	bl	8003778 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004f98:	f7fe f8fa 	bl	8003190 <HAL_GetTick>
 8004f9c:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	4a2b      	ldr	r2, [pc, #172]	@ (8005050 <ADC_Enable+0x104>)
 8004fa4:	4293      	cmp	r3, r2
 8004fa6:	d004      	beq.n	8004fb2 <ADC_Enable+0x66>
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	4a29      	ldr	r2, [pc, #164]	@ (8005054 <ADC_Enable+0x108>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d101      	bne.n	8004fb6 <ADC_Enable+0x6a>
 8004fb2:	4b29      	ldr	r3, [pc, #164]	@ (8005058 <ADC_Enable+0x10c>)
 8004fb4:	e000      	b.n	8004fb8 <ADC_Enable+0x6c>
 8004fb6:	4b29      	ldr	r3, [pc, #164]	@ (800505c <ADC_Enable+0x110>)
 8004fb8:	4618      	mov	r0, r3
 8004fba:	f7fe fb73 	bl	80036a4 <LL_ADC_GetMultimode>
 8004fbe:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	4a23      	ldr	r2, [pc, #140]	@ (8005054 <ADC_Enable+0x108>)
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d002      	beq.n	8004fd0 <ADC_Enable+0x84>
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	e000      	b.n	8004fd2 <ADC_Enable+0x86>
 8004fd0:	4b1f      	ldr	r3, [pc, #124]	@ (8005050 <ADC_Enable+0x104>)
 8004fd2:	687a      	ldr	r2, [r7, #4]
 8004fd4:	6812      	ldr	r2, [r2, #0]
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d02c      	beq.n	8005034 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004fda:	68bb      	ldr	r3, [r7, #8]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d130      	bne.n	8005042 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004fe0:	e028      	b.n	8005034 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	f7fe fbee 	bl	80037c8 <LL_ADC_IsEnabled>
 8004fec:	4603      	mov	r3, r0
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d104      	bne.n	8004ffc <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	f7fe fbbe 	bl	8003778 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004ffc:	f7fe f8c8 	bl	8003190 <HAL_GetTick>
 8005000:	4602      	mov	r2, r0
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	1ad3      	subs	r3, r2, r3
 8005006:	2b02      	cmp	r3, #2
 8005008:	d914      	bls.n	8005034 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f003 0301 	and.w	r3, r3, #1
 8005014:	2b01      	cmp	r3, #1
 8005016:	d00d      	beq.n	8005034 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800501c:	f043 0210 	orr.w	r2, r3, #16
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	661a      	str	r2, [r3, #96]	@ 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005028:	f043 0201 	orr.w	r2, r3, #1
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	665a      	str	r2, [r3, #100]	@ 0x64

            return HAL_ERROR;
 8005030:	2301      	movs	r3, #1
 8005032:	e007      	b.n	8005044 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f003 0301 	and.w	r3, r3, #1
 800503e:	2b01      	cmp	r3, #1
 8005040:	d1cf      	bne.n	8004fe2 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005042:	2300      	movs	r3, #0
}
 8005044:	4618      	mov	r0, r3
 8005046:	3710      	adds	r7, #16
 8005048:	46bd      	mov	sp, r7
 800504a:	bd80      	pop	{r7, pc}
 800504c:	8000003f 	.word	0x8000003f
 8005050:	40022000 	.word	0x40022000
 8005054:	40022100 	.word	0x40022100
 8005058:	40022300 	.word	0x40022300
 800505c:	58026300 	.word	0x58026300

08005060 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8005060:	b580      	push	{r7, lr}
 8005062:	b084      	sub	sp, #16
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	4618      	mov	r0, r3
 800506e:	f7fe fbbe 	bl	80037ee <LL_ADC_IsDisableOngoing>
 8005072:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	4618      	mov	r0, r3
 800507a:	f7fe fba5 	bl	80037c8 <LL_ADC_IsEnabled>
 800507e:	4603      	mov	r3, r0
 8005080:	2b00      	cmp	r3, #0
 8005082:	d047      	beq.n	8005114 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d144      	bne.n	8005114 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	689b      	ldr	r3, [r3, #8]
 8005090:	f003 030d 	and.w	r3, r3, #13
 8005094:	2b01      	cmp	r3, #1
 8005096:	d10c      	bne.n	80050b2 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	4618      	mov	r0, r3
 800509e:	f7fe fb7f 	bl	80037a0 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	2203      	movs	r2, #3
 80050a8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80050aa:	f7fe f871 	bl	8003190 <HAL_GetTick>
 80050ae:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80050b0:	e029      	b.n	8005106 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050b6:	f043 0210 	orr.w	r2, r3, #16
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	661a      	str	r2, [r3, #96]	@ 0x60
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80050c2:	f043 0201 	orr.w	r2, r3, #1
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	665a      	str	r2, [r3, #100]	@ 0x64
      return HAL_ERROR;
 80050ca:	2301      	movs	r3, #1
 80050cc:	e023      	b.n	8005116 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80050ce:	f7fe f85f 	bl	8003190 <HAL_GetTick>
 80050d2:	4602      	mov	r2, r0
 80050d4:	68bb      	ldr	r3, [r7, #8]
 80050d6:	1ad3      	subs	r3, r2, r3
 80050d8:	2b02      	cmp	r3, #2
 80050da:	d914      	bls.n	8005106 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	689b      	ldr	r3, [r3, #8]
 80050e2:	f003 0301 	and.w	r3, r3, #1
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d00d      	beq.n	8005106 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050ee:	f043 0210 	orr.w	r2, r3, #16
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	661a      	str	r2, [r3, #96]	@ 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80050fa:	f043 0201 	orr.w	r2, r3, #1
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	665a      	str	r2, [r3, #100]	@ 0x64

          return HAL_ERROR;
 8005102:	2301      	movs	r3, #1
 8005104:	e007      	b.n	8005116 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	689b      	ldr	r3, [r3, #8]
 800510c:	f003 0301 	and.w	r3, r3, #1
 8005110:	2b00      	cmp	r3, #0
 8005112:	d1dc      	bne.n	80050ce <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005114:	2300      	movs	r3, #0
}
 8005116:	4618      	mov	r0, r3
 8005118:	3710      	adds	r7, #16
 800511a:	46bd      	mov	sp, r7
 800511c:	bd80      	pop	{r7, pc}

0800511e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800511e:	b580      	push	{r7, lr}
 8005120:	b084      	sub	sp, #16
 8005122:	af00      	add	r7, sp, #0
 8005124:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800512a:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005130:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005134:	2b00      	cmp	r3, #0
 8005136:	d14b      	bne.n	80051d0 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800513c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f003 0308 	and.w	r3, r3, #8
 800514e:	2b00      	cmp	r3, #0
 8005150:	d021      	beq.n	8005196 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	4618      	mov	r0, r3
 8005158:	f7fe f9aa 	bl	80034b0 <LL_ADC_REG_IsTriggerSourceSWStart>
 800515c:	4603      	mov	r3, r0
 800515e:	2b00      	cmp	r3, #0
 8005160:	d032      	beq.n	80051c8 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	68db      	ldr	r3, [r3, #12]
 8005168:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800516c:	2b00      	cmp	r3, #0
 800516e:	d12b      	bne.n	80051c8 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005174:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	661a      	str	r2, [r3, #96]	@ 0x60
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005180:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005184:	2b00      	cmp	r3, #0
 8005186:	d11f      	bne.n	80051c8 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800518c:	f043 0201 	orr.w	r2, r3, #1
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	661a      	str	r2, [r3, #96]	@ 0x60
 8005194:	e018      	b.n	80051c8 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	68db      	ldr	r3, [r3, #12]
 800519c:	f003 0303 	and.w	r3, r3, #3
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d111      	bne.n	80051c8 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80051a8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	661a      	str	r2, [r3, #96]	@ 0x60
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80051b4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d105      	bne.n	80051c8 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80051c0:	f043 0201 	orr.w	r2, r3, #1
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80051c8:	68f8      	ldr	r0, [r7, #12]
 80051ca:	f7ff f907 	bl	80043dc <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80051ce:	e00e      	b.n	80051ee <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80051d4:	f003 0310 	and.w	r3, r3, #16
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d003      	beq.n	80051e4 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80051dc:	68f8      	ldr	r0, [r7, #12]
 80051de:	f7ff f91b 	bl	8004418 <HAL_ADC_ErrorCallback>
}
 80051e2:	e004      	b.n	80051ee <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80051ea:	6878      	ldr	r0, [r7, #4]
 80051ec:	4798      	blx	r3
}
 80051ee:	bf00      	nop
 80051f0:	3710      	adds	r7, #16
 80051f2:	46bd      	mov	sp, r7
 80051f4:	bd80      	pop	{r7, pc}

080051f6 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80051f6:	b580      	push	{r7, lr}
 80051f8:	b084      	sub	sp, #16
 80051fa:	af00      	add	r7, sp, #0
 80051fc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005202:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005204:	68f8      	ldr	r0, [r7, #12]
 8005206:	f7ff f8f3 	bl	80043f0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800520a:	bf00      	nop
 800520c:	3710      	adds	r7, #16
 800520e:	46bd      	mov	sp, r7
 8005210:	bd80      	pop	{r7, pc}

08005212 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8005212:	b580      	push	{r7, lr}
 8005214:	b084      	sub	sp, #16
 8005216:	af00      	add	r7, sp, #0
 8005218:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800521e:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005224:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005230:	f043 0204 	orr.w	r2, r3, #4
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8005238:	68f8      	ldr	r0, [r7, #12]
 800523a:	f7ff f8ed 	bl	8004418 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800523e:	bf00      	nop
 8005240:	3710      	adds	r7, #16
 8005242:	46bd      	mov	sp, r7
 8005244:	bd80      	pop	{r7, pc}
	...

08005248 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8005248:	b580      	push	{r7, lr}
 800524a:	b084      	sub	sp, #16
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	4a6c      	ldr	r2, [pc, #432]	@ (8005408 <ADC_ConfigureBoostMode+0x1c0>)
 8005256:	4293      	cmp	r3, r2
 8005258:	d004      	beq.n	8005264 <ADC_ConfigureBoostMode+0x1c>
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	4a6b      	ldr	r2, [pc, #428]	@ (800540c <ADC_ConfigureBoostMode+0x1c4>)
 8005260:	4293      	cmp	r3, r2
 8005262:	d109      	bne.n	8005278 <ADC_ConfigureBoostMode+0x30>
 8005264:	4b6a      	ldr	r3, [pc, #424]	@ (8005410 <ADC_ConfigureBoostMode+0x1c8>)
 8005266:	689b      	ldr	r3, [r3, #8]
 8005268:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800526c:	2b00      	cmp	r3, #0
 800526e:	bf14      	ite	ne
 8005270:	2301      	movne	r3, #1
 8005272:	2300      	moveq	r3, #0
 8005274:	b2db      	uxtb	r3, r3
 8005276:	e008      	b.n	800528a <ADC_ConfigureBoostMode+0x42>
 8005278:	4b66      	ldr	r3, [pc, #408]	@ (8005414 <ADC_ConfigureBoostMode+0x1cc>)
 800527a:	689b      	ldr	r3, [r3, #8]
 800527c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005280:	2b00      	cmp	r3, #0
 8005282:	bf14      	ite	ne
 8005284:	2301      	movne	r3, #1
 8005286:	2300      	moveq	r3, #0
 8005288:	b2db      	uxtb	r3, r3
 800528a:	2b00      	cmp	r3, #0
 800528c:	d01c      	beq.n	80052c8 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 800528e:	f008 f8ef 	bl	800d470 <HAL_RCC_GetHCLKFreq>
 8005292:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	685b      	ldr	r3, [r3, #4]
 8005298:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800529c:	d010      	beq.n	80052c0 <ADC_ConfigureBoostMode+0x78>
 800529e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80052a2:	d873      	bhi.n	800538c <ADC_ConfigureBoostMode+0x144>
 80052a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80052a8:	d002      	beq.n	80052b0 <ADC_ConfigureBoostMode+0x68>
 80052aa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80052ae:	d16d      	bne.n	800538c <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	685b      	ldr	r3, [r3, #4]
 80052b4:	0c1b      	lsrs	r3, r3, #16
 80052b6:	68fa      	ldr	r2, [r7, #12]
 80052b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80052bc:	60fb      	str	r3, [r7, #12]
        break;
 80052be:	e068      	b.n	8005392 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	089b      	lsrs	r3, r3, #2
 80052c4:	60fb      	str	r3, [r7, #12]
        break;
 80052c6:	e064      	b.n	8005392 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80052c8:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80052cc:	f04f 0100 	mov.w	r1, #0
 80052d0:	f009 faca 	bl	800e868 <HAL_RCCEx_GetPeriphCLKFreq>
 80052d4:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	685b      	ldr	r3, [r3, #4]
 80052da:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 80052de:	d051      	beq.n	8005384 <ADC_ConfigureBoostMode+0x13c>
 80052e0:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 80052e4:	d854      	bhi.n	8005390 <ADC_ConfigureBoostMode+0x148>
 80052e6:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80052ea:	d047      	beq.n	800537c <ADC_ConfigureBoostMode+0x134>
 80052ec:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80052f0:	d84e      	bhi.n	8005390 <ADC_ConfigureBoostMode+0x148>
 80052f2:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 80052f6:	d03d      	beq.n	8005374 <ADC_ConfigureBoostMode+0x12c>
 80052f8:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 80052fc:	d848      	bhi.n	8005390 <ADC_ConfigureBoostMode+0x148>
 80052fe:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005302:	d033      	beq.n	800536c <ADC_ConfigureBoostMode+0x124>
 8005304:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005308:	d842      	bhi.n	8005390 <ADC_ConfigureBoostMode+0x148>
 800530a:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 800530e:	d029      	beq.n	8005364 <ADC_ConfigureBoostMode+0x11c>
 8005310:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8005314:	d83c      	bhi.n	8005390 <ADC_ConfigureBoostMode+0x148>
 8005316:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800531a:	d01a      	beq.n	8005352 <ADC_ConfigureBoostMode+0x10a>
 800531c:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8005320:	d836      	bhi.n	8005390 <ADC_ConfigureBoostMode+0x148>
 8005322:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8005326:	d014      	beq.n	8005352 <ADC_ConfigureBoostMode+0x10a>
 8005328:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800532c:	d830      	bhi.n	8005390 <ADC_ConfigureBoostMode+0x148>
 800532e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005332:	d00e      	beq.n	8005352 <ADC_ConfigureBoostMode+0x10a>
 8005334:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005338:	d82a      	bhi.n	8005390 <ADC_ConfigureBoostMode+0x148>
 800533a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800533e:	d008      	beq.n	8005352 <ADC_ConfigureBoostMode+0x10a>
 8005340:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005344:	d824      	bhi.n	8005390 <ADC_ConfigureBoostMode+0x148>
 8005346:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800534a:	d002      	beq.n	8005352 <ADC_ConfigureBoostMode+0x10a>
 800534c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005350:	d11e      	bne.n	8005390 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	685b      	ldr	r3, [r3, #4]
 8005356:	0c9b      	lsrs	r3, r3, #18
 8005358:	005b      	lsls	r3, r3, #1
 800535a:	68fa      	ldr	r2, [r7, #12]
 800535c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005360:	60fb      	str	r3, [r7, #12]
        break;
 8005362:	e016      	b.n	8005392 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	091b      	lsrs	r3, r3, #4
 8005368:	60fb      	str	r3, [r7, #12]
        break;
 800536a:	e012      	b.n	8005392 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	095b      	lsrs	r3, r3, #5
 8005370:	60fb      	str	r3, [r7, #12]
        break;
 8005372:	e00e      	b.n	8005392 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	099b      	lsrs	r3, r3, #6
 8005378:	60fb      	str	r3, [r7, #12]
        break;
 800537a:	e00a      	b.n	8005392 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	09db      	lsrs	r3, r3, #7
 8005380:	60fb      	str	r3, [r7, #12]
        break;
 8005382:	e006      	b.n	8005392 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	0a1b      	lsrs	r3, r3, #8
 8005388:	60fb      	str	r3, [r7, #12]
        break;
 800538a:	e002      	b.n	8005392 <ADC_ConfigureBoostMode+0x14a>
        break;
 800538c:	bf00      	nop
 800538e:	e000      	b.n	8005392 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8005390:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	085b      	lsrs	r3, r3, #1
 8005396:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	4a1f      	ldr	r2, [pc, #124]	@ (8005418 <ADC_ConfigureBoostMode+0x1d0>)
 800539c:	4293      	cmp	r3, r2
 800539e:	d808      	bhi.n	80053b2 <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	689a      	ldr	r2, [r3, #8]
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80053ae:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 80053b0:	e025      	b.n	80053fe <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	4a19      	ldr	r2, [pc, #100]	@ (800541c <ADC_ConfigureBoostMode+0x1d4>)
 80053b6:	4293      	cmp	r3, r2
 80053b8:	d80a      	bhi.n	80053d0 <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	689b      	ldr	r3, [r3, #8]
 80053c0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80053cc:	609a      	str	r2, [r3, #8]
}
 80053ce:	e016      	b.n	80053fe <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	4a13      	ldr	r2, [pc, #76]	@ (8005420 <ADC_ConfigureBoostMode+0x1d8>)
 80053d4:	4293      	cmp	r3, r2
 80053d6:	d80a      	bhi.n	80053ee <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	689b      	ldr	r3, [r3, #8]
 80053de:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80053ea:	609a      	str	r2, [r3, #8]
}
 80053ec:	e007      	b.n	80053fe <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	689a      	ldr	r2, [r3, #8]
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 80053fc:	609a      	str	r2, [r3, #8]
}
 80053fe:	bf00      	nop
 8005400:	3710      	adds	r7, #16
 8005402:	46bd      	mov	sp, r7
 8005404:	bd80      	pop	{r7, pc}
 8005406:	bf00      	nop
 8005408:	40022000 	.word	0x40022000
 800540c:	40022100 	.word	0x40022100
 8005410:	40022300 	.word	0x40022300
 8005414:	58026300 	.word	0x58026300
 8005418:	005f5e10 	.word	0x005f5e10
 800541c:	00bebc20 	.word	0x00bebc20
 8005420:	017d7840 	.word	0x017d7840

08005424 <LL_ADC_IsEnabled>:
{
 8005424:	b480      	push	{r7}
 8005426:	b083      	sub	sp, #12
 8005428:	af00      	add	r7, sp, #0
 800542a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	689b      	ldr	r3, [r3, #8]
 8005430:	f003 0301 	and.w	r3, r3, #1
 8005434:	2b01      	cmp	r3, #1
 8005436:	d101      	bne.n	800543c <LL_ADC_IsEnabled+0x18>
 8005438:	2301      	movs	r3, #1
 800543a:	e000      	b.n	800543e <LL_ADC_IsEnabled+0x1a>
 800543c:	2300      	movs	r3, #0
}
 800543e:	4618      	mov	r0, r3
 8005440:	370c      	adds	r7, #12
 8005442:	46bd      	mov	sp, r7
 8005444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005448:	4770      	bx	lr

0800544a <LL_ADC_REG_IsConversionOngoing>:
{
 800544a:	b480      	push	{r7}
 800544c:	b083      	sub	sp, #12
 800544e:	af00      	add	r7, sp, #0
 8005450:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	689b      	ldr	r3, [r3, #8]
 8005456:	f003 0304 	and.w	r3, r3, #4
 800545a:	2b04      	cmp	r3, #4
 800545c:	d101      	bne.n	8005462 <LL_ADC_REG_IsConversionOngoing+0x18>
 800545e:	2301      	movs	r3, #1
 8005460:	e000      	b.n	8005464 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005462:	2300      	movs	r3, #0
}
 8005464:	4618      	mov	r0, r3
 8005466:	370c      	adds	r7, #12
 8005468:	46bd      	mov	sp, r7
 800546a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546e:	4770      	bx	lr

08005470 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005470:	b480      	push	{r7}
 8005472:	b083      	sub	sp, #12
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8005478:	bf00      	nop
 800547a:	370c      	adds	r7, #12
 800547c:	46bd      	mov	sp, r7
 800547e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005482:	4770      	bx	lr

08005484 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8005484:	b480      	push	{r7}
 8005486:	b083      	sub	sp, #12
 8005488:	af00      	add	r7, sp, #0
 800548a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 800548c:	bf00      	nop
 800548e:	370c      	adds	r7, #12
 8005490:	46bd      	mov	sp, r7
 8005492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005496:	4770      	bx	lr

08005498 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8005498:	b480      	push	{r7}
 800549a:	b083      	sub	sp, #12
 800549c:	af00      	add	r7, sp, #0
 800549e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80054a0:	bf00      	nop
 80054a2:	370c      	adds	r7, #12
 80054a4:	46bd      	mov	sp, r7
 80054a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054aa:	4770      	bx	lr

080054ac <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80054ac:	b480      	push	{r7}
 80054ae:	b083      	sub	sp, #12
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80054b4:	bf00      	nop
 80054b6:	370c      	adds	r7, #12
 80054b8:	46bd      	mov	sp, r7
 80054ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054be:	4770      	bx	lr

080054c0 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80054c0:	b480      	push	{r7}
 80054c2:	b083      	sub	sp, #12
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80054c8:	bf00      	nop
 80054ca:	370c      	adds	r7, #12
 80054cc:	46bd      	mov	sp, r7
 80054ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d2:	4770      	bx	lr

080054d4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80054d4:	b590      	push	{r4, r7, lr}
 80054d6:	b0a3      	sub	sp, #140	@ 0x8c
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
 80054dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80054de:	2300      	movs	r3, #0
 80054e0:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80054ea:	2b01      	cmp	r3, #1
 80054ec:	d101      	bne.n	80054f2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80054ee:	2302      	movs	r3, #2
 80054f0:	e0c1      	b.n	8005676 <HAL_ADCEx_MultiModeConfigChannel+0x1a2>
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	2201      	movs	r2, #1
 80054f6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80054fa:	2300      	movs	r3, #0
 80054fc:	66fb      	str	r3, [r7, #108]	@ 0x6c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 80054fe:	2300      	movs	r3, #0
 8005500:	673b      	str	r3, [r7, #112]	@ 0x70

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	4a5e      	ldr	r2, [pc, #376]	@ (8005680 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8005508:	4293      	cmp	r3, r2
 800550a:	d102      	bne.n	8005512 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800550c:	4b5d      	ldr	r3, [pc, #372]	@ (8005684 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800550e:	60fb      	str	r3, [r7, #12]
 8005510:	e001      	b.n	8005516 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8005512:	2300      	movs	r3, #0
 8005514:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d10b      	bne.n	8005534 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005520:	f043 0220 	orr.w	r2, r3, #32
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2200      	movs	r2, #0
 800552c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    return HAL_ERROR;
 8005530:	2301      	movs	r3, #1
 8005532:	e0a0      	b.n	8005676 <HAL_ADCEx_MultiModeConfigChannel+0x1a2>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	4618      	mov	r0, r3
 8005538:	f7ff ff87 	bl	800544a <LL_ADC_REG_IsConversionOngoing>
 800553c:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	4618      	mov	r0, r3
 8005546:	f7ff ff80 	bl	800544a <LL_ADC_REG_IsConversionOngoing>
 800554a:	4603      	mov	r3, r0
 800554c:	2b00      	cmp	r3, #0
 800554e:	f040 8081 	bne.w	8005654 <HAL_ADCEx_MultiModeConfigChannel+0x180>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8005552:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005556:	2b00      	cmp	r3, #0
 8005558:	d17c      	bne.n	8005654 <HAL_ADCEx_MultiModeConfigChannel+0x180>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	4a48      	ldr	r2, [pc, #288]	@ (8005680 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8005560:	4293      	cmp	r3, r2
 8005562:	d004      	beq.n	800556e <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	4a46      	ldr	r2, [pc, #280]	@ (8005684 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800556a:	4293      	cmp	r3, r2
 800556c:	d101      	bne.n	8005572 <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 800556e:	4b46      	ldr	r3, [pc, #280]	@ (8005688 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8005570:	e000      	b.n	8005574 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 8005572:	4b46      	ldr	r3, [pc, #280]	@ (800568c <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8005574:	67fb      	str	r3, [r7, #124]	@ 0x7c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	2b00      	cmp	r3, #0
 800557c:	d039      	beq.n	80055f2 <HAL_ADCEx_MultiModeConfigChannel+0x11e>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 800557e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005580:	689b      	ldr	r3, [r3, #8]
 8005582:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005586:	683b      	ldr	r3, [r7, #0]
 8005588:	685b      	ldr	r3, [r3, #4]
 800558a:	431a      	orrs	r2, r3
 800558c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800558e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	4a3a      	ldr	r2, [pc, #232]	@ (8005680 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8005596:	4293      	cmp	r3, r2
 8005598:	d004      	beq.n	80055a4 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	4a39      	ldr	r2, [pc, #228]	@ (8005684 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80055a0:	4293      	cmp	r3, r2
 80055a2:	d10e      	bne.n	80055c2 <HAL_ADCEx_MultiModeConfigChannel+0xee>
 80055a4:	4836      	ldr	r0, [pc, #216]	@ (8005680 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80055a6:	f7ff ff3d 	bl	8005424 <LL_ADC_IsEnabled>
 80055aa:	4604      	mov	r4, r0
 80055ac:	4835      	ldr	r0, [pc, #212]	@ (8005684 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80055ae:	f7ff ff39 	bl	8005424 <LL_ADC_IsEnabled>
 80055b2:	4603      	mov	r3, r0
 80055b4:	4323      	orrs	r3, r4
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	bf0c      	ite	eq
 80055ba:	2301      	moveq	r3, #1
 80055bc:	2300      	movne	r3, #0
 80055be:	b2db      	uxtb	r3, r3
 80055c0:	e008      	b.n	80055d4 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 80055c2:	4833      	ldr	r0, [pc, #204]	@ (8005690 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 80055c4:	f7ff ff2e 	bl	8005424 <LL_ADC_IsEnabled>
 80055c8:	4603      	mov	r3, r0
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	bf0c      	ite	eq
 80055ce:	2301      	moveq	r3, #1
 80055d0:	2300      	movne	r3, #0
 80055d2:	b2db      	uxtb	r3, r3
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d047      	beq.n	8005668 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80055d8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80055da:	689a      	ldr	r2, [r3, #8]
 80055dc:	4b2d      	ldr	r3, [pc, #180]	@ (8005694 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 80055de:	4013      	ands	r3, r2
 80055e0:	683a      	ldr	r2, [r7, #0]
 80055e2:	6811      	ldr	r1, [r2, #0]
 80055e4:	683a      	ldr	r2, [r7, #0]
 80055e6:	6892      	ldr	r2, [r2, #8]
 80055e8:	430a      	orrs	r2, r1
 80055ea:	431a      	orrs	r2, r3
 80055ec:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80055ee:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80055f0:	e03a      	b.n	8005668 <HAL_ADCEx_MultiModeConfigChannel+0x194>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 80055f2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80055f4:	689b      	ldr	r3, [r3, #8]
 80055f6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80055fa:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80055fc:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	4a1f      	ldr	r2, [pc, #124]	@ (8005680 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8005604:	4293      	cmp	r3, r2
 8005606:	d004      	beq.n	8005612 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	4a1d      	ldr	r2, [pc, #116]	@ (8005684 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800560e:	4293      	cmp	r3, r2
 8005610:	d10e      	bne.n	8005630 <HAL_ADCEx_MultiModeConfigChannel+0x15c>
 8005612:	481b      	ldr	r0, [pc, #108]	@ (8005680 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8005614:	f7ff ff06 	bl	8005424 <LL_ADC_IsEnabled>
 8005618:	4604      	mov	r4, r0
 800561a:	481a      	ldr	r0, [pc, #104]	@ (8005684 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800561c:	f7ff ff02 	bl	8005424 <LL_ADC_IsEnabled>
 8005620:	4603      	mov	r3, r0
 8005622:	4323      	orrs	r3, r4
 8005624:	2b00      	cmp	r3, #0
 8005626:	bf0c      	ite	eq
 8005628:	2301      	moveq	r3, #1
 800562a:	2300      	movne	r3, #0
 800562c:	b2db      	uxtb	r3, r3
 800562e:	e008      	b.n	8005642 <HAL_ADCEx_MultiModeConfigChannel+0x16e>
 8005630:	4817      	ldr	r0, [pc, #92]	@ (8005690 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8005632:	f7ff fef7 	bl	8005424 <LL_ADC_IsEnabled>
 8005636:	4603      	mov	r3, r0
 8005638:	2b00      	cmp	r3, #0
 800563a:	bf0c      	ite	eq
 800563c:	2301      	moveq	r3, #1
 800563e:	2300      	movne	r3, #0
 8005640:	b2db      	uxtb	r3, r3
 8005642:	2b00      	cmp	r3, #0
 8005644:	d010      	beq.n	8005668 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005646:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005648:	689a      	ldr	r2, [r3, #8]
 800564a:	4b12      	ldr	r3, [pc, #72]	@ (8005694 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 800564c:	4013      	ands	r3, r2
 800564e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8005650:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005652:	e009      	b.n	8005668 <HAL_ADCEx_MultiModeConfigChannel+0x194>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005658:	f043 0220 	orr.w	r2, r3, #32
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8005660:	2301      	movs	r3, #1
 8005662:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8005666:	e000      	b.n	800566a <HAL_ADCEx_MultiModeConfigChannel+0x196>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005668:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	2200      	movs	r2, #0
 800566e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8005672:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
}
 8005676:	4618      	mov	r0, r3
 8005678:	378c      	adds	r7, #140	@ 0x8c
 800567a:	46bd      	mov	sp, r7
 800567c:	bd90      	pop	{r4, r7, pc}
 800567e:	bf00      	nop
 8005680:	40022000 	.word	0x40022000
 8005684:	40022100 	.word	0x40022100
 8005688:	40022300 	.word	0x40022300
 800568c:	58026300 	.word	0x58026300
 8005690:	58026000 	.word	0x58026000
 8005694:	fffff0e0 	.word	0xfffff0e0

08005698 <HAL_CORDIC_Init>:
  * @brief  Initialize the CORDIC peripheral and the associated handle.
  * @param  hcordic pointer to a CORDIC_HandleTypeDef structure.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Init(CORDIC_HandleTypeDef *hcordic)
{
 8005698:	b580      	push	{r7, lr}
 800569a:	b082      	sub	sp, #8
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
  /* Check the CORDIC handle allocation */
  if (hcordic == NULL)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d101      	bne.n	80056aa <HAL_CORDIC_Init+0x12>
  {
    /* Return error status */
    return HAL_ERROR;
 80056a6:	2301      	movs	r3, #1
 80056a8:	e023      	b.n	80056f2 <HAL_CORDIC_Init+0x5a>

    /* Initialize the low level hardware */
    hcordic->MspInitCallback(hcordic);
  }
#else
  if (hcordic->State == HAL_CORDIC_STATE_RESET)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80056b0:	b2db      	uxtb	r3, r3
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d106      	bne.n	80056c4 <HAL_CORDIC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hcordic->Lock = HAL_UNLOCKED;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2200      	movs	r2, #0
 80056ba:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize the low level hardware */
    HAL_CORDIC_MspInit(hcordic);
 80056be:	6878      	ldr	r0, [r7, #4]
 80056c0:	f7fb f9b2 	bl	8000a28 <HAL_CORDIC_MspInit>
  }
#endif /* (USE_HAL_CORDIC_REGISTER_CALLBACKS) */

  /* Set CORDIC error code to none */
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2200      	movs	r2, #0
 80056c8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset pInBuff and pOutBuff */
  hcordic->pInBuff = NULL;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	2200      	movs	r2, #0
 80056ce:	605a      	str	r2, [r3, #4]
  hcordic->pOutBuff = NULL;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2200      	movs	r2, #0
 80056d4:	609a      	str	r2, [r3, #8]

  /* Reset NbCalcToOrder and NbCalcToGet */
  hcordic->NbCalcToOrder = 0U;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	2200      	movs	r2, #0
 80056da:	60da      	str	r2, [r3, #12]
  hcordic->NbCalcToGet = 0U;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2200      	movs	r2, #0
 80056e0:	611a      	str	r2, [r3, #16]

  /* Reset DMADirection */
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	2200      	movs	r2, #0
 80056e6:	615a      	str	r2, [r3, #20]

  /* Change CORDIC peripheral state */
  hcordic->State = HAL_CORDIC_STATE_READY;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2201      	movs	r2, #1
 80056ec:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Return function status */
  return HAL_OK;
 80056f0:	2300      	movs	r3, #0
}
 80056f2:	4618      	mov	r0, r3
 80056f4:	3708      	adds	r7, #8
 80056f6:	46bd      	mov	sp, r7
 80056f8:	bd80      	pop	{r7, pc}

080056fa <HAL_CORDIC_CalculateCpltCallback>:
  * @param  hcordic pointer to a CORDIC_HandleTypeDef structure that contains
  *         the configuration information for CORDIC module
  * @retval None
  */
__weak void HAL_CORDIC_CalculateCpltCallback(CORDIC_HandleTypeDef *hcordic)
{
 80056fa:	b480      	push	{r7}
 80056fc:	b083      	sub	sp, #12
 80056fe:	af00      	add	r7, sp, #0
 8005700:	6078      	str	r0, [r7, #4]
  UNUSED(hcordic);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_CORDIC_CalculateCpltCallback can be implemented in the user file
   */
}
 8005702:	bf00      	nop
 8005704:	370c      	adds	r7, #12
 8005706:	46bd      	mov	sp, r7
 8005708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570c:	4770      	bx	lr

0800570e <HAL_CORDIC_IRQHandler>:
  * @param  hcordic pointer to a CORDIC_HandleTypeDef structure that contains
  *         the configuration information for CORDIC module
  * @retval None
  */
void HAL_CORDIC_IRQHandler(CORDIC_HandleTypeDef *hcordic)
{
 800570e:	b580      	push	{r7, lr}
 8005710:	b082      	sub	sp, #8
 8005712:	af00      	add	r7, sp, #0
 8005714:	6078      	str	r0, [r7, #4]
  /* Check if calculation complete interrupt is enabled and if result ready
     flag is raised */
  if (__HAL_CORDIC_GET_IT_SOURCE(hcordic, CORDIC_IT_IEN) != 0U)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005720:	2b00      	cmp	r3, #0
 8005722:	d039      	beq.n	8005798 <HAL_CORDIC_IRQHandler+0x8a>
  {
    if (__HAL_CORDIC_GET_FLAG(hcordic, CORDIC_FLAG_RRDY) != 0U)
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800572e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005732:	d101      	bne.n	8005738 <HAL_CORDIC_IRQHandler+0x2a>
 8005734:	2301      	movs	r3, #1
 8005736:	e000      	b.n	800573a <HAL_CORDIC_IRQHandler+0x2c>
 8005738:	2300      	movs	r3, #0
 800573a:	2b00      	cmp	r3, #0
 800573c:	d02c      	beq.n	8005798 <HAL_CORDIC_IRQHandler+0x8a>
    {
      /* Decrement number of calculations to get */
      hcordic->NbCalcToGet--;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	691b      	ldr	r3, [r3, #16]
 8005742:	1e5a      	subs	r2, r3, #1
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	611a      	str	r2, [r3, #16]

      /* Read output data from Read Data register, and increment output buffer pointer */
      CORDIC_ReadOutDataIncrementPtr(hcordic, &(hcordic->pOutBuff));
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	3308      	adds	r3, #8
 800574c:	4619      	mov	r1, r3
 800574e:	6878      	ldr	r0, [r7, #4]
 8005750:	f000 f84f 	bl	80057f2 <CORDIC_ReadOutDataIncrementPtr>

      /* Check if calculations are still to be ordered */
      if (hcordic->NbCalcToOrder > 0U)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	68db      	ldr	r3, [r3, #12]
 8005758:	2b00      	cmp	r3, #0
 800575a:	d00a      	beq.n	8005772 <HAL_CORDIC_IRQHandler+0x64>
      {
        /* Decrement number of calculations to order */
        hcordic->NbCalcToOrder--;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	68db      	ldr	r3, [r3, #12]
 8005760:	1e5a      	subs	r2, r3, #1
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	60da      	str	r2, [r3, #12]

        /* Continue the processing by providing another write of input data
           in the Write Data register, and increment input buffer pointer */
        CORDIC_WriteInDataIncrementPtr(hcordic, &(hcordic->pInBuff));
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	3304      	adds	r3, #4
 800576a:	4619      	mov	r1, r3
 800576c:	6878      	ldr	r0, [r7, #4]
 800576e:	f000 f817 	bl	80057a0 <CORDIC_WriteInDataIncrementPtr>
      }

      /* Check if all calculations results are got */
      if (hcordic->NbCalcToGet == 0U)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	691b      	ldr	r3, [r3, #16]
 8005776:	2b00      	cmp	r3, #0
 8005778:	d10e      	bne.n	8005798 <HAL_CORDIC_IRQHandler+0x8a>
      {
        /* Disable Result Ready Interrupt */
        __HAL_CORDIC_DISABLE_IT(hcordic, CORDIC_IT_IEN);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	681a      	ldr	r2, [r3, #0]
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005788:	601a      	str	r2, [r3, #0]

        /* Change the CORDIC state */
        hcordic->State = HAL_CORDIC_STATE_READY;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2201      	movs	r2, #1
 800578e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
#if USE_HAL_CORDIC_REGISTER_CALLBACKS == 1
        /*Call registered callback*/
        hcordic->CalculateCpltCallback(hcordic);
#else
        /*Call legacy weak callback*/
        HAL_CORDIC_CalculateCpltCallback(hcordic);
 8005792:	6878      	ldr	r0, [r7, #4]
 8005794:	f7ff ffb1 	bl	80056fa <HAL_CORDIC_CalculateCpltCallback>
#endif /* USE_HAL_CORDIC_REGISTER_CALLBACKS */
      }
    }
  }
}
 8005798:	bf00      	nop
 800579a:	3708      	adds	r7, #8
 800579c:	46bd      	mov	sp, r7
 800579e:	bd80      	pop	{r7, pc}

080057a0 <CORDIC_WriteInDataIncrementPtr>:
  *         the configuration information for CORDIC module.
  * @param  ppInBuff Pointer to pointer to input buffer.
  * @retval none
  */
static void CORDIC_WriteInDataIncrementPtr(const CORDIC_HandleTypeDef *hcordic, const int32_t **ppInBuff)
{
 80057a0:	b480      	push	{r7}
 80057a2:	b083      	sub	sp, #12
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
 80057a8:	6039      	str	r1, [r7, #0]
  /* First write of input data in the Write Data register */
  WRITE_REG(hcordic->Instance->WDATA, (uint32_t) **ppInBuff);
 80057aa:	683b      	ldr	r3, [r7, #0]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	681a      	ldr	r2, [r3, #0]
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	605a      	str	r2, [r3, #4]

  /* Increment input data pointer */
  (*ppInBuff)++;
 80057b6:	683b      	ldr	r3, [r7, #0]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	1d1a      	adds	r2, r3, #4
 80057bc:	683b      	ldr	r3, [r7, #0]
 80057be:	601a      	str	r2, [r3, #0]

  /* Check if second write of input data is expected */
  if (HAL_IS_BIT_SET(hcordic->Instance->CSR, CORDIC_CSR_NARGS))
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80057ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80057ce:	d10a      	bne.n	80057e6 <CORDIC_WriteInDataIncrementPtr+0x46>
  {
    /* Second write of input data in the Write Data register */
    WRITE_REG(hcordic->Instance->WDATA, (uint32_t) **ppInBuff);
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	681a      	ldr	r2, [r3, #0]
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	605a      	str	r2, [r3, #4]

    /* Increment input data pointer */
    (*ppInBuff)++;
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	1d1a      	adds	r2, r3, #4
 80057e2:	683b      	ldr	r3, [r7, #0]
 80057e4:	601a      	str	r2, [r3, #0]
  }
}
 80057e6:	bf00      	nop
 80057e8:	370c      	adds	r7, #12
 80057ea:	46bd      	mov	sp, r7
 80057ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f0:	4770      	bx	lr

080057f2 <CORDIC_ReadOutDataIncrementPtr>:
  *         the configuration information for CORDIC module.
  * @param  ppOutBuff Pointer to pointer to output buffer.
  * @retval none
  */
static void CORDIC_ReadOutDataIncrementPtr(const CORDIC_HandleTypeDef *hcordic, int32_t **ppOutBuff)
{
 80057f2:	b480      	push	{r7}
 80057f4:	b083      	sub	sp, #12
 80057f6:	af00      	add	r7, sp, #0
 80057f8:	6078      	str	r0, [r7, #4]
 80057fa:	6039      	str	r1, [r7, #0]
  /* First read of output data from the Read Data register */
  **ppOutBuff = (int32_t)READ_REG(hcordic->Instance->RDATA);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	689a      	ldr	r2, [r3, #8]
 8005802:	683b      	ldr	r3, [r7, #0]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	601a      	str	r2, [r3, #0]

  /* Increment output data pointer */
  (*ppOutBuff)++;
 8005808:	683b      	ldr	r3, [r7, #0]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	1d1a      	adds	r2, r3, #4
 800580e:	683b      	ldr	r3, [r7, #0]
 8005810:	601a      	str	r2, [r3, #0]

  /* Check if second read of output data is expected */
  if (HAL_IS_BIT_SET(hcordic->Instance->CSR, CORDIC_CSR_NRES))
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800581c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005820:	d10a      	bne.n	8005838 <CORDIC_ReadOutDataIncrementPtr+0x46>
  {
    /* Second read of output data from the Read Data register */
    **ppOutBuff = (int32_t)READ_REG(hcordic->Instance->RDATA);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	689a      	ldr	r2, [r3, #8]
 8005828:	683b      	ldr	r3, [r7, #0]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	601a      	str	r2, [r3, #0]

    /* Increment output data pointer */
    (*ppOutBuff)++;
 800582e:	683b      	ldr	r3, [r7, #0]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	1d1a      	adds	r2, r3, #4
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	601a      	str	r2, [r3, #0]
  }
}
 8005838:	bf00      	nop
 800583a:	370c      	adds	r7, #12
 800583c:	46bd      	mov	sp, r7
 800583e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005842:	4770      	bx	lr

08005844 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005844:	b480      	push	{r7}
 8005846:	b085      	sub	sp, #20
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	f003 0307 	and.w	r3, r3, #7
 8005852:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005854:	4b0b      	ldr	r3, [pc, #44]	@ (8005884 <__NVIC_SetPriorityGrouping+0x40>)
 8005856:	68db      	ldr	r3, [r3, #12]
 8005858:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800585a:	68ba      	ldr	r2, [r7, #8]
 800585c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005860:	4013      	ands	r3, r2
 8005862:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005868:	68bb      	ldr	r3, [r7, #8]
 800586a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800586c:	4b06      	ldr	r3, [pc, #24]	@ (8005888 <__NVIC_SetPriorityGrouping+0x44>)
 800586e:	4313      	orrs	r3, r2
 8005870:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005872:	4a04      	ldr	r2, [pc, #16]	@ (8005884 <__NVIC_SetPriorityGrouping+0x40>)
 8005874:	68bb      	ldr	r3, [r7, #8]
 8005876:	60d3      	str	r3, [r2, #12]
}
 8005878:	bf00      	nop
 800587a:	3714      	adds	r7, #20
 800587c:	46bd      	mov	sp, r7
 800587e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005882:	4770      	bx	lr
 8005884:	e000ed00 	.word	0xe000ed00
 8005888:	05fa0000 	.word	0x05fa0000

0800588c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800588c:	b480      	push	{r7}
 800588e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005890:	4b04      	ldr	r3, [pc, #16]	@ (80058a4 <__NVIC_GetPriorityGrouping+0x18>)
 8005892:	68db      	ldr	r3, [r3, #12]
 8005894:	0a1b      	lsrs	r3, r3, #8
 8005896:	f003 0307 	and.w	r3, r3, #7
}
 800589a:	4618      	mov	r0, r3
 800589c:	46bd      	mov	sp, r7
 800589e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a2:	4770      	bx	lr
 80058a4:	e000ed00 	.word	0xe000ed00

080058a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80058a8:	b480      	push	{r7}
 80058aa:	b083      	sub	sp, #12
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	4603      	mov	r3, r0
 80058b0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80058b2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	db0b      	blt.n	80058d2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80058ba:	88fb      	ldrh	r3, [r7, #6]
 80058bc:	f003 021f 	and.w	r2, r3, #31
 80058c0:	4907      	ldr	r1, [pc, #28]	@ (80058e0 <__NVIC_EnableIRQ+0x38>)
 80058c2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80058c6:	095b      	lsrs	r3, r3, #5
 80058c8:	2001      	movs	r0, #1
 80058ca:	fa00 f202 	lsl.w	r2, r0, r2
 80058ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80058d2:	bf00      	nop
 80058d4:	370c      	adds	r7, #12
 80058d6:	46bd      	mov	sp, r7
 80058d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058dc:	4770      	bx	lr
 80058de:	bf00      	nop
 80058e0:	e000e100 	.word	0xe000e100

080058e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80058e4:	b480      	push	{r7}
 80058e6:	b083      	sub	sp, #12
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	4603      	mov	r3, r0
 80058ec:	6039      	str	r1, [r7, #0]
 80058ee:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80058f0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	db0a      	blt.n	800590e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	b2da      	uxtb	r2, r3
 80058fc:	490c      	ldr	r1, [pc, #48]	@ (8005930 <__NVIC_SetPriority+0x4c>)
 80058fe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005902:	0112      	lsls	r2, r2, #4
 8005904:	b2d2      	uxtb	r2, r2
 8005906:	440b      	add	r3, r1
 8005908:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800590c:	e00a      	b.n	8005924 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800590e:	683b      	ldr	r3, [r7, #0]
 8005910:	b2da      	uxtb	r2, r3
 8005912:	4908      	ldr	r1, [pc, #32]	@ (8005934 <__NVIC_SetPriority+0x50>)
 8005914:	88fb      	ldrh	r3, [r7, #6]
 8005916:	f003 030f 	and.w	r3, r3, #15
 800591a:	3b04      	subs	r3, #4
 800591c:	0112      	lsls	r2, r2, #4
 800591e:	b2d2      	uxtb	r2, r2
 8005920:	440b      	add	r3, r1
 8005922:	761a      	strb	r2, [r3, #24]
}
 8005924:	bf00      	nop
 8005926:	370c      	adds	r7, #12
 8005928:	46bd      	mov	sp, r7
 800592a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592e:	4770      	bx	lr
 8005930:	e000e100 	.word	0xe000e100
 8005934:	e000ed00 	.word	0xe000ed00

08005938 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005938:	b480      	push	{r7}
 800593a:	b089      	sub	sp, #36	@ 0x24
 800593c:	af00      	add	r7, sp, #0
 800593e:	60f8      	str	r0, [r7, #12]
 8005940:	60b9      	str	r1, [r7, #8]
 8005942:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	f003 0307 	and.w	r3, r3, #7
 800594a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800594c:	69fb      	ldr	r3, [r7, #28]
 800594e:	f1c3 0307 	rsb	r3, r3, #7
 8005952:	2b04      	cmp	r3, #4
 8005954:	bf28      	it	cs
 8005956:	2304      	movcs	r3, #4
 8005958:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800595a:	69fb      	ldr	r3, [r7, #28]
 800595c:	3304      	adds	r3, #4
 800595e:	2b06      	cmp	r3, #6
 8005960:	d902      	bls.n	8005968 <NVIC_EncodePriority+0x30>
 8005962:	69fb      	ldr	r3, [r7, #28]
 8005964:	3b03      	subs	r3, #3
 8005966:	e000      	b.n	800596a <NVIC_EncodePriority+0x32>
 8005968:	2300      	movs	r3, #0
 800596a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800596c:	f04f 32ff 	mov.w	r2, #4294967295
 8005970:	69bb      	ldr	r3, [r7, #24]
 8005972:	fa02 f303 	lsl.w	r3, r2, r3
 8005976:	43da      	mvns	r2, r3
 8005978:	68bb      	ldr	r3, [r7, #8]
 800597a:	401a      	ands	r2, r3
 800597c:	697b      	ldr	r3, [r7, #20]
 800597e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005980:	f04f 31ff 	mov.w	r1, #4294967295
 8005984:	697b      	ldr	r3, [r7, #20]
 8005986:	fa01 f303 	lsl.w	r3, r1, r3
 800598a:	43d9      	mvns	r1, r3
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005990:	4313      	orrs	r3, r2
         );
}
 8005992:	4618      	mov	r0, r3
 8005994:	3724      	adds	r7, #36	@ 0x24
 8005996:	46bd      	mov	sp, r7
 8005998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599c:	4770      	bx	lr
	...

080059a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80059a0:	b580      	push	{r7, lr}
 80059a2:	b082      	sub	sp, #8
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	3b01      	subs	r3, #1
 80059ac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80059b0:	d301      	bcc.n	80059b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80059b2:	2301      	movs	r3, #1
 80059b4:	e00f      	b.n	80059d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80059b6:	4a0a      	ldr	r2, [pc, #40]	@ (80059e0 <SysTick_Config+0x40>)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	3b01      	subs	r3, #1
 80059bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80059be:	210f      	movs	r1, #15
 80059c0:	f04f 30ff 	mov.w	r0, #4294967295
 80059c4:	f7ff ff8e 	bl	80058e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80059c8:	4b05      	ldr	r3, [pc, #20]	@ (80059e0 <SysTick_Config+0x40>)
 80059ca:	2200      	movs	r2, #0
 80059cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80059ce:	4b04      	ldr	r3, [pc, #16]	@ (80059e0 <SysTick_Config+0x40>)
 80059d0:	2207      	movs	r2, #7
 80059d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80059d4:	2300      	movs	r3, #0
}
 80059d6:	4618      	mov	r0, r3
 80059d8:	3708      	adds	r7, #8
 80059da:	46bd      	mov	sp, r7
 80059dc:	bd80      	pop	{r7, pc}
 80059de:	bf00      	nop
 80059e0:	e000e010 	.word	0xe000e010

080059e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b082      	sub	sp, #8
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80059ec:	6878      	ldr	r0, [r7, #4]
 80059ee:	f7ff ff29 	bl	8005844 <__NVIC_SetPriorityGrouping>
}
 80059f2:	bf00      	nop
 80059f4:	3708      	adds	r7, #8
 80059f6:	46bd      	mov	sp, r7
 80059f8:	bd80      	pop	{r7, pc}

080059fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80059fa:	b580      	push	{r7, lr}
 80059fc:	b086      	sub	sp, #24
 80059fe:	af00      	add	r7, sp, #0
 8005a00:	4603      	mov	r3, r0
 8005a02:	60b9      	str	r1, [r7, #8]
 8005a04:	607a      	str	r2, [r7, #4]
 8005a06:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005a08:	f7ff ff40 	bl	800588c <__NVIC_GetPriorityGrouping>
 8005a0c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005a0e:	687a      	ldr	r2, [r7, #4]
 8005a10:	68b9      	ldr	r1, [r7, #8]
 8005a12:	6978      	ldr	r0, [r7, #20]
 8005a14:	f7ff ff90 	bl	8005938 <NVIC_EncodePriority>
 8005a18:	4602      	mov	r2, r0
 8005a1a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005a1e:	4611      	mov	r1, r2
 8005a20:	4618      	mov	r0, r3
 8005a22:	f7ff ff5f 	bl	80058e4 <__NVIC_SetPriority>
}
 8005a26:	bf00      	nop
 8005a28:	3718      	adds	r7, #24
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	bd80      	pop	{r7, pc}

08005a2e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005a2e:	b580      	push	{r7, lr}
 8005a30:	b082      	sub	sp, #8
 8005a32:	af00      	add	r7, sp, #0
 8005a34:	4603      	mov	r3, r0
 8005a36:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005a38:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005a3c:	4618      	mov	r0, r3
 8005a3e:	f7ff ff33 	bl	80058a8 <__NVIC_EnableIRQ>
}
 8005a42:	bf00      	nop
 8005a44:	3708      	adds	r7, #8
 8005a46:	46bd      	mov	sp, r7
 8005a48:	bd80      	pop	{r7, pc}

08005a4a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005a4a:	b580      	push	{r7, lr}
 8005a4c:	b082      	sub	sp, #8
 8005a4e:	af00      	add	r7, sp, #0
 8005a50:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005a52:	6878      	ldr	r0, [r7, #4]
 8005a54:	f7ff ffa4 	bl	80059a0 <SysTick_Config>
 8005a58:	4603      	mov	r3, r0
}
 8005a5a:	4618      	mov	r0, r3
 8005a5c:	3708      	adds	r7, #8
 8005a5e:	46bd      	mov	sp, r7
 8005a60:	bd80      	pop	{r7, pc}
	...

08005a64 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8005a64:	b480      	push	{r7}
 8005a66:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8005a68:	f3bf 8f5f 	dmb	sy
}
 8005a6c:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8005a6e:	4b07      	ldr	r3, [pc, #28]	@ (8005a8c <HAL_MPU_Disable+0x28>)
 8005a70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a72:	4a06      	ldr	r2, [pc, #24]	@ (8005a8c <HAL_MPU_Disable+0x28>)
 8005a74:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a78:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8005a7a:	4b05      	ldr	r3, [pc, #20]	@ (8005a90 <HAL_MPU_Disable+0x2c>)
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	605a      	str	r2, [r3, #4]
}
 8005a80:	bf00      	nop
 8005a82:	46bd      	mov	sp, r7
 8005a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a88:	4770      	bx	lr
 8005a8a:	bf00      	nop
 8005a8c:	e000ed00 	.word	0xe000ed00
 8005a90:	e000ed90 	.word	0xe000ed90

08005a94 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8005a94:	b480      	push	{r7}
 8005a96:	b083      	sub	sp, #12
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8005a9c:	4a0b      	ldr	r2, [pc, #44]	@ (8005acc <HAL_MPU_Enable+0x38>)
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	f043 0301 	orr.w	r3, r3, #1
 8005aa4:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8005aa6:	4b0a      	ldr	r3, [pc, #40]	@ (8005ad0 <HAL_MPU_Enable+0x3c>)
 8005aa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005aaa:	4a09      	ldr	r2, [pc, #36]	@ (8005ad0 <HAL_MPU_Enable+0x3c>)
 8005aac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ab0:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8005ab2:	f3bf 8f4f 	dsb	sy
}
 8005ab6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8005ab8:	f3bf 8f6f 	isb	sy
}
 8005abc:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8005abe:	bf00      	nop
 8005ac0:	370c      	adds	r7, #12
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac8:	4770      	bx	lr
 8005aca:	bf00      	nop
 8005acc:	e000ed90 	.word	0xe000ed90
 8005ad0:	e000ed00 	.word	0xe000ed00

08005ad4 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8005ad4:	b480      	push	{r7}
 8005ad6:	b083      	sub	sp, #12
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	785a      	ldrb	r2, [r3, #1]
 8005ae0:	4b1b      	ldr	r3, [pc, #108]	@ (8005b50 <HAL_MPU_ConfigRegion+0x7c>)
 8005ae2:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8005ae4:	4b1a      	ldr	r3, [pc, #104]	@ (8005b50 <HAL_MPU_ConfigRegion+0x7c>)
 8005ae6:	691b      	ldr	r3, [r3, #16]
 8005ae8:	4a19      	ldr	r2, [pc, #100]	@ (8005b50 <HAL_MPU_ConfigRegion+0x7c>)
 8005aea:	f023 0301 	bic.w	r3, r3, #1
 8005aee:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8005af0:	4a17      	ldr	r2, [pc, #92]	@ (8005b50 <HAL_MPU_ConfigRegion+0x7c>)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	685b      	ldr	r3, [r3, #4]
 8005af6:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	7b1b      	ldrb	r3, [r3, #12]
 8005afc:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	7adb      	ldrb	r3, [r3, #11]
 8005b02:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005b04:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	7a9b      	ldrb	r3, [r3, #10]
 8005b0a:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8005b0c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	7b5b      	ldrb	r3, [r3, #13]
 8005b12:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8005b14:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	7b9b      	ldrb	r3, [r3, #14]
 8005b1a:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8005b1c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	7bdb      	ldrb	r3, [r3, #15]
 8005b22:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8005b24:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	7a5b      	ldrb	r3, [r3, #9]
 8005b2a:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8005b2c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	7a1b      	ldrb	r3, [r3, #8]
 8005b32:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8005b34:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8005b36:	687a      	ldr	r2, [r7, #4]
 8005b38:	7812      	ldrb	r2, [r2, #0]
 8005b3a:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005b3c:	4a04      	ldr	r2, [pc, #16]	@ (8005b50 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8005b3e:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005b40:	6113      	str	r3, [r2, #16]
}
 8005b42:	bf00      	nop
 8005b44:	370c      	adds	r7, #12
 8005b46:	46bd      	mov	sp, r7
 8005b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4c:	4770      	bx	lr
 8005b4e:	bf00      	nop
 8005b50:	e000ed90 	.word	0xe000ed90

08005b54 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8005b54:	b580      	push	{r7, lr}
 8005b56:	b082      	sub	sp, #8
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d101      	bne.n	8005b66 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8005b62:	2301      	movs	r3, #1
 8005b64:	e014      	b.n	8005b90 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	791b      	ldrb	r3, [r3, #4]
 8005b6a:	b2db      	uxtb	r3, r3
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d105      	bne.n	8005b7c <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2200      	movs	r2, #0
 8005b74:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8005b76:	6878      	ldr	r0, [r7, #4]
 8005b78:	f7fb f814 	bl	8000ba4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2202      	movs	r2, #2
 8005b80:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	2200      	movs	r2, #0
 8005b86:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2201      	movs	r2, #1
 8005b8c:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8005b8e:	2300      	movs	r3, #0
}
 8005b90:	4618      	mov	r0, r3
 8005b92:	3708      	adds	r7, #8
 8005b94:	46bd      	mov	sp, r7
 8005b96:	bd80      	pop	{r7, pc}

08005b98 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8005b98:	b580      	push	{r7, lr}
 8005b9a:	b086      	sub	sp, #24
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	60f8      	str	r0, [r7, #12]
 8005ba0:	60b9      	str	r1, [r7, #8]
 8005ba2:	607a      	str	r2, [r7, #4]
 8005ba4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d101      	bne.n	8005bb0 <HAL_DAC_Start_DMA+0x18>
  {
    return HAL_ERROR;
 8005bac:	2301      	movs	r3, #1
 8005bae:	e0a2      	b.n	8005cf6 <HAL_DAC_Start_DMA+0x15e>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	795b      	ldrb	r3, [r3, #5]
 8005bb4:	2b01      	cmp	r3, #1
 8005bb6:	d101      	bne.n	8005bbc <HAL_DAC_Start_DMA+0x24>
 8005bb8:	2302      	movs	r3, #2
 8005bba:	e09c      	b.n	8005cf6 <HAL_DAC_Start_DMA+0x15e>
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	2201      	movs	r2, #1
 8005bc0:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	2202      	movs	r2, #2
 8005bc6:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8005bc8:	68bb      	ldr	r3, [r7, #8]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d129      	bne.n	8005c22 <HAL_DAC_Start_DMA+0x8a>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	689b      	ldr	r3, [r3, #8]
 8005bd2:	4a4b      	ldr	r2, [pc, #300]	@ (8005d00 <HAL_DAC_Start_DMA+0x168>)
 8005bd4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	689b      	ldr	r3, [r3, #8]
 8005bda:	4a4a      	ldr	r2, [pc, #296]	@ (8005d04 <HAL_DAC_Start_DMA+0x16c>)
 8005bdc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	689b      	ldr	r3, [r3, #8]
 8005be2:	4a49      	ldr	r2, [pc, #292]	@ (8005d08 <HAL_DAC_Start_DMA+0x170>)
 8005be4:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	681a      	ldr	r2, [r3, #0]
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005bf4:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8005bf6:	6a3b      	ldr	r3, [r7, #32]
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d003      	beq.n	8005c04 <HAL_DAC_Start_DMA+0x6c>
 8005bfc:	6a3b      	ldr	r3, [r7, #32]
 8005bfe:	2b04      	cmp	r3, #4
 8005c00:	d005      	beq.n	8005c0e <HAL_DAC_Start_DMA+0x76>
 8005c02:	e009      	b.n	8005c18 <HAL_DAC_Start_DMA+0x80>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	3308      	adds	r3, #8
 8005c0a:	613b      	str	r3, [r7, #16]
        break;
 8005c0c:	e033      	b.n	8005c76 <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	330c      	adds	r3, #12
 8005c14:	613b      	str	r3, [r7, #16]
        break;
 8005c16:	e02e      	b.n	8005c76 <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	3310      	adds	r3, #16
 8005c1e:	613b      	str	r3, [r7, #16]
        break;
 8005c20:	e029      	b.n	8005c76 <HAL_DAC_Start_DMA+0xde>
  }

  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	68db      	ldr	r3, [r3, #12]
 8005c26:	4a39      	ldr	r2, [pc, #228]	@ (8005d0c <HAL_DAC_Start_DMA+0x174>)
 8005c28:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	68db      	ldr	r3, [r3, #12]
 8005c2e:	4a38      	ldr	r2, [pc, #224]	@ (8005d10 <HAL_DAC_Start_DMA+0x178>)
 8005c30:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	68db      	ldr	r3, [r3, #12]
 8005c36:	4a37      	ldr	r2, [pc, #220]	@ (8005d14 <HAL_DAC_Start_DMA+0x17c>)
 8005c38:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	681a      	ldr	r2, [r3, #0]
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8005c48:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8005c4a:	6a3b      	ldr	r3, [r7, #32]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d003      	beq.n	8005c58 <HAL_DAC_Start_DMA+0xc0>
 8005c50:	6a3b      	ldr	r3, [r7, #32]
 8005c52:	2b04      	cmp	r3, #4
 8005c54:	d005      	beq.n	8005c62 <HAL_DAC_Start_DMA+0xca>
 8005c56:	e009      	b.n	8005c6c <HAL_DAC_Start_DMA+0xd4>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	3314      	adds	r3, #20
 8005c5e:	613b      	str	r3, [r7, #16]
        break;
 8005c60:	e009      	b.n	8005c76 <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	3318      	adds	r3, #24
 8005c68:	613b      	str	r3, [r7, #16]
        break;
 8005c6a:	e004      	b.n	8005c76 <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	331c      	adds	r3, #28
 8005c72:	613b      	str	r3, [r7, #16]
        break;
 8005c74:	bf00      	nop
    }
  }

  if (Channel == DAC_CHANNEL_1)
 8005c76:	68bb      	ldr	r3, [r7, #8]
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d111      	bne.n	8005ca0 <HAL_DAC_Start_DMA+0x108>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	681a      	ldr	r2, [r3, #0]
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005c8a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	6898      	ldr	r0, [r3, #8]
 8005c90:	6879      	ldr	r1, [r7, #4]
 8005c92:	683b      	ldr	r3, [r7, #0]
 8005c94:	693a      	ldr	r2, [r7, #16]
 8005c96:	f000 fd85 	bl	80067a4 <HAL_DMA_Start_IT>
 8005c9a:	4603      	mov	r3, r0
 8005c9c:	75fb      	strb	r3, [r7, #23]
 8005c9e:	e010      	b.n	8005cc2 <HAL_DAC_Start_DMA+0x12a>
  }

  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	681a      	ldr	r2, [r3, #0]
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8005cae:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	68d8      	ldr	r0, [r3, #12]
 8005cb4:	6879      	ldr	r1, [r7, #4]
 8005cb6:	683b      	ldr	r3, [r7, #0]
 8005cb8:	693a      	ldr	r2, [r7, #16]
 8005cba:	f000 fd73 	bl	80067a4 <HAL_DMA_Start_IT>
 8005cbe:	4603      	mov	r3, r0
 8005cc0:	75fb      	strb	r3, [r7, #23]
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8005cc8:	7dfb      	ldrb	r3, [r7, #23]
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d10c      	bne.n	8005ce8 <HAL_DAC_Start_DMA+0x150>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	6819      	ldr	r1, [r3, #0]
 8005cd4:	68bb      	ldr	r3, [r7, #8]
 8005cd6:	f003 0310 	and.w	r3, r3, #16
 8005cda:	2201      	movs	r2, #1
 8005cdc:	409a      	lsls	r2, r3
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	430a      	orrs	r2, r1
 8005ce4:	601a      	str	r2, [r3, #0]
 8005ce6:	e005      	b.n	8005cf4 <HAL_DAC_Start_DMA+0x15c>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	691b      	ldr	r3, [r3, #16]
 8005cec:	f043 0204 	orr.w	r2, r3, #4
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8005cf4:	7dfb      	ldrb	r3, [r7, #23]
}
 8005cf6:	4618      	mov	r0, r3
 8005cf8:	3718      	adds	r7, #24
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	bd80      	pop	{r7, pc}
 8005cfe:	bf00      	nop
 8005d00:	08005fe1 	.word	0x08005fe1
 8005d04:	08006003 	.word	0x08006003
 8005d08:	0800601f 	.word	0x0800601f
 8005d0c:	08006089 	.word	0x08006089
 8005d10:	080060ab 	.word	0x080060ab
 8005d14:	080060c7 	.word	0x080060c7

08005d18 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8005d18:	b480      	push	{r7}
 8005d1a:	b083      	sub	sp, #12
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8005d20:	bf00      	nop
 8005d22:	370c      	adds	r7, #12
 8005d24:	46bd      	mov	sp, r7
 8005d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2a:	4770      	bx	lr

08005d2c <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8005d2c:	b480      	push	{r7}
 8005d2e:	b083      	sub	sp, #12
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8005d34:	bf00      	nop
 8005d36:	370c      	adds	r7, #12
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3e:	4770      	bx	lr

08005d40 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8005d40:	b480      	push	{r7}
 8005d42:	b083      	sub	sp, #12
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8005d48:	bf00      	nop
 8005d4a:	370c      	adds	r7, #12
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d52:	4770      	bx	lr

08005d54 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8005d54:	b580      	push	{r7, lr}
 8005d56:	b08a      	sub	sp, #40	@ 0x28
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	60f8      	str	r0, [r7, #12]
 8005d5c:	60b9      	str	r1, [r7, #8]
 8005d5e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005d60:	2300      	movs	r3, #0
 8005d62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint32_t tmpreg2;
  uint32_t tickstart;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d002      	beq.n	8005d72 <HAL_DAC_ConfigChannel+0x1e>
 8005d6c:	68bb      	ldr	r3, [r7, #8]
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d101      	bne.n	8005d76 <HAL_DAC_ConfigChannel+0x22>
  {
    return HAL_ERROR;
 8005d72:	2301      	movs	r3, #1
 8005d74:	e12d      	b.n	8005fd2 <HAL_DAC_ConfigChannel+0x27e>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8005d76:	68bb      	ldr	r3, [r7, #8]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	2b04      	cmp	r3, #4
    }
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	795b      	ldrb	r3, [r3, #5]
 8005d80:	2b01      	cmp	r3, #1
 8005d82:	d101      	bne.n	8005d88 <HAL_DAC_ConfigChannel+0x34>
 8005d84:	2302      	movs	r3, #2
 8005d86:	e124      	b.n	8005fd2 <HAL_DAC_ConfigChannel+0x27e>
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	2201      	movs	r2, #1
 8005d8c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	2202      	movs	r2, #2
 8005d92:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8005d94:	68bb      	ldr	r3, [r7, #8]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	2b04      	cmp	r3, #4
 8005d9a:	d17a      	bne.n	8005e92 <HAL_DAC_ConfigChannel+0x13e>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8005d9c:	f7fd f9f8 	bl	8003190 <HAL_GetTick>
 8005da0:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d13d      	bne.n	8005e24 <HAL_DAC_ConfigChannel+0xd0>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005da8:	e018      	b.n	8005ddc <HAL_DAC_ConfigChannel+0x88>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005daa:	f7fd f9f1 	bl	8003190 <HAL_GetTick>
 8005dae:	4602      	mov	r2, r0
 8005db0:	69fb      	ldr	r3, [r7, #28]
 8005db2:	1ad3      	subs	r3, r2, r3
 8005db4:	2b01      	cmp	r3, #1
 8005db6:	d911      	bls.n	8005ddc <HAL_DAC_ConfigChannel+0x88>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005dbe:	4b87      	ldr	r3, [pc, #540]	@ (8005fdc <HAL_DAC_ConfigChannel+0x288>)
 8005dc0:	4013      	ands	r3, r2
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d00a      	beq.n	8005ddc <HAL_DAC_ConfigChannel+0x88>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	691b      	ldr	r3, [r3, #16]
 8005dca:	f043 0208 	orr.w	r2, r3, #8
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	2203      	movs	r2, #3
 8005dd6:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8005dd8:	2303      	movs	r3, #3
 8005dda:	e0fa      	b.n	8005fd2 <HAL_DAC_ConfigChannel+0x27e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005de2:	4b7e      	ldr	r3, [pc, #504]	@ (8005fdc <HAL_DAC_ConfigChannel+0x288>)
 8005de4:	4013      	ands	r3, r2
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d1df      	bne.n	8005daa <HAL_DAC_ConfigChannel+0x56>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	68ba      	ldr	r2, [r7, #8]
 8005df0:	6992      	ldr	r2, [r2, #24]
 8005df2:	641a      	str	r2, [r3, #64]	@ 0x40
 8005df4:	e020      	b.n	8005e38 <HAL_DAC_ConfigChannel+0xe4>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005df6:	f7fd f9cb 	bl	8003190 <HAL_GetTick>
 8005dfa:	4602      	mov	r2, r0
 8005dfc:	69fb      	ldr	r3, [r7, #28]
 8005dfe:	1ad3      	subs	r3, r2, r3
 8005e00:	2b01      	cmp	r3, #1
 8005e02:	d90f      	bls.n	8005e24 <HAL_DAC_ConfigChannel+0xd0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	da0a      	bge.n	8005e24 <HAL_DAC_ConfigChannel+0xd0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	691b      	ldr	r3, [r3, #16]
 8005e12:	f043 0208 	orr.w	r2, r3, #8
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	2203      	movs	r2, #3
 8005e1e:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8005e20:	2303      	movs	r3, #3
 8005e22:	e0d6      	b.n	8005fd2 <HAL_DAC_ConfigChannel+0x27e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	dbe3      	blt.n	8005df6 <HAL_DAC_ConfigChannel+0xa2>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	68ba      	ldr	r2, [r7, #8]
 8005e34:	6992      	ldr	r2, [r2, #24]
 8005e36:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	f003 0310 	and.w	r3, r3, #16
 8005e44:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8005e48:	fa01 f303 	lsl.w	r3, r1, r3
 8005e4c:	43db      	mvns	r3, r3
 8005e4e:	ea02 0103 	and.w	r1, r2, r3
 8005e52:	68bb      	ldr	r3, [r7, #8]
 8005e54:	69da      	ldr	r2, [r3, #28]
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	f003 0310 	and.w	r3, r3, #16
 8005e5c:	409a      	lsls	r2, r3
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	430a      	orrs	r2, r1
 8005e64:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	f003 0310 	and.w	r3, r3, #16
 8005e72:	21ff      	movs	r1, #255	@ 0xff
 8005e74:	fa01 f303 	lsl.w	r3, r1, r3
 8005e78:	43db      	mvns	r3, r3
 8005e7a:	ea02 0103 	and.w	r1, r2, r3
 8005e7e:	68bb      	ldr	r3, [r7, #8]
 8005e80:	6a1a      	ldr	r2, [r3, #32]
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	f003 0310 	and.w	r3, r3, #16
 8005e88:	409a      	lsls	r2, r3
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	430a      	orrs	r2, r1
 8005e90:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8005e92:	68bb      	ldr	r3, [r7, #8]
 8005e94:	691b      	ldr	r3, [r3, #16]
 8005e96:	2b01      	cmp	r3, #1
 8005e98:	d11d      	bne.n	8005ed6 <HAL_DAC_ConfigChannel+0x182>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ea0:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	f003 0310 	and.w	r3, r3, #16
 8005ea8:	221f      	movs	r2, #31
 8005eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8005eae:	43db      	mvns	r3, r3
 8005eb0:	69ba      	ldr	r2, [r7, #24]
 8005eb2:	4013      	ands	r3, r2
 8005eb4:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8005eb6:	68bb      	ldr	r3, [r7, #8]
 8005eb8:	695b      	ldr	r3, [r3, #20]
 8005eba:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	f003 0310 	and.w	r3, r3, #16
 8005ec2:	697a      	ldr	r2, [r7, #20]
 8005ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ec8:	69ba      	ldr	r2, [r7, #24]
 8005eca:	4313      	orrs	r3, r2
 8005ecc:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	69ba      	ldr	r2, [r7, #24]
 8005ed4:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005edc:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	f003 0310 	and.w	r3, r3, #16
 8005ee4:	2207      	movs	r2, #7
 8005ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8005eea:	43db      	mvns	r3, r3
 8005eec:	69ba      	ldr	r2, [r7, #24]
 8005eee:	4013      	ands	r3, r2
 8005ef0:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8005ef2:	68bb      	ldr	r3, [r7, #8]
 8005ef4:	68db      	ldr	r3, [r3, #12]
 8005ef6:	2b01      	cmp	r3, #1
 8005ef8:	d102      	bne.n	8005f00 <HAL_DAC_ConfigChannel+0x1ac>
  {
    connectOnChip = 0x00000000UL;
 8005efa:	2300      	movs	r3, #0
 8005efc:	627b      	str	r3, [r7, #36]	@ 0x24
 8005efe:	e00f      	b.n	8005f20 <HAL_DAC_ConfigChannel+0x1cc>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8005f00:	68bb      	ldr	r3, [r7, #8]
 8005f02:	68db      	ldr	r3, [r3, #12]
 8005f04:	2b02      	cmp	r3, #2
 8005f06:	d102      	bne.n	8005f0e <HAL_DAC_ConfigChannel+0x1ba>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8005f08:	2301      	movs	r3, #1
 8005f0a:	627b      	str	r3, [r7, #36]	@ 0x24
 8005f0c:	e008      	b.n	8005f20 <HAL_DAC_ConfigChannel+0x1cc>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8005f0e:	68bb      	ldr	r3, [r7, #8]
 8005f10:	689b      	ldr	r3, [r3, #8]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d102      	bne.n	8005f1c <HAL_DAC_ConfigChannel+0x1c8>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8005f16:	2301      	movs	r3, #1
 8005f18:	627b      	str	r3, [r7, #36]	@ 0x24
 8005f1a:	e001      	b.n	8005f20 <HAL_DAC_ConfigChannel+0x1cc>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8005f20:	68bb      	ldr	r3, [r7, #8]
 8005f22:	681a      	ldr	r2, [r3, #0]
 8005f24:	68bb      	ldr	r3, [r7, #8]
 8005f26:	689b      	ldr	r3, [r3, #8]
 8005f28:	4313      	orrs	r3, r2
 8005f2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f2c:	4313      	orrs	r3, r2
 8005f2e:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	f003 0310 	and.w	r3, r3, #16
 8005f36:	697a      	ldr	r2, [r7, #20]
 8005f38:	fa02 f303 	lsl.w	r3, r2, r3
 8005f3c:	69ba      	ldr	r2, [r7, #24]
 8005f3e:	4313      	orrs	r3, r2
 8005f40:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	69ba      	ldr	r2, [r7, #24]
 8005f48:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	6819      	ldr	r1, [r3, #0]
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	f003 0310 	and.w	r3, r3, #16
 8005f56:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8005f5e:	43da      	mvns	r2, r3
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	400a      	ands	r2, r1
 8005f66:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	f003 0310 	and.w	r3, r3, #16
 8005f76:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8005f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8005f7e:	43db      	mvns	r3, r3
 8005f80:	69ba      	ldr	r2, [r7, #24]
 8005f82:	4013      	ands	r3, r2
 8005f84:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8005f86:	68bb      	ldr	r3, [r7, #8]
 8005f88:	685b      	ldr	r3, [r3, #4]
 8005f8a:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	f003 0310 	and.w	r3, r3, #16
 8005f92:	697a      	ldr	r2, [r7, #20]
 8005f94:	fa02 f303 	lsl.w	r3, r2, r3
 8005f98:	69ba      	ldr	r2, [r7, #24]
 8005f9a:	4313      	orrs	r3, r2
 8005f9c:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	69ba      	ldr	r2, [r7, #24]
 8005fa4:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	6819      	ldr	r1, [r3, #0]
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	f003 0310 	and.w	r3, r3, #16
 8005fb2:	22c0      	movs	r2, #192	@ 0xc0
 8005fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8005fb8:	43da      	mvns	r2, r3
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	400a      	ands	r2, r1
 8005fc0:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	2201      	movs	r2, #1
 8005fc6:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	2200      	movs	r2, #0
 8005fcc:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8005fce:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	3728      	adds	r7, #40	@ 0x28
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	bd80      	pop	{r7, pc}
 8005fda:	bf00      	nop
 8005fdc:	20008000 	.word	0x20008000

08005fe0 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8005fe0:	b580      	push	{r7, lr}
 8005fe2:	b084      	sub	sp, #16
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fec:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8005fee:	68f8      	ldr	r0, [r7, #12]
 8005ff0:	f7ff fe92 	bl	8005d18 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	2201      	movs	r2, #1
 8005ff8:	711a      	strb	r2, [r3, #4]
}
 8005ffa:	bf00      	nop
 8005ffc:	3710      	adds	r7, #16
 8005ffe:	46bd      	mov	sp, r7
 8006000:	bd80      	pop	{r7, pc}

08006002 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8006002:	b580      	push	{r7, lr}
 8006004:	b084      	sub	sp, #16
 8006006:	af00      	add	r7, sp, #0
 8006008:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800600e:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8006010:	68f8      	ldr	r0, [r7, #12]
 8006012:	f7ff fe8b 	bl	8005d2c <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8006016:	bf00      	nop
 8006018:	3710      	adds	r7, #16
 800601a:	46bd      	mov	sp, r7
 800601c:	bd80      	pop	{r7, pc}

0800601e <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 800601e:	b580      	push	{r7, lr}
 8006020:	b084      	sub	sp, #16
 8006022:	af00      	add	r7, sp, #0
 8006024:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800602a:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	691b      	ldr	r3, [r3, #16]
 8006030:	f043 0204 	orr.w	r2, r3, #4
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8006038:	68f8      	ldr	r0, [r7, #12]
 800603a:	f7ff fe81 	bl	8005d40 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	2201      	movs	r2, #1
 8006042:	711a      	strb	r2, [r3, #4]
}
 8006044:	bf00      	nop
 8006046:	3710      	adds	r7, #16
 8006048:	46bd      	mov	sp, r7
 800604a:	bd80      	pop	{r7, pc}

0800604c <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800604c:	b480      	push	{r7}
 800604e:	b083      	sub	sp, #12
 8006050:	af00      	add	r7, sp, #0
 8006052:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8006054:	bf00      	nop
 8006056:	370c      	adds	r7, #12
 8006058:	46bd      	mov	sp, r7
 800605a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800605e:	4770      	bx	lr

08006060 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8006060:	b480      	push	{r7}
 8006062:	b083      	sub	sp, #12
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8006068:	bf00      	nop
 800606a:	370c      	adds	r7, #12
 800606c:	46bd      	mov	sp, r7
 800606e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006072:	4770      	bx	lr

08006074 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8006074:	b480      	push	{r7}
 8006076:	b083      	sub	sp, #12
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 800607c:	bf00      	nop
 800607e:	370c      	adds	r7, #12
 8006080:	46bd      	mov	sp, r7
 8006082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006086:	4770      	bx	lr

08006088 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8006088:	b580      	push	{r7, lr}
 800608a:	b084      	sub	sp, #16
 800608c:	af00      	add	r7, sp, #0
 800608e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006094:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8006096:	68f8      	ldr	r0, [r7, #12]
 8006098:	f7ff ffd8 	bl	800604c <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	2201      	movs	r2, #1
 80060a0:	711a      	strb	r2, [r3, #4]
}
 80060a2:	bf00      	nop
 80060a4:	3710      	adds	r7, #16
 80060a6:	46bd      	mov	sp, r7
 80060a8:	bd80      	pop	{r7, pc}

080060aa <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80060aa:	b580      	push	{r7, lr}
 80060ac:	b084      	sub	sp, #16
 80060ae:	af00      	add	r7, sp, #0
 80060b0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060b6:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80060b8:	68f8      	ldr	r0, [r7, #12]
 80060ba:	f7ff ffd1 	bl	8006060 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80060be:	bf00      	nop
 80060c0:	3710      	adds	r7, #16
 80060c2:	46bd      	mov	sp, r7
 80060c4:	bd80      	pop	{r7, pc}

080060c6 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 80060c6:	b580      	push	{r7, lr}
 80060c8:	b084      	sub	sp, #16
 80060ca:	af00      	add	r7, sp, #0
 80060cc:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060d2:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	691b      	ldr	r3, [r3, #16]
 80060d8:	f043 0204 	orr.w	r2, r3, #4
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 80060e0:	68f8      	ldr	r0, [r7, #12]
 80060e2:	f7ff ffc7 	bl	8006074 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	2201      	movs	r2, #1
 80060ea:	711a      	strb	r2, [r3, #4]
}
 80060ec:	bf00      	nop
 80060ee:	3710      	adds	r7, #16
 80060f0:	46bd      	mov	sp, r7
 80060f2:	bd80      	pop	{r7, pc}

080060f4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	b086      	sub	sp, #24
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 80060fc:	f7fd f848 	bl	8003190 <HAL_GetTick>
 8006100:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	2b00      	cmp	r3, #0
 8006106:	d101      	bne.n	800610c <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8006108:	2301      	movs	r3, #1
 800610a:	e312      	b.n	8006732 <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	4a66      	ldr	r2, [pc, #408]	@ (80062ac <HAL_DMA_Init+0x1b8>)
 8006112:	4293      	cmp	r3, r2
 8006114:	d04a      	beq.n	80061ac <HAL_DMA_Init+0xb8>
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	4a65      	ldr	r2, [pc, #404]	@ (80062b0 <HAL_DMA_Init+0x1bc>)
 800611c:	4293      	cmp	r3, r2
 800611e:	d045      	beq.n	80061ac <HAL_DMA_Init+0xb8>
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	4a63      	ldr	r2, [pc, #396]	@ (80062b4 <HAL_DMA_Init+0x1c0>)
 8006126:	4293      	cmp	r3, r2
 8006128:	d040      	beq.n	80061ac <HAL_DMA_Init+0xb8>
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	4a62      	ldr	r2, [pc, #392]	@ (80062b8 <HAL_DMA_Init+0x1c4>)
 8006130:	4293      	cmp	r3, r2
 8006132:	d03b      	beq.n	80061ac <HAL_DMA_Init+0xb8>
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	4a60      	ldr	r2, [pc, #384]	@ (80062bc <HAL_DMA_Init+0x1c8>)
 800613a:	4293      	cmp	r3, r2
 800613c:	d036      	beq.n	80061ac <HAL_DMA_Init+0xb8>
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	4a5f      	ldr	r2, [pc, #380]	@ (80062c0 <HAL_DMA_Init+0x1cc>)
 8006144:	4293      	cmp	r3, r2
 8006146:	d031      	beq.n	80061ac <HAL_DMA_Init+0xb8>
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	4a5d      	ldr	r2, [pc, #372]	@ (80062c4 <HAL_DMA_Init+0x1d0>)
 800614e:	4293      	cmp	r3, r2
 8006150:	d02c      	beq.n	80061ac <HAL_DMA_Init+0xb8>
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	4a5c      	ldr	r2, [pc, #368]	@ (80062c8 <HAL_DMA_Init+0x1d4>)
 8006158:	4293      	cmp	r3, r2
 800615a:	d027      	beq.n	80061ac <HAL_DMA_Init+0xb8>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	4a5a      	ldr	r2, [pc, #360]	@ (80062cc <HAL_DMA_Init+0x1d8>)
 8006162:	4293      	cmp	r3, r2
 8006164:	d022      	beq.n	80061ac <HAL_DMA_Init+0xb8>
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	4a59      	ldr	r2, [pc, #356]	@ (80062d0 <HAL_DMA_Init+0x1dc>)
 800616c:	4293      	cmp	r3, r2
 800616e:	d01d      	beq.n	80061ac <HAL_DMA_Init+0xb8>
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	4a57      	ldr	r2, [pc, #348]	@ (80062d4 <HAL_DMA_Init+0x1e0>)
 8006176:	4293      	cmp	r3, r2
 8006178:	d018      	beq.n	80061ac <HAL_DMA_Init+0xb8>
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	4a56      	ldr	r2, [pc, #344]	@ (80062d8 <HAL_DMA_Init+0x1e4>)
 8006180:	4293      	cmp	r3, r2
 8006182:	d013      	beq.n	80061ac <HAL_DMA_Init+0xb8>
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	4a54      	ldr	r2, [pc, #336]	@ (80062dc <HAL_DMA_Init+0x1e8>)
 800618a:	4293      	cmp	r3, r2
 800618c:	d00e      	beq.n	80061ac <HAL_DMA_Init+0xb8>
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	4a53      	ldr	r2, [pc, #332]	@ (80062e0 <HAL_DMA_Init+0x1ec>)
 8006194:	4293      	cmp	r3, r2
 8006196:	d009      	beq.n	80061ac <HAL_DMA_Init+0xb8>
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	4a51      	ldr	r2, [pc, #324]	@ (80062e4 <HAL_DMA_Init+0x1f0>)
 800619e:	4293      	cmp	r3, r2
 80061a0:	d004      	beq.n	80061ac <HAL_DMA_Init+0xb8>
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	4a50      	ldr	r2, [pc, #320]	@ (80062e8 <HAL_DMA_Init+0x1f4>)
 80061a8:	4293      	cmp	r3, r2
 80061aa:	d101      	bne.n	80061b0 <HAL_DMA_Init+0xbc>
 80061ac:	2301      	movs	r3, #1
 80061ae:	e000      	b.n	80061b2 <HAL_DMA_Init+0xbe>
 80061b0:	2300      	movs	r3, #0
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	f000 813c 	beq.w	8006430 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2202      	movs	r2, #2
 80061bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2200      	movs	r2, #0
 80061c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	4a37      	ldr	r2, [pc, #220]	@ (80062ac <HAL_DMA_Init+0x1b8>)
 80061ce:	4293      	cmp	r3, r2
 80061d0:	d04a      	beq.n	8006268 <HAL_DMA_Init+0x174>
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	4a36      	ldr	r2, [pc, #216]	@ (80062b0 <HAL_DMA_Init+0x1bc>)
 80061d8:	4293      	cmp	r3, r2
 80061da:	d045      	beq.n	8006268 <HAL_DMA_Init+0x174>
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	4a34      	ldr	r2, [pc, #208]	@ (80062b4 <HAL_DMA_Init+0x1c0>)
 80061e2:	4293      	cmp	r3, r2
 80061e4:	d040      	beq.n	8006268 <HAL_DMA_Init+0x174>
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	4a33      	ldr	r2, [pc, #204]	@ (80062b8 <HAL_DMA_Init+0x1c4>)
 80061ec:	4293      	cmp	r3, r2
 80061ee:	d03b      	beq.n	8006268 <HAL_DMA_Init+0x174>
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	4a31      	ldr	r2, [pc, #196]	@ (80062bc <HAL_DMA_Init+0x1c8>)
 80061f6:	4293      	cmp	r3, r2
 80061f8:	d036      	beq.n	8006268 <HAL_DMA_Init+0x174>
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	4a30      	ldr	r2, [pc, #192]	@ (80062c0 <HAL_DMA_Init+0x1cc>)
 8006200:	4293      	cmp	r3, r2
 8006202:	d031      	beq.n	8006268 <HAL_DMA_Init+0x174>
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	4a2e      	ldr	r2, [pc, #184]	@ (80062c4 <HAL_DMA_Init+0x1d0>)
 800620a:	4293      	cmp	r3, r2
 800620c:	d02c      	beq.n	8006268 <HAL_DMA_Init+0x174>
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	4a2d      	ldr	r2, [pc, #180]	@ (80062c8 <HAL_DMA_Init+0x1d4>)
 8006214:	4293      	cmp	r3, r2
 8006216:	d027      	beq.n	8006268 <HAL_DMA_Init+0x174>
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	4a2b      	ldr	r2, [pc, #172]	@ (80062cc <HAL_DMA_Init+0x1d8>)
 800621e:	4293      	cmp	r3, r2
 8006220:	d022      	beq.n	8006268 <HAL_DMA_Init+0x174>
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	4a2a      	ldr	r2, [pc, #168]	@ (80062d0 <HAL_DMA_Init+0x1dc>)
 8006228:	4293      	cmp	r3, r2
 800622a:	d01d      	beq.n	8006268 <HAL_DMA_Init+0x174>
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	4a28      	ldr	r2, [pc, #160]	@ (80062d4 <HAL_DMA_Init+0x1e0>)
 8006232:	4293      	cmp	r3, r2
 8006234:	d018      	beq.n	8006268 <HAL_DMA_Init+0x174>
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	4a27      	ldr	r2, [pc, #156]	@ (80062d8 <HAL_DMA_Init+0x1e4>)
 800623c:	4293      	cmp	r3, r2
 800623e:	d013      	beq.n	8006268 <HAL_DMA_Init+0x174>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	4a25      	ldr	r2, [pc, #148]	@ (80062dc <HAL_DMA_Init+0x1e8>)
 8006246:	4293      	cmp	r3, r2
 8006248:	d00e      	beq.n	8006268 <HAL_DMA_Init+0x174>
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	4a24      	ldr	r2, [pc, #144]	@ (80062e0 <HAL_DMA_Init+0x1ec>)
 8006250:	4293      	cmp	r3, r2
 8006252:	d009      	beq.n	8006268 <HAL_DMA_Init+0x174>
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	4a22      	ldr	r2, [pc, #136]	@ (80062e4 <HAL_DMA_Init+0x1f0>)
 800625a:	4293      	cmp	r3, r2
 800625c:	d004      	beq.n	8006268 <HAL_DMA_Init+0x174>
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	4a21      	ldr	r2, [pc, #132]	@ (80062e8 <HAL_DMA_Init+0x1f4>)
 8006264:	4293      	cmp	r3, r2
 8006266:	d108      	bne.n	800627a <HAL_DMA_Init+0x186>
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	681a      	ldr	r2, [r3, #0]
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	f022 0201 	bic.w	r2, r2, #1
 8006276:	601a      	str	r2, [r3, #0]
 8006278:	e007      	b.n	800628a <HAL_DMA_Init+0x196>
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	681a      	ldr	r2, [r3, #0]
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	f022 0201 	bic.w	r2, r2, #1
 8006288:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800628a:	e02f      	b.n	80062ec <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800628c:	f7fc ff80 	bl	8003190 <HAL_GetTick>
 8006290:	4602      	mov	r2, r0
 8006292:	693b      	ldr	r3, [r7, #16]
 8006294:	1ad3      	subs	r3, r2, r3
 8006296:	2b05      	cmp	r3, #5
 8006298:	d928      	bls.n	80062ec <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	2220      	movs	r2, #32
 800629e:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2203      	movs	r2, #3
 80062a4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 80062a8:	2301      	movs	r3, #1
 80062aa:	e242      	b.n	8006732 <HAL_DMA_Init+0x63e>
 80062ac:	40020010 	.word	0x40020010
 80062b0:	40020028 	.word	0x40020028
 80062b4:	40020040 	.word	0x40020040
 80062b8:	40020058 	.word	0x40020058
 80062bc:	40020070 	.word	0x40020070
 80062c0:	40020088 	.word	0x40020088
 80062c4:	400200a0 	.word	0x400200a0
 80062c8:	400200b8 	.word	0x400200b8
 80062cc:	40020410 	.word	0x40020410
 80062d0:	40020428 	.word	0x40020428
 80062d4:	40020440 	.word	0x40020440
 80062d8:	40020458 	.word	0x40020458
 80062dc:	40020470 	.word	0x40020470
 80062e0:	40020488 	.word	0x40020488
 80062e4:	400204a0 	.word	0x400204a0
 80062e8:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	f003 0301 	and.w	r3, r3, #1
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d1c8      	bne.n	800628c <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006302:	697a      	ldr	r2, [r7, #20]
 8006304:	4b83      	ldr	r3, [pc, #524]	@ (8006514 <HAL_DMA_Init+0x420>)
 8006306:	4013      	ands	r3, r2
 8006308:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8006312:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	691b      	ldr	r3, [r3, #16]
 8006318:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800631e:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	699b      	ldr	r3, [r3, #24]
 8006324:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800632a:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	6a1b      	ldr	r3, [r3, #32]
 8006330:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8006332:	697a      	ldr	r2, [r7, #20]
 8006334:	4313      	orrs	r3, r2
 8006336:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800633c:	2b04      	cmp	r3, #4
 800633e:	d107      	bne.n	8006350 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006348:	4313      	orrs	r3, r2
 800634a:	697a      	ldr	r2, [r7, #20]
 800634c:	4313      	orrs	r3, r2
 800634e:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	685b      	ldr	r3, [r3, #4]
 8006354:	2b28      	cmp	r3, #40	@ 0x28
 8006356:	d903      	bls.n	8006360 <HAL_DMA_Init+0x26c>
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	685b      	ldr	r3, [r3, #4]
 800635c:	2b2e      	cmp	r3, #46	@ 0x2e
 800635e:	d91f      	bls.n	80063a0 <HAL_DMA_Init+0x2ac>
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	685b      	ldr	r3, [r3, #4]
 8006364:	2b3e      	cmp	r3, #62	@ 0x3e
 8006366:	d903      	bls.n	8006370 <HAL_DMA_Init+0x27c>
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	685b      	ldr	r3, [r3, #4]
 800636c:	2b42      	cmp	r3, #66	@ 0x42
 800636e:	d917      	bls.n	80063a0 <HAL_DMA_Init+0x2ac>
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	685b      	ldr	r3, [r3, #4]
 8006374:	2b46      	cmp	r3, #70	@ 0x46
 8006376:	d903      	bls.n	8006380 <HAL_DMA_Init+0x28c>
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	685b      	ldr	r3, [r3, #4]
 800637c:	2b48      	cmp	r3, #72	@ 0x48
 800637e:	d90f      	bls.n	80063a0 <HAL_DMA_Init+0x2ac>
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	685b      	ldr	r3, [r3, #4]
 8006384:	2b4e      	cmp	r3, #78	@ 0x4e
 8006386:	d903      	bls.n	8006390 <HAL_DMA_Init+0x29c>
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	685b      	ldr	r3, [r3, #4]
 800638c:	2b52      	cmp	r3, #82	@ 0x52
 800638e:	d907      	bls.n	80063a0 <HAL_DMA_Init+0x2ac>
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	685b      	ldr	r3, [r3, #4]
 8006394:	2b73      	cmp	r3, #115	@ 0x73
 8006396:	d905      	bls.n	80063a4 <HAL_DMA_Init+0x2b0>
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	685b      	ldr	r3, [r3, #4]
 800639c:	2b77      	cmp	r3, #119	@ 0x77
 800639e:	d801      	bhi.n	80063a4 <HAL_DMA_Init+0x2b0>
 80063a0:	2301      	movs	r3, #1
 80063a2:	e000      	b.n	80063a6 <HAL_DMA_Init+0x2b2>
 80063a4:	2300      	movs	r3, #0
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d003      	beq.n	80063b2 <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 80063aa:	697b      	ldr	r3, [r7, #20]
 80063ac:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80063b0:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	697a      	ldr	r2, [r7, #20]
 80063b8:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	695b      	ldr	r3, [r3, #20]
 80063c0:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80063c2:	697b      	ldr	r3, [r7, #20]
 80063c4:	f023 0307 	bic.w	r3, r3, #7
 80063c8:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063ce:	697a      	ldr	r2, [r7, #20]
 80063d0:	4313      	orrs	r3, r2
 80063d2:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063d8:	2b04      	cmp	r3, #4
 80063da:	d117      	bne.n	800640c <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063e0:	697a      	ldr	r2, [r7, #20]
 80063e2:	4313      	orrs	r3, r2
 80063e4:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d00e      	beq.n	800640c <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80063ee:	6878      	ldr	r0, [r7, #4]
 80063f0:	f002 fb3c 	bl	8008a6c <DMA_CheckFifoParam>
 80063f4:	4603      	mov	r3, r0
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d008      	beq.n	800640c <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	2240      	movs	r2, #64	@ 0x40
 80063fe:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2201      	movs	r2, #1
 8006404:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8006408:	2301      	movs	r3, #1
 800640a:	e192      	b.n	8006732 <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	697a      	ldr	r2, [r7, #20]
 8006412:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006414:	6878      	ldr	r0, [r7, #4]
 8006416:	f002 fa77 	bl	8008908 <DMA_CalcBaseAndBitshift>
 800641a:	4603      	mov	r3, r0
 800641c:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006422:	f003 031f 	and.w	r3, r3, #31
 8006426:	223f      	movs	r2, #63	@ 0x3f
 8006428:	409a      	lsls	r2, r3
 800642a:	68bb      	ldr	r3, [r7, #8]
 800642c:	609a      	str	r2, [r3, #8]
 800642e:	e0c8      	b.n	80065c2 <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	4a38      	ldr	r2, [pc, #224]	@ (8006518 <HAL_DMA_Init+0x424>)
 8006436:	4293      	cmp	r3, r2
 8006438:	d022      	beq.n	8006480 <HAL_DMA_Init+0x38c>
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	4a37      	ldr	r2, [pc, #220]	@ (800651c <HAL_DMA_Init+0x428>)
 8006440:	4293      	cmp	r3, r2
 8006442:	d01d      	beq.n	8006480 <HAL_DMA_Init+0x38c>
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	4a35      	ldr	r2, [pc, #212]	@ (8006520 <HAL_DMA_Init+0x42c>)
 800644a:	4293      	cmp	r3, r2
 800644c:	d018      	beq.n	8006480 <HAL_DMA_Init+0x38c>
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	4a34      	ldr	r2, [pc, #208]	@ (8006524 <HAL_DMA_Init+0x430>)
 8006454:	4293      	cmp	r3, r2
 8006456:	d013      	beq.n	8006480 <HAL_DMA_Init+0x38c>
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	4a32      	ldr	r2, [pc, #200]	@ (8006528 <HAL_DMA_Init+0x434>)
 800645e:	4293      	cmp	r3, r2
 8006460:	d00e      	beq.n	8006480 <HAL_DMA_Init+0x38c>
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	4a31      	ldr	r2, [pc, #196]	@ (800652c <HAL_DMA_Init+0x438>)
 8006468:	4293      	cmp	r3, r2
 800646a:	d009      	beq.n	8006480 <HAL_DMA_Init+0x38c>
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	4a2f      	ldr	r2, [pc, #188]	@ (8006530 <HAL_DMA_Init+0x43c>)
 8006472:	4293      	cmp	r3, r2
 8006474:	d004      	beq.n	8006480 <HAL_DMA_Init+0x38c>
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	4a2e      	ldr	r2, [pc, #184]	@ (8006534 <HAL_DMA_Init+0x440>)
 800647c:	4293      	cmp	r3, r2
 800647e:	d101      	bne.n	8006484 <HAL_DMA_Init+0x390>
 8006480:	2301      	movs	r3, #1
 8006482:	e000      	b.n	8006486 <HAL_DMA_Init+0x392>
 8006484:	2300      	movs	r3, #0
 8006486:	2b00      	cmp	r3, #0
 8006488:	f000 8092 	beq.w	80065b0 <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	4a21      	ldr	r2, [pc, #132]	@ (8006518 <HAL_DMA_Init+0x424>)
 8006492:	4293      	cmp	r3, r2
 8006494:	d021      	beq.n	80064da <HAL_DMA_Init+0x3e6>
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	4a20      	ldr	r2, [pc, #128]	@ (800651c <HAL_DMA_Init+0x428>)
 800649c:	4293      	cmp	r3, r2
 800649e:	d01c      	beq.n	80064da <HAL_DMA_Init+0x3e6>
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	4a1e      	ldr	r2, [pc, #120]	@ (8006520 <HAL_DMA_Init+0x42c>)
 80064a6:	4293      	cmp	r3, r2
 80064a8:	d017      	beq.n	80064da <HAL_DMA_Init+0x3e6>
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	4a1d      	ldr	r2, [pc, #116]	@ (8006524 <HAL_DMA_Init+0x430>)
 80064b0:	4293      	cmp	r3, r2
 80064b2:	d012      	beq.n	80064da <HAL_DMA_Init+0x3e6>
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	4a1b      	ldr	r2, [pc, #108]	@ (8006528 <HAL_DMA_Init+0x434>)
 80064ba:	4293      	cmp	r3, r2
 80064bc:	d00d      	beq.n	80064da <HAL_DMA_Init+0x3e6>
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	4a1a      	ldr	r2, [pc, #104]	@ (800652c <HAL_DMA_Init+0x438>)
 80064c4:	4293      	cmp	r3, r2
 80064c6:	d008      	beq.n	80064da <HAL_DMA_Init+0x3e6>
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	4a18      	ldr	r2, [pc, #96]	@ (8006530 <HAL_DMA_Init+0x43c>)
 80064ce:	4293      	cmp	r3, r2
 80064d0:	d003      	beq.n	80064da <HAL_DMA_Init+0x3e6>
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	4a17      	ldr	r2, [pc, #92]	@ (8006534 <HAL_DMA_Init+0x440>)
 80064d8:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	2202      	movs	r2, #2
 80064de:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	2200      	movs	r2, #0
 80064e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80064f2:	697a      	ldr	r2, [r7, #20]
 80064f4:	4b10      	ldr	r3, [pc, #64]	@ (8006538 <HAL_DMA_Init+0x444>)
 80064f6:	4013      	ands	r3, r2
 80064f8:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	689b      	ldr	r3, [r3, #8]
 80064fe:	2b40      	cmp	r3, #64	@ 0x40
 8006500:	d01c      	beq.n	800653c <HAL_DMA_Init+0x448>
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	689b      	ldr	r3, [r3, #8]
 8006506:	2b80      	cmp	r3, #128	@ 0x80
 8006508:	d102      	bne.n	8006510 <HAL_DMA_Init+0x41c>
 800650a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800650e:	e016      	b.n	800653e <HAL_DMA_Init+0x44a>
 8006510:	2300      	movs	r3, #0
 8006512:	e014      	b.n	800653e <HAL_DMA_Init+0x44a>
 8006514:	fe10803f 	.word	0xfe10803f
 8006518:	58025408 	.word	0x58025408
 800651c:	5802541c 	.word	0x5802541c
 8006520:	58025430 	.word	0x58025430
 8006524:	58025444 	.word	0x58025444
 8006528:	58025458 	.word	0x58025458
 800652c:	5802546c 	.word	0x5802546c
 8006530:	58025480 	.word	0x58025480
 8006534:	58025494 	.word	0x58025494
 8006538:	fffe000f 	.word	0xfffe000f
 800653c:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800653e:	687a      	ldr	r2, [r7, #4]
 8006540:	68d2      	ldr	r2, [r2, #12]
 8006542:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8006544:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	691b      	ldr	r3, [r3, #16]
 800654a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800654c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	695b      	ldr	r3, [r3, #20]
 8006552:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8006554:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	699b      	ldr	r3, [r3, #24]
 800655a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800655c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	69db      	ldr	r3, [r3, #28]
 8006562:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8006564:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	6a1b      	ldr	r3, [r3, #32]
 800656a:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800656c:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800656e:	697a      	ldr	r2, [r7, #20]
 8006570:	4313      	orrs	r3, r2
 8006572:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	697a      	ldr	r2, [r7, #20]
 800657a:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	461a      	mov	r2, r3
 8006582:	4b6e      	ldr	r3, [pc, #440]	@ (800673c <HAL_DMA_Init+0x648>)
 8006584:	4413      	add	r3, r2
 8006586:	4a6e      	ldr	r2, [pc, #440]	@ (8006740 <HAL_DMA_Init+0x64c>)
 8006588:	fba2 2303 	umull	r2, r3, r2, r3
 800658c:	091b      	lsrs	r3, r3, #4
 800658e:	009a      	lsls	r2, r3, #2
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006594:	6878      	ldr	r0, [r7, #4]
 8006596:	f002 f9b7 	bl	8008908 <DMA_CalcBaseAndBitshift>
 800659a:	4603      	mov	r3, r0
 800659c:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065a2:	f003 031f 	and.w	r3, r3, #31
 80065a6:	2201      	movs	r2, #1
 80065a8:	409a      	lsls	r2, r3
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	605a      	str	r2, [r3, #4]
 80065ae:	e008      	b.n	80065c2 <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2240      	movs	r2, #64	@ 0x40
 80065b4:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	2203      	movs	r2, #3
 80065ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 80065be:	2301      	movs	r3, #1
 80065c0:	e0b7      	b.n	8006732 <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	4a5f      	ldr	r2, [pc, #380]	@ (8006744 <HAL_DMA_Init+0x650>)
 80065c8:	4293      	cmp	r3, r2
 80065ca:	d072      	beq.n	80066b2 <HAL_DMA_Init+0x5be>
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	4a5d      	ldr	r2, [pc, #372]	@ (8006748 <HAL_DMA_Init+0x654>)
 80065d2:	4293      	cmp	r3, r2
 80065d4:	d06d      	beq.n	80066b2 <HAL_DMA_Init+0x5be>
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	4a5c      	ldr	r2, [pc, #368]	@ (800674c <HAL_DMA_Init+0x658>)
 80065dc:	4293      	cmp	r3, r2
 80065de:	d068      	beq.n	80066b2 <HAL_DMA_Init+0x5be>
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	4a5a      	ldr	r2, [pc, #360]	@ (8006750 <HAL_DMA_Init+0x65c>)
 80065e6:	4293      	cmp	r3, r2
 80065e8:	d063      	beq.n	80066b2 <HAL_DMA_Init+0x5be>
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	4a59      	ldr	r2, [pc, #356]	@ (8006754 <HAL_DMA_Init+0x660>)
 80065f0:	4293      	cmp	r3, r2
 80065f2:	d05e      	beq.n	80066b2 <HAL_DMA_Init+0x5be>
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	4a57      	ldr	r2, [pc, #348]	@ (8006758 <HAL_DMA_Init+0x664>)
 80065fa:	4293      	cmp	r3, r2
 80065fc:	d059      	beq.n	80066b2 <HAL_DMA_Init+0x5be>
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	4a56      	ldr	r2, [pc, #344]	@ (800675c <HAL_DMA_Init+0x668>)
 8006604:	4293      	cmp	r3, r2
 8006606:	d054      	beq.n	80066b2 <HAL_DMA_Init+0x5be>
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	4a54      	ldr	r2, [pc, #336]	@ (8006760 <HAL_DMA_Init+0x66c>)
 800660e:	4293      	cmp	r3, r2
 8006610:	d04f      	beq.n	80066b2 <HAL_DMA_Init+0x5be>
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	4a53      	ldr	r2, [pc, #332]	@ (8006764 <HAL_DMA_Init+0x670>)
 8006618:	4293      	cmp	r3, r2
 800661a:	d04a      	beq.n	80066b2 <HAL_DMA_Init+0x5be>
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	4a51      	ldr	r2, [pc, #324]	@ (8006768 <HAL_DMA_Init+0x674>)
 8006622:	4293      	cmp	r3, r2
 8006624:	d045      	beq.n	80066b2 <HAL_DMA_Init+0x5be>
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	4a50      	ldr	r2, [pc, #320]	@ (800676c <HAL_DMA_Init+0x678>)
 800662c:	4293      	cmp	r3, r2
 800662e:	d040      	beq.n	80066b2 <HAL_DMA_Init+0x5be>
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	4a4e      	ldr	r2, [pc, #312]	@ (8006770 <HAL_DMA_Init+0x67c>)
 8006636:	4293      	cmp	r3, r2
 8006638:	d03b      	beq.n	80066b2 <HAL_DMA_Init+0x5be>
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	4a4d      	ldr	r2, [pc, #308]	@ (8006774 <HAL_DMA_Init+0x680>)
 8006640:	4293      	cmp	r3, r2
 8006642:	d036      	beq.n	80066b2 <HAL_DMA_Init+0x5be>
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	4a4b      	ldr	r2, [pc, #300]	@ (8006778 <HAL_DMA_Init+0x684>)
 800664a:	4293      	cmp	r3, r2
 800664c:	d031      	beq.n	80066b2 <HAL_DMA_Init+0x5be>
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	4a4a      	ldr	r2, [pc, #296]	@ (800677c <HAL_DMA_Init+0x688>)
 8006654:	4293      	cmp	r3, r2
 8006656:	d02c      	beq.n	80066b2 <HAL_DMA_Init+0x5be>
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	4a48      	ldr	r2, [pc, #288]	@ (8006780 <HAL_DMA_Init+0x68c>)
 800665e:	4293      	cmp	r3, r2
 8006660:	d027      	beq.n	80066b2 <HAL_DMA_Init+0x5be>
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	4a47      	ldr	r2, [pc, #284]	@ (8006784 <HAL_DMA_Init+0x690>)
 8006668:	4293      	cmp	r3, r2
 800666a:	d022      	beq.n	80066b2 <HAL_DMA_Init+0x5be>
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	4a45      	ldr	r2, [pc, #276]	@ (8006788 <HAL_DMA_Init+0x694>)
 8006672:	4293      	cmp	r3, r2
 8006674:	d01d      	beq.n	80066b2 <HAL_DMA_Init+0x5be>
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	4a44      	ldr	r2, [pc, #272]	@ (800678c <HAL_DMA_Init+0x698>)
 800667c:	4293      	cmp	r3, r2
 800667e:	d018      	beq.n	80066b2 <HAL_DMA_Init+0x5be>
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	4a42      	ldr	r2, [pc, #264]	@ (8006790 <HAL_DMA_Init+0x69c>)
 8006686:	4293      	cmp	r3, r2
 8006688:	d013      	beq.n	80066b2 <HAL_DMA_Init+0x5be>
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	4a41      	ldr	r2, [pc, #260]	@ (8006794 <HAL_DMA_Init+0x6a0>)
 8006690:	4293      	cmp	r3, r2
 8006692:	d00e      	beq.n	80066b2 <HAL_DMA_Init+0x5be>
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	4a3f      	ldr	r2, [pc, #252]	@ (8006798 <HAL_DMA_Init+0x6a4>)
 800669a:	4293      	cmp	r3, r2
 800669c:	d009      	beq.n	80066b2 <HAL_DMA_Init+0x5be>
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	4a3e      	ldr	r2, [pc, #248]	@ (800679c <HAL_DMA_Init+0x6a8>)
 80066a4:	4293      	cmp	r3, r2
 80066a6:	d004      	beq.n	80066b2 <HAL_DMA_Init+0x5be>
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	4a3c      	ldr	r2, [pc, #240]	@ (80067a0 <HAL_DMA_Init+0x6ac>)
 80066ae:	4293      	cmp	r3, r2
 80066b0:	d101      	bne.n	80066b6 <HAL_DMA_Init+0x5c2>
 80066b2:	2301      	movs	r3, #1
 80066b4:	e000      	b.n	80066b8 <HAL_DMA_Init+0x5c4>
 80066b6:	2300      	movs	r3, #0
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d032      	beq.n	8006722 <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80066bc:	6878      	ldr	r0, [r7, #4]
 80066be:	f002 fa51 	bl	8008b64 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	689b      	ldr	r3, [r3, #8]
 80066c6:	2b80      	cmp	r3, #128	@ 0x80
 80066c8:	d102      	bne.n	80066d0 <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	2200      	movs	r2, #0
 80066ce:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	685a      	ldr	r2, [r3, #4]
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80066d8:	b2d2      	uxtb	r2, r2
 80066da:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80066e0:	687a      	ldr	r2, [r7, #4]
 80066e2:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80066e4:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	685b      	ldr	r3, [r3, #4]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d010      	beq.n	8006710 <HAL_DMA_Init+0x61c>
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	685b      	ldr	r3, [r3, #4]
 80066f2:	2b08      	cmp	r3, #8
 80066f4:	d80c      	bhi.n	8006710 <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80066f6:	6878      	ldr	r0, [r7, #4]
 80066f8:	f002 face 	bl	8008c98 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006700:	2200      	movs	r2, #0
 8006702:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006708:	687a      	ldr	r2, [r7, #4]
 800670a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800670c:	605a      	str	r2, [r3, #4]
 800670e:	e008      	b.n	8006722 <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	2200      	movs	r2, #0
 8006714:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	2200      	movs	r2, #0
 800671a:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2200      	movs	r2, #0
 8006720:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2200      	movs	r2, #0
 8006726:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2201      	movs	r2, #1
 800672c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8006730:	2300      	movs	r3, #0
}
 8006732:	4618      	mov	r0, r3
 8006734:	3718      	adds	r7, #24
 8006736:	46bd      	mov	sp, r7
 8006738:	bd80      	pop	{r7, pc}
 800673a:	bf00      	nop
 800673c:	a7fdabf8 	.word	0xa7fdabf8
 8006740:	cccccccd 	.word	0xcccccccd
 8006744:	40020010 	.word	0x40020010
 8006748:	40020028 	.word	0x40020028
 800674c:	40020040 	.word	0x40020040
 8006750:	40020058 	.word	0x40020058
 8006754:	40020070 	.word	0x40020070
 8006758:	40020088 	.word	0x40020088
 800675c:	400200a0 	.word	0x400200a0
 8006760:	400200b8 	.word	0x400200b8
 8006764:	40020410 	.word	0x40020410
 8006768:	40020428 	.word	0x40020428
 800676c:	40020440 	.word	0x40020440
 8006770:	40020458 	.word	0x40020458
 8006774:	40020470 	.word	0x40020470
 8006778:	40020488 	.word	0x40020488
 800677c:	400204a0 	.word	0x400204a0
 8006780:	400204b8 	.word	0x400204b8
 8006784:	58025408 	.word	0x58025408
 8006788:	5802541c 	.word	0x5802541c
 800678c:	58025430 	.word	0x58025430
 8006790:	58025444 	.word	0x58025444
 8006794:	58025458 	.word	0x58025458
 8006798:	5802546c 	.word	0x5802546c
 800679c:	58025480 	.word	0x58025480
 80067a0:	58025494 	.word	0x58025494

080067a4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80067a4:	b580      	push	{r7, lr}
 80067a6:	b086      	sub	sp, #24
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	60f8      	str	r0, [r7, #12]
 80067ac:	60b9      	str	r1, [r7, #8]
 80067ae:	607a      	str	r2, [r7, #4]
 80067b0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80067b2:	2300      	movs	r3, #0
 80067b4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d101      	bne.n	80067c0 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 80067bc:	2301      	movs	r3, #1
 80067be:	e226      	b.n	8006c0e <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80067c6:	2b01      	cmp	r3, #1
 80067c8:	d101      	bne.n	80067ce <HAL_DMA_Start_IT+0x2a>
 80067ca:	2302      	movs	r3, #2
 80067cc:	e21f      	b.n	8006c0e <HAL_DMA_Start_IT+0x46a>
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	2201      	movs	r2, #1
 80067d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80067dc:	b2db      	uxtb	r3, r3
 80067de:	2b01      	cmp	r3, #1
 80067e0:	f040 820a 	bne.w	8006bf8 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	2202      	movs	r2, #2
 80067e8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	2200      	movs	r2, #0
 80067f0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	4a68      	ldr	r2, [pc, #416]	@ (8006998 <HAL_DMA_Start_IT+0x1f4>)
 80067f8:	4293      	cmp	r3, r2
 80067fa:	d04a      	beq.n	8006892 <HAL_DMA_Start_IT+0xee>
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	4a66      	ldr	r2, [pc, #408]	@ (800699c <HAL_DMA_Start_IT+0x1f8>)
 8006802:	4293      	cmp	r3, r2
 8006804:	d045      	beq.n	8006892 <HAL_DMA_Start_IT+0xee>
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	4a65      	ldr	r2, [pc, #404]	@ (80069a0 <HAL_DMA_Start_IT+0x1fc>)
 800680c:	4293      	cmp	r3, r2
 800680e:	d040      	beq.n	8006892 <HAL_DMA_Start_IT+0xee>
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	4a63      	ldr	r2, [pc, #396]	@ (80069a4 <HAL_DMA_Start_IT+0x200>)
 8006816:	4293      	cmp	r3, r2
 8006818:	d03b      	beq.n	8006892 <HAL_DMA_Start_IT+0xee>
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	4a62      	ldr	r2, [pc, #392]	@ (80069a8 <HAL_DMA_Start_IT+0x204>)
 8006820:	4293      	cmp	r3, r2
 8006822:	d036      	beq.n	8006892 <HAL_DMA_Start_IT+0xee>
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	4a60      	ldr	r2, [pc, #384]	@ (80069ac <HAL_DMA_Start_IT+0x208>)
 800682a:	4293      	cmp	r3, r2
 800682c:	d031      	beq.n	8006892 <HAL_DMA_Start_IT+0xee>
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	4a5f      	ldr	r2, [pc, #380]	@ (80069b0 <HAL_DMA_Start_IT+0x20c>)
 8006834:	4293      	cmp	r3, r2
 8006836:	d02c      	beq.n	8006892 <HAL_DMA_Start_IT+0xee>
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	4a5d      	ldr	r2, [pc, #372]	@ (80069b4 <HAL_DMA_Start_IT+0x210>)
 800683e:	4293      	cmp	r3, r2
 8006840:	d027      	beq.n	8006892 <HAL_DMA_Start_IT+0xee>
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	4a5c      	ldr	r2, [pc, #368]	@ (80069b8 <HAL_DMA_Start_IT+0x214>)
 8006848:	4293      	cmp	r3, r2
 800684a:	d022      	beq.n	8006892 <HAL_DMA_Start_IT+0xee>
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	4a5a      	ldr	r2, [pc, #360]	@ (80069bc <HAL_DMA_Start_IT+0x218>)
 8006852:	4293      	cmp	r3, r2
 8006854:	d01d      	beq.n	8006892 <HAL_DMA_Start_IT+0xee>
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	4a59      	ldr	r2, [pc, #356]	@ (80069c0 <HAL_DMA_Start_IT+0x21c>)
 800685c:	4293      	cmp	r3, r2
 800685e:	d018      	beq.n	8006892 <HAL_DMA_Start_IT+0xee>
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	4a57      	ldr	r2, [pc, #348]	@ (80069c4 <HAL_DMA_Start_IT+0x220>)
 8006866:	4293      	cmp	r3, r2
 8006868:	d013      	beq.n	8006892 <HAL_DMA_Start_IT+0xee>
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	4a56      	ldr	r2, [pc, #344]	@ (80069c8 <HAL_DMA_Start_IT+0x224>)
 8006870:	4293      	cmp	r3, r2
 8006872:	d00e      	beq.n	8006892 <HAL_DMA_Start_IT+0xee>
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	4a54      	ldr	r2, [pc, #336]	@ (80069cc <HAL_DMA_Start_IT+0x228>)
 800687a:	4293      	cmp	r3, r2
 800687c:	d009      	beq.n	8006892 <HAL_DMA_Start_IT+0xee>
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	4a53      	ldr	r2, [pc, #332]	@ (80069d0 <HAL_DMA_Start_IT+0x22c>)
 8006884:	4293      	cmp	r3, r2
 8006886:	d004      	beq.n	8006892 <HAL_DMA_Start_IT+0xee>
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	4a51      	ldr	r2, [pc, #324]	@ (80069d4 <HAL_DMA_Start_IT+0x230>)
 800688e:	4293      	cmp	r3, r2
 8006890:	d108      	bne.n	80068a4 <HAL_DMA_Start_IT+0x100>
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	681a      	ldr	r2, [r3, #0]
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f022 0201 	bic.w	r2, r2, #1
 80068a0:	601a      	str	r2, [r3, #0]
 80068a2:	e007      	b.n	80068b4 <HAL_DMA_Start_IT+0x110>
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	681a      	ldr	r2, [r3, #0]
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f022 0201 	bic.w	r2, r2, #1
 80068b2:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80068b4:	683b      	ldr	r3, [r7, #0]
 80068b6:	687a      	ldr	r2, [r7, #4]
 80068b8:	68b9      	ldr	r1, [r7, #8]
 80068ba:	68f8      	ldr	r0, [r7, #12]
 80068bc:	f001 fe78 	bl	80085b0 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	4a34      	ldr	r2, [pc, #208]	@ (8006998 <HAL_DMA_Start_IT+0x1f4>)
 80068c6:	4293      	cmp	r3, r2
 80068c8:	d04a      	beq.n	8006960 <HAL_DMA_Start_IT+0x1bc>
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	4a33      	ldr	r2, [pc, #204]	@ (800699c <HAL_DMA_Start_IT+0x1f8>)
 80068d0:	4293      	cmp	r3, r2
 80068d2:	d045      	beq.n	8006960 <HAL_DMA_Start_IT+0x1bc>
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	4a31      	ldr	r2, [pc, #196]	@ (80069a0 <HAL_DMA_Start_IT+0x1fc>)
 80068da:	4293      	cmp	r3, r2
 80068dc:	d040      	beq.n	8006960 <HAL_DMA_Start_IT+0x1bc>
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	4a30      	ldr	r2, [pc, #192]	@ (80069a4 <HAL_DMA_Start_IT+0x200>)
 80068e4:	4293      	cmp	r3, r2
 80068e6:	d03b      	beq.n	8006960 <HAL_DMA_Start_IT+0x1bc>
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	4a2e      	ldr	r2, [pc, #184]	@ (80069a8 <HAL_DMA_Start_IT+0x204>)
 80068ee:	4293      	cmp	r3, r2
 80068f0:	d036      	beq.n	8006960 <HAL_DMA_Start_IT+0x1bc>
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	4a2d      	ldr	r2, [pc, #180]	@ (80069ac <HAL_DMA_Start_IT+0x208>)
 80068f8:	4293      	cmp	r3, r2
 80068fa:	d031      	beq.n	8006960 <HAL_DMA_Start_IT+0x1bc>
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	4a2b      	ldr	r2, [pc, #172]	@ (80069b0 <HAL_DMA_Start_IT+0x20c>)
 8006902:	4293      	cmp	r3, r2
 8006904:	d02c      	beq.n	8006960 <HAL_DMA_Start_IT+0x1bc>
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	4a2a      	ldr	r2, [pc, #168]	@ (80069b4 <HAL_DMA_Start_IT+0x210>)
 800690c:	4293      	cmp	r3, r2
 800690e:	d027      	beq.n	8006960 <HAL_DMA_Start_IT+0x1bc>
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	4a28      	ldr	r2, [pc, #160]	@ (80069b8 <HAL_DMA_Start_IT+0x214>)
 8006916:	4293      	cmp	r3, r2
 8006918:	d022      	beq.n	8006960 <HAL_DMA_Start_IT+0x1bc>
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	4a27      	ldr	r2, [pc, #156]	@ (80069bc <HAL_DMA_Start_IT+0x218>)
 8006920:	4293      	cmp	r3, r2
 8006922:	d01d      	beq.n	8006960 <HAL_DMA_Start_IT+0x1bc>
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	4a25      	ldr	r2, [pc, #148]	@ (80069c0 <HAL_DMA_Start_IT+0x21c>)
 800692a:	4293      	cmp	r3, r2
 800692c:	d018      	beq.n	8006960 <HAL_DMA_Start_IT+0x1bc>
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	4a24      	ldr	r2, [pc, #144]	@ (80069c4 <HAL_DMA_Start_IT+0x220>)
 8006934:	4293      	cmp	r3, r2
 8006936:	d013      	beq.n	8006960 <HAL_DMA_Start_IT+0x1bc>
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	4a22      	ldr	r2, [pc, #136]	@ (80069c8 <HAL_DMA_Start_IT+0x224>)
 800693e:	4293      	cmp	r3, r2
 8006940:	d00e      	beq.n	8006960 <HAL_DMA_Start_IT+0x1bc>
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	4a21      	ldr	r2, [pc, #132]	@ (80069cc <HAL_DMA_Start_IT+0x228>)
 8006948:	4293      	cmp	r3, r2
 800694a:	d009      	beq.n	8006960 <HAL_DMA_Start_IT+0x1bc>
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	4a1f      	ldr	r2, [pc, #124]	@ (80069d0 <HAL_DMA_Start_IT+0x22c>)
 8006952:	4293      	cmp	r3, r2
 8006954:	d004      	beq.n	8006960 <HAL_DMA_Start_IT+0x1bc>
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	4a1e      	ldr	r2, [pc, #120]	@ (80069d4 <HAL_DMA_Start_IT+0x230>)
 800695c:	4293      	cmp	r3, r2
 800695e:	d101      	bne.n	8006964 <HAL_DMA_Start_IT+0x1c0>
 8006960:	2301      	movs	r3, #1
 8006962:	e000      	b.n	8006966 <HAL_DMA_Start_IT+0x1c2>
 8006964:	2300      	movs	r3, #0
 8006966:	2b00      	cmp	r3, #0
 8006968:	d036      	beq.n	80069d8 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	f023 021e 	bic.w	r2, r3, #30
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	f042 0216 	orr.w	r2, r2, #22
 800697c:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006982:	2b00      	cmp	r3, #0
 8006984:	d03e      	beq.n	8006a04 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	681a      	ldr	r2, [r3, #0]
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f042 0208 	orr.w	r2, r2, #8
 8006994:	601a      	str	r2, [r3, #0]
 8006996:	e035      	b.n	8006a04 <HAL_DMA_Start_IT+0x260>
 8006998:	40020010 	.word	0x40020010
 800699c:	40020028 	.word	0x40020028
 80069a0:	40020040 	.word	0x40020040
 80069a4:	40020058 	.word	0x40020058
 80069a8:	40020070 	.word	0x40020070
 80069ac:	40020088 	.word	0x40020088
 80069b0:	400200a0 	.word	0x400200a0
 80069b4:	400200b8 	.word	0x400200b8
 80069b8:	40020410 	.word	0x40020410
 80069bc:	40020428 	.word	0x40020428
 80069c0:	40020440 	.word	0x40020440
 80069c4:	40020458 	.word	0x40020458
 80069c8:	40020470 	.word	0x40020470
 80069cc:	40020488 	.word	0x40020488
 80069d0:	400204a0 	.word	0x400204a0
 80069d4:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	f023 020e 	bic.w	r2, r3, #14
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	f042 020a 	orr.w	r2, r2, #10
 80069ea:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d007      	beq.n	8006a04 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	681a      	ldr	r2, [r3, #0]
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	f042 0204 	orr.w	r2, r2, #4
 8006a02:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	4a83      	ldr	r2, [pc, #524]	@ (8006c18 <HAL_DMA_Start_IT+0x474>)
 8006a0a:	4293      	cmp	r3, r2
 8006a0c:	d072      	beq.n	8006af4 <HAL_DMA_Start_IT+0x350>
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	4a82      	ldr	r2, [pc, #520]	@ (8006c1c <HAL_DMA_Start_IT+0x478>)
 8006a14:	4293      	cmp	r3, r2
 8006a16:	d06d      	beq.n	8006af4 <HAL_DMA_Start_IT+0x350>
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	4a80      	ldr	r2, [pc, #512]	@ (8006c20 <HAL_DMA_Start_IT+0x47c>)
 8006a1e:	4293      	cmp	r3, r2
 8006a20:	d068      	beq.n	8006af4 <HAL_DMA_Start_IT+0x350>
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	4a7f      	ldr	r2, [pc, #508]	@ (8006c24 <HAL_DMA_Start_IT+0x480>)
 8006a28:	4293      	cmp	r3, r2
 8006a2a:	d063      	beq.n	8006af4 <HAL_DMA_Start_IT+0x350>
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	4a7d      	ldr	r2, [pc, #500]	@ (8006c28 <HAL_DMA_Start_IT+0x484>)
 8006a32:	4293      	cmp	r3, r2
 8006a34:	d05e      	beq.n	8006af4 <HAL_DMA_Start_IT+0x350>
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	4a7c      	ldr	r2, [pc, #496]	@ (8006c2c <HAL_DMA_Start_IT+0x488>)
 8006a3c:	4293      	cmp	r3, r2
 8006a3e:	d059      	beq.n	8006af4 <HAL_DMA_Start_IT+0x350>
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	4a7a      	ldr	r2, [pc, #488]	@ (8006c30 <HAL_DMA_Start_IT+0x48c>)
 8006a46:	4293      	cmp	r3, r2
 8006a48:	d054      	beq.n	8006af4 <HAL_DMA_Start_IT+0x350>
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	4a79      	ldr	r2, [pc, #484]	@ (8006c34 <HAL_DMA_Start_IT+0x490>)
 8006a50:	4293      	cmp	r3, r2
 8006a52:	d04f      	beq.n	8006af4 <HAL_DMA_Start_IT+0x350>
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	4a77      	ldr	r2, [pc, #476]	@ (8006c38 <HAL_DMA_Start_IT+0x494>)
 8006a5a:	4293      	cmp	r3, r2
 8006a5c:	d04a      	beq.n	8006af4 <HAL_DMA_Start_IT+0x350>
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	4a76      	ldr	r2, [pc, #472]	@ (8006c3c <HAL_DMA_Start_IT+0x498>)
 8006a64:	4293      	cmp	r3, r2
 8006a66:	d045      	beq.n	8006af4 <HAL_DMA_Start_IT+0x350>
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	4a74      	ldr	r2, [pc, #464]	@ (8006c40 <HAL_DMA_Start_IT+0x49c>)
 8006a6e:	4293      	cmp	r3, r2
 8006a70:	d040      	beq.n	8006af4 <HAL_DMA_Start_IT+0x350>
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	4a73      	ldr	r2, [pc, #460]	@ (8006c44 <HAL_DMA_Start_IT+0x4a0>)
 8006a78:	4293      	cmp	r3, r2
 8006a7a:	d03b      	beq.n	8006af4 <HAL_DMA_Start_IT+0x350>
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	4a71      	ldr	r2, [pc, #452]	@ (8006c48 <HAL_DMA_Start_IT+0x4a4>)
 8006a82:	4293      	cmp	r3, r2
 8006a84:	d036      	beq.n	8006af4 <HAL_DMA_Start_IT+0x350>
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	4a70      	ldr	r2, [pc, #448]	@ (8006c4c <HAL_DMA_Start_IT+0x4a8>)
 8006a8c:	4293      	cmp	r3, r2
 8006a8e:	d031      	beq.n	8006af4 <HAL_DMA_Start_IT+0x350>
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	4a6e      	ldr	r2, [pc, #440]	@ (8006c50 <HAL_DMA_Start_IT+0x4ac>)
 8006a96:	4293      	cmp	r3, r2
 8006a98:	d02c      	beq.n	8006af4 <HAL_DMA_Start_IT+0x350>
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	4a6d      	ldr	r2, [pc, #436]	@ (8006c54 <HAL_DMA_Start_IT+0x4b0>)
 8006aa0:	4293      	cmp	r3, r2
 8006aa2:	d027      	beq.n	8006af4 <HAL_DMA_Start_IT+0x350>
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	4a6b      	ldr	r2, [pc, #428]	@ (8006c58 <HAL_DMA_Start_IT+0x4b4>)
 8006aaa:	4293      	cmp	r3, r2
 8006aac:	d022      	beq.n	8006af4 <HAL_DMA_Start_IT+0x350>
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	4a6a      	ldr	r2, [pc, #424]	@ (8006c5c <HAL_DMA_Start_IT+0x4b8>)
 8006ab4:	4293      	cmp	r3, r2
 8006ab6:	d01d      	beq.n	8006af4 <HAL_DMA_Start_IT+0x350>
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	4a68      	ldr	r2, [pc, #416]	@ (8006c60 <HAL_DMA_Start_IT+0x4bc>)
 8006abe:	4293      	cmp	r3, r2
 8006ac0:	d018      	beq.n	8006af4 <HAL_DMA_Start_IT+0x350>
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	4a67      	ldr	r2, [pc, #412]	@ (8006c64 <HAL_DMA_Start_IT+0x4c0>)
 8006ac8:	4293      	cmp	r3, r2
 8006aca:	d013      	beq.n	8006af4 <HAL_DMA_Start_IT+0x350>
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	4a65      	ldr	r2, [pc, #404]	@ (8006c68 <HAL_DMA_Start_IT+0x4c4>)
 8006ad2:	4293      	cmp	r3, r2
 8006ad4:	d00e      	beq.n	8006af4 <HAL_DMA_Start_IT+0x350>
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	4a64      	ldr	r2, [pc, #400]	@ (8006c6c <HAL_DMA_Start_IT+0x4c8>)
 8006adc:	4293      	cmp	r3, r2
 8006ade:	d009      	beq.n	8006af4 <HAL_DMA_Start_IT+0x350>
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	4a62      	ldr	r2, [pc, #392]	@ (8006c70 <HAL_DMA_Start_IT+0x4cc>)
 8006ae6:	4293      	cmp	r3, r2
 8006ae8:	d004      	beq.n	8006af4 <HAL_DMA_Start_IT+0x350>
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	4a61      	ldr	r2, [pc, #388]	@ (8006c74 <HAL_DMA_Start_IT+0x4d0>)
 8006af0:	4293      	cmp	r3, r2
 8006af2:	d101      	bne.n	8006af8 <HAL_DMA_Start_IT+0x354>
 8006af4:	2301      	movs	r3, #1
 8006af6:	e000      	b.n	8006afa <HAL_DMA_Start_IT+0x356>
 8006af8:	2300      	movs	r3, #0
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d01a      	beq.n	8006b34 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d007      	beq.n	8006b1c <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b10:	681a      	ldr	r2, [r3, #0]
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b16:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006b1a:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d007      	beq.n	8006b34 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006b28:	681a      	ldr	r2, [r3, #0]
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006b2e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006b32:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	4a37      	ldr	r2, [pc, #220]	@ (8006c18 <HAL_DMA_Start_IT+0x474>)
 8006b3a:	4293      	cmp	r3, r2
 8006b3c:	d04a      	beq.n	8006bd4 <HAL_DMA_Start_IT+0x430>
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	4a36      	ldr	r2, [pc, #216]	@ (8006c1c <HAL_DMA_Start_IT+0x478>)
 8006b44:	4293      	cmp	r3, r2
 8006b46:	d045      	beq.n	8006bd4 <HAL_DMA_Start_IT+0x430>
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	4a34      	ldr	r2, [pc, #208]	@ (8006c20 <HAL_DMA_Start_IT+0x47c>)
 8006b4e:	4293      	cmp	r3, r2
 8006b50:	d040      	beq.n	8006bd4 <HAL_DMA_Start_IT+0x430>
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	4a33      	ldr	r2, [pc, #204]	@ (8006c24 <HAL_DMA_Start_IT+0x480>)
 8006b58:	4293      	cmp	r3, r2
 8006b5a:	d03b      	beq.n	8006bd4 <HAL_DMA_Start_IT+0x430>
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	4a31      	ldr	r2, [pc, #196]	@ (8006c28 <HAL_DMA_Start_IT+0x484>)
 8006b62:	4293      	cmp	r3, r2
 8006b64:	d036      	beq.n	8006bd4 <HAL_DMA_Start_IT+0x430>
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	4a30      	ldr	r2, [pc, #192]	@ (8006c2c <HAL_DMA_Start_IT+0x488>)
 8006b6c:	4293      	cmp	r3, r2
 8006b6e:	d031      	beq.n	8006bd4 <HAL_DMA_Start_IT+0x430>
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	4a2e      	ldr	r2, [pc, #184]	@ (8006c30 <HAL_DMA_Start_IT+0x48c>)
 8006b76:	4293      	cmp	r3, r2
 8006b78:	d02c      	beq.n	8006bd4 <HAL_DMA_Start_IT+0x430>
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	4a2d      	ldr	r2, [pc, #180]	@ (8006c34 <HAL_DMA_Start_IT+0x490>)
 8006b80:	4293      	cmp	r3, r2
 8006b82:	d027      	beq.n	8006bd4 <HAL_DMA_Start_IT+0x430>
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	4a2b      	ldr	r2, [pc, #172]	@ (8006c38 <HAL_DMA_Start_IT+0x494>)
 8006b8a:	4293      	cmp	r3, r2
 8006b8c:	d022      	beq.n	8006bd4 <HAL_DMA_Start_IT+0x430>
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	4a2a      	ldr	r2, [pc, #168]	@ (8006c3c <HAL_DMA_Start_IT+0x498>)
 8006b94:	4293      	cmp	r3, r2
 8006b96:	d01d      	beq.n	8006bd4 <HAL_DMA_Start_IT+0x430>
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	4a28      	ldr	r2, [pc, #160]	@ (8006c40 <HAL_DMA_Start_IT+0x49c>)
 8006b9e:	4293      	cmp	r3, r2
 8006ba0:	d018      	beq.n	8006bd4 <HAL_DMA_Start_IT+0x430>
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	4a27      	ldr	r2, [pc, #156]	@ (8006c44 <HAL_DMA_Start_IT+0x4a0>)
 8006ba8:	4293      	cmp	r3, r2
 8006baa:	d013      	beq.n	8006bd4 <HAL_DMA_Start_IT+0x430>
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	4a25      	ldr	r2, [pc, #148]	@ (8006c48 <HAL_DMA_Start_IT+0x4a4>)
 8006bb2:	4293      	cmp	r3, r2
 8006bb4:	d00e      	beq.n	8006bd4 <HAL_DMA_Start_IT+0x430>
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	4a24      	ldr	r2, [pc, #144]	@ (8006c4c <HAL_DMA_Start_IT+0x4a8>)
 8006bbc:	4293      	cmp	r3, r2
 8006bbe:	d009      	beq.n	8006bd4 <HAL_DMA_Start_IT+0x430>
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	4a22      	ldr	r2, [pc, #136]	@ (8006c50 <HAL_DMA_Start_IT+0x4ac>)
 8006bc6:	4293      	cmp	r3, r2
 8006bc8:	d004      	beq.n	8006bd4 <HAL_DMA_Start_IT+0x430>
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	4a21      	ldr	r2, [pc, #132]	@ (8006c54 <HAL_DMA_Start_IT+0x4b0>)
 8006bd0:	4293      	cmp	r3, r2
 8006bd2:	d108      	bne.n	8006be6 <HAL_DMA_Start_IT+0x442>
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	681a      	ldr	r2, [r3, #0]
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	f042 0201 	orr.w	r2, r2, #1
 8006be2:	601a      	str	r2, [r3, #0]
 8006be4:	e012      	b.n	8006c0c <HAL_DMA_Start_IT+0x468>
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	681a      	ldr	r2, [r3, #0]
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f042 0201 	orr.w	r2, r2, #1
 8006bf4:	601a      	str	r2, [r3, #0]
 8006bf6:	e009      	b.n	8006c0c <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006bfe:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	2200      	movs	r2, #0
 8006c04:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8006c08:	2301      	movs	r3, #1
 8006c0a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8006c0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c0e:	4618      	mov	r0, r3
 8006c10:	3718      	adds	r7, #24
 8006c12:	46bd      	mov	sp, r7
 8006c14:	bd80      	pop	{r7, pc}
 8006c16:	bf00      	nop
 8006c18:	40020010 	.word	0x40020010
 8006c1c:	40020028 	.word	0x40020028
 8006c20:	40020040 	.word	0x40020040
 8006c24:	40020058 	.word	0x40020058
 8006c28:	40020070 	.word	0x40020070
 8006c2c:	40020088 	.word	0x40020088
 8006c30:	400200a0 	.word	0x400200a0
 8006c34:	400200b8 	.word	0x400200b8
 8006c38:	40020410 	.word	0x40020410
 8006c3c:	40020428 	.word	0x40020428
 8006c40:	40020440 	.word	0x40020440
 8006c44:	40020458 	.word	0x40020458
 8006c48:	40020470 	.word	0x40020470
 8006c4c:	40020488 	.word	0x40020488
 8006c50:	400204a0 	.word	0x400204a0
 8006c54:	400204b8 	.word	0x400204b8
 8006c58:	58025408 	.word	0x58025408
 8006c5c:	5802541c 	.word	0x5802541c
 8006c60:	58025430 	.word	0x58025430
 8006c64:	58025444 	.word	0x58025444
 8006c68:	58025458 	.word	0x58025458
 8006c6c:	5802546c 	.word	0x5802546c
 8006c70:	58025480 	.word	0x58025480
 8006c74:	58025494 	.word	0x58025494

08006c78 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006c78:	b580      	push	{r7, lr}
 8006c7a:	b086      	sub	sp, #24
 8006c7c:	af00      	add	r7, sp, #0
 8006c7e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8006c80:	f7fc fa86 	bl	8003190 <HAL_GetTick>
 8006c84:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d101      	bne.n	8006c90 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8006c8c:	2301      	movs	r3, #1
 8006c8e:	e2dc      	b.n	800724a <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006c96:	b2db      	uxtb	r3, r3
 8006c98:	2b02      	cmp	r3, #2
 8006c9a:	d008      	beq.n	8006cae <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2280      	movs	r2, #128	@ 0x80
 8006ca0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8006caa:	2301      	movs	r3, #1
 8006cac:	e2cd      	b.n	800724a <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	4a76      	ldr	r2, [pc, #472]	@ (8006e8c <HAL_DMA_Abort+0x214>)
 8006cb4:	4293      	cmp	r3, r2
 8006cb6:	d04a      	beq.n	8006d4e <HAL_DMA_Abort+0xd6>
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	4a74      	ldr	r2, [pc, #464]	@ (8006e90 <HAL_DMA_Abort+0x218>)
 8006cbe:	4293      	cmp	r3, r2
 8006cc0:	d045      	beq.n	8006d4e <HAL_DMA_Abort+0xd6>
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	4a73      	ldr	r2, [pc, #460]	@ (8006e94 <HAL_DMA_Abort+0x21c>)
 8006cc8:	4293      	cmp	r3, r2
 8006cca:	d040      	beq.n	8006d4e <HAL_DMA_Abort+0xd6>
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	4a71      	ldr	r2, [pc, #452]	@ (8006e98 <HAL_DMA_Abort+0x220>)
 8006cd2:	4293      	cmp	r3, r2
 8006cd4:	d03b      	beq.n	8006d4e <HAL_DMA_Abort+0xd6>
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	4a70      	ldr	r2, [pc, #448]	@ (8006e9c <HAL_DMA_Abort+0x224>)
 8006cdc:	4293      	cmp	r3, r2
 8006cde:	d036      	beq.n	8006d4e <HAL_DMA_Abort+0xd6>
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	4a6e      	ldr	r2, [pc, #440]	@ (8006ea0 <HAL_DMA_Abort+0x228>)
 8006ce6:	4293      	cmp	r3, r2
 8006ce8:	d031      	beq.n	8006d4e <HAL_DMA_Abort+0xd6>
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	4a6d      	ldr	r2, [pc, #436]	@ (8006ea4 <HAL_DMA_Abort+0x22c>)
 8006cf0:	4293      	cmp	r3, r2
 8006cf2:	d02c      	beq.n	8006d4e <HAL_DMA_Abort+0xd6>
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	4a6b      	ldr	r2, [pc, #428]	@ (8006ea8 <HAL_DMA_Abort+0x230>)
 8006cfa:	4293      	cmp	r3, r2
 8006cfc:	d027      	beq.n	8006d4e <HAL_DMA_Abort+0xd6>
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	4a6a      	ldr	r2, [pc, #424]	@ (8006eac <HAL_DMA_Abort+0x234>)
 8006d04:	4293      	cmp	r3, r2
 8006d06:	d022      	beq.n	8006d4e <HAL_DMA_Abort+0xd6>
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	4a68      	ldr	r2, [pc, #416]	@ (8006eb0 <HAL_DMA_Abort+0x238>)
 8006d0e:	4293      	cmp	r3, r2
 8006d10:	d01d      	beq.n	8006d4e <HAL_DMA_Abort+0xd6>
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	4a67      	ldr	r2, [pc, #412]	@ (8006eb4 <HAL_DMA_Abort+0x23c>)
 8006d18:	4293      	cmp	r3, r2
 8006d1a:	d018      	beq.n	8006d4e <HAL_DMA_Abort+0xd6>
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	4a65      	ldr	r2, [pc, #404]	@ (8006eb8 <HAL_DMA_Abort+0x240>)
 8006d22:	4293      	cmp	r3, r2
 8006d24:	d013      	beq.n	8006d4e <HAL_DMA_Abort+0xd6>
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	4a64      	ldr	r2, [pc, #400]	@ (8006ebc <HAL_DMA_Abort+0x244>)
 8006d2c:	4293      	cmp	r3, r2
 8006d2e:	d00e      	beq.n	8006d4e <HAL_DMA_Abort+0xd6>
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	4a62      	ldr	r2, [pc, #392]	@ (8006ec0 <HAL_DMA_Abort+0x248>)
 8006d36:	4293      	cmp	r3, r2
 8006d38:	d009      	beq.n	8006d4e <HAL_DMA_Abort+0xd6>
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	4a61      	ldr	r2, [pc, #388]	@ (8006ec4 <HAL_DMA_Abort+0x24c>)
 8006d40:	4293      	cmp	r3, r2
 8006d42:	d004      	beq.n	8006d4e <HAL_DMA_Abort+0xd6>
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	4a5f      	ldr	r2, [pc, #380]	@ (8006ec8 <HAL_DMA_Abort+0x250>)
 8006d4a:	4293      	cmp	r3, r2
 8006d4c:	d101      	bne.n	8006d52 <HAL_DMA_Abort+0xda>
 8006d4e:	2301      	movs	r3, #1
 8006d50:	e000      	b.n	8006d54 <HAL_DMA_Abort+0xdc>
 8006d52:	2300      	movs	r3, #0
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d013      	beq.n	8006d80 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	681a      	ldr	r2, [r3, #0]
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	f022 021e 	bic.w	r2, r2, #30
 8006d66:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	695a      	ldr	r2, [r3, #20]
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006d76:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	617b      	str	r3, [r7, #20]
 8006d7e:	e00a      	b.n	8006d96 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	681a      	ldr	r2, [r3, #0]
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	f022 020e 	bic.w	r2, r2, #14
 8006d8e:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	4a3c      	ldr	r2, [pc, #240]	@ (8006e8c <HAL_DMA_Abort+0x214>)
 8006d9c:	4293      	cmp	r3, r2
 8006d9e:	d072      	beq.n	8006e86 <HAL_DMA_Abort+0x20e>
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	4a3a      	ldr	r2, [pc, #232]	@ (8006e90 <HAL_DMA_Abort+0x218>)
 8006da6:	4293      	cmp	r3, r2
 8006da8:	d06d      	beq.n	8006e86 <HAL_DMA_Abort+0x20e>
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	4a39      	ldr	r2, [pc, #228]	@ (8006e94 <HAL_DMA_Abort+0x21c>)
 8006db0:	4293      	cmp	r3, r2
 8006db2:	d068      	beq.n	8006e86 <HAL_DMA_Abort+0x20e>
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	4a37      	ldr	r2, [pc, #220]	@ (8006e98 <HAL_DMA_Abort+0x220>)
 8006dba:	4293      	cmp	r3, r2
 8006dbc:	d063      	beq.n	8006e86 <HAL_DMA_Abort+0x20e>
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	4a36      	ldr	r2, [pc, #216]	@ (8006e9c <HAL_DMA_Abort+0x224>)
 8006dc4:	4293      	cmp	r3, r2
 8006dc6:	d05e      	beq.n	8006e86 <HAL_DMA_Abort+0x20e>
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	4a34      	ldr	r2, [pc, #208]	@ (8006ea0 <HAL_DMA_Abort+0x228>)
 8006dce:	4293      	cmp	r3, r2
 8006dd0:	d059      	beq.n	8006e86 <HAL_DMA_Abort+0x20e>
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	4a33      	ldr	r2, [pc, #204]	@ (8006ea4 <HAL_DMA_Abort+0x22c>)
 8006dd8:	4293      	cmp	r3, r2
 8006dda:	d054      	beq.n	8006e86 <HAL_DMA_Abort+0x20e>
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	4a31      	ldr	r2, [pc, #196]	@ (8006ea8 <HAL_DMA_Abort+0x230>)
 8006de2:	4293      	cmp	r3, r2
 8006de4:	d04f      	beq.n	8006e86 <HAL_DMA_Abort+0x20e>
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	4a30      	ldr	r2, [pc, #192]	@ (8006eac <HAL_DMA_Abort+0x234>)
 8006dec:	4293      	cmp	r3, r2
 8006dee:	d04a      	beq.n	8006e86 <HAL_DMA_Abort+0x20e>
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	4a2e      	ldr	r2, [pc, #184]	@ (8006eb0 <HAL_DMA_Abort+0x238>)
 8006df6:	4293      	cmp	r3, r2
 8006df8:	d045      	beq.n	8006e86 <HAL_DMA_Abort+0x20e>
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	4a2d      	ldr	r2, [pc, #180]	@ (8006eb4 <HAL_DMA_Abort+0x23c>)
 8006e00:	4293      	cmp	r3, r2
 8006e02:	d040      	beq.n	8006e86 <HAL_DMA_Abort+0x20e>
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	4a2b      	ldr	r2, [pc, #172]	@ (8006eb8 <HAL_DMA_Abort+0x240>)
 8006e0a:	4293      	cmp	r3, r2
 8006e0c:	d03b      	beq.n	8006e86 <HAL_DMA_Abort+0x20e>
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	4a2a      	ldr	r2, [pc, #168]	@ (8006ebc <HAL_DMA_Abort+0x244>)
 8006e14:	4293      	cmp	r3, r2
 8006e16:	d036      	beq.n	8006e86 <HAL_DMA_Abort+0x20e>
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	4a28      	ldr	r2, [pc, #160]	@ (8006ec0 <HAL_DMA_Abort+0x248>)
 8006e1e:	4293      	cmp	r3, r2
 8006e20:	d031      	beq.n	8006e86 <HAL_DMA_Abort+0x20e>
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	4a27      	ldr	r2, [pc, #156]	@ (8006ec4 <HAL_DMA_Abort+0x24c>)
 8006e28:	4293      	cmp	r3, r2
 8006e2a:	d02c      	beq.n	8006e86 <HAL_DMA_Abort+0x20e>
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	4a25      	ldr	r2, [pc, #148]	@ (8006ec8 <HAL_DMA_Abort+0x250>)
 8006e32:	4293      	cmp	r3, r2
 8006e34:	d027      	beq.n	8006e86 <HAL_DMA_Abort+0x20e>
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	4a24      	ldr	r2, [pc, #144]	@ (8006ecc <HAL_DMA_Abort+0x254>)
 8006e3c:	4293      	cmp	r3, r2
 8006e3e:	d022      	beq.n	8006e86 <HAL_DMA_Abort+0x20e>
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	4a22      	ldr	r2, [pc, #136]	@ (8006ed0 <HAL_DMA_Abort+0x258>)
 8006e46:	4293      	cmp	r3, r2
 8006e48:	d01d      	beq.n	8006e86 <HAL_DMA_Abort+0x20e>
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	4a21      	ldr	r2, [pc, #132]	@ (8006ed4 <HAL_DMA_Abort+0x25c>)
 8006e50:	4293      	cmp	r3, r2
 8006e52:	d018      	beq.n	8006e86 <HAL_DMA_Abort+0x20e>
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	4a1f      	ldr	r2, [pc, #124]	@ (8006ed8 <HAL_DMA_Abort+0x260>)
 8006e5a:	4293      	cmp	r3, r2
 8006e5c:	d013      	beq.n	8006e86 <HAL_DMA_Abort+0x20e>
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	4a1e      	ldr	r2, [pc, #120]	@ (8006edc <HAL_DMA_Abort+0x264>)
 8006e64:	4293      	cmp	r3, r2
 8006e66:	d00e      	beq.n	8006e86 <HAL_DMA_Abort+0x20e>
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	4a1c      	ldr	r2, [pc, #112]	@ (8006ee0 <HAL_DMA_Abort+0x268>)
 8006e6e:	4293      	cmp	r3, r2
 8006e70:	d009      	beq.n	8006e86 <HAL_DMA_Abort+0x20e>
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	4a1b      	ldr	r2, [pc, #108]	@ (8006ee4 <HAL_DMA_Abort+0x26c>)
 8006e78:	4293      	cmp	r3, r2
 8006e7a:	d004      	beq.n	8006e86 <HAL_DMA_Abort+0x20e>
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	4a19      	ldr	r2, [pc, #100]	@ (8006ee8 <HAL_DMA_Abort+0x270>)
 8006e82:	4293      	cmp	r3, r2
 8006e84:	d132      	bne.n	8006eec <HAL_DMA_Abort+0x274>
 8006e86:	2301      	movs	r3, #1
 8006e88:	e031      	b.n	8006eee <HAL_DMA_Abort+0x276>
 8006e8a:	bf00      	nop
 8006e8c:	40020010 	.word	0x40020010
 8006e90:	40020028 	.word	0x40020028
 8006e94:	40020040 	.word	0x40020040
 8006e98:	40020058 	.word	0x40020058
 8006e9c:	40020070 	.word	0x40020070
 8006ea0:	40020088 	.word	0x40020088
 8006ea4:	400200a0 	.word	0x400200a0
 8006ea8:	400200b8 	.word	0x400200b8
 8006eac:	40020410 	.word	0x40020410
 8006eb0:	40020428 	.word	0x40020428
 8006eb4:	40020440 	.word	0x40020440
 8006eb8:	40020458 	.word	0x40020458
 8006ebc:	40020470 	.word	0x40020470
 8006ec0:	40020488 	.word	0x40020488
 8006ec4:	400204a0 	.word	0x400204a0
 8006ec8:	400204b8 	.word	0x400204b8
 8006ecc:	58025408 	.word	0x58025408
 8006ed0:	5802541c 	.word	0x5802541c
 8006ed4:	58025430 	.word	0x58025430
 8006ed8:	58025444 	.word	0x58025444
 8006edc:	58025458 	.word	0x58025458
 8006ee0:	5802546c 	.word	0x5802546c
 8006ee4:	58025480 	.word	0x58025480
 8006ee8:	58025494 	.word	0x58025494
 8006eec:	2300      	movs	r3, #0
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d007      	beq.n	8006f02 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ef6:	681a      	ldr	r2, [r3, #0]
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006efc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006f00:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	4a6d      	ldr	r2, [pc, #436]	@ (80070bc <HAL_DMA_Abort+0x444>)
 8006f08:	4293      	cmp	r3, r2
 8006f0a:	d04a      	beq.n	8006fa2 <HAL_DMA_Abort+0x32a>
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	4a6b      	ldr	r2, [pc, #428]	@ (80070c0 <HAL_DMA_Abort+0x448>)
 8006f12:	4293      	cmp	r3, r2
 8006f14:	d045      	beq.n	8006fa2 <HAL_DMA_Abort+0x32a>
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	4a6a      	ldr	r2, [pc, #424]	@ (80070c4 <HAL_DMA_Abort+0x44c>)
 8006f1c:	4293      	cmp	r3, r2
 8006f1e:	d040      	beq.n	8006fa2 <HAL_DMA_Abort+0x32a>
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	4a68      	ldr	r2, [pc, #416]	@ (80070c8 <HAL_DMA_Abort+0x450>)
 8006f26:	4293      	cmp	r3, r2
 8006f28:	d03b      	beq.n	8006fa2 <HAL_DMA_Abort+0x32a>
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	4a67      	ldr	r2, [pc, #412]	@ (80070cc <HAL_DMA_Abort+0x454>)
 8006f30:	4293      	cmp	r3, r2
 8006f32:	d036      	beq.n	8006fa2 <HAL_DMA_Abort+0x32a>
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	4a65      	ldr	r2, [pc, #404]	@ (80070d0 <HAL_DMA_Abort+0x458>)
 8006f3a:	4293      	cmp	r3, r2
 8006f3c:	d031      	beq.n	8006fa2 <HAL_DMA_Abort+0x32a>
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	4a64      	ldr	r2, [pc, #400]	@ (80070d4 <HAL_DMA_Abort+0x45c>)
 8006f44:	4293      	cmp	r3, r2
 8006f46:	d02c      	beq.n	8006fa2 <HAL_DMA_Abort+0x32a>
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	4a62      	ldr	r2, [pc, #392]	@ (80070d8 <HAL_DMA_Abort+0x460>)
 8006f4e:	4293      	cmp	r3, r2
 8006f50:	d027      	beq.n	8006fa2 <HAL_DMA_Abort+0x32a>
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	4a61      	ldr	r2, [pc, #388]	@ (80070dc <HAL_DMA_Abort+0x464>)
 8006f58:	4293      	cmp	r3, r2
 8006f5a:	d022      	beq.n	8006fa2 <HAL_DMA_Abort+0x32a>
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	4a5f      	ldr	r2, [pc, #380]	@ (80070e0 <HAL_DMA_Abort+0x468>)
 8006f62:	4293      	cmp	r3, r2
 8006f64:	d01d      	beq.n	8006fa2 <HAL_DMA_Abort+0x32a>
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	4a5e      	ldr	r2, [pc, #376]	@ (80070e4 <HAL_DMA_Abort+0x46c>)
 8006f6c:	4293      	cmp	r3, r2
 8006f6e:	d018      	beq.n	8006fa2 <HAL_DMA_Abort+0x32a>
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	4a5c      	ldr	r2, [pc, #368]	@ (80070e8 <HAL_DMA_Abort+0x470>)
 8006f76:	4293      	cmp	r3, r2
 8006f78:	d013      	beq.n	8006fa2 <HAL_DMA_Abort+0x32a>
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	4a5b      	ldr	r2, [pc, #364]	@ (80070ec <HAL_DMA_Abort+0x474>)
 8006f80:	4293      	cmp	r3, r2
 8006f82:	d00e      	beq.n	8006fa2 <HAL_DMA_Abort+0x32a>
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	4a59      	ldr	r2, [pc, #356]	@ (80070f0 <HAL_DMA_Abort+0x478>)
 8006f8a:	4293      	cmp	r3, r2
 8006f8c:	d009      	beq.n	8006fa2 <HAL_DMA_Abort+0x32a>
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	4a58      	ldr	r2, [pc, #352]	@ (80070f4 <HAL_DMA_Abort+0x47c>)
 8006f94:	4293      	cmp	r3, r2
 8006f96:	d004      	beq.n	8006fa2 <HAL_DMA_Abort+0x32a>
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	4a56      	ldr	r2, [pc, #344]	@ (80070f8 <HAL_DMA_Abort+0x480>)
 8006f9e:	4293      	cmp	r3, r2
 8006fa0:	d108      	bne.n	8006fb4 <HAL_DMA_Abort+0x33c>
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	681a      	ldr	r2, [r3, #0]
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f022 0201 	bic.w	r2, r2, #1
 8006fb0:	601a      	str	r2, [r3, #0]
 8006fb2:	e007      	b.n	8006fc4 <HAL_DMA_Abort+0x34c>
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	681a      	ldr	r2, [r3, #0]
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	f022 0201 	bic.w	r2, r2, #1
 8006fc2:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8006fc4:	e013      	b.n	8006fee <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006fc6:	f7fc f8e3 	bl	8003190 <HAL_GetTick>
 8006fca:	4602      	mov	r2, r0
 8006fcc:	693b      	ldr	r3, [r7, #16]
 8006fce:	1ad3      	subs	r3, r2, r3
 8006fd0:	2b05      	cmp	r3, #5
 8006fd2:	d90c      	bls.n	8006fee <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	2220      	movs	r2, #32
 8006fd8:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	2203      	movs	r2, #3
 8006fde:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	2200      	movs	r2, #0
 8006fe6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8006fea:	2301      	movs	r3, #1
 8006fec:	e12d      	b.n	800724a <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8006fee:	697b      	ldr	r3, [r7, #20]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	f003 0301 	and.w	r3, r3, #1
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d1e5      	bne.n	8006fc6 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	4a2f      	ldr	r2, [pc, #188]	@ (80070bc <HAL_DMA_Abort+0x444>)
 8007000:	4293      	cmp	r3, r2
 8007002:	d04a      	beq.n	800709a <HAL_DMA_Abort+0x422>
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	4a2d      	ldr	r2, [pc, #180]	@ (80070c0 <HAL_DMA_Abort+0x448>)
 800700a:	4293      	cmp	r3, r2
 800700c:	d045      	beq.n	800709a <HAL_DMA_Abort+0x422>
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	4a2c      	ldr	r2, [pc, #176]	@ (80070c4 <HAL_DMA_Abort+0x44c>)
 8007014:	4293      	cmp	r3, r2
 8007016:	d040      	beq.n	800709a <HAL_DMA_Abort+0x422>
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	4a2a      	ldr	r2, [pc, #168]	@ (80070c8 <HAL_DMA_Abort+0x450>)
 800701e:	4293      	cmp	r3, r2
 8007020:	d03b      	beq.n	800709a <HAL_DMA_Abort+0x422>
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	4a29      	ldr	r2, [pc, #164]	@ (80070cc <HAL_DMA_Abort+0x454>)
 8007028:	4293      	cmp	r3, r2
 800702a:	d036      	beq.n	800709a <HAL_DMA_Abort+0x422>
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	4a27      	ldr	r2, [pc, #156]	@ (80070d0 <HAL_DMA_Abort+0x458>)
 8007032:	4293      	cmp	r3, r2
 8007034:	d031      	beq.n	800709a <HAL_DMA_Abort+0x422>
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	4a26      	ldr	r2, [pc, #152]	@ (80070d4 <HAL_DMA_Abort+0x45c>)
 800703c:	4293      	cmp	r3, r2
 800703e:	d02c      	beq.n	800709a <HAL_DMA_Abort+0x422>
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	4a24      	ldr	r2, [pc, #144]	@ (80070d8 <HAL_DMA_Abort+0x460>)
 8007046:	4293      	cmp	r3, r2
 8007048:	d027      	beq.n	800709a <HAL_DMA_Abort+0x422>
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	4a23      	ldr	r2, [pc, #140]	@ (80070dc <HAL_DMA_Abort+0x464>)
 8007050:	4293      	cmp	r3, r2
 8007052:	d022      	beq.n	800709a <HAL_DMA_Abort+0x422>
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	4a21      	ldr	r2, [pc, #132]	@ (80070e0 <HAL_DMA_Abort+0x468>)
 800705a:	4293      	cmp	r3, r2
 800705c:	d01d      	beq.n	800709a <HAL_DMA_Abort+0x422>
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	4a20      	ldr	r2, [pc, #128]	@ (80070e4 <HAL_DMA_Abort+0x46c>)
 8007064:	4293      	cmp	r3, r2
 8007066:	d018      	beq.n	800709a <HAL_DMA_Abort+0x422>
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	4a1e      	ldr	r2, [pc, #120]	@ (80070e8 <HAL_DMA_Abort+0x470>)
 800706e:	4293      	cmp	r3, r2
 8007070:	d013      	beq.n	800709a <HAL_DMA_Abort+0x422>
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	4a1d      	ldr	r2, [pc, #116]	@ (80070ec <HAL_DMA_Abort+0x474>)
 8007078:	4293      	cmp	r3, r2
 800707a:	d00e      	beq.n	800709a <HAL_DMA_Abort+0x422>
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	4a1b      	ldr	r2, [pc, #108]	@ (80070f0 <HAL_DMA_Abort+0x478>)
 8007082:	4293      	cmp	r3, r2
 8007084:	d009      	beq.n	800709a <HAL_DMA_Abort+0x422>
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	4a1a      	ldr	r2, [pc, #104]	@ (80070f4 <HAL_DMA_Abort+0x47c>)
 800708c:	4293      	cmp	r3, r2
 800708e:	d004      	beq.n	800709a <HAL_DMA_Abort+0x422>
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	4a18      	ldr	r2, [pc, #96]	@ (80070f8 <HAL_DMA_Abort+0x480>)
 8007096:	4293      	cmp	r3, r2
 8007098:	d101      	bne.n	800709e <HAL_DMA_Abort+0x426>
 800709a:	2301      	movs	r3, #1
 800709c:	e000      	b.n	80070a0 <HAL_DMA_Abort+0x428>
 800709e:	2300      	movs	r3, #0
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d02b      	beq.n	80070fc <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070a8:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80070ae:	f003 031f 	and.w	r3, r3, #31
 80070b2:	223f      	movs	r2, #63	@ 0x3f
 80070b4:	409a      	lsls	r2, r3
 80070b6:	68bb      	ldr	r3, [r7, #8]
 80070b8:	609a      	str	r2, [r3, #8]
 80070ba:	e02a      	b.n	8007112 <HAL_DMA_Abort+0x49a>
 80070bc:	40020010 	.word	0x40020010
 80070c0:	40020028 	.word	0x40020028
 80070c4:	40020040 	.word	0x40020040
 80070c8:	40020058 	.word	0x40020058
 80070cc:	40020070 	.word	0x40020070
 80070d0:	40020088 	.word	0x40020088
 80070d4:	400200a0 	.word	0x400200a0
 80070d8:	400200b8 	.word	0x400200b8
 80070dc:	40020410 	.word	0x40020410
 80070e0:	40020428 	.word	0x40020428
 80070e4:	40020440 	.word	0x40020440
 80070e8:	40020458 	.word	0x40020458
 80070ec:	40020470 	.word	0x40020470
 80070f0:	40020488 	.word	0x40020488
 80070f4:	400204a0 	.word	0x400204a0
 80070f8:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007100:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007106:	f003 031f 	and.w	r3, r3, #31
 800710a:	2201      	movs	r2, #1
 800710c:	409a      	lsls	r2, r3
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	4a4f      	ldr	r2, [pc, #316]	@ (8007254 <HAL_DMA_Abort+0x5dc>)
 8007118:	4293      	cmp	r3, r2
 800711a:	d072      	beq.n	8007202 <HAL_DMA_Abort+0x58a>
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	4a4d      	ldr	r2, [pc, #308]	@ (8007258 <HAL_DMA_Abort+0x5e0>)
 8007122:	4293      	cmp	r3, r2
 8007124:	d06d      	beq.n	8007202 <HAL_DMA_Abort+0x58a>
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	4a4c      	ldr	r2, [pc, #304]	@ (800725c <HAL_DMA_Abort+0x5e4>)
 800712c:	4293      	cmp	r3, r2
 800712e:	d068      	beq.n	8007202 <HAL_DMA_Abort+0x58a>
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	4a4a      	ldr	r2, [pc, #296]	@ (8007260 <HAL_DMA_Abort+0x5e8>)
 8007136:	4293      	cmp	r3, r2
 8007138:	d063      	beq.n	8007202 <HAL_DMA_Abort+0x58a>
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	4a49      	ldr	r2, [pc, #292]	@ (8007264 <HAL_DMA_Abort+0x5ec>)
 8007140:	4293      	cmp	r3, r2
 8007142:	d05e      	beq.n	8007202 <HAL_DMA_Abort+0x58a>
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	4a47      	ldr	r2, [pc, #284]	@ (8007268 <HAL_DMA_Abort+0x5f0>)
 800714a:	4293      	cmp	r3, r2
 800714c:	d059      	beq.n	8007202 <HAL_DMA_Abort+0x58a>
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	4a46      	ldr	r2, [pc, #280]	@ (800726c <HAL_DMA_Abort+0x5f4>)
 8007154:	4293      	cmp	r3, r2
 8007156:	d054      	beq.n	8007202 <HAL_DMA_Abort+0x58a>
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	4a44      	ldr	r2, [pc, #272]	@ (8007270 <HAL_DMA_Abort+0x5f8>)
 800715e:	4293      	cmp	r3, r2
 8007160:	d04f      	beq.n	8007202 <HAL_DMA_Abort+0x58a>
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	4a43      	ldr	r2, [pc, #268]	@ (8007274 <HAL_DMA_Abort+0x5fc>)
 8007168:	4293      	cmp	r3, r2
 800716a:	d04a      	beq.n	8007202 <HAL_DMA_Abort+0x58a>
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	4a41      	ldr	r2, [pc, #260]	@ (8007278 <HAL_DMA_Abort+0x600>)
 8007172:	4293      	cmp	r3, r2
 8007174:	d045      	beq.n	8007202 <HAL_DMA_Abort+0x58a>
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	4a40      	ldr	r2, [pc, #256]	@ (800727c <HAL_DMA_Abort+0x604>)
 800717c:	4293      	cmp	r3, r2
 800717e:	d040      	beq.n	8007202 <HAL_DMA_Abort+0x58a>
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	4a3e      	ldr	r2, [pc, #248]	@ (8007280 <HAL_DMA_Abort+0x608>)
 8007186:	4293      	cmp	r3, r2
 8007188:	d03b      	beq.n	8007202 <HAL_DMA_Abort+0x58a>
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	4a3d      	ldr	r2, [pc, #244]	@ (8007284 <HAL_DMA_Abort+0x60c>)
 8007190:	4293      	cmp	r3, r2
 8007192:	d036      	beq.n	8007202 <HAL_DMA_Abort+0x58a>
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	4a3b      	ldr	r2, [pc, #236]	@ (8007288 <HAL_DMA_Abort+0x610>)
 800719a:	4293      	cmp	r3, r2
 800719c:	d031      	beq.n	8007202 <HAL_DMA_Abort+0x58a>
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	4a3a      	ldr	r2, [pc, #232]	@ (800728c <HAL_DMA_Abort+0x614>)
 80071a4:	4293      	cmp	r3, r2
 80071a6:	d02c      	beq.n	8007202 <HAL_DMA_Abort+0x58a>
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	4a38      	ldr	r2, [pc, #224]	@ (8007290 <HAL_DMA_Abort+0x618>)
 80071ae:	4293      	cmp	r3, r2
 80071b0:	d027      	beq.n	8007202 <HAL_DMA_Abort+0x58a>
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	4a37      	ldr	r2, [pc, #220]	@ (8007294 <HAL_DMA_Abort+0x61c>)
 80071b8:	4293      	cmp	r3, r2
 80071ba:	d022      	beq.n	8007202 <HAL_DMA_Abort+0x58a>
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	4a35      	ldr	r2, [pc, #212]	@ (8007298 <HAL_DMA_Abort+0x620>)
 80071c2:	4293      	cmp	r3, r2
 80071c4:	d01d      	beq.n	8007202 <HAL_DMA_Abort+0x58a>
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	4a34      	ldr	r2, [pc, #208]	@ (800729c <HAL_DMA_Abort+0x624>)
 80071cc:	4293      	cmp	r3, r2
 80071ce:	d018      	beq.n	8007202 <HAL_DMA_Abort+0x58a>
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	4a32      	ldr	r2, [pc, #200]	@ (80072a0 <HAL_DMA_Abort+0x628>)
 80071d6:	4293      	cmp	r3, r2
 80071d8:	d013      	beq.n	8007202 <HAL_DMA_Abort+0x58a>
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	4a31      	ldr	r2, [pc, #196]	@ (80072a4 <HAL_DMA_Abort+0x62c>)
 80071e0:	4293      	cmp	r3, r2
 80071e2:	d00e      	beq.n	8007202 <HAL_DMA_Abort+0x58a>
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	4a2f      	ldr	r2, [pc, #188]	@ (80072a8 <HAL_DMA_Abort+0x630>)
 80071ea:	4293      	cmp	r3, r2
 80071ec:	d009      	beq.n	8007202 <HAL_DMA_Abort+0x58a>
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	4a2e      	ldr	r2, [pc, #184]	@ (80072ac <HAL_DMA_Abort+0x634>)
 80071f4:	4293      	cmp	r3, r2
 80071f6:	d004      	beq.n	8007202 <HAL_DMA_Abort+0x58a>
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	4a2c      	ldr	r2, [pc, #176]	@ (80072b0 <HAL_DMA_Abort+0x638>)
 80071fe:	4293      	cmp	r3, r2
 8007200:	d101      	bne.n	8007206 <HAL_DMA_Abort+0x58e>
 8007202:	2301      	movs	r3, #1
 8007204:	e000      	b.n	8007208 <HAL_DMA_Abort+0x590>
 8007206:	2300      	movs	r3, #0
 8007208:	2b00      	cmp	r3, #0
 800720a:	d015      	beq.n	8007238 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007210:	687a      	ldr	r2, [r7, #4]
 8007212:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8007214:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800721a:	2b00      	cmp	r3, #0
 800721c:	d00c      	beq.n	8007238 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007222:	681a      	ldr	r2, [r3, #0]
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007228:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800722c:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007232:	687a      	ldr	r2, [r7, #4]
 8007234:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8007236:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	2201      	movs	r2, #1
 800723c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	2200      	movs	r2, #0
 8007244:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8007248:	2300      	movs	r3, #0
}
 800724a:	4618      	mov	r0, r3
 800724c:	3718      	adds	r7, #24
 800724e:	46bd      	mov	sp, r7
 8007250:	bd80      	pop	{r7, pc}
 8007252:	bf00      	nop
 8007254:	40020010 	.word	0x40020010
 8007258:	40020028 	.word	0x40020028
 800725c:	40020040 	.word	0x40020040
 8007260:	40020058 	.word	0x40020058
 8007264:	40020070 	.word	0x40020070
 8007268:	40020088 	.word	0x40020088
 800726c:	400200a0 	.word	0x400200a0
 8007270:	400200b8 	.word	0x400200b8
 8007274:	40020410 	.word	0x40020410
 8007278:	40020428 	.word	0x40020428
 800727c:	40020440 	.word	0x40020440
 8007280:	40020458 	.word	0x40020458
 8007284:	40020470 	.word	0x40020470
 8007288:	40020488 	.word	0x40020488
 800728c:	400204a0 	.word	0x400204a0
 8007290:	400204b8 	.word	0x400204b8
 8007294:	58025408 	.word	0x58025408
 8007298:	5802541c 	.word	0x5802541c
 800729c:	58025430 	.word	0x58025430
 80072a0:	58025444 	.word	0x58025444
 80072a4:	58025458 	.word	0x58025458
 80072a8:	5802546c 	.word	0x5802546c
 80072ac:	58025480 	.word	0x58025480
 80072b0:	58025494 	.word	0x58025494

080072b4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80072b4:	b580      	push	{r7, lr}
 80072b6:	b084      	sub	sp, #16
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d101      	bne.n	80072c6 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80072c2:	2301      	movs	r3, #1
 80072c4:	e237      	b.n	8007736 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80072cc:	b2db      	uxtb	r3, r3
 80072ce:	2b02      	cmp	r3, #2
 80072d0:	d004      	beq.n	80072dc <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	2280      	movs	r2, #128	@ 0x80
 80072d6:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80072d8:	2301      	movs	r3, #1
 80072da:	e22c      	b.n	8007736 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	4a5c      	ldr	r2, [pc, #368]	@ (8007454 <HAL_DMA_Abort_IT+0x1a0>)
 80072e2:	4293      	cmp	r3, r2
 80072e4:	d04a      	beq.n	800737c <HAL_DMA_Abort_IT+0xc8>
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	4a5b      	ldr	r2, [pc, #364]	@ (8007458 <HAL_DMA_Abort_IT+0x1a4>)
 80072ec:	4293      	cmp	r3, r2
 80072ee:	d045      	beq.n	800737c <HAL_DMA_Abort_IT+0xc8>
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	4a59      	ldr	r2, [pc, #356]	@ (800745c <HAL_DMA_Abort_IT+0x1a8>)
 80072f6:	4293      	cmp	r3, r2
 80072f8:	d040      	beq.n	800737c <HAL_DMA_Abort_IT+0xc8>
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	4a58      	ldr	r2, [pc, #352]	@ (8007460 <HAL_DMA_Abort_IT+0x1ac>)
 8007300:	4293      	cmp	r3, r2
 8007302:	d03b      	beq.n	800737c <HAL_DMA_Abort_IT+0xc8>
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	4a56      	ldr	r2, [pc, #344]	@ (8007464 <HAL_DMA_Abort_IT+0x1b0>)
 800730a:	4293      	cmp	r3, r2
 800730c:	d036      	beq.n	800737c <HAL_DMA_Abort_IT+0xc8>
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	4a55      	ldr	r2, [pc, #340]	@ (8007468 <HAL_DMA_Abort_IT+0x1b4>)
 8007314:	4293      	cmp	r3, r2
 8007316:	d031      	beq.n	800737c <HAL_DMA_Abort_IT+0xc8>
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	4a53      	ldr	r2, [pc, #332]	@ (800746c <HAL_DMA_Abort_IT+0x1b8>)
 800731e:	4293      	cmp	r3, r2
 8007320:	d02c      	beq.n	800737c <HAL_DMA_Abort_IT+0xc8>
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	4a52      	ldr	r2, [pc, #328]	@ (8007470 <HAL_DMA_Abort_IT+0x1bc>)
 8007328:	4293      	cmp	r3, r2
 800732a:	d027      	beq.n	800737c <HAL_DMA_Abort_IT+0xc8>
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	4a50      	ldr	r2, [pc, #320]	@ (8007474 <HAL_DMA_Abort_IT+0x1c0>)
 8007332:	4293      	cmp	r3, r2
 8007334:	d022      	beq.n	800737c <HAL_DMA_Abort_IT+0xc8>
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	4a4f      	ldr	r2, [pc, #316]	@ (8007478 <HAL_DMA_Abort_IT+0x1c4>)
 800733c:	4293      	cmp	r3, r2
 800733e:	d01d      	beq.n	800737c <HAL_DMA_Abort_IT+0xc8>
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	4a4d      	ldr	r2, [pc, #308]	@ (800747c <HAL_DMA_Abort_IT+0x1c8>)
 8007346:	4293      	cmp	r3, r2
 8007348:	d018      	beq.n	800737c <HAL_DMA_Abort_IT+0xc8>
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	4a4c      	ldr	r2, [pc, #304]	@ (8007480 <HAL_DMA_Abort_IT+0x1cc>)
 8007350:	4293      	cmp	r3, r2
 8007352:	d013      	beq.n	800737c <HAL_DMA_Abort_IT+0xc8>
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	4a4a      	ldr	r2, [pc, #296]	@ (8007484 <HAL_DMA_Abort_IT+0x1d0>)
 800735a:	4293      	cmp	r3, r2
 800735c:	d00e      	beq.n	800737c <HAL_DMA_Abort_IT+0xc8>
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	4a49      	ldr	r2, [pc, #292]	@ (8007488 <HAL_DMA_Abort_IT+0x1d4>)
 8007364:	4293      	cmp	r3, r2
 8007366:	d009      	beq.n	800737c <HAL_DMA_Abort_IT+0xc8>
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	4a47      	ldr	r2, [pc, #284]	@ (800748c <HAL_DMA_Abort_IT+0x1d8>)
 800736e:	4293      	cmp	r3, r2
 8007370:	d004      	beq.n	800737c <HAL_DMA_Abort_IT+0xc8>
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	4a46      	ldr	r2, [pc, #280]	@ (8007490 <HAL_DMA_Abort_IT+0x1dc>)
 8007378:	4293      	cmp	r3, r2
 800737a:	d101      	bne.n	8007380 <HAL_DMA_Abort_IT+0xcc>
 800737c:	2301      	movs	r3, #1
 800737e:	e000      	b.n	8007382 <HAL_DMA_Abort_IT+0xce>
 8007380:	2300      	movs	r3, #0
 8007382:	2b00      	cmp	r3, #0
 8007384:	f000 8086 	beq.w	8007494 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	2204      	movs	r2, #4
 800738c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	4a2f      	ldr	r2, [pc, #188]	@ (8007454 <HAL_DMA_Abort_IT+0x1a0>)
 8007396:	4293      	cmp	r3, r2
 8007398:	d04a      	beq.n	8007430 <HAL_DMA_Abort_IT+0x17c>
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	4a2e      	ldr	r2, [pc, #184]	@ (8007458 <HAL_DMA_Abort_IT+0x1a4>)
 80073a0:	4293      	cmp	r3, r2
 80073a2:	d045      	beq.n	8007430 <HAL_DMA_Abort_IT+0x17c>
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	4a2c      	ldr	r2, [pc, #176]	@ (800745c <HAL_DMA_Abort_IT+0x1a8>)
 80073aa:	4293      	cmp	r3, r2
 80073ac:	d040      	beq.n	8007430 <HAL_DMA_Abort_IT+0x17c>
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	4a2b      	ldr	r2, [pc, #172]	@ (8007460 <HAL_DMA_Abort_IT+0x1ac>)
 80073b4:	4293      	cmp	r3, r2
 80073b6:	d03b      	beq.n	8007430 <HAL_DMA_Abort_IT+0x17c>
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	4a29      	ldr	r2, [pc, #164]	@ (8007464 <HAL_DMA_Abort_IT+0x1b0>)
 80073be:	4293      	cmp	r3, r2
 80073c0:	d036      	beq.n	8007430 <HAL_DMA_Abort_IT+0x17c>
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	4a28      	ldr	r2, [pc, #160]	@ (8007468 <HAL_DMA_Abort_IT+0x1b4>)
 80073c8:	4293      	cmp	r3, r2
 80073ca:	d031      	beq.n	8007430 <HAL_DMA_Abort_IT+0x17c>
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	4a26      	ldr	r2, [pc, #152]	@ (800746c <HAL_DMA_Abort_IT+0x1b8>)
 80073d2:	4293      	cmp	r3, r2
 80073d4:	d02c      	beq.n	8007430 <HAL_DMA_Abort_IT+0x17c>
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	4a25      	ldr	r2, [pc, #148]	@ (8007470 <HAL_DMA_Abort_IT+0x1bc>)
 80073dc:	4293      	cmp	r3, r2
 80073de:	d027      	beq.n	8007430 <HAL_DMA_Abort_IT+0x17c>
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	4a23      	ldr	r2, [pc, #140]	@ (8007474 <HAL_DMA_Abort_IT+0x1c0>)
 80073e6:	4293      	cmp	r3, r2
 80073e8:	d022      	beq.n	8007430 <HAL_DMA_Abort_IT+0x17c>
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	4a22      	ldr	r2, [pc, #136]	@ (8007478 <HAL_DMA_Abort_IT+0x1c4>)
 80073f0:	4293      	cmp	r3, r2
 80073f2:	d01d      	beq.n	8007430 <HAL_DMA_Abort_IT+0x17c>
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	4a20      	ldr	r2, [pc, #128]	@ (800747c <HAL_DMA_Abort_IT+0x1c8>)
 80073fa:	4293      	cmp	r3, r2
 80073fc:	d018      	beq.n	8007430 <HAL_DMA_Abort_IT+0x17c>
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	4a1f      	ldr	r2, [pc, #124]	@ (8007480 <HAL_DMA_Abort_IT+0x1cc>)
 8007404:	4293      	cmp	r3, r2
 8007406:	d013      	beq.n	8007430 <HAL_DMA_Abort_IT+0x17c>
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	4a1d      	ldr	r2, [pc, #116]	@ (8007484 <HAL_DMA_Abort_IT+0x1d0>)
 800740e:	4293      	cmp	r3, r2
 8007410:	d00e      	beq.n	8007430 <HAL_DMA_Abort_IT+0x17c>
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	4a1c      	ldr	r2, [pc, #112]	@ (8007488 <HAL_DMA_Abort_IT+0x1d4>)
 8007418:	4293      	cmp	r3, r2
 800741a:	d009      	beq.n	8007430 <HAL_DMA_Abort_IT+0x17c>
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	4a1a      	ldr	r2, [pc, #104]	@ (800748c <HAL_DMA_Abort_IT+0x1d8>)
 8007422:	4293      	cmp	r3, r2
 8007424:	d004      	beq.n	8007430 <HAL_DMA_Abort_IT+0x17c>
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	4a19      	ldr	r2, [pc, #100]	@ (8007490 <HAL_DMA_Abort_IT+0x1dc>)
 800742c:	4293      	cmp	r3, r2
 800742e:	d108      	bne.n	8007442 <HAL_DMA_Abort_IT+0x18e>
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	681a      	ldr	r2, [r3, #0]
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	f022 0201 	bic.w	r2, r2, #1
 800743e:	601a      	str	r2, [r3, #0]
 8007440:	e178      	b.n	8007734 <HAL_DMA_Abort_IT+0x480>
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	681a      	ldr	r2, [r3, #0]
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	f022 0201 	bic.w	r2, r2, #1
 8007450:	601a      	str	r2, [r3, #0]
 8007452:	e16f      	b.n	8007734 <HAL_DMA_Abort_IT+0x480>
 8007454:	40020010 	.word	0x40020010
 8007458:	40020028 	.word	0x40020028
 800745c:	40020040 	.word	0x40020040
 8007460:	40020058 	.word	0x40020058
 8007464:	40020070 	.word	0x40020070
 8007468:	40020088 	.word	0x40020088
 800746c:	400200a0 	.word	0x400200a0
 8007470:	400200b8 	.word	0x400200b8
 8007474:	40020410 	.word	0x40020410
 8007478:	40020428 	.word	0x40020428
 800747c:	40020440 	.word	0x40020440
 8007480:	40020458 	.word	0x40020458
 8007484:	40020470 	.word	0x40020470
 8007488:	40020488 	.word	0x40020488
 800748c:	400204a0 	.word	0x400204a0
 8007490:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	681a      	ldr	r2, [r3, #0]
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	f022 020e 	bic.w	r2, r2, #14
 80074a2:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	4a6c      	ldr	r2, [pc, #432]	@ (800765c <HAL_DMA_Abort_IT+0x3a8>)
 80074aa:	4293      	cmp	r3, r2
 80074ac:	d04a      	beq.n	8007544 <HAL_DMA_Abort_IT+0x290>
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	4a6b      	ldr	r2, [pc, #428]	@ (8007660 <HAL_DMA_Abort_IT+0x3ac>)
 80074b4:	4293      	cmp	r3, r2
 80074b6:	d045      	beq.n	8007544 <HAL_DMA_Abort_IT+0x290>
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	4a69      	ldr	r2, [pc, #420]	@ (8007664 <HAL_DMA_Abort_IT+0x3b0>)
 80074be:	4293      	cmp	r3, r2
 80074c0:	d040      	beq.n	8007544 <HAL_DMA_Abort_IT+0x290>
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	4a68      	ldr	r2, [pc, #416]	@ (8007668 <HAL_DMA_Abort_IT+0x3b4>)
 80074c8:	4293      	cmp	r3, r2
 80074ca:	d03b      	beq.n	8007544 <HAL_DMA_Abort_IT+0x290>
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	4a66      	ldr	r2, [pc, #408]	@ (800766c <HAL_DMA_Abort_IT+0x3b8>)
 80074d2:	4293      	cmp	r3, r2
 80074d4:	d036      	beq.n	8007544 <HAL_DMA_Abort_IT+0x290>
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	4a65      	ldr	r2, [pc, #404]	@ (8007670 <HAL_DMA_Abort_IT+0x3bc>)
 80074dc:	4293      	cmp	r3, r2
 80074de:	d031      	beq.n	8007544 <HAL_DMA_Abort_IT+0x290>
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	4a63      	ldr	r2, [pc, #396]	@ (8007674 <HAL_DMA_Abort_IT+0x3c0>)
 80074e6:	4293      	cmp	r3, r2
 80074e8:	d02c      	beq.n	8007544 <HAL_DMA_Abort_IT+0x290>
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	4a62      	ldr	r2, [pc, #392]	@ (8007678 <HAL_DMA_Abort_IT+0x3c4>)
 80074f0:	4293      	cmp	r3, r2
 80074f2:	d027      	beq.n	8007544 <HAL_DMA_Abort_IT+0x290>
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	4a60      	ldr	r2, [pc, #384]	@ (800767c <HAL_DMA_Abort_IT+0x3c8>)
 80074fa:	4293      	cmp	r3, r2
 80074fc:	d022      	beq.n	8007544 <HAL_DMA_Abort_IT+0x290>
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	4a5f      	ldr	r2, [pc, #380]	@ (8007680 <HAL_DMA_Abort_IT+0x3cc>)
 8007504:	4293      	cmp	r3, r2
 8007506:	d01d      	beq.n	8007544 <HAL_DMA_Abort_IT+0x290>
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	4a5d      	ldr	r2, [pc, #372]	@ (8007684 <HAL_DMA_Abort_IT+0x3d0>)
 800750e:	4293      	cmp	r3, r2
 8007510:	d018      	beq.n	8007544 <HAL_DMA_Abort_IT+0x290>
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	4a5c      	ldr	r2, [pc, #368]	@ (8007688 <HAL_DMA_Abort_IT+0x3d4>)
 8007518:	4293      	cmp	r3, r2
 800751a:	d013      	beq.n	8007544 <HAL_DMA_Abort_IT+0x290>
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	4a5a      	ldr	r2, [pc, #360]	@ (800768c <HAL_DMA_Abort_IT+0x3d8>)
 8007522:	4293      	cmp	r3, r2
 8007524:	d00e      	beq.n	8007544 <HAL_DMA_Abort_IT+0x290>
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	4a59      	ldr	r2, [pc, #356]	@ (8007690 <HAL_DMA_Abort_IT+0x3dc>)
 800752c:	4293      	cmp	r3, r2
 800752e:	d009      	beq.n	8007544 <HAL_DMA_Abort_IT+0x290>
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	4a57      	ldr	r2, [pc, #348]	@ (8007694 <HAL_DMA_Abort_IT+0x3e0>)
 8007536:	4293      	cmp	r3, r2
 8007538:	d004      	beq.n	8007544 <HAL_DMA_Abort_IT+0x290>
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	4a56      	ldr	r2, [pc, #344]	@ (8007698 <HAL_DMA_Abort_IT+0x3e4>)
 8007540:	4293      	cmp	r3, r2
 8007542:	d108      	bne.n	8007556 <HAL_DMA_Abort_IT+0x2a2>
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	681a      	ldr	r2, [r3, #0]
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	f022 0201 	bic.w	r2, r2, #1
 8007552:	601a      	str	r2, [r3, #0]
 8007554:	e007      	b.n	8007566 <HAL_DMA_Abort_IT+0x2b2>
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	681a      	ldr	r2, [r3, #0]
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	f022 0201 	bic.w	r2, r2, #1
 8007564:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	4a3c      	ldr	r2, [pc, #240]	@ (800765c <HAL_DMA_Abort_IT+0x3a8>)
 800756c:	4293      	cmp	r3, r2
 800756e:	d072      	beq.n	8007656 <HAL_DMA_Abort_IT+0x3a2>
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	4a3a      	ldr	r2, [pc, #232]	@ (8007660 <HAL_DMA_Abort_IT+0x3ac>)
 8007576:	4293      	cmp	r3, r2
 8007578:	d06d      	beq.n	8007656 <HAL_DMA_Abort_IT+0x3a2>
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	4a39      	ldr	r2, [pc, #228]	@ (8007664 <HAL_DMA_Abort_IT+0x3b0>)
 8007580:	4293      	cmp	r3, r2
 8007582:	d068      	beq.n	8007656 <HAL_DMA_Abort_IT+0x3a2>
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	4a37      	ldr	r2, [pc, #220]	@ (8007668 <HAL_DMA_Abort_IT+0x3b4>)
 800758a:	4293      	cmp	r3, r2
 800758c:	d063      	beq.n	8007656 <HAL_DMA_Abort_IT+0x3a2>
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	4a36      	ldr	r2, [pc, #216]	@ (800766c <HAL_DMA_Abort_IT+0x3b8>)
 8007594:	4293      	cmp	r3, r2
 8007596:	d05e      	beq.n	8007656 <HAL_DMA_Abort_IT+0x3a2>
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	4a34      	ldr	r2, [pc, #208]	@ (8007670 <HAL_DMA_Abort_IT+0x3bc>)
 800759e:	4293      	cmp	r3, r2
 80075a0:	d059      	beq.n	8007656 <HAL_DMA_Abort_IT+0x3a2>
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	4a33      	ldr	r2, [pc, #204]	@ (8007674 <HAL_DMA_Abort_IT+0x3c0>)
 80075a8:	4293      	cmp	r3, r2
 80075aa:	d054      	beq.n	8007656 <HAL_DMA_Abort_IT+0x3a2>
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	4a31      	ldr	r2, [pc, #196]	@ (8007678 <HAL_DMA_Abort_IT+0x3c4>)
 80075b2:	4293      	cmp	r3, r2
 80075b4:	d04f      	beq.n	8007656 <HAL_DMA_Abort_IT+0x3a2>
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	4a30      	ldr	r2, [pc, #192]	@ (800767c <HAL_DMA_Abort_IT+0x3c8>)
 80075bc:	4293      	cmp	r3, r2
 80075be:	d04a      	beq.n	8007656 <HAL_DMA_Abort_IT+0x3a2>
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	4a2e      	ldr	r2, [pc, #184]	@ (8007680 <HAL_DMA_Abort_IT+0x3cc>)
 80075c6:	4293      	cmp	r3, r2
 80075c8:	d045      	beq.n	8007656 <HAL_DMA_Abort_IT+0x3a2>
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	4a2d      	ldr	r2, [pc, #180]	@ (8007684 <HAL_DMA_Abort_IT+0x3d0>)
 80075d0:	4293      	cmp	r3, r2
 80075d2:	d040      	beq.n	8007656 <HAL_DMA_Abort_IT+0x3a2>
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	4a2b      	ldr	r2, [pc, #172]	@ (8007688 <HAL_DMA_Abort_IT+0x3d4>)
 80075da:	4293      	cmp	r3, r2
 80075dc:	d03b      	beq.n	8007656 <HAL_DMA_Abort_IT+0x3a2>
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	4a2a      	ldr	r2, [pc, #168]	@ (800768c <HAL_DMA_Abort_IT+0x3d8>)
 80075e4:	4293      	cmp	r3, r2
 80075e6:	d036      	beq.n	8007656 <HAL_DMA_Abort_IT+0x3a2>
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	4a28      	ldr	r2, [pc, #160]	@ (8007690 <HAL_DMA_Abort_IT+0x3dc>)
 80075ee:	4293      	cmp	r3, r2
 80075f0:	d031      	beq.n	8007656 <HAL_DMA_Abort_IT+0x3a2>
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	4a27      	ldr	r2, [pc, #156]	@ (8007694 <HAL_DMA_Abort_IT+0x3e0>)
 80075f8:	4293      	cmp	r3, r2
 80075fa:	d02c      	beq.n	8007656 <HAL_DMA_Abort_IT+0x3a2>
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	4a25      	ldr	r2, [pc, #148]	@ (8007698 <HAL_DMA_Abort_IT+0x3e4>)
 8007602:	4293      	cmp	r3, r2
 8007604:	d027      	beq.n	8007656 <HAL_DMA_Abort_IT+0x3a2>
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	4a24      	ldr	r2, [pc, #144]	@ (800769c <HAL_DMA_Abort_IT+0x3e8>)
 800760c:	4293      	cmp	r3, r2
 800760e:	d022      	beq.n	8007656 <HAL_DMA_Abort_IT+0x3a2>
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	4a22      	ldr	r2, [pc, #136]	@ (80076a0 <HAL_DMA_Abort_IT+0x3ec>)
 8007616:	4293      	cmp	r3, r2
 8007618:	d01d      	beq.n	8007656 <HAL_DMA_Abort_IT+0x3a2>
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	4a21      	ldr	r2, [pc, #132]	@ (80076a4 <HAL_DMA_Abort_IT+0x3f0>)
 8007620:	4293      	cmp	r3, r2
 8007622:	d018      	beq.n	8007656 <HAL_DMA_Abort_IT+0x3a2>
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	4a1f      	ldr	r2, [pc, #124]	@ (80076a8 <HAL_DMA_Abort_IT+0x3f4>)
 800762a:	4293      	cmp	r3, r2
 800762c:	d013      	beq.n	8007656 <HAL_DMA_Abort_IT+0x3a2>
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	4a1e      	ldr	r2, [pc, #120]	@ (80076ac <HAL_DMA_Abort_IT+0x3f8>)
 8007634:	4293      	cmp	r3, r2
 8007636:	d00e      	beq.n	8007656 <HAL_DMA_Abort_IT+0x3a2>
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	4a1c      	ldr	r2, [pc, #112]	@ (80076b0 <HAL_DMA_Abort_IT+0x3fc>)
 800763e:	4293      	cmp	r3, r2
 8007640:	d009      	beq.n	8007656 <HAL_DMA_Abort_IT+0x3a2>
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	4a1b      	ldr	r2, [pc, #108]	@ (80076b4 <HAL_DMA_Abort_IT+0x400>)
 8007648:	4293      	cmp	r3, r2
 800764a:	d004      	beq.n	8007656 <HAL_DMA_Abort_IT+0x3a2>
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	4a19      	ldr	r2, [pc, #100]	@ (80076b8 <HAL_DMA_Abort_IT+0x404>)
 8007652:	4293      	cmp	r3, r2
 8007654:	d132      	bne.n	80076bc <HAL_DMA_Abort_IT+0x408>
 8007656:	2301      	movs	r3, #1
 8007658:	e031      	b.n	80076be <HAL_DMA_Abort_IT+0x40a>
 800765a:	bf00      	nop
 800765c:	40020010 	.word	0x40020010
 8007660:	40020028 	.word	0x40020028
 8007664:	40020040 	.word	0x40020040
 8007668:	40020058 	.word	0x40020058
 800766c:	40020070 	.word	0x40020070
 8007670:	40020088 	.word	0x40020088
 8007674:	400200a0 	.word	0x400200a0
 8007678:	400200b8 	.word	0x400200b8
 800767c:	40020410 	.word	0x40020410
 8007680:	40020428 	.word	0x40020428
 8007684:	40020440 	.word	0x40020440
 8007688:	40020458 	.word	0x40020458
 800768c:	40020470 	.word	0x40020470
 8007690:	40020488 	.word	0x40020488
 8007694:	400204a0 	.word	0x400204a0
 8007698:	400204b8 	.word	0x400204b8
 800769c:	58025408 	.word	0x58025408
 80076a0:	5802541c 	.word	0x5802541c
 80076a4:	58025430 	.word	0x58025430
 80076a8:	58025444 	.word	0x58025444
 80076ac:	58025458 	.word	0x58025458
 80076b0:	5802546c 	.word	0x5802546c
 80076b4:	58025480 	.word	0x58025480
 80076b8:	58025494 	.word	0x58025494
 80076bc:	2300      	movs	r3, #0
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d028      	beq.n	8007714 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80076c6:	681a      	ldr	r2, [r3, #0]
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80076cc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80076d0:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80076d6:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80076dc:	f003 031f 	and.w	r3, r3, #31
 80076e0:	2201      	movs	r2, #1
 80076e2:	409a      	lsls	r2, r3
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80076ec:	687a      	ldr	r2, [r7, #4]
 80076ee:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80076f0:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d00c      	beq.n	8007714 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80076fe:	681a      	ldr	r2, [r3, #0]
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007704:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007708:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800770e:	687a      	ldr	r2, [r7, #4]
 8007710:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8007712:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	2201      	movs	r2, #1
 8007718:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	2200      	movs	r2, #0
 8007720:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007728:	2b00      	cmp	r3, #0
 800772a:	d003      	beq.n	8007734 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007730:	6878      	ldr	r0, [r7, #4]
 8007732:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8007734:	2300      	movs	r3, #0
}
 8007736:	4618      	mov	r0, r3
 8007738:	3710      	adds	r7, #16
 800773a:	46bd      	mov	sp, r7
 800773c:	bd80      	pop	{r7, pc}
 800773e:	bf00      	nop

08007740 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007740:	b580      	push	{r7, lr}
 8007742:	b08a      	sub	sp, #40	@ 0x28
 8007744:	af00      	add	r7, sp, #0
 8007746:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8007748:	2300      	movs	r3, #0
 800774a:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 800774c:	4b67      	ldr	r3, [pc, #412]	@ (80078ec <HAL_DMA_IRQHandler+0x1ac>)
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	4a67      	ldr	r2, [pc, #412]	@ (80078f0 <HAL_DMA_IRQHandler+0x1b0>)
 8007752:	fba2 2303 	umull	r2, r3, r2, r3
 8007756:	0a9b      	lsrs	r3, r3, #10
 8007758:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800775e:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007764:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8007766:	6a3b      	ldr	r3, [r7, #32]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 800776c:	69fb      	ldr	r3, [r7, #28]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	4a5f      	ldr	r2, [pc, #380]	@ (80078f4 <HAL_DMA_IRQHandler+0x1b4>)
 8007778:	4293      	cmp	r3, r2
 800777a:	d04a      	beq.n	8007812 <HAL_DMA_IRQHandler+0xd2>
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	4a5d      	ldr	r2, [pc, #372]	@ (80078f8 <HAL_DMA_IRQHandler+0x1b8>)
 8007782:	4293      	cmp	r3, r2
 8007784:	d045      	beq.n	8007812 <HAL_DMA_IRQHandler+0xd2>
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	4a5c      	ldr	r2, [pc, #368]	@ (80078fc <HAL_DMA_IRQHandler+0x1bc>)
 800778c:	4293      	cmp	r3, r2
 800778e:	d040      	beq.n	8007812 <HAL_DMA_IRQHandler+0xd2>
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	4a5a      	ldr	r2, [pc, #360]	@ (8007900 <HAL_DMA_IRQHandler+0x1c0>)
 8007796:	4293      	cmp	r3, r2
 8007798:	d03b      	beq.n	8007812 <HAL_DMA_IRQHandler+0xd2>
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	4a59      	ldr	r2, [pc, #356]	@ (8007904 <HAL_DMA_IRQHandler+0x1c4>)
 80077a0:	4293      	cmp	r3, r2
 80077a2:	d036      	beq.n	8007812 <HAL_DMA_IRQHandler+0xd2>
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	4a57      	ldr	r2, [pc, #348]	@ (8007908 <HAL_DMA_IRQHandler+0x1c8>)
 80077aa:	4293      	cmp	r3, r2
 80077ac:	d031      	beq.n	8007812 <HAL_DMA_IRQHandler+0xd2>
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	4a56      	ldr	r2, [pc, #344]	@ (800790c <HAL_DMA_IRQHandler+0x1cc>)
 80077b4:	4293      	cmp	r3, r2
 80077b6:	d02c      	beq.n	8007812 <HAL_DMA_IRQHandler+0xd2>
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	4a54      	ldr	r2, [pc, #336]	@ (8007910 <HAL_DMA_IRQHandler+0x1d0>)
 80077be:	4293      	cmp	r3, r2
 80077c0:	d027      	beq.n	8007812 <HAL_DMA_IRQHandler+0xd2>
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	4a53      	ldr	r2, [pc, #332]	@ (8007914 <HAL_DMA_IRQHandler+0x1d4>)
 80077c8:	4293      	cmp	r3, r2
 80077ca:	d022      	beq.n	8007812 <HAL_DMA_IRQHandler+0xd2>
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	4a51      	ldr	r2, [pc, #324]	@ (8007918 <HAL_DMA_IRQHandler+0x1d8>)
 80077d2:	4293      	cmp	r3, r2
 80077d4:	d01d      	beq.n	8007812 <HAL_DMA_IRQHandler+0xd2>
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	4a50      	ldr	r2, [pc, #320]	@ (800791c <HAL_DMA_IRQHandler+0x1dc>)
 80077dc:	4293      	cmp	r3, r2
 80077de:	d018      	beq.n	8007812 <HAL_DMA_IRQHandler+0xd2>
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	4a4e      	ldr	r2, [pc, #312]	@ (8007920 <HAL_DMA_IRQHandler+0x1e0>)
 80077e6:	4293      	cmp	r3, r2
 80077e8:	d013      	beq.n	8007812 <HAL_DMA_IRQHandler+0xd2>
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	4a4d      	ldr	r2, [pc, #308]	@ (8007924 <HAL_DMA_IRQHandler+0x1e4>)
 80077f0:	4293      	cmp	r3, r2
 80077f2:	d00e      	beq.n	8007812 <HAL_DMA_IRQHandler+0xd2>
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	4a4b      	ldr	r2, [pc, #300]	@ (8007928 <HAL_DMA_IRQHandler+0x1e8>)
 80077fa:	4293      	cmp	r3, r2
 80077fc:	d009      	beq.n	8007812 <HAL_DMA_IRQHandler+0xd2>
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	4a4a      	ldr	r2, [pc, #296]	@ (800792c <HAL_DMA_IRQHandler+0x1ec>)
 8007804:	4293      	cmp	r3, r2
 8007806:	d004      	beq.n	8007812 <HAL_DMA_IRQHandler+0xd2>
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	4a48      	ldr	r2, [pc, #288]	@ (8007930 <HAL_DMA_IRQHandler+0x1f0>)
 800780e:	4293      	cmp	r3, r2
 8007810:	d101      	bne.n	8007816 <HAL_DMA_IRQHandler+0xd6>
 8007812:	2301      	movs	r3, #1
 8007814:	e000      	b.n	8007818 <HAL_DMA_IRQHandler+0xd8>
 8007816:	2300      	movs	r3, #0
 8007818:	2b00      	cmp	r3, #0
 800781a:	f000 842b 	beq.w	8008074 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007822:	f003 031f 	and.w	r3, r3, #31
 8007826:	2208      	movs	r2, #8
 8007828:	409a      	lsls	r2, r3
 800782a:	69bb      	ldr	r3, [r7, #24]
 800782c:	4013      	ands	r3, r2
 800782e:	2b00      	cmp	r3, #0
 8007830:	f000 80a2 	beq.w	8007978 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	4a2e      	ldr	r2, [pc, #184]	@ (80078f4 <HAL_DMA_IRQHandler+0x1b4>)
 800783a:	4293      	cmp	r3, r2
 800783c:	d04a      	beq.n	80078d4 <HAL_DMA_IRQHandler+0x194>
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	4a2d      	ldr	r2, [pc, #180]	@ (80078f8 <HAL_DMA_IRQHandler+0x1b8>)
 8007844:	4293      	cmp	r3, r2
 8007846:	d045      	beq.n	80078d4 <HAL_DMA_IRQHandler+0x194>
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	4a2b      	ldr	r2, [pc, #172]	@ (80078fc <HAL_DMA_IRQHandler+0x1bc>)
 800784e:	4293      	cmp	r3, r2
 8007850:	d040      	beq.n	80078d4 <HAL_DMA_IRQHandler+0x194>
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	4a2a      	ldr	r2, [pc, #168]	@ (8007900 <HAL_DMA_IRQHandler+0x1c0>)
 8007858:	4293      	cmp	r3, r2
 800785a:	d03b      	beq.n	80078d4 <HAL_DMA_IRQHandler+0x194>
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	4a28      	ldr	r2, [pc, #160]	@ (8007904 <HAL_DMA_IRQHandler+0x1c4>)
 8007862:	4293      	cmp	r3, r2
 8007864:	d036      	beq.n	80078d4 <HAL_DMA_IRQHandler+0x194>
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	4a27      	ldr	r2, [pc, #156]	@ (8007908 <HAL_DMA_IRQHandler+0x1c8>)
 800786c:	4293      	cmp	r3, r2
 800786e:	d031      	beq.n	80078d4 <HAL_DMA_IRQHandler+0x194>
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	4a25      	ldr	r2, [pc, #148]	@ (800790c <HAL_DMA_IRQHandler+0x1cc>)
 8007876:	4293      	cmp	r3, r2
 8007878:	d02c      	beq.n	80078d4 <HAL_DMA_IRQHandler+0x194>
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	4a24      	ldr	r2, [pc, #144]	@ (8007910 <HAL_DMA_IRQHandler+0x1d0>)
 8007880:	4293      	cmp	r3, r2
 8007882:	d027      	beq.n	80078d4 <HAL_DMA_IRQHandler+0x194>
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	4a22      	ldr	r2, [pc, #136]	@ (8007914 <HAL_DMA_IRQHandler+0x1d4>)
 800788a:	4293      	cmp	r3, r2
 800788c:	d022      	beq.n	80078d4 <HAL_DMA_IRQHandler+0x194>
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	4a21      	ldr	r2, [pc, #132]	@ (8007918 <HAL_DMA_IRQHandler+0x1d8>)
 8007894:	4293      	cmp	r3, r2
 8007896:	d01d      	beq.n	80078d4 <HAL_DMA_IRQHandler+0x194>
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	4a1f      	ldr	r2, [pc, #124]	@ (800791c <HAL_DMA_IRQHandler+0x1dc>)
 800789e:	4293      	cmp	r3, r2
 80078a0:	d018      	beq.n	80078d4 <HAL_DMA_IRQHandler+0x194>
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	4a1e      	ldr	r2, [pc, #120]	@ (8007920 <HAL_DMA_IRQHandler+0x1e0>)
 80078a8:	4293      	cmp	r3, r2
 80078aa:	d013      	beq.n	80078d4 <HAL_DMA_IRQHandler+0x194>
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	4a1c      	ldr	r2, [pc, #112]	@ (8007924 <HAL_DMA_IRQHandler+0x1e4>)
 80078b2:	4293      	cmp	r3, r2
 80078b4:	d00e      	beq.n	80078d4 <HAL_DMA_IRQHandler+0x194>
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	4a1b      	ldr	r2, [pc, #108]	@ (8007928 <HAL_DMA_IRQHandler+0x1e8>)
 80078bc:	4293      	cmp	r3, r2
 80078be:	d009      	beq.n	80078d4 <HAL_DMA_IRQHandler+0x194>
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	4a19      	ldr	r2, [pc, #100]	@ (800792c <HAL_DMA_IRQHandler+0x1ec>)
 80078c6:	4293      	cmp	r3, r2
 80078c8:	d004      	beq.n	80078d4 <HAL_DMA_IRQHandler+0x194>
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	4a18      	ldr	r2, [pc, #96]	@ (8007930 <HAL_DMA_IRQHandler+0x1f0>)
 80078d0:	4293      	cmp	r3, r2
 80078d2:	d12f      	bne.n	8007934 <HAL_DMA_IRQHandler+0x1f4>
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	f003 0304 	and.w	r3, r3, #4
 80078de:	2b00      	cmp	r3, #0
 80078e0:	bf14      	ite	ne
 80078e2:	2301      	movne	r3, #1
 80078e4:	2300      	moveq	r3, #0
 80078e6:	b2db      	uxtb	r3, r3
 80078e8:	e02e      	b.n	8007948 <HAL_DMA_IRQHandler+0x208>
 80078ea:	bf00      	nop
 80078ec:	24000000 	.word	0x24000000
 80078f0:	1b4e81b5 	.word	0x1b4e81b5
 80078f4:	40020010 	.word	0x40020010
 80078f8:	40020028 	.word	0x40020028
 80078fc:	40020040 	.word	0x40020040
 8007900:	40020058 	.word	0x40020058
 8007904:	40020070 	.word	0x40020070
 8007908:	40020088 	.word	0x40020088
 800790c:	400200a0 	.word	0x400200a0
 8007910:	400200b8 	.word	0x400200b8
 8007914:	40020410 	.word	0x40020410
 8007918:	40020428 	.word	0x40020428
 800791c:	40020440 	.word	0x40020440
 8007920:	40020458 	.word	0x40020458
 8007924:	40020470 	.word	0x40020470
 8007928:	40020488 	.word	0x40020488
 800792c:	400204a0 	.word	0x400204a0
 8007930:	400204b8 	.word	0x400204b8
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	f003 0308 	and.w	r3, r3, #8
 800793e:	2b00      	cmp	r3, #0
 8007940:	bf14      	ite	ne
 8007942:	2301      	movne	r3, #1
 8007944:	2300      	moveq	r3, #0
 8007946:	b2db      	uxtb	r3, r3
 8007948:	2b00      	cmp	r3, #0
 800794a:	d015      	beq.n	8007978 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	681a      	ldr	r2, [r3, #0]
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	f022 0204 	bic.w	r2, r2, #4
 800795a:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007960:	f003 031f 	and.w	r3, r3, #31
 8007964:	2208      	movs	r2, #8
 8007966:	409a      	lsls	r2, r3
 8007968:	6a3b      	ldr	r3, [r7, #32]
 800796a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007970:	f043 0201 	orr.w	r2, r3, #1
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800797c:	f003 031f 	and.w	r3, r3, #31
 8007980:	69ba      	ldr	r2, [r7, #24]
 8007982:	fa22 f303 	lsr.w	r3, r2, r3
 8007986:	f003 0301 	and.w	r3, r3, #1
 800798a:	2b00      	cmp	r3, #0
 800798c:	d06e      	beq.n	8007a6c <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	4a69      	ldr	r2, [pc, #420]	@ (8007b38 <HAL_DMA_IRQHandler+0x3f8>)
 8007994:	4293      	cmp	r3, r2
 8007996:	d04a      	beq.n	8007a2e <HAL_DMA_IRQHandler+0x2ee>
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	4a67      	ldr	r2, [pc, #412]	@ (8007b3c <HAL_DMA_IRQHandler+0x3fc>)
 800799e:	4293      	cmp	r3, r2
 80079a0:	d045      	beq.n	8007a2e <HAL_DMA_IRQHandler+0x2ee>
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	4a66      	ldr	r2, [pc, #408]	@ (8007b40 <HAL_DMA_IRQHandler+0x400>)
 80079a8:	4293      	cmp	r3, r2
 80079aa:	d040      	beq.n	8007a2e <HAL_DMA_IRQHandler+0x2ee>
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	4a64      	ldr	r2, [pc, #400]	@ (8007b44 <HAL_DMA_IRQHandler+0x404>)
 80079b2:	4293      	cmp	r3, r2
 80079b4:	d03b      	beq.n	8007a2e <HAL_DMA_IRQHandler+0x2ee>
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	4a63      	ldr	r2, [pc, #396]	@ (8007b48 <HAL_DMA_IRQHandler+0x408>)
 80079bc:	4293      	cmp	r3, r2
 80079be:	d036      	beq.n	8007a2e <HAL_DMA_IRQHandler+0x2ee>
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	4a61      	ldr	r2, [pc, #388]	@ (8007b4c <HAL_DMA_IRQHandler+0x40c>)
 80079c6:	4293      	cmp	r3, r2
 80079c8:	d031      	beq.n	8007a2e <HAL_DMA_IRQHandler+0x2ee>
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	4a60      	ldr	r2, [pc, #384]	@ (8007b50 <HAL_DMA_IRQHandler+0x410>)
 80079d0:	4293      	cmp	r3, r2
 80079d2:	d02c      	beq.n	8007a2e <HAL_DMA_IRQHandler+0x2ee>
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	4a5e      	ldr	r2, [pc, #376]	@ (8007b54 <HAL_DMA_IRQHandler+0x414>)
 80079da:	4293      	cmp	r3, r2
 80079dc:	d027      	beq.n	8007a2e <HAL_DMA_IRQHandler+0x2ee>
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	4a5d      	ldr	r2, [pc, #372]	@ (8007b58 <HAL_DMA_IRQHandler+0x418>)
 80079e4:	4293      	cmp	r3, r2
 80079e6:	d022      	beq.n	8007a2e <HAL_DMA_IRQHandler+0x2ee>
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	4a5b      	ldr	r2, [pc, #364]	@ (8007b5c <HAL_DMA_IRQHandler+0x41c>)
 80079ee:	4293      	cmp	r3, r2
 80079f0:	d01d      	beq.n	8007a2e <HAL_DMA_IRQHandler+0x2ee>
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	4a5a      	ldr	r2, [pc, #360]	@ (8007b60 <HAL_DMA_IRQHandler+0x420>)
 80079f8:	4293      	cmp	r3, r2
 80079fa:	d018      	beq.n	8007a2e <HAL_DMA_IRQHandler+0x2ee>
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	4a58      	ldr	r2, [pc, #352]	@ (8007b64 <HAL_DMA_IRQHandler+0x424>)
 8007a02:	4293      	cmp	r3, r2
 8007a04:	d013      	beq.n	8007a2e <HAL_DMA_IRQHandler+0x2ee>
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	4a57      	ldr	r2, [pc, #348]	@ (8007b68 <HAL_DMA_IRQHandler+0x428>)
 8007a0c:	4293      	cmp	r3, r2
 8007a0e:	d00e      	beq.n	8007a2e <HAL_DMA_IRQHandler+0x2ee>
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	4a55      	ldr	r2, [pc, #340]	@ (8007b6c <HAL_DMA_IRQHandler+0x42c>)
 8007a16:	4293      	cmp	r3, r2
 8007a18:	d009      	beq.n	8007a2e <HAL_DMA_IRQHandler+0x2ee>
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	4a54      	ldr	r2, [pc, #336]	@ (8007b70 <HAL_DMA_IRQHandler+0x430>)
 8007a20:	4293      	cmp	r3, r2
 8007a22:	d004      	beq.n	8007a2e <HAL_DMA_IRQHandler+0x2ee>
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	4a52      	ldr	r2, [pc, #328]	@ (8007b74 <HAL_DMA_IRQHandler+0x434>)
 8007a2a:	4293      	cmp	r3, r2
 8007a2c:	d10a      	bne.n	8007a44 <HAL_DMA_IRQHandler+0x304>
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	695b      	ldr	r3, [r3, #20]
 8007a34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	bf14      	ite	ne
 8007a3c:	2301      	movne	r3, #1
 8007a3e:	2300      	moveq	r3, #0
 8007a40:	b2db      	uxtb	r3, r3
 8007a42:	e003      	b.n	8007a4c <HAL_DMA_IRQHandler+0x30c>
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	2300      	movs	r3, #0
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d00d      	beq.n	8007a6c <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007a54:	f003 031f 	and.w	r3, r3, #31
 8007a58:	2201      	movs	r2, #1
 8007a5a:	409a      	lsls	r2, r3
 8007a5c:	6a3b      	ldr	r3, [r7, #32]
 8007a5e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a64:	f043 0202 	orr.w	r2, r3, #2
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007a70:	f003 031f 	and.w	r3, r3, #31
 8007a74:	2204      	movs	r2, #4
 8007a76:	409a      	lsls	r2, r3
 8007a78:	69bb      	ldr	r3, [r7, #24]
 8007a7a:	4013      	ands	r3, r2
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	f000 808f 	beq.w	8007ba0 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	4a2c      	ldr	r2, [pc, #176]	@ (8007b38 <HAL_DMA_IRQHandler+0x3f8>)
 8007a88:	4293      	cmp	r3, r2
 8007a8a:	d04a      	beq.n	8007b22 <HAL_DMA_IRQHandler+0x3e2>
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	4a2a      	ldr	r2, [pc, #168]	@ (8007b3c <HAL_DMA_IRQHandler+0x3fc>)
 8007a92:	4293      	cmp	r3, r2
 8007a94:	d045      	beq.n	8007b22 <HAL_DMA_IRQHandler+0x3e2>
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	4a29      	ldr	r2, [pc, #164]	@ (8007b40 <HAL_DMA_IRQHandler+0x400>)
 8007a9c:	4293      	cmp	r3, r2
 8007a9e:	d040      	beq.n	8007b22 <HAL_DMA_IRQHandler+0x3e2>
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	4a27      	ldr	r2, [pc, #156]	@ (8007b44 <HAL_DMA_IRQHandler+0x404>)
 8007aa6:	4293      	cmp	r3, r2
 8007aa8:	d03b      	beq.n	8007b22 <HAL_DMA_IRQHandler+0x3e2>
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	4a26      	ldr	r2, [pc, #152]	@ (8007b48 <HAL_DMA_IRQHandler+0x408>)
 8007ab0:	4293      	cmp	r3, r2
 8007ab2:	d036      	beq.n	8007b22 <HAL_DMA_IRQHandler+0x3e2>
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	4a24      	ldr	r2, [pc, #144]	@ (8007b4c <HAL_DMA_IRQHandler+0x40c>)
 8007aba:	4293      	cmp	r3, r2
 8007abc:	d031      	beq.n	8007b22 <HAL_DMA_IRQHandler+0x3e2>
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	4a23      	ldr	r2, [pc, #140]	@ (8007b50 <HAL_DMA_IRQHandler+0x410>)
 8007ac4:	4293      	cmp	r3, r2
 8007ac6:	d02c      	beq.n	8007b22 <HAL_DMA_IRQHandler+0x3e2>
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	4a21      	ldr	r2, [pc, #132]	@ (8007b54 <HAL_DMA_IRQHandler+0x414>)
 8007ace:	4293      	cmp	r3, r2
 8007ad0:	d027      	beq.n	8007b22 <HAL_DMA_IRQHandler+0x3e2>
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	4a20      	ldr	r2, [pc, #128]	@ (8007b58 <HAL_DMA_IRQHandler+0x418>)
 8007ad8:	4293      	cmp	r3, r2
 8007ada:	d022      	beq.n	8007b22 <HAL_DMA_IRQHandler+0x3e2>
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	4a1e      	ldr	r2, [pc, #120]	@ (8007b5c <HAL_DMA_IRQHandler+0x41c>)
 8007ae2:	4293      	cmp	r3, r2
 8007ae4:	d01d      	beq.n	8007b22 <HAL_DMA_IRQHandler+0x3e2>
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	4a1d      	ldr	r2, [pc, #116]	@ (8007b60 <HAL_DMA_IRQHandler+0x420>)
 8007aec:	4293      	cmp	r3, r2
 8007aee:	d018      	beq.n	8007b22 <HAL_DMA_IRQHandler+0x3e2>
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	4a1b      	ldr	r2, [pc, #108]	@ (8007b64 <HAL_DMA_IRQHandler+0x424>)
 8007af6:	4293      	cmp	r3, r2
 8007af8:	d013      	beq.n	8007b22 <HAL_DMA_IRQHandler+0x3e2>
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	4a1a      	ldr	r2, [pc, #104]	@ (8007b68 <HAL_DMA_IRQHandler+0x428>)
 8007b00:	4293      	cmp	r3, r2
 8007b02:	d00e      	beq.n	8007b22 <HAL_DMA_IRQHandler+0x3e2>
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	4a18      	ldr	r2, [pc, #96]	@ (8007b6c <HAL_DMA_IRQHandler+0x42c>)
 8007b0a:	4293      	cmp	r3, r2
 8007b0c:	d009      	beq.n	8007b22 <HAL_DMA_IRQHandler+0x3e2>
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	4a17      	ldr	r2, [pc, #92]	@ (8007b70 <HAL_DMA_IRQHandler+0x430>)
 8007b14:	4293      	cmp	r3, r2
 8007b16:	d004      	beq.n	8007b22 <HAL_DMA_IRQHandler+0x3e2>
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	4a15      	ldr	r2, [pc, #84]	@ (8007b74 <HAL_DMA_IRQHandler+0x434>)
 8007b1e:	4293      	cmp	r3, r2
 8007b20:	d12a      	bne.n	8007b78 <HAL_DMA_IRQHandler+0x438>
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	f003 0302 	and.w	r3, r3, #2
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	bf14      	ite	ne
 8007b30:	2301      	movne	r3, #1
 8007b32:	2300      	moveq	r3, #0
 8007b34:	b2db      	uxtb	r3, r3
 8007b36:	e023      	b.n	8007b80 <HAL_DMA_IRQHandler+0x440>
 8007b38:	40020010 	.word	0x40020010
 8007b3c:	40020028 	.word	0x40020028
 8007b40:	40020040 	.word	0x40020040
 8007b44:	40020058 	.word	0x40020058
 8007b48:	40020070 	.word	0x40020070
 8007b4c:	40020088 	.word	0x40020088
 8007b50:	400200a0 	.word	0x400200a0
 8007b54:	400200b8 	.word	0x400200b8
 8007b58:	40020410 	.word	0x40020410
 8007b5c:	40020428 	.word	0x40020428
 8007b60:	40020440 	.word	0x40020440
 8007b64:	40020458 	.word	0x40020458
 8007b68:	40020470 	.word	0x40020470
 8007b6c:	40020488 	.word	0x40020488
 8007b70:	400204a0 	.word	0x400204a0
 8007b74:	400204b8 	.word	0x400204b8
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	2300      	movs	r3, #0
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d00d      	beq.n	8007ba0 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007b88:	f003 031f 	and.w	r3, r3, #31
 8007b8c:	2204      	movs	r2, #4
 8007b8e:	409a      	lsls	r2, r3
 8007b90:	6a3b      	ldr	r3, [r7, #32]
 8007b92:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b98:	f043 0204 	orr.w	r2, r3, #4
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007ba4:	f003 031f 	and.w	r3, r3, #31
 8007ba8:	2210      	movs	r2, #16
 8007baa:	409a      	lsls	r2, r3
 8007bac:	69bb      	ldr	r3, [r7, #24]
 8007bae:	4013      	ands	r3, r2
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	f000 80a6 	beq.w	8007d02 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	4a85      	ldr	r2, [pc, #532]	@ (8007dd0 <HAL_DMA_IRQHandler+0x690>)
 8007bbc:	4293      	cmp	r3, r2
 8007bbe:	d04a      	beq.n	8007c56 <HAL_DMA_IRQHandler+0x516>
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	4a83      	ldr	r2, [pc, #524]	@ (8007dd4 <HAL_DMA_IRQHandler+0x694>)
 8007bc6:	4293      	cmp	r3, r2
 8007bc8:	d045      	beq.n	8007c56 <HAL_DMA_IRQHandler+0x516>
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	4a82      	ldr	r2, [pc, #520]	@ (8007dd8 <HAL_DMA_IRQHandler+0x698>)
 8007bd0:	4293      	cmp	r3, r2
 8007bd2:	d040      	beq.n	8007c56 <HAL_DMA_IRQHandler+0x516>
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	4a80      	ldr	r2, [pc, #512]	@ (8007ddc <HAL_DMA_IRQHandler+0x69c>)
 8007bda:	4293      	cmp	r3, r2
 8007bdc:	d03b      	beq.n	8007c56 <HAL_DMA_IRQHandler+0x516>
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	4a7f      	ldr	r2, [pc, #508]	@ (8007de0 <HAL_DMA_IRQHandler+0x6a0>)
 8007be4:	4293      	cmp	r3, r2
 8007be6:	d036      	beq.n	8007c56 <HAL_DMA_IRQHandler+0x516>
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	4a7d      	ldr	r2, [pc, #500]	@ (8007de4 <HAL_DMA_IRQHandler+0x6a4>)
 8007bee:	4293      	cmp	r3, r2
 8007bf0:	d031      	beq.n	8007c56 <HAL_DMA_IRQHandler+0x516>
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	4a7c      	ldr	r2, [pc, #496]	@ (8007de8 <HAL_DMA_IRQHandler+0x6a8>)
 8007bf8:	4293      	cmp	r3, r2
 8007bfa:	d02c      	beq.n	8007c56 <HAL_DMA_IRQHandler+0x516>
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	4a7a      	ldr	r2, [pc, #488]	@ (8007dec <HAL_DMA_IRQHandler+0x6ac>)
 8007c02:	4293      	cmp	r3, r2
 8007c04:	d027      	beq.n	8007c56 <HAL_DMA_IRQHandler+0x516>
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	4a79      	ldr	r2, [pc, #484]	@ (8007df0 <HAL_DMA_IRQHandler+0x6b0>)
 8007c0c:	4293      	cmp	r3, r2
 8007c0e:	d022      	beq.n	8007c56 <HAL_DMA_IRQHandler+0x516>
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	4a77      	ldr	r2, [pc, #476]	@ (8007df4 <HAL_DMA_IRQHandler+0x6b4>)
 8007c16:	4293      	cmp	r3, r2
 8007c18:	d01d      	beq.n	8007c56 <HAL_DMA_IRQHandler+0x516>
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	4a76      	ldr	r2, [pc, #472]	@ (8007df8 <HAL_DMA_IRQHandler+0x6b8>)
 8007c20:	4293      	cmp	r3, r2
 8007c22:	d018      	beq.n	8007c56 <HAL_DMA_IRQHandler+0x516>
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	4a74      	ldr	r2, [pc, #464]	@ (8007dfc <HAL_DMA_IRQHandler+0x6bc>)
 8007c2a:	4293      	cmp	r3, r2
 8007c2c:	d013      	beq.n	8007c56 <HAL_DMA_IRQHandler+0x516>
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	4a73      	ldr	r2, [pc, #460]	@ (8007e00 <HAL_DMA_IRQHandler+0x6c0>)
 8007c34:	4293      	cmp	r3, r2
 8007c36:	d00e      	beq.n	8007c56 <HAL_DMA_IRQHandler+0x516>
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	4a71      	ldr	r2, [pc, #452]	@ (8007e04 <HAL_DMA_IRQHandler+0x6c4>)
 8007c3e:	4293      	cmp	r3, r2
 8007c40:	d009      	beq.n	8007c56 <HAL_DMA_IRQHandler+0x516>
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	4a70      	ldr	r2, [pc, #448]	@ (8007e08 <HAL_DMA_IRQHandler+0x6c8>)
 8007c48:	4293      	cmp	r3, r2
 8007c4a:	d004      	beq.n	8007c56 <HAL_DMA_IRQHandler+0x516>
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	4a6e      	ldr	r2, [pc, #440]	@ (8007e0c <HAL_DMA_IRQHandler+0x6cc>)
 8007c52:	4293      	cmp	r3, r2
 8007c54:	d10a      	bne.n	8007c6c <HAL_DMA_IRQHandler+0x52c>
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	f003 0308 	and.w	r3, r3, #8
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	bf14      	ite	ne
 8007c64:	2301      	movne	r3, #1
 8007c66:	2300      	moveq	r3, #0
 8007c68:	b2db      	uxtb	r3, r3
 8007c6a:	e009      	b.n	8007c80 <HAL_DMA_IRQHandler+0x540>
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	f003 0304 	and.w	r3, r3, #4
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	bf14      	ite	ne
 8007c7a:	2301      	movne	r3, #1
 8007c7c:	2300      	moveq	r3, #0
 8007c7e:	b2db      	uxtb	r3, r3
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d03e      	beq.n	8007d02 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007c88:	f003 031f 	and.w	r3, r3, #31
 8007c8c:	2210      	movs	r2, #16
 8007c8e:	409a      	lsls	r2, r3
 8007c90:	6a3b      	ldr	r3, [r7, #32]
 8007c92:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d018      	beq.n	8007cd4 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d108      	bne.n	8007cc2 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d024      	beq.n	8007d02 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cbc:	6878      	ldr	r0, [r7, #4]
 8007cbe:	4798      	blx	r3
 8007cc0:	e01f      	b.n	8007d02 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d01b      	beq.n	8007d02 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007cce:	6878      	ldr	r0, [r7, #4]
 8007cd0:	4798      	blx	r3
 8007cd2:	e016      	b.n	8007d02 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d107      	bne.n	8007cf2 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	681a      	ldr	r2, [r3, #0]
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	f022 0208 	bic.w	r2, r2, #8
 8007cf0:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d003      	beq.n	8007d02 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cfe:	6878      	ldr	r0, [r7, #4]
 8007d00:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007d06:	f003 031f 	and.w	r3, r3, #31
 8007d0a:	2220      	movs	r2, #32
 8007d0c:	409a      	lsls	r2, r3
 8007d0e:	69bb      	ldr	r3, [r7, #24]
 8007d10:	4013      	ands	r3, r2
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	f000 8110 	beq.w	8007f38 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	4a2c      	ldr	r2, [pc, #176]	@ (8007dd0 <HAL_DMA_IRQHandler+0x690>)
 8007d1e:	4293      	cmp	r3, r2
 8007d20:	d04a      	beq.n	8007db8 <HAL_DMA_IRQHandler+0x678>
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	4a2b      	ldr	r2, [pc, #172]	@ (8007dd4 <HAL_DMA_IRQHandler+0x694>)
 8007d28:	4293      	cmp	r3, r2
 8007d2a:	d045      	beq.n	8007db8 <HAL_DMA_IRQHandler+0x678>
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	4a29      	ldr	r2, [pc, #164]	@ (8007dd8 <HAL_DMA_IRQHandler+0x698>)
 8007d32:	4293      	cmp	r3, r2
 8007d34:	d040      	beq.n	8007db8 <HAL_DMA_IRQHandler+0x678>
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	4a28      	ldr	r2, [pc, #160]	@ (8007ddc <HAL_DMA_IRQHandler+0x69c>)
 8007d3c:	4293      	cmp	r3, r2
 8007d3e:	d03b      	beq.n	8007db8 <HAL_DMA_IRQHandler+0x678>
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	4a26      	ldr	r2, [pc, #152]	@ (8007de0 <HAL_DMA_IRQHandler+0x6a0>)
 8007d46:	4293      	cmp	r3, r2
 8007d48:	d036      	beq.n	8007db8 <HAL_DMA_IRQHandler+0x678>
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	4a25      	ldr	r2, [pc, #148]	@ (8007de4 <HAL_DMA_IRQHandler+0x6a4>)
 8007d50:	4293      	cmp	r3, r2
 8007d52:	d031      	beq.n	8007db8 <HAL_DMA_IRQHandler+0x678>
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	4a23      	ldr	r2, [pc, #140]	@ (8007de8 <HAL_DMA_IRQHandler+0x6a8>)
 8007d5a:	4293      	cmp	r3, r2
 8007d5c:	d02c      	beq.n	8007db8 <HAL_DMA_IRQHandler+0x678>
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	4a22      	ldr	r2, [pc, #136]	@ (8007dec <HAL_DMA_IRQHandler+0x6ac>)
 8007d64:	4293      	cmp	r3, r2
 8007d66:	d027      	beq.n	8007db8 <HAL_DMA_IRQHandler+0x678>
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	4a20      	ldr	r2, [pc, #128]	@ (8007df0 <HAL_DMA_IRQHandler+0x6b0>)
 8007d6e:	4293      	cmp	r3, r2
 8007d70:	d022      	beq.n	8007db8 <HAL_DMA_IRQHandler+0x678>
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	4a1f      	ldr	r2, [pc, #124]	@ (8007df4 <HAL_DMA_IRQHandler+0x6b4>)
 8007d78:	4293      	cmp	r3, r2
 8007d7a:	d01d      	beq.n	8007db8 <HAL_DMA_IRQHandler+0x678>
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	4a1d      	ldr	r2, [pc, #116]	@ (8007df8 <HAL_DMA_IRQHandler+0x6b8>)
 8007d82:	4293      	cmp	r3, r2
 8007d84:	d018      	beq.n	8007db8 <HAL_DMA_IRQHandler+0x678>
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	4a1c      	ldr	r2, [pc, #112]	@ (8007dfc <HAL_DMA_IRQHandler+0x6bc>)
 8007d8c:	4293      	cmp	r3, r2
 8007d8e:	d013      	beq.n	8007db8 <HAL_DMA_IRQHandler+0x678>
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	4a1a      	ldr	r2, [pc, #104]	@ (8007e00 <HAL_DMA_IRQHandler+0x6c0>)
 8007d96:	4293      	cmp	r3, r2
 8007d98:	d00e      	beq.n	8007db8 <HAL_DMA_IRQHandler+0x678>
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	4a19      	ldr	r2, [pc, #100]	@ (8007e04 <HAL_DMA_IRQHandler+0x6c4>)
 8007da0:	4293      	cmp	r3, r2
 8007da2:	d009      	beq.n	8007db8 <HAL_DMA_IRQHandler+0x678>
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	4a17      	ldr	r2, [pc, #92]	@ (8007e08 <HAL_DMA_IRQHandler+0x6c8>)
 8007daa:	4293      	cmp	r3, r2
 8007dac:	d004      	beq.n	8007db8 <HAL_DMA_IRQHandler+0x678>
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	4a16      	ldr	r2, [pc, #88]	@ (8007e0c <HAL_DMA_IRQHandler+0x6cc>)
 8007db4:	4293      	cmp	r3, r2
 8007db6:	d12b      	bne.n	8007e10 <HAL_DMA_IRQHandler+0x6d0>
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	f003 0310 	and.w	r3, r3, #16
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	bf14      	ite	ne
 8007dc6:	2301      	movne	r3, #1
 8007dc8:	2300      	moveq	r3, #0
 8007dca:	b2db      	uxtb	r3, r3
 8007dcc:	e02a      	b.n	8007e24 <HAL_DMA_IRQHandler+0x6e4>
 8007dce:	bf00      	nop
 8007dd0:	40020010 	.word	0x40020010
 8007dd4:	40020028 	.word	0x40020028
 8007dd8:	40020040 	.word	0x40020040
 8007ddc:	40020058 	.word	0x40020058
 8007de0:	40020070 	.word	0x40020070
 8007de4:	40020088 	.word	0x40020088
 8007de8:	400200a0 	.word	0x400200a0
 8007dec:	400200b8 	.word	0x400200b8
 8007df0:	40020410 	.word	0x40020410
 8007df4:	40020428 	.word	0x40020428
 8007df8:	40020440 	.word	0x40020440
 8007dfc:	40020458 	.word	0x40020458
 8007e00:	40020470 	.word	0x40020470
 8007e04:	40020488 	.word	0x40020488
 8007e08:	400204a0 	.word	0x400204a0
 8007e0c:	400204b8 	.word	0x400204b8
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	f003 0302 	and.w	r3, r3, #2
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	bf14      	ite	ne
 8007e1e:	2301      	movne	r3, #1
 8007e20:	2300      	moveq	r3, #0
 8007e22:	b2db      	uxtb	r3, r3
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	f000 8087 	beq.w	8007f38 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007e2e:	f003 031f 	and.w	r3, r3, #31
 8007e32:	2220      	movs	r2, #32
 8007e34:	409a      	lsls	r2, r3
 8007e36:	6a3b      	ldr	r3, [r7, #32]
 8007e38:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007e40:	b2db      	uxtb	r3, r3
 8007e42:	2b04      	cmp	r3, #4
 8007e44:	d139      	bne.n	8007eba <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	681a      	ldr	r2, [r3, #0]
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	f022 0216 	bic.w	r2, r2, #22
 8007e54:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	695a      	ldr	r2, [r3, #20]
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007e64:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d103      	bne.n	8007e76 <HAL_DMA_IRQHandler+0x736>
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d007      	beq.n	8007e86 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	681a      	ldr	r2, [r3, #0]
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	f022 0208 	bic.w	r2, r2, #8
 8007e84:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007e8a:	f003 031f 	and.w	r3, r3, #31
 8007e8e:	223f      	movs	r2, #63	@ 0x3f
 8007e90:	409a      	lsls	r2, r3
 8007e92:	6a3b      	ldr	r3, [r7, #32]
 8007e94:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	2201      	movs	r2, #1
 8007e9a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	2200      	movs	r2, #0
 8007ea2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	f000 834a 	beq.w	8008544 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007eb4:	6878      	ldr	r0, [r7, #4]
 8007eb6:	4798      	blx	r3
          }
          return;
 8007eb8:	e344      	b.n	8008544 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d018      	beq.n	8007efa <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d108      	bne.n	8007ee8 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d02c      	beq.n	8007f38 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ee2:	6878      	ldr	r0, [r7, #4]
 8007ee4:	4798      	blx	r3
 8007ee6:	e027      	b.n	8007f38 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d023      	beq.n	8007f38 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ef4:	6878      	ldr	r0, [r7, #4]
 8007ef6:	4798      	blx	r3
 8007ef8:	e01e      	b.n	8007f38 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d10f      	bne.n	8007f28 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	681a      	ldr	r2, [r3, #0]
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	f022 0210 	bic.w	r2, r2, #16
 8007f16:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	2201      	movs	r2, #1
 8007f1c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	2200      	movs	r2, #0
 8007f24:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d003      	beq.n	8007f38 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f34:	6878      	ldr	r0, [r7, #4]
 8007f36:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	f000 8306 	beq.w	800854e <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f46:	f003 0301 	and.w	r3, r3, #1
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	f000 8088 	beq.w	8008060 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	2204      	movs	r2, #4
 8007f54:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	4a7a      	ldr	r2, [pc, #488]	@ (8008148 <HAL_DMA_IRQHandler+0xa08>)
 8007f5e:	4293      	cmp	r3, r2
 8007f60:	d04a      	beq.n	8007ff8 <HAL_DMA_IRQHandler+0x8b8>
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	4a79      	ldr	r2, [pc, #484]	@ (800814c <HAL_DMA_IRQHandler+0xa0c>)
 8007f68:	4293      	cmp	r3, r2
 8007f6a:	d045      	beq.n	8007ff8 <HAL_DMA_IRQHandler+0x8b8>
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	4a77      	ldr	r2, [pc, #476]	@ (8008150 <HAL_DMA_IRQHandler+0xa10>)
 8007f72:	4293      	cmp	r3, r2
 8007f74:	d040      	beq.n	8007ff8 <HAL_DMA_IRQHandler+0x8b8>
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	4a76      	ldr	r2, [pc, #472]	@ (8008154 <HAL_DMA_IRQHandler+0xa14>)
 8007f7c:	4293      	cmp	r3, r2
 8007f7e:	d03b      	beq.n	8007ff8 <HAL_DMA_IRQHandler+0x8b8>
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	4a74      	ldr	r2, [pc, #464]	@ (8008158 <HAL_DMA_IRQHandler+0xa18>)
 8007f86:	4293      	cmp	r3, r2
 8007f88:	d036      	beq.n	8007ff8 <HAL_DMA_IRQHandler+0x8b8>
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	4a73      	ldr	r2, [pc, #460]	@ (800815c <HAL_DMA_IRQHandler+0xa1c>)
 8007f90:	4293      	cmp	r3, r2
 8007f92:	d031      	beq.n	8007ff8 <HAL_DMA_IRQHandler+0x8b8>
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	4a71      	ldr	r2, [pc, #452]	@ (8008160 <HAL_DMA_IRQHandler+0xa20>)
 8007f9a:	4293      	cmp	r3, r2
 8007f9c:	d02c      	beq.n	8007ff8 <HAL_DMA_IRQHandler+0x8b8>
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	4a70      	ldr	r2, [pc, #448]	@ (8008164 <HAL_DMA_IRQHandler+0xa24>)
 8007fa4:	4293      	cmp	r3, r2
 8007fa6:	d027      	beq.n	8007ff8 <HAL_DMA_IRQHandler+0x8b8>
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	4a6e      	ldr	r2, [pc, #440]	@ (8008168 <HAL_DMA_IRQHandler+0xa28>)
 8007fae:	4293      	cmp	r3, r2
 8007fb0:	d022      	beq.n	8007ff8 <HAL_DMA_IRQHandler+0x8b8>
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	4a6d      	ldr	r2, [pc, #436]	@ (800816c <HAL_DMA_IRQHandler+0xa2c>)
 8007fb8:	4293      	cmp	r3, r2
 8007fba:	d01d      	beq.n	8007ff8 <HAL_DMA_IRQHandler+0x8b8>
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	4a6b      	ldr	r2, [pc, #428]	@ (8008170 <HAL_DMA_IRQHandler+0xa30>)
 8007fc2:	4293      	cmp	r3, r2
 8007fc4:	d018      	beq.n	8007ff8 <HAL_DMA_IRQHandler+0x8b8>
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	4a6a      	ldr	r2, [pc, #424]	@ (8008174 <HAL_DMA_IRQHandler+0xa34>)
 8007fcc:	4293      	cmp	r3, r2
 8007fce:	d013      	beq.n	8007ff8 <HAL_DMA_IRQHandler+0x8b8>
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	4a68      	ldr	r2, [pc, #416]	@ (8008178 <HAL_DMA_IRQHandler+0xa38>)
 8007fd6:	4293      	cmp	r3, r2
 8007fd8:	d00e      	beq.n	8007ff8 <HAL_DMA_IRQHandler+0x8b8>
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	4a67      	ldr	r2, [pc, #412]	@ (800817c <HAL_DMA_IRQHandler+0xa3c>)
 8007fe0:	4293      	cmp	r3, r2
 8007fe2:	d009      	beq.n	8007ff8 <HAL_DMA_IRQHandler+0x8b8>
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	4a65      	ldr	r2, [pc, #404]	@ (8008180 <HAL_DMA_IRQHandler+0xa40>)
 8007fea:	4293      	cmp	r3, r2
 8007fec:	d004      	beq.n	8007ff8 <HAL_DMA_IRQHandler+0x8b8>
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	4a64      	ldr	r2, [pc, #400]	@ (8008184 <HAL_DMA_IRQHandler+0xa44>)
 8007ff4:	4293      	cmp	r3, r2
 8007ff6:	d108      	bne.n	800800a <HAL_DMA_IRQHandler+0x8ca>
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	681a      	ldr	r2, [r3, #0]
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	f022 0201 	bic.w	r2, r2, #1
 8008006:	601a      	str	r2, [r3, #0]
 8008008:	e007      	b.n	800801a <HAL_DMA_IRQHandler+0x8da>
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	681a      	ldr	r2, [r3, #0]
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	f022 0201 	bic.w	r2, r2, #1
 8008018:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	3301      	adds	r3, #1
 800801e:	60fb      	str	r3, [r7, #12]
 8008020:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008022:	429a      	cmp	r2, r3
 8008024:	d307      	bcc.n	8008036 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	f003 0301 	and.w	r3, r3, #1
 8008030:	2b00      	cmp	r3, #0
 8008032:	d1f2      	bne.n	800801a <HAL_DMA_IRQHandler+0x8da>
 8008034:	e000      	b.n	8008038 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8008036:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	f003 0301 	and.w	r3, r3, #1
 8008042:	2b00      	cmp	r3, #0
 8008044:	d004      	beq.n	8008050 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	2203      	movs	r2, #3
 800804a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 800804e:	e003      	b.n	8008058 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	2201      	movs	r2, #1
 8008054:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	2200      	movs	r2, #0
 800805c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008064:	2b00      	cmp	r3, #0
 8008066:	f000 8272 	beq.w	800854e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800806e:	6878      	ldr	r0, [r7, #4]
 8008070:	4798      	blx	r3
 8008072:	e26c      	b.n	800854e <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	4a43      	ldr	r2, [pc, #268]	@ (8008188 <HAL_DMA_IRQHandler+0xa48>)
 800807a:	4293      	cmp	r3, r2
 800807c:	d022      	beq.n	80080c4 <HAL_DMA_IRQHandler+0x984>
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	4a42      	ldr	r2, [pc, #264]	@ (800818c <HAL_DMA_IRQHandler+0xa4c>)
 8008084:	4293      	cmp	r3, r2
 8008086:	d01d      	beq.n	80080c4 <HAL_DMA_IRQHandler+0x984>
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	4a40      	ldr	r2, [pc, #256]	@ (8008190 <HAL_DMA_IRQHandler+0xa50>)
 800808e:	4293      	cmp	r3, r2
 8008090:	d018      	beq.n	80080c4 <HAL_DMA_IRQHandler+0x984>
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	4a3f      	ldr	r2, [pc, #252]	@ (8008194 <HAL_DMA_IRQHandler+0xa54>)
 8008098:	4293      	cmp	r3, r2
 800809a:	d013      	beq.n	80080c4 <HAL_DMA_IRQHandler+0x984>
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	4a3d      	ldr	r2, [pc, #244]	@ (8008198 <HAL_DMA_IRQHandler+0xa58>)
 80080a2:	4293      	cmp	r3, r2
 80080a4:	d00e      	beq.n	80080c4 <HAL_DMA_IRQHandler+0x984>
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	4a3c      	ldr	r2, [pc, #240]	@ (800819c <HAL_DMA_IRQHandler+0xa5c>)
 80080ac:	4293      	cmp	r3, r2
 80080ae:	d009      	beq.n	80080c4 <HAL_DMA_IRQHandler+0x984>
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	4a3a      	ldr	r2, [pc, #232]	@ (80081a0 <HAL_DMA_IRQHandler+0xa60>)
 80080b6:	4293      	cmp	r3, r2
 80080b8:	d004      	beq.n	80080c4 <HAL_DMA_IRQHandler+0x984>
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	4a39      	ldr	r2, [pc, #228]	@ (80081a4 <HAL_DMA_IRQHandler+0xa64>)
 80080c0:	4293      	cmp	r3, r2
 80080c2:	d101      	bne.n	80080c8 <HAL_DMA_IRQHandler+0x988>
 80080c4:	2301      	movs	r3, #1
 80080c6:	e000      	b.n	80080ca <HAL_DMA_IRQHandler+0x98a>
 80080c8:	2300      	movs	r3, #0
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	f000 823f 	beq.w	800854e <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80080dc:	f003 031f 	and.w	r3, r3, #31
 80080e0:	2204      	movs	r2, #4
 80080e2:	409a      	lsls	r2, r3
 80080e4:	697b      	ldr	r3, [r7, #20]
 80080e6:	4013      	ands	r3, r2
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	f000 80cd 	beq.w	8008288 <HAL_DMA_IRQHandler+0xb48>
 80080ee:	693b      	ldr	r3, [r7, #16]
 80080f0:	f003 0304 	and.w	r3, r3, #4
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	f000 80c7 	beq.w	8008288 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80080fe:	f003 031f 	and.w	r3, r3, #31
 8008102:	2204      	movs	r2, #4
 8008104:	409a      	lsls	r2, r3
 8008106:	69fb      	ldr	r3, [r7, #28]
 8008108:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800810a:	693b      	ldr	r3, [r7, #16]
 800810c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008110:	2b00      	cmp	r3, #0
 8008112:	d049      	beq.n	80081a8 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8008114:	693b      	ldr	r3, [r7, #16]
 8008116:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800811a:	2b00      	cmp	r3, #0
 800811c:	d109      	bne.n	8008132 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008122:	2b00      	cmp	r3, #0
 8008124:	f000 8210 	beq.w	8008548 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800812c:	6878      	ldr	r0, [r7, #4]
 800812e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008130:	e20a      	b.n	8008548 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008136:	2b00      	cmp	r3, #0
 8008138:	f000 8206 	beq.w	8008548 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008140:	6878      	ldr	r0, [r7, #4]
 8008142:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008144:	e200      	b.n	8008548 <HAL_DMA_IRQHandler+0xe08>
 8008146:	bf00      	nop
 8008148:	40020010 	.word	0x40020010
 800814c:	40020028 	.word	0x40020028
 8008150:	40020040 	.word	0x40020040
 8008154:	40020058 	.word	0x40020058
 8008158:	40020070 	.word	0x40020070
 800815c:	40020088 	.word	0x40020088
 8008160:	400200a0 	.word	0x400200a0
 8008164:	400200b8 	.word	0x400200b8
 8008168:	40020410 	.word	0x40020410
 800816c:	40020428 	.word	0x40020428
 8008170:	40020440 	.word	0x40020440
 8008174:	40020458 	.word	0x40020458
 8008178:	40020470 	.word	0x40020470
 800817c:	40020488 	.word	0x40020488
 8008180:	400204a0 	.word	0x400204a0
 8008184:	400204b8 	.word	0x400204b8
 8008188:	58025408 	.word	0x58025408
 800818c:	5802541c 	.word	0x5802541c
 8008190:	58025430 	.word	0x58025430
 8008194:	58025444 	.word	0x58025444
 8008198:	58025458 	.word	0x58025458
 800819c:	5802546c 	.word	0x5802546c
 80081a0:	58025480 	.word	0x58025480
 80081a4:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80081a8:	693b      	ldr	r3, [r7, #16]
 80081aa:	f003 0320 	and.w	r3, r3, #32
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d160      	bne.n	8008274 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	4a7f      	ldr	r2, [pc, #508]	@ (80083b4 <HAL_DMA_IRQHandler+0xc74>)
 80081b8:	4293      	cmp	r3, r2
 80081ba:	d04a      	beq.n	8008252 <HAL_DMA_IRQHandler+0xb12>
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	4a7d      	ldr	r2, [pc, #500]	@ (80083b8 <HAL_DMA_IRQHandler+0xc78>)
 80081c2:	4293      	cmp	r3, r2
 80081c4:	d045      	beq.n	8008252 <HAL_DMA_IRQHandler+0xb12>
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	4a7c      	ldr	r2, [pc, #496]	@ (80083bc <HAL_DMA_IRQHandler+0xc7c>)
 80081cc:	4293      	cmp	r3, r2
 80081ce:	d040      	beq.n	8008252 <HAL_DMA_IRQHandler+0xb12>
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	4a7a      	ldr	r2, [pc, #488]	@ (80083c0 <HAL_DMA_IRQHandler+0xc80>)
 80081d6:	4293      	cmp	r3, r2
 80081d8:	d03b      	beq.n	8008252 <HAL_DMA_IRQHandler+0xb12>
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	4a79      	ldr	r2, [pc, #484]	@ (80083c4 <HAL_DMA_IRQHandler+0xc84>)
 80081e0:	4293      	cmp	r3, r2
 80081e2:	d036      	beq.n	8008252 <HAL_DMA_IRQHandler+0xb12>
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	4a77      	ldr	r2, [pc, #476]	@ (80083c8 <HAL_DMA_IRQHandler+0xc88>)
 80081ea:	4293      	cmp	r3, r2
 80081ec:	d031      	beq.n	8008252 <HAL_DMA_IRQHandler+0xb12>
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	4a76      	ldr	r2, [pc, #472]	@ (80083cc <HAL_DMA_IRQHandler+0xc8c>)
 80081f4:	4293      	cmp	r3, r2
 80081f6:	d02c      	beq.n	8008252 <HAL_DMA_IRQHandler+0xb12>
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	4a74      	ldr	r2, [pc, #464]	@ (80083d0 <HAL_DMA_IRQHandler+0xc90>)
 80081fe:	4293      	cmp	r3, r2
 8008200:	d027      	beq.n	8008252 <HAL_DMA_IRQHandler+0xb12>
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	4a73      	ldr	r2, [pc, #460]	@ (80083d4 <HAL_DMA_IRQHandler+0xc94>)
 8008208:	4293      	cmp	r3, r2
 800820a:	d022      	beq.n	8008252 <HAL_DMA_IRQHandler+0xb12>
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	4a71      	ldr	r2, [pc, #452]	@ (80083d8 <HAL_DMA_IRQHandler+0xc98>)
 8008212:	4293      	cmp	r3, r2
 8008214:	d01d      	beq.n	8008252 <HAL_DMA_IRQHandler+0xb12>
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	4a70      	ldr	r2, [pc, #448]	@ (80083dc <HAL_DMA_IRQHandler+0xc9c>)
 800821c:	4293      	cmp	r3, r2
 800821e:	d018      	beq.n	8008252 <HAL_DMA_IRQHandler+0xb12>
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	4a6e      	ldr	r2, [pc, #440]	@ (80083e0 <HAL_DMA_IRQHandler+0xca0>)
 8008226:	4293      	cmp	r3, r2
 8008228:	d013      	beq.n	8008252 <HAL_DMA_IRQHandler+0xb12>
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	4a6d      	ldr	r2, [pc, #436]	@ (80083e4 <HAL_DMA_IRQHandler+0xca4>)
 8008230:	4293      	cmp	r3, r2
 8008232:	d00e      	beq.n	8008252 <HAL_DMA_IRQHandler+0xb12>
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	4a6b      	ldr	r2, [pc, #428]	@ (80083e8 <HAL_DMA_IRQHandler+0xca8>)
 800823a:	4293      	cmp	r3, r2
 800823c:	d009      	beq.n	8008252 <HAL_DMA_IRQHandler+0xb12>
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	4a6a      	ldr	r2, [pc, #424]	@ (80083ec <HAL_DMA_IRQHandler+0xcac>)
 8008244:	4293      	cmp	r3, r2
 8008246:	d004      	beq.n	8008252 <HAL_DMA_IRQHandler+0xb12>
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	4a68      	ldr	r2, [pc, #416]	@ (80083f0 <HAL_DMA_IRQHandler+0xcb0>)
 800824e:	4293      	cmp	r3, r2
 8008250:	d108      	bne.n	8008264 <HAL_DMA_IRQHandler+0xb24>
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	681a      	ldr	r2, [r3, #0]
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	f022 0208 	bic.w	r2, r2, #8
 8008260:	601a      	str	r2, [r3, #0]
 8008262:	e007      	b.n	8008274 <HAL_DMA_IRQHandler+0xb34>
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	681a      	ldr	r2, [r3, #0]
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	f022 0204 	bic.w	r2, r2, #4
 8008272:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008278:	2b00      	cmp	r3, #0
 800827a:	f000 8165 	beq.w	8008548 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008282:	6878      	ldr	r0, [r7, #4]
 8008284:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008286:	e15f      	b.n	8008548 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800828c:	f003 031f 	and.w	r3, r3, #31
 8008290:	2202      	movs	r2, #2
 8008292:	409a      	lsls	r2, r3
 8008294:	697b      	ldr	r3, [r7, #20]
 8008296:	4013      	ands	r3, r2
 8008298:	2b00      	cmp	r3, #0
 800829a:	f000 80c5 	beq.w	8008428 <HAL_DMA_IRQHandler+0xce8>
 800829e:	693b      	ldr	r3, [r7, #16]
 80082a0:	f003 0302 	and.w	r3, r3, #2
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	f000 80bf 	beq.w	8008428 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80082ae:	f003 031f 	and.w	r3, r3, #31
 80082b2:	2202      	movs	r2, #2
 80082b4:	409a      	lsls	r2, r3
 80082b6:	69fb      	ldr	r3, [r7, #28]
 80082b8:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80082ba:	693b      	ldr	r3, [r7, #16]
 80082bc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d018      	beq.n	80082f6 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80082c4:	693b      	ldr	r3, [r7, #16]
 80082c6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d109      	bne.n	80082e2 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	f000 813a 	beq.w	800854c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80082dc:	6878      	ldr	r0, [r7, #4]
 80082de:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80082e0:	e134      	b.n	800854c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	f000 8130 	beq.w	800854c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80082f0:	6878      	ldr	r0, [r7, #4]
 80082f2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80082f4:	e12a      	b.n	800854c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80082f6:	693b      	ldr	r3, [r7, #16]
 80082f8:	f003 0320 	and.w	r3, r3, #32
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	f040 8089 	bne.w	8008414 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	4a2b      	ldr	r2, [pc, #172]	@ (80083b4 <HAL_DMA_IRQHandler+0xc74>)
 8008308:	4293      	cmp	r3, r2
 800830a:	d04a      	beq.n	80083a2 <HAL_DMA_IRQHandler+0xc62>
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	4a29      	ldr	r2, [pc, #164]	@ (80083b8 <HAL_DMA_IRQHandler+0xc78>)
 8008312:	4293      	cmp	r3, r2
 8008314:	d045      	beq.n	80083a2 <HAL_DMA_IRQHandler+0xc62>
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	4a28      	ldr	r2, [pc, #160]	@ (80083bc <HAL_DMA_IRQHandler+0xc7c>)
 800831c:	4293      	cmp	r3, r2
 800831e:	d040      	beq.n	80083a2 <HAL_DMA_IRQHandler+0xc62>
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	4a26      	ldr	r2, [pc, #152]	@ (80083c0 <HAL_DMA_IRQHandler+0xc80>)
 8008326:	4293      	cmp	r3, r2
 8008328:	d03b      	beq.n	80083a2 <HAL_DMA_IRQHandler+0xc62>
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	4a25      	ldr	r2, [pc, #148]	@ (80083c4 <HAL_DMA_IRQHandler+0xc84>)
 8008330:	4293      	cmp	r3, r2
 8008332:	d036      	beq.n	80083a2 <HAL_DMA_IRQHandler+0xc62>
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	4a23      	ldr	r2, [pc, #140]	@ (80083c8 <HAL_DMA_IRQHandler+0xc88>)
 800833a:	4293      	cmp	r3, r2
 800833c:	d031      	beq.n	80083a2 <HAL_DMA_IRQHandler+0xc62>
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	4a22      	ldr	r2, [pc, #136]	@ (80083cc <HAL_DMA_IRQHandler+0xc8c>)
 8008344:	4293      	cmp	r3, r2
 8008346:	d02c      	beq.n	80083a2 <HAL_DMA_IRQHandler+0xc62>
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	4a20      	ldr	r2, [pc, #128]	@ (80083d0 <HAL_DMA_IRQHandler+0xc90>)
 800834e:	4293      	cmp	r3, r2
 8008350:	d027      	beq.n	80083a2 <HAL_DMA_IRQHandler+0xc62>
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	4a1f      	ldr	r2, [pc, #124]	@ (80083d4 <HAL_DMA_IRQHandler+0xc94>)
 8008358:	4293      	cmp	r3, r2
 800835a:	d022      	beq.n	80083a2 <HAL_DMA_IRQHandler+0xc62>
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	4a1d      	ldr	r2, [pc, #116]	@ (80083d8 <HAL_DMA_IRQHandler+0xc98>)
 8008362:	4293      	cmp	r3, r2
 8008364:	d01d      	beq.n	80083a2 <HAL_DMA_IRQHandler+0xc62>
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	4a1c      	ldr	r2, [pc, #112]	@ (80083dc <HAL_DMA_IRQHandler+0xc9c>)
 800836c:	4293      	cmp	r3, r2
 800836e:	d018      	beq.n	80083a2 <HAL_DMA_IRQHandler+0xc62>
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	4a1a      	ldr	r2, [pc, #104]	@ (80083e0 <HAL_DMA_IRQHandler+0xca0>)
 8008376:	4293      	cmp	r3, r2
 8008378:	d013      	beq.n	80083a2 <HAL_DMA_IRQHandler+0xc62>
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	4a19      	ldr	r2, [pc, #100]	@ (80083e4 <HAL_DMA_IRQHandler+0xca4>)
 8008380:	4293      	cmp	r3, r2
 8008382:	d00e      	beq.n	80083a2 <HAL_DMA_IRQHandler+0xc62>
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	4a17      	ldr	r2, [pc, #92]	@ (80083e8 <HAL_DMA_IRQHandler+0xca8>)
 800838a:	4293      	cmp	r3, r2
 800838c:	d009      	beq.n	80083a2 <HAL_DMA_IRQHandler+0xc62>
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	4a16      	ldr	r2, [pc, #88]	@ (80083ec <HAL_DMA_IRQHandler+0xcac>)
 8008394:	4293      	cmp	r3, r2
 8008396:	d004      	beq.n	80083a2 <HAL_DMA_IRQHandler+0xc62>
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	4a14      	ldr	r2, [pc, #80]	@ (80083f0 <HAL_DMA_IRQHandler+0xcb0>)
 800839e:	4293      	cmp	r3, r2
 80083a0:	d128      	bne.n	80083f4 <HAL_DMA_IRQHandler+0xcb4>
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	681a      	ldr	r2, [r3, #0]
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	f022 0214 	bic.w	r2, r2, #20
 80083b0:	601a      	str	r2, [r3, #0]
 80083b2:	e027      	b.n	8008404 <HAL_DMA_IRQHandler+0xcc4>
 80083b4:	40020010 	.word	0x40020010
 80083b8:	40020028 	.word	0x40020028
 80083bc:	40020040 	.word	0x40020040
 80083c0:	40020058 	.word	0x40020058
 80083c4:	40020070 	.word	0x40020070
 80083c8:	40020088 	.word	0x40020088
 80083cc:	400200a0 	.word	0x400200a0
 80083d0:	400200b8 	.word	0x400200b8
 80083d4:	40020410 	.word	0x40020410
 80083d8:	40020428 	.word	0x40020428
 80083dc:	40020440 	.word	0x40020440
 80083e0:	40020458 	.word	0x40020458
 80083e4:	40020470 	.word	0x40020470
 80083e8:	40020488 	.word	0x40020488
 80083ec:	400204a0 	.word	0x400204a0
 80083f0:	400204b8 	.word	0x400204b8
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	681a      	ldr	r2, [r3, #0]
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	f022 020a 	bic.w	r2, r2, #10
 8008402:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	2201      	movs	r2, #1
 8008408:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	2200      	movs	r2, #0
 8008410:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008418:	2b00      	cmp	r3, #0
 800841a:	f000 8097 	beq.w	800854c <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008422:	6878      	ldr	r0, [r7, #4]
 8008424:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008426:	e091      	b.n	800854c <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800842c:	f003 031f 	and.w	r3, r3, #31
 8008430:	2208      	movs	r2, #8
 8008432:	409a      	lsls	r2, r3
 8008434:	697b      	ldr	r3, [r7, #20]
 8008436:	4013      	ands	r3, r2
 8008438:	2b00      	cmp	r3, #0
 800843a:	f000 8088 	beq.w	800854e <HAL_DMA_IRQHandler+0xe0e>
 800843e:	693b      	ldr	r3, [r7, #16]
 8008440:	f003 0308 	and.w	r3, r3, #8
 8008444:	2b00      	cmp	r3, #0
 8008446:	f000 8082 	beq.w	800854e <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	4a41      	ldr	r2, [pc, #260]	@ (8008554 <HAL_DMA_IRQHandler+0xe14>)
 8008450:	4293      	cmp	r3, r2
 8008452:	d04a      	beq.n	80084ea <HAL_DMA_IRQHandler+0xdaa>
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	4a3f      	ldr	r2, [pc, #252]	@ (8008558 <HAL_DMA_IRQHandler+0xe18>)
 800845a:	4293      	cmp	r3, r2
 800845c:	d045      	beq.n	80084ea <HAL_DMA_IRQHandler+0xdaa>
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	4a3e      	ldr	r2, [pc, #248]	@ (800855c <HAL_DMA_IRQHandler+0xe1c>)
 8008464:	4293      	cmp	r3, r2
 8008466:	d040      	beq.n	80084ea <HAL_DMA_IRQHandler+0xdaa>
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	4a3c      	ldr	r2, [pc, #240]	@ (8008560 <HAL_DMA_IRQHandler+0xe20>)
 800846e:	4293      	cmp	r3, r2
 8008470:	d03b      	beq.n	80084ea <HAL_DMA_IRQHandler+0xdaa>
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	4a3b      	ldr	r2, [pc, #236]	@ (8008564 <HAL_DMA_IRQHandler+0xe24>)
 8008478:	4293      	cmp	r3, r2
 800847a:	d036      	beq.n	80084ea <HAL_DMA_IRQHandler+0xdaa>
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	4a39      	ldr	r2, [pc, #228]	@ (8008568 <HAL_DMA_IRQHandler+0xe28>)
 8008482:	4293      	cmp	r3, r2
 8008484:	d031      	beq.n	80084ea <HAL_DMA_IRQHandler+0xdaa>
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	4a38      	ldr	r2, [pc, #224]	@ (800856c <HAL_DMA_IRQHandler+0xe2c>)
 800848c:	4293      	cmp	r3, r2
 800848e:	d02c      	beq.n	80084ea <HAL_DMA_IRQHandler+0xdaa>
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	4a36      	ldr	r2, [pc, #216]	@ (8008570 <HAL_DMA_IRQHandler+0xe30>)
 8008496:	4293      	cmp	r3, r2
 8008498:	d027      	beq.n	80084ea <HAL_DMA_IRQHandler+0xdaa>
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	4a35      	ldr	r2, [pc, #212]	@ (8008574 <HAL_DMA_IRQHandler+0xe34>)
 80084a0:	4293      	cmp	r3, r2
 80084a2:	d022      	beq.n	80084ea <HAL_DMA_IRQHandler+0xdaa>
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	4a33      	ldr	r2, [pc, #204]	@ (8008578 <HAL_DMA_IRQHandler+0xe38>)
 80084aa:	4293      	cmp	r3, r2
 80084ac:	d01d      	beq.n	80084ea <HAL_DMA_IRQHandler+0xdaa>
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	4a32      	ldr	r2, [pc, #200]	@ (800857c <HAL_DMA_IRQHandler+0xe3c>)
 80084b4:	4293      	cmp	r3, r2
 80084b6:	d018      	beq.n	80084ea <HAL_DMA_IRQHandler+0xdaa>
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	4a30      	ldr	r2, [pc, #192]	@ (8008580 <HAL_DMA_IRQHandler+0xe40>)
 80084be:	4293      	cmp	r3, r2
 80084c0:	d013      	beq.n	80084ea <HAL_DMA_IRQHandler+0xdaa>
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	4a2f      	ldr	r2, [pc, #188]	@ (8008584 <HAL_DMA_IRQHandler+0xe44>)
 80084c8:	4293      	cmp	r3, r2
 80084ca:	d00e      	beq.n	80084ea <HAL_DMA_IRQHandler+0xdaa>
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	4a2d      	ldr	r2, [pc, #180]	@ (8008588 <HAL_DMA_IRQHandler+0xe48>)
 80084d2:	4293      	cmp	r3, r2
 80084d4:	d009      	beq.n	80084ea <HAL_DMA_IRQHandler+0xdaa>
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	4a2c      	ldr	r2, [pc, #176]	@ (800858c <HAL_DMA_IRQHandler+0xe4c>)
 80084dc:	4293      	cmp	r3, r2
 80084de:	d004      	beq.n	80084ea <HAL_DMA_IRQHandler+0xdaa>
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	4a2a      	ldr	r2, [pc, #168]	@ (8008590 <HAL_DMA_IRQHandler+0xe50>)
 80084e6:	4293      	cmp	r3, r2
 80084e8:	d108      	bne.n	80084fc <HAL_DMA_IRQHandler+0xdbc>
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	681a      	ldr	r2, [r3, #0]
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	f022 021c 	bic.w	r2, r2, #28
 80084f8:	601a      	str	r2, [r3, #0]
 80084fa:	e007      	b.n	800850c <HAL_DMA_IRQHandler+0xdcc>
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	681a      	ldr	r2, [r3, #0]
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	f022 020e 	bic.w	r2, r2, #14
 800850a:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008510:	f003 031f 	and.w	r3, r3, #31
 8008514:	2201      	movs	r2, #1
 8008516:	409a      	lsls	r2, r3
 8008518:	69fb      	ldr	r3, [r7, #28]
 800851a:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2201      	movs	r2, #1
 8008520:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	2201      	movs	r2, #1
 8008526:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	2200      	movs	r2, #0
 800852e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008536:	2b00      	cmp	r3, #0
 8008538:	d009      	beq.n	800854e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800853e:	6878      	ldr	r0, [r7, #4]
 8008540:	4798      	blx	r3
 8008542:	e004      	b.n	800854e <HAL_DMA_IRQHandler+0xe0e>
          return;
 8008544:	bf00      	nop
 8008546:	e002      	b.n	800854e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008548:	bf00      	nop
 800854a:	e000      	b.n	800854e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800854c:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800854e:	3728      	adds	r7, #40	@ 0x28
 8008550:	46bd      	mov	sp, r7
 8008552:	bd80      	pop	{r7, pc}
 8008554:	40020010 	.word	0x40020010
 8008558:	40020028 	.word	0x40020028
 800855c:	40020040 	.word	0x40020040
 8008560:	40020058 	.word	0x40020058
 8008564:	40020070 	.word	0x40020070
 8008568:	40020088 	.word	0x40020088
 800856c:	400200a0 	.word	0x400200a0
 8008570:	400200b8 	.word	0x400200b8
 8008574:	40020410 	.word	0x40020410
 8008578:	40020428 	.word	0x40020428
 800857c:	40020440 	.word	0x40020440
 8008580:	40020458 	.word	0x40020458
 8008584:	40020470 	.word	0x40020470
 8008588:	40020488 	.word	0x40020488
 800858c:	400204a0 	.word	0x400204a0
 8008590:	400204b8 	.word	0x400204b8

08008594 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(const DMA_HandleTypeDef *hdma)
{
 8008594:	b480      	push	{r7}
 8008596:	b083      	sub	sp, #12
 8008598:	af00      	add	r7, sp, #0
 800859a:	6078      	str	r0, [r7, #4]
  return hdma->State;
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80085a2:	b2db      	uxtb	r3, r3
}
 80085a4:	4618      	mov	r0, r3
 80085a6:	370c      	adds	r7, #12
 80085a8:	46bd      	mov	sp, r7
 80085aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ae:	4770      	bx	lr

080085b0 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80085b0:	b480      	push	{r7}
 80085b2:	b087      	sub	sp, #28
 80085b4:	af00      	add	r7, sp, #0
 80085b6:	60f8      	str	r0, [r7, #12]
 80085b8:	60b9      	str	r1, [r7, #8]
 80085ba:	607a      	str	r2, [r7, #4]
 80085bc:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80085c2:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80085c8:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	4a7f      	ldr	r2, [pc, #508]	@ (80087cc <DMA_SetConfig+0x21c>)
 80085d0:	4293      	cmp	r3, r2
 80085d2:	d072      	beq.n	80086ba <DMA_SetConfig+0x10a>
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	4a7d      	ldr	r2, [pc, #500]	@ (80087d0 <DMA_SetConfig+0x220>)
 80085da:	4293      	cmp	r3, r2
 80085dc:	d06d      	beq.n	80086ba <DMA_SetConfig+0x10a>
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	4a7c      	ldr	r2, [pc, #496]	@ (80087d4 <DMA_SetConfig+0x224>)
 80085e4:	4293      	cmp	r3, r2
 80085e6:	d068      	beq.n	80086ba <DMA_SetConfig+0x10a>
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	4a7a      	ldr	r2, [pc, #488]	@ (80087d8 <DMA_SetConfig+0x228>)
 80085ee:	4293      	cmp	r3, r2
 80085f0:	d063      	beq.n	80086ba <DMA_SetConfig+0x10a>
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	4a79      	ldr	r2, [pc, #484]	@ (80087dc <DMA_SetConfig+0x22c>)
 80085f8:	4293      	cmp	r3, r2
 80085fa:	d05e      	beq.n	80086ba <DMA_SetConfig+0x10a>
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	4a77      	ldr	r2, [pc, #476]	@ (80087e0 <DMA_SetConfig+0x230>)
 8008602:	4293      	cmp	r3, r2
 8008604:	d059      	beq.n	80086ba <DMA_SetConfig+0x10a>
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	4a76      	ldr	r2, [pc, #472]	@ (80087e4 <DMA_SetConfig+0x234>)
 800860c:	4293      	cmp	r3, r2
 800860e:	d054      	beq.n	80086ba <DMA_SetConfig+0x10a>
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	4a74      	ldr	r2, [pc, #464]	@ (80087e8 <DMA_SetConfig+0x238>)
 8008616:	4293      	cmp	r3, r2
 8008618:	d04f      	beq.n	80086ba <DMA_SetConfig+0x10a>
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	4a73      	ldr	r2, [pc, #460]	@ (80087ec <DMA_SetConfig+0x23c>)
 8008620:	4293      	cmp	r3, r2
 8008622:	d04a      	beq.n	80086ba <DMA_SetConfig+0x10a>
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	4a71      	ldr	r2, [pc, #452]	@ (80087f0 <DMA_SetConfig+0x240>)
 800862a:	4293      	cmp	r3, r2
 800862c:	d045      	beq.n	80086ba <DMA_SetConfig+0x10a>
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	4a70      	ldr	r2, [pc, #448]	@ (80087f4 <DMA_SetConfig+0x244>)
 8008634:	4293      	cmp	r3, r2
 8008636:	d040      	beq.n	80086ba <DMA_SetConfig+0x10a>
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	4a6e      	ldr	r2, [pc, #440]	@ (80087f8 <DMA_SetConfig+0x248>)
 800863e:	4293      	cmp	r3, r2
 8008640:	d03b      	beq.n	80086ba <DMA_SetConfig+0x10a>
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	4a6d      	ldr	r2, [pc, #436]	@ (80087fc <DMA_SetConfig+0x24c>)
 8008648:	4293      	cmp	r3, r2
 800864a:	d036      	beq.n	80086ba <DMA_SetConfig+0x10a>
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	4a6b      	ldr	r2, [pc, #428]	@ (8008800 <DMA_SetConfig+0x250>)
 8008652:	4293      	cmp	r3, r2
 8008654:	d031      	beq.n	80086ba <DMA_SetConfig+0x10a>
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	4a6a      	ldr	r2, [pc, #424]	@ (8008804 <DMA_SetConfig+0x254>)
 800865c:	4293      	cmp	r3, r2
 800865e:	d02c      	beq.n	80086ba <DMA_SetConfig+0x10a>
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	4a68      	ldr	r2, [pc, #416]	@ (8008808 <DMA_SetConfig+0x258>)
 8008666:	4293      	cmp	r3, r2
 8008668:	d027      	beq.n	80086ba <DMA_SetConfig+0x10a>
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	4a67      	ldr	r2, [pc, #412]	@ (800880c <DMA_SetConfig+0x25c>)
 8008670:	4293      	cmp	r3, r2
 8008672:	d022      	beq.n	80086ba <DMA_SetConfig+0x10a>
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	4a65      	ldr	r2, [pc, #404]	@ (8008810 <DMA_SetConfig+0x260>)
 800867a:	4293      	cmp	r3, r2
 800867c:	d01d      	beq.n	80086ba <DMA_SetConfig+0x10a>
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	4a64      	ldr	r2, [pc, #400]	@ (8008814 <DMA_SetConfig+0x264>)
 8008684:	4293      	cmp	r3, r2
 8008686:	d018      	beq.n	80086ba <DMA_SetConfig+0x10a>
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	4a62      	ldr	r2, [pc, #392]	@ (8008818 <DMA_SetConfig+0x268>)
 800868e:	4293      	cmp	r3, r2
 8008690:	d013      	beq.n	80086ba <DMA_SetConfig+0x10a>
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	4a61      	ldr	r2, [pc, #388]	@ (800881c <DMA_SetConfig+0x26c>)
 8008698:	4293      	cmp	r3, r2
 800869a:	d00e      	beq.n	80086ba <DMA_SetConfig+0x10a>
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	4a5f      	ldr	r2, [pc, #380]	@ (8008820 <DMA_SetConfig+0x270>)
 80086a2:	4293      	cmp	r3, r2
 80086a4:	d009      	beq.n	80086ba <DMA_SetConfig+0x10a>
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	4a5e      	ldr	r2, [pc, #376]	@ (8008824 <DMA_SetConfig+0x274>)
 80086ac:	4293      	cmp	r3, r2
 80086ae:	d004      	beq.n	80086ba <DMA_SetConfig+0x10a>
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	4a5c      	ldr	r2, [pc, #368]	@ (8008828 <DMA_SetConfig+0x278>)
 80086b6:	4293      	cmp	r3, r2
 80086b8:	d101      	bne.n	80086be <DMA_SetConfig+0x10e>
 80086ba:	2301      	movs	r3, #1
 80086bc:	e000      	b.n	80086c0 <DMA_SetConfig+0x110>
 80086be:	2300      	movs	r3, #0
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d00d      	beq.n	80086e0 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80086c8:	68fa      	ldr	r2, [r7, #12]
 80086ca:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80086cc:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d004      	beq.n	80086e0 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80086da:	68fa      	ldr	r2, [r7, #12]
 80086dc:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80086de:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	4a39      	ldr	r2, [pc, #228]	@ (80087cc <DMA_SetConfig+0x21c>)
 80086e6:	4293      	cmp	r3, r2
 80086e8:	d04a      	beq.n	8008780 <DMA_SetConfig+0x1d0>
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	4a38      	ldr	r2, [pc, #224]	@ (80087d0 <DMA_SetConfig+0x220>)
 80086f0:	4293      	cmp	r3, r2
 80086f2:	d045      	beq.n	8008780 <DMA_SetConfig+0x1d0>
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	4a36      	ldr	r2, [pc, #216]	@ (80087d4 <DMA_SetConfig+0x224>)
 80086fa:	4293      	cmp	r3, r2
 80086fc:	d040      	beq.n	8008780 <DMA_SetConfig+0x1d0>
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	4a35      	ldr	r2, [pc, #212]	@ (80087d8 <DMA_SetConfig+0x228>)
 8008704:	4293      	cmp	r3, r2
 8008706:	d03b      	beq.n	8008780 <DMA_SetConfig+0x1d0>
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	4a33      	ldr	r2, [pc, #204]	@ (80087dc <DMA_SetConfig+0x22c>)
 800870e:	4293      	cmp	r3, r2
 8008710:	d036      	beq.n	8008780 <DMA_SetConfig+0x1d0>
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	4a32      	ldr	r2, [pc, #200]	@ (80087e0 <DMA_SetConfig+0x230>)
 8008718:	4293      	cmp	r3, r2
 800871a:	d031      	beq.n	8008780 <DMA_SetConfig+0x1d0>
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	4a30      	ldr	r2, [pc, #192]	@ (80087e4 <DMA_SetConfig+0x234>)
 8008722:	4293      	cmp	r3, r2
 8008724:	d02c      	beq.n	8008780 <DMA_SetConfig+0x1d0>
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	4a2f      	ldr	r2, [pc, #188]	@ (80087e8 <DMA_SetConfig+0x238>)
 800872c:	4293      	cmp	r3, r2
 800872e:	d027      	beq.n	8008780 <DMA_SetConfig+0x1d0>
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	4a2d      	ldr	r2, [pc, #180]	@ (80087ec <DMA_SetConfig+0x23c>)
 8008736:	4293      	cmp	r3, r2
 8008738:	d022      	beq.n	8008780 <DMA_SetConfig+0x1d0>
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	4a2c      	ldr	r2, [pc, #176]	@ (80087f0 <DMA_SetConfig+0x240>)
 8008740:	4293      	cmp	r3, r2
 8008742:	d01d      	beq.n	8008780 <DMA_SetConfig+0x1d0>
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	4a2a      	ldr	r2, [pc, #168]	@ (80087f4 <DMA_SetConfig+0x244>)
 800874a:	4293      	cmp	r3, r2
 800874c:	d018      	beq.n	8008780 <DMA_SetConfig+0x1d0>
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	4a29      	ldr	r2, [pc, #164]	@ (80087f8 <DMA_SetConfig+0x248>)
 8008754:	4293      	cmp	r3, r2
 8008756:	d013      	beq.n	8008780 <DMA_SetConfig+0x1d0>
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	4a27      	ldr	r2, [pc, #156]	@ (80087fc <DMA_SetConfig+0x24c>)
 800875e:	4293      	cmp	r3, r2
 8008760:	d00e      	beq.n	8008780 <DMA_SetConfig+0x1d0>
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	4a26      	ldr	r2, [pc, #152]	@ (8008800 <DMA_SetConfig+0x250>)
 8008768:	4293      	cmp	r3, r2
 800876a:	d009      	beq.n	8008780 <DMA_SetConfig+0x1d0>
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	4a24      	ldr	r2, [pc, #144]	@ (8008804 <DMA_SetConfig+0x254>)
 8008772:	4293      	cmp	r3, r2
 8008774:	d004      	beq.n	8008780 <DMA_SetConfig+0x1d0>
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	4a23      	ldr	r2, [pc, #140]	@ (8008808 <DMA_SetConfig+0x258>)
 800877c:	4293      	cmp	r3, r2
 800877e:	d101      	bne.n	8008784 <DMA_SetConfig+0x1d4>
 8008780:	2301      	movs	r3, #1
 8008782:	e000      	b.n	8008786 <DMA_SetConfig+0x1d6>
 8008784:	2300      	movs	r3, #0
 8008786:	2b00      	cmp	r3, #0
 8008788:	d059      	beq.n	800883e <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800878e:	f003 031f 	and.w	r3, r3, #31
 8008792:	223f      	movs	r2, #63	@ 0x3f
 8008794:	409a      	lsls	r2, r3
 8008796:	697b      	ldr	r3, [r7, #20]
 8008798:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	681a      	ldr	r2, [r3, #0]
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80087a8:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	683a      	ldr	r2, [r7, #0]
 80087b0:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	689b      	ldr	r3, [r3, #8]
 80087b6:	2b40      	cmp	r3, #64	@ 0x40
 80087b8:	d138      	bne.n	800882c <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	687a      	ldr	r2, [r7, #4]
 80087c0:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	68ba      	ldr	r2, [r7, #8]
 80087c8:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 80087ca:	e086      	b.n	80088da <DMA_SetConfig+0x32a>
 80087cc:	40020010 	.word	0x40020010
 80087d0:	40020028 	.word	0x40020028
 80087d4:	40020040 	.word	0x40020040
 80087d8:	40020058 	.word	0x40020058
 80087dc:	40020070 	.word	0x40020070
 80087e0:	40020088 	.word	0x40020088
 80087e4:	400200a0 	.word	0x400200a0
 80087e8:	400200b8 	.word	0x400200b8
 80087ec:	40020410 	.word	0x40020410
 80087f0:	40020428 	.word	0x40020428
 80087f4:	40020440 	.word	0x40020440
 80087f8:	40020458 	.word	0x40020458
 80087fc:	40020470 	.word	0x40020470
 8008800:	40020488 	.word	0x40020488
 8008804:	400204a0 	.word	0x400204a0
 8008808:	400204b8 	.word	0x400204b8
 800880c:	58025408 	.word	0x58025408
 8008810:	5802541c 	.word	0x5802541c
 8008814:	58025430 	.word	0x58025430
 8008818:	58025444 	.word	0x58025444
 800881c:	58025458 	.word	0x58025458
 8008820:	5802546c 	.word	0x5802546c
 8008824:	58025480 	.word	0x58025480
 8008828:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	68ba      	ldr	r2, [r7, #8]
 8008832:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	687a      	ldr	r2, [r7, #4]
 800883a:	60da      	str	r2, [r3, #12]
}
 800883c:	e04d      	b.n	80088da <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	4a29      	ldr	r2, [pc, #164]	@ (80088e8 <DMA_SetConfig+0x338>)
 8008844:	4293      	cmp	r3, r2
 8008846:	d022      	beq.n	800888e <DMA_SetConfig+0x2de>
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	4a27      	ldr	r2, [pc, #156]	@ (80088ec <DMA_SetConfig+0x33c>)
 800884e:	4293      	cmp	r3, r2
 8008850:	d01d      	beq.n	800888e <DMA_SetConfig+0x2de>
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	4a26      	ldr	r2, [pc, #152]	@ (80088f0 <DMA_SetConfig+0x340>)
 8008858:	4293      	cmp	r3, r2
 800885a:	d018      	beq.n	800888e <DMA_SetConfig+0x2de>
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	4a24      	ldr	r2, [pc, #144]	@ (80088f4 <DMA_SetConfig+0x344>)
 8008862:	4293      	cmp	r3, r2
 8008864:	d013      	beq.n	800888e <DMA_SetConfig+0x2de>
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	4a23      	ldr	r2, [pc, #140]	@ (80088f8 <DMA_SetConfig+0x348>)
 800886c:	4293      	cmp	r3, r2
 800886e:	d00e      	beq.n	800888e <DMA_SetConfig+0x2de>
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	4a21      	ldr	r2, [pc, #132]	@ (80088fc <DMA_SetConfig+0x34c>)
 8008876:	4293      	cmp	r3, r2
 8008878:	d009      	beq.n	800888e <DMA_SetConfig+0x2de>
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	4a20      	ldr	r2, [pc, #128]	@ (8008900 <DMA_SetConfig+0x350>)
 8008880:	4293      	cmp	r3, r2
 8008882:	d004      	beq.n	800888e <DMA_SetConfig+0x2de>
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	4a1e      	ldr	r2, [pc, #120]	@ (8008904 <DMA_SetConfig+0x354>)
 800888a:	4293      	cmp	r3, r2
 800888c:	d101      	bne.n	8008892 <DMA_SetConfig+0x2e2>
 800888e:	2301      	movs	r3, #1
 8008890:	e000      	b.n	8008894 <DMA_SetConfig+0x2e4>
 8008892:	2300      	movs	r3, #0
 8008894:	2b00      	cmp	r3, #0
 8008896:	d020      	beq.n	80088da <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800889c:	f003 031f 	and.w	r3, r3, #31
 80088a0:	2201      	movs	r2, #1
 80088a2:	409a      	lsls	r2, r3
 80088a4:	693b      	ldr	r3, [r7, #16]
 80088a6:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	683a      	ldr	r2, [r7, #0]
 80088ae:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	689b      	ldr	r3, [r3, #8]
 80088b4:	2b40      	cmp	r3, #64	@ 0x40
 80088b6:	d108      	bne.n	80088ca <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	687a      	ldr	r2, [r7, #4]
 80088be:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	68ba      	ldr	r2, [r7, #8]
 80088c6:	60da      	str	r2, [r3, #12]
}
 80088c8:	e007      	b.n	80088da <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	68ba      	ldr	r2, [r7, #8]
 80088d0:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	687a      	ldr	r2, [r7, #4]
 80088d8:	60da      	str	r2, [r3, #12]
}
 80088da:	bf00      	nop
 80088dc:	371c      	adds	r7, #28
 80088de:	46bd      	mov	sp, r7
 80088e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e4:	4770      	bx	lr
 80088e6:	bf00      	nop
 80088e8:	58025408 	.word	0x58025408
 80088ec:	5802541c 	.word	0x5802541c
 80088f0:	58025430 	.word	0x58025430
 80088f4:	58025444 	.word	0x58025444
 80088f8:	58025458 	.word	0x58025458
 80088fc:	5802546c 	.word	0x5802546c
 8008900:	58025480 	.word	0x58025480
 8008904:	58025494 	.word	0x58025494

08008908 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8008908:	b480      	push	{r7}
 800890a:	b085      	sub	sp, #20
 800890c:	af00      	add	r7, sp, #0
 800890e:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	4a42      	ldr	r2, [pc, #264]	@ (8008a20 <DMA_CalcBaseAndBitshift+0x118>)
 8008916:	4293      	cmp	r3, r2
 8008918:	d04a      	beq.n	80089b0 <DMA_CalcBaseAndBitshift+0xa8>
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	4a41      	ldr	r2, [pc, #260]	@ (8008a24 <DMA_CalcBaseAndBitshift+0x11c>)
 8008920:	4293      	cmp	r3, r2
 8008922:	d045      	beq.n	80089b0 <DMA_CalcBaseAndBitshift+0xa8>
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	4a3f      	ldr	r2, [pc, #252]	@ (8008a28 <DMA_CalcBaseAndBitshift+0x120>)
 800892a:	4293      	cmp	r3, r2
 800892c:	d040      	beq.n	80089b0 <DMA_CalcBaseAndBitshift+0xa8>
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	4a3e      	ldr	r2, [pc, #248]	@ (8008a2c <DMA_CalcBaseAndBitshift+0x124>)
 8008934:	4293      	cmp	r3, r2
 8008936:	d03b      	beq.n	80089b0 <DMA_CalcBaseAndBitshift+0xa8>
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	4a3c      	ldr	r2, [pc, #240]	@ (8008a30 <DMA_CalcBaseAndBitshift+0x128>)
 800893e:	4293      	cmp	r3, r2
 8008940:	d036      	beq.n	80089b0 <DMA_CalcBaseAndBitshift+0xa8>
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	4a3b      	ldr	r2, [pc, #236]	@ (8008a34 <DMA_CalcBaseAndBitshift+0x12c>)
 8008948:	4293      	cmp	r3, r2
 800894a:	d031      	beq.n	80089b0 <DMA_CalcBaseAndBitshift+0xa8>
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	4a39      	ldr	r2, [pc, #228]	@ (8008a38 <DMA_CalcBaseAndBitshift+0x130>)
 8008952:	4293      	cmp	r3, r2
 8008954:	d02c      	beq.n	80089b0 <DMA_CalcBaseAndBitshift+0xa8>
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	4a38      	ldr	r2, [pc, #224]	@ (8008a3c <DMA_CalcBaseAndBitshift+0x134>)
 800895c:	4293      	cmp	r3, r2
 800895e:	d027      	beq.n	80089b0 <DMA_CalcBaseAndBitshift+0xa8>
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	4a36      	ldr	r2, [pc, #216]	@ (8008a40 <DMA_CalcBaseAndBitshift+0x138>)
 8008966:	4293      	cmp	r3, r2
 8008968:	d022      	beq.n	80089b0 <DMA_CalcBaseAndBitshift+0xa8>
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	4a35      	ldr	r2, [pc, #212]	@ (8008a44 <DMA_CalcBaseAndBitshift+0x13c>)
 8008970:	4293      	cmp	r3, r2
 8008972:	d01d      	beq.n	80089b0 <DMA_CalcBaseAndBitshift+0xa8>
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	4a33      	ldr	r2, [pc, #204]	@ (8008a48 <DMA_CalcBaseAndBitshift+0x140>)
 800897a:	4293      	cmp	r3, r2
 800897c:	d018      	beq.n	80089b0 <DMA_CalcBaseAndBitshift+0xa8>
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	4a32      	ldr	r2, [pc, #200]	@ (8008a4c <DMA_CalcBaseAndBitshift+0x144>)
 8008984:	4293      	cmp	r3, r2
 8008986:	d013      	beq.n	80089b0 <DMA_CalcBaseAndBitshift+0xa8>
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	4a30      	ldr	r2, [pc, #192]	@ (8008a50 <DMA_CalcBaseAndBitshift+0x148>)
 800898e:	4293      	cmp	r3, r2
 8008990:	d00e      	beq.n	80089b0 <DMA_CalcBaseAndBitshift+0xa8>
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	4a2f      	ldr	r2, [pc, #188]	@ (8008a54 <DMA_CalcBaseAndBitshift+0x14c>)
 8008998:	4293      	cmp	r3, r2
 800899a:	d009      	beq.n	80089b0 <DMA_CalcBaseAndBitshift+0xa8>
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	4a2d      	ldr	r2, [pc, #180]	@ (8008a58 <DMA_CalcBaseAndBitshift+0x150>)
 80089a2:	4293      	cmp	r3, r2
 80089a4:	d004      	beq.n	80089b0 <DMA_CalcBaseAndBitshift+0xa8>
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	4a2c      	ldr	r2, [pc, #176]	@ (8008a5c <DMA_CalcBaseAndBitshift+0x154>)
 80089ac:	4293      	cmp	r3, r2
 80089ae:	d101      	bne.n	80089b4 <DMA_CalcBaseAndBitshift+0xac>
 80089b0:	2301      	movs	r3, #1
 80089b2:	e000      	b.n	80089b6 <DMA_CalcBaseAndBitshift+0xae>
 80089b4:	2300      	movs	r3, #0
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d024      	beq.n	8008a04 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	b2db      	uxtb	r3, r3
 80089c0:	3b10      	subs	r3, #16
 80089c2:	4a27      	ldr	r2, [pc, #156]	@ (8008a60 <DMA_CalcBaseAndBitshift+0x158>)
 80089c4:	fba2 2303 	umull	r2, r3, r2, r3
 80089c8:	091b      	lsrs	r3, r3, #4
 80089ca:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	f003 0307 	and.w	r3, r3, #7
 80089d2:	4a24      	ldr	r2, [pc, #144]	@ (8008a64 <DMA_CalcBaseAndBitshift+0x15c>)
 80089d4:	5cd3      	ldrb	r3, [r2, r3]
 80089d6:	461a      	mov	r2, r3
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	2b03      	cmp	r3, #3
 80089e0:	d908      	bls.n	80089f4 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	461a      	mov	r2, r3
 80089e8:	4b1f      	ldr	r3, [pc, #124]	@ (8008a68 <DMA_CalcBaseAndBitshift+0x160>)
 80089ea:	4013      	ands	r3, r2
 80089ec:	1d1a      	adds	r2, r3, #4
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	659a      	str	r2, [r3, #88]	@ 0x58
 80089f2:	e00d      	b.n	8008a10 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	461a      	mov	r2, r3
 80089fa:	4b1b      	ldr	r3, [pc, #108]	@ (8008a68 <DMA_CalcBaseAndBitshift+0x160>)
 80089fc:	4013      	ands	r3, r2
 80089fe:	687a      	ldr	r2, [r7, #4]
 8008a00:	6593      	str	r3, [r2, #88]	@ 0x58
 8008a02:	e005      	b.n	8008a10 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8008a14:	4618      	mov	r0, r3
 8008a16:	3714      	adds	r7, #20
 8008a18:	46bd      	mov	sp, r7
 8008a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a1e:	4770      	bx	lr
 8008a20:	40020010 	.word	0x40020010
 8008a24:	40020028 	.word	0x40020028
 8008a28:	40020040 	.word	0x40020040
 8008a2c:	40020058 	.word	0x40020058
 8008a30:	40020070 	.word	0x40020070
 8008a34:	40020088 	.word	0x40020088
 8008a38:	400200a0 	.word	0x400200a0
 8008a3c:	400200b8 	.word	0x400200b8
 8008a40:	40020410 	.word	0x40020410
 8008a44:	40020428 	.word	0x40020428
 8008a48:	40020440 	.word	0x40020440
 8008a4c:	40020458 	.word	0x40020458
 8008a50:	40020470 	.word	0x40020470
 8008a54:	40020488 	.word	0x40020488
 8008a58:	400204a0 	.word	0x400204a0
 8008a5c:	400204b8 	.word	0x400204b8
 8008a60:	aaaaaaab 	.word	0xaaaaaaab
 8008a64:	08019fc4 	.word	0x08019fc4
 8008a68:	fffffc00 	.word	0xfffffc00

08008a6c <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8008a6c:	b480      	push	{r7}
 8008a6e:	b085      	sub	sp, #20
 8008a70:	af00      	add	r7, sp, #0
 8008a72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008a74:	2300      	movs	r3, #0
 8008a76:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	699b      	ldr	r3, [r3, #24]
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d120      	bne.n	8008ac2 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a84:	2b03      	cmp	r3, #3
 8008a86:	d858      	bhi.n	8008b3a <DMA_CheckFifoParam+0xce>
 8008a88:	a201      	add	r2, pc, #4	@ (adr r2, 8008a90 <DMA_CheckFifoParam+0x24>)
 8008a8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a8e:	bf00      	nop
 8008a90:	08008aa1 	.word	0x08008aa1
 8008a94:	08008ab3 	.word	0x08008ab3
 8008a98:	08008aa1 	.word	0x08008aa1
 8008a9c:	08008b3b 	.word	0x08008b3b
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008aa4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d048      	beq.n	8008b3e <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8008aac:	2301      	movs	r3, #1
 8008aae:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008ab0:	e045      	b.n	8008b3e <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ab6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8008aba:	d142      	bne.n	8008b42 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8008abc:	2301      	movs	r3, #1
 8008abe:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008ac0:	e03f      	b.n	8008b42 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	699b      	ldr	r3, [r3, #24]
 8008ac6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008aca:	d123      	bne.n	8008b14 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ad0:	2b03      	cmp	r3, #3
 8008ad2:	d838      	bhi.n	8008b46 <DMA_CheckFifoParam+0xda>
 8008ad4:	a201      	add	r2, pc, #4	@ (adr r2, 8008adc <DMA_CheckFifoParam+0x70>)
 8008ad6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ada:	bf00      	nop
 8008adc:	08008aed 	.word	0x08008aed
 8008ae0:	08008af3 	.word	0x08008af3
 8008ae4:	08008aed 	.word	0x08008aed
 8008ae8:	08008b05 	.word	0x08008b05
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8008aec:	2301      	movs	r3, #1
 8008aee:	73fb      	strb	r3, [r7, #15]
        break;
 8008af0:	e030      	b.n	8008b54 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008af6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d025      	beq.n	8008b4a <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8008afe:	2301      	movs	r3, #1
 8008b00:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008b02:	e022      	b.n	8008b4a <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b08:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8008b0c:	d11f      	bne.n	8008b4e <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8008b0e:	2301      	movs	r3, #1
 8008b10:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008b12:	e01c      	b.n	8008b4e <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b18:	2b02      	cmp	r3, #2
 8008b1a:	d902      	bls.n	8008b22 <DMA_CheckFifoParam+0xb6>
 8008b1c:	2b03      	cmp	r3, #3
 8008b1e:	d003      	beq.n	8008b28 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8008b20:	e018      	b.n	8008b54 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8008b22:	2301      	movs	r3, #1
 8008b24:	73fb      	strb	r3, [r7, #15]
        break;
 8008b26:	e015      	b.n	8008b54 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b2c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d00e      	beq.n	8008b52 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8008b34:	2301      	movs	r3, #1
 8008b36:	73fb      	strb	r3, [r7, #15]
    break;
 8008b38:	e00b      	b.n	8008b52 <DMA_CheckFifoParam+0xe6>
        break;
 8008b3a:	bf00      	nop
 8008b3c:	e00a      	b.n	8008b54 <DMA_CheckFifoParam+0xe8>
        break;
 8008b3e:	bf00      	nop
 8008b40:	e008      	b.n	8008b54 <DMA_CheckFifoParam+0xe8>
        break;
 8008b42:	bf00      	nop
 8008b44:	e006      	b.n	8008b54 <DMA_CheckFifoParam+0xe8>
        break;
 8008b46:	bf00      	nop
 8008b48:	e004      	b.n	8008b54 <DMA_CheckFifoParam+0xe8>
        break;
 8008b4a:	bf00      	nop
 8008b4c:	e002      	b.n	8008b54 <DMA_CheckFifoParam+0xe8>
        break;
 8008b4e:	bf00      	nop
 8008b50:	e000      	b.n	8008b54 <DMA_CheckFifoParam+0xe8>
    break;
 8008b52:	bf00      	nop
    }
  }

  return status;
 8008b54:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b56:	4618      	mov	r0, r3
 8008b58:	3714      	adds	r7, #20
 8008b5a:	46bd      	mov	sp, r7
 8008b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b60:	4770      	bx	lr
 8008b62:	bf00      	nop

08008b64 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008b64:	b480      	push	{r7}
 8008b66:	b085      	sub	sp, #20
 8008b68:	af00      	add	r7, sp, #0
 8008b6a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	4a38      	ldr	r2, [pc, #224]	@ (8008c58 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8008b78:	4293      	cmp	r3, r2
 8008b7a:	d022      	beq.n	8008bc2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	4a36      	ldr	r2, [pc, #216]	@ (8008c5c <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8008b82:	4293      	cmp	r3, r2
 8008b84:	d01d      	beq.n	8008bc2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	4a35      	ldr	r2, [pc, #212]	@ (8008c60 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8008b8c:	4293      	cmp	r3, r2
 8008b8e:	d018      	beq.n	8008bc2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	4a33      	ldr	r2, [pc, #204]	@ (8008c64 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8008b96:	4293      	cmp	r3, r2
 8008b98:	d013      	beq.n	8008bc2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	4a32      	ldr	r2, [pc, #200]	@ (8008c68 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8008ba0:	4293      	cmp	r3, r2
 8008ba2:	d00e      	beq.n	8008bc2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	4a30      	ldr	r2, [pc, #192]	@ (8008c6c <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8008baa:	4293      	cmp	r3, r2
 8008bac:	d009      	beq.n	8008bc2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	4a2f      	ldr	r2, [pc, #188]	@ (8008c70 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8008bb4:	4293      	cmp	r3, r2
 8008bb6:	d004      	beq.n	8008bc2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	4a2d      	ldr	r2, [pc, #180]	@ (8008c74 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8008bbe:	4293      	cmp	r3, r2
 8008bc0:	d101      	bne.n	8008bc6 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8008bc2:	2301      	movs	r3, #1
 8008bc4:	e000      	b.n	8008bc8 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8008bc6:	2300      	movs	r3, #0
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d01a      	beq.n	8008c02 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	b2db      	uxtb	r3, r3
 8008bd2:	3b08      	subs	r3, #8
 8008bd4:	4a28      	ldr	r2, [pc, #160]	@ (8008c78 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8008bd6:	fba2 2303 	umull	r2, r3, r2, r3
 8008bda:	091b      	lsrs	r3, r3, #4
 8008bdc:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8008bde:	68fa      	ldr	r2, [r7, #12]
 8008be0:	4b26      	ldr	r3, [pc, #152]	@ (8008c7c <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8008be2:	4413      	add	r3, r2
 8008be4:	009b      	lsls	r3, r3, #2
 8008be6:	461a      	mov	r2, r3
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	4a24      	ldr	r2, [pc, #144]	@ (8008c80 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8008bf0:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	f003 031f 	and.w	r3, r3, #31
 8008bf8:	2201      	movs	r2, #1
 8008bfa:	409a      	lsls	r2, r3
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8008c00:	e024      	b.n	8008c4c <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	b2db      	uxtb	r3, r3
 8008c08:	3b10      	subs	r3, #16
 8008c0a:	4a1e      	ldr	r2, [pc, #120]	@ (8008c84 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8008c0c:	fba2 2303 	umull	r2, r3, r2, r3
 8008c10:	091b      	lsrs	r3, r3, #4
 8008c12:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8008c14:	68bb      	ldr	r3, [r7, #8]
 8008c16:	4a1c      	ldr	r2, [pc, #112]	@ (8008c88 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8008c18:	4293      	cmp	r3, r2
 8008c1a:	d806      	bhi.n	8008c2a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8008c1c:	68bb      	ldr	r3, [r7, #8]
 8008c1e:	4a1b      	ldr	r2, [pc, #108]	@ (8008c8c <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8008c20:	4293      	cmp	r3, r2
 8008c22:	d902      	bls.n	8008c2a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	3308      	adds	r3, #8
 8008c28:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8008c2a:	68fa      	ldr	r2, [r7, #12]
 8008c2c:	4b18      	ldr	r3, [pc, #96]	@ (8008c90 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8008c2e:	4413      	add	r3, r2
 8008c30:	009b      	lsls	r3, r3, #2
 8008c32:	461a      	mov	r2, r3
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	4a16      	ldr	r2, [pc, #88]	@ (8008c94 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8008c3c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	f003 031f 	and.w	r3, r3, #31
 8008c44:	2201      	movs	r2, #1
 8008c46:	409a      	lsls	r2, r3
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8008c4c:	bf00      	nop
 8008c4e:	3714      	adds	r7, #20
 8008c50:	46bd      	mov	sp, r7
 8008c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c56:	4770      	bx	lr
 8008c58:	58025408 	.word	0x58025408
 8008c5c:	5802541c 	.word	0x5802541c
 8008c60:	58025430 	.word	0x58025430
 8008c64:	58025444 	.word	0x58025444
 8008c68:	58025458 	.word	0x58025458
 8008c6c:	5802546c 	.word	0x5802546c
 8008c70:	58025480 	.word	0x58025480
 8008c74:	58025494 	.word	0x58025494
 8008c78:	cccccccd 	.word	0xcccccccd
 8008c7c:	16009600 	.word	0x16009600
 8008c80:	58025880 	.word	0x58025880
 8008c84:	aaaaaaab 	.word	0xaaaaaaab
 8008c88:	400204b8 	.word	0x400204b8
 8008c8c:	4002040f 	.word	0x4002040f
 8008c90:	10008200 	.word	0x10008200
 8008c94:	40020880 	.word	0x40020880

08008c98 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008c98:	b480      	push	{r7}
 8008c9a:	b085      	sub	sp, #20
 8008c9c:	af00      	add	r7, sp, #0
 8008c9e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	685b      	ldr	r3, [r3, #4]
 8008ca4:	b2db      	uxtb	r3, r3
 8008ca6:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d04a      	beq.n	8008d44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	2b08      	cmp	r3, #8
 8008cb2:	d847      	bhi.n	8008d44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	4a25      	ldr	r2, [pc, #148]	@ (8008d50 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8008cba:	4293      	cmp	r3, r2
 8008cbc:	d022      	beq.n	8008d04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	4a24      	ldr	r2, [pc, #144]	@ (8008d54 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8008cc4:	4293      	cmp	r3, r2
 8008cc6:	d01d      	beq.n	8008d04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	4a22      	ldr	r2, [pc, #136]	@ (8008d58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8008cce:	4293      	cmp	r3, r2
 8008cd0:	d018      	beq.n	8008d04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	4a21      	ldr	r2, [pc, #132]	@ (8008d5c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8008cd8:	4293      	cmp	r3, r2
 8008cda:	d013      	beq.n	8008d04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	4a1f      	ldr	r2, [pc, #124]	@ (8008d60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8008ce2:	4293      	cmp	r3, r2
 8008ce4:	d00e      	beq.n	8008d04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	4a1e      	ldr	r2, [pc, #120]	@ (8008d64 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8008cec:	4293      	cmp	r3, r2
 8008cee:	d009      	beq.n	8008d04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	4a1c      	ldr	r2, [pc, #112]	@ (8008d68 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8008cf6:	4293      	cmp	r3, r2
 8008cf8:	d004      	beq.n	8008d04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	4a1b      	ldr	r2, [pc, #108]	@ (8008d6c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8008d00:	4293      	cmp	r3, r2
 8008d02:	d101      	bne.n	8008d08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8008d04:	2301      	movs	r3, #1
 8008d06:	e000      	b.n	8008d0a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8008d08:	2300      	movs	r3, #0
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d00a      	beq.n	8008d24 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8008d0e:	68fa      	ldr	r2, [r7, #12]
 8008d10:	4b17      	ldr	r3, [pc, #92]	@ (8008d70 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8008d12:	4413      	add	r3, r2
 8008d14:	009b      	lsls	r3, r3, #2
 8008d16:	461a      	mov	r2, r3
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	4a15      	ldr	r2, [pc, #84]	@ (8008d74 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8008d20:	671a      	str	r2, [r3, #112]	@ 0x70
 8008d22:	e009      	b.n	8008d38 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8008d24:	68fa      	ldr	r2, [r7, #12]
 8008d26:	4b14      	ldr	r3, [pc, #80]	@ (8008d78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8008d28:	4413      	add	r3, r2
 8008d2a:	009b      	lsls	r3, r3, #2
 8008d2c:	461a      	mov	r2, r3
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	4a11      	ldr	r2, [pc, #68]	@ (8008d7c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8008d36:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	3b01      	subs	r3, #1
 8008d3c:	2201      	movs	r2, #1
 8008d3e:	409a      	lsls	r2, r3
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8008d44:	bf00      	nop
 8008d46:	3714      	adds	r7, #20
 8008d48:	46bd      	mov	sp, r7
 8008d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d4e:	4770      	bx	lr
 8008d50:	58025408 	.word	0x58025408
 8008d54:	5802541c 	.word	0x5802541c
 8008d58:	58025430 	.word	0x58025430
 8008d5c:	58025444 	.word	0x58025444
 8008d60:	58025458 	.word	0x58025458
 8008d64:	5802546c 	.word	0x5802546c
 8008d68:	58025480 	.word	0x58025480
 8008d6c:	58025494 	.word	0x58025494
 8008d70:	1600963f 	.word	0x1600963f
 8008d74:	58025940 	.word	0x58025940
 8008d78:	1000823f 	.word	0x1000823f
 8008d7c:	40020940 	.word	0x40020940

08008d80 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8008d80:	b480      	push	{r7}
 8008d82:	b089      	sub	sp, #36	@ 0x24
 8008d84:	af00      	add	r7, sp, #0
 8008d86:	6078      	str	r0, [r7, #4]
 8008d88:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8008d8a:	2300      	movs	r3, #0
 8008d8c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8008d8e:	4b86      	ldr	r3, [pc, #536]	@ (8008fa8 <HAL_GPIO_Init+0x228>)
 8008d90:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008d92:	e18c      	b.n	80090ae <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8008d94:	683b      	ldr	r3, [r7, #0]
 8008d96:	681a      	ldr	r2, [r3, #0]
 8008d98:	2101      	movs	r1, #1
 8008d9a:	69fb      	ldr	r3, [r7, #28]
 8008d9c:	fa01 f303 	lsl.w	r3, r1, r3
 8008da0:	4013      	ands	r3, r2
 8008da2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8008da4:	693b      	ldr	r3, [r7, #16]
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	f000 817e 	beq.w	80090a8 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008dac:	683b      	ldr	r3, [r7, #0]
 8008dae:	685b      	ldr	r3, [r3, #4]
 8008db0:	f003 0303 	and.w	r3, r3, #3
 8008db4:	2b01      	cmp	r3, #1
 8008db6:	d005      	beq.n	8008dc4 <HAL_GPIO_Init+0x44>
 8008db8:	683b      	ldr	r3, [r7, #0]
 8008dba:	685b      	ldr	r3, [r3, #4]
 8008dbc:	f003 0303 	and.w	r3, r3, #3
 8008dc0:	2b02      	cmp	r3, #2
 8008dc2:	d130      	bne.n	8008e26 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	689b      	ldr	r3, [r3, #8]
 8008dc8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8008dca:	69fb      	ldr	r3, [r7, #28]
 8008dcc:	005b      	lsls	r3, r3, #1
 8008dce:	2203      	movs	r2, #3
 8008dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8008dd4:	43db      	mvns	r3, r3
 8008dd6:	69ba      	ldr	r2, [r7, #24]
 8008dd8:	4013      	ands	r3, r2
 8008dda:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008ddc:	683b      	ldr	r3, [r7, #0]
 8008dde:	68da      	ldr	r2, [r3, #12]
 8008de0:	69fb      	ldr	r3, [r7, #28]
 8008de2:	005b      	lsls	r3, r3, #1
 8008de4:	fa02 f303 	lsl.w	r3, r2, r3
 8008de8:	69ba      	ldr	r2, [r7, #24]
 8008dea:	4313      	orrs	r3, r2
 8008dec:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	69ba      	ldr	r2, [r7, #24]
 8008df2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	685b      	ldr	r3, [r3, #4]
 8008df8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008dfa:	2201      	movs	r2, #1
 8008dfc:	69fb      	ldr	r3, [r7, #28]
 8008dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8008e02:	43db      	mvns	r3, r3
 8008e04:	69ba      	ldr	r2, [r7, #24]
 8008e06:	4013      	ands	r3, r2
 8008e08:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008e0a:	683b      	ldr	r3, [r7, #0]
 8008e0c:	685b      	ldr	r3, [r3, #4]
 8008e0e:	091b      	lsrs	r3, r3, #4
 8008e10:	f003 0201 	and.w	r2, r3, #1
 8008e14:	69fb      	ldr	r3, [r7, #28]
 8008e16:	fa02 f303 	lsl.w	r3, r2, r3
 8008e1a:	69ba      	ldr	r2, [r7, #24]
 8008e1c:	4313      	orrs	r3, r2
 8008e1e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	69ba      	ldr	r2, [r7, #24]
 8008e24:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008e26:	683b      	ldr	r3, [r7, #0]
 8008e28:	685b      	ldr	r3, [r3, #4]
 8008e2a:	f003 0303 	and.w	r3, r3, #3
 8008e2e:	2b03      	cmp	r3, #3
 8008e30:	d017      	beq.n	8008e62 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	68db      	ldr	r3, [r3, #12]
 8008e36:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008e38:	69fb      	ldr	r3, [r7, #28]
 8008e3a:	005b      	lsls	r3, r3, #1
 8008e3c:	2203      	movs	r2, #3
 8008e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8008e42:	43db      	mvns	r3, r3
 8008e44:	69ba      	ldr	r2, [r7, #24]
 8008e46:	4013      	ands	r3, r2
 8008e48:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008e4a:	683b      	ldr	r3, [r7, #0]
 8008e4c:	689a      	ldr	r2, [r3, #8]
 8008e4e:	69fb      	ldr	r3, [r7, #28]
 8008e50:	005b      	lsls	r3, r3, #1
 8008e52:	fa02 f303 	lsl.w	r3, r2, r3
 8008e56:	69ba      	ldr	r2, [r7, #24]
 8008e58:	4313      	orrs	r3, r2
 8008e5a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	69ba      	ldr	r2, [r7, #24]
 8008e60:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008e62:	683b      	ldr	r3, [r7, #0]
 8008e64:	685b      	ldr	r3, [r3, #4]
 8008e66:	f003 0303 	and.w	r3, r3, #3
 8008e6a:	2b02      	cmp	r3, #2
 8008e6c:	d123      	bne.n	8008eb6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008e6e:	69fb      	ldr	r3, [r7, #28]
 8008e70:	08da      	lsrs	r2, r3, #3
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	3208      	adds	r2, #8
 8008e76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008e7c:	69fb      	ldr	r3, [r7, #28]
 8008e7e:	f003 0307 	and.w	r3, r3, #7
 8008e82:	009b      	lsls	r3, r3, #2
 8008e84:	220f      	movs	r2, #15
 8008e86:	fa02 f303 	lsl.w	r3, r2, r3
 8008e8a:	43db      	mvns	r3, r3
 8008e8c:	69ba      	ldr	r2, [r7, #24]
 8008e8e:	4013      	ands	r3, r2
 8008e90:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8008e92:	683b      	ldr	r3, [r7, #0]
 8008e94:	691a      	ldr	r2, [r3, #16]
 8008e96:	69fb      	ldr	r3, [r7, #28]
 8008e98:	f003 0307 	and.w	r3, r3, #7
 8008e9c:	009b      	lsls	r3, r3, #2
 8008e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8008ea2:	69ba      	ldr	r2, [r7, #24]
 8008ea4:	4313      	orrs	r3, r2
 8008ea6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008ea8:	69fb      	ldr	r3, [r7, #28]
 8008eaa:	08da      	lsrs	r2, r3, #3
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	3208      	adds	r2, #8
 8008eb0:	69b9      	ldr	r1, [r7, #24]
 8008eb2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008ebc:	69fb      	ldr	r3, [r7, #28]
 8008ebe:	005b      	lsls	r3, r3, #1
 8008ec0:	2203      	movs	r2, #3
 8008ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8008ec6:	43db      	mvns	r3, r3
 8008ec8:	69ba      	ldr	r2, [r7, #24]
 8008eca:	4013      	ands	r3, r2
 8008ecc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008ece:	683b      	ldr	r3, [r7, #0]
 8008ed0:	685b      	ldr	r3, [r3, #4]
 8008ed2:	f003 0203 	and.w	r2, r3, #3
 8008ed6:	69fb      	ldr	r3, [r7, #28]
 8008ed8:	005b      	lsls	r3, r3, #1
 8008eda:	fa02 f303 	lsl.w	r3, r2, r3
 8008ede:	69ba      	ldr	r2, [r7, #24]
 8008ee0:	4313      	orrs	r3, r2
 8008ee2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	69ba      	ldr	r2, [r7, #24]
 8008ee8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8008eea:	683b      	ldr	r3, [r7, #0]
 8008eec:	685b      	ldr	r3, [r3, #4]
 8008eee:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	f000 80d8 	beq.w	80090a8 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008ef8:	4b2c      	ldr	r3, [pc, #176]	@ (8008fac <HAL_GPIO_Init+0x22c>)
 8008efa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008efe:	4a2b      	ldr	r2, [pc, #172]	@ (8008fac <HAL_GPIO_Init+0x22c>)
 8008f00:	f043 0302 	orr.w	r3, r3, #2
 8008f04:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8008f08:	4b28      	ldr	r3, [pc, #160]	@ (8008fac <HAL_GPIO_Init+0x22c>)
 8008f0a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008f0e:	f003 0302 	and.w	r3, r3, #2
 8008f12:	60fb      	str	r3, [r7, #12]
 8008f14:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008f16:	4a26      	ldr	r2, [pc, #152]	@ (8008fb0 <HAL_GPIO_Init+0x230>)
 8008f18:	69fb      	ldr	r3, [r7, #28]
 8008f1a:	089b      	lsrs	r3, r3, #2
 8008f1c:	3302      	adds	r3, #2
 8008f1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008f22:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008f24:	69fb      	ldr	r3, [r7, #28]
 8008f26:	f003 0303 	and.w	r3, r3, #3
 8008f2a:	009b      	lsls	r3, r3, #2
 8008f2c:	220f      	movs	r2, #15
 8008f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8008f32:	43db      	mvns	r3, r3
 8008f34:	69ba      	ldr	r2, [r7, #24]
 8008f36:	4013      	ands	r3, r2
 8008f38:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	4a1d      	ldr	r2, [pc, #116]	@ (8008fb4 <HAL_GPIO_Init+0x234>)
 8008f3e:	4293      	cmp	r3, r2
 8008f40:	d04a      	beq.n	8008fd8 <HAL_GPIO_Init+0x258>
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	4a1c      	ldr	r2, [pc, #112]	@ (8008fb8 <HAL_GPIO_Init+0x238>)
 8008f46:	4293      	cmp	r3, r2
 8008f48:	d02b      	beq.n	8008fa2 <HAL_GPIO_Init+0x222>
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	4a1b      	ldr	r2, [pc, #108]	@ (8008fbc <HAL_GPIO_Init+0x23c>)
 8008f4e:	4293      	cmp	r3, r2
 8008f50:	d025      	beq.n	8008f9e <HAL_GPIO_Init+0x21e>
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	4a1a      	ldr	r2, [pc, #104]	@ (8008fc0 <HAL_GPIO_Init+0x240>)
 8008f56:	4293      	cmp	r3, r2
 8008f58:	d01f      	beq.n	8008f9a <HAL_GPIO_Init+0x21a>
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	4a19      	ldr	r2, [pc, #100]	@ (8008fc4 <HAL_GPIO_Init+0x244>)
 8008f5e:	4293      	cmp	r3, r2
 8008f60:	d019      	beq.n	8008f96 <HAL_GPIO_Init+0x216>
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	4a18      	ldr	r2, [pc, #96]	@ (8008fc8 <HAL_GPIO_Init+0x248>)
 8008f66:	4293      	cmp	r3, r2
 8008f68:	d013      	beq.n	8008f92 <HAL_GPIO_Init+0x212>
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	4a17      	ldr	r2, [pc, #92]	@ (8008fcc <HAL_GPIO_Init+0x24c>)
 8008f6e:	4293      	cmp	r3, r2
 8008f70:	d00d      	beq.n	8008f8e <HAL_GPIO_Init+0x20e>
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	4a16      	ldr	r2, [pc, #88]	@ (8008fd0 <HAL_GPIO_Init+0x250>)
 8008f76:	4293      	cmp	r3, r2
 8008f78:	d007      	beq.n	8008f8a <HAL_GPIO_Init+0x20a>
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	4a15      	ldr	r2, [pc, #84]	@ (8008fd4 <HAL_GPIO_Init+0x254>)
 8008f7e:	4293      	cmp	r3, r2
 8008f80:	d101      	bne.n	8008f86 <HAL_GPIO_Init+0x206>
 8008f82:	2309      	movs	r3, #9
 8008f84:	e029      	b.n	8008fda <HAL_GPIO_Init+0x25a>
 8008f86:	230a      	movs	r3, #10
 8008f88:	e027      	b.n	8008fda <HAL_GPIO_Init+0x25a>
 8008f8a:	2307      	movs	r3, #7
 8008f8c:	e025      	b.n	8008fda <HAL_GPIO_Init+0x25a>
 8008f8e:	2306      	movs	r3, #6
 8008f90:	e023      	b.n	8008fda <HAL_GPIO_Init+0x25a>
 8008f92:	2305      	movs	r3, #5
 8008f94:	e021      	b.n	8008fda <HAL_GPIO_Init+0x25a>
 8008f96:	2304      	movs	r3, #4
 8008f98:	e01f      	b.n	8008fda <HAL_GPIO_Init+0x25a>
 8008f9a:	2303      	movs	r3, #3
 8008f9c:	e01d      	b.n	8008fda <HAL_GPIO_Init+0x25a>
 8008f9e:	2302      	movs	r3, #2
 8008fa0:	e01b      	b.n	8008fda <HAL_GPIO_Init+0x25a>
 8008fa2:	2301      	movs	r3, #1
 8008fa4:	e019      	b.n	8008fda <HAL_GPIO_Init+0x25a>
 8008fa6:	bf00      	nop
 8008fa8:	58000080 	.word	0x58000080
 8008fac:	58024400 	.word	0x58024400
 8008fb0:	58000400 	.word	0x58000400
 8008fb4:	58020000 	.word	0x58020000
 8008fb8:	58020400 	.word	0x58020400
 8008fbc:	58020800 	.word	0x58020800
 8008fc0:	58020c00 	.word	0x58020c00
 8008fc4:	58021000 	.word	0x58021000
 8008fc8:	58021400 	.word	0x58021400
 8008fcc:	58021800 	.word	0x58021800
 8008fd0:	58021c00 	.word	0x58021c00
 8008fd4:	58022400 	.word	0x58022400
 8008fd8:	2300      	movs	r3, #0
 8008fda:	69fa      	ldr	r2, [r7, #28]
 8008fdc:	f002 0203 	and.w	r2, r2, #3
 8008fe0:	0092      	lsls	r2, r2, #2
 8008fe2:	4093      	lsls	r3, r2
 8008fe4:	69ba      	ldr	r2, [r7, #24]
 8008fe6:	4313      	orrs	r3, r2
 8008fe8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008fea:	4938      	ldr	r1, [pc, #224]	@ (80090cc <HAL_GPIO_Init+0x34c>)
 8008fec:	69fb      	ldr	r3, [r7, #28]
 8008fee:	089b      	lsrs	r3, r3, #2
 8008ff0:	3302      	adds	r3, #2
 8008ff2:	69ba      	ldr	r2, [r7, #24]
 8008ff4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008ff8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8009000:	693b      	ldr	r3, [r7, #16]
 8009002:	43db      	mvns	r3, r3
 8009004:	69ba      	ldr	r2, [r7, #24]
 8009006:	4013      	ands	r3, r2
 8009008:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800900a:	683b      	ldr	r3, [r7, #0]
 800900c:	685b      	ldr	r3, [r3, #4]
 800900e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009012:	2b00      	cmp	r3, #0
 8009014:	d003      	beq.n	800901e <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8009016:	69ba      	ldr	r2, [r7, #24]
 8009018:	693b      	ldr	r3, [r7, #16]
 800901a:	4313      	orrs	r3, r2
 800901c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800901e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009022:	69bb      	ldr	r3, [r7, #24]
 8009024:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8009026:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800902a:	685b      	ldr	r3, [r3, #4]
 800902c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800902e:	693b      	ldr	r3, [r7, #16]
 8009030:	43db      	mvns	r3, r3
 8009032:	69ba      	ldr	r2, [r7, #24]
 8009034:	4013      	ands	r3, r2
 8009036:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8009038:	683b      	ldr	r3, [r7, #0]
 800903a:	685b      	ldr	r3, [r3, #4]
 800903c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009040:	2b00      	cmp	r3, #0
 8009042:	d003      	beq.n	800904c <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8009044:	69ba      	ldr	r2, [r7, #24]
 8009046:	693b      	ldr	r3, [r7, #16]
 8009048:	4313      	orrs	r3, r2
 800904a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800904c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009050:	69bb      	ldr	r3, [r7, #24]
 8009052:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8009054:	697b      	ldr	r3, [r7, #20]
 8009056:	685b      	ldr	r3, [r3, #4]
 8009058:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800905a:	693b      	ldr	r3, [r7, #16]
 800905c:	43db      	mvns	r3, r3
 800905e:	69ba      	ldr	r2, [r7, #24]
 8009060:	4013      	ands	r3, r2
 8009062:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8009064:	683b      	ldr	r3, [r7, #0]
 8009066:	685b      	ldr	r3, [r3, #4]
 8009068:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800906c:	2b00      	cmp	r3, #0
 800906e:	d003      	beq.n	8009078 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8009070:	69ba      	ldr	r2, [r7, #24]
 8009072:	693b      	ldr	r3, [r7, #16]
 8009074:	4313      	orrs	r3, r2
 8009076:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8009078:	697b      	ldr	r3, [r7, #20]
 800907a:	69ba      	ldr	r2, [r7, #24]
 800907c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800907e:	697b      	ldr	r3, [r7, #20]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8009084:	693b      	ldr	r3, [r7, #16]
 8009086:	43db      	mvns	r3, r3
 8009088:	69ba      	ldr	r2, [r7, #24]
 800908a:	4013      	ands	r3, r2
 800908c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800908e:	683b      	ldr	r3, [r7, #0]
 8009090:	685b      	ldr	r3, [r3, #4]
 8009092:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009096:	2b00      	cmp	r3, #0
 8009098:	d003      	beq.n	80090a2 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 800909a:	69ba      	ldr	r2, [r7, #24]
 800909c:	693b      	ldr	r3, [r7, #16]
 800909e:	4313      	orrs	r3, r2
 80090a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80090a2:	697b      	ldr	r3, [r7, #20]
 80090a4:	69ba      	ldr	r2, [r7, #24]
 80090a6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80090a8:	69fb      	ldr	r3, [r7, #28]
 80090aa:	3301      	adds	r3, #1
 80090ac:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80090ae:	683b      	ldr	r3, [r7, #0]
 80090b0:	681a      	ldr	r2, [r3, #0]
 80090b2:	69fb      	ldr	r3, [r7, #28]
 80090b4:	fa22 f303 	lsr.w	r3, r2, r3
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	f47f ae6b 	bne.w	8008d94 <HAL_GPIO_Init+0x14>
  }
}
 80090be:	bf00      	nop
 80090c0:	bf00      	nop
 80090c2:	3724      	adds	r7, #36	@ 0x24
 80090c4:	46bd      	mov	sp, r7
 80090c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ca:	4770      	bx	lr
 80090cc:	58000400 	.word	0x58000400

080090d0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80090d0:	b580      	push	{r7, lr}
 80090d2:	b082      	sub	sp, #8
 80090d4:	af00      	add	r7, sp, #0
 80090d6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d101      	bne.n	80090e2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80090de:	2301      	movs	r3, #1
 80090e0:	e08b      	b.n	80091fa <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80090e8:	b2db      	uxtb	r3, r3
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d106      	bne.n	80090fc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	2200      	movs	r2, #0
 80090f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80090f6:	6878      	ldr	r0, [r7, #4]
 80090f8:	f7f7 ff7e 	bl	8000ff8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	2224      	movs	r2, #36	@ 0x24
 8009100:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	681a      	ldr	r2, [r3, #0]
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	f022 0201 	bic.w	r2, r2, #1
 8009112:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	685a      	ldr	r2, [r3, #4]
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8009120:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	689a      	ldr	r2, [r3, #8]
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009130:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	68db      	ldr	r3, [r3, #12]
 8009136:	2b01      	cmp	r3, #1
 8009138:	d107      	bne.n	800914a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	689a      	ldr	r2, [r3, #8]
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009146:	609a      	str	r2, [r3, #8]
 8009148:	e006      	b.n	8009158 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	689a      	ldr	r2, [r3, #8]
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8009156:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	68db      	ldr	r3, [r3, #12]
 800915c:	2b02      	cmp	r3, #2
 800915e:	d108      	bne.n	8009172 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	685a      	ldr	r2, [r3, #4]
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800916e:	605a      	str	r2, [r3, #4]
 8009170:	e007      	b.n	8009182 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	685a      	ldr	r2, [r3, #4]
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009180:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	6859      	ldr	r1, [r3, #4]
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	681a      	ldr	r2, [r3, #0]
 800918c:	4b1d      	ldr	r3, [pc, #116]	@ (8009204 <HAL_I2C_Init+0x134>)
 800918e:	430b      	orrs	r3, r1
 8009190:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	68da      	ldr	r2, [r3, #12]
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80091a0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	691a      	ldr	r2, [r3, #16]
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	695b      	ldr	r3, [r3, #20]
 80091aa:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	699b      	ldr	r3, [r3, #24]
 80091b2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	430a      	orrs	r2, r1
 80091ba:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	69d9      	ldr	r1, [r3, #28]
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	6a1a      	ldr	r2, [r3, #32]
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	430a      	orrs	r2, r1
 80091ca:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	681a      	ldr	r2, [r3, #0]
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	f042 0201 	orr.w	r2, r2, #1
 80091da:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	2200      	movs	r2, #0
 80091e0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	2220      	movs	r2, #32
 80091e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	2200      	movs	r2, #0
 80091ee:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	2200      	movs	r2, #0
 80091f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80091f8:	2300      	movs	r3, #0
}
 80091fa:	4618      	mov	r0, r3
 80091fc:	3708      	adds	r7, #8
 80091fe:	46bd      	mov	sp, r7
 8009200:	bd80      	pop	{r7, pc}
 8009202:	bf00      	nop
 8009204:	02008000 	.word	0x02008000

08009208 <HAL_I2C_Master_Transmit_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                             uint16_t Size)
{
 8009208:	b580      	push	{r7, lr}
 800920a:	b088      	sub	sp, #32
 800920c:	af02      	add	r7, sp, #8
 800920e:	60f8      	str	r0, [r7, #12]
 8009210:	607a      	str	r2, [r7, #4]
 8009212:	461a      	mov	r2, r3
 8009214:	460b      	mov	r3, r1
 8009216:	817b      	strh	r3, [r7, #10]
 8009218:	4613      	mov	r3, r2
 800921a:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009222:	b2db      	uxtb	r3, r3
 8009224:	2b20      	cmp	r3, #32
 8009226:	d17c      	bne.n	8009322 <HAL_I2C_Master_Transmit_IT+0x11a>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	699b      	ldr	r3, [r3, #24]
 800922e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009232:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009236:	d101      	bne.n	800923c <HAL_I2C_Master_Transmit_IT+0x34>
    {
      return HAL_BUSY;
 8009238:	2302      	movs	r3, #2
 800923a:	e073      	b.n	8009324 <HAL_I2C_Master_Transmit_IT+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009242:	2b01      	cmp	r3, #1
 8009244:	d101      	bne.n	800924a <HAL_I2C_Master_Transmit_IT+0x42>
 8009246:	2302      	movs	r3, #2
 8009248:	e06c      	b.n	8009324 <HAL_I2C_Master_Transmit_IT+0x11c>
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	2201      	movs	r2, #1
 800924e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	2221      	movs	r2, #33	@ 0x21
 8009256:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	2210      	movs	r2, #16
 800925e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	2200      	movs	r2, #0
 8009266:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	687a      	ldr	r2, [r7, #4]
 800926c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	893a      	ldrh	r2, [r7, #8]
 8009272:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	4a2d      	ldr	r2, [pc, #180]	@ (800932c <HAL_I2C_Master_Transmit_IT+0x124>)
 8009278:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_IT;
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	4a2c      	ldr	r2, [pc, #176]	@ (8009330 <HAL_I2C_Master_Transmit_IT+0x128>)
 800927e:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009284:	b29b      	uxth	r3, r3
 8009286:	2bff      	cmp	r3, #255	@ 0xff
 8009288:	d906      	bls.n	8009298 <HAL_I2C_Master_Transmit_IT+0x90>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	22ff      	movs	r2, #255	@ 0xff
 800928e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8009290:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009294:	617b      	str	r3, [r7, #20]
 8009296:	e007      	b.n	80092a8 <HAL_I2C_Master_Transmit_IT+0xa0>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800929c:	b29a      	uxth	r2, r3
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80092a2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80092a6:	617b      	str	r3, [r7, #20]
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferSize > 0U)
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d024      	beq.n	80092fa <HAL_I2C_Master_Transmit_IT+0xf2>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092b4:	781a      	ldrb	r2, [r3, #0]
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092c0:	1c5a      	adds	r2, r3, #1
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80092ca:	b29b      	uxth	r3, r3
 80092cc:	3b01      	subs	r3, #1
 80092ce:	b29a      	uxth	r2, r3
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80092d8:	3b01      	subs	r3, #1
 80092da:	b29a      	uxth	r2, r3
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	851a      	strh	r2, [r3, #40]	@ 0x28

      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80092e4:	b2db      	uxtb	r3, r3
 80092e6:	3301      	adds	r3, #1
 80092e8:	b2da      	uxtb	r2, r3
 80092ea:	8979      	ldrh	r1, [r7, #10]
 80092ec:	4b11      	ldr	r3, [pc, #68]	@ (8009334 <HAL_I2C_Master_Transmit_IT+0x12c>)
 80092ee:	9300      	str	r3, [sp, #0]
 80092f0:	697b      	ldr	r3, [r7, #20]
 80092f2:	68f8      	ldr	r0, [r7, #12]
 80092f4:	f001 fcbc 	bl	800ac70 <I2C_TransferConfig>
 80092f8:	e009      	b.n	800930e <HAL_I2C_Master_Transmit_IT+0x106>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80092fe:	b2da      	uxtb	r2, r3
 8009300:	8979      	ldrh	r1, [r7, #10]
 8009302:	4b0c      	ldr	r3, [pc, #48]	@ (8009334 <HAL_I2C_Master_Transmit_IT+0x12c>)
 8009304:	9300      	str	r3, [sp, #0]
 8009306:	697b      	ldr	r3, [r7, #20]
 8009308:	68f8      	ldr	r0, [r7, #12]
 800930a:	f001 fcb1 	bl	800ac70 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	2200      	movs	r2, #0
 8009312:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8009316:	2101      	movs	r1, #1
 8009318:	68f8      	ldr	r0, [r7, #12]
 800931a:	f001 fcdb 	bl	800acd4 <I2C_Enable_IRQ>

    return HAL_OK;
 800931e:	2300      	movs	r3, #0
 8009320:	e000      	b.n	8009324 <HAL_I2C_Master_Transmit_IT+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8009322:	2302      	movs	r3, #2
  }
}
 8009324:	4618      	mov	r0, r3
 8009326:	3718      	adds	r7, #24
 8009328:	46bd      	mov	sp, r7
 800932a:	bd80      	pop	{r7, pc}
 800932c:	ffff0000 	.word	0xffff0000
 8009330:	08009409 	.word	0x08009409
 8009334:	80002000 	.word	0x80002000

08009338 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009338:	b480      	push	{r7}
 800933a:	b083      	sub	sp, #12
 800933c:	af00      	add	r7, sp, #0
 800933e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8009340:	bf00      	nop
 8009342:	370c      	adds	r7, #12
 8009344:	46bd      	mov	sp, r7
 8009346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800934a:	4770      	bx	lr

0800934c <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800934c:	b480      	push	{r7}
 800934e:	b083      	sub	sp, #12
 8009350:	af00      	add	r7, sp, #0
 8009352:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8009354:	bf00      	nop
 8009356:	370c      	adds	r7, #12
 8009358:	46bd      	mov	sp, r7
 800935a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800935e:	4770      	bx	lr

08009360 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009360:	b480      	push	{r7}
 8009362:	b083      	sub	sp, #12
 8009364:	af00      	add	r7, sp, #0
 8009366:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8009368:	bf00      	nop
 800936a:	370c      	adds	r7, #12
 800936c:	46bd      	mov	sp, r7
 800936e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009372:	4770      	bx	lr

08009374 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009374:	b480      	push	{r7}
 8009376:	b083      	sub	sp, #12
 8009378:	af00      	add	r7, sp, #0
 800937a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800937c:	bf00      	nop
 800937e:	370c      	adds	r7, #12
 8009380:	46bd      	mov	sp, r7
 8009382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009386:	4770      	bx	lr

08009388 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8009388:	b480      	push	{r7}
 800938a:	b083      	sub	sp, #12
 800938c:	af00      	add	r7, sp, #0
 800938e:	6078      	str	r0, [r7, #4]
 8009390:	460b      	mov	r3, r1
 8009392:	70fb      	strb	r3, [r7, #3]
 8009394:	4613      	mov	r3, r2
 8009396:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8009398:	bf00      	nop
 800939a:	370c      	adds	r7, #12
 800939c:	46bd      	mov	sp, r7
 800939e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093a2:	4770      	bx	lr

080093a4 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80093a4:	b480      	push	{r7}
 80093a6:	b083      	sub	sp, #12
 80093a8:	af00      	add	r7, sp, #0
 80093aa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80093ac:	bf00      	nop
 80093ae:	370c      	adds	r7, #12
 80093b0:	46bd      	mov	sp, r7
 80093b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093b6:	4770      	bx	lr

080093b8 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80093b8:	b480      	push	{r7}
 80093ba:	b083      	sub	sp, #12
 80093bc:	af00      	add	r7, sp, #0
 80093be:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80093c0:	bf00      	nop
 80093c2:	370c      	adds	r7, #12
 80093c4:	46bd      	mov	sp, r7
 80093c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ca:	4770      	bx	lr

080093cc <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80093cc:	b480      	push	{r7}
 80093ce:	b083      	sub	sp, #12
 80093d0:	af00      	add	r7, sp, #0
 80093d2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80093d4:	bf00      	nop
 80093d6:	370c      	adds	r7, #12
 80093d8:	46bd      	mov	sp, r7
 80093da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093de:	4770      	bx	lr

080093e0 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80093e0:	b480      	push	{r7}
 80093e2:	b083      	sub	sp, #12
 80093e4:	af00      	add	r7, sp, #0
 80093e6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80093e8:	bf00      	nop
 80093ea:	370c      	adds	r7, #12
 80093ec:	46bd      	mov	sp, r7
 80093ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093f2:	4770      	bx	lr

080093f4 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80093f4:	b480      	push	{r7}
 80093f6:	b083      	sub	sp, #12
 80093f8:	af00      	add	r7, sp, #0
 80093fa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80093fc:	bf00      	nop
 80093fe:	370c      	adds	r7, #12
 8009400:	46bd      	mov	sp, r7
 8009402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009406:	4770      	bx	lr

08009408 <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8009408:	b580      	push	{r7, lr}
 800940a:	b088      	sub	sp, #32
 800940c:	af02      	add	r7, sp, #8
 800940e:	60f8      	str	r0, [r7, #12]
 8009410:	60b9      	str	r1, [r7, #8]
 8009412:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 8009414:	68bb      	ldr	r3, [r7, #8]
 8009416:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800941e:	2b01      	cmp	r3, #1
 8009420:	d101      	bne.n	8009426 <I2C_Master_ISR_IT+0x1e>
 8009422:	2302      	movs	r3, #2
 8009424:	e120      	b.n	8009668 <I2C_Master_ISR_IT+0x260>
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	2201      	movs	r2, #1
 800942a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800942e:	697b      	ldr	r3, [r7, #20]
 8009430:	091b      	lsrs	r3, r3, #4
 8009432:	f003 0301 	and.w	r3, r3, #1
 8009436:	2b00      	cmp	r3, #0
 8009438:	d013      	beq.n	8009462 <I2C_Master_ISR_IT+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	091b      	lsrs	r3, r3, #4
 800943e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8009442:	2b00      	cmp	r3, #0
 8009444:	d00d      	beq.n	8009462 <I2C_Master_ISR_IT+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	2210      	movs	r2, #16
 800944c:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009452:	f043 0204 	orr.w	r2, r3, #4
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800945a:	68f8      	ldr	r0, [r7, #12]
 800945c:	f001 fbc5 	bl	800abea <I2C_Flush_TXDR>
 8009460:	e0ed      	b.n	800963e <I2C_Master_ISR_IT+0x236>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8009462:	697b      	ldr	r3, [r7, #20]
 8009464:	089b      	lsrs	r3, r3, #2
 8009466:	f003 0301 	and.w	r3, r3, #1
 800946a:	2b00      	cmp	r3, #0
 800946c:	d023      	beq.n	80094b6 <I2C_Master_ISR_IT+0xae>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	089b      	lsrs	r3, r3, #2
 8009472:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8009476:	2b00      	cmp	r3, #0
 8009478:	d01d      	beq.n	80094b6 <I2C_Master_ISR_IT+0xae>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800947a:	697b      	ldr	r3, [r7, #20]
 800947c:	f023 0304 	bic.w	r3, r3, #4
 8009480:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800948c:	b2d2      	uxtb	r2, r2
 800948e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009494:	1c5a      	adds	r2, r3, #1
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800949e:	3b01      	subs	r3, #1
 80094a0:	b29a      	uxth	r2, r3
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80094aa:	b29b      	uxth	r3, r3
 80094ac:	3b01      	subs	r3, #1
 80094ae:	b29a      	uxth	r2, r3
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80094b4:	e0c3      	b.n	800963e <I2C_Master_ISR_IT+0x236>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 80094b6:	697b      	ldr	r3, [r7, #20]
 80094b8:	099b      	lsrs	r3, r3, #6
 80094ba:	f003 0301 	and.w	r3, r3, #1
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d12a      	bne.n	8009518 <I2C_Master_ISR_IT+0x110>
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80094c2:	697b      	ldr	r3, [r7, #20]
 80094c4:	085b      	lsrs	r3, r3, #1
 80094c6:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d024      	beq.n	8009518 <I2C_Master_ISR_IT+0x110>
            (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET)))
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	085b      	lsrs	r3, r3, #1
 80094d2:	f003 0301 	and.w	r3, r3, #1
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d01e      	beq.n	8009518 <I2C_Master_ISR_IT+0x110>
  {
    /* Write data to TXDR */
    if (hi2c->XferCount != 0U)
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80094de:	b29b      	uxth	r3, r3
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	f000 80ac 	beq.w	800963e <I2C_Master_ISR_IT+0x236>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094ea:	781a      	ldrb	r2, [r3, #0]
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094f6:	1c5a      	adds	r2, r3, #1
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009500:	3b01      	subs	r3, #1
 8009502:	b29a      	uxth	r2, r3
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800950c:	b29b      	uxth	r3, r3
 800950e:	3b01      	subs	r3, #1
 8009510:	b29a      	uxth	r2, r3
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->XferCount != 0U)
 8009516:	e092      	b.n	800963e <I2C_Master_ISR_IT+0x236>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8009518:	697b      	ldr	r3, [r7, #20]
 800951a:	09db      	lsrs	r3, r3, #7
 800951c:	f003 0301 	and.w	r3, r3, #1
 8009520:	2b00      	cmp	r3, #0
 8009522:	d05d      	beq.n	80095e0 <I2C_Master_ISR_IT+0x1d8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	099b      	lsrs	r3, r3, #6
 8009528:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 800952c:	2b00      	cmp	r3, #0
 800952e:	d057      	beq.n	80095e0 <I2C_Master_ISR_IT+0x1d8>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009534:	b29b      	uxth	r3, r3
 8009536:	2b00      	cmp	r3, #0
 8009538:	d040      	beq.n	80095bc <I2C_Master_ISR_IT+0x1b4>
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800953e:	2b00      	cmp	r3, #0
 8009540:	d13c      	bne.n	80095bc <I2C_Master_ISR_IT+0x1b4>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	685b      	ldr	r3, [r3, #4]
 8009548:	b29b      	uxth	r3, r3
 800954a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800954e:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009554:	b29b      	uxth	r3, r3
 8009556:	2bff      	cmp	r3, #255	@ 0xff
 8009558:	d90e      	bls.n	8009578 <I2C_Master_ISR_IT+0x170>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	22ff      	movs	r2, #255	@ 0xff
 800955e:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009564:	b2da      	uxtb	r2, r3
 8009566:	8a79      	ldrh	r1, [r7, #18]
 8009568:	2300      	movs	r3, #0
 800956a:	9300      	str	r3, [sp, #0]
 800956c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009570:	68f8      	ldr	r0, [r7, #12]
 8009572:	f001 fb7d 	bl	800ac70 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009576:	e032      	b.n	80095de <I2C_Master_ISR_IT+0x1d6>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800957c:	b29a      	uxth	r2, r3
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009586:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800958a:	d00b      	beq.n	80095a4 <I2C_Master_ISR_IT+0x19c>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009590:	b2da      	uxtb	r2, r3
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8009596:	8a79      	ldrh	r1, [r7, #18]
 8009598:	2000      	movs	r0, #0
 800959a:	9000      	str	r0, [sp, #0]
 800959c:	68f8      	ldr	r0, [r7, #12]
 800959e:	f001 fb67 	bl	800ac70 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80095a2:	e01c      	b.n	80095de <I2C_Master_ISR_IT+0x1d6>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80095a8:	b2da      	uxtb	r2, r3
 80095aa:	8a79      	ldrh	r1, [r7, #18]
 80095ac:	2300      	movs	r3, #0
 80095ae:	9300      	str	r3, [sp, #0]
 80095b0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80095b4:	68f8      	ldr	r0, [r7, #12]
 80095b6:	f001 fb5b 	bl	800ac70 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80095ba:	e010      	b.n	80095de <I2C_Master_ISR_IT+0x1d6>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	685b      	ldr	r3, [r3, #4]
 80095c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80095c6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80095ca:	d003      	beq.n	80095d4 <I2C_Master_ISR_IT+0x1cc>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 80095cc:	68f8      	ldr	r0, [r7, #12]
 80095ce:	f000 fddf 	bl	800a190 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80095d2:	e034      	b.n	800963e <I2C_Master_ISR_IT+0x236>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80095d4:	2140      	movs	r1, #64	@ 0x40
 80095d6:	68f8      	ldr	r0, [r7, #12]
 80095d8:	f001 f9f0 	bl	800a9bc <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80095dc:	e02f      	b.n	800963e <I2C_Master_ISR_IT+0x236>
 80095de:	e02e      	b.n	800963e <I2C_Master_ISR_IT+0x236>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 80095e0:	697b      	ldr	r3, [r7, #20]
 80095e2:	099b      	lsrs	r3, r3, #6
 80095e4:	f003 0301 	and.w	r3, r3, #1
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d028      	beq.n	800963e <I2C_Master_ISR_IT+0x236>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	099b      	lsrs	r3, r3, #6
 80095f0:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d022      	beq.n	800963e <I2C_Master_ISR_IT+0x236>
  {
    if (hi2c->XferCount == 0U)
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80095fc:	b29b      	uxth	r3, r3
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d119      	bne.n	8009636 <I2C_Master_ISR_IT+0x22e>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	685b      	ldr	r3, [r3, #4]
 8009608:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800960c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009610:	d015      	beq.n	800963e <I2C_Master_ISR_IT+0x236>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009616:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800961a:	d108      	bne.n	800962e <I2C_Master_ISR_IT+0x226>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	685a      	ldr	r2, [r3, #4]
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800962a:	605a      	str	r2, [r3, #4]
 800962c:	e007      	b.n	800963e <I2C_Master_ISR_IT+0x236>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 800962e:	68f8      	ldr	r0, [r7, #12]
 8009630:	f000 fdae 	bl	800a190 <I2C_ITMasterSeqCplt>
 8009634:	e003      	b.n	800963e <I2C_Master_ISR_IT+0x236>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8009636:	2140      	movs	r1, #64	@ 0x40
 8009638:	68f8      	ldr	r0, [r7, #12]
 800963a:	f001 f9bf 	bl	800a9bc <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800963e:	697b      	ldr	r3, [r7, #20]
 8009640:	095b      	lsrs	r3, r3, #5
 8009642:	f003 0301 	and.w	r3, r3, #1
 8009646:	2b00      	cmp	r3, #0
 8009648:	d009      	beq.n	800965e <I2C_Master_ISR_IT+0x256>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	095b      	lsrs	r3, r3, #5
 800964e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8009652:	2b00      	cmp	r3, #0
 8009654:	d003      	beq.n	800965e <I2C_Master_ISR_IT+0x256>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8009656:	6979      	ldr	r1, [r7, #20]
 8009658:	68f8      	ldr	r0, [r7, #12]
 800965a:	f000 fe35 	bl	800a2c8 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	2200      	movs	r2, #0
 8009662:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8009666:	2300      	movs	r3, #0
}
 8009668:	4618      	mov	r0, r3
 800966a:	3718      	adds	r7, #24
 800966c:	46bd      	mov	sp, r7
 800966e:	bd80      	pop	{r7, pc}

08009670 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8009670:	b580      	push	{r7, lr}
 8009672:	b086      	sub	sp, #24
 8009674:	af00      	add	r7, sp, #0
 8009676:	60f8      	str	r0, [r7, #12]
 8009678:	60b9      	str	r1, [r7, #8]
 800967a:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009680:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8009682:	68bb      	ldr	r3, [r7, #8]
 8009684:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800968c:	2b01      	cmp	r3, #1
 800968e:	d101      	bne.n	8009694 <I2C_Slave_ISR_IT+0x24>
 8009690:	2302      	movs	r3, #2
 8009692:	e0ed      	b.n	8009870 <I2C_Slave_ISR_IT+0x200>
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	2201      	movs	r2, #1
 8009698:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800969c:	693b      	ldr	r3, [r7, #16]
 800969e:	095b      	lsrs	r3, r3, #5
 80096a0:	f003 0301 	and.w	r3, r3, #1
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d00a      	beq.n	80096be <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	095b      	lsrs	r3, r3, #5
 80096ac:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d004      	beq.n	80096be <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 80096b4:	6939      	ldr	r1, [r7, #16]
 80096b6:	68f8      	ldr	r0, [r7, #12]
 80096b8:	f000 fed0 	bl	800a45c <I2C_ITSlaveCplt>
 80096bc:	e0d3      	b.n	8009866 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80096be:	693b      	ldr	r3, [r7, #16]
 80096c0:	091b      	lsrs	r3, r3, #4
 80096c2:	f003 0301 	and.w	r3, r3, #1
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d04d      	beq.n	8009766 <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	091b      	lsrs	r3, r3, #4
 80096ce:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d047      	beq.n	8009766 <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80096da:	b29b      	uxth	r3, r3
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d128      	bne.n	8009732 <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80096e6:	b2db      	uxtb	r3, r3
 80096e8:	2b28      	cmp	r3, #40	@ 0x28
 80096ea:	d108      	bne.n	80096fe <I2C_Slave_ISR_IT+0x8e>
 80096ec:	697b      	ldr	r3, [r7, #20]
 80096ee:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80096f2:	d104      	bne.n	80096fe <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80096f4:	6939      	ldr	r1, [r7, #16]
 80096f6:	68f8      	ldr	r0, [r7, #12]
 80096f8:	f001 f90a 	bl	800a910 <I2C_ITListenCplt>
 80096fc:	e032      	b.n	8009764 <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009704:	b2db      	uxtb	r3, r3
 8009706:	2b29      	cmp	r3, #41	@ 0x29
 8009708:	d10e      	bne.n	8009728 <I2C_Slave_ISR_IT+0xb8>
 800970a:	697b      	ldr	r3, [r7, #20]
 800970c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009710:	d00a      	beq.n	8009728 <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	2210      	movs	r2, #16
 8009718:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800971a:	68f8      	ldr	r0, [r7, #12]
 800971c:	f001 fa65 	bl	800abea <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8009720:	68f8      	ldr	r0, [r7, #12]
 8009722:	f000 fd72 	bl	800a20a <I2C_ITSlaveSeqCplt>
 8009726:	e01d      	b.n	8009764 <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	2210      	movs	r2, #16
 800972e:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8009730:	e096      	b.n	8009860 <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	2210      	movs	r2, #16
 8009738:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800973e:	f043 0204 	orr.w	r2, r3, #4
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8009746:	697b      	ldr	r3, [r7, #20]
 8009748:	2b00      	cmp	r3, #0
 800974a:	d004      	beq.n	8009756 <I2C_Slave_ISR_IT+0xe6>
 800974c:	697b      	ldr	r3, [r7, #20]
 800974e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009752:	f040 8085 	bne.w	8009860 <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800975a:	4619      	mov	r1, r3
 800975c:	68f8      	ldr	r0, [r7, #12]
 800975e:	f001 f92d 	bl	800a9bc <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8009762:	e07d      	b.n	8009860 <I2C_Slave_ISR_IT+0x1f0>
 8009764:	e07c      	b.n	8009860 <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8009766:	693b      	ldr	r3, [r7, #16]
 8009768:	089b      	lsrs	r3, r3, #2
 800976a:	f003 0301 	and.w	r3, r3, #1
 800976e:	2b00      	cmp	r3, #0
 8009770:	d030      	beq.n	80097d4 <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	089b      	lsrs	r3, r3, #2
 8009776:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800977a:	2b00      	cmp	r3, #0
 800977c:	d02a      	beq.n	80097d4 <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009782:	b29b      	uxth	r3, r3
 8009784:	2b00      	cmp	r3, #0
 8009786:	d018      	beq.n	80097ba <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009792:	b2d2      	uxtb	r2, r2
 8009794:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800979a:	1c5a      	adds	r2, r3, #1
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80097a4:	3b01      	subs	r3, #1
 80097a6:	b29a      	uxth	r2, r3
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80097b0:	b29b      	uxth	r3, r3
 80097b2:	3b01      	subs	r3, #1
 80097b4:	b29a      	uxth	r2, r3
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80097be:	b29b      	uxth	r3, r3
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d14f      	bne.n	8009864 <I2C_Slave_ISR_IT+0x1f4>
 80097c4:	697b      	ldr	r3, [r7, #20]
 80097c6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80097ca:	d04b      	beq.n	8009864 <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80097cc:	68f8      	ldr	r0, [r7, #12]
 80097ce:	f000 fd1c 	bl	800a20a <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80097d2:	e047      	b.n	8009864 <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80097d4:	693b      	ldr	r3, [r7, #16]
 80097d6:	08db      	lsrs	r3, r3, #3
 80097d8:	f003 0301 	and.w	r3, r3, #1
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d00a      	beq.n	80097f6 <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	08db      	lsrs	r3, r3, #3
 80097e4:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	d004      	beq.n	80097f6 <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80097ec:	6939      	ldr	r1, [r7, #16]
 80097ee:	68f8      	ldr	r0, [r7, #12]
 80097f0:	f000 fc4a 	bl	800a088 <I2C_ITAddrCplt>
 80097f4:	e037      	b.n	8009866 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80097f6:	693b      	ldr	r3, [r7, #16]
 80097f8:	085b      	lsrs	r3, r3, #1
 80097fa:	f003 0301 	and.w	r3, r3, #1
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d031      	beq.n	8009866 <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	085b      	lsrs	r3, r3, #1
 8009806:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800980a:	2b00      	cmp	r3, #0
 800980c:	d02b      	beq.n	8009866 <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009812:	b29b      	uxth	r3, r3
 8009814:	2b00      	cmp	r3, #0
 8009816:	d018      	beq.n	800984a <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800981c:	781a      	ldrb	r2, [r3, #0]
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009828:	1c5a      	adds	r2, r3, #1
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009832:	b29b      	uxth	r3, r3
 8009834:	3b01      	subs	r3, #1
 8009836:	b29a      	uxth	r2, r3
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009840:	3b01      	subs	r3, #1
 8009842:	b29a      	uxth	r2, r3
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	851a      	strh	r2, [r3, #40]	@ 0x28
 8009848:	e00d      	b.n	8009866 <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 800984a:	697b      	ldr	r3, [r7, #20]
 800984c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009850:	d002      	beq.n	8009858 <I2C_Slave_ISR_IT+0x1e8>
 8009852:	697b      	ldr	r3, [r7, #20]
 8009854:	2b00      	cmp	r3, #0
 8009856:	d106      	bne.n	8009866 <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8009858:	68f8      	ldr	r0, [r7, #12]
 800985a:	f000 fcd6 	bl	800a20a <I2C_ITSlaveSeqCplt>
 800985e:	e002      	b.n	8009866 <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 8009860:	bf00      	nop
 8009862:	e000      	b.n	8009866 <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 8009864:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	2200      	movs	r2, #0
 800986a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800986e:	2300      	movs	r3, #0
}
 8009870:	4618      	mov	r0, r3
 8009872:	3718      	adds	r7, #24
 8009874:	46bd      	mov	sp, r7
 8009876:	bd80      	pop	{r7, pc}

08009878 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8009878:	b580      	push	{r7, lr}
 800987a:	b088      	sub	sp, #32
 800987c:	af02      	add	r7, sp, #8
 800987e:	60f8      	str	r0, [r7, #12]
 8009880:	60b9      	str	r1, [r7, #8]
 8009882:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800988a:	2b01      	cmp	r3, #1
 800988c:	d101      	bne.n	8009892 <I2C_Master_ISR_DMA+0x1a>
 800988e:	2302      	movs	r3, #2
 8009890:	e0e1      	b.n	8009a56 <I2C_Master_ISR_DMA+0x1de>
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	2201      	movs	r2, #1
 8009896:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800989a:	68bb      	ldr	r3, [r7, #8]
 800989c:	091b      	lsrs	r3, r3, #4
 800989e:	f003 0301 	and.w	r3, r3, #1
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d017      	beq.n	80098d6 <I2C_Master_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	091b      	lsrs	r3, r3, #4
 80098aa:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d011      	beq.n	80098d6 <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	2210      	movs	r2, #16
 80098b8:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80098be:	f043 0204 	orr.w	r2, r3, #4
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80098c6:	2120      	movs	r1, #32
 80098c8:	68f8      	ldr	r0, [r7, #12]
 80098ca:	f001 fa03 	bl	800acd4 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80098ce:	68f8      	ldr	r0, [r7, #12]
 80098d0:	f001 f98b 	bl	800abea <I2C_Flush_TXDR>
 80098d4:	e0ba      	b.n	8009a4c <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80098d6:	68bb      	ldr	r3, [r7, #8]
 80098d8:	09db      	lsrs	r3, r3, #7
 80098da:	f003 0301 	and.w	r3, r3, #1
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d072      	beq.n	80099c8 <I2C_Master_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	099b      	lsrs	r3, r3, #6
 80098e6:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d06c      	beq.n	80099c8 <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	681a      	ldr	r2, [r3, #0]
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80098fc:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009902:	b29b      	uxth	r3, r3
 8009904:	2b00      	cmp	r3, #0
 8009906:	d04e      	beq.n	80099a6 <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	685b      	ldr	r3, [r3, #4]
 800990e:	b29b      	uxth	r3, r3
 8009910:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009914:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800991a:	b29b      	uxth	r3, r3
 800991c:	2bff      	cmp	r3, #255	@ 0xff
 800991e:	d906      	bls.n	800992e <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	22ff      	movs	r2, #255	@ 0xff
 8009924:	851a      	strh	r2, [r3, #40]	@ 0x28
        xfermode = I2C_RELOAD_MODE;
 8009926:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800992a:	617b      	str	r3, [r7, #20]
 800992c:	e010      	b.n	8009950 <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009932:	b29a      	uxth	r2, r3
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800993c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009940:	d003      	beq.n	800994a <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009946:	617b      	str	r3, [r7, #20]
 8009948:	e002      	b.n	8009950 <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 800994a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800994e:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009954:	b2da      	uxtb	r2, r3
 8009956:	8a79      	ldrh	r1, [r7, #18]
 8009958:	2300      	movs	r3, #0
 800995a:	9300      	str	r3, [sp, #0]
 800995c:	697b      	ldr	r3, [r7, #20]
 800995e:	68f8      	ldr	r0, [r7, #12]
 8009960:	f001 f986 	bl	800ac70 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009968:	b29a      	uxth	r2, r3
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800996e:	1ad3      	subs	r3, r2, r3
 8009970:	b29a      	uxth	r2, r3
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800997c:	b2db      	uxtb	r3, r3
 800997e:	2b22      	cmp	r3, #34	@ 0x22
 8009980:	d108      	bne.n	8009994 <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	681a      	ldr	r2, [r3, #0]
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009990:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8009992:	e05b      	b.n	8009a4c <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	681a      	ldr	r2, [r3, #0]
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80099a2:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80099a4:	e052      	b.n	8009a4c <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	685b      	ldr	r3, [r3, #4]
 80099ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80099b0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80099b4:	d003      	beq.n	80099be <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 80099b6:	68f8      	ldr	r0, [r7, #12]
 80099b8:	f000 fbea 	bl	800a190 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 80099bc:	e046      	b.n	8009a4c <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80099be:	2140      	movs	r1, #64	@ 0x40
 80099c0:	68f8      	ldr	r0, [r7, #12]
 80099c2:	f000 fffb 	bl	800a9bc <I2C_ITError>
    if (hi2c->XferCount != 0U)
 80099c6:	e041      	b.n	8009a4c <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80099c8:	68bb      	ldr	r3, [r7, #8]
 80099ca:	099b      	lsrs	r3, r3, #6
 80099cc:	f003 0301 	and.w	r3, r3, #1
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d029      	beq.n	8009a28 <I2C_Master_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	099b      	lsrs	r3, r3, #6
 80099d8:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d023      	beq.n	8009a28 <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 80099e0:	68fb      	ldr	r3, [r7, #12]
 80099e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80099e4:	b29b      	uxth	r3, r3
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d119      	bne.n	8009a1e <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	685b      	ldr	r3, [r3, #4]
 80099f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80099f4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80099f8:	d027      	beq.n	8009a4a <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099fe:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009a02:	d108      	bne.n	8009a16 <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	685a      	ldr	r2, [r3, #4]
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009a12:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8009a14:	e019      	b.n	8009a4a <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8009a16:	68f8      	ldr	r0, [r7, #12]
 8009a18:	f000 fbba 	bl	800a190 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8009a1c:	e015      	b.n	8009a4a <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8009a1e:	2140      	movs	r1, #64	@ 0x40
 8009a20:	68f8      	ldr	r0, [r7, #12]
 8009a22:	f000 ffcb 	bl	800a9bc <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8009a26:	e010      	b.n	8009a4a <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8009a28:	68bb      	ldr	r3, [r7, #8]
 8009a2a:	095b      	lsrs	r3, r3, #5
 8009a2c:	f003 0301 	and.w	r3, r3, #1
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d00b      	beq.n	8009a4c <I2C_Master_ISR_DMA+0x1d4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	095b      	lsrs	r3, r3, #5
 8009a38:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d005      	beq.n	8009a4c <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8009a40:	68b9      	ldr	r1, [r7, #8]
 8009a42:	68f8      	ldr	r0, [r7, #12]
 8009a44:	f000 fc40 	bl	800a2c8 <I2C_ITMasterCplt>
 8009a48:	e000      	b.n	8009a4c <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 8009a4a:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	2200      	movs	r2, #0
 8009a50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8009a54:	2300      	movs	r3, #0
}
 8009a56:	4618      	mov	r0, r3
 8009a58:	3718      	adds	r7, #24
 8009a5a:	46bd      	mov	sp, r7
 8009a5c:	bd80      	pop	{r7, pc}
	...

08009a60 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 8009a60:	b580      	push	{r7, lr}
 8009a62:	b088      	sub	sp, #32
 8009a64:	af02      	add	r7, sp, #8
 8009a66:	60f8      	str	r0, [r7, #12]
 8009a68:	60b9      	str	r1, [r7, #8]
 8009a6a:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8009a6c:	4b92      	ldr	r3, [pc, #584]	@ (8009cb8 <I2C_Mem_ISR_DMA+0x258>)
 8009a6e:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009a76:	2b01      	cmp	r3, #1
 8009a78:	d101      	bne.n	8009a7e <I2C_Mem_ISR_DMA+0x1e>
 8009a7a:	2302      	movs	r3, #2
 8009a7c:	e118      	b.n	8009cb0 <I2C_Mem_ISR_DMA+0x250>
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	2201      	movs	r2, #1
 8009a82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8009a86:	68bb      	ldr	r3, [r7, #8]
 8009a88:	091b      	lsrs	r3, r3, #4
 8009a8a:	f003 0301 	and.w	r3, r3, #1
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d017      	beq.n	8009ac2 <I2C_Mem_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	091b      	lsrs	r3, r3, #4
 8009a96:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d011      	beq.n	8009ac2 <I2C_Mem_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	2210      	movs	r2, #16
 8009aa4:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009aaa:	f043 0204 	orr.w	r2, r3, #4
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8009ab2:	2120      	movs	r1, #32
 8009ab4:	68f8      	ldr	r0, [r7, #12]
 8009ab6:	f001 f90d 	bl	800acd4 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009aba:	68f8      	ldr	r0, [r7, #12]
 8009abc:	f001 f895 	bl	800abea <I2C_Flush_TXDR>
 8009ac0:	e0f1      	b.n	8009ca6 <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8009ac2:	68bb      	ldr	r3, [r7, #8]
 8009ac4:	085b      	lsrs	r3, r3, #1
 8009ac6:	f003 0301 	and.w	r3, r3, #1
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d00f      	beq.n	8009aee <I2C_Mem_ISR_DMA+0x8e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	085b      	lsrs	r3, r3, #1
 8009ad2:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d009      	beq.n	8009aee <I2C_Mem_ISR_DMA+0x8e>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	68fa      	ldr	r2, [r7, #12]
 8009ae0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8009ae2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	f04f 32ff 	mov.w	r2, #4294967295
 8009aea:	651a      	str	r2, [r3, #80]	@ 0x50
 8009aec:	e0db      	b.n	8009ca6 <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8009aee:	68bb      	ldr	r3, [r7, #8]
 8009af0:	09db      	lsrs	r3, r3, #7
 8009af2:	f003 0301 	and.w	r3, r3, #1
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d060      	beq.n	8009bbc <I2C_Mem_ISR_DMA+0x15c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	099b      	lsrs	r3, r3, #6
 8009afe:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d05a      	beq.n	8009bbc <I2C_Mem_ISR_DMA+0x15c>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8009b06:	2101      	movs	r1, #1
 8009b08:	68f8      	ldr	r0, [r7, #12]
 8009b0a:	f001 f967 	bl	800addc <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8009b0e:	2110      	movs	r1, #16
 8009b10:	68f8      	ldr	r0, [r7, #12]
 8009b12:	f001 f8df 	bl	800acd4 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009b1a:	b29b      	uxth	r3, r3
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d048      	beq.n	8009bb2 <I2C_Mem_ISR_DMA+0x152>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009b24:	b29b      	uxth	r3, r3
 8009b26:	2bff      	cmp	r3, #255	@ 0xff
 8009b28:	d910      	bls.n	8009b4c <I2C_Mem_ISR_DMA+0xec>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	22ff      	movs	r2, #255	@ 0xff
 8009b2e:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009b34:	b299      	uxth	r1, r3
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009b3a:	b2da      	uxtb	r2, r3
 8009b3c:	2300      	movs	r3, #0
 8009b3e:	9300      	str	r3, [sp, #0]
 8009b40:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009b44:	68f8      	ldr	r0, [r7, #12]
 8009b46:	f001 f893 	bl	800ac70 <I2C_TransferConfig>
 8009b4a:	e011      	b.n	8009b70 <I2C_Mem_ISR_DMA+0x110>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009b50:	b29a      	uxth	r2, r3
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009b5a:	b299      	uxth	r1, r3
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009b60:	b2da      	uxtb	r2, r3
 8009b62:	2300      	movs	r3, #0
 8009b64:	9300      	str	r3, [sp, #0]
 8009b66:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009b6a:	68f8      	ldr	r0, [r7, #12]
 8009b6c:	f001 f880 	bl	800ac70 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009b74:	b29a      	uxth	r2, r3
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009b7a:	1ad3      	subs	r3, r2, r3
 8009b7c:	b29a      	uxth	r2, r3
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009b88:	b2db      	uxtb	r3, r3
 8009b8a:	2b22      	cmp	r3, #34	@ 0x22
 8009b8c:	d108      	bne.n	8009ba0 <I2C_Mem_ISR_DMA+0x140>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	681a      	ldr	r2, [r3, #0]
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009b9c:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8009b9e:	e082      	b.n	8009ca6 <I2C_Mem_ISR_DMA+0x246>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	681a      	ldr	r2, [r3, #0]
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009bae:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8009bb0:	e079      	b.n	8009ca6 <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8009bb2:	2140      	movs	r1, #64	@ 0x40
 8009bb4:	68f8      	ldr	r0, [r7, #12]
 8009bb6:	f000 ff01 	bl	800a9bc <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8009bba:	e074      	b.n	8009ca6 <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8009bbc:	68bb      	ldr	r3, [r7, #8]
 8009bbe:	099b      	lsrs	r3, r3, #6
 8009bc0:	f003 0301 	and.w	r3, r3, #1
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d05e      	beq.n	8009c86 <I2C_Mem_ISR_DMA+0x226>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	099b      	lsrs	r3, r3, #6
 8009bcc:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d058      	beq.n	8009c86 <I2C_Mem_ISR_DMA+0x226>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8009bd4:	2101      	movs	r1, #1
 8009bd6:	68f8      	ldr	r0, [r7, #12]
 8009bd8:	f001 f900 	bl	800addc <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8009bdc:	2110      	movs	r1, #16
 8009bde:	68f8      	ldr	r0, [r7, #12]
 8009be0:	f001 f878 	bl	800acd4 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009bea:	b2db      	uxtb	r3, r3
 8009bec:	2b22      	cmp	r3, #34	@ 0x22
 8009bee:	d101      	bne.n	8009bf4 <I2C_Mem_ISR_DMA+0x194>
    {
      direction = I2C_GENERATE_START_READ;
 8009bf0:	4b32      	ldr	r3, [pc, #200]	@ (8009cbc <I2C_Mem_ISR_DMA+0x25c>)
 8009bf2:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009bf8:	b29b      	uxth	r3, r3
 8009bfa:	2bff      	cmp	r3, #255	@ 0xff
 8009bfc:	d910      	bls.n	8009c20 <I2C_Mem_ISR_DMA+0x1c0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	22ff      	movs	r2, #255	@ 0xff
 8009c02:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009c08:	b299      	uxth	r1, r3
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009c0e:	b2da      	uxtb	r2, r3
 8009c10:	697b      	ldr	r3, [r7, #20]
 8009c12:	9300      	str	r3, [sp, #0]
 8009c14:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009c18:	68f8      	ldr	r0, [r7, #12]
 8009c1a:	f001 f829 	bl	800ac70 <I2C_TransferConfig>
 8009c1e:	e011      	b.n	8009c44 <I2C_Mem_ISR_DMA+0x1e4>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009c24:	b29a      	uxth	r2, r3
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009c2e:	b299      	uxth	r1, r3
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009c34:	b2da      	uxtb	r2, r3
 8009c36:	697b      	ldr	r3, [r7, #20]
 8009c38:	9300      	str	r3, [sp, #0]
 8009c3a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009c3e:	68f8      	ldr	r0, [r7, #12]
 8009c40:	f001 f816 	bl	800ac70 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009c48:	b29a      	uxth	r2, r3
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009c4e:	1ad3      	subs	r3, r2, r3
 8009c50:	b29a      	uxth	r2, r3
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009c5c:	b2db      	uxtb	r3, r3
 8009c5e:	2b22      	cmp	r3, #34	@ 0x22
 8009c60:	d108      	bne.n	8009c74 <I2C_Mem_ISR_DMA+0x214>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	681a      	ldr	r2, [r3, #0]
 8009c68:	68fb      	ldr	r3, [r7, #12]
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009c70:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009c72:	e018      	b.n	8009ca6 <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	681a      	ldr	r2, [r3, #0]
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009c82:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009c84:	e00f      	b.n	8009ca6 <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8009c86:	68bb      	ldr	r3, [r7, #8]
 8009c88:	095b      	lsrs	r3, r3, #5
 8009c8a:	f003 0301 	and.w	r3, r3, #1
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d009      	beq.n	8009ca6 <I2C_Mem_ISR_DMA+0x246>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	095b      	lsrs	r3, r3, #5
 8009c96:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d003      	beq.n	8009ca6 <I2C_Mem_ISR_DMA+0x246>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8009c9e:	68b9      	ldr	r1, [r7, #8]
 8009ca0:	68f8      	ldr	r0, [r7, #12]
 8009ca2:	f000 fb11 	bl	800a2c8 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	2200      	movs	r2, #0
 8009caa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8009cae:	2300      	movs	r3, #0
}
 8009cb0:	4618      	mov	r0, r3
 8009cb2:	3718      	adds	r7, #24
 8009cb4:	46bd      	mov	sp, r7
 8009cb6:	bd80      	pop	{r7, pc}
 8009cb8:	80002000 	.word	0x80002000
 8009cbc:	80002400 	.word	0x80002400

08009cc0 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8009cc0:	b580      	push	{r7, lr}
 8009cc2:	b088      	sub	sp, #32
 8009cc4:	af00      	add	r7, sp, #0
 8009cc6:	60f8      	str	r0, [r7, #12]
 8009cc8:	60b9      	str	r1, [r7, #8]
 8009cca:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009cd0:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8009cd2:	2300      	movs	r3, #0
 8009cd4:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009cdc:	2b01      	cmp	r3, #1
 8009cde:	d101      	bne.n	8009ce4 <I2C_Slave_ISR_DMA+0x24>
 8009ce0:	2302      	movs	r3, #2
 8009ce2:	e1cc      	b.n	800a07e <I2C_Slave_ISR_DMA+0x3be>
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	2201      	movs	r2, #1
 8009ce8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8009cec:	68bb      	ldr	r3, [r7, #8]
 8009cee:	095b      	lsrs	r3, r3, #5
 8009cf0:	f003 0301 	and.w	r3, r3, #1
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d00a      	beq.n	8009d0e <I2C_Slave_ISR_DMA+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	095b      	lsrs	r3, r3, #5
 8009cfc:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d004      	beq.n	8009d0e <I2C_Slave_ISR_DMA+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8009d04:	68b9      	ldr	r1, [r7, #8]
 8009d06:	68f8      	ldr	r0, [r7, #12]
 8009d08:	f000 fba8 	bl	800a45c <I2C_ITSlaveCplt>
 8009d0c:	e1b2      	b.n	800a074 <I2C_Slave_ISR_DMA+0x3b4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8009d0e:	68bb      	ldr	r3, [r7, #8]
 8009d10:	091b      	lsrs	r3, r3, #4
 8009d12:	f003 0301 	and.w	r3, r3, #1
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	f000 819c 	beq.w	800a054 <I2C_Slave_ISR_DMA+0x394>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	091b      	lsrs	r3, r3, #4
 8009d20:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	f000 8195 	beq.w	800a054 <I2C_Slave_ISR_DMA+0x394>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	0b9b      	lsrs	r3, r3, #14
 8009d2e:	f003 0301 	and.w	r3, r3, #1
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d106      	bne.n	8009d44 <I2C_Slave_ISR_DMA+0x84>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	0bdb      	lsrs	r3, r3, #15
 8009d3a:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	f000 8181 	beq.w	800a046 <I2C_Slave_ISR_DMA+0x386>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d07c      	beq.n	8009e46 <I2C_Slave_ISR_DMA+0x186>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	0bdb      	lsrs	r3, r3, #15
 8009d50:	f003 0301 	and.w	r3, r3, #1
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d076      	beq.n	8009e46 <I2C_Slave_ISR_DMA+0x186>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	4a75      	ldr	r2, [pc, #468]	@ (8009f34 <I2C_Slave_ISR_DMA+0x274>)
 8009d60:	4293      	cmp	r3, r2
 8009d62:	d059      	beq.n	8009e18 <I2C_Slave_ISR_DMA+0x158>
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	4a73      	ldr	r2, [pc, #460]	@ (8009f38 <I2C_Slave_ISR_DMA+0x278>)
 8009d6c:	4293      	cmp	r3, r2
 8009d6e:	d053      	beq.n	8009e18 <I2C_Slave_ISR_DMA+0x158>
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	4a71      	ldr	r2, [pc, #452]	@ (8009f3c <I2C_Slave_ISR_DMA+0x27c>)
 8009d78:	4293      	cmp	r3, r2
 8009d7a:	d04d      	beq.n	8009e18 <I2C_Slave_ISR_DMA+0x158>
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	4a6f      	ldr	r2, [pc, #444]	@ (8009f40 <I2C_Slave_ISR_DMA+0x280>)
 8009d84:	4293      	cmp	r3, r2
 8009d86:	d047      	beq.n	8009e18 <I2C_Slave_ISR_DMA+0x158>
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	4a6d      	ldr	r2, [pc, #436]	@ (8009f44 <I2C_Slave_ISR_DMA+0x284>)
 8009d90:	4293      	cmp	r3, r2
 8009d92:	d041      	beq.n	8009e18 <I2C_Slave_ISR_DMA+0x158>
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	4a6b      	ldr	r2, [pc, #428]	@ (8009f48 <I2C_Slave_ISR_DMA+0x288>)
 8009d9c:	4293      	cmp	r3, r2
 8009d9e:	d03b      	beq.n	8009e18 <I2C_Slave_ISR_DMA+0x158>
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	4a69      	ldr	r2, [pc, #420]	@ (8009f4c <I2C_Slave_ISR_DMA+0x28c>)
 8009da8:	4293      	cmp	r3, r2
 8009daa:	d035      	beq.n	8009e18 <I2C_Slave_ISR_DMA+0x158>
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	4a67      	ldr	r2, [pc, #412]	@ (8009f50 <I2C_Slave_ISR_DMA+0x290>)
 8009db4:	4293      	cmp	r3, r2
 8009db6:	d02f      	beq.n	8009e18 <I2C_Slave_ISR_DMA+0x158>
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	4a65      	ldr	r2, [pc, #404]	@ (8009f54 <I2C_Slave_ISR_DMA+0x294>)
 8009dc0:	4293      	cmp	r3, r2
 8009dc2:	d029      	beq.n	8009e18 <I2C_Slave_ISR_DMA+0x158>
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	4a63      	ldr	r2, [pc, #396]	@ (8009f58 <I2C_Slave_ISR_DMA+0x298>)
 8009dcc:	4293      	cmp	r3, r2
 8009dce:	d023      	beq.n	8009e18 <I2C_Slave_ISR_DMA+0x158>
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	4a61      	ldr	r2, [pc, #388]	@ (8009f5c <I2C_Slave_ISR_DMA+0x29c>)
 8009dd8:	4293      	cmp	r3, r2
 8009dda:	d01d      	beq.n	8009e18 <I2C_Slave_ISR_DMA+0x158>
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	4a5f      	ldr	r2, [pc, #380]	@ (8009f60 <I2C_Slave_ISR_DMA+0x2a0>)
 8009de4:	4293      	cmp	r3, r2
 8009de6:	d017      	beq.n	8009e18 <I2C_Slave_ISR_DMA+0x158>
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	4a5d      	ldr	r2, [pc, #372]	@ (8009f64 <I2C_Slave_ISR_DMA+0x2a4>)
 8009df0:	4293      	cmp	r3, r2
 8009df2:	d011      	beq.n	8009e18 <I2C_Slave_ISR_DMA+0x158>
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	4a5b      	ldr	r2, [pc, #364]	@ (8009f68 <I2C_Slave_ISR_DMA+0x2a8>)
 8009dfc:	4293      	cmp	r3, r2
 8009dfe:	d00b      	beq.n	8009e18 <I2C_Slave_ISR_DMA+0x158>
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	4a59      	ldr	r2, [pc, #356]	@ (8009f6c <I2C_Slave_ISR_DMA+0x2ac>)
 8009e08:	4293      	cmp	r3, r2
 8009e0a:	d005      	beq.n	8009e18 <I2C_Slave_ISR_DMA+0x158>
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	4a57      	ldr	r2, [pc, #348]	@ (8009f70 <I2C_Slave_ISR_DMA+0x2b0>)
 8009e14:	4293      	cmp	r3, r2
 8009e16:	d109      	bne.n	8009e2c <I2C_Slave_ISR_DMA+0x16c>
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	685b      	ldr	r3, [r3, #4]
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	bf0c      	ite	eq
 8009e24:	2301      	moveq	r3, #1
 8009e26:	2300      	movne	r3, #0
 8009e28:	b2db      	uxtb	r3, r3
 8009e2a:	e008      	b.n	8009e3e <I2C_Slave_ISR_DMA+0x17e>
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	685b      	ldr	r3, [r3, #4]
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	bf0c      	ite	eq
 8009e38:	2301      	moveq	r3, #1
 8009e3a:	2300      	movne	r3, #0
 8009e3c:	b2db      	uxtb	r3, r3
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	d001      	beq.n	8009e46 <I2C_Slave_ISR_DMA+0x186>
          {
            treatdmanack = 1U;
 8009e42:	2301      	movs	r3, #1
 8009e44:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	f000 809f 	beq.w	8009f8e <I2C_Slave_ISR_DMA+0x2ce>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	0b9b      	lsrs	r3, r3, #14
 8009e54:	f003 0301 	and.w	r3, r3, #1
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	f000 8098 	beq.w	8009f8e <I2C_Slave_ISR_DMA+0x2ce>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	4a33      	ldr	r2, [pc, #204]	@ (8009f34 <I2C_Slave_ISR_DMA+0x274>)
 8009e66:	4293      	cmp	r3, r2
 8009e68:	d059      	beq.n	8009f1e <I2C_Slave_ISR_DMA+0x25e>
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	4a31      	ldr	r2, [pc, #196]	@ (8009f38 <I2C_Slave_ISR_DMA+0x278>)
 8009e72:	4293      	cmp	r3, r2
 8009e74:	d053      	beq.n	8009f1e <I2C_Slave_ISR_DMA+0x25e>
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	4a2f      	ldr	r2, [pc, #188]	@ (8009f3c <I2C_Slave_ISR_DMA+0x27c>)
 8009e7e:	4293      	cmp	r3, r2
 8009e80:	d04d      	beq.n	8009f1e <I2C_Slave_ISR_DMA+0x25e>
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	4a2d      	ldr	r2, [pc, #180]	@ (8009f40 <I2C_Slave_ISR_DMA+0x280>)
 8009e8a:	4293      	cmp	r3, r2
 8009e8c:	d047      	beq.n	8009f1e <I2C_Slave_ISR_DMA+0x25e>
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	4a2b      	ldr	r2, [pc, #172]	@ (8009f44 <I2C_Slave_ISR_DMA+0x284>)
 8009e96:	4293      	cmp	r3, r2
 8009e98:	d041      	beq.n	8009f1e <I2C_Slave_ISR_DMA+0x25e>
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	4a29      	ldr	r2, [pc, #164]	@ (8009f48 <I2C_Slave_ISR_DMA+0x288>)
 8009ea2:	4293      	cmp	r3, r2
 8009ea4:	d03b      	beq.n	8009f1e <I2C_Slave_ISR_DMA+0x25e>
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	4a27      	ldr	r2, [pc, #156]	@ (8009f4c <I2C_Slave_ISR_DMA+0x28c>)
 8009eae:	4293      	cmp	r3, r2
 8009eb0:	d035      	beq.n	8009f1e <I2C_Slave_ISR_DMA+0x25e>
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	4a25      	ldr	r2, [pc, #148]	@ (8009f50 <I2C_Slave_ISR_DMA+0x290>)
 8009eba:	4293      	cmp	r3, r2
 8009ebc:	d02f      	beq.n	8009f1e <I2C_Slave_ISR_DMA+0x25e>
 8009ebe:	68fb      	ldr	r3, [r7, #12]
 8009ec0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	4a23      	ldr	r2, [pc, #140]	@ (8009f54 <I2C_Slave_ISR_DMA+0x294>)
 8009ec6:	4293      	cmp	r3, r2
 8009ec8:	d029      	beq.n	8009f1e <I2C_Slave_ISR_DMA+0x25e>
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	4a21      	ldr	r2, [pc, #132]	@ (8009f58 <I2C_Slave_ISR_DMA+0x298>)
 8009ed2:	4293      	cmp	r3, r2
 8009ed4:	d023      	beq.n	8009f1e <I2C_Slave_ISR_DMA+0x25e>
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	4a1f      	ldr	r2, [pc, #124]	@ (8009f5c <I2C_Slave_ISR_DMA+0x29c>)
 8009ede:	4293      	cmp	r3, r2
 8009ee0:	d01d      	beq.n	8009f1e <I2C_Slave_ISR_DMA+0x25e>
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	4a1d      	ldr	r2, [pc, #116]	@ (8009f60 <I2C_Slave_ISR_DMA+0x2a0>)
 8009eea:	4293      	cmp	r3, r2
 8009eec:	d017      	beq.n	8009f1e <I2C_Slave_ISR_DMA+0x25e>
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	4a1b      	ldr	r2, [pc, #108]	@ (8009f64 <I2C_Slave_ISR_DMA+0x2a4>)
 8009ef6:	4293      	cmp	r3, r2
 8009ef8:	d011      	beq.n	8009f1e <I2C_Slave_ISR_DMA+0x25e>
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	4a19      	ldr	r2, [pc, #100]	@ (8009f68 <I2C_Slave_ISR_DMA+0x2a8>)
 8009f02:	4293      	cmp	r3, r2
 8009f04:	d00b      	beq.n	8009f1e <I2C_Slave_ISR_DMA+0x25e>
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	4a17      	ldr	r2, [pc, #92]	@ (8009f6c <I2C_Slave_ISR_DMA+0x2ac>)
 8009f0e:	4293      	cmp	r3, r2
 8009f10:	d005      	beq.n	8009f1e <I2C_Slave_ISR_DMA+0x25e>
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	4a15      	ldr	r2, [pc, #84]	@ (8009f70 <I2C_Slave_ISR_DMA+0x2b0>)
 8009f1a:	4293      	cmp	r3, r2
 8009f1c:	d12a      	bne.n	8009f74 <I2C_Slave_ISR_DMA+0x2b4>
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	685b      	ldr	r3, [r3, #4]
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	bf0c      	ite	eq
 8009f2a:	2301      	moveq	r3, #1
 8009f2c:	2300      	movne	r3, #0
 8009f2e:	b2db      	uxtb	r3, r3
 8009f30:	e029      	b.n	8009f86 <I2C_Slave_ISR_DMA+0x2c6>
 8009f32:	bf00      	nop
 8009f34:	40020010 	.word	0x40020010
 8009f38:	40020028 	.word	0x40020028
 8009f3c:	40020040 	.word	0x40020040
 8009f40:	40020058 	.word	0x40020058
 8009f44:	40020070 	.word	0x40020070
 8009f48:	40020088 	.word	0x40020088
 8009f4c:	400200a0 	.word	0x400200a0
 8009f50:	400200b8 	.word	0x400200b8
 8009f54:	40020410 	.word	0x40020410
 8009f58:	40020428 	.word	0x40020428
 8009f5c:	40020440 	.word	0x40020440
 8009f60:	40020458 	.word	0x40020458
 8009f64:	40020470 	.word	0x40020470
 8009f68:	40020488 	.word	0x40020488
 8009f6c:	400204a0 	.word	0x400204a0
 8009f70:	400204b8 	.word	0x400204b8
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	685b      	ldr	r3, [r3, #4]
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	bf0c      	ite	eq
 8009f80:	2301      	moveq	r3, #1
 8009f82:	2300      	movne	r3, #0
 8009f84:	b2db      	uxtb	r3, r3
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	d001      	beq.n	8009f8e <I2C_Slave_ISR_DMA+0x2ce>
          {
            treatdmanack = 1U;
 8009f8a:	2301      	movs	r3, #1
 8009f8c:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8009f8e:	69fb      	ldr	r3, [r7, #28]
 8009f90:	2b01      	cmp	r3, #1
 8009f92:	d128      	bne.n	8009fe6 <I2C_Slave_ISR_DMA+0x326>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009f9a:	b2db      	uxtb	r3, r3
 8009f9c:	2b28      	cmp	r3, #40	@ 0x28
 8009f9e:	d108      	bne.n	8009fb2 <I2C_Slave_ISR_DMA+0x2f2>
 8009fa0:	69bb      	ldr	r3, [r7, #24]
 8009fa2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009fa6:	d104      	bne.n	8009fb2 <I2C_Slave_ISR_DMA+0x2f2>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8009fa8:	68b9      	ldr	r1, [r7, #8]
 8009faa:	68f8      	ldr	r0, [r7, #12]
 8009fac:	f000 fcb0 	bl	800a910 <I2C_ITListenCplt>
 8009fb0:	e048      	b.n	800a044 <I2C_Slave_ISR_DMA+0x384>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009fb8:	b2db      	uxtb	r3, r3
 8009fba:	2b29      	cmp	r3, #41	@ 0x29
 8009fbc:	d10e      	bne.n	8009fdc <I2C_Slave_ISR_DMA+0x31c>
 8009fbe:	69bb      	ldr	r3, [r7, #24]
 8009fc0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009fc4:	d00a      	beq.n	8009fdc <I2C_Slave_ISR_DMA+0x31c>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	2210      	movs	r2, #16
 8009fcc:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8009fce:	68f8      	ldr	r0, [r7, #12]
 8009fd0:	f000 fe0b 	bl	800abea <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8009fd4:	68f8      	ldr	r0, [r7, #12]
 8009fd6:	f000 f918 	bl	800a20a <I2C_ITSlaveSeqCplt>
 8009fda:	e033      	b.n	800a044 <I2C_Slave_ISR_DMA+0x384>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	2210      	movs	r2, #16
 8009fe2:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8009fe4:	e034      	b.n	800a050 <I2C_Slave_ISR_DMA+0x390>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	2210      	movs	r2, #16
 8009fec:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009ff2:	f043 0204 	orr.w	r2, r3, #4
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a000:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800a002:	69bb      	ldr	r3, [r7, #24]
 800a004:	2b00      	cmp	r3, #0
 800a006:	d003      	beq.n	800a010 <I2C_Slave_ISR_DMA+0x350>
 800a008:	69bb      	ldr	r3, [r7, #24]
 800a00a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a00e:	d11f      	bne.n	800a050 <I2C_Slave_ISR_DMA+0x390>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800a010:	7dfb      	ldrb	r3, [r7, #23]
 800a012:	2b21      	cmp	r3, #33	@ 0x21
 800a014:	d002      	beq.n	800a01c <I2C_Slave_ISR_DMA+0x35c>
 800a016:	7dfb      	ldrb	r3, [r7, #23]
 800a018:	2b29      	cmp	r3, #41	@ 0x29
 800a01a:	d103      	bne.n	800a024 <I2C_Slave_ISR_DMA+0x364>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	2221      	movs	r2, #33	@ 0x21
 800a020:	631a      	str	r2, [r3, #48]	@ 0x30
 800a022:	e008      	b.n	800a036 <I2C_Slave_ISR_DMA+0x376>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800a024:	7dfb      	ldrb	r3, [r7, #23]
 800a026:	2b22      	cmp	r3, #34	@ 0x22
 800a028:	d002      	beq.n	800a030 <I2C_Slave_ISR_DMA+0x370>
 800a02a:	7dfb      	ldrb	r3, [r7, #23]
 800a02c:	2b2a      	cmp	r3, #42	@ 0x2a
 800a02e:	d102      	bne.n	800a036 <I2C_Slave_ISR_DMA+0x376>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	2222      	movs	r2, #34	@ 0x22
 800a034:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a03a:	4619      	mov	r1, r3
 800a03c:	68f8      	ldr	r0, [r7, #12]
 800a03e:	f000 fcbd 	bl	800a9bc <I2C_ITError>
      if (treatdmanack == 1U)
 800a042:	e005      	b.n	800a050 <I2C_Slave_ISR_DMA+0x390>
 800a044:	e004      	b.n	800a050 <I2C_Slave_ISR_DMA+0x390>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	2210      	movs	r2, #16
 800a04c:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800a04e:	e011      	b.n	800a074 <I2C_Slave_ISR_DMA+0x3b4>
      if (treatdmanack == 1U)
 800a050:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800a052:	e00f      	b.n	800a074 <I2C_Slave_ISR_DMA+0x3b4>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 800a054:	68bb      	ldr	r3, [r7, #8]
 800a056:	08db      	lsrs	r3, r3, #3
 800a058:	f003 0301 	and.w	r3, r3, #1
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d009      	beq.n	800a074 <I2C_Slave_ISR_DMA+0x3b4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	08db      	lsrs	r3, r3, #3
 800a064:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d003      	beq.n	800a074 <I2C_Slave_ISR_DMA+0x3b4>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 800a06c:	68b9      	ldr	r1, [r7, #8]
 800a06e:	68f8      	ldr	r0, [r7, #12]
 800a070:	f000 f80a 	bl	800a088 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	2200      	movs	r2, #0
 800a078:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800a07c:	2300      	movs	r3, #0
}
 800a07e:	4618      	mov	r0, r3
 800a080:	3720      	adds	r7, #32
 800a082:	46bd      	mov	sp, r7
 800a084:	bd80      	pop	{r7, pc}
 800a086:	bf00      	nop

0800a088 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800a088:	b580      	push	{r7, lr}
 800a08a:	b084      	sub	sp, #16
 800a08c:	af00      	add	r7, sp, #0
 800a08e:	6078      	str	r0, [r7, #4]
 800a090:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a098:	b2db      	uxtb	r3, r3
 800a09a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800a09e:	2b28      	cmp	r3, #40	@ 0x28
 800a0a0:	d16a      	bne.n	800a178 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	699b      	ldr	r3, [r3, #24]
 800a0a8:	0c1b      	lsrs	r3, r3, #16
 800a0aa:	b2db      	uxtb	r3, r3
 800a0ac:	f003 0301 	and.w	r3, r3, #1
 800a0b0:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	699b      	ldr	r3, [r3, #24]
 800a0b8:	0c1b      	lsrs	r3, r3, #16
 800a0ba:	b29b      	uxth	r3, r3
 800a0bc:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800a0c0:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	689b      	ldr	r3, [r3, #8]
 800a0c8:	b29b      	uxth	r3, r3
 800a0ca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a0ce:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	68db      	ldr	r3, [r3, #12]
 800a0d6:	b29b      	uxth	r3, r3
 800a0d8:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800a0dc:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	68db      	ldr	r3, [r3, #12]
 800a0e2:	2b02      	cmp	r3, #2
 800a0e4:	d138      	bne.n	800a158 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 800a0e6:	897b      	ldrh	r3, [r7, #10]
 800a0e8:	09db      	lsrs	r3, r3, #7
 800a0ea:	b29a      	uxth	r2, r3
 800a0ec:	89bb      	ldrh	r3, [r7, #12]
 800a0ee:	4053      	eors	r3, r2
 800a0f0:	b29b      	uxth	r3, r3
 800a0f2:	f003 0306 	and.w	r3, r3, #6
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d11c      	bne.n	800a134 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 800a0fa:	897b      	ldrh	r3, [r7, #10]
 800a0fc:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a102:	1c5a      	adds	r2, r3, #1
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a10c:	2b02      	cmp	r3, #2
 800a10e:	d13b      	bne.n	800a188 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	2200      	movs	r2, #0
 800a114:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	2208      	movs	r2, #8
 800a11c:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	2200      	movs	r2, #0
 800a122:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800a126:	89ba      	ldrh	r2, [r7, #12]
 800a128:	7bfb      	ldrb	r3, [r7, #15]
 800a12a:	4619      	mov	r1, r3
 800a12c:	6878      	ldr	r0, [r7, #4]
 800a12e:	f7ff f92b 	bl	8009388 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800a132:	e029      	b.n	800a188 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 800a134:	893b      	ldrh	r3, [r7, #8]
 800a136:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800a138:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800a13c:	6878      	ldr	r0, [r7, #4]
 800a13e:	f000 fe4d 	bl	800addc <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	2200      	movs	r2, #0
 800a146:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800a14a:	89ba      	ldrh	r2, [r7, #12]
 800a14c:	7bfb      	ldrb	r3, [r7, #15]
 800a14e:	4619      	mov	r1, r3
 800a150:	6878      	ldr	r0, [r7, #4]
 800a152:	f7ff f919 	bl	8009388 <HAL_I2C_AddrCallback>
}
 800a156:	e017      	b.n	800a188 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800a158:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800a15c:	6878      	ldr	r0, [r7, #4]
 800a15e:	f000 fe3d 	bl	800addc <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	2200      	movs	r2, #0
 800a166:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800a16a:	89ba      	ldrh	r2, [r7, #12]
 800a16c:	7bfb      	ldrb	r3, [r7, #15]
 800a16e:	4619      	mov	r1, r3
 800a170:	6878      	ldr	r0, [r7, #4]
 800a172:	f7ff f909 	bl	8009388 <HAL_I2C_AddrCallback>
}
 800a176:	e007      	b.n	800a188 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	2208      	movs	r2, #8
 800a17e:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	2200      	movs	r2, #0
 800a184:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 800a188:	bf00      	nop
 800a18a:	3710      	adds	r7, #16
 800a18c:	46bd      	mov	sp, r7
 800a18e:	bd80      	pop	{r7, pc}

0800a190 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800a190:	b580      	push	{r7, lr}
 800a192:	b082      	sub	sp, #8
 800a194:	af00      	add	r7, sp, #0
 800a196:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	2200      	movs	r2, #0
 800a19c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a1a6:	b2db      	uxtb	r3, r3
 800a1a8:	2b21      	cmp	r3, #33	@ 0x21
 800a1aa:	d115      	bne.n	800a1d8 <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	2220      	movs	r2, #32
 800a1b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	2211      	movs	r2, #17
 800a1b8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	2200      	movs	r2, #0
 800a1be:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800a1c0:	2101      	movs	r1, #1
 800a1c2:	6878      	ldr	r0, [r7, #4]
 800a1c4:	f000 fe0a 	bl	800addc <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	2200      	movs	r2, #0
 800a1cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 800a1d0:	6878      	ldr	r0, [r7, #4]
 800a1d2:	f7ff f8b1 	bl	8009338 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800a1d6:	e014      	b.n	800a202 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	2220      	movs	r2, #32
 800a1dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	2212      	movs	r2, #18
 800a1e4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	2200      	movs	r2, #0
 800a1ea:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800a1ec:	2102      	movs	r1, #2
 800a1ee:	6878      	ldr	r0, [r7, #4]
 800a1f0:	f000 fdf4 	bl	800addc <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	2200      	movs	r2, #0
 800a1f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 800a1fc:	6878      	ldr	r0, [r7, #4]
 800a1fe:	f7ff f8a5 	bl	800934c <HAL_I2C_MasterRxCpltCallback>
}
 800a202:	bf00      	nop
 800a204:	3708      	adds	r7, #8
 800a206:	46bd      	mov	sp, r7
 800a208:	bd80      	pop	{r7, pc}

0800a20a <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800a20a:	b580      	push	{r7, lr}
 800a20c:	b084      	sub	sp, #16
 800a20e:	af00      	add	r7, sp, #0
 800a210:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	2200      	movs	r2, #0
 800a21e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	0b9b      	lsrs	r3, r3, #14
 800a226:	f003 0301 	and.w	r3, r3, #1
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d008      	beq.n	800a240 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	681a      	ldr	r2, [r3, #0]
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800a23c:	601a      	str	r2, [r3, #0]
 800a23e:	e00d      	b.n	800a25c <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	0bdb      	lsrs	r3, r3, #15
 800a244:	f003 0301 	and.w	r3, r3, #1
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d007      	beq.n	800a25c <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	681a      	ldr	r2, [r3, #0]
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a25a:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a262:	b2db      	uxtb	r3, r3
 800a264:	2b29      	cmp	r3, #41	@ 0x29
 800a266:	d112      	bne.n	800a28e <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	2228      	movs	r2, #40	@ 0x28
 800a26c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	2221      	movs	r2, #33	@ 0x21
 800a274:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800a276:	2101      	movs	r1, #1
 800a278:	6878      	ldr	r0, [r7, #4]
 800a27a:	f000 fdaf 	bl	800addc <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	2200      	movs	r2, #0
 800a282:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800a286:	6878      	ldr	r0, [r7, #4]
 800a288:	f7ff f86a 	bl	8009360 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800a28c:	e017      	b.n	800a2be <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a294:	b2db      	uxtb	r3, r3
 800a296:	2b2a      	cmp	r3, #42	@ 0x2a
 800a298:	d111      	bne.n	800a2be <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	2228      	movs	r2, #40	@ 0x28
 800a29e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	2222      	movs	r2, #34	@ 0x22
 800a2a6:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800a2a8:	2102      	movs	r1, #2
 800a2aa:	6878      	ldr	r0, [r7, #4]
 800a2ac:	f000 fd96 	bl	800addc <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	2200      	movs	r2, #0
 800a2b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800a2b8:	6878      	ldr	r0, [r7, #4]
 800a2ba:	f7ff f85b 	bl	8009374 <HAL_I2C_SlaveRxCpltCallback>
}
 800a2be:	bf00      	nop
 800a2c0:	3710      	adds	r7, #16
 800a2c2:	46bd      	mov	sp, r7
 800a2c4:	bd80      	pop	{r7, pc}
	...

0800a2c8 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800a2c8:	b580      	push	{r7, lr}
 800a2ca:	b086      	sub	sp, #24
 800a2cc:	af00      	add	r7, sp, #0
 800a2ce:	6078      	str	r0, [r7, #4]
 800a2d0:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 800a2d2:	683b      	ldr	r3, [r7, #0]
 800a2d4:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	2220      	movs	r2, #32
 800a2dc:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a2e4:	b2db      	uxtb	r3, r3
 800a2e6:	2b21      	cmp	r3, #33	@ 0x21
 800a2e8:	d107      	bne.n	800a2fa <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800a2ea:	2101      	movs	r1, #1
 800a2ec:	6878      	ldr	r0, [r7, #4]
 800a2ee:	f000 fd75 	bl	800addc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	2211      	movs	r2, #17
 800a2f6:	631a      	str	r2, [r3, #48]	@ 0x30
 800a2f8:	e00c      	b.n	800a314 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a300:	b2db      	uxtb	r3, r3
 800a302:	2b22      	cmp	r3, #34	@ 0x22
 800a304:	d106      	bne.n	800a314 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800a306:	2102      	movs	r1, #2
 800a308:	6878      	ldr	r0, [r7, #4]
 800a30a:	f000 fd67 	bl	800addc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	2212      	movs	r2, #18
 800a312:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	6859      	ldr	r1, [r3, #4]
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	681a      	ldr	r2, [r3, #0]
 800a31e:	4b4d      	ldr	r3, [pc, #308]	@ (800a454 <I2C_ITMasterCplt+0x18c>)
 800a320:	400b      	ands	r3, r1
 800a322:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	2200      	movs	r2, #0
 800a328:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	4a4a      	ldr	r2, [pc, #296]	@ (800a458 <I2C_ITMasterCplt+0x190>)
 800a32e:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 800a330:	697b      	ldr	r3, [r7, #20]
 800a332:	091b      	lsrs	r3, r3, #4
 800a334:	f003 0301 	and.w	r3, r3, #1
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d009      	beq.n	800a350 <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	2210      	movs	r2, #16
 800a342:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a348:	f043 0204 	orr.w	r2, r3, #4
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a356:	b2db      	uxtb	r3, r3
 800a358:	2b60      	cmp	r3, #96	@ 0x60
 800a35a:	d10b      	bne.n	800a374 <I2C_ITMasterCplt+0xac>
 800a35c:	697b      	ldr	r3, [r7, #20]
 800a35e:	089b      	lsrs	r3, r3, #2
 800a360:	f003 0301 	and.w	r3, r3, #1
 800a364:	2b00      	cmp	r3, #0
 800a366:	d005      	beq.n	800a374 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a36e:	b2db      	uxtb	r3, r3
 800a370:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 800a372:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800a374:	6878      	ldr	r0, [r7, #4]
 800a376:	f000 fc38 	bl	800abea <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a37e:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a386:	b2db      	uxtb	r3, r3
 800a388:	2b60      	cmp	r3, #96	@ 0x60
 800a38a:	d002      	beq.n	800a392 <I2C_ITMasterCplt+0xca>
 800a38c:	693b      	ldr	r3, [r7, #16]
 800a38e:	2b00      	cmp	r3, #0
 800a390:	d006      	beq.n	800a3a0 <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a396:	4619      	mov	r1, r3
 800a398:	6878      	ldr	r0, [r7, #4]
 800a39a:	f000 fb0f 	bl	800a9bc <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 800a39e:	e054      	b.n	800a44a <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a3a6:	b2db      	uxtb	r3, r3
 800a3a8:	2b21      	cmp	r3, #33	@ 0x21
 800a3aa:	d124      	bne.n	800a3f6 <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	2220      	movs	r2, #32
 800a3b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	2200      	movs	r2, #0
 800a3b8:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a3c0:	b2db      	uxtb	r3, r3
 800a3c2:	2b40      	cmp	r3, #64	@ 0x40
 800a3c4:	d10b      	bne.n	800a3de <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	2200      	movs	r2, #0
 800a3ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	2200      	movs	r2, #0
 800a3d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 800a3d6:	6878      	ldr	r0, [r7, #4]
 800a3d8:	f7fe ffee 	bl	80093b8 <HAL_I2C_MemTxCpltCallback>
}
 800a3dc:	e035      	b.n	800a44a <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	2200      	movs	r2, #0
 800a3e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	2200      	movs	r2, #0
 800a3ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800a3ee:	6878      	ldr	r0, [r7, #4]
 800a3f0:	f7fe ffa2 	bl	8009338 <HAL_I2C_MasterTxCpltCallback>
}
 800a3f4:	e029      	b.n	800a44a <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a3fc:	b2db      	uxtb	r3, r3
 800a3fe:	2b22      	cmp	r3, #34	@ 0x22
 800a400:	d123      	bne.n	800a44a <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	2220      	movs	r2, #32
 800a406:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	2200      	movs	r2, #0
 800a40e:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a416:	b2db      	uxtb	r3, r3
 800a418:	2b40      	cmp	r3, #64	@ 0x40
 800a41a:	d10b      	bne.n	800a434 <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	2200      	movs	r2, #0
 800a420:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	2200      	movs	r2, #0
 800a428:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 800a42c:	6878      	ldr	r0, [r7, #4]
 800a42e:	f7fe ffcd 	bl	80093cc <HAL_I2C_MemRxCpltCallback>
}
 800a432:	e00a      	b.n	800a44a <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	2200      	movs	r2, #0
 800a438:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	2200      	movs	r2, #0
 800a440:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800a444:	6878      	ldr	r0, [r7, #4]
 800a446:	f7fe ff81 	bl	800934c <HAL_I2C_MasterRxCpltCallback>
}
 800a44a:	bf00      	nop
 800a44c:	3718      	adds	r7, #24
 800a44e:	46bd      	mov	sp, r7
 800a450:	bd80      	pop	{r7, pc}
 800a452:	bf00      	nop
 800a454:	fe00e800 	.word	0xfe00e800
 800a458:	ffff0000 	.word	0xffff0000

0800a45c <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800a45c:	b580      	push	{r7, lr}
 800a45e:	b086      	sub	sp, #24
 800a460:	af00      	add	r7, sp, #0
 800a462:	6078      	str	r0, [r7, #4]
 800a464:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800a46e:	683b      	ldr	r3, [r7, #0]
 800a470:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a476:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a47e:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	2220      	movs	r2, #32
 800a486:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800a488:	7afb      	ldrb	r3, [r7, #11]
 800a48a:	2b21      	cmp	r3, #33	@ 0x21
 800a48c:	d002      	beq.n	800a494 <I2C_ITSlaveCplt+0x38>
 800a48e:	7afb      	ldrb	r3, [r7, #11]
 800a490:	2b29      	cmp	r3, #41	@ 0x29
 800a492:	d108      	bne.n	800a4a6 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800a494:	f248 0101 	movw	r1, #32769	@ 0x8001
 800a498:	6878      	ldr	r0, [r7, #4]
 800a49a:	f000 fc9f 	bl	800addc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	2221      	movs	r2, #33	@ 0x21
 800a4a2:	631a      	str	r2, [r3, #48]	@ 0x30
 800a4a4:	e019      	b.n	800a4da <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800a4a6:	7afb      	ldrb	r3, [r7, #11]
 800a4a8:	2b22      	cmp	r3, #34	@ 0x22
 800a4aa:	d002      	beq.n	800a4b2 <I2C_ITSlaveCplt+0x56>
 800a4ac:	7afb      	ldrb	r3, [r7, #11]
 800a4ae:	2b2a      	cmp	r3, #42	@ 0x2a
 800a4b0:	d108      	bne.n	800a4c4 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800a4b2:	f248 0102 	movw	r1, #32770	@ 0x8002
 800a4b6:	6878      	ldr	r0, [r7, #4]
 800a4b8:	f000 fc90 	bl	800addc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	2222      	movs	r2, #34	@ 0x22
 800a4c0:	631a      	str	r2, [r3, #48]	@ 0x30
 800a4c2:	e00a      	b.n	800a4da <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 800a4c4:	7afb      	ldrb	r3, [r7, #11]
 800a4c6:	2b28      	cmp	r3, #40	@ 0x28
 800a4c8:	d107      	bne.n	800a4da <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 800a4ca:	f248 0103 	movw	r1, #32771	@ 0x8003
 800a4ce:	6878      	ldr	r0, [r7, #4]
 800a4d0:	f000 fc84 	bl	800addc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	2200      	movs	r2, #0
 800a4d8:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	685a      	ldr	r2, [r3, #4]
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a4e8:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	6859      	ldr	r1, [r3, #4]
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	681a      	ldr	r2, [r3, #0]
 800a4f4:	4b80      	ldr	r3, [pc, #512]	@ (800a6f8 <I2C_ITSlaveCplt+0x29c>)
 800a4f6:	400b      	ands	r3, r1
 800a4f8:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800a4fa:	6878      	ldr	r0, [r7, #4]
 800a4fc:	f000 fb75 	bl	800abea <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800a500:	693b      	ldr	r3, [r7, #16]
 800a502:	0b9b      	lsrs	r3, r3, #14
 800a504:	f003 0301 	and.w	r3, r3, #1
 800a508:	2b00      	cmp	r3, #0
 800a50a:	d07a      	beq.n	800a602 <I2C_ITSlaveCplt+0x1a6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	681a      	ldr	r2, [r3, #0]
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800a51a:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a520:	2b00      	cmp	r3, #0
 800a522:	f000 8112 	beq.w	800a74a <I2C_ITSlaveCplt+0x2ee>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	4a73      	ldr	r2, [pc, #460]	@ (800a6fc <I2C_ITSlaveCplt+0x2a0>)
 800a52e:	4293      	cmp	r3, r2
 800a530:	d059      	beq.n	800a5e6 <I2C_ITSlaveCplt+0x18a>
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	4a71      	ldr	r2, [pc, #452]	@ (800a700 <I2C_ITSlaveCplt+0x2a4>)
 800a53a:	4293      	cmp	r3, r2
 800a53c:	d053      	beq.n	800a5e6 <I2C_ITSlaveCplt+0x18a>
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	4a6f      	ldr	r2, [pc, #444]	@ (800a704 <I2C_ITSlaveCplt+0x2a8>)
 800a546:	4293      	cmp	r3, r2
 800a548:	d04d      	beq.n	800a5e6 <I2C_ITSlaveCplt+0x18a>
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	4a6d      	ldr	r2, [pc, #436]	@ (800a708 <I2C_ITSlaveCplt+0x2ac>)
 800a552:	4293      	cmp	r3, r2
 800a554:	d047      	beq.n	800a5e6 <I2C_ITSlaveCplt+0x18a>
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	4a6b      	ldr	r2, [pc, #428]	@ (800a70c <I2C_ITSlaveCplt+0x2b0>)
 800a55e:	4293      	cmp	r3, r2
 800a560:	d041      	beq.n	800a5e6 <I2C_ITSlaveCplt+0x18a>
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	4a69      	ldr	r2, [pc, #420]	@ (800a710 <I2C_ITSlaveCplt+0x2b4>)
 800a56a:	4293      	cmp	r3, r2
 800a56c:	d03b      	beq.n	800a5e6 <I2C_ITSlaveCplt+0x18a>
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	4a67      	ldr	r2, [pc, #412]	@ (800a714 <I2C_ITSlaveCplt+0x2b8>)
 800a576:	4293      	cmp	r3, r2
 800a578:	d035      	beq.n	800a5e6 <I2C_ITSlaveCplt+0x18a>
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	4a65      	ldr	r2, [pc, #404]	@ (800a718 <I2C_ITSlaveCplt+0x2bc>)
 800a582:	4293      	cmp	r3, r2
 800a584:	d02f      	beq.n	800a5e6 <I2C_ITSlaveCplt+0x18a>
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	4a63      	ldr	r2, [pc, #396]	@ (800a71c <I2C_ITSlaveCplt+0x2c0>)
 800a58e:	4293      	cmp	r3, r2
 800a590:	d029      	beq.n	800a5e6 <I2C_ITSlaveCplt+0x18a>
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	4a61      	ldr	r2, [pc, #388]	@ (800a720 <I2C_ITSlaveCplt+0x2c4>)
 800a59a:	4293      	cmp	r3, r2
 800a59c:	d023      	beq.n	800a5e6 <I2C_ITSlaveCplt+0x18a>
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	4a5f      	ldr	r2, [pc, #380]	@ (800a724 <I2C_ITSlaveCplt+0x2c8>)
 800a5a6:	4293      	cmp	r3, r2
 800a5a8:	d01d      	beq.n	800a5e6 <I2C_ITSlaveCplt+0x18a>
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	4a5d      	ldr	r2, [pc, #372]	@ (800a728 <I2C_ITSlaveCplt+0x2cc>)
 800a5b2:	4293      	cmp	r3, r2
 800a5b4:	d017      	beq.n	800a5e6 <I2C_ITSlaveCplt+0x18a>
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	4a5b      	ldr	r2, [pc, #364]	@ (800a72c <I2C_ITSlaveCplt+0x2d0>)
 800a5be:	4293      	cmp	r3, r2
 800a5c0:	d011      	beq.n	800a5e6 <I2C_ITSlaveCplt+0x18a>
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	4a59      	ldr	r2, [pc, #356]	@ (800a730 <I2C_ITSlaveCplt+0x2d4>)
 800a5ca:	4293      	cmp	r3, r2
 800a5cc:	d00b      	beq.n	800a5e6 <I2C_ITSlaveCplt+0x18a>
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	4a57      	ldr	r2, [pc, #348]	@ (800a734 <I2C_ITSlaveCplt+0x2d8>)
 800a5d6:	4293      	cmp	r3, r2
 800a5d8:	d005      	beq.n	800a5e6 <I2C_ITSlaveCplt+0x18a>
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	4a55      	ldr	r2, [pc, #340]	@ (800a738 <I2C_ITSlaveCplt+0x2dc>)
 800a5e2:	4293      	cmp	r3, r2
 800a5e4:	d105      	bne.n	800a5f2 <I2C_ITSlaveCplt+0x196>
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	685b      	ldr	r3, [r3, #4]
 800a5ee:	b29b      	uxth	r3, r3
 800a5f0:	e004      	b.n	800a5fc <I2C_ITSlaveCplt+0x1a0>
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	685b      	ldr	r3, [r3, #4]
 800a5fa:	b29b      	uxth	r3, r3
 800a5fc:	687a      	ldr	r2, [r7, #4]
 800a5fe:	8553      	strh	r3, [r2, #42]	@ 0x2a
 800a600:	e0a3      	b.n	800a74a <I2C_ITSlaveCplt+0x2ee>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800a602:	693b      	ldr	r3, [r7, #16]
 800a604:	0bdb      	lsrs	r3, r3, #15
 800a606:	f003 0301 	and.w	r3, r3, #1
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	f000 809d 	beq.w	800a74a <I2C_ITSlaveCplt+0x2ee>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	681a      	ldr	r2, [r3, #0]
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a61e:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a624:	2b00      	cmp	r3, #0
 800a626:	f000 8090 	beq.w	800a74a <I2C_ITSlaveCplt+0x2ee>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	4a32      	ldr	r2, [pc, #200]	@ (800a6fc <I2C_ITSlaveCplt+0x2a0>)
 800a632:	4293      	cmp	r3, r2
 800a634:	d059      	beq.n	800a6ea <I2C_ITSlaveCplt+0x28e>
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	4a30      	ldr	r2, [pc, #192]	@ (800a700 <I2C_ITSlaveCplt+0x2a4>)
 800a63e:	4293      	cmp	r3, r2
 800a640:	d053      	beq.n	800a6ea <I2C_ITSlaveCplt+0x28e>
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	4a2e      	ldr	r2, [pc, #184]	@ (800a704 <I2C_ITSlaveCplt+0x2a8>)
 800a64a:	4293      	cmp	r3, r2
 800a64c:	d04d      	beq.n	800a6ea <I2C_ITSlaveCplt+0x28e>
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	4a2c      	ldr	r2, [pc, #176]	@ (800a708 <I2C_ITSlaveCplt+0x2ac>)
 800a656:	4293      	cmp	r3, r2
 800a658:	d047      	beq.n	800a6ea <I2C_ITSlaveCplt+0x28e>
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	4a2a      	ldr	r2, [pc, #168]	@ (800a70c <I2C_ITSlaveCplt+0x2b0>)
 800a662:	4293      	cmp	r3, r2
 800a664:	d041      	beq.n	800a6ea <I2C_ITSlaveCplt+0x28e>
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	4a28      	ldr	r2, [pc, #160]	@ (800a710 <I2C_ITSlaveCplt+0x2b4>)
 800a66e:	4293      	cmp	r3, r2
 800a670:	d03b      	beq.n	800a6ea <I2C_ITSlaveCplt+0x28e>
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	4a26      	ldr	r2, [pc, #152]	@ (800a714 <I2C_ITSlaveCplt+0x2b8>)
 800a67a:	4293      	cmp	r3, r2
 800a67c:	d035      	beq.n	800a6ea <I2C_ITSlaveCplt+0x28e>
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	4a24      	ldr	r2, [pc, #144]	@ (800a718 <I2C_ITSlaveCplt+0x2bc>)
 800a686:	4293      	cmp	r3, r2
 800a688:	d02f      	beq.n	800a6ea <I2C_ITSlaveCplt+0x28e>
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	4a22      	ldr	r2, [pc, #136]	@ (800a71c <I2C_ITSlaveCplt+0x2c0>)
 800a692:	4293      	cmp	r3, r2
 800a694:	d029      	beq.n	800a6ea <I2C_ITSlaveCplt+0x28e>
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	4a20      	ldr	r2, [pc, #128]	@ (800a720 <I2C_ITSlaveCplt+0x2c4>)
 800a69e:	4293      	cmp	r3, r2
 800a6a0:	d023      	beq.n	800a6ea <I2C_ITSlaveCplt+0x28e>
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a6a6:	681b      	ldr	r3, [r3, #0]
 800a6a8:	4a1e      	ldr	r2, [pc, #120]	@ (800a724 <I2C_ITSlaveCplt+0x2c8>)
 800a6aa:	4293      	cmp	r3, r2
 800a6ac:	d01d      	beq.n	800a6ea <I2C_ITSlaveCplt+0x28e>
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	4a1c      	ldr	r2, [pc, #112]	@ (800a728 <I2C_ITSlaveCplt+0x2cc>)
 800a6b6:	4293      	cmp	r3, r2
 800a6b8:	d017      	beq.n	800a6ea <I2C_ITSlaveCplt+0x28e>
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	4a1a      	ldr	r2, [pc, #104]	@ (800a72c <I2C_ITSlaveCplt+0x2d0>)
 800a6c2:	4293      	cmp	r3, r2
 800a6c4:	d011      	beq.n	800a6ea <I2C_ITSlaveCplt+0x28e>
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	4a18      	ldr	r2, [pc, #96]	@ (800a730 <I2C_ITSlaveCplt+0x2d4>)
 800a6ce:	4293      	cmp	r3, r2
 800a6d0:	d00b      	beq.n	800a6ea <I2C_ITSlaveCplt+0x28e>
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	4a16      	ldr	r2, [pc, #88]	@ (800a734 <I2C_ITSlaveCplt+0x2d8>)
 800a6da:	4293      	cmp	r3, r2
 800a6dc:	d005      	beq.n	800a6ea <I2C_ITSlaveCplt+0x28e>
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	4a14      	ldr	r2, [pc, #80]	@ (800a738 <I2C_ITSlaveCplt+0x2dc>)
 800a6e6:	4293      	cmp	r3, r2
 800a6e8:	d128      	bne.n	800a73c <I2C_ITSlaveCplt+0x2e0>
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	685b      	ldr	r3, [r3, #4]
 800a6f2:	b29b      	uxth	r3, r3
 800a6f4:	e027      	b.n	800a746 <I2C_ITSlaveCplt+0x2ea>
 800a6f6:	bf00      	nop
 800a6f8:	fe00e800 	.word	0xfe00e800
 800a6fc:	40020010 	.word	0x40020010
 800a700:	40020028 	.word	0x40020028
 800a704:	40020040 	.word	0x40020040
 800a708:	40020058 	.word	0x40020058
 800a70c:	40020070 	.word	0x40020070
 800a710:	40020088 	.word	0x40020088
 800a714:	400200a0 	.word	0x400200a0
 800a718:	400200b8 	.word	0x400200b8
 800a71c:	40020410 	.word	0x40020410
 800a720:	40020428 	.word	0x40020428
 800a724:	40020440 	.word	0x40020440
 800a728:	40020458 	.word	0x40020458
 800a72c:	40020470 	.word	0x40020470
 800a730:	40020488 	.word	0x40020488
 800a734:	400204a0 	.word	0x400204a0
 800a738:	400204b8 	.word	0x400204b8
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	685b      	ldr	r3, [r3, #4]
 800a744:	b29b      	uxth	r3, r3
 800a746:	687a      	ldr	r2, [r7, #4]
 800a748:	8553      	strh	r3, [r2, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800a74a:	697b      	ldr	r3, [r7, #20]
 800a74c:	089b      	lsrs	r3, r3, #2
 800a74e:	f003 0301 	and.w	r3, r3, #1
 800a752:	2b00      	cmp	r3, #0
 800a754:	d020      	beq.n	800a798 <I2C_ITSlaveCplt+0x33c>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800a756:	697b      	ldr	r3, [r7, #20]
 800a758:	f023 0304 	bic.w	r3, r3, #4
 800a75c:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a768:	b2d2      	uxtb	r2, r2
 800a76a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a770:	1c5a      	adds	r2, r3, #1
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d00c      	beq.n	800a798 <I2C_ITSlaveCplt+0x33c>
    {
      hi2c->XferSize--;
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a782:	3b01      	subs	r3, #1
 800a784:	b29a      	uxth	r2, r3
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a78e:	b29b      	uxth	r3, r3
 800a790:	3b01      	subs	r3, #1
 800a792:	b29a      	uxth	r2, r3
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a79c:	b29b      	uxth	r3, r3
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d005      	beq.n	800a7ae <I2C_ITSlaveCplt+0x352>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a7a6:	f043 0204 	orr.w	r2, r3, #4
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800a7ae:	697b      	ldr	r3, [r7, #20]
 800a7b0:	091b      	lsrs	r3, r3, #4
 800a7b2:	f003 0301 	and.w	r3, r3, #1
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d04a      	beq.n	800a850 <I2C_ITSlaveCplt+0x3f4>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 800a7ba:	693b      	ldr	r3, [r7, #16]
 800a7bc:	091b      	lsrs	r3, r3, #4
 800a7be:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d044      	beq.n	800a850 <I2C_ITSlaveCplt+0x3f4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a7ca:	b29b      	uxth	r3, r3
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d128      	bne.n	800a822 <I2C_ITSlaveCplt+0x3c6>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a7d6:	b2db      	uxtb	r3, r3
 800a7d8:	2b28      	cmp	r3, #40	@ 0x28
 800a7da:	d108      	bne.n	800a7ee <I2C_ITSlaveCplt+0x392>
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a7e2:	d104      	bne.n	800a7ee <I2C_ITSlaveCplt+0x392>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800a7e4:	6979      	ldr	r1, [r7, #20]
 800a7e6:	6878      	ldr	r0, [r7, #4]
 800a7e8:	f000 f892 	bl	800a910 <I2C_ITListenCplt>
 800a7ec:	e030      	b.n	800a850 <I2C_ITSlaveCplt+0x3f4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a7f4:	b2db      	uxtb	r3, r3
 800a7f6:	2b29      	cmp	r3, #41	@ 0x29
 800a7f8:	d10e      	bne.n	800a818 <I2C_ITSlaveCplt+0x3bc>
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800a800:	d00a      	beq.n	800a818 <I2C_ITSlaveCplt+0x3bc>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	2210      	movs	r2, #16
 800a808:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800a80a:	6878      	ldr	r0, [r7, #4]
 800a80c:	f000 f9ed 	bl	800abea <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800a810:	6878      	ldr	r0, [r7, #4]
 800a812:	f7ff fcfa 	bl	800a20a <I2C_ITSlaveSeqCplt>
 800a816:	e01b      	b.n	800a850 <I2C_ITSlaveCplt+0x3f4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	2210      	movs	r2, #16
 800a81e:	61da      	str	r2, [r3, #28]
 800a820:	e016      	b.n	800a850 <I2C_ITSlaveCplt+0x3f4>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	2210      	movs	r2, #16
 800a828:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a82e:	f043 0204 	orr.w	r2, r3, #4
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	2b00      	cmp	r3, #0
 800a83a:	d003      	beq.n	800a844 <I2C_ITSlaveCplt+0x3e8>
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a842:	d105      	bne.n	800a850 <I2C_ITSlaveCplt+0x3f4>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a848:	4619      	mov	r1, r3
 800a84a:	6878      	ldr	r0, [r7, #4]
 800a84c:	f000 f8b6 	bl	800a9bc <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	2200      	movs	r2, #0
 800a854:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	2200      	movs	r2, #0
 800a85c:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a862:	2b00      	cmp	r3, #0
 800a864:	d010      	beq.n	800a888 <I2C_ITSlaveCplt+0x42c>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a86a:	4619      	mov	r1, r3
 800a86c:	6878      	ldr	r0, [r7, #4]
 800a86e:	f000 f8a5 	bl	800a9bc <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a878:	b2db      	uxtb	r3, r3
 800a87a:	2b28      	cmp	r3, #40	@ 0x28
 800a87c:	d141      	bne.n	800a902 <I2C_ITSlaveCplt+0x4a6>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800a87e:	6979      	ldr	r1, [r7, #20]
 800a880:	6878      	ldr	r0, [r7, #4]
 800a882:	f000 f845 	bl	800a910 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800a886:	e03c      	b.n	800a902 <I2C_ITSlaveCplt+0x4a6>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a88c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800a890:	d014      	beq.n	800a8bc <I2C_ITSlaveCplt+0x460>
    I2C_ITSlaveSeqCplt(hi2c);
 800a892:	6878      	ldr	r0, [r7, #4]
 800a894:	f7ff fcb9 	bl	800a20a <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	4a1c      	ldr	r2, [pc, #112]	@ (800a90c <I2C_ITSlaveCplt+0x4b0>)
 800a89c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	2220      	movs	r2, #32
 800a8a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	2200      	movs	r2, #0
 800a8aa:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	2200      	movs	r2, #0
 800a8b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 800a8b4:	6878      	ldr	r0, [r7, #4]
 800a8b6:	f7fe fd75 	bl	80093a4 <HAL_I2C_ListenCpltCallback>
}
 800a8ba:	e022      	b.n	800a902 <I2C_ITSlaveCplt+0x4a6>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a8c2:	b2db      	uxtb	r3, r3
 800a8c4:	2b22      	cmp	r3, #34	@ 0x22
 800a8c6:	d10e      	bne.n	800a8e6 <I2C_ITSlaveCplt+0x48a>
    hi2c->State = HAL_I2C_STATE_READY;
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	2220      	movs	r2, #32
 800a8cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	2200      	movs	r2, #0
 800a8d4:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	2200      	movs	r2, #0
 800a8da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800a8de:	6878      	ldr	r0, [r7, #4]
 800a8e0:	f7fe fd48 	bl	8009374 <HAL_I2C_SlaveRxCpltCallback>
}
 800a8e4:	e00d      	b.n	800a902 <I2C_ITSlaveCplt+0x4a6>
    hi2c->State = HAL_I2C_STATE_READY;
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	2220      	movs	r2, #32
 800a8ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	2200      	movs	r2, #0
 800a8f2:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	2200      	movs	r2, #0
 800a8f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800a8fc:	6878      	ldr	r0, [r7, #4]
 800a8fe:	f7fe fd2f 	bl	8009360 <HAL_I2C_SlaveTxCpltCallback>
}
 800a902:	bf00      	nop
 800a904:	3718      	adds	r7, #24
 800a906:	46bd      	mov	sp, r7
 800a908:	bd80      	pop	{r7, pc}
 800a90a:	bf00      	nop
 800a90c:	ffff0000 	.word	0xffff0000

0800a910 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800a910:	b580      	push	{r7, lr}
 800a912:	b082      	sub	sp, #8
 800a914:	af00      	add	r7, sp, #0
 800a916:	6078      	str	r0, [r7, #4]
 800a918:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	4a26      	ldr	r2, [pc, #152]	@ (800a9b8 <I2C_ITListenCplt+0xa8>)
 800a91e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	2200      	movs	r2, #0
 800a924:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	2220      	movs	r2, #32
 800a92a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	2200      	movs	r2, #0
 800a932:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	2200      	movs	r2, #0
 800a93a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800a93c:	683b      	ldr	r3, [r7, #0]
 800a93e:	089b      	lsrs	r3, r3, #2
 800a940:	f003 0301 	and.w	r3, r3, #1
 800a944:	2b00      	cmp	r3, #0
 800a946:	d022      	beq.n	800a98e <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a952:	b2d2      	uxtb	r2, r2
 800a954:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a95a:	1c5a      	adds	r2, r3, #1
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a964:	2b00      	cmp	r3, #0
 800a966:	d012      	beq.n	800a98e <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a96c:	3b01      	subs	r3, #1
 800a96e:	b29a      	uxth	r2, r3
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a978:	b29b      	uxth	r3, r3
 800a97a:	3b01      	subs	r3, #1
 800a97c:	b29a      	uxth	r2, r3
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a986:	f043 0204 	orr.w	r2, r3, #4
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800a98e:	f248 0103 	movw	r1, #32771	@ 0x8003
 800a992:	6878      	ldr	r0, [r7, #4]
 800a994:	f000 fa22 	bl	800addc <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	2210      	movs	r2, #16
 800a99e:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	2200      	movs	r2, #0
 800a9a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800a9a8:	6878      	ldr	r0, [r7, #4]
 800a9aa:	f7fe fcfb 	bl	80093a4 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800a9ae:	bf00      	nop
 800a9b0:	3708      	adds	r7, #8
 800a9b2:	46bd      	mov	sp, r7
 800a9b4:	bd80      	pop	{r7, pc}
 800a9b6:	bf00      	nop
 800a9b8:	ffff0000 	.word	0xffff0000

0800a9bc <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 800a9bc:	b580      	push	{r7, lr}
 800a9be:	b084      	sub	sp, #16
 800a9c0:	af00      	add	r7, sp, #0
 800a9c2:	6078      	str	r0, [r7, #4]
 800a9c4:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a9cc:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	2200      	movs	r2, #0
 800a9d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	4a6d      	ldr	r2, [pc, #436]	@ (800ab90 <I2C_ITError+0x1d4>)
 800a9da:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	2200      	movs	r2, #0
 800a9e0:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a9e6:	683b      	ldr	r3, [r7, #0]
 800a9e8:	431a      	orrs	r2, r3
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800a9ee:	7bfb      	ldrb	r3, [r7, #15]
 800a9f0:	2b28      	cmp	r3, #40	@ 0x28
 800a9f2:	d005      	beq.n	800aa00 <I2C_ITError+0x44>
 800a9f4:	7bfb      	ldrb	r3, [r7, #15]
 800a9f6:	2b29      	cmp	r3, #41	@ 0x29
 800a9f8:	d002      	beq.n	800aa00 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800a9fa:	7bfb      	ldrb	r3, [r7, #15]
 800a9fc:	2b2a      	cmp	r3, #42	@ 0x2a
 800a9fe:	d10b      	bne.n	800aa18 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800aa00:	2103      	movs	r1, #3
 800aa02:	6878      	ldr	r0, [r7, #4]
 800aa04:	f000 f9ea 	bl	800addc <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	2228      	movs	r2, #40	@ 0x28
 800aa0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	4a60      	ldr	r2, [pc, #384]	@ (800ab94 <I2C_ITError+0x1d8>)
 800aa14:	635a      	str	r2, [r3, #52]	@ 0x34
 800aa16:	e030      	b.n	800aa7a <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800aa18:	f248 0103 	movw	r1, #32771	@ 0x8003
 800aa1c:	6878      	ldr	r0, [r7, #4]
 800aa1e:	f000 f9dd 	bl	800addc <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800aa22:	6878      	ldr	r0, [r7, #4]
 800aa24:	f000 f8e1 	bl	800abea <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800aa2e:	b2db      	uxtb	r3, r3
 800aa30:	2b60      	cmp	r3, #96	@ 0x60
 800aa32:	d01f      	beq.n	800aa74 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	2220      	movs	r2, #32
 800aa38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	699b      	ldr	r3, [r3, #24]
 800aa42:	f003 0320 	and.w	r3, r3, #32
 800aa46:	2b20      	cmp	r3, #32
 800aa48:	d114      	bne.n	800aa74 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	699b      	ldr	r3, [r3, #24]
 800aa50:	f003 0310 	and.w	r3, r3, #16
 800aa54:	2b10      	cmp	r3, #16
 800aa56:	d109      	bne.n	800aa6c <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	2210      	movs	r2, #16
 800aa5e:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aa64:	f043 0204 	orr.w	r2, r3, #4
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	681b      	ldr	r3, [r3, #0]
 800aa70:	2220      	movs	r2, #32
 800aa72:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	2200      	movs	r2, #0
 800aa78:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa7e:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d039      	beq.n	800aafc <I2C_ITError+0x140>
 800aa88:	68bb      	ldr	r3, [r7, #8]
 800aa8a:	2b11      	cmp	r3, #17
 800aa8c:	d002      	beq.n	800aa94 <I2C_ITError+0xd8>
 800aa8e:	68bb      	ldr	r3, [r7, #8]
 800aa90:	2b21      	cmp	r3, #33	@ 0x21
 800aa92:	d133      	bne.n	800aafc <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800aa9e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800aaa2:	d107      	bne.n	800aab4 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	681a      	ldr	r2, [r3, #0]
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	681b      	ldr	r3, [r3, #0]
 800aaae:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800aab2:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aab8:	4618      	mov	r0, r3
 800aaba:	f7fd fd6b 	bl	8008594 <HAL_DMA_GetState>
 800aabe:	4603      	mov	r3, r0
 800aac0:	2b01      	cmp	r3, #1
 800aac2:	d017      	beq.n	800aaf4 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aac8:	4a33      	ldr	r2, [pc, #204]	@ (800ab98 <I2C_ITError+0x1dc>)
 800aaca:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	2200      	movs	r2, #0
 800aad0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aad8:	4618      	mov	r0, r3
 800aada:	f7fc fbeb 	bl	80072b4 <HAL_DMA_Abort_IT>
 800aade:	4603      	mov	r3, r0
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d04d      	beq.n	800ab80 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aae8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aaea:	687a      	ldr	r2, [r7, #4]
 800aaec:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800aaee:	4610      	mov	r0, r2
 800aaf0:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800aaf2:	e045      	b.n	800ab80 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800aaf4:	6878      	ldr	r0, [r7, #4]
 800aaf6:	f000 f851 	bl	800ab9c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800aafa:	e041      	b.n	800ab80 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d039      	beq.n	800ab78 <I2C_ITError+0x1bc>
 800ab04:	68bb      	ldr	r3, [r7, #8]
 800ab06:	2b12      	cmp	r3, #18
 800ab08:	d002      	beq.n	800ab10 <I2C_ITError+0x154>
 800ab0a:	68bb      	ldr	r3, [r7, #8]
 800ab0c:	2b22      	cmp	r3, #34	@ 0x22
 800ab0e:	d133      	bne.n	800ab78 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ab1a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ab1e:	d107      	bne.n	800ab30 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	681a      	ldr	r2, [r3, #0]
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800ab2e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ab34:	4618      	mov	r0, r3
 800ab36:	f7fd fd2d 	bl	8008594 <HAL_DMA_GetState>
 800ab3a:	4603      	mov	r3, r0
 800ab3c:	2b01      	cmp	r3, #1
 800ab3e:	d017      	beq.n	800ab70 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ab44:	4a14      	ldr	r2, [pc, #80]	@ (800ab98 <I2C_ITError+0x1dc>)
 800ab46:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	2200      	movs	r2, #0
 800ab4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ab54:	4618      	mov	r0, r3
 800ab56:	f7fc fbad 	bl	80072b4 <HAL_DMA_Abort_IT>
 800ab5a:	4603      	mov	r3, r0
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	d011      	beq.n	800ab84 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ab64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ab66:	687a      	ldr	r2, [r7, #4]
 800ab68:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800ab6a:	4610      	mov	r0, r2
 800ab6c:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800ab6e:	e009      	b.n	800ab84 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800ab70:	6878      	ldr	r0, [r7, #4]
 800ab72:	f000 f813 	bl	800ab9c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800ab76:	e005      	b.n	800ab84 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800ab78:	6878      	ldr	r0, [r7, #4]
 800ab7a:	f000 f80f 	bl	800ab9c <I2C_TreatErrorCallback>
  }
}
 800ab7e:	e002      	b.n	800ab86 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800ab80:	bf00      	nop
 800ab82:	e000      	b.n	800ab86 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800ab84:	bf00      	nop
}
 800ab86:	bf00      	nop
 800ab88:	3710      	adds	r7, #16
 800ab8a:	46bd      	mov	sp, r7
 800ab8c:	bd80      	pop	{r7, pc}
 800ab8e:	bf00      	nop
 800ab90:	ffff0000 	.word	0xffff0000
 800ab94:	08009671 	.word	0x08009671
 800ab98:	0800ac33 	.word	0x0800ac33

0800ab9c <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800ab9c:	b580      	push	{r7, lr}
 800ab9e:	b082      	sub	sp, #8
 800aba0:	af00      	add	r7, sp, #0
 800aba2:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800abaa:	b2db      	uxtb	r3, r3
 800abac:	2b60      	cmp	r3, #96	@ 0x60
 800abae:	d10e      	bne.n	800abce <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	2220      	movs	r2, #32
 800abb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	2200      	movs	r2, #0
 800abbc:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	2200      	movs	r2, #0
 800abc2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800abc6:	6878      	ldr	r0, [r7, #4]
 800abc8:	f7fe fc14 	bl	80093f4 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800abcc:	e009      	b.n	800abe2 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	2200      	movs	r2, #0
 800abd2:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	2200      	movs	r2, #0
 800abd8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 800abdc:	6878      	ldr	r0, [r7, #4]
 800abde:	f7fe fbff 	bl	80093e0 <HAL_I2C_ErrorCallback>
}
 800abe2:	bf00      	nop
 800abe4:	3708      	adds	r7, #8
 800abe6:	46bd      	mov	sp, r7
 800abe8:	bd80      	pop	{r7, pc}

0800abea <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800abea:	b480      	push	{r7}
 800abec:	b083      	sub	sp, #12
 800abee:	af00      	add	r7, sp, #0
 800abf0:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	699b      	ldr	r3, [r3, #24]
 800abf8:	f003 0302 	and.w	r3, r3, #2
 800abfc:	2b02      	cmp	r3, #2
 800abfe:	d103      	bne.n	800ac08 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	2200      	movs	r2, #0
 800ac06:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	699b      	ldr	r3, [r3, #24]
 800ac0e:	f003 0301 	and.w	r3, r3, #1
 800ac12:	2b01      	cmp	r3, #1
 800ac14:	d007      	beq.n	800ac26 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	699a      	ldr	r2, [r3, #24]
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	f042 0201 	orr.w	r2, r2, #1
 800ac24:	619a      	str	r2, [r3, #24]
  }
}
 800ac26:	bf00      	nop
 800ac28:	370c      	adds	r7, #12
 800ac2a:	46bd      	mov	sp, r7
 800ac2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac30:	4770      	bx	lr

0800ac32 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800ac32:	b580      	push	{r7, lr}
 800ac34:	b084      	sub	sp, #16
 800ac36:	af00      	add	r7, sp, #0
 800ac38:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac3e:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800ac40:	68fb      	ldr	r3, [r7, #12]
 800ac42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	d003      	beq.n	800ac50 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac4c:	2200      	movs	r2, #0
 800ac4e:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 800ac50:	68fb      	ldr	r3, [r7, #12]
 800ac52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	d003      	beq.n	800ac60 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac5c:	2200      	movs	r2, #0
 800ac5e:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 800ac60:	68f8      	ldr	r0, [r7, #12]
 800ac62:	f7ff ff9b 	bl	800ab9c <I2C_TreatErrorCallback>
}
 800ac66:	bf00      	nop
 800ac68:	3710      	adds	r7, #16
 800ac6a:	46bd      	mov	sp, r7
 800ac6c:	bd80      	pop	{r7, pc}
	...

0800ac70 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800ac70:	b480      	push	{r7}
 800ac72:	b087      	sub	sp, #28
 800ac74:	af00      	add	r7, sp, #0
 800ac76:	60f8      	str	r0, [r7, #12]
 800ac78:	607b      	str	r3, [r7, #4]
 800ac7a:	460b      	mov	r3, r1
 800ac7c:	817b      	strh	r3, [r7, #10]
 800ac7e:	4613      	mov	r3, r2
 800ac80:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800ac82:	897b      	ldrh	r3, [r7, #10]
 800ac84:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800ac88:	7a7b      	ldrb	r3, [r7, #9]
 800ac8a:	041b      	lsls	r3, r3, #16
 800ac8c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800ac90:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800ac96:	6a3b      	ldr	r3, [r7, #32]
 800ac98:	4313      	orrs	r3, r2
 800ac9a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ac9e:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	685a      	ldr	r2, [r3, #4]
 800aca6:	6a3b      	ldr	r3, [r7, #32]
 800aca8:	0d5b      	lsrs	r3, r3, #21
 800acaa:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800acae:	4b08      	ldr	r3, [pc, #32]	@ (800acd0 <I2C_TransferConfig+0x60>)
 800acb0:	430b      	orrs	r3, r1
 800acb2:	43db      	mvns	r3, r3
 800acb4:	ea02 0103 	and.w	r1, r2, r3
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	697a      	ldr	r2, [r7, #20]
 800acbe:	430a      	orrs	r2, r1
 800acc0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800acc2:	bf00      	nop
 800acc4:	371c      	adds	r7, #28
 800acc6:	46bd      	mov	sp, r7
 800acc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800accc:	4770      	bx	lr
 800acce:	bf00      	nop
 800acd0:	03ff63ff 	.word	0x03ff63ff

0800acd4 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800acd4:	b480      	push	{r7}
 800acd6:	b085      	sub	sp, #20
 800acd8:	af00      	add	r7, sp, #0
 800acda:	6078      	str	r0, [r7, #4]
 800acdc:	460b      	mov	r3, r1
 800acde:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800ace0:	2300      	movs	r3, #0
 800ace2:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ace8:	4a39      	ldr	r2, [pc, #228]	@ (800add0 <I2C_Enable_IRQ+0xfc>)
 800acea:	4293      	cmp	r3, r2
 800acec:	d032      	beq.n	800ad54 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 800acf2:	4a38      	ldr	r2, [pc, #224]	@ (800add4 <I2C_Enable_IRQ+0x100>)
 800acf4:	4293      	cmp	r3, r2
 800acf6:	d02d      	beq.n	800ad54 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800acfc:	4a36      	ldr	r2, [pc, #216]	@ (800add8 <I2C_Enable_IRQ+0x104>)
 800acfe:	4293      	cmp	r3, r2
 800ad00:	d028      	beq.n	800ad54 <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800ad02:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	da03      	bge.n	800ad12 <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800ad0a:	68fb      	ldr	r3, [r7, #12]
 800ad0c:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800ad10:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800ad12:	887b      	ldrh	r3, [r7, #2]
 800ad14:	f003 0301 	and.w	r3, r3, #1
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	d003      	beq.n	800ad24 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800ad1c:	68fb      	ldr	r3, [r7, #12]
 800ad1e:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 800ad22:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800ad24:	887b      	ldrh	r3, [r7, #2]
 800ad26:	f003 0302 	and.w	r3, r3, #2
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d003      	beq.n	800ad36 <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800ad2e:	68fb      	ldr	r3, [r7, #12]
 800ad30:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 800ad34:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800ad36:	887b      	ldrh	r3, [r7, #2]
 800ad38:	2b10      	cmp	r3, #16
 800ad3a:	d103      	bne.n	800ad44 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800ad3c:	68fb      	ldr	r3, [r7, #12]
 800ad3e:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800ad42:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800ad44:	887b      	ldrh	r3, [r7, #2]
 800ad46:	2b20      	cmp	r3, #32
 800ad48:	d133      	bne.n	800adb2 <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	f043 0320 	orr.w	r3, r3, #32
 800ad50:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800ad52:	e02e      	b.n	800adb2 <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800ad54:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800ad58:	2b00      	cmp	r3, #0
 800ad5a:	da03      	bge.n	800ad64 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800ad5c:	68fb      	ldr	r3, [r7, #12]
 800ad5e:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800ad62:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800ad64:	887b      	ldrh	r3, [r7, #2]
 800ad66:	f003 0301 	and.w	r3, r3, #1
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	d003      	beq.n	800ad76 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800ad6e:	68fb      	ldr	r3, [r7, #12]
 800ad70:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 800ad74:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800ad76:	887b      	ldrh	r3, [r7, #2]
 800ad78:	f003 0302 	and.w	r3, r3, #2
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	d003      	beq.n	800ad88 <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800ad80:	68fb      	ldr	r3, [r7, #12]
 800ad82:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 800ad86:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800ad88:	887b      	ldrh	r3, [r7, #2]
 800ad8a:	2b10      	cmp	r3, #16
 800ad8c:	d103      	bne.n	800ad96 <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800ad94:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800ad96:	887b      	ldrh	r3, [r7, #2]
 800ad98:	2b20      	cmp	r3, #32
 800ad9a:	d103      	bne.n	800ada4 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800ada2:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800ada4:	887b      	ldrh	r3, [r7, #2]
 800ada6:	2b40      	cmp	r3, #64	@ 0x40
 800ada8:	d103      	bne.n	800adb2 <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800adb0:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	6819      	ldr	r1, [r3, #0]
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	68fa      	ldr	r2, [r7, #12]
 800adbe:	430a      	orrs	r2, r1
 800adc0:	601a      	str	r2, [r3, #0]
}
 800adc2:	bf00      	nop
 800adc4:	3714      	adds	r7, #20
 800adc6:	46bd      	mov	sp, r7
 800adc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adcc:	4770      	bx	lr
 800adce:	bf00      	nop
 800add0:	08009879 	.word	0x08009879
 800add4:	08009cc1 	.word	0x08009cc1
 800add8:	08009a61 	.word	0x08009a61

0800addc <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800addc:	b480      	push	{r7}
 800adde:	b085      	sub	sp, #20
 800ade0:	af00      	add	r7, sp, #0
 800ade2:	6078      	str	r0, [r7, #4]
 800ade4:	460b      	mov	r3, r1
 800ade6:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800ade8:	2300      	movs	r3, #0
 800adea:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800adec:	887b      	ldrh	r3, [r7, #2]
 800adee:	f003 0301 	and.w	r3, r3, #1
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d00f      	beq.n	800ae16 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 800adfc:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ae04:	b2db      	uxtb	r3, r3
 800ae06:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800ae0a:	2b28      	cmp	r3, #40	@ 0x28
 800ae0c:	d003      	beq.n	800ae16 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800ae14:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800ae16:	887b      	ldrh	r3, [r7, #2]
 800ae18:	f003 0302 	and.w	r3, r3, #2
 800ae1c:	2b00      	cmp	r3, #0
 800ae1e:	d00f      	beq.n	800ae40 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800ae20:	68fb      	ldr	r3, [r7, #12]
 800ae22:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 800ae26:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ae2e:	b2db      	uxtb	r3, r3
 800ae30:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800ae34:	2b28      	cmp	r3, #40	@ 0x28
 800ae36:	d003      	beq.n	800ae40 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800ae3e:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800ae40:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	da03      	bge.n	800ae50 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800ae4e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800ae50:	887b      	ldrh	r3, [r7, #2]
 800ae52:	2b10      	cmp	r3, #16
 800ae54:	d103      	bne.n	800ae5e <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800ae56:	68fb      	ldr	r3, [r7, #12]
 800ae58:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800ae5c:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800ae5e:	887b      	ldrh	r3, [r7, #2]
 800ae60:	2b20      	cmp	r3, #32
 800ae62:	d103      	bne.n	800ae6c <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800ae64:	68fb      	ldr	r3, [r7, #12]
 800ae66:	f043 0320 	orr.w	r3, r3, #32
 800ae6a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800ae6c:	887b      	ldrh	r3, [r7, #2]
 800ae6e:	2b40      	cmp	r3, #64	@ 0x40
 800ae70:	d103      	bne.n	800ae7a <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ae78:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	6819      	ldr	r1, [r3, #0]
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	43da      	mvns	r2, r3
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	400a      	ands	r2, r1
 800ae8a:	601a      	str	r2, [r3, #0]
}
 800ae8c:	bf00      	nop
 800ae8e:	3714      	adds	r7, #20
 800ae90:	46bd      	mov	sp, r7
 800ae92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae96:	4770      	bx	lr

0800ae98 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800ae98:	b480      	push	{r7}
 800ae9a:	b083      	sub	sp, #12
 800ae9c:	af00      	add	r7, sp, #0
 800ae9e:	6078      	str	r0, [r7, #4]
 800aea0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800aea8:	b2db      	uxtb	r3, r3
 800aeaa:	2b20      	cmp	r3, #32
 800aeac:	d138      	bne.n	800af20 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800aeb4:	2b01      	cmp	r3, #1
 800aeb6:	d101      	bne.n	800aebc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800aeb8:	2302      	movs	r3, #2
 800aeba:	e032      	b.n	800af22 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	2201      	movs	r2, #1
 800aec0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	2224      	movs	r2, #36	@ 0x24
 800aec8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	681a      	ldr	r2, [r3, #0]
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	681b      	ldr	r3, [r3, #0]
 800aed6:	f022 0201 	bic.w	r2, r2, #1
 800aeda:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	681a      	ldr	r2, [r3, #0]
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800aeea:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	6819      	ldr	r1, [r3, #0]
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	683a      	ldr	r2, [r7, #0]
 800aef8:	430a      	orrs	r2, r1
 800aefa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	681a      	ldr	r2, [r3, #0]
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	f042 0201 	orr.w	r2, r2, #1
 800af0a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	2220      	movs	r2, #32
 800af10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	2200      	movs	r2, #0
 800af18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800af1c:	2300      	movs	r3, #0
 800af1e:	e000      	b.n	800af22 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800af20:	2302      	movs	r3, #2
  }
}
 800af22:	4618      	mov	r0, r3
 800af24:	370c      	adds	r7, #12
 800af26:	46bd      	mov	sp, r7
 800af28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af2c:	4770      	bx	lr

0800af2e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800af2e:	b480      	push	{r7}
 800af30:	b085      	sub	sp, #20
 800af32:	af00      	add	r7, sp, #0
 800af34:	6078      	str	r0, [r7, #4]
 800af36:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800af3e:	b2db      	uxtb	r3, r3
 800af40:	2b20      	cmp	r3, #32
 800af42:	d139      	bne.n	800afb8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800af4a:	2b01      	cmp	r3, #1
 800af4c:	d101      	bne.n	800af52 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800af4e:	2302      	movs	r3, #2
 800af50:	e033      	b.n	800afba <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	2201      	movs	r2, #1
 800af56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	2224      	movs	r2, #36	@ 0x24
 800af5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	681a      	ldr	r2, [r3, #0]
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	f022 0201 	bic.w	r2, r2, #1
 800af70:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	681b      	ldr	r3, [r3, #0]
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800af80:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800af82:	683b      	ldr	r3, [r7, #0]
 800af84:	021b      	lsls	r3, r3, #8
 800af86:	68fa      	ldr	r2, [r7, #12]
 800af88:	4313      	orrs	r3, r2
 800af8a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	681b      	ldr	r3, [r3, #0]
 800af90:	68fa      	ldr	r2, [r7, #12]
 800af92:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	681a      	ldr	r2, [r3, #0]
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	f042 0201 	orr.w	r2, r2, #1
 800afa2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	2220      	movs	r2, #32
 800afa8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	2200      	movs	r2, #0
 800afb0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800afb4:	2300      	movs	r3, #0
 800afb6:	e000      	b.n	800afba <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800afb8:	2302      	movs	r3, #2
  }
}
 800afba:	4618      	mov	r0, r3
 800afbc:	3714      	adds	r7, #20
 800afbe:	46bd      	mov	sp, r7
 800afc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afc4:	4770      	bx	lr

0800afc6 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 800afc6:	b580      	push	{r7, lr}
 800afc8:	b084      	sub	sp, #16
 800afca:	af00      	add	r7, sp, #0
 800afcc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d101      	bne.n	800afd8 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 800afd4:	2301      	movs	r3, #1
 800afd6:	e043      	b.n	800b060 <HAL_IWDG_Init+0x9a>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 800afe0:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	681b      	ldr	r3, [r3, #0]
 800afe6:	f245 5255 	movw	r2, #21845	@ 0x5555
 800afea:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	687a      	ldr	r2, [r7, #4]
 800aff2:	6852      	ldr	r2, [r2, #4]
 800aff4:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	687a      	ldr	r2, [r7, #4]
 800affc:	6892      	ldr	r2, [r2, #8]
 800affe:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 800b000:	f7f8 f8c6 	bl	8003190 <HAL_GetTick>
 800b004:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800b006:	e011      	b.n	800b02c <HAL_IWDG_Init+0x66>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 800b008:	f7f8 f8c2 	bl	8003190 <HAL_GetTick>
 800b00c:	4602      	mov	r2, r0
 800b00e:	68fb      	ldr	r3, [r7, #12]
 800b010:	1ad3      	subs	r3, r2, r3
 800b012:	f641 0201 	movw	r2, #6145	@ 0x1801
 800b016:	4293      	cmp	r3, r2
 800b018:	d908      	bls.n	800b02c <HAL_IWDG_Init+0x66>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	68db      	ldr	r3, [r3, #12]
 800b020:	f003 0307 	and.w	r3, r3, #7
 800b024:	2b00      	cmp	r3, #0
 800b026:	d001      	beq.n	800b02c <HAL_IWDG_Init+0x66>
      {
        return HAL_TIMEOUT;
 800b028:	2303      	movs	r3, #3
 800b02a:	e019      	b.n	800b060 <HAL_IWDG_Init+0x9a>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	68db      	ldr	r3, [r3, #12]
 800b032:	f003 0307 	and.w	r3, r3, #7
 800b036:	2b00      	cmp	r3, #0
 800b038:	d1e6      	bne.n	800b008 <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	681b      	ldr	r3, [r3, #0]
 800b03e:	691a      	ldr	r2, [r3, #16]
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	68db      	ldr	r3, [r3, #12]
 800b044:	429a      	cmp	r2, r3
 800b046:	d005      	beq.n	800b054 <HAL_IWDG_Init+0x8e>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	681b      	ldr	r3, [r3, #0]
 800b04c:	687a      	ldr	r2, [r7, #4]
 800b04e:	68d2      	ldr	r2, [r2, #12]
 800b050:	611a      	str	r2, [r3, #16]
 800b052:	e004      	b.n	800b05e <HAL_IWDG_Init+0x98>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	681b      	ldr	r3, [r3, #0]
 800b058:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 800b05c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800b05e:	2300      	movs	r3, #0
}
 800b060:	4618      	mov	r0, r3
 800b062:	3710      	adds	r7, #16
 800b064:	46bd      	mov	sp, r7
 800b066:	bd80      	pop	{r7, pc}

0800b068 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 800b068:	b480      	push	{r7}
 800b06a:	b083      	sub	sp, #12
 800b06c:	af00      	add	r7, sp, #0
 800b06e:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 800b078:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800b07a:	2300      	movs	r3, #0
}
 800b07c:	4618      	mov	r0, r3
 800b07e:	370c      	adds	r7, #12
 800b080:	46bd      	mov	sp, r7
 800b082:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b086:	4770      	bx	lr

0800b088 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800b088:	b580      	push	{r7, lr}
 800b08a:	b086      	sub	sp, #24
 800b08c:	af02      	add	r7, sp, #8
 800b08e:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	2b00      	cmp	r3, #0
 800b094:	d101      	bne.n	800b09a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800b096:	2301      	movs	r3, #1
 800b098:	e0fe      	b.n	800b298 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800b0a0:	b2db      	uxtb	r3, r3
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	d106      	bne.n	800b0b4 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	2200      	movs	r2, #0
 800b0aa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800b0ae:	6878      	ldr	r0, [r7, #4]
 800b0b0:	f00c fb80 	bl	80177b4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	2203      	movs	r2, #3
 800b0b8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	4618      	mov	r0, r3
 800b0c2:	f008 ff18 	bl	8013ef6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	6818      	ldr	r0, [r3, #0]
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	7c1a      	ldrb	r2, [r3, #16]
 800b0ce:	f88d 2000 	strb.w	r2, [sp]
 800b0d2:	3304      	adds	r3, #4
 800b0d4:	cb0e      	ldmia	r3, {r1, r2, r3}
 800b0d6:	f008 fde9 	bl	8013cac <USB_CoreInit>
 800b0da:	4603      	mov	r3, r0
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d005      	beq.n	800b0ec <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	2202      	movs	r2, #2
 800b0e4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800b0e8:	2301      	movs	r3, #1
 800b0ea:	e0d5      	b.n	800b298 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	2100      	movs	r1, #0
 800b0f2:	4618      	mov	r0, r3
 800b0f4:	f008 ff10 	bl	8013f18 <USB_SetCurrentMode>
 800b0f8:	4603      	mov	r3, r0
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	d005      	beq.n	800b10a <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	2202      	movs	r2, #2
 800b102:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800b106:	2301      	movs	r3, #1
 800b108:	e0c6      	b.n	800b298 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b10a:	2300      	movs	r3, #0
 800b10c:	73fb      	strb	r3, [r7, #15]
 800b10e:	e04a      	b.n	800b1a6 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800b110:	7bfa      	ldrb	r2, [r7, #15]
 800b112:	6879      	ldr	r1, [r7, #4]
 800b114:	4613      	mov	r3, r2
 800b116:	00db      	lsls	r3, r3, #3
 800b118:	4413      	add	r3, r2
 800b11a:	009b      	lsls	r3, r3, #2
 800b11c:	440b      	add	r3, r1
 800b11e:	3315      	adds	r3, #21
 800b120:	2201      	movs	r2, #1
 800b122:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800b124:	7bfa      	ldrb	r2, [r7, #15]
 800b126:	6879      	ldr	r1, [r7, #4]
 800b128:	4613      	mov	r3, r2
 800b12a:	00db      	lsls	r3, r3, #3
 800b12c:	4413      	add	r3, r2
 800b12e:	009b      	lsls	r3, r3, #2
 800b130:	440b      	add	r3, r1
 800b132:	3314      	adds	r3, #20
 800b134:	7bfa      	ldrb	r2, [r7, #15]
 800b136:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800b138:	7bfa      	ldrb	r2, [r7, #15]
 800b13a:	7bfb      	ldrb	r3, [r7, #15]
 800b13c:	b298      	uxth	r0, r3
 800b13e:	6879      	ldr	r1, [r7, #4]
 800b140:	4613      	mov	r3, r2
 800b142:	00db      	lsls	r3, r3, #3
 800b144:	4413      	add	r3, r2
 800b146:	009b      	lsls	r3, r3, #2
 800b148:	440b      	add	r3, r1
 800b14a:	332e      	adds	r3, #46	@ 0x2e
 800b14c:	4602      	mov	r2, r0
 800b14e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800b150:	7bfa      	ldrb	r2, [r7, #15]
 800b152:	6879      	ldr	r1, [r7, #4]
 800b154:	4613      	mov	r3, r2
 800b156:	00db      	lsls	r3, r3, #3
 800b158:	4413      	add	r3, r2
 800b15a:	009b      	lsls	r3, r3, #2
 800b15c:	440b      	add	r3, r1
 800b15e:	3318      	adds	r3, #24
 800b160:	2200      	movs	r2, #0
 800b162:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800b164:	7bfa      	ldrb	r2, [r7, #15]
 800b166:	6879      	ldr	r1, [r7, #4]
 800b168:	4613      	mov	r3, r2
 800b16a:	00db      	lsls	r3, r3, #3
 800b16c:	4413      	add	r3, r2
 800b16e:	009b      	lsls	r3, r3, #2
 800b170:	440b      	add	r3, r1
 800b172:	331c      	adds	r3, #28
 800b174:	2200      	movs	r2, #0
 800b176:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800b178:	7bfa      	ldrb	r2, [r7, #15]
 800b17a:	6879      	ldr	r1, [r7, #4]
 800b17c:	4613      	mov	r3, r2
 800b17e:	00db      	lsls	r3, r3, #3
 800b180:	4413      	add	r3, r2
 800b182:	009b      	lsls	r3, r3, #2
 800b184:	440b      	add	r3, r1
 800b186:	3320      	adds	r3, #32
 800b188:	2200      	movs	r2, #0
 800b18a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800b18c:	7bfa      	ldrb	r2, [r7, #15]
 800b18e:	6879      	ldr	r1, [r7, #4]
 800b190:	4613      	mov	r3, r2
 800b192:	00db      	lsls	r3, r3, #3
 800b194:	4413      	add	r3, r2
 800b196:	009b      	lsls	r3, r3, #2
 800b198:	440b      	add	r3, r1
 800b19a:	3324      	adds	r3, #36	@ 0x24
 800b19c:	2200      	movs	r2, #0
 800b19e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b1a0:	7bfb      	ldrb	r3, [r7, #15]
 800b1a2:	3301      	adds	r3, #1
 800b1a4:	73fb      	strb	r3, [r7, #15]
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	791b      	ldrb	r3, [r3, #4]
 800b1aa:	7bfa      	ldrb	r2, [r7, #15]
 800b1ac:	429a      	cmp	r2, r3
 800b1ae:	d3af      	bcc.n	800b110 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b1b0:	2300      	movs	r3, #0
 800b1b2:	73fb      	strb	r3, [r7, #15]
 800b1b4:	e044      	b.n	800b240 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800b1b6:	7bfa      	ldrb	r2, [r7, #15]
 800b1b8:	6879      	ldr	r1, [r7, #4]
 800b1ba:	4613      	mov	r3, r2
 800b1bc:	00db      	lsls	r3, r3, #3
 800b1be:	4413      	add	r3, r2
 800b1c0:	009b      	lsls	r3, r3, #2
 800b1c2:	440b      	add	r3, r1
 800b1c4:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800b1c8:	2200      	movs	r2, #0
 800b1ca:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800b1cc:	7bfa      	ldrb	r2, [r7, #15]
 800b1ce:	6879      	ldr	r1, [r7, #4]
 800b1d0:	4613      	mov	r3, r2
 800b1d2:	00db      	lsls	r3, r3, #3
 800b1d4:	4413      	add	r3, r2
 800b1d6:	009b      	lsls	r3, r3, #2
 800b1d8:	440b      	add	r3, r1
 800b1da:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800b1de:	7bfa      	ldrb	r2, [r7, #15]
 800b1e0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800b1e2:	7bfa      	ldrb	r2, [r7, #15]
 800b1e4:	6879      	ldr	r1, [r7, #4]
 800b1e6:	4613      	mov	r3, r2
 800b1e8:	00db      	lsls	r3, r3, #3
 800b1ea:	4413      	add	r3, r2
 800b1ec:	009b      	lsls	r3, r3, #2
 800b1ee:	440b      	add	r3, r1
 800b1f0:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800b1f4:	2200      	movs	r2, #0
 800b1f6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800b1f8:	7bfa      	ldrb	r2, [r7, #15]
 800b1fa:	6879      	ldr	r1, [r7, #4]
 800b1fc:	4613      	mov	r3, r2
 800b1fe:	00db      	lsls	r3, r3, #3
 800b200:	4413      	add	r3, r2
 800b202:	009b      	lsls	r3, r3, #2
 800b204:	440b      	add	r3, r1
 800b206:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800b20a:	2200      	movs	r2, #0
 800b20c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800b20e:	7bfa      	ldrb	r2, [r7, #15]
 800b210:	6879      	ldr	r1, [r7, #4]
 800b212:	4613      	mov	r3, r2
 800b214:	00db      	lsls	r3, r3, #3
 800b216:	4413      	add	r3, r2
 800b218:	009b      	lsls	r3, r3, #2
 800b21a:	440b      	add	r3, r1
 800b21c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800b220:	2200      	movs	r2, #0
 800b222:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800b224:	7bfa      	ldrb	r2, [r7, #15]
 800b226:	6879      	ldr	r1, [r7, #4]
 800b228:	4613      	mov	r3, r2
 800b22a:	00db      	lsls	r3, r3, #3
 800b22c:	4413      	add	r3, r2
 800b22e:	009b      	lsls	r3, r3, #2
 800b230:	440b      	add	r3, r1
 800b232:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800b236:	2200      	movs	r2, #0
 800b238:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b23a:	7bfb      	ldrb	r3, [r7, #15]
 800b23c:	3301      	adds	r3, #1
 800b23e:	73fb      	strb	r3, [r7, #15]
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	791b      	ldrb	r3, [r3, #4]
 800b244:	7bfa      	ldrb	r2, [r7, #15]
 800b246:	429a      	cmp	r2, r3
 800b248:	d3b5      	bcc.n	800b1b6 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	6818      	ldr	r0, [r3, #0]
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	7c1a      	ldrb	r2, [r3, #16]
 800b252:	f88d 2000 	strb.w	r2, [sp]
 800b256:	3304      	adds	r3, #4
 800b258:	cb0e      	ldmia	r3, {r1, r2, r3}
 800b25a:	f008 fea9 	bl	8013fb0 <USB_DevInit>
 800b25e:	4603      	mov	r3, r0
 800b260:	2b00      	cmp	r3, #0
 800b262:	d005      	beq.n	800b270 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	2202      	movs	r2, #2
 800b268:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800b26c:	2301      	movs	r3, #1
 800b26e:	e013      	b.n	800b298 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	2200      	movs	r2, #0
 800b274:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	2201      	movs	r2, #1
 800b27a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	7b1b      	ldrb	r3, [r3, #12]
 800b282:	2b01      	cmp	r3, #1
 800b284:	d102      	bne.n	800b28c <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800b286:	6878      	ldr	r0, [r7, #4]
 800b288:	f001 f96e 	bl	800c568 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	4618      	mov	r0, r3
 800b292:	f009 feec 	bl	801506e <USB_DevDisconnect>

  return HAL_OK;
 800b296:	2300      	movs	r3, #0
}
 800b298:	4618      	mov	r0, r3
 800b29a:	3710      	adds	r7, #16
 800b29c:	46bd      	mov	sp, r7
 800b29e:	bd80      	pop	{r7, pc}

0800b2a0 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800b2a0:	b580      	push	{r7, lr}
 800b2a2:	b084      	sub	sp, #16
 800b2a4:	af00      	add	r7, sp, #0
 800b2a6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	681b      	ldr	r3, [r3, #0]
 800b2ac:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800b2b4:	2b01      	cmp	r3, #1
 800b2b6:	d101      	bne.n	800b2bc <HAL_PCD_Start+0x1c>
 800b2b8:	2302      	movs	r3, #2
 800b2ba:	e022      	b.n	800b302 <HAL_PCD_Start+0x62>
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	2201      	movs	r2, #1
 800b2c0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800b2c4:	68fb      	ldr	r3, [r7, #12]
 800b2c6:	68db      	ldr	r3, [r3, #12]
 800b2c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	d009      	beq.n	800b2e4 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800b2d4:	2b01      	cmp	r3, #1
 800b2d6:	d105      	bne.n	800b2e4 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800b2d8:	68fb      	ldr	r3, [r7, #12]
 800b2da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2dc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800b2e0:	68fb      	ldr	r3, [r7, #12]
 800b2e2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	681b      	ldr	r3, [r3, #0]
 800b2e8:	4618      	mov	r0, r3
 800b2ea:	f008 fdf3 	bl	8013ed4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	681b      	ldr	r3, [r3, #0]
 800b2f2:	4618      	mov	r0, r3
 800b2f4:	f009 fe9a 	bl	801502c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	2200      	movs	r2, #0
 800b2fc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800b300:	2300      	movs	r3, #0
}
 800b302:	4618      	mov	r0, r3
 800b304:	3710      	adds	r7, #16
 800b306:	46bd      	mov	sp, r7
 800b308:	bd80      	pop	{r7, pc}

0800b30a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800b30a:	b590      	push	{r4, r7, lr}
 800b30c:	b08d      	sub	sp, #52	@ 0x34
 800b30e:	af00      	add	r7, sp, #0
 800b310:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b318:	6a3b      	ldr	r3, [r7, #32]
 800b31a:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	681b      	ldr	r3, [r3, #0]
 800b320:	4618      	mov	r0, r3
 800b322:	f009 ff58 	bl	80151d6 <USB_GetMode>
 800b326:	4603      	mov	r3, r0
 800b328:	2b00      	cmp	r3, #0
 800b32a:	f040 84b9 	bne.w	800bca0 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	681b      	ldr	r3, [r3, #0]
 800b332:	4618      	mov	r0, r3
 800b334:	f009 febc 	bl	80150b0 <USB_ReadInterrupts>
 800b338:	4603      	mov	r3, r0
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	f000 84af 	beq.w	800bc9e <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800b340:	69fb      	ldr	r3, [r7, #28]
 800b342:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b346:	689b      	ldr	r3, [r3, #8]
 800b348:	0a1b      	lsrs	r3, r3, #8
 800b34a:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	4618      	mov	r0, r3
 800b35a:	f009 fea9 	bl	80150b0 <USB_ReadInterrupts>
 800b35e:	4603      	mov	r3, r0
 800b360:	f003 0302 	and.w	r3, r3, #2
 800b364:	2b02      	cmp	r3, #2
 800b366:	d107      	bne.n	800b378 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	695a      	ldr	r2, [r3, #20]
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	681b      	ldr	r3, [r3, #0]
 800b372:	f002 0202 	and.w	r2, r2, #2
 800b376:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	4618      	mov	r0, r3
 800b37e:	f009 fe97 	bl	80150b0 <USB_ReadInterrupts>
 800b382:	4603      	mov	r3, r0
 800b384:	f003 0310 	and.w	r3, r3, #16
 800b388:	2b10      	cmp	r3, #16
 800b38a:	d161      	bne.n	800b450 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	699a      	ldr	r2, [r3, #24]
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	f022 0210 	bic.w	r2, r2, #16
 800b39a:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800b39c:	6a3b      	ldr	r3, [r7, #32]
 800b39e:	6a1b      	ldr	r3, [r3, #32]
 800b3a0:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800b3a2:	69bb      	ldr	r3, [r7, #24]
 800b3a4:	f003 020f 	and.w	r2, r3, #15
 800b3a8:	4613      	mov	r3, r2
 800b3aa:	00db      	lsls	r3, r3, #3
 800b3ac:	4413      	add	r3, r2
 800b3ae:	009b      	lsls	r3, r3, #2
 800b3b0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800b3b4:	687a      	ldr	r2, [r7, #4]
 800b3b6:	4413      	add	r3, r2
 800b3b8:	3304      	adds	r3, #4
 800b3ba:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800b3bc:	69bb      	ldr	r3, [r7, #24]
 800b3be:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800b3c2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b3c6:	d124      	bne.n	800b412 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800b3c8:	69ba      	ldr	r2, [r7, #24]
 800b3ca:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800b3ce:	4013      	ands	r3, r2
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d035      	beq.n	800b440 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800b3d4:	697b      	ldr	r3, [r7, #20]
 800b3d6:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800b3d8:	69bb      	ldr	r3, [r7, #24]
 800b3da:	091b      	lsrs	r3, r3, #4
 800b3dc:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800b3de:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800b3e2:	b29b      	uxth	r3, r3
 800b3e4:	461a      	mov	r2, r3
 800b3e6:	6a38      	ldr	r0, [r7, #32]
 800b3e8:	f009 fcce 	bl	8014d88 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800b3ec:	697b      	ldr	r3, [r7, #20]
 800b3ee:	68da      	ldr	r2, [r3, #12]
 800b3f0:	69bb      	ldr	r3, [r7, #24]
 800b3f2:	091b      	lsrs	r3, r3, #4
 800b3f4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800b3f8:	441a      	add	r2, r3
 800b3fa:	697b      	ldr	r3, [r7, #20]
 800b3fc:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800b3fe:	697b      	ldr	r3, [r7, #20]
 800b400:	695a      	ldr	r2, [r3, #20]
 800b402:	69bb      	ldr	r3, [r7, #24]
 800b404:	091b      	lsrs	r3, r3, #4
 800b406:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800b40a:	441a      	add	r2, r3
 800b40c:	697b      	ldr	r3, [r7, #20]
 800b40e:	615a      	str	r2, [r3, #20]
 800b410:	e016      	b.n	800b440 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800b412:	69bb      	ldr	r3, [r7, #24]
 800b414:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800b418:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800b41c:	d110      	bne.n	800b440 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800b424:	2208      	movs	r2, #8
 800b426:	4619      	mov	r1, r3
 800b428:	6a38      	ldr	r0, [r7, #32]
 800b42a:	f009 fcad 	bl	8014d88 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800b42e:	697b      	ldr	r3, [r7, #20]
 800b430:	695a      	ldr	r2, [r3, #20]
 800b432:	69bb      	ldr	r3, [r7, #24]
 800b434:	091b      	lsrs	r3, r3, #4
 800b436:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800b43a:	441a      	add	r2, r3
 800b43c:	697b      	ldr	r3, [r7, #20]
 800b43e:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	681b      	ldr	r3, [r3, #0]
 800b444:	699a      	ldr	r2, [r3, #24]
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	f042 0210 	orr.w	r2, r2, #16
 800b44e:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	4618      	mov	r0, r3
 800b456:	f009 fe2b 	bl	80150b0 <USB_ReadInterrupts>
 800b45a:	4603      	mov	r3, r0
 800b45c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800b460:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800b464:	f040 80a7 	bne.w	800b5b6 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800b468:	2300      	movs	r3, #0
 800b46a:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	4618      	mov	r0, r3
 800b472:	f009 fe30 	bl	80150d6 <USB_ReadDevAllOutEpInterrupt>
 800b476:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800b478:	e099      	b.n	800b5ae <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800b47a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b47c:	f003 0301 	and.w	r3, r3, #1
 800b480:	2b00      	cmp	r3, #0
 800b482:	f000 808e 	beq.w	800b5a2 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	681b      	ldr	r3, [r3, #0]
 800b48a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b48c:	b2d2      	uxtb	r2, r2
 800b48e:	4611      	mov	r1, r2
 800b490:	4618      	mov	r0, r3
 800b492:	f009 fe54 	bl	801513e <USB_ReadDevOutEPInterrupt>
 800b496:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800b498:	693b      	ldr	r3, [r7, #16]
 800b49a:	f003 0301 	and.w	r3, r3, #1
 800b49e:	2b00      	cmp	r3, #0
 800b4a0:	d00c      	beq.n	800b4bc <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800b4a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4a4:	015a      	lsls	r2, r3, #5
 800b4a6:	69fb      	ldr	r3, [r7, #28]
 800b4a8:	4413      	add	r3, r2
 800b4aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b4ae:	461a      	mov	r2, r3
 800b4b0:	2301      	movs	r3, #1
 800b4b2:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800b4b4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b4b6:	6878      	ldr	r0, [r7, #4]
 800b4b8:	f000 fed0 	bl	800c25c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800b4bc:	693b      	ldr	r3, [r7, #16]
 800b4be:	f003 0308 	and.w	r3, r3, #8
 800b4c2:	2b00      	cmp	r3, #0
 800b4c4:	d00c      	beq.n	800b4e0 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800b4c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4c8:	015a      	lsls	r2, r3, #5
 800b4ca:	69fb      	ldr	r3, [r7, #28]
 800b4cc:	4413      	add	r3, r2
 800b4ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b4d2:	461a      	mov	r2, r3
 800b4d4:	2308      	movs	r3, #8
 800b4d6:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800b4d8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b4da:	6878      	ldr	r0, [r7, #4]
 800b4dc:	f000 ffa6 	bl	800c42c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800b4e0:	693b      	ldr	r3, [r7, #16]
 800b4e2:	f003 0310 	and.w	r3, r3, #16
 800b4e6:	2b00      	cmp	r3, #0
 800b4e8:	d008      	beq.n	800b4fc <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800b4ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4ec:	015a      	lsls	r2, r3, #5
 800b4ee:	69fb      	ldr	r3, [r7, #28]
 800b4f0:	4413      	add	r3, r2
 800b4f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b4f6:	461a      	mov	r2, r3
 800b4f8:	2310      	movs	r3, #16
 800b4fa:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800b4fc:	693b      	ldr	r3, [r7, #16]
 800b4fe:	f003 0302 	and.w	r3, r3, #2
 800b502:	2b00      	cmp	r3, #0
 800b504:	d030      	beq.n	800b568 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800b506:	6a3b      	ldr	r3, [r7, #32]
 800b508:	695b      	ldr	r3, [r3, #20]
 800b50a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b50e:	2b80      	cmp	r3, #128	@ 0x80
 800b510:	d109      	bne.n	800b526 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800b512:	69fb      	ldr	r3, [r7, #28]
 800b514:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b518:	685b      	ldr	r3, [r3, #4]
 800b51a:	69fa      	ldr	r2, [r7, #28]
 800b51c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b520:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800b524:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800b526:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b528:	4613      	mov	r3, r2
 800b52a:	00db      	lsls	r3, r3, #3
 800b52c:	4413      	add	r3, r2
 800b52e:	009b      	lsls	r3, r3, #2
 800b530:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800b534:	687a      	ldr	r2, [r7, #4]
 800b536:	4413      	add	r3, r2
 800b538:	3304      	adds	r3, #4
 800b53a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800b53c:	697b      	ldr	r3, [r7, #20]
 800b53e:	78db      	ldrb	r3, [r3, #3]
 800b540:	2b01      	cmp	r3, #1
 800b542:	d108      	bne.n	800b556 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800b544:	697b      	ldr	r3, [r7, #20]
 800b546:	2200      	movs	r2, #0
 800b548:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800b54a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b54c:	b2db      	uxtb	r3, r3
 800b54e:	4619      	mov	r1, r3
 800b550:	6878      	ldr	r0, [r7, #4]
 800b552:	f00c fa4f 	bl	80179f4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800b556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b558:	015a      	lsls	r2, r3, #5
 800b55a:	69fb      	ldr	r3, [r7, #28]
 800b55c:	4413      	add	r3, r2
 800b55e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b562:	461a      	mov	r2, r3
 800b564:	2302      	movs	r3, #2
 800b566:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800b568:	693b      	ldr	r3, [r7, #16]
 800b56a:	f003 0320 	and.w	r3, r3, #32
 800b56e:	2b00      	cmp	r3, #0
 800b570:	d008      	beq.n	800b584 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800b572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b574:	015a      	lsls	r2, r3, #5
 800b576:	69fb      	ldr	r3, [r7, #28]
 800b578:	4413      	add	r3, r2
 800b57a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b57e:	461a      	mov	r2, r3
 800b580:	2320      	movs	r3, #32
 800b582:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800b584:	693b      	ldr	r3, [r7, #16]
 800b586:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b58a:	2b00      	cmp	r3, #0
 800b58c:	d009      	beq.n	800b5a2 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800b58e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b590:	015a      	lsls	r2, r3, #5
 800b592:	69fb      	ldr	r3, [r7, #28]
 800b594:	4413      	add	r3, r2
 800b596:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b59a:	461a      	mov	r2, r3
 800b59c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800b5a0:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800b5a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5a4:	3301      	adds	r3, #1
 800b5a6:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800b5a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5aa:	085b      	lsrs	r3, r3, #1
 800b5ac:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800b5ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	f47f af62 	bne.w	800b47a <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	681b      	ldr	r3, [r3, #0]
 800b5ba:	4618      	mov	r0, r3
 800b5bc:	f009 fd78 	bl	80150b0 <USB_ReadInterrupts>
 800b5c0:	4603      	mov	r3, r0
 800b5c2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800b5c6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b5ca:	f040 80db 	bne.w	800b784 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	4618      	mov	r0, r3
 800b5d4:	f009 fd99 	bl	801510a <USB_ReadDevAllInEpInterrupt>
 800b5d8:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800b5da:	2300      	movs	r3, #0
 800b5dc:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800b5de:	e0cd      	b.n	800b77c <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800b5e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5e2:	f003 0301 	and.w	r3, r3, #1
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	f000 80c2 	beq.w	800b770 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b5f2:	b2d2      	uxtb	r2, r2
 800b5f4:	4611      	mov	r1, r2
 800b5f6:	4618      	mov	r0, r3
 800b5f8:	f009 fdbf 	bl	801517a <USB_ReadDevInEPInterrupt>
 800b5fc:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800b5fe:	693b      	ldr	r3, [r7, #16]
 800b600:	f003 0301 	and.w	r3, r3, #1
 800b604:	2b00      	cmp	r3, #0
 800b606:	d057      	beq.n	800b6b8 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800b608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b60a:	f003 030f 	and.w	r3, r3, #15
 800b60e:	2201      	movs	r2, #1
 800b610:	fa02 f303 	lsl.w	r3, r2, r3
 800b614:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800b616:	69fb      	ldr	r3, [r7, #28]
 800b618:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b61c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b61e:	68fb      	ldr	r3, [r7, #12]
 800b620:	43db      	mvns	r3, r3
 800b622:	69f9      	ldr	r1, [r7, #28]
 800b624:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b628:	4013      	ands	r3, r2
 800b62a:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800b62c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b62e:	015a      	lsls	r2, r3, #5
 800b630:	69fb      	ldr	r3, [r7, #28]
 800b632:	4413      	add	r3, r2
 800b634:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b638:	461a      	mov	r2, r3
 800b63a:	2301      	movs	r3, #1
 800b63c:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	799b      	ldrb	r3, [r3, #6]
 800b642:	2b01      	cmp	r3, #1
 800b644:	d132      	bne.n	800b6ac <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800b646:	6879      	ldr	r1, [r7, #4]
 800b648:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b64a:	4613      	mov	r3, r2
 800b64c:	00db      	lsls	r3, r3, #3
 800b64e:	4413      	add	r3, r2
 800b650:	009b      	lsls	r3, r3, #2
 800b652:	440b      	add	r3, r1
 800b654:	3320      	adds	r3, #32
 800b656:	6819      	ldr	r1, [r3, #0]
 800b658:	6878      	ldr	r0, [r7, #4]
 800b65a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b65c:	4613      	mov	r3, r2
 800b65e:	00db      	lsls	r3, r3, #3
 800b660:	4413      	add	r3, r2
 800b662:	009b      	lsls	r3, r3, #2
 800b664:	4403      	add	r3, r0
 800b666:	331c      	adds	r3, #28
 800b668:	681b      	ldr	r3, [r3, #0]
 800b66a:	4419      	add	r1, r3
 800b66c:	6878      	ldr	r0, [r7, #4]
 800b66e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b670:	4613      	mov	r3, r2
 800b672:	00db      	lsls	r3, r3, #3
 800b674:	4413      	add	r3, r2
 800b676:	009b      	lsls	r3, r3, #2
 800b678:	4403      	add	r3, r0
 800b67a:	3320      	adds	r3, #32
 800b67c:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800b67e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b680:	2b00      	cmp	r3, #0
 800b682:	d113      	bne.n	800b6ac <HAL_PCD_IRQHandler+0x3a2>
 800b684:	6879      	ldr	r1, [r7, #4]
 800b686:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b688:	4613      	mov	r3, r2
 800b68a:	00db      	lsls	r3, r3, #3
 800b68c:	4413      	add	r3, r2
 800b68e:	009b      	lsls	r3, r3, #2
 800b690:	440b      	add	r3, r1
 800b692:	3324      	adds	r3, #36	@ 0x24
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	2b00      	cmp	r3, #0
 800b698:	d108      	bne.n	800b6ac <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	6818      	ldr	r0, [r3, #0]
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800b6a4:	461a      	mov	r2, r3
 800b6a6:	2101      	movs	r1, #1
 800b6a8:	f009 fdc8 	bl	801523c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800b6ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6ae:	b2db      	uxtb	r3, r3
 800b6b0:	4619      	mov	r1, r3
 800b6b2:	6878      	ldr	r0, [r7, #4]
 800b6b4:	f00c f919 	bl	80178ea <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800b6b8:	693b      	ldr	r3, [r7, #16]
 800b6ba:	f003 0308 	and.w	r3, r3, #8
 800b6be:	2b00      	cmp	r3, #0
 800b6c0:	d008      	beq.n	800b6d4 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800b6c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6c4:	015a      	lsls	r2, r3, #5
 800b6c6:	69fb      	ldr	r3, [r7, #28]
 800b6c8:	4413      	add	r3, r2
 800b6ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b6ce:	461a      	mov	r2, r3
 800b6d0:	2308      	movs	r3, #8
 800b6d2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800b6d4:	693b      	ldr	r3, [r7, #16]
 800b6d6:	f003 0310 	and.w	r3, r3, #16
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	d008      	beq.n	800b6f0 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800b6de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6e0:	015a      	lsls	r2, r3, #5
 800b6e2:	69fb      	ldr	r3, [r7, #28]
 800b6e4:	4413      	add	r3, r2
 800b6e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b6ea:	461a      	mov	r2, r3
 800b6ec:	2310      	movs	r3, #16
 800b6ee:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800b6f0:	693b      	ldr	r3, [r7, #16]
 800b6f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d008      	beq.n	800b70c <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800b6fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6fc:	015a      	lsls	r2, r3, #5
 800b6fe:	69fb      	ldr	r3, [r7, #28]
 800b700:	4413      	add	r3, r2
 800b702:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b706:	461a      	mov	r2, r3
 800b708:	2340      	movs	r3, #64	@ 0x40
 800b70a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800b70c:	693b      	ldr	r3, [r7, #16]
 800b70e:	f003 0302 	and.w	r3, r3, #2
 800b712:	2b00      	cmp	r3, #0
 800b714:	d023      	beq.n	800b75e <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800b716:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b718:	6a38      	ldr	r0, [r7, #32]
 800b71a:	f008 fda7 	bl	801426c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800b71e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b720:	4613      	mov	r3, r2
 800b722:	00db      	lsls	r3, r3, #3
 800b724:	4413      	add	r3, r2
 800b726:	009b      	lsls	r3, r3, #2
 800b728:	3310      	adds	r3, #16
 800b72a:	687a      	ldr	r2, [r7, #4]
 800b72c:	4413      	add	r3, r2
 800b72e:	3304      	adds	r3, #4
 800b730:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800b732:	697b      	ldr	r3, [r7, #20]
 800b734:	78db      	ldrb	r3, [r3, #3]
 800b736:	2b01      	cmp	r3, #1
 800b738:	d108      	bne.n	800b74c <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800b73a:	697b      	ldr	r3, [r7, #20]
 800b73c:	2200      	movs	r2, #0
 800b73e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800b740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b742:	b2db      	uxtb	r3, r3
 800b744:	4619      	mov	r1, r3
 800b746:	6878      	ldr	r0, [r7, #4]
 800b748:	f00c f966 	bl	8017a18 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800b74c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b74e:	015a      	lsls	r2, r3, #5
 800b750:	69fb      	ldr	r3, [r7, #28]
 800b752:	4413      	add	r3, r2
 800b754:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b758:	461a      	mov	r2, r3
 800b75a:	2302      	movs	r3, #2
 800b75c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800b75e:	693b      	ldr	r3, [r7, #16]
 800b760:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b764:	2b00      	cmp	r3, #0
 800b766:	d003      	beq.n	800b770 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800b768:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b76a:	6878      	ldr	r0, [r7, #4]
 800b76c:	f000 fcea 	bl	800c144 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800b770:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b772:	3301      	adds	r3, #1
 800b774:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800b776:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b778:	085b      	lsrs	r3, r3, #1
 800b77a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800b77c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b77e:	2b00      	cmp	r3, #0
 800b780:	f47f af2e 	bne.w	800b5e0 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	4618      	mov	r0, r3
 800b78a:	f009 fc91 	bl	80150b0 <USB_ReadInterrupts>
 800b78e:	4603      	mov	r3, r0
 800b790:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b794:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b798:	d122      	bne.n	800b7e0 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800b79a:	69fb      	ldr	r3, [r7, #28]
 800b79c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b7a0:	685b      	ldr	r3, [r3, #4]
 800b7a2:	69fa      	ldr	r2, [r7, #28]
 800b7a4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b7a8:	f023 0301 	bic.w	r3, r3, #1
 800b7ac:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800b7b4:	2b01      	cmp	r3, #1
 800b7b6:	d108      	bne.n	800b7ca <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	2200      	movs	r2, #0
 800b7bc:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800b7c0:	2100      	movs	r1, #0
 800b7c2:	6878      	ldr	r0, [r7, #4]
 800b7c4:	f000 fef4 	bl	800c5b0 <HAL_PCDEx_LPM_Callback>
 800b7c8:	e002      	b.n	800b7d0 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800b7ca:	6878      	ldr	r0, [r7, #4]
 800b7cc:	f00c f904 	bl	80179d8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	695a      	ldr	r2, [r3, #20]
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	681b      	ldr	r3, [r3, #0]
 800b7da:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800b7de:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	681b      	ldr	r3, [r3, #0]
 800b7e4:	4618      	mov	r0, r3
 800b7e6:	f009 fc63 	bl	80150b0 <USB_ReadInterrupts>
 800b7ea:	4603      	mov	r3, r0
 800b7ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b7f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b7f4:	d112      	bne.n	800b81c <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800b7f6:	69fb      	ldr	r3, [r7, #28]
 800b7f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b7fc:	689b      	ldr	r3, [r3, #8]
 800b7fe:	f003 0301 	and.w	r3, r3, #1
 800b802:	2b01      	cmp	r3, #1
 800b804:	d102      	bne.n	800b80c <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800b806:	6878      	ldr	r0, [r7, #4]
 800b808:	f00c f8c0 	bl	801798c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	681b      	ldr	r3, [r3, #0]
 800b810:	695a      	ldr	r2, [r3, #20]
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	681b      	ldr	r3, [r3, #0]
 800b816:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800b81a:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	4618      	mov	r0, r3
 800b822:	f009 fc45 	bl	80150b0 <USB_ReadInterrupts>
 800b826:	4603      	mov	r3, r0
 800b828:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b82c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b830:	d121      	bne.n	800b876 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	681b      	ldr	r3, [r3, #0]
 800b836:	695a      	ldr	r2, [r3, #20]
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 800b840:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800b848:	2b00      	cmp	r3, #0
 800b84a:	d111      	bne.n	800b870 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	2201      	movs	r2, #1
 800b850:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	681b      	ldr	r3, [r3, #0]
 800b858:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b85a:	089b      	lsrs	r3, r3, #2
 800b85c:	f003 020f 	and.w	r2, r3, #15
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800b866:	2101      	movs	r1, #1
 800b868:	6878      	ldr	r0, [r7, #4]
 800b86a:	f000 fea1 	bl	800c5b0 <HAL_PCDEx_LPM_Callback>
 800b86e:	e002      	b.n	800b876 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800b870:	6878      	ldr	r0, [r7, #4]
 800b872:	f00c f88b 	bl	801798c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	681b      	ldr	r3, [r3, #0]
 800b87a:	4618      	mov	r0, r3
 800b87c:	f009 fc18 	bl	80150b0 <USB_ReadInterrupts>
 800b880:	4603      	mov	r3, r0
 800b882:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b886:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b88a:	f040 80b7 	bne.w	800b9fc <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800b88e:	69fb      	ldr	r3, [r7, #28]
 800b890:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b894:	685b      	ldr	r3, [r3, #4]
 800b896:	69fa      	ldr	r2, [r7, #28]
 800b898:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b89c:	f023 0301 	bic.w	r3, r3, #1
 800b8a0:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	681b      	ldr	r3, [r3, #0]
 800b8a6:	2110      	movs	r1, #16
 800b8a8:	4618      	mov	r0, r3
 800b8aa:	f008 fcdf 	bl	801426c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b8ae:	2300      	movs	r3, #0
 800b8b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b8b2:	e046      	b.n	800b942 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800b8b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b8b6:	015a      	lsls	r2, r3, #5
 800b8b8:	69fb      	ldr	r3, [r7, #28]
 800b8ba:	4413      	add	r3, r2
 800b8bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b8c0:	461a      	mov	r2, r3
 800b8c2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800b8c6:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800b8c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b8ca:	015a      	lsls	r2, r3, #5
 800b8cc:	69fb      	ldr	r3, [r7, #28]
 800b8ce:	4413      	add	r3, r2
 800b8d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b8d4:	681b      	ldr	r3, [r3, #0]
 800b8d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b8d8:	0151      	lsls	r1, r2, #5
 800b8da:	69fa      	ldr	r2, [r7, #28]
 800b8dc:	440a      	add	r2, r1
 800b8de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b8e2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b8e6:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800b8e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b8ea:	015a      	lsls	r2, r3, #5
 800b8ec:	69fb      	ldr	r3, [r7, #28]
 800b8ee:	4413      	add	r3, r2
 800b8f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b8f4:	461a      	mov	r2, r3
 800b8f6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800b8fa:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800b8fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b8fe:	015a      	lsls	r2, r3, #5
 800b900:	69fb      	ldr	r3, [r7, #28]
 800b902:	4413      	add	r3, r2
 800b904:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b90c:	0151      	lsls	r1, r2, #5
 800b90e:	69fa      	ldr	r2, [r7, #28]
 800b910:	440a      	add	r2, r1
 800b912:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b916:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b91a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800b91c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b91e:	015a      	lsls	r2, r3, #5
 800b920:	69fb      	ldr	r3, [r7, #28]
 800b922:	4413      	add	r3, r2
 800b924:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b92c:	0151      	lsls	r1, r2, #5
 800b92e:	69fa      	ldr	r2, [r7, #28]
 800b930:	440a      	add	r2, r1
 800b932:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b936:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b93a:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b93c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b93e:	3301      	adds	r3, #1
 800b940:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	791b      	ldrb	r3, [r3, #4]
 800b946:	461a      	mov	r2, r3
 800b948:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b94a:	4293      	cmp	r3, r2
 800b94c:	d3b2      	bcc.n	800b8b4 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800b94e:	69fb      	ldr	r3, [r7, #28]
 800b950:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b954:	69db      	ldr	r3, [r3, #28]
 800b956:	69fa      	ldr	r2, [r7, #28]
 800b958:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b95c:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800b960:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	7bdb      	ldrb	r3, [r3, #15]
 800b966:	2b00      	cmp	r3, #0
 800b968:	d016      	beq.n	800b998 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800b96a:	69fb      	ldr	r3, [r7, #28]
 800b96c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b970:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b974:	69fa      	ldr	r2, [r7, #28]
 800b976:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b97a:	f043 030b 	orr.w	r3, r3, #11
 800b97e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800b982:	69fb      	ldr	r3, [r7, #28]
 800b984:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b988:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b98a:	69fa      	ldr	r2, [r7, #28]
 800b98c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b990:	f043 030b 	orr.w	r3, r3, #11
 800b994:	6453      	str	r3, [r2, #68]	@ 0x44
 800b996:	e015      	b.n	800b9c4 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800b998:	69fb      	ldr	r3, [r7, #28]
 800b99a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b99e:	695a      	ldr	r2, [r3, #20]
 800b9a0:	69fb      	ldr	r3, [r7, #28]
 800b9a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b9a6:	4619      	mov	r1, r3
 800b9a8:	f242 032b 	movw	r3, #8235	@ 0x202b
 800b9ac:	4313      	orrs	r3, r2
 800b9ae:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800b9b0:	69fb      	ldr	r3, [r7, #28]
 800b9b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b9b6:	691b      	ldr	r3, [r3, #16]
 800b9b8:	69fa      	ldr	r2, [r7, #28]
 800b9ba:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b9be:	f043 030b 	orr.w	r3, r3, #11
 800b9c2:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800b9c4:	69fb      	ldr	r3, [r7, #28]
 800b9c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	69fa      	ldr	r2, [r7, #28]
 800b9ce:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b9d2:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800b9d6:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	6818      	ldr	r0, [r3, #0]
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800b9e6:	461a      	mov	r2, r3
 800b9e8:	f009 fc28 	bl	801523c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	681b      	ldr	r3, [r3, #0]
 800b9f0:	695a      	ldr	r2, [r3, #20]
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	681b      	ldr	r3, [r3, #0]
 800b9f6:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800b9fa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	681b      	ldr	r3, [r3, #0]
 800ba00:	4618      	mov	r0, r3
 800ba02:	f009 fb55 	bl	80150b0 <USB_ReadInterrupts>
 800ba06:	4603      	mov	r3, r0
 800ba08:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ba0c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ba10:	d123      	bne.n	800ba5a <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	681b      	ldr	r3, [r3, #0]
 800ba16:	4618      	mov	r0, r3
 800ba18:	f009 fbec 	bl	80151f4 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	681b      	ldr	r3, [r3, #0]
 800ba20:	4618      	mov	r0, r3
 800ba22:	f008 fc9c 	bl	801435e <USB_GetDevSpeed>
 800ba26:	4603      	mov	r3, r0
 800ba28:	461a      	mov	r2, r3
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	681c      	ldr	r4, [r3, #0]
 800ba32:	f001 fd1d 	bl	800d470 <HAL_RCC_GetHCLKFreq>
 800ba36:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800ba3c:	461a      	mov	r2, r3
 800ba3e:	4620      	mov	r0, r4
 800ba40:	f008 f9a6 	bl	8013d90 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800ba44:	6878      	ldr	r0, [r7, #4]
 800ba46:	f00b ff78 	bl	801793a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	695a      	ldr	r2, [r3, #20]
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	681b      	ldr	r3, [r3, #0]
 800ba54:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800ba58:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	681b      	ldr	r3, [r3, #0]
 800ba5e:	4618      	mov	r0, r3
 800ba60:	f009 fb26 	bl	80150b0 <USB_ReadInterrupts>
 800ba64:	4603      	mov	r3, r0
 800ba66:	f003 0308 	and.w	r3, r3, #8
 800ba6a:	2b08      	cmp	r3, #8
 800ba6c:	d10a      	bne.n	800ba84 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800ba6e:	6878      	ldr	r0, [r7, #4]
 800ba70:	f00b ff55 	bl	801791e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	681b      	ldr	r3, [r3, #0]
 800ba78:	695a      	ldr	r2, [r3, #20]
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	681b      	ldr	r3, [r3, #0]
 800ba7e:	f002 0208 	and.w	r2, r2, #8
 800ba82:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	681b      	ldr	r3, [r3, #0]
 800ba88:	4618      	mov	r0, r3
 800ba8a:	f009 fb11 	bl	80150b0 <USB_ReadInterrupts>
 800ba8e:	4603      	mov	r3, r0
 800ba90:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ba94:	2b80      	cmp	r3, #128	@ 0x80
 800ba96:	d123      	bne.n	800bae0 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800ba98:	6a3b      	ldr	r3, [r7, #32]
 800ba9a:	699b      	ldr	r3, [r3, #24]
 800ba9c:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800baa0:	6a3b      	ldr	r3, [r7, #32]
 800baa2:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800baa4:	2301      	movs	r3, #1
 800baa6:	627b      	str	r3, [r7, #36]	@ 0x24
 800baa8:	e014      	b.n	800bad4 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800baaa:	6879      	ldr	r1, [r7, #4]
 800baac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800baae:	4613      	mov	r3, r2
 800bab0:	00db      	lsls	r3, r3, #3
 800bab2:	4413      	add	r3, r2
 800bab4:	009b      	lsls	r3, r3, #2
 800bab6:	440b      	add	r3, r1
 800bab8:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800babc:	781b      	ldrb	r3, [r3, #0]
 800babe:	2b01      	cmp	r3, #1
 800bac0:	d105      	bne.n	800bace <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800bac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bac4:	b2db      	uxtb	r3, r3
 800bac6:	4619      	mov	r1, r3
 800bac8:	6878      	ldr	r0, [r7, #4]
 800baca:	f000 fb0a 	bl	800c0e2 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800bace:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bad0:	3301      	adds	r3, #1
 800bad2:	627b      	str	r3, [r7, #36]	@ 0x24
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	791b      	ldrb	r3, [r3, #4]
 800bad8:	461a      	mov	r2, r3
 800bada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800badc:	4293      	cmp	r3, r2
 800bade:	d3e4      	bcc.n	800baaa <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	681b      	ldr	r3, [r3, #0]
 800bae4:	4618      	mov	r0, r3
 800bae6:	f009 fae3 	bl	80150b0 <USB_ReadInterrupts>
 800baea:	4603      	mov	r3, r0
 800baec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800baf0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800baf4:	d13c      	bne.n	800bb70 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800baf6:	2301      	movs	r3, #1
 800baf8:	627b      	str	r3, [r7, #36]	@ 0x24
 800bafa:	e02b      	b.n	800bb54 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800bafc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bafe:	015a      	lsls	r2, r3, #5
 800bb00:	69fb      	ldr	r3, [r7, #28]
 800bb02:	4413      	add	r3, r2
 800bb04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bb08:	681b      	ldr	r3, [r3, #0]
 800bb0a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800bb0c:	6879      	ldr	r1, [r7, #4]
 800bb0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bb10:	4613      	mov	r3, r2
 800bb12:	00db      	lsls	r3, r3, #3
 800bb14:	4413      	add	r3, r2
 800bb16:	009b      	lsls	r3, r3, #2
 800bb18:	440b      	add	r3, r1
 800bb1a:	3318      	adds	r3, #24
 800bb1c:	781b      	ldrb	r3, [r3, #0]
 800bb1e:	2b01      	cmp	r3, #1
 800bb20:	d115      	bne.n	800bb4e <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800bb22:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	da12      	bge.n	800bb4e <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800bb28:	6879      	ldr	r1, [r7, #4]
 800bb2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bb2c:	4613      	mov	r3, r2
 800bb2e:	00db      	lsls	r3, r3, #3
 800bb30:	4413      	add	r3, r2
 800bb32:	009b      	lsls	r3, r3, #2
 800bb34:	440b      	add	r3, r1
 800bb36:	3317      	adds	r3, #23
 800bb38:	2201      	movs	r2, #1
 800bb3a:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800bb3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb3e:	b2db      	uxtb	r3, r3
 800bb40:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800bb44:	b2db      	uxtb	r3, r3
 800bb46:	4619      	mov	r1, r3
 800bb48:	6878      	ldr	r0, [r7, #4]
 800bb4a:	f000 faca 	bl	800c0e2 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800bb4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb50:	3301      	adds	r3, #1
 800bb52:	627b      	str	r3, [r7, #36]	@ 0x24
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	791b      	ldrb	r3, [r3, #4]
 800bb58:	461a      	mov	r2, r3
 800bb5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb5c:	4293      	cmp	r3, r2
 800bb5e:	d3cd      	bcc.n	800bafc <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	681b      	ldr	r3, [r3, #0]
 800bb64:	695a      	ldr	r2, [r3, #20]
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	681b      	ldr	r3, [r3, #0]
 800bb6a:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800bb6e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	4618      	mov	r0, r3
 800bb76:	f009 fa9b 	bl	80150b0 <USB_ReadInterrupts>
 800bb7a:	4603      	mov	r3, r0
 800bb7c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800bb80:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800bb84:	d156      	bne.n	800bc34 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800bb86:	2301      	movs	r3, #1
 800bb88:	627b      	str	r3, [r7, #36]	@ 0x24
 800bb8a:	e045      	b.n	800bc18 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800bb8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb8e:	015a      	lsls	r2, r3, #5
 800bb90:	69fb      	ldr	r3, [r7, #28]
 800bb92:	4413      	add	r3, r2
 800bb94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bb98:	681b      	ldr	r3, [r3, #0]
 800bb9a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800bb9c:	6879      	ldr	r1, [r7, #4]
 800bb9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bba0:	4613      	mov	r3, r2
 800bba2:	00db      	lsls	r3, r3, #3
 800bba4:	4413      	add	r3, r2
 800bba6:	009b      	lsls	r3, r3, #2
 800bba8:	440b      	add	r3, r1
 800bbaa:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800bbae:	781b      	ldrb	r3, [r3, #0]
 800bbb0:	2b01      	cmp	r3, #1
 800bbb2:	d12e      	bne.n	800bc12 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800bbb4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800bbb6:	2b00      	cmp	r3, #0
 800bbb8:	da2b      	bge.n	800bc12 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 800bbba:	69bb      	ldr	r3, [r7, #24]
 800bbbc:	0c1a      	lsrs	r2, r3, #16
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800bbc4:	4053      	eors	r3, r2
 800bbc6:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800bbca:	2b00      	cmp	r3, #0
 800bbcc:	d121      	bne.n	800bc12 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800bbce:	6879      	ldr	r1, [r7, #4]
 800bbd0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bbd2:	4613      	mov	r3, r2
 800bbd4:	00db      	lsls	r3, r3, #3
 800bbd6:	4413      	add	r3, r2
 800bbd8:	009b      	lsls	r3, r3, #2
 800bbda:	440b      	add	r3, r1
 800bbdc:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800bbe0:	2201      	movs	r2, #1
 800bbe2:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800bbe4:	6a3b      	ldr	r3, [r7, #32]
 800bbe6:	699b      	ldr	r3, [r3, #24]
 800bbe8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800bbec:	6a3b      	ldr	r3, [r7, #32]
 800bbee:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800bbf0:	6a3b      	ldr	r3, [r7, #32]
 800bbf2:	695b      	ldr	r3, [r3, #20]
 800bbf4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	d10a      	bne.n	800bc12 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800bbfc:	69fb      	ldr	r3, [r7, #28]
 800bbfe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bc02:	685b      	ldr	r3, [r3, #4]
 800bc04:	69fa      	ldr	r2, [r7, #28]
 800bc06:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bc0a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800bc0e:	6053      	str	r3, [r2, #4]
            break;
 800bc10:	e008      	b.n	800bc24 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800bc12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc14:	3301      	adds	r3, #1
 800bc16:	627b      	str	r3, [r7, #36]	@ 0x24
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	791b      	ldrb	r3, [r3, #4]
 800bc1c:	461a      	mov	r2, r3
 800bc1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc20:	4293      	cmp	r3, r2
 800bc22:	d3b3      	bcc.n	800bb8c <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	681b      	ldr	r3, [r3, #0]
 800bc28:	695a      	ldr	r2, [r3, #20]
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800bc32:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	681b      	ldr	r3, [r3, #0]
 800bc38:	4618      	mov	r0, r3
 800bc3a:	f009 fa39 	bl	80150b0 <USB_ReadInterrupts>
 800bc3e:	4603      	mov	r3, r0
 800bc40:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800bc44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bc48:	d10a      	bne.n	800bc60 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800bc4a:	6878      	ldr	r0, [r7, #4]
 800bc4c:	f00b fef6 	bl	8017a3c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	681b      	ldr	r3, [r3, #0]
 800bc54:	695a      	ldr	r2, [r3, #20]
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	681b      	ldr	r3, [r3, #0]
 800bc5a:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800bc5e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	681b      	ldr	r3, [r3, #0]
 800bc64:	4618      	mov	r0, r3
 800bc66:	f009 fa23 	bl	80150b0 <USB_ReadInterrupts>
 800bc6a:	4603      	mov	r3, r0
 800bc6c:	f003 0304 	and.w	r3, r3, #4
 800bc70:	2b04      	cmp	r3, #4
 800bc72:	d115      	bne.n	800bca0 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	681b      	ldr	r3, [r3, #0]
 800bc78:	685b      	ldr	r3, [r3, #4]
 800bc7a:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800bc7c:	69bb      	ldr	r3, [r7, #24]
 800bc7e:	f003 0304 	and.w	r3, r3, #4
 800bc82:	2b00      	cmp	r3, #0
 800bc84:	d002      	beq.n	800bc8c <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800bc86:	6878      	ldr	r0, [r7, #4]
 800bc88:	f00b fee6 	bl	8017a58 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	6859      	ldr	r1, [r3, #4]
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	681b      	ldr	r3, [r3, #0]
 800bc96:	69ba      	ldr	r2, [r7, #24]
 800bc98:	430a      	orrs	r2, r1
 800bc9a:	605a      	str	r2, [r3, #4]
 800bc9c:	e000      	b.n	800bca0 <HAL_PCD_IRQHandler+0x996>
      return;
 800bc9e:	bf00      	nop
    }
  }
}
 800bca0:	3734      	adds	r7, #52	@ 0x34
 800bca2:	46bd      	mov	sp, r7
 800bca4:	bd90      	pop	{r4, r7, pc}

0800bca6 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800bca6:	b580      	push	{r7, lr}
 800bca8:	b082      	sub	sp, #8
 800bcaa:	af00      	add	r7, sp, #0
 800bcac:	6078      	str	r0, [r7, #4]
 800bcae:	460b      	mov	r3, r1
 800bcb0:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800bcb8:	2b01      	cmp	r3, #1
 800bcba:	d101      	bne.n	800bcc0 <HAL_PCD_SetAddress+0x1a>
 800bcbc:	2302      	movs	r3, #2
 800bcbe:	e012      	b.n	800bce6 <HAL_PCD_SetAddress+0x40>
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	2201      	movs	r2, #1
 800bcc4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	78fa      	ldrb	r2, [r7, #3]
 800bccc:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	681b      	ldr	r3, [r3, #0]
 800bcd2:	78fa      	ldrb	r2, [r7, #3]
 800bcd4:	4611      	mov	r1, r2
 800bcd6:	4618      	mov	r0, r3
 800bcd8:	f009 f982 	bl	8014fe0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	2200      	movs	r2, #0
 800bce0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800bce4:	2300      	movs	r3, #0
}
 800bce6:	4618      	mov	r0, r3
 800bce8:	3708      	adds	r7, #8
 800bcea:	46bd      	mov	sp, r7
 800bcec:	bd80      	pop	{r7, pc}

0800bcee <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800bcee:	b580      	push	{r7, lr}
 800bcf0:	b084      	sub	sp, #16
 800bcf2:	af00      	add	r7, sp, #0
 800bcf4:	6078      	str	r0, [r7, #4]
 800bcf6:	4608      	mov	r0, r1
 800bcf8:	4611      	mov	r1, r2
 800bcfa:	461a      	mov	r2, r3
 800bcfc:	4603      	mov	r3, r0
 800bcfe:	70fb      	strb	r3, [r7, #3]
 800bd00:	460b      	mov	r3, r1
 800bd02:	803b      	strh	r3, [r7, #0]
 800bd04:	4613      	mov	r3, r2
 800bd06:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800bd08:	2300      	movs	r3, #0
 800bd0a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800bd0c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800bd10:	2b00      	cmp	r3, #0
 800bd12:	da0f      	bge.n	800bd34 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800bd14:	78fb      	ldrb	r3, [r7, #3]
 800bd16:	f003 020f 	and.w	r2, r3, #15
 800bd1a:	4613      	mov	r3, r2
 800bd1c:	00db      	lsls	r3, r3, #3
 800bd1e:	4413      	add	r3, r2
 800bd20:	009b      	lsls	r3, r3, #2
 800bd22:	3310      	adds	r3, #16
 800bd24:	687a      	ldr	r2, [r7, #4]
 800bd26:	4413      	add	r3, r2
 800bd28:	3304      	adds	r3, #4
 800bd2a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800bd2c:	68fb      	ldr	r3, [r7, #12]
 800bd2e:	2201      	movs	r2, #1
 800bd30:	705a      	strb	r2, [r3, #1]
 800bd32:	e00f      	b.n	800bd54 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800bd34:	78fb      	ldrb	r3, [r7, #3]
 800bd36:	f003 020f 	and.w	r2, r3, #15
 800bd3a:	4613      	mov	r3, r2
 800bd3c:	00db      	lsls	r3, r3, #3
 800bd3e:	4413      	add	r3, r2
 800bd40:	009b      	lsls	r3, r3, #2
 800bd42:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800bd46:	687a      	ldr	r2, [r7, #4]
 800bd48:	4413      	add	r3, r2
 800bd4a:	3304      	adds	r3, #4
 800bd4c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800bd4e:	68fb      	ldr	r3, [r7, #12]
 800bd50:	2200      	movs	r2, #0
 800bd52:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800bd54:	78fb      	ldrb	r3, [r7, #3]
 800bd56:	f003 030f 	and.w	r3, r3, #15
 800bd5a:	b2da      	uxtb	r2, r3
 800bd5c:	68fb      	ldr	r3, [r7, #12]
 800bd5e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800bd60:	883b      	ldrh	r3, [r7, #0]
 800bd62:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800bd66:	68fb      	ldr	r3, [r7, #12]
 800bd68:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800bd6a:	68fb      	ldr	r3, [r7, #12]
 800bd6c:	78ba      	ldrb	r2, [r7, #2]
 800bd6e:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800bd70:	68fb      	ldr	r3, [r7, #12]
 800bd72:	785b      	ldrb	r3, [r3, #1]
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	d004      	beq.n	800bd82 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800bd78:	68fb      	ldr	r3, [r7, #12]
 800bd7a:	781b      	ldrb	r3, [r3, #0]
 800bd7c:	461a      	mov	r2, r3
 800bd7e:	68fb      	ldr	r3, [r7, #12]
 800bd80:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800bd82:	78bb      	ldrb	r3, [r7, #2]
 800bd84:	2b02      	cmp	r3, #2
 800bd86:	d102      	bne.n	800bd8e <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 800bd88:	68fb      	ldr	r3, [r7, #12]
 800bd8a:	2200      	movs	r2, #0
 800bd8c:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800bd94:	2b01      	cmp	r3, #1
 800bd96:	d101      	bne.n	800bd9c <HAL_PCD_EP_Open+0xae>
 800bd98:	2302      	movs	r3, #2
 800bd9a:	e00e      	b.n	800bdba <HAL_PCD_EP_Open+0xcc>
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	2201      	movs	r2, #1
 800bda0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	681b      	ldr	r3, [r3, #0]
 800bda8:	68f9      	ldr	r1, [r7, #12]
 800bdaa:	4618      	mov	r0, r3
 800bdac:	f008 fafc 	bl	80143a8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	2200      	movs	r2, #0
 800bdb4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800bdb8:	7afb      	ldrb	r3, [r7, #11]
}
 800bdba:	4618      	mov	r0, r3
 800bdbc:	3710      	adds	r7, #16
 800bdbe:	46bd      	mov	sp, r7
 800bdc0:	bd80      	pop	{r7, pc}

0800bdc2 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800bdc2:	b580      	push	{r7, lr}
 800bdc4:	b084      	sub	sp, #16
 800bdc6:	af00      	add	r7, sp, #0
 800bdc8:	6078      	str	r0, [r7, #4]
 800bdca:	460b      	mov	r3, r1
 800bdcc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800bdce:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800bdd2:	2b00      	cmp	r3, #0
 800bdd4:	da0f      	bge.n	800bdf6 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800bdd6:	78fb      	ldrb	r3, [r7, #3]
 800bdd8:	f003 020f 	and.w	r2, r3, #15
 800bddc:	4613      	mov	r3, r2
 800bdde:	00db      	lsls	r3, r3, #3
 800bde0:	4413      	add	r3, r2
 800bde2:	009b      	lsls	r3, r3, #2
 800bde4:	3310      	adds	r3, #16
 800bde6:	687a      	ldr	r2, [r7, #4]
 800bde8:	4413      	add	r3, r2
 800bdea:	3304      	adds	r3, #4
 800bdec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800bdee:	68fb      	ldr	r3, [r7, #12]
 800bdf0:	2201      	movs	r2, #1
 800bdf2:	705a      	strb	r2, [r3, #1]
 800bdf4:	e00f      	b.n	800be16 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800bdf6:	78fb      	ldrb	r3, [r7, #3]
 800bdf8:	f003 020f 	and.w	r2, r3, #15
 800bdfc:	4613      	mov	r3, r2
 800bdfe:	00db      	lsls	r3, r3, #3
 800be00:	4413      	add	r3, r2
 800be02:	009b      	lsls	r3, r3, #2
 800be04:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800be08:	687a      	ldr	r2, [r7, #4]
 800be0a:	4413      	add	r3, r2
 800be0c:	3304      	adds	r3, #4
 800be0e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800be10:	68fb      	ldr	r3, [r7, #12]
 800be12:	2200      	movs	r2, #0
 800be14:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800be16:	78fb      	ldrb	r3, [r7, #3]
 800be18:	f003 030f 	and.w	r3, r3, #15
 800be1c:	b2da      	uxtb	r2, r3
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800be28:	2b01      	cmp	r3, #1
 800be2a:	d101      	bne.n	800be30 <HAL_PCD_EP_Close+0x6e>
 800be2c:	2302      	movs	r3, #2
 800be2e:	e00e      	b.n	800be4e <HAL_PCD_EP_Close+0x8c>
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	2201      	movs	r2, #1
 800be34:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	681b      	ldr	r3, [r3, #0]
 800be3c:	68f9      	ldr	r1, [r7, #12]
 800be3e:	4618      	mov	r0, r3
 800be40:	f008 fb3a 	bl	80144b8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	2200      	movs	r2, #0
 800be48:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800be4c:	2300      	movs	r3, #0
}
 800be4e:	4618      	mov	r0, r3
 800be50:	3710      	adds	r7, #16
 800be52:	46bd      	mov	sp, r7
 800be54:	bd80      	pop	{r7, pc}

0800be56 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800be56:	b580      	push	{r7, lr}
 800be58:	b086      	sub	sp, #24
 800be5a:	af00      	add	r7, sp, #0
 800be5c:	60f8      	str	r0, [r7, #12]
 800be5e:	607a      	str	r2, [r7, #4]
 800be60:	603b      	str	r3, [r7, #0]
 800be62:	460b      	mov	r3, r1
 800be64:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800be66:	7afb      	ldrb	r3, [r7, #11]
 800be68:	f003 020f 	and.w	r2, r3, #15
 800be6c:	4613      	mov	r3, r2
 800be6e:	00db      	lsls	r3, r3, #3
 800be70:	4413      	add	r3, r2
 800be72:	009b      	lsls	r3, r3, #2
 800be74:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800be78:	68fa      	ldr	r2, [r7, #12]
 800be7a:	4413      	add	r3, r2
 800be7c:	3304      	adds	r3, #4
 800be7e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800be80:	697b      	ldr	r3, [r7, #20]
 800be82:	687a      	ldr	r2, [r7, #4]
 800be84:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800be86:	697b      	ldr	r3, [r7, #20]
 800be88:	683a      	ldr	r2, [r7, #0]
 800be8a:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800be8c:	697b      	ldr	r3, [r7, #20]
 800be8e:	2200      	movs	r2, #0
 800be90:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800be92:	697b      	ldr	r3, [r7, #20]
 800be94:	2200      	movs	r2, #0
 800be96:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800be98:	7afb      	ldrb	r3, [r7, #11]
 800be9a:	f003 030f 	and.w	r3, r3, #15
 800be9e:	b2da      	uxtb	r2, r3
 800bea0:	697b      	ldr	r3, [r7, #20]
 800bea2:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800bea4:	68fb      	ldr	r3, [r7, #12]
 800bea6:	799b      	ldrb	r3, [r3, #6]
 800bea8:	2b01      	cmp	r3, #1
 800beaa:	d102      	bne.n	800beb2 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800beac:	687a      	ldr	r2, [r7, #4]
 800beae:	697b      	ldr	r3, [r7, #20]
 800beb0:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800beb2:	68fb      	ldr	r3, [r7, #12]
 800beb4:	6818      	ldr	r0, [r3, #0]
 800beb6:	68fb      	ldr	r3, [r7, #12]
 800beb8:	799b      	ldrb	r3, [r3, #6]
 800beba:	461a      	mov	r2, r3
 800bebc:	6979      	ldr	r1, [r7, #20]
 800bebe:	f008 fbd7 	bl	8014670 <USB_EPStartXfer>

  return HAL_OK;
 800bec2:	2300      	movs	r3, #0
}
 800bec4:	4618      	mov	r0, r3
 800bec6:	3718      	adds	r7, #24
 800bec8:	46bd      	mov	sp, r7
 800beca:	bd80      	pop	{r7, pc}

0800becc <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800becc:	b480      	push	{r7}
 800bece:	b083      	sub	sp, #12
 800bed0:	af00      	add	r7, sp, #0
 800bed2:	6078      	str	r0, [r7, #4]
 800bed4:	460b      	mov	r3, r1
 800bed6:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800bed8:	78fb      	ldrb	r3, [r7, #3]
 800beda:	f003 020f 	and.w	r2, r3, #15
 800bede:	6879      	ldr	r1, [r7, #4]
 800bee0:	4613      	mov	r3, r2
 800bee2:	00db      	lsls	r3, r3, #3
 800bee4:	4413      	add	r3, r2
 800bee6:	009b      	lsls	r3, r3, #2
 800bee8:	440b      	add	r3, r1
 800beea:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800beee:	681b      	ldr	r3, [r3, #0]
}
 800bef0:	4618      	mov	r0, r3
 800bef2:	370c      	adds	r7, #12
 800bef4:	46bd      	mov	sp, r7
 800bef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800befa:	4770      	bx	lr

0800befc <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800befc:	b580      	push	{r7, lr}
 800befe:	b086      	sub	sp, #24
 800bf00:	af00      	add	r7, sp, #0
 800bf02:	60f8      	str	r0, [r7, #12]
 800bf04:	607a      	str	r2, [r7, #4]
 800bf06:	603b      	str	r3, [r7, #0]
 800bf08:	460b      	mov	r3, r1
 800bf0a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800bf0c:	7afb      	ldrb	r3, [r7, #11]
 800bf0e:	f003 020f 	and.w	r2, r3, #15
 800bf12:	4613      	mov	r3, r2
 800bf14:	00db      	lsls	r3, r3, #3
 800bf16:	4413      	add	r3, r2
 800bf18:	009b      	lsls	r3, r3, #2
 800bf1a:	3310      	adds	r3, #16
 800bf1c:	68fa      	ldr	r2, [r7, #12]
 800bf1e:	4413      	add	r3, r2
 800bf20:	3304      	adds	r3, #4
 800bf22:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800bf24:	697b      	ldr	r3, [r7, #20]
 800bf26:	687a      	ldr	r2, [r7, #4]
 800bf28:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800bf2a:	697b      	ldr	r3, [r7, #20]
 800bf2c:	683a      	ldr	r2, [r7, #0]
 800bf2e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800bf30:	697b      	ldr	r3, [r7, #20]
 800bf32:	2200      	movs	r2, #0
 800bf34:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800bf36:	697b      	ldr	r3, [r7, #20]
 800bf38:	2201      	movs	r2, #1
 800bf3a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800bf3c:	7afb      	ldrb	r3, [r7, #11]
 800bf3e:	f003 030f 	and.w	r3, r3, #15
 800bf42:	b2da      	uxtb	r2, r3
 800bf44:	697b      	ldr	r3, [r7, #20]
 800bf46:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800bf48:	68fb      	ldr	r3, [r7, #12]
 800bf4a:	799b      	ldrb	r3, [r3, #6]
 800bf4c:	2b01      	cmp	r3, #1
 800bf4e:	d102      	bne.n	800bf56 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800bf50:	687a      	ldr	r2, [r7, #4]
 800bf52:	697b      	ldr	r3, [r7, #20]
 800bf54:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800bf56:	68fb      	ldr	r3, [r7, #12]
 800bf58:	6818      	ldr	r0, [r3, #0]
 800bf5a:	68fb      	ldr	r3, [r7, #12]
 800bf5c:	799b      	ldrb	r3, [r3, #6]
 800bf5e:	461a      	mov	r2, r3
 800bf60:	6979      	ldr	r1, [r7, #20]
 800bf62:	f008 fb85 	bl	8014670 <USB_EPStartXfer>

  return HAL_OK;
 800bf66:	2300      	movs	r3, #0
}
 800bf68:	4618      	mov	r0, r3
 800bf6a:	3718      	adds	r7, #24
 800bf6c:	46bd      	mov	sp, r7
 800bf6e:	bd80      	pop	{r7, pc}

0800bf70 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800bf70:	b580      	push	{r7, lr}
 800bf72:	b084      	sub	sp, #16
 800bf74:	af00      	add	r7, sp, #0
 800bf76:	6078      	str	r0, [r7, #4]
 800bf78:	460b      	mov	r3, r1
 800bf7a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800bf7c:	78fb      	ldrb	r3, [r7, #3]
 800bf7e:	f003 030f 	and.w	r3, r3, #15
 800bf82:	687a      	ldr	r2, [r7, #4]
 800bf84:	7912      	ldrb	r2, [r2, #4]
 800bf86:	4293      	cmp	r3, r2
 800bf88:	d901      	bls.n	800bf8e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800bf8a:	2301      	movs	r3, #1
 800bf8c:	e04f      	b.n	800c02e <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800bf8e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800bf92:	2b00      	cmp	r3, #0
 800bf94:	da0f      	bge.n	800bfb6 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800bf96:	78fb      	ldrb	r3, [r7, #3]
 800bf98:	f003 020f 	and.w	r2, r3, #15
 800bf9c:	4613      	mov	r3, r2
 800bf9e:	00db      	lsls	r3, r3, #3
 800bfa0:	4413      	add	r3, r2
 800bfa2:	009b      	lsls	r3, r3, #2
 800bfa4:	3310      	adds	r3, #16
 800bfa6:	687a      	ldr	r2, [r7, #4]
 800bfa8:	4413      	add	r3, r2
 800bfaa:	3304      	adds	r3, #4
 800bfac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800bfae:	68fb      	ldr	r3, [r7, #12]
 800bfb0:	2201      	movs	r2, #1
 800bfb2:	705a      	strb	r2, [r3, #1]
 800bfb4:	e00d      	b.n	800bfd2 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800bfb6:	78fa      	ldrb	r2, [r7, #3]
 800bfb8:	4613      	mov	r3, r2
 800bfba:	00db      	lsls	r3, r3, #3
 800bfbc:	4413      	add	r3, r2
 800bfbe:	009b      	lsls	r3, r3, #2
 800bfc0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800bfc4:	687a      	ldr	r2, [r7, #4]
 800bfc6:	4413      	add	r3, r2
 800bfc8:	3304      	adds	r3, #4
 800bfca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800bfcc:	68fb      	ldr	r3, [r7, #12]
 800bfce:	2200      	movs	r2, #0
 800bfd0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800bfd2:	68fb      	ldr	r3, [r7, #12]
 800bfd4:	2201      	movs	r2, #1
 800bfd6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800bfd8:	78fb      	ldrb	r3, [r7, #3]
 800bfda:	f003 030f 	and.w	r3, r3, #15
 800bfde:	b2da      	uxtb	r2, r3
 800bfe0:	68fb      	ldr	r3, [r7, #12]
 800bfe2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800bfea:	2b01      	cmp	r3, #1
 800bfec:	d101      	bne.n	800bff2 <HAL_PCD_EP_SetStall+0x82>
 800bfee:	2302      	movs	r3, #2
 800bff0:	e01d      	b.n	800c02e <HAL_PCD_EP_SetStall+0xbe>
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	2201      	movs	r2, #1
 800bff6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	681b      	ldr	r3, [r3, #0]
 800bffe:	68f9      	ldr	r1, [r7, #12]
 800c000:	4618      	mov	r0, r3
 800c002:	f008 ff19 	bl	8014e38 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800c006:	78fb      	ldrb	r3, [r7, #3]
 800c008:	f003 030f 	and.w	r3, r3, #15
 800c00c:	2b00      	cmp	r3, #0
 800c00e:	d109      	bne.n	800c024 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	6818      	ldr	r0, [r3, #0]
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	7999      	ldrb	r1, [r3, #6]
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800c01e:	461a      	mov	r2, r3
 800c020:	f009 f90c 	bl	801523c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	2200      	movs	r2, #0
 800c028:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800c02c:	2300      	movs	r3, #0
}
 800c02e:	4618      	mov	r0, r3
 800c030:	3710      	adds	r7, #16
 800c032:	46bd      	mov	sp, r7
 800c034:	bd80      	pop	{r7, pc}

0800c036 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c036:	b580      	push	{r7, lr}
 800c038:	b084      	sub	sp, #16
 800c03a:	af00      	add	r7, sp, #0
 800c03c:	6078      	str	r0, [r7, #4]
 800c03e:	460b      	mov	r3, r1
 800c040:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800c042:	78fb      	ldrb	r3, [r7, #3]
 800c044:	f003 030f 	and.w	r3, r3, #15
 800c048:	687a      	ldr	r2, [r7, #4]
 800c04a:	7912      	ldrb	r2, [r2, #4]
 800c04c:	4293      	cmp	r3, r2
 800c04e:	d901      	bls.n	800c054 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800c050:	2301      	movs	r3, #1
 800c052:	e042      	b.n	800c0da <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800c054:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c058:	2b00      	cmp	r3, #0
 800c05a:	da0f      	bge.n	800c07c <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c05c:	78fb      	ldrb	r3, [r7, #3]
 800c05e:	f003 020f 	and.w	r2, r3, #15
 800c062:	4613      	mov	r3, r2
 800c064:	00db      	lsls	r3, r3, #3
 800c066:	4413      	add	r3, r2
 800c068:	009b      	lsls	r3, r3, #2
 800c06a:	3310      	adds	r3, #16
 800c06c:	687a      	ldr	r2, [r7, #4]
 800c06e:	4413      	add	r3, r2
 800c070:	3304      	adds	r3, #4
 800c072:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c074:	68fb      	ldr	r3, [r7, #12]
 800c076:	2201      	movs	r2, #1
 800c078:	705a      	strb	r2, [r3, #1]
 800c07a:	e00f      	b.n	800c09c <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c07c:	78fb      	ldrb	r3, [r7, #3]
 800c07e:	f003 020f 	and.w	r2, r3, #15
 800c082:	4613      	mov	r3, r2
 800c084:	00db      	lsls	r3, r3, #3
 800c086:	4413      	add	r3, r2
 800c088:	009b      	lsls	r3, r3, #2
 800c08a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c08e:	687a      	ldr	r2, [r7, #4]
 800c090:	4413      	add	r3, r2
 800c092:	3304      	adds	r3, #4
 800c094:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c096:	68fb      	ldr	r3, [r7, #12]
 800c098:	2200      	movs	r2, #0
 800c09a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800c09c:	68fb      	ldr	r3, [r7, #12]
 800c09e:	2200      	movs	r2, #0
 800c0a0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c0a2:	78fb      	ldrb	r3, [r7, #3]
 800c0a4:	f003 030f 	and.w	r3, r3, #15
 800c0a8:	b2da      	uxtb	r2, r3
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c0b4:	2b01      	cmp	r3, #1
 800c0b6:	d101      	bne.n	800c0bc <HAL_PCD_EP_ClrStall+0x86>
 800c0b8:	2302      	movs	r3, #2
 800c0ba:	e00e      	b.n	800c0da <HAL_PCD_EP_ClrStall+0xa4>
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	2201      	movs	r2, #1
 800c0c0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	681b      	ldr	r3, [r3, #0]
 800c0c8:	68f9      	ldr	r1, [r7, #12]
 800c0ca:	4618      	mov	r0, r3
 800c0cc:	f008 ff22 	bl	8014f14 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	2200      	movs	r2, #0
 800c0d4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800c0d8:	2300      	movs	r3, #0
}
 800c0da:	4618      	mov	r0, r3
 800c0dc:	3710      	adds	r7, #16
 800c0de:	46bd      	mov	sp, r7
 800c0e0:	bd80      	pop	{r7, pc}

0800c0e2 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c0e2:	b580      	push	{r7, lr}
 800c0e4:	b084      	sub	sp, #16
 800c0e6:	af00      	add	r7, sp, #0
 800c0e8:	6078      	str	r0, [r7, #4]
 800c0ea:	460b      	mov	r3, r1
 800c0ec:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800c0ee:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c0f2:	2b00      	cmp	r3, #0
 800c0f4:	da0c      	bge.n	800c110 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c0f6:	78fb      	ldrb	r3, [r7, #3]
 800c0f8:	f003 020f 	and.w	r2, r3, #15
 800c0fc:	4613      	mov	r3, r2
 800c0fe:	00db      	lsls	r3, r3, #3
 800c100:	4413      	add	r3, r2
 800c102:	009b      	lsls	r3, r3, #2
 800c104:	3310      	adds	r3, #16
 800c106:	687a      	ldr	r2, [r7, #4]
 800c108:	4413      	add	r3, r2
 800c10a:	3304      	adds	r3, #4
 800c10c:	60fb      	str	r3, [r7, #12]
 800c10e:	e00c      	b.n	800c12a <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c110:	78fb      	ldrb	r3, [r7, #3]
 800c112:	f003 020f 	and.w	r2, r3, #15
 800c116:	4613      	mov	r3, r2
 800c118:	00db      	lsls	r3, r3, #3
 800c11a:	4413      	add	r3, r2
 800c11c:	009b      	lsls	r3, r3, #2
 800c11e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c122:	687a      	ldr	r2, [r7, #4]
 800c124:	4413      	add	r3, r2
 800c126:	3304      	adds	r3, #4
 800c128:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	681b      	ldr	r3, [r3, #0]
 800c12e:	68f9      	ldr	r1, [r7, #12]
 800c130:	4618      	mov	r0, r3
 800c132:	f008 fd41 	bl	8014bb8 <USB_EPStopXfer>
 800c136:	4603      	mov	r3, r0
 800c138:	72fb      	strb	r3, [r7, #11]

  return ret;
 800c13a:	7afb      	ldrb	r3, [r7, #11]
}
 800c13c:	4618      	mov	r0, r3
 800c13e:	3710      	adds	r7, #16
 800c140:	46bd      	mov	sp, r7
 800c142:	bd80      	pop	{r7, pc}

0800c144 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800c144:	b580      	push	{r7, lr}
 800c146:	b08a      	sub	sp, #40	@ 0x28
 800c148:	af02      	add	r7, sp, #8
 800c14a:	6078      	str	r0, [r7, #4]
 800c14c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	681b      	ldr	r3, [r3, #0]
 800c152:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c154:	697b      	ldr	r3, [r7, #20]
 800c156:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800c158:	683a      	ldr	r2, [r7, #0]
 800c15a:	4613      	mov	r3, r2
 800c15c:	00db      	lsls	r3, r3, #3
 800c15e:	4413      	add	r3, r2
 800c160:	009b      	lsls	r3, r3, #2
 800c162:	3310      	adds	r3, #16
 800c164:	687a      	ldr	r2, [r7, #4]
 800c166:	4413      	add	r3, r2
 800c168:	3304      	adds	r3, #4
 800c16a:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800c16c:	68fb      	ldr	r3, [r7, #12]
 800c16e:	695a      	ldr	r2, [r3, #20]
 800c170:	68fb      	ldr	r3, [r7, #12]
 800c172:	691b      	ldr	r3, [r3, #16]
 800c174:	429a      	cmp	r2, r3
 800c176:	d901      	bls.n	800c17c <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800c178:	2301      	movs	r3, #1
 800c17a:	e06b      	b.n	800c254 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800c17c:	68fb      	ldr	r3, [r7, #12]
 800c17e:	691a      	ldr	r2, [r3, #16]
 800c180:	68fb      	ldr	r3, [r7, #12]
 800c182:	695b      	ldr	r3, [r3, #20]
 800c184:	1ad3      	subs	r3, r2, r3
 800c186:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800c188:	68fb      	ldr	r3, [r7, #12]
 800c18a:	689b      	ldr	r3, [r3, #8]
 800c18c:	69fa      	ldr	r2, [r7, #28]
 800c18e:	429a      	cmp	r2, r3
 800c190:	d902      	bls.n	800c198 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800c192:	68fb      	ldr	r3, [r7, #12]
 800c194:	689b      	ldr	r3, [r3, #8]
 800c196:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800c198:	69fb      	ldr	r3, [r7, #28]
 800c19a:	3303      	adds	r3, #3
 800c19c:	089b      	lsrs	r3, r3, #2
 800c19e:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800c1a0:	e02a      	b.n	800c1f8 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800c1a2:	68fb      	ldr	r3, [r7, #12]
 800c1a4:	691a      	ldr	r2, [r3, #16]
 800c1a6:	68fb      	ldr	r3, [r7, #12]
 800c1a8:	695b      	ldr	r3, [r3, #20]
 800c1aa:	1ad3      	subs	r3, r2, r3
 800c1ac:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800c1ae:	68fb      	ldr	r3, [r7, #12]
 800c1b0:	689b      	ldr	r3, [r3, #8]
 800c1b2:	69fa      	ldr	r2, [r7, #28]
 800c1b4:	429a      	cmp	r2, r3
 800c1b6:	d902      	bls.n	800c1be <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800c1b8:	68fb      	ldr	r3, [r7, #12]
 800c1ba:	689b      	ldr	r3, [r3, #8]
 800c1bc:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800c1be:	69fb      	ldr	r3, [r7, #28]
 800c1c0:	3303      	adds	r3, #3
 800c1c2:	089b      	lsrs	r3, r3, #2
 800c1c4:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800c1c6:	68fb      	ldr	r3, [r7, #12]
 800c1c8:	68d9      	ldr	r1, [r3, #12]
 800c1ca:	683b      	ldr	r3, [r7, #0]
 800c1cc:	b2da      	uxtb	r2, r3
 800c1ce:	69fb      	ldr	r3, [r7, #28]
 800c1d0:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800c1d6:	9300      	str	r3, [sp, #0]
 800c1d8:	4603      	mov	r3, r0
 800c1da:	6978      	ldr	r0, [r7, #20]
 800c1dc:	f008 fd96 	bl	8014d0c <USB_WritePacket>

    ep->xfer_buff  += len;
 800c1e0:	68fb      	ldr	r3, [r7, #12]
 800c1e2:	68da      	ldr	r2, [r3, #12]
 800c1e4:	69fb      	ldr	r3, [r7, #28]
 800c1e6:	441a      	add	r2, r3
 800c1e8:	68fb      	ldr	r3, [r7, #12]
 800c1ea:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800c1ec:	68fb      	ldr	r3, [r7, #12]
 800c1ee:	695a      	ldr	r2, [r3, #20]
 800c1f0:	69fb      	ldr	r3, [r7, #28]
 800c1f2:	441a      	add	r2, r3
 800c1f4:	68fb      	ldr	r3, [r7, #12]
 800c1f6:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800c1f8:	683b      	ldr	r3, [r7, #0]
 800c1fa:	015a      	lsls	r2, r3, #5
 800c1fc:	693b      	ldr	r3, [r7, #16]
 800c1fe:	4413      	add	r3, r2
 800c200:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c204:	699b      	ldr	r3, [r3, #24]
 800c206:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800c208:	69ba      	ldr	r2, [r7, #24]
 800c20a:	429a      	cmp	r2, r3
 800c20c:	d809      	bhi.n	800c222 <PCD_WriteEmptyTxFifo+0xde>
 800c20e:	68fb      	ldr	r3, [r7, #12]
 800c210:	695a      	ldr	r2, [r3, #20]
 800c212:	68fb      	ldr	r3, [r7, #12]
 800c214:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800c216:	429a      	cmp	r2, r3
 800c218:	d203      	bcs.n	800c222 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800c21a:	68fb      	ldr	r3, [r7, #12]
 800c21c:	691b      	ldr	r3, [r3, #16]
 800c21e:	2b00      	cmp	r3, #0
 800c220:	d1bf      	bne.n	800c1a2 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800c222:	68fb      	ldr	r3, [r7, #12]
 800c224:	691a      	ldr	r2, [r3, #16]
 800c226:	68fb      	ldr	r3, [r7, #12]
 800c228:	695b      	ldr	r3, [r3, #20]
 800c22a:	429a      	cmp	r2, r3
 800c22c:	d811      	bhi.n	800c252 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800c22e:	683b      	ldr	r3, [r7, #0]
 800c230:	f003 030f 	and.w	r3, r3, #15
 800c234:	2201      	movs	r2, #1
 800c236:	fa02 f303 	lsl.w	r3, r2, r3
 800c23a:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800c23c:	693b      	ldr	r3, [r7, #16]
 800c23e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c242:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c244:	68bb      	ldr	r3, [r7, #8]
 800c246:	43db      	mvns	r3, r3
 800c248:	6939      	ldr	r1, [r7, #16]
 800c24a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c24e:	4013      	ands	r3, r2
 800c250:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800c252:	2300      	movs	r3, #0
}
 800c254:	4618      	mov	r0, r3
 800c256:	3720      	adds	r7, #32
 800c258:	46bd      	mov	sp, r7
 800c25a:	bd80      	pop	{r7, pc}

0800c25c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800c25c:	b580      	push	{r7, lr}
 800c25e:	b088      	sub	sp, #32
 800c260:	af00      	add	r7, sp, #0
 800c262:	6078      	str	r0, [r7, #4]
 800c264:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	681b      	ldr	r3, [r3, #0]
 800c26a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c26c:	69fb      	ldr	r3, [r7, #28]
 800c26e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800c270:	69fb      	ldr	r3, [r7, #28]
 800c272:	333c      	adds	r3, #60	@ 0x3c
 800c274:	3304      	adds	r3, #4
 800c276:	681b      	ldr	r3, [r3, #0]
 800c278:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800c27a:	683b      	ldr	r3, [r7, #0]
 800c27c:	015a      	lsls	r2, r3, #5
 800c27e:	69bb      	ldr	r3, [r7, #24]
 800c280:	4413      	add	r3, r2
 800c282:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c286:	689b      	ldr	r3, [r3, #8]
 800c288:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	799b      	ldrb	r3, [r3, #6]
 800c28e:	2b01      	cmp	r3, #1
 800c290:	d17b      	bne.n	800c38a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800c292:	693b      	ldr	r3, [r7, #16]
 800c294:	f003 0308 	and.w	r3, r3, #8
 800c298:	2b00      	cmp	r3, #0
 800c29a:	d015      	beq.n	800c2c8 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800c29c:	697b      	ldr	r3, [r7, #20]
 800c29e:	4a61      	ldr	r2, [pc, #388]	@ (800c424 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800c2a0:	4293      	cmp	r3, r2
 800c2a2:	f240 80b9 	bls.w	800c418 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800c2a6:	693b      	ldr	r3, [r7, #16]
 800c2a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800c2ac:	2b00      	cmp	r3, #0
 800c2ae:	f000 80b3 	beq.w	800c418 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800c2b2:	683b      	ldr	r3, [r7, #0]
 800c2b4:	015a      	lsls	r2, r3, #5
 800c2b6:	69bb      	ldr	r3, [r7, #24]
 800c2b8:	4413      	add	r3, r2
 800c2ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c2be:	461a      	mov	r2, r3
 800c2c0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c2c4:	6093      	str	r3, [r2, #8]
 800c2c6:	e0a7      	b.n	800c418 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800c2c8:	693b      	ldr	r3, [r7, #16]
 800c2ca:	f003 0320 	and.w	r3, r3, #32
 800c2ce:	2b00      	cmp	r3, #0
 800c2d0:	d009      	beq.n	800c2e6 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800c2d2:	683b      	ldr	r3, [r7, #0]
 800c2d4:	015a      	lsls	r2, r3, #5
 800c2d6:	69bb      	ldr	r3, [r7, #24]
 800c2d8:	4413      	add	r3, r2
 800c2da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c2de:	461a      	mov	r2, r3
 800c2e0:	2320      	movs	r3, #32
 800c2e2:	6093      	str	r3, [r2, #8]
 800c2e4:	e098      	b.n	800c418 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800c2e6:	693b      	ldr	r3, [r7, #16]
 800c2e8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800c2ec:	2b00      	cmp	r3, #0
 800c2ee:	f040 8093 	bne.w	800c418 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800c2f2:	697b      	ldr	r3, [r7, #20]
 800c2f4:	4a4b      	ldr	r2, [pc, #300]	@ (800c424 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800c2f6:	4293      	cmp	r3, r2
 800c2f8:	d90f      	bls.n	800c31a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800c2fa:	693b      	ldr	r3, [r7, #16]
 800c2fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800c300:	2b00      	cmp	r3, #0
 800c302:	d00a      	beq.n	800c31a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800c304:	683b      	ldr	r3, [r7, #0]
 800c306:	015a      	lsls	r2, r3, #5
 800c308:	69bb      	ldr	r3, [r7, #24]
 800c30a:	4413      	add	r3, r2
 800c30c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c310:	461a      	mov	r2, r3
 800c312:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c316:	6093      	str	r3, [r2, #8]
 800c318:	e07e      	b.n	800c418 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800c31a:	683a      	ldr	r2, [r7, #0]
 800c31c:	4613      	mov	r3, r2
 800c31e:	00db      	lsls	r3, r3, #3
 800c320:	4413      	add	r3, r2
 800c322:	009b      	lsls	r3, r3, #2
 800c324:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c328:	687a      	ldr	r2, [r7, #4]
 800c32a:	4413      	add	r3, r2
 800c32c:	3304      	adds	r3, #4
 800c32e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800c330:	68fb      	ldr	r3, [r7, #12]
 800c332:	6a1a      	ldr	r2, [r3, #32]
 800c334:	683b      	ldr	r3, [r7, #0]
 800c336:	0159      	lsls	r1, r3, #5
 800c338:	69bb      	ldr	r3, [r7, #24]
 800c33a:	440b      	add	r3, r1
 800c33c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c340:	691b      	ldr	r3, [r3, #16]
 800c342:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c346:	1ad2      	subs	r2, r2, r3
 800c348:	68fb      	ldr	r3, [r7, #12]
 800c34a:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800c34c:	683b      	ldr	r3, [r7, #0]
 800c34e:	2b00      	cmp	r3, #0
 800c350:	d114      	bne.n	800c37c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800c352:	68fb      	ldr	r3, [r7, #12]
 800c354:	691b      	ldr	r3, [r3, #16]
 800c356:	2b00      	cmp	r3, #0
 800c358:	d109      	bne.n	800c36e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	6818      	ldr	r0, [r3, #0]
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800c364:	461a      	mov	r2, r3
 800c366:	2101      	movs	r1, #1
 800c368:	f008 ff68 	bl	801523c <USB_EP0_OutStart>
 800c36c:	e006      	b.n	800c37c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800c36e:	68fb      	ldr	r3, [r7, #12]
 800c370:	68da      	ldr	r2, [r3, #12]
 800c372:	68fb      	ldr	r3, [r7, #12]
 800c374:	695b      	ldr	r3, [r3, #20]
 800c376:	441a      	add	r2, r3
 800c378:	68fb      	ldr	r3, [r7, #12]
 800c37a:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800c37c:	683b      	ldr	r3, [r7, #0]
 800c37e:	b2db      	uxtb	r3, r3
 800c380:	4619      	mov	r1, r3
 800c382:	6878      	ldr	r0, [r7, #4]
 800c384:	f00b fa96 	bl	80178b4 <HAL_PCD_DataOutStageCallback>
 800c388:	e046      	b.n	800c418 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800c38a:	697b      	ldr	r3, [r7, #20]
 800c38c:	4a26      	ldr	r2, [pc, #152]	@ (800c428 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800c38e:	4293      	cmp	r3, r2
 800c390:	d124      	bne.n	800c3dc <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800c392:	693b      	ldr	r3, [r7, #16]
 800c394:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c398:	2b00      	cmp	r3, #0
 800c39a:	d00a      	beq.n	800c3b2 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800c39c:	683b      	ldr	r3, [r7, #0]
 800c39e:	015a      	lsls	r2, r3, #5
 800c3a0:	69bb      	ldr	r3, [r7, #24]
 800c3a2:	4413      	add	r3, r2
 800c3a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c3a8:	461a      	mov	r2, r3
 800c3aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c3ae:	6093      	str	r3, [r2, #8]
 800c3b0:	e032      	b.n	800c418 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800c3b2:	693b      	ldr	r3, [r7, #16]
 800c3b4:	f003 0320 	and.w	r3, r3, #32
 800c3b8:	2b00      	cmp	r3, #0
 800c3ba:	d008      	beq.n	800c3ce <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800c3bc:	683b      	ldr	r3, [r7, #0]
 800c3be:	015a      	lsls	r2, r3, #5
 800c3c0:	69bb      	ldr	r3, [r7, #24]
 800c3c2:	4413      	add	r3, r2
 800c3c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c3c8:	461a      	mov	r2, r3
 800c3ca:	2320      	movs	r3, #32
 800c3cc:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800c3ce:	683b      	ldr	r3, [r7, #0]
 800c3d0:	b2db      	uxtb	r3, r3
 800c3d2:	4619      	mov	r1, r3
 800c3d4:	6878      	ldr	r0, [r7, #4]
 800c3d6:	f00b fa6d 	bl	80178b4 <HAL_PCD_DataOutStageCallback>
 800c3da:	e01d      	b.n	800c418 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800c3dc:	683b      	ldr	r3, [r7, #0]
 800c3de:	2b00      	cmp	r3, #0
 800c3e0:	d114      	bne.n	800c40c <PCD_EP_OutXfrComplete_int+0x1b0>
 800c3e2:	6879      	ldr	r1, [r7, #4]
 800c3e4:	683a      	ldr	r2, [r7, #0]
 800c3e6:	4613      	mov	r3, r2
 800c3e8:	00db      	lsls	r3, r3, #3
 800c3ea:	4413      	add	r3, r2
 800c3ec:	009b      	lsls	r3, r3, #2
 800c3ee:	440b      	add	r3, r1
 800c3f0:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800c3f4:	681b      	ldr	r3, [r3, #0]
 800c3f6:	2b00      	cmp	r3, #0
 800c3f8:	d108      	bne.n	800c40c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	6818      	ldr	r0, [r3, #0]
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800c404:	461a      	mov	r2, r3
 800c406:	2100      	movs	r1, #0
 800c408:	f008 ff18 	bl	801523c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800c40c:	683b      	ldr	r3, [r7, #0]
 800c40e:	b2db      	uxtb	r3, r3
 800c410:	4619      	mov	r1, r3
 800c412:	6878      	ldr	r0, [r7, #4]
 800c414:	f00b fa4e 	bl	80178b4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800c418:	2300      	movs	r3, #0
}
 800c41a:	4618      	mov	r0, r3
 800c41c:	3720      	adds	r7, #32
 800c41e:	46bd      	mov	sp, r7
 800c420:	bd80      	pop	{r7, pc}
 800c422:	bf00      	nop
 800c424:	4f54300a 	.word	0x4f54300a
 800c428:	4f54310a 	.word	0x4f54310a

0800c42c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800c42c:	b580      	push	{r7, lr}
 800c42e:	b086      	sub	sp, #24
 800c430:	af00      	add	r7, sp, #0
 800c432:	6078      	str	r0, [r7, #4]
 800c434:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	681b      	ldr	r3, [r3, #0]
 800c43a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c43c:	697b      	ldr	r3, [r7, #20]
 800c43e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800c440:	697b      	ldr	r3, [r7, #20]
 800c442:	333c      	adds	r3, #60	@ 0x3c
 800c444:	3304      	adds	r3, #4
 800c446:	681b      	ldr	r3, [r3, #0]
 800c448:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800c44a:	683b      	ldr	r3, [r7, #0]
 800c44c:	015a      	lsls	r2, r3, #5
 800c44e:	693b      	ldr	r3, [r7, #16]
 800c450:	4413      	add	r3, r2
 800c452:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c456:	689b      	ldr	r3, [r3, #8]
 800c458:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800c45a:	68fb      	ldr	r3, [r7, #12]
 800c45c:	4a15      	ldr	r2, [pc, #84]	@ (800c4b4 <PCD_EP_OutSetupPacket_int+0x88>)
 800c45e:	4293      	cmp	r3, r2
 800c460:	d90e      	bls.n	800c480 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800c462:	68bb      	ldr	r3, [r7, #8]
 800c464:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800c468:	2b00      	cmp	r3, #0
 800c46a:	d009      	beq.n	800c480 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800c46c:	683b      	ldr	r3, [r7, #0]
 800c46e:	015a      	lsls	r2, r3, #5
 800c470:	693b      	ldr	r3, [r7, #16]
 800c472:	4413      	add	r3, r2
 800c474:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c478:	461a      	mov	r2, r3
 800c47a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c47e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800c480:	6878      	ldr	r0, [r7, #4]
 800c482:	f00b fa05 	bl	8017890 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800c486:	68fb      	ldr	r3, [r7, #12]
 800c488:	4a0a      	ldr	r2, [pc, #40]	@ (800c4b4 <PCD_EP_OutSetupPacket_int+0x88>)
 800c48a:	4293      	cmp	r3, r2
 800c48c:	d90c      	bls.n	800c4a8 <PCD_EP_OutSetupPacket_int+0x7c>
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	799b      	ldrb	r3, [r3, #6]
 800c492:	2b01      	cmp	r3, #1
 800c494:	d108      	bne.n	800c4a8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	6818      	ldr	r0, [r3, #0]
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800c4a0:	461a      	mov	r2, r3
 800c4a2:	2101      	movs	r1, #1
 800c4a4:	f008 feca 	bl	801523c <USB_EP0_OutStart>
  }

  return HAL_OK;
 800c4a8:	2300      	movs	r3, #0
}
 800c4aa:	4618      	mov	r0, r3
 800c4ac:	3718      	adds	r7, #24
 800c4ae:	46bd      	mov	sp, r7
 800c4b0:	bd80      	pop	{r7, pc}
 800c4b2:	bf00      	nop
 800c4b4:	4f54300a 	.word	0x4f54300a

0800c4b8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800c4b8:	b480      	push	{r7}
 800c4ba:	b085      	sub	sp, #20
 800c4bc:	af00      	add	r7, sp, #0
 800c4be:	6078      	str	r0, [r7, #4]
 800c4c0:	460b      	mov	r3, r1
 800c4c2:	70fb      	strb	r3, [r7, #3]
 800c4c4:	4613      	mov	r3, r2
 800c4c6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	681b      	ldr	r3, [r3, #0]
 800c4cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c4ce:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800c4d0:	78fb      	ldrb	r3, [r7, #3]
 800c4d2:	2b00      	cmp	r3, #0
 800c4d4:	d107      	bne.n	800c4e6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800c4d6:	883b      	ldrh	r3, [r7, #0]
 800c4d8:	0419      	lsls	r1, r3, #16
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	681b      	ldr	r3, [r3, #0]
 800c4de:	68ba      	ldr	r2, [r7, #8]
 800c4e0:	430a      	orrs	r2, r1
 800c4e2:	629a      	str	r2, [r3, #40]	@ 0x28
 800c4e4:	e028      	b.n	800c538 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	681b      	ldr	r3, [r3, #0]
 800c4ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c4ec:	0c1b      	lsrs	r3, r3, #16
 800c4ee:	68ba      	ldr	r2, [r7, #8]
 800c4f0:	4413      	add	r3, r2
 800c4f2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800c4f4:	2300      	movs	r3, #0
 800c4f6:	73fb      	strb	r3, [r7, #15]
 800c4f8:	e00d      	b.n	800c516 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	681a      	ldr	r2, [r3, #0]
 800c4fe:	7bfb      	ldrb	r3, [r7, #15]
 800c500:	3340      	adds	r3, #64	@ 0x40
 800c502:	009b      	lsls	r3, r3, #2
 800c504:	4413      	add	r3, r2
 800c506:	685b      	ldr	r3, [r3, #4]
 800c508:	0c1b      	lsrs	r3, r3, #16
 800c50a:	68ba      	ldr	r2, [r7, #8]
 800c50c:	4413      	add	r3, r2
 800c50e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800c510:	7bfb      	ldrb	r3, [r7, #15]
 800c512:	3301      	adds	r3, #1
 800c514:	73fb      	strb	r3, [r7, #15]
 800c516:	7bfa      	ldrb	r2, [r7, #15]
 800c518:	78fb      	ldrb	r3, [r7, #3]
 800c51a:	3b01      	subs	r3, #1
 800c51c:	429a      	cmp	r2, r3
 800c51e:	d3ec      	bcc.n	800c4fa <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800c520:	883b      	ldrh	r3, [r7, #0]
 800c522:	0418      	lsls	r0, r3, #16
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	6819      	ldr	r1, [r3, #0]
 800c528:	78fb      	ldrb	r3, [r7, #3]
 800c52a:	3b01      	subs	r3, #1
 800c52c:	68ba      	ldr	r2, [r7, #8]
 800c52e:	4302      	orrs	r2, r0
 800c530:	3340      	adds	r3, #64	@ 0x40
 800c532:	009b      	lsls	r3, r3, #2
 800c534:	440b      	add	r3, r1
 800c536:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800c538:	2300      	movs	r3, #0
}
 800c53a:	4618      	mov	r0, r3
 800c53c:	3714      	adds	r7, #20
 800c53e:	46bd      	mov	sp, r7
 800c540:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c544:	4770      	bx	lr

0800c546 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800c546:	b480      	push	{r7}
 800c548:	b083      	sub	sp, #12
 800c54a:	af00      	add	r7, sp, #0
 800c54c:	6078      	str	r0, [r7, #4]
 800c54e:	460b      	mov	r3, r1
 800c550:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	681b      	ldr	r3, [r3, #0]
 800c556:	887a      	ldrh	r2, [r7, #2]
 800c558:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800c55a:	2300      	movs	r3, #0
}
 800c55c:	4618      	mov	r0, r3
 800c55e:	370c      	adds	r7, #12
 800c560:	46bd      	mov	sp, r7
 800c562:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c566:	4770      	bx	lr

0800c568 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800c568:	b480      	push	{r7}
 800c56a:	b085      	sub	sp, #20
 800c56c:	af00      	add	r7, sp, #0
 800c56e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	681b      	ldr	r3, [r3, #0]
 800c574:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	2201      	movs	r2, #1
 800c57a:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	2200      	movs	r2, #0
 800c582:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800c586:	68fb      	ldr	r3, [r7, #12]
 800c588:	699b      	ldr	r3, [r3, #24]
 800c58a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800c58e:	68fb      	ldr	r3, [r7, #12]
 800c590:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800c592:	68fb      	ldr	r3, [r7, #12]
 800c594:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c596:	4b05      	ldr	r3, [pc, #20]	@ (800c5ac <HAL_PCDEx_ActivateLPM+0x44>)
 800c598:	4313      	orrs	r3, r2
 800c59a:	68fa      	ldr	r2, [r7, #12]
 800c59c:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800c59e:	2300      	movs	r3, #0
}
 800c5a0:	4618      	mov	r0, r3
 800c5a2:	3714      	adds	r7, #20
 800c5a4:	46bd      	mov	sp, r7
 800c5a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5aa:	4770      	bx	lr
 800c5ac:	10000003 	.word	0x10000003

0800c5b0 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800c5b0:	b480      	push	{r7}
 800c5b2:	b083      	sub	sp, #12
 800c5b4:	af00      	add	r7, sp, #0
 800c5b6:	6078      	str	r0, [r7, #4]
 800c5b8:	460b      	mov	r3, r1
 800c5ba:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800c5bc:	bf00      	nop
 800c5be:	370c      	adds	r7, #12
 800c5c0:	46bd      	mov	sp, r7
 800c5c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5c6:	4770      	bx	lr

0800c5c8 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800c5c8:	b580      	push	{r7, lr}
 800c5ca:	b084      	sub	sp, #16
 800c5cc:	af00      	add	r7, sp, #0
 800c5ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800c5d0:	4b19      	ldr	r3, [pc, #100]	@ (800c638 <HAL_PWREx_ConfigSupply+0x70>)
 800c5d2:	68db      	ldr	r3, [r3, #12]
 800c5d4:	f003 0304 	and.w	r3, r3, #4
 800c5d8:	2b04      	cmp	r3, #4
 800c5da:	d00a      	beq.n	800c5f2 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800c5dc:	4b16      	ldr	r3, [pc, #88]	@ (800c638 <HAL_PWREx_ConfigSupply+0x70>)
 800c5de:	68db      	ldr	r3, [r3, #12]
 800c5e0:	f003 0307 	and.w	r3, r3, #7
 800c5e4:	687a      	ldr	r2, [r7, #4]
 800c5e6:	429a      	cmp	r2, r3
 800c5e8:	d001      	beq.n	800c5ee <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800c5ea:	2301      	movs	r3, #1
 800c5ec:	e01f      	b.n	800c62e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800c5ee:	2300      	movs	r3, #0
 800c5f0:	e01d      	b.n	800c62e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800c5f2:	4b11      	ldr	r3, [pc, #68]	@ (800c638 <HAL_PWREx_ConfigSupply+0x70>)
 800c5f4:	68db      	ldr	r3, [r3, #12]
 800c5f6:	f023 0207 	bic.w	r2, r3, #7
 800c5fa:	490f      	ldr	r1, [pc, #60]	@ (800c638 <HAL_PWREx_ConfigSupply+0x70>)
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	4313      	orrs	r3, r2
 800c600:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800c602:	f7f6 fdc5 	bl	8003190 <HAL_GetTick>
 800c606:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800c608:	e009      	b.n	800c61e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800c60a:	f7f6 fdc1 	bl	8003190 <HAL_GetTick>
 800c60e:	4602      	mov	r2, r0
 800c610:	68fb      	ldr	r3, [r7, #12]
 800c612:	1ad3      	subs	r3, r2, r3
 800c614:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c618:	d901      	bls.n	800c61e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800c61a:	2301      	movs	r3, #1
 800c61c:	e007      	b.n	800c62e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800c61e:	4b06      	ldr	r3, [pc, #24]	@ (800c638 <HAL_PWREx_ConfigSupply+0x70>)
 800c620:	685b      	ldr	r3, [r3, #4]
 800c622:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c626:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c62a:	d1ee      	bne.n	800c60a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800c62c:	2300      	movs	r3, #0
}
 800c62e:	4618      	mov	r0, r3
 800c630:	3710      	adds	r7, #16
 800c632:	46bd      	mov	sp, r7
 800c634:	bd80      	pop	{r7, pc}
 800c636:	bf00      	nop
 800c638:	58024800 	.word	0x58024800

0800c63c <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 800c63c:	b480      	push	{r7}
 800c63e:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 800c640:	4b05      	ldr	r3, [pc, #20]	@ (800c658 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800c642:	68db      	ldr	r3, [r3, #12]
 800c644:	4a04      	ldr	r2, [pc, #16]	@ (800c658 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800c646:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800c64a:	60d3      	str	r3, [r2, #12]
}
 800c64c:	bf00      	nop
 800c64e:	46bd      	mov	sp, r7
 800c650:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c654:	4770      	bx	lr
 800c656:	bf00      	nop
 800c658:	58024800 	.word	0x58024800

0800c65c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800c65c:	b580      	push	{r7, lr}
 800c65e:	b08c      	sub	sp, #48	@ 0x30
 800c660:	af00      	add	r7, sp, #0
 800c662:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	2b00      	cmp	r3, #0
 800c668:	d101      	bne.n	800c66e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800c66a:	2301      	movs	r3, #1
 800c66c:	e3c8      	b.n	800ce00 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	681b      	ldr	r3, [r3, #0]
 800c672:	f003 0301 	and.w	r3, r3, #1
 800c676:	2b00      	cmp	r3, #0
 800c678:	f000 8087 	beq.w	800c78a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c67c:	4b88      	ldr	r3, [pc, #544]	@ (800c8a0 <HAL_RCC_OscConfig+0x244>)
 800c67e:	691b      	ldr	r3, [r3, #16]
 800c680:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800c684:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800c686:	4b86      	ldr	r3, [pc, #536]	@ (800c8a0 <HAL_RCC_OscConfig+0x244>)
 800c688:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c68a:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800c68c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c68e:	2b10      	cmp	r3, #16
 800c690:	d007      	beq.n	800c6a2 <HAL_RCC_OscConfig+0x46>
 800c692:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c694:	2b18      	cmp	r3, #24
 800c696:	d110      	bne.n	800c6ba <HAL_RCC_OscConfig+0x5e>
 800c698:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c69a:	f003 0303 	and.w	r3, r3, #3
 800c69e:	2b02      	cmp	r3, #2
 800c6a0:	d10b      	bne.n	800c6ba <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c6a2:	4b7f      	ldr	r3, [pc, #508]	@ (800c8a0 <HAL_RCC_OscConfig+0x244>)
 800c6a4:	681b      	ldr	r3, [r3, #0]
 800c6a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c6aa:	2b00      	cmp	r3, #0
 800c6ac:	d06c      	beq.n	800c788 <HAL_RCC_OscConfig+0x12c>
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	685b      	ldr	r3, [r3, #4]
 800c6b2:	2b00      	cmp	r3, #0
 800c6b4:	d168      	bne.n	800c788 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800c6b6:	2301      	movs	r3, #1
 800c6b8:	e3a2      	b.n	800ce00 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	685b      	ldr	r3, [r3, #4]
 800c6be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c6c2:	d106      	bne.n	800c6d2 <HAL_RCC_OscConfig+0x76>
 800c6c4:	4b76      	ldr	r3, [pc, #472]	@ (800c8a0 <HAL_RCC_OscConfig+0x244>)
 800c6c6:	681b      	ldr	r3, [r3, #0]
 800c6c8:	4a75      	ldr	r2, [pc, #468]	@ (800c8a0 <HAL_RCC_OscConfig+0x244>)
 800c6ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c6ce:	6013      	str	r3, [r2, #0]
 800c6d0:	e02e      	b.n	800c730 <HAL_RCC_OscConfig+0xd4>
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	685b      	ldr	r3, [r3, #4]
 800c6d6:	2b00      	cmp	r3, #0
 800c6d8:	d10c      	bne.n	800c6f4 <HAL_RCC_OscConfig+0x98>
 800c6da:	4b71      	ldr	r3, [pc, #452]	@ (800c8a0 <HAL_RCC_OscConfig+0x244>)
 800c6dc:	681b      	ldr	r3, [r3, #0]
 800c6de:	4a70      	ldr	r2, [pc, #448]	@ (800c8a0 <HAL_RCC_OscConfig+0x244>)
 800c6e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c6e4:	6013      	str	r3, [r2, #0]
 800c6e6:	4b6e      	ldr	r3, [pc, #440]	@ (800c8a0 <HAL_RCC_OscConfig+0x244>)
 800c6e8:	681b      	ldr	r3, [r3, #0]
 800c6ea:	4a6d      	ldr	r2, [pc, #436]	@ (800c8a0 <HAL_RCC_OscConfig+0x244>)
 800c6ec:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800c6f0:	6013      	str	r3, [r2, #0]
 800c6f2:	e01d      	b.n	800c730 <HAL_RCC_OscConfig+0xd4>
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	685b      	ldr	r3, [r3, #4]
 800c6f8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800c6fc:	d10c      	bne.n	800c718 <HAL_RCC_OscConfig+0xbc>
 800c6fe:	4b68      	ldr	r3, [pc, #416]	@ (800c8a0 <HAL_RCC_OscConfig+0x244>)
 800c700:	681b      	ldr	r3, [r3, #0]
 800c702:	4a67      	ldr	r2, [pc, #412]	@ (800c8a0 <HAL_RCC_OscConfig+0x244>)
 800c704:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800c708:	6013      	str	r3, [r2, #0]
 800c70a:	4b65      	ldr	r3, [pc, #404]	@ (800c8a0 <HAL_RCC_OscConfig+0x244>)
 800c70c:	681b      	ldr	r3, [r3, #0]
 800c70e:	4a64      	ldr	r2, [pc, #400]	@ (800c8a0 <HAL_RCC_OscConfig+0x244>)
 800c710:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c714:	6013      	str	r3, [r2, #0]
 800c716:	e00b      	b.n	800c730 <HAL_RCC_OscConfig+0xd4>
 800c718:	4b61      	ldr	r3, [pc, #388]	@ (800c8a0 <HAL_RCC_OscConfig+0x244>)
 800c71a:	681b      	ldr	r3, [r3, #0]
 800c71c:	4a60      	ldr	r2, [pc, #384]	@ (800c8a0 <HAL_RCC_OscConfig+0x244>)
 800c71e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c722:	6013      	str	r3, [r2, #0]
 800c724:	4b5e      	ldr	r3, [pc, #376]	@ (800c8a0 <HAL_RCC_OscConfig+0x244>)
 800c726:	681b      	ldr	r3, [r3, #0]
 800c728:	4a5d      	ldr	r2, [pc, #372]	@ (800c8a0 <HAL_RCC_OscConfig+0x244>)
 800c72a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800c72e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	685b      	ldr	r3, [r3, #4]
 800c734:	2b00      	cmp	r3, #0
 800c736:	d013      	beq.n	800c760 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c738:	f7f6 fd2a 	bl	8003190 <HAL_GetTick>
 800c73c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800c73e:	e008      	b.n	800c752 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c740:	f7f6 fd26 	bl	8003190 <HAL_GetTick>
 800c744:	4602      	mov	r2, r0
 800c746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c748:	1ad3      	subs	r3, r2, r3
 800c74a:	2b64      	cmp	r3, #100	@ 0x64
 800c74c:	d901      	bls.n	800c752 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800c74e:	2303      	movs	r3, #3
 800c750:	e356      	b.n	800ce00 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800c752:	4b53      	ldr	r3, [pc, #332]	@ (800c8a0 <HAL_RCC_OscConfig+0x244>)
 800c754:	681b      	ldr	r3, [r3, #0]
 800c756:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c75a:	2b00      	cmp	r3, #0
 800c75c:	d0f0      	beq.n	800c740 <HAL_RCC_OscConfig+0xe4>
 800c75e:	e014      	b.n	800c78a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c760:	f7f6 fd16 	bl	8003190 <HAL_GetTick>
 800c764:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800c766:	e008      	b.n	800c77a <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c768:	f7f6 fd12 	bl	8003190 <HAL_GetTick>
 800c76c:	4602      	mov	r2, r0
 800c76e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c770:	1ad3      	subs	r3, r2, r3
 800c772:	2b64      	cmp	r3, #100	@ 0x64
 800c774:	d901      	bls.n	800c77a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800c776:	2303      	movs	r3, #3
 800c778:	e342      	b.n	800ce00 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800c77a:	4b49      	ldr	r3, [pc, #292]	@ (800c8a0 <HAL_RCC_OscConfig+0x244>)
 800c77c:	681b      	ldr	r3, [r3, #0]
 800c77e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c782:	2b00      	cmp	r3, #0
 800c784:	d1f0      	bne.n	800c768 <HAL_RCC_OscConfig+0x10c>
 800c786:	e000      	b.n	800c78a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c788:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800c78a:	687b      	ldr	r3, [r7, #4]
 800c78c:	681b      	ldr	r3, [r3, #0]
 800c78e:	f003 0302 	and.w	r3, r3, #2
 800c792:	2b00      	cmp	r3, #0
 800c794:	f000 808c 	beq.w	800c8b0 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c798:	4b41      	ldr	r3, [pc, #260]	@ (800c8a0 <HAL_RCC_OscConfig+0x244>)
 800c79a:	691b      	ldr	r3, [r3, #16]
 800c79c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800c7a0:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800c7a2:	4b3f      	ldr	r3, [pc, #252]	@ (800c8a0 <HAL_RCC_OscConfig+0x244>)
 800c7a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c7a6:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800c7a8:	6a3b      	ldr	r3, [r7, #32]
 800c7aa:	2b00      	cmp	r3, #0
 800c7ac:	d007      	beq.n	800c7be <HAL_RCC_OscConfig+0x162>
 800c7ae:	6a3b      	ldr	r3, [r7, #32]
 800c7b0:	2b18      	cmp	r3, #24
 800c7b2:	d137      	bne.n	800c824 <HAL_RCC_OscConfig+0x1c8>
 800c7b4:	69fb      	ldr	r3, [r7, #28]
 800c7b6:	f003 0303 	and.w	r3, r3, #3
 800c7ba:	2b00      	cmp	r3, #0
 800c7bc:	d132      	bne.n	800c824 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800c7be:	4b38      	ldr	r3, [pc, #224]	@ (800c8a0 <HAL_RCC_OscConfig+0x244>)
 800c7c0:	681b      	ldr	r3, [r3, #0]
 800c7c2:	f003 0304 	and.w	r3, r3, #4
 800c7c6:	2b00      	cmp	r3, #0
 800c7c8:	d005      	beq.n	800c7d6 <HAL_RCC_OscConfig+0x17a>
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	68db      	ldr	r3, [r3, #12]
 800c7ce:	2b00      	cmp	r3, #0
 800c7d0:	d101      	bne.n	800c7d6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800c7d2:	2301      	movs	r3, #1
 800c7d4:	e314      	b.n	800ce00 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800c7d6:	4b32      	ldr	r3, [pc, #200]	@ (800c8a0 <HAL_RCC_OscConfig+0x244>)
 800c7d8:	681b      	ldr	r3, [r3, #0]
 800c7da:	f023 0219 	bic.w	r2, r3, #25
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	68db      	ldr	r3, [r3, #12]
 800c7e2:	492f      	ldr	r1, [pc, #188]	@ (800c8a0 <HAL_RCC_OscConfig+0x244>)
 800c7e4:	4313      	orrs	r3, r2
 800c7e6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c7e8:	f7f6 fcd2 	bl	8003190 <HAL_GetTick>
 800c7ec:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800c7ee:	e008      	b.n	800c802 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c7f0:	f7f6 fcce 	bl	8003190 <HAL_GetTick>
 800c7f4:	4602      	mov	r2, r0
 800c7f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7f8:	1ad3      	subs	r3, r2, r3
 800c7fa:	2b02      	cmp	r3, #2
 800c7fc:	d901      	bls.n	800c802 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800c7fe:	2303      	movs	r3, #3
 800c800:	e2fe      	b.n	800ce00 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800c802:	4b27      	ldr	r3, [pc, #156]	@ (800c8a0 <HAL_RCC_OscConfig+0x244>)
 800c804:	681b      	ldr	r3, [r3, #0]
 800c806:	f003 0304 	and.w	r3, r3, #4
 800c80a:	2b00      	cmp	r3, #0
 800c80c:	d0f0      	beq.n	800c7f0 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c80e:	4b24      	ldr	r3, [pc, #144]	@ (800c8a0 <HAL_RCC_OscConfig+0x244>)
 800c810:	685b      	ldr	r3, [r3, #4]
 800c812:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	691b      	ldr	r3, [r3, #16]
 800c81a:	061b      	lsls	r3, r3, #24
 800c81c:	4920      	ldr	r1, [pc, #128]	@ (800c8a0 <HAL_RCC_OscConfig+0x244>)
 800c81e:	4313      	orrs	r3, r2
 800c820:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800c822:	e045      	b.n	800c8b0 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	68db      	ldr	r3, [r3, #12]
 800c828:	2b00      	cmp	r3, #0
 800c82a:	d026      	beq.n	800c87a <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800c82c:	4b1c      	ldr	r3, [pc, #112]	@ (800c8a0 <HAL_RCC_OscConfig+0x244>)
 800c82e:	681b      	ldr	r3, [r3, #0]
 800c830:	f023 0219 	bic.w	r2, r3, #25
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	68db      	ldr	r3, [r3, #12]
 800c838:	4919      	ldr	r1, [pc, #100]	@ (800c8a0 <HAL_RCC_OscConfig+0x244>)
 800c83a:	4313      	orrs	r3, r2
 800c83c:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c83e:	f7f6 fca7 	bl	8003190 <HAL_GetTick>
 800c842:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800c844:	e008      	b.n	800c858 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c846:	f7f6 fca3 	bl	8003190 <HAL_GetTick>
 800c84a:	4602      	mov	r2, r0
 800c84c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c84e:	1ad3      	subs	r3, r2, r3
 800c850:	2b02      	cmp	r3, #2
 800c852:	d901      	bls.n	800c858 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800c854:	2303      	movs	r3, #3
 800c856:	e2d3      	b.n	800ce00 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800c858:	4b11      	ldr	r3, [pc, #68]	@ (800c8a0 <HAL_RCC_OscConfig+0x244>)
 800c85a:	681b      	ldr	r3, [r3, #0]
 800c85c:	f003 0304 	and.w	r3, r3, #4
 800c860:	2b00      	cmp	r3, #0
 800c862:	d0f0      	beq.n	800c846 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c864:	4b0e      	ldr	r3, [pc, #56]	@ (800c8a0 <HAL_RCC_OscConfig+0x244>)
 800c866:	685b      	ldr	r3, [r3, #4]
 800c868:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	691b      	ldr	r3, [r3, #16]
 800c870:	061b      	lsls	r3, r3, #24
 800c872:	490b      	ldr	r1, [pc, #44]	@ (800c8a0 <HAL_RCC_OscConfig+0x244>)
 800c874:	4313      	orrs	r3, r2
 800c876:	604b      	str	r3, [r1, #4]
 800c878:	e01a      	b.n	800c8b0 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800c87a:	4b09      	ldr	r3, [pc, #36]	@ (800c8a0 <HAL_RCC_OscConfig+0x244>)
 800c87c:	681b      	ldr	r3, [r3, #0]
 800c87e:	4a08      	ldr	r2, [pc, #32]	@ (800c8a0 <HAL_RCC_OscConfig+0x244>)
 800c880:	f023 0301 	bic.w	r3, r3, #1
 800c884:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c886:	f7f6 fc83 	bl	8003190 <HAL_GetTick>
 800c88a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800c88c:	e00a      	b.n	800c8a4 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c88e:	f7f6 fc7f 	bl	8003190 <HAL_GetTick>
 800c892:	4602      	mov	r2, r0
 800c894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c896:	1ad3      	subs	r3, r2, r3
 800c898:	2b02      	cmp	r3, #2
 800c89a:	d903      	bls.n	800c8a4 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800c89c:	2303      	movs	r3, #3
 800c89e:	e2af      	b.n	800ce00 <HAL_RCC_OscConfig+0x7a4>
 800c8a0:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800c8a4:	4b96      	ldr	r3, [pc, #600]	@ (800cb00 <HAL_RCC_OscConfig+0x4a4>)
 800c8a6:	681b      	ldr	r3, [r3, #0]
 800c8a8:	f003 0304 	and.w	r3, r3, #4
 800c8ac:	2b00      	cmp	r3, #0
 800c8ae:	d1ee      	bne.n	800c88e <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	681b      	ldr	r3, [r3, #0]
 800c8b4:	f003 0310 	and.w	r3, r3, #16
 800c8b8:	2b00      	cmp	r3, #0
 800c8ba:	d06a      	beq.n	800c992 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c8bc:	4b90      	ldr	r3, [pc, #576]	@ (800cb00 <HAL_RCC_OscConfig+0x4a4>)
 800c8be:	691b      	ldr	r3, [r3, #16]
 800c8c0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800c8c4:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800c8c6:	4b8e      	ldr	r3, [pc, #568]	@ (800cb00 <HAL_RCC_OscConfig+0x4a4>)
 800c8c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c8ca:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800c8cc:	69bb      	ldr	r3, [r7, #24]
 800c8ce:	2b08      	cmp	r3, #8
 800c8d0:	d007      	beq.n	800c8e2 <HAL_RCC_OscConfig+0x286>
 800c8d2:	69bb      	ldr	r3, [r7, #24]
 800c8d4:	2b18      	cmp	r3, #24
 800c8d6:	d11b      	bne.n	800c910 <HAL_RCC_OscConfig+0x2b4>
 800c8d8:	697b      	ldr	r3, [r7, #20]
 800c8da:	f003 0303 	and.w	r3, r3, #3
 800c8de:	2b01      	cmp	r3, #1
 800c8e0:	d116      	bne.n	800c910 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800c8e2:	4b87      	ldr	r3, [pc, #540]	@ (800cb00 <HAL_RCC_OscConfig+0x4a4>)
 800c8e4:	681b      	ldr	r3, [r3, #0]
 800c8e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c8ea:	2b00      	cmp	r3, #0
 800c8ec:	d005      	beq.n	800c8fa <HAL_RCC_OscConfig+0x29e>
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	69db      	ldr	r3, [r3, #28]
 800c8f2:	2b80      	cmp	r3, #128	@ 0x80
 800c8f4:	d001      	beq.n	800c8fa <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800c8f6:	2301      	movs	r3, #1
 800c8f8:	e282      	b.n	800ce00 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800c8fa:	4b81      	ldr	r3, [pc, #516]	@ (800cb00 <HAL_RCC_OscConfig+0x4a4>)
 800c8fc:	68db      	ldr	r3, [r3, #12]
 800c8fe:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800c902:	687b      	ldr	r3, [r7, #4]
 800c904:	6a1b      	ldr	r3, [r3, #32]
 800c906:	061b      	lsls	r3, r3, #24
 800c908:	497d      	ldr	r1, [pc, #500]	@ (800cb00 <HAL_RCC_OscConfig+0x4a4>)
 800c90a:	4313      	orrs	r3, r2
 800c90c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800c90e:	e040      	b.n	800c992 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	69db      	ldr	r3, [r3, #28]
 800c914:	2b00      	cmp	r3, #0
 800c916:	d023      	beq.n	800c960 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800c918:	4b79      	ldr	r3, [pc, #484]	@ (800cb00 <HAL_RCC_OscConfig+0x4a4>)
 800c91a:	681b      	ldr	r3, [r3, #0]
 800c91c:	4a78      	ldr	r2, [pc, #480]	@ (800cb00 <HAL_RCC_OscConfig+0x4a4>)
 800c91e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c922:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c924:	f7f6 fc34 	bl	8003190 <HAL_GetTick>
 800c928:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800c92a:	e008      	b.n	800c93e <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800c92c:	f7f6 fc30 	bl	8003190 <HAL_GetTick>
 800c930:	4602      	mov	r2, r0
 800c932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c934:	1ad3      	subs	r3, r2, r3
 800c936:	2b02      	cmp	r3, #2
 800c938:	d901      	bls.n	800c93e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800c93a:	2303      	movs	r3, #3
 800c93c:	e260      	b.n	800ce00 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800c93e:	4b70      	ldr	r3, [pc, #448]	@ (800cb00 <HAL_RCC_OscConfig+0x4a4>)
 800c940:	681b      	ldr	r3, [r3, #0]
 800c942:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c946:	2b00      	cmp	r3, #0
 800c948:	d0f0      	beq.n	800c92c <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800c94a:	4b6d      	ldr	r3, [pc, #436]	@ (800cb00 <HAL_RCC_OscConfig+0x4a4>)
 800c94c:	68db      	ldr	r3, [r3, #12]
 800c94e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	6a1b      	ldr	r3, [r3, #32]
 800c956:	061b      	lsls	r3, r3, #24
 800c958:	4969      	ldr	r1, [pc, #420]	@ (800cb00 <HAL_RCC_OscConfig+0x4a4>)
 800c95a:	4313      	orrs	r3, r2
 800c95c:	60cb      	str	r3, [r1, #12]
 800c95e:	e018      	b.n	800c992 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800c960:	4b67      	ldr	r3, [pc, #412]	@ (800cb00 <HAL_RCC_OscConfig+0x4a4>)
 800c962:	681b      	ldr	r3, [r3, #0]
 800c964:	4a66      	ldr	r2, [pc, #408]	@ (800cb00 <HAL_RCC_OscConfig+0x4a4>)
 800c966:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c96a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c96c:	f7f6 fc10 	bl	8003190 <HAL_GetTick>
 800c970:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800c972:	e008      	b.n	800c986 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800c974:	f7f6 fc0c 	bl	8003190 <HAL_GetTick>
 800c978:	4602      	mov	r2, r0
 800c97a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c97c:	1ad3      	subs	r3, r2, r3
 800c97e:	2b02      	cmp	r3, #2
 800c980:	d901      	bls.n	800c986 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 800c982:	2303      	movs	r3, #3
 800c984:	e23c      	b.n	800ce00 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800c986:	4b5e      	ldr	r3, [pc, #376]	@ (800cb00 <HAL_RCC_OscConfig+0x4a4>)
 800c988:	681b      	ldr	r3, [r3, #0]
 800c98a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c98e:	2b00      	cmp	r3, #0
 800c990:	d1f0      	bne.n	800c974 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	681b      	ldr	r3, [r3, #0]
 800c996:	f003 0308 	and.w	r3, r3, #8
 800c99a:	2b00      	cmp	r3, #0
 800c99c:	d036      	beq.n	800ca0c <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	695b      	ldr	r3, [r3, #20]
 800c9a2:	2b00      	cmp	r3, #0
 800c9a4:	d019      	beq.n	800c9da <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800c9a6:	4b56      	ldr	r3, [pc, #344]	@ (800cb00 <HAL_RCC_OscConfig+0x4a4>)
 800c9a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c9aa:	4a55      	ldr	r2, [pc, #340]	@ (800cb00 <HAL_RCC_OscConfig+0x4a4>)
 800c9ac:	f043 0301 	orr.w	r3, r3, #1
 800c9b0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c9b2:	f7f6 fbed 	bl	8003190 <HAL_GetTick>
 800c9b6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800c9b8:	e008      	b.n	800c9cc <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800c9ba:	f7f6 fbe9 	bl	8003190 <HAL_GetTick>
 800c9be:	4602      	mov	r2, r0
 800c9c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c9c2:	1ad3      	subs	r3, r2, r3
 800c9c4:	2b02      	cmp	r3, #2
 800c9c6:	d901      	bls.n	800c9cc <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 800c9c8:	2303      	movs	r3, #3
 800c9ca:	e219      	b.n	800ce00 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800c9cc:	4b4c      	ldr	r3, [pc, #304]	@ (800cb00 <HAL_RCC_OscConfig+0x4a4>)
 800c9ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c9d0:	f003 0302 	and.w	r3, r3, #2
 800c9d4:	2b00      	cmp	r3, #0
 800c9d6:	d0f0      	beq.n	800c9ba <HAL_RCC_OscConfig+0x35e>
 800c9d8:	e018      	b.n	800ca0c <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800c9da:	4b49      	ldr	r3, [pc, #292]	@ (800cb00 <HAL_RCC_OscConfig+0x4a4>)
 800c9dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c9de:	4a48      	ldr	r2, [pc, #288]	@ (800cb00 <HAL_RCC_OscConfig+0x4a4>)
 800c9e0:	f023 0301 	bic.w	r3, r3, #1
 800c9e4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c9e6:	f7f6 fbd3 	bl	8003190 <HAL_GetTick>
 800c9ea:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800c9ec:	e008      	b.n	800ca00 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800c9ee:	f7f6 fbcf 	bl	8003190 <HAL_GetTick>
 800c9f2:	4602      	mov	r2, r0
 800c9f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c9f6:	1ad3      	subs	r3, r2, r3
 800c9f8:	2b02      	cmp	r3, #2
 800c9fa:	d901      	bls.n	800ca00 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 800c9fc:	2303      	movs	r3, #3
 800c9fe:	e1ff      	b.n	800ce00 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800ca00:	4b3f      	ldr	r3, [pc, #252]	@ (800cb00 <HAL_RCC_OscConfig+0x4a4>)
 800ca02:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ca04:	f003 0302 	and.w	r3, r3, #2
 800ca08:	2b00      	cmp	r3, #0
 800ca0a:	d1f0      	bne.n	800c9ee <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	681b      	ldr	r3, [r3, #0]
 800ca10:	f003 0320 	and.w	r3, r3, #32
 800ca14:	2b00      	cmp	r3, #0
 800ca16:	d036      	beq.n	800ca86 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	699b      	ldr	r3, [r3, #24]
 800ca1c:	2b00      	cmp	r3, #0
 800ca1e:	d019      	beq.n	800ca54 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800ca20:	4b37      	ldr	r3, [pc, #220]	@ (800cb00 <HAL_RCC_OscConfig+0x4a4>)
 800ca22:	681b      	ldr	r3, [r3, #0]
 800ca24:	4a36      	ldr	r2, [pc, #216]	@ (800cb00 <HAL_RCC_OscConfig+0x4a4>)
 800ca26:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800ca2a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800ca2c:	f7f6 fbb0 	bl	8003190 <HAL_GetTick>
 800ca30:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800ca32:	e008      	b.n	800ca46 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800ca34:	f7f6 fbac 	bl	8003190 <HAL_GetTick>
 800ca38:	4602      	mov	r2, r0
 800ca3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca3c:	1ad3      	subs	r3, r2, r3
 800ca3e:	2b02      	cmp	r3, #2
 800ca40:	d901      	bls.n	800ca46 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 800ca42:	2303      	movs	r3, #3
 800ca44:	e1dc      	b.n	800ce00 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800ca46:	4b2e      	ldr	r3, [pc, #184]	@ (800cb00 <HAL_RCC_OscConfig+0x4a4>)
 800ca48:	681b      	ldr	r3, [r3, #0]
 800ca4a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ca4e:	2b00      	cmp	r3, #0
 800ca50:	d0f0      	beq.n	800ca34 <HAL_RCC_OscConfig+0x3d8>
 800ca52:	e018      	b.n	800ca86 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800ca54:	4b2a      	ldr	r3, [pc, #168]	@ (800cb00 <HAL_RCC_OscConfig+0x4a4>)
 800ca56:	681b      	ldr	r3, [r3, #0]
 800ca58:	4a29      	ldr	r2, [pc, #164]	@ (800cb00 <HAL_RCC_OscConfig+0x4a4>)
 800ca5a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ca5e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800ca60:	f7f6 fb96 	bl	8003190 <HAL_GetTick>
 800ca64:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800ca66:	e008      	b.n	800ca7a <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800ca68:	f7f6 fb92 	bl	8003190 <HAL_GetTick>
 800ca6c:	4602      	mov	r2, r0
 800ca6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca70:	1ad3      	subs	r3, r2, r3
 800ca72:	2b02      	cmp	r3, #2
 800ca74:	d901      	bls.n	800ca7a <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 800ca76:	2303      	movs	r3, #3
 800ca78:	e1c2      	b.n	800ce00 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800ca7a:	4b21      	ldr	r3, [pc, #132]	@ (800cb00 <HAL_RCC_OscConfig+0x4a4>)
 800ca7c:	681b      	ldr	r3, [r3, #0]
 800ca7e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ca82:	2b00      	cmp	r3, #0
 800ca84:	d1f0      	bne.n	800ca68 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800ca86:	687b      	ldr	r3, [r7, #4]
 800ca88:	681b      	ldr	r3, [r3, #0]
 800ca8a:	f003 0304 	and.w	r3, r3, #4
 800ca8e:	2b00      	cmp	r3, #0
 800ca90:	f000 8086 	beq.w	800cba0 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800ca94:	4b1b      	ldr	r3, [pc, #108]	@ (800cb04 <HAL_RCC_OscConfig+0x4a8>)
 800ca96:	681b      	ldr	r3, [r3, #0]
 800ca98:	4a1a      	ldr	r2, [pc, #104]	@ (800cb04 <HAL_RCC_OscConfig+0x4a8>)
 800ca9a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ca9e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800caa0:	f7f6 fb76 	bl	8003190 <HAL_GetTick>
 800caa4:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800caa6:	e008      	b.n	800caba <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800caa8:	f7f6 fb72 	bl	8003190 <HAL_GetTick>
 800caac:	4602      	mov	r2, r0
 800caae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cab0:	1ad3      	subs	r3, r2, r3
 800cab2:	2b64      	cmp	r3, #100	@ 0x64
 800cab4:	d901      	bls.n	800caba <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 800cab6:	2303      	movs	r3, #3
 800cab8:	e1a2      	b.n	800ce00 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800caba:	4b12      	ldr	r3, [pc, #72]	@ (800cb04 <HAL_RCC_OscConfig+0x4a8>)
 800cabc:	681b      	ldr	r3, [r3, #0]
 800cabe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cac2:	2b00      	cmp	r3, #0
 800cac4:	d0f0      	beq.n	800caa8 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	689b      	ldr	r3, [r3, #8]
 800caca:	2b01      	cmp	r3, #1
 800cacc:	d106      	bne.n	800cadc <HAL_RCC_OscConfig+0x480>
 800cace:	4b0c      	ldr	r3, [pc, #48]	@ (800cb00 <HAL_RCC_OscConfig+0x4a4>)
 800cad0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cad2:	4a0b      	ldr	r2, [pc, #44]	@ (800cb00 <HAL_RCC_OscConfig+0x4a4>)
 800cad4:	f043 0301 	orr.w	r3, r3, #1
 800cad8:	6713      	str	r3, [r2, #112]	@ 0x70
 800cada:	e032      	b.n	800cb42 <HAL_RCC_OscConfig+0x4e6>
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	689b      	ldr	r3, [r3, #8]
 800cae0:	2b00      	cmp	r3, #0
 800cae2:	d111      	bne.n	800cb08 <HAL_RCC_OscConfig+0x4ac>
 800cae4:	4b06      	ldr	r3, [pc, #24]	@ (800cb00 <HAL_RCC_OscConfig+0x4a4>)
 800cae6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cae8:	4a05      	ldr	r2, [pc, #20]	@ (800cb00 <HAL_RCC_OscConfig+0x4a4>)
 800caea:	f023 0301 	bic.w	r3, r3, #1
 800caee:	6713      	str	r3, [r2, #112]	@ 0x70
 800caf0:	4b03      	ldr	r3, [pc, #12]	@ (800cb00 <HAL_RCC_OscConfig+0x4a4>)
 800caf2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800caf4:	4a02      	ldr	r2, [pc, #8]	@ (800cb00 <HAL_RCC_OscConfig+0x4a4>)
 800caf6:	f023 0304 	bic.w	r3, r3, #4
 800cafa:	6713      	str	r3, [r2, #112]	@ 0x70
 800cafc:	e021      	b.n	800cb42 <HAL_RCC_OscConfig+0x4e6>
 800cafe:	bf00      	nop
 800cb00:	58024400 	.word	0x58024400
 800cb04:	58024800 	.word	0x58024800
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	689b      	ldr	r3, [r3, #8]
 800cb0c:	2b05      	cmp	r3, #5
 800cb0e:	d10c      	bne.n	800cb2a <HAL_RCC_OscConfig+0x4ce>
 800cb10:	4b83      	ldr	r3, [pc, #524]	@ (800cd20 <HAL_RCC_OscConfig+0x6c4>)
 800cb12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cb14:	4a82      	ldr	r2, [pc, #520]	@ (800cd20 <HAL_RCC_OscConfig+0x6c4>)
 800cb16:	f043 0304 	orr.w	r3, r3, #4
 800cb1a:	6713      	str	r3, [r2, #112]	@ 0x70
 800cb1c:	4b80      	ldr	r3, [pc, #512]	@ (800cd20 <HAL_RCC_OscConfig+0x6c4>)
 800cb1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cb20:	4a7f      	ldr	r2, [pc, #508]	@ (800cd20 <HAL_RCC_OscConfig+0x6c4>)
 800cb22:	f043 0301 	orr.w	r3, r3, #1
 800cb26:	6713      	str	r3, [r2, #112]	@ 0x70
 800cb28:	e00b      	b.n	800cb42 <HAL_RCC_OscConfig+0x4e6>
 800cb2a:	4b7d      	ldr	r3, [pc, #500]	@ (800cd20 <HAL_RCC_OscConfig+0x6c4>)
 800cb2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cb2e:	4a7c      	ldr	r2, [pc, #496]	@ (800cd20 <HAL_RCC_OscConfig+0x6c4>)
 800cb30:	f023 0301 	bic.w	r3, r3, #1
 800cb34:	6713      	str	r3, [r2, #112]	@ 0x70
 800cb36:	4b7a      	ldr	r3, [pc, #488]	@ (800cd20 <HAL_RCC_OscConfig+0x6c4>)
 800cb38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cb3a:	4a79      	ldr	r2, [pc, #484]	@ (800cd20 <HAL_RCC_OscConfig+0x6c4>)
 800cb3c:	f023 0304 	bic.w	r3, r3, #4
 800cb40:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	689b      	ldr	r3, [r3, #8]
 800cb46:	2b00      	cmp	r3, #0
 800cb48:	d015      	beq.n	800cb76 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cb4a:	f7f6 fb21 	bl	8003190 <HAL_GetTick>
 800cb4e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800cb50:	e00a      	b.n	800cb68 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800cb52:	f7f6 fb1d 	bl	8003190 <HAL_GetTick>
 800cb56:	4602      	mov	r2, r0
 800cb58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb5a:	1ad3      	subs	r3, r2, r3
 800cb5c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800cb60:	4293      	cmp	r3, r2
 800cb62:	d901      	bls.n	800cb68 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 800cb64:	2303      	movs	r3, #3
 800cb66:	e14b      	b.n	800ce00 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800cb68:	4b6d      	ldr	r3, [pc, #436]	@ (800cd20 <HAL_RCC_OscConfig+0x6c4>)
 800cb6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cb6c:	f003 0302 	and.w	r3, r3, #2
 800cb70:	2b00      	cmp	r3, #0
 800cb72:	d0ee      	beq.n	800cb52 <HAL_RCC_OscConfig+0x4f6>
 800cb74:	e014      	b.n	800cba0 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cb76:	f7f6 fb0b 	bl	8003190 <HAL_GetTick>
 800cb7a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800cb7c:	e00a      	b.n	800cb94 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800cb7e:	f7f6 fb07 	bl	8003190 <HAL_GetTick>
 800cb82:	4602      	mov	r2, r0
 800cb84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb86:	1ad3      	subs	r3, r2, r3
 800cb88:	f241 3288 	movw	r2, #5000	@ 0x1388
 800cb8c:	4293      	cmp	r3, r2
 800cb8e:	d901      	bls.n	800cb94 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 800cb90:	2303      	movs	r3, #3
 800cb92:	e135      	b.n	800ce00 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800cb94:	4b62      	ldr	r3, [pc, #392]	@ (800cd20 <HAL_RCC_OscConfig+0x6c4>)
 800cb96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cb98:	f003 0302 	and.w	r3, r3, #2
 800cb9c:	2b00      	cmp	r3, #0
 800cb9e:	d1ee      	bne.n	800cb7e <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cba4:	2b00      	cmp	r3, #0
 800cba6:	f000 812a 	beq.w	800cdfe <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800cbaa:	4b5d      	ldr	r3, [pc, #372]	@ (800cd20 <HAL_RCC_OscConfig+0x6c4>)
 800cbac:	691b      	ldr	r3, [r3, #16]
 800cbae:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800cbb2:	2b18      	cmp	r3, #24
 800cbb4:	f000 80ba 	beq.w	800cd2c <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cbbc:	2b02      	cmp	r3, #2
 800cbbe:	f040 8095 	bne.w	800ccec <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800cbc2:	4b57      	ldr	r3, [pc, #348]	@ (800cd20 <HAL_RCC_OscConfig+0x6c4>)
 800cbc4:	681b      	ldr	r3, [r3, #0]
 800cbc6:	4a56      	ldr	r2, [pc, #344]	@ (800cd20 <HAL_RCC_OscConfig+0x6c4>)
 800cbc8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800cbcc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cbce:	f7f6 fadf 	bl	8003190 <HAL_GetTick>
 800cbd2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800cbd4:	e008      	b.n	800cbe8 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800cbd6:	f7f6 fadb 	bl	8003190 <HAL_GetTick>
 800cbda:	4602      	mov	r2, r0
 800cbdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbde:	1ad3      	subs	r3, r2, r3
 800cbe0:	2b02      	cmp	r3, #2
 800cbe2:	d901      	bls.n	800cbe8 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 800cbe4:	2303      	movs	r3, #3
 800cbe6:	e10b      	b.n	800ce00 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800cbe8:	4b4d      	ldr	r3, [pc, #308]	@ (800cd20 <HAL_RCC_OscConfig+0x6c4>)
 800cbea:	681b      	ldr	r3, [r3, #0]
 800cbec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800cbf0:	2b00      	cmp	r3, #0
 800cbf2:	d1f0      	bne.n	800cbd6 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800cbf4:	4b4a      	ldr	r3, [pc, #296]	@ (800cd20 <HAL_RCC_OscConfig+0x6c4>)
 800cbf6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800cbf8:	4b4a      	ldr	r3, [pc, #296]	@ (800cd24 <HAL_RCC_OscConfig+0x6c8>)
 800cbfa:	4013      	ands	r3, r2
 800cbfc:	687a      	ldr	r2, [r7, #4]
 800cbfe:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800cc00:	687a      	ldr	r2, [r7, #4]
 800cc02:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800cc04:	0112      	lsls	r2, r2, #4
 800cc06:	430a      	orrs	r2, r1
 800cc08:	4945      	ldr	r1, [pc, #276]	@ (800cd20 <HAL_RCC_OscConfig+0x6c4>)
 800cc0a:	4313      	orrs	r3, r2
 800cc0c:	628b      	str	r3, [r1, #40]	@ 0x28
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cc12:	3b01      	subs	r3, #1
 800cc14:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cc1c:	3b01      	subs	r3, #1
 800cc1e:	025b      	lsls	r3, r3, #9
 800cc20:	b29b      	uxth	r3, r3
 800cc22:	431a      	orrs	r2, r3
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cc28:	3b01      	subs	r3, #1
 800cc2a:	041b      	lsls	r3, r3, #16
 800cc2c:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800cc30:	431a      	orrs	r2, r3
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cc36:	3b01      	subs	r3, #1
 800cc38:	061b      	lsls	r3, r3, #24
 800cc3a:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800cc3e:	4938      	ldr	r1, [pc, #224]	@ (800cd20 <HAL_RCC_OscConfig+0x6c4>)
 800cc40:	4313      	orrs	r3, r2
 800cc42:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800cc44:	4b36      	ldr	r3, [pc, #216]	@ (800cd20 <HAL_RCC_OscConfig+0x6c4>)
 800cc46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cc48:	4a35      	ldr	r2, [pc, #212]	@ (800cd20 <HAL_RCC_OscConfig+0x6c4>)
 800cc4a:	f023 0301 	bic.w	r3, r3, #1
 800cc4e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800cc50:	4b33      	ldr	r3, [pc, #204]	@ (800cd20 <HAL_RCC_OscConfig+0x6c4>)
 800cc52:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cc54:	4b34      	ldr	r3, [pc, #208]	@ (800cd28 <HAL_RCC_OscConfig+0x6cc>)
 800cc56:	4013      	ands	r3, r2
 800cc58:	687a      	ldr	r2, [r7, #4]
 800cc5a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800cc5c:	00d2      	lsls	r2, r2, #3
 800cc5e:	4930      	ldr	r1, [pc, #192]	@ (800cd20 <HAL_RCC_OscConfig+0x6c4>)
 800cc60:	4313      	orrs	r3, r2
 800cc62:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800cc64:	4b2e      	ldr	r3, [pc, #184]	@ (800cd20 <HAL_RCC_OscConfig+0x6c4>)
 800cc66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cc68:	f023 020c 	bic.w	r2, r3, #12
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cc70:	492b      	ldr	r1, [pc, #172]	@ (800cd20 <HAL_RCC_OscConfig+0x6c4>)
 800cc72:	4313      	orrs	r3, r2
 800cc74:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800cc76:	4b2a      	ldr	r3, [pc, #168]	@ (800cd20 <HAL_RCC_OscConfig+0x6c4>)
 800cc78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cc7a:	f023 0202 	bic.w	r2, r3, #2
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cc82:	4927      	ldr	r1, [pc, #156]	@ (800cd20 <HAL_RCC_OscConfig+0x6c4>)
 800cc84:	4313      	orrs	r3, r2
 800cc86:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800cc88:	4b25      	ldr	r3, [pc, #148]	@ (800cd20 <HAL_RCC_OscConfig+0x6c4>)
 800cc8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cc8c:	4a24      	ldr	r2, [pc, #144]	@ (800cd20 <HAL_RCC_OscConfig+0x6c4>)
 800cc8e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800cc92:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800cc94:	4b22      	ldr	r3, [pc, #136]	@ (800cd20 <HAL_RCC_OscConfig+0x6c4>)
 800cc96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cc98:	4a21      	ldr	r2, [pc, #132]	@ (800cd20 <HAL_RCC_OscConfig+0x6c4>)
 800cc9a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800cc9e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800cca0:	4b1f      	ldr	r3, [pc, #124]	@ (800cd20 <HAL_RCC_OscConfig+0x6c4>)
 800cca2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cca4:	4a1e      	ldr	r2, [pc, #120]	@ (800cd20 <HAL_RCC_OscConfig+0x6c4>)
 800cca6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800ccaa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800ccac:	4b1c      	ldr	r3, [pc, #112]	@ (800cd20 <HAL_RCC_OscConfig+0x6c4>)
 800ccae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ccb0:	4a1b      	ldr	r2, [pc, #108]	@ (800cd20 <HAL_RCC_OscConfig+0x6c4>)
 800ccb2:	f043 0301 	orr.w	r3, r3, #1
 800ccb6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800ccb8:	4b19      	ldr	r3, [pc, #100]	@ (800cd20 <HAL_RCC_OscConfig+0x6c4>)
 800ccba:	681b      	ldr	r3, [r3, #0]
 800ccbc:	4a18      	ldr	r2, [pc, #96]	@ (800cd20 <HAL_RCC_OscConfig+0x6c4>)
 800ccbe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800ccc2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ccc4:	f7f6 fa64 	bl	8003190 <HAL_GetTick>
 800ccc8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800ccca:	e008      	b.n	800ccde <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800cccc:	f7f6 fa60 	bl	8003190 <HAL_GetTick>
 800ccd0:	4602      	mov	r2, r0
 800ccd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccd4:	1ad3      	subs	r3, r2, r3
 800ccd6:	2b02      	cmp	r3, #2
 800ccd8:	d901      	bls.n	800ccde <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 800ccda:	2303      	movs	r3, #3
 800ccdc:	e090      	b.n	800ce00 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800ccde:	4b10      	ldr	r3, [pc, #64]	@ (800cd20 <HAL_RCC_OscConfig+0x6c4>)
 800cce0:	681b      	ldr	r3, [r3, #0]
 800cce2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800cce6:	2b00      	cmp	r3, #0
 800cce8:	d0f0      	beq.n	800cccc <HAL_RCC_OscConfig+0x670>
 800ccea:	e088      	b.n	800cdfe <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ccec:	4b0c      	ldr	r3, [pc, #48]	@ (800cd20 <HAL_RCC_OscConfig+0x6c4>)
 800ccee:	681b      	ldr	r3, [r3, #0]
 800ccf0:	4a0b      	ldr	r2, [pc, #44]	@ (800cd20 <HAL_RCC_OscConfig+0x6c4>)
 800ccf2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ccf6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ccf8:	f7f6 fa4a 	bl	8003190 <HAL_GetTick>
 800ccfc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ccfe:	e008      	b.n	800cd12 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800cd00:	f7f6 fa46 	bl	8003190 <HAL_GetTick>
 800cd04:	4602      	mov	r2, r0
 800cd06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd08:	1ad3      	subs	r3, r2, r3
 800cd0a:	2b02      	cmp	r3, #2
 800cd0c:	d901      	bls.n	800cd12 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 800cd0e:	2303      	movs	r3, #3
 800cd10:	e076      	b.n	800ce00 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800cd12:	4b03      	ldr	r3, [pc, #12]	@ (800cd20 <HAL_RCC_OscConfig+0x6c4>)
 800cd14:	681b      	ldr	r3, [r3, #0]
 800cd16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800cd1a:	2b00      	cmp	r3, #0
 800cd1c:	d1f0      	bne.n	800cd00 <HAL_RCC_OscConfig+0x6a4>
 800cd1e:	e06e      	b.n	800cdfe <HAL_RCC_OscConfig+0x7a2>
 800cd20:	58024400 	.word	0x58024400
 800cd24:	fffffc0c 	.word	0xfffffc0c
 800cd28:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800cd2c:	4b36      	ldr	r3, [pc, #216]	@ (800ce08 <HAL_RCC_OscConfig+0x7ac>)
 800cd2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cd30:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800cd32:	4b35      	ldr	r3, [pc, #212]	@ (800ce08 <HAL_RCC_OscConfig+0x7ac>)
 800cd34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cd36:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cd3c:	2b01      	cmp	r3, #1
 800cd3e:	d031      	beq.n	800cda4 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800cd40:	693b      	ldr	r3, [r7, #16]
 800cd42:	f003 0203 	and.w	r2, r3, #3
 800cd46:	687b      	ldr	r3, [r7, #4]
 800cd48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800cd4a:	429a      	cmp	r2, r3
 800cd4c:	d12a      	bne.n	800cda4 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800cd4e:	693b      	ldr	r3, [r7, #16]
 800cd50:	091b      	lsrs	r3, r3, #4
 800cd52:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800cd5a:	429a      	cmp	r2, r3
 800cd5c:	d122      	bne.n	800cda4 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800cd5e:	68fb      	ldr	r3, [r7, #12]
 800cd60:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cd68:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800cd6a:	429a      	cmp	r2, r3
 800cd6c:	d11a      	bne.n	800cda4 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800cd6e:	68fb      	ldr	r3, [r7, #12]
 800cd70:	0a5b      	lsrs	r3, r3, #9
 800cd72:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cd7a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800cd7c:	429a      	cmp	r2, r3
 800cd7e:	d111      	bne.n	800cda4 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800cd80:	68fb      	ldr	r3, [r7, #12]
 800cd82:	0c1b      	lsrs	r3, r3, #16
 800cd84:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800cd88:	687b      	ldr	r3, [r7, #4]
 800cd8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cd8c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800cd8e:	429a      	cmp	r2, r3
 800cd90:	d108      	bne.n	800cda4 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800cd92:	68fb      	ldr	r3, [r7, #12]
 800cd94:	0e1b      	lsrs	r3, r3, #24
 800cd96:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cd9e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800cda0:	429a      	cmp	r2, r3
 800cda2:	d001      	beq.n	800cda8 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 800cda4:	2301      	movs	r3, #1
 800cda6:	e02b      	b.n	800ce00 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800cda8:	4b17      	ldr	r3, [pc, #92]	@ (800ce08 <HAL_RCC_OscConfig+0x7ac>)
 800cdaa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cdac:	08db      	lsrs	r3, r3, #3
 800cdae:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800cdb2:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800cdb4:	687b      	ldr	r3, [r7, #4]
 800cdb6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cdb8:	693a      	ldr	r2, [r7, #16]
 800cdba:	429a      	cmp	r2, r3
 800cdbc:	d01f      	beq.n	800cdfe <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800cdbe:	4b12      	ldr	r3, [pc, #72]	@ (800ce08 <HAL_RCC_OscConfig+0x7ac>)
 800cdc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cdc2:	4a11      	ldr	r2, [pc, #68]	@ (800ce08 <HAL_RCC_OscConfig+0x7ac>)
 800cdc4:	f023 0301 	bic.w	r3, r3, #1
 800cdc8:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800cdca:	f7f6 f9e1 	bl	8003190 <HAL_GetTick>
 800cdce:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800cdd0:	bf00      	nop
 800cdd2:	f7f6 f9dd 	bl	8003190 <HAL_GetTick>
 800cdd6:	4602      	mov	r2, r0
 800cdd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdda:	4293      	cmp	r3, r2
 800cddc:	d0f9      	beq.n	800cdd2 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800cdde:	4b0a      	ldr	r3, [pc, #40]	@ (800ce08 <HAL_RCC_OscConfig+0x7ac>)
 800cde0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cde2:	4b0a      	ldr	r3, [pc, #40]	@ (800ce0c <HAL_RCC_OscConfig+0x7b0>)
 800cde4:	4013      	ands	r3, r2
 800cde6:	687a      	ldr	r2, [r7, #4]
 800cde8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800cdea:	00d2      	lsls	r2, r2, #3
 800cdec:	4906      	ldr	r1, [pc, #24]	@ (800ce08 <HAL_RCC_OscConfig+0x7ac>)
 800cdee:	4313      	orrs	r3, r2
 800cdf0:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800cdf2:	4b05      	ldr	r3, [pc, #20]	@ (800ce08 <HAL_RCC_OscConfig+0x7ac>)
 800cdf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cdf6:	4a04      	ldr	r2, [pc, #16]	@ (800ce08 <HAL_RCC_OscConfig+0x7ac>)
 800cdf8:	f043 0301 	orr.w	r3, r3, #1
 800cdfc:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800cdfe:	2300      	movs	r3, #0
}
 800ce00:	4618      	mov	r0, r3
 800ce02:	3730      	adds	r7, #48	@ 0x30
 800ce04:	46bd      	mov	sp, r7
 800ce06:	bd80      	pop	{r7, pc}
 800ce08:	58024400 	.word	0x58024400
 800ce0c:	ffff0007 	.word	0xffff0007

0800ce10 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800ce10:	b580      	push	{r7, lr}
 800ce12:	b086      	sub	sp, #24
 800ce14:	af00      	add	r7, sp, #0
 800ce16:	6078      	str	r0, [r7, #4]
 800ce18:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	2b00      	cmp	r3, #0
 800ce1e:	d101      	bne.n	800ce24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800ce20:	2301      	movs	r3, #1
 800ce22:	e19c      	b.n	800d15e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800ce24:	4b8a      	ldr	r3, [pc, #552]	@ (800d050 <HAL_RCC_ClockConfig+0x240>)
 800ce26:	681b      	ldr	r3, [r3, #0]
 800ce28:	f003 030f 	and.w	r3, r3, #15
 800ce2c:	683a      	ldr	r2, [r7, #0]
 800ce2e:	429a      	cmp	r2, r3
 800ce30:	d910      	bls.n	800ce54 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ce32:	4b87      	ldr	r3, [pc, #540]	@ (800d050 <HAL_RCC_ClockConfig+0x240>)
 800ce34:	681b      	ldr	r3, [r3, #0]
 800ce36:	f023 020f 	bic.w	r2, r3, #15
 800ce3a:	4985      	ldr	r1, [pc, #532]	@ (800d050 <HAL_RCC_ClockConfig+0x240>)
 800ce3c:	683b      	ldr	r3, [r7, #0]
 800ce3e:	4313      	orrs	r3, r2
 800ce40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ce42:	4b83      	ldr	r3, [pc, #524]	@ (800d050 <HAL_RCC_ClockConfig+0x240>)
 800ce44:	681b      	ldr	r3, [r3, #0]
 800ce46:	f003 030f 	and.w	r3, r3, #15
 800ce4a:	683a      	ldr	r2, [r7, #0]
 800ce4c:	429a      	cmp	r2, r3
 800ce4e:	d001      	beq.n	800ce54 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800ce50:	2301      	movs	r3, #1
 800ce52:	e184      	b.n	800d15e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	681b      	ldr	r3, [r3, #0]
 800ce58:	f003 0304 	and.w	r3, r3, #4
 800ce5c:	2b00      	cmp	r3, #0
 800ce5e:	d010      	beq.n	800ce82 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	691a      	ldr	r2, [r3, #16]
 800ce64:	4b7b      	ldr	r3, [pc, #492]	@ (800d054 <HAL_RCC_ClockConfig+0x244>)
 800ce66:	699b      	ldr	r3, [r3, #24]
 800ce68:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800ce6c:	429a      	cmp	r2, r3
 800ce6e:	d908      	bls.n	800ce82 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800ce70:	4b78      	ldr	r3, [pc, #480]	@ (800d054 <HAL_RCC_ClockConfig+0x244>)
 800ce72:	699b      	ldr	r3, [r3, #24]
 800ce74:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800ce78:	687b      	ldr	r3, [r7, #4]
 800ce7a:	691b      	ldr	r3, [r3, #16]
 800ce7c:	4975      	ldr	r1, [pc, #468]	@ (800d054 <HAL_RCC_ClockConfig+0x244>)
 800ce7e:	4313      	orrs	r3, r2
 800ce80:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	681b      	ldr	r3, [r3, #0]
 800ce86:	f003 0308 	and.w	r3, r3, #8
 800ce8a:	2b00      	cmp	r3, #0
 800ce8c:	d010      	beq.n	800ceb0 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	695a      	ldr	r2, [r3, #20]
 800ce92:	4b70      	ldr	r3, [pc, #448]	@ (800d054 <HAL_RCC_ClockConfig+0x244>)
 800ce94:	69db      	ldr	r3, [r3, #28]
 800ce96:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800ce9a:	429a      	cmp	r2, r3
 800ce9c:	d908      	bls.n	800ceb0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800ce9e:	4b6d      	ldr	r3, [pc, #436]	@ (800d054 <HAL_RCC_ClockConfig+0x244>)
 800cea0:	69db      	ldr	r3, [r3, #28]
 800cea2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800cea6:	687b      	ldr	r3, [r7, #4]
 800cea8:	695b      	ldr	r3, [r3, #20]
 800ceaa:	496a      	ldr	r1, [pc, #424]	@ (800d054 <HAL_RCC_ClockConfig+0x244>)
 800ceac:	4313      	orrs	r3, r2
 800ceae:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	681b      	ldr	r3, [r3, #0]
 800ceb4:	f003 0310 	and.w	r3, r3, #16
 800ceb8:	2b00      	cmp	r3, #0
 800ceba:	d010      	beq.n	800cede <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	699a      	ldr	r2, [r3, #24]
 800cec0:	4b64      	ldr	r3, [pc, #400]	@ (800d054 <HAL_RCC_ClockConfig+0x244>)
 800cec2:	69db      	ldr	r3, [r3, #28]
 800cec4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800cec8:	429a      	cmp	r2, r3
 800ceca:	d908      	bls.n	800cede <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800cecc:	4b61      	ldr	r3, [pc, #388]	@ (800d054 <HAL_RCC_ClockConfig+0x244>)
 800cece:	69db      	ldr	r3, [r3, #28]
 800ced0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	699b      	ldr	r3, [r3, #24]
 800ced8:	495e      	ldr	r1, [pc, #376]	@ (800d054 <HAL_RCC_ClockConfig+0x244>)
 800ceda:	4313      	orrs	r3, r2
 800cedc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	681b      	ldr	r3, [r3, #0]
 800cee2:	f003 0320 	and.w	r3, r3, #32
 800cee6:	2b00      	cmp	r3, #0
 800cee8:	d010      	beq.n	800cf0c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	69da      	ldr	r2, [r3, #28]
 800ceee:	4b59      	ldr	r3, [pc, #356]	@ (800d054 <HAL_RCC_ClockConfig+0x244>)
 800cef0:	6a1b      	ldr	r3, [r3, #32]
 800cef2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800cef6:	429a      	cmp	r2, r3
 800cef8:	d908      	bls.n	800cf0c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800cefa:	4b56      	ldr	r3, [pc, #344]	@ (800d054 <HAL_RCC_ClockConfig+0x244>)
 800cefc:	6a1b      	ldr	r3, [r3, #32]
 800cefe:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800cf02:	687b      	ldr	r3, [r7, #4]
 800cf04:	69db      	ldr	r3, [r3, #28]
 800cf06:	4953      	ldr	r1, [pc, #332]	@ (800d054 <HAL_RCC_ClockConfig+0x244>)
 800cf08:	4313      	orrs	r3, r2
 800cf0a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	681b      	ldr	r3, [r3, #0]
 800cf10:	f003 0302 	and.w	r3, r3, #2
 800cf14:	2b00      	cmp	r3, #0
 800cf16:	d010      	beq.n	800cf3a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	68da      	ldr	r2, [r3, #12]
 800cf1c:	4b4d      	ldr	r3, [pc, #308]	@ (800d054 <HAL_RCC_ClockConfig+0x244>)
 800cf1e:	699b      	ldr	r3, [r3, #24]
 800cf20:	f003 030f 	and.w	r3, r3, #15
 800cf24:	429a      	cmp	r2, r3
 800cf26:	d908      	bls.n	800cf3a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800cf28:	4b4a      	ldr	r3, [pc, #296]	@ (800d054 <HAL_RCC_ClockConfig+0x244>)
 800cf2a:	699b      	ldr	r3, [r3, #24]
 800cf2c:	f023 020f 	bic.w	r2, r3, #15
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	68db      	ldr	r3, [r3, #12]
 800cf34:	4947      	ldr	r1, [pc, #284]	@ (800d054 <HAL_RCC_ClockConfig+0x244>)
 800cf36:	4313      	orrs	r3, r2
 800cf38:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	681b      	ldr	r3, [r3, #0]
 800cf3e:	f003 0301 	and.w	r3, r3, #1
 800cf42:	2b00      	cmp	r3, #0
 800cf44:	d055      	beq.n	800cff2 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800cf46:	4b43      	ldr	r3, [pc, #268]	@ (800d054 <HAL_RCC_ClockConfig+0x244>)
 800cf48:	699b      	ldr	r3, [r3, #24]
 800cf4a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	689b      	ldr	r3, [r3, #8]
 800cf52:	4940      	ldr	r1, [pc, #256]	@ (800d054 <HAL_RCC_ClockConfig+0x244>)
 800cf54:	4313      	orrs	r3, r2
 800cf56:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	685b      	ldr	r3, [r3, #4]
 800cf5c:	2b02      	cmp	r3, #2
 800cf5e:	d107      	bne.n	800cf70 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800cf60:	4b3c      	ldr	r3, [pc, #240]	@ (800d054 <HAL_RCC_ClockConfig+0x244>)
 800cf62:	681b      	ldr	r3, [r3, #0]
 800cf64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cf68:	2b00      	cmp	r3, #0
 800cf6a:	d121      	bne.n	800cfb0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800cf6c:	2301      	movs	r3, #1
 800cf6e:	e0f6      	b.n	800d15e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	685b      	ldr	r3, [r3, #4]
 800cf74:	2b03      	cmp	r3, #3
 800cf76:	d107      	bne.n	800cf88 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800cf78:	4b36      	ldr	r3, [pc, #216]	@ (800d054 <HAL_RCC_ClockConfig+0x244>)
 800cf7a:	681b      	ldr	r3, [r3, #0]
 800cf7c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800cf80:	2b00      	cmp	r3, #0
 800cf82:	d115      	bne.n	800cfb0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800cf84:	2301      	movs	r3, #1
 800cf86:	e0ea      	b.n	800d15e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	685b      	ldr	r3, [r3, #4]
 800cf8c:	2b01      	cmp	r3, #1
 800cf8e:	d107      	bne.n	800cfa0 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800cf90:	4b30      	ldr	r3, [pc, #192]	@ (800d054 <HAL_RCC_ClockConfig+0x244>)
 800cf92:	681b      	ldr	r3, [r3, #0]
 800cf94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cf98:	2b00      	cmp	r3, #0
 800cf9a:	d109      	bne.n	800cfb0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800cf9c:	2301      	movs	r3, #1
 800cf9e:	e0de      	b.n	800d15e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800cfa0:	4b2c      	ldr	r3, [pc, #176]	@ (800d054 <HAL_RCC_ClockConfig+0x244>)
 800cfa2:	681b      	ldr	r3, [r3, #0]
 800cfa4:	f003 0304 	and.w	r3, r3, #4
 800cfa8:	2b00      	cmp	r3, #0
 800cfaa:	d101      	bne.n	800cfb0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800cfac:	2301      	movs	r3, #1
 800cfae:	e0d6      	b.n	800d15e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800cfb0:	4b28      	ldr	r3, [pc, #160]	@ (800d054 <HAL_RCC_ClockConfig+0x244>)
 800cfb2:	691b      	ldr	r3, [r3, #16]
 800cfb4:	f023 0207 	bic.w	r2, r3, #7
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	685b      	ldr	r3, [r3, #4]
 800cfbc:	4925      	ldr	r1, [pc, #148]	@ (800d054 <HAL_RCC_ClockConfig+0x244>)
 800cfbe:	4313      	orrs	r3, r2
 800cfc0:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cfc2:	f7f6 f8e5 	bl	8003190 <HAL_GetTick>
 800cfc6:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800cfc8:	e00a      	b.n	800cfe0 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800cfca:	f7f6 f8e1 	bl	8003190 <HAL_GetTick>
 800cfce:	4602      	mov	r2, r0
 800cfd0:	697b      	ldr	r3, [r7, #20]
 800cfd2:	1ad3      	subs	r3, r2, r3
 800cfd4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800cfd8:	4293      	cmp	r3, r2
 800cfda:	d901      	bls.n	800cfe0 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800cfdc:	2303      	movs	r3, #3
 800cfde:	e0be      	b.n	800d15e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800cfe0:	4b1c      	ldr	r3, [pc, #112]	@ (800d054 <HAL_RCC_ClockConfig+0x244>)
 800cfe2:	691b      	ldr	r3, [r3, #16]
 800cfe4:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	685b      	ldr	r3, [r3, #4]
 800cfec:	00db      	lsls	r3, r3, #3
 800cfee:	429a      	cmp	r2, r3
 800cff0:	d1eb      	bne.n	800cfca <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	681b      	ldr	r3, [r3, #0]
 800cff6:	f003 0302 	and.w	r3, r3, #2
 800cffa:	2b00      	cmp	r3, #0
 800cffc:	d010      	beq.n	800d020 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	68da      	ldr	r2, [r3, #12]
 800d002:	4b14      	ldr	r3, [pc, #80]	@ (800d054 <HAL_RCC_ClockConfig+0x244>)
 800d004:	699b      	ldr	r3, [r3, #24]
 800d006:	f003 030f 	and.w	r3, r3, #15
 800d00a:	429a      	cmp	r2, r3
 800d00c:	d208      	bcs.n	800d020 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800d00e:	4b11      	ldr	r3, [pc, #68]	@ (800d054 <HAL_RCC_ClockConfig+0x244>)
 800d010:	699b      	ldr	r3, [r3, #24]
 800d012:	f023 020f 	bic.w	r2, r3, #15
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	68db      	ldr	r3, [r3, #12]
 800d01a:	490e      	ldr	r1, [pc, #56]	@ (800d054 <HAL_RCC_ClockConfig+0x244>)
 800d01c:	4313      	orrs	r3, r2
 800d01e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800d020:	4b0b      	ldr	r3, [pc, #44]	@ (800d050 <HAL_RCC_ClockConfig+0x240>)
 800d022:	681b      	ldr	r3, [r3, #0]
 800d024:	f003 030f 	and.w	r3, r3, #15
 800d028:	683a      	ldr	r2, [r7, #0]
 800d02a:	429a      	cmp	r2, r3
 800d02c:	d214      	bcs.n	800d058 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d02e:	4b08      	ldr	r3, [pc, #32]	@ (800d050 <HAL_RCC_ClockConfig+0x240>)
 800d030:	681b      	ldr	r3, [r3, #0]
 800d032:	f023 020f 	bic.w	r2, r3, #15
 800d036:	4906      	ldr	r1, [pc, #24]	@ (800d050 <HAL_RCC_ClockConfig+0x240>)
 800d038:	683b      	ldr	r3, [r7, #0]
 800d03a:	4313      	orrs	r3, r2
 800d03c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d03e:	4b04      	ldr	r3, [pc, #16]	@ (800d050 <HAL_RCC_ClockConfig+0x240>)
 800d040:	681b      	ldr	r3, [r3, #0]
 800d042:	f003 030f 	and.w	r3, r3, #15
 800d046:	683a      	ldr	r2, [r7, #0]
 800d048:	429a      	cmp	r2, r3
 800d04a:	d005      	beq.n	800d058 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800d04c:	2301      	movs	r3, #1
 800d04e:	e086      	b.n	800d15e <HAL_RCC_ClockConfig+0x34e>
 800d050:	52002000 	.word	0x52002000
 800d054:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800d058:	687b      	ldr	r3, [r7, #4]
 800d05a:	681b      	ldr	r3, [r3, #0]
 800d05c:	f003 0304 	and.w	r3, r3, #4
 800d060:	2b00      	cmp	r3, #0
 800d062:	d010      	beq.n	800d086 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800d064:	687b      	ldr	r3, [r7, #4]
 800d066:	691a      	ldr	r2, [r3, #16]
 800d068:	4b3f      	ldr	r3, [pc, #252]	@ (800d168 <HAL_RCC_ClockConfig+0x358>)
 800d06a:	699b      	ldr	r3, [r3, #24]
 800d06c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800d070:	429a      	cmp	r2, r3
 800d072:	d208      	bcs.n	800d086 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800d074:	4b3c      	ldr	r3, [pc, #240]	@ (800d168 <HAL_RCC_ClockConfig+0x358>)
 800d076:	699b      	ldr	r3, [r3, #24]
 800d078:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	691b      	ldr	r3, [r3, #16]
 800d080:	4939      	ldr	r1, [pc, #228]	@ (800d168 <HAL_RCC_ClockConfig+0x358>)
 800d082:	4313      	orrs	r3, r2
 800d084:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	681b      	ldr	r3, [r3, #0]
 800d08a:	f003 0308 	and.w	r3, r3, #8
 800d08e:	2b00      	cmp	r3, #0
 800d090:	d010      	beq.n	800d0b4 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	695a      	ldr	r2, [r3, #20]
 800d096:	4b34      	ldr	r3, [pc, #208]	@ (800d168 <HAL_RCC_ClockConfig+0x358>)
 800d098:	69db      	ldr	r3, [r3, #28]
 800d09a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800d09e:	429a      	cmp	r2, r3
 800d0a0:	d208      	bcs.n	800d0b4 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800d0a2:	4b31      	ldr	r3, [pc, #196]	@ (800d168 <HAL_RCC_ClockConfig+0x358>)
 800d0a4:	69db      	ldr	r3, [r3, #28]
 800d0a6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	695b      	ldr	r3, [r3, #20]
 800d0ae:	492e      	ldr	r1, [pc, #184]	@ (800d168 <HAL_RCC_ClockConfig+0x358>)
 800d0b0:	4313      	orrs	r3, r2
 800d0b2:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	681b      	ldr	r3, [r3, #0]
 800d0b8:	f003 0310 	and.w	r3, r3, #16
 800d0bc:	2b00      	cmp	r3, #0
 800d0be:	d010      	beq.n	800d0e2 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	699a      	ldr	r2, [r3, #24]
 800d0c4:	4b28      	ldr	r3, [pc, #160]	@ (800d168 <HAL_RCC_ClockConfig+0x358>)
 800d0c6:	69db      	ldr	r3, [r3, #28]
 800d0c8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800d0cc:	429a      	cmp	r2, r3
 800d0ce:	d208      	bcs.n	800d0e2 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800d0d0:	4b25      	ldr	r3, [pc, #148]	@ (800d168 <HAL_RCC_ClockConfig+0x358>)
 800d0d2:	69db      	ldr	r3, [r3, #28]
 800d0d4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	699b      	ldr	r3, [r3, #24]
 800d0dc:	4922      	ldr	r1, [pc, #136]	@ (800d168 <HAL_RCC_ClockConfig+0x358>)
 800d0de:	4313      	orrs	r3, r2
 800d0e0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	681b      	ldr	r3, [r3, #0]
 800d0e6:	f003 0320 	and.w	r3, r3, #32
 800d0ea:	2b00      	cmp	r3, #0
 800d0ec:	d010      	beq.n	800d110 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	69da      	ldr	r2, [r3, #28]
 800d0f2:	4b1d      	ldr	r3, [pc, #116]	@ (800d168 <HAL_RCC_ClockConfig+0x358>)
 800d0f4:	6a1b      	ldr	r3, [r3, #32]
 800d0f6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800d0fa:	429a      	cmp	r2, r3
 800d0fc:	d208      	bcs.n	800d110 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800d0fe:	4b1a      	ldr	r3, [pc, #104]	@ (800d168 <HAL_RCC_ClockConfig+0x358>)
 800d100:	6a1b      	ldr	r3, [r3, #32]
 800d102:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	69db      	ldr	r3, [r3, #28]
 800d10a:	4917      	ldr	r1, [pc, #92]	@ (800d168 <HAL_RCC_ClockConfig+0x358>)
 800d10c:	4313      	orrs	r3, r2
 800d10e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800d110:	f000 f834 	bl	800d17c <HAL_RCC_GetSysClockFreq>
 800d114:	4602      	mov	r2, r0
 800d116:	4b14      	ldr	r3, [pc, #80]	@ (800d168 <HAL_RCC_ClockConfig+0x358>)
 800d118:	699b      	ldr	r3, [r3, #24]
 800d11a:	0a1b      	lsrs	r3, r3, #8
 800d11c:	f003 030f 	and.w	r3, r3, #15
 800d120:	4912      	ldr	r1, [pc, #72]	@ (800d16c <HAL_RCC_ClockConfig+0x35c>)
 800d122:	5ccb      	ldrb	r3, [r1, r3]
 800d124:	f003 031f 	and.w	r3, r3, #31
 800d128:	fa22 f303 	lsr.w	r3, r2, r3
 800d12c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800d12e:	4b0e      	ldr	r3, [pc, #56]	@ (800d168 <HAL_RCC_ClockConfig+0x358>)
 800d130:	699b      	ldr	r3, [r3, #24]
 800d132:	f003 030f 	and.w	r3, r3, #15
 800d136:	4a0d      	ldr	r2, [pc, #52]	@ (800d16c <HAL_RCC_ClockConfig+0x35c>)
 800d138:	5cd3      	ldrb	r3, [r2, r3]
 800d13a:	f003 031f 	and.w	r3, r3, #31
 800d13e:	693a      	ldr	r2, [r7, #16]
 800d140:	fa22 f303 	lsr.w	r3, r2, r3
 800d144:	4a0a      	ldr	r2, [pc, #40]	@ (800d170 <HAL_RCC_ClockConfig+0x360>)
 800d146:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800d148:	4a0a      	ldr	r2, [pc, #40]	@ (800d174 <HAL_RCC_ClockConfig+0x364>)
 800d14a:	693b      	ldr	r3, [r7, #16]
 800d14c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800d14e:	4b0a      	ldr	r3, [pc, #40]	@ (800d178 <HAL_RCC_ClockConfig+0x368>)
 800d150:	681b      	ldr	r3, [r3, #0]
 800d152:	4618      	mov	r0, r3
 800d154:	f7f5 ffd2 	bl	80030fc <HAL_InitTick>
 800d158:	4603      	mov	r3, r0
 800d15a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800d15c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d15e:	4618      	mov	r0, r3
 800d160:	3718      	adds	r7, #24
 800d162:	46bd      	mov	sp, r7
 800d164:	bd80      	pop	{r7, pc}
 800d166:	bf00      	nop
 800d168:	58024400 	.word	0x58024400
 800d16c:	08019fb4 	.word	0x08019fb4
 800d170:	24000004 	.word	0x24000004
 800d174:	24000000 	.word	0x24000000
 800d178:	24000008 	.word	0x24000008

0800d17c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800d17c:	b480      	push	{r7}
 800d17e:	b089      	sub	sp, #36	@ 0x24
 800d180:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800d182:	4bb3      	ldr	r3, [pc, #716]	@ (800d450 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d184:	691b      	ldr	r3, [r3, #16]
 800d186:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d18a:	2b18      	cmp	r3, #24
 800d18c:	f200 8155 	bhi.w	800d43a <HAL_RCC_GetSysClockFreq+0x2be>
 800d190:	a201      	add	r2, pc, #4	@ (adr r2, 800d198 <HAL_RCC_GetSysClockFreq+0x1c>)
 800d192:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d196:	bf00      	nop
 800d198:	0800d1fd 	.word	0x0800d1fd
 800d19c:	0800d43b 	.word	0x0800d43b
 800d1a0:	0800d43b 	.word	0x0800d43b
 800d1a4:	0800d43b 	.word	0x0800d43b
 800d1a8:	0800d43b 	.word	0x0800d43b
 800d1ac:	0800d43b 	.word	0x0800d43b
 800d1b0:	0800d43b 	.word	0x0800d43b
 800d1b4:	0800d43b 	.word	0x0800d43b
 800d1b8:	0800d223 	.word	0x0800d223
 800d1bc:	0800d43b 	.word	0x0800d43b
 800d1c0:	0800d43b 	.word	0x0800d43b
 800d1c4:	0800d43b 	.word	0x0800d43b
 800d1c8:	0800d43b 	.word	0x0800d43b
 800d1cc:	0800d43b 	.word	0x0800d43b
 800d1d0:	0800d43b 	.word	0x0800d43b
 800d1d4:	0800d43b 	.word	0x0800d43b
 800d1d8:	0800d229 	.word	0x0800d229
 800d1dc:	0800d43b 	.word	0x0800d43b
 800d1e0:	0800d43b 	.word	0x0800d43b
 800d1e4:	0800d43b 	.word	0x0800d43b
 800d1e8:	0800d43b 	.word	0x0800d43b
 800d1ec:	0800d43b 	.word	0x0800d43b
 800d1f0:	0800d43b 	.word	0x0800d43b
 800d1f4:	0800d43b 	.word	0x0800d43b
 800d1f8:	0800d22f 	.word	0x0800d22f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d1fc:	4b94      	ldr	r3, [pc, #592]	@ (800d450 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d1fe:	681b      	ldr	r3, [r3, #0]
 800d200:	f003 0320 	and.w	r3, r3, #32
 800d204:	2b00      	cmp	r3, #0
 800d206:	d009      	beq.n	800d21c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d208:	4b91      	ldr	r3, [pc, #580]	@ (800d450 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d20a:	681b      	ldr	r3, [r3, #0]
 800d20c:	08db      	lsrs	r3, r3, #3
 800d20e:	f003 0303 	and.w	r3, r3, #3
 800d212:	4a90      	ldr	r2, [pc, #576]	@ (800d454 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800d214:	fa22 f303 	lsr.w	r3, r2, r3
 800d218:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800d21a:	e111      	b.n	800d440 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800d21c:	4b8d      	ldr	r3, [pc, #564]	@ (800d454 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800d21e:	61bb      	str	r3, [r7, #24]
      break;
 800d220:	e10e      	b.n	800d440 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800d222:	4b8d      	ldr	r3, [pc, #564]	@ (800d458 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800d224:	61bb      	str	r3, [r7, #24]
      break;
 800d226:	e10b      	b.n	800d440 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800d228:	4b8c      	ldr	r3, [pc, #560]	@ (800d45c <HAL_RCC_GetSysClockFreq+0x2e0>)
 800d22a:	61bb      	str	r3, [r7, #24]
      break;
 800d22c:	e108      	b.n	800d440 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d22e:	4b88      	ldr	r3, [pc, #544]	@ (800d450 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d230:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d232:	f003 0303 	and.w	r3, r3, #3
 800d236:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800d238:	4b85      	ldr	r3, [pc, #532]	@ (800d450 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d23a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d23c:	091b      	lsrs	r3, r3, #4
 800d23e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d242:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800d244:	4b82      	ldr	r3, [pc, #520]	@ (800d450 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d246:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d248:	f003 0301 	and.w	r3, r3, #1
 800d24c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800d24e:	4b80      	ldr	r3, [pc, #512]	@ (800d450 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d250:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d252:	08db      	lsrs	r3, r3, #3
 800d254:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d258:	68fa      	ldr	r2, [r7, #12]
 800d25a:	fb02 f303 	mul.w	r3, r2, r3
 800d25e:	ee07 3a90 	vmov	s15, r3
 800d262:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d266:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800d26a:	693b      	ldr	r3, [r7, #16]
 800d26c:	2b00      	cmp	r3, #0
 800d26e:	f000 80e1 	beq.w	800d434 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800d272:	697b      	ldr	r3, [r7, #20]
 800d274:	2b02      	cmp	r3, #2
 800d276:	f000 8083 	beq.w	800d380 <HAL_RCC_GetSysClockFreq+0x204>
 800d27a:	697b      	ldr	r3, [r7, #20]
 800d27c:	2b02      	cmp	r3, #2
 800d27e:	f200 80a1 	bhi.w	800d3c4 <HAL_RCC_GetSysClockFreq+0x248>
 800d282:	697b      	ldr	r3, [r7, #20]
 800d284:	2b00      	cmp	r3, #0
 800d286:	d003      	beq.n	800d290 <HAL_RCC_GetSysClockFreq+0x114>
 800d288:	697b      	ldr	r3, [r7, #20]
 800d28a:	2b01      	cmp	r3, #1
 800d28c:	d056      	beq.n	800d33c <HAL_RCC_GetSysClockFreq+0x1c0>
 800d28e:	e099      	b.n	800d3c4 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d290:	4b6f      	ldr	r3, [pc, #444]	@ (800d450 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d292:	681b      	ldr	r3, [r3, #0]
 800d294:	f003 0320 	and.w	r3, r3, #32
 800d298:	2b00      	cmp	r3, #0
 800d29a:	d02d      	beq.n	800d2f8 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d29c:	4b6c      	ldr	r3, [pc, #432]	@ (800d450 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d29e:	681b      	ldr	r3, [r3, #0]
 800d2a0:	08db      	lsrs	r3, r3, #3
 800d2a2:	f003 0303 	and.w	r3, r3, #3
 800d2a6:	4a6b      	ldr	r2, [pc, #428]	@ (800d454 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800d2a8:	fa22 f303 	lsr.w	r3, r2, r3
 800d2ac:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	ee07 3a90 	vmov	s15, r3
 800d2b4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d2b8:	693b      	ldr	r3, [r7, #16]
 800d2ba:	ee07 3a90 	vmov	s15, r3
 800d2be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d2c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d2c6:	4b62      	ldr	r3, [pc, #392]	@ (800d450 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d2c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d2ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d2ce:	ee07 3a90 	vmov	s15, r3
 800d2d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d2d6:	ed97 6a02 	vldr	s12, [r7, #8]
 800d2da:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800d460 <HAL_RCC_GetSysClockFreq+0x2e4>
 800d2de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d2e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d2e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d2ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d2ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d2f2:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800d2f6:	e087      	b.n	800d408 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d2f8:	693b      	ldr	r3, [r7, #16]
 800d2fa:	ee07 3a90 	vmov	s15, r3
 800d2fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d302:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800d464 <HAL_RCC_GetSysClockFreq+0x2e8>
 800d306:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d30a:	4b51      	ldr	r3, [pc, #324]	@ (800d450 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d30c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d30e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d312:	ee07 3a90 	vmov	s15, r3
 800d316:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d31a:	ed97 6a02 	vldr	s12, [r7, #8]
 800d31e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800d460 <HAL_RCC_GetSysClockFreq+0x2e4>
 800d322:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d326:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d32a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d32e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d332:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d336:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800d33a:	e065      	b.n	800d408 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d33c:	693b      	ldr	r3, [r7, #16]
 800d33e:	ee07 3a90 	vmov	s15, r3
 800d342:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d346:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800d468 <HAL_RCC_GetSysClockFreq+0x2ec>
 800d34a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d34e:	4b40      	ldr	r3, [pc, #256]	@ (800d450 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d350:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d352:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d356:	ee07 3a90 	vmov	s15, r3
 800d35a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d35e:	ed97 6a02 	vldr	s12, [r7, #8]
 800d362:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800d460 <HAL_RCC_GetSysClockFreq+0x2e4>
 800d366:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d36a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d36e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d372:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d376:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d37a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800d37e:	e043      	b.n	800d408 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d380:	693b      	ldr	r3, [r7, #16]
 800d382:	ee07 3a90 	vmov	s15, r3
 800d386:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d38a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800d46c <HAL_RCC_GetSysClockFreq+0x2f0>
 800d38e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d392:	4b2f      	ldr	r3, [pc, #188]	@ (800d450 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d394:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d396:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d39a:	ee07 3a90 	vmov	s15, r3
 800d39e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d3a2:	ed97 6a02 	vldr	s12, [r7, #8]
 800d3a6:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800d460 <HAL_RCC_GetSysClockFreq+0x2e4>
 800d3aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d3ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d3b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d3b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d3ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d3be:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800d3c2:	e021      	b.n	800d408 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d3c4:	693b      	ldr	r3, [r7, #16]
 800d3c6:	ee07 3a90 	vmov	s15, r3
 800d3ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d3ce:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800d468 <HAL_RCC_GetSysClockFreq+0x2ec>
 800d3d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d3d6:	4b1e      	ldr	r3, [pc, #120]	@ (800d450 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d3d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d3da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d3de:	ee07 3a90 	vmov	s15, r3
 800d3e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d3e6:	ed97 6a02 	vldr	s12, [r7, #8]
 800d3ea:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800d460 <HAL_RCC_GetSysClockFreq+0x2e4>
 800d3ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d3f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d3f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d3fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d3fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d402:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800d406:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800d408:	4b11      	ldr	r3, [pc, #68]	@ (800d450 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d40a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d40c:	0a5b      	lsrs	r3, r3, #9
 800d40e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d412:	3301      	adds	r3, #1
 800d414:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800d416:	683b      	ldr	r3, [r7, #0]
 800d418:	ee07 3a90 	vmov	s15, r3
 800d41c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800d420:	edd7 6a07 	vldr	s13, [r7, #28]
 800d424:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d428:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d42c:	ee17 3a90 	vmov	r3, s15
 800d430:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800d432:	e005      	b.n	800d440 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800d434:	2300      	movs	r3, #0
 800d436:	61bb      	str	r3, [r7, #24]
      break;
 800d438:	e002      	b.n	800d440 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800d43a:	4b07      	ldr	r3, [pc, #28]	@ (800d458 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800d43c:	61bb      	str	r3, [r7, #24]
      break;
 800d43e:	bf00      	nop
  }

  return sysclockfreq;
 800d440:	69bb      	ldr	r3, [r7, #24]
}
 800d442:	4618      	mov	r0, r3
 800d444:	3724      	adds	r7, #36	@ 0x24
 800d446:	46bd      	mov	sp, r7
 800d448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d44c:	4770      	bx	lr
 800d44e:	bf00      	nop
 800d450:	58024400 	.word	0x58024400
 800d454:	03d09000 	.word	0x03d09000
 800d458:	003d0900 	.word	0x003d0900
 800d45c:	017d7840 	.word	0x017d7840
 800d460:	46000000 	.word	0x46000000
 800d464:	4c742400 	.word	0x4c742400
 800d468:	4a742400 	.word	0x4a742400
 800d46c:	4bbebc20 	.word	0x4bbebc20

0800d470 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800d470:	b580      	push	{r7, lr}
 800d472:	b082      	sub	sp, #8
 800d474:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800d476:	f7ff fe81 	bl	800d17c <HAL_RCC_GetSysClockFreq>
 800d47a:	4602      	mov	r2, r0
 800d47c:	4b10      	ldr	r3, [pc, #64]	@ (800d4c0 <HAL_RCC_GetHCLKFreq+0x50>)
 800d47e:	699b      	ldr	r3, [r3, #24]
 800d480:	0a1b      	lsrs	r3, r3, #8
 800d482:	f003 030f 	and.w	r3, r3, #15
 800d486:	490f      	ldr	r1, [pc, #60]	@ (800d4c4 <HAL_RCC_GetHCLKFreq+0x54>)
 800d488:	5ccb      	ldrb	r3, [r1, r3]
 800d48a:	f003 031f 	and.w	r3, r3, #31
 800d48e:	fa22 f303 	lsr.w	r3, r2, r3
 800d492:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800d494:	4b0a      	ldr	r3, [pc, #40]	@ (800d4c0 <HAL_RCC_GetHCLKFreq+0x50>)
 800d496:	699b      	ldr	r3, [r3, #24]
 800d498:	f003 030f 	and.w	r3, r3, #15
 800d49c:	4a09      	ldr	r2, [pc, #36]	@ (800d4c4 <HAL_RCC_GetHCLKFreq+0x54>)
 800d49e:	5cd3      	ldrb	r3, [r2, r3]
 800d4a0:	f003 031f 	and.w	r3, r3, #31
 800d4a4:	687a      	ldr	r2, [r7, #4]
 800d4a6:	fa22 f303 	lsr.w	r3, r2, r3
 800d4aa:	4a07      	ldr	r2, [pc, #28]	@ (800d4c8 <HAL_RCC_GetHCLKFreq+0x58>)
 800d4ac:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800d4ae:	4a07      	ldr	r2, [pc, #28]	@ (800d4cc <HAL_RCC_GetHCLKFreq+0x5c>)
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800d4b4:	4b04      	ldr	r3, [pc, #16]	@ (800d4c8 <HAL_RCC_GetHCLKFreq+0x58>)
 800d4b6:	681b      	ldr	r3, [r3, #0]
}
 800d4b8:	4618      	mov	r0, r3
 800d4ba:	3708      	adds	r7, #8
 800d4bc:	46bd      	mov	sp, r7
 800d4be:	bd80      	pop	{r7, pc}
 800d4c0:	58024400 	.word	0x58024400
 800d4c4:	08019fb4 	.word	0x08019fb4
 800d4c8:	24000004 	.word	0x24000004
 800d4cc:	24000000 	.word	0x24000000

0800d4d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800d4d0:	b580      	push	{r7, lr}
 800d4d2:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800d4d4:	f7ff ffcc 	bl	800d470 <HAL_RCC_GetHCLKFreq>
 800d4d8:	4602      	mov	r2, r0
 800d4da:	4b06      	ldr	r3, [pc, #24]	@ (800d4f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800d4dc:	69db      	ldr	r3, [r3, #28]
 800d4de:	091b      	lsrs	r3, r3, #4
 800d4e0:	f003 0307 	and.w	r3, r3, #7
 800d4e4:	4904      	ldr	r1, [pc, #16]	@ (800d4f8 <HAL_RCC_GetPCLK1Freq+0x28>)
 800d4e6:	5ccb      	ldrb	r3, [r1, r3]
 800d4e8:	f003 031f 	and.w	r3, r3, #31
 800d4ec:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800d4f0:	4618      	mov	r0, r3
 800d4f2:	bd80      	pop	{r7, pc}
 800d4f4:	58024400 	.word	0x58024400
 800d4f8:	08019fb4 	.word	0x08019fb4

0800d4fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800d4fc:	b580      	push	{r7, lr}
 800d4fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800d500:	f7ff ffb6 	bl	800d470 <HAL_RCC_GetHCLKFreq>
 800d504:	4602      	mov	r2, r0
 800d506:	4b06      	ldr	r3, [pc, #24]	@ (800d520 <HAL_RCC_GetPCLK2Freq+0x24>)
 800d508:	69db      	ldr	r3, [r3, #28]
 800d50a:	0a1b      	lsrs	r3, r3, #8
 800d50c:	f003 0307 	and.w	r3, r3, #7
 800d510:	4904      	ldr	r1, [pc, #16]	@ (800d524 <HAL_RCC_GetPCLK2Freq+0x28>)
 800d512:	5ccb      	ldrb	r3, [r1, r3]
 800d514:	f003 031f 	and.w	r3, r3, #31
 800d518:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800d51c:	4618      	mov	r0, r3
 800d51e:	bd80      	pop	{r7, pc}
 800d520:	58024400 	.word	0x58024400
 800d524:	08019fb4 	.word	0x08019fb4

0800d528 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800d528:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d52c:	b0c6      	sub	sp, #280	@ 0x118
 800d52e:	af00      	add	r7, sp, #0
 800d530:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800d534:	2300      	movs	r3, #0
 800d536:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800d53a:	2300      	movs	r3, #0
 800d53c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800d540:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d544:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d548:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800d54c:	2500      	movs	r5, #0
 800d54e:	ea54 0305 	orrs.w	r3, r4, r5
 800d552:	d049      	beq.n	800d5e8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800d554:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d558:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d55a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800d55e:	d02f      	beq.n	800d5c0 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800d560:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800d564:	d828      	bhi.n	800d5b8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800d566:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d56a:	d01a      	beq.n	800d5a2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800d56c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d570:	d822      	bhi.n	800d5b8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800d572:	2b00      	cmp	r3, #0
 800d574:	d003      	beq.n	800d57e <HAL_RCCEx_PeriphCLKConfig+0x56>
 800d576:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d57a:	d007      	beq.n	800d58c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800d57c:	e01c      	b.n	800d5b8 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d57e:	4bab      	ldr	r3, [pc, #684]	@ (800d82c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800d580:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d582:	4aaa      	ldr	r2, [pc, #680]	@ (800d82c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800d584:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d588:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800d58a:	e01a      	b.n	800d5c2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800d58c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d590:	3308      	adds	r3, #8
 800d592:	2102      	movs	r1, #2
 800d594:	4618      	mov	r0, r3
 800d596:	f002 fa49 	bl	800fa2c <RCCEx_PLL2_Config>
 800d59a:	4603      	mov	r3, r0
 800d59c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800d5a0:	e00f      	b.n	800d5c2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800d5a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d5a6:	3328      	adds	r3, #40	@ 0x28
 800d5a8:	2102      	movs	r1, #2
 800d5aa:	4618      	mov	r0, r3
 800d5ac:	f002 faf0 	bl	800fb90 <RCCEx_PLL3_Config>
 800d5b0:	4603      	mov	r3, r0
 800d5b2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800d5b6:	e004      	b.n	800d5c2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d5b8:	2301      	movs	r3, #1
 800d5ba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800d5be:	e000      	b.n	800d5c2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800d5c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d5c2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800d5c6:	2b00      	cmp	r3, #0
 800d5c8:	d10a      	bne.n	800d5e0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800d5ca:	4b98      	ldr	r3, [pc, #608]	@ (800d82c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800d5cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d5ce:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800d5d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d5d6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d5d8:	4a94      	ldr	r2, [pc, #592]	@ (800d82c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800d5da:	430b      	orrs	r3, r1
 800d5dc:	6513      	str	r3, [r2, #80]	@ 0x50
 800d5de:	e003      	b.n	800d5e8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d5e0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800d5e4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800d5e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d5ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5f0:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800d5f4:	f04f 0900 	mov.w	r9, #0
 800d5f8:	ea58 0309 	orrs.w	r3, r8, r9
 800d5fc:	d047      	beq.n	800d68e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800d5fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d602:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d604:	2b04      	cmp	r3, #4
 800d606:	d82a      	bhi.n	800d65e <HAL_RCCEx_PeriphCLKConfig+0x136>
 800d608:	a201      	add	r2, pc, #4	@ (adr r2, 800d610 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800d60a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d60e:	bf00      	nop
 800d610:	0800d625 	.word	0x0800d625
 800d614:	0800d633 	.word	0x0800d633
 800d618:	0800d649 	.word	0x0800d649
 800d61c:	0800d667 	.word	0x0800d667
 800d620:	0800d667 	.word	0x0800d667
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d624:	4b81      	ldr	r3, [pc, #516]	@ (800d82c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800d626:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d628:	4a80      	ldr	r2, [pc, #512]	@ (800d82c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800d62a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d62e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800d630:	e01a      	b.n	800d668 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d632:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d636:	3308      	adds	r3, #8
 800d638:	2100      	movs	r1, #0
 800d63a:	4618      	mov	r0, r3
 800d63c:	f002 f9f6 	bl	800fa2c <RCCEx_PLL2_Config>
 800d640:	4603      	mov	r3, r0
 800d642:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800d646:	e00f      	b.n	800d668 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800d648:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d64c:	3328      	adds	r3, #40	@ 0x28
 800d64e:	2100      	movs	r1, #0
 800d650:	4618      	mov	r0, r3
 800d652:	f002 fa9d 	bl	800fb90 <RCCEx_PLL3_Config>
 800d656:	4603      	mov	r3, r0
 800d658:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800d65c:	e004      	b.n	800d668 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d65e:	2301      	movs	r3, #1
 800d660:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800d664:	e000      	b.n	800d668 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800d666:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d668:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800d66c:	2b00      	cmp	r3, #0
 800d66e:	d10a      	bne.n	800d686 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800d670:	4b6e      	ldr	r3, [pc, #440]	@ (800d82c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800d672:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d674:	f023 0107 	bic.w	r1, r3, #7
 800d678:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d67c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d67e:	4a6b      	ldr	r2, [pc, #428]	@ (800d82c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800d680:	430b      	orrs	r3, r1
 800d682:	6513      	str	r3, [r2, #80]	@ 0x50
 800d684:	e003      	b.n	800d68e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d686:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800d68a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800d68e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d692:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d696:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 800d69a:	f04f 0b00 	mov.w	fp, #0
 800d69e:	ea5a 030b 	orrs.w	r3, sl, fp
 800d6a2:	d05b      	beq.n	800d75c <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800d6a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d6a8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800d6ac:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800d6b0:	d03b      	beq.n	800d72a <HAL_RCCEx_PeriphCLKConfig+0x202>
 800d6b2:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800d6b6:	d834      	bhi.n	800d722 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800d6b8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800d6bc:	d037      	beq.n	800d72e <HAL_RCCEx_PeriphCLKConfig+0x206>
 800d6be:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800d6c2:	d82e      	bhi.n	800d722 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800d6c4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800d6c8:	d033      	beq.n	800d732 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800d6ca:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800d6ce:	d828      	bhi.n	800d722 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800d6d0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800d6d4:	d01a      	beq.n	800d70c <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800d6d6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800d6da:	d822      	bhi.n	800d722 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800d6dc:	2b00      	cmp	r3, #0
 800d6de:	d003      	beq.n	800d6e8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 800d6e0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d6e4:	d007      	beq.n	800d6f6 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800d6e6:	e01c      	b.n	800d722 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d6e8:	4b50      	ldr	r3, [pc, #320]	@ (800d82c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800d6ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d6ec:	4a4f      	ldr	r2, [pc, #316]	@ (800d82c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800d6ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d6f2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800d6f4:	e01e      	b.n	800d734 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d6f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d6fa:	3308      	adds	r3, #8
 800d6fc:	2100      	movs	r1, #0
 800d6fe:	4618      	mov	r0, r3
 800d700:	f002 f994 	bl	800fa2c <RCCEx_PLL2_Config>
 800d704:	4603      	mov	r3, r0
 800d706:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800d70a:	e013      	b.n	800d734 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800d70c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d710:	3328      	adds	r3, #40	@ 0x28
 800d712:	2100      	movs	r1, #0
 800d714:	4618      	mov	r0, r3
 800d716:	f002 fa3b 	bl	800fb90 <RCCEx_PLL3_Config>
 800d71a:	4603      	mov	r3, r0
 800d71c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800d720:	e008      	b.n	800d734 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800d722:	2301      	movs	r3, #1
 800d724:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800d728:	e004      	b.n	800d734 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800d72a:	bf00      	nop
 800d72c:	e002      	b.n	800d734 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800d72e:	bf00      	nop
 800d730:	e000      	b.n	800d734 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800d732:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d734:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800d738:	2b00      	cmp	r3, #0
 800d73a:	d10b      	bne.n	800d754 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800d73c:	4b3b      	ldr	r3, [pc, #236]	@ (800d82c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800d73e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d740:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800d744:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d748:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800d74c:	4a37      	ldr	r2, [pc, #220]	@ (800d82c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800d74e:	430b      	orrs	r3, r1
 800d750:	6593      	str	r3, [r2, #88]	@ 0x58
 800d752:	e003      	b.n	800d75c <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d754:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800d758:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800d75c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d760:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d764:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800d768:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800d76c:	2300      	movs	r3, #0
 800d76e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800d772:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800d776:	460b      	mov	r3, r1
 800d778:	4313      	orrs	r3, r2
 800d77a:	d05d      	beq.n	800d838 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800d77c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d780:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800d784:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800d788:	d03b      	beq.n	800d802 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800d78a:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800d78e:	d834      	bhi.n	800d7fa <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800d790:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800d794:	d037      	beq.n	800d806 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 800d796:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800d79a:	d82e      	bhi.n	800d7fa <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800d79c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800d7a0:	d033      	beq.n	800d80a <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 800d7a2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800d7a6:	d828      	bhi.n	800d7fa <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800d7a8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d7ac:	d01a      	beq.n	800d7e4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 800d7ae:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d7b2:	d822      	bhi.n	800d7fa <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800d7b4:	2b00      	cmp	r3, #0
 800d7b6:	d003      	beq.n	800d7c0 <HAL_RCCEx_PeriphCLKConfig+0x298>
 800d7b8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d7bc:	d007      	beq.n	800d7ce <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800d7be:	e01c      	b.n	800d7fa <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d7c0:	4b1a      	ldr	r3, [pc, #104]	@ (800d82c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800d7c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d7c4:	4a19      	ldr	r2, [pc, #100]	@ (800d82c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800d7c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d7ca:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800d7cc:	e01e      	b.n	800d80c <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d7ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d7d2:	3308      	adds	r3, #8
 800d7d4:	2100      	movs	r1, #0
 800d7d6:	4618      	mov	r0, r3
 800d7d8:	f002 f928 	bl	800fa2c <RCCEx_PLL2_Config>
 800d7dc:	4603      	mov	r3, r0
 800d7de:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800d7e2:	e013      	b.n	800d80c <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800d7e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d7e8:	3328      	adds	r3, #40	@ 0x28
 800d7ea:	2100      	movs	r1, #0
 800d7ec:	4618      	mov	r0, r3
 800d7ee:	f002 f9cf 	bl	800fb90 <RCCEx_PLL3_Config>
 800d7f2:	4603      	mov	r3, r0
 800d7f4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800d7f8:	e008      	b.n	800d80c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800d7fa:	2301      	movs	r3, #1
 800d7fc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800d800:	e004      	b.n	800d80c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800d802:	bf00      	nop
 800d804:	e002      	b.n	800d80c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800d806:	bf00      	nop
 800d808:	e000      	b.n	800d80c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800d80a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d80c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800d810:	2b00      	cmp	r3, #0
 800d812:	d10d      	bne.n	800d830 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800d814:	4b05      	ldr	r3, [pc, #20]	@ (800d82c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800d816:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d818:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800d81c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d820:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800d824:	4a01      	ldr	r2, [pc, #4]	@ (800d82c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800d826:	430b      	orrs	r3, r1
 800d828:	6593      	str	r3, [r2, #88]	@ 0x58
 800d82a:	e005      	b.n	800d838 <HAL_RCCEx_PeriphCLKConfig+0x310>
 800d82c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d830:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800d834:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800d838:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d83c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d840:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800d844:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800d848:	2300      	movs	r3, #0
 800d84a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800d84e:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800d852:	460b      	mov	r3, r1
 800d854:	4313      	orrs	r3, r2
 800d856:	d03a      	beq.n	800d8ce <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 800d858:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d85c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d85e:	2b30      	cmp	r3, #48	@ 0x30
 800d860:	d01f      	beq.n	800d8a2 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 800d862:	2b30      	cmp	r3, #48	@ 0x30
 800d864:	d819      	bhi.n	800d89a <HAL_RCCEx_PeriphCLKConfig+0x372>
 800d866:	2b20      	cmp	r3, #32
 800d868:	d00c      	beq.n	800d884 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800d86a:	2b20      	cmp	r3, #32
 800d86c:	d815      	bhi.n	800d89a <HAL_RCCEx_PeriphCLKConfig+0x372>
 800d86e:	2b00      	cmp	r3, #0
 800d870:	d019      	beq.n	800d8a6 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800d872:	2b10      	cmp	r3, #16
 800d874:	d111      	bne.n	800d89a <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d876:	4baa      	ldr	r3, [pc, #680]	@ (800db20 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800d878:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d87a:	4aa9      	ldr	r2, [pc, #676]	@ (800db20 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800d87c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d880:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800d882:	e011      	b.n	800d8a8 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800d884:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d888:	3308      	adds	r3, #8
 800d88a:	2102      	movs	r1, #2
 800d88c:	4618      	mov	r0, r3
 800d88e:	f002 f8cd 	bl	800fa2c <RCCEx_PLL2_Config>
 800d892:	4603      	mov	r3, r0
 800d894:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800d898:	e006      	b.n	800d8a8 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800d89a:	2301      	movs	r3, #1
 800d89c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800d8a0:	e002      	b.n	800d8a8 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800d8a2:	bf00      	nop
 800d8a4:	e000      	b.n	800d8a8 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800d8a6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d8a8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800d8ac:	2b00      	cmp	r3, #0
 800d8ae:	d10a      	bne.n	800d8c6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800d8b0:	4b9b      	ldr	r3, [pc, #620]	@ (800db20 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800d8b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d8b4:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800d8b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d8bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d8be:	4a98      	ldr	r2, [pc, #608]	@ (800db20 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800d8c0:	430b      	orrs	r3, r1
 800d8c2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800d8c4:	e003      	b.n	800d8ce <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d8c6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800d8ca:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800d8ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d8d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8d6:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800d8da:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800d8de:	2300      	movs	r3, #0
 800d8e0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800d8e4:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800d8e8:	460b      	mov	r3, r1
 800d8ea:	4313      	orrs	r3, r2
 800d8ec:	d051      	beq.n	800d992 <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800d8ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d8f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d8f4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d8f8:	d035      	beq.n	800d966 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 800d8fa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d8fe:	d82e      	bhi.n	800d95e <HAL_RCCEx_PeriphCLKConfig+0x436>
 800d900:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800d904:	d031      	beq.n	800d96a <HAL_RCCEx_PeriphCLKConfig+0x442>
 800d906:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800d90a:	d828      	bhi.n	800d95e <HAL_RCCEx_PeriphCLKConfig+0x436>
 800d90c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d910:	d01a      	beq.n	800d948 <HAL_RCCEx_PeriphCLKConfig+0x420>
 800d912:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d916:	d822      	bhi.n	800d95e <HAL_RCCEx_PeriphCLKConfig+0x436>
 800d918:	2b00      	cmp	r3, #0
 800d91a:	d003      	beq.n	800d924 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 800d91c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d920:	d007      	beq.n	800d932 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 800d922:	e01c      	b.n	800d95e <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d924:	4b7e      	ldr	r3, [pc, #504]	@ (800db20 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800d926:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d928:	4a7d      	ldr	r2, [pc, #500]	@ (800db20 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800d92a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d92e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800d930:	e01c      	b.n	800d96c <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d932:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d936:	3308      	adds	r3, #8
 800d938:	2100      	movs	r1, #0
 800d93a:	4618      	mov	r0, r3
 800d93c:	f002 f876 	bl	800fa2c <RCCEx_PLL2_Config>
 800d940:	4603      	mov	r3, r0
 800d942:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800d946:	e011      	b.n	800d96c <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800d948:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d94c:	3328      	adds	r3, #40	@ 0x28
 800d94e:	2100      	movs	r1, #0
 800d950:	4618      	mov	r0, r3
 800d952:	f002 f91d 	bl	800fb90 <RCCEx_PLL3_Config>
 800d956:	4603      	mov	r3, r0
 800d958:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800d95c:	e006      	b.n	800d96c <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d95e:	2301      	movs	r3, #1
 800d960:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800d964:	e002      	b.n	800d96c <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800d966:	bf00      	nop
 800d968:	e000      	b.n	800d96c <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800d96a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d96c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800d970:	2b00      	cmp	r3, #0
 800d972:	d10a      	bne.n	800d98a <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800d974:	4b6a      	ldr	r3, [pc, #424]	@ (800db20 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800d976:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d978:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800d97c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d980:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d982:	4a67      	ldr	r2, [pc, #412]	@ (800db20 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800d984:	430b      	orrs	r3, r1
 800d986:	6513      	str	r3, [r2, #80]	@ 0x50
 800d988:	e003      	b.n	800d992 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d98a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800d98e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800d992:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d996:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d99a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800d99e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800d9a2:	2300      	movs	r3, #0
 800d9a4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800d9a8:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800d9ac:	460b      	mov	r3, r1
 800d9ae:	4313      	orrs	r3, r2
 800d9b0:	d053      	beq.n	800da5a <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800d9b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d9b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d9b8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800d9bc:	d033      	beq.n	800da26 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 800d9be:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800d9c2:	d82c      	bhi.n	800da1e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800d9c4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800d9c8:	d02f      	beq.n	800da2a <HAL_RCCEx_PeriphCLKConfig+0x502>
 800d9ca:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800d9ce:	d826      	bhi.n	800da1e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800d9d0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800d9d4:	d02b      	beq.n	800da2e <HAL_RCCEx_PeriphCLKConfig+0x506>
 800d9d6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800d9da:	d820      	bhi.n	800da1e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800d9dc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d9e0:	d012      	beq.n	800da08 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800d9e2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d9e6:	d81a      	bhi.n	800da1e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800d9e8:	2b00      	cmp	r3, #0
 800d9ea:	d022      	beq.n	800da32 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 800d9ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d9f0:	d115      	bne.n	800da1e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800d9f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d9f6:	3308      	adds	r3, #8
 800d9f8:	2101      	movs	r1, #1
 800d9fa:	4618      	mov	r0, r3
 800d9fc:	f002 f816 	bl	800fa2c <RCCEx_PLL2_Config>
 800da00:	4603      	mov	r3, r0
 800da02:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800da06:	e015      	b.n	800da34 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800da08:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800da0c:	3328      	adds	r3, #40	@ 0x28
 800da0e:	2101      	movs	r1, #1
 800da10:	4618      	mov	r0, r3
 800da12:	f002 f8bd 	bl	800fb90 <RCCEx_PLL3_Config>
 800da16:	4603      	mov	r3, r0
 800da18:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800da1c:	e00a      	b.n	800da34 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800da1e:	2301      	movs	r3, #1
 800da20:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800da24:	e006      	b.n	800da34 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800da26:	bf00      	nop
 800da28:	e004      	b.n	800da34 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800da2a:	bf00      	nop
 800da2c:	e002      	b.n	800da34 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800da2e:	bf00      	nop
 800da30:	e000      	b.n	800da34 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800da32:	bf00      	nop
    }

    if (ret == HAL_OK)
 800da34:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800da38:	2b00      	cmp	r3, #0
 800da3a:	d10a      	bne.n	800da52 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800da3c:	4b38      	ldr	r3, [pc, #224]	@ (800db20 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800da3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800da40:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800da44:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800da48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800da4a:	4a35      	ldr	r2, [pc, #212]	@ (800db20 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800da4c:	430b      	orrs	r3, r1
 800da4e:	6513      	str	r3, [r2, #80]	@ 0x50
 800da50:	e003      	b.n	800da5a <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800da52:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800da56:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800da5a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800da5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da62:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800da66:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800da6a:	2300      	movs	r3, #0
 800da6c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800da70:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800da74:	460b      	mov	r3, r1
 800da76:	4313      	orrs	r3, r2
 800da78:	d058      	beq.n	800db2c <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800da7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800da7e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800da82:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800da86:	d033      	beq.n	800daf0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 800da88:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800da8c:	d82c      	bhi.n	800dae8 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800da8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800da92:	d02f      	beq.n	800daf4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 800da94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800da98:	d826      	bhi.n	800dae8 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800da9a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800da9e:	d02b      	beq.n	800daf8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 800daa0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800daa4:	d820      	bhi.n	800dae8 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800daa6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800daaa:	d012      	beq.n	800dad2 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 800daac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800dab0:	d81a      	bhi.n	800dae8 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800dab2:	2b00      	cmp	r3, #0
 800dab4:	d022      	beq.n	800dafc <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800dab6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800daba:	d115      	bne.n	800dae8 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800dabc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dac0:	3308      	adds	r3, #8
 800dac2:	2101      	movs	r1, #1
 800dac4:	4618      	mov	r0, r3
 800dac6:	f001 ffb1 	bl	800fa2c <RCCEx_PLL2_Config>
 800daca:	4603      	mov	r3, r0
 800dacc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800dad0:	e015      	b.n	800dafe <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800dad2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dad6:	3328      	adds	r3, #40	@ 0x28
 800dad8:	2101      	movs	r1, #1
 800dada:	4618      	mov	r0, r3
 800dadc:	f002 f858 	bl	800fb90 <RCCEx_PLL3_Config>
 800dae0:	4603      	mov	r3, r0
 800dae2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800dae6:	e00a      	b.n	800dafe <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800dae8:	2301      	movs	r3, #1
 800daea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800daee:	e006      	b.n	800dafe <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800daf0:	bf00      	nop
 800daf2:	e004      	b.n	800dafe <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800daf4:	bf00      	nop
 800daf6:	e002      	b.n	800dafe <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800daf8:	bf00      	nop
 800dafa:	e000      	b.n	800dafe <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800dafc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800dafe:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800db02:	2b00      	cmp	r3, #0
 800db04:	d10e      	bne.n	800db24 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800db06:	4b06      	ldr	r3, [pc, #24]	@ (800db20 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800db08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800db0a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800db0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800db12:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800db16:	4a02      	ldr	r2, [pc, #8]	@ (800db20 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800db18:	430b      	orrs	r3, r1
 800db1a:	6593      	str	r3, [r2, #88]	@ 0x58
 800db1c:	e006      	b.n	800db2c <HAL_RCCEx_PeriphCLKConfig+0x604>
 800db1e:	bf00      	nop
 800db20:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800db24:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800db28:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800db2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800db30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db34:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800db38:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800db3c:	2300      	movs	r3, #0
 800db3e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800db42:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800db46:	460b      	mov	r3, r1
 800db48:	4313      	orrs	r3, r2
 800db4a:	d037      	beq.n	800dbbc <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800db4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800db50:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800db52:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800db56:	d00e      	beq.n	800db76 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 800db58:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800db5c:	d816      	bhi.n	800db8c <HAL_RCCEx_PeriphCLKConfig+0x664>
 800db5e:	2b00      	cmp	r3, #0
 800db60:	d018      	beq.n	800db94 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800db62:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800db66:	d111      	bne.n	800db8c <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800db68:	4bc4      	ldr	r3, [pc, #784]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800db6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800db6c:	4ac3      	ldr	r2, [pc, #780]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800db6e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800db72:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800db74:	e00f      	b.n	800db96 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800db76:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800db7a:	3308      	adds	r3, #8
 800db7c:	2101      	movs	r1, #1
 800db7e:	4618      	mov	r0, r3
 800db80:	f001 ff54 	bl	800fa2c <RCCEx_PLL2_Config>
 800db84:	4603      	mov	r3, r0
 800db86:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800db8a:	e004      	b.n	800db96 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800db8c:	2301      	movs	r3, #1
 800db8e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800db92:	e000      	b.n	800db96 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 800db94:	bf00      	nop
    }

    if (ret == HAL_OK)
 800db96:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800db9a:	2b00      	cmp	r3, #0
 800db9c:	d10a      	bne.n	800dbb4 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800db9e:	4bb7      	ldr	r3, [pc, #732]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800dba0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dba2:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800dba6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dbaa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dbac:	4ab3      	ldr	r2, [pc, #716]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800dbae:	430b      	orrs	r3, r1
 800dbb0:	6513      	str	r3, [r2, #80]	@ 0x50
 800dbb2:	e003      	b.n	800dbbc <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800dbb4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800dbb8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800dbbc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dbc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbc4:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800dbc8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800dbcc:	2300      	movs	r3, #0
 800dbce:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800dbd2:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800dbd6:	460b      	mov	r3, r1
 800dbd8:	4313      	orrs	r3, r2
 800dbda:	d039      	beq.n	800dc50 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800dbdc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dbe0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800dbe2:	2b03      	cmp	r3, #3
 800dbe4:	d81c      	bhi.n	800dc20 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 800dbe6:	a201      	add	r2, pc, #4	@ (adr r2, 800dbec <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 800dbe8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dbec:	0800dc29 	.word	0x0800dc29
 800dbf0:	0800dbfd 	.word	0x0800dbfd
 800dbf4:	0800dc0b 	.word	0x0800dc0b
 800dbf8:	0800dc29 	.word	0x0800dc29
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800dbfc:	4b9f      	ldr	r3, [pc, #636]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800dbfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dc00:	4a9e      	ldr	r2, [pc, #632]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800dc02:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800dc06:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800dc08:	e00f      	b.n	800dc2a <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800dc0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dc0e:	3308      	adds	r3, #8
 800dc10:	2102      	movs	r1, #2
 800dc12:	4618      	mov	r0, r3
 800dc14:	f001 ff0a 	bl	800fa2c <RCCEx_PLL2_Config>
 800dc18:	4603      	mov	r3, r0
 800dc1a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 800dc1e:	e004      	b.n	800dc2a <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800dc20:	2301      	movs	r3, #1
 800dc22:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800dc26:	e000      	b.n	800dc2a <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 800dc28:	bf00      	nop
    }

    if (ret == HAL_OK)
 800dc2a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800dc2e:	2b00      	cmp	r3, #0
 800dc30:	d10a      	bne.n	800dc48 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800dc32:	4b92      	ldr	r3, [pc, #584]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800dc34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800dc36:	f023 0103 	bic.w	r1, r3, #3
 800dc3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dc3e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800dc40:	4a8e      	ldr	r2, [pc, #568]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800dc42:	430b      	orrs	r3, r1
 800dc44:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800dc46:	e003      	b.n	800dc50 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800dc48:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800dc4c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800dc50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dc54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc58:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800dc5c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800dc60:	2300      	movs	r3, #0
 800dc62:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800dc66:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800dc6a:	460b      	mov	r3, r1
 800dc6c:	4313      	orrs	r3, r2
 800dc6e:	f000 8099 	beq.w	800dda4 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800dc72:	4b83      	ldr	r3, [pc, #524]	@ (800de80 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800dc74:	681b      	ldr	r3, [r3, #0]
 800dc76:	4a82      	ldr	r2, [pc, #520]	@ (800de80 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800dc78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800dc7c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800dc7e:	f7f5 fa87 	bl	8003190 <HAL_GetTick>
 800dc82:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800dc86:	e00b      	b.n	800dca0 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800dc88:	f7f5 fa82 	bl	8003190 <HAL_GetTick>
 800dc8c:	4602      	mov	r2, r0
 800dc8e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800dc92:	1ad3      	subs	r3, r2, r3
 800dc94:	2b64      	cmp	r3, #100	@ 0x64
 800dc96:	d903      	bls.n	800dca0 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 800dc98:	2303      	movs	r3, #3
 800dc9a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800dc9e:	e005      	b.n	800dcac <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800dca0:	4b77      	ldr	r3, [pc, #476]	@ (800de80 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800dca2:	681b      	ldr	r3, [r3, #0]
 800dca4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dca8:	2b00      	cmp	r3, #0
 800dcaa:	d0ed      	beq.n	800dc88 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 800dcac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800dcb0:	2b00      	cmp	r3, #0
 800dcb2:	d173      	bne.n	800dd9c <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800dcb4:	4b71      	ldr	r3, [pc, #452]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800dcb6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800dcb8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dcbc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800dcc0:	4053      	eors	r3, r2
 800dcc2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800dcc6:	2b00      	cmp	r3, #0
 800dcc8:	d015      	beq.n	800dcf6 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800dcca:	4b6c      	ldr	r3, [pc, #432]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800dccc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dcce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800dcd2:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800dcd6:	4b69      	ldr	r3, [pc, #420]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800dcd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dcda:	4a68      	ldr	r2, [pc, #416]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800dcdc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800dce0:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800dce2:	4b66      	ldr	r3, [pc, #408]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800dce4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dce6:	4a65      	ldr	r2, [pc, #404]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800dce8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800dcec:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800dcee:	4a63      	ldr	r2, [pc, #396]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800dcf0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800dcf4:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800dcf6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dcfa:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800dcfe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800dd02:	d118      	bne.n	800dd36 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dd04:	f7f5 fa44 	bl	8003190 <HAL_GetTick>
 800dd08:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800dd0c:	e00d      	b.n	800dd2a <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800dd0e:	f7f5 fa3f 	bl	8003190 <HAL_GetTick>
 800dd12:	4602      	mov	r2, r0
 800dd14:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800dd18:	1ad2      	subs	r2, r2, r3
 800dd1a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800dd1e:	429a      	cmp	r2, r3
 800dd20:	d903      	bls.n	800dd2a <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800dd22:	2303      	movs	r3, #3
 800dd24:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 800dd28:	e005      	b.n	800dd36 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800dd2a:	4b54      	ldr	r3, [pc, #336]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800dd2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dd2e:	f003 0302 	and.w	r3, r3, #2
 800dd32:	2b00      	cmp	r3, #0
 800dd34:	d0eb      	beq.n	800dd0e <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 800dd36:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800dd3a:	2b00      	cmp	r3, #0
 800dd3c:	d129      	bne.n	800dd92 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800dd3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dd42:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800dd46:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800dd4a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800dd4e:	d10e      	bne.n	800dd6e <HAL_RCCEx_PeriphCLKConfig+0x846>
 800dd50:	4b4a      	ldr	r3, [pc, #296]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800dd52:	691b      	ldr	r3, [r3, #16]
 800dd54:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800dd58:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dd5c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800dd60:	091a      	lsrs	r2, r3, #4
 800dd62:	4b48      	ldr	r3, [pc, #288]	@ (800de84 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800dd64:	4013      	ands	r3, r2
 800dd66:	4a45      	ldr	r2, [pc, #276]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800dd68:	430b      	orrs	r3, r1
 800dd6a:	6113      	str	r3, [r2, #16]
 800dd6c:	e005      	b.n	800dd7a <HAL_RCCEx_PeriphCLKConfig+0x852>
 800dd6e:	4b43      	ldr	r3, [pc, #268]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800dd70:	691b      	ldr	r3, [r3, #16]
 800dd72:	4a42      	ldr	r2, [pc, #264]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800dd74:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800dd78:	6113      	str	r3, [r2, #16]
 800dd7a:	4b40      	ldr	r3, [pc, #256]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800dd7c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800dd7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dd82:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800dd86:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800dd8a:	4a3c      	ldr	r2, [pc, #240]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800dd8c:	430b      	orrs	r3, r1
 800dd8e:	6713      	str	r3, [r2, #112]	@ 0x70
 800dd90:	e008      	b.n	800dda4 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800dd92:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800dd96:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 800dd9a:	e003      	b.n	800dda4 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800dd9c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800dda0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800dda4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dda8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddac:	f002 0301 	and.w	r3, r2, #1
 800ddb0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800ddb4:	2300      	movs	r3, #0
 800ddb6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800ddba:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800ddbe:	460b      	mov	r3, r1
 800ddc0:	4313      	orrs	r3, r2
 800ddc2:	f000 808f 	beq.w	800dee4 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800ddc6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ddca:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ddcc:	2b28      	cmp	r3, #40	@ 0x28
 800ddce:	d871      	bhi.n	800deb4 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 800ddd0:	a201      	add	r2, pc, #4	@ (adr r2, 800ddd8 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800ddd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ddd6:	bf00      	nop
 800ddd8:	0800debd 	.word	0x0800debd
 800dddc:	0800deb5 	.word	0x0800deb5
 800dde0:	0800deb5 	.word	0x0800deb5
 800dde4:	0800deb5 	.word	0x0800deb5
 800dde8:	0800deb5 	.word	0x0800deb5
 800ddec:	0800deb5 	.word	0x0800deb5
 800ddf0:	0800deb5 	.word	0x0800deb5
 800ddf4:	0800deb5 	.word	0x0800deb5
 800ddf8:	0800de89 	.word	0x0800de89
 800ddfc:	0800deb5 	.word	0x0800deb5
 800de00:	0800deb5 	.word	0x0800deb5
 800de04:	0800deb5 	.word	0x0800deb5
 800de08:	0800deb5 	.word	0x0800deb5
 800de0c:	0800deb5 	.word	0x0800deb5
 800de10:	0800deb5 	.word	0x0800deb5
 800de14:	0800deb5 	.word	0x0800deb5
 800de18:	0800de9f 	.word	0x0800de9f
 800de1c:	0800deb5 	.word	0x0800deb5
 800de20:	0800deb5 	.word	0x0800deb5
 800de24:	0800deb5 	.word	0x0800deb5
 800de28:	0800deb5 	.word	0x0800deb5
 800de2c:	0800deb5 	.word	0x0800deb5
 800de30:	0800deb5 	.word	0x0800deb5
 800de34:	0800deb5 	.word	0x0800deb5
 800de38:	0800debd 	.word	0x0800debd
 800de3c:	0800deb5 	.word	0x0800deb5
 800de40:	0800deb5 	.word	0x0800deb5
 800de44:	0800deb5 	.word	0x0800deb5
 800de48:	0800deb5 	.word	0x0800deb5
 800de4c:	0800deb5 	.word	0x0800deb5
 800de50:	0800deb5 	.word	0x0800deb5
 800de54:	0800deb5 	.word	0x0800deb5
 800de58:	0800debd 	.word	0x0800debd
 800de5c:	0800deb5 	.word	0x0800deb5
 800de60:	0800deb5 	.word	0x0800deb5
 800de64:	0800deb5 	.word	0x0800deb5
 800de68:	0800deb5 	.word	0x0800deb5
 800de6c:	0800deb5 	.word	0x0800deb5
 800de70:	0800deb5 	.word	0x0800deb5
 800de74:	0800deb5 	.word	0x0800deb5
 800de78:	0800debd 	.word	0x0800debd
 800de7c:	58024400 	.word	0x58024400
 800de80:	58024800 	.word	0x58024800
 800de84:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800de88:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800de8c:	3308      	adds	r3, #8
 800de8e:	2101      	movs	r1, #1
 800de90:	4618      	mov	r0, r3
 800de92:	f001 fdcb 	bl	800fa2c <RCCEx_PLL2_Config>
 800de96:	4603      	mov	r3, r0
 800de98:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800de9c:	e00f      	b.n	800debe <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800de9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dea2:	3328      	adds	r3, #40	@ 0x28
 800dea4:	2101      	movs	r1, #1
 800dea6:	4618      	mov	r0, r3
 800dea8:	f001 fe72 	bl	800fb90 <RCCEx_PLL3_Config>
 800deac:	4603      	mov	r3, r0
 800deae:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800deb2:	e004      	b.n	800debe <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800deb4:	2301      	movs	r3, #1
 800deb6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800deba:	e000      	b.n	800debe <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 800debc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800debe:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800dec2:	2b00      	cmp	r3, #0
 800dec4:	d10a      	bne.n	800dedc <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800dec6:	4bbf      	ldr	r3, [pc, #764]	@ (800e1c4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800dec8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800deca:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800dece:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ded2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ded4:	4abb      	ldr	r2, [pc, #748]	@ (800e1c4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ded6:	430b      	orrs	r3, r1
 800ded8:	6553      	str	r3, [r2, #84]	@ 0x54
 800deda:	e003      	b.n	800dee4 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800dedc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800dee0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800dee4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800deec:	f002 0302 	and.w	r3, r2, #2
 800def0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800def4:	2300      	movs	r3, #0
 800def6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800defa:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800defe:	460b      	mov	r3, r1
 800df00:	4313      	orrs	r3, r2
 800df02:	d041      	beq.n	800df88 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800df04:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800df08:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800df0a:	2b05      	cmp	r3, #5
 800df0c:	d824      	bhi.n	800df58 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 800df0e:	a201      	add	r2, pc, #4	@ (adr r2, 800df14 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 800df10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800df14:	0800df61 	.word	0x0800df61
 800df18:	0800df2d 	.word	0x0800df2d
 800df1c:	0800df43 	.word	0x0800df43
 800df20:	0800df61 	.word	0x0800df61
 800df24:	0800df61 	.word	0x0800df61
 800df28:	0800df61 	.word	0x0800df61
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800df2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800df30:	3308      	adds	r3, #8
 800df32:	2101      	movs	r1, #1
 800df34:	4618      	mov	r0, r3
 800df36:	f001 fd79 	bl	800fa2c <RCCEx_PLL2_Config>
 800df3a:	4603      	mov	r3, r0
 800df3c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800df40:	e00f      	b.n	800df62 <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800df42:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800df46:	3328      	adds	r3, #40	@ 0x28
 800df48:	2101      	movs	r1, #1
 800df4a:	4618      	mov	r0, r3
 800df4c:	f001 fe20 	bl	800fb90 <RCCEx_PLL3_Config>
 800df50:	4603      	mov	r3, r0
 800df52:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800df56:	e004      	b.n	800df62 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800df58:	2301      	movs	r3, #1
 800df5a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800df5e:	e000      	b.n	800df62 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 800df60:	bf00      	nop
    }

    if (ret == HAL_OK)
 800df62:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800df66:	2b00      	cmp	r3, #0
 800df68:	d10a      	bne.n	800df80 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800df6a:	4b96      	ldr	r3, [pc, #600]	@ (800e1c4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800df6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800df6e:	f023 0107 	bic.w	r1, r3, #7
 800df72:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800df76:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800df78:	4a92      	ldr	r2, [pc, #584]	@ (800e1c4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800df7a:	430b      	orrs	r3, r1
 800df7c:	6553      	str	r3, [r2, #84]	@ 0x54
 800df7e:	e003      	b.n	800df88 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800df80:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800df84:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800df88:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800df8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df90:	f002 0304 	and.w	r3, r2, #4
 800df94:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800df98:	2300      	movs	r3, #0
 800df9a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800df9e:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800dfa2:	460b      	mov	r3, r1
 800dfa4:	4313      	orrs	r3, r2
 800dfa6:	d044      	beq.n	800e032 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800dfa8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dfac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dfb0:	2b05      	cmp	r3, #5
 800dfb2:	d825      	bhi.n	800e000 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 800dfb4:	a201      	add	r2, pc, #4	@ (adr r2, 800dfbc <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 800dfb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dfba:	bf00      	nop
 800dfbc:	0800e009 	.word	0x0800e009
 800dfc0:	0800dfd5 	.word	0x0800dfd5
 800dfc4:	0800dfeb 	.word	0x0800dfeb
 800dfc8:	0800e009 	.word	0x0800e009
 800dfcc:	0800e009 	.word	0x0800e009
 800dfd0:	0800e009 	.word	0x0800e009
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800dfd4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dfd8:	3308      	adds	r3, #8
 800dfda:	2101      	movs	r1, #1
 800dfdc:	4618      	mov	r0, r3
 800dfde:	f001 fd25 	bl	800fa2c <RCCEx_PLL2_Config>
 800dfe2:	4603      	mov	r3, r0
 800dfe4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800dfe8:	e00f      	b.n	800e00a <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800dfea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dfee:	3328      	adds	r3, #40	@ 0x28
 800dff0:	2101      	movs	r1, #1
 800dff2:	4618      	mov	r0, r3
 800dff4:	f001 fdcc 	bl	800fb90 <RCCEx_PLL3_Config>
 800dff8:	4603      	mov	r3, r0
 800dffa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800dffe:	e004      	b.n	800e00a <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e000:	2301      	movs	r3, #1
 800e002:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e006:	e000      	b.n	800e00a <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 800e008:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e00a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e00e:	2b00      	cmp	r3, #0
 800e010:	d10b      	bne.n	800e02a <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800e012:	4b6c      	ldr	r3, [pc, #432]	@ (800e1c4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800e014:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e016:	f023 0107 	bic.w	r1, r3, #7
 800e01a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e01e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e022:	4a68      	ldr	r2, [pc, #416]	@ (800e1c4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800e024:	430b      	orrs	r3, r1
 800e026:	6593      	str	r3, [r2, #88]	@ 0x58
 800e028:	e003      	b.n	800e032 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e02a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e02e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800e032:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e036:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e03a:	f002 0320 	and.w	r3, r2, #32
 800e03e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800e042:	2300      	movs	r3, #0
 800e044:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800e048:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800e04c:	460b      	mov	r3, r1
 800e04e:	4313      	orrs	r3, r2
 800e050:	d055      	beq.n	800e0fe <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800e052:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e056:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e05a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800e05e:	d033      	beq.n	800e0c8 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 800e060:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800e064:	d82c      	bhi.n	800e0c0 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800e066:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e06a:	d02f      	beq.n	800e0cc <HAL_RCCEx_PeriphCLKConfig+0xba4>
 800e06c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e070:	d826      	bhi.n	800e0c0 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800e072:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800e076:	d02b      	beq.n	800e0d0 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 800e078:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800e07c:	d820      	bhi.n	800e0c0 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800e07e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e082:	d012      	beq.n	800e0aa <HAL_RCCEx_PeriphCLKConfig+0xb82>
 800e084:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e088:	d81a      	bhi.n	800e0c0 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800e08a:	2b00      	cmp	r3, #0
 800e08c:	d022      	beq.n	800e0d4 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 800e08e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e092:	d115      	bne.n	800e0c0 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e094:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e098:	3308      	adds	r3, #8
 800e09a:	2100      	movs	r1, #0
 800e09c:	4618      	mov	r0, r3
 800e09e:	f001 fcc5 	bl	800fa2c <RCCEx_PLL2_Config>
 800e0a2:	4603      	mov	r3, r0
 800e0a4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800e0a8:	e015      	b.n	800e0d6 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800e0aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e0ae:	3328      	adds	r3, #40	@ 0x28
 800e0b0:	2102      	movs	r1, #2
 800e0b2:	4618      	mov	r0, r3
 800e0b4:	f001 fd6c 	bl	800fb90 <RCCEx_PLL3_Config>
 800e0b8:	4603      	mov	r3, r0
 800e0ba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800e0be:	e00a      	b.n	800e0d6 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e0c0:	2301      	movs	r3, #1
 800e0c2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e0c6:	e006      	b.n	800e0d6 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800e0c8:	bf00      	nop
 800e0ca:	e004      	b.n	800e0d6 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800e0cc:	bf00      	nop
 800e0ce:	e002      	b.n	800e0d6 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800e0d0:	bf00      	nop
 800e0d2:	e000      	b.n	800e0d6 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800e0d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e0d6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e0da:	2b00      	cmp	r3, #0
 800e0dc:	d10b      	bne.n	800e0f6 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800e0de:	4b39      	ldr	r3, [pc, #228]	@ (800e1c4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800e0e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e0e2:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800e0e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e0ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e0ee:	4a35      	ldr	r2, [pc, #212]	@ (800e1c4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800e0f0:	430b      	orrs	r3, r1
 800e0f2:	6553      	str	r3, [r2, #84]	@ 0x54
 800e0f4:	e003      	b.n	800e0fe <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e0f6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e0fa:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800e0fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e102:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e106:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800e10a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800e10e:	2300      	movs	r3, #0
 800e110:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800e114:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800e118:	460b      	mov	r3, r1
 800e11a:	4313      	orrs	r3, r2
 800e11c:	d058      	beq.n	800e1d0 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800e11e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e122:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800e126:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800e12a:	d033      	beq.n	800e194 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 800e12c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800e130:	d82c      	bhi.n	800e18c <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800e132:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e136:	d02f      	beq.n	800e198 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 800e138:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e13c:	d826      	bhi.n	800e18c <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800e13e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800e142:	d02b      	beq.n	800e19c <HAL_RCCEx_PeriphCLKConfig+0xc74>
 800e144:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800e148:	d820      	bhi.n	800e18c <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800e14a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e14e:	d012      	beq.n	800e176 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 800e150:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e154:	d81a      	bhi.n	800e18c <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800e156:	2b00      	cmp	r3, #0
 800e158:	d022      	beq.n	800e1a0 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800e15a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e15e:	d115      	bne.n	800e18c <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e160:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e164:	3308      	adds	r3, #8
 800e166:	2100      	movs	r1, #0
 800e168:	4618      	mov	r0, r3
 800e16a:	f001 fc5f 	bl	800fa2c <RCCEx_PLL2_Config>
 800e16e:	4603      	mov	r3, r0
 800e170:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800e174:	e015      	b.n	800e1a2 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800e176:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e17a:	3328      	adds	r3, #40	@ 0x28
 800e17c:	2102      	movs	r1, #2
 800e17e:	4618      	mov	r0, r3
 800e180:	f001 fd06 	bl	800fb90 <RCCEx_PLL3_Config>
 800e184:	4603      	mov	r3, r0
 800e186:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800e18a:	e00a      	b.n	800e1a2 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e18c:	2301      	movs	r3, #1
 800e18e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e192:	e006      	b.n	800e1a2 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800e194:	bf00      	nop
 800e196:	e004      	b.n	800e1a2 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800e198:	bf00      	nop
 800e19a:	e002      	b.n	800e1a2 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800e19c:	bf00      	nop
 800e19e:	e000      	b.n	800e1a2 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800e1a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e1a2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e1a6:	2b00      	cmp	r3, #0
 800e1a8:	d10e      	bne.n	800e1c8 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800e1aa:	4b06      	ldr	r3, [pc, #24]	@ (800e1c4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800e1ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e1ae:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800e1b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e1b6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800e1ba:	4a02      	ldr	r2, [pc, #8]	@ (800e1c4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800e1bc:	430b      	orrs	r3, r1
 800e1be:	6593      	str	r3, [r2, #88]	@ 0x58
 800e1c0:	e006      	b.n	800e1d0 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 800e1c2:	bf00      	nop
 800e1c4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e1c8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e1cc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800e1d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e1d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1d8:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800e1dc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e1e0:	2300      	movs	r3, #0
 800e1e2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800e1e6:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800e1ea:	460b      	mov	r3, r1
 800e1ec:	4313      	orrs	r3, r2
 800e1ee:	d055      	beq.n	800e29c <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800e1f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e1f4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800e1f8:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800e1fc:	d033      	beq.n	800e266 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 800e1fe:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800e202:	d82c      	bhi.n	800e25e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800e204:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e208:	d02f      	beq.n	800e26a <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800e20a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e20e:	d826      	bhi.n	800e25e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800e210:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800e214:	d02b      	beq.n	800e26e <HAL_RCCEx_PeriphCLKConfig+0xd46>
 800e216:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800e21a:	d820      	bhi.n	800e25e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800e21c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800e220:	d012      	beq.n	800e248 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 800e222:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800e226:	d81a      	bhi.n	800e25e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800e228:	2b00      	cmp	r3, #0
 800e22a:	d022      	beq.n	800e272 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 800e22c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e230:	d115      	bne.n	800e25e <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e232:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e236:	3308      	adds	r3, #8
 800e238:	2100      	movs	r1, #0
 800e23a:	4618      	mov	r0, r3
 800e23c:	f001 fbf6 	bl	800fa2c <RCCEx_PLL2_Config>
 800e240:	4603      	mov	r3, r0
 800e242:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800e246:	e015      	b.n	800e274 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800e248:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e24c:	3328      	adds	r3, #40	@ 0x28
 800e24e:	2102      	movs	r1, #2
 800e250:	4618      	mov	r0, r3
 800e252:	f001 fc9d 	bl	800fb90 <RCCEx_PLL3_Config>
 800e256:	4603      	mov	r3, r0
 800e258:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800e25c:	e00a      	b.n	800e274 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e25e:	2301      	movs	r3, #1
 800e260:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e264:	e006      	b.n	800e274 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800e266:	bf00      	nop
 800e268:	e004      	b.n	800e274 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800e26a:	bf00      	nop
 800e26c:	e002      	b.n	800e274 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800e26e:	bf00      	nop
 800e270:	e000      	b.n	800e274 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800e272:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e274:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e278:	2b00      	cmp	r3, #0
 800e27a:	d10b      	bne.n	800e294 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800e27c:	4ba0      	ldr	r3, [pc, #640]	@ (800e500 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800e27e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e280:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800e284:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e288:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800e28c:	4a9c      	ldr	r2, [pc, #624]	@ (800e500 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800e28e:	430b      	orrs	r3, r1
 800e290:	6593      	str	r3, [r2, #88]	@ 0x58
 800e292:	e003      	b.n	800e29c <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e294:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e298:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 800e29c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e2a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2a4:	f002 0308 	and.w	r3, r2, #8
 800e2a8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800e2ac:	2300      	movs	r3, #0
 800e2ae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800e2b2:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800e2b6:	460b      	mov	r3, r1
 800e2b8:	4313      	orrs	r3, r2
 800e2ba:	d01e      	beq.n	800e2fa <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 800e2bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e2c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e2c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e2c8:	d10c      	bne.n	800e2e4 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800e2ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e2ce:	3328      	adds	r3, #40	@ 0x28
 800e2d0:	2102      	movs	r1, #2
 800e2d2:	4618      	mov	r0, r3
 800e2d4:	f001 fc5c 	bl	800fb90 <RCCEx_PLL3_Config>
 800e2d8:	4603      	mov	r3, r0
 800e2da:	2b00      	cmp	r3, #0
 800e2dc:	d002      	beq.n	800e2e4 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 800e2de:	2301      	movs	r3, #1
 800e2e0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 800e2e4:	4b86      	ldr	r3, [pc, #536]	@ (800e500 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800e2e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e2e8:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800e2ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e2f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e2f4:	4a82      	ldr	r2, [pc, #520]	@ (800e500 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800e2f6:	430b      	orrs	r3, r1
 800e2f8:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800e2fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e2fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e302:	f002 0310 	and.w	r3, r2, #16
 800e306:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800e30a:	2300      	movs	r3, #0
 800e30c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800e310:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800e314:	460b      	mov	r3, r1
 800e316:	4313      	orrs	r3, r2
 800e318:	d01e      	beq.n	800e358 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800e31a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e31e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800e322:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e326:	d10c      	bne.n	800e342 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800e328:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e32c:	3328      	adds	r3, #40	@ 0x28
 800e32e:	2102      	movs	r1, #2
 800e330:	4618      	mov	r0, r3
 800e332:	f001 fc2d 	bl	800fb90 <RCCEx_PLL3_Config>
 800e336:	4603      	mov	r3, r0
 800e338:	2b00      	cmp	r3, #0
 800e33a:	d002      	beq.n	800e342 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 800e33c:	2301      	movs	r3, #1
 800e33e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800e342:	4b6f      	ldr	r3, [pc, #444]	@ (800e500 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800e344:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e346:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800e34a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e34e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800e352:	4a6b      	ldr	r2, [pc, #428]	@ (800e500 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800e354:	430b      	orrs	r3, r1
 800e356:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800e358:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e35c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e360:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800e364:	67bb      	str	r3, [r7, #120]	@ 0x78
 800e366:	2300      	movs	r3, #0
 800e368:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800e36a:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800e36e:	460b      	mov	r3, r1
 800e370:	4313      	orrs	r3, r2
 800e372:	d03e      	beq.n	800e3f2 <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800e374:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e378:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800e37c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e380:	d022      	beq.n	800e3c8 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 800e382:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e386:	d81b      	bhi.n	800e3c0 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 800e388:	2b00      	cmp	r3, #0
 800e38a:	d003      	beq.n	800e394 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 800e38c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e390:	d00b      	beq.n	800e3aa <HAL_RCCEx_PeriphCLKConfig+0xe82>
 800e392:	e015      	b.n	800e3c0 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e394:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e398:	3308      	adds	r3, #8
 800e39a:	2100      	movs	r1, #0
 800e39c:	4618      	mov	r0, r3
 800e39e:	f001 fb45 	bl	800fa2c <RCCEx_PLL2_Config>
 800e3a2:	4603      	mov	r3, r0
 800e3a4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800e3a8:	e00f      	b.n	800e3ca <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800e3aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e3ae:	3328      	adds	r3, #40	@ 0x28
 800e3b0:	2102      	movs	r1, #2
 800e3b2:	4618      	mov	r0, r3
 800e3b4:	f001 fbec 	bl	800fb90 <RCCEx_PLL3_Config>
 800e3b8:	4603      	mov	r3, r0
 800e3ba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800e3be:	e004      	b.n	800e3ca <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e3c0:	2301      	movs	r3, #1
 800e3c2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e3c6:	e000      	b.n	800e3ca <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 800e3c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e3ca:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e3ce:	2b00      	cmp	r3, #0
 800e3d0:	d10b      	bne.n	800e3ea <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800e3d2:	4b4b      	ldr	r3, [pc, #300]	@ (800e500 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800e3d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e3d6:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800e3da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e3de:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800e3e2:	4a47      	ldr	r2, [pc, #284]	@ (800e500 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800e3e4:	430b      	orrs	r3, r1
 800e3e6:	6593      	str	r3, [r2, #88]	@ 0x58
 800e3e8:	e003      	b.n	800e3f2 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e3ea:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e3ee:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800e3f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e3f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3fa:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800e3fe:	673b      	str	r3, [r7, #112]	@ 0x70
 800e400:	2300      	movs	r3, #0
 800e402:	677b      	str	r3, [r7, #116]	@ 0x74
 800e404:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800e408:	460b      	mov	r3, r1
 800e40a:	4313      	orrs	r3, r2
 800e40c:	d03b      	beq.n	800e486 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800e40e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e412:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e416:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800e41a:	d01f      	beq.n	800e45c <HAL_RCCEx_PeriphCLKConfig+0xf34>
 800e41c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800e420:	d818      	bhi.n	800e454 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 800e422:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e426:	d003      	beq.n	800e430 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 800e428:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e42c:	d007      	beq.n	800e43e <HAL_RCCEx_PeriphCLKConfig+0xf16>
 800e42e:	e011      	b.n	800e454 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e430:	4b33      	ldr	r3, [pc, #204]	@ (800e500 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800e432:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e434:	4a32      	ldr	r2, [pc, #200]	@ (800e500 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800e436:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e43a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800e43c:	e00f      	b.n	800e45e <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800e43e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e442:	3328      	adds	r3, #40	@ 0x28
 800e444:	2101      	movs	r1, #1
 800e446:	4618      	mov	r0, r3
 800e448:	f001 fba2 	bl	800fb90 <RCCEx_PLL3_Config>
 800e44c:	4603      	mov	r3, r0
 800e44e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 800e452:	e004      	b.n	800e45e <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e454:	2301      	movs	r3, #1
 800e456:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e45a:	e000      	b.n	800e45e <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 800e45c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e45e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e462:	2b00      	cmp	r3, #0
 800e464:	d10b      	bne.n	800e47e <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800e466:	4b26      	ldr	r3, [pc, #152]	@ (800e500 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800e468:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e46a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800e46e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e472:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e476:	4a22      	ldr	r2, [pc, #136]	@ (800e500 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800e478:	430b      	orrs	r3, r1
 800e47a:	6553      	str	r3, [r2, #84]	@ 0x54
 800e47c:	e003      	b.n	800e486 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e47e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e482:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800e486:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e48a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e48e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800e492:	66bb      	str	r3, [r7, #104]	@ 0x68
 800e494:	2300      	movs	r3, #0
 800e496:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800e498:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800e49c:	460b      	mov	r3, r1
 800e49e:	4313      	orrs	r3, r2
 800e4a0:	d034      	beq.n	800e50c <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800e4a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e4a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e4a8:	2b00      	cmp	r3, #0
 800e4aa:	d003      	beq.n	800e4b4 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 800e4ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e4b0:	d007      	beq.n	800e4c2 <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 800e4b2:	e011      	b.n	800e4d8 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e4b4:	4b12      	ldr	r3, [pc, #72]	@ (800e500 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800e4b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e4b8:	4a11      	ldr	r2, [pc, #68]	@ (800e500 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800e4ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e4be:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800e4c0:	e00e      	b.n	800e4e0 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800e4c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e4c6:	3308      	adds	r3, #8
 800e4c8:	2102      	movs	r1, #2
 800e4ca:	4618      	mov	r0, r3
 800e4cc:	f001 faae 	bl	800fa2c <RCCEx_PLL2_Config>
 800e4d0:	4603      	mov	r3, r0
 800e4d2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800e4d6:	e003      	b.n	800e4e0 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 800e4d8:	2301      	movs	r3, #1
 800e4da:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e4de:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e4e0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e4e4:	2b00      	cmp	r3, #0
 800e4e6:	d10d      	bne.n	800e504 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800e4e8:	4b05      	ldr	r3, [pc, #20]	@ (800e500 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800e4ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e4ec:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800e4f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e4f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e4f6:	4a02      	ldr	r2, [pc, #8]	@ (800e500 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800e4f8:	430b      	orrs	r3, r1
 800e4fa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800e4fc:	e006      	b.n	800e50c <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 800e4fe:	bf00      	nop
 800e500:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e504:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e508:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800e50c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e510:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e514:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800e518:	663b      	str	r3, [r7, #96]	@ 0x60
 800e51a:	2300      	movs	r3, #0
 800e51c:	667b      	str	r3, [r7, #100]	@ 0x64
 800e51e:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800e522:	460b      	mov	r3, r1
 800e524:	4313      	orrs	r3, r2
 800e526:	d00c      	beq.n	800e542 <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800e528:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e52c:	3328      	adds	r3, #40	@ 0x28
 800e52e:	2102      	movs	r1, #2
 800e530:	4618      	mov	r0, r3
 800e532:	f001 fb2d 	bl	800fb90 <RCCEx_PLL3_Config>
 800e536:	4603      	mov	r3, r0
 800e538:	2b00      	cmp	r3, #0
 800e53a:	d002      	beq.n	800e542 <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 800e53c:	2301      	movs	r3, #1
 800e53e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800e542:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e546:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e54a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800e54e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e550:	2300      	movs	r3, #0
 800e552:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e554:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800e558:	460b      	mov	r3, r1
 800e55a:	4313      	orrs	r3, r2
 800e55c:	d036      	beq.n	800e5cc <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 800e55e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e562:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e564:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800e568:	d018      	beq.n	800e59c <HAL_RCCEx_PeriphCLKConfig+0x1074>
 800e56a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800e56e:	d811      	bhi.n	800e594 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800e570:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e574:	d014      	beq.n	800e5a0 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 800e576:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e57a:	d80b      	bhi.n	800e594 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800e57c:	2b00      	cmp	r3, #0
 800e57e:	d011      	beq.n	800e5a4 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 800e580:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e584:	d106      	bne.n	800e594 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e586:	4bb7      	ldr	r3, [pc, #732]	@ (800e864 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800e588:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e58a:	4ab6      	ldr	r2, [pc, #728]	@ (800e864 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800e58c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e590:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800e592:	e008      	b.n	800e5a6 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e594:	2301      	movs	r3, #1
 800e596:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e59a:	e004      	b.n	800e5a6 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800e59c:	bf00      	nop
 800e59e:	e002      	b.n	800e5a6 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800e5a0:	bf00      	nop
 800e5a2:	e000      	b.n	800e5a6 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800e5a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e5a6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e5aa:	2b00      	cmp	r3, #0
 800e5ac:	d10a      	bne.n	800e5c4 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800e5ae:	4bad      	ldr	r3, [pc, #692]	@ (800e864 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800e5b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e5b2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800e5b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e5ba:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e5bc:	4aa9      	ldr	r2, [pc, #676]	@ (800e864 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800e5be:	430b      	orrs	r3, r1
 800e5c0:	6553      	str	r3, [r2, #84]	@ 0x54
 800e5c2:	e003      	b.n	800e5cc <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e5c4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e5c8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800e5cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e5d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5d4:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800e5d8:	653b      	str	r3, [r7, #80]	@ 0x50
 800e5da:	2300      	movs	r3, #0
 800e5dc:	657b      	str	r3, [r7, #84]	@ 0x54
 800e5de:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800e5e2:	460b      	mov	r3, r1
 800e5e4:	4313      	orrs	r3, r2
 800e5e6:	d009      	beq.n	800e5fc <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800e5e8:	4b9e      	ldr	r3, [pc, #632]	@ (800e864 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800e5ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e5ec:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800e5f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e5f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e5f6:	4a9b      	ldr	r2, [pc, #620]	@ (800e864 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800e5f8:	430b      	orrs	r3, r1
 800e5fa:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800e5fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e600:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e604:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800e608:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e60a:	2300      	movs	r3, #0
 800e60c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e60e:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800e612:	460b      	mov	r3, r1
 800e614:	4313      	orrs	r3, r2
 800e616:	d009      	beq.n	800e62c <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800e618:	4b92      	ldr	r3, [pc, #584]	@ (800e864 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800e61a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e61c:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800e620:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e624:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800e626:	4a8f      	ldr	r2, [pc, #572]	@ (800e864 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800e628:	430b      	orrs	r3, r1
 800e62a:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800e62c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e630:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e634:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800e638:	643b      	str	r3, [r7, #64]	@ 0x40
 800e63a:	2300      	movs	r3, #0
 800e63c:	647b      	str	r3, [r7, #68]	@ 0x44
 800e63e:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800e642:	460b      	mov	r3, r1
 800e644:	4313      	orrs	r3, r2
 800e646:	d00e      	beq.n	800e666 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800e648:	4b86      	ldr	r3, [pc, #536]	@ (800e864 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800e64a:	691b      	ldr	r3, [r3, #16]
 800e64c:	4a85      	ldr	r2, [pc, #532]	@ (800e864 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800e64e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800e652:	6113      	str	r3, [r2, #16]
 800e654:	4b83      	ldr	r3, [pc, #524]	@ (800e864 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800e656:	6919      	ldr	r1, [r3, #16]
 800e658:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e65c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800e660:	4a80      	ldr	r2, [pc, #512]	@ (800e864 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800e662:	430b      	orrs	r3, r1
 800e664:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800e666:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e66a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e66e:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800e672:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e674:	2300      	movs	r3, #0
 800e676:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e678:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800e67c:	460b      	mov	r3, r1
 800e67e:	4313      	orrs	r3, r2
 800e680:	d009      	beq.n	800e696 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800e682:	4b78      	ldr	r3, [pc, #480]	@ (800e864 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800e684:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e686:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800e68a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e68e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e690:	4a74      	ldr	r2, [pc, #464]	@ (800e864 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800e692:	430b      	orrs	r3, r1
 800e694:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800e696:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e69a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e69e:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800e6a2:	633b      	str	r3, [r7, #48]	@ 0x30
 800e6a4:	2300      	movs	r3, #0
 800e6a6:	637b      	str	r3, [r7, #52]	@ 0x34
 800e6a8:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800e6ac:	460b      	mov	r3, r1
 800e6ae:	4313      	orrs	r3, r2
 800e6b0:	d00a      	beq.n	800e6c8 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800e6b2:	4b6c      	ldr	r3, [pc, #432]	@ (800e864 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800e6b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e6b6:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800e6ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e6be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e6c2:	4a68      	ldr	r2, [pc, #416]	@ (800e864 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800e6c4:	430b      	orrs	r3, r1
 800e6c6:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800e6c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e6cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6d0:	2100      	movs	r1, #0
 800e6d2:	62b9      	str	r1, [r7, #40]	@ 0x28
 800e6d4:	f003 0301 	and.w	r3, r3, #1
 800e6d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e6da:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800e6de:	460b      	mov	r3, r1
 800e6e0:	4313      	orrs	r3, r2
 800e6e2:	d011      	beq.n	800e708 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e6e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e6e8:	3308      	adds	r3, #8
 800e6ea:	2100      	movs	r1, #0
 800e6ec:	4618      	mov	r0, r3
 800e6ee:	f001 f99d 	bl	800fa2c <RCCEx_PLL2_Config>
 800e6f2:	4603      	mov	r3, r0
 800e6f4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800e6f8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e6fc:	2b00      	cmp	r3, #0
 800e6fe:	d003      	beq.n	800e708 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e700:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e704:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800e708:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e70c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e710:	2100      	movs	r1, #0
 800e712:	6239      	str	r1, [r7, #32]
 800e714:	f003 0302 	and.w	r3, r3, #2
 800e718:	627b      	str	r3, [r7, #36]	@ 0x24
 800e71a:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800e71e:	460b      	mov	r3, r1
 800e720:	4313      	orrs	r3, r2
 800e722:	d011      	beq.n	800e748 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800e724:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e728:	3308      	adds	r3, #8
 800e72a:	2101      	movs	r1, #1
 800e72c:	4618      	mov	r0, r3
 800e72e:	f001 f97d 	bl	800fa2c <RCCEx_PLL2_Config>
 800e732:	4603      	mov	r3, r0
 800e734:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800e738:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e73c:	2b00      	cmp	r3, #0
 800e73e:	d003      	beq.n	800e748 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e740:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e744:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800e748:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e74c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e750:	2100      	movs	r1, #0
 800e752:	61b9      	str	r1, [r7, #24]
 800e754:	f003 0304 	and.w	r3, r3, #4
 800e758:	61fb      	str	r3, [r7, #28]
 800e75a:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800e75e:	460b      	mov	r3, r1
 800e760:	4313      	orrs	r3, r2
 800e762:	d011      	beq.n	800e788 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800e764:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e768:	3308      	adds	r3, #8
 800e76a:	2102      	movs	r1, #2
 800e76c:	4618      	mov	r0, r3
 800e76e:	f001 f95d 	bl	800fa2c <RCCEx_PLL2_Config>
 800e772:	4603      	mov	r3, r0
 800e774:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800e778:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e77c:	2b00      	cmp	r3, #0
 800e77e:	d003      	beq.n	800e788 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e780:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e784:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800e788:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e78c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e790:	2100      	movs	r1, #0
 800e792:	6139      	str	r1, [r7, #16]
 800e794:	f003 0308 	and.w	r3, r3, #8
 800e798:	617b      	str	r3, [r7, #20]
 800e79a:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800e79e:	460b      	mov	r3, r1
 800e7a0:	4313      	orrs	r3, r2
 800e7a2:	d011      	beq.n	800e7c8 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800e7a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e7a8:	3328      	adds	r3, #40	@ 0x28
 800e7aa:	2100      	movs	r1, #0
 800e7ac:	4618      	mov	r0, r3
 800e7ae:	f001 f9ef 	bl	800fb90 <RCCEx_PLL3_Config>
 800e7b2:	4603      	mov	r3, r0
 800e7b4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 800e7b8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e7bc:	2b00      	cmp	r3, #0
 800e7be:	d003      	beq.n	800e7c8 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e7c0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e7c4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800e7c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e7cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7d0:	2100      	movs	r1, #0
 800e7d2:	60b9      	str	r1, [r7, #8]
 800e7d4:	f003 0310 	and.w	r3, r3, #16
 800e7d8:	60fb      	str	r3, [r7, #12]
 800e7da:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800e7de:	460b      	mov	r3, r1
 800e7e0:	4313      	orrs	r3, r2
 800e7e2:	d011      	beq.n	800e808 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800e7e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e7e8:	3328      	adds	r3, #40	@ 0x28
 800e7ea:	2101      	movs	r1, #1
 800e7ec:	4618      	mov	r0, r3
 800e7ee:	f001 f9cf 	bl	800fb90 <RCCEx_PLL3_Config>
 800e7f2:	4603      	mov	r3, r0
 800e7f4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800e7f8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e7fc:	2b00      	cmp	r3, #0
 800e7fe:	d003      	beq.n	800e808 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e800:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e804:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800e808:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e80c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e810:	2100      	movs	r1, #0
 800e812:	6039      	str	r1, [r7, #0]
 800e814:	f003 0320 	and.w	r3, r3, #32
 800e818:	607b      	str	r3, [r7, #4]
 800e81a:	e9d7 1200 	ldrd	r1, r2, [r7]
 800e81e:	460b      	mov	r3, r1
 800e820:	4313      	orrs	r3, r2
 800e822:	d011      	beq.n	800e848 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800e824:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e828:	3328      	adds	r3, #40	@ 0x28
 800e82a:	2102      	movs	r1, #2
 800e82c:	4618      	mov	r0, r3
 800e82e:	f001 f9af 	bl	800fb90 <RCCEx_PLL3_Config>
 800e832:	4603      	mov	r3, r0
 800e834:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800e838:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e83c:	2b00      	cmp	r3, #0
 800e83e:	d003      	beq.n	800e848 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e840:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e844:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 800e848:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 800e84c:	2b00      	cmp	r3, #0
 800e84e:	d101      	bne.n	800e854 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 800e850:	2300      	movs	r3, #0
 800e852:	e000      	b.n	800e856 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 800e854:	2301      	movs	r3, #1
}
 800e856:	4618      	mov	r0, r3
 800e858:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 800e85c:	46bd      	mov	sp, r7
 800e85e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800e862:	bf00      	nop
 800e864:	58024400 	.word	0x58024400

0800e868 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800e868:	b580      	push	{r7, lr}
 800e86a:	b090      	sub	sp, #64	@ 0x40
 800e86c:	af00      	add	r7, sp, #0
 800e86e:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800e872:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e876:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800e87a:	430b      	orrs	r3, r1
 800e87c:	f040 8094 	bne.w	800e9a8 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800e880:	4b9b      	ldr	r3, [pc, #620]	@ (800eaf0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800e882:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e884:	f003 0307 	and.w	r3, r3, #7
 800e888:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800e88a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e88c:	2b04      	cmp	r3, #4
 800e88e:	f200 8087 	bhi.w	800e9a0 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800e892:	a201      	add	r2, pc, #4	@ (adr r2, 800e898 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800e894:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e898:	0800e8ad 	.word	0x0800e8ad
 800e89c:	0800e8d5 	.word	0x0800e8d5
 800e8a0:	0800e8fd 	.word	0x0800e8fd
 800e8a4:	0800e999 	.word	0x0800e999
 800e8a8:	0800e925 	.word	0x0800e925
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800e8ac:	4b90      	ldr	r3, [pc, #576]	@ (800eaf0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800e8ae:	681b      	ldr	r3, [r3, #0]
 800e8b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e8b4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e8b8:	d108      	bne.n	800e8cc <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800e8ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800e8be:	4618      	mov	r0, r3
 800e8c0:	f000 ff62 	bl	800f788 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800e8c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e8c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e8c8:	f000 bc93 	b.w	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800e8cc:	2300      	movs	r3, #0
 800e8ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e8d0:	f000 bc8f 	b.w	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800e8d4:	4b86      	ldr	r3, [pc, #536]	@ (800eaf0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800e8d6:	681b      	ldr	r3, [r3, #0]
 800e8d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e8dc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e8e0:	d108      	bne.n	800e8f4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e8e2:	f107 0318 	add.w	r3, r7, #24
 800e8e6:	4618      	mov	r0, r3
 800e8e8:	f000 fca6 	bl	800f238 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800e8ec:	69bb      	ldr	r3, [r7, #24]
 800e8ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e8f0:	f000 bc7f 	b.w	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800e8f4:	2300      	movs	r3, #0
 800e8f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e8f8:	f000 bc7b 	b.w	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800e8fc:	4b7c      	ldr	r3, [pc, #496]	@ (800eaf0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800e8fe:	681b      	ldr	r3, [r3, #0]
 800e900:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e904:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e908:	d108      	bne.n	800e91c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e90a:	f107 030c 	add.w	r3, r7, #12
 800e90e:	4618      	mov	r0, r3
 800e910:	f000 fde6 	bl	800f4e0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800e914:	68fb      	ldr	r3, [r7, #12]
 800e916:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e918:	f000 bc6b 	b.w	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800e91c:	2300      	movs	r3, #0
 800e91e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e920:	f000 bc67 	b.w	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800e924:	4b72      	ldr	r3, [pc, #456]	@ (800eaf0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800e926:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e928:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800e92c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800e92e:	4b70      	ldr	r3, [pc, #448]	@ (800eaf0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800e930:	681b      	ldr	r3, [r3, #0]
 800e932:	f003 0304 	and.w	r3, r3, #4
 800e936:	2b04      	cmp	r3, #4
 800e938:	d10c      	bne.n	800e954 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800e93a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e93c:	2b00      	cmp	r3, #0
 800e93e:	d109      	bne.n	800e954 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e940:	4b6b      	ldr	r3, [pc, #428]	@ (800eaf0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800e942:	681b      	ldr	r3, [r3, #0]
 800e944:	08db      	lsrs	r3, r3, #3
 800e946:	f003 0303 	and.w	r3, r3, #3
 800e94a:	4a6a      	ldr	r2, [pc, #424]	@ (800eaf4 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800e94c:	fa22 f303 	lsr.w	r3, r2, r3
 800e950:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e952:	e01f      	b.n	800e994 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800e954:	4b66      	ldr	r3, [pc, #408]	@ (800eaf0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800e956:	681b      	ldr	r3, [r3, #0]
 800e958:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e95c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e960:	d106      	bne.n	800e970 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800e962:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e964:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e968:	d102      	bne.n	800e970 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800e96a:	4b63      	ldr	r3, [pc, #396]	@ (800eaf8 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800e96c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e96e:	e011      	b.n	800e994 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800e970:	4b5f      	ldr	r3, [pc, #380]	@ (800eaf0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800e972:	681b      	ldr	r3, [r3, #0]
 800e974:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e978:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e97c:	d106      	bne.n	800e98c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800e97e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e980:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e984:	d102      	bne.n	800e98c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800e986:	4b5d      	ldr	r3, [pc, #372]	@ (800eafc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800e988:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e98a:	e003      	b.n	800e994 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800e98c:	2300      	movs	r3, #0
 800e98e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800e990:	f000 bc2f 	b.w	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800e994:	f000 bc2d 	b.w	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800e998:	4b59      	ldr	r3, [pc, #356]	@ (800eb00 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800e99a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e99c:	f000 bc29 	b.w	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800e9a0:	2300      	movs	r3, #0
 800e9a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e9a4:	f000 bc25 	b.w	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800e9a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e9ac:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800e9b0:	430b      	orrs	r3, r1
 800e9b2:	f040 80a7 	bne.w	800eb04 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800e9b6:	4b4e      	ldr	r3, [pc, #312]	@ (800eaf0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800e9b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e9ba:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800e9be:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800e9c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e9c2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800e9c6:	d054      	beq.n	800ea72 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 800e9c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e9ca:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800e9ce:	f200 808b 	bhi.w	800eae8 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800e9d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e9d4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800e9d8:	f000 8083 	beq.w	800eae2 <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 800e9dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e9de:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800e9e2:	f200 8081 	bhi.w	800eae8 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800e9e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e9e8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e9ec:	d02f      	beq.n	800ea4e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800e9ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e9f0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e9f4:	d878      	bhi.n	800eae8 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800e9f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e9f8:	2b00      	cmp	r3, #0
 800e9fa:	d004      	beq.n	800ea06 <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 800e9fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e9fe:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ea02:	d012      	beq.n	800ea2a <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 800ea04:	e070      	b.n	800eae8 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ea06:	4b3a      	ldr	r3, [pc, #232]	@ (800eaf0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ea08:	681b      	ldr	r3, [r3, #0]
 800ea0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ea0e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ea12:	d107      	bne.n	800ea24 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ea14:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ea18:	4618      	mov	r0, r3
 800ea1a:	f000 feb5 	bl	800f788 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ea1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ea22:	e3e6      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ea24:	2300      	movs	r3, #0
 800ea26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ea28:	e3e3      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ea2a:	4b31      	ldr	r3, [pc, #196]	@ (800eaf0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ea2c:	681b      	ldr	r3, [r3, #0]
 800ea2e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ea32:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ea36:	d107      	bne.n	800ea48 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ea38:	f107 0318 	add.w	r3, r7, #24
 800ea3c:	4618      	mov	r0, r3
 800ea3e:	f000 fbfb 	bl	800f238 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800ea42:	69bb      	ldr	r3, [r7, #24]
 800ea44:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ea46:	e3d4      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ea48:	2300      	movs	r3, #0
 800ea4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ea4c:	e3d1      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ea4e:	4b28      	ldr	r3, [pc, #160]	@ (800eaf0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ea50:	681b      	ldr	r3, [r3, #0]
 800ea52:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ea56:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ea5a:	d107      	bne.n	800ea6c <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ea5c:	f107 030c 	add.w	r3, r7, #12
 800ea60:	4618      	mov	r0, r3
 800ea62:	f000 fd3d 	bl	800f4e0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800ea66:	68fb      	ldr	r3, [r7, #12]
 800ea68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ea6a:	e3c2      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ea6c:	2300      	movs	r3, #0
 800ea6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ea70:	e3bf      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ea72:	4b1f      	ldr	r3, [pc, #124]	@ (800eaf0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ea74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ea76:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800ea7a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ea7c:	4b1c      	ldr	r3, [pc, #112]	@ (800eaf0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ea7e:	681b      	ldr	r3, [r3, #0]
 800ea80:	f003 0304 	and.w	r3, r3, #4
 800ea84:	2b04      	cmp	r3, #4
 800ea86:	d10c      	bne.n	800eaa2 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 800ea88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ea8a:	2b00      	cmp	r3, #0
 800ea8c:	d109      	bne.n	800eaa2 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ea8e:	4b18      	ldr	r3, [pc, #96]	@ (800eaf0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ea90:	681b      	ldr	r3, [r3, #0]
 800ea92:	08db      	lsrs	r3, r3, #3
 800ea94:	f003 0303 	and.w	r3, r3, #3
 800ea98:	4a16      	ldr	r2, [pc, #88]	@ (800eaf4 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800ea9a:	fa22 f303 	lsr.w	r3, r2, r3
 800ea9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800eaa0:	e01e      	b.n	800eae0 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800eaa2:	4b13      	ldr	r3, [pc, #76]	@ (800eaf0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800eaa4:	681b      	ldr	r3, [r3, #0]
 800eaa6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800eaaa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800eaae:	d106      	bne.n	800eabe <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 800eab0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eab2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800eab6:	d102      	bne.n	800eabe <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800eab8:	4b0f      	ldr	r3, [pc, #60]	@ (800eaf8 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800eaba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800eabc:	e010      	b.n	800eae0 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800eabe:	4b0c      	ldr	r3, [pc, #48]	@ (800eaf0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800eac0:	681b      	ldr	r3, [r3, #0]
 800eac2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800eac6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800eaca:	d106      	bne.n	800eada <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 800eacc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eace:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ead2:	d102      	bne.n	800eada <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800ead4:	4b09      	ldr	r3, [pc, #36]	@ (800eafc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ead6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ead8:	e002      	b.n	800eae0 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800eada:	2300      	movs	r3, #0
 800eadc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800eade:	e388      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800eae0:	e387      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800eae2:	4b07      	ldr	r3, [pc, #28]	@ (800eb00 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800eae4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800eae6:	e384      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800eae8:	2300      	movs	r3, #0
 800eaea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800eaec:	e381      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800eaee:	bf00      	nop
 800eaf0:	58024400 	.word	0x58024400
 800eaf4:	03d09000 	.word	0x03d09000
 800eaf8:	003d0900 	.word	0x003d0900
 800eafc:	017d7840 	.word	0x017d7840
 800eb00:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800eb04:	e9d7 2300 	ldrd	r2, r3, [r7]
 800eb08:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800eb0c:	430b      	orrs	r3, r1
 800eb0e:	f040 809c 	bne.w	800ec4a <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800eb12:	4b9e      	ldr	r3, [pc, #632]	@ (800ed8c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800eb14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800eb16:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800eb1a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800eb1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eb1e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800eb22:	d054      	beq.n	800ebce <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 800eb24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eb26:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800eb2a:	f200 808b 	bhi.w	800ec44 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800eb2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eb30:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800eb34:	f000 8083 	beq.w	800ec3e <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 800eb38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eb3a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800eb3e:	f200 8081 	bhi.w	800ec44 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800eb42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eb44:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800eb48:	d02f      	beq.n	800ebaa <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 800eb4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eb4c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800eb50:	d878      	bhi.n	800ec44 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800eb52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eb54:	2b00      	cmp	r3, #0
 800eb56:	d004      	beq.n	800eb62 <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 800eb58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eb5a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800eb5e:	d012      	beq.n	800eb86 <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 800eb60:	e070      	b.n	800ec44 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800eb62:	4b8a      	ldr	r3, [pc, #552]	@ (800ed8c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800eb64:	681b      	ldr	r3, [r3, #0]
 800eb66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800eb6a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800eb6e:	d107      	bne.n	800eb80 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800eb70:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800eb74:	4618      	mov	r0, r3
 800eb76:	f000 fe07 	bl	800f788 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800eb7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eb7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800eb7e:	e338      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800eb80:	2300      	movs	r3, #0
 800eb82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800eb84:	e335      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800eb86:	4b81      	ldr	r3, [pc, #516]	@ (800ed8c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800eb88:	681b      	ldr	r3, [r3, #0]
 800eb8a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800eb8e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800eb92:	d107      	bne.n	800eba4 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800eb94:	f107 0318 	add.w	r3, r7, #24
 800eb98:	4618      	mov	r0, r3
 800eb9a:	f000 fb4d 	bl	800f238 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800eb9e:	69bb      	ldr	r3, [r7, #24]
 800eba0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800eba2:	e326      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800eba4:	2300      	movs	r3, #0
 800eba6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800eba8:	e323      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ebaa:	4b78      	ldr	r3, [pc, #480]	@ (800ed8c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ebac:	681b      	ldr	r3, [r3, #0]
 800ebae:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ebb2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ebb6:	d107      	bne.n	800ebc8 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ebb8:	f107 030c 	add.w	r3, r7, #12
 800ebbc:	4618      	mov	r0, r3
 800ebbe:	f000 fc8f 	bl	800f4e0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800ebc2:	68fb      	ldr	r3, [r7, #12]
 800ebc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ebc6:	e314      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ebc8:	2300      	movs	r3, #0
 800ebca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ebcc:	e311      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ebce:	4b6f      	ldr	r3, [pc, #444]	@ (800ed8c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ebd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ebd2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800ebd6:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ebd8:	4b6c      	ldr	r3, [pc, #432]	@ (800ed8c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ebda:	681b      	ldr	r3, [r3, #0]
 800ebdc:	f003 0304 	and.w	r3, r3, #4
 800ebe0:	2b04      	cmp	r3, #4
 800ebe2:	d10c      	bne.n	800ebfe <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 800ebe4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ebe6:	2b00      	cmp	r3, #0
 800ebe8:	d109      	bne.n	800ebfe <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ebea:	4b68      	ldr	r3, [pc, #416]	@ (800ed8c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ebec:	681b      	ldr	r3, [r3, #0]
 800ebee:	08db      	lsrs	r3, r3, #3
 800ebf0:	f003 0303 	and.w	r3, r3, #3
 800ebf4:	4a66      	ldr	r2, [pc, #408]	@ (800ed90 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800ebf6:	fa22 f303 	lsr.w	r3, r2, r3
 800ebfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ebfc:	e01e      	b.n	800ec3c <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ebfe:	4b63      	ldr	r3, [pc, #396]	@ (800ed8c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ec00:	681b      	ldr	r3, [r3, #0]
 800ec02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ec06:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ec0a:	d106      	bne.n	800ec1a <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 800ec0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ec0e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ec12:	d102      	bne.n	800ec1a <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800ec14:	4b5f      	ldr	r3, [pc, #380]	@ (800ed94 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800ec16:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ec18:	e010      	b.n	800ec3c <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ec1a:	4b5c      	ldr	r3, [pc, #368]	@ (800ed8c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ec1c:	681b      	ldr	r3, [r3, #0]
 800ec1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ec22:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ec26:	d106      	bne.n	800ec36 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 800ec28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ec2a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ec2e:	d102      	bne.n	800ec36 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800ec30:	4b59      	ldr	r3, [pc, #356]	@ (800ed98 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ec32:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ec34:	e002      	b.n	800ec3c <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800ec36:	2300      	movs	r3, #0
 800ec38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800ec3a:	e2da      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800ec3c:	e2d9      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800ec3e:	4b57      	ldr	r3, [pc, #348]	@ (800ed9c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800ec40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ec42:	e2d6      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800ec44:	2300      	movs	r3, #0
 800ec46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ec48:	e2d3      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800ec4a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ec4e:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800ec52:	430b      	orrs	r3, r1
 800ec54:	f040 80a7 	bne.w	800eda6 <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800ec58:	4b4c      	ldr	r3, [pc, #304]	@ (800ed8c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ec5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ec5c:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800ec60:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800ec62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ec64:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ec68:	d055      	beq.n	800ed16 <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 800ec6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ec6c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ec70:	f200 8096 	bhi.w	800eda0 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800ec74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ec76:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800ec7a:	f000 8084 	beq.w	800ed86 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 800ec7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ec80:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800ec84:	f200 808c 	bhi.w	800eda0 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800ec88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ec8a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ec8e:	d030      	beq.n	800ecf2 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 800ec90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ec92:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ec96:	f200 8083 	bhi.w	800eda0 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800ec9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ec9c:	2b00      	cmp	r3, #0
 800ec9e:	d004      	beq.n	800ecaa <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 800eca0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eca2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800eca6:	d012      	beq.n	800ecce <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 800eca8:	e07a      	b.n	800eda0 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ecaa:	4b38      	ldr	r3, [pc, #224]	@ (800ed8c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ecac:	681b      	ldr	r3, [r3, #0]
 800ecae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ecb2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ecb6:	d107      	bne.n	800ecc8 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ecb8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ecbc:	4618      	mov	r0, r3
 800ecbe:	f000 fd63 	bl	800f788 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ecc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ecc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ecc6:	e294      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ecc8:	2300      	movs	r3, #0
 800ecca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800eccc:	e291      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ecce:	4b2f      	ldr	r3, [pc, #188]	@ (800ed8c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ecd0:	681b      	ldr	r3, [r3, #0]
 800ecd2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ecd6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ecda:	d107      	bne.n	800ecec <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ecdc:	f107 0318 	add.w	r3, r7, #24
 800ece0:	4618      	mov	r0, r3
 800ece2:	f000 faa9 	bl	800f238 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800ece6:	69bb      	ldr	r3, [r7, #24]
 800ece8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ecea:	e282      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ecec:	2300      	movs	r3, #0
 800ecee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ecf0:	e27f      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ecf2:	4b26      	ldr	r3, [pc, #152]	@ (800ed8c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ecf4:	681b      	ldr	r3, [r3, #0]
 800ecf6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ecfa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ecfe:	d107      	bne.n	800ed10 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ed00:	f107 030c 	add.w	r3, r7, #12
 800ed04:	4618      	mov	r0, r3
 800ed06:	f000 fbeb 	bl	800f4e0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800ed0a:	68fb      	ldr	r3, [r7, #12]
 800ed0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ed0e:	e270      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ed10:	2300      	movs	r3, #0
 800ed12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ed14:	e26d      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ed16:	4b1d      	ldr	r3, [pc, #116]	@ (800ed8c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ed18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ed1a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800ed1e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ed20:	4b1a      	ldr	r3, [pc, #104]	@ (800ed8c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ed22:	681b      	ldr	r3, [r3, #0]
 800ed24:	f003 0304 	and.w	r3, r3, #4
 800ed28:	2b04      	cmp	r3, #4
 800ed2a:	d10c      	bne.n	800ed46 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 800ed2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ed2e:	2b00      	cmp	r3, #0
 800ed30:	d109      	bne.n	800ed46 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ed32:	4b16      	ldr	r3, [pc, #88]	@ (800ed8c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ed34:	681b      	ldr	r3, [r3, #0]
 800ed36:	08db      	lsrs	r3, r3, #3
 800ed38:	f003 0303 	and.w	r3, r3, #3
 800ed3c:	4a14      	ldr	r2, [pc, #80]	@ (800ed90 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800ed3e:	fa22 f303 	lsr.w	r3, r2, r3
 800ed42:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ed44:	e01e      	b.n	800ed84 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ed46:	4b11      	ldr	r3, [pc, #68]	@ (800ed8c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ed48:	681b      	ldr	r3, [r3, #0]
 800ed4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ed4e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ed52:	d106      	bne.n	800ed62 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 800ed54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ed56:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ed5a:	d102      	bne.n	800ed62 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800ed5c:	4b0d      	ldr	r3, [pc, #52]	@ (800ed94 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800ed5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ed60:	e010      	b.n	800ed84 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ed62:	4b0a      	ldr	r3, [pc, #40]	@ (800ed8c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ed64:	681b      	ldr	r3, [r3, #0]
 800ed66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ed6a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ed6e:	d106      	bne.n	800ed7e <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 800ed70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ed72:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ed76:	d102      	bne.n	800ed7e <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800ed78:	4b07      	ldr	r3, [pc, #28]	@ (800ed98 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ed7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ed7c:	e002      	b.n	800ed84 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800ed7e:	2300      	movs	r3, #0
 800ed80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800ed82:	e236      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800ed84:	e235      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800ed86:	4b05      	ldr	r3, [pc, #20]	@ (800ed9c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800ed88:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ed8a:	e232      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800ed8c:	58024400 	.word	0x58024400
 800ed90:	03d09000 	.word	0x03d09000
 800ed94:	003d0900 	.word	0x003d0900
 800ed98:	017d7840 	.word	0x017d7840
 800ed9c:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 800eda0:	2300      	movs	r3, #0
 800eda2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800eda4:	e225      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800eda6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800edaa:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800edae:	430b      	orrs	r3, r1
 800edb0:	f040 8085 	bne.w	800eebe <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800edb4:	4b9c      	ldr	r3, [pc, #624]	@ (800f028 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800edb6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800edb8:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800edbc:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800edbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800edc0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800edc4:	d06b      	beq.n	800ee9e <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 800edc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800edc8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800edcc:	d874      	bhi.n	800eeb8 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800edce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800edd0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800edd4:	d056      	beq.n	800ee84 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 800edd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800edd8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800eddc:	d86c      	bhi.n	800eeb8 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800edde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ede0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800ede4:	d03b      	beq.n	800ee5e <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 800ede6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ede8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800edec:	d864      	bhi.n	800eeb8 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800edee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800edf0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800edf4:	d021      	beq.n	800ee3a <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 800edf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800edf8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800edfc:	d85c      	bhi.n	800eeb8 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800edfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ee00:	2b00      	cmp	r3, #0
 800ee02:	d004      	beq.n	800ee0e <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 800ee04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ee06:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ee0a:	d004      	beq.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 800ee0c:	e054      	b.n	800eeb8 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800ee0e:	f7fe fb5f 	bl	800d4d0 <HAL_RCC_GetPCLK1Freq>
 800ee12:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ee14:	e1ed      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ee16:	4b84      	ldr	r3, [pc, #528]	@ (800f028 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800ee18:	681b      	ldr	r3, [r3, #0]
 800ee1a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ee1e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ee22:	d107      	bne.n	800ee34 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ee24:	f107 0318 	add.w	r3, r7, #24
 800ee28:	4618      	mov	r0, r3
 800ee2a:	f000 fa05 	bl	800f238 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800ee2e:	69fb      	ldr	r3, [r7, #28]
 800ee30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ee32:	e1de      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ee34:	2300      	movs	r3, #0
 800ee36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ee38:	e1db      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ee3a:	4b7b      	ldr	r3, [pc, #492]	@ (800f028 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800ee3c:	681b      	ldr	r3, [r3, #0]
 800ee3e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ee42:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ee46:	d107      	bne.n	800ee58 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ee48:	f107 030c 	add.w	r3, r7, #12
 800ee4c:	4618      	mov	r0, r3
 800ee4e:	f000 fb47 	bl	800f4e0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800ee52:	693b      	ldr	r3, [r7, #16]
 800ee54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ee56:	e1cc      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ee58:	2300      	movs	r3, #0
 800ee5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ee5c:	e1c9      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800ee5e:	4b72      	ldr	r3, [pc, #456]	@ (800f028 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800ee60:	681b      	ldr	r3, [r3, #0]
 800ee62:	f003 0304 	and.w	r3, r3, #4
 800ee66:	2b04      	cmp	r3, #4
 800ee68:	d109      	bne.n	800ee7e <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ee6a:	4b6f      	ldr	r3, [pc, #444]	@ (800f028 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800ee6c:	681b      	ldr	r3, [r3, #0]
 800ee6e:	08db      	lsrs	r3, r3, #3
 800ee70:	f003 0303 	and.w	r3, r3, #3
 800ee74:	4a6d      	ldr	r2, [pc, #436]	@ (800f02c <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800ee76:	fa22 f303 	lsr.w	r3, r2, r3
 800ee7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ee7c:	e1b9      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ee7e:	2300      	movs	r3, #0
 800ee80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ee82:	e1b6      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800ee84:	4b68      	ldr	r3, [pc, #416]	@ (800f028 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800ee86:	681b      	ldr	r3, [r3, #0]
 800ee88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ee8c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ee90:	d102      	bne.n	800ee98 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 800ee92:	4b67      	ldr	r3, [pc, #412]	@ (800f030 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800ee94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ee96:	e1ac      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ee98:	2300      	movs	r3, #0
 800ee9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ee9c:	e1a9      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800ee9e:	4b62      	ldr	r3, [pc, #392]	@ (800f028 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800eea0:	681b      	ldr	r3, [r3, #0]
 800eea2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800eea6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800eeaa:	d102      	bne.n	800eeb2 <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 800eeac:	4b61      	ldr	r3, [pc, #388]	@ (800f034 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800eeae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800eeb0:	e19f      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800eeb2:	2300      	movs	r3, #0
 800eeb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800eeb6:	e19c      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800eeb8:	2300      	movs	r3, #0
 800eeba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800eebc:	e199      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800eebe:	e9d7 2300 	ldrd	r2, r3, [r7]
 800eec2:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800eec6:	430b      	orrs	r3, r1
 800eec8:	d173      	bne.n	800efb2 <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800eeca:	4b57      	ldr	r3, [pc, #348]	@ (800f028 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800eecc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800eece:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800eed2:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800eed4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eed6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800eeda:	d02f      	beq.n	800ef3c <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 800eedc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eede:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800eee2:	d863      	bhi.n	800efac <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 800eee4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eee6:	2b00      	cmp	r3, #0
 800eee8:	d004      	beq.n	800eef4 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 800eeea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eeec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800eef0:	d012      	beq.n	800ef18 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 800eef2:	e05b      	b.n	800efac <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800eef4:	4b4c      	ldr	r3, [pc, #304]	@ (800f028 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800eef6:	681b      	ldr	r3, [r3, #0]
 800eef8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800eefc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ef00:	d107      	bne.n	800ef12 <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ef02:	f107 0318 	add.w	r3, r7, #24
 800ef06:	4618      	mov	r0, r3
 800ef08:	f000 f996 	bl	800f238 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800ef0c:	69bb      	ldr	r3, [r7, #24]
 800ef0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ef10:	e16f      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ef12:	2300      	movs	r3, #0
 800ef14:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ef16:	e16c      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ef18:	4b43      	ldr	r3, [pc, #268]	@ (800f028 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800ef1a:	681b      	ldr	r3, [r3, #0]
 800ef1c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ef20:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ef24:	d107      	bne.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ef26:	f107 030c 	add.w	r3, r7, #12
 800ef2a:	4618      	mov	r0, r3
 800ef2c:	f000 fad8 	bl	800f4e0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800ef30:	697b      	ldr	r3, [r7, #20]
 800ef32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ef34:	e15d      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ef36:	2300      	movs	r3, #0
 800ef38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ef3a:	e15a      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ef3c:	4b3a      	ldr	r3, [pc, #232]	@ (800f028 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800ef3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ef40:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800ef44:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ef46:	4b38      	ldr	r3, [pc, #224]	@ (800f028 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800ef48:	681b      	ldr	r3, [r3, #0]
 800ef4a:	f003 0304 	and.w	r3, r3, #4
 800ef4e:	2b04      	cmp	r3, #4
 800ef50:	d10c      	bne.n	800ef6c <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800ef52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ef54:	2b00      	cmp	r3, #0
 800ef56:	d109      	bne.n	800ef6c <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ef58:	4b33      	ldr	r3, [pc, #204]	@ (800f028 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800ef5a:	681b      	ldr	r3, [r3, #0]
 800ef5c:	08db      	lsrs	r3, r3, #3
 800ef5e:	f003 0303 	and.w	r3, r3, #3
 800ef62:	4a32      	ldr	r2, [pc, #200]	@ (800f02c <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800ef64:	fa22 f303 	lsr.w	r3, r2, r3
 800ef68:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ef6a:	e01e      	b.n	800efaa <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ef6c:	4b2e      	ldr	r3, [pc, #184]	@ (800f028 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800ef6e:	681b      	ldr	r3, [r3, #0]
 800ef70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ef74:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ef78:	d106      	bne.n	800ef88 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 800ef7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ef7c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ef80:	d102      	bne.n	800ef88 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800ef82:	4b2b      	ldr	r3, [pc, #172]	@ (800f030 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800ef84:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ef86:	e010      	b.n	800efaa <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ef88:	4b27      	ldr	r3, [pc, #156]	@ (800f028 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800ef8a:	681b      	ldr	r3, [r3, #0]
 800ef8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ef90:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ef94:	d106      	bne.n	800efa4 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 800ef96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ef98:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ef9c:	d102      	bne.n	800efa4 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800ef9e:	4b25      	ldr	r3, [pc, #148]	@ (800f034 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800efa0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800efa2:	e002      	b.n	800efaa <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800efa4:	2300      	movs	r3, #0
 800efa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800efa8:	e123      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800efaa:	e122      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800efac:	2300      	movs	r3, #0
 800efae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800efb0:	e11f      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800efb2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800efb6:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800efba:	430b      	orrs	r3, r1
 800efbc:	d13c      	bne.n	800f038 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800efbe:	4b1a      	ldr	r3, [pc, #104]	@ (800f028 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800efc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800efc2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800efc6:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800efc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800efca:	2b00      	cmp	r3, #0
 800efcc:	d004      	beq.n	800efd8 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 800efce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800efd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800efd4:	d012      	beq.n	800effc <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 800efd6:	e023      	b.n	800f020 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800efd8:	4b13      	ldr	r3, [pc, #76]	@ (800f028 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800efda:	681b      	ldr	r3, [r3, #0]
 800efdc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800efe0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800efe4:	d107      	bne.n	800eff6 <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800efe6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800efea:	4618      	mov	r0, r3
 800efec:	f000 fbcc 	bl	800f788 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800eff0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eff2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800eff4:	e0fd      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800eff6:	2300      	movs	r3, #0
 800eff8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800effa:	e0fa      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800effc:	4b0a      	ldr	r3, [pc, #40]	@ (800f028 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800effe:	681b      	ldr	r3, [r3, #0]
 800f000:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f004:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800f008:	d107      	bne.n	800f01a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f00a:	f107 0318 	add.w	r3, r7, #24
 800f00e:	4618      	mov	r0, r3
 800f010:	f000 f912 	bl	800f238 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800f014:	6a3b      	ldr	r3, [r7, #32]
 800f016:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f018:	e0eb      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f01a:	2300      	movs	r3, #0
 800f01c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f01e:	e0e8      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800f020:	2300      	movs	r3, #0
 800f022:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f024:	e0e5      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800f026:	bf00      	nop
 800f028:	58024400 	.word	0x58024400
 800f02c:	03d09000 	.word	0x03d09000
 800f030:	003d0900 	.word	0x003d0900
 800f034:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800f038:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f03c:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800f040:	430b      	orrs	r3, r1
 800f042:	f040 8085 	bne.w	800f150 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800f046:	4b6d      	ldr	r3, [pc, #436]	@ (800f1fc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800f048:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f04a:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800f04e:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800f050:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f052:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800f056:	d06b      	beq.n	800f130 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 800f058:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f05a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800f05e:	d874      	bhi.n	800f14a <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800f060:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f062:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f066:	d056      	beq.n	800f116 <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 800f068:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f06a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f06e:	d86c      	bhi.n	800f14a <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800f070:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f072:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800f076:	d03b      	beq.n	800f0f0 <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 800f078:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f07a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800f07e:	d864      	bhi.n	800f14a <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800f080:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f082:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f086:	d021      	beq.n	800f0cc <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 800f088:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f08a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f08e:	d85c      	bhi.n	800f14a <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800f090:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f092:	2b00      	cmp	r3, #0
 800f094:	d004      	beq.n	800f0a0 <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 800f096:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f098:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f09c:	d004      	beq.n	800f0a8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 800f09e:	e054      	b.n	800f14a <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800f0a0:	f000 f8b4 	bl	800f20c <HAL_RCCEx_GetD3PCLK1Freq>
 800f0a4:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800f0a6:	e0a4      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800f0a8:	4b54      	ldr	r3, [pc, #336]	@ (800f1fc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800f0aa:	681b      	ldr	r3, [r3, #0]
 800f0ac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f0b0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800f0b4:	d107      	bne.n	800f0c6 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f0b6:	f107 0318 	add.w	r3, r7, #24
 800f0ba:	4618      	mov	r0, r3
 800f0bc:	f000 f8bc 	bl	800f238 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800f0c0:	69fb      	ldr	r3, [r7, #28]
 800f0c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f0c4:	e095      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f0c6:	2300      	movs	r3, #0
 800f0c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f0ca:	e092      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800f0cc:	4b4b      	ldr	r3, [pc, #300]	@ (800f1fc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800f0ce:	681b      	ldr	r3, [r3, #0]
 800f0d0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800f0d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f0d8:	d107      	bne.n	800f0ea <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f0da:	f107 030c 	add.w	r3, r7, #12
 800f0de:	4618      	mov	r0, r3
 800f0e0:	f000 f9fe 	bl	800f4e0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800f0e4:	693b      	ldr	r3, [r7, #16]
 800f0e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f0e8:	e083      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f0ea:	2300      	movs	r3, #0
 800f0ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f0ee:	e080      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800f0f0:	4b42      	ldr	r3, [pc, #264]	@ (800f1fc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800f0f2:	681b      	ldr	r3, [r3, #0]
 800f0f4:	f003 0304 	and.w	r3, r3, #4
 800f0f8:	2b04      	cmp	r3, #4
 800f0fa:	d109      	bne.n	800f110 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f0fc:	4b3f      	ldr	r3, [pc, #252]	@ (800f1fc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800f0fe:	681b      	ldr	r3, [r3, #0]
 800f100:	08db      	lsrs	r3, r3, #3
 800f102:	f003 0303 	and.w	r3, r3, #3
 800f106:	4a3e      	ldr	r2, [pc, #248]	@ (800f200 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 800f108:	fa22 f303 	lsr.w	r3, r2, r3
 800f10c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f10e:	e070      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f110:	2300      	movs	r3, #0
 800f112:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f114:	e06d      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800f116:	4b39      	ldr	r3, [pc, #228]	@ (800f1fc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800f118:	681b      	ldr	r3, [r3, #0]
 800f11a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f11e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f122:	d102      	bne.n	800f12a <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 800f124:	4b37      	ldr	r3, [pc, #220]	@ (800f204 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 800f126:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f128:	e063      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f12a:	2300      	movs	r3, #0
 800f12c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f12e:	e060      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800f130:	4b32      	ldr	r3, [pc, #200]	@ (800f1fc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800f132:	681b      	ldr	r3, [r3, #0]
 800f134:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f138:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f13c:	d102      	bne.n	800f144 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 800f13e:	4b32      	ldr	r3, [pc, #200]	@ (800f208 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800f140:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f142:	e056      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f144:	2300      	movs	r3, #0
 800f146:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f148:	e053      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800f14a:	2300      	movs	r3, #0
 800f14c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f14e:	e050      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800f150:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f154:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800f158:	430b      	orrs	r3, r1
 800f15a:	d148      	bne.n	800f1ee <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800f15c:	4b27      	ldr	r3, [pc, #156]	@ (800f1fc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800f15e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f160:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800f164:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800f166:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f168:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f16c:	d02a      	beq.n	800f1c4 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 800f16e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f170:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f174:	d838      	bhi.n	800f1e8 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 800f176:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f178:	2b00      	cmp	r3, #0
 800f17a:	d004      	beq.n	800f186 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 800f17c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f17e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f182:	d00d      	beq.n	800f1a0 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 800f184:	e030      	b.n	800f1e8 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800f186:	4b1d      	ldr	r3, [pc, #116]	@ (800f1fc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800f188:	681b      	ldr	r3, [r3, #0]
 800f18a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f18e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f192:	d102      	bne.n	800f19a <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 800f194:	4b1c      	ldr	r3, [pc, #112]	@ (800f208 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800f196:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f198:	e02b      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f19a:	2300      	movs	r3, #0
 800f19c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f19e:	e028      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800f1a0:	4b16      	ldr	r3, [pc, #88]	@ (800f1fc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800f1a2:	681b      	ldr	r3, [r3, #0]
 800f1a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800f1a8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f1ac:	d107      	bne.n	800f1be <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800f1ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f1b2:	4618      	mov	r0, r3
 800f1b4:	f000 fae8 	bl	800f788 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800f1b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f1ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f1bc:	e019      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f1be:	2300      	movs	r3, #0
 800f1c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f1c2:	e016      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800f1c4:	4b0d      	ldr	r3, [pc, #52]	@ (800f1fc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800f1c6:	681b      	ldr	r3, [r3, #0]
 800f1c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f1cc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800f1d0:	d107      	bne.n	800f1e2 <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f1d2:	f107 0318 	add.w	r3, r7, #24
 800f1d6:	4618      	mov	r0, r3
 800f1d8:	f000 f82e 	bl	800f238 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800f1dc:	69fb      	ldr	r3, [r7, #28]
 800f1de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f1e0:	e007      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f1e2:	2300      	movs	r3, #0
 800f1e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f1e6:	e004      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800f1e8:	2300      	movs	r3, #0
 800f1ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f1ec:	e001      	b.n	800f1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 800f1ee:	2300      	movs	r3, #0
 800f1f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800f1f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800f1f4:	4618      	mov	r0, r3
 800f1f6:	3740      	adds	r7, #64	@ 0x40
 800f1f8:	46bd      	mov	sp, r7
 800f1fa:	bd80      	pop	{r7, pc}
 800f1fc:	58024400 	.word	0x58024400
 800f200:	03d09000 	.word	0x03d09000
 800f204:	003d0900 	.word	0x003d0900
 800f208:	017d7840 	.word	0x017d7840

0800f20c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800f20c:	b580      	push	{r7, lr}
 800f20e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800f210:	f7fe f92e 	bl	800d470 <HAL_RCC_GetHCLKFreq>
 800f214:	4602      	mov	r2, r0
 800f216:	4b06      	ldr	r3, [pc, #24]	@ (800f230 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800f218:	6a1b      	ldr	r3, [r3, #32]
 800f21a:	091b      	lsrs	r3, r3, #4
 800f21c:	f003 0307 	and.w	r3, r3, #7
 800f220:	4904      	ldr	r1, [pc, #16]	@ (800f234 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800f222:	5ccb      	ldrb	r3, [r1, r3]
 800f224:	f003 031f 	and.w	r3, r3, #31
 800f228:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800f22c:	4618      	mov	r0, r3
 800f22e:	bd80      	pop	{r7, pc}
 800f230:	58024400 	.word	0x58024400
 800f234:	08019fb4 	.word	0x08019fb4

0800f238 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800f238:	b480      	push	{r7}
 800f23a:	b089      	sub	sp, #36	@ 0x24
 800f23c:	af00      	add	r7, sp, #0
 800f23e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800f240:	4ba1      	ldr	r3, [pc, #644]	@ (800f4c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f242:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f244:	f003 0303 	and.w	r3, r3, #3
 800f248:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800f24a:	4b9f      	ldr	r3, [pc, #636]	@ (800f4c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f24c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f24e:	0b1b      	lsrs	r3, r3, #12
 800f250:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800f254:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800f256:	4b9c      	ldr	r3, [pc, #624]	@ (800f4c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f258:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f25a:	091b      	lsrs	r3, r3, #4
 800f25c:	f003 0301 	and.w	r3, r3, #1
 800f260:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800f262:	4b99      	ldr	r3, [pc, #612]	@ (800f4c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f264:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f266:	08db      	lsrs	r3, r3, #3
 800f268:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800f26c:	693a      	ldr	r2, [r7, #16]
 800f26e:	fb02 f303 	mul.w	r3, r2, r3
 800f272:	ee07 3a90 	vmov	s15, r3
 800f276:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f27a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800f27e:	697b      	ldr	r3, [r7, #20]
 800f280:	2b00      	cmp	r3, #0
 800f282:	f000 8111 	beq.w	800f4a8 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800f286:	69bb      	ldr	r3, [r7, #24]
 800f288:	2b02      	cmp	r3, #2
 800f28a:	f000 8083 	beq.w	800f394 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800f28e:	69bb      	ldr	r3, [r7, #24]
 800f290:	2b02      	cmp	r3, #2
 800f292:	f200 80a1 	bhi.w	800f3d8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800f296:	69bb      	ldr	r3, [r7, #24]
 800f298:	2b00      	cmp	r3, #0
 800f29a:	d003      	beq.n	800f2a4 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800f29c:	69bb      	ldr	r3, [r7, #24]
 800f29e:	2b01      	cmp	r3, #1
 800f2a0:	d056      	beq.n	800f350 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800f2a2:	e099      	b.n	800f3d8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f2a4:	4b88      	ldr	r3, [pc, #544]	@ (800f4c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f2a6:	681b      	ldr	r3, [r3, #0]
 800f2a8:	f003 0320 	and.w	r3, r3, #32
 800f2ac:	2b00      	cmp	r3, #0
 800f2ae:	d02d      	beq.n	800f30c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f2b0:	4b85      	ldr	r3, [pc, #532]	@ (800f4c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f2b2:	681b      	ldr	r3, [r3, #0]
 800f2b4:	08db      	lsrs	r3, r3, #3
 800f2b6:	f003 0303 	and.w	r3, r3, #3
 800f2ba:	4a84      	ldr	r2, [pc, #528]	@ (800f4cc <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800f2bc:	fa22 f303 	lsr.w	r3, r2, r3
 800f2c0:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800f2c2:	68bb      	ldr	r3, [r7, #8]
 800f2c4:	ee07 3a90 	vmov	s15, r3
 800f2c8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f2cc:	697b      	ldr	r3, [r7, #20]
 800f2ce:	ee07 3a90 	vmov	s15, r3
 800f2d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f2d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f2da:	4b7b      	ldr	r3, [pc, #492]	@ (800f4c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f2dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f2de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f2e2:	ee07 3a90 	vmov	s15, r3
 800f2e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f2ea:	ed97 6a03 	vldr	s12, [r7, #12]
 800f2ee:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800f4d0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800f2f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f2f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f2fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f2fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f302:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f306:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800f30a:	e087      	b.n	800f41c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800f30c:	697b      	ldr	r3, [r7, #20]
 800f30e:	ee07 3a90 	vmov	s15, r3
 800f312:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f316:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800f4d4 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800f31a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f31e:	4b6a      	ldr	r3, [pc, #424]	@ (800f4c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f320:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f322:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f326:	ee07 3a90 	vmov	s15, r3
 800f32a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f32e:	ed97 6a03 	vldr	s12, [r7, #12]
 800f332:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800f4d0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800f336:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f33a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f33e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f342:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f346:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f34a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f34e:	e065      	b.n	800f41c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800f350:	697b      	ldr	r3, [r7, #20]
 800f352:	ee07 3a90 	vmov	s15, r3
 800f356:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f35a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800f4d8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800f35e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f362:	4b59      	ldr	r3, [pc, #356]	@ (800f4c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f364:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f366:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f36a:	ee07 3a90 	vmov	s15, r3
 800f36e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f372:	ed97 6a03 	vldr	s12, [r7, #12]
 800f376:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800f4d0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800f37a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f37e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f382:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f386:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f38a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f38e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f392:	e043      	b.n	800f41c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800f394:	697b      	ldr	r3, [r7, #20]
 800f396:	ee07 3a90 	vmov	s15, r3
 800f39a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f39e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800f4dc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800f3a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f3a6:	4b48      	ldr	r3, [pc, #288]	@ (800f4c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f3a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f3aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f3ae:	ee07 3a90 	vmov	s15, r3
 800f3b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f3b6:	ed97 6a03 	vldr	s12, [r7, #12]
 800f3ba:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800f4d0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800f3be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f3c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f3c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f3ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f3ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f3d2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f3d6:	e021      	b.n	800f41c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800f3d8:	697b      	ldr	r3, [r7, #20]
 800f3da:	ee07 3a90 	vmov	s15, r3
 800f3de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f3e2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800f4d8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800f3e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f3ea:	4b37      	ldr	r3, [pc, #220]	@ (800f4c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f3ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f3ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f3f2:	ee07 3a90 	vmov	s15, r3
 800f3f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f3fa:	ed97 6a03 	vldr	s12, [r7, #12]
 800f3fe:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800f4d0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800f402:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f406:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f40a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f40e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f412:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f416:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f41a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800f41c:	4b2a      	ldr	r3, [pc, #168]	@ (800f4c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f41e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f420:	0a5b      	lsrs	r3, r3, #9
 800f422:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f426:	ee07 3a90 	vmov	s15, r3
 800f42a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f42e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f432:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f436:	edd7 6a07 	vldr	s13, [r7, #28]
 800f43a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f43e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f442:	ee17 2a90 	vmov	r2, s15
 800f446:	687b      	ldr	r3, [r7, #4]
 800f448:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800f44a:	4b1f      	ldr	r3, [pc, #124]	@ (800f4c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f44c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f44e:	0c1b      	lsrs	r3, r3, #16
 800f450:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f454:	ee07 3a90 	vmov	s15, r3
 800f458:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f45c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f460:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f464:	edd7 6a07 	vldr	s13, [r7, #28]
 800f468:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f46c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f470:	ee17 2a90 	vmov	r2, s15
 800f474:	687b      	ldr	r3, [r7, #4]
 800f476:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800f478:	4b13      	ldr	r3, [pc, #76]	@ (800f4c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f47a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f47c:	0e1b      	lsrs	r3, r3, #24
 800f47e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f482:	ee07 3a90 	vmov	s15, r3
 800f486:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f48a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f48e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f492:	edd7 6a07 	vldr	s13, [r7, #28]
 800f496:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f49a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f49e:	ee17 2a90 	vmov	r2, s15
 800f4a2:	687b      	ldr	r3, [r7, #4]
 800f4a4:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800f4a6:	e008      	b.n	800f4ba <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	2200      	movs	r2, #0
 800f4ac:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800f4ae:	687b      	ldr	r3, [r7, #4]
 800f4b0:	2200      	movs	r2, #0
 800f4b2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800f4b4:	687b      	ldr	r3, [r7, #4]
 800f4b6:	2200      	movs	r2, #0
 800f4b8:	609a      	str	r2, [r3, #8]
}
 800f4ba:	bf00      	nop
 800f4bc:	3724      	adds	r7, #36	@ 0x24
 800f4be:	46bd      	mov	sp, r7
 800f4c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4c4:	4770      	bx	lr
 800f4c6:	bf00      	nop
 800f4c8:	58024400 	.word	0x58024400
 800f4cc:	03d09000 	.word	0x03d09000
 800f4d0:	46000000 	.word	0x46000000
 800f4d4:	4c742400 	.word	0x4c742400
 800f4d8:	4a742400 	.word	0x4a742400
 800f4dc:	4bbebc20 	.word	0x4bbebc20

0800f4e0 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800f4e0:	b480      	push	{r7}
 800f4e2:	b089      	sub	sp, #36	@ 0x24
 800f4e4:	af00      	add	r7, sp, #0
 800f4e6:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800f4e8:	4ba1      	ldr	r3, [pc, #644]	@ (800f770 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f4ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f4ec:	f003 0303 	and.w	r3, r3, #3
 800f4f0:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800f4f2:	4b9f      	ldr	r3, [pc, #636]	@ (800f770 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f4f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f4f6:	0d1b      	lsrs	r3, r3, #20
 800f4f8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800f4fc:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800f4fe:	4b9c      	ldr	r3, [pc, #624]	@ (800f770 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f500:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f502:	0a1b      	lsrs	r3, r3, #8
 800f504:	f003 0301 	and.w	r3, r3, #1
 800f508:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800f50a:	4b99      	ldr	r3, [pc, #612]	@ (800f770 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f50c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f50e:	08db      	lsrs	r3, r3, #3
 800f510:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800f514:	693a      	ldr	r2, [r7, #16]
 800f516:	fb02 f303 	mul.w	r3, r2, r3
 800f51a:	ee07 3a90 	vmov	s15, r3
 800f51e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f522:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800f526:	697b      	ldr	r3, [r7, #20]
 800f528:	2b00      	cmp	r3, #0
 800f52a:	f000 8111 	beq.w	800f750 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800f52e:	69bb      	ldr	r3, [r7, #24]
 800f530:	2b02      	cmp	r3, #2
 800f532:	f000 8083 	beq.w	800f63c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800f536:	69bb      	ldr	r3, [r7, #24]
 800f538:	2b02      	cmp	r3, #2
 800f53a:	f200 80a1 	bhi.w	800f680 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800f53e:	69bb      	ldr	r3, [r7, #24]
 800f540:	2b00      	cmp	r3, #0
 800f542:	d003      	beq.n	800f54c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800f544:	69bb      	ldr	r3, [r7, #24]
 800f546:	2b01      	cmp	r3, #1
 800f548:	d056      	beq.n	800f5f8 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800f54a:	e099      	b.n	800f680 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f54c:	4b88      	ldr	r3, [pc, #544]	@ (800f770 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f54e:	681b      	ldr	r3, [r3, #0]
 800f550:	f003 0320 	and.w	r3, r3, #32
 800f554:	2b00      	cmp	r3, #0
 800f556:	d02d      	beq.n	800f5b4 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f558:	4b85      	ldr	r3, [pc, #532]	@ (800f770 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f55a:	681b      	ldr	r3, [r3, #0]
 800f55c:	08db      	lsrs	r3, r3, #3
 800f55e:	f003 0303 	and.w	r3, r3, #3
 800f562:	4a84      	ldr	r2, [pc, #528]	@ (800f774 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800f564:	fa22 f303 	lsr.w	r3, r2, r3
 800f568:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800f56a:	68bb      	ldr	r3, [r7, #8]
 800f56c:	ee07 3a90 	vmov	s15, r3
 800f570:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f574:	697b      	ldr	r3, [r7, #20]
 800f576:	ee07 3a90 	vmov	s15, r3
 800f57a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f57e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f582:	4b7b      	ldr	r3, [pc, #492]	@ (800f770 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f584:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f586:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f58a:	ee07 3a90 	vmov	s15, r3
 800f58e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f592:	ed97 6a03 	vldr	s12, [r7, #12]
 800f596:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800f778 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800f59a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f59e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f5a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f5a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f5aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f5ae:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800f5b2:	e087      	b.n	800f6c4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800f5b4:	697b      	ldr	r3, [r7, #20]
 800f5b6:	ee07 3a90 	vmov	s15, r3
 800f5ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f5be:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800f77c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800f5c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f5c6:	4b6a      	ldr	r3, [pc, #424]	@ (800f770 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f5c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f5ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f5ce:	ee07 3a90 	vmov	s15, r3
 800f5d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f5d6:	ed97 6a03 	vldr	s12, [r7, #12]
 800f5da:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800f778 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800f5de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f5e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f5e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f5ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f5ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f5f2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f5f6:	e065      	b.n	800f6c4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800f5f8:	697b      	ldr	r3, [r7, #20]
 800f5fa:	ee07 3a90 	vmov	s15, r3
 800f5fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f602:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800f780 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800f606:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f60a:	4b59      	ldr	r3, [pc, #356]	@ (800f770 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f60c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f60e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f612:	ee07 3a90 	vmov	s15, r3
 800f616:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f61a:	ed97 6a03 	vldr	s12, [r7, #12]
 800f61e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800f778 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800f622:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f626:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f62a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f62e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f632:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f636:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f63a:	e043      	b.n	800f6c4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800f63c:	697b      	ldr	r3, [r7, #20]
 800f63e:	ee07 3a90 	vmov	s15, r3
 800f642:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f646:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800f784 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800f64a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f64e:	4b48      	ldr	r3, [pc, #288]	@ (800f770 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f652:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f656:	ee07 3a90 	vmov	s15, r3
 800f65a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f65e:	ed97 6a03 	vldr	s12, [r7, #12]
 800f662:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800f778 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800f666:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f66a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f66e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f672:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f676:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f67a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f67e:	e021      	b.n	800f6c4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800f680:	697b      	ldr	r3, [r7, #20]
 800f682:	ee07 3a90 	vmov	s15, r3
 800f686:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f68a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800f780 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800f68e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f692:	4b37      	ldr	r3, [pc, #220]	@ (800f770 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f694:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f696:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f69a:	ee07 3a90 	vmov	s15, r3
 800f69e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f6a2:	ed97 6a03 	vldr	s12, [r7, #12]
 800f6a6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800f778 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800f6aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f6ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f6b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f6b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f6ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f6be:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f6c2:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800f6c4:	4b2a      	ldr	r3, [pc, #168]	@ (800f770 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f6c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f6c8:	0a5b      	lsrs	r3, r3, #9
 800f6ca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f6ce:	ee07 3a90 	vmov	s15, r3
 800f6d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f6d6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f6da:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f6de:	edd7 6a07 	vldr	s13, [r7, #28]
 800f6e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f6e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f6ea:	ee17 2a90 	vmov	r2, s15
 800f6ee:	687b      	ldr	r3, [r7, #4]
 800f6f0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800f6f2:	4b1f      	ldr	r3, [pc, #124]	@ (800f770 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f6f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f6f6:	0c1b      	lsrs	r3, r3, #16
 800f6f8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f6fc:	ee07 3a90 	vmov	s15, r3
 800f700:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f704:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f708:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f70c:	edd7 6a07 	vldr	s13, [r7, #28]
 800f710:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f714:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f718:	ee17 2a90 	vmov	r2, s15
 800f71c:	687b      	ldr	r3, [r7, #4]
 800f71e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800f720:	4b13      	ldr	r3, [pc, #76]	@ (800f770 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f722:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f724:	0e1b      	lsrs	r3, r3, #24
 800f726:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f72a:	ee07 3a90 	vmov	s15, r3
 800f72e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f732:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f736:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f73a:	edd7 6a07 	vldr	s13, [r7, #28]
 800f73e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f742:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f746:	ee17 2a90 	vmov	r2, s15
 800f74a:	687b      	ldr	r3, [r7, #4]
 800f74c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800f74e:	e008      	b.n	800f762 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800f750:	687b      	ldr	r3, [r7, #4]
 800f752:	2200      	movs	r2, #0
 800f754:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800f756:	687b      	ldr	r3, [r7, #4]
 800f758:	2200      	movs	r2, #0
 800f75a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800f75c:	687b      	ldr	r3, [r7, #4]
 800f75e:	2200      	movs	r2, #0
 800f760:	609a      	str	r2, [r3, #8]
}
 800f762:	bf00      	nop
 800f764:	3724      	adds	r7, #36	@ 0x24
 800f766:	46bd      	mov	sp, r7
 800f768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f76c:	4770      	bx	lr
 800f76e:	bf00      	nop
 800f770:	58024400 	.word	0x58024400
 800f774:	03d09000 	.word	0x03d09000
 800f778:	46000000 	.word	0x46000000
 800f77c:	4c742400 	.word	0x4c742400
 800f780:	4a742400 	.word	0x4a742400
 800f784:	4bbebc20 	.word	0x4bbebc20

0800f788 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800f788:	b480      	push	{r7}
 800f78a:	b089      	sub	sp, #36	@ 0x24
 800f78c:	af00      	add	r7, sp, #0
 800f78e:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800f790:	4ba0      	ldr	r3, [pc, #640]	@ (800fa14 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800f792:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f794:	f003 0303 	and.w	r3, r3, #3
 800f798:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800f79a:	4b9e      	ldr	r3, [pc, #632]	@ (800fa14 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800f79c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f79e:	091b      	lsrs	r3, r3, #4
 800f7a0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800f7a4:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800f7a6:	4b9b      	ldr	r3, [pc, #620]	@ (800fa14 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800f7a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f7aa:	f003 0301 	and.w	r3, r3, #1
 800f7ae:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800f7b0:	4b98      	ldr	r3, [pc, #608]	@ (800fa14 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800f7b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f7b4:	08db      	lsrs	r3, r3, #3
 800f7b6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800f7ba:	693a      	ldr	r2, [r7, #16]
 800f7bc:	fb02 f303 	mul.w	r3, r2, r3
 800f7c0:	ee07 3a90 	vmov	s15, r3
 800f7c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f7c8:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800f7cc:	697b      	ldr	r3, [r7, #20]
 800f7ce:	2b00      	cmp	r3, #0
 800f7d0:	f000 8111 	beq.w	800f9f6 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800f7d4:	69bb      	ldr	r3, [r7, #24]
 800f7d6:	2b02      	cmp	r3, #2
 800f7d8:	f000 8083 	beq.w	800f8e2 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800f7dc:	69bb      	ldr	r3, [r7, #24]
 800f7de:	2b02      	cmp	r3, #2
 800f7e0:	f200 80a1 	bhi.w	800f926 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800f7e4:	69bb      	ldr	r3, [r7, #24]
 800f7e6:	2b00      	cmp	r3, #0
 800f7e8:	d003      	beq.n	800f7f2 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800f7ea:	69bb      	ldr	r3, [r7, #24]
 800f7ec:	2b01      	cmp	r3, #1
 800f7ee:	d056      	beq.n	800f89e <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800f7f0:	e099      	b.n	800f926 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f7f2:	4b88      	ldr	r3, [pc, #544]	@ (800fa14 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800f7f4:	681b      	ldr	r3, [r3, #0]
 800f7f6:	f003 0320 	and.w	r3, r3, #32
 800f7fa:	2b00      	cmp	r3, #0
 800f7fc:	d02d      	beq.n	800f85a <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f7fe:	4b85      	ldr	r3, [pc, #532]	@ (800fa14 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800f800:	681b      	ldr	r3, [r3, #0]
 800f802:	08db      	lsrs	r3, r3, #3
 800f804:	f003 0303 	and.w	r3, r3, #3
 800f808:	4a83      	ldr	r2, [pc, #524]	@ (800fa18 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800f80a:	fa22 f303 	lsr.w	r3, r2, r3
 800f80e:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f810:	68bb      	ldr	r3, [r7, #8]
 800f812:	ee07 3a90 	vmov	s15, r3
 800f816:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f81a:	697b      	ldr	r3, [r7, #20]
 800f81c:	ee07 3a90 	vmov	s15, r3
 800f820:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f824:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f828:	4b7a      	ldr	r3, [pc, #488]	@ (800fa14 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800f82a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f82c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f830:	ee07 3a90 	vmov	s15, r3
 800f834:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f838:	ed97 6a03 	vldr	s12, [r7, #12]
 800f83c:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800fa1c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800f840:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f844:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f848:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f84c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f850:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f854:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800f858:	e087      	b.n	800f96a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f85a:	697b      	ldr	r3, [r7, #20]
 800f85c:	ee07 3a90 	vmov	s15, r3
 800f860:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f864:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800fa20 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800f868:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f86c:	4b69      	ldr	r3, [pc, #420]	@ (800fa14 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800f86e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f870:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f874:	ee07 3a90 	vmov	s15, r3
 800f878:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f87c:	ed97 6a03 	vldr	s12, [r7, #12]
 800f880:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800fa1c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800f884:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f888:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f88c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f890:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f894:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f898:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f89c:	e065      	b.n	800f96a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f89e:	697b      	ldr	r3, [r7, #20]
 800f8a0:	ee07 3a90 	vmov	s15, r3
 800f8a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f8a8:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800fa24 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800f8ac:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f8b0:	4b58      	ldr	r3, [pc, #352]	@ (800fa14 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800f8b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f8b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f8b8:	ee07 3a90 	vmov	s15, r3
 800f8bc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f8c0:	ed97 6a03 	vldr	s12, [r7, #12]
 800f8c4:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800fa1c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800f8c8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f8cc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f8d0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f8d4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f8d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f8dc:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f8e0:	e043      	b.n	800f96a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f8e2:	697b      	ldr	r3, [r7, #20]
 800f8e4:	ee07 3a90 	vmov	s15, r3
 800f8e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f8ec:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800fa28 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800f8f0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f8f4:	4b47      	ldr	r3, [pc, #284]	@ (800fa14 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800f8f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f8f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f8fc:	ee07 3a90 	vmov	s15, r3
 800f900:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f904:	ed97 6a03 	vldr	s12, [r7, #12]
 800f908:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800fa1c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800f90c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f910:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f914:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f918:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f91c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f920:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f924:	e021      	b.n	800f96a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f926:	697b      	ldr	r3, [r7, #20]
 800f928:	ee07 3a90 	vmov	s15, r3
 800f92c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f930:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800fa20 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800f934:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f938:	4b36      	ldr	r3, [pc, #216]	@ (800fa14 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800f93a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f93c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f940:	ee07 3a90 	vmov	s15, r3
 800f944:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f948:	ed97 6a03 	vldr	s12, [r7, #12]
 800f94c:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800fa1c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800f950:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f954:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f958:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f95c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f960:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f964:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f968:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800f96a:	4b2a      	ldr	r3, [pc, #168]	@ (800fa14 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800f96c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f96e:	0a5b      	lsrs	r3, r3, #9
 800f970:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f974:	ee07 3a90 	vmov	s15, r3
 800f978:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f97c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f980:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f984:	edd7 6a07 	vldr	s13, [r7, #28]
 800f988:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f98c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f990:	ee17 2a90 	vmov	r2, s15
 800f994:	687b      	ldr	r3, [r7, #4]
 800f996:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800f998:	4b1e      	ldr	r3, [pc, #120]	@ (800fa14 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800f99a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f99c:	0c1b      	lsrs	r3, r3, #16
 800f99e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f9a2:	ee07 3a90 	vmov	s15, r3
 800f9a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f9aa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f9ae:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f9b2:	edd7 6a07 	vldr	s13, [r7, #28]
 800f9b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f9ba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f9be:	ee17 2a90 	vmov	r2, s15
 800f9c2:	687b      	ldr	r3, [r7, #4]
 800f9c4:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800f9c6:	4b13      	ldr	r3, [pc, #76]	@ (800fa14 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800f9c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f9ca:	0e1b      	lsrs	r3, r3, #24
 800f9cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f9d0:	ee07 3a90 	vmov	s15, r3
 800f9d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f9d8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f9dc:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f9e0:	edd7 6a07 	vldr	s13, [r7, #28]
 800f9e4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f9e8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f9ec:	ee17 2a90 	vmov	r2, s15
 800f9f0:	687b      	ldr	r3, [r7, #4]
 800f9f2:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800f9f4:	e008      	b.n	800fa08 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800f9f6:	687b      	ldr	r3, [r7, #4]
 800f9f8:	2200      	movs	r2, #0
 800f9fa:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800f9fc:	687b      	ldr	r3, [r7, #4]
 800f9fe:	2200      	movs	r2, #0
 800fa00:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800fa02:	687b      	ldr	r3, [r7, #4]
 800fa04:	2200      	movs	r2, #0
 800fa06:	609a      	str	r2, [r3, #8]
}
 800fa08:	bf00      	nop
 800fa0a:	3724      	adds	r7, #36	@ 0x24
 800fa0c:	46bd      	mov	sp, r7
 800fa0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa12:	4770      	bx	lr
 800fa14:	58024400 	.word	0x58024400
 800fa18:	03d09000 	.word	0x03d09000
 800fa1c:	46000000 	.word	0x46000000
 800fa20:	4c742400 	.word	0x4c742400
 800fa24:	4a742400 	.word	0x4a742400
 800fa28:	4bbebc20 	.word	0x4bbebc20

0800fa2c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800fa2c:	b580      	push	{r7, lr}
 800fa2e:	b084      	sub	sp, #16
 800fa30:	af00      	add	r7, sp, #0
 800fa32:	6078      	str	r0, [r7, #4]
 800fa34:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800fa36:	2300      	movs	r3, #0
 800fa38:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800fa3a:	4b53      	ldr	r3, [pc, #332]	@ (800fb88 <RCCEx_PLL2_Config+0x15c>)
 800fa3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fa3e:	f003 0303 	and.w	r3, r3, #3
 800fa42:	2b03      	cmp	r3, #3
 800fa44:	d101      	bne.n	800fa4a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800fa46:	2301      	movs	r3, #1
 800fa48:	e099      	b.n	800fb7e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800fa4a:	4b4f      	ldr	r3, [pc, #316]	@ (800fb88 <RCCEx_PLL2_Config+0x15c>)
 800fa4c:	681b      	ldr	r3, [r3, #0]
 800fa4e:	4a4e      	ldr	r2, [pc, #312]	@ (800fb88 <RCCEx_PLL2_Config+0x15c>)
 800fa50:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800fa54:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800fa56:	f7f3 fb9b 	bl	8003190 <HAL_GetTick>
 800fa5a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800fa5c:	e008      	b.n	800fa70 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800fa5e:	f7f3 fb97 	bl	8003190 <HAL_GetTick>
 800fa62:	4602      	mov	r2, r0
 800fa64:	68bb      	ldr	r3, [r7, #8]
 800fa66:	1ad3      	subs	r3, r2, r3
 800fa68:	2b02      	cmp	r3, #2
 800fa6a:	d901      	bls.n	800fa70 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800fa6c:	2303      	movs	r3, #3
 800fa6e:	e086      	b.n	800fb7e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800fa70:	4b45      	ldr	r3, [pc, #276]	@ (800fb88 <RCCEx_PLL2_Config+0x15c>)
 800fa72:	681b      	ldr	r3, [r3, #0]
 800fa74:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800fa78:	2b00      	cmp	r3, #0
 800fa7a:	d1f0      	bne.n	800fa5e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800fa7c:	4b42      	ldr	r3, [pc, #264]	@ (800fb88 <RCCEx_PLL2_Config+0x15c>)
 800fa7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fa80:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800fa84:	687b      	ldr	r3, [r7, #4]
 800fa86:	681b      	ldr	r3, [r3, #0]
 800fa88:	031b      	lsls	r3, r3, #12
 800fa8a:	493f      	ldr	r1, [pc, #252]	@ (800fb88 <RCCEx_PLL2_Config+0x15c>)
 800fa8c:	4313      	orrs	r3, r2
 800fa8e:	628b      	str	r3, [r1, #40]	@ 0x28
 800fa90:	687b      	ldr	r3, [r7, #4]
 800fa92:	685b      	ldr	r3, [r3, #4]
 800fa94:	3b01      	subs	r3, #1
 800fa96:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800fa9a:	687b      	ldr	r3, [r7, #4]
 800fa9c:	689b      	ldr	r3, [r3, #8]
 800fa9e:	3b01      	subs	r3, #1
 800faa0:	025b      	lsls	r3, r3, #9
 800faa2:	b29b      	uxth	r3, r3
 800faa4:	431a      	orrs	r2, r3
 800faa6:	687b      	ldr	r3, [r7, #4]
 800faa8:	68db      	ldr	r3, [r3, #12]
 800faaa:	3b01      	subs	r3, #1
 800faac:	041b      	lsls	r3, r3, #16
 800faae:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800fab2:	431a      	orrs	r2, r3
 800fab4:	687b      	ldr	r3, [r7, #4]
 800fab6:	691b      	ldr	r3, [r3, #16]
 800fab8:	3b01      	subs	r3, #1
 800faba:	061b      	lsls	r3, r3, #24
 800fabc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800fac0:	4931      	ldr	r1, [pc, #196]	@ (800fb88 <RCCEx_PLL2_Config+0x15c>)
 800fac2:	4313      	orrs	r3, r2
 800fac4:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800fac6:	4b30      	ldr	r3, [pc, #192]	@ (800fb88 <RCCEx_PLL2_Config+0x15c>)
 800fac8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800faca:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800face:	687b      	ldr	r3, [r7, #4]
 800fad0:	695b      	ldr	r3, [r3, #20]
 800fad2:	492d      	ldr	r1, [pc, #180]	@ (800fb88 <RCCEx_PLL2_Config+0x15c>)
 800fad4:	4313      	orrs	r3, r2
 800fad6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800fad8:	4b2b      	ldr	r3, [pc, #172]	@ (800fb88 <RCCEx_PLL2_Config+0x15c>)
 800fada:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fadc:	f023 0220 	bic.w	r2, r3, #32
 800fae0:	687b      	ldr	r3, [r7, #4]
 800fae2:	699b      	ldr	r3, [r3, #24]
 800fae4:	4928      	ldr	r1, [pc, #160]	@ (800fb88 <RCCEx_PLL2_Config+0x15c>)
 800fae6:	4313      	orrs	r3, r2
 800fae8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800faea:	4b27      	ldr	r3, [pc, #156]	@ (800fb88 <RCCEx_PLL2_Config+0x15c>)
 800faec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800faee:	4a26      	ldr	r2, [pc, #152]	@ (800fb88 <RCCEx_PLL2_Config+0x15c>)
 800faf0:	f023 0310 	bic.w	r3, r3, #16
 800faf4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800faf6:	4b24      	ldr	r3, [pc, #144]	@ (800fb88 <RCCEx_PLL2_Config+0x15c>)
 800faf8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800fafa:	4b24      	ldr	r3, [pc, #144]	@ (800fb8c <RCCEx_PLL2_Config+0x160>)
 800fafc:	4013      	ands	r3, r2
 800fafe:	687a      	ldr	r2, [r7, #4]
 800fb00:	69d2      	ldr	r2, [r2, #28]
 800fb02:	00d2      	lsls	r2, r2, #3
 800fb04:	4920      	ldr	r1, [pc, #128]	@ (800fb88 <RCCEx_PLL2_Config+0x15c>)
 800fb06:	4313      	orrs	r3, r2
 800fb08:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800fb0a:	4b1f      	ldr	r3, [pc, #124]	@ (800fb88 <RCCEx_PLL2_Config+0x15c>)
 800fb0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fb0e:	4a1e      	ldr	r2, [pc, #120]	@ (800fb88 <RCCEx_PLL2_Config+0x15c>)
 800fb10:	f043 0310 	orr.w	r3, r3, #16
 800fb14:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800fb16:	683b      	ldr	r3, [r7, #0]
 800fb18:	2b00      	cmp	r3, #0
 800fb1a:	d106      	bne.n	800fb2a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800fb1c:	4b1a      	ldr	r3, [pc, #104]	@ (800fb88 <RCCEx_PLL2_Config+0x15c>)
 800fb1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fb20:	4a19      	ldr	r2, [pc, #100]	@ (800fb88 <RCCEx_PLL2_Config+0x15c>)
 800fb22:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800fb26:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800fb28:	e00f      	b.n	800fb4a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800fb2a:	683b      	ldr	r3, [r7, #0]
 800fb2c:	2b01      	cmp	r3, #1
 800fb2e:	d106      	bne.n	800fb3e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800fb30:	4b15      	ldr	r3, [pc, #84]	@ (800fb88 <RCCEx_PLL2_Config+0x15c>)
 800fb32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fb34:	4a14      	ldr	r2, [pc, #80]	@ (800fb88 <RCCEx_PLL2_Config+0x15c>)
 800fb36:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800fb3a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800fb3c:	e005      	b.n	800fb4a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800fb3e:	4b12      	ldr	r3, [pc, #72]	@ (800fb88 <RCCEx_PLL2_Config+0x15c>)
 800fb40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fb42:	4a11      	ldr	r2, [pc, #68]	@ (800fb88 <RCCEx_PLL2_Config+0x15c>)
 800fb44:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800fb48:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800fb4a:	4b0f      	ldr	r3, [pc, #60]	@ (800fb88 <RCCEx_PLL2_Config+0x15c>)
 800fb4c:	681b      	ldr	r3, [r3, #0]
 800fb4e:	4a0e      	ldr	r2, [pc, #56]	@ (800fb88 <RCCEx_PLL2_Config+0x15c>)
 800fb50:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800fb54:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800fb56:	f7f3 fb1b 	bl	8003190 <HAL_GetTick>
 800fb5a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800fb5c:	e008      	b.n	800fb70 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800fb5e:	f7f3 fb17 	bl	8003190 <HAL_GetTick>
 800fb62:	4602      	mov	r2, r0
 800fb64:	68bb      	ldr	r3, [r7, #8]
 800fb66:	1ad3      	subs	r3, r2, r3
 800fb68:	2b02      	cmp	r3, #2
 800fb6a:	d901      	bls.n	800fb70 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800fb6c:	2303      	movs	r3, #3
 800fb6e:	e006      	b.n	800fb7e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800fb70:	4b05      	ldr	r3, [pc, #20]	@ (800fb88 <RCCEx_PLL2_Config+0x15c>)
 800fb72:	681b      	ldr	r3, [r3, #0]
 800fb74:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800fb78:	2b00      	cmp	r3, #0
 800fb7a:	d0f0      	beq.n	800fb5e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800fb7c:	7bfb      	ldrb	r3, [r7, #15]
}
 800fb7e:	4618      	mov	r0, r3
 800fb80:	3710      	adds	r7, #16
 800fb82:	46bd      	mov	sp, r7
 800fb84:	bd80      	pop	{r7, pc}
 800fb86:	bf00      	nop
 800fb88:	58024400 	.word	0x58024400
 800fb8c:	ffff0007 	.word	0xffff0007

0800fb90 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800fb90:	b580      	push	{r7, lr}
 800fb92:	b084      	sub	sp, #16
 800fb94:	af00      	add	r7, sp, #0
 800fb96:	6078      	str	r0, [r7, #4]
 800fb98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800fb9a:	2300      	movs	r3, #0
 800fb9c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800fb9e:	4b53      	ldr	r3, [pc, #332]	@ (800fcec <RCCEx_PLL3_Config+0x15c>)
 800fba0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fba2:	f003 0303 	and.w	r3, r3, #3
 800fba6:	2b03      	cmp	r3, #3
 800fba8:	d101      	bne.n	800fbae <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800fbaa:	2301      	movs	r3, #1
 800fbac:	e099      	b.n	800fce2 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800fbae:	4b4f      	ldr	r3, [pc, #316]	@ (800fcec <RCCEx_PLL3_Config+0x15c>)
 800fbb0:	681b      	ldr	r3, [r3, #0]
 800fbb2:	4a4e      	ldr	r2, [pc, #312]	@ (800fcec <RCCEx_PLL3_Config+0x15c>)
 800fbb4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800fbb8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800fbba:	f7f3 fae9 	bl	8003190 <HAL_GetTick>
 800fbbe:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800fbc0:	e008      	b.n	800fbd4 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800fbc2:	f7f3 fae5 	bl	8003190 <HAL_GetTick>
 800fbc6:	4602      	mov	r2, r0
 800fbc8:	68bb      	ldr	r3, [r7, #8]
 800fbca:	1ad3      	subs	r3, r2, r3
 800fbcc:	2b02      	cmp	r3, #2
 800fbce:	d901      	bls.n	800fbd4 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800fbd0:	2303      	movs	r3, #3
 800fbd2:	e086      	b.n	800fce2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800fbd4:	4b45      	ldr	r3, [pc, #276]	@ (800fcec <RCCEx_PLL3_Config+0x15c>)
 800fbd6:	681b      	ldr	r3, [r3, #0]
 800fbd8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800fbdc:	2b00      	cmp	r3, #0
 800fbde:	d1f0      	bne.n	800fbc2 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800fbe0:	4b42      	ldr	r3, [pc, #264]	@ (800fcec <RCCEx_PLL3_Config+0x15c>)
 800fbe2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fbe4:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800fbe8:	687b      	ldr	r3, [r7, #4]
 800fbea:	681b      	ldr	r3, [r3, #0]
 800fbec:	051b      	lsls	r3, r3, #20
 800fbee:	493f      	ldr	r1, [pc, #252]	@ (800fcec <RCCEx_PLL3_Config+0x15c>)
 800fbf0:	4313      	orrs	r3, r2
 800fbf2:	628b      	str	r3, [r1, #40]	@ 0x28
 800fbf4:	687b      	ldr	r3, [r7, #4]
 800fbf6:	685b      	ldr	r3, [r3, #4]
 800fbf8:	3b01      	subs	r3, #1
 800fbfa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800fbfe:	687b      	ldr	r3, [r7, #4]
 800fc00:	689b      	ldr	r3, [r3, #8]
 800fc02:	3b01      	subs	r3, #1
 800fc04:	025b      	lsls	r3, r3, #9
 800fc06:	b29b      	uxth	r3, r3
 800fc08:	431a      	orrs	r2, r3
 800fc0a:	687b      	ldr	r3, [r7, #4]
 800fc0c:	68db      	ldr	r3, [r3, #12]
 800fc0e:	3b01      	subs	r3, #1
 800fc10:	041b      	lsls	r3, r3, #16
 800fc12:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800fc16:	431a      	orrs	r2, r3
 800fc18:	687b      	ldr	r3, [r7, #4]
 800fc1a:	691b      	ldr	r3, [r3, #16]
 800fc1c:	3b01      	subs	r3, #1
 800fc1e:	061b      	lsls	r3, r3, #24
 800fc20:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800fc24:	4931      	ldr	r1, [pc, #196]	@ (800fcec <RCCEx_PLL3_Config+0x15c>)
 800fc26:	4313      	orrs	r3, r2
 800fc28:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800fc2a:	4b30      	ldr	r3, [pc, #192]	@ (800fcec <RCCEx_PLL3_Config+0x15c>)
 800fc2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fc2e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800fc32:	687b      	ldr	r3, [r7, #4]
 800fc34:	695b      	ldr	r3, [r3, #20]
 800fc36:	492d      	ldr	r1, [pc, #180]	@ (800fcec <RCCEx_PLL3_Config+0x15c>)
 800fc38:	4313      	orrs	r3, r2
 800fc3a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800fc3c:	4b2b      	ldr	r3, [pc, #172]	@ (800fcec <RCCEx_PLL3_Config+0x15c>)
 800fc3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fc40:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800fc44:	687b      	ldr	r3, [r7, #4]
 800fc46:	699b      	ldr	r3, [r3, #24]
 800fc48:	4928      	ldr	r1, [pc, #160]	@ (800fcec <RCCEx_PLL3_Config+0x15c>)
 800fc4a:	4313      	orrs	r3, r2
 800fc4c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800fc4e:	4b27      	ldr	r3, [pc, #156]	@ (800fcec <RCCEx_PLL3_Config+0x15c>)
 800fc50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fc52:	4a26      	ldr	r2, [pc, #152]	@ (800fcec <RCCEx_PLL3_Config+0x15c>)
 800fc54:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800fc58:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800fc5a:	4b24      	ldr	r3, [pc, #144]	@ (800fcec <RCCEx_PLL3_Config+0x15c>)
 800fc5c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800fc5e:	4b24      	ldr	r3, [pc, #144]	@ (800fcf0 <RCCEx_PLL3_Config+0x160>)
 800fc60:	4013      	ands	r3, r2
 800fc62:	687a      	ldr	r2, [r7, #4]
 800fc64:	69d2      	ldr	r2, [r2, #28]
 800fc66:	00d2      	lsls	r2, r2, #3
 800fc68:	4920      	ldr	r1, [pc, #128]	@ (800fcec <RCCEx_PLL3_Config+0x15c>)
 800fc6a:	4313      	orrs	r3, r2
 800fc6c:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800fc6e:	4b1f      	ldr	r3, [pc, #124]	@ (800fcec <RCCEx_PLL3_Config+0x15c>)
 800fc70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fc72:	4a1e      	ldr	r2, [pc, #120]	@ (800fcec <RCCEx_PLL3_Config+0x15c>)
 800fc74:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800fc78:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800fc7a:	683b      	ldr	r3, [r7, #0]
 800fc7c:	2b00      	cmp	r3, #0
 800fc7e:	d106      	bne.n	800fc8e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800fc80:	4b1a      	ldr	r3, [pc, #104]	@ (800fcec <RCCEx_PLL3_Config+0x15c>)
 800fc82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fc84:	4a19      	ldr	r2, [pc, #100]	@ (800fcec <RCCEx_PLL3_Config+0x15c>)
 800fc86:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800fc8a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800fc8c:	e00f      	b.n	800fcae <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800fc8e:	683b      	ldr	r3, [r7, #0]
 800fc90:	2b01      	cmp	r3, #1
 800fc92:	d106      	bne.n	800fca2 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800fc94:	4b15      	ldr	r3, [pc, #84]	@ (800fcec <RCCEx_PLL3_Config+0x15c>)
 800fc96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fc98:	4a14      	ldr	r2, [pc, #80]	@ (800fcec <RCCEx_PLL3_Config+0x15c>)
 800fc9a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800fc9e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800fca0:	e005      	b.n	800fcae <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800fca2:	4b12      	ldr	r3, [pc, #72]	@ (800fcec <RCCEx_PLL3_Config+0x15c>)
 800fca4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fca6:	4a11      	ldr	r2, [pc, #68]	@ (800fcec <RCCEx_PLL3_Config+0x15c>)
 800fca8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800fcac:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800fcae:	4b0f      	ldr	r3, [pc, #60]	@ (800fcec <RCCEx_PLL3_Config+0x15c>)
 800fcb0:	681b      	ldr	r3, [r3, #0]
 800fcb2:	4a0e      	ldr	r2, [pc, #56]	@ (800fcec <RCCEx_PLL3_Config+0x15c>)
 800fcb4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800fcb8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800fcba:	f7f3 fa69 	bl	8003190 <HAL_GetTick>
 800fcbe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800fcc0:	e008      	b.n	800fcd4 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800fcc2:	f7f3 fa65 	bl	8003190 <HAL_GetTick>
 800fcc6:	4602      	mov	r2, r0
 800fcc8:	68bb      	ldr	r3, [r7, #8]
 800fcca:	1ad3      	subs	r3, r2, r3
 800fccc:	2b02      	cmp	r3, #2
 800fcce:	d901      	bls.n	800fcd4 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800fcd0:	2303      	movs	r3, #3
 800fcd2:	e006      	b.n	800fce2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800fcd4:	4b05      	ldr	r3, [pc, #20]	@ (800fcec <RCCEx_PLL3_Config+0x15c>)
 800fcd6:	681b      	ldr	r3, [r3, #0]
 800fcd8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800fcdc:	2b00      	cmp	r3, #0
 800fcde:	d0f0      	beq.n	800fcc2 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800fce0:	7bfb      	ldrb	r3, [r7, #15]
}
 800fce2:	4618      	mov	r0, r3
 800fce4:	3710      	adds	r7, #16
 800fce6:	46bd      	mov	sp, r7
 800fce8:	bd80      	pop	{r7, pc}
 800fcea:	bf00      	nop
 800fcec:	58024400 	.word	0x58024400
 800fcf0:	ffff0007 	.word	0xffff0007

0800fcf4 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800fcf4:	b580      	push	{r7, lr}
 800fcf6:	b084      	sub	sp, #16
 800fcf8:	af00      	add	r7, sp, #0
 800fcfa:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800fcfc:	687b      	ldr	r3, [r7, #4]
 800fcfe:	2b00      	cmp	r3, #0
 800fd00:	d101      	bne.n	800fd06 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800fd02:	2301      	movs	r3, #1
 800fd04:	e10f      	b.n	800ff26 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800fd06:	687b      	ldr	r3, [r7, #4]
 800fd08:	2200      	movs	r2, #0
 800fd0a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800fd0c:	687b      	ldr	r3, [r7, #4]
 800fd0e:	681b      	ldr	r3, [r3, #0]
 800fd10:	4a87      	ldr	r2, [pc, #540]	@ (800ff30 <HAL_SPI_Init+0x23c>)
 800fd12:	4293      	cmp	r3, r2
 800fd14:	d00f      	beq.n	800fd36 <HAL_SPI_Init+0x42>
 800fd16:	687b      	ldr	r3, [r7, #4]
 800fd18:	681b      	ldr	r3, [r3, #0]
 800fd1a:	4a86      	ldr	r2, [pc, #536]	@ (800ff34 <HAL_SPI_Init+0x240>)
 800fd1c:	4293      	cmp	r3, r2
 800fd1e:	d00a      	beq.n	800fd36 <HAL_SPI_Init+0x42>
 800fd20:	687b      	ldr	r3, [r7, #4]
 800fd22:	681b      	ldr	r3, [r3, #0]
 800fd24:	4a84      	ldr	r2, [pc, #528]	@ (800ff38 <HAL_SPI_Init+0x244>)
 800fd26:	4293      	cmp	r3, r2
 800fd28:	d005      	beq.n	800fd36 <HAL_SPI_Init+0x42>
 800fd2a:	687b      	ldr	r3, [r7, #4]
 800fd2c:	68db      	ldr	r3, [r3, #12]
 800fd2e:	2b0f      	cmp	r3, #15
 800fd30:	d901      	bls.n	800fd36 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800fd32:	2301      	movs	r3, #1
 800fd34:	e0f7      	b.n	800ff26 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800fd36:	6878      	ldr	r0, [r7, #4]
 800fd38:	f000 fcec 	bl	8010714 <SPI_GetPacketSize>
 800fd3c:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800fd3e:	687b      	ldr	r3, [r7, #4]
 800fd40:	681b      	ldr	r3, [r3, #0]
 800fd42:	4a7b      	ldr	r2, [pc, #492]	@ (800ff30 <HAL_SPI_Init+0x23c>)
 800fd44:	4293      	cmp	r3, r2
 800fd46:	d00c      	beq.n	800fd62 <HAL_SPI_Init+0x6e>
 800fd48:	687b      	ldr	r3, [r7, #4]
 800fd4a:	681b      	ldr	r3, [r3, #0]
 800fd4c:	4a79      	ldr	r2, [pc, #484]	@ (800ff34 <HAL_SPI_Init+0x240>)
 800fd4e:	4293      	cmp	r3, r2
 800fd50:	d007      	beq.n	800fd62 <HAL_SPI_Init+0x6e>
 800fd52:	687b      	ldr	r3, [r7, #4]
 800fd54:	681b      	ldr	r3, [r3, #0]
 800fd56:	4a78      	ldr	r2, [pc, #480]	@ (800ff38 <HAL_SPI_Init+0x244>)
 800fd58:	4293      	cmp	r3, r2
 800fd5a:	d002      	beq.n	800fd62 <HAL_SPI_Init+0x6e>
 800fd5c:	68fb      	ldr	r3, [r7, #12]
 800fd5e:	2b08      	cmp	r3, #8
 800fd60:	d811      	bhi.n	800fd86 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800fd62:	687b      	ldr	r3, [r7, #4]
 800fd64:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800fd66:	4a72      	ldr	r2, [pc, #456]	@ (800ff30 <HAL_SPI_Init+0x23c>)
 800fd68:	4293      	cmp	r3, r2
 800fd6a:	d009      	beq.n	800fd80 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800fd6c:	687b      	ldr	r3, [r7, #4]
 800fd6e:	681b      	ldr	r3, [r3, #0]
 800fd70:	4a70      	ldr	r2, [pc, #448]	@ (800ff34 <HAL_SPI_Init+0x240>)
 800fd72:	4293      	cmp	r3, r2
 800fd74:	d004      	beq.n	800fd80 <HAL_SPI_Init+0x8c>
 800fd76:	687b      	ldr	r3, [r7, #4]
 800fd78:	681b      	ldr	r3, [r3, #0]
 800fd7a:	4a6f      	ldr	r2, [pc, #444]	@ (800ff38 <HAL_SPI_Init+0x244>)
 800fd7c:	4293      	cmp	r3, r2
 800fd7e:	d104      	bne.n	800fd8a <HAL_SPI_Init+0x96>
 800fd80:	68fb      	ldr	r3, [r7, #12]
 800fd82:	2b10      	cmp	r3, #16
 800fd84:	d901      	bls.n	800fd8a <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800fd86:	2301      	movs	r3, #1
 800fd88:	e0cd      	b.n	800ff26 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800fd8a:	687b      	ldr	r3, [r7, #4]
 800fd8c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800fd90:	b2db      	uxtb	r3, r3
 800fd92:	2b00      	cmp	r3, #0
 800fd94:	d106      	bne.n	800fda4 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800fd96:	687b      	ldr	r3, [r7, #4]
 800fd98:	2200      	movs	r2, #0
 800fd9a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800fd9e:	6878      	ldr	r0, [r7, #4]
 800fda0:	f7f1 fad2 	bl	8001348 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800fda4:	687b      	ldr	r3, [r7, #4]
 800fda6:	2202      	movs	r2, #2
 800fda8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800fdac:	687b      	ldr	r3, [r7, #4]
 800fdae:	681b      	ldr	r3, [r3, #0]
 800fdb0:	681a      	ldr	r2, [r3, #0]
 800fdb2:	687b      	ldr	r3, [r7, #4]
 800fdb4:	681b      	ldr	r3, [r3, #0]
 800fdb6:	f022 0201 	bic.w	r2, r2, #1
 800fdba:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800fdbc:	687b      	ldr	r3, [r7, #4]
 800fdbe:	681b      	ldr	r3, [r3, #0]
 800fdc0:	689b      	ldr	r3, [r3, #8]
 800fdc2:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800fdc6:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800fdc8:	687b      	ldr	r3, [r7, #4]
 800fdca:	699b      	ldr	r3, [r3, #24]
 800fdcc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800fdd0:	d119      	bne.n	800fe06 <HAL_SPI_Init+0x112>
 800fdd2:	687b      	ldr	r3, [r7, #4]
 800fdd4:	685b      	ldr	r3, [r3, #4]
 800fdd6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800fdda:	d103      	bne.n	800fde4 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800fddc:	687b      	ldr	r3, [r7, #4]
 800fdde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800fde0:	2b00      	cmp	r3, #0
 800fde2:	d008      	beq.n	800fdf6 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800fde4:	687b      	ldr	r3, [r7, #4]
 800fde6:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800fde8:	2b00      	cmp	r3, #0
 800fdea:	d10c      	bne.n	800fe06 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800fdec:	687b      	ldr	r3, [r7, #4]
 800fdee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800fdf0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fdf4:	d107      	bne.n	800fe06 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800fdf6:	687b      	ldr	r3, [r7, #4]
 800fdf8:	681b      	ldr	r3, [r3, #0]
 800fdfa:	681a      	ldr	r2, [r3, #0]
 800fdfc:	687b      	ldr	r3, [r7, #4]
 800fdfe:	681b      	ldr	r3, [r3, #0]
 800fe00:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800fe04:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800fe06:	687b      	ldr	r3, [r7, #4]
 800fe08:	685b      	ldr	r3, [r3, #4]
 800fe0a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800fe0e:	2b00      	cmp	r3, #0
 800fe10:	d00f      	beq.n	800fe32 <HAL_SPI_Init+0x13e>
 800fe12:	687b      	ldr	r3, [r7, #4]
 800fe14:	68db      	ldr	r3, [r3, #12]
 800fe16:	2b06      	cmp	r3, #6
 800fe18:	d90b      	bls.n	800fe32 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800fe1a:	687b      	ldr	r3, [r7, #4]
 800fe1c:	681b      	ldr	r3, [r3, #0]
 800fe1e:	681b      	ldr	r3, [r3, #0]
 800fe20:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800fe24:	687b      	ldr	r3, [r7, #4]
 800fe26:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800fe28:	687b      	ldr	r3, [r7, #4]
 800fe2a:	681b      	ldr	r3, [r3, #0]
 800fe2c:	430a      	orrs	r2, r1
 800fe2e:	601a      	str	r2, [r3, #0]
 800fe30:	e007      	b.n	800fe42 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800fe32:	687b      	ldr	r3, [r7, #4]
 800fe34:	681b      	ldr	r3, [r3, #0]
 800fe36:	681a      	ldr	r2, [r3, #0]
 800fe38:	687b      	ldr	r3, [r7, #4]
 800fe3a:	681b      	ldr	r3, [r3, #0]
 800fe3c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800fe40:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800fe42:	687b      	ldr	r3, [r7, #4]
 800fe44:	69da      	ldr	r2, [r3, #28]
 800fe46:	687b      	ldr	r3, [r7, #4]
 800fe48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fe4a:	431a      	orrs	r2, r3
 800fe4c:	68bb      	ldr	r3, [r7, #8]
 800fe4e:	431a      	orrs	r2, r3
 800fe50:	687b      	ldr	r3, [r7, #4]
 800fe52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fe54:	ea42 0103 	orr.w	r1, r2, r3
 800fe58:	687b      	ldr	r3, [r7, #4]
 800fe5a:	68da      	ldr	r2, [r3, #12]
 800fe5c:	687b      	ldr	r3, [r7, #4]
 800fe5e:	681b      	ldr	r3, [r3, #0]
 800fe60:	430a      	orrs	r2, r1
 800fe62:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800fe64:	687b      	ldr	r3, [r7, #4]
 800fe66:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800fe68:	687b      	ldr	r3, [r7, #4]
 800fe6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fe6c:	431a      	orrs	r2, r3
 800fe6e:	687b      	ldr	r3, [r7, #4]
 800fe70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fe72:	431a      	orrs	r2, r3
 800fe74:	687b      	ldr	r3, [r7, #4]
 800fe76:	699b      	ldr	r3, [r3, #24]
 800fe78:	431a      	orrs	r2, r3
 800fe7a:	687b      	ldr	r3, [r7, #4]
 800fe7c:	691b      	ldr	r3, [r3, #16]
 800fe7e:	431a      	orrs	r2, r3
 800fe80:	687b      	ldr	r3, [r7, #4]
 800fe82:	695b      	ldr	r3, [r3, #20]
 800fe84:	431a      	orrs	r2, r3
 800fe86:	687b      	ldr	r3, [r7, #4]
 800fe88:	6a1b      	ldr	r3, [r3, #32]
 800fe8a:	431a      	orrs	r2, r3
 800fe8c:	687b      	ldr	r3, [r7, #4]
 800fe8e:	685b      	ldr	r3, [r3, #4]
 800fe90:	431a      	orrs	r2, r3
 800fe92:	687b      	ldr	r3, [r7, #4]
 800fe94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fe96:	431a      	orrs	r2, r3
 800fe98:	687b      	ldr	r3, [r7, #4]
 800fe9a:	689b      	ldr	r3, [r3, #8]
 800fe9c:	431a      	orrs	r2, r3
 800fe9e:	687b      	ldr	r3, [r7, #4]
 800fea0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fea2:	ea42 0103 	orr.w	r1, r2, r3
 800fea6:	687b      	ldr	r3, [r7, #4]
 800fea8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800feaa:	687b      	ldr	r3, [r7, #4]
 800feac:	681b      	ldr	r3, [r3, #0]
 800feae:	430a      	orrs	r2, r1
 800feb0:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800feb2:	687b      	ldr	r3, [r7, #4]
 800feb4:	685b      	ldr	r3, [r3, #4]
 800feb6:	2b00      	cmp	r3, #0
 800feb8:	d113      	bne.n	800fee2 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800feba:	687b      	ldr	r3, [r7, #4]
 800febc:	681b      	ldr	r3, [r3, #0]
 800febe:	689b      	ldr	r3, [r3, #8]
 800fec0:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800fec4:	687b      	ldr	r3, [r7, #4]
 800fec6:	681b      	ldr	r3, [r3, #0]
 800fec8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800fecc:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800fece:	687b      	ldr	r3, [r7, #4]
 800fed0:	681b      	ldr	r3, [r3, #0]
 800fed2:	689b      	ldr	r3, [r3, #8]
 800fed4:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800fed8:	687b      	ldr	r3, [r7, #4]
 800feda:	681b      	ldr	r3, [r3, #0]
 800fedc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800fee0:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800fee2:	687b      	ldr	r3, [r7, #4]
 800fee4:	681b      	ldr	r3, [r3, #0]
 800fee6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800fee8:	687b      	ldr	r3, [r7, #4]
 800feea:	681b      	ldr	r3, [r3, #0]
 800feec:	f022 0201 	bic.w	r2, r2, #1
 800fef0:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800fef2:	687b      	ldr	r3, [r7, #4]
 800fef4:	685b      	ldr	r3, [r3, #4]
 800fef6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800fefa:	2b00      	cmp	r3, #0
 800fefc:	d00a      	beq.n	800ff14 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800fefe:	687b      	ldr	r3, [r7, #4]
 800ff00:	681b      	ldr	r3, [r3, #0]
 800ff02:	68db      	ldr	r3, [r3, #12]
 800ff04:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800ff08:	687b      	ldr	r3, [r7, #4]
 800ff0a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800ff0c:	687b      	ldr	r3, [r7, #4]
 800ff0e:	681b      	ldr	r3, [r3, #0]
 800ff10:	430a      	orrs	r2, r1
 800ff12:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800ff14:	687b      	ldr	r3, [r7, #4]
 800ff16:	2200      	movs	r2, #0
 800ff18:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800ff1c:	687b      	ldr	r3, [r7, #4]
 800ff1e:	2201      	movs	r2, #1
 800ff20:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800ff24:	2300      	movs	r3, #0
}
 800ff26:	4618      	mov	r0, r3
 800ff28:	3710      	adds	r7, #16
 800ff2a:	46bd      	mov	sp, r7
 800ff2c:	bd80      	pop	{r7, pc}
 800ff2e:	bf00      	nop
 800ff30:	40013000 	.word	0x40013000
 800ff34:	40003800 	.word	0x40003800
 800ff38:	40003c00 	.word	0x40003c00

0800ff3c <HAL_SPI_Transmit_IT>:
  * @param  pData: pointer to data buffer
  * @param  Size : amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 800ff3c:	b480      	push	{r7}
 800ff3e:	b085      	sub	sp, #20
 800ff40:	af00      	add	r7, sp, #0
 800ff42:	60f8      	str	r0, [r7, #12]
 800ff44:	60b9      	str	r1, [r7, #8]
 800ff46:	4613      	mov	r3, r2
 800ff48:	80fb      	strh	r3, [r7, #6]
  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  if ((pData == NULL) || (Size == 0UL))
 800ff4a:	68bb      	ldr	r3, [r7, #8]
 800ff4c:	2b00      	cmp	r3, #0
 800ff4e:	d002      	beq.n	800ff56 <HAL_SPI_Transmit_IT+0x1a>
 800ff50:	88fb      	ldrh	r3, [r7, #6]
 800ff52:	2b00      	cmp	r3, #0
 800ff54:	d101      	bne.n	800ff5a <HAL_SPI_Transmit_IT+0x1e>
  {
    return HAL_ERROR;
 800ff56:	2301      	movs	r3, #1
 800ff58:	e08b      	b.n	8010072 <HAL_SPI_Transmit_IT+0x136>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 800ff5a:	68fb      	ldr	r3, [r7, #12]
 800ff5c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800ff60:	b2db      	uxtb	r3, r3
 800ff62:	2b01      	cmp	r3, #1
 800ff64:	d001      	beq.n	800ff6a <HAL_SPI_Transmit_IT+0x2e>
  {
    return HAL_BUSY;
 800ff66:	2302      	movs	r3, #2
 800ff68:	e083      	b.n	8010072 <HAL_SPI_Transmit_IT+0x136>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800ff6a:	68fb      	ldr	r3, [r7, #12]
 800ff6c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800ff70:	2b01      	cmp	r3, #1
 800ff72:	d101      	bne.n	800ff78 <HAL_SPI_Transmit_IT+0x3c>
 800ff74:	2302      	movs	r3, #2
 800ff76:	e07c      	b.n	8010072 <HAL_SPI_Transmit_IT+0x136>
 800ff78:	68fb      	ldr	r3, [r7, #12]
 800ff7a:	2201      	movs	r2, #1
 800ff7c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800ff80:	68fb      	ldr	r3, [r7, #12]
 800ff82:	2203      	movs	r2, #3
 800ff84:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ff88:	68fb      	ldr	r3, [r7, #12]
 800ff8a:	2200      	movs	r2, #0
 800ff8c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800ff90:	68fb      	ldr	r3, [r7, #12]
 800ff92:	68ba      	ldr	r2, [r7, #8]
 800ff94:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 800ff96:	68fb      	ldr	r3, [r7, #12]
 800ff98:	88fa      	ldrh	r2, [r7, #6]
 800ff9a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 800ff9e:	68fb      	ldr	r3, [r7, #12]
 800ffa0:	88fa      	ldrh	r2, [r7, #6]
 800ffa2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800ffa6:	68fb      	ldr	r3, [r7, #12]
 800ffa8:	2200      	movs	r2, #0
 800ffaa:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 800ffac:	68fb      	ldr	r3, [r7, #12]
 800ffae:	2200      	movs	r2, #0
 800ffb0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 800ffb4:	68fb      	ldr	r3, [r7, #12]
 800ffb6:	2200      	movs	r2, #0
 800ffb8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxISR       = NULL;
 800ffbc:	68fb      	ldr	r3, [r7, #12]
 800ffbe:	2200      	movs	r2, #0
 800ffc0:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->Reload.pTxBuffPtr  = NULL;
  hspi->Reload.TxXferSize  = NULL;
#endif /* USE_SPI_RELOAD_TRANSFER */

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800ffc2:	68fb      	ldr	r3, [r7, #12]
 800ffc4:	68db      	ldr	r3, [r3, #12]
 800ffc6:	2b0f      	cmp	r3, #15
 800ffc8:	d903      	bls.n	800ffd2 <HAL_SPI_Transmit_IT+0x96>
  {
    hspi->TxISR = SPI_TxISR_32BIT;
 800ffca:	68fb      	ldr	r3, [r7, #12]
 800ffcc:	4a2c      	ldr	r2, [pc, #176]	@ (8010080 <HAL_SPI_Transmit_IT+0x144>)
 800ffce:	675a      	str	r2, [r3, #116]	@ 0x74
 800ffd0:	e00a      	b.n	800ffe8 <HAL_SPI_Transmit_IT+0xac>
  }
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ffd2:	68fb      	ldr	r3, [r7, #12]
 800ffd4:	68db      	ldr	r3, [r3, #12]
 800ffd6:	2b07      	cmp	r3, #7
 800ffd8:	d903      	bls.n	800ffe2 <HAL_SPI_Transmit_IT+0xa6>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 800ffda:	68fb      	ldr	r3, [r7, #12]
 800ffdc:	4a29      	ldr	r2, [pc, #164]	@ (8010084 <HAL_SPI_Transmit_IT+0x148>)
 800ffde:	675a      	str	r2, [r3, #116]	@ 0x74
 800ffe0:	e002      	b.n	800ffe8 <HAL_SPI_Transmit_IT+0xac>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 800ffe2:	68fb      	ldr	r3, [r7, #12]
 800ffe4:	4a28      	ldr	r2, [pc, #160]	@ (8010088 <HAL_SPI_Transmit_IT+0x14c>)
 800ffe6:	675a      	str	r2, [r3, #116]	@ 0x74
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ffe8:	68fb      	ldr	r3, [r7, #12]
 800ffea:	689b      	ldr	r3, [r3, #8]
 800ffec:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800fff0:	d108      	bne.n	8010004 <HAL_SPI_Transmit_IT+0xc8>
  {
    SPI_1LINE_TX(hspi);
 800fff2:	68fb      	ldr	r3, [r7, #12]
 800fff4:	681b      	ldr	r3, [r3, #0]
 800fff6:	681a      	ldr	r2, [r3, #0]
 800fff8:	68fb      	ldr	r3, [r7, #12]
 800fffa:	681b      	ldr	r3, [r3, #0]
 800fffc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8010000:	601a      	str	r2, [r3, #0]
 8010002:	e009      	b.n	8010018 <HAL_SPI_Transmit_IT+0xdc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8010004:	68fb      	ldr	r3, [r7, #12]
 8010006:	681b      	ldr	r3, [r3, #0]
 8010008:	68db      	ldr	r3, [r3, #12]
 801000a:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 801000e:	68fb      	ldr	r3, [r7, #12]
 8010010:	681b      	ldr	r3, [r3, #0]
 8010012:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8010016:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8010018:	68fb      	ldr	r3, [r7, #12]
 801001a:	681b      	ldr	r3, [r3, #0]
 801001c:	685a      	ldr	r2, [r3, #4]
 801001e:	4b1b      	ldr	r3, [pc, #108]	@ (801008c <HAL_SPI_Transmit_IT+0x150>)
 8010020:	4013      	ands	r3, r2
 8010022:	88f9      	ldrh	r1, [r7, #6]
 8010024:	68fa      	ldr	r2, [r7, #12]
 8010026:	6812      	ldr	r2, [r2, #0]
 8010028:	430b      	orrs	r3, r1
 801002a:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 801002c:	68fb      	ldr	r3, [r7, #12]
 801002e:	681b      	ldr	r3, [r3, #0]
 8010030:	681a      	ldr	r2, [r3, #0]
 8010032:	68fb      	ldr	r3, [r7, #12]
 8010034:	681b      	ldr	r3, [r3, #0]
 8010036:	f042 0201 	orr.w	r2, r2, #1
 801003a:	601a      	str	r2, [r3, #0]

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 801003c:	68fb      	ldr	r3, [r7, #12]
 801003e:	2200      	movs	r2, #0
 8010040:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Enable EOT, TXP, FRE, MODF, UDR and TSERF interrupts */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_UDR | SPI_IT_FRE | SPI_IT_MODF | SPI_IT_TSERF));
 8010044:	68fb      	ldr	r3, [r7, #12]
 8010046:	681b      	ldr	r3, [r3, #0]
 8010048:	6919      	ldr	r1, [r3, #16]
 801004a:	68fb      	ldr	r3, [r7, #12]
 801004c:	681a      	ldr	r2, [r3, #0]
 801004e:	f240 732a 	movw	r3, #1834	@ 0x72a
 8010052:	430b      	orrs	r3, r1
 8010054:	6113      	str	r3, [r2, #16]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8010056:	68fb      	ldr	r3, [r7, #12]
 8010058:	685b      	ldr	r3, [r3, #4]
 801005a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 801005e:	d107      	bne.n	8010070 <HAL_SPI_Transmit_IT+0x134>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8010060:	68fb      	ldr	r3, [r7, #12]
 8010062:	681b      	ldr	r3, [r3, #0]
 8010064:	681a      	ldr	r2, [r3, #0]
 8010066:	68fb      	ldr	r3, [r7, #12]
 8010068:	681b      	ldr	r3, [r3, #0]
 801006a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801006e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8010070:	2300      	movs	r3, #0
}
 8010072:	4618      	mov	r0, r3
 8010074:	3714      	adds	r7, #20
 8010076:	46bd      	mov	sp, r7
 8010078:	f85d 7b04 	ldr.w	r7, [sp], #4
 801007c:	4770      	bx	lr
 801007e:	bf00      	nop
 8010080:	0801057d 	.word	0x0801057d
 8010084:	0801051f 	.word	0x0801051f
 8010088:	080104c5 	.word	0x080104c5
 801008c:	ffff0000 	.word	0xffff0000

08010090 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8010090:	b580      	push	{r7, lr}
 8010092:	b08a      	sub	sp, #40	@ 0x28
 8010094:	af00      	add	r7, sp, #0
 8010096:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 8010098:	687b      	ldr	r3, [r7, #4]
 801009a:	681b      	ldr	r3, [r3, #0]
 801009c:	691b      	ldr	r3, [r3, #16]
 801009e:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 80100a0:	687b      	ldr	r3, [r7, #4]
 80100a2:	681b      	ldr	r3, [r3, #0]
 80100a4:	695b      	ldr	r3, [r3, #20]
 80100a6:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 80100a8:	6a3a      	ldr	r2, [r7, #32]
 80100aa:	69fb      	ldr	r3, [r7, #28]
 80100ac:	4013      	ands	r3, r2
 80100ae:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 80100b0:	687b      	ldr	r3, [r7, #4]
 80100b2:	681b      	ldr	r3, [r3, #0]
 80100b4:	689b      	ldr	r3, [r3, #8]
 80100b6:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 80100b8:	2300      	movs	r3, #0
 80100ba:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 80100bc:	687b      	ldr	r3, [r7, #4]
 80100be:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80100c2:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 80100c4:	687b      	ldr	r3, [r7, #4]
 80100c6:	681b      	ldr	r3, [r3, #0]
 80100c8:	3330      	adds	r3, #48	@ 0x30
 80100ca:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 80100cc:	69fb      	ldr	r3, [r7, #28]
 80100ce:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80100d2:	2b00      	cmp	r3, #0
 80100d4:	d010      	beq.n	80100f8 <HAL_SPI_IRQHandler+0x68>
 80100d6:	6a3b      	ldr	r3, [r7, #32]
 80100d8:	f003 0308 	and.w	r3, r3, #8
 80100dc:	2b00      	cmp	r3, #0
 80100de:	d00b      	beq.n	80100f8 <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 80100e0:	687b      	ldr	r3, [r7, #4]
 80100e2:	681b      	ldr	r3, [r3, #0]
 80100e4:	699a      	ldr	r2, [r3, #24]
 80100e6:	687b      	ldr	r3, [r7, #4]
 80100e8:	681b      	ldr	r3, [r3, #0]
 80100ea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80100ee:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 80100f0:	6878      	ldr	r0, [r7, #4]
 80100f2:	f000 f9c3 	bl	801047c <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 80100f6:	e192      	b.n	801041e <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 80100f8:	69bb      	ldr	r3, [r7, #24]
 80100fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80100fe:	2b00      	cmp	r3, #0
 8010100:	d113      	bne.n	801012a <HAL_SPI_IRQHandler+0x9a>
 8010102:	69bb      	ldr	r3, [r7, #24]
 8010104:	f003 0320 	and.w	r3, r3, #32
 8010108:	2b00      	cmp	r3, #0
 801010a:	d10e      	bne.n	801012a <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 801010c:	69bb      	ldr	r3, [r7, #24]
 801010e:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8010112:	2b00      	cmp	r3, #0
 8010114:	d009      	beq.n	801012a <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 8010116:	687b      	ldr	r3, [r7, #4]
 8010118:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801011a:	6878      	ldr	r0, [r7, #4]
 801011c:	4798      	blx	r3
    hspi->RxISR(hspi);
 801011e:	687b      	ldr	r3, [r7, #4]
 8010120:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010122:	6878      	ldr	r0, [r7, #4]
 8010124:	4798      	blx	r3
    handled = 1UL;
 8010126:	2301      	movs	r3, #1
 8010128:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 801012a:	69bb      	ldr	r3, [r7, #24]
 801012c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010130:	2b00      	cmp	r3, #0
 8010132:	d10f      	bne.n	8010154 <HAL_SPI_IRQHandler+0xc4>
 8010134:	69bb      	ldr	r3, [r7, #24]
 8010136:	f003 0301 	and.w	r3, r3, #1
 801013a:	2b00      	cmp	r3, #0
 801013c:	d00a      	beq.n	8010154 <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 801013e:	69bb      	ldr	r3, [r7, #24]
 8010140:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8010144:	2b00      	cmp	r3, #0
 8010146:	d105      	bne.n	8010154 <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 8010148:	687b      	ldr	r3, [r7, #4]
 801014a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801014c:	6878      	ldr	r0, [r7, #4]
 801014e:	4798      	blx	r3
    handled = 1UL;
 8010150:	2301      	movs	r3, #1
 8010152:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8010154:	69bb      	ldr	r3, [r7, #24]
 8010156:	f003 0320 	and.w	r3, r3, #32
 801015a:	2b00      	cmp	r3, #0
 801015c:	d10f      	bne.n	801017e <HAL_SPI_IRQHandler+0xee>
 801015e:	69bb      	ldr	r3, [r7, #24]
 8010160:	f003 0302 	and.w	r3, r3, #2
 8010164:	2b00      	cmp	r3, #0
 8010166:	d00a      	beq.n	801017e <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8010168:	69bb      	ldr	r3, [r7, #24]
 801016a:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 801016e:	2b00      	cmp	r3, #0
 8010170:	d105      	bne.n	801017e <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 8010172:	687b      	ldr	r3, [r7, #4]
 8010174:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010176:	6878      	ldr	r0, [r7, #4]
 8010178:	4798      	blx	r3
    handled = 1UL;
 801017a:	2301      	movs	r3, #1
 801017c:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 801017e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010180:	2b00      	cmp	r3, #0
 8010182:	f040 8147 	bne.w	8010414 <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 8010186:	69bb      	ldr	r3, [r7, #24]
 8010188:	f003 0308 	and.w	r3, r3, #8
 801018c:	2b00      	cmp	r3, #0
 801018e:	f000 808b 	beq.w	80102a8 <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8010192:	687b      	ldr	r3, [r7, #4]
 8010194:	681b      	ldr	r3, [r3, #0]
 8010196:	699a      	ldr	r2, [r3, #24]
 8010198:	687b      	ldr	r3, [r7, #4]
 801019a:	681b      	ldr	r3, [r3, #0]
 801019c:	f042 0208 	orr.w	r2, r2, #8
 80101a0:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80101a2:	687b      	ldr	r3, [r7, #4]
 80101a4:	681b      	ldr	r3, [r3, #0]
 80101a6:	699a      	ldr	r2, [r3, #24]
 80101a8:	687b      	ldr	r3, [r7, #4]
 80101aa:	681b      	ldr	r3, [r3, #0]
 80101ac:	f042 0210 	orr.w	r2, r2, #16
 80101b0:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 80101b2:	687b      	ldr	r3, [r7, #4]
 80101b4:	681b      	ldr	r3, [r3, #0]
 80101b6:	699a      	ldr	r2, [r3, #24]
 80101b8:	687b      	ldr	r3, [r7, #4]
 80101ba:	681b      	ldr	r3, [r3, #0]
 80101bc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80101c0:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 80101c2:	687b      	ldr	r3, [r7, #4]
 80101c4:	681b      	ldr	r3, [r3, #0]
 80101c6:	691a      	ldr	r2, [r3, #16]
 80101c8:	687b      	ldr	r3, [r7, #4]
 80101ca:	681b      	ldr	r3, [r3, #0]
 80101cc:	f022 0208 	bic.w	r2, r2, #8
 80101d0:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 80101d2:	687b      	ldr	r3, [r7, #4]
 80101d4:	681b      	ldr	r3, [r3, #0]
 80101d6:	689b      	ldr	r3, [r3, #8]
 80101d8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80101dc:	2b00      	cmp	r3, #0
 80101de:	d13d      	bne.n	801025c <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 80101e0:	e036      	b.n	8010250 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80101e2:	687b      	ldr	r3, [r7, #4]
 80101e4:	68db      	ldr	r3, [r3, #12]
 80101e6:	2b0f      	cmp	r3, #15
 80101e8:	d90b      	bls.n	8010202 <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80101ea:	687b      	ldr	r3, [r7, #4]
 80101ec:	681a      	ldr	r2, [r3, #0]
 80101ee:	687b      	ldr	r3, [r7, #4]
 80101f0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80101f2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80101f4:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 80101f6:	687b      	ldr	r3, [r7, #4]
 80101f8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80101fa:	1d1a      	adds	r2, r3, #4
 80101fc:	687b      	ldr	r3, [r7, #4]
 80101fe:	665a      	str	r2, [r3, #100]	@ 0x64
 8010200:	e01d      	b.n	801023e <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8010202:	687b      	ldr	r3, [r7, #4]
 8010204:	68db      	ldr	r3, [r3, #12]
 8010206:	2b07      	cmp	r3, #7
 8010208:	d90b      	bls.n	8010222 <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 801020a:	687b      	ldr	r3, [r7, #4]
 801020c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801020e:	68fa      	ldr	r2, [r7, #12]
 8010210:	8812      	ldrh	r2, [r2, #0]
 8010212:	b292      	uxth	r2, r2
 8010214:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8010216:	687b      	ldr	r3, [r7, #4]
 8010218:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801021a:	1c9a      	adds	r2, r3, #2
 801021c:	687b      	ldr	r3, [r7, #4]
 801021e:	665a      	str	r2, [r3, #100]	@ 0x64
 8010220:	e00d      	b.n	801023e <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8010222:	687b      	ldr	r3, [r7, #4]
 8010224:	681b      	ldr	r3, [r3, #0]
 8010226:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 801022a:	687b      	ldr	r3, [r7, #4]
 801022c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801022e:	7812      	ldrb	r2, [r2, #0]
 8010230:	b2d2      	uxtb	r2, r2
 8010232:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8010234:	687b      	ldr	r3, [r7, #4]
 8010236:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010238:	1c5a      	adds	r2, r3, #1
 801023a:	687b      	ldr	r3, [r7, #4]
 801023c:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 801023e:	687b      	ldr	r3, [r7, #4]
 8010240:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8010244:	b29b      	uxth	r3, r3
 8010246:	3b01      	subs	r3, #1
 8010248:	b29a      	uxth	r2, r3
 801024a:	687b      	ldr	r3, [r7, #4]
 801024c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 8010250:	687b      	ldr	r3, [r7, #4]
 8010252:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8010256:	b29b      	uxth	r3, r3
 8010258:	2b00      	cmp	r3, #0
 801025a:	d1c2      	bne.n	80101e2 <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 801025c:	6878      	ldr	r0, [r7, #4]
 801025e:	f000 f9b9 	bl	80105d4 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 8010262:	687b      	ldr	r3, [r7, #4]
 8010264:	2201      	movs	r2, #1
 8010266:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 801026a:	687b      	ldr	r3, [r7, #4]
 801026c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010270:	2b00      	cmp	r3, #0
 8010272:	d003      	beq.n	801027c <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8010274:	6878      	ldr	r0, [r7, #4]
 8010276:	f000 f8f7 	bl	8010468 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 801027a:	e0d0      	b.n	801041e <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 801027c:	7cfb      	ldrb	r3, [r7, #19]
 801027e:	2b05      	cmp	r3, #5
 8010280:	d103      	bne.n	801028a <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 8010282:	6878      	ldr	r0, [r7, #4]
 8010284:	f000 f8e6 	bl	8010454 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 8010288:	e0c6      	b.n	8010418 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 801028a:	7cfb      	ldrb	r3, [r7, #19]
 801028c:	2b04      	cmp	r3, #4
 801028e:	d103      	bne.n	8010298 <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 8010290:	6878      	ldr	r0, [r7, #4]
 8010292:	f000 f8d5 	bl	8010440 <HAL_SPI_RxCpltCallback>
    return;
 8010296:	e0bf      	b.n	8010418 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 8010298:	7cfb      	ldrb	r3, [r7, #19]
 801029a:	2b03      	cmp	r3, #3
 801029c:	f040 80bc 	bne.w	8010418 <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 80102a0:	6878      	ldr	r0, [r7, #4]
 80102a2:	f000 f8c3 	bl	801042c <HAL_SPI_TxCpltCallback>
    return;
 80102a6:	e0b7      	b.n	8010418 <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 80102a8:	69bb      	ldr	r3, [r7, #24]
 80102aa:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 80102ae:	2b00      	cmp	r3, #0
 80102b0:	f000 80b5 	beq.w	801041e <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 80102b4:	69bb      	ldr	r3, [r7, #24]
 80102b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80102ba:	2b00      	cmp	r3, #0
 80102bc:	d00f      	beq.n	80102de <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80102be:	687b      	ldr	r3, [r7, #4]
 80102c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80102c4:	f043 0204 	orr.w	r2, r3, #4
 80102c8:	687b      	ldr	r3, [r7, #4]
 80102ca:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80102ce:	687b      	ldr	r3, [r7, #4]
 80102d0:	681b      	ldr	r3, [r3, #0]
 80102d2:	699a      	ldr	r2, [r3, #24]
 80102d4:	687b      	ldr	r3, [r7, #4]
 80102d6:	681b      	ldr	r3, [r3, #0]
 80102d8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80102dc:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 80102de:	69bb      	ldr	r3, [r7, #24]
 80102e0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80102e4:	2b00      	cmp	r3, #0
 80102e6:	d00f      	beq.n	8010308 <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80102e8:	687b      	ldr	r3, [r7, #4]
 80102ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80102ee:	f043 0201 	orr.w	r2, r3, #1
 80102f2:	687b      	ldr	r3, [r7, #4]
 80102f4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80102f8:	687b      	ldr	r3, [r7, #4]
 80102fa:	681b      	ldr	r3, [r3, #0]
 80102fc:	699a      	ldr	r2, [r3, #24]
 80102fe:	687b      	ldr	r3, [r7, #4]
 8010300:	681b      	ldr	r3, [r3, #0]
 8010302:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8010306:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 8010308:	69bb      	ldr	r3, [r7, #24]
 801030a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801030e:	2b00      	cmp	r3, #0
 8010310:	d00f      	beq.n	8010332 <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8010312:	687b      	ldr	r3, [r7, #4]
 8010314:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010318:	f043 0208 	orr.w	r2, r3, #8
 801031c:	687b      	ldr	r3, [r7, #4]
 801031e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8010322:	687b      	ldr	r3, [r7, #4]
 8010324:	681b      	ldr	r3, [r3, #0]
 8010326:	699a      	ldr	r2, [r3, #24]
 8010328:	687b      	ldr	r3, [r7, #4]
 801032a:	681b      	ldr	r3, [r3, #0]
 801032c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8010330:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 8010332:	69bb      	ldr	r3, [r7, #24]
 8010334:	f003 0320 	and.w	r3, r3, #32
 8010338:	2b00      	cmp	r3, #0
 801033a:	d00f      	beq.n	801035c <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 801033c:	687b      	ldr	r3, [r7, #4]
 801033e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010342:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8010346:	687b      	ldr	r3, [r7, #4]
 8010348:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 801034c:	687b      	ldr	r3, [r7, #4]
 801034e:	681b      	ldr	r3, [r3, #0]
 8010350:	699a      	ldr	r2, [r3, #24]
 8010352:	687b      	ldr	r3, [r7, #4]
 8010354:	681b      	ldr	r3, [r3, #0]
 8010356:	f042 0220 	orr.w	r2, r2, #32
 801035a:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 801035c:	687b      	ldr	r3, [r7, #4]
 801035e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010362:	2b00      	cmp	r3, #0
 8010364:	d05a      	beq.n	801041c <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 8010366:	687b      	ldr	r3, [r7, #4]
 8010368:	681b      	ldr	r3, [r3, #0]
 801036a:	681a      	ldr	r2, [r3, #0]
 801036c:	687b      	ldr	r3, [r7, #4]
 801036e:	681b      	ldr	r3, [r3, #0]
 8010370:	f022 0201 	bic.w	r2, r2, #1
 8010374:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 8010376:	687b      	ldr	r3, [r7, #4]
 8010378:	681b      	ldr	r3, [r3, #0]
 801037a:	6919      	ldr	r1, [r3, #16]
 801037c:	687b      	ldr	r3, [r7, #4]
 801037e:	681a      	ldr	r2, [r3, #0]
 8010380:	4b28      	ldr	r3, [pc, #160]	@ (8010424 <HAL_SPI_IRQHandler+0x394>)
 8010382:	400b      	ands	r3, r1
 8010384:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8010386:	697b      	ldr	r3, [r7, #20]
 8010388:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 801038c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8010390:	d138      	bne.n	8010404 <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8010392:	687b      	ldr	r3, [r7, #4]
 8010394:	681b      	ldr	r3, [r3, #0]
 8010396:	689a      	ldr	r2, [r3, #8]
 8010398:	687b      	ldr	r3, [r7, #4]
 801039a:	681b      	ldr	r3, [r3, #0]
 801039c:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80103a0:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80103a2:	687b      	ldr	r3, [r7, #4]
 80103a4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80103a6:	2b00      	cmp	r3, #0
 80103a8:	d013      	beq.n	80103d2 <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80103aa:	687b      	ldr	r3, [r7, #4]
 80103ac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80103ae:	4a1e      	ldr	r2, [pc, #120]	@ (8010428 <HAL_SPI_IRQHandler+0x398>)
 80103b0:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80103b2:	687b      	ldr	r3, [r7, #4]
 80103b4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80103b6:	4618      	mov	r0, r3
 80103b8:	f7f6 ff7c 	bl	80072b4 <HAL_DMA_Abort_IT>
 80103bc:	4603      	mov	r3, r0
 80103be:	2b00      	cmp	r3, #0
 80103c0:	d007      	beq.n	80103d2 <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80103c2:	687b      	ldr	r3, [r7, #4]
 80103c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80103c8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80103cc:	687b      	ldr	r3, [r7, #4]
 80103ce:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80103d2:	687b      	ldr	r3, [r7, #4]
 80103d4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80103d6:	2b00      	cmp	r3, #0
 80103d8:	d020      	beq.n	801041c <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80103da:	687b      	ldr	r3, [r7, #4]
 80103dc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80103de:	4a12      	ldr	r2, [pc, #72]	@ (8010428 <HAL_SPI_IRQHandler+0x398>)
 80103e0:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80103e2:	687b      	ldr	r3, [r7, #4]
 80103e4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80103e6:	4618      	mov	r0, r3
 80103e8:	f7f6 ff64 	bl	80072b4 <HAL_DMA_Abort_IT>
 80103ec:	4603      	mov	r3, r0
 80103ee:	2b00      	cmp	r3, #0
 80103f0:	d014      	beq.n	801041c <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80103f2:	687b      	ldr	r3, [r7, #4]
 80103f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80103f8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80103fc:	687b      	ldr	r3, [r7, #4]
 80103fe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8010402:	e00b      	b.n	801041c <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 8010404:	687b      	ldr	r3, [r7, #4]
 8010406:	2201      	movs	r2, #1
 8010408:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 801040c:	6878      	ldr	r0, [r7, #4]
 801040e:	f000 f82b 	bl	8010468 <HAL_SPI_ErrorCallback>
    return;
 8010412:	e003      	b.n	801041c <HAL_SPI_IRQHandler+0x38c>
    return;
 8010414:	bf00      	nop
 8010416:	e002      	b.n	801041e <HAL_SPI_IRQHandler+0x38e>
    return;
 8010418:	bf00      	nop
 801041a:	e000      	b.n	801041e <HAL_SPI_IRQHandler+0x38e>
    return;
 801041c:	bf00      	nop
  }
}
 801041e:	3728      	adds	r7, #40	@ 0x28
 8010420:	46bd      	mov	sp, r7
 8010422:	bd80      	pop	{r7, pc}
 8010424:	fffffc94 	.word	0xfffffc94
 8010428:	08010491 	.word	0x08010491

0801042c <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 801042c:	b480      	push	{r7}
 801042e:	b083      	sub	sp, #12
 8010430:	af00      	add	r7, sp, #0
 8010432:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8010434:	bf00      	nop
 8010436:	370c      	adds	r7, #12
 8010438:	46bd      	mov	sp, r7
 801043a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801043e:	4770      	bx	lr

08010440 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8010440:	b480      	push	{r7}
 8010442:	b083      	sub	sp, #12
 8010444:	af00      	add	r7, sp, #0
 8010446:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8010448:	bf00      	nop
 801044a:	370c      	adds	r7, #12
 801044c:	46bd      	mov	sp, r7
 801044e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010452:	4770      	bx	lr

08010454 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8010454:	b480      	push	{r7}
 8010456:	b083      	sub	sp, #12
 8010458:	af00      	add	r7, sp, #0
 801045a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 801045c:	bf00      	nop
 801045e:	370c      	adds	r7, #12
 8010460:	46bd      	mov	sp, r7
 8010462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010466:	4770      	bx	lr

08010468 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8010468:	b480      	push	{r7}
 801046a:	b083      	sub	sp, #12
 801046c:	af00      	add	r7, sp, #0
 801046e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8010470:	bf00      	nop
 8010472:	370c      	adds	r7, #12
 8010474:	46bd      	mov	sp, r7
 8010476:	f85d 7b04 	ldr.w	r7, [sp], #4
 801047a:	4770      	bx	lr

0801047c <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 801047c:	b480      	push	{r7}
 801047e:	b083      	sub	sp, #12
 8010480:	af00      	add	r7, sp, #0
 8010482:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 8010484:	bf00      	nop
 8010486:	370c      	adds	r7, #12
 8010488:	46bd      	mov	sp, r7
 801048a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801048e:	4770      	bx	lr

08010490 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8010490:	b580      	push	{r7, lr}
 8010492:	b084      	sub	sp, #16
 8010494:	af00      	add	r7, sp, #0
 8010496:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8010498:	687b      	ldr	r3, [r7, #4]
 801049a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801049c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 801049e:	68fb      	ldr	r3, [r7, #12]
 80104a0:	2200      	movs	r2, #0
 80104a2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 80104a6:	68fb      	ldr	r3, [r7, #12]
 80104a8:	2200      	movs	r2, #0
 80104aa:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 80104ae:	68fb      	ldr	r3, [r7, #12]
 80104b0:	2201      	movs	r2, #1
 80104b2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80104b6:	68f8      	ldr	r0, [r7, #12]
 80104b8:	f7ff ffd6 	bl	8010468 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80104bc:	bf00      	nop
 80104be:	3710      	adds	r7, #16
 80104c0:	46bd      	mov	sp, r7
 80104c2:	bd80      	pop	{r7, pc}

080104c4 <SPI_TxISR_8BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(SPI_HandleTypeDef *hspi)
{
 80104c4:	b480      	push	{r7}
 80104c6:	b083      	sub	sp, #12
 80104c8:	af00      	add	r7, sp, #0
 80104ca:	6078      	str	r0, [r7, #4]
  /* Transmit data in 8 Bit mode */
  *(__IO uint8_t *)&hspi->Instance->TXDR = *((const uint8_t *)hspi->pTxBuffPtr);
 80104cc:	687b      	ldr	r3, [r7, #4]
 80104ce:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80104d0:	687b      	ldr	r3, [r7, #4]
 80104d2:	681b      	ldr	r3, [r3, #0]
 80104d4:	3320      	adds	r3, #32
 80104d6:	7812      	ldrb	r2, [r2, #0]
 80104d8:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr += sizeof(uint8_t);
 80104da:	687b      	ldr	r3, [r7, #4]
 80104dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80104de:	1c5a      	adds	r2, r3, #1
 80104e0:	687b      	ldr	r3, [r7, #4]
 80104e2:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount--;
 80104e4:	687b      	ldr	r3, [r7, #4]
 80104e6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80104ea:	b29b      	uxth	r3, r3
 80104ec:	3b01      	subs	r3, #1
 80104ee:	b29a      	uxth	r2, r3
 80104f0:	687b      	ldr	r3, [r7, #4]
 80104f2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Disable IT if no more data excepted */
  if (hspi->TxXferCount == 0UL)
 80104f6:	687b      	ldr	r3, [r7, #4]
 80104f8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80104fc:	b29b      	uxth	r3, r3
 80104fe:	2b00      	cmp	r3, #0
 8010500:	d107      	bne.n	8010512 <SPI_TxISR_8BIT+0x4e>
      /* Disable TXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
    }
#else
    /* Disable TXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
 8010502:	687b      	ldr	r3, [r7, #4]
 8010504:	681b      	ldr	r3, [r3, #0]
 8010506:	691a      	ldr	r2, [r3, #16]
 8010508:	687b      	ldr	r3, [r7, #4]
 801050a:	681b      	ldr	r3, [r3, #0]
 801050c:	f022 0202 	bic.w	r2, r2, #2
 8010510:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 8010512:	bf00      	nop
 8010514:	370c      	adds	r7, #12
 8010516:	46bd      	mov	sp, r7
 8010518:	f85d 7b04 	ldr.w	r7, [sp], #4
 801051c:	4770      	bx	lr

0801051e <SPI_TxISR_16BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(SPI_HandleTypeDef *hspi)
{
 801051e:	b480      	push	{r7}
 8010520:	b085      	sub	sp, #20
 8010522:	af00      	add	r7, sp, #0
 8010524:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8010526:	687b      	ldr	r3, [r7, #4]
 8010528:	681b      	ldr	r3, [r3, #0]
 801052a:	3320      	adds	r3, #32
 801052c:	60fb      	str	r3, [r7, #12]

  *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 801052e:	687b      	ldr	r3, [r7, #4]
 8010530:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010532:	881a      	ldrh	r2, [r3, #0]
 8010534:	68fb      	ldr	r3, [r7, #12]
 8010536:	801a      	strh	r2, [r3, #0]
#else
  *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8010538:	687b      	ldr	r3, [r7, #4]
 801053a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801053c:	1c9a      	adds	r2, r3, #2
 801053e:	687b      	ldr	r3, [r7, #4]
 8010540:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount--;
 8010542:	687b      	ldr	r3, [r7, #4]
 8010544:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010548:	b29b      	uxth	r3, r3
 801054a:	3b01      	subs	r3, #1
 801054c:	b29a      	uxth	r2, r3
 801054e:	687b      	ldr	r3, [r7, #4]
 8010550:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Disable IT if no more data excepted */
  if (hspi->TxXferCount == 0UL)
 8010554:	687b      	ldr	r3, [r7, #4]
 8010556:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801055a:	b29b      	uxth	r3, r3
 801055c:	2b00      	cmp	r3, #0
 801055e:	d107      	bne.n	8010570 <SPI_TxISR_16BIT+0x52>
      /* Disable TXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
    }
#else
    /* Disable TXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
 8010560:	687b      	ldr	r3, [r7, #4]
 8010562:	681b      	ldr	r3, [r3, #0]
 8010564:	691a      	ldr	r2, [r3, #16]
 8010566:	687b      	ldr	r3, [r7, #4]
 8010568:	681b      	ldr	r3, [r3, #0]
 801056a:	f022 0202 	bic.w	r2, r2, #2
 801056e:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 8010570:	bf00      	nop
 8010572:	3714      	adds	r7, #20
 8010574:	46bd      	mov	sp, r7
 8010576:	f85d 7b04 	ldr.w	r7, [sp], #4
 801057a:	4770      	bx	lr

0801057c <SPI_TxISR_32BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_32BIT(SPI_HandleTypeDef *hspi)
{
 801057c:	b480      	push	{r7}
 801057e:	b083      	sub	sp, #12
 8010580:	af00      	add	r7, sp, #0
 8010582:	6078      	str	r0, [r7, #4]
  /* Transmit data in 32 Bit mode */
  *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8010584:	687b      	ldr	r3, [r7, #4]
 8010586:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8010588:	687b      	ldr	r3, [r7, #4]
 801058a:	681b      	ldr	r3, [r3, #0]
 801058c:	6812      	ldr	r2, [r2, #0]
 801058e:	621a      	str	r2, [r3, #32]
  hspi->pTxBuffPtr += sizeof(uint32_t);
 8010590:	687b      	ldr	r3, [r7, #4]
 8010592:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010594:	1d1a      	adds	r2, r3, #4
 8010596:	687b      	ldr	r3, [r7, #4]
 8010598:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount--;
 801059a:	687b      	ldr	r3, [r7, #4]
 801059c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80105a0:	b29b      	uxth	r3, r3
 80105a2:	3b01      	subs	r3, #1
 80105a4:	b29a      	uxth	r2, r3
 80105a6:	687b      	ldr	r3, [r7, #4]
 80105a8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Disable IT if no more data excepted */
  if (hspi->TxXferCount == 0UL)
 80105ac:	687b      	ldr	r3, [r7, #4]
 80105ae:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80105b2:	b29b      	uxth	r3, r3
 80105b4:	2b00      	cmp	r3, #0
 80105b6:	d107      	bne.n	80105c8 <SPI_TxISR_32BIT+0x4c>
      /* Disable TXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
    }
#else
    /* Disable TXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
 80105b8:	687b      	ldr	r3, [r7, #4]
 80105ba:	681b      	ldr	r3, [r3, #0]
 80105bc:	691a      	ldr	r2, [r3, #16]
 80105be:	687b      	ldr	r3, [r7, #4]
 80105c0:	681b      	ldr	r3, [r3, #0]
 80105c2:	f022 0202 	bic.w	r2, r2, #2
 80105c6:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 80105c8:	bf00      	nop
 80105ca:	370c      	adds	r7, #12
 80105cc:	46bd      	mov	sp, r7
 80105ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105d2:	4770      	bx	lr

080105d4 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 80105d4:	b480      	push	{r7}
 80105d6:	b085      	sub	sp, #20
 80105d8:	af00      	add	r7, sp, #0
 80105da:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 80105dc:	687b      	ldr	r3, [r7, #4]
 80105de:	681b      	ldr	r3, [r3, #0]
 80105e0:	695b      	ldr	r3, [r3, #20]
 80105e2:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80105e4:	687b      	ldr	r3, [r7, #4]
 80105e6:	681b      	ldr	r3, [r3, #0]
 80105e8:	699a      	ldr	r2, [r3, #24]
 80105ea:	687b      	ldr	r3, [r7, #4]
 80105ec:	681b      	ldr	r3, [r3, #0]
 80105ee:	f042 0208 	orr.w	r2, r2, #8
 80105f2:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80105f4:	687b      	ldr	r3, [r7, #4]
 80105f6:	681b      	ldr	r3, [r3, #0]
 80105f8:	699a      	ldr	r2, [r3, #24]
 80105fa:	687b      	ldr	r3, [r7, #4]
 80105fc:	681b      	ldr	r3, [r3, #0]
 80105fe:	f042 0210 	orr.w	r2, r2, #16
 8010602:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8010604:	687b      	ldr	r3, [r7, #4]
 8010606:	681b      	ldr	r3, [r3, #0]
 8010608:	681a      	ldr	r2, [r3, #0]
 801060a:	687b      	ldr	r3, [r7, #4]
 801060c:	681b      	ldr	r3, [r3, #0]
 801060e:	f022 0201 	bic.w	r2, r2, #1
 8010612:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8010614:	687b      	ldr	r3, [r7, #4]
 8010616:	681b      	ldr	r3, [r3, #0]
 8010618:	6919      	ldr	r1, [r3, #16]
 801061a:	687b      	ldr	r3, [r7, #4]
 801061c:	681a      	ldr	r2, [r3, #0]
 801061e:	4b3c      	ldr	r3, [pc, #240]	@ (8010710 <SPI_CloseTransfer+0x13c>)
 8010620:	400b      	ands	r3, r1
 8010622:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8010624:	687b      	ldr	r3, [r7, #4]
 8010626:	681b      	ldr	r3, [r3, #0]
 8010628:	689a      	ldr	r2, [r3, #8]
 801062a:	687b      	ldr	r3, [r7, #4]
 801062c:	681b      	ldr	r3, [r3, #0]
 801062e:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8010632:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8010634:	687b      	ldr	r3, [r7, #4]
 8010636:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 801063a:	b2db      	uxtb	r3, r3
 801063c:	2b04      	cmp	r3, #4
 801063e:	d014      	beq.n	801066a <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8010640:	68fb      	ldr	r3, [r7, #12]
 8010642:	f003 0320 	and.w	r3, r3, #32
 8010646:	2b00      	cmp	r3, #0
 8010648:	d00f      	beq.n	801066a <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 801064a:	687b      	ldr	r3, [r7, #4]
 801064c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010650:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8010654:	687b      	ldr	r3, [r7, #4]
 8010656:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 801065a:	687b      	ldr	r3, [r7, #4]
 801065c:	681b      	ldr	r3, [r3, #0]
 801065e:	699a      	ldr	r2, [r3, #24]
 8010660:	687b      	ldr	r3, [r7, #4]
 8010662:	681b      	ldr	r3, [r3, #0]
 8010664:	f042 0220 	orr.w	r2, r2, #32
 8010668:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 801066a:	687b      	ldr	r3, [r7, #4]
 801066c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8010670:	b2db      	uxtb	r3, r3
 8010672:	2b03      	cmp	r3, #3
 8010674:	d014      	beq.n	80106a0 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8010676:	68fb      	ldr	r3, [r7, #12]
 8010678:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801067c:	2b00      	cmp	r3, #0
 801067e:	d00f      	beq.n	80106a0 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8010680:	687b      	ldr	r3, [r7, #4]
 8010682:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010686:	f043 0204 	orr.w	r2, r3, #4
 801068a:	687b      	ldr	r3, [r7, #4]
 801068c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8010690:	687b      	ldr	r3, [r7, #4]
 8010692:	681b      	ldr	r3, [r3, #0]
 8010694:	699a      	ldr	r2, [r3, #24]
 8010696:	687b      	ldr	r3, [r7, #4]
 8010698:	681b      	ldr	r3, [r3, #0]
 801069a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801069e:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 80106a0:	68fb      	ldr	r3, [r7, #12]
 80106a2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80106a6:	2b00      	cmp	r3, #0
 80106a8:	d00f      	beq.n	80106ca <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80106aa:	687b      	ldr	r3, [r7, #4]
 80106ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80106b0:	f043 0201 	orr.w	r2, r3, #1
 80106b4:	687b      	ldr	r3, [r7, #4]
 80106b6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80106ba:	687b      	ldr	r3, [r7, #4]
 80106bc:	681b      	ldr	r3, [r3, #0]
 80106be:	699a      	ldr	r2, [r3, #24]
 80106c0:	687b      	ldr	r3, [r7, #4]
 80106c2:	681b      	ldr	r3, [r3, #0]
 80106c4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80106c8:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 80106ca:	68fb      	ldr	r3, [r7, #12]
 80106cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80106d0:	2b00      	cmp	r3, #0
 80106d2:	d00f      	beq.n	80106f4 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80106d4:	687b      	ldr	r3, [r7, #4]
 80106d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80106da:	f043 0208 	orr.w	r2, r3, #8
 80106de:	687b      	ldr	r3, [r7, #4]
 80106e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 80106e4:	687b      	ldr	r3, [r7, #4]
 80106e6:	681b      	ldr	r3, [r3, #0]
 80106e8:	699a      	ldr	r2, [r3, #24]
 80106ea:	687b      	ldr	r3, [r7, #4]
 80106ec:	681b      	ldr	r3, [r3, #0]
 80106ee:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80106f2:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 80106f4:	687b      	ldr	r3, [r7, #4]
 80106f6:	2200      	movs	r2, #0
 80106f8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 80106fc:	687b      	ldr	r3, [r7, #4]
 80106fe:	2200      	movs	r2, #0
 8010700:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8010704:	bf00      	nop
 8010706:	3714      	adds	r7, #20
 8010708:	46bd      	mov	sp, r7
 801070a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801070e:	4770      	bx	lr
 8010710:	fffffc90 	.word	0xfffffc90

08010714 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8010714:	b480      	push	{r7}
 8010716:	b085      	sub	sp, #20
 8010718:	af00      	add	r7, sp, #0
 801071a:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 801071c:	687b      	ldr	r3, [r7, #4]
 801071e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010720:	095b      	lsrs	r3, r3, #5
 8010722:	3301      	adds	r3, #1
 8010724:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8010726:	687b      	ldr	r3, [r7, #4]
 8010728:	68db      	ldr	r3, [r3, #12]
 801072a:	3301      	adds	r3, #1
 801072c:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 801072e:	68bb      	ldr	r3, [r7, #8]
 8010730:	3307      	adds	r3, #7
 8010732:	08db      	lsrs	r3, r3, #3
 8010734:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8010736:	68bb      	ldr	r3, [r7, #8]
 8010738:	68fa      	ldr	r2, [r7, #12]
 801073a:	fb02 f303 	mul.w	r3, r2, r3
}
 801073e:	4618      	mov	r0, r3
 8010740:	3714      	adds	r7, #20
 8010742:	46bd      	mov	sp, r7
 8010744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010748:	4770      	bx	lr

0801074a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 801074a:	b580      	push	{r7, lr}
 801074c:	b082      	sub	sp, #8
 801074e:	af00      	add	r7, sp, #0
 8010750:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8010752:	687b      	ldr	r3, [r7, #4]
 8010754:	2b00      	cmp	r3, #0
 8010756:	d101      	bne.n	801075c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8010758:	2301      	movs	r3, #1
 801075a:	e049      	b.n	80107f0 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 801075c:	687b      	ldr	r3, [r7, #4]
 801075e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8010762:	b2db      	uxtb	r3, r3
 8010764:	2b00      	cmp	r3, #0
 8010766:	d106      	bne.n	8010776 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8010768:	687b      	ldr	r3, [r7, #4]
 801076a:	2200      	movs	r2, #0
 801076c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8010770:	6878      	ldr	r0, [r7, #4]
 8010772:	f7f1 f9ef 	bl	8001b54 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8010776:	687b      	ldr	r3, [r7, #4]
 8010778:	2202      	movs	r2, #2
 801077a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 801077e:	687b      	ldr	r3, [r7, #4]
 8010780:	681a      	ldr	r2, [r3, #0]
 8010782:	687b      	ldr	r3, [r7, #4]
 8010784:	3304      	adds	r3, #4
 8010786:	4619      	mov	r1, r3
 8010788:	4610      	mov	r0, r2
 801078a:	f000 fbdb 	bl	8010f44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 801078e:	687b      	ldr	r3, [r7, #4]
 8010790:	2201      	movs	r2, #1
 8010792:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8010796:	687b      	ldr	r3, [r7, #4]
 8010798:	2201      	movs	r2, #1
 801079a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 801079e:	687b      	ldr	r3, [r7, #4]
 80107a0:	2201      	movs	r2, #1
 80107a2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80107a6:	687b      	ldr	r3, [r7, #4]
 80107a8:	2201      	movs	r2, #1
 80107aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80107ae:	687b      	ldr	r3, [r7, #4]
 80107b0:	2201      	movs	r2, #1
 80107b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80107b6:	687b      	ldr	r3, [r7, #4]
 80107b8:	2201      	movs	r2, #1
 80107ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80107be:	687b      	ldr	r3, [r7, #4]
 80107c0:	2201      	movs	r2, #1
 80107c2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80107c6:	687b      	ldr	r3, [r7, #4]
 80107c8:	2201      	movs	r2, #1
 80107ca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80107ce:	687b      	ldr	r3, [r7, #4]
 80107d0:	2201      	movs	r2, #1
 80107d2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80107d6:	687b      	ldr	r3, [r7, #4]
 80107d8:	2201      	movs	r2, #1
 80107da:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80107de:	687b      	ldr	r3, [r7, #4]
 80107e0:	2201      	movs	r2, #1
 80107e2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80107e6:	687b      	ldr	r3, [r7, #4]
 80107e8:	2201      	movs	r2, #1
 80107ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80107ee:	2300      	movs	r3, #0
}
 80107f0:	4618      	mov	r0, r3
 80107f2:	3708      	adds	r7, #8
 80107f4:	46bd      	mov	sp, r7
 80107f6:	bd80      	pop	{r7, pc}

080107f8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80107f8:	b580      	push	{r7, lr}
 80107fa:	b082      	sub	sp, #8
 80107fc:	af00      	add	r7, sp, #0
 80107fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8010800:	687b      	ldr	r3, [r7, #4]
 8010802:	2b00      	cmp	r3, #0
 8010804:	d101      	bne.n	801080a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8010806:	2301      	movs	r3, #1
 8010808:	e049      	b.n	801089e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 801080a:	687b      	ldr	r3, [r7, #4]
 801080c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8010810:	b2db      	uxtb	r3, r3
 8010812:	2b00      	cmp	r3, #0
 8010814:	d106      	bne.n	8010824 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8010816:	687b      	ldr	r3, [r7, #4]
 8010818:	2200      	movs	r2, #0
 801081a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 801081e:	6878      	ldr	r0, [r7, #4]
 8010820:	f000 f841 	bl	80108a6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8010824:	687b      	ldr	r3, [r7, #4]
 8010826:	2202      	movs	r2, #2
 8010828:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 801082c:	687b      	ldr	r3, [r7, #4]
 801082e:	681a      	ldr	r2, [r3, #0]
 8010830:	687b      	ldr	r3, [r7, #4]
 8010832:	3304      	adds	r3, #4
 8010834:	4619      	mov	r1, r3
 8010836:	4610      	mov	r0, r2
 8010838:	f000 fb84 	bl	8010f44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 801083c:	687b      	ldr	r3, [r7, #4]
 801083e:	2201      	movs	r2, #1
 8010840:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8010844:	687b      	ldr	r3, [r7, #4]
 8010846:	2201      	movs	r2, #1
 8010848:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 801084c:	687b      	ldr	r3, [r7, #4]
 801084e:	2201      	movs	r2, #1
 8010850:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8010854:	687b      	ldr	r3, [r7, #4]
 8010856:	2201      	movs	r2, #1
 8010858:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 801085c:	687b      	ldr	r3, [r7, #4]
 801085e:	2201      	movs	r2, #1
 8010860:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8010864:	687b      	ldr	r3, [r7, #4]
 8010866:	2201      	movs	r2, #1
 8010868:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 801086c:	687b      	ldr	r3, [r7, #4]
 801086e:	2201      	movs	r2, #1
 8010870:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8010874:	687b      	ldr	r3, [r7, #4]
 8010876:	2201      	movs	r2, #1
 8010878:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801087c:	687b      	ldr	r3, [r7, #4]
 801087e:	2201      	movs	r2, #1
 8010880:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8010884:	687b      	ldr	r3, [r7, #4]
 8010886:	2201      	movs	r2, #1
 8010888:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 801088c:	687b      	ldr	r3, [r7, #4]
 801088e:	2201      	movs	r2, #1
 8010890:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8010894:	687b      	ldr	r3, [r7, #4]
 8010896:	2201      	movs	r2, #1
 8010898:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 801089c:	2300      	movs	r3, #0
}
 801089e:	4618      	mov	r0, r3
 80108a0:	3708      	adds	r7, #8
 80108a2:	46bd      	mov	sp, r7
 80108a4:	bd80      	pop	{r7, pc}

080108a6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80108a6:	b480      	push	{r7}
 80108a8:	b083      	sub	sp, #12
 80108aa:	af00      	add	r7, sp, #0
 80108ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80108ae:	bf00      	nop
 80108b0:	370c      	adds	r7, #12
 80108b2:	46bd      	mov	sp, r7
 80108b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108b8:	4770      	bx	lr

080108ba <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80108ba:	b580      	push	{r7, lr}
 80108bc:	b084      	sub	sp, #16
 80108be:	af00      	add	r7, sp, #0
 80108c0:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80108c2:	687b      	ldr	r3, [r7, #4]
 80108c4:	681b      	ldr	r3, [r3, #0]
 80108c6:	68db      	ldr	r3, [r3, #12]
 80108c8:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80108ca:	687b      	ldr	r3, [r7, #4]
 80108cc:	681b      	ldr	r3, [r3, #0]
 80108ce:	691b      	ldr	r3, [r3, #16]
 80108d0:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80108d2:	68bb      	ldr	r3, [r7, #8]
 80108d4:	f003 0302 	and.w	r3, r3, #2
 80108d8:	2b00      	cmp	r3, #0
 80108da:	d020      	beq.n	801091e <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80108dc:	68fb      	ldr	r3, [r7, #12]
 80108de:	f003 0302 	and.w	r3, r3, #2
 80108e2:	2b00      	cmp	r3, #0
 80108e4:	d01b      	beq.n	801091e <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80108e6:	687b      	ldr	r3, [r7, #4]
 80108e8:	681b      	ldr	r3, [r3, #0]
 80108ea:	f06f 0202 	mvn.w	r2, #2
 80108ee:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80108f0:	687b      	ldr	r3, [r7, #4]
 80108f2:	2201      	movs	r2, #1
 80108f4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80108f6:	687b      	ldr	r3, [r7, #4]
 80108f8:	681b      	ldr	r3, [r3, #0]
 80108fa:	699b      	ldr	r3, [r3, #24]
 80108fc:	f003 0303 	and.w	r3, r3, #3
 8010900:	2b00      	cmp	r3, #0
 8010902:	d003      	beq.n	801090c <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8010904:	6878      	ldr	r0, [r7, #4]
 8010906:	f000 faff 	bl	8010f08 <HAL_TIM_IC_CaptureCallback>
 801090a:	e005      	b.n	8010918 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 801090c:	6878      	ldr	r0, [r7, #4]
 801090e:	f000 faf1 	bl	8010ef4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010912:	6878      	ldr	r0, [r7, #4]
 8010914:	f000 fb02 	bl	8010f1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010918:	687b      	ldr	r3, [r7, #4]
 801091a:	2200      	movs	r2, #0
 801091c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 801091e:	68bb      	ldr	r3, [r7, #8]
 8010920:	f003 0304 	and.w	r3, r3, #4
 8010924:	2b00      	cmp	r3, #0
 8010926:	d020      	beq.n	801096a <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8010928:	68fb      	ldr	r3, [r7, #12]
 801092a:	f003 0304 	and.w	r3, r3, #4
 801092e:	2b00      	cmp	r3, #0
 8010930:	d01b      	beq.n	801096a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8010932:	687b      	ldr	r3, [r7, #4]
 8010934:	681b      	ldr	r3, [r3, #0]
 8010936:	f06f 0204 	mvn.w	r2, #4
 801093a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 801093c:	687b      	ldr	r3, [r7, #4]
 801093e:	2202      	movs	r2, #2
 8010940:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8010942:	687b      	ldr	r3, [r7, #4]
 8010944:	681b      	ldr	r3, [r3, #0]
 8010946:	699b      	ldr	r3, [r3, #24]
 8010948:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 801094c:	2b00      	cmp	r3, #0
 801094e:	d003      	beq.n	8010958 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8010950:	6878      	ldr	r0, [r7, #4]
 8010952:	f000 fad9 	bl	8010f08 <HAL_TIM_IC_CaptureCallback>
 8010956:	e005      	b.n	8010964 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8010958:	6878      	ldr	r0, [r7, #4]
 801095a:	f000 facb 	bl	8010ef4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 801095e:	6878      	ldr	r0, [r7, #4]
 8010960:	f000 fadc 	bl	8010f1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010964:	687b      	ldr	r3, [r7, #4]
 8010966:	2200      	movs	r2, #0
 8010968:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 801096a:	68bb      	ldr	r3, [r7, #8]
 801096c:	f003 0308 	and.w	r3, r3, #8
 8010970:	2b00      	cmp	r3, #0
 8010972:	d020      	beq.n	80109b6 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8010974:	68fb      	ldr	r3, [r7, #12]
 8010976:	f003 0308 	and.w	r3, r3, #8
 801097a:	2b00      	cmp	r3, #0
 801097c:	d01b      	beq.n	80109b6 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 801097e:	687b      	ldr	r3, [r7, #4]
 8010980:	681b      	ldr	r3, [r3, #0]
 8010982:	f06f 0208 	mvn.w	r2, #8
 8010986:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8010988:	687b      	ldr	r3, [r7, #4]
 801098a:	2204      	movs	r2, #4
 801098c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 801098e:	687b      	ldr	r3, [r7, #4]
 8010990:	681b      	ldr	r3, [r3, #0]
 8010992:	69db      	ldr	r3, [r3, #28]
 8010994:	f003 0303 	and.w	r3, r3, #3
 8010998:	2b00      	cmp	r3, #0
 801099a:	d003      	beq.n	80109a4 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801099c:	6878      	ldr	r0, [r7, #4]
 801099e:	f000 fab3 	bl	8010f08 <HAL_TIM_IC_CaptureCallback>
 80109a2:	e005      	b.n	80109b0 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80109a4:	6878      	ldr	r0, [r7, #4]
 80109a6:	f000 faa5 	bl	8010ef4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80109aa:	6878      	ldr	r0, [r7, #4]
 80109ac:	f000 fab6 	bl	8010f1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80109b0:	687b      	ldr	r3, [r7, #4]
 80109b2:	2200      	movs	r2, #0
 80109b4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80109b6:	68bb      	ldr	r3, [r7, #8]
 80109b8:	f003 0310 	and.w	r3, r3, #16
 80109bc:	2b00      	cmp	r3, #0
 80109be:	d020      	beq.n	8010a02 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80109c0:	68fb      	ldr	r3, [r7, #12]
 80109c2:	f003 0310 	and.w	r3, r3, #16
 80109c6:	2b00      	cmp	r3, #0
 80109c8:	d01b      	beq.n	8010a02 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80109ca:	687b      	ldr	r3, [r7, #4]
 80109cc:	681b      	ldr	r3, [r3, #0]
 80109ce:	f06f 0210 	mvn.w	r2, #16
 80109d2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80109d4:	687b      	ldr	r3, [r7, #4]
 80109d6:	2208      	movs	r2, #8
 80109d8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80109da:	687b      	ldr	r3, [r7, #4]
 80109dc:	681b      	ldr	r3, [r3, #0]
 80109de:	69db      	ldr	r3, [r3, #28]
 80109e0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80109e4:	2b00      	cmp	r3, #0
 80109e6:	d003      	beq.n	80109f0 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80109e8:	6878      	ldr	r0, [r7, #4]
 80109ea:	f000 fa8d 	bl	8010f08 <HAL_TIM_IC_CaptureCallback>
 80109ee:	e005      	b.n	80109fc <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80109f0:	6878      	ldr	r0, [r7, #4]
 80109f2:	f000 fa7f 	bl	8010ef4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80109f6:	6878      	ldr	r0, [r7, #4]
 80109f8:	f000 fa90 	bl	8010f1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80109fc:	687b      	ldr	r3, [r7, #4]
 80109fe:	2200      	movs	r2, #0
 8010a00:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8010a02:	68bb      	ldr	r3, [r7, #8]
 8010a04:	f003 0301 	and.w	r3, r3, #1
 8010a08:	2b00      	cmp	r3, #0
 8010a0a:	d00c      	beq.n	8010a26 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8010a0c:	68fb      	ldr	r3, [r7, #12]
 8010a0e:	f003 0301 	and.w	r3, r3, #1
 8010a12:	2b00      	cmp	r3, #0
 8010a14:	d007      	beq.n	8010a26 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8010a16:	687b      	ldr	r3, [r7, #4]
 8010a18:	681b      	ldr	r3, [r3, #0]
 8010a1a:	f06f 0201 	mvn.w	r2, #1
 8010a1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8010a20:	6878      	ldr	r0, [r7, #4]
 8010a22:	f000 fa5d 	bl	8010ee0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8010a26:	68bb      	ldr	r3, [r7, #8]
 8010a28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010a2c:	2b00      	cmp	r3, #0
 8010a2e:	d104      	bne.n	8010a3a <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8010a30:	68bb      	ldr	r3, [r7, #8]
 8010a32:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8010a36:	2b00      	cmp	r3, #0
 8010a38:	d00c      	beq.n	8010a54 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8010a3a:	68fb      	ldr	r3, [r7, #12]
 8010a3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010a40:	2b00      	cmp	r3, #0
 8010a42:	d007      	beq.n	8010a54 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8010a44:	687b      	ldr	r3, [r7, #4]
 8010a46:	681b      	ldr	r3, [r3, #0]
 8010a48:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8010a4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8010a4e:	6878      	ldr	r0, [r7, #4]
 8010a50:	f000 ffca 	bl	80119e8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8010a54:	68bb      	ldr	r3, [r7, #8]
 8010a56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010a5a:	2b00      	cmp	r3, #0
 8010a5c:	d00c      	beq.n	8010a78 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8010a5e:	68fb      	ldr	r3, [r7, #12]
 8010a60:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010a64:	2b00      	cmp	r3, #0
 8010a66:	d007      	beq.n	8010a78 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8010a68:	687b      	ldr	r3, [r7, #4]
 8010a6a:	681b      	ldr	r3, [r3, #0]
 8010a6c:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8010a70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8010a72:	6878      	ldr	r0, [r7, #4]
 8010a74:	f000 ffc2 	bl	80119fc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8010a78:	68bb      	ldr	r3, [r7, #8]
 8010a7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010a7e:	2b00      	cmp	r3, #0
 8010a80:	d00c      	beq.n	8010a9c <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8010a82:	68fb      	ldr	r3, [r7, #12]
 8010a84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010a88:	2b00      	cmp	r3, #0
 8010a8a:	d007      	beq.n	8010a9c <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8010a8c:	687b      	ldr	r3, [r7, #4]
 8010a8e:	681b      	ldr	r3, [r3, #0]
 8010a90:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8010a94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8010a96:	6878      	ldr	r0, [r7, #4]
 8010a98:	f000 fa4a 	bl	8010f30 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8010a9c:	68bb      	ldr	r3, [r7, #8]
 8010a9e:	f003 0320 	and.w	r3, r3, #32
 8010aa2:	2b00      	cmp	r3, #0
 8010aa4:	d00c      	beq.n	8010ac0 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8010aa6:	68fb      	ldr	r3, [r7, #12]
 8010aa8:	f003 0320 	and.w	r3, r3, #32
 8010aac:	2b00      	cmp	r3, #0
 8010aae:	d007      	beq.n	8010ac0 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8010ab0:	687b      	ldr	r3, [r7, #4]
 8010ab2:	681b      	ldr	r3, [r3, #0]
 8010ab4:	f06f 0220 	mvn.w	r2, #32
 8010ab8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8010aba:	6878      	ldr	r0, [r7, #4]
 8010abc:	f000 ff8a 	bl	80119d4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8010ac0:	bf00      	nop
 8010ac2:	3710      	adds	r7, #16
 8010ac4:	46bd      	mov	sp, r7
 8010ac6:	bd80      	pop	{r7, pc}

08010ac8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8010ac8:	b580      	push	{r7, lr}
 8010aca:	b086      	sub	sp, #24
 8010acc:	af00      	add	r7, sp, #0
 8010ace:	60f8      	str	r0, [r7, #12]
 8010ad0:	60b9      	str	r1, [r7, #8]
 8010ad2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8010ad4:	2300      	movs	r3, #0
 8010ad6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8010ad8:	68fb      	ldr	r3, [r7, #12]
 8010ada:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8010ade:	2b01      	cmp	r3, #1
 8010ae0:	d101      	bne.n	8010ae6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8010ae2:	2302      	movs	r3, #2
 8010ae4:	e0ff      	b.n	8010ce6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8010ae6:	68fb      	ldr	r3, [r7, #12]
 8010ae8:	2201      	movs	r2, #1
 8010aea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8010aee:	687b      	ldr	r3, [r7, #4]
 8010af0:	2b14      	cmp	r3, #20
 8010af2:	f200 80f0 	bhi.w	8010cd6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8010af6:	a201      	add	r2, pc, #4	@ (adr r2, 8010afc <HAL_TIM_PWM_ConfigChannel+0x34>)
 8010af8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010afc:	08010b51 	.word	0x08010b51
 8010b00:	08010cd7 	.word	0x08010cd7
 8010b04:	08010cd7 	.word	0x08010cd7
 8010b08:	08010cd7 	.word	0x08010cd7
 8010b0c:	08010b91 	.word	0x08010b91
 8010b10:	08010cd7 	.word	0x08010cd7
 8010b14:	08010cd7 	.word	0x08010cd7
 8010b18:	08010cd7 	.word	0x08010cd7
 8010b1c:	08010bd3 	.word	0x08010bd3
 8010b20:	08010cd7 	.word	0x08010cd7
 8010b24:	08010cd7 	.word	0x08010cd7
 8010b28:	08010cd7 	.word	0x08010cd7
 8010b2c:	08010c13 	.word	0x08010c13
 8010b30:	08010cd7 	.word	0x08010cd7
 8010b34:	08010cd7 	.word	0x08010cd7
 8010b38:	08010cd7 	.word	0x08010cd7
 8010b3c:	08010c55 	.word	0x08010c55
 8010b40:	08010cd7 	.word	0x08010cd7
 8010b44:	08010cd7 	.word	0x08010cd7
 8010b48:	08010cd7 	.word	0x08010cd7
 8010b4c:	08010c95 	.word	0x08010c95
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8010b50:	68fb      	ldr	r3, [r7, #12]
 8010b52:	681b      	ldr	r3, [r3, #0]
 8010b54:	68b9      	ldr	r1, [r7, #8]
 8010b56:	4618      	mov	r0, r3
 8010b58:	f000 faa0 	bl	801109c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8010b5c:	68fb      	ldr	r3, [r7, #12]
 8010b5e:	681b      	ldr	r3, [r3, #0]
 8010b60:	699a      	ldr	r2, [r3, #24]
 8010b62:	68fb      	ldr	r3, [r7, #12]
 8010b64:	681b      	ldr	r3, [r3, #0]
 8010b66:	f042 0208 	orr.w	r2, r2, #8
 8010b6a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8010b6c:	68fb      	ldr	r3, [r7, #12]
 8010b6e:	681b      	ldr	r3, [r3, #0]
 8010b70:	699a      	ldr	r2, [r3, #24]
 8010b72:	68fb      	ldr	r3, [r7, #12]
 8010b74:	681b      	ldr	r3, [r3, #0]
 8010b76:	f022 0204 	bic.w	r2, r2, #4
 8010b7a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8010b7c:	68fb      	ldr	r3, [r7, #12]
 8010b7e:	681b      	ldr	r3, [r3, #0]
 8010b80:	6999      	ldr	r1, [r3, #24]
 8010b82:	68bb      	ldr	r3, [r7, #8]
 8010b84:	691a      	ldr	r2, [r3, #16]
 8010b86:	68fb      	ldr	r3, [r7, #12]
 8010b88:	681b      	ldr	r3, [r3, #0]
 8010b8a:	430a      	orrs	r2, r1
 8010b8c:	619a      	str	r2, [r3, #24]
      break;
 8010b8e:	e0a5      	b.n	8010cdc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8010b90:	68fb      	ldr	r3, [r7, #12]
 8010b92:	681b      	ldr	r3, [r3, #0]
 8010b94:	68b9      	ldr	r1, [r7, #8]
 8010b96:	4618      	mov	r0, r3
 8010b98:	f000 fb10 	bl	80111bc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8010b9c:	68fb      	ldr	r3, [r7, #12]
 8010b9e:	681b      	ldr	r3, [r3, #0]
 8010ba0:	699a      	ldr	r2, [r3, #24]
 8010ba2:	68fb      	ldr	r3, [r7, #12]
 8010ba4:	681b      	ldr	r3, [r3, #0]
 8010ba6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8010baa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8010bac:	68fb      	ldr	r3, [r7, #12]
 8010bae:	681b      	ldr	r3, [r3, #0]
 8010bb0:	699a      	ldr	r2, [r3, #24]
 8010bb2:	68fb      	ldr	r3, [r7, #12]
 8010bb4:	681b      	ldr	r3, [r3, #0]
 8010bb6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8010bba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8010bbc:	68fb      	ldr	r3, [r7, #12]
 8010bbe:	681b      	ldr	r3, [r3, #0]
 8010bc0:	6999      	ldr	r1, [r3, #24]
 8010bc2:	68bb      	ldr	r3, [r7, #8]
 8010bc4:	691b      	ldr	r3, [r3, #16]
 8010bc6:	021a      	lsls	r2, r3, #8
 8010bc8:	68fb      	ldr	r3, [r7, #12]
 8010bca:	681b      	ldr	r3, [r3, #0]
 8010bcc:	430a      	orrs	r2, r1
 8010bce:	619a      	str	r2, [r3, #24]
      break;
 8010bd0:	e084      	b.n	8010cdc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8010bd2:	68fb      	ldr	r3, [r7, #12]
 8010bd4:	681b      	ldr	r3, [r3, #0]
 8010bd6:	68b9      	ldr	r1, [r7, #8]
 8010bd8:	4618      	mov	r0, r3
 8010bda:	f000 fb79 	bl	80112d0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8010bde:	68fb      	ldr	r3, [r7, #12]
 8010be0:	681b      	ldr	r3, [r3, #0]
 8010be2:	69da      	ldr	r2, [r3, #28]
 8010be4:	68fb      	ldr	r3, [r7, #12]
 8010be6:	681b      	ldr	r3, [r3, #0]
 8010be8:	f042 0208 	orr.w	r2, r2, #8
 8010bec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8010bee:	68fb      	ldr	r3, [r7, #12]
 8010bf0:	681b      	ldr	r3, [r3, #0]
 8010bf2:	69da      	ldr	r2, [r3, #28]
 8010bf4:	68fb      	ldr	r3, [r7, #12]
 8010bf6:	681b      	ldr	r3, [r3, #0]
 8010bf8:	f022 0204 	bic.w	r2, r2, #4
 8010bfc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8010bfe:	68fb      	ldr	r3, [r7, #12]
 8010c00:	681b      	ldr	r3, [r3, #0]
 8010c02:	69d9      	ldr	r1, [r3, #28]
 8010c04:	68bb      	ldr	r3, [r7, #8]
 8010c06:	691a      	ldr	r2, [r3, #16]
 8010c08:	68fb      	ldr	r3, [r7, #12]
 8010c0a:	681b      	ldr	r3, [r3, #0]
 8010c0c:	430a      	orrs	r2, r1
 8010c0e:	61da      	str	r2, [r3, #28]
      break;
 8010c10:	e064      	b.n	8010cdc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8010c12:	68fb      	ldr	r3, [r7, #12]
 8010c14:	681b      	ldr	r3, [r3, #0]
 8010c16:	68b9      	ldr	r1, [r7, #8]
 8010c18:	4618      	mov	r0, r3
 8010c1a:	f000 fbe1 	bl	80113e0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8010c1e:	68fb      	ldr	r3, [r7, #12]
 8010c20:	681b      	ldr	r3, [r3, #0]
 8010c22:	69da      	ldr	r2, [r3, #28]
 8010c24:	68fb      	ldr	r3, [r7, #12]
 8010c26:	681b      	ldr	r3, [r3, #0]
 8010c28:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8010c2c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8010c2e:	68fb      	ldr	r3, [r7, #12]
 8010c30:	681b      	ldr	r3, [r3, #0]
 8010c32:	69da      	ldr	r2, [r3, #28]
 8010c34:	68fb      	ldr	r3, [r7, #12]
 8010c36:	681b      	ldr	r3, [r3, #0]
 8010c38:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8010c3c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8010c3e:	68fb      	ldr	r3, [r7, #12]
 8010c40:	681b      	ldr	r3, [r3, #0]
 8010c42:	69d9      	ldr	r1, [r3, #28]
 8010c44:	68bb      	ldr	r3, [r7, #8]
 8010c46:	691b      	ldr	r3, [r3, #16]
 8010c48:	021a      	lsls	r2, r3, #8
 8010c4a:	68fb      	ldr	r3, [r7, #12]
 8010c4c:	681b      	ldr	r3, [r3, #0]
 8010c4e:	430a      	orrs	r2, r1
 8010c50:	61da      	str	r2, [r3, #28]
      break;
 8010c52:	e043      	b.n	8010cdc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8010c54:	68fb      	ldr	r3, [r7, #12]
 8010c56:	681b      	ldr	r3, [r3, #0]
 8010c58:	68b9      	ldr	r1, [r7, #8]
 8010c5a:	4618      	mov	r0, r3
 8010c5c:	f000 fc2a 	bl	80114b4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8010c60:	68fb      	ldr	r3, [r7, #12]
 8010c62:	681b      	ldr	r3, [r3, #0]
 8010c64:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8010c66:	68fb      	ldr	r3, [r7, #12]
 8010c68:	681b      	ldr	r3, [r3, #0]
 8010c6a:	f042 0208 	orr.w	r2, r2, #8
 8010c6e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8010c70:	68fb      	ldr	r3, [r7, #12]
 8010c72:	681b      	ldr	r3, [r3, #0]
 8010c74:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8010c76:	68fb      	ldr	r3, [r7, #12]
 8010c78:	681b      	ldr	r3, [r3, #0]
 8010c7a:	f022 0204 	bic.w	r2, r2, #4
 8010c7e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8010c80:	68fb      	ldr	r3, [r7, #12]
 8010c82:	681b      	ldr	r3, [r3, #0]
 8010c84:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8010c86:	68bb      	ldr	r3, [r7, #8]
 8010c88:	691a      	ldr	r2, [r3, #16]
 8010c8a:	68fb      	ldr	r3, [r7, #12]
 8010c8c:	681b      	ldr	r3, [r3, #0]
 8010c8e:	430a      	orrs	r2, r1
 8010c90:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8010c92:	e023      	b.n	8010cdc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8010c94:	68fb      	ldr	r3, [r7, #12]
 8010c96:	681b      	ldr	r3, [r3, #0]
 8010c98:	68b9      	ldr	r1, [r7, #8]
 8010c9a:	4618      	mov	r0, r3
 8010c9c:	f000 fc6e 	bl	801157c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8010ca0:	68fb      	ldr	r3, [r7, #12]
 8010ca2:	681b      	ldr	r3, [r3, #0]
 8010ca4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8010ca6:	68fb      	ldr	r3, [r7, #12]
 8010ca8:	681b      	ldr	r3, [r3, #0]
 8010caa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8010cae:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8010cb0:	68fb      	ldr	r3, [r7, #12]
 8010cb2:	681b      	ldr	r3, [r3, #0]
 8010cb4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8010cb6:	68fb      	ldr	r3, [r7, #12]
 8010cb8:	681b      	ldr	r3, [r3, #0]
 8010cba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8010cbe:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8010cc0:	68fb      	ldr	r3, [r7, #12]
 8010cc2:	681b      	ldr	r3, [r3, #0]
 8010cc4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8010cc6:	68bb      	ldr	r3, [r7, #8]
 8010cc8:	691b      	ldr	r3, [r3, #16]
 8010cca:	021a      	lsls	r2, r3, #8
 8010ccc:	68fb      	ldr	r3, [r7, #12]
 8010cce:	681b      	ldr	r3, [r3, #0]
 8010cd0:	430a      	orrs	r2, r1
 8010cd2:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8010cd4:	e002      	b.n	8010cdc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8010cd6:	2301      	movs	r3, #1
 8010cd8:	75fb      	strb	r3, [r7, #23]
      break;
 8010cda:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8010cdc:	68fb      	ldr	r3, [r7, #12]
 8010cde:	2200      	movs	r2, #0
 8010ce0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8010ce4:	7dfb      	ldrb	r3, [r7, #23]
}
 8010ce6:	4618      	mov	r0, r3
 8010ce8:	3718      	adds	r7, #24
 8010cea:	46bd      	mov	sp, r7
 8010cec:	bd80      	pop	{r7, pc}
 8010cee:	bf00      	nop

08010cf0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8010cf0:	b580      	push	{r7, lr}
 8010cf2:	b084      	sub	sp, #16
 8010cf4:	af00      	add	r7, sp, #0
 8010cf6:	6078      	str	r0, [r7, #4]
 8010cf8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8010cfa:	2300      	movs	r3, #0
 8010cfc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8010cfe:	687b      	ldr	r3, [r7, #4]
 8010d00:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8010d04:	2b01      	cmp	r3, #1
 8010d06:	d101      	bne.n	8010d0c <HAL_TIM_ConfigClockSource+0x1c>
 8010d08:	2302      	movs	r3, #2
 8010d0a:	e0dc      	b.n	8010ec6 <HAL_TIM_ConfigClockSource+0x1d6>
 8010d0c:	687b      	ldr	r3, [r7, #4]
 8010d0e:	2201      	movs	r2, #1
 8010d10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8010d14:	687b      	ldr	r3, [r7, #4]
 8010d16:	2202      	movs	r2, #2
 8010d18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8010d1c:	687b      	ldr	r3, [r7, #4]
 8010d1e:	681b      	ldr	r3, [r3, #0]
 8010d20:	689b      	ldr	r3, [r3, #8]
 8010d22:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8010d24:	68ba      	ldr	r2, [r7, #8]
 8010d26:	4b6a      	ldr	r3, [pc, #424]	@ (8010ed0 <HAL_TIM_ConfigClockSource+0x1e0>)
 8010d28:	4013      	ands	r3, r2
 8010d2a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8010d2c:	68bb      	ldr	r3, [r7, #8]
 8010d2e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8010d32:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8010d34:	687b      	ldr	r3, [r7, #4]
 8010d36:	681b      	ldr	r3, [r3, #0]
 8010d38:	68ba      	ldr	r2, [r7, #8]
 8010d3a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8010d3c:	683b      	ldr	r3, [r7, #0]
 8010d3e:	681b      	ldr	r3, [r3, #0]
 8010d40:	4a64      	ldr	r2, [pc, #400]	@ (8010ed4 <HAL_TIM_ConfigClockSource+0x1e4>)
 8010d42:	4293      	cmp	r3, r2
 8010d44:	f000 80a9 	beq.w	8010e9a <HAL_TIM_ConfigClockSource+0x1aa>
 8010d48:	4a62      	ldr	r2, [pc, #392]	@ (8010ed4 <HAL_TIM_ConfigClockSource+0x1e4>)
 8010d4a:	4293      	cmp	r3, r2
 8010d4c:	f200 80ae 	bhi.w	8010eac <HAL_TIM_ConfigClockSource+0x1bc>
 8010d50:	4a61      	ldr	r2, [pc, #388]	@ (8010ed8 <HAL_TIM_ConfigClockSource+0x1e8>)
 8010d52:	4293      	cmp	r3, r2
 8010d54:	f000 80a1 	beq.w	8010e9a <HAL_TIM_ConfigClockSource+0x1aa>
 8010d58:	4a5f      	ldr	r2, [pc, #380]	@ (8010ed8 <HAL_TIM_ConfigClockSource+0x1e8>)
 8010d5a:	4293      	cmp	r3, r2
 8010d5c:	f200 80a6 	bhi.w	8010eac <HAL_TIM_ConfigClockSource+0x1bc>
 8010d60:	4a5e      	ldr	r2, [pc, #376]	@ (8010edc <HAL_TIM_ConfigClockSource+0x1ec>)
 8010d62:	4293      	cmp	r3, r2
 8010d64:	f000 8099 	beq.w	8010e9a <HAL_TIM_ConfigClockSource+0x1aa>
 8010d68:	4a5c      	ldr	r2, [pc, #368]	@ (8010edc <HAL_TIM_ConfigClockSource+0x1ec>)
 8010d6a:	4293      	cmp	r3, r2
 8010d6c:	f200 809e 	bhi.w	8010eac <HAL_TIM_ConfigClockSource+0x1bc>
 8010d70:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8010d74:	f000 8091 	beq.w	8010e9a <HAL_TIM_ConfigClockSource+0x1aa>
 8010d78:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8010d7c:	f200 8096 	bhi.w	8010eac <HAL_TIM_ConfigClockSource+0x1bc>
 8010d80:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010d84:	f000 8089 	beq.w	8010e9a <HAL_TIM_ConfigClockSource+0x1aa>
 8010d88:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010d8c:	f200 808e 	bhi.w	8010eac <HAL_TIM_ConfigClockSource+0x1bc>
 8010d90:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010d94:	d03e      	beq.n	8010e14 <HAL_TIM_ConfigClockSource+0x124>
 8010d96:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010d9a:	f200 8087 	bhi.w	8010eac <HAL_TIM_ConfigClockSource+0x1bc>
 8010d9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010da2:	f000 8086 	beq.w	8010eb2 <HAL_TIM_ConfigClockSource+0x1c2>
 8010da6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010daa:	d87f      	bhi.n	8010eac <HAL_TIM_ConfigClockSource+0x1bc>
 8010dac:	2b70      	cmp	r3, #112	@ 0x70
 8010dae:	d01a      	beq.n	8010de6 <HAL_TIM_ConfigClockSource+0xf6>
 8010db0:	2b70      	cmp	r3, #112	@ 0x70
 8010db2:	d87b      	bhi.n	8010eac <HAL_TIM_ConfigClockSource+0x1bc>
 8010db4:	2b60      	cmp	r3, #96	@ 0x60
 8010db6:	d050      	beq.n	8010e5a <HAL_TIM_ConfigClockSource+0x16a>
 8010db8:	2b60      	cmp	r3, #96	@ 0x60
 8010dba:	d877      	bhi.n	8010eac <HAL_TIM_ConfigClockSource+0x1bc>
 8010dbc:	2b50      	cmp	r3, #80	@ 0x50
 8010dbe:	d03c      	beq.n	8010e3a <HAL_TIM_ConfigClockSource+0x14a>
 8010dc0:	2b50      	cmp	r3, #80	@ 0x50
 8010dc2:	d873      	bhi.n	8010eac <HAL_TIM_ConfigClockSource+0x1bc>
 8010dc4:	2b40      	cmp	r3, #64	@ 0x40
 8010dc6:	d058      	beq.n	8010e7a <HAL_TIM_ConfigClockSource+0x18a>
 8010dc8:	2b40      	cmp	r3, #64	@ 0x40
 8010dca:	d86f      	bhi.n	8010eac <HAL_TIM_ConfigClockSource+0x1bc>
 8010dcc:	2b30      	cmp	r3, #48	@ 0x30
 8010dce:	d064      	beq.n	8010e9a <HAL_TIM_ConfigClockSource+0x1aa>
 8010dd0:	2b30      	cmp	r3, #48	@ 0x30
 8010dd2:	d86b      	bhi.n	8010eac <HAL_TIM_ConfigClockSource+0x1bc>
 8010dd4:	2b20      	cmp	r3, #32
 8010dd6:	d060      	beq.n	8010e9a <HAL_TIM_ConfigClockSource+0x1aa>
 8010dd8:	2b20      	cmp	r3, #32
 8010dda:	d867      	bhi.n	8010eac <HAL_TIM_ConfigClockSource+0x1bc>
 8010ddc:	2b00      	cmp	r3, #0
 8010dde:	d05c      	beq.n	8010e9a <HAL_TIM_ConfigClockSource+0x1aa>
 8010de0:	2b10      	cmp	r3, #16
 8010de2:	d05a      	beq.n	8010e9a <HAL_TIM_ConfigClockSource+0x1aa>
 8010de4:	e062      	b.n	8010eac <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8010de6:	687b      	ldr	r3, [r7, #4]
 8010de8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8010dea:	683b      	ldr	r3, [r7, #0]
 8010dec:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8010dee:	683b      	ldr	r3, [r7, #0]
 8010df0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8010df2:	683b      	ldr	r3, [r7, #0]
 8010df4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8010df6:	f000 fca5 	bl	8011744 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8010dfa:	687b      	ldr	r3, [r7, #4]
 8010dfc:	681b      	ldr	r3, [r3, #0]
 8010dfe:	689b      	ldr	r3, [r3, #8]
 8010e00:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8010e02:	68bb      	ldr	r3, [r7, #8]
 8010e04:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8010e08:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8010e0a:	687b      	ldr	r3, [r7, #4]
 8010e0c:	681b      	ldr	r3, [r3, #0]
 8010e0e:	68ba      	ldr	r2, [r7, #8]
 8010e10:	609a      	str	r2, [r3, #8]
      break;
 8010e12:	e04f      	b.n	8010eb4 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8010e14:	687b      	ldr	r3, [r7, #4]
 8010e16:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8010e18:	683b      	ldr	r3, [r7, #0]
 8010e1a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8010e1c:	683b      	ldr	r3, [r7, #0]
 8010e1e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8010e20:	683b      	ldr	r3, [r7, #0]
 8010e22:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8010e24:	f000 fc8e 	bl	8011744 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8010e28:	687b      	ldr	r3, [r7, #4]
 8010e2a:	681b      	ldr	r3, [r3, #0]
 8010e2c:	689a      	ldr	r2, [r3, #8]
 8010e2e:	687b      	ldr	r3, [r7, #4]
 8010e30:	681b      	ldr	r3, [r3, #0]
 8010e32:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8010e36:	609a      	str	r2, [r3, #8]
      break;
 8010e38:	e03c      	b.n	8010eb4 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8010e3a:	687b      	ldr	r3, [r7, #4]
 8010e3c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8010e3e:	683b      	ldr	r3, [r7, #0]
 8010e40:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8010e42:	683b      	ldr	r3, [r7, #0]
 8010e44:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8010e46:	461a      	mov	r2, r3
 8010e48:	f000 fbfe 	bl	8011648 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8010e4c:	687b      	ldr	r3, [r7, #4]
 8010e4e:	681b      	ldr	r3, [r3, #0]
 8010e50:	2150      	movs	r1, #80	@ 0x50
 8010e52:	4618      	mov	r0, r3
 8010e54:	f000 fc58 	bl	8011708 <TIM_ITRx_SetConfig>
      break;
 8010e58:	e02c      	b.n	8010eb4 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8010e5a:	687b      	ldr	r3, [r7, #4]
 8010e5c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8010e5e:	683b      	ldr	r3, [r7, #0]
 8010e60:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8010e62:	683b      	ldr	r3, [r7, #0]
 8010e64:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8010e66:	461a      	mov	r2, r3
 8010e68:	f000 fc1d 	bl	80116a6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8010e6c:	687b      	ldr	r3, [r7, #4]
 8010e6e:	681b      	ldr	r3, [r3, #0]
 8010e70:	2160      	movs	r1, #96	@ 0x60
 8010e72:	4618      	mov	r0, r3
 8010e74:	f000 fc48 	bl	8011708 <TIM_ITRx_SetConfig>
      break;
 8010e78:	e01c      	b.n	8010eb4 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8010e7a:	687b      	ldr	r3, [r7, #4]
 8010e7c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8010e7e:	683b      	ldr	r3, [r7, #0]
 8010e80:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8010e82:	683b      	ldr	r3, [r7, #0]
 8010e84:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8010e86:	461a      	mov	r2, r3
 8010e88:	f000 fbde 	bl	8011648 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8010e8c:	687b      	ldr	r3, [r7, #4]
 8010e8e:	681b      	ldr	r3, [r3, #0]
 8010e90:	2140      	movs	r1, #64	@ 0x40
 8010e92:	4618      	mov	r0, r3
 8010e94:	f000 fc38 	bl	8011708 <TIM_ITRx_SetConfig>
      break;
 8010e98:	e00c      	b.n	8010eb4 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8010e9a:	687b      	ldr	r3, [r7, #4]
 8010e9c:	681a      	ldr	r2, [r3, #0]
 8010e9e:	683b      	ldr	r3, [r7, #0]
 8010ea0:	681b      	ldr	r3, [r3, #0]
 8010ea2:	4619      	mov	r1, r3
 8010ea4:	4610      	mov	r0, r2
 8010ea6:	f000 fc2f 	bl	8011708 <TIM_ITRx_SetConfig>
      break;
 8010eaa:	e003      	b.n	8010eb4 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 8010eac:	2301      	movs	r3, #1
 8010eae:	73fb      	strb	r3, [r7, #15]
      break;
 8010eb0:	e000      	b.n	8010eb4 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 8010eb2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8010eb4:	687b      	ldr	r3, [r7, #4]
 8010eb6:	2201      	movs	r2, #1
 8010eb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8010ebc:	687b      	ldr	r3, [r7, #4]
 8010ebe:	2200      	movs	r2, #0
 8010ec0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8010ec4:	7bfb      	ldrb	r3, [r7, #15]
}
 8010ec6:	4618      	mov	r0, r3
 8010ec8:	3710      	adds	r7, #16
 8010eca:	46bd      	mov	sp, r7
 8010ecc:	bd80      	pop	{r7, pc}
 8010ece:	bf00      	nop
 8010ed0:	ffceff88 	.word	0xffceff88
 8010ed4:	00100040 	.word	0x00100040
 8010ed8:	00100030 	.word	0x00100030
 8010edc:	00100020 	.word	0x00100020

08010ee0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8010ee0:	b480      	push	{r7}
 8010ee2:	b083      	sub	sp, #12
 8010ee4:	af00      	add	r7, sp, #0
 8010ee6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8010ee8:	bf00      	nop
 8010eea:	370c      	adds	r7, #12
 8010eec:	46bd      	mov	sp, r7
 8010eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ef2:	4770      	bx	lr

08010ef4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8010ef4:	b480      	push	{r7}
 8010ef6:	b083      	sub	sp, #12
 8010ef8:	af00      	add	r7, sp, #0
 8010efa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8010efc:	bf00      	nop
 8010efe:	370c      	adds	r7, #12
 8010f00:	46bd      	mov	sp, r7
 8010f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f06:	4770      	bx	lr

08010f08 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8010f08:	b480      	push	{r7}
 8010f0a:	b083      	sub	sp, #12
 8010f0c:	af00      	add	r7, sp, #0
 8010f0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8010f10:	bf00      	nop
 8010f12:	370c      	adds	r7, #12
 8010f14:	46bd      	mov	sp, r7
 8010f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f1a:	4770      	bx	lr

08010f1c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8010f1c:	b480      	push	{r7}
 8010f1e:	b083      	sub	sp, #12
 8010f20:	af00      	add	r7, sp, #0
 8010f22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8010f24:	bf00      	nop
 8010f26:	370c      	adds	r7, #12
 8010f28:	46bd      	mov	sp, r7
 8010f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f2e:	4770      	bx	lr

08010f30 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8010f30:	b480      	push	{r7}
 8010f32:	b083      	sub	sp, #12
 8010f34:	af00      	add	r7, sp, #0
 8010f36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8010f38:	bf00      	nop
 8010f3a:	370c      	adds	r7, #12
 8010f3c:	46bd      	mov	sp, r7
 8010f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f42:	4770      	bx	lr

08010f44 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8010f44:	b480      	push	{r7}
 8010f46:	b085      	sub	sp, #20
 8010f48:	af00      	add	r7, sp, #0
 8010f4a:	6078      	str	r0, [r7, #4]
 8010f4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8010f4e:	687b      	ldr	r3, [r7, #4]
 8010f50:	681b      	ldr	r3, [r3, #0]
 8010f52:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8010f54:	687b      	ldr	r3, [r7, #4]
 8010f56:	4a47      	ldr	r2, [pc, #284]	@ (8011074 <TIM_Base_SetConfig+0x130>)
 8010f58:	4293      	cmp	r3, r2
 8010f5a:	d013      	beq.n	8010f84 <TIM_Base_SetConfig+0x40>
 8010f5c:	687b      	ldr	r3, [r7, #4]
 8010f5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010f62:	d00f      	beq.n	8010f84 <TIM_Base_SetConfig+0x40>
 8010f64:	687b      	ldr	r3, [r7, #4]
 8010f66:	4a44      	ldr	r2, [pc, #272]	@ (8011078 <TIM_Base_SetConfig+0x134>)
 8010f68:	4293      	cmp	r3, r2
 8010f6a:	d00b      	beq.n	8010f84 <TIM_Base_SetConfig+0x40>
 8010f6c:	687b      	ldr	r3, [r7, #4]
 8010f6e:	4a43      	ldr	r2, [pc, #268]	@ (801107c <TIM_Base_SetConfig+0x138>)
 8010f70:	4293      	cmp	r3, r2
 8010f72:	d007      	beq.n	8010f84 <TIM_Base_SetConfig+0x40>
 8010f74:	687b      	ldr	r3, [r7, #4]
 8010f76:	4a42      	ldr	r2, [pc, #264]	@ (8011080 <TIM_Base_SetConfig+0x13c>)
 8010f78:	4293      	cmp	r3, r2
 8010f7a:	d003      	beq.n	8010f84 <TIM_Base_SetConfig+0x40>
 8010f7c:	687b      	ldr	r3, [r7, #4]
 8010f7e:	4a41      	ldr	r2, [pc, #260]	@ (8011084 <TIM_Base_SetConfig+0x140>)
 8010f80:	4293      	cmp	r3, r2
 8010f82:	d108      	bne.n	8010f96 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8010f84:	68fb      	ldr	r3, [r7, #12]
 8010f86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010f8a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8010f8c:	683b      	ldr	r3, [r7, #0]
 8010f8e:	685b      	ldr	r3, [r3, #4]
 8010f90:	68fa      	ldr	r2, [r7, #12]
 8010f92:	4313      	orrs	r3, r2
 8010f94:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8010f96:	687b      	ldr	r3, [r7, #4]
 8010f98:	4a36      	ldr	r2, [pc, #216]	@ (8011074 <TIM_Base_SetConfig+0x130>)
 8010f9a:	4293      	cmp	r3, r2
 8010f9c:	d027      	beq.n	8010fee <TIM_Base_SetConfig+0xaa>
 8010f9e:	687b      	ldr	r3, [r7, #4]
 8010fa0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010fa4:	d023      	beq.n	8010fee <TIM_Base_SetConfig+0xaa>
 8010fa6:	687b      	ldr	r3, [r7, #4]
 8010fa8:	4a33      	ldr	r2, [pc, #204]	@ (8011078 <TIM_Base_SetConfig+0x134>)
 8010faa:	4293      	cmp	r3, r2
 8010fac:	d01f      	beq.n	8010fee <TIM_Base_SetConfig+0xaa>
 8010fae:	687b      	ldr	r3, [r7, #4]
 8010fb0:	4a32      	ldr	r2, [pc, #200]	@ (801107c <TIM_Base_SetConfig+0x138>)
 8010fb2:	4293      	cmp	r3, r2
 8010fb4:	d01b      	beq.n	8010fee <TIM_Base_SetConfig+0xaa>
 8010fb6:	687b      	ldr	r3, [r7, #4]
 8010fb8:	4a31      	ldr	r2, [pc, #196]	@ (8011080 <TIM_Base_SetConfig+0x13c>)
 8010fba:	4293      	cmp	r3, r2
 8010fbc:	d017      	beq.n	8010fee <TIM_Base_SetConfig+0xaa>
 8010fbe:	687b      	ldr	r3, [r7, #4]
 8010fc0:	4a30      	ldr	r2, [pc, #192]	@ (8011084 <TIM_Base_SetConfig+0x140>)
 8010fc2:	4293      	cmp	r3, r2
 8010fc4:	d013      	beq.n	8010fee <TIM_Base_SetConfig+0xaa>
 8010fc6:	687b      	ldr	r3, [r7, #4]
 8010fc8:	4a2f      	ldr	r2, [pc, #188]	@ (8011088 <TIM_Base_SetConfig+0x144>)
 8010fca:	4293      	cmp	r3, r2
 8010fcc:	d00f      	beq.n	8010fee <TIM_Base_SetConfig+0xaa>
 8010fce:	687b      	ldr	r3, [r7, #4]
 8010fd0:	4a2e      	ldr	r2, [pc, #184]	@ (801108c <TIM_Base_SetConfig+0x148>)
 8010fd2:	4293      	cmp	r3, r2
 8010fd4:	d00b      	beq.n	8010fee <TIM_Base_SetConfig+0xaa>
 8010fd6:	687b      	ldr	r3, [r7, #4]
 8010fd8:	4a2d      	ldr	r2, [pc, #180]	@ (8011090 <TIM_Base_SetConfig+0x14c>)
 8010fda:	4293      	cmp	r3, r2
 8010fdc:	d007      	beq.n	8010fee <TIM_Base_SetConfig+0xaa>
 8010fde:	687b      	ldr	r3, [r7, #4]
 8010fe0:	4a2c      	ldr	r2, [pc, #176]	@ (8011094 <TIM_Base_SetConfig+0x150>)
 8010fe2:	4293      	cmp	r3, r2
 8010fe4:	d003      	beq.n	8010fee <TIM_Base_SetConfig+0xaa>
 8010fe6:	687b      	ldr	r3, [r7, #4]
 8010fe8:	4a2b      	ldr	r2, [pc, #172]	@ (8011098 <TIM_Base_SetConfig+0x154>)
 8010fea:	4293      	cmp	r3, r2
 8010fec:	d108      	bne.n	8011000 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8010fee:	68fb      	ldr	r3, [r7, #12]
 8010ff0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8010ff4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8010ff6:	683b      	ldr	r3, [r7, #0]
 8010ff8:	68db      	ldr	r3, [r3, #12]
 8010ffa:	68fa      	ldr	r2, [r7, #12]
 8010ffc:	4313      	orrs	r3, r2
 8010ffe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8011000:	68fb      	ldr	r3, [r7, #12]
 8011002:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8011006:	683b      	ldr	r3, [r7, #0]
 8011008:	695b      	ldr	r3, [r3, #20]
 801100a:	4313      	orrs	r3, r2
 801100c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 801100e:	683b      	ldr	r3, [r7, #0]
 8011010:	689a      	ldr	r2, [r3, #8]
 8011012:	687b      	ldr	r3, [r7, #4]
 8011014:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8011016:	683b      	ldr	r3, [r7, #0]
 8011018:	681a      	ldr	r2, [r3, #0]
 801101a:	687b      	ldr	r3, [r7, #4]
 801101c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 801101e:	687b      	ldr	r3, [r7, #4]
 8011020:	4a14      	ldr	r2, [pc, #80]	@ (8011074 <TIM_Base_SetConfig+0x130>)
 8011022:	4293      	cmp	r3, r2
 8011024:	d00f      	beq.n	8011046 <TIM_Base_SetConfig+0x102>
 8011026:	687b      	ldr	r3, [r7, #4]
 8011028:	4a16      	ldr	r2, [pc, #88]	@ (8011084 <TIM_Base_SetConfig+0x140>)
 801102a:	4293      	cmp	r3, r2
 801102c:	d00b      	beq.n	8011046 <TIM_Base_SetConfig+0x102>
 801102e:	687b      	ldr	r3, [r7, #4]
 8011030:	4a15      	ldr	r2, [pc, #84]	@ (8011088 <TIM_Base_SetConfig+0x144>)
 8011032:	4293      	cmp	r3, r2
 8011034:	d007      	beq.n	8011046 <TIM_Base_SetConfig+0x102>
 8011036:	687b      	ldr	r3, [r7, #4]
 8011038:	4a14      	ldr	r2, [pc, #80]	@ (801108c <TIM_Base_SetConfig+0x148>)
 801103a:	4293      	cmp	r3, r2
 801103c:	d003      	beq.n	8011046 <TIM_Base_SetConfig+0x102>
 801103e:	687b      	ldr	r3, [r7, #4]
 8011040:	4a13      	ldr	r2, [pc, #76]	@ (8011090 <TIM_Base_SetConfig+0x14c>)
 8011042:	4293      	cmp	r3, r2
 8011044:	d103      	bne.n	801104e <TIM_Base_SetConfig+0x10a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8011046:	683b      	ldr	r3, [r7, #0]
 8011048:	691a      	ldr	r2, [r3, #16]
 801104a:	687b      	ldr	r3, [r7, #4]
 801104c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 801104e:	687b      	ldr	r3, [r7, #4]
 8011050:	681b      	ldr	r3, [r3, #0]
 8011052:	f043 0204 	orr.w	r2, r3, #4
 8011056:	687b      	ldr	r3, [r7, #4]
 8011058:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 801105a:	687b      	ldr	r3, [r7, #4]
 801105c:	2201      	movs	r2, #1
 801105e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8011060:	687b      	ldr	r3, [r7, #4]
 8011062:	68fa      	ldr	r2, [r7, #12]
 8011064:	601a      	str	r2, [r3, #0]
}
 8011066:	bf00      	nop
 8011068:	3714      	adds	r7, #20
 801106a:	46bd      	mov	sp, r7
 801106c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011070:	4770      	bx	lr
 8011072:	bf00      	nop
 8011074:	40010000 	.word	0x40010000
 8011078:	40000400 	.word	0x40000400
 801107c:	40000800 	.word	0x40000800
 8011080:	40000c00 	.word	0x40000c00
 8011084:	40010400 	.word	0x40010400
 8011088:	40014000 	.word	0x40014000
 801108c:	40014400 	.word	0x40014400
 8011090:	40014800 	.word	0x40014800
 8011094:	4000e000 	.word	0x4000e000
 8011098:	4000e400 	.word	0x4000e400

0801109c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 801109c:	b480      	push	{r7}
 801109e:	b087      	sub	sp, #28
 80110a0:	af00      	add	r7, sp, #0
 80110a2:	6078      	str	r0, [r7, #4]
 80110a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80110a6:	687b      	ldr	r3, [r7, #4]
 80110a8:	6a1b      	ldr	r3, [r3, #32]
 80110aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80110ac:	687b      	ldr	r3, [r7, #4]
 80110ae:	6a1b      	ldr	r3, [r3, #32]
 80110b0:	f023 0201 	bic.w	r2, r3, #1
 80110b4:	687b      	ldr	r3, [r7, #4]
 80110b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80110b8:	687b      	ldr	r3, [r7, #4]
 80110ba:	685b      	ldr	r3, [r3, #4]
 80110bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80110be:	687b      	ldr	r3, [r7, #4]
 80110c0:	699b      	ldr	r3, [r3, #24]
 80110c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80110c4:	68fa      	ldr	r2, [r7, #12]
 80110c6:	4b37      	ldr	r3, [pc, #220]	@ (80111a4 <TIM_OC1_SetConfig+0x108>)
 80110c8:	4013      	ands	r3, r2
 80110ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80110cc:	68fb      	ldr	r3, [r7, #12]
 80110ce:	f023 0303 	bic.w	r3, r3, #3
 80110d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80110d4:	683b      	ldr	r3, [r7, #0]
 80110d6:	681b      	ldr	r3, [r3, #0]
 80110d8:	68fa      	ldr	r2, [r7, #12]
 80110da:	4313      	orrs	r3, r2
 80110dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80110de:	697b      	ldr	r3, [r7, #20]
 80110e0:	f023 0302 	bic.w	r3, r3, #2
 80110e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80110e6:	683b      	ldr	r3, [r7, #0]
 80110e8:	689b      	ldr	r3, [r3, #8]
 80110ea:	697a      	ldr	r2, [r7, #20]
 80110ec:	4313      	orrs	r3, r2
 80110ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80110f0:	687b      	ldr	r3, [r7, #4]
 80110f2:	4a2d      	ldr	r2, [pc, #180]	@ (80111a8 <TIM_OC1_SetConfig+0x10c>)
 80110f4:	4293      	cmp	r3, r2
 80110f6:	d00f      	beq.n	8011118 <TIM_OC1_SetConfig+0x7c>
 80110f8:	687b      	ldr	r3, [r7, #4]
 80110fa:	4a2c      	ldr	r2, [pc, #176]	@ (80111ac <TIM_OC1_SetConfig+0x110>)
 80110fc:	4293      	cmp	r3, r2
 80110fe:	d00b      	beq.n	8011118 <TIM_OC1_SetConfig+0x7c>
 8011100:	687b      	ldr	r3, [r7, #4]
 8011102:	4a2b      	ldr	r2, [pc, #172]	@ (80111b0 <TIM_OC1_SetConfig+0x114>)
 8011104:	4293      	cmp	r3, r2
 8011106:	d007      	beq.n	8011118 <TIM_OC1_SetConfig+0x7c>
 8011108:	687b      	ldr	r3, [r7, #4]
 801110a:	4a2a      	ldr	r2, [pc, #168]	@ (80111b4 <TIM_OC1_SetConfig+0x118>)
 801110c:	4293      	cmp	r3, r2
 801110e:	d003      	beq.n	8011118 <TIM_OC1_SetConfig+0x7c>
 8011110:	687b      	ldr	r3, [r7, #4]
 8011112:	4a29      	ldr	r2, [pc, #164]	@ (80111b8 <TIM_OC1_SetConfig+0x11c>)
 8011114:	4293      	cmp	r3, r2
 8011116:	d10c      	bne.n	8011132 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8011118:	697b      	ldr	r3, [r7, #20]
 801111a:	f023 0308 	bic.w	r3, r3, #8
 801111e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8011120:	683b      	ldr	r3, [r7, #0]
 8011122:	68db      	ldr	r3, [r3, #12]
 8011124:	697a      	ldr	r2, [r7, #20]
 8011126:	4313      	orrs	r3, r2
 8011128:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 801112a:	697b      	ldr	r3, [r7, #20]
 801112c:	f023 0304 	bic.w	r3, r3, #4
 8011130:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8011132:	687b      	ldr	r3, [r7, #4]
 8011134:	4a1c      	ldr	r2, [pc, #112]	@ (80111a8 <TIM_OC1_SetConfig+0x10c>)
 8011136:	4293      	cmp	r3, r2
 8011138:	d00f      	beq.n	801115a <TIM_OC1_SetConfig+0xbe>
 801113a:	687b      	ldr	r3, [r7, #4]
 801113c:	4a1b      	ldr	r2, [pc, #108]	@ (80111ac <TIM_OC1_SetConfig+0x110>)
 801113e:	4293      	cmp	r3, r2
 8011140:	d00b      	beq.n	801115a <TIM_OC1_SetConfig+0xbe>
 8011142:	687b      	ldr	r3, [r7, #4]
 8011144:	4a1a      	ldr	r2, [pc, #104]	@ (80111b0 <TIM_OC1_SetConfig+0x114>)
 8011146:	4293      	cmp	r3, r2
 8011148:	d007      	beq.n	801115a <TIM_OC1_SetConfig+0xbe>
 801114a:	687b      	ldr	r3, [r7, #4]
 801114c:	4a19      	ldr	r2, [pc, #100]	@ (80111b4 <TIM_OC1_SetConfig+0x118>)
 801114e:	4293      	cmp	r3, r2
 8011150:	d003      	beq.n	801115a <TIM_OC1_SetConfig+0xbe>
 8011152:	687b      	ldr	r3, [r7, #4]
 8011154:	4a18      	ldr	r2, [pc, #96]	@ (80111b8 <TIM_OC1_SetConfig+0x11c>)
 8011156:	4293      	cmp	r3, r2
 8011158:	d111      	bne.n	801117e <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 801115a:	693b      	ldr	r3, [r7, #16]
 801115c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8011160:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8011162:	693b      	ldr	r3, [r7, #16]
 8011164:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8011168:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 801116a:	683b      	ldr	r3, [r7, #0]
 801116c:	695b      	ldr	r3, [r3, #20]
 801116e:	693a      	ldr	r2, [r7, #16]
 8011170:	4313      	orrs	r3, r2
 8011172:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8011174:	683b      	ldr	r3, [r7, #0]
 8011176:	699b      	ldr	r3, [r3, #24]
 8011178:	693a      	ldr	r2, [r7, #16]
 801117a:	4313      	orrs	r3, r2
 801117c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801117e:	687b      	ldr	r3, [r7, #4]
 8011180:	693a      	ldr	r2, [r7, #16]
 8011182:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8011184:	687b      	ldr	r3, [r7, #4]
 8011186:	68fa      	ldr	r2, [r7, #12]
 8011188:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 801118a:	683b      	ldr	r3, [r7, #0]
 801118c:	685a      	ldr	r2, [r3, #4]
 801118e:	687b      	ldr	r3, [r7, #4]
 8011190:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8011192:	687b      	ldr	r3, [r7, #4]
 8011194:	697a      	ldr	r2, [r7, #20]
 8011196:	621a      	str	r2, [r3, #32]
}
 8011198:	bf00      	nop
 801119a:	371c      	adds	r7, #28
 801119c:	46bd      	mov	sp, r7
 801119e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111a2:	4770      	bx	lr
 80111a4:	fffeff8f 	.word	0xfffeff8f
 80111a8:	40010000 	.word	0x40010000
 80111ac:	40010400 	.word	0x40010400
 80111b0:	40014000 	.word	0x40014000
 80111b4:	40014400 	.word	0x40014400
 80111b8:	40014800 	.word	0x40014800

080111bc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80111bc:	b480      	push	{r7}
 80111be:	b087      	sub	sp, #28
 80111c0:	af00      	add	r7, sp, #0
 80111c2:	6078      	str	r0, [r7, #4]
 80111c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80111c6:	687b      	ldr	r3, [r7, #4]
 80111c8:	6a1b      	ldr	r3, [r3, #32]
 80111ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80111cc:	687b      	ldr	r3, [r7, #4]
 80111ce:	6a1b      	ldr	r3, [r3, #32]
 80111d0:	f023 0210 	bic.w	r2, r3, #16
 80111d4:	687b      	ldr	r3, [r7, #4]
 80111d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80111d8:	687b      	ldr	r3, [r7, #4]
 80111da:	685b      	ldr	r3, [r3, #4]
 80111dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80111de:	687b      	ldr	r3, [r7, #4]
 80111e0:	699b      	ldr	r3, [r3, #24]
 80111e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80111e4:	68fa      	ldr	r2, [r7, #12]
 80111e6:	4b34      	ldr	r3, [pc, #208]	@ (80112b8 <TIM_OC2_SetConfig+0xfc>)
 80111e8:	4013      	ands	r3, r2
 80111ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80111ec:	68fb      	ldr	r3, [r7, #12]
 80111ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80111f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80111f4:	683b      	ldr	r3, [r7, #0]
 80111f6:	681b      	ldr	r3, [r3, #0]
 80111f8:	021b      	lsls	r3, r3, #8
 80111fa:	68fa      	ldr	r2, [r7, #12]
 80111fc:	4313      	orrs	r3, r2
 80111fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8011200:	697b      	ldr	r3, [r7, #20]
 8011202:	f023 0320 	bic.w	r3, r3, #32
 8011206:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8011208:	683b      	ldr	r3, [r7, #0]
 801120a:	689b      	ldr	r3, [r3, #8]
 801120c:	011b      	lsls	r3, r3, #4
 801120e:	697a      	ldr	r2, [r7, #20]
 8011210:	4313      	orrs	r3, r2
 8011212:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8011214:	687b      	ldr	r3, [r7, #4]
 8011216:	4a29      	ldr	r2, [pc, #164]	@ (80112bc <TIM_OC2_SetConfig+0x100>)
 8011218:	4293      	cmp	r3, r2
 801121a:	d003      	beq.n	8011224 <TIM_OC2_SetConfig+0x68>
 801121c:	687b      	ldr	r3, [r7, #4]
 801121e:	4a28      	ldr	r2, [pc, #160]	@ (80112c0 <TIM_OC2_SetConfig+0x104>)
 8011220:	4293      	cmp	r3, r2
 8011222:	d10d      	bne.n	8011240 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8011224:	697b      	ldr	r3, [r7, #20]
 8011226:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801122a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 801122c:	683b      	ldr	r3, [r7, #0]
 801122e:	68db      	ldr	r3, [r3, #12]
 8011230:	011b      	lsls	r3, r3, #4
 8011232:	697a      	ldr	r2, [r7, #20]
 8011234:	4313      	orrs	r3, r2
 8011236:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8011238:	697b      	ldr	r3, [r7, #20]
 801123a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801123e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8011240:	687b      	ldr	r3, [r7, #4]
 8011242:	4a1e      	ldr	r2, [pc, #120]	@ (80112bc <TIM_OC2_SetConfig+0x100>)
 8011244:	4293      	cmp	r3, r2
 8011246:	d00f      	beq.n	8011268 <TIM_OC2_SetConfig+0xac>
 8011248:	687b      	ldr	r3, [r7, #4]
 801124a:	4a1d      	ldr	r2, [pc, #116]	@ (80112c0 <TIM_OC2_SetConfig+0x104>)
 801124c:	4293      	cmp	r3, r2
 801124e:	d00b      	beq.n	8011268 <TIM_OC2_SetConfig+0xac>
 8011250:	687b      	ldr	r3, [r7, #4]
 8011252:	4a1c      	ldr	r2, [pc, #112]	@ (80112c4 <TIM_OC2_SetConfig+0x108>)
 8011254:	4293      	cmp	r3, r2
 8011256:	d007      	beq.n	8011268 <TIM_OC2_SetConfig+0xac>
 8011258:	687b      	ldr	r3, [r7, #4]
 801125a:	4a1b      	ldr	r2, [pc, #108]	@ (80112c8 <TIM_OC2_SetConfig+0x10c>)
 801125c:	4293      	cmp	r3, r2
 801125e:	d003      	beq.n	8011268 <TIM_OC2_SetConfig+0xac>
 8011260:	687b      	ldr	r3, [r7, #4]
 8011262:	4a1a      	ldr	r2, [pc, #104]	@ (80112cc <TIM_OC2_SetConfig+0x110>)
 8011264:	4293      	cmp	r3, r2
 8011266:	d113      	bne.n	8011290 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8011268:	693b      	ldr	r3, [r7, #16]
 801126a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 801126e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8011270:	693b      	ldr	r3, [r7, #16]
 8011272:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8011276:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8011278:	683b      	ldr	r3, [r7, #0]
 801127a:	695b      	ldr	r3, [r3, #20]
 801127c:	009b      	lsls	r3, r3, #2
 801127e:	693a      	ldr	r2, [r7, #16]
 8011280:	4313      	orrs	r3, r2
 8011282:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8011284:	683b      	ldr	r3, [r7, #0]
 8011286:	699b      	ldr	r3, [r3, #24]
 8011288:	009b      	lsls	r3, r3, #2
 801128a:	693a      	ldr	r2, [r7, #16]
 801128c:	4313      	orrs	r3, r2
 801128e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8011290:	687b      	ldr	r3, [r7, #4]
 8011292:	693a      	ldr	r2, [r7, #16]
 8011294:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8011296:	687b      	ldr	r3, [r7, #4]
 8011298:	68fa      	ldr	r2, [r7, #12]
 801129a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 801129c:	683b      	ldr	r3, [r7, #0]
 801129e:	685a      	ldr	r2, [r3, #4]
 80112a0:	687b      	ldr	r3, [r7, #4]
 80112a2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80112a4:	687b      	ldr	r3, [r7, #4]
 80112a6:	697a      	ldr	r2, [r7, #20]
 80112a8:	621a      	str	r2, [r3, #32]
}
 80112aa:	bf00      	nop
 80112ac:	371c      	adds	r7, #28
 80112ae:	46bd      	mov	sp, r7
 80112b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112b4:	4770      	bx	lr
 80112b6:	bf00      	nop
 80112b8:	feff8fff 	.word	0xfeff8fff
 80112bc:	40010000 	.word	0x40010000
 80112c0:	40010400 	.word	0x40010400
 80112c4:	40014000 	.word	0x40014000
 80112c8:	40014400 	.word	0x40014400
 80112cc:	40014800 	.word	0x40014800

080112d0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80112d0:	b480      	push	{r7}
 80112d2:	b087      	sub	sp, #28
 80112d4:	af00      	add	r7, sp, #0
 80112d6:	6078      	str	r0, [r7, #4]
 80112d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80112da:	687b      	ldr	r3, [r7, #4]
 80112dc:	6a1b      	ldr	r3, [r3, #32]
 80112de:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80112e0:	687b      	ldr	r3, [r7, #4]
 80112e2:	6a1b      	ldr	r3, [r3, #32]
 80112e4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80112e8:	687b      	ldr	r3, [r7, #4]
 80112ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80112ec:	687b      	ldr	r3, [r7, #4]
 80112ee:	685b      	ldr	r3, [r3, #4]
 80112f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80112f2:	687b      	ldr	r3, [r7, #4]
 80112f4:	69db      	ldr	r3, [r3, #28]
 80112f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80112f8:	68fa      	ldr	r2, [r7, #12]
 80112fa:	4b33      	ldr	r3, [pc, #204]	@ (80113c8 <TIM_OC3_SetConfig+0xf8>)
 80112fc:	4013      	ands	r3, r2
 80112fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8011300:	68fb      	ldr	r3, [r7, #12]
 8011302:	f023 0303 	bic.w	r3, r3, #3
 8011306:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8011308:	683b      	ldr	r3, [r7, #0]
 801130a:	681b      	ldr	r3, [r3, #0]
 801130c:	68fa      	ldr	r2, [r7, #12]
 801130e:	4313      	orrs	r3, r2
 8011310:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8011312:	697b      	ldr	r3, [r7, #20]
 8011314:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8011318:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 801131a:	683b      	ldr	r3, [r7, #0]
 801131c:	689b      	ldr	r3, [r3, #8]
 801131e:	021b      	lsls	r3, r3, #8
 8011320:	697a      	ldr	r2, [r7, #20]
 8011322:	4313      	orrs	r3, r2
 8011324:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8011326:	687b      	ldr	r3, [r7, #4]
 8011328:	4a28      	ldr	r2, [pc, #160]	@ (80113cc <TIM_OC3_SetConfig+0xfc>)
 801132a:	4293      	cmp	r3, r2
 801132c:	d003      	beq.n	8011336 <TIM_OC3_SetConfig+0x66>
 801132e:	687b      	ldr	r3, [r7, #4]
 8011330:	4a27      	ldr	r2, [pc, #156]	@ (80113d0 <TIM_OC3_SetConfig+0x100>)
 8011332:	4293      	cmp	r3, r2
 8011334:	d10d      	bne.n	8011352 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8011336:	697b      	ldr	r3, [r7, #20]
 8011338:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 801133c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 801133e:	683b      	ldr	r3, [r7, #0]
 8011340:	68db      	ldr	r3, [r3, #12]
 8011342:	021b      	lsls	r3, r3, #8
 8011344:	697a      	ldr	r2, [r7, #20]
 8011346:	4313      	orrs	r3, r2
 8011348:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 801134a:	697b      	ldr	r3, [r7, #20]
 801134c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8011350:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8011352:	687b      	ldr	r3, [r7, #4]
 8011354:	4a1d      	ldr	r2, [pc, #116]	@ (80113cc <TIM_OC3_SetConfig+0xfc>)
 8011356:	4293      	cmp	r3, r2
 8011358:	d00f      	beq.n	801137a <TIM_OC3_SetConfig+0xaa>
 801135a:	687b      	ldr	r3, [r7, #4]
 801135c:	4a1c      	ldr	r2, [pc, #112]	@ (80113d0 <TIM_OC3_SetConfig+0x100>)
 801135e:	4293      	cmp	r3, r2
 8011360:	d00b      	beq.n	801137a <TIM_OC3_SetConfig+0xaa>
 8011362:	687b      	ldr	r3, [r7, #4]
 8011364:	4a1b      	ldr	r2, [pc, #108]	@ (80113d4 <TIM_OC3_SetConfig+0x104>)
 8011366:	4293      	cmp	r3, r2
 8011368:	d007      	beq.n	801137a <TIM_OC3_SetConfig+0xaa>
 801136a:	687b      	ldr	r3, [r7, #4]
 801136c:	4a1a      	ldr	r2, [pc, #104]	@ (80113d8 <TIM_OC3_SetConfig+0x108>)
 801136e:	4293      	cmp	r3, r2
 8011370:	d003      	beq.n	801137a <TIM_OC3_SetConfig+0xaa>
 8011372:	687b      	ldr	r3, [r7, #4]
 8011374:	4a19      	ldr	r2, [pc, #100]	@ (80113dc <TIM_OC3_SetConfig+0x10c>)
 8011376:	4293      	cmp	r3, r2
 8011378:	d113      	bne.n	80113a2 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 801137a:	693b      	ldr	r3, [r7, #16]
 801137c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8011380:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8011382:	693b      	ldr	r3, [r7, #16]
 8011384:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8011388:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 801138a:	683b      	ldr	r3, [r7, #0]
 801138c:	695b      	ldr	r3, [r3, #20]
 801138e:	011b      	lsls	r3, r3, #4
 8011390:	693a      	ldr	r2, [r7, #16]
 8011392:	4313      	orrs	r3, r2
 8011394:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8011396:	683b      	ldr	r3, [r7, #0]
 8011398:	699b      	ldr	r3, [r3, #24]
 801139a:	011b      	lsls	r3, r3, #4
 801139c:	693a      	ldr	r2, [r7, #16]
 801139e:	4313      	orrs	r3, r2
 80113a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80113a2:	687b      	ldr	r3, [r7, #4]
 80113a4:	693a      	ldr	r2, [r7, #16]
 80113a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80113a8:	687b      	ldr	r3, [r7, #4]
 80113aa:	68fa      	ldr	r2, [r7, #12]
 80113ac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80113ae:	683b      	ldr	r3, [r7, #0]
 80113b0:	685a      	ldr	r2, [r3, #4]
 80113b2:	687b      	ldr	r3, [r7, #4]
 80113b4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80113b6:	687b      	ldr	r3, [r7, #4]
 80113b8:	697a      	ldr	r2, [r7, #20]
 80113ba:	621a      	str	r2, [r3, #32]
}
 80113bc:	bf00      	nop
 80113be:	371c      	adds	r7, #28
 80113c0:	46bd      	mov	sp, r7
 80113c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113c6:	4770      	bx	lr
 80113c8:	fffeff8f 	.word	0xfffeff8f
 80113cc:	40010000 	.word	0x40010000
 80113d0:	40010400 	.word	0x40010400
 80113d4:	40014000 	.word	0x40014000
 80113d8:	40014400 	.word	0x40014400
 80113dc:	40014800 	.word	0x40014800

080113e0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80113e0:	b480      	push	{r7}
 80113e2:	b087      	sub	sp, #28
 80113e4:	af00      	add	r7, sp, #0
 80113e6:	6078      	str	r0, [r7, #4]
 80113e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80113ea:	687b      	ldr	r3, [r7, #4]
 80113ec:	6a1b      	ldr	r3, [r3, #32]
 80113ee:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80113f0:	687b      	ldr	r3, [r7, #4]
 80113f2:	6a1b      	ldr	r3, [r3, #32]
 80113f4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80113f8:	687b      	ldr	r3, [r7, #4]
 80113fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80113fc:	687b      	ldr	r3, [r7, #4]
 80113fe:	685b      	ldr	r3, [r3, #4]
 8011400:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8011402:	687b      	ldr	r3, [r7, #4]
 8011404:	69db      	ldr	r3, [r3, #28]
 8011406:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8011408:	68fa      	ldr	r2, [r7, #12]
 801140a:	4b24      	ldr	r3, [pc, #144]	@ (801149c <TIM_OC4_SetConfig+0xbc>)
 801140c:	4013      	ands	r3, r2
 801140e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8011410:	68fb      	ldr	r3, [r7, #12]
 8011412:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8011416:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8011418:	683b      	ldr	r3, [r7, #0]
 801141a:	681b      	ldr	r3, [r3, #0]
 801141c:	021b      	lsls	r3, r3, #8
 801141e:	68fa      	ldr	r2, [r7, #12]
 8011420:	4313      	orrs	r3, r2
 8011422:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8011424:	693b      	ldr	r3, [r7, #16]
 8011426:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 801142a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 801142c:	683b      	ldr	r3, [r7, #0]
 801142e:	689b      	ldr	r3, [r3, #8]
 8011430:	031b      	lsls	r3, r3, #12
 8011432:	693a      	ldr	r2, [r7, #16]
 8011434:	4313      	orrs	r3, r2
 8011436:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8011438:	687b      	ldr	r3, [r7, #4]
 801143a:	4a19      	ldr	r2, [pc, #100]	@ (80114a0 <TIM_OC4_SetConfig+0xc0>)
 801143c:	4293      	cmp	r3, r2
 801143e:	d00f      	beq.n	8011460 <TIM_OC4_SetConfig+0x80>
 8011440:	687b      	ldr	r3, [r7, #4]
 8011442:	4a18      	ldr	r2, [pc, #96]	@ (80114a4 <TIM_OC4_SetConfig+0xc4>)
 8011444:	4293      	cmp	r3, r2
 8011446:	d00b      	beq.n	8011460 <TIM_OC4_SetConfig+0x80>
 8011448:	687b      	ldr	r3, [r7, #4]
 801144a:	4a17      	ldr	r2, [pc, #92]	@ (80114a8 <TIM_OC4_SetConfig+0xc8>)
 801144c:	4293      	cmp	r3, r2
 801144e:	d007      	beq.n	8011460 <TIM_OC4_SetConfig+0x80>
 8011450:	687b      	ldr	r3, [r7, #4]
 8011452:	4a16      	ldr	r2, [pc, #88]	@ (80114ac <TIM_OC4_SetConfig+0xcc>)
 8011454:	4293      	cmp	r3, r2
 8011456:	d003      	beq.n	8011460 <TIM_OC4_SetConfig+0x80>
 8011458:	687b      	ldr	r3, [r7, #4]
 801145a:	4a15      	ldr	r2, [pc, #84]	@ (80114b0 <TIM_OC4_SetConfig+0xd0>)
 801145c:	4293      	cmp	r3, r2
 801145e:	d109      	bne.n	8011474 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8011460:	697b      	ldr	r3, [r7, #20]
 8011462:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011466:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8011468:	683b      	ldr	r3, [r7, #0]
 801146a:	695b      	ldr	r3, [r3, #20]
 801146c:	019b      	lsls	r3, r3, #6
 801146e:	697a      	ldr	r2, [r7, #20]
 8011470:	4313      	orrs	r3, r2
 8011472:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8011474:	687b      	ldr	r3, [r7, #4]
 8011476:	697a      	ldr	r2, [r7, #20]
 8011478:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 801147a:	687b      	ldr	r3, [r7, #4]
 801147c:	68fa      	ldr	r2, [r7, #12]
 801147e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8011480:	683b      	ldr	r3, [r7, #0]
 8011482:	685a      	ldr	r2, [r3, #4]
 8011484:	687b      	ldr	r3, [r7, #4]
 8011486:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8011488:	687b      	ldr	r3, [r7, #4]
 801148a:	693a      	ldr	r2, [r7, #16]
 801148c:	621a      	str	r2, [r3, #32]
}
 801148e:	bf00      	nop
 8011490:	371c      	adds	r7, #28
 8011492:	46bd      	mov	sp, r7
 8011494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011498:	4770      	bx	lr
 801149a:	bf00      	nop
 801149c:	feff8fff 	.word	0xfeff8fff
 80114a0:	40010000 	.word	0x40010000
 80114a4:	40010400 	.word	0x40010400
 80114a8:	40014000 	.word	0x40014000
 80114ac:	40014400 	.word	0x40014400
 80114b0:	40014800 	.word	0x40014800

080114b4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80114b4:	b480      	push	{r7}
 80114b6:	b087      	sub	sp, #28
 80114b8:	af00      	add	r7, sp, #0
 80114ba:	6078      	str	r0, [r7, #4]
 80114bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80114be:	687b      	ldr	r3, [r7, #4]
 80114c0:	6a1b      	ldr	r3, [r3, #32]
 80114c2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80114c4:	687b      	ldr	r3, [r7, #4]
 80114c6:	6a1b      	ldr	r3, [r3, #32]
 80114c8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80114cc:	687b      	ldr	r3, [r7, #4]
 80114ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80114d0:	687b      	ldr	r3, [r7, #4]
 80114d2:	685b      	ldr	r3, [r3, #4]
 80114d4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80114d6:	687b      	ldr	r3, [r7, #4]
 80114d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80114da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80114dc:	68fa      	ldr	r2, [r7, #12]
 80114de:	4b21      	ldr	r3, [pc, #132]	@ (8011564 <TIM_OC5_SetConfig+0xb0>)
 80114e0:	4013      	ands	r3, r2
 80114e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80114e4:	683b      	ldr	r3, [r7, #0]
 80114e6:	681b      	ldr	r3, [r3, #0]
 80114e8:	68fa      	ldr	r2, [r7, #12]
 80114ea:	4313      	orrs	r3, r2
 80114ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80114ee:	693b      	ldr	r3, [r7, #16]
 80114f0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80114f4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80114f6:	683b      	ldr	r3, [r7, #0]
 80114f8:	689b      	ldr	r3, [r3, #8]
 80114fa:	041b      	lsls	r3, r3, #16
 80114fc:	693a      	ldr	r2, [r7, #16]
 80114fe:	4313      	orrs	r3, r2
 8011500:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8011502:	687b      	ldr	r3, [r7, #4]
 8011504:	4a18      	ldr	r2, [pc, #96]	@ (8011568 <TIM_OC5_SetConfig+0xb4>)
 8011506:	4293      	cmp	r3, r2
 8011508:	d00f      	beq.n	801152a <TIM_OC5_SetConfig+0x76>
 801150a:	687b      	ldr	r3, [r7, #4]
 801150c:	4a17      	ldr	r2, [pc, #92]	@ (801156c <TIM_OC5_SetConfig+0xb8>)
 801150e:	4293      	cmp	r3, r2
 8011510:	d00b      	beq.n	801152a <TIM_OC5_SetConfig+0x76>
 8011512:	687b      	ldr	r3, [r7, #4]
 8011514:	4a16      	ldr	r2, [pc, #88]	@ (8011570 <TIM_OC5_SetConfig+0xbc>)
 8011516:	4293      	cmp	r3, r2
 8011518:	d007      	beq.n	801152a <TIM_OC5_SetConfig+0x76>
 801151a:	687b      	ldr	r3, [r7, #4]
 801151c:	4a15      	ldr	r2, [pc, #84]	@ (8011574 <TIM_OC5_SetConfig+0xc0>)
 801151e:	4293      	cmp	r3, r2
 8011520:	d003      	beq.n	801152a <TIM_OC5_SetConfig+0x76>
 8011522:	687b      	ldr	r3, [r7, #4]
 8011524:	4a14      	ldr	r2, [pc, #80]	@ (8011578 <TIM_OC5_SetConfig+0xc4>)
 8011526:	4293      	cmp	r3, r2
 8011528:	d109      	bne.n	801153e <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 801152a:	697b      	ldr	r3, [r7, #20]
 801152c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8011530:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8011532:	683b      	ldr	r3, [r7, #0]
 8011534:	695b      	ldr	r3, [r3, #20]
 8011536:	021b      	lsls	r3, r3, #8
 8011538:	697a      	ldr	r2, [r7, #20]
 801153a:	4313      	orrs	r3, r2
 801153c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801153e:	687b      	ldr	r3, [r7, #4]
 8011540:	697a      	ldr	r2, [r7, #20]
 8011542:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8011544:	687b      	ldr	r3, [r7, #4]
 8011546:	68fa      	ldr	r2, [r7, #12]
 8011548:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 801154a:	683b      	ldr	r3, [r7, #0]
 801154c:	685a      	ldr	r2, [r3, #4]
 801154e:	687b      	ldr	r3, [r7, #4]
 8011550:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8011552:	687b      	ldr	r3, [r7, #4]
 8011554:	693a      	ldr	r2, [r7, #16]
 8011556:	621a      	str	r2, [r3, #32]
}
 8011558:	bf00      	nop
 801155a:	371c      	adds	r7, #28
 801155c:	46bd      	mov	sp, r7
 801155e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011562:	4770      	bx	lr
 8011564:	fffeff8f 	.word	0xfffeff8f
 8011568:	40010000 	.word	0x40010000
 801156c:	40010400 	.word	0x40010400
 8011570:	40014000 	.word	0x40014000
 8011574:	40014400 	.word	0x40014400
 8011578:	40014800 	.word	0x40014800

0801157c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 801157c:	b480      	push	{r7}
 801157e:	b087      	sub	sp, #28
 8011580:	af00      	add	r7, sp, #0
 8011582:	6078      	str	r0, [r7, #4]
 8011584:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8011586:	687b      	ldr	r3, [r7, #4]
 8011588:	6a1b      	ldr	r3, [r3, #32]
 801158a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 801158c:	687b      	ldr	r3, [r7, #4]
 801158e:	6a1b      	ldr	r3, [r3, #32]
 8011590:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8011594:	687b      	ldr	r3, [r7, #4]
 8011596:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8011598:	687b      	ldr	r3, [r7, #4]
 801159a:	685b      	ldr	r3, [r3, #4]
 801159c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 801159e:	687b      	ldr	r3, [r7, #4]
 80115a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80115a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80115a4:	68fa      	ldr	r2, [r7, #12]
 80115a6:	4b22      	ldr	r3, [pc, #136]	@ (8011630 <TIM_OC6_SetConfig+0xb4>)
 80115a8:	4013      	ands	r3, r2
 80115aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80115ac:	683b      	ldr	r3, [r7, #0]
 80115ae:	681b      	ldr	r3, [r3, #0]
 80115b0:	021b      	lsls	r3, r3, #8
 80115b2:	68fa      	ldr	r2, [r7, #12]
 80115b4:	4313      	orrs	r3, r2
 80115b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80115b8:	693b      	ldr	r3, [r7, #16]
 80115ba:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80115be:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80115c0:	683b      	ldr	r3, [r7, #0]
 80115c2:	689b      	ldr	r3, [r3, #8]
 80115c4:	051b      	lsls	r3, r3, #20
 80115c6:	693a      	ldr	r2, [r7, #16]
 80115c8:	4313      	orrs	r3, r2
 80115ca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80115cc:	687b      	ldr	r3, [r7, #4]
 80115ce:	4a19      	ldr	r2, [pc, #100]	@ (8011634 <TIM_OC6_SetConfig+0xb8>)
 80115d0:	4293      	cmp	r3, r2
 80115d2:	d00f      	beq.n	80115f4 <TIM_OC6_SetConfig+0x78>
 80115d4:	687b      	ldr	r3, [r7, #4]
 80115d6:	4a18      	ldr	r2, [pc, #96]	@ (8011638 <TIM_OC6_SetConfig+0xbc>)
 80115d8:	4293      	cmp	r3, r2
 80115da:	d00b      	beq.n	80115f4 <TIM_OC6_SetConfig+0x78>
 80115dc:	687b      	ldr	r3, [r7, #4]
 80115de:	4a17      	ldr	r2, [pc, #92]	@ (801163c <TIM_OC6_SetConfig+0xc0>)
 80115e0:	4293      	cmp	r3, r2
 80115e2:	d007      	beq.n	80115f4 <TIM_OC6_SetConfig+0x78>
 80115e4:	687b      	ldr	r3, [r7, #4]
 80115e6:	4a16      	ldr	r2, [pc, #88]	@ (8011640 <TIM_OC6_SetConfig+0xc4>)
 80115e8:	4293      	cmp	r3, r2
 80115ea:	d003      	beq.n	80115f4 <TIM_OC6_SetConfig+0x78>
 80115ec:	687b      	ldr	r3, [r7, #4]
 80115ee:	4a15      	ldr	r2, [pc, #84]	@ (8011644 <TIM_OC6_SetConfig+0xc8>)
 80115f0:	4293      	cmp	r3, r2
 80115f2:	d109      	bne.n	8011608 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80115f4:	697b      	ldr	r3, [r7, #20]
 80115f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80115fa:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80115fc:	683b      	ldr	r3, [r7, #0]
 80115fe:	695b      	ldr	r3, [r3, #20]
 8011600:	029b      	lsls	r3, r3, #10
 8011602:	697a      	ldr	r2, [r7, #20]
 8011604:	4313      	orrs	r3, r2
 8011606:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8011608:	687b      	ldr	r3, [r7, #4]
 801160a:	697a      	ldr	r2, [r7, #20]
 801160c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 801160e:	687b      	ldr	r3, [r7, #4]
 8011610:	68fa      	ldr	r2, [r7, #12]
 8011612:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8011614:	683b      	ldr	r3, [r7, #0]
 8011616:	685a      	ldr	r2, [r3, #4]
 8011618:	687b      	ldr	r3, [r7, #4]
 801161a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801161c:	687b      	ldr	r3, [r7, #4]
 801161e:	693a      	ldr	r2, [r7, #16]
 8011620:	621a      	str	r2, [r3, #32]
}
 8011622:	bf00      	nop
 8011624:	371c      	adds	r7, #28
 8011626:	46bd      	mov	sp, r7
 8011628:	f85d 7b04 	ldr.w	r7, [sp], #4
 801162c:	4770      	bx	lr
 801162e:	bf00      	nop
 8011630:	feff8fff 	.word	0xfeff8fff
 8011634:	40010000 	.word	0x40010000
 8011638:	40010400 	.word	0x40010400
 801163c:	40014000 	.word	0x40014000
 8011640:	40014400 	.word	0x40014400
 8011644:	40014800 	.word	0x40014800

08011648 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8011648:	b480      	push	{r7}
 801164a:	b087      	sub	sp, #28
 801164c:	af00      	add	r7, sp, #0
 801164e:	60f8      	str	r0, [r7, #12]
 8011650:	60b9      	str	r1, [r7, #8]
 8011652:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8011654:	68fb      	ldr	r3, [r7, #12]
 8011656:	6a1b      	ldr	r3, [r3, #32]
 8011658:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 801165a:	68fb      	ldr	r3, [r7, #12]
 801165c:	6a1b      	ldr	r3, [r3, #32]
 801165e:	f023 0201 	bic.w	r2, r3, #1
 8011662:	68fb      	ldr	r3, [r7, #12]
 8011664:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8011666:	68fb      	ldr	r3, [r7, #12]
 8011668:	699b      	ldr	r3, [r3, #24]
 801166a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 801166c:	693b      	ldr	r3, [r7, #16]
 801166e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8011672:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8011674:	687b      	ldr	r3, [r7, #4]
 8011676:	011b      	lsls	r3, r3, #4
 8011678:	693a      	ldr	r2, [r7, #16]
 801167a:	4313      	orrs	r3, r2
 801167c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 801167e:	697b      	ldr	r3, [r7, #20]
 8011680:	f023 030a 	bic.w	r3, r3, #10
 8011684:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8011686:	697a      	ldr	r2, [r7, #20]
 8011688:	68bb      	ldr	r3, [r7, #8]
 801168a:	4313      	orrs	r3, r2
 801168c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 801168e:	68fb      	ldr	r3, [r7, #12]
 8011690:	693a      	ldr	r2, [r7, #16]
 8011692:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8011694:	68fb      	ldr	r3, [r7, #12]
 8011696:	697a      	ldr	r2, [r7, #20]
 8011698:	621a      	str	r2, [r3, #32]
}
 801169a:	bf00      	nop
 801169c:	371c      	adds	r7, #28
 801169e:	46bd      	mov	sp, r7
 80116a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116a4:	4770      	bx	lr

080116a6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80116a6:	b480      	push	{r7}
 80116a8:	b087      	sub	sp, #28
 80116aa:	af00      	add	r7, sp, #0
 80116ac:	60f8      	str	r0, [r7, #12]
 80116ae:	60b9      	str	r1, [r7, #8]
 80116b0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80116b2:	68fb      	ldr	r3, [r7, #12]
 80116b4:	6a1b      	ldr	r3, [r3, #32]
 80116b6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80116b8:	68fb      	ldr	r3, [r7, #12]
 80116ba:	6a1b      	ldr	r3, [r3, #32]
 80116bc:	f023 0210 	bic.w	r2, r3, #16
 80116c0:	68fb      	ldr	r3, [r7, #12]
 80116c2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80116c4:	68fb      	ldr	r3, [r7, #12]
 80116c6:	699b      	ldr	r3, [r3, #24]
 80116c8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80116ca:	693b      	ldr	r3, [r7, #16]
 80116cc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80116d0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80116d2:	687b      	ldr	r3, [r7, #4]
 80116d4:	031b      	lsls	r3, r3, #12
 80116d6:	693a      	ldr	r2, [r7, #16]
 80116d8:	4313      	orrs	r3, r2
 80116da:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80116dc:	697b      	ldr	r3, [r7, #20]
 80116de:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80116e2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80116e4:	68bb      	ldr	r3, [r7, #8]
 80116e6:	011b      	lsls	r3, r3, #4
 80116e8:	697a      	ldr	r2, [r7, #20]
 80116ea:	4313      	orrs	r3, r2
 80116ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80116ee:	68fb      	ldr	r3, [r7, #12]
 80116f0:	693a      	ldr	r2, [r7, #16]
 80116f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80116f4:	68fb      	ldr	r3, [r7, #12]
 80116f6:	697a      	ldr	r2, [r7, #20]
 80116f8:	621a      	str	r2, [r3, #32]
}
 80116fa:	bf00      	nop
 80116fc:	371c      	adds	r7, #28
 80116fe:	46bd      	mov	sp, r7
 8011700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011704:	4770      	bx	lr
	...

08011708 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8011708:	b480      	push	{r7}
 801170a:	b085      	sub	sp, #20
 801170c:	af00      	add	r7, sp, #0
 801170e:	6078      	str	r0, [r7, #4]
 8011710:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8011712:	687b      	ldr	r3, [r7, #4]
 8011714:	689b      	ldr	r3, [r3, #8]
 8011716:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8011718:	68fa      	ldr	r2, [r7, #12]
 801171a:	4b09      	ldr	r3, [pc, #36]	@ (8011740 <TIM_ITRx_SetConfig+0x38>)
 801171c:	4013      	ands	r3, r2
 801171e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8011720:	683a      	ldr	r2, [r7, #0]
 8011722:	68fb      	ldr	r3, [r7, #12]
 8011724:	4313      	orrs	r3, r2
 8011726:	f043 0307 	orr.w	r3, r3, #7
 801172a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801172c:	687b      	ldr	r3, [r7, #4]
 801172e:	68fa      	ldr	r2, [r7, #12]
 8011730:	609a      	str	r2, [r3, #8]
}
 8011732:	bf00      	nop
 8011734:	3714      	adds	r7, #20
 8011736:	46bd      	mov	sp, r7
 8011738:	f85d 7b04 	ldr.w	r7, [sp], #4
 801173c:	4770      	bx	lr
 801173e:	bf00      	nop
 8011740:	ffcfff8f 	.word	0xffcfff8f

08011744 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8011744:	b480      	push	{r7}
 8011746:	b087      	sub	sp, #28
 8011748:	af00      	add	r7, sp, #0
 801174a:	60f8      	str	r0, [r7, #12]
 801174c:	60b9      	str	r1, [r7, #8]
 801174e:	607a      	str	r2, [r7, #4]
 8011750:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8011752:	68fb      	ldr	r3, [r7, #12]
 8011754:	689b      	ldr	r3, [r3, #8]
 8011756:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8011758:	697b      	ldr	r3, [r7, #20]
 801175a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 801175e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8011760:	683b      	ldr	r3, [r7, #0]
 8011762:	021a      	lsls	r2, r3, #8
 8011764:	687b      	ldr	r3, [r7, #4]
 8011766:	431a      	orrs	r2, r3
 8011768:	68bb      	ldr	r3, [r7, #8]
 801176a:	4313      	orrs	r3, r2
 801176c:	697a      	ldr	r2, [r7, #20]
 801176e:	4313      	orrs	r3, r2
 8011770:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8011772:	68fb      	ldr	r3, [r7, #12]
 8011774:	697a      	ldr	r2, [r7, #20]
 8011776:	609a      	str	r2, [r3, #8]
}
 8011778:	bf00      	nop
 801177a:	371c      	adds	r7, #28
 801177c:	46bd      	mov	sp, r7
 801177e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011782:	4770      	bx	lr

08011784 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8011784:	b480      	push	{r7}
 8011786:	b085      	sub	sp, #20
 8011788:	af00      	add	r7, sp, #0
 801178a:	6078      	str	r0, [r7, #4]
 801178c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 801178e:	687b      	ldr	r3, [r7, #4]
 8011790:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8011794:	2b01      	cmp	r3, #1
 8011796:	d101      	bne.n	801179c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8011798:	2302      	movs	r3, #2
 801179a:	e077      	b.n	801188c <HAL_TIMEx_MasterConfigSynchronization+0x108>
 801179c:	687b      	ldr	r3, [r7, #4]
 801179e:	2201      	movs	r2, #1
 80117a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80117a4:	687b      	ldr	r3, [r7, #4]
 80117a6:	2202      	movs	r2, #2
 80117a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80117ac:	687b      	ldr	r3, [r7, #4]
 80117ae:	681b      	ldr	r3, [r3, #0]
 80117b0:	685b      	ldr	r3, [r3, #4]
 80117b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80117b4:	687b      	ldr	r3, [r7, #4]
 80117b6:	681b      	ldr	r3, [r3, #0]
 80117b8:	689b      	ldr	r3, [r3, #8]
 80117ba:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80117bc:	687b      	ldr	r3, [r7, #4]
 80117be:	681b      	ldr	r3, [r3, #0]
 80117c0:	4a35      	ldr	r2, [pc, #212]	@ (8011898 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80117c2:	4293      	cmp	r3, r2
 80117c4:	d004      	beq.n	80117d0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80117c6:	687b      	ldr	r3, [r7, #4]
 80117c8:	681b      	ldr	r3, [r3, #0]
 80117ca:	4a34      	ldr	r2, [pc, #208]	@ (801189c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80117cc:	4293      	cmp	r3, r2
 80117ce:	d108      	bne.n	80117e2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80117d0:	68fb      	ldr	r3, [r7, #12]
 80117d2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80117d6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80117d8:	683b      	ldr	r3, [r7, #0]
 80117da:	685b      	ldr	r3, [r3, #4]
 80117dc:	68fa      	ldr	r2, [r7, #12]
 80117de:	4313      	orrs	r3, r2
 80117e0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80117e2:	68fb      	ldr	r3, [r7, #12]
 80117e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80117e8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80117ea:	683b      	ldr	r3, [r7, #0]
 80117ec:	681b      	ldr	r3, [r3, #0]
 80117ee:	68fa      	ldr	r2, [r7, #12]
 80117f0:	4313      	orrs	r3, r2
 80117f2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80117f4:	687b      	ldr	r3, [r7, #4]
 80117f6:	681b      	ldr	r3, [r3, #0]
 80117f8:	68fa      	ldr	r2, [r7, #12]
 80117fa:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80117fc:	687b      	ldr	r3, [r7, #4]
 80117fe:	681b      	ldr	r3, [r3, #0]
 8011800:	4a25      	ldr	r2, [pc, #148]	@ (8011898 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8011802:	4293      	cmp	r3, r2
 8011804:	d02c      	beq.n	8011860 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8011806:	687b      	ldr	r3, [r7, #4]
 8011808:	681b      	ldr	r3, [r3, #0]
 801180a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801180e:	d027      	beq.n	8011860 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8011810:	687b      	ldr	r3, [r7, #4]
 8011812:	681b      	ldr	r3, [r3, #0]
 8011814:	4a22      	ldr	r2, [pc, #136]	@ (80118a0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8011816:	4293      	cmp	r3, r2
 8011818:	d022      	beq.n	8011860 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 801181a:	687b      	ldr	r3, [r7, #4]
 801181c:	681b      	ldr	r3, [r3, #0]
 801181e:	4a21      	ldr	r2, [pc, #132]	@ (80118a4 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8011820:	4293      	cmp	r3, r2
 8011822:	d01d      	beq.n	8011860 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8011824:	687b      	ldr	r3, [r7, #4]
 8011826:	681b      	ldr	r3, [r3, #0]
 8011828:	4a1f      	ldr	r2, [pc, #124]	@ (80118a8 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 801182a:	4293      	cmp	r3, r2
 801182c:	d018      	beq.n	8011860 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 801182e:	687b      	ldr	r3, [r7, #4]
 8011830:	681b      	ldr	r3, [r3, #0]
 8011832:	4a1a      	ldr	r2, [pc, #104]	@ (801189c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8011834:	4293      	cmp	r3, r2
 8011836:	d013      	beq.n	8011860 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8011838:	687b      	ldr	r3, [r7, #4]
 801183a:	681b      	ldr	r3, [r3, #0]
 801183c:	4a1b      	ldr	r2, [pc, #108]	@ (80118ac <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 801183e:	4293      	cmp	r3, r2
 8011840:	d00e      	beq.n	8011860 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8011842:	687b      	ldr	r3, [r7, #4]
 8011844:	681b      	ldr	r3, [r3, #0]
 8011846:	4a1a      	ldr	r2, [pc, #104]	@ (80118b0 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 8011848:	4293      	cmp	r3, r2
 801184a:	d009      	beq.n	8011860 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 801184c:	687b      	ldr	r3, [r7, #4]
 801184e:	681b      	ldr	r3, [r3, #0]
 8011850:	4a18      	ldr	r2, [pc, #96]	@ (80118b4 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 8011852:	4293      	cmp	r3, r2
 8011854:	d004      	beq.n	8011860 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8011856:	687b      	ldr	r3, [r7, #4]
 8011858:	681b      	ldr	r3, [r3, #0]
 801185a:	4a17      	ldr	r2, [pc, #92]	@ (80118b8 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 801185c:	4293      	cmp	r3, r2
 801185e:	d10c      	bne.n	801187a <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8011860:	68bb      	ldr	r3, [r7, #8]
 8011862:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8011866:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8011868:	683b      	ldr	r3, [r7, #0]
 801186a:	689b      	ldr	r3, [r3, #8]
 801186c:	68ba      	ldr	r2, [r7, #8]
 801186e:	4313      	orrs	r3, r2
 8011870:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8011872:	687b      	ldr	r3, [r7, #4]
 8011874:	681b      	ldr	r3, [r3, #0]
 8011876:	68ba      	ldr	r2, [r7, #8]
 8011878:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 801187a:	687b      	ldr	r3, [r7, #4]
 801187c:	2201      	movs	r2, #1
 801187e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8011882:	687b      	ldr	r3, [r7, #4]
 8011884:	2200      	movs	r2, #0
 8011886:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 801188a:	2300      	movs	r3, #0
}
 801188c:	4618      	mov	r0, r3
 801188e:	3714      	adds	r7, #20
 8011890:	46bd      	mov	sp, r7
 8011892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011896:	4770      	bx	lr
 8011898:	40010000 	.word	0x40010000
 801189c:	40010400 	.word	0x40010400
 80118a0:	40000400 	.word	0x40000400
 80118a4:	40000800 	.word	0x40000800
 80118a8:	40000c00 	.word	0x40000c00
 80118ac:	40001800 	.word	0x40001800
 80118b0:	40014000 	.word	0x40014000
 80118b4:	4000e000 	.word	0x4000e000
 80118b8:	4000e400 	.word	0x4000e400

080118bc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80118bc:	b480      	push	{r7}
 80118be:	b085      	sub	sp, #20
 80118c0:	af00      	add	r7, sp, #0
 80118c2:	6078      	str	r0, [r7, #4]
 80118c4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80118c6:	2300      	movs	r3, #0
 80118c8:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 80118ca:	687b      	ldr	r3, [r7, #4]
 80118cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80118d0:	2b01      	cmp	r3, #1
 80118d2:	d101      	bne.n	80118d8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80118d4:	2302      	movs	r3, #2
 80118d6:	e073      	b.n	80119c0 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 80118d8:	687b      	ldr	r3, [r7, #4]
 80118da:	2201      	movs	r2, #1
 80118dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80118e0:	68fb      	ldr	r3, [r7, #12]
 80118e2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80118e6:	683b      	ldr	r3, [r7, #0]
 80118e8:	68db      	ldr	r3, [r3, #12]
 80118ea:	4313      	orrs	r3, r2
 80118ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80118ee:	68fb      	ldr	r3, [r7, #12]
 80118f0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80118f4:	683b      	ldr	r3, [r7, #0]
 80118f6:	689b      	ldr	r3, [r3, #8]
 80118f8:	4313      	orrs	r3, r2
 80118fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80118fc:	68fb      	ldr	r3, [r7, #12]
 80118fe:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8011902:	683b      	ldr	r3, [r7, #0]
 8011904:	685b      	ldr	r3, [r3, #4]
 8011906:	4313      	orrs	r3, r2
 8011908:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 801190a:	68fb      	ldr	r3, [r7, #12]
 801190c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8011910:	683b      	ldr	r3, [r7, #0]
 8011912:	681b      	ldr	r3, [r3, #0]
 8011914:	4313      	orrs	r3, r2
 8011916:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8011918:	68fb      	ldr	r3, [r7, #12]
 801191a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 801191e:	683b      	ldr	r3, [r7, #0]
 8011920:	691b      	ldr	r3, [r3, #16]
 8011922:	4313      	orrs	r3, r2
 8011924:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8011926:	68fb      	ldr	r3, [r7, #12]
 8011928:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 801192c:	683b      	ldr	r3, [r7, #0]
 801192e:	695b      	ldr	r3, [r3, #20]
 8011930:	4313      	orrs	r3, r2
 8011932:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8011934:	68fb      	ldr	r3, [r7, #12]
 8011936:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 801193a:	683b      	ldr	r3, [r7, #0]
 801193c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801193e:	4313      	orrs	r3, r2
 8011940:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8011942:	68fb      	ldr	r3, [r7, #12]
 8011944:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8011948:	683b      	ldr	r3, [r7, #0]
 801194a:	699b      	ldr	r3, [r3, #24]
 801194c:	041b      	lsls	r3, r3, #16
 801194e:	4313      	orrs	r3, r2
 8011950:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8011952:	68fb      	ldr	r3, [r7, #12]
 8011954:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8011958:	683b      	ldr	r3, [r7, #0]
 801195a:	69db      	ldr	r3, [r3, #28]
 801195c:	4313      	orrs	r3, r2
 801195e:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8011960:	687b      	ldr	r3, [r7, #4]
 8011962:	681b      	ldr	r3, [r3, #0]
 8011964:	4a19      	ldr	r2, [pc, #100]	@ (80119cc <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 8011966:	4293      	cmp	r3, r2
 8011968:	d004      	beq.n	8011974 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 801196a:	687b      	ldr	r3, [r7, #4]
 801196c:	681b      	ldr	r3, [r3, #0]
 801196e:	4a18      	ldr	r2, [pc, #96]	@ (80119d0 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8011970:	4293      	cmp	r3, r2
 8011972:	d11c      	bne.n	80119ae <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8011974:	68fb      	ldr	r3, [r7, #12]
 8011976:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 801197a:	683b      	ldr	r3, [r7, #0]
 801197c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801197e:	051b      	lsls	r3, r3, #20
 8011980:	4313      	orrs	r3, r2
 8011982:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8011984:	68fb      	ldr	r3, [r7, #12]
 8011986:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 801198a:	683b      	ldr	r3, [r7, #0]
 801198c:	6a1b      	ldr	r3, [r3, #32]
 801198e:	4313      	orrs	r3, r2
 8011990:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8011992:	68fb      	ldr	r3, [r7, #12]
 8011994:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8011998:	683b      	ldr	r3, [r7, #0]
 801199a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801199c:	4313      	orrs	r3, r2
 801199e:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80119a0:	68fb      	ldr	r3, [r7, #12]
 80119a2:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80119a6:	683b      	ldr	r3, [r7, #0]
 80119a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80119aa:	4313      	orrs	r3, r2
 80119ac:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80119ae:	687b      	ldr	r3, [r7, #4]
 80119b0:	681b      	ldr	r3, [r3, #0]
 80119b2:	68fa      	ldr	r2, [r7, #12]
 80119b4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80119b6:	687b      	ldr	r3, [r7, #4]
 80119b8:	2200      	movs	r2, #0
 80119ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80119be:	2300      	movs	r3, #0
}
 80119c0:	4618      	mov	r0, r3
 80119c2:	3714      	adds	r7, #20
 80119c4:	46bd      	mov	sp, r7
 80119c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119ca:	4770      	bx	lr
 80119cc:	40010000 	.word	0x40010000
 80119d0:	40010400 	.word	0x40010400

080119d4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80119d4:	b480      	push	{r7}
 80119d6:	b083      	sub	sp, #12
 80119d8:	af00      	add	r7, sp, #0
 80119da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80119dc:	bf00      	nop
 80119de:	370c      	adds	r7, #12
 80119e0:	46bd      	mov	sp, r7
 80119e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119e6:	4770      	bx	lr

080119e8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80119e8:	b480      	push	{r7}
 80119ea:	b083      	sub	sp, #12
 80119ec:	af00      	add	r7, sp, #0
 80119ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80119f0:	bf00      	nop
 80119f2:	370c      	adds	r7, #12
 80119f4:	46bd      	mov	sp, r7
 80119f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119fa:	4770      	bx	lr

080119fc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80119fc:	b480      	push	{r7}
 80119fe:	b083      	sub	sp, #12
 8011a00:	af00      	add	r7, sp, #0
 8011a02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8011a04:	bf00      	nop
 8011a06:	370c      	adds	r7, #12
 8011a08:	46bd      	mov	sp, r7
 8011a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a0e:	4770      	bx	lr

08011a10 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8011a10:	b580      	push	{r7, lr}
 8011a12:	b082      	sub	sp, #8
 8011a14:	af00      	add	r7, sp, #0
 8011a16:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8011a18:	687b      	ldr	r3, [r7, #4]
 8011a1a:	2b00      	cmp	r3, #0
 8011a1c:	d101      	bne.n	8011a22 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8011a1e:	2301      	movs	r3, #1
 8011a20:	e042      	b.n	8011aa8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8011a22:	687b      	ldr	r3, [r7, #4]
 8011a24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011a28:	2b00      	cmp	r3, #0
 8011a2a:	d106      	bne.n	8011a3a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8011a2c:	687b      	ldr	r3, [r7, #4]
 8011a2e:	2200      	movs	r2, #0
 8011a30:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8011a34:	6878      	ldr	r0, [r7, #4]
 8011a36:	f7f0 f985 	bl	8001d44 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8011a3a:	687b      	ldr	r3, [r7, #4]
 8011a3c:	2224      	movs	r2, #36	@ 0x24
 8011a3e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8011a42:	687b      	ldr	r3, [r7, #4]
 8011a44:	681b      	ldr	r3, [r3, #0]
 8011a46:	681a      	ldr	r2, [r3, #0]
 8011a48:	687b      	ldr	r3, [r7, #4]
 8011a4a:	681b      	ldr	r3, [r3, #0]
 8011a4c:	f022 0201 	bic.w	r2, r2, #1
 8011a50:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8011a52:	687b      	ldr	r3, [r7, #4]
 8011a54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011a56:	2b00      	cmp	r3, #0
 8011a58:	d002      	beq.n	8011a60 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8011a5a:	6878      	ldr	r0, [r7, #4]
 8011a5c:	f001 fb74 	bl	8013148 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8011a60:	6878      	ldr	r0, [r7, #4]
 8011a62:	f000 fd05 	bl	8012470 <UART_SetConfig>
 8011a66:	4603      	mov	r3, r0
 8011a68:	2b01      	cmp	r3, #1
 8011a6a:	d101      	bne.n	8011a70 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8011a6c:	2301      	movs	r3, #1
 8011a6e:	e01b      	b.n	8011aa8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8011a70:	687b      	ldr	r3, [r7, #4]
 8011a72:	681b      	ldr	r3, [r3, #0]
 8011a74:	685a      	ldr	r2, [r3, #4]
 8011a76:	687b      	ldr	r3, [r7, #4]
 8011a78:	681b      	ldr	r3, [r3, #0]
 8011a7a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8011a7e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8011a80:	687b      	ldr	r3, [r7, #4]
 8011a82:	681b      	ldr	r3, [r3, #0]
 8011a84:	689a      	ldr	r2, [r3, #8]
 8011a86:	687b      	ldr	r3, [r7, #4]
 8011a88:	681b      	ldr	r3, [r3, #0]
 8011a8a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8011a8e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8011a90:	687b      	ldr	r3, [r7, #4]
 8011a92:	681b      	ldr	r3, [r3, #0]
 8011a94:	681a      	ldr	r2, [r3, #0]
 8011a96:	687b      	ldr	r3, [r7, #4]
 8011a98:	681b      	ldr	r3, [r3, #0]
 8011a9a:	f042 0201 	orr.w	r2, r2, #1
 8011a9e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8011aa0:	6878      	ldr	r0, [r7, #4]
 8011aa2:	f001 fbf3 	bl	801328c <UART_CheckIdleState>
 8011aa6:	4603      	mov	r3, r0
}
 8011aa8:	4618      	mov	r0, r3
 8011aaa:	3708      	adds	r7, #8
 8011aac:	46bd      	mov	sp, r7
 8011aae:	bd80      	pop	{r7, pc}

08011ab0 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8011ab0:	b580      	push	{r7, lr}
 8011ab2:	b08a      	sub	sp, #40	@ 0x28
 8011ab4:	af00      	add	r7, sp, #0
 8011ab6:	60f8      	str	r0, [r7, #12]
 8011ab8:	60b9      	str	r1, [r7, #8]
 8011aba:	4613      	mov	r3, r2
 8011abc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8011abe:	68fb      	ldr	r3, [r7, #12]
 8011ac0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011ac4:	2b20      	cmp	r3, #32
 8011ac6:	d167      	bne.n	8011b98 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8011ac8:	68bb      	ldr	r3, [r7, #8]
 8011aca:	2b00      	cmp	r3, #0
 8011acc:	d002      	beq.n	8011ad4 <HAL_UART_Transmit_DMA+0x24>
 8011ace:	88fb      	ldrh	r3, [r7, #6]
 8011ad0:	2b00      	cmp	r3, #0
 8011ad2:	d101      	bne.n	8011ad8 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8011ad4:	2301      	movs	r3, #1
 8011ad6:	e060      	b.n	8011b9a <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8011ad8:	68fb      	ldr	r3, [r7, #12]
 8011ada:	68ba      	ldr	r2, [r7, #8]
 8011adc:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8011ade:	68fb      	ldr	r3, [r7, #12]
 8011ae0:	88fa      	ldrh	r2, [r7, #6]
 8011ae2:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8011ae6:	68fb      	ldr	r3, [r7, #12]
 8011ae8:	88fa      	ldrh	r2, [r7, #6]
 8011aea:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011aee:	68fb      	ldr	r3, [r7, #12]
 8011af0:	2200      	movs	r2, #0
 8011af2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8011af6:	68fb      	ldr	r3, [r7, #12]
 8011af8:	2221      	movs	r2, #33	@ 0x21
 8011afa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 8011afe:	68fb      	ldr	r3, [r7, #12]
 8011b00:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8011b02:	2b00      	cmp	r3, #0
 8011b04:	d028      	beq.n	8011b58 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8011b06:	68fb      	ldr	r3, [r7, #12]
 8011b08:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8011b0a:	4a26      	ldr	r2, [pc, #152]	@ (8011ba4 <HAL_UART_Transmit_DMA+0xf4>)
 8011b0c:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8011b0e:	68fb      	ldr	r3, [r7, #12]
 8011b10:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8011b12:	4a25      	ldr	r2, [pc, #148]	@ (8011ba8 <HAL_UART_Transmit_DMA+0xf8>)
 8011b14:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8011b16:	68fb      	ldr	r3, [r7, #12]
 8011b18:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8011b1a:	4a24      	ldr	r2, [pc, #144]	@ (8011bac <HAL_UART_Transmit_DMA+0xfc>)
 8011b1c:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8011b1e:	68fb      	ldr	r3, [r7, #12]
 8011b20:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8011b22:	2200      	movs	r2, #0
 8011b24:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8011b26:	68fb      	ldr	r3, [r7, #12]
 8011b28:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8011b2a:	68fb      	ldr	r3, [r7, #12]
 8011b2c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011b2e:	4619      	mov	r1, r3
 8011b30:	68fb      	ldr	r3, [r7, #12]
 8011b32:	681b      	ldr	r3, [r3, #0]
 8011b34:	3328      	adds	r3, #40	@ 0x28
 8011b36:	461a      	mov	r2, r3
 8011b38:	88fb      	ldrh	r3, [r7, #6]
 8011b3a:	f7f4 fe33 	bl	80067a4 <HAL_DMA_Start_IT>
 8011b3e:	4603      	mov	r3, r0
 8011b40:	2b00      	cmp	r3, #0
 8011b42:	d009      	beq.n	8011b58 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8011b44:	68fb      	ldr	r3, [r7, #12]
 8011b46:	2210      	movs	r2, #16
 8011b48:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8011b4c:	68fb      	ldr	r3, [r7, #12]
 8011b4e:	2220      	movs	r2, #32
 8011b50:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8011b54:	2301      	movs	r3, #1
 8011b56:	e020      	b.n	8011b9a <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8011b58:	68fb      	ldr	r3, [r7, #12]
 8011b5a:	681b      	ldr	r3, [r3, #0]
 8011b5c:	2240      	movs	r2, #64	@ 0x40
 8011b5e:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8011b60:	68fb      	ldr	r3, [r7, #12]
 8011b62:	681b      	ldr	r3, [r3, #0]
 8011b64:	3308      	adds	r3, #8
 8011b66:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011b68:	697b      	ldr	r3, [r7, #20]
 8011b6a:	e853 3f00 	ldrex	r3, [r3]
 8011b6e:	613b      	str	r3, [r7, #16]
   return(result);
 8011b70:	693b      	ldr	r3, [r7, #16]
 8011b72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011b76:	627b      	str	r3, [r7, #36]	@ 0x24
 8011b78:	68fb      	ldr	r3, [r7, #12]
 8011b7a:	681b      	ldr	r3, [r3, #0]
 8011b7c:	3308      	adds	r3, #8
 8011b7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011b80:	623a      	str	r2, [r7, #32]
 8011b82:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011b84:	69f9      	ldr	r1, [r7, #28]
 8011b86:	6a3a      	ldr	r2, [r7, #32]
 8011b88:	e841 2300 	strex	r3, r2, [r1]
 8011b8c:	61bb      	str	r3, [r7, #24]
   return(result);
 8011b8e:	69bb      	ldr	r3, [r7, #24]
 8011b90:	2b00      	cmp	r3, #0
 8011b92:	d1e5      	bne.n	8011b60 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8011b94:	2300      	movs	r3, #0
 8011b96:	e000      	b.n	8011b9a <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8011b98:	2302      	movs	r3, #2
  }
}
 8011b9a:	4618      	mov	r0, r3
 8011b9c:	3728      	adds	r7, #40	@ 0x28
 8011b9e:	46bd      	mov	sp, r7
 8011ba0:	bd80      	pop	{r7, pc}
 8011ba2:	bf00      	nop
 8011ba4:	08013759 	.word	0x08013759
 8011ba8:	080137ef 	.word	0x080137ef
 8011bac:	08013971 	.word	0x08013971

08011bb0 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8011bb0:	b580      	push	{r7, lr}
 8011bb2:	b08a      	sub	sp, #40	@ 0x28
 8011bb4:	af00      	add	r7, sp, #0
 8011bb6:	60f8      	str	r0, [r7, #12]
 8011bb8:	60b9      	str	r1, [r7, #8]
 8011bba:	4613      	mov	r3, r2
 8011bbc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8011bbe:	68fb      	ldr	r3, [r7, #12]
 8011bc0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8011bc4:	2b20      	cmp	r3, #32
 8011bc6:	d137      	bne.n	8011c38 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8011bc8:	68bb      	ldr	r3, [r7, #8]
 8011bca:	2b00      	cmp	r3, #0
 8011bcc:	d002      	beq.n	8011bd4 <HAL_UART_Receive_DMA+0x24>
 8011bce:	88fb      	ldrh	r3, [r7, #6]
 8011bd0:	2b00      	cmp	r3, #0
 8011bd2:	d101      	bne.n	8011bd8 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8011bd4:	2301      	movs	r3, #1
 8011bd6:	e030      	b.n	8011c3a <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011bd8:	68fb      	ldr	r3, [r7, #12]
 8011bda:	2200      	movs	r2, #0
 8011bdc:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8011bde:	68fb      	ldr	r3, [r7, #12]
 8011be0:	681b      	ldr	r3, [r3, #0]
 8011be2:	4a18      	ldr	r2, [pc, #96]	@ (8011c44 <HAL_UART_Receive_DMA+0x94>)
 8011be4:	4293      	cmp	r3, r2
 8011be6:	d01f      	beq.n	8011c28 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8011be8:	68fb      	ldr	r3, [r7, #12]
 8011bea:	681b      	ldr	r3, [r3, #0]
 8011bec:	685b      	ldr	r3, [r3, #4]
 8011bee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8011bf2:	2b00      	cmp	r3, #0
 8011bf4:	d018      	beq.n	8011c28 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8011bf6:	68fb      	ldr	r3, [r7, #12]
 8011bf8:	681b      	ldr	r3, [r3, #0]
 8011bfa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011bfc:	697b      	ldr	r3, [r7, #20]
 8011bfe:	e853 3f00 	ldrex	r3, [r3]
 8011c02:	613b      	str	r3, [r7, #16]
   return(result);
 8011c04:	693b      	ldr	r3, [r7, #16]
 8011c06:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8011c0a:	627b      	str	r3, [r7, #36]	@ 0x24
 8011c0c:	68fb      	ldr	r3, [r7, #12]
 8011c0e:	681b      	ldr	r3, [r3, #0]
 8011c10:	461a      	mov	r2, r3
 8011c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c14:	623b      	str	r3, [r7, #32]
 8011c16:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011c18:	69f9      	ldr	r1, [r7, #28]
 8011c1a:	6a3a      	ldr	r2, [r7, #32]
 8011c1c:	e841 2300 	strex	r3, r2, [r1]
 8011c20:	61bb      	str	r3, [r7, #24]
   return(result);
 8011c22:	69bb      	ldr	r3, [r7, #24]
 8011c24:	2b00      	cmp	r3, #0
 8011c26:	d1e6      	bne.n	8011bf6 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8011c28:	88fb      	ldrh	r3, [r7, #6]
 8011c2a:	461a      	mov	r2, r3
 8011c2c:	68b9      	ldr	r1, [r7, #8]
 8011c2e:	68f8      	ldr	r0, [r7, #12]
 8011c30:	f001 fc44 	bl	80134bc <UART_Start_Receive_DMA>
 8011c34:	4603      	mov	r3, r0
 8011c36:	e000      	b.n	8011c3a <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8011c38:	2302      	movs	r3, #2
  }
}
 8011c3a:	4618      	mov	r0, r3
 8011c3c:	3728      	adds	r7, #40	@ 0x28
 8011c3e:	46bd      	mov	sp, r7
 8011c40:	bd80      	pop	{r7, pc}
 8011c42:	bf00      	nop
 8011c44:	58000c00 	.word	0x58000c00

08011c48 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8011c48:	b580      	push	{r7, lr}
 8011c4a:	b0ba      	sub	sp, #232	@ 0xe8
 8011c4c:	af00      	add	r7, sp, #0
 8011c4e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8011c50:	687b      	ldr	r3, [r7, #4]
 8011c52:	681b      	ldr	r3, [r3, #0]
 8011c54:	69db      	ldr	r3, [r3, #28]
 8011c56:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8011c5a:	687b      	ldr	r3, [r7, #4]
 8011c5c:	681b      	ldr	r3, [r3, #0]
 8011c5e:	681b      	ldr	r3, [r3, #0]
 8011c60:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8011c64:	687b      	ldr	r3, [r7, #4]
 8011c66:	681b      	ldr	r3, [r3, #0]
 8011c68:	689b      	ldr	r3, [r3, #8]
 8011c6a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8011c6e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8011c72:	f640 030f 	movw	r3, #2063	@ 0x80f
 8011c76:	4013      	ands	r3, r2
 8011c78:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8011c7c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8011c80:	2b00      	cmp	r3, #0
 8011c82:	d11b      	bne.n	8011cbc <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8011c84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011c88:	f003 0320 	and.w	r3, r3, #32
 8011c8c:	2b00      	cmp	r3, #0
 8011c8e:	d015      	beq.n	8011cbc <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8011c90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011c94:	f003 0320 	and.w	r3, r3, #32
 8011c98:	2b00      	cmp	r3, #0
 8011c9a:	d105      	bne.n	8011ca8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8011c9c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8011ca0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8011ca4:	2b00      	cmp	r3, #0
 8011ca6:	d009      	beq.n	8011cbc <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8011ca8:	687b      	ldr	r3, [r7, #4]
 8011caa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011cac:	2b00      	cmp	r3, #0
 8011cae:	f000 8393 	beq.w	80123d8 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 8011cb2:	687b      	ldr	r3, [r7, #4]
 8011cb4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011cb6:	6878      	ldr	r0, [r7, #4]
 8011cb8:	4798      	blx	r3
      }
      return;
 8011cba:	e38d      	b.n	80123d8 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8011cbc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8011cc0:	2b00      	cmp	r3, #0
 8011cc2:	f000 8123 	beq.w	8011f0c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8011cc6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8011cca:	4b8d      	ldr	r3, [pc, #564]	@ (8011f00 <HAL_UART_IRQHandler+0x2b8>)
 8011ccc:	4013      	ands	r3, r2
 8011cce:	2b00      	cmp	r3, #0
 8011cd0:	d106      	bne.n	8011ce0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8011cd2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8011cd6:	4b8b      	ldr	r3, [pc, #556]	@ (8011f04 <HAL_UART_IRQHandler+0x2bc>)
 8011cd8:	4013      	ands	r3, r2
 8011cda:	2b00      	cmp	r3, #0
 8011cdc:	f000 8116 	beq.w	8011f0c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8011ce0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011ce4:	f003 0301 	and.w	r3, r3, #1
 8011ce8:	2b00      	cmp	r3, #0
 8011cea:	d011      	beq.n	8011d10 <HAL_UART_IRQHandler+0xc8>
 8011cec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011cf0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011cf4:	2b00      	cmp	r3, #0
 8011cf6:	d00b      	beq.n	8011d10 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8011cf8:	687b      	ldr	r3, [r7, #4]
 8011cfa:	681b      	ldr	r3, [r3, #0]
 8011cfc:	2201      	movs	r2, #1
 8011cfe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8011d00:	687b      	ldr	r3, [r7, #4]
 8011d02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011d06:	f043 0201 	orr.w	r2, r3, #1
 8011d0a:	687b      	ldr	r3, [r7, #4]
 8011d0c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8011d10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011d14:	f003 0302 	and.w	r3, r3, #2
 8011d18:	2b00      	cmp	r3, #0
 8011d1a:	d011      	beq.n	8011d40 <HAL_UART_IRQHandler+0xf8>
 8011d1c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8011d20:	f003 0301 	and.w	r3, r3, #1
 8011d24:	2b00      	cmp	r3, #0
 8011d26:	d00b      	beq.n	8011d40 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8011d28:	687b      	ldr	r3, [r7, #4]
 8011d2a:	681b      	ldr	r3, [r3, #0]
 8011d2c:	2202      	movs	r2, #2
 8011d2e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8011d30:	687b      	ldr	r3, [r7, #4]
 8011d32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011d36:	f043 0204 	orr.w	r2, r3, #4
 8011d3a:	687b      	ldr	r3, [r7, #4]
 8011d3c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8011d40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011d44:	f003 0304 	and.w	r3, r3, #4
 8011d48:	2b00      	cmp	r3, #0
 8011d4a:	d011      	beq.n	8011d70 <HAL_UART_IRQHandler+0x128>
 8011d4c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8011d50:	f003 0301 	and.w	r3, r3, #1
 8011d54:	2b00      	cmp	r3, #0
 8011d56:	d00b      	beq.n	8011d70 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8011d58:	687b      	ldr	r3, [r7, #4]
 8011d5a:	681b      	ldr	r3, [r3, #0]
 8011d5c:	2204      	movs	r2, #4
 8011d5e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8011d60:	687b      	ldr	r3, [r7, #4]
 8011d62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011d66:	f043 0202 	orr.w	r2, r3, #2
 8011d6a:	687b      	ldr	r3, [r7, #4]
 8011d6c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8011d70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011d74:	f003 0308 	and.w	r3, r3, #8
 8011d78:	2b00      	cmp	r3, #0
 8011d7a:	d017      	beq.n	8011dac <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8011d7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011d80:	f003 0320 	and.w	r3, r3, #32
 8011d84:	2b00      	cmp	r3, #0
 8011d86:	d105      	bne.n	8011d94 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8011d88:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8011d8c:	4b5c      	ldr	r3, [pc, #368]	@ (8011f00 <HAL_UART_IRQHandler+0x2b8>)
 8011d8e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8011d90:	2b00      	cmp	r3, #0
 8011d92:	d00b      	beq.n	8011dac <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8011d94:	687b      	ldr	r3, [r7, #4]
 8011d96:	681b      	ldr	r3, [r3, #0]
 8011d98:	2208      	movs	r2, #8
 8011d9a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8011d9c:	687b      	ldr	r3, [r7, #4]
 8011d9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011da2:	f043 0208 	orr.w	r2, r3, #8
 8011da6:	687b      	ldr	r3, [r7, #4]
 8011da8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8011dac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011db0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8011db4:	2b00      	cmp	r3, #0
 8011db6:	d012      	beq.n	8011dde <HAL_UART_IRQHandler+0x196>
 8011db8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011dbc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8011dc0:	2b00      	cmp	r3, #0
 8011dc2:	d00c      	beq.n	8011dde <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8011dc4:	687b      	ldr	r3, [r7, #4]
 8011dc6:	681b      	ldr	r3, [r3, #0]
 8011dc8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8011dcc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8011dce:	687b      	ldr	r3, [r7, #4]
 8011dd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011dd4:	f043 0220 	orr.w	r2, r3, #32
 8011dd8:	687b      	ldr	r3, [r7, #4]
 8011dda:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8011dde:	687b      	ldr	r3, [r7, #4]
 8011de0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011de4:	2b00      	cmp	r3, #0
 8011de6:	f000 82f9 	beq.w	80123dc <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8011dea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011dee:	f003 0320 	and.w	r3, r3, #32
 8011df2:	2b00      	cmp	r3, #0
 8011df4:	d013      	beq.n	8011e1e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8011df6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011dfa:	f003 0320 	and.w	r3, r3, #32
 8011dfe:	2b00      	cmp	r3, #0
 8011e00:	d105      	bne.n	8011e0e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8011e02:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8011e06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8011e0a:	2b00      	cmp	r3, #0
 8011e0c:	d007      	beq.n	8011e1e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8011e0e:	687b      	ldr	r3, [r7, #4]
 8011e10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011e12:	2b00      	cmp	r3, #0
 8011e14:	d003      	beq.n	8011e1e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8011e16:	687b      	ldr	r3, [r7, #4]
 8011e18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011e1a:	6878      	ldr	r0, [r7, #4]
 8011e1c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8011e1e:	687b      	ldr	r3, [r7, #4]
 8011e20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011e24:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8011e28:	687b      	ldr	r3, [r7, #4]
 8011e2a:	681b      	ldr	r3, [r3, #0]
 8011e2c:	689b      	ldr	r3, [r3, #8]
 8011e2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011e32:	2b40      	cmp	r3, #64	@ 0x40
 8011e34:	d005      	beq.n	8011e42 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8011e36:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8011e3a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8011e3e:	2b00      	cmp	r3, #0
 8011e40:	d054      	beq.n	8011eec <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8011e42:	6878      	ldr	r0, [r7, #4]
 8011e44:	f001 fc22 	bl	801368c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8011e48:	687b      	ldr	r3, [r7, #4]
 8011e4a:	681b      	ldr	r3, [r3, #0]
 8011e4c:	689b      	ldr	r3, [r3, #8]
 8011e4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011e52:	2b40      	cmp	r3, #64	@ 0x40
 8011e54:	d146      	bne.n	8011ee4 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8011e56:	687b      	ldr	r3, [r7, #4]
 8011e58:	681b      	ldr	r3, [r3, #0]
 8011e5a:	3308      	adds	r3, #8
 8011e5c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011e60:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8011e64:	e853 3f00 	ldrex	r3, [r3]
 8011e68:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8011e6c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8011e70:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011e74:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8011e78:	687b      	ldr	r3, [r7, #4]
 8011e7a:	681b      	ldr	r3, [r3, #0]
 8011e7c:	3308      	adds	r3, #8
 8011e7e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8011e82:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8011e86:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011e8a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8011e8e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8011e92:	e841 2300 	strex	r3, r2, [r1]
 8011e96:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8011e9a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8011e9e:	2b00      	cmp	r3, #0
 8011ea0:	d1d9      	bne.n	8011e56 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8011ea2:	687b      	ldr	r3, [r7, #4]
 8011ea4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011ea8:	2b00      	cmp	r3, #0
 8011eaa:	d017      	beq.n	8011edc <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8011eac:	687b      	ldr	r3, [r7, #4]
 8011eae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011eb2:	4a15      	ldr	r2, [pc, #84]	@ (8011f08 <HAL_UART_IRQHandler+0x2c0>)
 8011eb4:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8011eb6:	687b      	ldr	r3, [r7, #4]
 8011eb8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011ebc:	4618      	mov	r0, r3
 8011ebe:	f7f5 f9f9 	bl	80072b4 <HAL_DMA_Abort_IT>
 8011ec2:	4603      	mov	r3, r0
 8011ec4:	2b00      	cmp	r3, #0
 8011ec6:	d019      	beq.n	8011efc <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8011ec8:	687b      	ldr	r3, [r7, #4]
 8011eca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011ece:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011ed0:	687a      	ldr	r2, [r7, #4]
 8011ed2:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8011ed6:	4610      	mov	r0, r2
 8011ed8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8011eda:	e00f      	b.n	8011efc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8011edc:	6878      	ldr	r0, [r7, #4]
 8011ede:	f000 fab1 	bl	8012444 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8011ee2:	e00b      	b.n	8011efc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8011ee4:	6878      	ldr	r0, [r7, #4]
 8011ee6:	f000 faad 	bl	8012444 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8011eea:	e007      	b.n	8011efc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8011eec:	6878      	ldr	r0, [r7, #4]
 8011eee:	f000 faa9 	bl	8012444 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011ef2:	687b      	ldr	r3, [r7, #4]
 8011ef4:	2200      	movs	r2, #0
 8011ef6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8011efa:	e26f      	b.n	80123dc <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8011efc:	bf00      	nop
    return;
 8011efe:	e26d      	b.n	80123dc <HAL_UART_IRQHandler+0x794>
 8011f00:	10000001 	.word	0x10000001
 8011f04:	04000120 	.word	0x04000120
 8011f08:	080139f1 	.word	0x080139f1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011f0c:	687b      	ldr	r3, [r7, #4]
 8011f0e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011f10:	2b01      	cmp	r3, #1
 8011f12:	f040 8203 	bne.w	801231c <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8011f16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011f1a:	f003 0310 	and.w	r3, r3, #16
 8011f1e:	2b00      	cmp	r3, #0
 8011f20:	f000 81fc 	beq.w	801231c <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8011f24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011f28:	f003 0310 	and.w	r3, r3, #16
 8011f2c:	2b00      	cmp	r3, #0
 8011f2e:	f000 81f5 	beq.w	801231c <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8011f32:	687b      	ldr	r3, [r7, #4]
 8011f34:	681b      	ldr	r3, [r3, #0]
 8011f36:	2210      	movs	r2, #16
 8011f38:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8011f3a:	687b      	ldr	r3, [r7, #4]
 8011f3c:	681b      	ldr	r3, [r3, #0]
 8011f3e:	689b      	ldr	r3, [r3, #8]
 8011f40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011f44:	2b40      	cmp	r3, #64	@ 0x40
 8011f46:	f040 816d 	bne.w	8012224 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8011f4a:	687b      	ldr	r3, [r7, #4]
 8011f4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011f50:	681b      	ldr	r3, [r3, #0]
 8011f52:	4aa4      	ldr	r2, [pc, #656]	@ (80121e4 <HAL_UART_IRQHandler+0x59c>)
 8011f54:	4293      	cmp	r3, r2
 8011f56:	d068      	beq.n	801202a <HAL_UART_IRQHandler+0x3e2>
 8011f58:	687b      	ldr	r3, [r7, #4]
 8011f5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011f5e:	681b      	ldr	r3, [r3, #0]
 8011f60:	4aa1      	ldr	r2, [pc, #644]	@ (80121e8 <HAL_UART_IRQHandler+0x5a0>)
 8011f62:	4293      	cmp	r3, r2
 8011f64:	d061      	beq.n	801202a <HAL_UART_IRQHandler+0x3e2>
 8011f66:	687b      	ldr	r3, [r7, #4]
 8011f68:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011f6c:	681b      	ldr	r3, [r3, #0]
 8011f6e:	4a9f      	ldr	r2, [pc, #636]	@ (80121ec <HAL_UART_IRQHandler+0x5a4>)
 8011f70:	4293      	cmp	r3, r2
 8011f72:	d05a      	beq.n	801202a <HAL_UART_IRQHandler+0x3e2>
 8011f74:	687b      	ldr	r3, [r7, #4]
 8011f76:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011f7a:	681b      	ldr	r3, [r3, #0]
 8011f7c:	4a9c      	ldr	r2, [pc, #624]	@ (80121f0 <HAL_UART_IRQHandler+0x5a8>)
 8011f7e:	4293      	cmp	r3, r2
 8011f80:	d053      	beq.n	801202a <HAL_UART_IRQHandler+0x3e2>
 8011f82:	687b      	ldr	r3, [r7, #4]
 8011f84:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011f88:	681b      	ldr	r3, [r3, #0]
 8011f8a:	4a9a      	ldr	r2, [pc, #616]	@ (80121f4 <HAL_UART_IRQHandler+0x5ac>)
 8011f8c:	4293      	cmp	r3, r2
 8011f8e:	d04c      	beq.n	801202a <HAL_UART_IRQHandler+0x3e2>
 8011f90:	687b      	ldr	r3, [r7, #4]
 8011f92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011f96:	681b      	ldr	r3, [r3, #0]
 8011f98:	4a97      	ldr	r2, [pc, #604]	@ (80121f8 <HAL_UART_IRQHandler+0x5b0>)
 8011f9a:	4293      	cmp	r3, r2
 8011f9c:	d045      	beq.n	801202a <HAL_UART_IRQHandler+0x3e2>
 8011f9e:	687b      	ldr	r3, [r7, #4]
 8011fa0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011fa4:	681b      	ldr	r3, [r3, #0]
 8011fa6:	4a95      	ldr	r2, [pc, #596]	@ (80121fc <HAL_UART_IRQHandler+0x5b4>)
 8011fa8:	4293      	cmp	r3, r2
 8011faa:	d03e      	beq.n	801202a <HAL_UART_IRQHandler+0x3e2>
 8011fac:	687b      	ldr	r3, [r7, #4]
 8011fae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011fb2:	681b      	ldr	r3, [r3, #0]
 8011fb4:	4a92      	ldr	r2, [pc, #584]	@ (8012200 <HAL_UART_IRQHandler+0x5b8>)
 8011fb6:	4293      	cmp	r3, r2
 8011fb8:	d037      	beq.n	801202a <HAL_UART_IRQHandler+0x3e2>
 8011fba:	687b      	ldr	r3, [r7, #4]
 8011fbc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011fc0:	681b      	ldr	r3, [r3, #0]
 8011fc2:	4a90      	ldr	r2, [pc, #576]	@ (8012204 <HAL_UART_IRQHandler+0x5bc>)
 8011fc4:	4293      	cmp	r3, r2
 8011fc6:	d030      	beq.n	801202a <HAL_UART_IRQHandler+0x3e2>
 8011fc8:	687b      	ldr	r3, [r7, #4]
 8011fca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011fce:	681b      	ldr	r3, [r3, #0]
 8011fd0:	4a8d      	ldr	r2, [pc, #564]	@ (8012208 <HAL_UART_IRQHandler+0x5c0>)
 8011fd2:	4293      	cmp	r3, r2
 8011fd4:	d029      	beq.n	801202a <HAL_UART_IRQHandler+0x3e2>
 8011fd6:	687b      	ldr	r3, [r7, #4]
 8011fd8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011fdc:	681b      	ldr	r3, [r3, #0]
 8011fde:	4a8b      	ldr	r2, [pc, #556]	@ (801220c <HAL_UART_IRQHandler+0x5c4>)
 8011fe0:	4293      	cmp	r3, r2
 8011fe2:	d022      	beq.n	801202a <HAL_UART_IRQHandler+0x3e2>
 8011fe4:	687b      	ldr	r3, [r7, #4]
 8011fe6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011fea:	681b      	ldr	r3, [r3, #0]
 8011fec:	4a88      	ldr	r2, [pc, #544]	@ (8012210 <HAL_UART_IRQHandler+0x5c8>)
 8011fee:	4293      	cmp	r3, r2
 8011ff0:	d01b      	beq.n	801202a <HAL_UART_IRQHandler+0x3e2>
 8011ff2:	687b      	ldr	r3, [r7, #4]
 8011ff4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011ff8:	681b      	ldr	r3, [r3, #0]
 8011ffa:	4a86      	ldr	r2, [pc, #536]	@ (8012214 <HAL_UART_IRQHandler+0x5cc>)
 8011ffc:	4293      	cmp	r3, r2
 8011ffe:	d014      	beq.n	801202a <HAL_UART_IRQHandler+0x3e2>
 8012000:	687b      	ldr	r3, [r7, #4]
 8012002:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012006:	681b      	ldr	r3, [r3, #0]
 8012008:	4a83      	ldr	r2, [pc, #524]	@ (8012218 <HAL_UART_IRQHandler+0x5d0>)
 801200a:	4293      	cmp	r3, r2
 801200c:	d00d      	beq.n	801202a <HAL_UART_IRQHandler+0x3e2>
 801200e:	687b      	ldr	r3, [r7, #4]
 8012010:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012014:	681b      	ldr	r3, [r3, #0]
 8012016:	4a81      	ldr	r2, [pc, #516]	@ (801221c <HAL_UART_IRQHandler+0x5d4>)
 8012018:	4293      	cmp	r3, r2
 801201a:	d006      	beq.n	801202a <HAL_UART_IRQHandler+0x3e2>
 801201c:	687b      	ldr	r3, [r7, #4]
 801201e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012022:	681b      	ldr	r3, [r3, #0]
 8012024:	4a7e      	ldr	r2, [pc, #504]	@ (8012220 <HAL_UART_IRQHandler+0x5d8>)
 8012026:	4293      	cmp	r3, r2
 8012028:	d106      	bne.n	8012038 <HAL_UART_IRQHandler+0x3f0>
 801202a:	687b      	ldr	r3, [r7, #4]
 801202c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012030:	681b      	ldr	r3, [r3, #0]
 8012032:	685b      	ldr	r3, [r3, #4]
 8012034:	b29b      	uxth	r3, r3
 8012036:	e005      	b.n	8012044 <HAL_UART_IRQHandler+0x3fc>
 8012038:	687b      	ldr	r3, [r7, #4]
 801203a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801203e:	681b      	ldr	r3, [r3, #0]
 8012040:	685b      	ldr	r3, [r3, #4]
 8012042:	b29b      	uxth	r3, r3
 8012044:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8012048:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 801204c:	2b00      	cmp	r3, #0
 801204e:	f000 80ad 	beq.w	80121ac <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8012052:	687b      	ldr	r3, [r7, #4]
 8012054:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8012058:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 801205c:	429a      	cmp	r2, r3
 801205e:	f080 80a5 	bcs.w	80121ac <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8012062:	687b      	ldr	r3, [r7, #4]
 8012064:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8012068:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 801206c:	687b      	ldr	r3, [r7, #4]
 801206e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012072:	69db      	ldr	r3, [r3, #28]
 8012074:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8012078:	f000 8087 	beq.w	801218a <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801207c:	687b      	ldr	r3, [r7, #4]
 801207e:	681b      	ldr	r3, [r3, #0]
 8012080:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012084:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8012088:	e853 3f00 	ldrex	r3, [r3]
 801208c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8012090:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8012094:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8012098:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 801209c:	687b      	ldr	r3, [r7, #4]
 801209e:	681b      	ldr	r3, [r3, #0]
 80120a0:	461a      	mov	r2, r3
 80120a2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80120a6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80120aa:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80120ae:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80120b2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80120b6:	e841 2300 	strex	r3, r2, [r1]
 80120ba:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80120be:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80120c2:	2b00      	cmp	r3, #0
 80120c4:	d1da      	bne.n	801207c <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80120c6:	687b      	ldr	r3, [r7, #4]
 80120c8:	681b      	ldr	r3, [r3, #0]
 80120ca:	3308      	adds	r3, #8
 80120cc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80120ce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80120d0:	e853 3f00 	ldrex	r3, [r3]
 80120d4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80120d6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80120d8:	f023 0301 	bic.w	r3, r3, #1
 80120dc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80120e0:	687b      	ldr	r3, [r7, #4]
 80120e2:	681b      	ldr	r3, [r3, #0]
 80120e4:	3308      	adds	r3, #8
 80120e6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80120ea:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80120ee:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80120f0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80120f2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80120f6:	e841 2300 	strex	r3, r2, [r1]
 80120fa:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80120fc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80120fe:	2b00      	cmp	r3, #0
 8012100:	d1e1      	bne.n	80120c6 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8012102:	687b      	ldr	r3, [r7, #4]
 8012104:	681b      	ldr	r3, [r3, #0]
 8012106:	3308      	adds	r3, #8
 8012108:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801210a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801210c:	e853 3f00 	ldrex	r3, [r3]
 8012110:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8012112:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012114:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012118:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 801211c:	687b      	ldr	r3, [r7, #4]
 801211e:	681b      	ldr	r3, [r3, #0]
 8012120:	3308      	adds	r3, #8
 8012122:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8012126:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8012128:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801212a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 801212c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 801212e:	e841 2300 	strex	r3, r2, [r1]
 8012132:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8012134:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012136:	2b00      	cmp	r3, #0
 8012138:	d1e3      	bne.n	8012102 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 801213a:	687b      	ldr	r3, [r7, #4]
 801213c:	2220      	movs	r2, #32
 801213e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012142:	687b      	ldr	r3, [r7, #4]
 8012144:	2200      	movs	r2, #0
 8012146:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8012148:	687b      	ldr	r3, [r7, #4]
 801214a:	681b      	ldr	r3, [r3, #0]
 801214c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801214e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012150:	e853 3f00 	ldrex	r3, [r3]
 8012154:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8012156:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012158:	f023 0310 	bic.w	r3, r3, #16
 801215c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8012160:	687b      	ldr	r3, [r7, #4]
 8012162:	681b      	ldr	r3, [r3, #0]
 8012164:	461a      	mov	r2, r3
 8012166:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801216a:	65bb      	str	r3, [r7, #88]	@ 0x58
 801216c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801216e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8012170:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8012172:	e841 2300 	strex	r3, r2, [r1]
 8012176:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8012178:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801217a:	2b00      	cmp	r3, #0
 801217c:	d1e4      	bne.n	8012148 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 801217e:	687b      	ldr	r3, [r7, #4]
 8012180:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012184:	4618      	mov	r0, r3
 8012186:	f7f4 fd77 	bl	8006c78 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 801218a:	687b      	ldr	r3, [r7, #4]
 801218c:	2202      	movs	r2, #2
 801218e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8012190:	687b      	ldr	r3, [r7, #4]
 8012192:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8012196:	687b      	ldr	r3, [r7, #4]
 8012198:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801219c:	b29b      	uxth	r3, r3
 801219e:	1ad3      	subs	r3, r2, r3
 80121a0:	b29b      	uxth	r3, r3
 80121a2:	4619      	mov	r1, r3
 80121a4:	6878      	ldr	r0, [r7, #4]
 80121a6:	f000 f957 	bl	8012458 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80121aa:	e119      	b.n	80123e0 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80121ac:	687b      	ldr	r3, [r7, #4]
 80121ae:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80121b2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80121b6:	429a      	cmp	r2, r3
 80121b8:	f040 8112 	bne.w	80123e0 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80121bc:	687b      	ldr	r3, [r7, #4]
 80121be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80121c2:	69db      	ldr	r3, [r3, #28]
 80121c4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80121c8:	f040 810a 	bne.w	80123e0 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80121cc:	687b      	ldr	r3, [r7, #4]
 80121ce:	2202      	movs	r2, #2
 80121d0:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80121d2:	687b      	ldr	r3, [r7, #4]
 80121d4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80121d8:	4619      	mov	r1, r3
 80121da:	6878      	ldr	r0, [r7, #4]
 80121dc:	f000 f93c 	bl	8012458 <HAL_UARTEx_RxEventCallback>
      return;
 80121e0:	e0fe      	b.n	80123e0 <HAL_UART_IRQHandler+0x798>
 80121e2:	bf00      	nop
 80121e4:	40020010 	.word	0x40020010
 80121e8:	40020028 	.word	0x40020028
 80121ec:	40020040 	.word	0x40020040
 80121f0:	40020058 	.word	0x40020058
 80121f4:	40020070 	.word	0x40020070
 80121f8:	40020088 	.word	0x40020088
 80121fc:	400200a0 	.word	0x400200a0
 8012200:	400200b8 	.word	0x400200b8
 8012204:	40020410 	.word	0x40020410
 8012208:	40020428 	.word	0x40020428
 801220c:	40020440 	.word	0x40020440
 8012210:	40020458 	.word	0x40020458
 8012214:	40020470 	.word	0x40020470
 8012218:	40020488 	.word	0x40020488
 801221c:	400204a0 	.word	0x400204a0
 8012220:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8012224:	687b      	ldr	r3, [r7, #4]
 8012226:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 801222a:	687b      	ldr	r3, [r7, #4]
 801222c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8012230:	b29b      	uxth	r3, r3
 8012232:	1ad3      	subs	r3, r2, r3
 8012234:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8012238:	687b      	ldr	r3, [r7, #4]
 801223a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801223e:	b29b      	uxth	r3, r3
 8012240:	2b00      	cmp	r3, #0
 8012242:	f000 80cf 	beq.w	80123e4 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 8012246:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 801224a:	2b00      	cmp	r3, #0
 801224c:	f000 80ca 	beq.w	80123e4 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8012250:	687b      	ldr	r3, [r7, #4]
 8012252:	681b      	ldr	r3, [r3, #0]
 8012254:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012256:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012258:	e853 3f00 	ldrex	r3, [r3]
 801225c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801225e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012260:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8012264:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8012268:	687b      	ldr	r3, [r7, #4]
 801226a:	681b      	ldr	r3, [r3, #0]
 801226c:	461a      	mov	r2, r3
 801226e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8012272:	647b      	str	r3, [r7, #68]	@ 0x44
 8012274:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012276:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8012278:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801227a:	e841 2300 	strex	r3, r2, [r1]
 801227e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8012280:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012282:	2b00      	cmp	r3, #0
 8012284:	d1e4      	bne.n	8012250 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8012286:	687b      	ldr	r3, [r7, #4]
 8012288:	681b      	ldr	r3, [r3, #0]
 801228a:	3308      	adds	r3, #8
 801228c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801228e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012290:	e853 3f00 	ldrex	r3, [r3]
 8012294:	623b      	str	r3, [r7, #32]
   return(result);
 8012296:	6a3a      	ldr	r2, [r7, #32]
 8012298:	4b55      	ldr	r3, [pc, #340]	@ (80123f0 <HAL_UART_IRQHandler+0x7a8>)
 801229a:	4013      	ands	r3, r2
 801229c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80122a0:	687b      	ldr	r3, [r7, #4]
 80122a2:	681b      	ldr	r3, [r3, #0]
 80122a4:	3308      	adds	r3, #8
 80122a6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80122aa:	633a      	str	r2, [r7, #48]	@ 0x30
 80122ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80122ae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80122b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80122b2:	e841 2300 	strex	r3, r2, [r1]
 80122b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80122b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80122ba:	2b00      	cmp	r3, #0
 80122bc:	d1e3      	bne.n	8012286 <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80122be:	687b      	ldr	r3, [r7, #4]
 80122c0:	2220      	movs	r2, #32
 80122c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80122c6:	687b      	ldr	r3, [r7, #4]
 80122c8:	2200      	movs	r2, #0
 80122ca:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80122cc:	687b      	ldr	r3, [r7, #4]
 80122ce:	2200      	movs	r2, #0
 80122d0:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80122d2:	687b      	ldr	r3, [r7, #4]
 80122d4:	681b      	ldr	r3, [r3, #0]
 80122d6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80122d8:	693b      	ldr	r3, [r7, #16]
 80122da:	e853 3f00 	ldrex	r3, [r3]
 80122de:	60fb      	str	r3, [r7, #12]
   return(result);
 80122e0:	68fb      	ldr	r3, [r7, #12]
 80122e2:	f023 0310 	bic.w	r3, r3, #16
 80122e6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80122ea:	687b      	ldr	r3, [r7, #4]
 80122ec:	681b      	ldr	r3, [r3, #0]
 80122ee:	461a      	mov	r2, r3
 80122f0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80122f4:	61fb      	str	r3, [r7, #28]
 80122f6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80122f8:	69b9      	ldr	r1, [r7, #24]
 80122fa:	69fa      	ldr	r2, [r7, #28]
 80122fc:	e841 2300 	strex	r3, r2, [r1]
 8012300:	617b      	str	r3, [r7, #20]
   return(result);
 8012302:	697b      	ldr	r3, [r7, #20]
 8012304:	2b00      	cmp	r3, #0
 8012306:	d1e4      	bne.n	80122d2 <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8012308:	687b      	ldr	r3, [r7, #4]
 801230a:	2202      	movs	r2, #2
 801230c:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 801230e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8012312:	4619      	mov	r1, r3
 8012314:	6878      	ldr	r0, [r7, #4]
 8012316:	f000 f89f 	bl	8012458 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 801231a:	e063      	b.n	80123e4 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 801231c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012320:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8012324:	2b00      	cmp	r3, #0
 8012326:	d00e      	beq.n	8012346 <HAL_UART_IRQHandler+0x6fe>
 8012328:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801232c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8012330:	2b00      	cmp	r3, #0
 8012332:	d008      	beq.n	8012346 <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8012334:	687b      	ldr	r3, [r7, #4]
 8012336:	681b      	ldr	r3, [r3, #0]
 8012338:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 801233c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 801233e:	6878      	ldr	r0, [r7, #4]
 8012340:	f001 fb93 	bl	8013a6a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8012344:	e051      	b.n	80123ea <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8012346:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801234a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801234e:	2b00      	cmp	r3, #0
 8012350:	d014      	beq.n	801237c <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8012352:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8012356:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801235a:	2b00      	cmp	r3, #0
 801235c:	d105      	bne.n	801236a <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 801235e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8012362:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8012366:	2b00      	cmp	r3, #0
 8012368:	d008      	beq.n	801237c <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 801236a:	687b      	ldr	r3, [r7, #4]
 801236c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801236e:	2b00      	cmp	r3, #0
 8012370:	d03a      	beq.n	80123e8 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 8012372:	687b      	ldr	r3, [r7, #4]
 8012374:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8012376:	6878      	ldr	r0, [r7, #4]
 8012378:	4798      	blx	r3
    }
    return;
 801237a:	e035      	b.n	80123e8 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 801237c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012380:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012384:	2b00      	cmp	r3, #0
 8012386:	d009      	beq.n	801239c <HAL_UART_IRQHandler+0x754>
 8012388:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801238c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012390:	2b00      	cmp	r3, #0
 8012392:	d003      	beq.n	801239c <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 8012394:	6878      	ldr	r0, [r7, #4]
 8012396:	f001 fb3d 	bl	8013a14 <UART_EndTransmit_IT>
    return;
 801239a:	e026      	b.n	80123ea <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 801239c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80123a0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80123a4:	2b00      	cmp	r3, #0
 80123a6:	d009      	beq.n	80123bc <HAL_UART_IRQHandler+0x774>
 80123a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80123ac:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80123b0:	2b00      	cmp	r3, #0
 80123b2:	d003      	beq.n	80123bc <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80123b4:	6878      	ldr	r0, [r7, #4]
 80123b6:	f001 fb6c 	bl	8013a92 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80123ba:	e016      	b.n	80123ea <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80123bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80123c0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80123c4:	2b00      	cmp	r3, #0
 80123c6:	d010      	beq.n	80123ea <HAL_UART_IRQHandler+0x7a2>
 80123c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80123cc:	2b00      	cmp	r3, #0
 80123ce:	da0c      	bge.n	80123ea <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80123d0:	6878      	ldr	r0, [r7, #4]
 80123d2:	f001 fb54 	bl	8013a7e <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80123d6:	e008      	b.n	80123ea <HAL_UART_IRQHandler+0x7a2>
      return;
 80123d8:	bf00      	nop
 80123da:	e006      	b.n	80123ea <HAL_UART_IRQHandler+0x7a2>
    return;
 80123dc:	bf00      	nop
 80123de:	e004      	b.n	80123ea <HAL_UART_IRQHandler+0x7a2>
      return;
 80123e0:	bf00      	nop
 80123e2:	e002      	b.n	80123ea <HAL_UART_IRQHandler+0x7a2>
      return;
 80123e4:	bf00      	nop
 80123e6:	e000      	b.n	80123ea <HAL_UART_IRQHandler+0x7a2>
    return;
 80123e8:	bf00      	nop
  }
}
 80123ea:	37e8      	adds	r7, #232	@ 0xe8
 80123ec:	46bd      	mov	sp, r7
 80123ee:	bd80      	pop	{r7, pc}
 80123f0:	effffffe 	.word	0xeffffffe

080123f4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80123f4:	b480      	push	{r7}
 80123f6:	b083      	sub	sp, #12
 80123f8:	af00      	add	r7, sp, #0
 80123fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80123fc:	bf00      	nop
 80123fe:	370c      	adds	r7, #12
 8012400:	46bd      	mov	sp, r7
 8012402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012406:	4770      	bx	lr

08012408 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8012408:	b480      	push	{r7}
 801240a:	b083      	sub	sp, #12
 801240c:	af00      	add	r7, sp, #0
 801240e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8012410:	bf00      	nop
 8012412:	370c      	adds	r7, #12
 8012414:	46bd      	mov	sp, r7
 8012416:	f85d 7b04 	ldr.w	r7, [sp], #4
 801241a:	4770      	bx	lr

0801241c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 801241c:	b480      	push	{r7}
 801241e:	b083      	sub	sp, #12
 8012420:	af00      	add	r7, sp, #0
 8012422:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8012424:	bf00      	nop
 8012426:	370c      	adds	r7, #12
 8012428:	46bd      	mov	sp, r7
 801242a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801242e:	4770      	bx	lr

08012430 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8012430:	b480      	push	{r7}
 8012432:	b083      	sub	sp, #12
 8012434:	af00      	add	r7, sp, #0
 8012436:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8012438:	bf00      	nop
 801243a:	370c      	adds	r7, #12
 801243c:	46bd      	mov	sp, r7
 801243e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012442:	4770      	bx	lr

08012444 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8012444:	b480      	push	{r7}
 8012446:	b083      	sub	sp, #12
 8012448:	af00      	add	r7, sp, #0
 801244a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 801244c:	bf00      	nop
 801244e:	370c      	adds	r7, #12
 8012450:	46bd      	mov	sp, r7
 8012452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012456:	4770      	bx	lr

08012458 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8012458:	b480      	push	{r7}
 801245a:	b083      	sub	sp, #12
 801245c:	af00      	add	r7, sp, #0
 801245e:	6078      	str	r0, [r7, #4]
 8012460:	460b      	mov	r3, r1
 8012462:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8012464:	bf00      	nop
 8012466:	370c      	adds	r7, #12
 8012468:	46bd      	mov	sp, r7
 801246a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801246e:	4770      	bx	lr

08012470 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8012470:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8012474:	b092      	sub	sp, #72	@ 0x48
 8012476:	af00      	add	r7, sp, #0
 8012478:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 801247a:	2300      	movs	r3, #0
 801247c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8012480:	697b      	ldr	r3, [r7, #20]
 8012482:	689a      	ldr	r2, [r3, #8]
 8012484:	697b      	ldr	r3, [r7, #20]
 8012486:	691b      	ldr	r3, [r3, #16]
 8012488:	431a      	orrs	r2, r3
 801248a:	697b      	ldr	r3, [r7, #20]
 801248c:	695b      	ldr	r3, [r3, #20]
 801248e:	431a      	orrs	r2, r3
 8012490:	697b      	ldr	r3, [r7, #20]
 8012492:	69db      	ldr	r3, [r3, #28]
 8012494:	4313      	orrs	r3, r2
 8012496:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8012498:	697b      	ldr	r3, [r7, #20]
 801249a:	681b      	ldr	r3, [r3, #0]
 801249c:	681a      	ldr	r2, [r3, #0]
 801249e:	4bbe      	ldr	r3, [pc, #760]	@ (8012798 <UART_SetConfig+0x328>)
 80124a0:	4013      	ands	r3, r2
 80124a2:	697a      	ldr	r2, [r7, #20]
 80124a4:	6812      	ldr	r2, [r2, #0]
 80124a6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80124a8:	430b      	orrs	r3, r1
 80124aa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80124ac:	697b      	ldr	r3, [r7, #20]
 80124ae:	681b      	ldr	r3, [r3, #0]
 80124b0:	685b      	ldr	r3, [r3, #4]
 80124b2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80124b6:	697b      	ldr	r3, [r7, #20]
 80124b8:	68da      	ldr	r2, [r3, #12]
 80124ba:	697b      	ldr	r3, [r7, #20]
 80124bc:	681b      	ldr	r3, [r3, #0]
 80124be:	430a      	orrs	r2, r1
 80124c0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80124c2:	697b      	ldr	r3, [r7, #20]
 80124c4:	699b      	ldr	r3, [r3, #24]
 80124c6:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80124c8:	697b      	ldr	r3, [r7, #20]
 80124ca:	681b      	ldr	r3, [r3, #0]
 80124cc:	4ab3      	ldr	r2, [pc, #716]	@ (801279c <UART_SetConfig+0x32c>)
 80124ce:	4293      	cmp	r3, r2
 80124d0:	d004      	beq.n	80124dc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80124d2:	697b      	ldr	r3, [r7, #20]
 80124d4:	6a1b      	ldr	r3, [r3, #32]
 80124d6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80124d8:	4313      	orrs	r3, r2
 80124da:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80124dc:	697b      	ldr	r3, [r7, #20]
 80124de:	681b      	ldr	r3, [r3, #0]
 80124e0:	689a      	ldr	r2, [r3, #8]
 80124e2:	4baf      	ldr	r3, [pc, #700]	@ (80127a0 <UART_SetConfig+0x330>)
 80124e4:	4013      	ands	r3, r2
 80124e6:	697a      	ldr	r2, [r7, #20]
 80124e8:	6812      	ldr	r2, [r2, #0]
 80124ea:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80124ec:	430b      	orrs	r3, r1
 80124ee:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80124f0:	697b      	ldr	r3, [r7, #20]
 80124f2:	681b      	ldr	r3, [r3, #0]
 80124f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80124f6:	f023 010f 	bic.w	r1, r3, #15
 80124fa:	697b      	ldr	r3, [r7, #20]
 80124fc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80124fe:	697b      	ldr	r3, [r7, #20]
 8012500:	681b      	ldr	r3, [r3, #0]
 8012502:	430a      	orrs	r2, r1
 8012504:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8012506:	697b      	ldr	r3, [r7, #20]
 8012508:	681b      	ldr	r3, [r3, #0]
 801250a:	4aa6      	ldr	r2, [pc, #664]	@ (80127a4 <UART_SetConfig+0x334>)
 801250c:	4293      	cmp	r3, r2
 801250e:	d177      	bne.n	8012600 <UART_SetConfig+0x190>
 8012510:	4ba5      	ldr	r3, [pc, #660]	@ (80127a8 <UART_SetConfig+0x338>)
 8012512:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012514:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8012518:	2b28      	cmp	r3, #40	@ 0x28
 801251a:	d86d      	bhi.n	80125f8 <UART_SetConfig+0x188>
 801251c:	a201      	add	r2, pc, #4	@ (adr r2, 8012524 <UART_SetConfig+0xb4>)
 801251e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012522:	bf00      	nop
 8012524:	080125c9 	.word	0x080125c9
 8012528:	080125f9 	.word	0x080125f9
 801252c:	080125f9 	.word	0x080125f9
 8012530:	080125f9 	.word	0x080125f9
 8012534:	080125f9 	.word	0x080125f9
 8012538:	080125f9 	.word	0x080125f9
 801253c:	080125f9 	.word	0x080125f9
 8012540:	080125f9 	.word	0x080125f9
 8012544:	080125d1 	.word	0x080125d1
 8012548:	080125f9 	.word	0x080125f9
 801254c:	080125f9 	.word	0x080125f9
 8012550:	080125f9 	.word	0x080125f9
 8012554:	080125f9 	.word	0x080125f9
 8012558:	080125f9 	.word	0x080125f9
 801255c:	080125f9 	.word	0x080125f9
 8012560:	080125f9 	.word	0x080125f9
 8012564:	080125d9 	.word	0x080125d9
 8012568:	080125f9 	.word	0x080125f9
 801256c:	080125f9 	.word	0x080125f9
 8012570:	080125f9 	.word	0x080125f9
 8012574:	080125f9 	.word	0x080125f9
 8012578:	080125f9 	.word	0x080125f9
 801257c:	080125f9 	.word	0x080125f9
 8012580:	080125f9 	.word	0x080125f9
 8012584:	080125e1 	.word	0x080125e1
 8012588:	080125f9 	.word	0x080125f9
 801258c:	080125f9 	.word	0x080125f9
 8012590:	080125f9 	.word	0x080125f9
 8012594:	080125f9 	.word	0x080125f9
 8012598:	080125f9 	.word	0x080125f9
 801259c:	080125f9 	.word	0x080125f9
 80125a0:	080125f9 	.word	0x080125f9
 80125a4:	080125e9 	.word	0x080125e9
 80125a8:	080125f9 	.word	0x080125f9
 80125ac:	080125f9 	.word	0x080125f9
 80125b0:	080125f9 	.word	0x080125f9
 80125b4:	080125f9 	.word	0x080125f9
 80125b8:	080125f9 	.word	0x080125f9
 80125bc:	080125f9 	.word	0x080125f9
 80125c0:	080125f9 	.word	0x080125f9
 80125c4:	080125f1 	.word	0x080125f1
 80125c8:	2301      	movs	r3, #1
 80125ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80125ce:	e326      	b.n	8012c1e <UART_SetConfig+0x7ae>
 80125d0:	2304      	movs	r3, #4
 80125d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80125d6:	e322      	b.n	8012c1e <UART_SetConfig+0x7ae>
 80125d8:	2308      	movs	r3, #8
 80125da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80125de:	e31e      	b.n	8012c1e <UART_SetConfig+0x7ae>
 80125e0:	2310      	movs	r3, #16
 80125e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80125e6:	e31a      	b.n	8012c1e <UART_SetConfig+0x7ae>
 80125e8:	2320      	movs	r3, #32
 80125ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80125ee:	e316      	b.n	8012c1e <UART_SetConfig+0x7ae>
 80125f0:	2340      	movs	r3, #64	@ 0x40
 80125f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80125f6:	e312      	b.n	8012c1e <UART_SetConfig+0x7ae>
 80125f8:	2380      	movs	r3, #128	@ 0x80
 80125fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80125fe:	e30e      	b.n	8012c1e <UART_SetConfig+0x7ae>
 8012600:	697b      	ldr	r3, [r7, #20]
 8012602:	681b      	ldr	r3, [r3, #0]
 8012604:	4a69      	ldr	r2, [pc, #420]	@ (80127ac <UART_SetConfig+0x33c>)
 8012606:	4293      	cmp	r3, r2
 8012608:	d130      	bne.n	801266c <UART_SetConfig+0x1fc>
 801260a:	4b67      	ldr	r3, [pc, #412]	@ (80127a8 <UART_SetConfig+0x338>)
 801260c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801260e:	f003 0307 	and.w	r3, r3, #7
 8012612:	2b05      	cmp	r3, #5
 8012614:	d826      	bhi.n	8012664 <UART_SetConfig+0x1f4>
 8012616:	a201      	add	r2, pc, #4	@ (adr r2, 801261c <UART_SetConfig+0x1ac>)
 8012618:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801261c:	08012635 	.word	0x08012635
 8012620:	0801263d 	.word	0x0801263d
 8012624:	08012645 	.word	0x08012645
 8012628:	0801264d 	.word	0x0801264d
 801262c:	08012655 	.word	0x08012655
 8012630:	0801265d 	.word	0x0801265d
 8012634:	2300      	movs	r3, #0
 8012636:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801263a:	e2f0      	b.n	8012c1e <UART_SetConfig+0x7ae>
 801263c:	2304      	movs	r3, #4
 801263e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012642:	e2ec      	b.n	8012c1e <UART_SetConfig+0x7ae>
 8012644:	2308      	movs	r3, #8
 8012646:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801264a:	e2e8      	b.n	8012c1e <UART_SetConfig+0x7ae>
 801264c:	2310      	movs	r3, #16
 801264e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012652:	e2e4      	b.n	8012c1e <UART_SetConfig+0x7ae>
 8012654:	2320      	movs	r3, #32
 8012656:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801265a:	e2e0      	b.n	8012c1e <UART_SetConfig+0x7ae>
 801265c:	2340      	movs	r3, #64	@ 0x40
 801265e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012662:	e2dc      	b.n	8012c1e <UART_SetConfig+0x7ae>
 8012664:	2380      	movs	r3, #128	@ 0x80
 8012666:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801266a:	e2d8      	b.n	8012c1e <UART_SetConfig+0x7ae>
 801266c:	697b      	ldr	r3, [r7, #20]
 801266e:	681b      	ldr	r3, [r3, #0]
 8012670:	4a4f      	ldr	r2, [pc, #316]	@ (80127b0 <UART_SetConfig+0x340>)
 8012672:	4293      	cmp	r3, r2
 8012674:	d130      	bne.n	80126d8 <UART_SetConfig+0x268>
 8012676:	4b4c      	ldr	r3, [pc, #304]	@ (80127a8 <UART_SetConfig+0x338>)
 8012678:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801267a:	f003 0307 	and.w	r3, r3, #7
 801267e:	2b05      	cmp	r3, #5
 8012680:	d826      	bhi.n	80126d0 <UART_SetConfig+0x260>
 8012682:	a201      	add	r2, pc, #4	@ (adr r2, 8012688 <UART_SetConfig+0x218>)
 8012684:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012688:	080126a1 	.word	0x080126a1
 801268c:	080126a9 	.word	0x080126a9
 8012690:	080126b1 	.word	0x080126b1
 8012694:	080126b9 	.word	0x080126b9
 8012698:	080126c1 	.word	0x080126c1
 801269c:	080126c9 	.word	0x080126c9
 80126a0:	2300      	movs	r3, #0
 80126a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80126a6:	e2ba      	b.n	8012c1e <UART_SetConfig+0x7ae>
 80126a8:	2304      	movs	r3, #4
 80126aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80126ae:	e2b6      	b.n	8012c1e <UART_SetConfig+0x7ae>
 80126b0:	2308      	movs	r3, #8
 80126b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80126b6:	e2b2      	b.n	8012c1e <UART_SetConfig+0x7ae>
 80126b8:	2310      	movs	r3, #16
 80126ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80126be:	e2ae      	b.n	8012c1e <UART_SetConfig+0x7ae>
 80126c0:	2320      	movs	r3, #32
 80126c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80126c6:	e2aa      	b.n	8012c1e <UART_SetConfig+0x7ae>
 80126c8:	2340      	movs	r3, #64	@ 0x40
 80126ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80126ce:	e2a6      	b.n	8012c1e <UART_SetConfig+0x7ae>
 80126d0:	2380      	movs	r3, #128	@ 0x80
 80126d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80126d6:	e2a2      	b.n	8012c1e <UART_SetConfig+0x7ae>
 80126d8:	697b      	ldr	r3, [r7, #20]
 80126da:	681b      	ldr	r3, [r3, #0]
 80126dc:	4a35      	ldr	r2, [pc, #212]	@ (80127b4 <UART_SetConfig+0x344>)
 80126de:	4293      	cmp	r3, r2
 80126e0:	d130      	bne.n	8012744 <UART_SetConfig+0x2d4>
 80126e2:	4b31      	ldr	r3, [pc, #196]	@ (80127a8 <UART_SetConfig+0x338>)
 80126e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80126e6:	f003 0307 	and.w	r3, r3, #7
 80126ea:	2b05      	cmp	r3, #5
 80126ec:	d826      	bhi.n	801273c <UART_SetConfig+0x2cc>
 80126ee:	a201      	add	r2, pc, #4	@ (adr r2, 80126f4 <UART_SetConfig+0x284>)
 80126f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80126f4:	0801270d 	.word	0x0801270d
 80126f8:	08012715 	.word	0x08012715
 80126fc:	0801271d 	.word	0x0801271d
 8012700:	08012725 	.word	0x08012725
 8012704:	0801272d 	.word	0x0801272d
 8012708:	08012735 	.word	0x08012735
 801270c:	2300      	movs	r3, #0
 801270e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012712:	e284      	b.n	8012c1e <UART_SetConfig+0x7ae>
 8012714:	2304      	movs	r3, #4
 8012716:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801271a:	e280      	b.n	8012c1e <UART_SetConfig+0x7ae>
 801271c:	2308      	movs	r3, #8
 801271e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012722:	e27c      	b.n	8012c1e <UART_SetConfig+0x7ae>
 8012724:	2310      	movs	r3, #16
 8012726:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801272a:	e278      	b.n	8012c1e <UART_SetConfig+0x7ae>
 801272c:	2320      	movs	r3, #32
 801272e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012732:	e274      	b.n	8012c1e <UART_SetConfig+0x7ae>
 8012734:	2340      	movs	r3, #64	@ 0x40
 8012736:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801273a:	e270      	b.n	8012c1e <UART_SetConfig+0x7ae>
 801273c:	2380      	movs	r3, #128	@ 0x80
 801273e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012742:	e26c      	b.n	8012c1e <UART_SetConfig+0x7ae>
 8012744:	697b      	ldr	r3, [r7, #20]
 8012746:	681b      	ldr	r3, [r3, #0]
 8012748:	4a1b      	ldr	r2, [pc, #108]	@ (80127b8 <UART_SetConfig+0x348>)
 801274a:	4293      	cmp	r3, r2
 801274c:	d142      	bne.n	80127d4 <UART_SetConfig+0x364>
 801274e:	4b16      	ldr	r3, [pc, #88]	@ (80127a8 <UART_SetConfig+0x338>)
 8012750:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012752:	f003 0307 	and.w	r3, r3, #7
 8012756:	2b05      	cmp	r3, #5
 8012758:	d838      	bhi.n	80127cc <UART_SetConfig+0x35c>
 801275a:	a201      	add	r2, pc, #4	@ (adr r2, 8012760 <UART_SetConfig+0x2f0>)
 801275c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012760:	08012779 	.word	0x08012779
 8012764:	08012781 	.word	0x08012781
 8012768:	08012789 	.word	0x08012789
 801276c:	08012791 	.word	0x08012791
 8012770:	080127bd 	.word	0x080127bd
 8012774:	080127c5 	.word	0x080127c5
 8012778:	2300      	movs	r3, #0
 801277a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801277e:	e24e      	b.n	8012c1e <UART_SetConfig+0x7ae>
 8012780:	2304      	movs	r3, #4
 8012782:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012786:	e24a      	b.n	8012c1e <UART_SetConfig+0x7ae>
 8012788:	2308      	movs	r3, #8
 801278a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801278e:	e246      	b.n	8012c1e <UART_SetConfig+0x7ae>
 8012790:	2310      	movs	r3, #16
 8012792:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012796:	e242      	b.n	8012c1e <UART_SetConfig+0x7ae>
 8012798:	cfff69f3 	.word	0xcfff69f3
 801279c:	58000c00 	.word	0x58000c00
 80127a0:	11fff4ff 	.word	0x11fff4ff
 80127a4:	40011000 	.word	0x40011000
 80127a8:	58024400 	.word	0x58024400
 80127ac:	40004400 	.word	0x40004400
 80127b0:	40004800 	.word	0x40004800
 80127b4:	40004c00 	.word	0x40004c00
 80127b8:	40005000 	.word	0x40005000
 80127bc:	2320      	movs	r3, #32
 80127be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80127c2:	e22c      	b.n	8012c1e <UART_SetConfig+0x7ae>
 80127c4:	2340      	movs	r3, #64	@ 0x40
 80127c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80127ca:	e228      	b.n	8012c1e <UART_SetConfig+0x7ae>
 80127cc:	2380      	movs	r3, #128	@ 0x80
 80127ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80127d2:	e224      	b.n	8012c1e <UART_SetConfig+0x7ae>
 80127d4:	697b      	ldr	r3, [r7, #20]
 80127d6:	681b      	ldr	r3, [r3, #0]
 80127d8:	4ab1      	ldr	r2, [pc, #708]	@ (8012aa0 <UART_SetConfig+0x630>)
 80127da:	4293      	cmp	r3, r2
 80127dc:	d176      	bne.n	80128cc <UART_SetConfig+0x45c>
 80127de:	4bb1      	ldr	r3, [pc, #708]	@ (8012aa4 <UART_SetConfig+0x634>)
 80127e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80127e2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80127e6:	2b28      	cmp	r3, #40	@ 0x28
 80127e8:	d86c      	bhi.n	80128c4 <UART_SetConfig+0x454>
 80127ea:	a201      	add	r2, pc, #4	@ (adr r2, 80127f0 <UART_SetConfig+0x380>)
 80127ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80127f0:	08012895 	.word	0x08012895
 80127f4:	080128c5 	.word	0x080128c5
 80127f8:	080128c5 	.word	0x080128c5
 80127fc:	080128c5 	.word	0x080128c5
 8012800:	080128c5 	.word	0x080128c5
 8012804:	080128c5 	.word	0x080128c5
 8012808:	080128c5 	.word	0x080128c5
 801280c:	080128c5 	.word	0x080128c5
 8012810:	0801289d 	.word	0x0801289d
 8012814:	080128c5 	.word	0x080128c5
 8012818:	080128c5 	.word	0x080128c5
 801281c:	080128c5 	.word	0x080128c5
 8012820:	080128c5 	.word	0x080128c5
 8012824:	080128c5 	.word	0x080128c5
 8012828:	080128c5 	.word	0x080128c5
 801282c:	080128c5 	.word	0x080128c5
 8012830:	080128a5 	.word	0x080128a5
 8012834:	080128c5 	.word	0x080128c5
 8012838:	080128c5 	.word	0x080128c5
 801283c:	080128c5 	.word	0x080128c5
 8012840:	080128c5 	.word	0x080128c5
 8012844:	080128c5 	.word	0x080128c5
 8012848:	080128c5 	.word	0x080128c5
 801284c:	080128c5 	.word	0x080128c5
 8012850:	080128ad 	.word	0x080128ad
 8012854:	080128c5 	.word	0x080128c5
 8012858:	080128c5 	.word	0x080128c5
 801285c:	080128c5 	.word	0x080128c5
 8012860:	080128c5 	.word	0x080128c5
 8012864:	080128c5 	.word	0x080128c5
 8012868:	080128c5 	.word	0x080128c5
 801286c:	080128c5 	.word	0x080128c5
 8012870:	080128b5 	.word	0x080128b5
 8012874:	080128c5 	.word	0x080128c5
 8012878:	080128c5 	.word	0x080128c5
 801287c:	080128c5 	.word	0x080128c5
 8012880:	080128c5 	.word	0x080128c5
 8012884:	080128c5 	.word	0x080128c5
 8012888:	080128c5 	.word	0x080128c5
 801288c:	080128c5 	.word	0x080128c5
 8012890:	080128bd 	.word	0x080128bd
 8012894:	2301      	movs	r3, #1
 8012896:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801289a:	e1c0      	b.n	8012c1e <UART_SetConfig+0x7ae>
 801289c:	2304      	movs	r3, #4
 801289e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80128a2:	e1bc      	b.n	8012c1e <UART_SetConfig+0x7ae>
 80128a4:	2308      	movs	r3, #8
 80128a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80128aa:	e1b8      	b.n	8012c1e <UART_SetConfig+0x7ae>
 80128ac:	2310      	movs	r3, #16
 80128ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80128b2:	e1b4      	b.n	8012c1e <UART_SetConfig+0x7ae>
 80128b4:	2320      	movs	r3, #32
 80128b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80128ba:	e1b0      	b.n	8012c1e <UART_SetConfig+0x7ae>
 80128bc:	2340      	movs	r3, #64	@ 0x40
 80128be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80128c2:	e1ac      	b.n	8012c1e <UART_SetConfig+0x7ae>
 80128c4:	2380      	movs	r3, #128	@ 0x80
 80128c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80128ca:	e1a8      	b.n	8012c1e <UART_SetConfig+0x7ae>
 80128cc:	697b      	ldr	r3, [r7, #20]
 80128ce:	681b      	ldr	r3, [r3, #0]
 80128d0:	4a75      	ldr	r2, [pc, #468]	@ (8012aa8 <UART_SetConfig+0x638>)
 80128d2:	4293      	cmp	r3, r2
 80128d4:	d130      	bne.n	8012938 <UART_SetConfig+0x4c8>
 80128d6:	4b73      	ldr	r3, [pc, #460]	@ (8012aa4 <UART_SetConfig+0x634>)
 80128d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80128da:	f003 0307 	and.w	r3, r3, #7
 80128de:	2b05      	cmp	r3, #5
 80128e0:	d826      	bhi.n	8012930 <UART_SetConfig+0x4c0>
 80128e2:	a201      	add	r2, pc, #4	@ (adr r2, 80128e8 <UART_SetConfig+0x478>)
 80128e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80128e8:	08012901 	.word	0x08012901
 80128ec:	08012909 	.word	0x08012909
 80128f0:	08012911 	.word	0x08012911
 80128f4:	08012919 	.word	0x08012919
 80128f8:	08012921 	.word	0x08012921
 80128fc:	08012929 	.word	0x08012929
 8012900:	2300      	movs	r3, #0
 8012902:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012906:	e18a      	b.n	8012c1e <UART_SetConfig+0x7ae>
 8012908:	2304      	movs	r3, #4
 801290a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801290e:	e186      	b.n	8012c1e <UART_SetConfig+0x7ae>
 8012910:	2308      	movs	r3, #8
 8012912:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012916:	e182      	b.n	8012c1e <UART_SetConfig+0x7ae>
 8012918:	2310      	movs	r3, #16
 801291a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801291e:	e17e      	b.n	8012c1e <UART_SetConfig+0x7ae>
 8012920:	2320      	movs	r3, #32
 8012922:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012926:	e17a      	b.n	8012c1e <UART_SetConfig+0x7ae>
 8012928:	2340      	movs	r3, #64	@ 0x40
 801292a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801292e:	e176      	b.n	8012c1e <UART_SetConfig+0x7ae>
 8012930:	2380      	movs	r3, #128	@ 0x80
 8012932:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012936:	e172      	b.n	8012c1e <UART_SetConfig+0x7ae>
 8012938:	697b      	ldr	r3, [r7, #20]
 801293a:	681b      	ldr	r3, [r3, #0]
 801293c:	4a5b      	ldr	r2, [pc, #364]	@ (8012aac <UART_SetConfig+0x63c>)
 801293e:	4293      	cmp	r3, r2
 8012940:	d130      	bne.n	80129a4 <UART_SetConfig+0x534>
 8012942:	4b58      	ldr	r3, [pc, #352]	@ (8012aa4 <UART_SetConfig+0x634>)
 8012944:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012946:	f003 0307 	and.w	r3, r3, #7
 801294a:	2b05      	cmp	r3, #5
 801294c:	d826      	bhi.n	801299c <UART_SetConfig+0x52c>
 801294e:	a201      	add	r2, pc, #4	@ (adr r2, 8012954 <UART_SetConfig+0x4e4>)
 8012950:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012954:	0801296d 	.word	0x0801296d
 8012958:	08012975 	.word	0x08012975
 801295c:	0801297d 	.word	0x0801297d
 8012960:	08012985 	.word	0x08012985
 8012964:	0801298d 	.word	0x0801298d
 8012968:	08012995 	.word	0x08012995
 801296c:	2300      	movs	r3, #0
 801296e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012972:	e154      	b.n	8012c1e <UART_SetConfig+0x7ae>
 8012974:	2304      	movs	r3, #4
 8012976:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801297a:	e150      	b.n	8012c1e <UART_SetConfig+0x7ae>
 801297c:	2308      	movs	r3, #8
 801297e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012982:	e14c      	b.n	8012c1e <UART_SetConfig+0x7ae>
 8012984:	2310      	movs	r3, #16
 8012986:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801298a:	e148      	b.n	8012c1e <UART_SetConfig+0x7ae>
 801298c:	2320      	movs	r3, #32
 801298e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012992:	e144      	b.n	8012c1e <UART_SetConfig+0x7ae>
 8012994:	2340      	movs	r3, #64	@ 0x40
 8012996:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801299a:	e140      	b.n	8012c1e <UART_SetConfig+0x7ae>
 801299c:	2380      	movs	r3, #128	@ 0x80
 801299e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80129a2:	e13c      	b.n	8012c1e <UART_SetConfig+0x7ae>
 80129a4:	697b      	ldr	r3, [r7, #20]
 80129a6:	681b      	ldr	r3, [r3, #0]
 80129a8:	4a41      	ldr	r2, [pc, #260]	@ (8012ab0 <UART_SetConfig+0x640>)
 80129aa:	4293      	cmp	r3, r2
 80129ac:	f040 8082 	bne.w	8012ab4 <UART_SetConfig+0x644>
 80129b0:	4b3c      	ldr	r3, [pc, #240]	@ (8012aa4 <UART_SetConfig+0x634>)
 80129b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80129b4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80129b8:	2b28      	cmp	r3, #40	@ 0x28
 80129ba:	d86d      	bhi.n	8012a98 <UART_SetConfig+0x628>
 80129bc:	a201      	add	r2, pc, #4	@ (adr r2, 80129c4 <UART_SetConfig+0x554>)
 80129be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80129c2:	bf00      	nop
 80129c4:	08012a69 	.word	0x08012a69
 80129c8:	08012a99 	.word	0x08012a99
 80129cc:	08012a99 	.word	0x08012a99
 80129d0:	08012a99 	.word	0x08012a99
 80129d4:	08012a99 	.word	0x08012a99
 80129d8:	08012a99 	.word	0x08012a99
 80129dc:	08012a99 	.word	0x08012a99
 80129e0:	08012a99 	.word	0x08012a99
 80129e4:	08012a71 	.word	0x08012a71
 80129e8:	08012a99 	.word	0x08012a99
 80129ec:	08012a99 	.word	0x08012a99
 80129f0:	08012a99 	.word	0x08012a99
 80129f4:	08012a99 	.word	0x08012a99
 80129f8:	08012a99 	.word	0x08012a99
 80129fc:	08012a99 	.word	0x08012a99
 8012a00:	08012a99 	.word	0x08012a99
 8012a04:	08012a79 	.word	0x08012a79
 8012a08:	08012a99 	.word	0x08012a99
 8012a0c:	08012a99 	.word	0x08012a99
 8012a10:	08012a99 	.word	0x08012a99
 8012a14:	08012a99 	.word	0x08012a99
 8012a18:	08012a99 	.word	0x08012a99
 8012a1c:	08012a99 	.word	0x08012a99
 8012a20:	08012a99 	.word	0x08012a99
 8012a24:	08012a81 	.word	0x08012a81
 8012a28:	08012a99 	.word	0x08012a99
 8012a2c:	08012a99 	.word	0x08012a99
 8012a30:	08012a99 	.word	0x08012a99
 8012a34:	08012a99 	.word	0x08012a99
 8012a38:	08012a99 	.word	0x08012a99
 8012a3c:	08012a99 	.word	0x08012a99
 8012a40:	08012a99 	.word	0x08012a99
 8012a44:	08012a89 	.word	0x08012a89
 8012a48:	08012a99 	.word	0x08012a99
 8012a4c:	08012a99 	.word	0x08012a99
 8012a50:	08012a99 	.word	0x08012a99
 8012a54:	08012a99 	.word	0x08012a99
 8012a58:	08012a99 	.word	0x08012a99
 8012a5c:	08012a99 	.word	0x08012a99
 8012a60:	08012a99 	.word	0x08012a99
 8012a64:	08012a91 	.word	0x08012a91
 8012a68:	2301      	movs	r3, #1
 8012a6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012a6e:	e0d6      	b.n	8012c1e <UART_SetConfig+0x7ae>
 8012a70:	2304      	movs	r3, #4
 8012a72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012a76:	e0d2      	b.n	8012c1e <UART_SetConfig+0x7ae>
 8012a78:	2308      	movs	r3, #8
 8012a7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012a7e:	e0ce      	b.n	8012c1e <UART_SetConfig+0x7ae>
 8012a80:	2310      	movs	r3, #16
 8012a82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012a86:	e0ca      	b.n	8012c1e <UART_SetConfig+0x7ae>
 8012a88:	2320      	movs	r3, #32
 8012a8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012a8e:	e0c6      	b.n	8012c1e <UART_SetConfig+0x7ae>
 8012a90:	2340      	movs	r3, #64	@ 0x40
 8012a92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012a96:	e0c2      	b.n	8012c1e <UART_SetConfig+0x7ae>
 8012a98:	2380      	movs	r3, #128	@ 0x80
 8012a9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012a9e:	e0be      	b.n	8012c1e <UART_SetConfig+0x7ae>
 8012aa0:	40011400 	.word	0x40011400
 8012aa4:	58024400 	.word	0x58024400
 8012aa8:	40007800 	.word	0x40007800
 8012aac:	40007c00 	.word	0x40007c00
 8012ab0:	40011800 	.word	0x40011800
 8012ab4:	697b      	ldr	r3, [r7, #20]
 8012ab6:	681b      	ldr	r3, [r3, #0]
 8012ab8:	4aad      	ldr	r2, [pc, #692]	@ (8012d70 <UART_SetConfig+0x900>)
 8012aba:	4293      	cmp	r3, r2
 8012abc:	d176      	bne.n	8012bac <UART_SetConfig+0x73c>
 8012abe:	4bad      	ldr	r3, [pc, #692]	@ (8012d74 <UART_SetConfig+0x904>)
 8012ac0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012ac2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8012ac6:	2b28      	cmp	r3, #40	@ 0x28
 8012ac8:	d86c      	bhi.n	8012ba4 <UART_SetConfig+0x734>
 8012aca:	a201      	add	r2, pc, #4	@ (adr r2, 8012ad0 <UART_SetConfig+0x660>)
 8012acc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012ad0:	08012b75 	.word	0x08012b75
 8012ad4:	08012ba5 	.word	0x08012ba5
 8012ad8:	08012ba5 	.word	0x08012ba5
 8012adc:	08012ba5 	.word	0x08012ba5
 8012ae0:	08012ba5 	.word	0x08012ba5
 8012ae4:	08012ba5 	.word	0x08012ba5
 8012ae8:	08012ba5 	.word	0x08012ba5
 8012aec:	08012ba5 	.word	0x08012ba5
 8012af0:	08012b7d 	.word	0x08012b7d
 8012af4:	08012ba5 	.word	0x08012ba5
 8012af8:	08012ba5 	.word	0x08012ba5
 8012afc:	08012ba5 	.word	0x08012ba5
 8012b00:	08012ba5 	.word	0x08012ba5
 8012b04:	08012ba5 	.word	0x08012ba5
 8012b08:	08012ba5 	.word	0x08012ba5
 8012b0c:	08012ba5 	.word	0x08012ba5
 8012b10:	08012b85 	.word	0x08012b85
 8012b14:	08012ba5 	.word	0x08012ba5
 8012b18:	08012ba5 	.word	0x08012ba5
 8012b1c:	08012ba5 	.word	0x08012ba5
 8012b20:	08012ba5 	.word	0x08012ba5
 8012b24:	08012ba5 	.word	0x08012ba5
 8012b28:	08012ba5 	.word	0x08012ba5
 8012b2c:	08012ba5 	.word	0x08012ba5
 8012b30:	08012b8d 	.word	0x08012b8d
 8012b34:	08012ba5 	.word	0x08012ba5
 8012b38:	08012ba5 	.word	0x08012ba5
 8012b3c:	08012ba5 	.word	0x08012ba5
 8012b40:	08012ba5 	.word	0x08012ba5
 8012b44:	08012ba5 	.word	0x08012ba5
 8012b48:	08012ba5 	.word	0x08012ba5
 8012b4c:	08012ba5 	.word	0x08012ba5
 8012b50:	08012b95 	.word	0x08012b95
 8012b54:	08012ba5 	.word	0x08012ba5
 8012b58:	08012ba5 	.word	0x08012ba5
 8012b5c:	08012ba5 	.word	0x08012ba5
 8012b60:	08012ba5 	.word	0x08012ba5
 8012b64:	08012ba5 	.word	0x08012ba5
 8012b68:	08012ba5 	.word	0x08012ba5
 8012b6c:	08012ba5 	.word	0x08012ba5
 8012b70:	08012b9d 	.word	0x08012b9d
 8012b74:	2301      	movs	r3, #1
 8012b76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012b7a:	e050      	b.n	8012c1e <UART_SetConfig+0x7ae>
 8012b7c:	2304      	movs	r3, #4
 8012b7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012b82:	e04c      	b.n	8012c1e <UART_SetConfig+0x7ae>
 8012b84:	2308      	movs	r3, #8
 8012b86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012b8a:	e048      	b.n	8012c1e <UART_SetConfig+0x7ae>
 8012b8c:	2310      	movs	r3, #16
 8012b8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012b92:	e044      	b.n	8012c1e <UART_SetConfig+0x7ae>
 8012b94:	2320      	movs	r3, #32
 8012b96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012b9a:	e040      	b.n	8012c1e <UART_SetConfig+0x7ae>
 8012b9c:	2340      	movs	r3, #64	@ 0x40
 8012b9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012ba2:	e03c      	b.n	8012c1e <UART_SetConfig+0x7ae>
 8012ba4:	2380      	movs	r3, #128	@ 0x80
 8012ba6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012baa:	e038      	b.n	8012c1e <UART_SetConfig+0x7ae>
 8012bac:	697b      	ldr	r3, [r7, #20]
 8012bae:	681b      	ldr	r3, [r3, #0]
 8012bb0:	4a71      	ldr	r2, [pc, #452]	@ (8012d78 <UART_SetConfig+0x908>)
 8012bb2:	4293      	cmp	r3, r2
 8012bb4:	d130      	bne.n	8012c18 <UART_SetConfig+0x7a8>
 8012bb6:	4b6f      	ldr	r3, [pc, #444]	@ (8012d74 <UART_SetConfig+0x904>)
 8012bb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012bba:	f003 0307 	and.w	r3, r3, #7
 8012bbe:	2b05      	cmp	r3, #5
 8012bc0:	d826      	bhi.n	8012c10 <UART_SetConfig+0x7a0>
 8012bc2:	a201      	add	r2, pc, #4	@ (adr r2, 8012bc8 <UART_SetConfig+0x758>)
 8012bc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012bc8:	08012be1 	.word	0x08012be1
 8012bcc:	08012be9 	.word	0x08012be9
 8012bd0:	08012bf1 	.word	0x08012bf1
 8012bd4:	08012bf9 	.word	0x08012bf9
 8012bd8:	08012c01 	.word	0x08012c01
 8012bdc:	08012c09 	.word	0x08012c09
 8012be0:	2302      	movs	r3, #2
 8012be2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012be6:	e01a      	b.n	8012c1e <UART_SetConfig+0x7ae>
 8012be8:	2304      	movs	r3, #4
 8012bea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012bee:	e016      	b.n	8012c1e <UART_SetConfig+0x7ae>
 8012bf0:	2308      	movs	r3, #8
 8012bf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012bf6:	e012      	b.n	8012c1e <UART_SetConfig+0x7ae>
 8012bf8:	2310      	movs	r3, #16
 8012bfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012bfe:	e00e      	b.n	8012c1e <UART_SetConfig+0x7ae>
 8012c00:	2320      	movs	r3, #32
 8012c02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012c06:	e00a      	b.n	8012c1e <UART_SetConfig+0x7ae>
 8012c08:	2340      	movs	r3, #64	@ 0x40
 8012c0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012c0e:	e006      	b.n	8012c1e <UART_SetConfig+0x7ae>
 8012c10:	2380      	movs	r3, #128	@ 0x80
 8012c12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012c16:	e002      	b.n	8012c1e <UART_SetConfig+0x7ae>
 8012c18:	2380      	movs	r3, #128	@ 0x80
 8012c1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8012c1e:	697b      	ldr	r3, [r7, #20]
 8012c20:	681b      	ldr	r3, [r3, #0]
 8012c22:	4a55      	ldr	r2, [pc, #340]	@ (8012d78 <UART_SetConfig+0x908>)
 8012c24:	4293      	cmp	r3, r2
 8012c26:	f040 80f8 	bne.w	8012e1a <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8012c2a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8012c2e:	2b20      	cmp	r3, #32
 8012c30:	dc46      	bgt.n	8012cc0 <UART_SetConfig+0x850>
 8012c32:	2b02      	cmp	r3, #2
 8012c34:	db75      	blt.n	8012d22 <UART_SetConfig+0x8b2>
 8012c36:	3b02      	subs	r3, #2
 8012c38:	2b1e      	cmp	r3, #30
 8012c3a:	d872      	bhi.n	8012d22 <UART_SetConfig+0x8b2>
 8012c3c:	a201      	add	r2, pc, #4	@ (adr r2, 8012c44 <UART_SetConfig+0x7d4>)
 8012c3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012c42:	bf00      	nop
 8012c44:	08012cc7 	.word	0x08012cc7
 8012c48:	08012d23 	.word	0x08012d23
 8012c4c:	08012ccf 	.word	0x08012ccf
 8012c50:	08012d23 	.word	0x08012d23
 8012c54:	08012d23 	.word	0x08012d23
 8012c58:	08012d23 	.word	0x08012d23
 8012c5c:	08012cdf 	.word	0x08012cdf
 8012c60:	08012d23 	.word	0x08012d23
 8012c64:	08012d23 	.word	0x08012d23
 8012c68:	08012d23 	.word	0x08012d23
 8012c6c:	08012d23 	.word	0x08012d23
 8012c70:	08012d23 	.word	0x08012d23
 8012c74:	08012d23 	.word	0x08012d23
 8012c78:	08012d23 	.word	0x08012d23
 8012c7c:	08012cef 	.word	0x08012cef
 8012c80:	08012d23 	.word	0x08012d23
 8012c84:	08012d23 	.word	0x08012d23
 8012c88:	08012d23 	.word	0x08012d23
 8012c8c:	08012d23 	.word	0x08012d23
 8012c90:	08012d23 	.word	0x08012d23
 8012c94:	08012d23 	.word	0x08012d23
 8012c98:	08012d23 	.word	0x08012d23
 8012c9c:	08012d23 	.word	0x08012d23
 8012ca0:	08012d23 	.word	0x08012d23
 8012ca4:	08012d23 	.word	0x08012d23
 8012ca8:	08012d23 	.word	0x08012d23
 8012cac:	08012d23 	.word	0x08012d23
 8012cb0:	08012d23 	.word	0x08012d23
 8012cb4:	08012d23 	.word	0x08012d23
 8012cb8:	08012d23 	.word	0x08012d23
 8012cbc:	08012d15 	.word	0x08012d15
 8012cc0:	2b40      	cmp	r3, #64	@ 0x40
 8012cc2:	d02a      	beq.n	8012d1a <UART_SetConfig+0x8aa>
 8012cc4:	e02d      	b.n	8012d22 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8012cc6:	f7fc faa1 	bl	800f20c <HAL_RCCEx_GetD3PCLK1Freq>
 8012cca:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8012ccc:	e02f      	b.n	8012d2e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8012cce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8012cd2:	4618      	mov	r0, r3
 8012cd4:	f7fc fab0 	bl	800f238 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8012cd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012cda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012cdc:	e027      	b.n	8012d2e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8012cde:	f107 0318 	add.w	r3, r7, #24
 8012ce2:	4618      	mov	r0, r3
 8012ce4:	f7fc fbfc 	bl	800f4e0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8012ce8:	69fb      	ldr	r3, [r7, #28]
 8012cea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012cec:	e01f      	b.n	8012d2e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8012cee:	4b21      	ldr	r3, [pc, #132]	@ (8012d74 <UART_SetConfig+0x904>)
 8012cf0:	681b      	ldr	r3, [r3, #0]
 8012cf2:	f003 0320 	and.w	r3, r3, #32
 8012cf6:	2b00      	cmp	r3, #0
 8012cf8:	d009      	beq.n	8012d0e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8012cfa:	4b1e      	ldr	r3, [pc, #120]	@ (8012d74 <UART_SetConfig+0x904>)
 8012cfc:	681b      	ldr	r3, [r3, #0]
 8012cfe:	08db      	lsrs	r3, r3, #3
 8012d00:	f003 0303 	and.w	r3, r3, #3
 8012d04:	4a1d      	ldr	r2, [pc, #116]	@ (8012d7c <UART_SetConfig+0x90c>)
 8012d06:	fa22 f303 	lsr.w	r3, r2, r3
 8012d0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8012d0c:	e00f      	b.n	8012d2e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8012d0e:	4b1b      	ldr	r3, [pc, #108]	@ (8012d7c <UART_SetConfig+0x90c>)
 8012d10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012d12:	e00c      	b.n	8012d2e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8012d14:	4b1a      	ldr	r3, [pc, #104]	@ (8012d80 <UART_SetConfig+0x910>)
 8012d16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012d18:	e009      	b.n	8012d2e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8012d1a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8012d1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012d20:	e005      	b.n	8012d2e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8012d22:	2300      	movs	r3, #0
 8012d24:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8012d26:	2301      	movs	r3, #1
 8012d28:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8012d2c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8012d2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012d30:	2b00      	cmp	r3, #0
 8012d32:	f000 81ee 	beq.w	8013112 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8012d36:	697b      	ldr	r3, [r7, #20]
 8012d38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012d3a:	4a12      	ldr	r2, [pc, #72]	@ (8012d84 <UART_SetConfig+0x914>)
 8012d3c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8012d40:	461a      	mov	r2, r3
 8012d42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012d44:	fbb3 f3f2 	udiv	r3, r3, r2
 8012d48:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8012d4a:	697b      	ldr	r3, [r7, #20]
 8012d4c:	685a      	ldr	r2, [r3, #4]
 8012d4e:	4613      	mov	r3, r2
 8012d50:	005b      	lsls	r3, r3, #1
 8012d52:	4413      	add	r3, r2
 8012d54:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012d56:	429a      	cmp	r2, r3
 8012d58:	d305      	bcc.n	8012d66 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8012d5a:	697b      	ldr	r3, [r7, #20]
 8012d5c:	685b      	ldr	r3, [r3, #4]
 8012d5e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8012d60:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012d62:	429a      	cmp	r2, r3
 8012d64:	d910      	bls.n	8012d88 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 8012d66:	2301      	movs	r3, #1
 8012d68:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8012d6c:	e1d1      	b.n	8013112 <UART_SetConfig+0xca2>
 8012d6e:	bf00      	nop
 8012d70:	40011c00 	.word	0x40011c00
 8012d74:	58024400 	.word	0x58024400
 8012d78:	58000c00 	.word	0x58000c00
 8012d7c:	03d09000 	.word	0x03d09000
 8012d80:	003d0900 	.word	0x003d0900
 8012d84:	08019fcc 	.word	0x08019fcc
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8012d88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012d8a:	2200      	movs	r2, #0
 8012d8c:	60bb      	str	r3, [r7, #8]
 8012d8e:	60fa      	str	r2, [r7, #12]
 8012d90:	697b      	ldr	r3, [r7, #20]
 8012d92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012d94:	4ac0      	ldr	r2, [pc, #768]	@ (8013098 <UART_SetConfig+0xc28>)
 8012d96:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8012d9a:	b29b      	uxth	r3, r3
 8012d9c:	2200      	movs	r2, #0
 8012d9e:	603b      	str	r3, [r7, #0]
 8012da0:	607a      	str	r2, [r7, #4]
 8012da2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8012da6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8012daa:	f7ed fb69 	bl	8000480 <__aeabi_uldivmod>
 8012dae:	4602      	mov	r2, r0
 8012db0:	460b      	mov	r3, r1
 8012db2:	4610      	mov	r0, r2
 8012db4:	4619      	mov	r1, r3
 8012db6:	f04f 0200 	mov.w	r2, #0
 8012dba:	f04f 0300 	mov.w	r3, #0
 8012dbe:	020b      	lsls	r3, r1, #8
 8012dc0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8012dc4:	0202      	lsls	r2, r0, #8
 8012dc6:	6979      	ldr	r1, [r7, #20]
 8012dc8:	6849      	ldr	r1, [r1, #4]
 8012dca:	0849      	lsrs	r1, r1, #1
 8012dcc:	2000      	movs	r0, #0
 8012dce:	460c      	mov	r4, r1
 8012dd0:	4605      	mov	r5, r0
 8012dd2:	eb12 0804 	adds.w	r8, r2, r4
 8012dd6:	eb43 0905 	adc.w	r9, r3, r5
 8012dda:	697b      	ldr	r3, [r7, #20]
 8012ddc:	685b      	ldr	r3, [r3, #4]
 8012dde:	2200      	movs	r2, #0
 8012de0:	469a      	mov	sl, r3
 8012de2:	4693      	mov	fp, r2
 8012de4:	4652      	mov	r2, sl
 8012de6:	465b      	mov	r3, fp
 8012de8:	4640      	mov	r0, r8
 8012dea:	4649      	mov	r1, r9
 8012dec:	f7ed fb48 	bl	8000480 <__aeabi_uldivmod>
 8012df0:	4602      	mov	r2, r0
 8012df2:	460b      	mov	r3, r1
 8012df4:	4613      	mov	r3, r2
 8012df6:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8012df8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012dfa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8012dfe:	d308      	bcc.n	8012e12 <UART_SetConfig+0x9a2>
 8012e00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012e02:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8012e06:	d204      	bcs.n	8012e12 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8012e08:	697b      	ldr	r3, [r7, #20]
 8012e0a:	681b      	ldr	r3, [r3, #0]
 8012e0c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8012e0e:	60da      	str	r2, [r3, #12]
 8012e10:	e17f      	b.n	8013112 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 8012e12:	2301      	movs	r3, #1
 8012e14:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8012e18:	e17b      	b.n	8013112 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8012e1a:	697b      	ldr	r3, [r7, #20]
 8012e1c:	69db      	ldr	r3, [r3, #28]
 8012e1e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8012e22:	f040 80bd 	bne.w	8012fa0 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 8012e26:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8012e2a:	2b20      	cmp	r3, #32
 8012e2c:	dc48      	bgt.n	8012ec0 <UART_SetConfig+0xa50>
 8012e2e:	2b00      	cmp	r3, #0
 8012e30:	db7b      	blt.n	8012f2a <UART_SetConfig+0xaba>
 8012e32:	2b20      	cmp	r3, #32
 8012e34:	d879      	bhi.n	8012f2a <UART_SetConfig+0xaba>
 8012e36:	a201      	add	r2, pc, #4	@ (adr r2, 8012e3c <UART_SetConfig+0x9cc>)
 8012e38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012e3c:	08012ec7 	.word	0x08012ec7
 8012e40:	08012ecf 	.word	0x08012ecf
 8012e44:	08012f2b 	.word	0x08012f2b
 8012e48:	08012f2b 	.word	0x08012f2b
 8012e4c:	08012ed7 	.word	0x08012ed7
 8012e50:	08012f2b 	.word	0x08012f2b
 8012e54:	08012f2b 	.word	0x08012f2b
 8012e58:	08012f2b 	.word	0x08012f2b
 8012e5c:	08012ee7 	.word	0x08012ee7
 8012e60:	08012f2b 	.word	0x08012f2b
 8012e64:	08012f2b 	.word	0x08012f2b
 8012e68:	08012f2b 	.word	0x08012f2b
 8012e6c:	08012f2b 	.word	0x08012f2b
 8012e70:	08012f2b 	.word	0x08012f2b
 8012e74:	08012f2b 	.word	0x08012f2b
 8012e78:	08012f2b 	.word	0x08012f2b
 8012e7c:	08012ef7 	.word	0x08012ef7
 8012e80:	08012f2b 	.word	0x08012f2b
 8012e84:	08012f2b 	.word	0x08012f2b
 8012e88:	08012f2b 	.word	0x08012f2b
 8012e8c:	08012f2b 	.word	0x08012f2b
 8012e90:	08012f2b 	.word	0x08012f2b
 8012e94:	08012f2b 	.word	0x08012f2b
 8012e98:	08012f2b 	.word	0x08012f2b
 8012e9c:	08012f2b 	.word	0x08012f2b
 8012ea0:	08012f2b 	.word	0x08012f2b
 8012ea4:	08012f2b 	.word	0x08012f2b
 8012ea8:	08012f2b 	.word	0x08012f2b
 8012eac:	08012f2b 	.word	0x08012f2b
 8012eb0:	08012f2b 	.word	0x08012f2b
 8012eb4:	08012f2b 	.word	0x08012f2b
 8012eb8:	08012f2b 	.word	0x08012f2b
 8012ebc:	08012f1d 	.word	0x08012f1d
 8012ec0:	2b40      	cmp	r3, #64	@ 0x40
 8012ec2:	d02e      	beq.n	8012f22 <UART_SetConfig+0xab2>
 8012ec4:	e031      	b.n	8012f2a <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8012ec6:	f7fa fb03 	bl	800d4d0 <HAL_RCC_GetPCLK1Freq>
 8012eca:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8012ecc:	e033      	b.n	8012f36 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8012ece:	f7fa fb15 	bl	800d4fc <HAL_RCC_GetPCLK2Freq>
 8012ed2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8012ed4:	e02f      	b.n	8012f36 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8012ed6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8012eda:	4618      	mov	r0, r3
 8012edc:	f7fc f9ac 	bl	800f238 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8012ee0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012ee2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012ee4:	e027      	b.n	8012f36 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8012ee6:	f107 0318 	add.w	r3, r7, #24
 8012eea:	4618      	mov	r0, r3
 8012eec:	f7fc faf8 	bl	800f4e0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8012ef0:	69fb      	ldr	r3, [r7, #28]
 8012ef2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012ef4:	e01f      	b.n	8012f36 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8012ef6:	4b69      	ldr	r3, [pc, #420]	@ (801309c <UART_SetConfig+0xc2c>)
 8012ef8:	681b      	ldr	r3, [r3, #0]
 8012efa:	f003 0320 	and.w	r3, r3, #32
 8012efe:	2b00      	cmp	r3, #0
 8012f00:	d009      	beq.n	8012f16 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8012f02:	4b66      	ldr	r3, [pc, #408]	@ (801309c <UART_SetConfig+0xc2c>)
 8012f04:	681b      	ldr	r3, [r3, #0]
 8012f06:	08db      	lsrs	r3, r3, #3
 8012f08:	f003 0303 	and.w	r3, r3, #3
 8012f0c:	4a64      	ldr	r2, [pc, #400]	@ (80130a0 <UART_SetConfig+0xc30>)
 8012f0e:	fa22 f303 	lsr.w	r3, r2, r3
 8012f12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8012f14:	e00f      	b.n	8012f36 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 8012f16:	4b62      	ldr	r3, [pc, #392]	@ (80130a0 <UART_SetConfig+0xc30>)
 8012f18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012f1a:	e00c      	b.n	8012f36 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8012f1c:	4b61      	ldr	r3, [pc, #388]	@ (80130a4 <UART_SetConfig+0xc34>)
 8012f1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012f20:	e009      	b.n	8012f36 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8012f22:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8012f26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012f28:	e005      	b.n	8012f36 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 8012f2a:	2300      	movs	r3, #0
 8012f2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8012f2e:	2301      	movs	r3, #1
 8012f30:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8012f34:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8012f36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012f38:	2b00      	cmp	r3, #0
 8012f3a:	f000 80ea 	beq.w	8013112 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8012f3e:	697b      	ldr	r3, [r7, #20]
 8012f40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012f42:	4a55      	ldr	r2, [pc, #340]	@ (8013098 <UART_SetConfig+0xc28>)
 8012f44:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8012f48:	461a      	mov	r2, r3
 8012f4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012f4c:	fbb3 f3f2 	udiv	r3, r3, r2
 8012f50:	005a      	lsls	r2, r3, #1
 8012f52:	697b      	ldr	r3, [r7, #20]
 8012f54:	685b      	ldr	r3, [r3, #4]
 8012f56:	085b      	lsrs	r3, r3, #1
 8012f58:	441a      	add	r2, r3
 8012f5a:	697b      	ldr	r3, [r7, #20]
 8012f5c:	685b      	ldr	r3, [r3, #4]
 8012f5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8012f62:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8012f64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012f66:	2b0f      	cmp	r3, #15
 8012f68:	d916      	bls.n	8012f98 <UART_SetConfig+0xb28>
 8012f6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012f6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8012f70:	d212      	bcs.n	8012f98 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8012f72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012f74:	b29b      	uxth	r3, r3
 8012f76:	f023 030f 	bic.w	r3, r3, #15
 8012f7a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8012f7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012f7e:	085b      	lsrs	r3, r3, #1
 8012f80:	b29b      	uxth	r3, r3
 8012f82:	f003 0307 	and.w	r3, r3, #7
 8012f86:	b29a      	uxth	r2, r3
 8012f88:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8012f8a:	4313      	orrs	r3, r2
 8012f8c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8012f8e:	697b      	ldr	r3, [r7, #20]
 8012f90:	681b      	ldr	r3, [r3, #0]
 8012f92:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8012f94:	60da      	str	r2, [r3, #12]
 8012f96:	e0bc      	b.n	8013112 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8012f98:	2301      	movs	r3, #1
 8012f9a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8012f9e:	e0b8      	b.n	8013112 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8012fa0:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8012fa4:	2b20      	cmp	r3, #32
 8012fa6:	dc4b      	bgt.n	8013040 <UART_SetConfig+0xbd0>
 8012fa8:	2b00      	cmp	r3, #0
 8012faa:	f2c0 8087 	blt.w	80130bc <UART_SetConfig+0xc4c>
 8012fae:	2b20      	cmp	r3, #32
 8012fb0:	f200 8084 	bhi.w	80130bc <UART_SetConfig+0xc4c>
 8012fb4:	a201      	add	r2, pc, #4	@ (adr r2, 8012fbc <UART_SetConfig+0xb4c>)
 8012fb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012fba:	bf00      	nop
 8012fbc:	08013047 	.word	0x08013047
 8012fc0:	0801304f 	.word	0x0801304f
 8012fc4:	080130bd 	.word	0x080130bd
 8012fc8:	080130bd 	.word	0x080130bd
 8012fcc:	08013057 	.word	0x08013057
 8012fd0:	080130bd 	.word	0x080130bd
 8012fd4:	080130bd 	.word	0x080130bd
 8012fd8:	080130bd 	.word	0x080130bd
 8012fdc:	08013067 	.word	0x08013067
 8012fe0:	080130bd 	.word	0x080130bd
 8012fe4:	080130bd 	.word	0x080130bd
 8012fe8:	080130bd 	.word	0x080130bd
 8012fec:	080130bd 	.word	0x080130bd
 8012ff0:	080130bd 	.word	0x080130bd
 8012ff4:	080130bd 	.word	0x080130bd
 8012ff8:	080130bd 	.word	0x080130bd
 8012ffc:	08013077 	.word	0x08013077
 8013000:	080130bd 	.word	0x080130bd
 8013004:	080130bd 	.word	0x080130bd
 8013008:	080130bd 	.word	0x080130bd
 801300c:	080130bd 	.word	0x080130bd
 8013010:	080130bd 	.word	0x080130bd
 8013014:	080130bd 	.word	0x080130bd
 8013018:	080130bd 	.word	0x080130bd
 801301c:	080130bd 	.word	0x080130bd
 8013020:	080130bd 	.word	0x080130bd
 8013024:	080130bd 	.word	0x080130bd
 8013028:	080130bd 	.word	0x080130bd
 801302c:	080130bd 	.word	0x080130bd
 8013030:	080130bd 	.word	0x080130bd
 8013034:	080130bd 	.word	0x080130bd
 8013038:	080130bd 	.word	0x080130bd
 801303c:	080130af 	.word	0x080130af
 8013040:	2b40      	cmp	r3, #64	@ 0x40
 8013042:	d037      	beq.n	80130b4 <UART_SetConfig+0xc44>
 8013044:	e03a      	b.n	80130bc <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8013046:	f7fa fa43 	bl	800d4d0 <HAL_RCC_GetPCLK1Freq>
 801304a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 801304c:	e03c      	b.n	80130c8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801304e:	f7fa fa55 	bl	800d4fc <HAL_RCC_GetPCLK2Freq>
 8013052:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8013054:	e038      	b.n	80130c8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8013056:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801305a:	4618      	mov	r0, r3
 801305c:	f7fc f8ec 	bl	800f238 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8013060:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013062:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013064:	e030      	b.n	80130c8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8013066:	f107 0318 	add.w	r3, r7, #24
 801306a:	4618      	mov	r0, r3
 801306c:	f7fc fa38 	bl	800f4e0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8013070:	69fb      	ldr	r3, [r7, #28]
 8013072:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013074:	e028      	b.n	80130c8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8013076:	4b09      	ldr	r3, [pc, #36]	@ (801309c <UART_SetConfig+0xc2c>)
 8013078:	681b      	ldr	r3, [r3, #0]
 801307a:	f003 0320 	and.w	r3, r3, #32
 801307e:	2b00      	cmp	r3, #0
 8013080:	d012      	beq.n	80130a8 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8013082:	4b06      	ldr	r3, [pc, #24]	@ (801309c <UART_SetConfig+0xc2c>)
 8013084:	681b      	ldr	r3, [r3, #0]
 8013086:	08db      	lsrs	r3, r3, #3
 8013088:	f003 0303 	and.w	r3, r3, #3
 801308c:	4a04      	ldr	r2, [pc, #16]	@ (80130a0 <UART_SetConfig+0xc30>)
 801308e:	fa22 f303 	lsr.w	r3, r2, r3
 8013092:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8013094:	e018      	b.n	80130c8 <UART_SetConfig+0xc58>
 8013096:	bf00      	nop
 8013098:	08019fcc 	.word	0x08019fcc
 801309c:	58024400 	.word	0x58024400
 80130a0:	03d09000 	.word	0x03d09000
 80130a4:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 80130a8:	4b24      	ldr	r3, [pc, #144]	@ (801313c <UART_SetConfig+0xccc>)
 80130aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80130ac:	e00c      	b.n	80130c8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80130ae:	4b24      	ldr	r3, [pc, #144]	@ (8013140 <UART_SetConfig+0xcd0>)
 80130b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80130b2:	e009      	b.n	80130c8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80130b4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80130b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80130ba:	e005      	b.n	80130c8 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 80130bc:	2300      	movs	r3, #0
 80130be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80130c0:	2301      	movs	r3, #1
 80130c2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80130c6:	bf00      	nop
    }

    if (pclk != 0U)
 80130c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80130ca:	2b00      	cmp	r3, #0
 80130cc:	d021      	beq.n	8013112 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80130ce:	697b      	ldr	r3, [r7, #20]
 80130d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80130d2:	4a1c      	ldr	r2, [pc, #112]	@ (8013144 <UART_SetConfig+0xcd4>)
 80130d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80130d8:	461a      	mov	r2, r3
 80130da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80130dc:	fbb3 f2f2 	udiv	r2, r3, r2
 80130e0:	697b      	ldr	r3, [r7, #20]
 80130e2:	685b      	ldr	r3, [r3, #4]
 80130e4:	085b      	lsrs	r3, r3, #1
 80130e6:	441a      	add	r2, r3
 80130e8:	697b      	ldr	r3, [r7, #20]
 80130ea:	685b      	ldr	r3, [r3, #4]
 80130ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80130f0:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80130f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80130f4:	2b0f      	cmp	r3, #15
 80130f6:	d909      	bls.n	801310c <UART_SetConfig+0xc9c>
 80130f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80130fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80130fe:	d205      	bcs.n	801310c <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8013100:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013102:	b29a      	uxth	r2, r3
 8013104:	697b      	ldr	r3, [r7, #20]
 8013106:	681b      	ldr	r3, [r3, #0]
 8013108:	60da      	str	r2, [r3, #12]
 801310a:	e002      	b.n	8013112 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 801310c:	2301      	movs	r3, #1
 801310e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8013112:	697b      	ldr	r3, [r7, #20]
 8013114:	2201      	movs	r2, #1
 8013116:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 801311a:	697b      	ldr	r3, [r7, #20]
 801311c:	2201      	movs	r2, #1
 801311e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8013122:	697b      	ldr	r3, [r7, #20]
 8013124:	2200      	movs	r2, #0
 8013126:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8013128:	697b      	ldr	r3, [r7, #20]
 801312a:	2200      	movs	r2, #0
 801312c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 801312e:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8013132:	4618      	mov	r0, r3
 8013134:	3748      	adds	r7, #72	@ 0x48
 8013136:	46bd      	mov	sp, r7
 8013138:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801313c:	03d09000 	.word	0x03d09000
 8013140:	003d0900 	.word	0x003d0900
 8013144:	08019fcc 	.word	0x08019fcc

08013148 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8013148:	b480      	push	{r7}
 801314a:	b083      	sub	sp, #12
 801314c:	af00      	add	r7, sp, #0
 801314e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8013150:	687b      	ldr	r3, [r7, #4]
 8013152:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013154:	f003 0308 	and.w	r3, r3, #8
 8013158:	2b00      	cmp	r3, #0
 801315a:	d00a      	beq.n	8013172 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 801315c:	687b      	ldr	r3, [r7, #4]
 801315e:	681b      	ldr	r3, [r3, #0]
 8013160:	685b      	ldr	r3, [r3, #4]
 8013162:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8013166:	687b      	ldr	r3, [r7, #4]
 8013168:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801316a:	687b      	ldr	r3, [r7, #4]
 801316c:	681b      	ldr	r3, [r3, #0]
 801316e:	430a      	orrs	r2, r1
 8013170:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8013172:	687b      	ldr	r3, [r7, #4]
 8013174:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013176:	f003 0301 	and.w	r3, r3, #1
 801317a:	2b00      	cmp	r3, #0
 801317c:	d00a      	beq.n	8013194 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 801317e:	687b      	ldr	r3, [r7, #4]
 8013180:	681b      	ldr	r3, [r3, #0]
 8013182:	685b      	ldr	r3, [r3, #4]
 8013184:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8013188:	687b      	ldr	r3, [r7, #4]
 801318a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801318c:	687b      	ldr	r3, [r7, #4]
 801318e:	681b      	ldr	r3, [r3, #0]
 8013190:	430a      	orrs	r2, r1
 8013192:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8013194:	687b      	ldr	r3, [r7, #4]
 8013196:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013198:	f003 0302 	and.w	r3, r3, #2
 801319c:	2b00      	cmp	r3, #0
 801319e:	d00a      	beq.n	80131b6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80131a0:	687b      	ldr	r3, [r7, #4]
 80131a2:	681b      	ldr	r3, [r3, #0]
 80131a4:	685b      	ldr	r3, [r3, #4]
 80131a6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80131aa:	687b      	ldr	r3, [r7, #4]
 80131ac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80131ae:	687b      	ldr	r3, [r7, #4]
 80131b0:	681b      	ldr	r3, [r3, #0]
 80131b2:	430a      	orrs	r2, r1
 80131b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80131b6:	687b      	ldr	r3, [r7, #4]
 80131b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80131ba:	f003 0304 	and.w	r3, r3, #4
 80131be:	2b00      	cmp	r3, #0
 80131c0:	d00a      	beq.n	80131d8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80131c2:	687b      	ldr	r3, [r7, #4]
 80131c4:	681b      	ldr	r3, [r3, #0]
 80131c6:	685b      	ldr	r3, [r3, #4]
 80131c8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80131cc:	687b      	ldr	r3, [r7, #4]
 80131ce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80131d0:	687b      	ldr	r3, [r7, #4]
 80131d2:	681b      	ldr	r3, [r3, #0]
 80131d4:	430a      	orrs	r2, r1
 80131d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80131d8:	687b      	ldr	r3, [r7, #4]
 80131da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80131dc:	f003 0310 	and.w	r3, r3, #16
 80131e0:	2b00      	cmp	r3, #0
 80131e2:	d00a      	beq.n	80131fa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80131e4:	687b      	ldr	r3, [r7, #4]
 80131e6:	681b      	ldr	r3, [r3, #0]
 80131e8:	689b      	ldr	r3, [r3, #8]
 80131ea:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80131ee:	687b      	ldr	r3, [r7, #4]
 80131f0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80131f2:	687b      	ldr	r3, [r7, #4]
 80131f4:	681b      	ldr	r3, [r3, #0]
 80131f6:	430a      	orrs	r2, r1
 80131f8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80131fa:	687b      	ldr	r3, [r7, #4]
 80131fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80131fe:	f003 0320 	and.w	r3, r3, #32
 8013202:	2b00      	cmp	r3, #0
 8013204:	d00a      	beq.n	801321c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8013206:	687b      	ldr	r3, [r7, #4]
 8013208:	681b      	ldr	r3, [r3, #0]
 801320a:	689b      	ldr	r3, [r3, #8]
 801320c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8013210:	687b      	ldr	r3, [r7, #4]
 8013212:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8013214:	687b      	ldr	r3, [r7, #4]
 8013216:	681b      	ldr	r3, [r3, #0]
 8013218:	430a      	orrs	r2, r1
 801321a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 801321c:	687b      	ldr	r3, [r7, #4]
 801321e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013220:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013224:	2b00      	cmp	r3, #0
 8013226:	d01a      	beq.n	801325e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8013228:	687b      	ldr	r3, [r7, #4]
 801322a:	681b      	ldr	r3, [r3, #0]
 801322c:	685b      	ldr	r3, [r3, #4]
 801322e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8013232:	687b      	ldr	r3, [r7, #4]
 8013234:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8013236:	687b      	ldr	r3, [r7, #4]
 8013238:	681b      	ldr	r3, [r3, #0]
 801323a:	430a      	orrs	r2, r1
 801323c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 801323e:	687b      	ldr	r3, [r7, #4]
 8013240:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013242:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8013246:	d10a      	bne.n	801325e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8013248:	687b      	ldr	r3, [r7, #4]
 801324a:	681b      	ldr	r3, [r3, #0]
 801324c:	685b      	ldr	r3, [r3, #4]
 801324e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8013252:	687b      	ldr	r3, [r7, #4]
 8013254:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8013256:	687b      	ldr	r3, [r7, #4]
 8013258:	681b      	ldr	r3, [r3, #0]
 801325a:	430a      	orrs	r2, r1
 801325c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 801325e:	687b      	ldr	r3, [r7, #4]
 8013260:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013262:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013266:	2b00      	cmp	r3, #0
 8013268:	d00a      	beq.n	8013280 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 801326a:	687b      	ldr	r3, [r7, #4]
 801326c:	681b      	ldr	r3, [r3, #0]
 801326e:	685b      	ldr	r3, [r3, #4]
 8013270:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8013274:	687b      	ldr	r3, [r7, #4]
 8013276:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8013278:	687b      	ldr	r3, [r7, #4]
 801327a:	681b      	ldr	r3, [r3, #0]
 801327c:	430a      	orrs	r2, r1
 801327e:	605a      	str	r2, [r3, #4]
  }
}
 8013280:	bf00      	nop
 8013282:	370c      	adds	r7, #12
 8013284:	46bd      	mov	sp, r7
 8013286:	f85d 7b04 	ldr.w	r7, [sp], #4
 801328a:	4770      	bx	lr

0801328c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 801328c:	b580      	push	{r7, lr}
 801328e:	b098      	sub	sp, #96	@ 0x60
 8013290:	af02      	add	r7, sp, #8
 8013292:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013294:	687b      	ldr	r3, [r7, #4]
 8013296:	2200      	movs	r2, #0
 8013298:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 801329c:	f7ef ff78 	bl	8003190 <HAL_GetTick>
 80132a0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80132a2:	687b      	ldr	r3, [r7, #4]
 80132a4:	681b      	ldr	r3, [r3, #0]
 80132a6:	681b      	ldr	r3, [r3, #0]
 80132a8:	f003 0308 	and.w	r3, r3, #8
 80132ac:	2b08      	cmp	r3, #8
 80132ae:	d12f      	bne.n	8013310 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80132b0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80132b4:	9300      	str	r3, [sp, #0]
 80132b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80132b8:	2200      	movs	r2, #0
 80132ba:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80132be:	6878      	ldr	r0, [r7, #4]
 80132c0:	f000 f88e 	bl	80133e0 <UART_WaitOnFlagUntilTimeout>
 80132c4:	4603      	mov	r3, r0
 80132c6:	2b00      	cmp	r3, #0
 80132c8:	d022      	beq.n	8013310 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80132ca:	687b      	ldr	r3, [r7, #4]
 80132cc:	681b      	ldr	r3, [r3, #0]
 80132ce:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80132d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80132d2:	e853 3f00 	ldrex	r3, [r3]
 80132d6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80132d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80132da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80132de:	653b      	str	r3, [r7, #80]	@ 0x50
 80132e0:	687b      	ldr	r3, [r7, #4]
 80132e2:	681b      	ldr	r3, [r3, #0]
 80132e4:	461a      	mov	r2, r3
 80132e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80132e8:	647b      	str	r3, [r7, #68]	@ 0x44
 80132ea:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80132ec:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80132ee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80132f0:	e841 2300 	strex	r3, r2, [r1]
 80132f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80132f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80132f8:	2b00      	cmp	r3, #0
 80132fa:	d1e6      	bne.n	80132ca <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80132fc:	687b      	ldr	r3, [r7, #4]
 80132fe:	2220      	movs	r2, #32
 8013300:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8013304:	687b      	ldr	r3, [r7, #4]
 8013306:	2200      	movs	r2, #0
 8013308:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801330c:	2303      	movs	r3, #3
 801330e:	e063      	b.n	80133d8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8013310:	687b      	ldr	r3, [r7, #4]
 8013312:	681b      	ldr	r3, [r3, #0]
 8013314:	681b      	ldr	r3, [r3, #0]
 8013316:	f003 0304 	and.w	r3, r3, #4
 801331a:	2b04      	cmp	r3, #4
 801331c:	d149      	bne.n	80133b2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801331e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8013322:	9300      	str	r3, [sp, #0]
 8013324:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013326:	2200      	movs	r2, #0
 8013328:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 801332c:	6878      	ldr	r0, [r7, #4]
 801332e:	f000 f857 	bl	80133e0 <UART_WaitOnFlagUntilTimeout>
 8013332:	4603      	mov	r3, r0
 8013334:	2b00      	cmp	r3, #0
 8013336:	d03c      	beq.n	80133b2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8013338:	687b      	ldr	r3, [r7, #4]
 801333a:	681b      	ldr	r3, [r3, #0]
 801333c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801333e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013340:	e853 3f00 	ldrex	r3, [r3]
 8013344:	623b      	str	r3, [r7, #32]
   return(result);
 8013346:	6a3b      	ldr	r3, [r7, #32]
 8013348:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801334c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801334e:	687b      	ldr	r3, [r7, #4]
 8013350:	681b      	ldr	r3, [r3, #0]
 8013352:	461a      	mov	r2, r3
 8013354:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013356:	633b      	str	r3, [r7, #48]	@ 0x30
 8013358:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801335a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801335c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801335e:	e841 2300 	strex	r3, r2, [r1]
 8013362:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8013364:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013366:	2b00      	cmp	r3, #0
 8013368:	d1e6      	bne.n	8013338 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801336a:	687b      	ldr	r3, [r7, #4]
 801336c:	681b      	ldr	r3, [r3, #0]
 801336e:	3308      	adds	r3, #8
 8013370:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013372:	693b      	ldr	r3, [r7, #16]
 8013374:	e853 3f00 	ldrex	r3, [r3]
 8013378:	60fb      	str	r3, [r7, #12]
   return(result);
 801337a:	68fb      	ldr	r3, [r7, #12]
 801337c:	f023 0301 	bic.w	r3, r3, #1
 8013380:	64bb      	str	r3, [r7, #72]	@ 0x48
 8013382:	687b      	ldr	r3, [r7, #4]
 8013384:	681b      	ldr	r3, [r3, #0]
 8013386:	3308      	adds	r3, #8
 8013388:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801338a:	61fa      	str	r2, [r7, #28]
 801338c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801338e:	69b9      	ldr	r1, [r7, #24]
 8013390:	69fa      	ldr	r2, [r7, #28]
 8013392:	e841 2300 	strex	r3, r2, [r1]
 8013396:	617b      	str	r3, [r7, #20]
   return(result);
 8013398:	697b      	ldr	r3, [r7, #20]
 801339a:	2b00      	cmp	r3, #0
 801339c:	d1e5      	bne.n	801336a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 801339e:	687b      	ldr	r3, [r7, #4]
 80133a0:	2220      	movs	r2, #32
 80133a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80133a6:	687b      	ldr	r3, [r7, #4]
 80133a8:	2200      	movs	r2, #0
 80133aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80133ae:	2303      	movs	r3, #3
 80133b0:	e012      	b.n	80133d8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80133b2:	687b      	ldr	r3, [r7, #4]
 80133b4:	2220      	movs	r2, #32
 80133b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80133ba:	687b      	ldr	r3, [r7, #4]
 80133bc:	2220      	movs	r2, #32
 80133be:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80133c2:	687b      	ldr	r3, [r7, #4]
 80133c4:	2200      	movs	r2, #0
 80133c6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80133c8:	687b      	ldr	r3, [r7, #4]
 80133ca:	2200      	movs	r2, #0
 80133cc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80133ce:	687b      	ldr	r3, [r7, #4]
 80133d0:	2200      	movs	r2, #0
 80133d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80133d6:	2300      	movs	r3, #0
}
 80133d8:	4618      	mov	r0, r3
 80133da:	3758      	adds	r7, #88	@ 0x58
 80133dc:	46bd      	mov	sp, r7
 80133de:	bd80      	pop	{r7, pc}

080133e0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80133e0:	b580      	push	{r7, lr}
 80133e2:	b084      	sub	sp, #16
 80133e4:	af00      	add	r7, sp, #0
 80133e6:	60f8      	str	r0, [r7, #12]
 80133e8:	60b9      	str	r1, [r7, #8]
 80133ea:	603b      	str	r3, [r7, #0]
 80133ec:	4613      	mov	r3, r2
 80133ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80133f0:	e04f      	b.n	8013492 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80133f2:	69bb      	ldr	r3, [r7, #24]
 80133f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80133f8:	d04b      	beq.n	8013492 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80133fa:	f7ef fec9 	bl	8003190 <HAL_GetTick>
 80133fe:	4602      	mov	r2, r0
 8013400:	683b      	ldr	r3, [r7, #0]
 8013402:	1ad3      	subs	r3, r2, r3
 8013404:	69ba      	ldr	r2, [r7, #24]
 8013406:	429a      	cmp	r2, r3
 8013408:	d302      	bcc.n	8013410 <UART_WaitOnFlagUntilTimeout+0x30>
 801340a:	69bb      	ldr	r3, [r7, #24]
 801340c:	2b00      	cmp	r3, #0
 801340e:	d101      	bne.n	8013414 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8013410:	2303      	movs	r3, #3
 8013412:	e04e      	b.n	80134b2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8013414:	68fb      	ldr	r3, [r7, #12]
 8013416:	681b      	ldr	r3, [r3, #0]
 8013418:	681b      	ldr	r3, [r3, #0]
 801341a:	f003 0304 	and.w	r3, r3, #4
 801341e:	2b00      	cmp	r3, #0
 8013420:	d037      	beq.n	8013492 <UART_WaitOnFlagUntilTimeout+0xb2>
 8013422:	68bb      	ldr	r3, [r7, #8]
 8013424:	2b80      	cmp	r3, #128	@ 0x80
 8013426:	d034      	beq.n	8013492 <UART_WaitOnFlagUntilTimeout+0xb2>
 8013428:	68bb      	ldr	r3, [r7, #8]
 801342a:	2b40      	cmp	r3, #64	@ 0x40
 801342c:	d031      	beq.n	8013492 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 801342e:	68fb      	ldr	r3, [r7, #12]
 8013430:	681b      	ldr	r3, [r3, #0]
 8013432:	69db      	ldr	r3, [r3, #28]
 8013434:	f003 0308 	and.w	r3, r3, #8
 8013438:	2b08      	cmp	r3, #8
 801343a:	d110      	bne.n	801345e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 801343c:	68fb      	ldr	r3, [r7, #12]
 801343e:	681b      	ldr	r3, [r3, #0]
 8013440:	2208      	movs	r2, #8
 8013442:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8013444:	68f8      	ldr	r0, [r7, #12]
 8013446:	f000 f921 	bl	801368c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 801344a:	68fb      	ldr	r3, [r7, #12]
 801344c:	2208      	movs	r2, #8
 801344e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8013452:	68fb      	ldr	r3, [r7, #12]
 8013454:	2200      	movs	r2, #0
 8013456:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 801345a:	2301      	movs	r3, #1
 801345c:	e029      	b.n	80134b2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 801345e:	68fb      	ldr	r3, [r7, #12]
 8013460:	681b      	ldr	r3, [r3, #0]
 8013462:	69db      	ldr	r3, [r3, #28]
 8013464:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8013468:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801346c:	d111      	bne.n	8013492 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 801346e:	68fb      	ldr	r3, [r7, #12]
 8013470:	681b      	ldr	r3, [r3, #0]
 8013472:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8013476:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8013478:	68f8      	ldr	r0, [r7, #12]
 801347a:	f000 f907 	bl	801368c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 801347e:	68fb      	ldr	r3, [r7, #12]
 8013480:	2220      	movs	r2, #32
 8013482:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8013486:	68fb      	ldr	r3, [r7, #12]
 8013488:	2200      	movs	r2, #0
 801348a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 801348e:	2303      	movs	r3, #3
 8013490:	e00f      	b.n	80134b2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8013492:	68fb      	ldr	r3, [r7, #12]
 8013494:	681b      	ldr	r3, [r3, #0]
 8013496:	69da      	ldr	r2, [r3, #28]
 8013498:	68bb      	ldr	r3, [r7, #8]
 801349a:	4013      	ands	r3, r2
 801349c:	68ba      	ldr	r2, [r7, #8]
 801349e:	429a      	cmp	r2, r3
 80134a0:	bf0c      	ite	eq
 80134a2:	2301      	moveq	r3, #1
 80134a4:	2300      	movne	r3, #0
 80134a6:	b2db      	uxtb	r3, r3
 80134a8:	461a      	mov	r2, r3
 80134aa:	79fb      	ldrb	r3, [r7, #7]
 80134ac:	429a      	cmp	r2, r3
 80134ae:	d0a0      	beq.n	80133f2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80134b0:	2300      	movs	r3, #0
}
 80134b2:	4618      	mov	r0, r3
 80134b4:	3710      	adds	r7, #16
 80134b6:	46bd      	mov	sp, r7
 80134b8:	bd80      	pop	{r7, pc}
	...

080134bc <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80134bc:	b580      	push	{r7, lr}
 80134be:	b096      	sub	sp, #88	@ 0x58
 80134c0:	af00      	add	r7, sp, #0
 80134c2:	60f8      	str	r0, [r7, #12]
 80134c4:	60b9      	str	r1, [r7, #8]
 80134c6:	4613      	mov	r3, r2
 80134c8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80134ca:	68fb      	ldr	r3, [r7, #12]
 80134cc:	68ba      	ldr	r2, [r7, #8]
 80134ce:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 80134d0:	68fb      	ldr	r3, [r7, #12]
 80134d2:	88fa      	ldrh	r2, [r7, #6]
 80134d4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80134d8:	68fb      	ldr	r3, [r7, #12]
 80134da:	2200      	movs	r2, #0
 80134dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80134e0:	68fb      	ldr	r3, [r7, #12]
 80134e2:	2222      	movs	r2, #34	@ 0x22
 80134e4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 80134e8:	68fb      	ldr	r3, [r7, #12]
 80134ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80134ee:	2b00      	cmp	r3, #0
 80134f0:	d02d      	beq.n	801354e <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80134f2:	68fb      	ldr	r3, [r7, #12]
 80134f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80134f8:	4a40      	ldr	r2, [pc, #256]	@ (80135fc <UART_Start_Receive_DMA+0x140>)
 80134fa:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80134fc:	68fb      	ldr	r3, [r7, #12]
 80134fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013502:	4a3f      	ldr	r2, [pc, #252]	@ (8013600 <UART_Start_Receive_DMA+0x144>)
 8013504:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8013506:	68fb      	ldr	r3, [r7, #12]
 8013508:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801350c:	4a3d      	ldr	r2, [pc, #244]	@ (8013604 <UART_Start_Receive_DMA+0x148>)
 801350e:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8013510:	68fb      	ldr	r3, [r7, #12]
 8013512:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013516:	2200      	movs	r2, #0
 8013518:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 801351a:	68fb      	ldr	r3, [r7, #12]
 801351c:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8013520:	68fb      	ldr	r3, [r7, #12]
 8013522:	681b      	ldr	r3, [r3, #0]
 8013524:	3324      	adds	r3, #36	@ 0x24
 8013526:	4619      	mov	r1, r3
 8013528:	68fb      	ldr	r3, [r7, #12]
 801352a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801352c:	461a      	mov	r2, r3
 801352e:	88fb      	ldrh	r3, [r7, #6]
 8013530:	f7f3 f938 	bl	80067a4 <HAL_DMA_Start_IT>
 8013534:	4603      	mov	r3, r0
 8013536:	2b00      	cmp	r3, #0
 8013538:	d009      	beq.n	801354e <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 801353a:	68fb      	ldr	r3, [r7, #12]
 801353c:	2210      	movs	r2, #16
 801353e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8013542:	68fb      	ldr	r3, [r7, #12]
 8013544:	2220      	movs	r2, #32
 8013546:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 801354a:	2301      	movs	r3, #1
 801354c:	e051      	b.n	80135f2 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 801354e:	68fb      	ldr	r3, [r7, #12]
 8013550:	691b      	ldr	r3, [r3, #16]
 8013552:	2b00      	cmp	r3, #0
 8013554:	d018      	beq.n	8013588 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8013556:	68fb      	ldr	r3, [r7, #12]
 8013558:	681b      	ldr	r3, [r3, #0]
 801355a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801355c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801355e:	e853 3f00 	ldrex	r3, [r3]
 8013562:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8013564:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013566:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801356a:	657b      	str	r3, [r7, #84]	@ 0x54
 801356c:	68fb      	ldr	r3, [r7, #12]
 801356e:	681b      	ldr	r3, [r3, #0]
 8013570:	461a      	mov	r2, r3
 8013572:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013574:	64bb      	str	r3, [r7, #72]	@ 0x48
 8013576:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013578:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 801357a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801357c:	e841 2300 	strex	r3, r2, [r1]
 8013580:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8013582:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013584:	2b00      	cmp	r3, #0
 8013586:	d1e6      	bne.n	8013556 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8013588:	68fb      	ldr	r3, [r7, #12]
 801358a:	681b      	ldr	r3, [r3, #0]
 801358c:	3308      	adds	r3, #8
 801358e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013590:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013592:	e853 3f00 	ldrex	r3, [r3]
 8013596:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8013598:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801359a:	f043 0301 	orr.w	r3, r3, #1
 801359e:	653b      	str	r3, [r7, #80]	@ 0x50
 80135a0:	68fb      	ldr	r3, [r7, #12]
 80135a2:	681b      	ldr	r3, [r3, #0]
 80135a4:	3308      	adds	r3, #8
 80135a6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80135a8:	637a      	str	r2, [r7, #52]	@ 0x34
 80135aa:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80135ac:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80135ae:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80135b0:	e841 2300 	strex	r3, r2, [r1]
 80135b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80135b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80135b8:	2b00      	cmp	r3, #0
 80135ba:	d1e5      	bne.n	8013588 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80135bc:	68fb      	ldr	r3, [r7, #12]
 80135be:	681b      	ldr	r3, [r3, #0]
 80135c0:	3308      	adds	r3, #8
 80135c2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80135c4:	697b      	ldr	r3, [r7, #20]
 80135c6:	e853 3f00 	ldrex	r3, [r3]
 80135ca:	613b      	str	r3, [r7, #16]
   return(result);
 80135cc:	693b      	ldr	r3, [r7, #16]
 80135ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80135d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80135d4:	68fb      	ldr	r3, [r7, #12]
 80135d6:	681b      	ldr	r3, [r3, #0]
 80135d8:	3308      	adds	r3, #8
 80135da:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80135dc:	623a      	str	r2, [r7, #32]
 80135de:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80135e0:	69f9      	ldr	r1, [r7, #28]
 80135e2:	6a3a      	ldr	r2, [r7, #32]
 80135e4:	e841 2300 	strex	r3, r2, [r1]
 80135e8:	61bb      	str	r3, [r7, #24]
   return(result);
 80135ea:	69bb      	ldr	r3, [r7, #24]
 80135ec:	2b00      	cmp	r3, #0
 80135ee:	d1e5      	bne.n	80135bc <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 80135f0:	2300      	movs	r3, #0
}
 80135f2:	4618      	mov	r0, r3
 80135f4:	3758      	adds	r7, #88	@ 0x58
 80135f6:	46bd      	mov	sp, r7
 80135f8:	bd80      	pop	{r7, pc}
 80135fa:	bf00      	nop
 80135fc:	0801380b 	.word	0x0801380b
 8013600:	08013933 	.word	0x08013933
 8013604:	08013971 	.word	0x08013971

08013608 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8013608:	b480      	push	{r7}
 801360a:	b08f      	sub	sp, #60	@ 0x3c
 801360c:	af00      	add	r7, sp, #0
 801360e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8013610:	687b      	ldr	r3, [r7, #4]
 8013612:	681b      	ldr	r3, [r3, #0]
 8013614:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013616:	6a3b      	ldr	r3, [r7, #32]
 8013618:	e853 3f00 	ldrex	r3, [r3]
 801361c:	61fb      	str	r3, [r7, #28]
   return(result);
 801361e:	69fb      	ldr	r3, [r7, #28]
 8013620:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8013624:	637b      	str	r3, [r7, #52]	@ 0x34
 8013626:	687b      	ldr	r3, [r7, #4]
 8013628:	681b      	ldr	r3, [r3, #0]
 801362a:	461a      	mov	r2, r3
 801362c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801362e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8013630:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013632:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8013634:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013636:	e841 2300 	strex	r3, r2, [r1]
 801363a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801363c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801363e:	2b00      	cmp	r3, #0
 8013640:	d1e6      	bne.n	8013610 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8013642:	687b      	ldr	r3, [r7, #4]
 8013644:	681b      	ldr	r3, [r3, #0]
 8013646:	3308      	adds	r3, #8
 8013648:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801364a:	68fb      	ldr	r3, [r7, #12]
 801364c:	e853 3f00 	ldrex	r3, [r3]
 8013650:	60bb      	str	r3, [r7, #8]
   return(result);
 8013652:	68bb      	ldr	r3, [r7, #8]
 8013654:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8013658:	633b      	str	r3, [r7, #48]	@ 0x30
 801365a:	687b      	ldr	r3, [r7, #4]
 801365c:	681b      	ldr	r3, [r3, #0]
 801365e:	3308      	adds	r3, #8
 8013660:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013662:	61ba      	str	r2, [r7, #24]
 8013664:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013666:	6979      	ldr	r1, [r7, #20]
 8013668:	69ba      	ldr	r2, [r7, #24]
 801366a:	e841 2300 	strex	r3, r2, [r1]
 801366e:	613b      	str	r3, [r7, #16]
   return(result);
 8013670:	693b      	ldr	r3, [r7, #16]
 8013672:	2b00      	cmp	r3, #0
 8013674:	d1e5      	bne.n	8013642 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8013676:	687b      	ldr	r3, [r7, #4]
 8013678:	2220      	movs	r2, #32
 801367a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 801367e:	bf00      	nop
 8013680:	373c      	adds	r7, #60	@ 0x3c
 8013682:	46bd      	mov	sp, r7
 8013684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013688:	4770      	bx	lr
	...

0801368c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 801368c:	b480      	push	{r7}
 801368e:	b095      	sub	sp, #84	@ 0x54
 8013690:	af00      	add	r7, sp, #0
 8013692:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8013694:	687b      	ldr	r3, [r7, #4]
 8013696:	681b      	ldr	r3, [r3, #0]
 8013698:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801369a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801369c:	e853 3f00 	ldrex	r3, [r3]
 80136a0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80136a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80136a4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80136a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80136aa:	687b      	ldr	r3, [r7, #4]
 80136ac:	681b      	ldr	r3, [r3, #0]
 80136ae:	461a      	mov	r2, r3
 80136b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80136b2:	643b      	str	r3, [r7, #64]	@ 0x40
 80136b4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80136b6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80136b8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80136ba:	e841 2300 	strex	r3, r2, [r1]
 80136be:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80136c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80136c2:	2b00      	cmp	r3, #0
 80136c4:	d1e6      	bne.n	8013694 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80136c6:	687b      	ldr	r3, [r7, #4]
 80136c8:	681b      	ldr	r3, [r3, #0]
 80136ca:	3308      	adds	r3, #8
 80136cc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80136ce:	6a3b      	ldr	r3, [r7, #32]
 80136d0:	e853 3f00 	ldrex	r3, [r3]
 80136d4:	61fb      	str	r3, [r7, #28]
   return(result);
 80136d6:	69fa      	ldr	r2, [r7, #28]
 80136d8:	4b1e      	ldr	r3, [pc, #120]	@ (8013754 <UART_EndRxTransfer+0xc8>)
 80136da:	4013      	ands	r3, r2
 80136dc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80136de:	687b      	ldr	r3, [r7, #4]
 80136e0:	681b      	ldr	r3, [r3, #0]
 80136e2:	3308      	adds	r3, #8
 80136e4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80136e6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80136e8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80136ea:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80136ec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80136ee:	e841 2300 	strex	r3, r2, [r1]
 80136f2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80136f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80136f6:	2b00      	cmp	r3, #0
 80136f8:	d1e5      	bne.n	80136c6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80136fa:	687b      	ldr	r3, [r7, #4]
 80136fc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80136fe:	2b01      	cmp	r3, #1
 8013700:	d118      	bne.n	8013734 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8013702:	687b      	ldr	r3, [r7, #4]
 8013704:	681b      	ldr	r3, [r3, #0]
 8013706:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013708:	68fb      	ldr	r3, [r7, #12]
 801370a:	e853 3f00 	ldrex	r3, [r3]
 801370e:	60bb      	str	r3, [r7, #8]
   return(result);
 8013710:	68bb      	ldr	r3, [r7, #8]
 8013712:	f023 0310 	bic.w	r3, r3, #16
 8013716:	647b      	str	r3, [r7, #68]	@ 0x44
 8013718:	687b      	ldr	r3, [r7, #4]
 801371a:	681b      	ldr	r3, [r3, #0]
 801371c:	461a      	mov	r2, r3
 801371e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013720:	61bb      	str	r3, [r7, #24]
 8013722:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013724:	6979      	ldr	r1, [r7, #20]
 8013726:	69ba      	ldr	r2, [r7, #24]
 8013728:	e841 2300 	strex	r3, r2, [r1]
 801372c:	613b      	str	r3, [r7, #16]
   return(result);
 801372e:	693b      	ldr	r3, [r7, #16]
 8013730:	2b00      	cmp	r3, #0
 8013732:	d1e6      	bne.n	8013702 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8013734:	687b      	ldr	r3, [r7, #4]
 8013736:	2220      	movs	r2, #32
 8013738:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801373c:	687b      	ldr	r3, [r7, #4]
 801373e:	2200      	movs	r2, #0
 8013740:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8013742:	687b      	ldr	r3, [r7, #4]
 8013744:	2200      	movs	r2, #0
 8013746:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8013748:	bf00      	nop
 801374a:	3754      	adds	r7, #84	@ 0x54
 801374c:	46bd      	mov	sp, r7
 801374e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013752:	4770      	bx	lr
 8013754:	effffffe 	.word	0xeffffffe

08013758 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8013758:	b580      	push	{r7, lr}
 801375a:	b090      	sub	sp, #64	@ 0x40
 801375c:	af00      	add	r7, sp, #0
 801375e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8013760:	687b      	ldr	r3, [r7, #4]
 8013762:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013764:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8013766:	687b      	ldr	r3, [r7, #4]
 8013768:	69db      	ldr	r3, [r3, #28]
 801376a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801376e:	d037      	beq.n	80137e0 <UART_DMATransmitCplt+0x88>
  {
    huart->TxXferCount = 0U;
 8013770:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013772:	2200      	movs	r2, #0
 8013774:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8013778:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801377a:	681b      	ldr	r3, [r3, #0]
 801377c:	3308      	adds	r3, #8
 801377e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013782:	e853 3f00 	ldrex	r3, [r3]
 8013786:	623b      	str	r3, [r7, #32]
   return(result);
 8013788:	6a3b      	ldr	r3, [r7, #32]
 801378a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801378e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8013790:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013792:	681b      	ldr	r3, [r3, #0]
 8013794:	3308      	adds	r3, #8
 8013796:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8013798:	633a      	str	r2, [r7, #48]	@ 0x30
 801379a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801379c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801379e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80137a0:	e841 2300 	strex	r3, r2, [r1]
 80137a4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80137a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80137a8:	2b00      	cmp	r3, #0
 80137aa:	d1e5      	bne.n	8013778 <UART_DMATransmitCplt+0x20>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80137ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80137ae:	681b      	ldr	r3, [r3, #0]
 80137b0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80137b2:	693b      	ldr	r3, [r7, #16]
 80137b4:	e853 3f00 	ldrex	r3, [r3]
 80137b8:	60fb      	str	r3, [r7, #12]
   return(result);
 80137ba:	68fb      	ldr	r3, [r7, #12]
 80137bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80137c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80137c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80137c4:	681b      	ldr	r3, [r3, #0]
 80137c6:	461a      	mov	r2, r3
 80137c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80137ca:	61fb      	str	r3, [r7, #28]
 80137cc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80137ce:	69b9      	ldr	r1, [r7, #24]
 80137d0:	69fa      	ldr	r2, [r7, #28]
 80137d2:	e841 2300 	strex	r3, r2, [r1]
 80137d6:	617b      	str	r3, [r7, #20]
   return(result);
 80137d8:	697b      	ldr	r3, [r7, #20]
 80137da:	2b00      	cmp	r3, #0
 80137dc:	d1e6      	bne.n	80137ac <UART_DMATransmitCplt+0x54>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80137de:	e002      	b.n	80137e6 <UART_DMATransmitCplt+0x8e>
    HAL_UART_TxCpltCallback(huart);
 80137e0:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80137e2:	f7fe fe07 	bl	80123f4 <HAL_UART_TxCpltCallback>
}
 80137e6:	bf00      	nop
 80137e8:	3740      	adds	r7, #64	@ 0x40
 80137ea:	46bd      	mov	sp, r7
 80137ec:	bd80      	pop	{r7, pc}

080137ee <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80137ee:	b580      	push	{r7, lr}
 80137f0:	b084      	sub	sp, #16
 80137f2:	af00      	add	r7, sp, #0
 80137f4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80137f6:	687b      	ldr	r3, [r7, #4]
 80137f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80137fa:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80137fc:	68f8      	ldr	r0, [r7, #12]
 80137fe:	f7fe fe03 	bl	8012408 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8013802:	bf00      	nop
 8013804:	3710      	adds	r7, #16
 8013806:	46bd      	mov	sp, r7
 8013808:	bd80      	pop	{r7, pc}

0801380a <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 801380a:	b580      	push	{r7, lr}
 801380c:	b09c      	sub	sp, #112	@ 0x70
 801380e:	af00      	add	r7, sp, #0
 8013810:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8013812:	687b      	ldr	r3, [r7, #4]
 8013814:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013816:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8013818:	687b      	ldr	r3, [r7, #4]
 801381a:	69db      	ldr	r3, [r3, #28]
 801381c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013820:	d071      	beq.n	8013906 <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 8013822:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8013824:	2200      	movs	r2, #0
 8013826:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801382a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801382c:	681b      	ldr	r3, [r3, #0]
 801382e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013830:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013832:	e853 3f00 	ldrex	r3, [r3]
 8013836:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8013838:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801383a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801383e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8013840:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8013842:	681b      	ldr	r3, [r3, #0]
 8013844:	461a      	mov	r2, r3
 8013846:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8013848:	65bb      	str	r3, [r7, #88]	@ 0x58
 801384a:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801384c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 801384e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8013850:	e841 2300 	strex	r3, r2, [r1]
 8013854:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8013856:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013858:	2b00      	cmp	r3, #0
 801385a:	d1e6      	bne.n	801382a <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801385c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801385e:	681b      	ldr	r3, [r3, #0]
 8013860:	3308      	adds	r3, #8
 8013862:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013864:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013866:	e853 3f00 	ldrex	r3, [r3]
 801386a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801386c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801386e:	f023 0301 	bic.w	r3, r3, #1
 8013872:	667b      	str	r3, [r7, #100]	@ 0x64
 8013874:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8013876:	681b      	ldr	r3, [r3, #0]
 8013878:	3308      	adds	r3, #8
 801387a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801387c:	647a      	str	r2, [r7, #68]	@ 0x44
 801387e:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013880:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8013882:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8013884:	e841 2300 	strex	r3, r2, [r1]
 8013888:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801388a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801388c:	2b00      	cmp	r3, #0
 801388e:	d1e5      	bne.n	801385c <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8013890:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8013892:	681b      	ldr	r3, [r3, #0]
 8013894:	3308      	adds	r3, #8
 8013896:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013898:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801389a:	e853 3f00 	ldrex	r3, [r3]
 801389e:	623b      	str	r3, [r7, #32]
   return(result);
 80138a0:	6a3b      	ldr	r3, [r7, #32]
 80138a2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80138a6:	663b      	str	r3, [r7, #96]	@ 0x60
 80138a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80138aa:	681b      	ldr	r3, [r3, #0]
 80138ac:	3308      	adds	r3, #8
 80138ae:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80138b0:	633a      	str	r2, [r7, #48]	@ 0x30
 80138b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80138b4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80138b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80138b8:	e841 2300 	strex	r3, r2, [r1]
 80138bc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80138be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80138c0:	2b00      	cmp	r3, #0
 80138c2:	d1e5      	bne.n	8013890 <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80138c4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80138c6:	2220      	movs	r2, #32
 80138c8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80138cc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80138ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80138d0:	2b01      	cmp	r3, #1
 80138d2:	d118      	bne.n	8013906 <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80138d4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80138d6:	681b      	ldr	r3, [r3, #0]
 80138d8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80138da:	693b      	ldr	r3, [r7, #16]
 80138dc:	e853 3f00 	ldrex	r3, [r3]
 80138e0:	60fb      	str	r3, [r7, #12]
   return(result);
 80138e2:	68fb      	ldr	r3, [r7, #12]
 80138e4:	f023 0310 	bic.w	r3, r3, #16
 80138e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80138ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80138ec:	681b      	ldr	r3, [r3, #0]
 80138ee:	461a      	mov	r2, r3
 80138f0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80138f2:	61fb      	str	r3, [r7, #28]
 80138f4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80138f6:	69b9      	ldr	r1, [r7, #24]
 80138f8:	69fa      	ldr	r2, [r7, #28]
 80138fa:	e841 2300 	strex	r3, r2, [r1]
 80138fe:	617b      	str	r3, [r7, #20]
   return(result);
 8013900:	697b      	ldr	r3, [r7, #20]
 8013902:	2b00      	cmp	r3, #0
 8013904:	d1e6      	bne.n	80138d4 <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8013906:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8013908:	2200      	movs	r2, #0
 801390a:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801390c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801390e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013910:	2b01      	cmp	r3, #1
 8013912:	d107      	bne.n	8013924 <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8013914:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8013916:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801391a:	4619      	mov	r1, r3
 801391c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 801391e:	f7fe fd9b 	bl	8012458 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8013922:	e002      	b.n	801392a <UART_DMAReceiveCplt+0x120>
    HAL_UART_RxCpltCallback(huart);
 8013924:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8013926:	f7fe fd79 	bl	801241c <HAL_UART_RxCpltCallback>
}
 801392a:	bf00      	nop
 801392c:	3770      	adds	r7, #112	@ 0x70
 801392e:	46bd      	mov	sp, r7
 8013930:	bd80      	pop	{r7, pc}

08013932 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8013932:	b580      	push	{r7, lr}
 8013934:	b084      	sub	sp, #16
 8013936:	af00      	add	r7, sp, #0
 8013938:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801393a:	687b      	ldr	r3, [r7, #4]
 801393c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801393e:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8013940:	68fb      	ldr	r3, [r7, #12]
 8013942:	2201      	movs	r2, #1
 8013944:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8013946:	68fb      	ldr	r3, [r7, #12]
 8013948:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801394a:	2b01      	cmp	r3, #1
 801394c:	d109      	bne.n	8013962 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 801394e:	68fb      	ldr	r3, [r7, #12]
 8013950:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8013954:	085b      	lsrs	r3, r3, #1
 8013956:	b29b      	uxth	r3, r3
 8013958:	4619      	mov	r1, r3
 801395a:	68f8      	ldr	r0, [r7, #12]
 801395c:	f7fe fd7c 	bl	8012458 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8013960:	e002      	b.n	8013968 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8013962:	68f8      	ldr	r0, [r7, #12]
 8013964:	f7fe fd64 	bl	8012430 <HAL_UART_RxHalfCpltCallback>
}
 8013968:	bf00      	nop
 801396a:	3710      	adds	r7, #16
 801396c:	46bd      	mov	sp, r7
 801396e:	bd80      	pop	{r7, pc}

08013970 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8013970:	b580      	push	{r7, lr}
 8013972:	b086      	sub	sp, #24
 8013974:	af00      	add	r7, sp, #0
 8013976:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8013978:	687b      	ldr	r3, [r7, #4]
 801397a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801397c:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 801397e:	697b      	ldr	r3, [r7, #20]
 8013980:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8013984:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8013986:	697b      	ldr	r3, [r7, #20]
 8013988:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801398c:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 801398e:	697b      	ldr	r3, [r7, #20]
 8013990:	681b      	ldr	r3, [r3, #0]
 8013992:	689b      	ldr	r3, [r3, #8]
 8013994:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013998:	2b80      	cmp	r3, #128	@ 0x80
 801399a:	d109      	bne.n	80139b0 <UART_DMAError+0x40>
 801399c:	693b      	ldr	r3, [r7, #16]
 801399e:	2b21      	cmp	r3, #33	@ 0x21
 80139a0:	d106      	bne.n	80139b0 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80139a2:	697b      	ldr	r3, [r7, #20]
 80139a4:	2200      	movs	r2, #0
 80139a6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 80139aa:	6978      	ldr	r0, [r7, #20]
 80139ac:	f7ff fe2c 	bl	8013608 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80139b0:	697b      	ldr	r3, [r7, #20]
 80139b2:	681b      	ldr	r3, [r3, #0]
 80139b4:	689b      	ldr	r3, [r3, #8]
 80139b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80139ba:	2b40      	cmp	r3, #64	@ 0x40
 80139bc:	d109      	bne.n	80139d2 <UART_DMAError+0x62>
 80139be:	68fb      	ldr	r3, [r7, #12]
 80139c0:	2b22      	cmp	r3, #34	@ 0x22
 80139c2:	d106      	bne.n	80139d2 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80139c4:	697b      	ldr	r3, [r7, #20]
 80139c6:	2200      	movs	r2, #0
 80139c8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 80139cc:	6978      	ldr	r0, [r7, #20]
 80139ce:	f7ff fe5d 	bl	801368c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80139d2:	697b      	ldr	r3, [r7, #20]
 80139d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80139d8:	f043 0210 	orr.w	r2, r3, #16
 80139dc:	697b      	ldr	r3, [r7, #20]
 80139de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80139e2:	6978      	ldr	r0, [r7, #20]
 80139e4:	f7fe fd2e 	bl	8012444 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80139e8:	bf00      	nop
 80139ea:	3718      	adds	r7, #24
 80139ec:	46bd      	mov	sp, r7
 80139ee:	bd80      	pop	{r7, pc}

080139f0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80139f0:	b580      	push	{r7, lr}
 80139f2:	b084      	sub	sp, #16
 80139f4:	af00      	add	r7, sp, #0
 80139f6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80139f8:	687b      	ldr	r3, [r7, #4]
 80139fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80139fc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80139fe:	68fb      	ldr	r3, [r7, #12]
 8013a00:	2200      	movs	r2, #0
 8013a02:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8013a06:	68f8      	ldr	r0, [r7, #12]
 8013a08:	f7fe fd1c 	bl	8012444 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8013a0c:	bf00      	nop
 8013a0e:	3710      	adds	r7, #16
 8013a10:	46bd      	mov	sp, r7
 8013a12:	bd80      	pop	{r7, pc}

08013a14 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8013a14:	b580      	push	{r7, lr}
 8013a16:	b088      	sub	sp, #32
 8013a18:	af00      	add	r7, sp, #0
 8013a1a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8013a1c:	687b      	ldr	r3, [r7, #4]
 8013a1e:	681b      	ldr	r3, [r3, #0]
 8013a20:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013a22:	68fb      	ldr	r3, [r7, #12]
 8013a24:	e853 3f00 	ldrex	r3, [r3]
 8013a28:	60bb      	str	r3, [r7, #8]
   return(result);
 8013a2a:	68bb      	ldr	r3, [r7, #8]
 8013a2c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8013a30:	61fb      	str	r3, [r7, #28]
 8013a32:	687b      	ldr	r3, [r7, #4]
 8013a34:	681b      	ldr	r3, [r3, #0]
 8013a36:	461a      	mov	r2, r3
 8013a38:	69fb      	ldr	r3, [r7, #28]
 8013a3a:	61bb      	str	r3, [r7, #24]
 8013a3c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013a3e:	6979      	ldr	r1, [r7, #20]
 8013a40:	69ba      	ldr	r2, [r7, #24]
 8013a42:	e841 2300 	strex	r3, r2, [r1]
 8013a46:	613b      	str	r3, [r7, #16]
   return(result);
 8013a48:	693b      	ldr	r3, [r7, #16]
 8013a4a:	2b00      	cmp	r3, #0
 8013a4c:	d1e6      	bne.n	8013a1c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8013a4e:	687b      	ldr	r3, [r7, #4]
 8013a50:	2220      	movs	r2, #32
 8013a52:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8013a56:	687b      	ldr	r3, [r7, #4]
 8013a58:	2200      	movs	r2, #0
 8013a5a:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8013a5c:	6878      	ldr	r0, [r7, #4]
 8013a5e:	f7fe fcc9 	bl	80123f4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8013a62:	bf00      	nop
 8013a64:	3720      	adds	r7, #32
 8013a66:	46bd      	mov	sp, r7
 8013a68:	bd80      	pop	{r7, pc}

08013a6a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8013a6a:	b480      	push	{r7}
 8013a6c:	b083      	sub	sp, #12
 8013a6e:	af00      	add	r7, sp, #0
 8013a70:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8013a72:	bf00      	nop
 8013a74:	370c      	adds	r7, #12
 8013a76:	46bd      	mov	sp, r7
 8013a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a7c:	4770      	bx	lr

08013a7e <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8013a7e:	b480      	push	{r7}
 8013a80:	b083      	sub	sp, #12
 8013a82:	af00      	add	r7, sp, #0
 8013a84:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8013a86:	bf00      	nop
 8013a88:	370c      	adds	r7, #12
 8013a8a:	46bd      	mov	sp, r7
 8013a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a90:	4770      	bx	lr

08013a92 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8013a92:	b480      	push	{r7}
 8013a94:	b083      	sub	sp, #12
 8013a96:	af00      	add	r7, sp, #0
 8013a98:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8013a9a:	bf00      	nop
 8013a9c:	370c      	adds	r7, #12
 8013a9e:	46bd      	mov	sp, r7
 8013aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013aa4:	4770      	bx	lr

08013aa6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8013aa6:	b480      	push	{r7}
 8013aa8:	b085      	sub	sp, #20
 8013aaa:	af00      	add	r7, sp, #0
 8013aac:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8013aae:	687b      	ldr	r3, [r7, #4]
 8013ab0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8013ab4:	2b01      	cmp	r3, #1
 8013ab6:	d101      	bne.n	8013abc <HAL_UARTEx_DisableFifoMode+0x16>
 8013ab8:	2302      	movs	r3, #2
 8013aba:	e027      	b.n	8013b0c <HAL_UARTEx_DisableFifoMode+0x66>
 8013abc:	687b      	ldr	r3, [r7, #4]
 8013abe:	2201      	movs	r2, #1
 8013ac0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8013ac4:	687b      	ldr	r3, [r7, #4]
 8013ac6:	2224      	movs	r2, #36	@ 0x24
 8013ac8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8013acc:	687b      	ldr	r3, [r7, #4]
 8013ace:	681b      	ldr	r3, [r3, #0]
 8013ad0:	681b      	ldr	r3, [r3, #0]
 8013ad2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8013ad4:	687b      	ldr	r3, [r7, #4]
 8013ad6:	681b      	ldr	r3, [r3, #0]
 8013ad8:	681a      	ldr	r2, [r3, #0]
 8013ada:	687b      	ldr	r3, [r7, #4]
 8013adc:	681b      	ldr	r3, [r3, #0]
 8013ade:	f022 0201 	bic.w	r2, r2, #1
 8013ae2:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8013ae4:	68fb      	ldr	r3, [r7, #12]
 8013ae6:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8013aea:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8013aec:	687b      	ldr	r3, [r7, #4]
 8013aee:	2200      	movs	r2, #0
 8013af0:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8013af2:	687b      	ldr	r3, [r7, #4]
 8013af4:	681b      	ldr	r3, [r3, #0]
 8013af6:	68fa      	ldr	r2, [r7, #12]
 8013af8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8013afa:	687b      	ldr	r3, [r7, #4]
 8013afc:	2220      	movs	r2, #32
 8013afe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8013b02:	687b      	ldr	r3, [r7, #4]
 8013b04:	2200      	movs	r2, #0
 8013b06:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8013b0a:	2300      	movs	r3, #0
}
 8013b0c:	4618      	mov	r0, r3
 8013b0e:	3714      	adds	r7, #20
 8013b10:	46bd      	mov	sp, r7
 8013b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b16:	4770      	bx	lr

08013b18 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8013b18:	b580      	push	{r7, lr}
 8013b1a:	b084      	sub	sp, #16
 8013b1c:	af00      	add	r7, sp, #0
 8013b1e:	6078      	str	r0, [r7, #4]
 8013b20:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8013b22:	687b      	ldr	r3, [r7, #4]
 8013b24:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8013b28:	2b01      	cmp	r3, #1
 8013b2a:	d101      	bne.n	8013b30 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8013b2c:	2302      	movs	r3, #2
 8013b2e:	e02d      	b.n	8013b8c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8013b30:	687b      	ldr	r3, [r7, #4]
 8013b32:	2201      	movs	r2, #1
 8013b34:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8013b38:	687b      	ldr	r3, [r7, #4]
 8013b3a:	2224      	movs	r2, #36	@ 0x24
 8013b3c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8013b40:	687b      	ldr	r3, [r7, #4]
 8013b42:	681b      	ldr	r3, [r3, #0]
 8013b44:	681b      	ldr	r3, [r3, #0]
 8013b46:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8013b48:	687b      	ldr	r3, [r7, #4]
 8013b4a:	681b      	ldr	r3, [r3, #0]
 8013b4c:	681a      	ldr	r2, [r3, #0]
 8013b4e:	687b      	ldr	r3, [r7, #4]
 8013b50:	681b      	ldr	r3, [r3, #0]
 8013b52:	f022 0201 	bic.w	r2, r2, #1
 8013b56:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8013b58:	687b      	ldr	r3, [r7, #4]
 8013b5a:	681b      	ldr	r3, [r3, #0]
 8013b5c:	689b      	ldr	r3, [r3, #8]
 8013b5e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8013b62:	687b      	ldr	r3, [r7, #4]
 8013b64:	681b      	ldr	r3, [r3, #0]
 8013b66:	683a      	ldr	r2, [r7, #0]
 8013b68:	430a      	orrs	r2, r1
 8013b6a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8013b6c:	6878      	ldr	r0, [r7, #4]
 8013b6e:	f000 f84f 	bl	8013c10 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8013b72:	687b      	ldr	r3, [r7, #4]
 8013b74:	681b      	ldr	r3, [r3, #0]
 8013b76:	68fa      	ldr	r2, [r7, #12]
 8013b78:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8013b7a:	687b      	ldr	r3, [r7, #4]
 8013b7c:	2220      	movs	r2, #32
 8013b7e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8013b82:	687b      	ldr	r3, [r7, #4]
 8013b84:	2200      	movs	r2, #0
 8013b86:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8013b8a:	2300      	movs	r3, #0
}
 8013b8c:	4618      	mov	r0, r3
 8013b8e:	3710      	adds	r7, #16
 8013b90:	46bd      	mov	sp, r7
 8013b92:	bd80      	pop	{r7, pc}

08013b94 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8013b94:	b580      	push	{r7, lr}
 8013b96:	b084      	sub	sp, #16
 8013b98:	af00      	add	r7, sp, #0
 8013b9a:	6078      	str	r0, [r7, #4]
 8013b9c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8013b9e:	687b      	ldr	r3, [r7, #4]
 8013ba0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8013ba4:	2b01      	cmp	r3, #1
 8013ba6:	d101      	bne.n	8013bac <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8013ba8:	2302      	movs	r3, #2
 8013baa:	e02d      	b.n	8013c08 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8013bac:	687b      	ldr	r3, [r7, #4]
 8013bae:	2201      	movs	r2, #1
 8013bb0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8013bb4:	687b      	ldr	r3, [r7, #4]
 8013bb6:	2224      	movs	r2, #36	@ 0x24
 8013bb8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8013bbc:	687b      	ldr	r3, [r7, #4]
 8013bbe:	681b      	ldr	r3, [r3, #0]
 8013bc0:	681b      	ldr	r3, [r3, #0]
 8013bc2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8013bc4:	687b      	ldr	r3, [r7, #4]
 8013bc6:	681b      	ldr	r3, [r3, #0]
 8013bc8:	681a      	ldr	r2, [r3, #0]
 8013bca:	687b      	ldr	r3, [r7, #4]
 8013bcc:	681b      	ldr	r3, [r3, #0]
 8013bce:	f022 0201 	bic.w	r2, r2, #1
 8013bd2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8013bd4:	687b      	ldr	r3, [r7, #4]
 8013bd6:	681b      	ldr	r3, [r3, #0]
 8013bd8:	689b      	ldr	r3, [r3, #8]
 8013bda:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8013bde:	687b      	ldr	r3, [r7, #4]
 8013be0:	681b      	ldr	r3, [r3, #0]
 8013be2:	683a      	ldr	r2, [r7, #0]
 8013be4:	430a      	orrs	r2, r1
 8013be6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8013be8:	6878      	ldr	r0, [r7, #4]
 8013bea:	f000 f811 	bl	8013c10 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8013bee:	687b      	ldr	r3, [r7, #4]
 8013bf0:	681b      	ldr	r3, [r3, #0]
 8013bf2:	68fa      	ldr	r2, [r7, #12]
 8013bf4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8013bf6:	687b      	ldr	r3, [r7, #4]
 8013bf8:	2220      	movs	r2, #32
 8013bfa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8013bfe:	687b      	ldr	r3, [r7, #4]
 8013c00:	2200      	movs	r2, #0
 8013c02:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8013c06:	2300      	movs	r3, #0
}
 8013c08:	4618      	mov	r0, r3
 8013c0a:	3710      	adds	r7, #16
 8013c0c:	46bd      	mov	sp, r7
 8013c0e:	bd80      	pop	{r7, pc}

08013c10 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8013c10:	b480      	push	{r7}
 8013c12:	b085      	sub	sp, #20
 8013c14:	af00      	add	r7, sp, #0
 8013c16:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8013c18:	687b      	ldr	r3, [r7, #4]
 8013c1a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8013c1c:	2b00      	cmp	r3, #0
 8013c1e:	d108      	bne.n	8013c32 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8013c20:	687b      	ldr	r3, [r7, #4]
 8013c22:	2201      	movs	r2, #1
 8013c24:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8013c28:	687b      	ldr	r3, [r7, #4]
 8013c2a:	2201      	movs	r2, #1
 8013c2c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8013c30:	e031      	b.n	8013c96 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8013c32:	2310      	movs	r3, #16
 8013c34:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8013c36:	2310      	movs	r3, #16
 8013c38:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8013c3a:	687b      	ldr	r3, [r7, #4]
 8013c3c:	681b      	ldr	r3, [r3, #0]
 8013c3e:	689b      	ldr	r3, [r3, #8]
 8013c40:	0e5b      	lsrs	r3, r3, #25
 8013c42:	b2db      	uxtb	r3, r3
 8013c44:	f003 0307 	and.w	r3, r3, #7
 8013c48:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8013c4a:	687b      	ldr	r3, [r7, #4]
 8013c4c:	681b      	ldr	r3, [r3, #0]
 8013c4e:	689b      	ldr	r3, [r3, #8]
 8013c50:	0f5b      	lsrs	r3, r3, #29
 8013c52:	b2db      	uxtb	r3, r3
 8013c54:	f003 0307 	and.w	r3, r3, #7
 8013c58:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8013c5a:	7bbb      	ldrb	r3, [r7, #14]
 8013c5c:	7b3a      	ldrb	r2, [r7, #12]
 8013c5e:	4911      	ldr	r1, [pc, #68]	@ (8013ca4 <UARTEx_SetNbDataToProcess+0x94>)
 8013c60:	5c8a      	ldrb	r2, [r1, r2]
 8013c62:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8013c66:	7b3a      	ldrb	r2, [r7, #12]
 8013c68:	490f      	ldr	r1, [pc, #60]	@ (8013ca8 <UARTEx_SetNbDataToProcess+0x98>)
 8013c6a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8013c6c:	fb93 f3f2 	sdiv	r3, r3, r2
 8013c70:	b29a      	uxth	r2, r3
 8013c72:	687b      	ldr	r3, [r7, #4]
 8013c74:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8013c78:	7bfb      	ldrb	r3, [r7, #15]
 8013c7a:	7b7a      	ldrb	r2, [r7, #13]
 8013c7c:	4909      	ldr	r1, [pc, #36]	@ (8013ca4 <UARTEx_SetNbDataToProcess+0x94>)
 8013c7e:	5c8a      	ldrb	r2, [r1, r2]
 8013c80:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8013c84:	7b7a      	ldrb	r2, [r7, #13]
 8013c86:	4908      	ldr	r1, [pc, #32]	@ (8013ca8 <UARTEx_SetNbDataToProcess+0x98>)
 8013c88:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8013c8a:	fb93 f3f2 	sdiv	r3, r3, r2
 8013c8e:	b29a      	uxth	r2, r3
 8013c90:	687b      	ldr	r3, [r7, #4]
 8013c92:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8013c96:	bf00      	nop
 8013c98:	3714      	adds	r7, #20
 8013c9a:	46bd      	mov	sp, r7
 8013c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ca0:	4770      	bx	lr
 8013ca2:	bf00      	nop
 8013ca4:	08019fe4 	.word	0x08019fe4
 8013ca8:	08019fec 	.word	0x08019fec

08013cac <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8013cac:	b084      	sub	sp, #16
 8013cae:	b580      	push	{r7, lr}
 8013cb0:	b084      	sub	sp, #16
 8013cb2:	af00      	add	r7, sp, #0
 8013cb4:	6078      	str	r0, [r7, #4]
 8013cb6:	f107 001c 	add.w	r0, r7, #28
 8013cba:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8013cbe:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8013cc2:	2b01      	cmp	r3, #1
 8013cc4:	d121      	bne.n	8013d0a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8013cc6:	687b      	ldr	r3, [r7, #4]
 8013cc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013cca:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8013cce:	687b      	ldr	r3, [r7, #4]
 8013cd0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8013cd2:	687b      	ldr	r3, [r7, #4]
 8013cd4:	68da      	ldr	r2, [r3, #12]
 8013cd6:	4b2c      	ldr	r3, [pc, #176]	@ (8013d88 <USB_CoreInit+0xdc>)
 8013cd8:	4013      	ands	r3, r2
 8013cda:	687a      	ldr	r2, [r7, #4]
 8013cdc:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8013cde:	687b      	ldr	r3, [r7, #4]
 8013ce0:	68db      	ldr	r3, [r3, #12]
 8013ce2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8013ce6:	687b      	ldr	r3, [r7, #4]
 8013ce8:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8013cea:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8013cee:	2b01      	cmp	r3, #1
 8013cf0:	d105      	bne.n	8013cfe <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8013cf2:	687b      	ldr	r3, [r7, #4]
 8013cf4:	68db      	ldr	r3, [r3, #12]
 8013cf6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8013cfa:	687b      	ldr	r3, [r7, #4]
 8013cfc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8013cfe:	6878      	ldr	r0, [r7, #4]
 8013d00:	f001 fafa 	bl	80152f8 <USB_CoreReset>
 8013d04:	4603      	mov	r3, r0
 8013d06:	73fb      	strb	r3, [r7, #15]
 8013d08:	e01b      	b.n	8013d42 <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8013d0a:	687b      	ldr	r3, [r7, #4]
 8013d0c:	68db      	ldr	r3, [r3, #12]
 8013d0e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8013d12:	687b      	ldr	r3, [r7, #4]
 8013d14:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8013d16:	6878      	ldr	r0, [r7, #4]
 8013d18:	f001 faee 	bl	80152f8 <USB_CoreReset>
 8013d1c:	4603      	mov	r3, r0
 8013d1e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8013d20:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8013d24:	2b00      	cmp	r3, #0
 8013d26:	d106      	bne.n	8013d36 <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8013d28:	687b      	ldr	r3, [r7, #4]
 8013d2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013d2c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8013d30:	687b      	ldr	r3, [r7, #4]
 8013d32:	639a      	str	r2, [r3, #56]	@ 0x38
 8013d34:	e005      	b.n	8013d42 <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8013d36:	687b      	ldr	r3, [r7, #4]
 8013d38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013d3a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8013d3e:	687b      	ldr	r3, [r7, #4]
 8013d40:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8013d42:	7fbb      	ldrb	r3, [r7, #30]
 8013d44:	2b01      	cmp	r3, #1
 8013d46:	d116      	bne.n	8013d76 <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8013d48:	687b      	ldr	r3, [r7, #4]
 8013d4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8013d4c:	b29a      	uxth	r2, r3
 8013d4e:	687b      	ldr	r3, [r7, #4]
 8013d50:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8013d52:	687b      	ldr	r3, [r7, #4]
 8013d54:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8013d56:	4b0d      	ldr	r3, [pc, #52]	@ (8013d8c <USB_CoreInit+0xe0>)
 8013d58:	4313      	orrs	r3, r2
 8013d5a:	687a      	ldr	r2, [r7, #4]
 8013d5c:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8013d5e:	687b      	ldr	r3, [r7, #4]
 8013d60:	689b      	ldr	r3, [r3, #8]
 8013d62:	f043 0206 	orr.w	r2, r3, #6
 8013d66:	687b      	ldr	r3, [r7, #4]
 8013d68:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8013d6a:	687b      	ldr	r3, [r7, #4]
 8013d6c:	689b      	ldr	r3, [r3, #8]
 8013d6e:	f043 0220 	orr.w	r2, r3, #32
 8013d72:	687b      	ldr	r3, [r7, #4]
 8013d74:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8013d76:	7bfb      	ldrb	r3, [r7, #15]
}
 8013d78:	4618      	mov	r0, r3
 8013d7a:	3710      	adds	r7, #16
 8013d7c:	46bd      	mov	sp, r7
 8013d7e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8013d82:	b004      	add	sp, #16
 8013d84:	4770      	bx	lr
 8013d86:	bf00      	nop
 8013d88:	ffbdffbf 	.word	0xffbdffbf
 8013d8c:	03ee0000 	.word	0x03ee0000

08013d90 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8013d90:	b480      	push	{r7}
 8013d92:	b087      	sub	sp, #28
 8013d94:	af00      	add	r7, sp, #0
 8013d96:	60f8      	str	r0, [r7, #12]
 8013d98:	60b9      	str	r1, [r7, #8]
 8013d9a:	4613      	mov	r3, r2
 8013d9c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8013d9e:	79fb      	ldrb	r3, [r7, #7]
 8013da0:	2b02      	cmp	r3, #2
 8013da2:	d165      	bne.n	8013e70 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8013da4:	68bb      	ldr	r3, [r7, #8]
 8013da6:	4a41      	ldr	r2, [pc, #260]	@ (8013eac <USB_SetTurnaroundTime+0x11c>)
 8013da8:	4293      	cmp	r3, r2
 8013daa:	d906      	bls.n	8013dba <USB_SetTurnaroundTime+0x2a>
 8013dac:	68bb      	ldr	r3, [r7, #8]
 8013dae:	4a40      	ldr	r2, [pc, #256]	@ (8013eb0 <USB_SetTurnaroundTime+0x120>)
 8013db0:	4293      	cmp	r3, r2
 8013db2:	d202      	bcs.n	8013dba <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8013db4:	230f      	movs	r3, #15
 8013db6:	617b      	str	r3, [r7, #20]
 8013db8:	e062      	b.n	8013e80 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8013dba:	68bb      	ldr	r3, [r7, #8]
 8013dbc:	4a3c      	ldr	r2, [pc, #240]	@ (8013eb0 <USB_SetTurnaroundTime+0x120>)
 8013dbe:	4293      	cmp	r3, r2
 8013dc0:	d306      	bcc.n	8013dd0 <USB_SetTurnaroundTime+0x40>
 8013dc2:	68bb      	ldr	r3, [r7, #8]
 8013dc4:	4a3b      	ldr	r2, [pc, #236]	@ (8013eb4 <USB_SetTurnaroundTime+0x124>)
 8013dc6:	4293      	cmp	r3, r2
 8013dc8:	d202      	bcs.n	8013dd0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8013dca:	230e      	movs	r3, #14
 8013dcc:	617b      	str	r3, [r7, #20]
 8013dce:	e057      	b.n	8013e80 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8013dd0:	68bb      	ldr	r3, [r7, #8]
 8013dd2:	4a38      	ldr	r2, [pc, #224]	@ (8013eb4 <USB_SetTurnaroundTime+0x124>)
 8013dd4:	4293      	cmp	r3, r2
 8013dd6:	d306      	bcc.n	8013de6 <USB_SetTurnaroundTime+0x56>
 8013dd8:	68bb      	ldr	r3, [r7, #8]
 8013dda:	4a37      	ldr	r2, [pc, #220]	@ (8013eb8 <USB_SetTurnaroundTime+0x128>)
 8013ddc:	4293      	cmp	r3, r2
 8013dde:	d202      	bcs.n	8013de6 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8013de0:	230d      	movs	r3, #13
 8013de2:	617b      	str	r3, [r7, #20]
 8013de4:	e04c      	b.n	8013e80 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8013de6:	68bb      	ldr	r3, [r7, #8]
 8013de8:	4a33      	ldr	r2, [pc, #204]	@ (8013eb8 <USB_SetTurnaroundTime+0x128>)
 8013dea:	4293      	cmp	r3, r2
 8013dec:	d306      	bcc.n	8013dfc <USB_SetTurnaroundTime+0x6c>
 8013dee:	68bb      	ldr	r3, [r7, #8]
 8013df0:	4a32      	ldr	r2, [pc, #200]	@ (8013ebc <USB_SetTurnaroundTime+0x12c>)
 8013df2:	4293      	cmp	r3, r2
 8013df4:	d802      	bhi.n	8013dfc <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8013df6:	230c      	movs	r3, #12
 8013df8:	617b      	str	r3, [r7, #20]
 8013dfa:	e041      	b.n	8013e80 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8013dfc:	68bb      	ldr	r3, [r7, #8]
 8013dfe:	4a2f      	ldr	r2, [pc, #188]	@ (8013ebc <USB_SetTurnaroundTime+0x12c>)
 8013e00:	4293      	cmp	r3, r2
 8013e02:	d906      	bls.n	8013e12 <USB_SetTurnaroundTime+0x82>
 8013e04:	68bb      	ldr	r3, [r7, #8]
 8013e06:	4a2e      	ldr	r2, [pc, #184]	@ (8013ec0 <USB_SetTurnaroundTime+0x130>)
 8013e08:	4293      	cmp	r3, r2
 8013e0a:	d802      	bhi.n	8013e12 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8013e0c:	230b      	movs	r3, #11
 8013e0e:	617b      	str	r3, [r7, #20]
 8013e10:	e036      	b.n	8013e80 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8013e12:	68bb      	ldr	r3, [r7, #8]
 8013e14:	4a2a      	ldr	r2, [pc, #168]	@ (8013ec0 <USB_SetTurnaroundTime+0x130>)
 8013e16:	4293      	cmp	r3, r2
 8013e18:	d906      	bls.n	8013e28 <USB_SetTurnaroundTime+0x98>
 8013e1a:	68bb      	ldr	r3, [r7, #8]
 8013e1c:	4a29      	ldr	r2, [pc, #164]	@ (8013ec4 <USB_SetTurnaroundTime+0x134>)
 8013e1e:	4293      	cmp	r3, r2
 8013e20:	d802      	bhi.n	8013e28 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8013e22:	230a      	movs	r3, #10
 8013e24:	617b      	str	r3, [r7, #20]
 8013e26:	e02b      	b.n	8013e80 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8013e28:	68bb      	ldr	r3, [r7, #8]
 8013e2a:	4a26      	ldr	r2, [pc, #152]	@ (8013ec4 <USB_SetTurnaroundTime+0x134>)
 8013e2c:	4293      	cmp	r3, r2
 8013e2e:	d906      	bls.n	8013e3e <USB_SetTurnaroundTime+0xae>
 8013e30:	68bb      	ldr	r3, [r7, #8]
 8013e32:	4a25      	ldr	r2, [pc, #148]	@ (8013ec8 <USB_SetTurnaroundTime+0x138>)
 8013e34:	4293      	cmp	r3, r2
 8013e36:	d202      	bcs.n	8013e3e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8013e38:	2309      	movs	r3, #9
 8013e3a:	617b      	str	r3, [r7, #20]
 8013e3c:	e020      	b.n	8013e80 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8013e3e:	68bb      	ldr	r3, [r7, #8]
 8013e40:	4a21      	ldr	r2, [pc, #132]	@ (8013ec8 <USB_SetTurnaroundTime+0x138>)
 8013e42:	4293      	cmp	r3, r2
 8013e44:	d306      	bcc.n	8013e54 <USB_SetTurnaroundTime+0xc4>
 8013e46:	68bb      	ldr	r3, [r7, #8]
 8013e48:	4a20      	ldr	r2, [pc, #128]	@ (8013ecc <USB_SetTurnaroundTime+0x13c>)
 8013e4a:	4293      	cmp	r3, r2
 8013e4c:	d802      	bhi.n	8013e54 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8013e4e:	2308      	movs	r3, #8
 8013e50:	617b      	str	r3, [r7, #20]
 8013e52:	e015      	b.n	8013e80 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8013e54:	68bb      	ldr	r3, [r7, #8]
 8013e56:	4a1d      	ldr	r2, [pc, #116]	@ (8013ecc <USB_SetTurnaroundTime+0x13c>)
 8013e58:	4293      	cmp	r3, r2
 8013e5a:	d906      	bls.n	8013e6a <USB_SetTurnaroundTime+0xda>
 8013e5c:	68bb      	ldr	r3, [r7, #8]
 8013e5e:	4a1c      	ldr	r2, [pc, #112]	@ (8013ed0 <USB_SetTurnaroundTime+0x140>)
 8013e60:	4293      	cmp	r3, r2
 8013e62:	d202      	bcs.n	8013e6a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8013e64:	2307      	movs	r3, #7
 8013e66:	617b      	str	r3, [r7, #20]
 8013e68:	e00a      	b.n	8013e80 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8013e6a:	2306      	movs	r3, #6
 8013e6c:	617b      	str	r3, [r7, #20]
 8013e6e:	e007      	b.n	8013e80 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8013e70:	79fb      	ldrb	r3, [r7, #7]
 8013e72:	2b00      	cmp	r3, #0
 8013e74:	d102      	bne.n	8013e7c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8013e76:	2309      	movs	r3, #9
 8013e78:	617b      	str	r3, [r7, #20]
 8013e7a:	e001      	b.n	8013e80 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8013e7c:	2309      	movs	r3, #9
 8013e7e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8013e80:	68fb      	ldr	r3, [r7, #12]
 8013e82:	68db      	ldr	r3, [r3, #12]
 8013e84:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8013e88:	68fb      	ldr	r3, [r7, #12]
 8013e8a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8013e8c:	68fb      	ldr	r3, [r7, #12]
 8013e8e:	68da      	ldr	r2, [r3, #12]
 8013e90:	697b      	ldr	r3, [r7, #20]
 8013e92:	029b      	lsls	r3, r3, #10
 8013e94:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8013e98:	431a      	orrs	r2, r3
 8013e9a:	68fb      	ldr	r3, [r7, #12]
 8013e9c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8013e9e:	2300      	movs	r3, #0
}
 8013ea0:	4618      	mov	r0, r3
 8013ea2:	371c      	adds	r7, #28
 8013ea4:	46bd      	mov	sp, r7
 8013ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013eaa:	4770      	bx	lr
 8013eac:	00d8acbf 	.word	0x00d8acbf
 8013eb0:	00e4e1c0 	.word	0x00e4e1c0
 8013eb4:	00f42400 	.word	0x00f42400
 8013eb8:	01067380 	.word	0x01067380
 8013ebc:	011a499f 	.word	0x011a499f
 8013ec0:	01312cff 	.word	0x01312cff
 8013ec4:	014ca43f 	.word	0x014ca43f
 8013ec8:	016e3600 	.word	0x016e3600
 8013ecc:	01a6ab1f 	.word	0x01a6ab1f
 8013ed0:	01e84800 	.word	0x01e84800

08013ed4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8013ed4:	b480      	push	{r7}
 8013ed6:	b083      	sub	sp, #12
 8013ed8:	af00      	add	r7, sp, #0
 8013eda:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8013edc:	687b      	ldr	r3, [r7, #4]
 8013ede:	689b      	ldr	r3, [r3, #8]
 8013ee0:	f043 0201 	orr.w	r2, r3, #1
 8013ee4:	687b      	ldr	r3, [r7, #4]
 8013ee6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8013ee8:	2300      	movs	r3, #0
}
 8013eea:	4618      	mov	r0, r3
 8013eec:	370c      	adds	r7, #12
 8013eee:	46bd      	mov	sp, r7
 8013ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ef4:	4770      	bx	lr

08013ef6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8013ef6:	b480      	push	{r7}
 8013ef8:	b083      	sub	sp, #12
 8013efa:	af00      	add	r7, sp, #0
 8013efc:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8013efe:	687b      	ldr	r3, [r7, #4]
 8013f00:	689b      	ldr	r3, [r3, #8]
 8013f02:	f023 0201 	bic.w	r2, r3, #1
 8013f06:	687b      	ldr	r3, [r7, #4]
 8013f08:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8013f0a:	2300      	movs	r3, #0
}
 8013f0c:	4618      	mov	r0, r3
 8013f0e:	370c      	adds	r7, #12
 8013f10:	46bd      	mov	sp, r7
 8013f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f16:	4770      	bx	lr

08013f18 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8013f18:	b580      	push	{r7, lr}
 8013f1a:	b084      	sub	sp, #16
 8013f1c:	af00      	add	r7, sp, #0
 8013f1e:	6078      	str	r0, [r7, #4]
 8013f20:	460b      	mov	r3, r1
 8013f22:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8013f24:	2300      	movs	r3, #0
 8013f26:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8013f28:	687b      	ldr	r3, [r7, #4]
 8013f2a:	68db      	ldr	r3, [r3, #12]
 8013f2c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8013f30:	687b      	ldr	r3, [r7, #4]
 8013f32:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8013f34:	78fb      	ldrb	r3, [r7, #3]
 8013f36:	2b01      	cmp	r3, #1
 8013f38:	d115      	bne.n	8013f66 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8013f3a:	687b      	ldr	r3, [r7, #4]
 8013f3c:	68db      	ldr	r3, [r3, #12]
 8013f3e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8013f42:	687b      	ldr	r3, [r7, #4]
 8013f44:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8013f46:	200a      	movs	r0, #10
 8013f48:	f7ef f92e 	bl	80031a8 <HAL_Delay>
      ms += 10U;
 8013f4c:	68fb      	ldr	r3, [r7, #12]
 8013f4e:	330a      	adds	r3, #10
 8013f50:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8013f52:	6878      	ldr	r0, [r7, #4]
 8013f54:	f001 f93f 	bl	80151d6 <USB_GetMode>
 8013f58:	4603      	mov	r3, r0
 8013f5a:	2b01      	cmp	r3, #1
 8013f5c:	d01e      	beq.n	8013f9c <USB_SetCurrentMode+0x84>
 8013f5e:	68fb      	ldr	r3, [r7, #12]
 8013f60:	2bc7      	cmp	r3, #199	@ 0xc7
 8013f62:	d9f0      	bls.n	8013f46 <USB_SetCurrentMode+0x2e>
 8013f64:	e01a      	b.n	8013f9c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8013f66:	78fb      	ldrb	r3, [r7, #3]
 8013f68:	2b00      	cmp	r3, #0
 8013f6a:	d115      	bne.n	8013f98 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8013f6c:	687b      	ldr	r3, [r7, #4]
 8013f6e:	68db      	ldr	r3, [r3, #12]
 8013f70:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8013f74:	687b      	ldr	r3, [r7, #4]
 8013f76:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8013f78:	200a      	movs	r0, #10
 8013f7a:	f7ef f915 	bl	80031a8 <HAL_Delay>
      ms += 10U;
 8013f7e:	68fb      	ldr	r3, [r7, #12]
 8013f80:	330a      	adds	r3, #10
 8013f82:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8013f84:	6878      	ldr	r0, [r7, #4]
 8013f86:	f001 f926 	bl	80151d6 <USB_GetMode>
 8013f8a:	4603      	mov	r3, r0
 8013f8c:	2b00      	cmp	r3, #0
 8013f8e:	d005      	beq.n	8013f9c <USB_SetCurrentMode+0x84>
 8013f90:	68fb      	ldr	r3, [r7, #12]
 8013f92:	2bc7      	cmp	r3, #199	@ 0xc7
 8013f94:	d9f0      	bls.n	8013f78 <USB_SetCurrentMode+0x60>
 8013f96:	e001      	b.n	8013f9c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8013f98:	2301      	movs	r3, #1
 8013f9a:	e005      	b.n	8013fa8 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8013f9c:	68fb      	ldr	r3, [r7, #12]
 8013f9e:	2bc8      	cmp	r3, #200	@ 0xc8
 8013fa0:	d101      	bne.n	8013fa6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8013fa2:	2301      	movs	r3, #1
 8013fa4:	e000      	b.n	8013fa8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8013fa6:	2300      	movs	r3, #0
}
 8013fa8:	4618      	mov	r0, r3
 8013faa:	3710      	adds	r7, #16
 8013fac:	46bd      	mov	sp, r7
 8013fae:	bd80      	pop	{r7, pc}

08013fb0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8013fb0:	b084      	sub	sp, #16
 8013fb2:	b580      	push	{r7, lr}
 8013fb4:	b086      	sub	sp, #24
 8013fb6:	af00      	add	r7, sp, #0
 8013fb8:	6078      	str	r0, [r7, #4]
 8013fba:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8013fbe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8013fc2:	2300      	movs	r3, #0
 8013fc4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013fc6:	687b      	ldr	r3, [r7, #4]
 8013fc8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8013fca:	2300      	movs	r3, #0
 8013fcc:	613b      	str	r3, [r7, #16]
 8013fce:	e009      	b.n	8013fe4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8013fd0:	687a      	ldr	r2, [r7, #4]
 8013fd2:	693b      	ldr	r3, [r7, #16]
 8013fd4:	3340      	adds	r3, #64	@ 0x40
 8013fd6:	009b      	lsls	r3, r3, #2
 8013fd8:	4413      	add	r3, r2
 8013fda:	2200      	movs	r2, #0
 8013fdc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8013fde:	693b      	ldr	r3, [r7, #16]
 8013fe0:	3301      	adds	r3, #1
 8013fe2:	613b      	str	r3, [r7, #16]
 8013fe4:	693b      	ldr	r3, [r7, #16]
 8013fe6:	2b0e      	cmp	r3, #14
 8013fe8:	d9f2      	bls.n	8013fd0 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8013fea:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8013fee:	2b00      	cmp	r3, #0
 8013ff0:	d11c      	bne.n	801402c <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8013ff2:	68fb      	ldr	r3, [r7, #12]
 8013ff4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8013ff8:	685b      	ldr	r3, [r3, #4]
 8013ffa:	68fa      	ldr	r2, [r7, #12]
 8013ffc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8014000:	f043 0302 	orr.w	r3, r3, #2
 8014004:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8014006:	687b      	ldr	r3, [r7, #4]
 8014008:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801400a:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 801400e:	687b      	ldr	r3, [r7, #4]
 8014010:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8014012:	687b      	ldr	r3, [r7, #4]
 8014014:	681b      	ldr	r3, [r3, #0]
 8014016:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 801401a:	687b      	ldr	r3, [r7, #4]
 801401c:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 801401e:	687b      	ldr	r3, [r7, #4]
 8014020:	681b      	ldr	r3, [r3, #0]
 8014022:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8014026:	687b      	ldr	r3, [r7, #4]
 8014028:	601a      	str	r2, [r3, #0]
 801402a:	e005      	b.n	8014038 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 801402c:	687b      	ldr	r3, [r7, #4]
 801402e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014030:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8014034:	687b      	ldr	r3, [r7, #4]
 8014036:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8014038:	68fb      	ldr	r3, [r7, #12]
 801403a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 801403e:	461a      	mov	r2, r3
 8014040:	2300      	movs	r3, #0
 8014042:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8014044:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8014048:	2b01      	cmp	r3, #1
 801404a:	d10d      	bne.n	8014068 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 801404c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014050:	2b00      	cmp	r3, #0
 8014052:	d104      	bne.n	801405e <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8014054:	2100      	movs	r1, #0
 8014056:	6878      	ldr	r0, [r7, #4]
 8014058:	f000 f968 	bl	801432c <USB_SetDevSpeed>
 801405c:	e008      	b.n	8014070 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 801405e:	2101      	movs	r1, #1
 8014060:	6878      	ldr	r0, [r7, #4]
 8014062:	f000 f963 	bl	801432c <USB_SetDevSpeed>
 8014066:	e003      	b.n	8014070 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8014068:	2103      	movs	r1, #3
 801406a:	6878      	ldr	r0, [r7, #4]
 801406c:	f000 f95e 	bl	801432c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8014070:	2110      	movs	r1, #16
 8014072:	6878      	ldr	r0, [r7, #4]
 8014074:	f000 f8fa 	bl	801426c <USB_FlushTxFifo>
 8014078:	4603      	mov	r3, r0
 801407a:	2b00      	cmp	r3, #0
 801407c:	d001      	beq.n	8014082 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 801407e:	2301      	movs	r3, #1
 8014080:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8014082:	6878      	ldr	r0, [r7, #4]
 8014084:	f000 f924 	bl	80142d0 <USB_FlushRxFifo>
 8014088:	4603      	mov	r3, r0
 801408a:	2b00      	cmp	r3, #0
 801408c:	d001      	beq.n	8014092 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 801408e:	2301      	movs	r3, #1
 8014090:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8014092:	68fb      	ldr	r3, [r7, #12]
 8014094:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014098:	461a      	mov	r2, r3
 801409a:	2300      	movs	r3, #0
 801409c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 801409e:	68fb      	ldr	r3, [r7, #12]
 80140a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80140a4:	461a      	mov	r2, r3
 80140a6:	2300      	movs	r3, #0
 80140a8:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80140aa:	68fb      	ldr	r3, [r7, #12]
 80140ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80140b0:	461a      	mov	r2, r3
 80140b2:	2300      	movs	r3, #0
 80140b4:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80140b6:	2300      	movs	r3, #0
 80140b8:	613b      	str	r3, [r7, #16]
 80140ba:	e043      	b.n	8014144 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80140bc:	693b      	ldr	r3, [r7, #16]
 80140be:	015a      	lsls	r2, r3, #5
 80140c0:	68fb      	ldr	r3, [r7, #12]
 80140c2:	4413      	add	r3, r2
 80140c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80140c8:	681b      	ldr	r3, [r3, #0]
 80140ca:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80140ce:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80140d2:	d118      	bne.n	8014106 <USB_DevInit+0x156>
    {
      if (i == 0U)
 80140d4:	693b      	ldr	r3, [r7, #16]
 80140d6:	2b00      	cmp	r3, #0
 80140d8:	d10a      	bne.n	80140f0 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80140da:	693b      	ldr	r3, [r7, #16]
 80140dc:	015a      	lsls	r2, r3, #5
 80140de:	68fb      	ldr	r3, [r7, #12]
 80140e0:	4413      	add	r3, r2
 80140e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80140e6:	461a      	mov	r2, r3
 80140e8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80140ec:	6013      	str	r3, [r2, #0]
 80140ee:	e013      	b.n	8014118 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80140f0:	693b      	ldr	r3, [r7, #16]
 80140f2:	015a      	lsls	r2, r3, #5
 80140f4:	68fb      	ldr	r3, [r7, #12]
 80140f6:	4413      	add	r3, r2
 80140f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80140fc:	461a      	mov	r2, r3
 80140fe:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8014102:	6013      	str	r3, [r2, #0]
 8014104:	e008      	b.n	8014118 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8014106:	693b      	ldr	r3, [r7, #16]
 8014108:	015a      	lsls	r2, r3, #5
 801410a:	68fb      	ldr	r3, [r7, #12]
 801410c:	4413      	add	r3, r2
 801410e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014112:	461a      	mov	r2, r3
 8014114:	2300      	movs	r3, #0
 8014116:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8014118:	693b      	ldr	r3, [r7, #16]
 801411a:	015a      	lsls	r2, r3, #5
 801411c:	68fb      	ldr	r3, [r7, #12]
 801411e:	4413      	add	r3, r2
 8014120:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014124:	461a      	mov	r2, r3
 8014126:	2300      	movs	r3, #0
 8014128:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 801412a:	693b      	ldr	r3, [r7, #16]
 801412c:	015a      	lsls	r2, r3, #5
 801412e:	68fb      	ldr	r3, [r7, #12]
 8014130:	4413      	add	r3, r2
 8014132:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014136:	461a      	mov	r2, r3
 8014138:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 801413c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 801413e:	693b      	ldr	r3, [r7, #16]
 8014140:	3301      	adds	r3, #1
 8014142:	613b      	str	r3, [r7, #16]
 8014144:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8014148:	461a      	mov	r2, r3
 801414a:	693b      	ldr	r3, [r7, #16]
 801414c:	4293      	cmp	r3, r2
 801414e:	d3b5      	bcc.n	80140bc <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8014150:	2300      	movs	r3, #0
 8014152:	613b      	str	r3, [r7, #16]
 8014154:	e043      	b.n	80141de <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8014156:	693b      	ldr	r3, [r7, #16]
 8014158:	015a      	lsls	r2, r3, #5
 801415a:	68fb      	ldr	r3, [r7, #12]
 801415c:	4413      	add	r3, r2
 801415e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014162:	681b      	ldr	r3, [r3, #0]
 8014164:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014168:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801416c:	d118      	bne.n	80141a0 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 801416e:	693b      	ldr	r3, [r7, #16]
 8014170:	2b00      	cmp	r3, #0
 8014172:	d10a      	bne.n	801418a <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8014174:	693b      	ldr	r3, [r7, #16]
 8014176:	015a      	lsls	r2, r3, #5
 8014178:	68fb      	ldr	r3, [r7, #12]
 801417a:	4413      	add	r3, r2
 801417c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014180:	461a      	mov	r2, r3
 8014182:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8014186:	6013      	str	r3, [r2, #0]
 8014188:	e013      	b.n	80141b2 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 801418a:	693b      	ldr	r3, [r7, #16]
 801418c:	015a      	lsls	r2, r3, #5
 801418e:	68fb      	ldr	r3, [r7, #12]
 8014190:	4413      	add	r3, r2
 8014192:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014196:	461a      	mov	r2, r3
 8014198:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 801419c:	6013      	str	r3, [r2, #0]
 801419e:	e008      	b.n	80141b2 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80141a0:	693b      	ldr	r3, [r7, #16]
 80141a2:	015a      	lsls	r2, r3, #5
 80141a4:	68fb      	ldr	r3, [r7, #12]
 80141a6:	4413      	add	r3, r2
 80141a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80141ac:	461a      	mov	r2, r3
 80141ae:	2300      	movs	r3, #0
 80141b0:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80141b2:	693b      	ldr	r3, [r7, #16]
 80141b4:	015a      	lsls	r2, r3, #5
 80141b6:	68fb      	ldr	r3, [r7, #12]
 80141b8:	4413      	add	r3, r2
 80141ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80141be:	461a      	mov	r2, r3
 80141c0:	2300      	movs	r3, #0
 80141c2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80141c4:	693b      	ldr	r3, [r7, #16]
 80141c6:	015a      	lsls	r2, r3, #5
 80141c8:	68fb      	ldr	r3, [r7, #12]
 80141ca:	4413      	add	r3, r2
 80141cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80141d0:	461a      	mov	r2, r3
 80141d2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80141d6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80141d8:	693b      	ldr	r3, [r7, #16]
 80141da:	3301      	adds	r3, #1
 80141dc:	613b      	str	r3, [r7, #16]
 80141de:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80141e2:	461a      	mov	r2, r3
 80141e4:	693b      	ldr	r3, [r7, #16]
 80141e6:	4293      	cmp	r3, r2
 80141e8:	d3b5      	bcc.n	8014156 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80141ea:	68fb      	ldr	r3, [r7, #12]
 80141ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80141f0:	691b      	ldr	r3, [r3, #16]
 80141f2:	68fa      	ldr	r2, [r7, #12]
 80141f4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80141f8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80141fc:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80141fe:	687b      	ldr	r3, [r7, #4]
 8014200:	2200      	movs	r2, #0
 8014202:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8014204:	687b      	ldr	r3, [r7, #4]
 8014206:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 801420a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 801420c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8014210:	2b00      	cmp	r3, #0
 8014212:	d105      	bne.n	8014220 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8014214:	687b      	ldr	r3, [r7, #4]
 8014216:	699b      	ldr	r3, [r3, #24]
 8014218:	f043 0210 	orr.w	r2, r3, #16
 801421c:	687b      	ldr	r3, [r7, #4]
 801421e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8014220:	687b      	ldr	r3, [r7, #4]
 8014222:	699a      	ldr	r2, [r3, #24]
 8014224:	4b0f      	ldr	r3, [pc, #60]	@ (8014264 <USB_DevInit+0x2b4>)
 8014226:	4313      	orrs	r3, r2
 8014228:	687a      	ldr	r2, [r7, #4]
 801422a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 801422c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8014230:	2b00      	cmp	r3, #0
 8014232:	d005      	beq.n	8014240 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8014234:	687b      	ldr	r3, [r7, #4]
 8014236:	699b      	ldr	r3, [r3, #24]
 8014238:	f043 0208 	orr.w	r2, r3, #8
 801423c:	687b      	ldr	r3, [r7, #4]
 801423e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8014240:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8014244:	2b01      	cmp	r3, #1
 8014246:	d105      	bne.n	8014254 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8014248:	687b      	ldr	r3, [r7, #4]
 801424a:	699a      	ldr	r2, [r3, #24]
 801424c:	4b06      	ldr	r3, [pc, #24]	@ (8014268 <USB_DevInit+0x2b8>)
 801424e:	4313      	orrs	r3, r2
 8014250:	687a      	ldr	r2, [r7, #4]
 8014252:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8014254:	7dfb      	ldrb	r3, [r7, #23]
}
 8014256:	4618      	mov	r0, r3
 8014258:	3718      	adds	r7, #24
 801425a:	46bd      	mov	sp, r7
 801425c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8014260:	b004      	add	sp, #16
 8014262:	4770      	bx	lr
 8014264:	803c3800 	.word	0x803c3800
 8014268:	40000004 	.word	0x40000004

0801426c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 801426c:	b480      	push	{r7}
 801426e:	b085      	sub	sp, #20
 8014270:	af00      	add	r7, sp, #0
 8014272:	6078      	str	r0, [r7, #4]
 8014274:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8014276:	2300      	movs	r3, #0
 8014278:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 801427a:	68fb      	ldr	r3, [r7, #12]
 801427c:	3301      	adds	r3, #1
 801427e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8014280:	68fb      	ldr	r3, [r7, #12]
 8014282:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8014286:	d901      	bls.n	801428c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8014288:	2303      	movs	r3, #3
 801428a:	e01b      	b.n	80142c4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801428c:	687b      	ldr	r3, [r7, #4]
 801428e:	691b      	ldr	r3, [r3, #16]
 8014290:	2b00      	cmp	r3, #0
 8014292:	daf2      	bge.n	801427a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8014294:	2300      	movs	r3, #0
 8014296:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8014298:	683b      	ldr	r3, [r7, #0]
 801429a:	019b      	lsls	r3, r3, #6
 801429c:	f043 0220 	orr.w	r2, r3, #32
 80142a0:	687b      	ldr	r3, [r7, #4]
 80142a2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80142a4:	68fb      	ldr	r3, [r7, #12]
 80142a6:	3301      	adds	r3, #1
 80142a8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80142aa:	68fb      	ldr	r3, [r7, #12]
 80142ac:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80142b0:	d901      	bls.n	80142b6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80142b2:	2303      	movs	r3, #3
 80142b4:	e006      	b.n	80142c4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80142b6:	687b      	ldr	r3, [r7, #4]
 80142b8:	691b      	ldr	r3, [r3, #16]
 80142ba:	f003 0320 	and.w	r3, r3, #32
 80142be:	2b20      	cmp	r3, #32
 80142c0:	d0f0      	beq.n	80142a4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80142c2:	2300      	movs	r3, #0
}
 80142c4:	4618      	mov	r0, r3
 80142c6:	3714      	adds	r7, #20
 80142c8:	46bd      	mov	sp, r7
 80142ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142ce:	4770      	bx	lr

080142d0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80142d0:	b480      	push	{r7}
 80142d2:	b085      	sub	sp, #20
 80142d4:	af00      	add	r7, sp, #0
 80142d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80142d8:	2300      	movs	r3, #0
 80142da:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80142dc:	68fb      	ldr	r3, [r7, #12]
 80142de:	3301      	adds	r3, #1
 80142e0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80142e2:	68fb      	ldr	r3, [r7, #12]
 80142e4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80142e8:	d901      	bls.n	80142ee <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80142ea:	2303      	movs	r3, #3
 80142ec:	e018      	b.n	8014320 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80142ee:	687b      	ldr	r3, [r7, #4]
 80142f0:	691b      	ldr	r3, [r3, #16]
 80142f2:	2b00      	cmp	r3, #0
 80142f4:	daf2      	bge.n	80142dc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80142f6:	2300      	movs	r3, #0
 80142f8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80142fa:	687b      	ldr	r3, [r7, #4]
 80142fc:	2210      	movs	r2, #16
 80142fe:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8014300:	68fb      	ldr	r3, [r7, #12]
 8014302:	3301      	adds	r3, #1
 8014304:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8014306:	68fb      	ldr	r3, [r7, #12]
 8014308:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801430c:	d901      	bls.n	8014312 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 801430e:	2303      	movs	r3, #3
 8014310:	e006      	b.n	8014320 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8014312:	687b      	ldr	r3, [r7, #4]
 8014314:	691b      	ldr	r3, [r3, #16]
 8014316:	f003 0310 	and.w	r3, r3, #16
 801431a:	2b10      	cmp	r3, #16
 801431c:	d0f0      	beq.n	8014300 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 801431e:	2300      	movs	r3, #0
}
 8014320:	4618      	mov	r0, r3
 8014322:	3714      	adds	r7, #20
 8014324:	46bd      	mov	sp, r7
 8014326:	f85d 7b04 	ldr.w	r7, [sp], #4
 801432a:	4770      	bx	lr

0801432c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 801432c:	b480      	push	{r7}
 801432e:	b085      	sub	sp, #20
 8014330:	af00      	add	r7, sp, #0
 8014332:	6078      	str	r0, [r7, #4]
 8014334:	460b      	mov	r3, r1
 8014336:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014338:	687b      	ldr	r3, [r7, #4]
 801433a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 801433c:	68fb      	ldr	r3, [r7, #12]
 801433e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014342:	681a      	ldr	r2, [r3, #0]
 8014344:	78fb      	ldrb	r3, [r7, #3]
 8014346:	68f9      	ldr	r1, [r7, #12]
 8014348:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801434c:	4313      	orrs	r3, r2
 801434e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8014350:	2300      	movs	r3, #0
}
 8014352:	4618      	mov	r0, r3
 8014354:	3714      	adds	r7, #20
 8014356:	46bd      	mov	sp, r7
 8014358:	f85d 7b04 	ldr.w	r7, [sp], #4
 801435c:	4770      	bx	lr

0801435e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 801435e:	b480      	push	{r7}
 8014360:	b087      	sub	sp, #28
 8014362:	af00      	add	r7, sp, #0
 8014364:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014366:	687b      	ldr	r3, [r7, #4]
 8014368:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 801436a:	693b      	ldr	r3, [r7, #16]
 801436c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014370:	689b      	ldr	r3, [r3, #8]
 8014372:	f003 0306 	and.w	r3, r3, #6
 8014376:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8014378:	68fb      	ldr	r3, [r7, #12]
 801437a:	2b00      	cmp	r3, #0
 801437c:	d102      	bne.n	8014384 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 801437e:	2300      	movs	r3, #0
 8014380:	75fb      	strb	r3, [r7, #23]
 8014382:	e00a      	b.n	801439a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8014384:	68fb      	ldr	r3, [r7, #12]
 8014386:	2b02      	cmp	r3, #2
 8014388:	d002      	beq.n	8014390 <USB_GetDevSpeed+0x32>
 801438a:	68fb      	ldr	r3, [r7, #12]
 801438c:	2b06      	cmp	r3, #6
 801438e:	d102      	bne.n	8014396 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8014390:	2302      	movs	r3, #2
 8014392:	75fb      	strb	r3, [r7, #23]
 8014394:	e001      	b.n	801439a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8014396:	230f      	movs	r3, #15
 8014398:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 801439a:	7dfb      	ldrb	r3, [r7, #23]
}
 801439c:	4618      	mov	r0, r3
 801439e:	371c      	adds	r7, #28
 80143a0:	46bd      	mov	sp, r7
 80143a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80143a6:	4770      	bx	lr

080143a8 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80143a8:	b480      	push	{r7}
 80143aa:	b085      	sub	sp, #20
 80143ac:	af00      	add	r7, sp, #0
 80143ae:	6078      	str	r0, [r7, #4]
 80143b0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80143b2:	687b      	ldr	r3, [r7, #4]
 80143b4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80143b6:	683b      	ldr	r3, [r7, #0]
 80143b8:	781b      	ldrb	r3, [r3, #0]
 80143ba:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80143bc:	683b      	ldr	r3, [r7, #0]
 80143be:	785b      	ldrb	r3, [r3, #1]
 80143c0:	2b01      	cmp	r3, #1
 80143c2:	d139      	bne.n	8014438 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80143c4:	68fb      	ldr	r3, [r7, #12]
 80143c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80143ca:	69da      	ldr	r2, [r3, #28]
 80143cc:	683b      	ldr	r3, [r7, #0]
 80143ce:	781b      	ldrb	r3, [r3, #0]
 80143d0:	f003 030f 	and.w	r3, r3, #15
 80143d4:	2101      	movs	r1, #1
 80143d6:	fa01 f303 	lsl.w	r3, r1, r3
 80143da:	b29b      	uxth	r3, r3
 80143dc:	68f9      	ldr	r1, [r7, #12]
 80143de:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80143e2:	4313      	orrs	r3, r2
 80143e4:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80143e6:	68bb      	ldr	r3, [r7, #8]
 80143e8:	015a      	lsls	r2, r3, #5
 80143ea:	68fb      	ldr	r3, [r7, #12]
 80143ec:	4413      	add	r3, r2
 80143ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80143f2:	681b      	ldr	r3, [r3, #0]
 80143f4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80143f8:	2b00      	cmp	r3, #0
 80143fa:	d153      	bne.n	80144a4 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80143fc:	68bb      	ldr	r3, [r7, #8]
 80143fe:	015a      	lsls	r2, r3, #5
 8014400:	68fb      	ldr	r3, [r7, #12]
 8014402:	4413      	add	r3, r2
 8014404:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014408:	681a      	ldr	r2, [r3, #0]
 801440a:	683b      	ldr	r3, [r7, #0]
 801440c:	689b      	ldr	r3, [r3, #8]
 801440e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8014412:	683b      	ldr	r3, [r7, #0]
 8014414:	791b      	ldrb	r3, [r3, #4]
 8014416:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8014418:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 801441a:	68bb      	ldr	r3, [r7, #8]
 801441c:	059b      	lsls	r3, r3, #22
 801441e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8014420:	431a      	orrs	r2, r3
 8014422:	68bb      	ldr	r3, [r7, #8]
 8014424:	0159      	lsls	r1, r3, #5
 8014426:	68fb      	ldr	r3, [r7, #12]
 8014428:	440b      	add	r3, r1
 801442a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801442e:	4619      	mov	r1, r3
 8014430:	4b20      	ldr	r3, [pc, #128]	@ (80144b4 <USB_ActivateEndpoint+0x10c>)
 8014432:	4313      	orrs	r3, r2
 8014434:	600b      	str	r3, [r1, #0]
 8014436:	e035      	b.n	80144a4 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8014438:	68fb      	ldr	r3, [r7, #12]
 801443a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801443e:	69da      	ldr	r2, [r3, #28]
 8014440:	683b      	ldr	r3, [r7, #0]
 8014442:	781b      	ldrb	r3, [r3, #0]
 8014444:	f003 030f 	and.w	r3, r3, #15
 8014448:	2101      	movs	r1, #1
 801444a:	fa01 f303 	lsl.w	r3, r1, r3
 801444e:	041b      	lsls	r3, r3, #16
 8014450:	68f9      	ldr	r1, [r7, #12]
 8014452:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014456:	4313      	orrs	r3, r2
 8014458:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 801445a:	68bb      	ldr	r3, [r7, #8]
 801445c:	015a      	lsls	r2, r3, #5
 801445e:	68fb      	ldr	r3, [r7, #12]
 8014460:	4413      	add	r3, r2
 8014462:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014466:	681b      	ldr	r3, [r3, #0]
 8014468:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 801446c:	2b00      	cmp	r3, #0
 801446e:	d119      	bne.n	80144a4 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8014470:	68bb      	ldr	r3, [r7, #8]
 8014472:	015a      	lsls	r2, r3, #5
 8014474:	68fb      	ldr	r3, [r7, #12]
 8014476:	4413      	add	r3, r2
 8014478:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801447c:	681a      	ldr	r2, [r3, #0]
 801447e:	683b      	ldr	r3, [r7, #0]
 8014480:	689b      	ldr	r3, [r3, #8]
 8014482:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8014486:	683b      	ldr	r3, [r7, #0]
 8014488:	791b      	ldrb	r3, [r3, #4]
 801448a:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 801448c:	430b      	orrs	r3, r1
 801448e:	431a      	orrs	r2, r3
 8014490:	68bb      	ldr	r3, [r7, #8]
 8014492:	0159      	lsls	r1, r3, #5
 8014494:	68fb      	ldr	r3, [r7, #12]
 8014496:	440b      	add	r3, r1
 8014498:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801449c:	4619      	mov	r1, r3
 801449e:	4b05      	ldr	r3, [pc, #20]	@ (80144b4 <USB_ActivateEndpoint+0x10c>)
 80144a0:	4313      	orrs	r3, r2
 80144a2:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80144a4:	2300      	movs	r3, #0
}
 80144a6:	4618      	mov	r0, r3
 80144a8:	3714      	adds	r7, #20
 80144aa:	46bd      	mov	sp, r7
 80144ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80144b0:	4770      	bx	lr
 80144b2:	bf00      	nop
 80144b4:	10008000 	.word	0x10008000

080144b8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80144b8:	b480      	push	{r7}
 80144ba:	b085      	sub	sp, #20
 80144bc:	af00      	add	r7, sp, #0
 80144be:	6078      	str	r0, [r7, #4]
 80144c0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80144c2:	687b      	ldr	r3, [r7, #4]
 80144c4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80144c6:	683b      	ldr	r3, [r7, #0]
 80144c8:	781b      	ldrb	r3, [r3, #0]
 80144ca:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80144cc:	683b      	ldr	r3, [r7, #0]
 80144ce:	785b      	ldrb	r3, [r3, #1]
 80144d0:	2b01      	cmp	r3, #1
 80144d2:	d161      	bne.n	8014598 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80144d4:	68bb      	ldr	r3, [r7, #8]
 80144d6:	015a      	lsls	r2, r3, #5
 80144d8:	68fb      	ldr	r3, [r7, #12]
 80144da:	4413      	add	r3, r2
 80144dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80144e0:	681b      	ldr	r3, [r3, #0]
 80144e2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80144e6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80144ea:	d11f      	bne.n	801452c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80144ec:	68bb      	ldr	r3, [r7, #8]
 80144ee:	015a      	lsls	r2, r3, #5
 80144f0:	68fb      	ldr	r3, [r7, #12]
 80144f2:	4413      	add	r3, r2
 80144f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80144f8:	681b      	ldr	r3, [r3, #0]
 80144fa:	68ba      	ldr	r2, [r7, #8]
 80144fc:	0151      	lsls	r1, r2, #5
 80144fe:	68fa      	ldr	r2, [r7, #12]
 8014500:	440a      	add	r2, r1
 8014502:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014506:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 801450a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 801450c:	68bb      	ldr	r3, [r7, #8]
 801450e:	015a      	lsls	r2, r3, #5
 8014510:	68fb      	ldr	r3, [r7, #12]
 8014512:	4413      	add	r3, r2
 8014514:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014518:	681b      	ldr	r3, [r3, #0]
 801451a:	68ba      	ldr	r2, [r7, #8]
 801451c:	0151      	lsls	r1, r2, #5
 801451e:	68fa      	ldr	r2, [r7, #12]
 8014520:	440a      	add	r2, r1
 8014522:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014526:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801452a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 801452c:	68fb      	ldr	r3, [r7, #12]
 801452e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014532:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8014534:	683b      	ldr	r3, [r7, #0]
 8014536:	781b      	ldrb	r3, [r3, #0]
 8014538:	f003 030f 	and.w	r3, r3, #15
 801453c:	2101      	movs	r1, #1
 801453e:	fa01 f303 	lsl.w	r3, r1, r3
 8014542:	b29b      	uxth	r3, r3
 8014544:	43db      	mvns	r3, r3
 8014546:	68f9      	ldr	r1, [r7, #12]
 8014548:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801454c:	4013      	ands	r3, r2
 801454e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8014550:	68fb      	ldr	r3, [r7, #12]
 8014552:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014556:	69da      	ldr	r2, [r3, #28]
 8014558:	683b      	ldr	r3, [r7, #0]
 801455a:	781b      	ldrb	r3, [r3, #0]
 801455c:	f003 030f 	and.w	r3, r3, #15
 8014560:	2101      	movs	r1, #1
 8014562:	fa01 f303 	lsl.w	r3, r1, r3
 8014566:	b29b      	uxth	r3, r3
 8014568:	43db      	mvns	r3, r3
 801456a:	68f9      	ldr	r1, [r7, #12]
 801456c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014570:	4013      	ands	r3, r2
 8014572:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8014574:	68bb      	ldr	r3, [r7, #8]
 8014576:	015a      	lsls	r2, r3, #5
 8014578:	68fb      	ldr	r3, [r7, #12]
 801457a:	4413      	add	r3, r2
 801457c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014580:	681a      	ldr	r2, [r3, #0]
 8014582:	68bb      	ldr	r3, [r7, #8]
 8014584:	0159      	lsls	r1, r3, #5
 8014586:	68fb      	ldr	r3, [r7, #12]
 8014588:	440b      	add	r3, r1
 801458a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801458e:	4619      	mov	r1, r3
 8014590:	4b35      	ldr	r3, [pc, #212]	@ (8014668 <USB_DeactivateEndpoint+0x1b0>)
 8014592:	4013      	ands	r3, r2
 8014594:	600b      	str	r3, [r1, #0]
 8014596:	e060      	b.n	801465a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8014598:	68bb      	ldr	r3, [r7, #8]
 801459a:	015a      	lsls	r2, r3, #5
 801459c:	68fb      	ldr	r3, [r7, #12]
 801459e:	4413      	add	r3, r2
 80145a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80145a4:	681b      	ldr	r3, [r3, #0]
 80145a6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80145aa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80145ae:	d11f      	bne.n	80145f0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80145b0:	68bb      	ldr	r3, [r7, #8]
 80145b2:	015a      	lsls	r2, r3, #5
 80145b4:	68fb      	ldr	r3, [r7, #12]
 80145b6:	4413      	add	r3, r2
 80145b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80145bc:	681b      	ldr	r3, [r3, #0]
 80145be:	68ba      	ldr	r2, [r7, #8]
 80145c0:	0151      	lsls	r1, r2, #5
 80145c2:	68fa      	ldr	r2, [r7, #12]
 80145c4:	440a      	add	r2, r1
 80145c6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80145ca:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80145ce:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80145d0:	68bb      	ldr	r3, [r7, #8]
 80145d2:	015a      	lsls	r2, r3, #5
 80145d4:	68fb      	ldr	r3, [r7, #12]
 80145d6:	4413      	add	r3, r2
 80145d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80145dc:	681b      	ldr	r3, [r3, #0]
 80145de:	68ba      	ldr	r2, [r7, #8]
 80145e0:	0151      	lsls	r1, r2, #5
 80145e2:	68fa      	ldr	r2, [r7, #12]
 80145e4:	440a      	add	r2, r1
 80145e6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80145ea:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80145ee:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80145f0:	68fb      	ldr	r3, [r7, #12]
 80145f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80145f6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80145f8:	683b      	ldr	r3, [r7, #0]
 80145fa:	781b      	ldrb	r3, [r3, #0]
 80145fc:	f003 030f 	and.w	r3, r3, #15
 8014600:	2101      	movs	r1, #1
 8014602:	fa01 f303 	lsl.w	r3, r1, r3
 8014606:	041b      	lsls	r3, r3, #16
 8014608:	43db      	mvns	r3, r3
 801460a:	68f9      	ldr	r1, [r7, #12]
 801460c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014610:	4013      	ands	r3, r2
 8014612:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8014614:	68fb      	ldr	r3, [r7, #12]
 8014616:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801461a:	69da      	ldr	r2, [r3, #28]
 801461c:	683b      	ldr	r3, [r7, #0]
 801461e:	781b      	ldrb	r3, [r3, #0]
 8014620:	f003 030f 	and.w	r3, r3, #15
 8014624:	2101      	movs	r1, #1
 8014626:	fa01 f303 	lsl.w	r3, r1, r3
 801462a:	041b      	lsls	r3, r3, #16
 801462c:	43db      	mvns	r3, r3
 801462e:	68f9      	ldr	r1, [r7, #12]
 8014630:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014634:	4013      	ands	r3, r2
 8014636:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8014638:	68bb      	ldr	r3, [r7, #8]
 801463a:	015a      	lsls	r2, r3, #5
 801463c:	68fb      	ldr	r3, [r7, #12]
 801463e:	4413      	add	r3, r2
 8014640:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014644:	681a      	ldr	r2, [r3, #0]
 8014646:	68bb      	ldr	r3, [r7, #8]
 8014648:	0159      	lsls	r1, r3, #5
 801464a:	68fb      	ldr	r3, [r7, #12]
 801464c:	440b      	add	r3, r1
 801464e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014652:	4619      	mov	r1, r3
 8014654:	4b05      	ldr	r3, [pc, #20]	@ (801466c <USB_DeactivateEndpoint+0x1b4>)
 8014656:	4013      	ands	r3, r2
 8014658:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 801465a:	2300      	movs	r3, #0
}
 801465c:	4618      	mov	r0, r3
 801465e:	3714      	adds	r7, #20
 8014660:	46bd      	mov	sp, r7
 8014662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014666:	4770      	bx	lr
 8014668:	ec337800 	.word	0xec337800
 801466c:	eff37800 	.word	0xeff37800

08014670 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8014670:	b580      	push	{r7, lr}
 8014672:	b08a      	sub	sp, #40	@ 0x28
 8014674:	af02      	add	r7, sp, #8
 8014676:	60f8      	str	r0, [r7, #12]
 8014678:	60b9      	str	r1, [r7, #8]
 801467a:	4613      	mov	r3, r2
 801467c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801467e:	68fb      	ldr	r3, [r7, #12]
 8014680:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8014682:	68bb      	ldr	r3, [r7, #8]
 8014684:	781b      	ldrb	r3, [r3, #0]
 8014686:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8014688:	68bb      	ldr	r3, [r7, #8]
 801468a:	785b      	ldrb	r3, [r3, #1]
 801468c:	2b01      	cmp	r3, #1
 801468e:	f040 8185 	bne.w	801499c <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8014692:	68bb      	ldr	r3, [r7, #8]
 8014694:	691b      	ldr	r3, [r3, #16]
 8014696:	2b00      	cmp	r3, #0
 8014698:	d132      	bne.n	8014700 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 801469a:	69bb      	ldr	r3, [r7, #24]
 801469c:	015a      	lsls	r2, r3, #5
 801469e:	69fb      	ldr	r3, [r7, #28]
 80146a0:	4413      	add	r3, r2
 80146a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80146a6:	691a      	ldr	r2, [r3, #16]
 80146a8:	69bb      	ldr	r3, [r7, #24]
 80146aa:	0159      	lsls	r1, r3, #5
 80146ac:	69fb      	ldr	r3, [r7, #28]
 80146ae:	440b      	add	r3, r1
 80146b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80146b4:	4619      	mov	r1, r3
 80146b6:	4ba7      	ldr	r3, [pc, #668]	@ (8014954 <USB_EPStartXfer+0x2e4>)
 80146b8:	4013      	ands	r3, r2
 80146ba:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80146bc:	69bb      	ldr	r3, [r7, #24]
 80146be:	015a      	lsls	r2, r3, #5
 80146c0:	69fb      	ldr	r3, [r7, #28]
 80146c2:	4413      	add	r3, r2
 80146c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80146c8:	691b      	ldr	r3, [r3, #16]
 80146ca:	69ba      	ldr	r2, [r7, #24]
 80146cc:	0151      	lsls	r1, r2, #5
 80146ce:	69fa      	ldr	r2, [r7, #28]
 80146d0:	440a      	add	r2, r1
 80146d2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80146d6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80146da:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80146dc:	69bb      	ldr	r3, [r7, #24]
 80146de:	015a      	lsls	r2, r3, #5
 80146e0:	69fb      	ldr	r3, [r7, #28]
 80146e2:	4413      	add	r3, r2
 80146e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80146e8:	691a      	ldr	r2, [r3, #16]
 80146ea:	69bb      	ldr	r3, [r7, #24]
 80146ec:	0159      	lsls	r1, r3, #5
 80146ee:	69fb      	ldr	r3, [r7, #28]
 80146f0:	440b      	add	r3, r1
 80146f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80146f6:	4619      	mov	r1, r3
 80146f8:	4b97      	ldr	r3, [pc, #604]	@ (8014958 <USB_EPStartXfer+0x2e8>)
 80146fa:	4013      	ands	r3, r2
 80146fc:	610b      	str	r3, [r1, #16]
 80146fe:	e097      	b.n	8014830 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8014700:	69bb      	ldr	r3, [r7, #24]
 8014702:	015a      	lsls	r2, r3, #5
 8014704:	69fb      	ldr	r3, [r7, #28]
 8014706:	4413      	add	r3, r2
 8014708:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801470c:	691a      	ldr	r2, [r3, #16]
 801470e:	69bb      	ldr	r3, [r7, #24]
 8014710:	0159      	lsls	r1, r3, #5
 8014712:	69fb      	ldr	r3, [r7, #28]
 8014714:	440b      	add	r3, r1
 8014716:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801471a:	4619      	mov	r1, r3
 801471c:	4b8e      	ldr	r3, [pc, #568]	@ (8014958 <USB_EPStartXfer+0x2e8>)
 801471e:	4013      	ands	r3, r2
 8014720:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8014722:	69bb      	ldr	r3, [r7, #24]
 8014724:	015a      	lsls	r2, r3, #5
 8014726:	69fb      	ldr	r3, [r7, #28]
 8014728:	4413      	add	r3, r2
 801472a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801472e:	691a      	ldr	r2, [r3, #16]
 8014730:	69bb      	ldr	r3, [r7, #24]
 8014732:	0159      	lsls	r1, r3, #5
 8014734:	69fb      	ldr	r3, [r7, #28]
 8014736:	440b      	add	r3, r1
 8014738:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801473c:	4619      	mov	r1, r3
 801473e:	4b85      	ldr	r3, [pc, #532]	@ (8014954 <USB_EPStartXfer+0x2e4>)
 8014740:	4013      	ands	r3, r2
 8014742:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 8014744:	69bb      	ldr	r3, [r7, #24]
 8014746:	2b00      	cmp	r3, #0
 8014748:	d11a      	bne.n	8014780 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 801474a:	68bb      	ldr	r3, [r7, #8]
 801474c:	691a      	ldr	r2, [r3, #16]
 801474e:	68bb      	ldr	r3, [r7, #8]
 8014750:	689b      	ldr	r3, [r3, #8]
 8014752:	429a      	cmp	r2, r3
 8014754:	d903      	bls.n	801475e <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8014756:	68bb      	ldr	r3, [r7, #8]
 8014758:	689a      	ldr	r2, [r3, #8]
 801475a:	68bb      	ldr	r3, [r7, #8]
 801475c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 801475e:	69bb      	ldr	r3, [r7, #24]
 8014760:	015a      	lsls	r2, r3, #5
 8014762:	69fb      	ldr	r3, [r7, #28]
 8014764:	4413      	add	r3, r2
 8014766:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801476a:	691b      	ldr	r3, [r3, #16]
 801476c:	69ba      	ldr	r2, [r7, #24]
 801476e:	0151      	lsls	r1, r2, #5
 8014770:	69fa      	ldr	r2, [r7, #28]
 8014772:	440a      	add	r2, r1
 8014774:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014778:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 801477c:	6113      	str	r3, [r2, #16]
 801477e:	e044      	b.n	801480a <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8014780:	68bb      	ldr	r3, [r7, #8]
 8014782:	691a      	ldr	r2, [r3, #16]
 8014784:	68bb      	ldr	r3, [r7, #8]
 8014786:	689b      	ldr	r3, [r3, #8]
 8014788:	4413      	add	r3, r2
 801478a:	1e5a      	subs	r2, r3, #1
 801478c:	68bb      	ldr	r3, [r7, #8]
 801478e:	689b      	ldr	r3, [r3, #8]
 8014790:	fbb2 f3f3 	udiv	r3, r2, r3
 8014794:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8014796:	69bb      	ldr	r3, [r7, #24]
 8014798:	015a      	lsls	r2, r3, #5
 801479a:	69fb      	ldr	r3, [r7, #28]
 801479c:	4413      	add	r3, r2
 801479e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80147a2:	691a      	ldr	r2, [r3, #16]
 80147a4:	8afb      	ldrh	r3, [r7, #22]
 80147a6:	04d9      	lsls	r1, r3, #19
 80147a8:	4b6c      	ldr	r3, [pc, #432]	@ (801495c <USB_EPStartXfer+0x2ec>)
 80147aa:	400b      	ands	r3, r1
 80147ac:	69b9      	ldr	r1, [r7, #24]
 80147ae:	0148      	lsls	r0, r1, #5
 80147b0:	69f9      	ldr	r1, [r7, #28]
 80147b2:	4401      	add	r1, r0
 80147b4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80147b8:	4313      	orrs	r3, r2
 80147ba:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 80147bc:	68bb      	ldr	r3, [r7, #8]
 80147be:	791b      	ldrb	r3, [r3, #4]
 80147c0:	2b01      	cmp	r3, #1
 80147c2:	d122      	bne.n	801480a <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80147c4:	69bb      	ldr	r3, [r7, #24]
 80147c6:	015a      	lsls	r2, r3, #5
 80147c8:	69fb      	ldr	r3, [r7, #28]
 80147ca:	4413      	add	r3, r2
 80147cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80147d0:	691b      	ldr	r3, [r3, #16]
 80147d2:	69ba      	ldr	r2, [r7, #24]
 80147d4:	0151      	lsls	r1, r2, #5
 80147d6:	69fa      	ldr	r2, [r7, #28]
 80147d8:	440a      	add	r2, r1
 80147da:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80147de:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80147e2:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 80147e4:	69bb      	ldr	r3, [r7, #24]
 80147e6:	015a      	lsls	r2, r3, #5
 80147e8:	69fb      	ldr	r3, [r7, #28]
 80147ea:	4413      	add	r3, r2
 80147ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80147f0:	691a      	ldr	r2, [r3, #16]
 80147f2:	8afb      	ldrh	r3, [r7, #22]
 80147f4:	075b      	lsls	r3, r3, #29
 80147f6:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 80147fa:	69b9      	ldr	r1, [r7, #24]
 80147fc:	0148      	lsls	r0, r1, #5
 80147fe:	69f9      	ldr	r1, [r7, #28]
 8014800:	4401      	add	r1, r0
 8014802:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8014806:	4313      	orrs	r3, r2
 8014808:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 801480a:	69bb      	ldr	r3, [r7, #24]
 801480c:	015a      	lsls	r2, r3, #5
 801480e:	69fb      	ldr	r3, [r7, #28]
 8014810:	4413      	add	r3, r2
 8014812:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014816:	691a      	ldr	r2, [r3, #16]
 8014818:	68bb      	ldr	r3, [r7, #8]
 801481a:	691b      	ldr	r3, [r3, #16]
 801481c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014820:	69b9      	ldr	r1, [r7, #24]
 8014822:	0148      	lsls	r0, r1, #5
 8014824:	69f9      	ldr	r1, [r7, #28]
 8014826:	4401      	add	r1, r0
 8014828:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 801482c:	4313      	orrs	r3, r2
 801482e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8014830:	79fb      	ldrb	r3, [r7, #7]
 8014832:	2b01      	cmp	r3, #1
 8014834:	d14b      	bne.n	80148ce <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8014836:	68bb      	ldr	r3, [r7, #8]
 8014838:	69db      	ldr	r3, [r3, #28]
 801483a:	2b00      	cmp	r3, #0
 801483c:	d009      	beq.n	8014852 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 801483e:	69bb      	ldr	r3, [r7, #24]
 8014840:	015a      	lsls	r2, r3, #5
 8014842:	69fb      	ldr	r3, [r7, #28]
 8014844:	4413      	add	r3, r2
 8014846:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801484a:	461a      	mov	r2, r3
 801484c:	68bb      	ldr	r3, [r7, #8]
 801484e:	69db      	ldr	r3, [r3, #28]
 8014850:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8014852:	68bb      	ldr	r3, [r7, #8]
 8014854:	791b      	ldrb	r3, [r3, #4]
 8014856:	2b01      	cmp	r3, #1
 8014858:	d128      	bne.n	80148ac <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 801485a:	69fb      	ldr	r3, [r7, #28]
 801485c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014860:	689b      	ldr	r3, [r3, #8]
 8014862:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8014866:	2b00      	cmp	r3, #0
 8014868:	d110      	bne.n	801488c <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 801486a:	69bb      	ldr	r3, [r7, #24]
 801486c:	015a      	lsls	r2, r3, #5
 801486e:	69fb      	ldr	r3, [r7, #28]
 8014870:	4413      	add	r3, r2
 8014872:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014876:	681b      	ldr	r3, [r3, #0]
 8014878:	69ba      	ldr	r2, [r7, #24]
 801487a:	0151      	lsls	r1, r2, #5
 801487c:	69fa      	ldr	r2, [r7, #28]
 801487e:	440a      	add	r2, r1
 8014880:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014884:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8014888:	6013      	str	r3, [r2, #0]
 801488a:	e00f      	b.n	80148ac <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 801488c:	69bb      	ldr	r3, [r7, #24]
 801488e:	015a      	lsls	r2, r3, #5
 8014890:	69fb      	ldr	r3, [r7, #28]
 8014892:	4413      	add	r3, r2
 8014894:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014898:	681b      	ldr	r3, [r3, #0]
 801489a:	69ba      	ldr	r2, [r7, #24]
 801489c:	0151      	lsls	r1, r2, #5
 801489e:	69fa      	ldr	r2, [r7, #28]
 80148a0:	440a      	add	r2, r1
 80148a2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80148a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80148aa:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80148ac:	69bb      	ldr	r3, [r7, #24]
 80148ae:	015a      	lsls	r2, r3, #5
 80148b0:	69fb      	ldr	r3, [r7, #28]
 80148b2:	4413      	add	r3, r2
 80148b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80148b8:	681b      	ldr	r3, [r3, #0]
 80148ba:	69ba      	ldr	r2, [r7, #24]
 80148bc:	0151      	lsls	r1, r2, #5
 80148be:	69fa      	ldr	r2, [r7, #28]
 80148c0:	440a      	add	r2, r1
 80148c2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80148c6:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80148ca:	6013      	str	r3, [r2, #0]
 80148cc:	e169      	b.n	8014ba2 <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80148ce:	69bb      	ldr	r3, [r7, #24]
 80148d0:	015a      	lsls	r2, r3, #5
 80148d2:	69fb      	ldr	r3, [r7, #28]
 80148d4:	4413      	add	r3, r2
 80148d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80148da:	681b      	ldr	r3, [r3, #0]
 80148dc:	69ba      	ldr	r2, [r7, #24]
 80148de:	0151      	lsls	r1, r2, #5
 80148e0:	69fa      	ldr	r2, [r7, #28]
 80148e2:	440a      	add	r2, r1
 80148e4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80148e8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80148ec:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80148ee:	68bb      	ldr	r3, [r7, #8]
 80148f0:	791b      	ldrb	r3, [r3, #4]
 80148f2:	2b01      	cmp	r3, #1
 80148f4:	d015      	beq.n	8014922 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80148f6:	68bb      	ldr	r3, [r7, #8]
 80148f8:	691b      	ldr	r3, [r3, #16]
 80148fa:	2b00      	cmp	r3, #0
 80148fc:	f000 8151 	beq.w	8014ba2 <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8014900:	69fb      	ldr	r3, [r7, #28]
 8014902:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014906:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8014908:	68bb      	ldr	r3, [r7, #8]
 801490a:	781b      	ldrb	r3, [r3, #0]
 801490c:	f003 030f 	and.w	r3, r3, #15
 8014910:	2101      	movs	r1, #1
 8014912:	fa01 f303 	lsl.w	r3, r1, r3
 8014916:	69f9      	ldr	r1, [r7, #28]
 8014918:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801491c:	4313      	orrs	r3, r2
 801491e:	634b      	str	r3, [r1, #52]	@ 0x34
 8014920:	e13f      	b.n	8014ba2 <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8014922:	69fb      	ldr	r3, [r7, #28]
 8014924:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014928:	689b      	ldr	r3, [r3, #8]
 801492a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801492e:	2b00      	cmp	r3, #0
 8014930:	d116      	bne.n	8014960 <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8014932:	69bb      	ldr	r3, [r7, #24]
 8014934:	015a      	lsls	r2, r3, #5
 8014936:	69fb      	ldr	r3, [r7, #28]
 8014938:	4413      	add	r3, r2
 801493a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801493e:	681b      	ldr	r3, [r3, #0]
 8014940:	69ba      	ldr	r2, [r7, #24]
 8014942:	0151      	lsls	r1, r2, #5
 8014944:	69fa      	ldr	r2, [r7, #28]
 8014946:	440a      	add	r2, r1
 8014948:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801494c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8014950:	6013      	str	r3, [r2, #0]
 8014952:	e015      	b.n	8014980 <USB_EPStartXfer+0x310>
 8014954:	e007ffff 	.word	0xe007ffff
 8014958:	fff80000 	.word	0xfff80000
 801495c:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8014960:	69bb      	ldr	r3, [r7, #24]
 8014962:	015a      	lsls	r2, r3, #5
 8014964:	69fb      	ldr	r3, [r7, #28]
 8014966:	4413      	add	r3, r2
 8014968:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801496c:	681b      	ldr	r3, [r3, #0]
 801496e:	69ba      	ldr	r2, [r7, #24]
 8014970:	0151      	lsls	r1, r2, #5
 8014972:	69fa      	ldr	r2, [r7, #28]
 8014974:	440a      	add	r2, r1
 8014976:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801497a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801497e:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8014980:	68bb      	ldr	r3, [r7, #8]
 8014982:	68d9      	ldr	r1, [r3, #12]
 8014984:	68bb      	ldr	r3, [r7, #8]
 8014986:	781a      	ldrb	r2, [r3, #0]
 8014988:	68bb      	ldr	r3, [r7, #8]
 801498a:	691b      	ldr	r3, [r3, #16]
 801498c:	b298      	uxth	r0, r3
 801498e:	79fb      	ldrb	r3, [r7, #7]
 8014990:	9300      	str	r3, [sp, #0]
 8014992:	4603      	mov	r3, r0
 8014994:	68f8      	ldr	r0, [r7, #12]
 8014996:	f000 f9b9 	bl	8014d0c <USB_WritePacket>
 801499a:	e102      	b.n	8014ba2 <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 801499c:	69bb      	ldr	r3, [r7, #24]
 801499e:	015a      	lsls	r2, r3, #5
 80149a0:	69fb      	ldr	r3, [r7, #28]
 80149a2:	4413      	add	r3, r2
 80149a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80149a8:	691a      	ldr	r2, [r3, #16]
 80149aa:	69bb      	ldr	r3, [r7, #24]
 80149ac:	0159      	lsls	r1, r3, #5
 80149ae:	69fb      	ldr	r3, [r7, #28]
 80149b0:	440b      	add	r3, r1
 80149b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80149b6:	4619      	mov	r1, r3
 80149b8:	4b7c      	ldr	r3, [pc, #496]	@ (8014bac <USB_EPStartXfer+0x53c>)
 80149ba:	4013      	ands	r3, r2
 80149bc:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80149be:	69bb      	ldr	r3, [r7, #24]
 80149c0:	015a      	lsls	r2, r3, #5
 80149c2:	69fb      	ldr	r3, [r7, #28]
 80149c4:	4413      	add	r3, r2
 80149c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80149ca:	691a      	ldr	r2, [r3, #16]
 80149cc:	69bb      	ldr	r3, [r7, #24]
 80149ce:	0159      	lsls	r1, r3, #5
 80149d0:	69fb      	ldr	r3, [r7, #28]
 80149d2:	440b      	add	r3, r1
 80149d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80149d8:	4619      	mov	r1, r3
 80149da:	4b75      	ldr	r3, [pc, #468]	@ (8014bb0 <USB_EPStartXfer+0x540>)
 80149dc:	4013      	ands	r3, r2
 80149de:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 80149e0:	69bb      	ldr	r3, [r7, #24]
 80149e2:	2b00      	cmp	r3, #0
 80149e4:	d12f      	bne.n	8014a46 <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 80149e6:	68bb      	ldr	r3, [r7, #8]
 80149e8:	691b      	ldr	r3, [r3, #16]
 80149ea:	2b00      	cmp	r3, #0
 80149ec:	d003      	beq.n	80149f6 <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 80149ee:	68bb      	ldr	r3, [r7, #8]
 80149f0:	689a      	ldr	r2, [r3, #8]
 80149f2:	68bb      	ldr	r3, [r7, #8]
 80149f4:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80149f6:	68bb      	ldr	r3, [r7, #8]
 80149f8:	689a      	ldr	r2, [r3, #8]
 80149fa:	68bb      	ldr	r3, [r7, #8]
 80149fc:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80149fe:	69bb      	ldr	r3, [r7, #24]
 8014a00:	015a      	lsls	r2, r3, #5
 8014a02:	69fb      	ldr	r3, [r7, #28]
 8014a04:	4413      	add	r3, r2
 8014a06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014a0a:	691a      	ldr	r2, [r3, #16]
 8014a0c:	68bb      	ldr	r3, [r7, #8]
 8014a0e:	6a1b      	ldr	r3, [r3, #32]
 8014a10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014a14:	69b9      	ldr	r1, [r7, #24]
 8014a16:	0148      	lsls	r0, r1, #5
 8014a18:	69f9      	ldr	r1, [r7, #28]
 8014a1a:	4401      	add	r1, r0
 8014a1c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8014a20:	4313      	orrs	r3, r2
 8014a22:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8014a24:	69bb      	ldr	r3, [r7, #24]
 8014a26:	015a      	lsls	r2, r3, #5
 8014a28:	69fb      	ldr	r3, [r7, #28]
 8014a2a:	4413      	add	r3, r2
 8014a2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014a30:	691b      	ldr	r3, [r3, #16]
 8014a32:	69ba      	ldr	r2, [r7, #24]
 8014a34:	0151      	lsls	r1, r2, #5
 8014a36:	69fa      	ldr	r2, [r7, #28]
 8014a38:	440a      	add	r2, r1
 8014a3a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014a3e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8014a42:	6113      	str	r3, [r2, #16]
 8014a44:	e05f      	b.n	8014b06 <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8014a46:	68bb      	ldr	r3, [r7, #8]
 8014a48:	691b      	ldr	r3, [r3, #16]
 8014a4a:	2b00      	cmp	r3, #0
 8014a4c:	d123      	bne.n	8014a96 <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8014a4e:	69bb      	ldr	r3, [r7, #24]
 8014a50:	015a      	lsls	r2, r3, #5
 8014a52:	69fb      	ldr	r3, [r7, #28]
 8014a54:	4413      	add	r3, r2
 8014a56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014a5a:	691a      	ldr	r2, [r3, #16]
 8014a5c:	68bb      	ldr	r3, [r7, #8]
 8014a5e:	689b      	ldr	r3, [r3, #8]
 8014a60:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014a64:	69b9      	ldr	r1, [r7, #24]
 8014a66:	0148      	lsls	r0, r1, #5
 8014a68:	69f9      	ldr	r1, [r7, #28]
 8014a6a:	4401      	add	r1, r0
 8014a6c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8014a70:	4313      	orrs	r3, r2
 8014a72:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8014a74:	69bb      	ldr	r3, [r7, #24]
 8014a76:	015a      	lsls	r2, r3, #5
 8014a78:	69fb      	ldr	r3, [r7, #28]
 8014a7a:	4413      	add	r3, r2
 8014a7c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014a80:	691b      	ldr	r3, [r3, #16]
 8014a82:	69ba      	ldr	r2, [r7, #24]
 8014a84:	0151      	lsls	r1, r2, #5
 8014a86:	69fa      	ldr	r2, [r7, #28]
 8014a88:	440a      	add	r2, r1
 8014a8a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014a8e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8014a92:	6113      	str	r3, [r2, #16]
 8014a94:	e037      	b.n	8014b06 <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8014a96:	68bb      	ldr	r3, [r7, #8]
 8014a98:	691a      	ldr	r2, [r3, #16]
 8014a9a:	68bb      	ldr	r3, [r7, #8]
 8014a9c:	689b      	ldr	r3, [r3, #8]
 8014a9e:	4413      	add	r3, r2
 8014aa0:	1e5a      	subs	r2, r3, #1
 8014aa2:	68bb      	ldr	r3, [r7, #8]
 8014aa4:	689b      	ldr	r3, [r3, #8]
 8014aa6:	fbb2 f3f3 	udiv	r3, r2, r3
 8014aaa:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8014aac:	68bb      	ldr	r3, [r7, #8]
 8014aae:	689b      	ldr	r3, [r3, #8]
 8014ab0:	8afa      	ldrh	r2, [r7, #22]
 8014ab2:	fb03 f202 	mul.w	r2, r3, r2
 8014ab6:	68bb      	ldr	r3, [r7, #8]
 8014ab8:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8014aba:	69bb      	ldr	r3, [r7, #24]
 8014abc:	015a      	lsls	r2, r3, #5
 8014abe:	69fb      	ldr	r3, [r7, #28]
 8014ac0:	4413      	add	r3, r2
 8014ac2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014ac6:	691a      	ldr	r2, [r3, #16]
 8014ac8:	8afb      	ldrh	r3, [r7, #22]
 8014aca:	04d9      	lsls	r1, r3, #19
 8014acc:	4b39      	ldr	r3, [pc, #228]	@ (8014bb4 <USB_EPStartXfer+0x544>)
 8014ace:	400b      	ands	r3, r1
 8014ad0:	69b9      	ldr	r1, [r7, #24]
 8014ad2:	0148      	lsls	r0, r1, #5
 8014ad4:	69f9      	ldr	r1, [r7, #28]
 8014ad6:	4401      	add	r1, r0
 8014ad8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8014adc:	4313      	orrs	r3, r2
 8014ade:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8014ae0:	69bb      	ldr	r3, [r7, #24]
 8014ae2:	015a      	lsls	r2, r3, #5
 8014ae4:	69fb      	ldr	r3, [r7, #28]
 8014ae6:	4413      	add	r3, r2
 8014ae8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014aec:	691a      	ldr	r2, [r3, #16]
 8014aee:	68bb      	ldr	r3, [r7, #8]
 8014af0:	6a1b      	ldr	r3, [r3, #32]
 8014af2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014af6:	69b9      	ldr	r1, [r7, #24]
 8014af8:	0148      	lsls	r0, r1, #5
 8014afa:	69f9      	ldr	r1, [r7, #28]
 8014afc:	4401      	add	r1, r0
 8014afe:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8014b02:	4313      	orrs	r3, r2
 8014b04:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8014b06:	79fb      	ldrb	r3, [r7, #7]
 8014b08:	2b01      	cmp	r3, #1
 8014b0a:	d10d      	bne.n	8014b28 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8014b0c:	68bb      	ldr	r3, [r7, #8]
 8014b0e:	68db      	ldr	r3, [r3, #12]
 8014b10:	2b00      	cmp	r3, #0
 8014b12:	d009      	beq.n	8014b28 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8014b14:	68bb      	ldr	r3, [r7, #8]
 8014b16:	68d9      	ldr	r1, [r3, #12]
 8014b18:	69bb      	ldr	r3, [r7, #24]
 8014b1a:	015a      	lsls	r2, r3, #5
 8014b1c:	69fb      	ldr	r3, [r7, #28]
 8014b1e:	4413      	add	r3, r2
 8014b20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014b24:	460a      	mov	r2, r1
 8014b26:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8014b28:	68bb      	ldr	r3, [r7, #8]
 8014b2a:	791b      	ldrb	r3, [r3, #4]
 8014b2c:	2b01      	cmp	r3, #1
 8014b2e:	d128      	bne.n	8014b82 <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8014b30:	69fb      	ldr	r3, [r7, #28]
 8014b32:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014b36:	689b      	ldr	r3, [r3, #8]
 8014b38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8014b3c:	2b00      	cmp	r3, #0
 8014b3e:	d110      	bne.n	8014b62 <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8014b40:	69bb      	ldr	r3, [r7, #24]
 8014b42:	015a      	lsls	r2, r3, #5
 8014b44:	69fb      	ldr	r3, [r7, #28]
 8014b46:	4413      	add	r3, r2
 8014b48:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014b4c:	681b      	ldr	r3, [r3, #0]
 8014b4e:	69ba      	ldr	r2, [r7, #24]
 8014b50:	0151      	lsls	r1, r2, #5
 8014b52:	69fa      	ldr	r2, [r7, #28]
 8014b54:	440a      	add	r2, r1
 8014b56:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014b5a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8014b5e:	6013      	str	r3, [r2, #0]
 8014b60:	e00f      	b.n	8014b82 <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8014b62:	69bb      	ldr	r3, [r7, #24]
 8014b64:	015a      	lsls	r2, r3, #5
 8014b66:	69fb      	ldr	r3, [r7, #28]
 8014b68:	4413      	add	r3, r2
 8014b6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014b6e:	681b      	ldr	r3, [r3, #0]
 8014b70:	69ba      	ldr	r2, [r7, #24]
 8014b72:	0151      	lsls	r1, r2, #5
 8014b74:	69fa      	ldr	r2, [r7, #28]
 8014b76:	440a      	add	r2, r1
 8014b78:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014b7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8014b80:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8014b82:	69bb      	ldr	r3, [r7, #24]
 8014b84:	015a      	lsls	r2, r3, #5
 8014b86:	69fb      	ldr	r3, [r7, #28]
 8014b88:	4413      	add	r3, r2
 8014b8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014b8e:	681b      	ldr	r3, [r3, #0]
 8014b90:	69ba      	ldr	r2, [r7, #24]
 8014b92:	0151      	lsls	r1, r2, #5
 8014b94:	69fa      	ldr	r2, [r7, #28]
 8014b96:	440a      	add	r2, r1
 8014b98:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014b9c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8014ba0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8014ba2:	2300      	movs	r3, #0
}
 8014ba4:	4618      	mov	r0, r3
 8014ba6:	3720      	adds	r7, #32
 8014ba8:	46bd      	mov	sp, r7
 8014baa:	bd80      	pop	{r7, pc}
 8014bac:	fff80000 	.word	0xfff80000
 8014bb0:	e007ffff 	.word	0xe007ffff
 8014bb4:	1ff80000 	.word	0x1ff80000

08014bb8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8014bb8:	b480      	push	{r7}
 8014bba:	b087      	sub	sp, #28
 8014bbc:	af00      	add	r7, sp, #0
 8014bbe:	6078      	str	r0, [r7, #4]
 8014bc0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8014bc2:	2300      	movs	r3, #0
 8014bc4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8014bc6:	2300      	movs	r3, #0
 8014bc8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014bca:	687b      	ldr	r3, [r7, #4]
 8014bcc:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8014bce:	683b      	ldr	r3, [r7, #0]
 8014bd0:	785b      	ldrb	r3, [r3, #1]
 8014bd2:	2b01      	cmp	r3, #1
 8014bd4:	d14a      	bne.n	8014c6c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8014bd6:	683b      	ldr	r3, [r7, #0]
 8014bd8:	781b      	ldrb	r3, [r3, #0]
 8014bda:	015a      	lsls	r2, r3, #5
 8014bdc:	693b      	ldr	r3, [r7, #16]
 8014bde:	4413      	add	r3, r2
 8014be0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014be4:	681b      	ldr	r3, [r3, #0]
 8014be6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014bea:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014bee:	f040 8086 	bne.w	8014cfe <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8014bf2:	683b      	ldr	r3, [r7, #0]
 8014bf4:	781b      	ldrb	r3, [r3, #0]
 8014bf6:	015a      	lsls	r2, r3, #5
 8014bf8:	693b      	ldr	r3, [r7, #16]
 8014bfa:	4413      	add	r3, r2
 8014bfc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014c00:	681b      	ldr	r3, [r3, #0]
 8014c02:	683a      	ldr	r2, [r7, #0]
 8014c04:	7812      	ldrb	r2, [r2, #0]
 8014c06:	0151      	lsls	r1, r2, #5
 8014c08:	693a      	ldr	r2, [r7, #16]
 8014c0a:	440a      	add	r2, r1
 8014c0c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014c10:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8014c14:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8014c16:	683b      	ldr	r3, [r7, #0]
 8014c18:	781b      	ldrb	r3, [r3, #0]
 8014c1a:	015a      	lsls	r2, r3, #5
 8014c1c:	693b      	ldr	r3, [r7, #16]
 8014c1e:	4413      	add	r3, r2
 8014c20:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014c24:	681b      	ldr	r3, [r3, #0]
 8014c26:	683a      	ldr	r2, [r7, #0]
 8014c28:	7812      	ldrb	r2, [r2, #0]
 8014c2a:	0151      	lsls	r1, r2, #5
 8014c2c:	693a      	ldr	r2, [r7, #16]
 8014c2e:	440a      	add	r2, r1
 8014c30:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014c34:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8014c38:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8014c3a:	68fb      	ldr	r3, [r7, #12]
 8014c3c:	3301      	adds	r3, #1
 8014c3e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8014c40:	68fb      	ldr	r3, [r7, #12]
 8014c42:	f242 7210 	movw	r2, #10000	@ 0x2710
 8014c46:	4293      	cmp	r3, r2
 8014c48:	d902      	bls.n	8014c50 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8014c4a:	2301      	movs	r3, #1
 8014c4c:	75fb      	strb	r3, [r7, #23]
          break;
 8014c4e:	e056      	b.n	8014cfe <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8014c50:	683b      	ldr	r3, [r7, #0]
 8014c52:	781b      	ldrb	r3, [r3, #0]
 8014c54:	015a      	lsls	r2, r3, #5
 8014c56:	693b      	ldr	r3, [r7, #16]
 8014c58:	4413      	add	r3, r2
 8014c5a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014c5e:	681b      	ldr	r3, [r3, #0]
 8014c60:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014c64:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014c68:	d0e7      	beq.n	8014c3a <USB_EPStopXfer+0x82>
 8014c6a:	e048      	b.n	8014cfe <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8014c6c:	683b      	ldr	r3, [r7, #0]
 8014c6e:	781b      	ldrb	r3, [r3, #0]
 8014c70:	015a      	lsls	r2, r3, #5
 8014c72:	693b      	ldr	r3, [r7, #16]
 8014c74:	4413      	add	r3, r2
 8014c76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014c7a:	681b      	ldr	r3, [r3, #0]
 8014c7c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014c80:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014c84:	d13b      	bne.n	8014cfe <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8014c86:	683b      	ldr	r3, [r7, #0]
 8014c88:	781b      	ldrb	r3, [r3, #0]
 8014c8a:	015a      	lsls	r2, r3, #5
 8014c8c:	693b      	ldr	r3, [r7, #16]
 8014c8e:	4413      	add	r3, r2
 8014c90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014c94:	681b      	ldr	r3, [r3, #0]
 8014c96:	683a      	ldr	r2, [r7, #0]
 8014c98:	7812      	ldrb	r2, [r2, #0]
 8014c9a:	0151      	lsls	r1, r2, #5
 8014c9c:	693a      	ldr	r2, [r7, #16]
 8014c9e:	440a      	add	r2, r1
 8014ca0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014ca4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8014ca8:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8014caa:	683b      	ldr	r3, [r7, #0]
 8014cac:	781b      	ldrb	r3, [r3, #0]
 8014cae:	015a      	lsls	r2, r3, #5
 8014cb0:	693b      	ldr	r3, [r7, #16]
 8014cb2:	4413      	add	r3, r2
 8014cb4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014cb8:	681b      	ldr	r3, [r3, #0]
 8014cba:	683a      	ldr	r2, [r7, #0]
 8014cbc:	7812      	ldrb	r2, [r2, #0]
 8014cbe:	0151      	lsls	r1, r2, #5
 8014cc0:	693a      	ldr	r2, [r7, #16]
 8014cc2:	440a      	add	r2, r1
 8014cc4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014cc8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8014ccc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8014cce:	68fb      	ldr	r3, [r7, #12]
 8014cd0:	3301      	adds	r3, #1
 8014cd2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8014cd4:	68fb      	ldr	r3, [r7, #12]
 8014cd6:	f242 7210 	movw	r2, #10000	@ 0x2710
 8014cda:	4293      	cmp	r3, r2
 8014cdc:	d902      	bls.n	8014ce4 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8014cde:	2301      	movs	r3, #1
 8014ce0:	75fb      	strb	r3, [r7, #23]
          break;
 8014ce2:	e00c      	b.n	8014cfe <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8014ce4:	683b      	ldr	r3, [r7, #0]
 8014ce6:	781b      	ldrb	r3, [r3, #0]
 8014ce8:	015a      	lsls	r2, r3, #5
 8014cea:	693b      	ldr	r3, [r7, #16]
 8014cec:	4413      	add	r3, r2
 8014cee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014cf2:	681b      	ldr	r3, [r3, #0]
 8014cf4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014cf8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014cfc:	d0e7      	beq.n	8014cce <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8014cfe:	7dfb      	ldrb	r3, [r7, #23]
}
 8014d00:	4618      	mov	r0, r3
 8014d02:	371c      	adds	r7, #28
 8014d04:	46bd      	mov	sp, r7
 8014d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d0a:	4770      	bx	lr

08014d0c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8014d0c:	b480      	push	{r7}
 8014d0e:	b089      	sub	sp, #36	@ 0x24
 8014d10:	af00      	add	r7, sp, #0
 8014d12:	60f8      	str	r0, [r7, #12]
 8014d14:	60b9      	str	r1, [r7, #8]
 8014d16:	4611      	mov	r1, r2
 8014d18:	461a      	mov	r2, r3
 8014d1a:	460b      	mov	r3, r1
 8014d1c:	71fb      	strb	r3, [r7, #7]
 8014d1e:	4613      	mov	r3, r2
 8014d20:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014d22:	68fb      	ldr	r3, [r7, #12]
 8014d24:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8014d26:	68bb      	ldr	r3, [r7, #8]
 8014d28:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8014d2a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8014d2e:	2b00      	cmp	r3, #0
 8014d30:	d123      	bne.n	8014d7a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8014d32:	88bb      	ldrh	r3, [r7, #4]
 8014d34:	3303      	adds	r3, #3
 8014d36:	089b      	lsrs	r3, r3, #2
 8014d38:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8014d3a:	2300      	movs	r3, #0
 8014d3c:	61bb      	str	r3, [r7, #24]
 8014d3e:	e018      	b.n	8014d72 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8014d40:	79fb      	ldrb	r3, [r7, #7]
 8014d42:	031a      	lsls	r2, r3, #12
 8014d44:	697b      	ldr	r3, [r7, #20]
 8014d46:	4413      	add	r3, r2
 8014d48:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8014d4c:	461a      	mov	r2, r3
 8014d4e:	69fb      	ldr	r3, [r7, #28]
 8014d50:	681b      	ldr	r3, [r3, #0]
 8014d52:	6013      	str	r3, [r2, #0]
      pSrc++;
 8014d54:	69fb      	ldr	r3, [r7, #28]
 8014d56:	3301      	adds	r3, #1
 8014d58:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8014d5a:	69fb      	ldr	r3, [r7, #28]
 8014d5c:	3301      	adds	r3, #1
 8014d5e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8014d60:	69fb      	ldr	r3, [r7, #28]
 8014d62:	3301      	adds	r3, #1
 8014d64:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8014d66:	69fb      	ldr	r3, [r7, #28]
 8014d68:	3301      	adds	r3, #1
 8014d6a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8014d6c:	69bb      	ldr	r3, [r7, #24]
 8014d6e:	3301      	adds	r3, #1
 8014d70:	61bb      	str	r3, [r7, #24]
 8014d72:	69ba      	ldr	r2, [r7, #24]
 8014d74:	693b      	ldr	r3, [r7, #16]
 8014d76:	429a      	cmp	r2, r3
 8014d78:	d3e2      	bcc.n	8014d40 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8014d7a:	2300      	movs	r3, #0
}
 8014d7c:	4618      	mov	r0, r3
 8014d7e:	3724      	adds	r7, #36	@ 0x24
 8014d80:	46bd      	mov	sp, r7
 8014d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d86:	4770      	bx	lr

08014d88 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8014d88:	b480      	push	{r7}
 8014d8a:	b08b      	sub	sp, #44	@ 0x2c
 8014d8c:	af00      	add	r7, sp, #0
 8014d8e:	60f8      	str	r0, [r7, #12]
 8014d90:	60b9      	str	r1, [r7, #8]
 8014d92:	4613      	mov	r3, r2
 8014d94:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014d96:	68fb      	ldr	r3, [r7, #12]
 8014d98:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8014d9a:	68bb      	ldr	r3, [r7, #8]
 8014d9c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8014d9e:	88fb      	ldrh	r3, [r7, #6]
 8014da0:	089b      	lsrs	r3, r3, #2
 8014da2:	b29b      	uxth	r3, r3
 8014da4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8014da6:	88fb      	ldrh	r3, [r7, #6]
 8014da8:	f003 0303 	and.w	r3, r3, #3
 8014dac:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8014dae:	2300      	movs	r3, #0
 8014db0:	623b      	str	r3, [r7, #32]
 8014db2:	e014      	b.n	8014dde <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8014db4:	69bb      	ldr	r3, [r7, #24]
 8014db6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8014dba:	681a      	ldr	r2, [r3, #0]
 8014dbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014dbe:	601a      	str	r2, [r3, #0]
    pDest++;
 8014dc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014dc2:	3301      	adds	r3, #1
 8014dc4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8014dc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014dc8:	3301      	adds	r3, #1
 8014dca:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8014dcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014dce:	3301      	adds	r3, #1
 8014dd0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8014dd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014dd4:	3301      	adds	r3, #1
 8014dd6:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8014dd8:	6a3b      	ldr	r3, [r7, #32]
 8014dda:	3301      	adds	r3, #1
 8014ddc:	623b      	str	r3, [r7, #32]
 8014dde:	6a3a      	ldr	r2, [r7, #32]
 8014de0:	697b      	ldr	r3, [r7, #20]
 8014de2:	429a      	cmp	r2, r3
 8014de4:	d3e6      	bcc.n	8014db4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8014de6:	8bfb      	ldrh	r3, [r7, #30]
 8014de8:	2b00      	cmp	r3, #0
 8014dea:	d01e      	beq.n	8014e2a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8014dec:	2300      	movs	r3, #0
 8014dee:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8014df0:	69bb      	ldr	r3, [r7, #24]
 8014df2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8014df6:	461a      	mov	r2, r3
 8014df8:	f107 0310 	add.w	r3, r7, #16
 8014dfc:	6812      	ldr	r2, [r2, #0]
 8014dfe:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8014e00:	693a      	ldr	r2, [r7, #16]
 8014e02:	6a3b      	ldr	r3, [r7, #32]
 8014e04:	b2db      	uxtb	r3, r3
 8014e06:	00db      	lsls	r3, r3, #3
 8014e08:	fa22 f303 	lsr.w	r3, r2, r3
 8014e0c:	b2da      	uxtb	r2, r3
 8014e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014e10:	701a      	strb	r2, [r3, #0]
      i++;
 8014e12:	6a3b      	ldr	r3, [r7, #32]
 8014e14:	3301      	adds	r3, #1
 8014e16:	623b      	str	r3, [r7, #32]
      pDest++;
 8014e18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014e1a:	3301      	adds	r3, #1
 8014e1c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8014e1e:	8bfb      	ldrh	r3, [r7, #30]
 8014e20:	3b01      	subs	r3, #1
 8014e22:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8014e24:	8bfb      	ldrh	r3, [r7, #30]
 8014e26:	2b00      	cmp	r3, #0
 8014e28:	d1ea      	bne.n	8014e00 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8014e2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8014e2c:	4618      	mov	r0, r3
 8014e2e:	372c      	adds	r7, #44	@ 0x2c
 8014e30:	46bd      	mov	sp, r7
 8014e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e36:	4770      	bx	lr

08014e38 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8014e38:	b480      	push	{r7}
 8014e3a:	b085      	sub	sp, #20
 8014e3c:	af00      	add	r7, sp, #0
 8014e3e:	6078      	str	r0, [r7, #4]
 8014e40:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014e42:	687b      	ldr	r3, [r7, #4]
 8014e44:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8014e46:	683b      	ldr	r3, [r7, #0]
 8014e48:	781b      	ldrb	r3, [r3, #0]
 8014e4a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8014e4c:	683b      	ldr	r3, [r7, #0]
 8014e4e:	785b      	ldrb	r3, [r3, #1]
 8014e50:	2b01      	cmp	r3, #1
 8014e52:	d12c      	bne.n	8014eae <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8014e54:	68bb      	ldr	r3, [r7, #8]
 8014e56:	015a      	lsls	r2, r3, #5
 8014e58:	68fb      	ldr	r3, [r7, #12]
 8014e5a:	4413      	add	r3, r2
 8014e5c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014e60:	681b      	ldr	r3, [r3, #0]
 8014e62:	2b00      	cmp	r3, #0
 8014e64:	db12      	blt.n	8014e8c <USB_EPSetStall+0x54>
 8014e66:	68bb      	ldr	r3, [r7, #8]
 8014e68:	2b00      	cmp	r3, #0
 8014e6a:	d00f      	beq.n	8014e8c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8014e6c:	68bb      	ldr	r3, [r7, #8]
 8014e6e:	015a      	lsls	r2, r3, #5
 8014e70:	68fb      	ldr	r3, [r7, #12]
 8014e72:	4413      	add	r3, r2
 8014e74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014e78:	681b      	ldr	r3, [r3, #0]
 8014e7a:	68ba      	ldr	r2, [r7, #8]
 8014e7c:	0151      	lsls	r1, r2, #5
 8014e7e:	68fa      	ldr	r2, [r7, #12]
 8014e80:	440a      	add	r2, r1
 8014e82:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014e86:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8014e8a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8014e8c:	68bb      	ldr	r3, [r7, #8]
 8014e8e:	015a      	lsls	r2, r3, #5
 8014e90:	68fb      	ldr	r3, [r7, #12]
 8014e92:	4413      	add	r3, r2
 8014e94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014e98:	681b      	ldr	r3, [r3, #0]
 8014e9a:	68ba      	ldr	r2, [r7, #8]
 8014e9c:	0151      	lsls	r1, r2, #5
 8014e9e:	68fa      	ldr	r2, [r7, #12]
 8014ea0:	440a      	add	r2, r1
 8014ea2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014ea6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8014eaa:	6013      	str	r3, [r2, #0]
 8014eac:	e02b      	b.n	8014f06 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8014eae:	68bb      	ldr	r3, [r7, #8]
 8014eb0:	015a      	lsls	r2, r3, #5
 8014eb2:	68fb      	ldr	r3, [r7, #12]
 8014eb4:	4413      	add	r3, r2
 8014eb6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014eba:	681b      	ldr	r3, [r3, #0]
 8014ebc:	2b00      	cmp	r3, #0
 8014ebe:	db12      	blt.n	8014ee6 <USB_EPSetStall+0xae>
 8014ec0:	68bb      	ldr	r3, [r7, #8]
 8014ec2:	2b00      	cmp	r3, #0
 8014ec4:	d00f      	beq.n	8014ee6 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8014ec6:	68bb      	ldr	r3, [r7, #8]
 8014ec8:	015a      	lsls	r2, r3, #5
 8014eca:	68fb      	ldr	r3, [r7, #12]
 8014ecc:	4413      	add	r3, r2
 8014ece:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014ed2:	681b      	ldr	r3, [r3, #0]
 8014ed4:	68ba      	ldr	r2, [r7, #8]
 8014ed6:	0151      	lsls	r1, r2, #5
 8014ed8:	68fa      	ldr	r2, [r7, #12]
 8014eda:	440a      	add	r2, r1
 8014edc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014ee0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8014ee4:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8014ee6:	68bb      	ldr	r3, [r7, #8]
 8014ee8:	015a      	lsls	r2, r3, #5
 8014eea:	68fb      	ldr	r3, [r7, #12]
 8014eec:	4413      	add	r3, r2
 8014eee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014ef2:	681b      	ldr	r3, [r3, #0]
 8014ef4:	68ba      	ldr	r2, [r7, #8]
 8014ef6:	0151      	lsls	r1, r2, #5
 8014ef8:	68fa      	ldr	r2, [r7, #12]
 8014efa:	440a      	add	r2, r1
 8014efc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014f00:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8014f04:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8014f06:	2300      	movs	r3, #0
}
 8014f08:	4618      	mov	r0, r3
 8014f0a:	3714      	adds	r7, #20
 8014f0c:	46bd      	mov	sp, r7
 8014f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f12:	4770      	bx	lr

08014f14 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8014f14:	b480      	push	{r7}
 8014f16:	b085      	sub	sp, #20
 8014f18:	af00      	add	r7, sp, #0
 8014f1a:	6078      	str	r0, [r7, #4]
 8014f1c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014f1e:	687b      	ldr	r3, [r7, #4]
 8014f20:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8014f22:	683b      	ldr	r3, [r7, #0]
 8014f24:	781b      	ldrb	r3, [r3, #0]
 8014f26:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8014f28:	683b      	ldr	r3, [r7, #0]
 8014f2a:	785b      	ldrb	r3, [r3, #1]
 8014f2c:	2b01      	cmp	r3, #1
 8014f2e:	d128      	bne.n	8014f82 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8014f30:	68bb      	ldr	r3, [r7, #8]
 8014f32:	015a      	lsls	r2, r3, #5
 8014f34:	68fb      	ldr	r3, [r7, #12]
 8014f36:	4413      	add	r3, r2
 8014f38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014f3c:	681b      	ldr	r3, [r3, #0]
 8014f3e:	68ba      	ldr	r2, [r7, #8]
 8014f40:	0151      	lsls	r1, r2, #5
 8014f42:	68fa      	ldr	r2, [r7, #12]
 8014f44:	440a      	add	r2, r1
 8014f46:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014f4a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8014f4e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8014f50:	683b      	ldr	r3, [r7, #0]
 8014f52:	791b      	ldrb	r3, [r3, #4]
 8014f54:	2b03      	cmp	r3, #3
 8014f56:	d003      	beq.n	8014f60 <USB_EPClearStall+0x4c>
 8014f58:	683b      	ldr	r3, [r7, #0]
 8014f5a:	791b      	ldrb	r3, [r3, #4]
 8014f5c:	2b02      	cmp	r3, #2
 8014f5e:	d138      	bne.n	8014fd2 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8014f60:	68bb      	ldr	r3, [r7, #8]
 8014f62:	015a      	lsls	r2, r3, #5
 8014f64:	68fb      	ldr	r3, [r7, #12]
 8014f66:	4413      	add	r3, r2
 8014f68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014f6c:	681b      	ldr	r3, [r3, #0]
 8014f6e:	68ba      	ldr	r2, [r7, #8]
 8014f70:	0151      	lsls	r1, r2, #5
 8014f72:	68fa      	ldr	r2, [r7, #12]
 8014f74:	440a      	add	r2, r1
 8014f76:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014f7a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8014f7e:	6013      	str	r3, [r2, #0]
 8014f80:	e027      	b.n	8014fd2 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8014f82:	68bb      	ldr	r3, [r7, #8]
 8014f84:	015a      	lsls	r2, r3, #5
 8014f86:	68fb      	ldr	r3, [r7, #12]
 8014f88:	4413      	add	r3, r2
 8014f8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014f8e:	681b      	ldr	r3, [r3, #0]
 8014f90:	68ba      	ldr	r2, [r7, #8]
 8014f92:	0151      	lsls	r1, r2, #5
 8014f94:	68fa      	ldr	r2, [r7, #12]
 8014f96:	440a      	add	r2, r1
 8014f98:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014f9c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8014fa0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8014fa2:	683b      	ldr	r3, [r7, #0]
 8014fa4:	791b      	ldrb	r3, [r3, #4]
 8014fa6:	2b03      	cmp	r3, #3
 8014fa8:	d003      	beq.n	8014fb2 <USB_EPClearStall+0x9e>
 8014faa:	683b      	ldr	r3, [r7, #0]
 8014fac:	791b      	ldrb	r3, [r3, #4]
 8014fae:	2b02      	cmp	r3, #2
 8014fb0:	d10f      	bne.n	8014fd2 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8014fb2:	68bb      	ldr	r3, [r7, #8]
 8014fb4:	015a      	lsls	r2, r3, #5
 8014fb6:	68fb      	ldr	r3, [r7, #12]
 8014fb8:	4413      	add	r3, r2
 8014fba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014fbe:	681b      	ldr	r3, [r3, #0]
 8014fc0:	68ba      	ldr	r2, [r7, #8]
 8014fc2:	0151      	lsls	r1, r2, #5
 8014fc4:	68fa      	ldr	r2, [r7, #12]
 8014fc6:	440a      	add	r2, r1
 8014fc8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014fcc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8014fd0:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8014fd2:	2300      	movs	r3, #0
}
 8014fd4:	4618      	mov	r0, r3
 8014fd6:	3714      	adds	r7, #20
 8014fd8:	46bd      	mov	sp, r7
 8014fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014fde:	4770      	bx	lr

08014fe0 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8014fe0:	b480      	push	{r7}
 8014fe2:	b085      	sub	sp, #20
 8014fe4:	af00      	add	r7, sp, #0
 8014fe6:	6078      	str	r0, [r7, #4]
 8014fe8:	460b      	mov	r3, r1
 8014fea:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014fec:	687b      	ldr	r3, [r7, #4]
 8014fee:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8014ff0:	68fb      	ldr	r3, [r7, #12]
 8014ff2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014ff6:	681b      	ldr	r3, [r3, #0]
 8014ff8:	68fa      	ldr	r2, [r7, #12]
 8014ffa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8014ffe:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8015002:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8015004:	68fb      	ldr	r3, [r7, #12]
 8015006:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801500a:	681a      	ldr	r2, [r3, #0]
 801500c:	78fb      	ldrb	r3, [r7, #3]
 801500e:	011b      	lsls	r3, r3, #4
 8015010:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8015014:	68f9      	ldr	r1, [r7, #12]
 8015016:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801501a:	4313      	orrs	r3, r2
 801501c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 801501e:	2300      	movs	r3, #0
}
 8015020:	4618      	mov	r0, r3
 8015022:	3714      	adds	r7, #20
 8015024:	46bd      	mov	sp, r7
 8015026:	f85d 7b04 	ldr.w	r7, [sp], #4
 801502a:	4770      	bx	lr

0801502c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 801502c:	b480      	push	{r7}
 801502e:	b085      	sub	sp, #20
 8015030:	af00      	add	r7, sp, #0
 8015032:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015034:	687b      	ldr	r3, [r7, #4]
 8015036:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8015038:	68fb      	ldr	r3, [r7, #12]
 801503a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 801503e:	681b      	ldr	r3, [r3, #0]
 8015040:	68fa      	ldr	r2, [r7, #12]
 8015042:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8015046:	f023 0303 	bic.w	r3, r3, #3
 801504a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 801504c:	68fb      	ldr	r3, [r7, #12]
 801504e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015052:	685b      	ldr	r3, [r3, #4]
 8015054:	68fa      	ldr	r2, [r7, #12]
 8015056:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801505a:	f023 0302 	bic.w	r3, r3, #2
 801505e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8015060:	2300      	movs	r3, #0
}
 8015062:	4618      	mov	r0, r3
 8015064:	3714      	adds	r7, #20
 8015066:	46bd      	mov	sp, r7
 8015068:	f85d 7b04 	ldr.w	r7, [sp], #4
 801506c:	4770      	bx	lr

0801506e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 801506e:	b480      	push	{r7}
 8015070:	b085      	sub	sp, #20
 8015072:	af00      	add	r7, sp, #0
 8015074:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015076:	687b      	ldr	r3, [r7, #4]
 8015078:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 801507a:	68fb      	ldr	r3, [r7, #12]
 801507c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8015080:	681b      	ldr	r3, [r3, #0]
 8015082:	68fa      	ldr	r2, [r7, #12]
 8015084:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8015088:	f023 0303 	bic.w	r3, r3, #3
 801508c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 801508e:	68fb      	ldr	r3, [r7, #12]
 8015090:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015094:	685b      	ldr	r3, [r3, #4]
 8015096:	68fa      	ldr	r2, [r7, #12]
 8015098:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801509c:	f043 0302 	orr.w	r3, r3, #2
 80150a0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80150a2:	2300      	movs	r3, #0
}
 80150a4:	4618      	mov	r0, r3
 80150a6:	3714      	adds	r7, #20
 80150a8:	46bd      	mov	sp, r7
 80150aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80150ae:	4770      	bx	lr

080150b0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80150b0:	b480      	push	{r7}
 80150b2:	b085      	sub	sp, #20
 80150b4:	af00      	add	r7, sp, #0
 80150b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80150b8:	687b      	ldr	r3, [r7, #4]
 80150ba:	695b      	ldr	r3, [r3, #20]
 80150bc:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80150be:	687b      	ldr	r3, [r7, #4]
 80150c0:	699b      	ldr	r3, [r3, #24]
 80150c2:	68fa      	ldr	r2, [r7, #12]
 80150c4:	4013      	ands	r3, r2
 80150c6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80150c8:	68fb      	ldr	r3, [r7, #12]
}
 80150ca:	4618      	mov	r0, r3
 80150cc:	3714      	adds	r7, #20
 80150ce:	46bd      	mov	sp, r7
 80150d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80150d4:	4770      	bx	lr

080150d6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80150d6:	b480      	push	{r7}
 80150d8:	b085      	sub	sp, #20
 80150da:	af00      	add	r7, sp, #0
 80150dc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80150de:	687b      	ldr	r3, [r7, #4]
 80150e0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80150e2:	68fb      	ldr	r3, [r7, #12]
 80150e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80150e8:	699b      	ldr	r3, [r3, #24]
 80150ea:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80150ec:	68fb      	ldr	r3, [r7, #12]
 80150ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80150f2:	69db      	ldr	r3, [r3, #28]
 80150f4:	68ba      	ldr	r2, [r7, #8]
 80150f6:	4013      	ands	r3, r2
 80150f8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80150fa:	68bb      	ldr	r3, [r7, #8]
 80150fc:	0c1b      	lsrs	r3, r3, #16
}
 80150fe:	4618      	mov	r0, r3
 8015100:	3714      	adds	r7, #20
 8015102:	46bd      	mov	sp, r7
 8015104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015108:	4770      	bx	lr

0801510a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 801510a:	b480      	push	{r7}
 801510c:	b085      	sub	sp, #20
 801510e:	af00      	add	r7, sp, #0
 8015110:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015112:	687b      	ldr	r3, [r7, #4]
 8015114:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8015116:	68fb      	ldr	r3, [r7, #12]
 8015118:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801511c:	699b      	ldr	r3, [r3, #24]
 801511e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8015120:	68fb      	ldr	r3, [r7, #12]
 8015122:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015126:	69db      	ldr	r3, [r3, #28]
 8015128:	68ba      	ldr	r2, [r7, #8]
 801512a:	4013      	ands	r3, r2
 801512c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 801512e:	68bb      	ldr	r3, [r7, #8]
 8015130:	b29b      	uxth	r3, r3
}
 8015132:	4618      	mov	r0, r3
 8015134:	3714      	adds	r7, #20
 8015136:	46bd      	mov	sp, r7
 8015138:	f85d 7b04 	ldr.w	r7, [sp], #4
 801513c:	4770      	bx	lr

0801513e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 801513e:	b480      	push	{r7}
 8015140:	b085      	sub	sp, #20
 8015142:	af00      	add	r7, sp, #0
 8015144:	6078      	str	r0, [r7, #4]
 8015146:	460b      	mov	r3, r1
 8015148:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801514a:	687b      	ldr	r3, [r7, #4]
 801514c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 801514e:	78fb      	ldrb	r3, [r7, #3]
 8015150:	015a      	lsls	r2, r3, #5
 8015152:	68fb      	ldr	r3, [r7, #12]
 8015154:	4413      	add	r3, r2
 8015156:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801515a:	689b      	ldr	r3, [r3, #8]
 801515c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 801515e:	68fb      	ldr	r3, [r7, #12]
 8015160:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015164:	695b      	ldr	r3, [r3, #20]
 8015166:	68ba      	ldr	r2, [r7, #8]
 8015168:	4013      	ands	r3, r2
 801516a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 801516c:	68bb      	ldr	r3, [r7, #8]
}
 801516e:	4618      	mov	r0, r3
 8015170:	3714      	adds	r7, #20
 8015172:	46bd      	mov	sp, r7
 8015174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015178:	4770      	bx	lr

0801517a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 801517a:	b480      	push	{r7}
 801517c:	b087      	sub	sp, #28
 801517e:	af00      	add	r7, sp, #0
 8015180:	6078      	str	r0, [r7, #4]
 8015182:	460b      	mov	r3, r1
 8015184:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015186:	687b      	ldr	r3, [r7, #4]
 8015188:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 801518a:	697b      	ldr	r3, [r7, #20]
 801518c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015190:	691b      	ldr	r3, [r3, #16]
 8015192:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8015194:	697b      	ldr	r3, [r7, #20]
 8015196:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801519a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801519c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 801519e:	78fb      	ldrb	r3, [r7, #3]
 80151a0:	f003 030f 	and.w	r3, r3, #15
 80151a4:	68fa      	ldr	r2, [r7, #12]
 80151a6:	fa22 f303 	lsr.w	r3, r2, r3
 80151aa:	01db      	lsls	r3, r3, #7
 80151ac:	b2db      	uxtb	r3, r3
 80151ae:	693a      	ldr	r2, [r7, #16]
 80151b0:	4313      	orrs	r3, r2
 80151b2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80151b4:	78fb      	ldrb	r3, [r7, #3]
 80151b6:	015a      	lsls	r2, r3, #5
 80151b8:	697b      	ldr	r3, [r7, #20]
 80151ba:	4413      	add	r3, r2
 80151bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80151c0:	689b      	ldr	r3, [r3, #8]
 80151c2:	693a      	ldr	r2, [r7, #16]
 80151c4:	4013      	ands	r3, r2
 80151c6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80151c8:	68bb      	ldr	r3, [r7, #8]
}
 80151ca:	4618      	mov	r0, r3
 80151cc:	371c      	adds	r7, #28
 80151ce:	46bd      	mov	sp, r7
 80151d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80151d4:	4770      	bx	lr

080151d6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80151d6:	b480      	push	{r7}
 80151d8:	b083      	sub	sp, #12
 80151da:	af00      	add	r7, sp, #0
 80151dc:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80151de:	687b      	ldr	r3, [r7, #4]
 80151e0:	695b      	ldr	r3, [r3, #20]
 80151e2:	f003 0301 	and.w	r3, r3, #1
}
 80151e6:	4618      	mov	r0, r3
 80151e8:	370c      	adds	r7, #12
 80151ea:	46bd      	mov	sp, r7
 80151ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80151f0:	4770      	bx	lr
	...

080151f4 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 80151f4:	b480      	push	{r7}
 80151f6:	b085      	sub	sp, #20
 80151f8:	af00      	add	r7, sp, #0
 80151fa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80151fc:	687b      	ldr	r3, [r7, #4]
 80151fe:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8015200:	68fb      	ldr	r3, [r7, #12]
 8015202:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015206:	681a      	ldr	r2, [r3, #0]
 8015208:	68fb      	ldr	r3, [r7, #12]
 801520a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801520e:	4619      	mov	r1, r3
 8015210:	4b09      	ldr	r3, [pc, #36]	@ (8015238 <USB_ActivateSetup+0x44>)
 8015212:	4013      	ands	r3, r2
 8015214:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8015216:	68fb      	ldr	r3, [r7, #12]
 8015218:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801521c:	685b      	ldr	r3, [r3, #4]
 801521e:	68fa      	ldr	r2, [r7, #12]
 8015220:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8015224:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8015228:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 801522a:	2300      	movs	r3, #0
}
 801522c:	4618      	mov	r0, r3
 801522e:	3714      	adds	r7, #20
 8015230:	46bd      	mov	sp, r7
 8015232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015236:	4770      	bx	lr
 8015238:	fffff800 	.word	0xfffff800

0801523c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 801523c:	b480      	push	{r7}
 801523e:	b087      	sub	sp, #28
 8015240:	af00      	add	r7, sp, #0
 8015242:	60f8      	str	r0, [r7, #12]
 8015244:	460b      	mov	r3, r1
 8015246:	607a      	str	r2, [r7, #4]
 8015248:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801524a:	68fb      	ldr	r3, [r7, #12]
 801524c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 801524e:	68fb      	ldr	r3, [r7, #12]
 8015250:	333c      	adds	r3, #60	@ 0x3c
 8015252:	3304      	adds	r3, #4
 8015254:	681b      	ldr	r3, [r3, #0]
 8015256:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8015258:	693b      	ldr	r3, [r7, #16]
 801525a:	4a26      	ldr	r2, [pc, #152]	@ (80152f4 <USB_EP0_OutStart+0xb8>)
 801525c:	4293      	cmp	r3, r2
 801525e:	d90a      	bls.n	8015276 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8015260:	697b      	ldr	r3, [r7, #20]
 8015262:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015266:	681b      	ldr	r3, [r3, #0]
 8015268:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801526c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8015270:	d101      	bne.n	8015276 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8015272:	2300      	movs	r3, #0
 8015274:	e037      	b.n	80152e6 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8015276:	697b      	ldr	r3, [r7, #20]
 8015278:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801527c:	461a      	mov	r2, r3
 801527e:	2300      	movs	r3, #0
 8015280:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8015282:	697b      	ldr	r3, [r7, #20]
 8015284:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015288:	691b      	ldr	r3, [r3, #16]
 801528a:	697a      	ldr	r2, [r7, #20]
 801528c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015290:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8015294:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8015296:	697b      	ldr	r3, [r7, #20]
 8015298:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801529c:	691b      	ldr	r3, [r3, #16]
 801529e:	697a      	ldr	r2, [r7, #20]
 80152a0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80152a4:	f043 0318 	orr.w	r3, r3, #24
 80152a8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80152aa:	697b      	ldr	r3, [r7, #20]
 80152ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80152b0:	691b      	ldr	r3, [r3, #16]
 80152b2:	697a      	ldr	r2, [r7, #20]
 80152b4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80152b8:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 80152bc:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80152be:	7afb      	ldrb	r3, [r7, #11]
 80152c0:	2b01      	cmp	r3, #1
 80152c2:	d10f      	bne.n	80152e4 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80152c4:	697b      	ldr	r3, [r7, #20]
 80152c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80152ca:	461a      	mov	r2, r3
 80152cc:	687b      	ldr	r3, [r7, #4]
 80152ce:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80152d0:	697b      	ldr	r3, [r7, #20]
 80152d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80152d6:	681b      	ldr	r3, [r3, #0]
 80152d8:	697a      	ldr	r2, [r7, #20]
 80152da:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80152de:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 80152e2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80152e4:	2300      	movs	r3, #0
}
 80152e6:	4618      	mov	r0, r3
 80152e8:	371c      	adds	r7, #28
 80152ea:	46bd      	mov	sp, r7
 80152ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80152f0:	4770      	bx	lr
 80152f2:	bf00      	nop
 80152f4:	4f54300a 	.word	0x4f54300a

080152f8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80152f8:	b480      	push	{r7}
 80152fa:	b085      	sub	sp, #20
 80152fc:	af00      	add	r7, sp, #0
 80152fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8015300:	2300      	movs	r3, #0
 8015302:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8015304:	68fb      	ldr	r3, [r7, #12]
 8015306:	3301      	adds	r3, #1
 8015308:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801530a:	68fb      	ldr	r3, [r7, #12]
 801530c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8015310:	d901      	bls.n	8015316 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8015312:	2303      	movs	r3, #3
 8015314:	e01b      	b.n	801534e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8015316:	687b      	ldr	r3, [r7, #4]
 8015318:	691b      	ldr	r3, [r3, #16]
 801531a:	2b00      	cmp	r3, #0
 801531c:	daf2      	bge.n	8015304 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 801531e:	2300      	movs	r3, #0
 8015320:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8015322:	687b      	ldr	r3, [r7, #4]
 8015324:	691b      	ldr	r3, [r3, #16]
 8015326:	f043 0201 	orr.w	r2, r3, #1
 801532a:	687b      	ldr	r3, [r7, #4]
 801532c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 801532e:	68fb      	ldr	r3, [r7, #12]
 8015330:	3301      	adds	r3, #1
 8015332:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8015334:	68fb      	ldr	r3, [r7, #12]
 8015336:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801533a:	d901      	bls.n	8015340 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 801533c:	2303      	movs	r3, #3
 801533e:	e006      	b.n	801534e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8015340:	687b      	ldr	r3, [r7, #4]
 8015342:	691b      	ldr	r3, [r3, #16]
 8015344:	f003 0301 	and.w	r3, r3, #1
 8015348:	2b01      	cmp	r3, #1
 801534a:	d0f0      	beq.n	801532e <USB_CoreReset+0x36>

  return HAL_OK;
 801534c:	2300      	movs	r3, #0
}
 801534e:	4618      	mov	r0, r3
 8015350:	3714      	adds	r7, #20
 8015352:	46bd      	mov	sp, r7
 8015354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015358:	4770      	bx	lr
	...

0801535c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801535c:	b580      	push	{r7, lr}
 801535e:	b084      	sub	sp, #16
 8015360:	af00      	add	r7, sp, #0
 8015362:	6078      	str	r0, [r7, #4]
 8015364:	460b      	mov	r3, r1
 8015366:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8015368:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 801536c:	f002 fd12 	bl	8017d94 <USBD_static_malloc>
 8015370:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8015372:	68fb      	ldr	r3, [r7, #12]
 8015374:	2b00      	cmp	r3, #0
 8015376:	d109      	bne.n	801538c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8015378:	687b      	ldr	r3, [r7, #4]
 801537a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801537e:	687b      	ldr	r3, [r7, #4]
 8015380:	32b0      	adds	r2, #176	@ 0xb0
 8015382:	2100      	movs	r1, #0
 8015384:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8015388:	2302      	movs	r3, #2
 801538a:	e0d4      	b.n	8015536 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 801538c:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8015390:	2100      	movs	r1, #0
 8015392:	68f8      	ldr	r0, [r7, #12]
 8015394:	f003 ffc6 	bl	8019324 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8015398:	687b      	ldr	r3, [r7, #4]
 801539a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801539e:	687b      	ldr	r3, [r7, #4]
 80153a0:	32b0      	adds	r2, #176	@ 0xb0
 80153a2:	68f9      	ldr	r1, [r7, #12]
 80153a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80153a8:	687b      	ldr	r3, [r7, #4]
 80153aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80153ae:	687b      	ldr	r3, [r7, #4]
 80153b0:	32b0      	adds	r2, #176	@ 0xb0
 80153b2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80153b6:	687b      	ldr	r3, [r7, #4]
 80153b8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80153bc:	687b      	ldr	r3, [r7, #4]
 80153be:	7c1b      	ldrb	r3, [r3, #16]
 80153c0:	2b00      	cmp	r3, #0
 80153c2:	d138      	bne.n	8015436 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80153c4:	4b5e      	ldr	r3, [pc, #376]	@ (8015540 <USBD_CDC_Init+0x1e4>)
 80153c6:	7819      	ldrb	r1, [r3, #0]
 80153c8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80153cc:	2202      	movs	r2, #2
 80153ce:	6878      	ldr	r0, [r7, #4]
 80153d0:	f002 fbbd 	bl	8017b4e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80153d4:	4b5a      	ldr	r3, [pc, #360]	@ (8015540 <USBD_CDC_Init+0x1e4>)
 80153d6:	781b      	ldrb	r3, [r3, #0]
 80153d8:	f003 020f 	and.w	r2, r3, #15
 80153dc:	6879      	ldr	r1, [r7, #4]
 80153de:	4613      	mov	r3, r2
 80153e0:	009b      	lsls	r3, r3, #2
 80153e2:	4413      	add	r3, r2
 80153e4:	009b      	lsls	r3, r3, #2
 80153e6:	440b      	add	r3, r1
 80153e8:	3324      	adds	r3, #36	@ 0x24
 80153ea:	2201      	movs	r2, #1
 80153ec:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80153ee:	4b55      	ldr	r3, [pc, #340]	@ (8015544 <USBD_CDC_Init+0x1e8>)
 80153f0:	7819      	ldrb	r1, [r3, #0]
 80153f2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80153f6:	2202      	movs	r2, #2
 80153f8:	6878      	ldr	r0, [r7, #4]
 80153fa:	f002 fba8 	bl	8017b4e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80153fe:	4b51      	ldr	r3, [pc, #324]	@ (8015544 <USBD_CDC_Init+0x1e8>)
 8015400:	781b      	ldrb	r3, [r3, #0]
 8015402:	f003 020f 	and.w	r2, r3, #15
 8015406:	6879      	ldr	r1, [r7, #4]
 8015408:	4613      	mov	r3, r2
 801540a:	009b      	lsls	r3, r3, #2
 801540c:	4413      	add	r3, r2
 801540e:	009b      	lsls	r3, r3, #2
 8015410:	440b      	add	r3, r1
 8015412:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8015416:	2201      	movs	r2, #1
 8015418:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 801541a:	4b4b      	ldr	r3, [pc, #300]	@ (8015548 <USBD_CDC_Init+0x1ec>)
 801541c:	781b      	ldrb	r3, [r3, #0]
 801541e:	f003 020f 	and.w	r2, r3, #15
 8015422:	6879      	ldr	r1, [r7, #4]
 8015424:	4613      	mov	r3, r2
 8015426:	009b      	lsls	r3, r3, #2
 8015428:	4413      	add	r3, r2
 801542a:	009b      	lsls	r3, r3, #2
 801542c:	440b      	add	r3, r1
 801542e:	3326      	adds	r3, #38	@ 0x26
 8015430:	2210      	movs	r2, #16
 8015432:	801a      	strh	r2, [r3, #0]
 8015434:	e035      	b.n	80154a2 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8015436:	4b42      	ldr	r3, [pc, #264]	@ (8015540 <USBD_CDC_Init+0x1e4>)
 8015438:	7819      	ldrb	r1, [r3, #0]
 801543a:	2340      	movs	r3, #64	@ 0x40
 801543c:	2202      	movs	r2, #2
 801543e:	6878      	ldr	r0, [r7, #4]
 8015440:	f002 fb85 	bl	8017b4e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8015444:	4b3e      	ldr	r3, [pc, #248]	@ (8015540 <USBD_CDC_Init+0x1e4>)
 8015446:	781b      	ldrb	r3, [r3, #0]
 8015448:	f003 020f 	and.w	r2, r3, #15
 801544c:	6879      	ldr	r1, [r7, #4]
 801544e:	4613      	mov	r3, r2
 8015450:	009b      	lsls	r3, r3, #2
 8015452:	4413      	add	r3, r2
 8015454:	009b      	lsls	r3, r3, #2
 8015456:	440b      	add	r3, r1
 8015458:	3324      	adds	r3, #36	@ 0x24
 801545a:	2201      	movs	r2, #1
 801545c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 801545e:	4b39      	ldr	r3, [pc, #228]	@ (8015544 <USBD_CDC_Init+0x1e8>)
 8015460:	7819      	ldrb	r1, [r3, #0]
 8015462:	2340      	movs	r3, #64	@ 0x40
 8015464:	2202      	movs	r2, #2
 8015466:	6878      	ldr	r0, [r7, #4]
 8015468:	f002 fb71 	bl	8017b4e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 801546c:	4b35      	ldr	r3, [pc, #212]	@ (8015544 <USBD_CDC_Init+0x1e8>)
 801546e:	781b      	ldrb	r3, [r3, #0]
 8015470:	f003 020f 	and.w	r2, r3, #15
 8015474:	6879      	ldr	r1, [r7, #4]
 8015476:	4613      	mov	r3, r2
 8015478:	009b      	lsls	r3, r3, #2
 801547a:	4413      	add	r3, r2
 801547c:	009b      	lsls	r3, r3, #2
 801547e:	440b      	add	r3, r1
 8015480:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8015484:	2201      	movs	r2, #1
 8015486:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8015488:	4b2f      	ldr	r3, [pc, #188]	@ (8015548 <USBD_CDC_Init+0x1ec>)
 801548a:	781b      	ldrb	r3, [r3, #0]
 801548c:	f003 020f 	and.w	r2, r3, #15
 8015490:	6879      	ldr	r1, [r7, #4]
 8015492:	4613      	mov	r3, r2
 8015494:	009b      	lsls	r3, r3, #2
 8015496:	4413      	add	r3, r2
 8015498:	009b      	lsls	r3, r3, #2
 801549a:	440b      	add	r3, r1
 801549c:	3326      	adds	r3, #38	@ 0x26
 801549e:	2210      	movs	r2, #16
 80154a0:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80154a2:	4b29      	ldr	r3, [pc, #164]	@ (8015548 <USBD_CDC_Init+0x1ec>)
 80154a4:	7819      	ldrb	r1, [r3, #0]
 80154a6:	2308      	movs	r3, #8
 80154a8:	2203      	movs	r2, #3
 80154aa:	6878      	ldr	r0, [r7, #4]
 80154ac:	f002 fb4f 	bl	8017b4e <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80154b0:	4b25      	ldr	r3, [pc, #148]	@ (8015548 <USBD_CDC_Init+0x1ec>)
 80154b2:	781b      	ldrb	r3, [r3, #0]
 80154b4:	f003 020f 	and.w	r2, r3, #15
 80154b8:	6879      	ldr	r1, [r7, #4]
 80154ba:	4613      	mov	r3, r2
 80154bc:	009b      	lsls	r3, r3, #2
 80154be:	4413      	add	r3, r2
 80154c0:	009b      	lsls	r3, r3, #2
 80154c2:	440b      	add	r3, r1
 80154c4:	3324      	adds	r3, #36	@ 0x24
 80154c6:	2201      	movs	r2, #1
 80154c8:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80154ca:	68fb      	ldr	r3, [r7, #12]
 80154cc:	2200      	movs	r2, #0
 80154ce:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80154d2:	687b      	ldr	r3, [r7, #4]
 80154d4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80154d8:	687a      	ldr	r2, [r7, #4]
 80154da:	33b0      	adds	r3, #176	@ 0xb0
 80154dc:	009b      	lsls	r3, r3, #2
 80154de:	4413      	add	r3, r2
 80154e0:	685b      	ldr	r3, [r3, #4]
 80154e2:	681b      	ldr	r3, [r3, #0]
 80154e4:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80154e6:	68fb      	ldr	r3, [r7, #12]
 80154e8:	2200      	movs	r2, #0
 80154ea:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80154ee:	68fb      	ldr	r3, [r7, #12]
 80154f0:	2200      	movs	r2, #0
 80154f2:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 80154f6:	68fb      	ldr	r3, [r7, #12]
 80154f8:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80154fc:	2b00      	cmp	r3, #0
 80154fe:	d101      	bne.n	8015504 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8015500:	2302      	movs	r3, #2
 8015502:	e018      	b.n	8015536 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8015504:	687b      	ldr	r3, [r7, #4]
 8015506:	7c1b      	ldrb	r3, [r3, #16]
 8015508:	2b00      	cmp	r3, #0
 801550a:	d10a      	bne.n	8015522 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 801550c:	4b0d      	ldr	r3, [pc, #52]	@ (8015544 <USBD_CDC_Init+0x1e8>)
 801550e:	7819      	ldrb	r1, [r3, #0]
 8015510:	68fb      	ldr	r3, [r7, #12]
 8015512:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8015516:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801551a:	6878      	ldr	r0, [r7, #4]
 801551c:	f002 fc06 	bl	8017d2c <USBD_LL_PrepareReceive>
 8015520:	e008      	b.n	8015534 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8015522:	4b08      	ldr	r3, [pc, #32]	@ (8015544 <USBD_CDC_Init+0x1e8>)
 8015524:	7819      	ldrb	r1, [r3, #0]
 8015526:	68fb      	ldr	r3, [r7, #12]
 8015528:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 801552c:	2340      	movs	r3, #64	@ 0x40
 801552e:	6878      	ldr	r0, [r7, #4]
 8015530:	f002 fbfc 	bl	8017d2c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8015534:	2300      	movs	r3, #0
}
 8015536:	4618      	mov	r0, r3
 8015538:	3710      	adds	r7, #16
 801553a:	46bd      	mov	sp, r7
 801553c:	bd80      	pop	{r7, pc}
 801553e:	bf00      	nop
 8015540:	24000097 	.word	0x24000097
 8015544:	24000098 	.word	0x24000098
 8015548:	24000099 	.word	0x24000099

0801554c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801554c:	b580      	push	{r7, lr}
 801554e:	b082      	sub	sp, #8
 8015550:	af00      	add	r7, sp, #0
 8015552:	6078      	str	r0, [r7, #4]
 8015554:	460b      	mov	r3, r1
 8015556:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8015558:	4b3a      	ldr	r3, [pc, #232]	@ (8015644 <USBD_CDC_DeInit+0xf8>)
 801555a:	781b      	ldrb	r3, [r3, #0]
 801555c:	4619      	mov	r1, r3
 801555e:	6878      	ldr	r0, [r7, #4]
 8015560:	f002 fb1b 	bl	8017b9a <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8015564:	4b37      	ldr	r3, [pc, #220]	@ (8015644 <USBD_CDC_DeInit+0xf8>)
 8015566:	781b      	ldrb	r3, [r3, #0]
 8015568:	f003 020f 	and.w	r2, r3, #15
 801556c:	6879      	ldr	r1, [r7, #4]
 801556e:	4613      	mov	r3, r2
 8015570:	009b      	lsls	r3, r3, #2
 8015572:	4413      	add	r3, r2
 8015574:	009b      	lsls	r3, r3, #2
 8015576:	440b      	add	r3, r1
 8015578:	3324      	adds	r3, #36	@ 0x24
 801557a:	2200      	movs	r2, #0
 801557c:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 801557e:	4b32      	ldr	r3, [pc, #200]	@ (8015648 <USBD_CDC_DeInit+0xfc>)
 8015580:	781b      	ldrb	r3, [r3, #0]
 8015582:	4619      	mov	r1, r3
 8015584:	6878      	ldr	r0, [r7, #4]
 8015586:	f002 fb08 	bl	8017b9a <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 801558a:	4b2f      	ldr	r3, [pc, #188]	@ (8015648 <USBD_CDC_DeInit+0xfc>)
 801558c:	781b      	ldrb	r3, [r3, #0]
 801558e:	f003 020f 	and.w	r2, r3, #15
 8015592:	6879      	ldr	r1, [r7, #4]
 8015594:	4613      	mov	r3, r2
 8015596:	009b      	lsls	r3, r3, #2
 8015598:	4413      	add	r3, r2
 801559a:	009b      	lsls	r3, r3, #2
 801559c:	440b      	add	r3, r1
 801559e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80155a2:	2200      	movs	r2, #0
 80155a4:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80155a6:	4b29      	ldr	r3, [pc, #164]	@ (801564c <USBD_CDC_DeInit+0x100>)
 80155a8:	781b      	ldrb	r3, [r3, #0]
 80155aa:	4619      	mov	r1, r3
 80155ac:	6878      	ldr	r0, [r7, #4]
 80155ae:	f002 faf4 	bl	8017b9a <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80155b2:	4b26      	ldr	r3, [pc, #152]	@ (801564c <USBD_CDC_DeInit+0x100>)
 80155b4:	781b      	ldrb	r3, [r3, #0]
 80155b6:	f003 020f 	and.w	r2, r3, #15
 80155ba:	6879      	ldr	r1, [r7, #4]
 80155bc:	4613      	mov	r3, r2
 80155be:	009b      	lsls	r3, r3, #2
 80155c0:	4413      	add	r3, r2
 80155c2:	009b      	lsls	r3, r3, #2
 80155c4:	440b      	add	r3, r1
 80155c6:	3324      	adds	r3, #36	@ 0x24
 80155c8:	2200      	movs	r2, #0
 80155ca:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80155cc:	4b1f      	ldr	r3, [pc, #124]	@ (801564c <USBD_CDC_DeInit+0x100>)
 80155ce:	781b      	ldrb	r3, [r3, #0]
 80155d0:	f003 020f 	and.w	r2, r3, #15
 80155d4:	6879      	ldr	r1, [r7, #4]
 80155d6:	4613      	mov	r3, r2
 80155d8:	009b      	lsls	r3, r3, #2
 80155da:	4413      	add	r3, r2
 80155dc:	009b      	lsls	r3, r3, #2
 80155de:	440b      	add	r3, r1
 80155e0:	3326      	adds	r3, #38	@ 0x26
 80155e2:	2200      	movs	r2, #0
 80155e4:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80155e6:	687b      	ldr	r3, [r7, #4]
 80155e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80155ec:	687b      	ldr	r3, [r7, #4]
 80155ee:	32b0      	adds	r2, #176	@ 0xb0
 80155f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80155f4:	2b00      	cmp	r3, #0
 80155f6:	d01f      	beq.n	8015638 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80155f8:	687b      	ldr	r3, [r7, #4]
 80155fa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80155fe:	687a      	ldr	r2, [r7, #4]
 8015600:	33b0      	adds	r3, #176	@ 0xb0
 8015602:	009b      	lsls	r3, r3, #2
 8015604:	4413      	add	r3, r2
 8015606:	685b      	ldr	r3, [r3, #4]
 8015608:	685b      	ldr	r3, [r3, #4]
 801560a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 801560c:	687b      	ldr	r3, [r7, #4]
 801560e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015612:	687b      	ldr	r3, [r7, #4]
 8015614:	32b0      	adds	r2, #176	@ 0xb0
 8015616:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801561a:	4618      	mov	r0, r3
 801561c:	f002 fbc8 	bl	8017db0 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8015620:	687b      	ldr	r3, [r7, #4]
 8015622:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015626:	687b      	ldr	r3, [r7, #4]
 8015628:	32b0      	adds	r2, #176	@ 0xb0
 801562a:	2100      	movs	r1, #0
 801562c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8015630:	687b      	ldr	r3, [r7, #4]
 8015632:	2200      	movs	r2, #0
 8015634:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8015638:	2300      	movs	r3, #0
}
 801563a:	4618      	mov	r0, r3
 801563c:	3708      	adds	r7, #8
 801563e:	46bd      	mov	sp, r7
 8015640:	bd80      	pop	{r7, pc}
 8015642:	bf00      	nop
 8015644:	24000097 	.word	0x24000097
 8015648:	24000098 	.word	0x24000098
 801564c:	24000099 	.word	0x24000099

08015650 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8015650:	b580      	push	{r7, lr}
 8015652:	b086      	sub	sp, #24
 8015654:	af00      	add	r7, sp, #0
 8015656:	6078      	str	r0, [r7, #4]
 8015658:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801565a:	687b      	ldr	r3, [r7, #4]
 801565c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015660:	687b      	ldr	r3, [r7, #4]
 8015662:	32b0      	adds	r2, #176	@ 0xb0
 8015664:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015668:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 801566a:	2300      	movs	r3, #0
 801566c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 801566e:	2300      	movs	r3, #0
 8015670:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8015672:	2300      	movs	r3, #0
 8015674:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8015676:	693b      	ldr	r3, [r7, #16]
 8015678:	2b00      	cmp	r3, #0
 801567a:	d101      	bne.n	8015680 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 801567c:	2303      	movs	r3, #3
 801567e:	e0bf      	b.n	8015800 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8015680:	683b      	ldr	r3, [r7, #0]
 8015682:	781b      	ldrb	r3, [r3, #0]
 8015684:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8015688:	2b00      	cmp	r3, #0
 801568a:	d050      	beq.n	801572e <USBD_CDC_Setup+0xde>
 801568c:	2b20      	cmp	r3, #32
 801568e:	f040 80af 	bne.w	80157f0 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8015692:	683b      	ldr	r3, [r7, #0]
 8015694:	88db      	ldrh	r3, [r3, #6]
 8015696:	2b00      	cmp	r3, #0
 8015698:	d03a      	beq.n	8015710 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 801569a:	683b      	ldr	r3, [r7, #0]
 801569c:	781b      	ldrb	r3, [r3, #0]
 801569e:	b25b      	sxtb	r3, r3
 80156a0:	2b00      	cmp	r3, #0
 80156a2:	da1b      	bge.n	80156dc <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80156a4:	687b      	ldr	r3, [r7, #4]
 80156a6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80156aa:	687a      	ldr	r2, [r7, #4]
 80156ac:	33b0      	adds	r3, #176	@ 0xb0
 80156ae:	009b      	lsls	r3, r3, #2
 80156b0:	4413      	add	r3, r2
 80156b2:	685b      	ldr	r3, [r3, #4]
 80156b4:	689b      	ldr	r3, [r3, #8]
 80156b6:	683a      	ldr	r2, [r7, #0]
 80156b8:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80156ba:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80156bc:	683a      	ldr	r2, [r7, #0]
 80156be:	88d2      	ldrh	r2, [r2, #6]
 80156c0:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80156c2:	683b      	ldr	r3, [r7, #0]
 80156c4:	88db      	ldrh	r3, [r3, #6]
 80156c6:	2b07      	cmp	r3, #7
 80156c8:	bf28      	it	cs
 80156ca:	2307      	movcs	r3, #7
 80156cc:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80156ce:	693b      	ldr	r3, [r7, #16]
 80156d0:	89fa      	ldrh	r2, [r7, #14]
 80156d2:	4619      	mov	r1, r3
 80156d4:	6878      	ldr	r0, [r7, #4]
 80156d6:	f001 fdbd 	bl	8017254 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80156da:	e090      	b.n	80157fe <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80156dc:	683b      	ldr	r3, [r7, #0]
 80156de:	785a      	ldrb	r2, [r3, #1]
 80156e0:	693b      	ldr	r3, [r7, #16]
 80156e2:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80156e6:	683b      	ldr	r3, [r7, #0]
 80156e8:	88db      	ldrh	r3, [r3, #6]
 80156ea:	2b3f      	cmp	r3, #63	@ 0x3f
 80156ec:	d803      	bhi.n	80156f6 <USBD_CDC_Setup+0xa6>
 80156ee:	683b      	ldr	r3, [r7, #0]
 80156f0:	88db      	ldrh	r3, [r3, #6]
 80156f2:	b2da      	uxtb	r2, r3
 80156f4:	e000      	b.n	80156f8 <USBD_CDC_Setup+0xa8>
 80156f6:	2240      	movs	r2, #64	@ 0x40
 80156f8:	693b      	ldr	r3, [r7, #16]
 80156fa:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80156fe:	6939      	ldr	r1, [r7, #16]
 8015700:	693b      	ldr	r3, [r7, #16]
 8015702:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8015706:	461a      	mov	r2, r3
 8015708:	6878      	ldr	r0, [r7, #4]
 801570a:	f001 fdcf 	bl	80172ac <USBD_CtlPrepareRx>
      break;
 801570e:	e076      	b.n	80157fe <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8015710:	687b      	ldr	r3, [r7, #4]
 8015712:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8015716:	687a      	ldr	r2, [r7, #4]
 8015718:	33b0      	adds	r3, #176	@ 0xb0
 801571a:	009b      	lsls	r3, r3, #2
 801571c:	4413      	add	r3, r2
 801571e:	685b      	ldr	r3, [r3, #4]
 8015720:	689b      	ldr	r3, [r3, #8]
 8015722:	683a      	ldr	r2, [r7, #0]
 8015724:	7850      	ldrb	r0, [r2, #1]
 8015726:	2200      	movs	r2, #0
 8015728:	6839      	ldr	r1, [r7, #0]
 801572a:	4798      	blx	r3
      break;
 801572c:	e067      	b.n	80157fe <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801572e:	683b      	ldr	r3, [r7, #0]
 8015730:	785b      	ldrb	r3, [r3, #1]
 8015732:	2b0b      	cmp	r3, #11
 8015734:	d851      	bhi.n	80157da <USBD_CDC_Setup+0x18a>
 8015736:	a201      	add	r2, pc, #4	@ (adr r2, 801573c <USBD_CDC_Setup+0xec>)
 8015738:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801573c:	0801576d 	.word	0x0801576d
 8015740:	080157e9 	.word	0x080157e9
 8015744:	080157db 	.word	0x080157db
 8015748:	080157db 	.word	0x080157db
 801574c:	080157db 	.word	0x080157db
 8015750:	080157db 	.word	0x080157db
 8015754:	080157db 	.word	0x080157db
 8015758:	080157db 	.word	0x080157db
 801575c:	080157db 	.word	0x080157db
 8015760:	080157db 	.word	0x080157db
 8015764:	08015797 	.word	0x08015797
 8015768:	080157c1 	.word	0x080157c1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801576c:	687b      	ldr	r3, [r7, #4]
 801576e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8015772:	b2db      	uxtb	r3, r3
 8015774:	2b03      	cmp	r3, #3
 8015776:	d107      	bne.n	8015788 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8015778:	f107 030a 	add.w	r3, r7, #10
 801577c:	2202      	movs	r2, #2
 801577e:	4619      	mov	r1, r3
 8015780:	6878      	ldr	r0, [r7, #4]
 8015782:	f001 fd67 	bl	8017254 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8015786:	e032      	b.n	80157ee <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8015788:	6839      	ldr	r1, [r7, #0]
 801578a:	6878      	ldr	r0, [r7, #4]
 801578c:	f001 fce5 	bl	801715a <USBD_CtlError>
            ret = USBD_FAIL;
 8015790:	2303      	movs	r3, #3
 8015792:	75fb      	strb	r3, [r7, #23]
          break;
 8015794:	e02b      	b.n	80157ee <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015796:	687b      	ldr	r3, [r7, #4]
 8015798:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801579c:	b2db      	uxtb	r3, r3
 801579e:	2b03      	cmp	r3, #3
 80157a0:	d107      	bne.n	80157b2 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80157a2:	f107 030d 	add.w	r3, r7, #13
 80157a6:	2201      	movs	r2, #1
 80157a8:	4619      	mov	r1, r3
 80157aa:	6878      	ldr	r0, [r7, #4]
 80157ac:	f001 fd52 	bl	8017254 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80157b0:	e01d      	b.n	80157ee <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80157b2:	6839      	ldr	r1, [r7, #0]
 80157b4:	6878      	ldr	r0, [r7, #4]
 80157b6:	f001 fcd0 	bl	801715a <USBD_CtlError>
            ret = USBD_FAIL;
 80157ba:	2303      	movs	r3, #3
 80157bc:	75fb      	strb	r3, [r7, #23]
          break;
 80157be:	e016      	b.n	80157ee <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80157c0:	687b      	ldr	r3, [r7, #4]
 80157c2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80157c6:	b2db      	uxtb	r3, r3
 80157c8:	2b03      	cmp	r3, #3
 80157ca:	d00f      	beq.n	80157ec <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 80157cc:	6839      	ldr	r1, [r7, #0]
 80157ce:	6878      	ldr	r0, [r7, #4]
 80157d0:	f001 fcc3 	bl	801715a <USBD_CtlError>
            ret = USBD_FAIL;
 80157d4:	2303      	movs	r3, #3
 80157d6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80157d8:	e008      	b.n	80157ec <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80157da:	6839      	ldr	r1, [r7, #0]
 80157dc:	6878      	ldr	r0, [r7, #4]
 80157de:	f001 fcbc 	bl	801715a <USBD_CtlError>
          ret = USBD_FAIL;
 80157e2:	2303      	movs	r3, #3
 80157e4:	75fb      	strb	r3, [r7, #23]
          break;
 80157e6:	e002      	b.n	80157ee <USBD_CDC_Setup+0x19e>
          break;
 80157e8:	bf00      	nop
 80157ea:	e008      	b.n	80157fe <USBD_CDC_Setup+0x1ae>
          break;
 80157ec:	bf00      	nop
      }
      break;
 80157ee:	e006      	b.n	80157fe <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80157f0:	6839      	ldr	r1, [r7, #0]
 80157f2:	6878      	ldr	r0, [r7, #4]
 80157f4:	f001 fcb1 	bl	801715a <USBD_CtlError>
      ret = USBD_FAIL;
 80157f8:	2303      	movs	r3, #3
 80157fa:	75fb      	strb	r3, [r7, #23]
      break;
 80157fc:	bf00      	nop
  }

  return (uint8_t)ret;
 80157fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8015800:	4618      	mov	r0, r3
 8015802:	3718      	adds	r7, #24
 8015804:	46bd      	mov	sp, r7
 8015806:	bd80      	pop	{r7, pc}

08015808 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8015808:	b580      	push	{r7, lr}
 801580a:	b084      	sub	sp, #16
 801580c:	af00      	add	r7, sp, #0
 801580e:	6078      	str	r0, [r7, #4]
 8015810:	460b      	mov	r3, r1
 8015812:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8015814:	687b      	ldr	r3, [r7, #4]
 8015816:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801581a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 801581c:	687b      	ldr	r3, [r7, #4]
 801581e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015822:	687b      	ldr	r3, [r7, #4]
 8015824:	32b0      	adds	r2, #176	@ 0xb0
 8015826:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801582a:	2b00      	cmp	r3, #0
 801582c:	d101      	bne.n	8015832 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 801582e:	2303      	movs	r3, #3
 8015830:	e065      	b.n	80158fe <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015832:	687b      	ldr	r3, [r7, #4]
 8015834:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015838:	687b      	ldr	r3, [r7, #4]
 801583a:	32b0      	adds	r2, #176	@ 0xb0
 801583c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015840:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8015842:	78fb      	ldrb	r3, [r7, #3]
 8015844:	f003 020f 	and.w	r2, r3, #15
 8015848:	6879      	ldr	r1, [r7, #4]
 801584a:	4613      	mov	r3, r2
 801584c:	009b      	lsls	r3, r3, #2
 801584e:	4413      	add	r3, r2
 8015850:	009b      	lsls	r3, r3, #2
 8015852:	440b      	add	r3, r1
 8015854:	3318      	adds	r3, #24
 8015856:	681b      	ldr	r3, [r3, #0]
 8015858:	2b00      	cmp	r3, #0
 801585a:	d02f      	beq.n	80158bc <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 801585c:	78fb      	ldrb	r3, [r7, #3]
 801585e:	f003 020f 	and.w	r2, r3, #15
 8015862:	6879      	ldr	r1, [r7, #4]
 8015864:	4613      	mov	r3, r2
 8015866:	009b      	lsls	r3, r3, #2
 8015868:	4413      	add	r3, r2
 801586a:	009b      	lsls	r3, r3, #2
 801586c:	440b      	add	r3, r1
 801586e:	3318      	adds	r3, #24
 8015870:	681a      	ldr	r2, [r3, #0]
 8015872:	78fb      	ldrb	r3, [r7, #3]
 8015874:	f003 010f 	and.w	r1, r3, #15
 8015878:	68f8      	ldr	r0, [r7, #12]
 801587a:	460b      	mov	r3, r1
 801587c:	00db      	lsls	r3, r3, #3
 801587e:	440b      	add	r3, r1
 8015880:	009b      	lsls	r3, r3, #2
 8015882:	4403      	add	r3, r0
 8015884:	331c      	adds	r3, #28
 8015886:	681b      	ldr	r3, [r3, #0]
 8015888:	fbb2 f1f3 	udiv	r1, r2, r3
 801588c:	fb01 f303 	mul.w	r3, r1, r3
 8015890:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8015892:	2b00      	cmp	r3, #0
 8015894:	d112      	bne.n	80158bc <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8015896:	78fb      	ldrb	r3, [r7, #3]
 8015898:	f003 020f 	and.w	r2, r3, #15
 801589c:	6879      	ldr	r1, [r7, #4]
 801589e:	4613      	mov	r3, r2
 80158a0:	009b      	lsls	r3, r3, #2
 80158a2:	4413      	add	r3, r2
 80158a4:	009b      	lsls	r3, r3, #2
 80158a6:	440b      	add	r3, r1
 80158a8:	3318      	adds	r3, #24
 80158aa:	2200      	movs	r2, #0
 80158ac:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80158ae:	78f9      	ldrb	r1, [r7, #3]
 80158b0:	2300      	movs	r3, #0
 80158b2:	2200      	movs	r2, #0
 80158b4:	6878      	ldr	r0, [r7, #4]
 80158b6:	f002 fa18 	bl	8017cea <USBD_LL_Transmit>
 80158ba:	e01f      	b.n	80158fc <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80158bc:	68bb      	ldr	r3, [r7, #8]
 80158be:	2200      	movs	r2, #0
 80158c0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80158c4:	687b      	ldr	r3, [r7, #4]
 80158c6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80158ca:	687a      	ldr	r2, [r7, #4]
 80158cc:	33b0      	adds	r3, #176	@ 0xb0
 80158ce:	009b      	lsls	r3, r3, #2
 80158d0:	4413      	add	r3, r2
 80158d2:	685b      	ldr	r3, [r3, #4]
 80158d4:	691b      	ldr	r3, [r3, #16]
 80158d6:	2b00      	cmp	r3, #0
 80158d8:	d010      	beq.n	80158fc <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80158da:	687b      	ldr	r3, [r7, #4]
 80158dc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80158e0:	687a      	ldr	r2, [r7, #4]
 80158e2:	33b0      	adds	r3, #176	@ 0xb0
 80158e4:	009b      	lsls	r3, r3, #2
 80158e6:	4413      	add	r3, r2
 80158e8:	685b      	ldr	r3, [r3, #4]
 80158ea:	691b      	ldr	r3, [r3, #16]
 80158ec:	68ba      	ldr	r2, [r7, #8]
 80158ee:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 80158f2:	68ba      	ldr	r2, [r7, #8]
 80158f4:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 80158f8:	78fa      	ldrb	r2, [r7, #3]
 80158fa:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80158fc:	2300      	movs	r3, #0
}
 80158fe:	4618      	mov	r0, r3
 8015900:	3710      	adds	r7, #16
 8015902:	46bd      	mov	sp, r7
 8015904:	bd80      	pop	{r7, pc}

08015906 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8015906:	b580      	push	{r7, lr}
 8015908:	b084      	sub	sp, #16
 801590a:	af00      	add	r7, sp, #0
 801590c:	6078      	str	r0, [r7, #4]
 801590e:	460b      	mov	r3, r1
 8015910:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015912:	687b      	ldr	r3, [r7, #4]
 8015914:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015918:	687b      	ldr	r3, [r7, #4]
 801591a:	32b0      	adds	r2, #176	@ 0xb0
 801591c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015920:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8015922:	687b      	ldr	r3, [r7, #4]
 8015924:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015928:	687b      	ldr	r3, [r7, #4]
 801592a:	32b0      	adds	r2, #176	@ 0xb0
 801592c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015930:	2b00      	cmp	r3, #0
 8015932:	d101      	bne.n	8015938 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8015934:	2303      	movs	r3, #3
 8015936:	e01a      	b.n	801596e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8015938:	78fb      	ldrb	r3, [r7, #3]
 801593a:	4619      	mov	r1, r3
 801593c:	6878      	ldr	r0, [r7, #4]
 801593e:	f002 fa16 	bl	8017d6e <USBD_LL_GetRxDataSize>
 8015942:	4602      	mov	r2, r0
 8015944:	68fb      	ldr	r3, [r7, #12]
 8015946:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 801594a:	687b      	ldr	r3, [r7, #4]
 801594c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8015950:	687a      	ldr	r2, [r7, #4]
 8015952:	33b0      	adds	r3, #176	@ 0xb0
 8015954:	009b      	lsls	r3, r3, #2
 8015956:	4413      	add	r3, r2
 8015958:	685b      	ldr	r3, [r3, #4]
 801595a:	68db      	ldr	r3, [r3, #12]
 801595c:	68fa      	ldr	r2, [r7, #12]
 801595e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8015962:	68fa      	ldr	r2, [r7, #12]
 8015964:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8015968:	4611      	mov	r1, r2
 801596a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 801596c:	2300      	movs	r3, #0
}
 801596e:	4618      	mov	r0, r3
 8015970:	3710      	adds	r7, #16
 8015972:	46bd      	mov	sp, r7
 8015974:	bd80      	pop	{r7, pc}

08015976 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8015976:	b580      	push	{r7, lr}
 8015978:	b084      	sub	sp, #16
 801597a:	af00      	add	r7, sp, #0
 801597c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801597e:	687b      	ldr	r3, [r7, #4]
 8015980:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015984:	687b      	ldr	r3, [r7, #4]
 8015986:	32b0      	adds	r2, #176	@ 0xb0
 8015988:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801598c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 801598e:	68fb      	ldr	r3, [r7, #12]
 8015990:	2b00      	cmp	r3, #0
 8015992:	d101      	bne.n	8015998 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8015994:	2303      	movs	r3, #3
 8015996:	e024      	b.n	80159e2 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8015998:	687b      	ldr	r3, [r7, #4]
 801599a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801599e:	687a      	ldr	r2, [r7, #4]
 80159a0:	33b0      	adds	r3, #176	@ 0xb0
 80159a2:	009b      	lsls	r3, r3, #2
 80159a4:	4413      	add	r3, r2
 80159a6:	685b      	ldr	r3, [r3, #4]
 80159a8:	2b00      	cmp	r3, #0
 80159aa:	d019      	beq.n	80159e0 <USBD_CDC_EP0_RxReady+0x6a>
 80159ac:	68fb      	ldr	r3, [r7, #12]
 80159ae:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80159b2:	2bff      	cmp	r3, #255	@ 0xff
 80159b4:	d014      	beq.n	80159e0 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80159b6:	687b      	ldr	r3, [r7, #4]
 80159b8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80159bc:	687a      	ldr	r2, [r7, #4]
 80159be:	33b0      	adds	r3, #176	@ 0xb0
 80159c0:	009b      	lsls	r3, r3, #2
 80159c2:	4413      	add	r3, r2
 80159c4:	685b      	ldr	r3, [r3, #4]
 80159c6:	689b      	ldr	r3, [r3, #8]
 80159c8:	68fa      	ldr	r2, [r7, #12]
 80159ca:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 80159ce:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 80159d0:	68fa      	ldr	r2, [r7, #12]
 80159d2:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80159d6:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80159d8:	68fb      	ldr	r3, [r7, #12]
 80159da:	22ff      	movs	r2, #255	@ 0xff
 80159dc:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 80159e0:	2300      	movs	r3, #0
}
 80159e2:	4618      	mov	r0, r3
 80159e4:	3710      	adds	r7, #16
 80159e6:	46bd      	mov	sp, r7
 80159e8:	bd80      	pop	{r7, pc}
	...

080159ec <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80159ec:	b580      	push	{r7, lr}
 80159ee:	b086      	sub	sp, #24
 80159f0:	af00      	add	r7, sp, #0
 80159f2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80159f4:	2182      	movs	r1, #130	@ 0x82
 80159f6:	4818      	ldr	r0, [pc, #96]	@ (8015a58 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80159f8:	f000 fd4f 	bl	801649a <USBD_GetEpDesc>
 80159fc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80159fe:	2101      	movs	r1, #1
 8015a00:	4815      	ldr	r0, [pc, #84]	@ (8015a58 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8015a02:	f000 fd4a 	bl	801649a <USBD_GetEpDesc>
 8015a06:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8015a08:	2181      	movs	r1, #129	@ 0x81
 8015a0a:	4813      	ldr	r0, [pc, #76]	@ (8015a58 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8015a0c:	f000 fd45 	bl	801649a <USBD_GetEpDesc>
 8015a10:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8015a12:	697b      	ldr	r3, [r7, #20]
 8015a14:	2b00      	cmp	r3, #0
 8015a16:	d002      	beq.n	8015a1e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8015a18:	697b      	ldr	r3, [r7, #20]
 8015a1a:	2210      	movs	r2, #16
 8015a1c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8015a1e:	693b      	ldr	r3, [r7, #16]
 8015a20:	2b00      	cmp	r3, #0
 8015a22:	d006      	beq.n	8015a32 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8015a24:	693b      	ldr	r3, [r7, #16]
 8015a26:	2200      	movs	r2, #0
 8015a28:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8015a2c:	711a      	strb	r2, [r3, #4]
 8015a2e:	2200      	movs	r2, #0
 8015a30:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8015a32:	68fb      	ldr	r3, [r7, #12]
 8015a34:	2b00      	cmp	r3, #0
 8015a36:	d006      	beq.n	8015a46 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8015a38:	68fb      	ldr	r3, [r7, #12]
 8015a3a:	2200      	movs	r2, #0
 8015a3c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8015a40:	711a      	strb	r2, [r3, #4]
 8015a42:	2200      	movs	r2, #0
 8015a44:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8015a46:	687b      	ldr	r3, [r7, #4]
 8015a48:	2243      	movs	r2, #67	@ 0x43
 8015a4a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8015a4c:	4b02      	ldr	r3, [pc, #8]	@ (8015a58 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8015a4e:	4618      	mov	r0, r3
 8015a50:	3718      	adds	r7, #24
 8015a52:	46bd      	mov	sp, r7
 8015a54:	bd80      	pop	{r7, pc}
 8015a56:	bf00      	nop
 8015a58:	24000054 	.word	0x24000054

08015a5c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8015a5c:	b580      	push	{r7, lr}
 8015a5e:	b086      	sub	sp, #24
 8015a60:	af00      	add	r7, sp, #0
 8015a62:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8015a64:	2182      	movs	r1, #130	@ 0x82
 8015a66:	4818      	ldr	r0, [pc, #96]	@ (8015ac8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8015a68:	f000 fd17 	bl	801649a <USBD_GetEpDesc>
 8015a6c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8015a6e:	2101      	movs	r1, #1
 8015a70:	4815      	ldr	r0, [pc, #84]	@ (8015ac8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8015a72:	f000 fd12 	bl	801649a <USBD_GetEpDesc>
 8015a76:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8015a78:	2181      	movs	r1, #129	@ 0x81
 8015a7a:	4813      	ldr	r0, [pc, #76]	@ (8015ac8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8015a7c:	f000 fd0d 	bl	801649a <USBD_GetEpDesc>
 8015a80:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8015a82:	697b      	ldr	r3, [r7, #20]
 8015a84:	2b00      	cmp	r3, #0
 8015a86:	d002      	beq.n	8015a8e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8015a88:	697b      	ldr	r3, [r7, #20]
 8015a8a:	2210      	movs	r2, #16
 8015a8c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8015a8e:	693b      	ldr	r3, [r7, #16]
 8015a90:	2b00      	cmp	r3, #0
 8015a92:	d006      	beq.n	8015aa2 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8015a94:	693b      	ldr	r3, [r7, #16]
 8015a96:	2200      	movs	r2, #0
 8015a98:	711a      	strb	r2, [r3, #4]
 8015a9a:	2200      	movs	r2, #0
 8015a9c:	f042 0202 	orr.w	r2, r2, #2
 8015aa0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8015aa2:	68fb      	ldr	r3, [r7, #12]
 8015aa4:	2b00      	cmp	r3, #0
 8015aa6:	d006      	beq.n	8015ab6 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8015aa8:	68fb      	ldr	r3, [r7, #12]
 8015aaa:	2200      	movs	r2, #0
 8015aac:	711a      	strb	r2, [r3, #4]
 8015aae:	2200      	movs	r2, #0
 8015ab0:	f042 0202 	orr.w	r2, r2, #2
 8015ab4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8015ab6:	687b      	ldr	r3, [r7, #4]
 8015ab8:	2243      	movs	r2, #67	@ 0x43
 8015aba:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8015abc:	4b02      	ldr	r3, [pc, #8]	@ (8015ac8 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8015abe:	4618      	mov	r0, r3
 8015ac0:	3718      	adds	r7, #24
 8015ac2:	46bd      	mov	sp, r7
 8015ac4:	bd80      	pop	{r7, pc}
 8015ac6:	bf00      	nop
 8015ac8:	24000054 	.word	0x24000054

08015acc <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8015acc:	b580      	push	{r7, lr}
 8015ace:	b086      	sub	sp, #24
 8015ad0:	af00      	add	r7, sp, #0
 8015ad2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8015ad4:	2182      	movs	r1, #130	@ 0x82
 8015ad6:	4818      	ldr	r0, [pc, #96]	@ (8015b38 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8015ad8:	f000 fcdf 	bl	801649a <USBD_GetEpDesc>
 8015adc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8015ade:	2101      	movs	r1, #1
 8015ae0:	4815      	ldr	r0, [pc, #84]	@ (8015b38 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8015ae2:	f000 fcda 	bl	801649a <USBD_GetEpDesc>
 8015ae6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8015ae8:	2181      	movs	r1, #129	@ 0x81
 8015aea:	4813      	ldr	r0, [pc, #76]	@ (8015b38 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8015aec:	f000 fcd5 	bl	801649a <USBD_GetEpDesc>
 8015af0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8015af2:	697b      	ldr	r3, [r7, #20]
 8015af4:	2b00      	cmp	r3, #0
 8015af6:	d002      	beq.n	8015afe <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8015af8:	697b      	ldr	r3, [r7, #20]
 8015afa:	2210      	movs	r2, #16
 8015afc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8015afe:	693b      	ldr	r3, [r7, #16]
 8015b00:	2b00      	cmp	r3, #0
 8015b02:	d006      	beq.n	8015b12 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8015b04:	693b      	ldr	r3, [r7, #16]
 8015b06:	2200      	movs	r2, #0
 8015b08:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8015b0c:	711a      	strb	r2, [r3, #4]
 8015b0e:	2200      	movs	r2, #0
 8015b10:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8015b12:	68fb      	ldr	r3, [r7, #12]
 8015b14:	2b00      	cmp	r3, #0
 8015b16:	d006      	beq.n	8015b26 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8015b18:	68fb      	ldr	r3, [r7, #12]
 8015b1a:	2200      	movs	r2, #0
 8015b1c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8015b20:	711a      	strb	r2, [r3, #4]
 8015b22:	2200      	movs	r2, #0
 8015b24:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8015b26:	687b      	ldr	r3, [r7, #4]
 8015b28:	2243      	movs	r2, #67	@ 0x43
 8015b2a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8015b2c:	4b02      	ldr	r3, [pc, #8]	@ (8015b38 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8015b2e:	4618      	mov	r0, r3
 8015b30:	3718      	adds	r7, #24
 8015b32:	46bd      	mov	sp, r7
 8015b34:	bd80      	pop	{r7, pc}
 8015b36:	bf00      	nop
 8015b38:	24000054 	.word	0x24000054

08015b3c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8015b3c:	b480      	push	{r7}
 8015b3e:	b083      	sub	sp, #12
 8015b40:	af00      	add	r7, sp, #0
 8015b42:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8015b44:	687b      	ldr	r3, [r7, #4]
 8015b46:	220a      	movs	r2, #10
 8015b48:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8015b4a:	4b03      	ldr	r3, [pc, #12]	@ (8015b58 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8015b4c:	4618      	mov	r0, r3
 8015b4e:	370c      	adds	r7, #12
 8015b50:	46bd      	mov	sp, r7
 8015b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b56:	4770      	bx	lr
 8015b58:	24000010 	.word	0x24000010

08015b5c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8015b5c:	b480      	push	{r7}
 8015b5e:	b083      	sub	sp, #12
 8015b60:	af00      	add	r7, sp, #0
 8015b62:	6078      	str	r0, [r7, #4]
 8015b64:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8015b66:	683b      	ldr	r3, [r7, #0]
 8015b68:	2b00      	cmp	r3, #0
 8015b6a:	d101      	bne.n	8015b70 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8015b6c:	2303      	movs	r3, #3
 8015b6e:	e009      	b.n	8015b84 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8015b70:	687b      	ldr	r3, [r7, #4]
 8015b72:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8015b76:	687a      	ldr	r2, [r7, #4]
 8015b78:	33b0      	adds	r3, #176	@ 0xb0
 8015b7a:	009b      	lsls	r3, r3, #2
 8015b7c:	4413      	add	r3, r2
 8015b7e:	683a      	ldr	r2, [r7, #0]
 8015b80:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8015b82:	2300      	movs	r3, #0
}
 8015b84:	4618      	mov	r0, r3
 8015b86:	370c      	adds	r7, #12
 8015b88:	46bd      	mov	sp, r7
 8015b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b8e:	4770      	bx	lr

08015b90 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8015b90:	b480      	push	{r7}
 8015b92:	b087      	sub	sp, #28
 8015b94:	af00      	add	r7, sp, #0
 8015b96:	60f8      	str	r0, [r7, #12]
 8015b98:	60b9      	str	r1, [r7, #8]
 8015b9a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015b9c:	68fb      	ldr	r3, [r7, #12]
 8015b9e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015ba2:	68fb      	ldr	r3, [r7, #12]
 8015ba4:	32b0      	adds	r2, #176	@ 0xb0
 8015ba6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015baa:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8015bac:	697b      	ldr	r3, [r7, #20]
 8015bae:	2b00      	cmp	r3, #0
 8015bb0:	d101      	bne.n	8015bb6 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8015bb2:	2303      	movs	r3, #3
 8015bb4:	e008      	b.n	8015bc8 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8015bb6:	697b      	ldr	r3, [r7, #20]
 8015bb8:	68ba      	ldr	r2, [r7, #8]
 8015bba:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8015bbe:	697b      	ldr	r3, [r7, #20]
 8015bc0:	687a      	ldr	r2, [r7, #4]
 8015bc2:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8015bc6:	2300      	movs	r3, #0
}
 8015bc8:	4618      	mov	r0, r3
 8015bca:	371c      	adds	r7, #28
 8015bcc:	46bd      	mov	sp, r7
 8015bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015bd2:	4770      	bx	lr

08015bd4 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8015bd4:	b480      	push	{r7}
 8015bd6:	b085      	sub	sp, #20
 8015bd8:	af00      	add	r7, sp, #0
 8015bda:	6078      	str	r0, [r7, #4]
 8015bdc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015bde:	687b      	ldr	r3, [r7, #4]
 8015be0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015be4:	687b      	ldr	r3, [r7, #4]
 8015be6:	32b0      	adds	r2, #176	@ 0xb0
 8015be8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015bec:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8015bee:	68fb      	ldr	r3, [r7, #12]
 8015bf0:	2b00      	cmp	r3, #0
 8015bf2:	d101      	bne.n	8015bf8 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8015bf4:	2303      	movs	r3, #3
 8015bf6:	e004      	b.n	8015c02 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8015bf8:	68fb      	ldr	r3, [r7, #12]
 8015bfa:	683a      	ldr	r2, [r7, #0]
 8015bfc:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8015c00:	2300      	movs	r3, #0
}
 8015c02:	4618      	mov	r0, r3
 8015c04:	3714      	adds	r7, #20
 8015c06:	46bd      	mov	sp, r7
 8015c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c0c:	4770      	bx	lr
	...

08015c10 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8015c10:	b580      	push	{r7, lr}
 8015c12:	b084      	sub	sp, #16
 8015c14:	af00      	add	r7, sp, #0
 8015c16:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015c18:	687b      	ldr	r3, [r7, #4]
 8015c1a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015c1e:	687b      	ldr	r3, [r7, #4]
 8015c20:	32b0      	adds	r2, #176	@ 0xb0
 8015c22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015c26:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8015c28:	2301      	movs	r3, #1
 8015c2a:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8015c2c:	68bb      	ldr	r3, [r7, #8]
 8015c2e:	2b00      	cmp	r3, #0
 8015c30:	d101      	bne.n	8015c36 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8015c32:	2303      	movs	r3, #3
 8015c34:	e025      	b.n	8015c82 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8015c36:	68bb      	ldr	r3, [r7, #8]
 8015c38:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8015c3c:	2b00      	cmp	r3, #0
 8015c3e:	d11f      	bne.n	8015c80 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8015c40:	68bb      	ldr	r3, [r7, #8]
 8015c42:	2201      	movs	r2, #1
 8015c44:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8015c48:	4b10      	ldr	r3, [pc, #64]	@ (8015c8c <USBD_CDC_TransmitPacket+0x7c>)
 8015c4a:	781b      	ldrb	r3, [r3, #0]
 8015c4c:	f003 020f 	and.w	r2, r3, #15
 8015c50:	68bb      	ldr	r3, [r7, #8]
 8015c52:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8015c56:	6878      	ldr	r0, [r7, #4]
 8015c58:	4613      	mov	r3, r2
 8015c5a:	009b      	lsls	r3, r3, #2
 8015c5c:	4413      	add	r3, r2
 8015c5e:	009b      	lsls	r3, r3, #2
 8015c60:	4403      	add	r3, r0
 8015c62:	3318      	adds	r3, #24
 8015c64:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8015c66:	4b09      	ldr	r3, [pc, #36]	@ (8015c8c <USBD_CDC_TransmitPacket+0x7c>)
 8015c68:	7819      	ldrb	r1, [r3, #0]
 8015c6a:	68bb      	ldr	r3, [r7, #8]
 8015c6c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8015c70:	68bb      	ldr	r3, [r7, #8]
 8015c72:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8015c76:	6878      	ldr	r0, [r7, #4]
 8015c78:	f002 f837 	bl	8017cea <USBD_LL_Transmit>

    ret = USBD_OK;
 8015c7c:	2300      	movs	r3, #0
 8015c7e:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8015c80:	7bfb      	ldrb	r3, [r7, #15]
}
 8015c82:	4618      	mov	r0, r3
 8015c84:	3710      	adds	r7, #16
 8015c86:	46bd      	mov	sp, r7
 8015c88:	bd80      	pop	{r7, pc}
 8015c8a:	bf00      	nop
 8015c8c:	24000097 	.word	0x24000097

08015c90 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8015c90:	b580      	push	{r7, lr}
 8015c92:	b084      	sub	sp, #16
 8015c94:	af00      	add	r7, sp, #0
 8015c96:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015c98:	687b      	ldr	r3, [r7, #4]
 8015c9a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015c9e:	687b      	ldr	r3, [r7, #4]
 8015ca0:	32b0      	adds	r2, #176	@ 0xb0
 8015ca2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015ca6:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8015ca8:	687b      	ldr	r3, [r7, #4]
 8015caa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015cae:	687b      	ldr	r3, [r7, #4]
 8015cb0:	32b0      	adds	r2, #176	@ 0xb0
 8015cb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015cb6:	2b00      	cmp	r3, #0
 8015cb8:	d101      	bne.n	8015cbe <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8015cba:	2303      	movs	r3, #3
 8015cbc:	e018      	b.n	8015cf0 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8015cbe:	687b      	ldr	r3, [r7, #4]
 8015cc0:	7c1b      	ldrb	r3, [r3, #16]
 8015cc2:	2b00      	cmp	r3, #0
 8015cc4:	d10a      	bne.n	8015cdc <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8015cc6:	4b0c      	ldr	r3, [pc, #48]	@ (8015cf8 <USBD_CDC_ReceivePacket+0x68>)
 8015cc8:	7819      	ldrb	r1, [r3, #0]
 8015cca:	68fb      	ldr	r3, [r7, #12]
 8015ccc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8015cd0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8015cd4:	6878      	ldr	r0, [r7, #4]
 8015cd6:	f002 f829 	bl	8017d2c <USBD_LL_PrepareReceive>
 8015cda:	e008      	b.n	8015cee <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8015cdc:	4b06      	ldr	r3, [pc, #24]	@ (8015cf8 <USBD_CDC_ReceivePacket+0x68>)
 8015cde:	7819      	ldrb	r1, [r3, #0]
 8015ce0:	68fb      	ldr	r3, [r7, #12]
 8015ce2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8015ce6:	2340      	movs	r3, #64	@ 0x40
 8015ce8:	6878      	ldr	r0, [r7, #4]
 8015cea:	f002 f81f 	bl	8017d2c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8015cee:	2300      	movs	r3, #0
}
 8015cf0:	4618      	mov	r0, r3
 8015cf2:	3710      	adds	r7, #16
 8015cf4:	46bd      	mov	sp, r7
 8015cf6:	bd80      	pop	{r7, pc}
 8015cf8:	24000098 	.word	0x24000098

08015cfc <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8015cfc:	b580      	push	{r7, lr}
 8015cfe:	b086      	sub	sp, #24
 8015d00:	af00      	add	r7, sp, #0
 8015d02:	60f8      	str	r0, [r7, #12]
 8015d04:	60b9      	str	r1, [r7, #8]
 8015d06:	4613      	mov	r3, r2
 8015d08:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8015d0a:	68fb      	ldr	r3, [r7, #12]
 8015d0c:	2b00      	cmp	r3, #0
 8015d0e:	d101      	bne.n	8015d14 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8015d10:	2303      	movs	r3, #3
 8015d12:	e01f      	b.n	8015d54 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8015d14:	68fb      	ldr	r3, [r7, #12]
 8015d16:	2200      	movs	r2, #0
 8015d18:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8015d1c:	68fb      	ldr	r3, [r7, #12]
 8015d1e:	2200      	movs	r2, #0
 8015d20:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8015d24:	68fb      	ldr	r3, [r7, #12]
 8015d26:	2200      	movs	r2, #0
 8015d28:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8015d2c:	68bb      	ldr	r3, [r7, #8]
 8015d2e:	2b00      	cmp	r3, #0
 8015d30:	d003      	beq.n	8015d3a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8015d32:	68fb      	ldr	r3, [r7, #12]
 8015d34:	68ba      	ldr	r2, [r7, #8]
 8015d36:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8015d3a:	68fb      	ldr	r3, [r7, #12]
 8015d3c:	2201      	movs	r2, #1
 8015d3e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8015d42:	68fb      	ldr	r3, [r7, #12]
 8015d44:	79fa      	ldrb	r2, [r7, #7]
 8015d46:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8015d48:	68f8      	ldr	r0, [r7, #12]
 8015d4a:	f001 fe93 	bl	8017a74 <USBD_LL_Init>
 8015d4e:	4603      	mov	r3, r0
 8015d50:	75fb      	strb	r3, [r7, #23]

  return ret;
 8015d52:	7dfb      	ldrb	r3, [r7, #23]
}
 8015d54:	4618      	mov	r0, r3
 8015d56:	3718      	adds	r7, #24
 8015d58:	46bd      	mov	sp, r7
 8015d5a:	bd80      	pop	{r7, pc}

08015d5c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8015d5c:	b580      	push	{r7, lr}
 8015d5e:	b084      	sub	sp, #16
 8015d60:	af00      	add	r7, sp, #0
 8015d62:	6078      	str	r0, [r7, #4]
 8015d64:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8015d66:	2300      	movs	r3, #0
 8015d68:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8015d6a:	683b      	ldr	r3, [r7, #0]
 8015d6c:	2b00      	cmp	r3, #0
 8015d6e:	d101      	bne.n	8015d74 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8015d70:	2303      	movs	r3, #3
 8015d72:	e025      	b.n	8015dc0 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8015d74:	687b      	ldr	r3, [r7, #4]
 8015d76:	683a      	ldr	r2, [r7, #0]
 8015d78:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8015d7c:	687b      	ldr	r3, [r7, #4]
 8015d7e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015d82:	687b      	ldr	r3, [r7, #4]
 8015d84:	32ae      	adds	r2, #174	@ 0xae
 8015d86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015d8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015d8c:	2b00      	cmp	r3, #0
 8015d8e:	d00f      	beq.n	8015db0 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8015d90:	687b      	ldr	r3, [r7, #4]
 8015d92:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015d96:	687b      	ldr	r3, [r7, #4]
 8015d98:	32ae      	adds	r2, #174	@ 0xae
 8015d9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015d9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015da0:	f107 020e 	add.w	r2, r7, #14
 8015da4:	4610      	mov	r0, r2
 8015da6:	4798      	blx	r3
 8015da8:	4602      	mov	r2, r0
 8015daa:	687b      	ldr	r3, [r7, #4]
 8015dac:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8015db0:	687b      	ldr	r3, [r7, #4]
 8015db2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8015db6:	1c5a      	adds	r2, r3, #1
 8015db8:	687b      	ldr	r3, [r7, #4]
 8015dba:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8015dbe:	2300      	movs	r3, #0
}
 8015dc0:	4618      	mov	r0, r3
 8015dc2:	3710      	adds	r7, #16
 8015dc4:	46bd      	mov	sp, r7
 8015dc6:	bd80      	pop	{r7, pc}

08015dc8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8015dc8:	b580      	push	{r7, lr}
 8015dca:	b082      	sub	sp, #8
 8015dcc:	af00      	add	r7, sp, #0
 8015dce:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8015dd0:	6878      	ldr	r0, [r7, #4]
 8015dd2:	f001 fea1 	bl	8017b18 <USBD_LL_Start>
 8015dd6:	4603      	mov	r3, r0
}
 8015dd8:	4618      	mov	r0, r3
 8015dda:	3708      	adds	r7, #8
 8015ddc:	46bd      	mov	sp, r7
 8015dde:	bd80      	pop	{r7, pc}

08015de0 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8015de0:	b480      	push	{r7}
 8015de2:	b083      	sub	sp, #12
 8015de4:	af00      	add	r7, sp, #0
 8015de6:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8015de8:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8015dea:	4618      	mov	r0, r3
 8015dec:	370c      	adds	r7, #12
 8015dee:	46bd      	mov	sp, r7
 8015df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015df4:	4770      	bx	lr

08015df6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8015df6:	b580      	push	{r7, lr}
 8015df8:	b084      	sub	sp, #16
 8015dfa:	af00      	add	r7, sp, #0
 8015dfc:	6078      	str	r0, [r7, #4]
 8015dfe:	460b      	mov	r3, r1
 8015e00:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8015e02:	2300      	movs	r3, #0
 8015e04:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8015e06:	687b      	ldr	r3, [r7, #4]
 8015e08:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8015e0c:	2b00      	cmp	r3, #0
 8015e0e:	d009      	beq.n	8015e24 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8015e10:	687b      	ldr	r3, [r7, #4]
 8015e12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8015e16:	681b      	ldr	r3, [r3, #0]
 8015e18:	78fa      	ldrb	r2, [r7, #3]
 8015e1a:	4611      	mov	r1, r2
 8015e1c:	6878      	ldr	r0, [r7, #4]
 8015e1e:	4798      	blx	r3
 8015e20:	4603      	mov	r3, r0
 8015e22:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8015e24:	7bfb      	ldrb	r3, [r7, #15]
}
 8015e26:	4618      	mov	r0, r3
 8015e28:	3710      	adds	r7, #16
 8015e2a:	46bd      	mov	sp, r7
 8015e2c:	bd80      	pop	{r7, pc}

08015e2e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8015e2e:	b580      	push	{r7, lr}
 8015e30:	b084      	sub	sp, #16
 8015e32:	af00      	add	r7, sp, #0
 8015e34:	6078      	str	r0, [r7, #4]
 8015e36:	460b      	mov	r3, r1
 8015e38:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8015e3a:	2300      	movs	r3, #0
 8015e3c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8015e3e:	687b      	ldr	r3, [r7, #4]
 8015e40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8015e44:	685b      	ldr	r3, [r3, #4]
 8015e46:	78fa      	ldrb	r2, [r7, #3]
 8015e48:	4611      	mov	r1, r2
 8015e4a:	6878      	ldr	r0, [r7, #4]
 8015e4c:	4798      	blx	r3
 8015e4e:	4603      	mov	r3, r0
 8015e50:	2b00      	cmp	r3, #0
 8015e52:	d001      	beq.n	8015e58 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8015e54:	2303      	movs	r3, #3
 8015e56:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8015e58:	7bfb      	ldrb	r3, [r7, #15]
}
 8015e5a:	4618      	mov	r0, r3
 8015e5c:	3710      	adds	r7, #16
 8015e5e:	46bd      	mov	sp, r7
 8015e60:	bd80      	pop	{r7, pc}

08015e62 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8015e62:	b580      	push	{r7, lr}
 8015e64:	b084      	sub	sp, #16
 8015e66:	af00      	add	r7, sp, #0
 8015e68:	6078      	str	r0, [r7, #4]
 8015e6a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8015e6c:	687b      	ldr	r3, [r7, #4]
 8015e6e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8015e72:	6839      	ldr	r1, [r7, #0]
 8015e74:	4618      	mov	r0, r3
 8015e76:	f001 f936 	bl	80170e6 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8015e7a:	687b      	ldr	r3, [r7, #4]
 8015e7c:	2201      	movs	r2, #1
 8015e7e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8015e82:	687b      	ldr	r3, [r7, #4]
 8015e84:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8015e88:	461a      	mov	r2, r3
 8015e8a:	687b      	ldr	r3, [r7, #4]
 8015e8c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8015e90:	687b      	ldr	r3, [r7, #4]
 8015e92:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8015e96:	f003 031f 	and.w	r3, r3, #31
 8015e9a:	2b02      	cmp	r3, #2
 8015e9c:	d01a      	beq.n	8015ed4 <USBD_LL_SetupStage+0x72>
 8015e9e:	2b02      	cmp	r3, #2
 8015ea0:	d822      	bhi.n	8015ee8 <USBD_LL_SetupStage+0x86>
 8015ea2:	2b00      	cmp	r3, #0
 8015ea4:	d002      	beq.n	8015eac <USBD_LL_SetupStage+0x4a>
 8015ea6:	2b01      	cmp	r3, #1
 8015ea8:	d00a      	beq.n	8015ec0 <USBD_LL_SetupStage+0x5e>
 8015eaa:	e01d      	b.n	8015ee8 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8015eac:	687b      	ldr	r3, [r7, #4]
 8015eae:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8015eb2:	4619      	mov	r1, r3
 8015eb4:	6878      	ldr	r0, [r7, #4]
 8015eb6:	f000 fb63 	bl	8016580 <USBD_StdDevReq>
 8015eba:	4603      	mov	r3, r0
 8015ebc:	73fb      	strb	r3, [r7, #15]
      break;
 8015ebe:	e020      	b.n	8015f02 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8015ec0:	687b      	ldr	r3, [r7, #4]
 8015ec2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8015ec6:	4619      	mov	r1, r3
 8015ec8:	6878      	ldr	r0, [r7, #4]
 8015eca:	f000 fbcb 	bl	8016664 <USBD_StdItfReq>
 8015ece:	4603      	mov	r3, r0
 8015ed0:	73fb      	strb	r3, [r7, #15]
      break;
 8015ed2:	e016      	b.n	8015f02 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8015ed4:	687b      	ldr	r3, [r7, #4]
 8015ed6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8015eda:	4619      	mov	r1, r3
 8015edc:	6878      	ldr	r0, [r7, #4]
 8015ede:	f000 fc2d 	bl	801673c <USBD_StdEPReq>
 8015ee2:	4603      	mov	r3, r0
 8015ee4:	73fb      	strb	r3, [r7, #15]
      break;
 8015ee6:	e00c      	b.n	8015f02 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8015ee8:	687b      	ldr	r3, [r7, #4]
 8015eea:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8015eee:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8015ef2:	b2db      	uxtb	r3, r3
 8015ef4:	4619      	mov	r1, r3
 8015ef6:	6878      	ldr	r0, [r7, #4]
 8015ef8:	f001 fe6e 	bl	8017bd8 <USBD_LL_StallEP>
 8015efc:	4603      	mov	r3, r0
 8015efe:	73fb      	strb	r3, [r7, #15]
      break;
 8015f00:	bf00      	nop
  }

  return ret;
 8015f02:	7bfb      	ldrb	r3, [r7, #15]
}
 8015f04:	4618      	mov	r0, r3
 8015f06:	3710      	adds	r7, #16
 8015f08:	46bd      	mov	sp, r7
 8015f0a:	bd80      	pop	{r7, pc}

08015f0c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8015f0c:	b580      	push	{r7, lr}
 8015f0e:	b086      	sub	sp, #24
 8015f10:	af00      	add	r7, sp, #0
 8015f12:	60f8      	str	r0, [r7, #12]
 8015f14:	460b      	mov	r3, r1
 8015f16:	607a      	str	r2, [r7, #4]
 8015f18:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8015f1a:	2300      	movs	r3, #0
 8015f1c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8015f1e:	7afb      	ldrb	r3, [r7, #11]
 8015f20:	2b00      	cmp	r3, #0
 8015f22:	d16e      	bne.n	8016002 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8015f24:	68fb      	ldr	r3, [r7, #12]
 8015f26:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8015f2a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8015f2c:	68fb      	ldr	r3, [r7, #12]
 8015f2e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8015f32:	2b03      	cmp	r3, #3
 8015f34:	f040 8098 	bne.w	8016068 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8015f38:	693b      	ldr	r3, [r7, #16]
 8015f3a:	689a      	ldr	r2, [r3, #8]
 8015f3c:	693b      	ldr	r3, [r7, #16]
 8015f3e:	68db      	ldr	r3, [r3, #12]
 8015f40:	429a      	cmp	r2, r3
 8015f42:	d913      	bls.n	8015f6c <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8015f44:	693b      	ldr	r3, [r7, #16]
 8015f46:	689a      	ldr	r2, [r3, #8]
 8015f48:	693b      	ldr	r3, [r7, #16]
 8015f4a:	68db      	ldr	r3, [r3, #12]
 8015f4c:	1ad2      	subs	r2, r2, r3
 8015f4e:	693b      	ldr	r3, [r7, #16]
 8015f50:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8015f52:	693b      	ldr	r3, [r7, #16]
 8015f54:	68da      	ldr	r2, [r3, #12]
 8015f56:	693b      	ldr	r3, [r7, #16]
 8015f58:	689b      	ldr	r3, [r3, #8]
 8015f5a:	4293      	cmp	r3, r2
 8015f5c:	bf28      	it	cs
 8015f5e:	4613      	movcs	r3, r2
 8015f60:	461a      	mov	r2, r3
 8015f62:	6879      	ldr	r1, [r7, #4]
 8015f64:	68f8      	ldr	r0, [r7, #12]
 8015f66:	f001 f9be 	bl	80172e6 <USBD_CtlContinueRx>
 8015f6a:	e07d      	b.n	8016068 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8015f6c:	68fb      	ldr	r3, [r7, #12]
 8015f6e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8015f72:	f003 031f 	and.w	r3, r3, #31
 8015f76:	2b02      	cmp	r3, #2
 8015f78:	d014      	beq.n	8015fa4 <USBD_LL_DataOutStage+0x98>
 8015f7a:	2b02      	cmp	r3, #2
 8015f7c:	d81d      	bhi.n	8015fba <USBD_LL_DataOutStage+0xae>
 8015f7e:	2b00      	cmp	r3, #0
 8015f80:	d002      	beq.n	8015f88 <USBD_LL_DataOutStage+0x7c>
 8015f82:	2b01      	cmp	r3, #1
 8015f84:	d003      	beq.n	8015f8e <USBD_LL_DataOutStage+0x82>
 8015f86:	e018      	b.n	8015fba <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8015f88:	2300      	movs	r3, #0
 8015f8a:	75bb      	strb	r3, [r7, #22]
            break;
 8015f8c:	e018      	b.n	8015fc0 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8015f8e:	68fb      	ldr	r3, [r7, #12]
 8015f90:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8015f94:	b2db      	uxtb	r3, r3
 8015f96:	4619      	mov	r1, r3
 8015f98:	68f8      	ldr	r0, [r7, #12]
 8015f9a:	f000 fa64 	bl	8016466 <USBD_CoreFindIF>
 8015f9e:	4603      	mov	r3, r0
 8015fa0:	75bb      	strb	r3, [r7, #22]
            break;
 8015fa2:	e00d      	b.n	8015fc0 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8015fa4:	68fb      	ldr	r3, [r7, #12]
 8015fa6:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8015faa:	b2db      	uxtb	r3, r3
 8015fac:	4619      	mov	r1, r3
 8015fae:	68f8      	ldr	r0, [r7, #12]
 8015fb0:	f000 fa66 	bl	8016480 <USBD_CoreFindEP>
 8015fb4:	4603      	mov	r3, r0
 8015fb6:	75bb      	strb	r3, [r7, #22]
            break;
 8015fb8:	e002      	b.n	8015fc0 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8015fba:	2300      	movs	r3, #0
 8015fbc:	75bb      	strb	r3, [r7, #22]
            break;
 8015fbe:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8015fc0:	7dbb      	ldrb	r3, [r7, #22]
 8015fc2:	2b00      	cmp	r3, #0
 8015fc4:	d119      	bne.n	8015ffa <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015fc6:	68fb      	ldr	r3, [r7, #12]
 8015fc8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8015fcc:	b2db      	uxtb	r3, r3
 8015fce:	2b03      	cmp	r3, #3
 8015fd0:	d113      	bne.n	8015ffa <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8015fd2:	7dba      	ldrb	r2, [r7, #22]
 8015fd4:	68fb      	ldr	r3, [r7, #12]
 8015fd6:	32ae      	adds	r2, #174	@ 0xae
 8015fd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015fdc:	691b      	ldr	r3, [r3, #16]
 8015fde:	2b00      	cmp	r3, #0
 8015fe0:	d00b      	beq.n	8015ffa <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8015fe2:	7dba      	ldrb	r2, [r7, #22]
 8015fe4:	68fb      	ldr	r3, [r7, #12]
 8015fe6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8015fea:	7dba      	ldrb	r2, [r7, #22]
 8015fec:	68fb      	ldr	r3, [r7, #12]
 8015fee:	32ae      	adds	r2, #174	@ 0xae
 8015ff0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015ff4:	691b      	ldr	r3, [r3, #16]
 8015ff6:	68f8      	ldr	r0, [r7, #12]
 8015ff8:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8015ffa:	68f8      	ldr	r0, [r7, #12]
 8015ffc:	f001 f984 	bl	8017308 <USBD_CtlSendStatus>
 8016000:	e032      	b.n	8016068 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8016002:	7afb      	ldrb	r3, [r7, #11]
 8016004:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016008:	b2db      	uxtb	r3, r3
 801600a:	4619      	mov	r1, r3
 801600c:	68f8      	ldr	r0, [r7, #12]
 801600e:	f000 fa37 	bl	8016480 <USBD_CoreFindEP>
 8016012:	4603      	mov	r3, r0
 8016014:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8016016:	7dbb      	ldrb	r3, [r7, #22]
 8016018:	2bff      	cmp	r3, #255	@ 0xff
 801601a:	d025      	beq.n	8016068 <USBD_LL_DataOutStage+0x15c>
 801601c:	7dbb      	ldrb	r3, [r7, #22]
 801601e:	2b00      	cmp	r3, #0
 8016020:	d122      	bne.n	8016068 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016022:	68fb      	ldr	r3, [r7, #12]
 8016024:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016028:	b2db      	uxtb	r3, r3
 801602a:	2b03      	cmp	r3, #3
 801602c:	d117      	bne.n	801605e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 801602e:	7dba      	ldrb	r2, [r7, #22]
 8016030:	68fb      	ldr	r3, [r7, #12]
 8016032:	32ae      	adds	r2, #174	@ 0xae
 8016034:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016038:	699b      	ldr	r3, [r3, #24]
 801603a:	2b00      	cmp	r3, #0
 801603c:	d00f      	beq.n	801605e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 801603e:	7dba      	ldrb	r2, [r7, #22]
 8016040:	68fb      	ldr	r3, [r7, #12]
 8016042:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8016046:	7dba      	ldrb	r2, [r7, #22]
 8016048:	68fb      	ldr	r3, [r7, #12]
 801604a:	32ae      	adds	r2, #174	@ 0xae
 801604c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016050:	699b      	ldr	r3, [r3, #24]
 8016052:	7afa      	ldrb	r2, [r7, #11]
 8016054:	4611      	mov	r1, r2
 8016056:	68f8      	ldr	r0, [r7, #12]
 8016058:	4798      	blx	r3
 801605a:	4603      	mov	r3, r0
 801605c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 801605e:	7dfb      	ldrb	r3, [r7, #23]
 8016060:	2b00      	cmp	r3, #0
 8016062:	d001      	beq.n	8016068 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8016064:	7dfb      	ldrb	r3, [r7, #23]
 8016066:	e000      	b.n	801606a <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8016068:	2300      	movs	r3, #0
}
 801606a:	4618      	mov	r0, r3
 801606c:	3718      	adds	r7, #24
 801606e:	46bd      	mov	sp, r7
 8016070:	bd80      	pop	{r7, pc}

08016072 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8016072:	b580      	push	{r7, lr}
 8016074:	b086      	sub	sp, #24
 8016076:	af00      	add	r7, sp, #0
 8016078:	60f8      	str	r0, [r7, #12]
 801607a:	460b      	mov	r3, r1
 801607c:	607a      	str	r2, [r7, #4]
 801607e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8016080:	7afb      	ldrb	r3, [r7, #11]
 8016082:	2b00      	cmp	r3, #0
 8016084:	d16f      	bne.n	8016166 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8016086:	68fb      	ldr	r3, [r7, #12]
 8016088:	3314      	adds	r3, #20
 801608a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 801608c:	68fb      	ldr	r3, [r7, #12]
 801608e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8016092:	2b02      	cmp	r3, #2
 8016094:	d15a      	bne.n	801614c <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8016096:	693b      	ldr	r3, [r7, #16]
 8016098:	689a      	ldr	r2, [r3, #8]
 801609a:	693b      	ldr	r3, [r7, #16]
 801609c:	68db      	ldr	r3, [r3, #12]
 801609e:	429a      	cmp	r2, r3
 80160a0:	d914      	bls.n	80160cc <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80160a2:	693b      	ldr	r3, [r7, #16]
 80160a4:	689a      	ldr	r2, [r3, #8]
 80160a6:	693b      	ldr	r3, [r7, #16]
 80160a8:	68db      	ldr	r3, [r3, #12]
 80160aa:	1ad2      	subs	r2, r2, r3
 80160ac:	693b      	ldr	r3, [r7, #16]
 80160ae:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80160b0:	693b      	ldr	r3, [r7, #16]
 80160b2:	689b      	ldr	r3, [r3, #8]
 80160b4:	461a      	mov	r2, r3
 80160b6:	6879      	ldr	r1, [r7, #4]
 80160b8:	68f8      	ldr	r0, [r7, #12]
 80160ba:	f001 f8e6 	bl	801728a <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80160be:	2300      	movs	r3, #0
 80160c0:	2200      	movs	r2, #0
 80160c2:	2100      	movs	r1, #0
 80160c4:	68f8      	ldr	r0, [r7, #12]
 80160c6:	f001 fe31 	bl	8017d2c <USBD_LL_PrepareReceive>
 80160ca:	e03f      	b.n	801614c <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80160cc:	693b      	ldr	r3, [r7, #16]
 80160ce:	68da      	ldr	r2, [r3, #12]
 80160d0:	693b      	ldr	r3, [r7, #16]
 80160d2:	689b      	ldr	r3, [r3, #8]
 80160d4:	429a      	cmp	r2, r3
 80160d6:	d11c      	bne.n	8016112 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80160d8:	693b      	ldr	r3, [r7, #16]
 80160da:	685a      	ldr	r2, [r3, #4]
 80160dc:	693b      	ldr	r3, [r7, #16]
 80160de:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80160e0:	429a      	cmp	r2, r3
 80160e2:	d316      	bcc.n	8016112 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80160e4:	693b      	ldr	r3, [r7, #16]
 80160e6:	685a      	ldr	r2, [r3, #4]
 80160e8:	68fb      	ldr	r3, [r7, #12]
 80160ea:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80160ee:	429a      	cmp	r2, r3
 80160f0:	d20f      	bcs.n	8016112 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80160f2:	2200      	movs	r2, #0
 80160f4:	2100      	movs	r1, #0
 80160f6:	68f8      	ldr	r0, [r7, #12]
 80160f8:	f001 f8c7 	bl	801728a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80160fc:	68fb      	ldr	r3, [r7, #12]
 80160fe:	2200      	movs	r2, #0
 8016100:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8016104:	2300      	movs	r3, #0
 8016106:	2200      	movs	r2, #0
 8016108:	2100      	movs	r1, #0
 801610a:	68f8      	ldr	r0, [r7, #12]
 801610c:	f001 fe0e 	bl	8017d2c <USBD_LL_PrepareReceive>
 8016110:	e01c      	b.n	801614c <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016112:	68fb      	ldr	r3, [r7, #12]
 8016114:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016118:	b2db      	uxtb	r3, r3
 801611a:	2b03      	cmp	r3, #3
 801611c:	d10f      	bne.n	801613e <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 801611e:	68fb      	ldr	r3, [r7, #12]
 8016120:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016124:	68db      	ldr	r3, [r3, #12]
 8016126:	2b00      	cmp	r3, #0
 8016128:	d009      	beq.n	801613e <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 801612a:	68fb      	ldr	r3, [r7, #12]
 801612c:	2200      	movs	r2, #0
 801612e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8016132:	68fb      	ldr	r3, [r7, #12]
 8016134:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016138:	68db      	ldr	r3, [r3, #12]
 801613a:	68f8      	ldr	r0, [r7, #12]
 801613c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 801613e:	2180      	movs	r1, #128	@ 0x80
 8016140:	68f8      	ldr	r0, [r7, #12]
 8016142:	f001 fd49 	bl	8017bd8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8016146:	68f8      	ldr	r0, [r7, #12]
 8016148:	f001 f8f1 	bl	801732e <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 801614c:	68fb      	ldr	r3, [r7, #12]
 801614e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8016152:	2b00      	cmp	r3, #0
 8016154:	d03a      	beq.n	80161cc <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8016156:	68f8      	ldr	r0, [r7, #12]
 8016158:	f7ff fe42 	bl	8015de0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 801615c:	68fb      	ldr	r3, [r7, #12]
 801615e:	2200      	movs	r2, #0
 8016160:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8016164:	e032      	b.n	80161cc <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8016166:	7afb      	ldrb	r3, [r7, #11]
 8016168:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 801616c:	b2db      	uxtb	r3, r3
 801616e:	4619      	mov	r1, r3
 8016170:	68f8      	ldr	r0, [r7, #12]
 8016172:	f000 f985 	bl	8016480 <USBD_CoreFindEP>
 8016176:	4603      	mov	r3, r0
 8016178:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801617a:	7dfb      	ldrb	r3, [r7, #23]
 801617c:	2bff      	cmp	r3, #255	@ 0xff
 801617e:	d025      	beq.n	80161cc <USBD_LL_DataInStage+0x15a>
 8016180:	7dfb      	ldrb	r3, [r7, #23]
 8016182:	2b00      	cmp	r3, #0
 8016184:	d122      	bne.n	80161cc <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016186:	68fb      	ldr	r3, [r7, #12]
 8016188:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801618c:	b2db      	uxtb	r3, r3
 801618e:	2b03      	cmp	r3, #3
 8016190:	d11c      	bne.n	80161cc <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8016192:	7dfa      	ldrb	r2, [r7, #23]
 8016194:	68fb      	ldr	r3, [r7, #12]
 8016196:	32ae      	adds	r2, #174	@ 0xae
 8016198:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801619c:	695b      	ldr	r3, [r3, #20]
 801619e:	2b00      	cmp	r3, #0
 80161a0:	d014      	beq.n	80161cc <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 80161a2:	7dfa      	ldrb	r2, [r7, #23]
 80161a4:	68fb      	ldr	r3, [r7, #12]
 80161a6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80161aa:	7dfa      	ldrb	r2, [r7, #23]
 80161ac:	68fb      	ldr	r3, [r7, #12]
 80161ae:	32ae      	adds	r2, #174	@ 0xae
 80161b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80161b4:	695b      	ldr	r3, [r3, #20]
 80161b6:	7afa      	ldrb	r2, [r7, #11]
 80161b8:	4611      	mov	r1, r2
 80161ba:	68f8      	ldr	r0, [r7, #12]
 80161bc:	4798      	blx	r3
 80161be:	4603      	mov	r3, r0
 80161c0:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 80161c2:	7dbb      	ldrb	r3, [r7, #22]
 80161c4:	2b00      	cmp	r3, #0
 80161c6:	d001      	beq.n	80161cc <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 80161c8:	7dbb      	ldrb	r3, [r7, #22]
 80161ca:	e000      	b.n	80161ce <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 80161cc:	2300      	movs	r3, #0
}
 80161ce:	4618      	mov	r0, r3
 80161d0:	3718      	adds	r7, #24
 80161d2:	46bd      	mov	sp, r7
 80161d4:	bd80      	pop	{r7, pc}

080161d6 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80161d6:	b580      	push	{r7, lr}
 80161d8:	b084      	sub	sp, #16
 80161da:	af00      	add	r7, sp, #0
 80161dc:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80161de:	2300      	movs	r3, #0
 80161e0:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80161e2:	687b      	ldr	r3, [r7, #4]
 80161e4:	2201      	movs	r2, #1
 80161e6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80161ea:	687b      	ldr	r3, [r7, #4]
 80161ec:	2200      	movs	r2, #0
 80161ee:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80161f2:	687b      	ldr	r3, [r7, #4]
 80161f4:	2200      	movs	r2, #0
 80161f6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80161f8:	687b      	ldr	r3, [r7, #4]
 80161fa:	2200      	movs	r2, #0
 80161fc:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8016200:	687b      	ldr	r3, [r7, #4]
 8016202:	2200      	movs	r2, #0
 8016204:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8016208:	687b      	ldr	r3, [r7, #4]
 801620a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801620e:	2b00      	cmp	r3, #0
 8016210:	d014      	beq.n	801623c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8016212:	687b      	ldr	r3, [r7, #4]
 8016214:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016218:	685b      	ldr	r3, [r3, #4]
 801621a:	2b00      	cmp	r3, #0
 801621c:	d00e      	beq.n	801623c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 801621e:	687b      	ldr	r3, [r7, #4]
 8016220:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016224:	685b      	ldr	r3, [r3, #4]
 8016226:	687a      	ldr	r2, [r7, #4]
 8016228:	6852      	ldr	r2, [r2, #4]
 801622a:	b2d2      	uxtb	r2, r2
 801622c:	4611      	mov	r1, r2
 801622e:	6878      	ldr	r0, [r7, #4]
 8016230:	4798      	blx	r3
 8016232:	4603      	mov	r3, r0
 8016234:	2b00      	cmp	r3, #0
 8016236:	d001      	beq.n	801623c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8016238:	2303      	movs	r3, #3
 801623a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 801623c:	2340      	movs	r3, #64	@ 0x40
 801623e:	2200      	movs	r2, #0
 8016240:	2100      	movs	r1, #0
 8016242:	6878      	ldr	r0, [r7, #4]
 8016244:	f001 fc83 	bl	8017b4e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8016248:	687b      	ldr	r3, [r7, #4]
 801624a:	2201      	movs	r2, #1
 801624c:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8016250:	687b      	ldr	r3, [r7, #4]
 8016252:	2240      	movs	r2, #64	@ 0x40
 8016254:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8016258:	2340      	movs	r3, #64	@ 0x40
 801625a:	2200      	movs	r2, #0
 801625c:	2180      	movs	r1, #128	@ 0x80
 801625e:	6878      	ldr	r0, [r7, #4]
 8016260:	f001 fc75 	bl	8017b4e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8016264:	687b      	ldr	r3, [r7, #4]
 8016266:	2201      	movs	r2, #1
 8016268:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 801626a:	687b      	ldr	r3, [r7, #4]
 801626c:	2240      	movs	r2, #64	@ 0x40
 801626e:	621a      	str	r2, [r3, #32]

  return ret;
 8016270:	7bfb      	ldrb	r3, [r7, #15]
}
 8016272:	4618      	mov	r0, r3
 8016274:	3710      	adds	r7, #16
 8016276:	46bd      	mov	sp, r7
 8016278:	bd80      	pop	{r7, pc}

0801627a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 801627a:	b480      	push	{r7}
 801627c:	b083      	sub	sp, #12
 801627e:	af00      	add	r7, sp, #0
 8016280:	6078      	str	r0, [r7, #4]
 8016282:	460b      	mov	r3, r1
 8016284:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8016286:	687b      	ldr	r3, [r7, #4]
 8016288:	78fa      	ldrb	r2, [r7, #3]
 801628a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 801628c:	2300      	movs	r3, #0
}
 801628e:	4618      	mov	r0, r3
 8016290:	370c      	adds	r7, #12
 8016292:	46bd      	mov	sp, r7
 8016294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016298:	4770      	bx	lr

0801629a <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 801629a:	b480      	push	{r7}
 801629c:	b083      	sub	sp, #12
 801629e:	af00      	add	r7, sp, #0
 80162a0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 80162a2:	687b      	ldr	r3, [r7, #4]
 80162a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80162a8:	b2db      	uxtb	r3, r3
 80162aa:	2b04      	cmp	r3, #4
 80162ac:	d006      	beq.n	80162bc <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 80162ae:	687b      	ldr	r3, [r7, #4]
 80162b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80162b4:	b2da      	uxtb	r2, r3
 80162b6:	687b      	ldr	r3, [r7, #4]
 80162b8:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 80162bc:	687b      	ldr	r3, [r7, #4]
 80162be:	2204      	movs	r2, #4
 80162c0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80162c4:	2300      	movs	r3, #0
}
 80162c6:	4618      	mov	r0, r3
 80162c8:	370c      	adds	r7, #12
 80162ca:	46bd      	mov	sp, r7
 80162cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80162d0:	4770      	bx	lr

080162d2 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80162d2:	b480      	push	{r7}
 80162d4:	b083      	sub	sp, #12
 80162d6:	af00      	add	r7, sp, #0
 80162d8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80162da:	687b      	ldr	r3, [r7, #4]
 80162dc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80162e0:	b2db      	uxtb	r3, r3
 80162e2:	2b04      	cmp	r3, #4
 80162e4:	d106      	bne.n	80162f4 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80162e6:	687b      	ldr	r3, [r7, #4]
 80162e8:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 80162ec:	b2da      	uxtb	r2, r3
 80162ee:	687b      	ldr	r3, [r7, #4]
 80162f0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80162f4:	2300      	movs	r3, #0
}
 80162f6:	4618      	mov	r0, r3
 80162f8:	370c      	adds	r7, #12
 80162fa:	46bd      	mov	sp, r7
 80162fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016300:	4770      	bx	lr

08016302 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8016302:	b580      	push	{r7, lr}
 8016304:	b082      	sub	sp, #8
 8016306:	af00      	add	r7, sp, #0
 8016308:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801630a:	687b      	ldr	r3, [r7, #4]
 801630c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016310:	b2db      	uxtb	r3, r3
 8016312:	2b03      	cmp	r3, #3
 8016314:	d110      	bne.n	8016338 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8016316:	687b      	ldr	r3, [r7, #4]
 8016318:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801631c:	2b00      	cmp	r3, #0
 801631e:	d00b      	beq.n	8016338 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8016320:	687b      	ldr	r3, [r7, #4]
 8016322:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016326:	69db      	ldr	r3, [r3, #28]
 8016328:	2b00      	cmp	r3, #0
 801632a:	d005      	beq.n	8016338 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 801632c:	687b      	ldr	r3, [r7, #4]
 801632e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016332:	69db      	ldr	r3, [r3, #28]
 8016334:	6878      	ldr	r0, [r7, #4]
 8016336:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8016338:	2300      	movs	r3, #0
}
 801633a:	4618      	mov	r0, r3
 801633c:	3708      	adds	r7, #8
 801633e:	46bd      	mov	sp, r7
 8016340:	bd80      	pop	{r7, pc}

08016342 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8016342:	b580      	push	{r7, lr}
 8016344:	b082      	sub	sp, #8
 8016346:	af00      	add	r7, sp, #0
 8016348:	6078      	str	r0, [r7, #4]
 801634a:	460b      	mov	r3, r1
 801634c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 801634e:	687b      	ldr	r3, [r7, #4]
 8016350:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016354:	687b      	ldr	r3, [r7, #4]
 8016356:	32ae      	adds	r2, #174	@ 0xae
 8016358:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801635c:	2b00      	cmp	r3, #0
 801635e:	d101      	bne.n	8016364 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8016360:	2303      	movs	r3, #3
 8016362:	e01c      	b.n	801639e <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016364:	687b      	ldr	r3, [r7, #4]
 8016366:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801636a:	b2db      	uxtb	r3, r3
 801636c:	2b03      	cmp	r3, #3
 801636e:	d115      	bne.n	801639c <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8016370:	687b      	ldr	r3, [r7, #4]
 8016372:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016376:	687b      	ldr	r3, [r7, #4]
 8016378:	32ae      	adds	r2, #174	@ 0xae
 801637a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801637e:	6a1b      	ldr	r3, [r3, #32]
 8016380:	2b00      	cmp	r3, #0
 8016382:	d00b      	beq.n	801639c <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8016384:	687b      	ldr	r3, [r7, #4]
 8016386:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801638a:	687b      	ldr	r3, [r7, #4]
 801638c:	32ae      	adds	r2, #174	@ 0xae
 801638e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016392:	6a1b      	ldr	r3, [r3, #32]
 8016394:	78fa      	ldrb	r2, [r7, #3]
 8016396:	4611      	mov	r1, r2
 8016398:	6878      	ldr	r0, [r7, #4]
 801639a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 801639c:	2300      	movs	r3, #0
}
 801639e:	4618      	mov	r0, r3
 80163a0:	3708      	adds	r7, #8
 80163a2:	46bd      	mov	sp, r7
 80163a4:	bd80      	pop	{r7, pc}

080163a6 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80163a6:	b580      	push	{r7, lr}
 80163a8:	b082      	sub	sp, #8
 80163aa:	af00      	add	r7, sp, #0
 80163ac:	6078      	str	r0, [r7, #4]
 80163ae:	460b      	mov	r3, r1
 80163b0:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80163b2:	687b      	ldr	r3, [r7, #4]
 80163b4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80163b8:	687b      	ldr	r3, [r7, #4]
 80163ba:	32ae      	adds	r2, #174	@ 0xae
 80163bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80163c0:	2b00      	cmp	r3, #0
 80163c2:	d101      	bne.n	80163c8 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80163c4:	2303      	movs	r3, #3
 80163c6:	e01c      	b.n	8016402 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80163c8:	687b      	ldr	r3, [r7, #4]
 80163ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80163ce:	b2db      	uxtb	r3, r3
 80163d0:	2b03      	cmp	r3, #3
 80163d2:	d115      	bne.n	8016400 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80163d4:	687b      	ldr	r3, [r7, #4]
 80163d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80163da:	687b      	ldr	r3, [r7, #4]
 80163dc:	32ae      	adds	r2, #174	@ 0xae
 80163de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80163e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80163e4:	2b00      	cmp	r3, #0
 80163e6:	d00b      	beq.n	8016400 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80163e8:	687b      	ldr	r3, [r7, #4]
 80163ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80163ee:	687b      	ldr	r3, [r7, #4]
 80163f0:	32ae      	adds	r2, #174	@ 0xae
 80163f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80163f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80163f8:	78fa      	ldrb	r2, [r7, #3]
 80163fa:	4611      	mov	r1, r2
 80163fc:	6878      	ldr	r0, [r7, #4]
 80163fe:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8016400:	2300      	movs	r3, #0
}
 8016402:	4618      	mov	r0, r3
 8016404:	3708      	adds	r7, #8
 8016406:	46bd      	mov	sp, r7
 8016408:	bd80      	pop	{r7, pc}

0801640a <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 801640a:	b480      	push	{r7}
 801640c:	b083      	sub	sp, #12
 801640e:	af00      	add	r7, sp, #0
 8016410:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8016412:	2300      	movs	r3, #0
}
 8016414:	4618      	mov	r0, r3
 8016416:	370c      	adds	r7, #12
 8016418:	46bd      	mov	sp, r7
 801641a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801641e:	4770      	bx	lr

08016420 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8016420:	b580      	push	{r7, lr}
 8016422:	b084      	sub	sp, #16
 8016424:	af00      	add	r7, sp, #0
 8016426:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8016428:	2300      	movs	r3, #0
 801642a:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801642c:	687b      	ldr	r3, [r7, #4]
 801642e:	2201      	movs	r2, #1
 8016430:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8016434:	687b      	ldr	r3, [r7, #4]
 8016436:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801643a:	2b00      	cmp	r3, #0
 801643c:	d00e      	beq.n	801645c <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 801643e:	687b      	ldr	r3, [r7, #4]
 8016440:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016444:	685b      	ldr	r3, [r3, #4]
 8016446:	687a      	ldr	r2, [r7, #4]
 8016448:	6852      	ldr	r2, [r2, #4]
 801644a:	b2d2      	uxtb	r2, r2
 801644c:	4611      	mov	r1, r2
 801644e:	6878      	ldr	r0, [r7, #4]
 8016450:	4798      	blx	r3
 8016452:	4603      	mov	r3, r0
 8016454:	2b00      	cmp	r3, #0
 8016456:	d001      	beq.n	801645c <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8016458:	2303      	movs	r3, #3
 801645a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 801645c:	7bfb      	ldrb	r3, [r7, #15]
}
 801645e:	4618      	mov	r0, r3
 8016460:	3710      	adds	r7, #16
 8016462:	46bd      	mov	sp, r7
 8016464:	bd80      	pop	{r7, pc}

08016466 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8016466:	b480      	push	{r7}
 8016468:	b083      	sub	sp, #12
 801646a:	af00      	add	r7, sp, #0
 801646c:	6078      	str	r0, [r7, #4]
 801646e:	460b      	mov	r3, r1
 8016470:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8016472:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8016474:	4618      	mov	r0, r3
 8016476:	370c      	adds	r7, #12
 8016478:	46bd      	mov	sp, r7
 801647a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801647e:	4770      	bx	lr

08016480 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8016480:	b480      	push	{r7}
 8016482:	b083      	sub	sp, #12
 8016484:	af00      	add	r7, sp, #0
 8016486:	6078      	str	r0, [r7, #4]
 8016488:	460b      	mov	r3, r1
 801648a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 801648c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 801648e:	4618      	mov	r0, r3
 8016490:	370c      	adds	r7, #12
 8016492:	46bd      	mov	sp, r7
 8016494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016498:	4770      	bx	lr

0801649a <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 801649a:	b580      	push	{r7, lr}
 801649c:	b086      	sub	sp, #24
 801649e:	af00      	add	r7, sp, #0
 80164a0:	6078      	str	r0, [r7, #4]
 80164a2:	460b      	mov	r3, r1
 80164a4:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80164a6:	687b      	ldr	r3, [r7, #4]
 80164a8:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80164aa:	687b      	ldr	r3, [r7, #4]
 80164ac:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80164ae:	2300      	movs	r3, #0
 80164b0:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80164b2:	68fb      	ldr	r3, [r7, #12]
 80164b4:	885b      	ldrh	r3, [r3, #2]
 80164b6:	b29b      	uxth	r3, r3
 80164b8:	68fa      	ldr	r2, [r7, #12]
 80164ba:	7812      	ldrb	r2, [r2, #0]
 80164bc:	4293      	cmp	r3, r2
 80164be:	d91f      	bls.n	8016500 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 80164c0:	68fb      	ldr	r3, [r7, #12]
 80164c2:	781b      	ldrb	r3, [r3, #0]
 80164c4:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 80164c6:	e013      	b.n	80164f0 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80164c8:	f107 030a 	add.w	r3, r7, #10
 80164cc:	4619      	mov	r1, r3
 80164ce:	6978      	ldr	r0, [r7, #20]
 80164d0:	f000 f81b 	bl	801650a <USBD_GetNextDesc>
 80164d4:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80164d6:	697b      	ldr	r3, [r7, #20]
 80164d8:	785b      	ldrb	r3, [r3, #1]
 80164da:	2b05      	cmp	r3, #5
 80164dc:	d108      	bne.n	80164f0 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 80164de:	697b      	ldr	r3, [r7, #20]
 80164e0:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 80164e2:	693b      	ldr	r3, [r7, #16]
 80164e4:	789b      	ldrb	r3, [r3, #2]
 80164e6:	78fa      	ldrb	r2, [r7, #3]
 80164e8:	429a      	cmp	r2, r3
 80164ea:	d008      	beq.n	80164fe <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 80164ec:	2300      	movs	r3, #0
 80164ee:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80164f0:	68fb      	ldr	r3, [r7, #12]
 80164f2:	885b      	ldrh	r3, [r3, #2]
 80164f4:	b29a      	uxth	r2, r3
 80164f6:	897b      	ldrh	r3, [r7, #10]
 80164f8:	429a      	cmp	r2, r3
 80164fa:	d8e5      	bhi.n	80164c8 <USBD_GetEpDesc+0x2e>
 80164fc:	e000      	b.n	8016500 <USBD_GetEpDesc+0x66>
          break;
 80164fe:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8016500:	693b      	ldr	r3, [r7, #16]
}
 8016502:	4618      	mov	r0, r3
 8016504:	3718      	adds	r7, #24
 8016506:	46bd      	mov	sp, r7
 8016508:	bd80      	pop	{r7, pc}

0801650a <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 801650a:	b480      	push	{r7}
 801650c:	b085      	sub	sp, #20
 801650e:	af00      	add	r7, sp, #0
 8016510:	6078      	str	r0, [r7, #4]
 8016512:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8016514:	687b      	ldr	r3, [r7, #4]
 8016516:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8016518:	683b      	ldr	r3, [r7, #0]
 801651a:	881b      	ldrh	r3, [r3, #0]
 801651c:	68fa      	ldr	r2, [r7, #12]
 801651e:	7812      	ldrb	r2, [r2, #0]
 8016520:	4413      	add	r3, r2
 8016522:	b29a      	uxth	r2, r3
 8016524:	683b      	ldr	r3, [r7, #0]
 8016526:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8016528:	68fb      	ldr	r3, [r7, #12]
 801652a:	781b      	ldrb	r3, [r3, #0]
 801652c:	461a      	mov	r2, r3
 801652e:	687b      	ldr	r3, [r7, #4]
 8016530:	4413      	add	r3, r2
 8016532:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8016534:	68fb      	ldr	r3, [r7, #12]
}
 8016536:	4618      	mov	r0, r3
 8016538:	3714      	adds	r7, #20
 801653a:	46bd      	mov	sp, r7
 801653c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016540:	4770      	bx	lr

08016542 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8016542:	b480      	push	{r7}
 8016544:	b087      	sub	sp, #28
 8016546:	af00      	add	r7, sp, #0
 8016548:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 801654a:	687b      	ldr	r3, [r7, #4]
 801654c:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 801654e:	697b      	ldr	r3, [r7, #20]
 8016550:	781b      	ldrb	r3, [r3, #0]
 8016552:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8016554:	697b      	ldr	r3, [r7, #20]
 8016556:	3301      	adds	r3, #1
 8016558:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 801655a:	697b      	ldr	r3, [r7, #20]
 801655c:	781b      	ldrb	r3, [r3, #0]
 801655e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8016560:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8016564:	021b      	lsls	r3, r3, #8
 8016566:	b21a      	sxth	r2, r3
 8016568:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801656c:	4313      	orrs	r3, r2
 801656e:	b21b      	sxth	r3, r3
 8016570:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8016572:	89fb      	ldrh	r3, [r7, #14]
}
 8016574:	4618      	mov	r0, r3
 8016576:	371c      	adds	r7, #28
 8016578:	46bd      	mov	sp, r7
 801657a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801657e:	4770      	bx	lr

08016580 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016580:	b580      	push	{r7, lr}
 8016582:	b084      	sub	sp, #16
 8016584:	af00      	add	r7, sp, #0
 8016586:	6078      	str	r0, [r7, #4]
 8016588:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801658a:	2300      	movs	r3, #0
 801658c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801658e:	683b      	ldr	r3, [r7, #0]
 8016590:	781b      	ldrb	r3, [r3, #0]
 8016592:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8016596:	2b40      	cmp	r3, #64	@ 0x40
 8016598:	d005      	beq.n	80165a6 <USBD_StdDevReq+0x26>
 801659a:	2b40      	cmp	r3, #64	@ 0x40
 801659c:	d857      	bhi.n	801664e <USBD_StdDevReq+0xce>
 801659e:	2b00      	cmp	r3, #0
 80165a0:	d00f      	beq.n	80165c2 <USBD_StdDevReq+0x42>
 80165a2:	2b20      	cmp	r3, #32
 80165a4:	d153      	bne.n	801664e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80165a6:	687b      	ldr	r3, [r7, #4]
 80165a8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80165ac:	687b      	ldr	r3, [r7, #4]
 80165ae:	32ae      	adds	r2, #174	@ 0xae
 80165b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80165b4:	689b      	ldr	r3, [r3, #8]
 80165b6:	6839      	ldr	r1, [r7, #0]
 80165b8:	6878      	ldr	r0, [r7, #4]
 80165ba:	4798      	blx	r3
 80165bc:	4603      	mov	r3, r0
 80165be:	73fb      	strb	r3, [r7, #15]
      break;
 80165c0:	e04a      	b.n	8016658 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80165c2:	683b      	ldr	r3, [r7, #0]
 80165c4:	785b      	ldrb	r3, [r3, #1]
 80165c6:	2b09      	cmp	r3, #9
 80165c8:	d83b      	bhi.n	8016642 <USBD_StdDevReq+0xc2>
 80165ca:	a201      	add	r2, pc, #4	@ (adr r2, 80165d0 <USBD_StdDevReq+0x50>)
 80165cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80165d0:	08016625 	.word	0x08016625
 80165d4:	08016639 	.word	0x08016639
 80165d8:	08016643 	.word	0x08016643
 80165dc:	0801662f 	.word	0x0801662f
 80165e0:	08016643 	.word	0x08016643
 80165e4:	08016603 	.word	0x08016603
 80165e8:	080165f9 	.word	0x080165f9
 80165ec:	08016643 	.word	0x08016643
 80165f0:	0801661b 	.word	0x0801661b
 80165f4:	0801660d 	.word	0x0801660d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80165f8:	6839      	ldr	r1, [r7, #0]
 80165fa:	6878      	ldr	r0, [r7, #4]
 80165fc:	f000 fa3c 	bl	8016a78 <USBD_GetDescriptor>
          break;
 8016600:	e024      	b.n	801664c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8016602:	6839      	ldr	r1, [r7, #0]
 8016604:	6878      	ldr	r0, [r7, #4]
 8016606:	f000 fbcb 	bl	8016da0 <USBD_SetAddress>
          break;
 801660a:	e01f      	b.n	801664c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 801660c:	6839      	ldr	r1, [r7, #0]
 801660e:	6878      	ldr	r0, [r7, #4]
 8016610:	f000 fc0a 	bl	8016e28 <USBD_SetConfig>
 8016614:	4603      	mov	r3, r0
 8016616:	73fb      	strb	r3, [r7, #15]
          break;
 8016618:	e018      	b.n	801664c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 801661a:	6839      	ldr	r1, [r7, #0]
 801661c:	6878      	ldr	r0, [r7, #4]
 801661e:	f000 fcad 	bl	8016f7c <USBD_GetConfig>
          break;
 8016622:	e013      	b.n	801664c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8016624:	6839      	ldr	r1, [r7, #0]
 8016626:	6878      	ldr	r0, [r7, #4]
 8016628:	f000 fcde 	bl	8016fe8 <USBD_GetStatus>
          break;
 801662c:	e00e      	b.n	801664c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 801662e:	6839      	ldr	r1, [r7, #0]
 8016630:	6878      	ldr	r0, [r7, #4]
 8016632:	f000 fd0d 	bl	8017050 <USBD_SetFeature>
          break;
 8016636:	e009      	b.n	801664c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8016638:	6839      	ldr	r1, [r7, #0]
 801663a:	6878      	ldr	r0, [r7, #4]
 801663c:	f000 fd31 	bl	80170a2 <USBD_ClrFeature>
          break;
 8016640:	e004      	b.n	801664c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8016642:	6839      	ldr	r1, [r7, #0]
 8016644:	6878      	ldr	r0, [r7, #4]
 8016646:	f000 fd88 	bl	801715a <USBD_CtlError>
          break;
 801664a:	bf00      	nop
      }
      break;
 801664c:	e004      	b.n	8016658 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 801664e:	6839      	ldr	r1, [r7, #0]
 8016650:	6878      	ldr	r0, [r7, #4]
 8016652:	f000 fd82 	bl	801715a <USBD_CtlError>
      break;
 8016656:	bf00      	nop
  }

  return ret;
 8016658:	7bfb      	ldrb	r3, [r7, #15]
}
 801665a:	4618      	mov	r0, r3
 801665c:	3710      	adds	r7, #16
 801665e:	46bd      	mov	sp, r7
 8016660:	bd80      	pop	{r7, pc}
 8016662:	bf00      	nop

08016664 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016664:	b580      	push	{r7, lr}
 8016666:	b084      	sub	sp, #16
 8016668:	af00      	add	r7, sp, #0
 801666a:	6078      	str	r0, [r7, #4]
 801666c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801666e:	2300      	movs	r3, #0
 8016670:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8016672:	683b      	ldr	r3, [r7, #0]
 8016674:	781b      	ldrb	r3, [r3, #0]
 8016676:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 801667a:	2b40      	cmp	r3, #64	@ 0x40
 801667c:	d005      	beq.n	801668a <USBD_StdItfReq+0x26>
 801667e:	2b40      	cmp	r3, #64	@ 0x40
 8016680:	d852      	bhi.n	8016728 <USBD_StdItfReq+0xc4>
 8016682:	2b00      	cmp	r3, #0
 8016684:	d001      	beq.n	801668a <USBD_StdItfReq+0x26>
 8016686:	2b20      	cmp	r3, #32
 8016688:	d14e      	bne.n	8016728 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 801668a:	687b      	ldr	r3, [r7, #4]
 801668c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016690:	b2db      	uxtb	r3, r3
 8016692:	3b01      	subs	r3, #1
 8016694:	2b02      	cmp	r3, #2
 8016696:	d840      	bhi.n	801671a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8016698:	683b      	ldr	r3, [r7, #0]
 801669a:	889b      	ldrh	r3, [r3, #4]
 801669c:	b2db      	uxtb	r3, r3
 801669e:	2b01      	cmp	r3, #1
 80166a0:	d836      	bhi.n	8016710 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80166a2:	683b      	ldr	r3, [r7, #0]
 80166a4:	889b      	ldrh	r3, [r3, #4]
 80166a6:	b2db      	uxtb	r3, r3
 80166a8:	4619      	mov	r1, r3
 80166aa:	6878      	ldr	r0, [r7, #4]
 80166ac:	f7ff fedb 	bl	8016466 <USBD_CoreFindIF>
 80166b0:	4603      	mov	r3, r0
 80166b2:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80166b4:	7bbb      	ldrb	r3, [r7, #14]
 80166b6:	2bff      	cmp	r3, #255	@ 0xff
 80166b8:	d01d      	beq.n	80166f6 <USBD_StdItfReq+0x92>
 80166ba:	7bbb      	ldrb	r3, [r7, #14]
 80166bc:	2b00      	cmp	r3, #0
 80166be:	d11a      	bne.n	80166f6 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80166c0:	7bba      	ldrb	r2, [r7, #14]
 80166c2:	687b      	ldr	r3, [r7, #4]
 80166c4:	32ae      	adds	r2, #174	@ 0xae
 80166c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80166ca:	689b      	ldr	r3, [r3, #8]
 80166cc:	2b00      	cmp	r3, #0
 80166ce:	d00f      	beq.n	80166f0 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80166d0:	7bba      	ldrb	r2, [r7, #14]
 80166d2:	687b      	ldr	r3, [r7, #4]
 80166d4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80166d8:	7bba      	ldrb	r2, [r7, #14]
 80166da:	687b      	ldr	r3, [r7, #4]
 80166dc:	32ae      	adds	r2, #174	@ 0xae
 80166de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80166e2:	689b      	ldr	r3, [r3, #8]
 80166e4:	6839      	ldr	r1, [r7, #0]
 80166e6:	6878      	ldr	r0, [r7, #4]
 80166e8:	4798      	blx	r3
 80166ea:	4603      	mov	r3, r0
 80166ec:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80166ee:	e004      	b.n	80166fa <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80166f0:	2303      	movs	r3, #3
 80166f2:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80166f4:	e001      	b.n	80166fa <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80166f6:	2303      	movs	r3, #3
 80166f8:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80166fa:	683b      	ldr	r3, [r7, #0]
 80166fc:	88db      	ldrh	r3, [r3, #6]
 80166fe:	2b00      	cmp	r3, #0
 8016700:	d110      	bne.n	8016724 <USBD_StdItfReq+0xc0>
 8016702:	7bfb      	ldrb	r3, [r7, #15]
 8016704:	2b00      	cmp	r3, #0
 8016706:	d10d      	bne.n	8016724 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8016708:	6878      	ldr	r0, [r7, #4]
 801670a:	f000 fdfd 	bl	8017308 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 801670e:	e009      	b.n	8016724 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8016710:	6839      	ldr	r1, [r7, #0]
 8016712:	6878      	ldr	r0, [r7, #4]
 8016714:	f000 fd21 	bl	801715a <USBD_CtlError>
          break;
 8016718:	e004      	b.n	8016724 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 801671a:	6839      	ldr	r1, [r7, #0]
 801671c:	6878      	ldr	r0, [r7, #4]
 801671e:	f000 fd1c 	bl	801715a <USBD_CtlError>
          break;
 8016722:	e000      	b.n	8016726 <USBD_StdItfReq+0xc2>
          break;
 8016724:	bf00      	nop
      }
      break;
 8016726:	e004      	b.n	8016732 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8016728:	6839      	ldr	r1, [r7, #0]
 801672a:	6878      	ldr	r0, [r7, #4]
 801672c:	f000 fd15 	bl	801715a <USBD_CtlError>
      break;
 8016730:	bf00      	nop
  }

  return ret;
 8016732:	7bfb      	ldrb	r3, [r7, #15]
}
 8016734:	4618      	mov	r0, r3
 8016736:	3710      	adds	r7, #16
 8016738:	46bd      	mov	sp, r7
 801673a:	bd80      	pop	{r7, pc}

0801673c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801673c:	b580      	push	{r7, lr}
 801673e:	b084      	sub	sp, #16
 8016740:	af00      	add	r7, sp, #0
 8016742:	6078      	str	r0, [r7, #4]
 8016744:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8016746:	2300      	movs	r3, #0
 8016748:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 801674a:	683b      	ldr	r3, [r7, #0]
 801674c:	889b      	ldrh	r3, [r3, #4]
 801674e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8016750:	683b      	ldr	r3, [r7, #0]
 8016752:	781b      	ldrb	r3, [r3, #0]
 8016754:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8016758:	2b40      	cmp	r3, #64	@ 0x40
 801675a:	d007      	beq.n	801676c <USBD_StdEPReq+0x30>
 801675c:	2b40      	cmp	r3, #64	@ 0x40
 801675e:	f200 817f 	bhi.w	8016a60 <USBD_StdEPReq+0x324>
 8016762:	2b00      	cmp	r3, #0
 8016764:	d02a      	beq.n	80167bc <USBD_StdEPReq+0x80>
 8016766:	2b20      	cmp	r3, #32
 8016768:	f040 817a 	bne.w	8016a60 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 801676c:	7bbb      	ldrb	r3, [r7, #14]
 801676e:	4619      	mov	r1, r3
 8016770:	6878      	ldr	r0, [r7, #4]
 8016772:	f7ff fe85 	bl	8016480 <USBD_CoreFindEP>
 8016776:	4603      	mov	r3, r0
 8016778:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801677a:	7b7b      	ldrb	r3, [r7, #13]
 801677c:	2bff      	cmp	r3, #255	@ 0xff
 801677e:	f000 8174 	beq.w	8016a6a <USBD_StdEPReq+0x32e>
 8016782:	7b7b      	ldrb	r3, [r7, #13]
 8016784:	2b00      	cmp	r3, #0
 8016786:	f040 8170 	bne.w	8016a6a <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 801678a:	7b7a      	ldrb	r2, [r7, #13]
 801678c:	687b      	ldr	r3, [r7, #4]
 801678e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8016792:	7b7a      	ldrb	r2, [r7, #13]
 8016794:	687b      	ldr	r3, [r7, #4]
 8016796:	32ae      	adds	r2, #174	@ 0xae
 8016798:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801679c:	689b      	ldr	r3, [r3, #8]
 801679e:	2b00      	cmp	r3, #0
 80167a0:	f000 8163 	beq.w	8016a6a <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80167a4:	7b7a      	ldrb	r2, [r7, #13]
 80167a6:	687b      	ldr	r3, [r7, #4]
 80167a8:	32ae      	adds	r2, #174	@ 0xae
 80167aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80167ae:	689b      	ldr	r3, [r3, #8]
 80167b0:	6839      	ldr	r1, [r7, #0]
 80167b2:	6878      	ldr	r0, [r7, #4]
 80167b4:	4798      	blx	r3
 80167b6:	4603      	mov	r3, r0
 80167b8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80167ba:	e156      	b.n	8016a6a <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80167bc:	683b      	ldr	r3, [r7, #0]
 80167be:	785b      	ldrb	r3, [r3, #1]
 80167c0:	2b03      	cmp	r3, #3
 80167c2:	d008      	beq.n	80167d6 <USBD_StdEPReq+0x9a>
 80167c4:	2b03      	cmp	r3, #3
 80167c6:	f300 8145 	bgt.w	8016a54 <USBD_StdEPReq+0x318>
 80167ca:	2b00      	cmp	r3, #0
 80167cc:	f000 809b 	beq.w	8016906 <USBD_StdEPReq+0x1ca>
 80167d0:	2b01      	cmp	r3, #1
 80167d2:	d03c      	beq.n	801684e <USBD_StdEPReq+0x112>
 80167d4:	e13e      	b.n	8016a54 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80167d6:	687b      	ldr	r3, [r7, #4]
 80167d8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80167dc:	b2db      	uxtb	r3, r3
 80167de:	2b02      	cmp	r3, #2
 80167e0:	d002      	beq.n	80167e8 <USBD_StdEPReq+0xac>
 80167e2:	2b03      	cmp	r3, #3
 80167e4:	d016      	beq.n	8016814 <USBD_StdEPReq+0xd8>
 80167e6:	e02c      	b.n	8016842 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80167e8:	7bbb      	ldrb	r3, [r7, #14]
 80167ea:	2b00      	cmp	r3, #0
 80167ec:	d00d      	beq.n	801680a <USBD_StdEPReq+0xce>
 80167ee:	7bbb      	ldrb	r3, [r7, #14]
 80167f0:	2b80      	cmp	r3, #128	@ 0x80
 80167f2:	d00a      	beq.n	801680a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80167f4:	7bbb      	ldrb	r3, [r7, #14]
 80167f6:	4619      	mov	r1, r3
 80167f8:	6878      	ldr	r0, [r7, #4]
 80167fa:	f001 f9ed 	bl	8017bd8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80167fe:	2180      	movs	r1, #128	@ 0x80
 8016800:	6878      	ldr	r0, [r7, #4]
 8016802:	f001 f9e9 	bl	8017bd8 <USBD_LL_StallEP>
 8016806:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8016808:	e020      	b.n	801684c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 801680a:	6839      	ldr	r1, [r7, #0]
 801680c:	6878      	ldr	r0, [r7, #4]
 801680e:	f000 fca4 	bl	801715a <USBD_CtlError>
              break;
 8016812:	e01b      	b.n	801684c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8016814:	683b      	ldr	r3, [r7, #0]
 8016816:	885b      	ldrh	r3, [r3, #2]
 8016818:	2b00      	cmp	r3, #0
 801681a:	d10e      	bne.n	801683a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 801681c:	7bbb      	ldrb	r3, [r7, #14]
 801681e:	2b00      	cmp	r3, #0
 8016820:	d00b      	beq.n	801683a <USBD_StdEPReq+0xfe>
 8016822:	7bbb      	ldrb	r3, [r7, #14]
 8016824:	2b80      	cmp	r3, #128	@ 0x80
 8016826:	d008      	beq.n	801683a <USBD_StdEPReq+0xfe>
 8016828:	683b      	ldr	r3, [r7, #0]
 801682a:	88db      	ldrh	r3, [r3, #6]
 801682c:	2b00      	cmp	r3, #0
 801682e:	d104      	bne.n	801683a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8016830:	7bbb      	ldrb	r3, [r7, #14]
 8016832:	4619      	mov	r1, r3
 8016834:	6878      	ldr	r0, [r7, #4]
 8016836:	f001 f9cf 	bl	8017bd8 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 801683a:	6878      	ldr	r0, [r7, #4]
 801683c:	f000 fd64 	bl	8017308 <USBD_CtlSendStatus>

              break;
 8016840:	e004      	b.n	801684c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8016842:	6839      	ldr	r1, [r7, #0]
 8016844:	6878      	ldr	r0, [r7, #4]
 8016846:	f000 fc88 	bl	801715a <USBD_CtlError>
              break;
 801684a:	bf00      	nop
          }
          break;
 801684c:	e107      	b.n	8016a5e <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 801684e:	687b      	ldr	r3, [r7, #4]
 8016850:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016854:	b2db      	uxtb	r3, r3
 8016856:	2b02      	cmp	r3, #2
 8016858:	d002      	beq.n	8016860 <USBD_StdEPReq+0x124>
 801685a:	2b03      	cmp	r3, #3
 801685c:	d016      	beq.n	801688c <USBD_StdEPReq+0x150>
 801685e:	e04b      	b.n	80168f8 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8016860:	7bbb      	ldrb	r3, [r7, #14]
 8016862:	2b00      	cmp	r3, #0
 8016864:	d00d      	beq.n	8016882 <USBD_StdEPReq+0x146>
 8016866:	7bbb      	ldrb	r3, [r7, #14]
 8016868:	2b80      	cmp	r3, #128	@ 0x80
 801686a:	d00a      	beq.n	8016882 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 801686c:	7bbb      	ldrb	r3, [r7, #14]
 801686e:	4619      	mov	r1, r3
 8016870:	6878      	ldr	r0, [r7, #4]
 8016872:	f001 f9b1 	bl	8017bd8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8016876:	2180      	movs	r1, #128	@ 0x80
 8016878:	6878      	ldr	r0, [r7, #4]
 801687a:	f001 f9ad 	bl	8017bd8 <USBD_LL_StallEP>
 801687e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8016880:	e040      	b.n	8016904 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8016882:	6839      	ldr	r1, [r7, #0]
 8016884:	6878      	ldr	r0, [r7, #4]
 8016886:	f000 fc68 	bl	801715a <USBD_CtlError>
              break;
 801688a:	e03b      	b.n	8016904 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 801688c:	683b      	ldr	r3, [r7, #0]
 801688e:	885b      	ldrh	r3, [r3, #2]
 8016890:	2b00      	cmp	r3, #0
 8016892:	d136      	bne.n	8016902 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8016894:	7bbb      	ldrb	r3, [r7, #14]
 8016896:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801689a:	2b00      	cmp	r3, #0
 801689c:	d004      	beq.n	80168a8 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 801689e:	7bbb      	ldrb	r3, [r7, #14]
 80168a0:	4619      	mov	r1, r3
 80168a2:	6878      	ldr	r0, [r7, #4]
 80168a4:	f001 f9b7 	bl	8017c16 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80168a8:	6878      	ldr	r0, [r7, #4]
 80168aa:	f000 fd2d 	bl	8017308 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80168ae:	7bbb      	ldrb	r3, [r7, #14]
 80168b0:	4619      	mov	r1, r3
 80168b2:	6878      	ldr	r0, [r7, #4]
 80168b4:	f7ff fde4 	bl	8016480 <USBD_CoreFindEP>
 80168b8:	4603      	mov	r3, r0
 80168ba:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80168bc:	7b7b      	ldrb	r3, [r7, #13]
 80168be:	2bff      	cmp	r3, #255	@ 0xff
 80168c0:	d01f      	beq.n	8016902 <USBD_StdEPReq+0x1c6>
 80168c2:	7b7b      	ldrb	r3, [r7, #13]
 80168c4:	2b00      	cmp	r3, #0
 80168c6:	d11c      	bne.n	8016902 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 80168c8:	7b7a      	ldrb	r2, [r7, #13]
 80168ca:	687b      	ldr	r3, [r7, #4]
 80168cc:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80168d0:	7b7a      	ldrb	r2, [r7, #13]
 80168d2:	687b      	ldr	r3, [r7, #4]
 80168d4:	32ae      	adds	r2, #174	@ 0xae
 80168d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80168da:	689b      	ldr	r3, [r3, #8]
 80168dc:	2b00      	cmp	r3, #0
 80168de:	d010      	beq.n	8016902 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80168e0:	7b7a      	ldrb	r2, [r7, #13]
 80168e2:	687b      	ldr	r3, [r7, #4]
 80168e4:	32ae      	adds	r2, #174	@ 0xae
 80168e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80168ea:	689b      	ldr	r3, [r3, #8]
 80168ec:	6839      	ldr	r1, [r7, #0]
 80168ee:	6878      	ldr	r0, [r7, #4]
 80168f0:	4798      	blx	r3
 80168f2:	4603      	mov	r3, r0
 80168f4:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80168f6:	e004      	b.n	8016902 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 80168f8:	6839      	ldr	r1, [r7, #0]
 80168fa:	6878      	ldr	r0, [r7, #4]
 80168fc:	f000 fc2d 	bl	801715a <USBD_CtlError>
              break;
 8016900:	e000      	b.n	8016904 <USBD_StdEPReq+0x1c8>
              break;
 8016902:	bf00      	nop
          }
          break;
 8016904:	e0ab      	b.n	8016a5e <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8016906:	687b      	ldr	r3, [r7, #4]
 8016908:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801690c:	b2db      	uxtb	r3, r3
 801690e:	2b02      	cmp	r3, #2
 8016910:	d002      	beq.n	8016918 <USBD_StdEPReq+0x1dc>
 8016912:	2b03      	cmp	r3, #3
 8016914:	d032      	beq.n	801697c <USBD_StdEPReq+0x240>
 8016916:	e097      	b.n	8016a48 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8016918:	7bbb      	ldrb	r3, [r7, #14]
 801691a:	2b00      	cmp	r3, #0
 801691c:	d007      	beq.n	801692e <USBD_StdEPReq+0x1f2>
 801691e:	7bbb      	ldrb	r3, [r7, #14]
 8016920:	2b80      	cmp	r3, #128	@ 0x80
 8016922:	d004      	beq.n	801692e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8016924:	6839      	ldr	r1, [r7, #0]
 8016926:	6878      	ldr	r0, [r7, #4]
 8016928:	f000 fc17 	bl	801715a <USBD_CtlError>
                break;
 801692c:	e091      	b.n	8016a52 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801692e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8016932:	2b00      	cmp	r3, #0
 8016934:	da0b      	bge.n	801694e <USBD_StdEPReq+0x212>
 8016936:	7bbb      	ldrb	r3, [r7, #14]
 8016938:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801693c:	4613      	mov	r3, r2
 801693e:	009b      	lsls	r3, r3, #2
 8016940:	4413      	add	r3, r2
 8016942:	009b      	lsls	r3, r3, #2
 8016944:	3310      	adds	r3, #16
 8016946:	687a      	ldr	r2, [r7, #4]
 8016948:	4413      	add	r3, r2
 801694a:	3304      	adds	r3, #4
 801694c:	e00b      	b.n	8016966 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 801694e:	7bbb      	ldrb	r3, [r7, #14]
 8016950:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8016954:	4613      	mov	r3, r2
 8016956:	009b      	lsls	r3, r3, #2
 8016958:	4413      	add	r3, r2
 801695a:	009b      	lsls	r3, r3, #2
 801695c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8016960:	687a      	ldr	r2, [r7, #4]
 8016962:	4413      	add	r3, r2
 8016964:	3304      	adds	r3, #4
 8016966:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8016968:	68bb      	ldr	r3, [r7, #8]
 801696a:	2200      	movs	r2, #0
 801696c:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 801696e:	68bb      	ldr	r3, [r7, #8]
 8016970:	2202      	movs	r2, #2
 8016972:	4619      	mov	r1, r3
 8016974:	6878      	ldr	r0, [r7, #4]
 8016976:	f000 fc6d 	bl	8017254 <USBD_CtlSendData>
              break;
 801697a:	e06a      	b.n	8016a52 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 801697c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8016980:	2b00      	cmp	r3, #0
 8016982:	da11      	bge.n	80169a8 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8016984:	7bbb      	ldrb	r3, [r7, #14]
 8016986:	f003 020f 	and.w	r2, r3, #15
 801698a:	6879      	ldr	r1, [r7, #4]
 801698c:	4613      	mov	r3, r2
 801698e:	009b      	lsls	r3, r3, #2
 8016990:	4413      	add	r3, r2
 8016992:	009b      	lsls	r3, r3, #2
 8016994:	440b      	add	r3, r1
 8016996:	3324      	adds	r3, #36	@ 0x24
 8016998:	881b      	ldrh	r3, [r3, #0]
 801699a:	2b00      	cmp	r3, #0
 801699c:	d117      	bne.n	80169ce <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 801699e:	6839      	ldr	r1, [r7, #0]
 80169a0:	6878      	ldr	r0, [r7, #4]
 80169a2:	f000 fbda 	bl	801715a <USBD_CtlError>
                  break;
 80169a6:	e054      	b.n	8016a52 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80169a8:	7bbb      	ldrb	r3, [r7, #14]
 80169aa:	f003 020f 	and.w	r2, r3, #15
 80169ae:	6879      	ldr	r1, [r7, #4]
 80169b0:	4613      	mov	r3, r2
 80169b2:	009b      	lsls	r3, r3, #2
 80169b4:	4413      	add	r3, r2
 80169b6:	009b      	lsls	r3, r3, #2
 80169b8:	440b      	add	r3, r1
 80169ba:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80169be:	881b      	ldrh	r3, [r3, #0]
 80169c0:	2b00      	cmp	r3, #0
 80169c2:	d104      	bne.n	80169ce <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80169c4:	6839      	ldr	r1, [r7, #0]
 80169c6:	6878      	ldr	r0, [r7, #4]
 80169c8:	f000 fbc7 	bl	801715a <USBD_CtlError>
                  break;
 80169cc:	e041      	b.n	8016a52 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80169ce:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80169d2:	2b00      	cmp	r3, #0
 80169d4:	da0b      	bge.n	80169ee <USBD_StdEPReq+0x2b2>
 80169d6:	7bbb      	ldrb	r3, [r7, #14]
 80169d8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80169dc:	4613      	mov	r3, r2
 80169de:	009b      	lsls	r3, r3, #2
 80169e0:	4413      	add	r3, r2
 80169e2:	009b      	lsls	r3, r3, #2
 80169e4:	3310      	adds	r3, #16
 80169e6:	687a      	ldr	r2, [r7, #4]
 80169e8:	4413      	add	r3, r2
 80169ea:	3304      	adds	r3, #4
 80169ec:	e00b      	b.n	8016a06 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80169ee:	7bbb      	ldrb	r3, [r7, #14]
 80169f0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80169f4:	4613      	mov	r3, r2
 80169f6:	009b      	lsls	r3, r3, #2
 80169f8:	4413      	add	r3, r2
 80169fa:	009b      	lsls	r3, r3, #2
 80169fc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8016a00:	687a      	ldr	r2, [r7, #4]
 8016a02:	4413      	add	r3, r2
 8016a04:	3304      	adds	r3, #4
 8016a06:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8016a08:	7bbb      	ldrb	r3, [r7, #14]
 8016a0a:	2b00      	cmp	r3, #0
 8016a0c:	d002      	beq.n	8016a14 <USBD_StdEPReq+0x2d8>
 8016a0e:	7bbb      	ldrb	r3, [r7, #14]
 8016a10:	2b80      	cmp	r3, #128	@ 0x80
 8016a12:	d103      	bne.n	8016a1c <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8016a14:	68bb      	ldr	r3, [r7, #8]
 8016a16:	2200      	movs	r2, #0
 8016a18:	601a      	str	r2, [r3, #0]
 8016a1a:	e00e      	b.n	8016a3a <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8016a1c:	7bbb      	ldrb	r3, [r7, #14]
 8016a1e:	4619      	mov	r1, r3
 8016a20:	6878      	ldr	r0, [r7, #4]
 8016a22:	f001 f917 	bl	8017c54 <USBD_LL_IsStallEP>
 8016a26:	4603      	mov	r3, r0
 8016a28:	2b00      	cmp	r3, #0
 8016a2a:	d003      	beq.n	8016a34 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8016a2c:	68bb      	ldr	r3, [r7, #8]
 8016a2e:	2201      	movs	r2, #1
 8016a30:	601a      	str	r2, [r3, #0]
 8016a32:	e002      	b.n	8016a3a <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8016a34:	68bb      	ldr	r3, [r7, #8]
 8016a36:	2200      	movs	r2, #0
 8016a38:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8016a3a:	68bb      	ldr	r3, [r7, #8]
 8016a3c:	2202      	movs	r2, #2
 8016a3e:	4619      	mov	r1, r3
 8016a40:	6878      	ldr	r0, [r7, #4]
 8016a42:	f000 fc07 	bl	8017254 <USBD_CtlSendData>
              break;
 8016a46:	e004      	b.n	8016a52 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8016a48:	6839      	ldr	r1, [r7, #0]
 8016a4a:	6878      	ldr	r0, [r7, #4]
 8016a4c:	f000 fb85 	bl	801715a <USBD_CtlError>
              break;
 8016a50:	bf00      	nop
          }
          break;
 8016a52:	e004      	b.n	8016a5e <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8016a54:	6839      	ldr	r1, [r7, #0]
 8016a56:	6878      	ldr	r0, [r7, #4]
 8016a58:	f000 fb7f 	bl	801715a <USBD_CtlError>
          break;
 8016a5c:	bf00      	nop
      }
      break;
 8016a5e:	e005      	b.n	8016a6c <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8016a60:	6839      	ldr	r1, [r7, #0]
 8016a62:	6878      	ldr	r0, [r7, #4]
 8016a64:	f000 fb79 	bl	801715a <USBD_CtlError>
      break;
 8016a68:	e000      	b.n	8016a6c <USBD_StdEPReq+0x330>
      break;
 8016a6a:	bf00      	nop
  }

  return ret;
 8016a6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8016a6e:	4618      	mov	r0, r3
 8016a70:	3710      	adds	r7, #16
 8016a72:	46bd      	mov	sp, r7
 8016a74:	bd80      	pop	{r7, pc}
	...

08016a78 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016a78:	b580      	push	{r7, lr}
 8016a7a:	b084      	sub	sp, #16
 8016a7c:	af00      	add	r7, sp, #0
 8016a7e:	6078      	str	r0, [r7, #4]
 8016a80:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8016a82:	2300      	movs	r3, #0
 8016a84:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8016a86:	2300      	movs	r3, #0
 8016a88:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8016a8a:	2300      	movs	r3, #0
 8016a8c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8016a8e:	683b      	ldr	r3, [r7, #0]
 8016a90:	885b      	ldrh	r3, [r3, #2]
 8016a92:	0a1b      	lsrs	r3, r3, #8
 8016a94:	b29b      	uxth	r3, r3
 8016a96:	3b01      	subs	r3, #1
 8016a98:	2b0e      	cmp	r3, #14
 8016a9a:	f200 8152 	bhi.w	8016d42 <USBD_GetDescriptor+0x2ca>
 8016a9e:	a201      	add	r2, pc, #4	@ (adr r2, 8016aa4 <USBD_GetDescriptor+0x2c>)
 8016aa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016aa4:	08016b15 	.word	0x08016b15
 8016aa8:	08016b2d 	.word	0x08016b2d
 8016aac:	08016b6d 	.word	0x08016b6d
 8016ab0:	08016d43 	.word	0x08016d43
 8016ab4:	08016d43 	.word	0x08016d43
 8016ab8:	08016ce3 	.word	0x08016ce3
 8016abc:	08016d0f 	.word	0x08016d0f
 8016ac0:	08016d43 	.word	0x08016d43
 8016ac4:	08016d43 	.word	0x08016d43
 8016ac8:	08016d43 	.word	0x08016d43
 8016acc:	08016d43 	.word	0x08016d43
 8016ad0:	08016d43 	.word	0x08016d43
 8016ad4:	08016d43 	.word	0x08016d43
 8016ad8:	08016d43 	.word	0x08016d43
 8016adc:	08016ae1 	.word	0x08016ae1
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8016ae0:	687b      	ldr	r3, [r7, #4]
 8016ae2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016ae6:	69db      	ldr	r3, [r3, #28]
 8016ae8:	2b00      	cmp	r3, #0
 8016aea:	d00b      	beq.n	8016b04 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8016aec:	687b      	ldr	r3, [r7, #4]
 8016aee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016af2:	69db      	ldr	r3, [r3, #28]
 8016af4:	687a      	ldr	r2, [r7, #4]
 8016af6:	7c12      	ldrb	r2, [r2, #16]
 8016af8:	f107 0108 	add.w	r1, r7, #8
 8016afc:	4610      	mov	r0, r2
 8016afe:	4798      	blx	r3
 8016b00:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8016b02:	e126      	b.n	8016d52 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8016b04:	6839      	ldr	r1, [r7, #0]
 8016b06:	6878      	ldr	r0, [r7, #4]
 8016b08:	f000 fb27 	bl	801715a <USBD_CtlError>
        err++;
 8016b0c:	7afb      	ldrb	r3, [r7, #11]
 8016b0e:	3301      	adds	r3, #1
 8016b10:	72fb      	strb	r3, [r7, #11]
      break;
 8016b12:	e11e      	b.n	8016d52 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8016b14:	687b      	ldr	r3, [r7, #4]
 8016b16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016b1a:	681b      	ldr	r3, [r3, #0]
 8016b1c:	687a      	ldr	r2, [r7, #4]
 8016b1e:	7c12      	ldrb	r2, [r2, #16]
 8016b20:	f107 0108 	add.w	r1, r7, #8
 8016b24:	4610      	mov	r0, r2
 8016b26:	4798      	blx	r3
 8016b28:	60f8      	str	r0, [r7, #12]
      break;
 8016b2a:	e112      	b.n	8016d52 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8016b2c:	687b      	ldr	r3, [r7, #4]
 8016b2e:	7c1b      	ldrb	r3, [r3, #16]
 8016b30:	2b00      	cmp	r3, #0
 8016b32:	d10d      	bne.n	8016b50 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8016b34:	687b      	ldr	r3, [r7, #4]
 8016b36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016b3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8016b3c:	f107 0208 	add.w	r2, r7, #8
 8016b40:	4610      	mov	r0, r2
 8016b42:	4798      	blx	r3
 8016b44:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8016b46:	68fb      	ldr	r3, [r7, #12]
 8016b48:	3301      	adds	r3, #1
 8016b4a:	2202      	movs	r2, #2
 8016b4c:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8016b4e:	e100      	b.n	8016d52 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8016b50:	687b      	ldr	r3, [r7, #4]
 8016b52:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016b56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016b58:	f107 0208 	add.w	r2, r7, #8
 8016b5c:	4610      	mov	r0, r2
 8016b5e:	4798      	blx	r3
 8016b60:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8016b62:	68fb      	ldr	r3, [r7, #12]
 8016b64:	3301      	adds	r3, #1
 8016b66:	2202      	movs	r2, #2
 8016b68:	701a      	strb	r2, [r3, #0]
      break;
 8016b6a:	e0f2      	b.n	8016d52 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8016b6c:	683b      	ldr	r3, [r7, #0]
 8016b6e:	885b      	ldrh	r3, [r3, #2]
 8016b70:	b2db      	uxtb	r3, r3
 8016b72:	2b05      	cmp	r3, #5
 8016b74:	f200 80ac 	bhi.w	8016cd0 <USBD_GetDescriptor+0x258>
 8016b78:	a201      	add	r2, pc, #4	@ (adr r2, 8016b80 <USBD_GetDescriptor+0x108>)
 8016b7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016b7e:	bf00      	nop
 8016b80:	08016b99 	.word	0x08016b99
 8016b84:	08016bcd 	.word	0x08016bcd
 8016b88:	08016c01 	.word	0x08016c01
 8016b8c:	08016c35 	.word	0x08016c35
 8016b90:	08016c69 	.word	0x08016c69
 8016b94:	08016c9d 	.word	0x08016c9d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8016b98:	687b      	ldr	r3, [r7, #4]
 8016b9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016b9e:	685b      	ldr	r3, [r3, #4]
 8016ba0:	2b00      	cmp	r3, #0
 8016ba2:	d00b      	beq.n	8016bbc <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8016ba4:	687b      	ldr	r3, [r7, #4]
 8016ba6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016baa:	685b      	ldr	r3, [r3, #4]
 8016bac:	687a      	ldr	r2, [r7, #4]
 8016bae:	7c12      	ldrb	r2, [r2, #16]
 8016bb0:	f107 0108 	add.w	r1, r7, #8
 8016bb4:	4610      	mov	r0, r2
 8016bb6:	4798      	blx	r3
 8016bb8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8016bba:	e091      	b.n	8016ce0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8016bbc:	6839      	ldr	r1, [r7, #0]
 8016bbe:	6878      	ldr	r0, [r7, #4]
 8016bc0:	f000 facb 	bl	801715a <USBD_CtlError>
            err++;
 8016bc4:	7afb      	ldrb	r3, [r7, #11]
 8016bc6:	3301      	adds	r3, #1
 8016bc8:	72fb      	strb	r3, [r7, #11]
          break;
 8016bca:	e089      	b.n	8016ce0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8016bcc:	687b      	ldr	r3, [r7, #4]
 8016bce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016bd2:	689b      	ldr	r3, [r3, #8]
 8016bd4:	2b00      	cmp	r3, #0
 8016bd6:	d00b      	beq.n	8016bf0 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8016bd8:	687b      	ldr	r3, [r7, #4]
 8016bda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016bde:	689b      	ldr	r3, [r3, #8]
 8016be0:	687a      	ldr	r2, [r7, #4]
 8016be2:	7c12      	ldrb	r2, [r2, #16]
 8016be4:	f107 0108 	add.w	r1, r7, #8
 8016be8:	4610      	mov	r0, r2
 8016bea:	4798      	blx	r3
 8016bec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8016bee:	e077      	b.n	8016ce0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8016bf0:	6839      	ldr	r1, [r7, #0]
 8016bf2:	6878      	ldr	r0, [r7, #4]
 8016bf4:	f000 fab1 	bl	801715a <USBD_CtlError>
            err++;
 8016bf8:	7afb      	ldrb	r3, [r7, #11]
 8016bfa:	3301      	adds	r3, #1
 8016bfc:	72fb      	strb	r3, [r7, #11]
          break;
 8016bfe:	e06f      	b.n	8016ce0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8016c00:	687b      	ldr	r3, [r7, #4]
 8016c02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016c06:	68db      	ldr	r3, [r3, #12]
 8016c08:	2b00      	cmp	r3, #0
 8016c0a:	d00b      	beq.n	8016c24 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8016c0c:	687b      	ldr	r3, [r7, #4]
 8016c0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016c12:	68db      	ldr	r3, [r3, #12]
 8016c14:	687a      	ldr	r2, [r7, #4]
 8016c16:	7c12      	ldrb	r2, [r2, #16]
 8016c18:	f107 0108 	add.w	r1, r7, #8
 8016c1c:	4610      	mov	r0, r2
 8016c1e:	4798      	blx	r3
 8016c20:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8016c22:	e05d      	b.n	8016ce0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8016c24:	6839      	ldr	r1, [r7, #0]
 8016c26:	6878      	ldr	r0, [r7, #4]
 8016c28:	f000 fa97 	bl	801715a <USBD_CtlError>
            err++;
 8016c2c:	7afb      	ldrb	r3, [r7, #11]
 8016c2e:	3301      	adds	r3, #1
 8016c30:	72fb      	strb	r3, [r7, #11]
          break;
 8016c32:	e055      	b.n	8016ce0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8016c34:	687b      	ldr	r3, [r7, #4]
 8016c36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016c3a:	691b      	ldr	r3, [r3, #16]
 8016c3c:	2b00      	cmp	r3, #0
 8016c3e:	d00b      	beq.n	8016c58 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8016c40:	687b      	ldr	r3, [r7, #4]
 8016c42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016c46:	691b      	ldr	r3, [r3, #16]
 8016c48:	687a      	ldr	r2, [r7, #4]
 8016c4a:	7c12      	ldrb	r2, [r2, #16]
 8016c4c:	f107 0108 	add.w	r1, r7, #8
 8016c50:	4610      	mov	r0, r2
 8016c52:	4798      	blx	r3
 8016c54:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8016c56:	e043      	b.n	8016ce0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8016c58:	6839      	ldr	r1, [r7, #0]
 8016c5a:	6878      	ldr	r0, [r7, #4]
 8016c5c:	f000 fa7d 	bl	801715a <USBD_CtlError>
            err++;
 8016c60:	7afb      	ldrb	r3, [r7, #11]
 8016c62:	3301      	adds	r3, #1
 8016c64:	72fb      	strb	r3, [r7, #11]
          break;
 8016c66:	e03b      	b.n	8016ce0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8016c68:	687b      	ldr	r3, [r7, #4]
 8016c6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016c6e:	695b      	ldr	r3, [r3, #20]
 8016c70:	2b00      	cmp	r3, #0
 8016c72:	d00b      	beq.n	8016c8c <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8016c74:	687b      	ldr	r3, [r7, #4]
 8016c76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016c7a:	695b      	ldr	r3, [r3, #20]
 8016c7c:	687a      	ldr	r2, [r7, #4]
 8016c7e:	7c12      	ldrb	r2, [r2, #16]
 8016c80:	f107 0108 	add.w	r1, r7, #8
 8016c84:	4610      	mov	r0, r2
 8016c86:	4798      	blx	r3
 8016c88:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8016c8a:	e029      	b.n	8016ce0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8016c8c:	6839      	ldr	r1, [r7, #0]
 8016c8e:	6878      	ldr	r0, [r7, #4]
 8016c90:	f000 fa63 	bl	801715a <USBD_CtlError>
            err++;
 8016c94:	7afb      	ldrb	r3, [r7, #11]
 8016c96:	3301      	adds	r3, #1
 8016c98:	72fb      	strb	r3, [r7, #11]
          break;
 8016c9a:	e021      	b.n	8016ce0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8016c9c:	687b      	ldr	r3, [r7, #4]
 8016c9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016ca2:	699b      	ldr	r3, [r3, #24]
 8016ca4:	2b00      	cmp	r3, #0
 8016ca6:	d00b      	beq.n	8016cc0 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8016ca8:	687b      	ldr	r3, [r7, #4]
 8016caa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016cae:	699b      	ldr	r3, [r3, #24]
 8016cb0:	687a      	ldr	r2, [r7, #4]
 8016cb2:	7c12      	ldrb	r2, [r2, #16]
 8016cb4:	f107 0108 	add.w	r1, r7, #8
 8016cb8:	4610      	mov	r0, r2
 8016cba:	4798      	blx	r3
 8016cbc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8016cbe:	e00f      	b.n	8016ce0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8016cc0:	6839      	ldr	r1, [r7, #0]
 8016cc2:	6878      	ldr	r0, [r7, #4]
 8016cc4:	f000 fa49 	bl	801715a <USBD_CtlError>
            err++;
 8016cc8:	7afb      	ldrb	r3, [r7, #11]
 8016cca:	3301      	adds	r3, #1
 8016ccc:	72fb      	strb	r3, [r7, #11]
          break;
 8016cce:	e007      	b.n	8016ce0 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8016cd0:	6839      	ldr	r1, [r7, #0]
 8016cd2:	6878      	ldr	r0, [r7, #4]
 8016cd4:	f000 fa41 	bl	801715a <USBD_CtlError>
          err++;
 8016cd8:	7afb      	ldrb	r3, [r7, #11]
 8016cda:	3301      	adds	r3, #1
 8016cdc:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8016cde:	bf00      	nop
      }
      break;
 8016ce0:	e037      	b.n	8016d52 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8016ce2:	687b      	ldr	r3, [r7, #4]
 8016ce4:	7c1b      	ldrb	r3, [r3, #16]
 8016ce6:	2b00      	cmp	r3, #0
 8016ce8:	d109      	bne.n	8016cfe <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8016cea:	687b      	ldr	r3, [r7, #4]
 8016cec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016cf0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8016cf2:	f107 0208 	add.w	r2, r7, #8
 8016cf6:	4610      	mov	r0, r2
 8016cf8:	4798      	blx	r3
 8016cfa:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8016cfc:	e029      	b.n	8016d52 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8016cfe:	6839      	ldr	r1, [r7, #0]
 8016d00:	6878      	ldr	r0, [r7, #4]
 8016d02:	f000 fa2a 	bl	801715a <USBD_CtlError>
        err++;
 8016d06:	7afb      	ldrb	r3, [r7, #11]
 8016d08:	3301      	adds	r3, #1
 8016d0a:	72fb      	strb	r3, [r7, #11]
      break;
 8016d0c:	e021      	b.n	8016d52 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8016d0e:	687b      	ldr	r3, [r7, #4]
 8016d10:	7c1b      	ldrb	r3, [r3, #16]
 8016d12:	2b00      	cmp	r3, #0
 8016d14:	d10d      	bne.n	8016d32 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8016d16:	687b      	ldr	r3, [r7, #4]
 8016d18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016d1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8016d1e:	f107 0208 	add.w	r2, r7, #8
 8016d22:	4610      	mov	r0, r2
 8016d24:	4798      	blx	r3
 8016d26:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8016d28:	68fb      	ldr	r3, [r7, #12]
 8016d2a:	3301      	adds	r3, #1
 8016d2c:	2207      	movs	r2, #7
 8016d2e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8016d30:	e00f      	b.n	8016d52 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8016d32:	6839      	ldr	r1, [r7, #0]
 8016d34:	6878      	ldr	r0, [r7, #4]
 8016d36:	f000 fa10 	bl	801715a <USBD_CtlError>
        err++;
 8016d3a:	7afb      	ldrb	r3, [r7, #11]
 8016d3c:	3301      	adds	r3, #1
 8016d3e:	72fb      	strb	r3, [r7, #11]
      break;
 8016d40:	e007      	b.n	8016d52 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8016d42:	6839      	ldr	r1, [r7, #0]
 8016d44:	6878      	ldr	r0, [r7, #4]
 8016d46:	f000 fa08 	bl	801715a <USBD_CtlError>
      err++;
 8016d4a:	7afb      	ldrb	r3, [r7, #11]
 8016d4c:	3301      	adds	r3, #1
 8016d4e:	72fb      	strb	r3, [r7, #11]
      break;
 8016d50:	bf00      	nop
  }

  if (err != 0U)
 8016d52:	7afb      	ldrb	r3, [r7, #11]
 8016d54:	2b00      	cmp	r3, #0
 8016d56:	d11e      	bne.n	8016d96 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8016d58:	683b      	ldr	r3, [r7, #0]
 8016d5a:	88db      	ldrh	r3, [r3, #6]
 8016d5c:	2b00      	cmp	r3, #0
 8016d5e:	d016      	beq.n	8016d8e <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8016d60:	893b      	ldrh	r3, [r7, #8]
 8016d62:	2b00      	cmp	r3, #0
 8016d64:	d00e      	beq.n	8016d84 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8016d66:	683b      	ldr	r3, [r7, #0]
 8016d68:	88da      	ldrh	r2, [r3, #6]
 8016d6a:	893b      	ldrh	r3, [r7, #8]
 8016d6c:	4293      	cmp	r3, r2
 8016d6e:	bf28      	it	cs
 8016d70:	4613      	movcs	r3, r2
 8016d72:	b29b      	uxth	r3, r3
 8016d74:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8016d76:	893b      	ldrh	r3, [r7, #8]
 8016d78:	461a      	mov	r2, r3
 8016d7a:	68f9      	ldr	r1, [r7, #12]
 8016d7c:	6878      	ldr	r0, [r7, #4]
 8016d7e:	f000 fa69 	bl	8017254 <USBD_CtlSendData>
 8016d82:	e009      	b.n	8016d98 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8016d84:	6839      	ldr	r1, [r7, #0]
 8016d86:	6878      	ldr	r0, [r7, #4]
 8016d88:	f000 f9e7 	bl	801715a <USBD_CtlError>
 8016d8c:	e004      	b.n	8016d98 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8016d8e:	6878      	ldr	r0, [r7, #4]
 8016d90:	f000 faba 	bl	8017308 <USBD_CtlSendStatus>
 8016d94:	e000      	b.n	8016d98 <USBD_GetDescriptor+0x320>
    return;
 8016d96:	bf00      	nop
  }
}
 8016d98:	3710      	adds	r7, #16
 8016d9a:	46bd      	mov	sp, r7
 8016d9c:	bd80      	pop	{r7, pc}
 8016d9e:	bf00      	nop

08016da0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016da0:	b580      	push	{r7, lr}
 8016da2:	b084      	sub	sp, #16
 8016da4:	af00      	add	r7, sp, #0
 8016da6:	6078      	str	r0, [r7, #4]
 8016da8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8016daa:	683b      	ldr	r3, [r7, #0]
 8016dac:	889b      	ldrh	r3, [r3, #4]
 8016dae:	2b00      	cmp	r3, #0
 8016db0:	d131      	bne.n	8016e16 <USBD_SetAddress+0x76>
 8016db2:	683b      	ldr	r3, [r7, #0]
 8016db4:	88db      	ldrh	r3, [r3, #6]
 8016db6:	2b00      	cmp	r3, #0
 8016db8:	d12d      	bne.n	8016e16 <USBD_SetAddress+0x76>
 8016dba:	683b      	ldr	r3, [r7, #0]
 8016dbc:	885b      	ldrh	r3, [r3, #2]
 8016dbe:	2b7f      	cmp	r3, #127	@ 0x7f
 8016dc0:	d829      	bhi.n	8016e16 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8016dc2:	683b      	ldr	r3, [r7, #0]
 8016dc4:	885b      	ldrh	r3, [r3, #2]
 8016dc6:	b2db      	uxtb	r3, r3
 8016dc8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016dcc:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016dce:	687b      	ldr	r3, [r7, #4]
 8016dd0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016dd4:	b2db      	uxtb	r3, r3
 8016dd6:	2b03      	cmp	r3, #3
 8016dd8:	d104      	bne.n	8016de4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8016dda:	6839      	ldr	r1, [r7, #0]
 8016ddc:	6878      	ldr	r0, [r7, #4]
 8016dde:	f000 f9bc 	bl	801715a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016de2:	e01d      	b.n	8016e20 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8016de4:	687b      	ldr	r3, [r7, #4]
 8016de6:	7bfa      	ldrb	r2, [r7, #15]
 8016de8:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8016dec:	7bfb      	ldrb	r3, [r7, #15]
 8016dee:	4619      	mov	r1, r3
 8016df0:	6878      	ldr	r0, [r7, #4]
 8016df2:	f000 ff5b 	bl	8017cac <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8016df6:	6878      	ldr	r0, [r7, #4]
 8016df8:	f000 fa86 	bl	8017308 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8016dfc:	7bfb      	ldrb	r3, [r7, #15]
 8016dfe:	2b00      	cmp	r3, #0
 8016e00:	d004      	beq.n	8016e0c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8016e02:	687b      	ldr	r3, [r7, #4]
 8016e04:	2202      	movs	r2, #2
 8016e06:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016e0a:	e009      	b.n	8016e20 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8016e0c:	687b      	ldr	r3, [r7, #4]
 8016e0e:	2201      	movs	r2, #1
 8016e10:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016e14:	e004      	b.n	8016e20 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8016e16:	6839      	ldr	r1, [r7, #0]
 8016e18:	6878      	ldr	r0, [r7, #4]
 8016e1a:	f000 f99e 	bl	801715a <USBD_CtlError>
  }
}
 8016e1e:	bf00      	nop
 8016e20:	bf00      	nop
 8016e22:	3710      	adds	r7, #16
 8016e24:	46bd      	mov	sp, r7
 8016e26:	bd80      	pop	{r7, pc}

08016e28 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016e28:	b580      	push	{r7, lr}
 8016e2a:	b084      	sub	sp, #16
 8016e2c:	af00      	add	r7, sp, #0
 8016e2e:	6078      	str	r0, [r7, #4]
 8016e30:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8016e32:	2300      	movs	r3, #0
 8016e34:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8016e36:	683b      	ldr	r3, [r7, #0]
 8016e38:	885b      	ldrh	r3, [r3, #2]
 8016e3a:	b2da      	uxtb	r2, r3
 8016e3c:	4b4e      	ldr	r3, [pc, #312]	@ (8016f78 <USBD_SetConfig+0x150>)
 8016e3e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8016e40:	4b4d      	ldr	r3, [pc, #308]	@ (8016f78 <USBD_SetConfig+0x150>)
 8016e42:	781b      	ldrb	r3, [r3, #0]
 8016e44:	2b01      	cmp	r3, #1
 8016e46:	d905      	bls.n	8016e54 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8016e48:	6839      	ldr	r1, [r7, #0]
 8016e4a:	6878      	ldr	r0, [r7, #4]
 8016e4c:	f000 f985 	bl	801715a <USBD_CtlError>
    return USBD_FAIL;
 8016e50:	2303      	movs	r3, #3
 8016e52:	e08c      	b.n	8016f6e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8016e54:	687b      	ldr	r3, [r7, #4]
 8016e56:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016e5a:	b2db      	uxtb	r3, r3
 8016e5c:	2b02      	cmp	r3, #2
 8016e5e:	d002      	beq.n	8016e66 <USBD_SetConfig+0x3e>
 8016e60:	2b03      	cmp	r3, #3
 8016e62:	d029      	beq.n	8016eb8 <USBD_SetConfig+0x90>
 8016e64:	e075      	b.n	8016f52 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8016e66:	4b44      	ldr	r3, [pc, #272]	@ (8016f78 <USBD_SetConfig+0x150>)
 8016e68:	781b      	ldrb	r3, [r3, #0]
 8016e6a:	2b00      	cmp	r3, #0
 8016e6c:	d020      	beq.n	8016eb0 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8016e6e:	4b42      	ldr	r3, [pc, #264]	@ (8016f78 <USBD_SetConfig+0x150>)
 8016e70:	781b      	ldrb	r3, [r3, #0]
 8016e72:	461a      	mov	r2, r3
 8016e74:	687b      	ldr	r3, [r7, #4]
 8016e76:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8016e78:	4b3f      	ldr	r3, [pc, #252]	@ (8016f78 <USBD_SetConfig+0x150>)
 8016e7a:	781b      	ldrb	r3, [r3, #0]
 8016e7c:	4619      	mov	r1, r3
 8016e7e:	6878      	ldr	r0, [r7, #4]
 8016e80:	f7fe ffb9 	bl	8015df6 <USBD_SetClassConfig>
 8016e84:	4603      	mov	r3, r0
 8016e86:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8016e88:	7bfb      	ldrb	r3, [r7, #15]
 8016e8a:	2b00      	cmp	r3, #0
 8016e8c:	d008      	beq.n	8016ea0 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8016e8e:	6839      	ldr	r1, [r7, #0]
 8016e90:	6878      	ldr	r0, [r7, #4]
 8016e92:	f000 f962 	bl	801715a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8016e96:	687b      	ldr	r3, [r7, #4]
 8016e98:	2202      	movs	r2, #2
 8016e9a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8016e9e:	e065      	b.n	8016f6c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8016ea0:	6878      	ldr	r0, [r7, #4]
 8016ea2:	f000 fa31 	bl	8017308 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8016ea6:	687b      	ldr	r3, [r7, #4]
 8016ea8:	2203      	movs	r2, #3
 8016eaa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8016eae:	e05d      	b.n	8016f6c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8016eb0:	6878      	ldr	r0, [r7, #4]
 8016eb2:	f000 fa29 	bl	8017308 <USBD_CtlSendStatus>
      break;
 8016eb6:	e059      	b.n	8016f6c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8016eb8:	4b2f      	ldr	r3, [pc, #188]	@ (8016f78 <USBD_SetConfig+0x150>)
 8016eba:	781b      	ldrb	r3, [r3, #0]
 8016ebc:	2b00      	cmp	r3, #0
 8016ebe:	d112      	bne.n	8016ee6 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8016ec0:	687b      	ldr	r3, [r7, #4]
 8016ec2:	2202      	movs	r2, #2
 8016ec4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8016ec8:	4b2b      	ldr	r3, [pc, #172]	@ (8016f78 <USBD_SetConfig+0x150>)
 8016eca:	781b      	ldrb	r3, [r3, #0]
 8016ecc:	461a      	mov	r2, r3
 8016ece:	687b      	ldr	r3, [r7, #4]
 8016ed0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8016ed2:	4b29      	ldr	r3, [pc, #164]	@ (8016f78 <USBD_SetConfig+0x150>)
 8016ed4:	781b      	ldrb	r3, [r3, #0]
 8016ed6:	4619      	mov	r1, r3
 8016ed8:	6878      	ldr	r0, [r7, #4]
 8016eda:	f7fe ffa8 	bl	8015e2e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8016ede:	6878      	ldr	r0, [r7, #4]
 8016ee0:	f000 fa12 	bl	8017308 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8016ee4:	e042      	b.n	8016f6c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8016ee6:	4b24      	ldr	r3, [pc, #144]	@ (8016f78 <USBD_SetConfig+0x150>)
 8016ee8:	781b      	ldrb	r3, [r3, #0]
 8016eea:	461a      	mov	r2, r3
 8016eec:	687b      	ldr	r3, [r7, #4]
 8016eee:	685b      	ldr	r3, [r3, #4]
 8016ef0:	429a      	cmp	r2, r3
 8016ef2:	d02a      	beq.n	8016f4a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8016ef4:	687b      	ldr	r3, [r7, #4]
 8016ef6:	685b      	ldr	r3, [r3, #4]
 8016ef8:	b2db      	uxtb	r3, r3
 8016efa:	4619      	mov	r1, r3
 8016efc:	6878      	ldr	r0, [r7, #4]
 8016efe:	f7fe ff96 	bl	8015e2e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8016f02:	4b1d      	ldr	r3, [pc, #116]	@ (8016f78 <USBD_SetConfig+0x150>)
 8016f04:	781b      	ldrb	r3, [r3, #0]
 8016f06:	461a      	mov	r2, r3
 8016f08:	687b      	ldr	r3, [r7, #4]
 8016f0a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8016f0c:	4b1a      	ldr	r3, [pc, #104]	@ (8016f78 <USBD_SetConfig+0x150>)
 8016f0e:	781b      	ldrb	r3, [r3, #0]
 8016f10:	4619      	mov	r1, r3
 8016f12:	6878      	ldr	r0, [r7, #4]
 8016f14:	f7fe ff6f 	bl	8015df6 <USBD_SetClassConfig>
 8016f18:	4603      	mov	r3, r0
 8016f1a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8016f1c:	7bfb      	ldrb	r3, [r7, #15]
 8016f1e:	2b00      	cmp	r3, #0
 8016f20:	d00f      	beq.n	8016f42 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8016f22:	6839      	ldr	r1, [r7, #0]
 8016f24:	6878      	ldr	r0, [r7, #4]
 8016f26:	f000 f918 	bl	801715a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8016f2a:	687b      	ldr	r3, [r7, #4]
 8016f2c:	685b      	ldr	r3, [r3, #4]
 8016f2e:	b2db      	uxtb	r3, r3
 8016f30:	4619      	mov	r1, r3
 8016f32:	6878      	ldr	r0, [r7, #4]
 8016f34:	f7fe ff7b 	bl	8015e2e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8016f38:	687b      	ldr	r3, [r7, #4]
 8016f3a:	2202      	movs	r2, #2
 8016f3c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8016f40:	e014      	b.n	8016f6c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8016f42:	6878      	ldr	r0, [r7, #4]
 8016f44:	f000 f9e0 	bl	8017308 <USBD_CtlSendStatus>
      break;
 8016f48:	e010      	b.n	8016f6c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8016f4a:	6878      	ldr	r0, [r7, #4]
 8016f4c:	f000 f9dc 	bl	8017308 <USBD_CtlSendStatus>
      break;
 8016f50:	e00c      	b.n	8016f6c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8016f52:	6839      	ldr	r1, [r7, #0]
 8016f54:	6878      	ldr	r0, [r7, #4]
 8016f56:	f000 f900 	bl	801715a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8016f5a:	4b07      	ldr	r3, [pc, #28]	@ (8016f78 <USBD_SetConfig+0x150>)
 8016f5c:	781b      	ldrb	r3, [r3, #0]
 8016f5e:	4619      	mov	r1, r3
 8016f60:	6878      	ldr	r0, [r7, #4]
 8016f62:	f7fe ff64 	bl	8015e2e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8016f66:	2303      	movs	r3, #3
 8016f68:	73fb      	strb	r3, [r7, #15]
      break;
 8016f6a:	bf00      	nop
  }

  return ret;
 8016f6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8016f6e:	4618      	mov	r0, r3
 8016f70:	3710      	adds	r7, #16
 8016f72:	46bd      	mov	sp, r7
 8016f74:	bd80      	pop	{r7, pc}
 8016f76:	bf00      	nop
 8016f78:	24002d3c 	.word	0x24002d3c

08016f7c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016f7c:	b580      	push	{r7, lr}
 8016f7e:	b082      	sub	sp, #8
 8016f80:	af00      	add	r7, sp, #0
 8016f82:	6078      	str	r0, [r7, #4]
 8016f84:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8016f86:	683b      	ldr	r3, [r7, #0]
 8016f88:	88db      	ldrh	r3, [r3, #6]
 8016f8a:	2b01      	cmp	r3, #1
 8016f8c:	d004      	beq.n	8016f98 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8016f8e:	6839      	ldr	r1, [r7, #0]
 8016f90:	6878      	ldr	r0, [r7, #4]
 8016f92:	f000 f8e2 	bl	801715a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8016f96:	e023      	b.n	8016fe0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8016f98:	687b      	ldr	r3, [r7, #4]
 8016f9a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016f9e:	b2db      	uxtb	r3, r3
 8016fa0:	2b02      	cmp	r3, #2
 8016fa2:	dc02      	bgt.n	8016faa <USBD_GetConfig+0x2e>
 8016fa4:	2b00      	cmp	r3, #0
 8016fa6:	dc03      	bgt.n	8016fb0 <USBD_GetConfig+0x34>
 8016fa8:	e015      	b.n	8016fd6 <USBD_GetConfig+0x5a>
 8016faa:	2b03      	cmp	r3, #3
 8016fac:	d00b      	beq.n	8016fc6 <USBD_GetConfig+0x4a>
 8016fae:	e012      	b.n	8016fd6 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8016fb0:	687b      	ldr	r3, [r7, #4]
 8016fb2:	2200      	movs	r2, #0
 8016fb4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8016fb6:	687b      	ldr	r3, [r7, #4]
 8016fb8:	3308      	adds	r3, #8
 8016fba:	2201      	movs	r2, #1
 8016fbc:	4619      	mov	r1, r3
 8016fbe:	6878      	ldr	r0, [r7, #4]
 8016fc0:	f000 f948 	bl	8017254 <USBD_CtlSendData>
        break;
 8016fc4:	e00c      	b.n	8016fe0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8016fc6:	687b      	ldr	r3, [r7, #4]
 8016fc8:	3304      	adds	r3, #4
 8016fca:	2201      	movs	r2, #1
 8016fcc:	4619      	mov	r1, r3
 8016fce:	6878      	ldr	r0, [r7, #4]
 8016fd0:	f000 f940 	bl	8017254 <USBD_CtlSendData>
        break;
 8016fd4:	e004      	b.n	8016fe0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8016fd6:	6839      	ldr	r1, [r7, #0]
 8016fd8:	6878      	ldr	r0, [r7, #4]
 8016fda:	f000 f8be 	bl	801715a <USBD_CtlError>
        break;
 8016fde:	bf00      	nop
}
 8016fe0:	bf00      	nop
 8016fe2:	3708      	adds	r7, #8
 8016fe4:	46bd      	mov	sp, r7
 8016fe6:	bd80      	pop	{r7, pc}

08016fe8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016fe8:	b580      	push	{r7, lr}
 8016fea:	b082      	sub	sp, #8
 8016fec:	af00      	add	r7, sp, #0
 8016fee:	6078      	str	r0, [r7, #4]
 8016ff0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8016ff2:	687b      	ldr	r3, [r7, #4]
 8016ff4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016ff8:	b2db      	uxtb	r3, r3
 8016ffa:	3b01      	subs	r3, #1
 8016ffc:	2b02      	cmp	r3, #2
 8016ffe:	d81e      	bhi.n	801703e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8017000:	683b      	ldr	r3, [r7, #0]
 8017002:	88db      	ldrh	r3, [r3, #6]
 8017004:	2b02      	cmp	r3, #2
 8017006:	d004      	beq.n	8017012 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8017008:	6839      	ldr	r1, [r7, #0]
 801700a:	6878      	ldr	r0, [r7, #4]
 801700c:	f000 f8a5 	bl	801715a <USBD_CtlError>
        break;
 8017010:	e01a      	b.n	8017048 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8017012:	687b      	ldr	r3, [r7, #4]
 8017014:	2201      	movs	r2, #1
 8017016:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8017018:	687b      	ldr	r3, [r7, #4]
 801701a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 801701e:	2b00      	cmp	r3, #0
 8017020:	d005      	beq.n	801702e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8017022:	687b      	ldr	r3, [r7, #4]
 8017024:	68db      	ldr	r3, [r3, #12]
 8017026:	f043 0202 	orr.w	r2, r3, #2
 801702a:	687b      	ldr	r3, [r7, #4]
 801702c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 801702e:	687b      	ldr	r3, [r7, #4]
 8017030:	330c      	adds	r3, #12
 8017032:	2202      	movs	r2, #2
 8017034:	4619      	mov	r1, r3
 8017036:	6878      	ldr	r0, [r7, #4]
 8017038:	f000 f90c 	bl	8017254 <USBD_CtlSendData>
      break;
 801703c:	e004      	b.n	8017048 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 801703e:	6839      	ldr	r1, [r7, #0]
 8017040:	6878      	ldr	r0, [r7, #4]
 8017042:	f000 f88a 	bl	801715a <USBD_CtlError>
      break;
 8017046:	bf00      	nop
  }
}
 8017048:	bf00      	nop
 801704a:	3708      	adds	r7, #8
 801704c:	46bd      	mov	sp, r7
 801704e:	bd80      	pop	{r7, pc}

08017050 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017050:	b580      	push	{r7, lr}
 8017052:	b082      	sub	sp, #8
 8017054:	af00      	add	r7, sp, #0
 8017056:	6078      	str	r0, [r7, #4]
 8017058:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801705a:	683b      	ldr	r3, [r7, #0]
 801705c:	885b      	ldrh	r3, [r3, #2]
 801705e:	2b01      	cmp	r3, #1
 8017060:	d107      	bne.n	8017072 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8017062:	687b      	ldr	r3, [r7, #4]
 8017064:	2201      	movs	r2, #1
 8017066:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 801706a:	6878      	ldr	r0, [r7, #4]
 801706c:	f000 f94c 	bl	8017308 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8017070:	e013      	b.n	801709a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8017072:	683b      	ldr	r3, [r7, #0]
 8017074:	885b      	ldrh	r3, [r3, #2]
 8017076:	2b02      	cmp	r3, #2
 8017078:	d10b      	bne.n	8017092 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 801707a:	683b      	ldr	r3, [r7, #0]
 801707c:	889b      	ldrh	r3, [r3, #4]
 801707e:	0a1b      	lsrs	r3, r3, #8
 8017080:	b29b      	uxth	r3, r3
 8017082:	b2da      	uxtb	r2, r3
 8017084:	687b      	ldr	r3, [r7, #4]
 8017086:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 801708a:	6878      	ldr	r0, [r7, #4]
 801708c:	f000 f93c 	bl	8017308 <USBD_CtlSendStatus>
}
 8017090:	e003      	b.n	801709a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8017092:	6839      	ldr	r1, [r7, #0]
 8017094:	6878      	ldr	r0, [r7, #4]
 8017096:	f000 f860 	bl	801715a <USBD_CtlError>
}
 801709a:	bf00      	nop
 801709c:	3708      	adds	r7, #8
 801709e:	46bd      	mov	sp, r7
 80170a0:	bd80      	pop	{r7, pc}

080170a2 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80170a2:	b580      	push	{r7, lr}
 80170a4:	b082      	sub	sp, #8
 80170a6:	af00      	add	r7, sp, #0
 80170a8:	6078      	str	r0, [r7, #4]
 80170aa:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80170ac:	687b      	ldr	r3, [r7, #4]
 80170ae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80170b2:	b2db      	uxtb	r3, r3
 80170b4:	3b01      	subs	r3, #1
 80170b6:	2b02      	cmp	r3, #2
 80170b8:	d80b      	bhi.n	80170d2 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80170ba:	683b      	ldr	r3, [r7, #0]
 80170bc:	885b      	ldrh	r3, [r3, #2]
 80170be:	2b01      	cmp	r3, #1
 80170c0:	d10c      	bne.n	80170dc <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80170c2:	687b      	ldr	r3, [r7, #4]
 80170c4:	2200      	movs	r2, #0
 80170c6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80170ca:	6878      	ldr	r0, [r7, #4]
 80170cc:	f000 f91c 	bl	8017308 <USBD_CtlSendStatus>
      }
      break;
 80170d0:	e004      	b.n	80170dc <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80170d2:	6839      	ldr	r1, [r7, #0]
 80170d4:	6878      	ldr	r0, [r7, #4]
 80170d6:	f000 f840 	bl	801715a <USBD_CtlError>
      break;
 80170da:	e000      	b.n	80170de <USBD_ClrFeature+0x3c>
      break;
 80170dc:	bf00      	nop
  }
}
 80170de:	bf00      	nop
 80170e0:	3708      	adds	r7, #8
 80170e2:	46bd      	mov	sp, r7
 80170e4:	bd80      	pop	{r7, pc}

080170e6 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80170e6:	b580      	push	{r7, lr}
 80170e8:	b084      	sub	sp, #16
 80170ea:	af00      	add	r7, sp, #0
 80170ec:	6078      	str	r0, [r7, #4]
 80170ee:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80170f0:	683b      	ldr	r3, [r7, #0]
 80170f2:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80170f4:	68fb      	ldr	r3, [r7, #12]
 80170f6:	781a      	ldrb	r2, [r3, #0]
 80170f8:	687b      	ldr	r3, [r7, #4]
 80170fa:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80170fc:	68fb      	ldr	r3, [r7, #12]
 80170fe:	3301      	adds	r3, #1
 8017100:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8017102:	68fb      	ldr	r3, [r7, #12]
 8017104:	781a      	ldrb	r2, [r3, #0]
 8017106:	687b      	ldr	r3, [r7, #4]
 8017108:	705a      	strb	r2, [r3, #1]

  pbuff++;
 801710a:	68fb      	ldr	r3, [r7, #12]
 801710c:	3301      	adds	r3, #1
 801710e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8017110:	68f8      	ldr	r0, [r7, #12]
 8017112:	f7ff fa16 	bl	8016542 <SWAPBYTE>
 8017116:	4603      	mov	r3, r0
 8017118:	461a      	mov	r2, r3
 801711a:	687b      	ldr	r3, [r7, #4]
 801711c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 801711e:	68fb      	ldr	r3, [r7, #12]
 8017120:	3301      	adds	r3, #1
 8017122:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8017124:	68fb      	ldr	r3, [r7, #12]
 8017126:	3301      	adds	r3, #1
 8017128:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 801712a:	68f8      	ldr	r0, [r7, #12]
 801712c:	f7ff fa09 	bl	8016542 <SWAPBYTE>
 8017130:	4603      	mov	r3, r0
 8017132:	461a      	mov	r2, r3
 8017134:	687b      	ldr	r3, [r7, #4]
 8017136:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8017138:	68fb      	ldr	r3, [r7, #12]
 801713a:	3301      	adds	r3, #1
 801713c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 801713e:	68fb      	ldr	r3, [r7, #12]
 8017140:	3301      	adds	r3, #1
 8017142:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8017144:	68f8      	ldr	r0, [r7, #12]
 8017146:	f7ff f9fc 	bl	8016542 <SWAPBYTE>
 801714a:	4603      	mov	r3, r0
 801714c:	461a      	mov	r2, r3
 801714e:	687b      	ldr	r3, [r7, #4]
 8017150:	80da      	strh	r2, [r3, #6]
}
 8017152:	bf00      	nop
 8017154:	3710      	adds	r7, #16
 8017156:	46bd      	mov	sp, r7
 8017158:	bd80      	pop	{r7, pc}

0801715a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801715a:	b580      	push	{r7, lr}
 801715c:	b082      	sub	sp, #8
 801715e:	af00      	add	r7, sp, #0
 8017160:	6078      	str	r0, [r7, #4]
 8017162:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8017164:	2180      	movs	r1, #128	@ 0x80
 8017166:	6878      	ldr	r0, [r7, #4]
 8017168:	f000 fd36 	bl	8017bd8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 801716c:	2100      	movs	r1, #0
 801716e:	6878      	ldr	r0, [r7, #4]
 8017170:	f000 fd32 	bl	8017bd8 <USBD_LL_StallEP>
}
 8017174:	bf00      	nop
 8017176:	3708      	adds	r7, #8
 8017178:	46bd      	mov	sp, r7
 801717a:	bd80      	pop	{r7, pc}

0801717c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 801717c:	b580      	push	{r7, lr}
 801717e:	b086      	sub	sp, #24
 8017180:	af00      	add	r7, sp, #0
 8017182:	60f8      	str	r0, [r7, #12]
 8017184:	60b9      	str	r1, [r7, #8]
 8017186:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8017188:	2300      	movs	r3, #0
 801718a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 801718c:	68fb      	ldr	r3, [r7, #12]
 801718e:	2b00      	cmp	r3, #0
 8017190:	d042      	beq.n	8017218 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8017192:	68fb      	ldr	r3, [r7, #12]
 8017194:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8017196:	6938      	ldr	r0, [r7, #16]
 8017198:	f000 f842 	bl	8017220 <USBD_GetLen>
 801719c:	4603      	mov	r3, r0
 801719e:	3301      	adds	r3, #1
 80171a0:	005b      	lsls	r3, r3, #1
 80171a2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80171a6:	d808      	bhi.n	80171ba <USBD_GetString+0x3e>
 80171a8:	6938      	ldr	r0, [r7, #16]
 80171aa:	f000 f839 	bl	8017220 <USBD_GetLen>
 80171ae:	4603      	mov	r3, r0
 80171b0:	3301      	adds	r3, #1
 80171b2:	b29b      	uxth	r3, r3
 80171b4:	005b      	lsls	r3, r3, #1
 80171b6:	b29a      	uxth	r2, r3
 80171b8:	e001      	b.n	80171be <USBD_GetString+0x42>
 80171ba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80171be:	687b      	ldr	r3, [r7, #4]
 80171c0:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80171c2:	7dfb      	ldrb	r3, [r7, #23]
 80171c4:	68ba      	ldr	r2, [r7, #8]
 80171c6:	4413      	add	r3, r2
 80171c8:	687a      	ldr	r2, [r7, #4]
 80171ca:	7812      	ldrb	r2, [r2, #0]
 80171cc:	701a      	strb	r2, [r3, #0]
  idx++;
 80171ce:	7dfb      	ldrb	r3, [r7, #23]
 80171d0:	3301      	adds	r3, #1
 80171d2:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80171d4:	7dfb      	ldrb	r3, [r7, #23]
 80171d6:	68ba      	ldr	r2, [r7, #8]
 80171d8:	4413      	add	r3, r2
 80171da:	2203      	movs	r2, #3
 80171dc:	701a      	strb	r2, [r3, #0]
  idx++;
 80171de:	7dfb      	ldrb	r3, [r7, #23]
 80171e0:	3301      	adds	r3, #1
 80171e2:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80171e4:	e013      	b.n	801720e <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 80171e6:	7dfb      	ldrb	r3, [r7, #23]
 80171e8:	68ba      	ldr	r2, [r7, #8]
 80171ea:	4413      	add	r3, r2
 80171ec:	693a      	ldr	r2, [r7, #16]
 80171ee:	7812      	ldrb	r2, [r2, #0]
 80171f0:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80171f2:	693b      	ldr	r3, [r7, #16]
 80171f4:	3301      	adds	r3, #1
 80171f6:	613b      	str	r3, [r7, #16]
    idx++;
 80171f8:	7dfb      	ldrb	r3, [r7, #23]
 80171fa:	3301      	adds	r3, #1
 80171fc:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80171fe:	7dfb      	ldrb	r3, [r7, #23]
 8017200:	68ba      	ldr	r2, [r7, #8]
 8017202:	4413      	add	r3, r2
 8017204:	2200      	movs	r2, #0
 8017206:	701a      	strb	r2, [r3, #0]
    idx++;
 8017208:	7dfb      	ldrb	r3, [r7, #23]
 801720a:	3301      	adds	r3, #1
 801720c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 801720e:	693b      	ldr	r3, [r7, #16]
 8017210:	781b      	ldrb	r3, [r3, #0]
 8017212:	2b00      	cmp	r3, #0
 8017214:	d1e7      	bne.n	80171e6 <USBD_GetString+0x6a>
 8017216:	e000      	b.n	801721a <USBD_GetString+0x9e>
    return;
 8017218:	bf00      	nop
  }
}
 801721a:	3718      	adds	r7, #24
 801721c:	46bd      	mov	sp, r7
 801721e:	bd80      	pop	{r7, pc}

08017220 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8017220:	b480      	push	{r7}
 8017222:	b085      	sub	sp, #20
 8017224:	af00      	add	r7, sp, #0
 8017226:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8017228:	2300      	movs	r3, #0
 801722a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 801722c:	687b      	ldr	r3, [r7, #4]
 801722e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8017230:	e005      	b.n	801723e <USBD_GetLen+0x1e>
  {
    len++;
 8017232:	7bfb      	ldrb	r3, [r7, #15]
 8017234:	3301      	adds	r3, #1
 8017236:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8017238:	68bb      	ldr	r3, [r7, #8]
 801723a:	3301      	adds	r3, #1
 801723c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 801723e:	68bb      	ldr	r3, [r7, #8]
 8017240:	781b      	ldrb	r3, [r3, #0]
 8017242:	2b00      	cmp	r3, #0
 8017244:	d1f5      	bne.n	8017232 <USBD_GetLen+0x12>
  }

  return len;
 8017246:	7bfb      	ldrb	r3, [r7, #15]
}
 8017248:	4618      	mov	r0, r3
 801724a:	3714      	adds	r7, #20
 801724c:	46bd      	mov	sp, r7
 801724e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017252:	4770      	bx	lr

08017254 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8017254:	b580      	push	{r7, lr}
 8017256:	b084      	sub	sp, #16
 8017258:	af00      	add	r7, sp, #0
 801725a:	60f8      	str	r0, [r7, #12]
 801725c:	60b9      	str	r1, [r7, #8]
 801725e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8017260:	68fb      	ldr	r3, [r7, #12]
 8017262:	2202      	movs	r2, #2
 8017264:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8017268:	68fb      	ldr	r3, [r7, #12]
 801726a:	687a      	ldr	r2, [r7, #4]
 801726c:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 801726e:	68fb      	ldr	r3, [r7, #12]
 8017270:	687a      	ldr	r2, [r7, #4]
 8017272:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8017274:	687b      	ldr	r3, [r7, #4]
 8017276:	68ba      	ldr	r2, [r7, #8]
 8017278:	2100      	movs	r1, #0
 801727a:	68f8      	ldr	r0, [r7, #12]
 801727c:	f000 fd35 	bl	8017cea <USBD_LL_Transmit>

  return USBD_OK;
 8017280:	2300      	movs	r3, #0
}
 8017282:	4618      	mov	r0, r3
 8017284:	3710      	adds	r7, #16
 8017286:	46bd      	mov	sp, r7
 8017288:	bd80      	pop	{r7, pc}

0801728a <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 801728a:	b580      	push	{r7, lr}
 801728c:	b084      	sub	sp, #16
 801728e:	af00      	add	r7, sp, #0
 8017290:	60f8      	str	r0, [r7, #12]
 8017292:	60b9      	str	r1, [r7, #8]
 8017294:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8017296:	687b      	ldr	r3, [r7, #4]
 8017298:	68ba      	ldr	r2, [r7, #8]
 801729a:	2100      	movs	r1, #0
 801729c:	68f8      	ldr	r0, [r7, #12]
 801729e:	f000 fd24 	bl	8017cea <USBD_LL_Transmit>

  return USBD_OK;
 80172a2:	2300      	movs	r3, #0
}
 80172a4:	4618      	mov	r0, r3
 80172a6:	3710      	adds	r7, #16
 80172a8:	46bd      	mov	sp, r7
 80172aa:	bd80      	pop	{r7, pc}

080172ac <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80172ac:	b580      	push	{r7, lr}
 80172ae:	b084      	sub	sp, #16
 80172b0:	af00      	add	r7, sp, #0
 80172b2:	60f8      	str	r0, [r7, #12]
 80172b4:	60b9      	str	r1, [r7, #8]
 80172b6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80172b8:	68fb      	ldr	r3, [r7, #12]
 80172ba:	2203      	movs	r2, #3
 80172bc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 80172c0:	68fb      	ldr	r3, [r7, #12]
 80172c2:	687a      	ldr	r2, [r7, #4]
 80172c4:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80172c8:	68fb      	ldr	r3, [r7, #12]
 80172ca:	687a      	ldr	r2, [r7, #4]
 80172cc:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80172d0:	687b      	ldr	r3, [r7, #4]
 80172d2:	68ba      	ldr	r2, [r7, #8]
 80172d4:	2100      	movs	r1, #0
 80172d6:	68f8      	ldr	r0, [r7, #12]
 80172d8:	f000 fd28 	bl	8017d2c <USBD_LL_PrepareReceive>

  return USBD_OK;
 80172dc:	2300      	movs	r3, #0
}
 80172de:	4618      	mov	r0, r3
 80172e0:	3710      	adds	r7, #16
 80172e2:	46bd      	mov	sp, r7
 80172e4:	bd80      	pop	{r7, pc}

080172e6 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80172e6:	b580      	push	{r7, lr}
 80172e8:	b084      	sub	sp, #16
 80172ea:	af00      	add	r7, sp, #0
 80172ec:	60f8      	str	r0, [r7, #12]
 80172ee:	60b9      	str	r1, [r7, #8]
 80172f0:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80172f2:	687b      	ldr	r3, [r7, #4]
 80172f4:	68ba      	ldr	r2, [r7, #8]
 80172f6:	2100      	movs	r1, #0
 80172f8:	68f8      	ldr	r0, [r7, #12]
 80172fa:	f000 fd17 	bl	8017d2c <USBD_LL_PrepareReceive>

  return USBD_OK;
 80172fe:	2300      	movs	r3, #0
}
 8017300:	4618      	mov	r0, r3
 8017302:	3710      	adds	r7, #16
 8017304:	46bd      	mov	sp, r7
 8017306:	bd80      	pop	{r7, pc}

08017308 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8017308:	b580      	push	{r7, lr}
 801730a:	b082      	sub	sp, #8
 801730c:	af00      	add	r7, sp, #0
 801730e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8017310:	687b      	ldr	r3, [r7, #4]
 8017312:	2204      	movs	r2, #4
 8017314:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8017318:	2300      	movs	r3, #0
 801731a:	2200      	movs	r2, #0
 801731c:	2100      	movs	r1, #0
 801731e:	6878      	ldr	r0, [r7, #4]
 8017320:	f000 fce3 	bl	8017cea <USBD_LL_Transmit>

  return USBD_OK;
 8017324:	2300      	movs	r3, #0
}
 8017326:	4618      	mov	r0, r3
 8017328:	3708      	adds	r7, #8
 801732a:	46bd      	mov	sp, r7
 801732c:	bd80      	pop	{r7, pc}

0801732e <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 801732e:	b580      	push	{r7, lr}
 8017330:	b082      	sub	sp, #8
 8017332:	af00      	add	r7, sp, #0
 8017334:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8017336:	687b      	ldr	r3, [r7, #4]
 8017338:	2205      	movs	r2, #5
 801733a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801733e:	2300      	movs	r3, #0
 8017340:	2200      	movs	r2, #0
 8017342:	2100      	movs	r1, #0
 8017344:	6878      	ldr	r0, [r7, #4]
 8017346:	f000 fcf1 	bl	8017d2c <USBD_LL_PrepareReceive>

  return USBD_OK;
 801734a:	2300      	movs	r3, #0
}
 801734c:	4618      	mov	r0, r3
 801734e:	3708      	adds	r7, #8
 8017350:	46bd      	mov	sp, r7
 8017352:	bd80      	pop	{r7, pc}

08017354 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8017354:	b580      	push	{r7, lr}
 8017356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceHS, &HS_Desc, DEVICE_HS) != USBD_OK)
 8017358:	2201      	movs	r2, #1
 801735a:	4913      	ldr	r1, [pc, #76]	@ (80173a8 <MX_USB_DEVICE_Init+0x54>)
 801735c:	4813      	ldr	r0, [pc, #76]	@ (80173ac <MX_USB_DEVICE_Init+0x58>)
 801735e:	f7fe fccd 	bl	8015cfc <USBD_Init>
 8017362:	4603      	mov	r3, r0
 8017364:	2b00      	cmp	r3, #0
 8017366:	d001      	beq.n	801736c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8017368:	f7e9 ff92 	bl	8001290 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceHS, &USBD_CDC) != USBD_OK)
 801736c:	4910      	ldr	r1, [pc, #64]	@ (80173b0 <MX_USB_DEVICE_Init+0x5c>)
 801736e:	480f      	ldr	r0, [pc, #60]	@ (80173ac <MX_USB_DEVICE_Init+0x58>)
 8017370:	f7fe fcf4 	bl	8015d5c <USBD_RegisterClass>
 8017374:	4603      	mov	r3, r0
 8017376:	2b00      	cmp	r3, #0
 8017378:	d001      	beq.n	801737e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 801737a:	f7e9 ff89 	bl	8001290 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceHS, &USBD_Interface_fops_HS) != USBD_OK)
 801737e:	490d      	ldr	r1, [pc, #52]	@ (80173b4 <MX_USB_DEVICE_Init+0x60>)
 8017380:	480a      	ldr	r0, [pc, #40]	@ (80173ac <MX_USB_DEVICE_Init+0x58>)
 8017382:	f7fe fbeb 	bl	8015b5c <USBD_CDC_RegisterInterface>
 8017386:	4603      	mov	r3, r0
 8017388:	2b00      	cmp	r3, #0
 801738a:	d001      	beq.n	8017390 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 801738c:	f7e9 ff80 	bl	8001290 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceHS) != USBD_OK)
 8017390:	4806      	ldr	r0, [pc, #24]	@ (80173ac <MX_USB_DEVICE_Init+0x58>)
 8017392:	f7fe fd19 	bl	8015dc8 <USBD_Start>
 8017396:	4603      	mov	r3, r0
 8017398:	2b00      	cmp	r3, #0
 801739a:	d001      	beq.n	80173a0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 801739c:	f7e9 ff78 	bl	8001290 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 80173a0:	f7f5 f94c 	bl	800c63c <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80173a4:	bf00      	nop
 80173a6:	bd80      	pop	{r7, pc}
 80173a8:	240000b0 	.word	0x240000b0
 80173ac:	24002d40 	.word	0x24002d40
 80173b0:	2400001c 	.word	0x2400001c
 80173b4:	2400009c 	.word	0x2400009c

080173b8 <CDC_Init_HS>:
/**
  * @brief  Initializes the CDC media low layer over the USB HS IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_HS(void)
{
 80173b8:	b580      	push	{r7, lr}
 80173ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, UserTxBufferHS, 0);
 80173bc:	2200      	movs	r2, #0
 80173be:	4905      	ldr	r1, [pc, #20]	@ (80173d4 <CDC_Init_HS+0x1c>)
 80173c0:	4805      	ldr	r0, [pc, #20]	@ (80173d8 <CDC_Init_HS+0x20>)
 80173c2:	f7fe fbe5 	bl	8015b90 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, UserRxBufferHS);
 80173c6:	4905      	ldr	r1, [pc, #20]	@ (80173dc <CDC_Init_HS+0x24>)
 80173c8:	4803      	ldr	r0, [pc, #12]	@ (80173d8 <CDC_Init_HS+0x20>)
 80173ca:	f7fe fc03 	bl	8015bd4 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80173ce:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 80173d0:	4618      	mov	r0, r3
 80173d2:	bd80      	pop	{r7, pc}
 80173d4:	24003820 	.word	0x24003820
 80173d8:	24002d40 	.word	0x24002d40
 80173dc:	24003020 	.word	0x24003020

080173e0 <CDC_DeInit_HS>:
  * @brief  DeInitializes the CDC media low layer
  * @param  None
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_HS(void)
{
 80173e0:	b480      	push	{r7}
 80173e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 9 */
  return (USBD_OK);
 80173e4:	2300      	movs	r3, #0
  /* USER CODE END 9 */
}
 80173e6:	4618      	mov	r0, r3
 80173e8:	46bd      	mov	sp, r7
 80173ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80173ee:	4770      	bx	lr

080173f0 <CDC_Control_HS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_HS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80173f0:	b480      	push	{r7}
 80173f2:	b083      	sub	sp, #12
 80173f4:	af00      	add	r7, sp, #0
 80173f6:	4603      	mov	r3, r0
 80173f8:	6039      	str	r1, [r7, #0]
 80173fa:	71fb      	strb	r3, [r7, #7]
 80173fc:	4613      	mov	r3, r2
 80173fe:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 10 */
  switch(cmd)
 8017400:	79fb      	ldrb	r3, [r7, #7]
 8017402:	2b23      	cmp	r3, #35	@ 0x23
 8017404:	d84a      	bhi.n	801749c <CDC_Control_HS+0xac>
 8017406:	a201      	add	r2, pc, #4	@ (adr r2, 801740c <CDC_Control_HS+0x1c>)
 8017408:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801740c:	0801749d 	.word	0x0801749d
 8017410:	0801749d 	.word	0x0801749d
 8017414:	0801749d 	.word	0x0801749d
 8017418:	0801749d 	.word	0x0801749d
 801741c:	0801749d 	.word	0x0801749d
 8017420:	0801749d 	.word	0x0801749d
 8017424:	0801749d 	.word	0x0801749d
 8017428:	0801749d 	.word	0x0801749d
 801742c:	0801749d 	.word	0x0801749d
 8017430:	0801749d 	.word	0x0801749d
 8017434:	0801749d 	.word	0x0801749d
 8017438:	0801749d 	.word	0x0801749d
 801743c:	0801749d 	.word	0x0801749d
 8017440:	0801749d 	.word	0x0801749d
 8017444:	0801749d 	.word	0x0801749d
 8017448:	0801749d 	.word	0x0801749d
 801744c:	0801749d 	.word	0x0801749d
 8017450:	0801749d 	.word	0x0801749d
 8017454:	0801749d 	.word	0x0801749d
 8017458:	0801749d 	.word	0x0801749d
 801745c:	0801749d 	.word	0x0801749d
 8017460:	0801749d 	.word	0x0801749d
 8017464:	0801749d 	.word	0x0801749d
 8017468:	0801749d 	.word	0x0801749d
 801746c:	0801749d 	.word	0x0801749d
 8017470:	0801749d 	.word	0x0801749d
 8017474:	0801749d 	.word	0x0801749d
 8017478:	0801749d 	.word	0x0801749d
 801747c:	0801749d 	.word	0x0801749d
 8017480:	0801749d 	.word	0x0801749d
 8017484:	0801749d 	.word	0x0801749d
 8017488:	0801749d 	.word	0x0801749d
 801748c:	0801749d 	.word	0x0801749d
 8017490:	0801749d 	.word	0x0801749d
 8017494:	0801749d 	.word	0x0801749d
 8017498:	0801749d 	.word	0x0801749d
  case CDC_SEND_BREAK:

    break;

  default:
    break;
 801749c:	bf00      	nop
  }

  return (USBD_OK);
 801749e:	2300      	movs	r3, #0
  /* USER CODE END 10 */
}
 80174a0:	4618      	mov	r0, r3
 80174a2:	370c      	adds	r7, #12
 80174a4:	46bd      	mov	sp, r7
 80174a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80174aa:	4770      	bx	lr

080174ac <CDC_Receive_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAILL
  */
static int8_t CDC_Receive_HS(uint8_t* Buf, uint32_t *Len)
{
 80174ac:	b580      	push	{r7, lr}
 80174ae:	b082      	sub	sp, #8
 80174b0:	af00      	add	r7, sp, #0
 80174b2:	6078      	str	r0, [r7, #4]
 80174b4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 11 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, &Buf[0]);
 80174b6:	6879      	ldr	r1, [r7, #4]
 80174b8:	4808      	ldr	r0, [pc, #32]	@ (80174dc <CDC_Receive_HS+0x30>)
 80174ba:	f7fe fb8b 	bl	8015bd4 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceHS);
 80174be:	4807      	ldr	r0, [pc, #28]	@ (80174dc <CDC_Receive_HS+0x30>)
 80174c0:	f7fe fbe6 	bl	8015c90 <USBD_CDC_ReceivePacket>

  usbReceivedFlag = true;
 80174c4:	4b06      	ldr	r3, [pc, #24]	@ (80174e0 <CDC_Receive_HS+0x34>)
 80174c6:	2201      	movs	r2, #1
 80174c8:	701a      	strb	r2, [r3, #0]
  receiveDataToBuffer(Buf,Len);
 80174ca:	6839      	ldr	r1, [r7, #0]
 80174cc:	6878      	ldr	r0, [r7, #4]
 80174ce:	f000 f841 	bl	8017554 <receiveDataToBuffer>

  return (USBD_OK);
 80174d2:	2300      	movs	r3, #0
  /* USER CODE END 11 */
}
 80174d4:	4618      	mov	r0, r3
 80174d6:	3708      	adds	r7, #8
 80174d8:	46bd      	mov	sp, r7
 80174da:	bd80      	pop	{r7, pc}
 80174dc:	24002d40 	.word	0x24002d40
 80174e0:	2400301c 	.word	0x2400301c

080174e4 <CDC_Transmit_HS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_HS(uint8_t* Buf, uint16_t Len)
{
 80174e4:	b580      	push	{r7, lr}
 80174e6:	b084      	sub	sp, #16
 80174e8:	af00      	add	r7, sp, #0
 80174ea:	6078      	str	r0, [r7, #4]
 80174ec:	460b      	mov	r3, r1
 80174ee:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80174f0:	2300      	movs	r3, #0
 80174f2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 12 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceHS.pClassData;
 80174f4:	4b0d      	ldr	r3, [pc, #52]	@ (801752c <CDC_Transmit_HS+0x48>)
 80174f6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80174fa:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80174fc:	68bb      	ldr	r3, [r7, #8]
 80174fe:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8017502:	2b00      	cmp	r3, #0
 8017504:	d001      	beq.n	801750a <CDC_Transmit_HS+0x26>
    return USBD_BUSY;
 8017506:	2301      	movs	r3, #1
 8017508:	e00b      	b.n	8017522 <CDC_Transmit_HS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, Buf, Len);
 801750a:	887b      	ldrh	r3, [r7, #2]
 801750c:	461a      	mov	r2, r3
 801750e:	6879      	ldr	r1, [r7, #4]
 8017510:	4806      	ldr	r0, [pc, #24]	@ (801752c <CDC_Transmit_HS+0x48>)
 8017512:	f7fe fb3d 	bl	8015b90 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceHS);
 8017516:	4805      	ldr	r0, [pc, #20]	@ (801752c <CDC_Transmit_HS+0x48>)
 8017518:	f7fe fb7a 	bl	8015c10 <USBD_CDC_TransmitPacket>
 801751c:	4603      	mov	r3, r0
 801751e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 12 */
  return result;
 8017520:	7bfb      	ldrb	r3, [r7, #15]
}
 8017522:	4618      	mov	r0, r3
 8017524:	3710      	adds	r7, #16
 8017526:	46bd      	mov	sp, r7
 8017528:	bd80      	pop	{r7, pc}
 801752a:	bf00      	nop
 801752c:	24002d40 	.word	0x24002d40

08017530 <CDC_TransmitCplt_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_HS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8017530:	b480      	push	{r7}
 8017532:	b087      	sub	sp, #28
 8017534:	af00      	add	r7, sp, #0
 8017536:	60f8      	str	r0, [r7, #12]
 8017538:	60b9      	str	r1, [r7, #8]
 801753a:	4613      	mov	r3, r2
 801753c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 801753e:	2300      	movs	r3, #0
 8017540:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 14 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 14 */
  return result;
 8017542:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8017546:	4618      	mov	r0, r3
 8017548:	371c      	adds	r7, #28
 801754a:	46bd      	mov	sp, r7
 801754c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017550:	4770      	bx	lr
	...

08017554 <receiveDataToBuffer>:

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */
void receiveDataToBuffer(uint8_t* Buf, uint32_t *Len)
{
 8017554:	b580      	push	{r7, lr}
 8017556:	b084      	sub	sp, #16
 8017558:	af00      	add	r7, sp, #0
 801755a:	6078      	str	r0, [r7, #4]
 801755c:	6039      	str	r1, [r7, #0]
  uint8_t len = (uint8_t)* Len;
 801755e:	683b      	ldr	r3, [r7, #0]
 8017560:	681b      	ldr	r3, [r3, #0]
 8017562:	73fb      	strb	r3, [r7, #15]
  memset(UsbRxDataBuffer, '\0', USB_RX_BUFF_SIZE);
 8017564:	220f      	movs	r2, #15
 8017566:	2100      	movs	r1, #0
 8017568:	4809      	ldr	r0, [pc, #36]	@ (8017590 <receiveDataToBuffer+0x3c>)
 801756a:	f001 fedb 	bl	8019324 <memset>
  memcpy(UsbRxDataBuffer, Buf, len);
 801756e:	7bfb      	ldrb	r3, [r7, #15]
 8017570:	461a      	mov	r2, r3
 8017572:	6879      	ldr	r1, [r7, #4]
 8017574:	4806      	ldr	r0, [pc, #24]	@ (8017590 <receiveDataToBuffer+0x3c>)
 8017576:	f001 ff50 	bl	801941a <memcpy>
  memset(Buf, '\0', len);
 801757a:	7bfb      	ldrb	r3, [r7, #15]
 801757c:	461a      	mov	r2, r3
 801757e:	2100      	movs	r1, #0
 8017580:	6878      	ldr	r0, [r7, #4]
 8017582:	f001 fecf 	bl	8019324 <memset>

}
 8017586:	bf00      	nop
 8017588:	3710      	adds	r7, #16
 801758a:	46bd      	mov	sp, r7
 801758c:	bd80      	pop	{r7, pc}
 801758e:	bf00      	nop
 8017590:	24002d28 	.word	0x24002d28

08017594 <USBD_HS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017594:	b480      	push	{r7}
 8017596:	b083      	sub	sp, #12
 8017598:	af00      	add	r7, sp, #0
 801759a:	4603      	mov	r3, r0
 801759c:	6039      	str	r1, [r7, #0]
 801759e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_HS_DeviceDesc);
 80175a0:	683b      	ldr	r3, [r7, #0]
 80175a2:	2212      	movs	r2, #18
 80175a4:	801a      	strh	r2, [r3, #0]
  return USBD_HS_DeviceDesc;
 80175a6:	4b03      	ldr	r3, [pc, #12]	@ (80175b4 <USBD_HS_DeviceDescriptor+0x20>)
}
 80175a8:	4618      	mov	r0, r3
 80175aa:	370c      	adds	r7, #12
 80175ac:	46bd      	mov	sp, r7
 80175ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80175b2:	4770      	bx	lr
 80175b4:	240000d0 	.word	0x240000d0

080175b8 <USBD_HS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80175b8:	b480      	push	{r7}
 80175ba:	b083      	sub	sp, #12
 80175bc:	af00      	add	r7, sp, #0
 80175be:	4603      	mov	r3, r0
 80175c0:	6039      	str	r1, [r7, #0]
 80175c2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80175c4:	683b      	ldr	r3, [r7, #0]
 80175c6:	2204      	movs	r2, #4
 80175c8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80175ca:	4b03      	ldr	r3, [pc, #12]	@ (80175d8 <USBD_HS_LangIDStrDescriptor+0x20>)
}
 80175cc:	4618      	mov	r0, r3
 80175ce:	370c      	adds	r7, #12
 80175d0:	46bd      	mov	sp, r7
 80175d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80175d6:	4770      	bx	lr
 80175d8:	240000e4 	.word	0x240000e4

080175dc <USBD_HS_ProductStrDescriptor>:
  * @param  speed : current device speed
  * @param  length : pointer to data length variable
  * @retval pointer to descriptor buffer
  */
uint8_t * USBD_HS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80175dc:	b580      	push	{r7, lr}
 80175de:	b082      	sub	sp, #8
 80175e0:	af00      	add	r7, sp, #0
 80175e2:	4603      	mov	r3, r0
 80175e4:	6039      	str	r1, [r7, #0]
 80175e6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80175e8:	79fb      	ldrb	r3, [r7, #7]
 80175ea:	2b00      	cmp	r3, #0
 80175ec:	d105      	bne.n	80175fa <USBD_HS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 80175ee:	683a      	ldr	r2, [r7, #0]
 80175f0:	4907      	ldr	r1, [pc, #28]	@ (8017610 <USBD_HS_ProductStrDescriptor+0x34>)
 80175f2:	4808      	ldr	r0, [pc, #32]	@ (8017614 <USBD_HS_ProductStrDescriptor+0x38>)
 80175f4:	f7ff fdc2 	bl	801717c <USBD_GetString>
 80175f8:	e004      	b.n	8017604 <USBD_HS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 80175fa:	683a      	ldr	r2, [r7, #0]
 80175fc:	4904      	ldr	r1, [pc, #16]	@ (8017610 <USBD_HS_ProductStrDescriptor+0x34>)
 80175fe:	4805      	ldr	r0, [pc, #20]	@ (8017614 <USBD_HS_ProductStrDescriptor+0x38>)
 8017600:	f7ff fdbc 	bl	801717c <USBD_GetString>
  }
  return USBD_StrDesc;
 8017604:	4b02      	ldr	r3, [pc, #8]	@ (8017610 <USBD_HS_ProductStrDescriptor+0x34>)
}
 8017606:	4618      	mov	r0, r3
 8017608:	3708      	adds	r7, #8
 801760a:	46bd      	mov	sp, r7
 801760c:	bd80      	pop	{r7, pc}
 801760e:	bf00      	nop
 8017610:	24004020 	.word	0x24004020
 8017614:	08019f6c 	.word	0x08019f6c

08017618 <USBD_HS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017618:	b580      	push	{r7, lr}
 801761a:	b082      	sub	sp, #8
 801761c:	af00      	add	r7, sp, #0
 801761e:	4603      	mov	r3, r0
 8017620:	6039      	str	r1, [r7, #0]
 8017622:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8017624:	683a      	ldr	r2, [r7, #0]
 8017626:	4904      	ldr	r1, [pc, #16]	@ (8017638 <USBD_HS_ManufacturerStrDescriptor+0x20>)
 8017628:	4804      	ldr	r0, [pc, #16]	@ (801763c <USBD_HS_ManufacturerStrDescriptor+0x24>)
 801762a:	f7ff fda7 	bl	801717c <USBD_GetString>
  return USBD_StrDesc;
 801762e:	4b02      	ldr	r3, [pc, #8]	@ (8017638 <USBD_HS_ManufacturerStrDescriptor+0x20>)
}
 8017630:	4618      	mov	r0, r3
 8017632:	3708      	adds	r7, #8
 8017634:	46bd      	mov	sp, r7
 8017636:	bd80      	pop	{r7, pc}
 8017638:	24004020 	.word	0x24004020
 801763c:	08019f84 	.word	0x08019f84

08017640 <USBD_HS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017640:	b580      	push	{r7, lr}
 8017642:	b082      	sub	sp, #8
 8017644:	af00      	add	r7, sp, #0
 8017646:	4603      	mov	r3, r0
 8017648:	6039      	str	r1, [r7, #0]
 801764a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 801764c:	683b      	ldr	r3, [r7, #0]
 801764e:	221a      	movs	r2, #26
 8017650:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8017652:	f000 f843 	bl	80176dc <Get_SerialNum>
  /* USER CODE BEGIN USBD_HS_SerialStrDescriptor */

  /* USER CODE END USBD_HS_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8017656:	4b02      	ldr	r3, [pc, #8]	@ (8017660 <USBD_HS_SerialStrDescriptor+0x20>)
}
 8017658:	4618      	mov	r0, r3
 801765a:	3708      	adds	r7, #8
 801765c:	46bd      	mov	sp, r7
 801765e:	bd80      	pop	{r7, pc}
 8017660:	240000e8 	.word	0x240000e8

08017664 <USBD_HS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017664:	b580      	push	{r7, lr}
 8017666:	b082      	sub	sp, #8
 8017668:	af00      	add	r7, sp, #0
 801766a:	4603      	mov	r3, r0
 801766c:	6039      	str	r1, [r7, #0]
 801766e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8017670:	79fb      	ldrb	r3, [r7, #7]
 8017672:	2b00      	cmp	r3, #0
 8017674:	d105      	bne.n	8017682 <USBD_HS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 8017676:	683a      	ldr	r2, [r7, #0]
 8017678:	4907      	ldr	r1, [pc, #28]	@ (8017698 <USBD_HS_ConfigStrDescriptor+0x34>)
 801767a:	4808      	ldr	r0, [pc, #32]	@ (801769c <USBD_HS_ConfigStrDescriptor+0x38>)
 801767c:	f7ff fd7e 	bl	801717c <USBD_GetString>
 8017680:	e004      	b.n	801768c <USBD_HS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 8017682:	683a      	ldr	r2, [r7, #0]
 8017684:	4904      	ldr	r1, [pc, #16]	@ (8017698 <USBD_HS_ConfigStrDescriptor+0x34>)
 8017686:	4805      	ldr	r0, [pc, #20]	@ (801769c <USBD_HS_ConfigStrDescriptor+0x38>)
 8017688:	f7ff fd78 	bl	801717c <USBD_GetString>
  }
  return USBD_StrDesc;
 801768c:	4b02      	ldr	r3, [pc, #8]	@ (8017698 <USBD_HS_ConfigStrDescriptor+0x34>)
}
 801768e:	4618      	mov	r0, r3
 8017690:	3708      	adds	r7, #8
 8017692:	46bd      	mov	sp, r7
 8017694:	bd80      	pop	{r7, pc}
 8017696:	bf00      	nop
 8017698:	24004020 	.word	0x24004020
 801769c:	08019f98 	.word	0x08019f98

080176a0 <USBD_HS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80176a0:	b580      	push	{r7, lr}
 80176a2:	b082      	sub	sp, #8
 80176a4:	af00      	add	r7, sp, #0
 80176a6:	4603      	mov	r3, r0
 80176a8:	6039      	str	r1, [r7, #0]
 80176aa:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80176ac:	79fb      	ldrb	r3, [r7, #7]
 80176ae:	2b00      	cmp	r3, #0
 80176b0:	d105      	bne.n	80176be <USBD_HS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 80176b2:	683a      	ldr	r2, [r7, #0]
 80176b4:	4907      	ldr	r1, [pc, #28]	@ (80176d4 <USBD_HS_InterfaceStrDescriptor+0x34>)
 80176b6:	4808      	ldr	r0, [pc, #32]	@ (80176d8 <USBD_HS_InterfaceStrDescriptor+0x38>)
 80176b8:	f7ff fd60 	bl	801717c <USBD_GetString>
 80176bc:	e004      	b.n	80176c8 <USBD_HS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 80176be:	683a      	ldr	r2, [r7, #0]
 80176c0:	4904      	ldr	r1, [pc, #16]	@ (80176d4 <USBD_HS_InterfaceStrDescriptor+0x34>)
 80176c2:	4805      	ldr	r0, [pc, #20]	@ (80176d8 <USBD_HS_InterfaceStrDescriptor+0x38>)
 80176c4:	f7ff fd5a 	bl	801717c <USBD_GetString>
  }
  return USBD_StrDesc;
 80176c8:	4b02      	ldr	r3, [pc, #8]	@ (80176d4 <USBD_HS_InterfaceStrDescriptor+0x34>)
}
 80176ca:	4618      	mov	r0, r3
 80176cc:	3708      	adds	r7, #8
 80176ce:	46bd      	mov	sp, r7
 80176d0:	bd80      	pop	{r7, pc}
 80176d2:	bf00      	nop
 80176d4:	24004020 	.word	0x24004020
 80176d8:	08019fa4 	.word	0x08019fa4

080176dc <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80176dc:	b580      	push	{r7, lr}
 80176de:	b084      	sub	sp, #16
 80176e0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80176e2:	4b0f      	ldr	r3, [pc, #60]	@ (8017720 <Get_SerialNum+0x44>)
 80176e4:	681b      	ldr	r3, [r3, #0]
 80176e6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80176e8:	4b0e      	ldr	r3, [pc, #56]	@ (8017724 <Get_SerialNum+0x48>)
 80176ea:	681b      	ldr	r3, [r3, #0]
 80176ec:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80176ee:	4b0e      	ldr	r3, [pc, #56]	@ (8017728 <Get_SerialNum+0x4c>)
 80176f0:	681b      	ldr	r3, [r3, #0]
 80176f2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80176f4:	68fa      	ldr	r2, [r7, #12]
 80176f6:	687b      	ldr	r3, [r7, #4]
 80176f8:	4413      	add	r3, r2
 80176fa:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80176fc:	68fb      	ldr	r3, [r7, #12]
 80176fe:	2b00      	cmp	r3, #0
 8017700:	d009      	beq.n	8017716 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8017702:	2208      	movs	r2, #8
 8017704:	4909      	ldr	r1, [pc, #36]	@ (801772c <Get_SerialNum+0x50>)
 8017706:	68f8      	ldr	r0, [r7, #12]
 8017708:	f000 f814 	bl	8017734 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 801770c:	2204      	movs	r2, #4
 801770e:	4908      	ldr	r1, [pc, #32]	@ (8017730 <Get_SerialNum+0x54>)
 8017710:	68b8      	ldr	r0, [r7, #8]
 8017712:	f000 f80f 	bl	8017734 <IntToUnicode>
  }
}
 8017716:	bf00      	nop
 8017718:	3710      	adds	r7, #16
 801771a:	46bd      	mov	sp, r7
 801771c:	bd80      	pop	{r7, pc}
 801771e:	bf00      	nop
 8017720:	1ff1e800 	.word	0x1ff1e800
 8017724:	1ff1e804 	.word	0x1ff1e804
 8017728:	1ff1e808 	.word	0x1ff1e808
 801772c:	240000ea 	.word	0x240000ea
 8017730:	240000fa 	.word	0x240000fa

08017734 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8017734:	b480      	push	{r7}
 8017736:	b087      	sub	sp, #28
 8017738:	af00      	add	r7, sp, #0
 801773a:	60f8      	str	r0, [r7, #12]
 801773c:	60b9      	str	r1, [r7, #8]
 801773e:	4613      	mov	r3, r2
 8017740:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8017742:	2300      	movs	r3, #0
 8017744:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8017746:	2300      	movs	r3, #0
 8017748:	75fb      	strb	r3, [r7, #23]
 801774a:	e027      	b.n	801779c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 801774c:	68fb      	ldr	r3, [r7, #12]
 801774e:	0f1b      	lsrs	r3, r3, #28
 8017750:	2b09      	cmp	r3, #9
 8017752:	d80b      	bhi.n	801776c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8017754:	68fb      	ldr	r3, [r7, #12]
 8017756:	0f1b      	lsrs	r3, r3, #28
 8017758:	b2da      	uxtb	r2, r3
 801775a:	7dfb      	ldrb	r3, [r7, #23]
 801775c:	005b      	lsls	r3, r3, #1
 801775e:	4619      	mov	r1, r3
 8017760:	68bb      	ldr	r3, [r7, #8]
 8017762:	440b      	add	r3, r1
 8017764:	3230      	adds	r2, #48	@ 0x30
 8017766:	b2d2      	uxtb	r2, r2
 8017768:	701a      	strb	r2, [r3, #0]
 801776a:	e00a      	b.n	8017782 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 801776c:	68fb      	ldr	r3, [r7, #12]
 801776e:	0f1b      	lsrs	r3, r3, #28
 8017770:	b2da      	uxtb	r2, r3
 8017772:	7dfb      	ldrb	r3, [r7, #23]
 8017774:	005b      	lsls	r3, r3, #1
 8017776:	4619      	mov	r1, r3
 8017778:	68bb      	ldr	r3, [r7, #8]
 801777a:	440b      	add	r3, r1
 801777c:	3237      	adds	r2, #55	@ 0x37
 801777e:	b2d2      	uxtb	r2, r2
 8017780:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8017782:	68fb      	ldr	r3, [r7, #12]
 8017784:	011b      	lsls	r3, r3, #4
 8017786:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8017788:	7dfb      	ldrb	r3, [r7, #23]
 801778a:	005b      	lsls	r3, r3, #1
 801778c:	3301      	adds	r3, #1
 801778e:	68ba      	ldr	r2, [r7, #8]
 8017790:	4413      	add	r3, r2
 8017792:	2200      	movs	r2, #0
 8017794:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8017796:	7dfb      	ldrb	r3, [r7, #23]
 8017798:	3301      	adds	r3, #1
 801779a:	75fb      	strb	r3, [r7, #23]
 801779c:	7dfa      	ldrb	r2, [r7, #23]
 801779e:	79fb      	ldrb	r3, [r7, #7]
 80177a0:	429a      	cmp	r2, r3
 80177a2:	d3d3      	bcc.n	801774c <IntToUnicode+0x18>
  }
}
 80177a4:	bf00      	nop
 80177a6:	bf00      	nop
 80177a8:	371c      	adds	r7, #28
 80177aa:	46bd      	mov	sp, r7
 80177ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80177b0:	4770      	bx	lr
	...

080177b4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80177b4:	b580      	push	{r7, lr}
 80177b6:	b0b8      	sub	sp, #224	@ 0xe0
 80177b8:	af00      	add	r7, sp, #0
 80177ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80177bc:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80177c0:	2200      	movs	r2, #0
 80177c2:	601a      	str	r2, [r3, #0]
 80177c4:	605a      	str	r2, [r3, #4]
 80177c6:	609a      	str	r2, [r3, #8]
 80177c8:	60da      	str	r2, [r3, #12]
 80177ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80177cc:	f107 0310 	add.w	r3, r7, #16
 80177d0:	22b8      	movs	r2, #184	@ 0xb8
 80177d2:	2100      	movs	r1, #0
 80177d4:	4618      	mov	r0, r3
 80177d6:	f001 fda5 	bl	8019324 <memset>
  if(pcdHandle->Instance==USB_OTG_HS)
 80177da:	687b      	ldr	r3, [r7, #4]
 80177dc:	681b      	ldr	r3, [r3, #0]
 80177de:	4a29      	ldr	r2, [pc, #164]	@ (8017884 <HAL_PCD_MspInit+0xd0>)
 80177e0:	4293      	cmp	r3, r2
 80177e2:	d14b      	bne.n	801787c <HAL_PCD_MspInit+0xc8>

  /* USER CODE END USB_OTG_HS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80177e4:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80177e8:	f04f 0300 	mov.w	r3, #0
 80177ec:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80177f0:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 80177f4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80177f8:	f107 0310 	add.w	r3, r7, #16
 80177fc:	4618      	mov	r0, r3
 80177fe:	f7f5 fe93 	bl	800d528 <HAL_RCCEx_PeriphCLKConfig>
 8017802:	4603      	mov	r3, r0
 8017804:	2b00      	cmp	r3, #0
 8017806:	d001      	beq.n	801780c <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 8017808:	f7e9 fd42 	bl	8001290 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 801780c:	f7f4 ff16 	bl	800c63c <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8017810:	4b1d      	ldr	r3, [pc, #116]	@ (8017888 <HAL_PCD_MspInit+0xd4>)
 8017812:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8017816:	4a1c      	ldr	r2, [pc, #112]	@ (8017888 <HAL_PCD_MspInit+0xd4>)
 8017818:	f043 0301 	orr.w	r3, r3, #1
 801781c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8017820:	4b19      	ldr	r3, [pc, #100]	@ (8017888 <HAL_PCD_MspInit+0xd4>)
 8017822:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8017826:	f003 0301 	and.w	r3, r3, #1
 801782a:	60fb      	str	r3, [r7, #12]
 801782c:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_HS GPIO Configuration
    PA9     ------> USB_OTG_HS_VBUS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 801782e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8017832:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8017836:	2300      	movs	r3, #0
 8017838:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801783c:	2300      	movs	r3, #0
 801783e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8017842:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8017846:	4619      	mov	r1, r3
 8017848:	4810      	ldr	r0, [pc, #64]	@ (801788c <HAL_PCD_MspInit+0xd8>)
 801784a:	f7f1 fa99 	bl	8008d80 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 801784e:	4b0e      	ldr	r3, [pc, #56]	@ (8017888 <HAL_PCD_MspInit+0xd4>)
 8017850:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8017854:	4a0c      	ldr	r2, [pc, #48]	@ (8017888 <HAL_PCD_MspInit+0xd4>)
 8017856:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 801785a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 801785e:	4b0a      	ldr	r3, [pc, #40]	@ (8017888 <HAL_PCD_MspInit+0xd4>)
 8017860:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8017864:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8017868:	60bb      	str	r3, [r7, #8]
 801786a:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 801786c:	2200      	movs	r2, #0
 801786e:	2100      	movs	r1, #0
 8017870:	204d      	movs	r0, #77	@ 0x4d
 8017872:	f7ee f8c2 	bl	80059fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 8017876:	204d      	movs	r0, #77	@ 0x4d
 8017878:	f7ee f8d9 	bl	8005a2e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 801787c:	bf00      	nop
 801787e:	37e0      	adds	r7, #224	@ 0xe0
 8017880:	46bd      	mov	sp, r7
 8017882:	bd80      	pop	{r7, pc}
 8017884:	40040000 	.word	0x40040000
 8017888:	58024400 	.word	0x58024400
 801788c:	58020000 	.word	0x58020000

08017890 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017890:	b580      	push	{r7, lr}
 8017892:	b082      	sub	sp, #8
 8017894:	af00      	add	r7, sp, #0
 8017896:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8017898:	687b      	ldr	r3, [r7, #4]
 801789a:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 801789e:	687b      	ldr	r3, [r7, #4]
 80178a0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80178a4:	4619      	mov	r1, r3
 80178a6:	4610      	mov	r0, r2
 80178a8:	f7fe fadb 	bl	8015e62 <USBD_LL_SetupStage>
}
 80178ac:	bf00      	nop
 80178ae:	3708      	adds	r7, #8
 80178b0:	46bd      	mov	sp, r7
 80178b2:	bd80      	pop	{r7, pc}

080178b4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80178b4:	b580      	push	{r7, lr}
 80178b6:	b082      	sub	sp, #8
 80178b8:	af00      	add	r7, sp, #0
 80178ba:	6078      	str	r0, [r7, #4]
 80178bc:	460b      	mov	r3, r1
 80178be:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80178c0:	687b      	ldr	r3, [r7, #4]
 80178c2:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80178c6:	78fa      	ldrb	r2, [r7, #3]
 80178c8:	6879      	ldr	r1, [r7, #4]
 80178ca:	4613      	mov	r3, r2
 80178cc:	00db      	lsls	r3, r3, #3
 80178ce:	4413      	add	r3, r2
 80178d0:	009b      	lsls	r3, r3, #2
 80178d2:	440b      	add	r3, r1
 80178d4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80178d8:	681a      	ldr	r2, [r3, #0]
 80178da:	78fb      	ldrb	r3, [r7, #3]
 80178dc:	4619      	mov	r1, r3
 80178de:	f7fe fb15 	bl	8015f0c <USBD_LL_DataOutStage>
}
 80178e2:	bf00      	nop
 80178e4:	3708      	adds	r7, #8
 80178e6:	46bd      	mov	sp, r7
 80178e8:	bd80      	pop	{r7, pc}

080178ea <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80178ea:	b580      	push	{r7, lr}
 80178ec:	b082      	sub	sp, #8
 80178ee:	af00      	add	r7, sp, #0
 80178f0:	6078      	str	r0, [r7, #4]
 80178f2:	460b      	mov	r3, r1
 80178f4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80178f6:	687b      	ldr	r3, [r7, #4]
 80178f8:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80178fc:	78fa      	ldrb	r2, [r7, #3]
 80178fe:	6879      	ldr	r1, [r7, #4]
 8017900:	4613      	mov	r3, r2
 8017902:	00db      	lsls	r3, r3, #3
 8017904:	4413      	add	r3, r2
 8017906:	009b      	lsls	r3, r3, #2
 8017908:	440b      	add	r3, r1
 801790a:	3320      	adds	r3, #32
 801790c:	681a      	ldr	r2, [r3, #0]
 801790e:	78fb      	ldrb	r3, [r7, #3]
 8017910:	4619      	mov	r1, r3
 8017912:	f7fe fbae 	bl	8016072 <USBD_LL_DataInStage>
}
 8017916:	bf00      	nop
 8017918:	3708      	adds	r7, #8
 801791a:	46bd      	mov	sp, r7
 801791c:	bd80      	pop	{r7, pc}

0801791e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801791e:	b580      	push	{r7, lr}
 8017920:	b082      	sub	sp, #8
 8017922:	af00      	add	r7, sp, #0
 8017924:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8017926:	687b      	ldr	r3, [r7, #4]
 8017928:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801792c:	4618      	mov	r0, r3
 801792e:	f7fe fce8 	bl	8016302 <USBD_LL_SOF>
}
 8017932:	bf00      	nop
 8017934:	3708      	adds	r7, #8
 8017936:	46bd      	mov	sp, r7
 8017938:	bd80      	pop	{r7, pc}

0801793a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801793a:	b580      	push	{r7, lr}
 801793c:	b084      	sub	sp, #16
 801793e:	af00      	add	r7, sp, #0
 8017940:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8017942:	2301      	movs	r3, #1
 8017944:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8017946:	687b      	ldr	r3, [r7, #4]
 8017948:	79db      	ldrb	r3, [r3, #7]
 801794a:	2b00      	cmp	r3, #0
 801794c:	d102      	bne.n	8017954 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 801794e:	2300      	movs	r3, #0
 8017950:	73fb      	strb	r3, [r7, #15]
 8017952:	e008      	b.n	8017966 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8017954:	687b      	ldr	r3, [r7, #4]
 8017956:	79db      	ldrb	r3, [r3, #7]
 8017958:	2b02      	cmp	r3, #2
 801795a:	d102      	bne.n	8017962 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 801795c:	2301      	movs	r3, #1
 801795e:	73fb      	strb	r3, [r7, #15]
 8017960:	e001      	b.n	8017966 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8017962:	f7e9 fc95 	bl	8001290 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8017966:	687b      	ldr	r3, [r7, #4]
 8017968:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801796c:	7bfa      	ldrb	r2, [r7, #15]
 801796e:	4611      	mov	r1, r2
 8017970:	4618      	mov	r0, r3
 8017972:	f7fe fc82 	bl	801627a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8017976:	687b      	ldr	r3, [r7, #4]
 8017978:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801797c:	4618      	mov	r0, r3
 801797e:	f7fe fc2a 	bl	80161d6 <USBD_LL_Reset>
}
 8017982:	bf00      	nop
 8017984:	3710      	adds	r7, #16
 8017986:	46bd      	mov	sp, r7
 8017988:	bd80      	pop	{r7, pc}
	...

0801798c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801798c:	b580      	push	{r7, lr}
 801798e:	b082      	sub	sp, #8
 8017990:	af00      	add	r7, sp, #0
 8017992:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8017994:	687b      	ldr	r3, [r7, #4]
 8017996:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801799a:	4618      	mov	r0, r3
 801799c:	f7fe fc7d 	bl	801629a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80179a0:	687b      	ldr	r3, [r7, #4]
 80179a2:	681b      	ldr	r3, [r3, #0]
 80179a4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80179a8:	681b      	ldr	r3, [r3, #0]
 80179aa:	687a      	ldr	r2, [r7, #4]
 80179ac:	6812      	ldr	r2, [r2, #0]
 80179ae:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80179b2:	f043 0301 	orr.w	r3, r3, #1
 80179b6:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80179b8:	687b      	ldr	r3, [r7, #4]
 80179ba:	7adb      	ldrb	r3, [r3, #11]
 80179bc:	2b00      	cmp	r3, #0
 80179be:	d005      	beq.n	80179cc <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80179c0:	4b04      	ldr	r3, [pc, #16]	@ (80179d4 <HAL_PCD_SuspendCallback+0x48>)
 80179c2:	691b      	ldr	r3, [r3, #16]
 80179c4:	4a03      	ldr	r2, [pc, #12]	@ (80179d4 <HAL_PCD_SuspendCallback+0x48>)
 80179c6:	f043 0306 	orr.w	r3, r3, #6
 80179ca:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80179cc:	bf00      	nop
 80179ce:	3708      	adds	r7, #8
 80179d0:	46bd      	mov	sp, r7
 80179d2:	bd80      	pop	{r7, pc}
 80179d4:	e000ed00 	.word	0xe000ed00

080179d8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80179d8:	b580      	push	{r7, lr}
 80179da:	b082      	sub	sp, #8
 80179dc:	af00      	add	r7, sp, #0
 80179de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80179e0:	687b      	ldr	r3, [r7, #4]
 80179e2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80179e6:	4618      	mov	r0, r3
 80179e8:	f7fe fc73 	bl	80162d2 <USBD_LL_Resume>
}
 80179ec:	bf00      	nop
 80179ee:	3708      	adds	r7, #8
 80179f0:	46bd      	mov	sp, r7
 80179f2:	bd80      	pop	{r7, pc}

080179f4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80179f4:	b580      	push	{r7, lr}
 80179f6:	b082      	sub	sp, #8
 80179f8:	af00      	add	r7, sp, #0
 80179fa:	6078      	str	r0, [r7, #4]
 80179fc:	460b      	mov	r3, r1
 80179fe:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8017a00:	687b      	ldr	r3, [r7, #4]
 8017a02:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8017a06:	78fa      	ldrb	r2, [r7, #3]
 8017a08:	4611      	mov	r1, r2
 8017a0a:	4618      	mov	r0, r3
 8017a0c:	f7fe fccb 	bl	80163a6 <USBD_LL_IsoOUTIncomplete>
}
 8017a10:	bf00      	nop
 8017a12:	3708      	adds	r7, #8
 8017a14:	46bd      	mov	sp, r7
 8017a16:	bd80      	pop	{r7, pc}

08017a18 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017a18:	b580      	push	{r7, lr}
 8017a1a:	b082      	sub	sp, #8
 8017a1c:	af00      	add	r7, sp, #0
 8017a1e:	6078      	str	r0, [r7, #4]
 8017a20:	460b      	mov	r3, r1
 8017a22:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8017a24:	687b      	ldr	r3, [r7, #4]
 8017a26:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8017a2a:	78fa      	ldrb	r2, [r7, #3]
 8017a2c:	4611      	mov	r1, r2
 8017a2e:	4618      	mov	r0, r3
 8017a30:	f7fe fc87 	bl	8016342 <USBD_LL_IsoINIncomplete>
}
 8017a34:	bf00      	nop
 8017a36:	3708      	adds	r7, #8
 8017a38:	46bd      	mov	sp, r7
 8017a3a:	bd80      	pop	{r7, pc}

08017a3c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017a3c:	b580      	push	{r7, lr}
 8017a3e:	b082      	sub	sp, #8
 8017a40:	af00      	add	r7, sp, #0
 8017a42:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8017a44:	687b      	ldr	r3, [r7, #4]
 8017a46:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8017a4a:	4618      	mov	r0, r3
 8017a4c:	f7fe fcdd 	bl	801640a <USBD_LL_DevConnected>
}
 8017a50:	bf00      	nop
 8017a52:	3708      	adds	r7, #8
 8017a54:	46bd      	mov	sp, r7
 8017a56:	bd80      	pop	{r7, pc}

08017a58 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017a58:	b580      	push	{r7, lr}
 8017a5a:	b082      	sub	sp, #8
 8017a5c:	af00      	add	r7, sp, #0
 8017a5e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8017a60:	687b      	ldr	r3, [r7, #4]
 8017a62:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8017a66:	4618      	mov	r0, r3
 8017a68:	f7fe fcda 	bl	8016420 <USBD_LL_DevDisconnected>
}
 8017a6c:	bf00      	nop
 8017a6e:	3708      	adds	r7, #8
 8017a70:	46bd      	mov	sp, r7
 8017a72:	bd80      	pop	{r7, pc}

08017a74 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8017a74:	b580      	push	{r7, lr}
 8017a76:	b082      	sub	sp, #8
 8017a78:	af00      	add	r7, sp, #0
 8017a7a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_HS) {
 8017a7c:	687b      	ldr	r3, [r7, #4]
 8017a7e:	781b      	ldrb	r3, [r3, #0]
 8017a80:	2b01      	cmp	r3, #1
 8017a82:	d140      	bne.n	8017b06 <USBD_LL_Init+0x92>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_HS.pData = pdev;
 8017a84:	4a22      	ldr	r2, [pc, #136]	@ (8017b10 <USBD_LL_Init+0x9c>)
 8017a86:	687b      	ldr	r3, [r7, #4]
 8017a88:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_HS;
 8017a8c:	687b      	ldr	r3, [r7, #4]
 8017a8e:	4a20      	ldr	r2, [pc, #128]	@ (8017b10 <USBD_LL_Init+0x9c>)
 8017a90:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 8017a94:	4b1e      	ldr	r3, [pc, #120]	@ (8017b10 <USBD_LL_Init+0x9c>)
 8017a96:	4a1f      	ldr	r2, [pc, #124]	@ (8017b14 <USBD_LL_Init+0xa0>)
 8017a98:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 9;
 8017a9a:	4b1d      	ldr	r3, [pc, #116]	@ (8017b10 <USBD_LL_Init+0x9c>)
 8017a9c:	2209      	movs	r2, #9
 8017a9e:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_FULL;
 8017aa0:	4b1b      	ldr	r3, [pc, #108]	@ (8017b10 <USBD_LL_Init+0x9c>)
 8017aa2:	2202      	movs	r2, #2
 8017aa4:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 8017aa6:	4b1a      	ldr	r3, [pc, #104]	@ (8017b10 <USBD_LL_Init+0x9c>)
 8017aa8:	2200      	movs	r2, #0
 8017aaa:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 8017aac:	4b18      	ldr	r3, [pc, #96]	@ (8017b10 <USBD_LL_Init+0x9c>)
 8017aae:	2202      	movs	r2, #2
 8017ab0:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 8017ab2:	4b17      	ldr	r3, [pc, #92]	@ (8017b10 <USBD_LL_Init+0x9c>)
 8017ab4:	2200      	movs	r2, #0
 8017ab6:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 8017ab8:	4b15      	ldr	r3, [pc, #84]	@ (8017b10 <USBD_LL_Init+0x9c>)
 8017aba:	2200      	movs	r2, #0
 8017abc:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 8017abe:	4b14      	ldr	r3, [pc, #80]	@ (8017b10 <USBD_LL_Init+0x9c>)
 8017ac0:	2200      	movs	r2, #0
 8017ac2:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = ENABLE;
 8017ac4:	4b12      	ldr	r3, [pc, #72]	@ (8017b10 <USBD_LL_Init+0x9c>)
 8017ac6:	2201      	movs	r2, #1
 8017ac8:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 8017aca:	4b11      	ldr	r3, [pc, #68]	@ (8017b10 <USBD_LL_Init+0x9c>)
 8017acc:	2200      	movs	r2, #0
 8017ace:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 8017ad0:	4b0f      	ldr	r3, [pc, #60]	@ (8017b10 <USBD_LL_Init+0x9c>)
 8017ad2:	2200      	movs	r2, #0
 8017ad4:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 8017ad6:	480e      	ldr	r0, [pc, #56]	@ (8017b10 <USBD_LL_Init+0x9c>)
 8017ad8:	f7f3 fad6 	bl	800b088 <HAL_PCD_Init>
 8017adc:	4603      	mov	r3, r0
 8017ade:	2b00      	cmp	r3, #0
 8017ae0:	d001      	beq.n	8017ae6 <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 8017ae2:	f7e9 fbd5 	bl	8001290 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_HS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_HS_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_HS, 0x200);
 8017ae6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8017aea:	4809      	ldr	r0, [pc, #36]	@ (8017b10 <USBD_LL_Init+0x9c>)
 8017aec:	f7f4 fd2b 	bl	800c546 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 0, 0x80);
 8017af0:	2280      	movs	r2, #128	@ 0x80
 8017af2:	2100      	movs	r1, #0
 8017af4:	4806      	ldr	r0, [pc, #24]	@ (8017b10 <USBD_LL_Init+0x9c>)
 8017af6:	f7f4 fcdf 	bl	800c4b8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 1, 0x174);
 8017afa:	f44f 72ba 	mov.w	r2, #372	@ 0x174
 8017afe:	2101      	movs	r1, #1
 8017b00:	4803      	ldr	r0, [pc, #12]	@ (8017b10 <USBD_LL_Init+0x9c>)
 8017b02:	f7f4 fcd9 	bl	800c4b8 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_HS_Configuration */
  }
  return USBD_OK;
 8017b06:	2300      	movs	r3, #0
}
 8017b08:	4618      	mov	r0, r3
 8017b0a:	3708      	adds	r7, #8
 8017b0c:	46bd      	mov	sp, r7
 8017b0e:	bd80      	pop	{r7, pc}
 8017b10:	24004220 	.word	0x24004220
 8017b14:	40040000 	.word	0x40040000

08017b18 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8017b18:	b580      	push	{r7, lr}
 8017b1a:	b084      	sub	sp, #16
 8017b1c:	af00      	add	r7, sp, #0
 8017b1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017b20:	2300      	movs	r3, #0
 8017b22:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017b24:	2300      	movs	r3, #0
 8017b26:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8017b28:	687b      	ldr	r3, [r7, #4]
 8017b2a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017b2e:	4618      	mov	r0, r3
 8017b30:	f7f3 fbb6 	bl	800b2a0 <HAL_PCD_Start>
 8017b34:	4603      	mov	r3, r0
 8017b36:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017b38:	7bfb      	ldrb	r3, [r7, #15]
 8017b3a:	4618      	mov	r0, r3
 8017b3c:	f000 f942 	bl	8017dc4 <USBD_Get_USB_Status>
 8017b40:	4603      	mov	r3, r0
 8017b42:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017b44:	7bbb      	ldrb	r3, [r7, #14]
}
 8017b46:	4618      	mov	r0, r3
 8017b48:	3710      	adds	r7, #16
 8017b4a:	46bd      	mov	sp, r7
 8017b4c:	bd80      	pop	{r7, pc}

08017b4e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8017b4e:	b580      	push	{r7, lr}
 8017b50:	b084      	sub	sp, #16
 8017b52:	af00      	add	r7, sp, #0
 8017b54:	6078      	str	r0, [r7, #4]
 8017b56:	4608      	mov	r0, r1
 8017b58:	4611      	mov	r1, r2
 8017b5a:	461a      	mov	r2, r3
 8017b5c:	4603      	mov	r3, r0
 8017b5e:	70fb      	strb	r3, [r7, #3]
 8017b60:	460b      	mov	r3, r1
 8017b62:	70bb      	strb	r3, [r7, #2]
 8017b64:	4613      	mov	r3, r2
 8017b66:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017b68:	2300      	movs	r3, #0
 8017b6a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017b6c:	2300      	movs	r3, #0
 8017b6e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8017b70:	687b      	ldr	r3, [r7, #4]
 8017b72:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8017b76:	78bb      	ldrb	r3, [r7, #2]
 8017b78:	883a      	ldrh	r2, [r7, #0]
 8017b7a:	78f9      	ldrb	r1, [r7, #3]
 8017b7c:	f7f4 f8b7 	bl	800bcee <HAL_PCD_EP_Open>
 8017b80:	4603      	mov	r3, r0
 8017b82:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017b84:	7bfb      	ldrb	r3, [r7, #15]
 8017b86:	4618      	mov	r0, r3
 8017b88:	f000 f91c 	bl	8017dc4 <USBD_Get_USB_Status>
 8017b8c:	4603      	mov	r3, r0
 8017b8e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017b90:	7bbb      	ldrb	r3, [r7, #14]
}
 8017b92:	4618      	mov	r0, r3
 8017b94:	3710      	adds	r7, #16
 8017b96:	46bd      	mov	sp, r7
 8017b98:	bd80      	pop	{r7, pc}

08017b9a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017b9a:	b580      	push	{r7, lr}
 8017b9c:	b084      	sub	sp, #16
 8017b9e:	af00      	add	r7, sp, #0
 8017ba0:	6078      	str	r0, [r7, #4]
 8017ba2:	460b      	mov	r3, r1
 8017ba4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017ba6:	2300      	movs	r3, #0
 8017ba8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017baa:	2300      	movs	r3, #0
 8017bac:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8017bae:	687b      	ldr	r3, [r7, #4]
 8017bb0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017bb4:	78fa      	ldrb	r2, [r7, #3]
 8017bb6:	4611      	mov	r1, r2
 8017bb8:	4618      	mov	r0, r3
 8017bba:	f7f4 f902 	bl	800bdc2 <HAL_PCD_EP_Close>
 8017bbe:	4603      	mov	r3, r0
 8017bc0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017bc2:	7bfb      	ldrb	r3, [r7, #15]
 8017bc4:	4618      	mov	r0, r3
 8017bc6:	f000 f8fd 	bl	8017dc4 <USBD_Get_USB_Status>
 8017bca:	4603      	mov	r3, r0
 8017bcc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017bce:	7bbb      	ldrb	r3, [r7, #14]
}
 8017bd0:	4618      	mov	r0, r3
 8017bd2:	3710      	adds	r7, #16
 8017bd4:	46bd      	mov	sp, r7
 8017bd6:	bd80      	pop	{r7, pc}

08017bd8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017bd8:	b580      	push	{r7, lr}
 8017bda:	b084      	sub	sp, #16
 8017bdc:	af00      	add	r7, sp, #0
 8017bde:	6078      	str	r0, [r7, #4]
 8017be0:	460b      	mov	r3, r1
 8017be2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017be4:	2300      	movs	r3, #0
 8017be6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017be8:	2300      	movs	r3, #0
 8017bea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8017bec:	687b      	ldr	r3, [r7, #4]
 8017bee:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017bf2:	78fa      	ldrb	r2, [r7, #3]
 8017bf4:	4611      	mov	r1, r2
 8017bf6:	4618      	mov	r0, r3
 8017bf8:	f7f4 f9ba 	bl	800bf70 <HAL_PCD_EP_SetStall>
 8017bfc:	4603      	mov	r3, r0
 8017bfe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017c00:	7bfb      	ldrb	r3, [r7, #15]
 8017c02:	4618      	mov	r0, r3
 8017c04:	f000 f8de 	bl	8017dc4 <USBD_Get_USB_Status>
 8017c08:	4603      	mov	r3, r0
 8017c0a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017c0c:	7bbb      	ldrb	r3, [r7, #14]
}
 8017c0e:	4618      	mov	r0, r3
 8017c10:	3710      	adds	r7, #16
 8017c12:	46bd      	mov	sp, r7
 8017c14:	bd80      	pop	{r7, pc}

08017c16 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017c16:	b580      	push	{r7, lr}
 8017c18:	b084      	sub	sp, #16
 8017c1a:	af00      	add	r7, sp, #0
 8017c1c:	6078      	str	r0, [r7, #4]
 8017c1e:	460b      	mov	r3, r1
 8017c20:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017c22:	2300      	movs	r3, #0
 8017c24:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017c26:	2300      	movs	r3, #0
 8017c28:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8017c2a:	687b      	ldr	r3, [r7, #4]
 8017c2c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017c30:	78fa      	ldrb	r2, [r7, #3]
 8017c32:	4611      	mov	r1, r2
 8017c34:	4618      	mov	r0, r3
 8017c36:	f7f4 f9fe 	bl	800c036 <HAL_PCD_EP_ClrStall>
 8017c3a:	4603      	mov	r3, r0
 8017c3c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017c3e:	7bfb      	ldrb	r3, [r7, #15]
 8017c40:	4618      	mov	r0, r3
 8017c42:	f000 f8bf 	bl	8017dc4 <USBD_Get_USB_Status>
 8017c46:	4603      	mov	r3, r0
 8017c48:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017c4a:	7bbb      	ldrb	r3, [r7, #14]
}
 8017c4c:	4618      	mov	r0, r3
 8017c4e:	3710      	adds	r7, #16
 8017c50:	46bd      	mov	sp, r7
 8017c52:	bd80      	pop	{r7, pc}

08017c54 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017c54:	b480      	push	{r7}
 8017c56:	b085      	sub	sp, #20
 8017c58:	af00      	add	r7, sp, #0
 8017c5a:	6078      	str	r0, [r7, #4]
 8017c5c:	460b      	mov	r3, r1
 8017c5e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8017c60:	687b      	ldr	r3, [r7, #4]
 8017c62:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017c66:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8017c68:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8017c6c:	2b00      	cmp	r3, #0
 8017c6e:	da0b      	bge.n	8017c88 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8017c70:	78fb      	ldrb	r3, [r7, #3]
 8017c72:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8017c76:	68f9      	ldr	r1, [r7, #12]
 8017c78:	4613      	mov	r3, r2
 8017c7a:	00db      	lsls	r3, r3, #3
 8017c7c:	4413      	add	r3, r2
 8017c7e:	009b      	lsls	r3, r3, #2
 8017c80:	440b      	add	r3, r1
 8017c82:	3316      	adds	r3, #22
 8017c84:	781b      	ldrb	r3, [r3, #0]
 8017c86:	e00b      	b.n	8017ca0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8017c88:	78fb      	ldrb	r3, [r7, #3]
 8017c8a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8017c8e:	68f9      	ldr	r1, [r7, #12]
 8017c90:	4613      	mov	r3, r2
 8017c92:	00db      	lsls	r3, r3, #3
 8017c94:	4413      	add	r3, r2
 8017c96:	009b      	lsls	r3, r3, #2
 8017c98:	440b      	add	r3, r1
 8017c9a:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8017c9e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8017ca0:	4618      	mov	r0, r3
 8017ca2:	3714      	adds	r7, #20
 8017ca4:	46bd      	mov	sp, r7
 8017ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017caa:	4770      	bx	lr

08017cac <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8017cac:	b580      	push	{r7, lr}
 8017cae:	b084      	sub	sp, #16
 8017cb0:	af00      	add	r7, sp, #0
 8017cb2:	6078      	str	r0, [r7, #4]
 8017cb4:	460b      	mov	r3, r1
 8017cb6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017cb8:	2300      	movs	r3, #0
 8017cba:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017cbc:	2300      	movs	r3, #0
 8017cbe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8017cc0:	687b      	ldr	r3, [r7, #4]
 8017cc2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017cc6:	78fa      	ldrb	r2, [r7, #3]
 8017cc8:	4611      	mov	r1, r2
 8017cca:	4618      	mov	r0, r3
 8017ccc:	f7f3 ffeb 	bl	800bca6 <HAL_PCD_SetAddress>
 8017cd0:	4603      	mov	r3, r0
 8017cd2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017cd4:	7bfb      	ldrb	r3, [r7, #15]
 8017cd6:	4618      	mov	r0, r3
 8017cd8:	f000 f874 	bl	8017dc4 <USBD_Get_USB_Status>
 8017cdc:	4603      	mov	r3, r0
 8017cde:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017ce0:	7bbb      	ldrb	r3, [r7, #14]
}
 8017ce2:	4618      	mov	r0, r3
 8017ce4:	3710      	adds	r7, #16
 8017ce6:	46bd      	mov	sp, r7
 8017ce8:	bd80      	pop	{r7, pc}

08017cea <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8017cea:	b580      	push	{r7, lr}
 8017cec:	b086      	sub	sp, #24
 8017cee:	af00      	add	r7, sp, #0
 8017cf0:	60f8      	str	r0, [r7, #12]
 8017cf2:	607a      	str	r2, [r7, #4]
 8017cf4:	603b      	str	r3, [r7, #0]
 8017cf6:	460b      	mov	r3, r1
 8017cf8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017cfa:	2300      	movs	r3, #0
 8017cfc:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017cfe:	2300      	movs	r3, #0
 8017d00:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8017d02:	68fb      	ldr	r3, [r7, #12]
 8017d04:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8017d08:	7af9      	ldrb	r1, [r7, #11]
 8017d0a:	683b      	ldr	r3, [r7, #0]
 8017d0c:	687a      	ldr	r2, [r7, #4]
 8017d0e:	f7f4 f8f5 	bl	800befc <HAL_PCD_EP_Transmit>
 8017d12:	4603      	mov	r3, r0
 8017d14:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017d16:	7dfb      	ldrb	r3, [r7, #23]
 8017d18:	4618      	mov	r0, r3
 8017d1a:	f000 f853 	bl	8017dc4 <USBD_Get_USB_Status>
 8017d1e:	4603      	mov	r3, r0
 8017d20:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8017d22:	7dbb      	ldrb	r3, [r7, #22]
}
 8017d24:	4618      	mov	r0, r3
 8017d26:	3718      	adds	r7, #24
 8017d28:	46bd      	mov	sp, r7
 8017d2a:	bd80      	pop	{r7, pc}

08017d2c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8017d2c:	b580      	push	{r7, lr}
 8017d2e:	b086      	sub	sp, #24
 8017d30:	af00      	add	r7, sp, #0
 8017d32:	60f8      	str	r0, [r7, #12]
 8017d34:	607a      	str	r2, [r7, #4]
 8017d36:	603b      	str	r3, [r7, #0]
 8017d38:	460b      	mov	r3, r1
 8017d3a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017d3c:	2300      	movs	r3, #0
 8017d3e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017d40:	2300      	movs	r3, #0
 8017d42:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8017d44:	68fb      	ldr	r3, [r7, #12]
 8017d46:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8017d4a:	7af9      	ldrb	r1, [r7, #11]
 8017d4c:	683b      	ldr	r3, [r7, #0]
 8017d4e:	687a      	ldr	r2, [r7, #4]
 8017d50:	f7f4 f881 	bl	800be56 <HAL_PCD_EP_Receive>
 8017d54:	4603      	mov	r3, r0
 8017d56:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017d58:	7dfb      	ldrb	r3, [r7, #23]
 8017d5a:	4618      	mov	r0, r3
 8017d5c:	f000 f832 	bl	8017dc4 <USBD_Get_USB_Status>
 8017d60:	4603      	mov	r3, r0
 8017d62:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8017d64:	7dbb      	ldrb	r3, [r7, #22]
}
 8017d66:	4618      	mov	r0, r3
 8017d68:	3718      	adds	r7, #24
 8017d6a:	46bd      	mov	sp, r7
 8017d6c:	bd80      	pop	{r7, pc}

08017d6e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017d6e:	b580      	push	{r7, lr}
 8017d70:	b082      	sub	sp, #8
 8017d72:	af00      	add	r7, sp, #0
 8017d74:	6078      	str	r0, [r7, #4]
 8017d76:	460b      	mov	r3, r1
 8017d78:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8017d7a:	687b      	ldr	r3, [r7, #4]
 8017d7c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017d80:	78fa      	ldrb	r2, [r7, #3]
 8017d82:	4611      	mov	r1, r2
 8017d84:	4618      	mov	r0, r3
 8017d86:	f7f4 f8a1 	bl	800becc <HAL_PCD_EP_GetRxCount>
 8017d8a:	4603      	mov	r3, r0
}
 8017d8c:	4618      	mov	r0, r3
 8017d8e:	3708      	adds	r7, #8
 8017d90:	46bd      	mov	sp, r7
 8017d92:	bd80      	pop	{r7, pc}

08017d94 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8017d94:	b480      	push	{r7}
 8017d96:	b083      	sub	sp, #12
 8017d98:	af00      	add	r7, sp, #0
 8017d9a:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8017d9c:	4b03      	ldr	r3, [pc, #12]	@ (8017dac <USBD_static_malloc+0x18>)
}
 8017d9e:	4618      	mov	r0, r3
 8017da0:	370c      	adds	r7, #12
 8017da2:	46bd      	mov	sp, r7
 8017da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017da8:	4770      	bx	lr
 8017daa:	bf00      	nop
 8017dac:	24004704 	.word	0x24004704

08017db0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8017db0:	b480      	push	{r7}
 8017db2:	b083      	sub	sp, #12
 8017db4:	af00      	add	r7, sp, #0
 8017db6:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 8017db8:	bf00      	nop
 8017dba:	370c      	adds	r7, #12
 8017dbc:	46bd      	mov	sp, r7
 8017dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017dc2:	4770      	bx	lr

08017dc4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8017dc4:	b480      	push	{r7}
 8017dc6:	b085      	sub	sp, #20
 8017dc8:	af00      	add	r7, sp, #0
 8017dca:	4603      	mov	r3, r0
 8017dcc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017dce:	2300      	movs	r3, #0
 8017dd0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8017dd2:	79fb      	ldrb	r3, [r7, #7]
 8017dd4:	2b03      	cmp	r3, #3
 8017dd6:	d817      	bhi.n	8017e08 <USBD_Get_USB_Status+0x44>
 8017dd8:	a201      	add	r2, pc, #4	@ (adr r2, 8017de0 <USBD_Get_USB_Status+0x1c>)
 8017dda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017dde:	bf00      	nop
 8017de0:	08017df1 	.word	0x08017df1
 8017de4:	08017df7 	.word	0x08017df7
 8017de8:	08017dfd 	.word	0x08017dfd
 8017dec:	08017e03 	.word	0x08017e03
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8017df0:	2300      	movs	r3, #0
 8017df2:	73fb      	strb	r3, [r7, #15]
    break;
 8017df4:	e00b      	b.n	8017e0e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8017df6:	2303      	movs	r3, #3
 8017df8:	73fb      	strb	r3, [r7, #15]
    break;
 8017dfa:	e008      	b.n	8017e0e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8017dfc:	2301      	movs	r3, #1
 8017dfe:	73fb      	strb	r3, [r7, #15]
    break;
 8017e00:	e005      	b.n	8017e0e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8017e02:	2303      	movs	r3, #3
 8017e04:	73fb      	strb	r3, [r7, #15]
    break;
 8017e06:	e002      	b.n	8017e0e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8017e08:	2303      	movs	r3, #3
 8017e0a:	73fb      	strb	r3, [r7, #15]
    break;
 8017e0c:	bf00      	nop
  }
  return usb_status;
 8017e0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8017e10:	4618      	mov	r0, r3
 8017e12:	3714      	adds	r7, #20
 8017e14:	46bd      	mov	sp, r7
 8017e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017e1a:	4770      	bx	lr

08017e1c <arm_rfft_fast_init_f32>:
 8017e1c:	084b      	lsrs	r3, r1, #1
 8017e1e:	2b80      	cmp	r3, #128	@ 0x80
 8017e20:	b430      	push	{r4, r5}
 8017e22:	8201      	strh	r1, [r0, #16]
 8017e24:	8003      	strh	r3, [r0, #0]
 8017e26:	d06f      	beq.n	8017f08 <arm_rfft_fast_init_f32+0xec>
 8017e28:	d916      	bls.n	8017e58 <arm_rfft_fast_init_f32+0x3c>
 8017e2a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8017e2e:	d05e      	beq.n	8017eee <arm_rfft_fast_init_f32+0xd2>
 8017e30:	d935      	bls.n	8017e9e <arm_rfft_fast_init_f32+0x82>
 8017e32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8017e36:	d025      	beq.n	8017e84 <arm_rfft_fast_init_f32+0x68>
 8017e38:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8017e3c:	d112      	bne.n	8017e64 <arm_rfft_fast_init_f32+0x48>
 8017e3e:	f44f 656e 	mov.w	r5, #3808	@ 0xee0
 8017e42:	4c37      	ldr	r4, [pc, #220]	@ (8017f20 <arm_rfft_fast_init_f32+0x104>)
 8017e44:	4937      	ldr	r1, [pc, #220]	@ (8017f24 <arm_rfft_fast_init_f32+0x108>)
 8017e46:	2300      	movs	r3, #0
 8017e48:	4a37      	ldr	r2, [pc, #220]	@ (8017f28 <arm_rfft_fast_init_f32+0x10c>)
 8017e4a:	8185      	strh	r5, [r0, #12]
 8017e4c:	6084      	str	r4, [r0, #8]
 8017e4e:	6041      	str	r1, [r0, #4]
 8017e50:	6142      	str	r2, [r0, #20]
 8017e52:	b258      	sxtb	r0, r3
 8017e54:	bc30      	pop	{r4, r5}
 8017e56:	4770      	bx	lr
 8017e58:	2b20      	cmp	r3, #32
 8017e5a:	d030      	beq.n	8017ebe <arm_rfft_fast_init_f32+0xa2>
 8017e5c:	2b40      	cmp	r3, #64	@ 0x40
 8017e5e:	d005      	beq.n	8017e6c <arm_rfft_fast_init_f32+0x50>
 8017e60:	2b10      	cmp	r3, #16
 8017e62:	d038      	beq.n	8017ed6 <arm_rfft_fast_init_f32+0xba>
 8017e64:	23ff      	movs	r3, #255	@ 0xff
 8017e66:	bc30      	pop	{r4, r5}
 8017e68:	b258      	sxtb	r0, r3
 8017e6a:	4770      	bx	lr
 8017e6c:	2538      	movs	r5, #56	@ 0x38
 8017e6e:	4c2f      	ldr	r4, [pc, #188]	@ (8017f2c <arm_rfft_fast_init_f32+0x110>)
 8017e70:	492f      	ldr	r1, [pc, #188]	@ (8017f30 <arm_rfft_fast_init_f32+0x114>)
 8017e72:	2300      	movs	r3, #0
 8017e74:	4a2f      	ldr	r2, [pc, #188]	@ (8017f34 <arm_rfft_fast_init_f32+0x118>)
 8017e76:	8185      	strh	r5, [r0, #12]
 8017e78:	6084      	str	r4, [r0, #8]
 8017e7a:	6041      	str	r1, [r0, #4]
 8017e7c:	6142      	str	r2, [r0, #20]
 8017e7e:	b258      	sxtb	r0, r3
 8017e80:	bc30      	pop	{r4, r5}
 8017e82:	4770      	bx	lr
 8017e84:	f44f 65e1 	mov.w	r5, #1800	@ 0x708
 8017e88:	4c2b      	ldr	r4, [pc, #172]	@ (8017f38 <arm_rfft_fast_init_f32+0x11c>)
 8017e8a:	492c      	ldr	r1, [pc, #176]	@ (8017f3c <arm_rfft_fast_init_f32+0x120>)
 8017e8c:	2300      	movs	r3, #0
 8017e8e:	4a2c      	ldr	r2, [pc, #176]	@ (8017f40 <arm_rfft_fast_init_f32+0x124>)
 8017e90:	8185      	strh	r5, [r0, #12]
 8017e92:	6084      	str	r4, [r0, #8]
 8017e94:	6041      	str	r1, [r0, #4]
 8017e96:	6142      	str	r2, [r0, #20]
 8017e98:	b258      	sxtb	r0, r3
 8017e9a:	bc30      	pop	{r4, r5}
 8017e9c:	4770      	bx	lr
 8017e9e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8017ea2:	d1df      	bne.n	8017e64 <arm_rfft_fast_init_f32+0x48>
 8017ea4:	f44f 75dc 	mov.w	r5, #440	@ 0x1b8
 8017ea8:	4c26      	ldr	r4, [pc, #152]	@ (8017f44 <arm_rfft_fast_init_f32+0x128>)
 8017eaa:	4927      	ldr	r1, [pc, #156]	@ (8017f48 <arm_rfft_fast_init_f32+0x12c>)
 8017eac:	2300      	movs	r3, #0
 8017eae:	4a27      	ldr	r2, [pc, #156]	@ (8017f4c <arm_rfft_fast_init_f32+0x130>)
 8017eb0:	8185      	strh	r5, [r0, #12]
 8017eb2:	6084      	str	r4, [r0, #8]
 8017eb4:	6041      	str	r1, [r0, #4]
 8017eb6:	6142      	str	r2, [r0, #20]
 8017eb8:	b258      	sxtb	r0, r3
 8017eba:	bc30      	pop	{r4, r5}
 8017ebc:	4770      	bx	lr
 8017ebe:	2530      	movs	r5, #48	@ 0x30
 8017ec0:	4c23      	ldr	r4, [pc, #140]	@ (8017f50 <arm_rfft_fast_init_f32+0x134>)
 8017ec2:	4924      	ldr	r1, [pc, #144]	@ (8017f54 <arm_rfft_fast_init_f32+0x138>)
 8017ec4:	2300      	movs	r3, #0
 8017ec6:	4a24      	ldr	r2, [pc, #144]	@ (8017f58 <arm_rfft_fast_init_f32+0x13c>)
 8017ec8:	8185      	strh	r5, [r0, #12]
 8017eca:	6084      	str	r4, [r0, #8]
 8017ecc:	6041      	str	r1, [r0, #4]
 8017ece:	6142      	str	r2, [r0, #20]
 8017ed0:	b258      	sxtb	r0, r3
 8017ed2:	bc30      	pop	{r4, r5}
 8017ed4:	4770      	bx	lr
 8017ed6:	2514      	movs	r5, #20
 8017ed8:	4c20      	ldr	r4, [pc, #128]	@ (8017f5c <arm_rfft_fast_init_f32+0x140>)
 8017eda:	4921      	ldr	r1, [pc, #132]	@ (8017f60 <arm_rfft_fast_init_f32+0x144>)
 8017edc:	2300      	movs	r3, #0
 8017ede:	4a21      	ldr	r2, [pc, #132]	@ (8017f64 <arm_rfft_fast_init_f32+0x148>)
 8017ee0:	8185      	strh	r5, [r0, #12]
 8017ee2:	6084      	str	r4, [r0, #8]
 8017ee4:	6041      	str	r1, [r0, #4]
 8017ee6:	6142      	str	r2, [r0, #20]
 8017ee8:	b258      	sxtb	r0, r3
 8017eea:	bc30      	pop	{r4, r5}
 8017eec:	4770      	bx	lr
 8017eee:	f44f 75e0 	mov.w	r5, #448	@ 0x1c0
 8017ef2:	4c1d      	ldr	r4, [pc, #116]	@ (8017f68 <arm_rfft_fast_init_f32+0x14c>)
 8017ef4:	491d      	ldr	r1, [pc, #116]	@ (8017f6c <arm_rfft_fast_init_f32+0x150>)
 8017ef6:	2300      	movs	r3, #0
 8017ef8:	4a1d      	ldr	r2, [pc, #116]	@ (8017f70 <arm_rfft_fast_init_f32+0x154>)
 8017efa:	8185      	strh	r5, [r0, #12]
 8017efc:	6084      	str	r4, [r0, #8]
 8017efe:	6041      	str	r1, [r0, #4]
 8017f00:	6142      	str	r2, [r0, #20]
 8017f02:	b258      	sxtb	r0, r3
 8017f04:	bc30      	pop	{r4, r5}
 8017f06:	4770      	bx	lr
 8017f08:	25d0      	movs	r5, #208	@ 0xd0
 8017f0a:	4c1a      	ldr	r4, [pc, #104]	@ (8017f74 <arm_rfft_fast_init_f32+0x158>)
 8017f0c:	491a      	ldr	r1, [pc, #104]	@ (8017f78 <arm_rfft_fast_init_f32+0x15c>)
 8017f0e:	2300      	movs	r3, #0
 8017f10:	4a1a      	ldr	r2, [pc, #104]	@ (8017f7c <arm_rfft_fast_init_f32+0x160>)
 8017f12:	8185      	strh	r5, [r0, #12]
 8017f14:	6084      	str	r4, [r0, #8]
 8017f16:	6041      	str	r1, [r0, #4]
 8017f18:	6142      	str	r2, [r0, #20]
 8017f1a:	b258      	sxtb	r0, r3
 8017f1c:	bc30      	pop	{r4, r5}
 8017f1e:	4770      	bx	lr
 8017f20:	08029600 	.word	0x08029600
 8017f24:	08019ff4 	.word	0x08019ff4
 8017f28:	08020164 	.word	0x08020164
 8017f2c:	0801e0f4 	.word	0x0801e0f4
 8017f30:	0802b3c0 	.word	0x0802b3c0
 8017f34:	0802d8b0 	.word	0x0802d8b0
 8017f38:	08026ae4 	.word	0x08026ae4
 8017f3c:	080249e4 	.word	0x080249e4
 8017f40:	0801e164 	.word	0x0801e164
 8017f44:	0802d540 	.word	0x0802d540
 8017f48:	08024164 	.word	0x08024164
 8017f4c:	0802b5c0 	.word	0x0802b5c0
 8017f50:	0802799c 	.word	0x0802799c
 8017f54:	080269e4 	.word	0x080269e4
 8017f58:	0801dff4 	.word	0x0801dff4
 8017f5c:	080278f4 	.word	0x080278f4
 8017f60:	08024964 	.word	0x08024964
 8017f64:	0802791c 	.word	0x0802791c
 8017f68:	0802bdc0 	.word	0x0802bdc0
 8017f6c:	08028600 	.word	0x08028600
 8017f70:	0802c140 	.word	0x0802c140
 8017f74:	0802dab0 	.word	0x0802dab0
 8017f78:	08028200 	.word	0x08028200
 8017f7c:	0802d140 	.word	0x0802d140

08017f80 <arm_rfft_fast_f32>:
 8017f80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017f84:	8a05      	ldrh	r5, [r0, #16]
 8017f86:	4606      	mov	r6, r0
 8017f88:	4690      	mov	r8, r2
 8017f8a:	460c      	mov	r4, r1
 8017f8c:	086d      	lsrs	r5, r5, #1
 8017f8e:	8005      	strh	r5, [r0, #0]
 8017f90:	2b00      	cmp	r3, #0
 8017f92:	d15e      	bne.n	8018052 <arm_rfft_fast_f32+0xd2>
 8017f94:	461a      	mov	r2, r3
 8017f96:	2301      	movs	r3, #1
 8017f98:	f000 fbe0 	bl	801875c <arm_cfft_f32>
 8017f9c:	edd4 7a00 	vldr	s15, [r4]
 8017fa0:	ed94 7a01 	vldr	s14, [r4, #4]
 8017fa4:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8017fa8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8017fac:	8837      	ldrh	r7, [r6, #0]
 8017fae:	ee37 7a07 	vadd.f32	s14, s14, s14
 8017fb2:	6975      	ldr	r5, [r6, #20]
 8017fb4:	3f01      	subs	r7, #1
 8017fb6:	eef0 3a46 	vmov.f32	s7, s12
 8017fba:	3510      	adds	r5, #16
 8017fbc:	f108 0610 	add.w	r6, r8, #16
 8017fc0:	ee77 6a87 	vadd.f32	s13, s15, s14
 8017fc4:	eb04 00c7 	add.w	r0, r4, r7, lsl #3
 8017fc8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8017fcc:	f104 0310 	add.w	r3, r4, #16
 8017fd0:	3808      	subs	r0, #8
 8017fd2:	ee26 7a86 	vmul.f32	s14, s13, s12
 8017fd6:	ee67 7a86 	vmul.f32	s15, s15, s12
 8017fda:	ed88 7a00 	vstr	s14, [r8]
 8017fde:	edc8 7a01 	vstr	s15, [r8, #4]
 8017fe2:	edd0 6a02 	vldr	s13, [r0, #8]
 8017fe6:	3f01      	subs	r7, #1
 8017fe8:	ed13 5a02 	vldr	s10, [r3, #-8]
 8017fec:	f1a0 0008 	sub.w	r0, r0, #8
 8017ff0:	ed13 7a01 	vldr	s14, [r3, #-4]
 8017ff4:	f105 0508 	add.w	r5, r5, #8
 8017ff8:	ee76 7ac5 	vsub.f32	s15, s13, s10
 8017ffc:	ed15 6a04 	vldr	s12, [r5, #-16]
 8018000:	edd0 5a05 	vldr	s11, [r0, #20]
 8018004:	ee36 5a85 	vadd.f32	s10, s13, s10
 8018008:	ed55 6a03 	vldr	s13, [r5, #-12]
 801800c:	f103 0308 	add.w	r3, r3, #8
 8018010:	ee35 4a87 	vadd.f32	s8, s11, s14
 8018014:	f106 0608 	add.w	r6, r6, #8
 8018018:	ee66 4a27 	vmul.f32	s9, s12, s15
 801801c:	ee77 5a65 	vsub.f32	s11, s14, s11
 8018020:	ee26 7aa7 	vmul.f32	s14, s13, s15
 8018024:	ee34 5a85 	vadd.f32	s10, s9, s10
 8018028:	ee26 6a04 	vmul.f32	s12, s12, s8
 801802c:	ee66 6a84 	vmul.f32	s13, s13, s8
 8018030:	ee77 7a25 	vadd.f32	s15, s14, s11
 8018034:	ee76 6a85 	vadd.f32	s13, s13, s10
 8018038:	ee77 7ac6 	vsub.f32	s15, s15, s12
 801803c:	ee66 6aa3 	vmul.f32	s13, s13, s7
 8018040:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8018044:	ed46 6a04 	vstr	s13, [r6, #-16]
 8018048:	ed46 7a03 	vstr	s15, [r6, #-12]
 801804c:	d1c9      	bne.n	8017fe2 <arm_rfft_fast_f32+0x62>
 801804e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018052:	edd1 7a00 	vldr	s15, [r1]
 8018056:	eef6 3a00 	vmov.f32	s7, #96	@ 0x3f000000  0.5
 801805a:	edd1 6a01 	vldr	s13, [r1, #4]
 801805e:	1e68      	subs	r0, r5, #1
 8018060:	6975      	ldr	r5, [r6, #20]
 8018062:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8018066:	00c1      	lsls	r1, r0, #3
 8018068:	ee77 7ae6 	vsub.f32	s15, s15, s13
 801806c:	ee27 7a23 	vmul.f32	s14, s14, s7
 8018070:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8018074:	ed82 7a00 	vstr	s14, [r2]
 8018078:	edc2 7a01 	vstr	s15, [r2, #4]
 801807c:	b3e0      	cbz	r0, 80180f8 <arm_rfft_fast_f32+0x178>
 801807e:	3908      	subs	r1, #8
 8018080:	f104 0210 	add.w	r2, r4, #16
 8018084:	3510      	adds	r5, #16
 8018086:	440c      	add	r4, r1
 8018088:	f108 0110 	add.w	r1, r8, #16
 801808c:	ed94 7a02 	vldr	s14, [r4, #8]
 8018090:	3801      	subs	r0, #1
 8018092:	ed52 6a02 	vldr	s13, [r2, #-8]
 8018096:	f1a4 0408 	sub.w	r4, r4, #8
 801809a:	ed15 6a02 	vldr	s12, [r5, #-8]
 801809e:	f102 0208 	add.w	r2, r2, #8
 80180a2:	ee76 7ac7 	vsub.f32	s15, s13, s14
 80180a6:	ed94 4a05 	vldr	s8, [r4, #20]
 80180aa:	ed12 5a03 	vldr	s10, [r2, #-12]
 80180ae:	ee77 6a26 	vadd.f32	s13, s14, s13
 80180b2:	ed55 5a01 	vldr	s11, [r5, #-4]
 80180b6:	f101 0108 	add.w	r1, r1, #8
 80180ba:	ee26 3a27 	vmul.f32	s6, s12, s15
 80180be:	f105 0508 	add.w	r5, r5, #8
 80180c2:	ee74 4a05 	vadd.f32	s9, s8, s10
 80180c6:	ee25 7aa7 	vmul.f32	s14, s11, s15
 80180ca:	ee35 5a44 	vsub.f32	s10, s10, s8
 80180ce:	ee76 6ac3 	vsub.f32	s13, s13, s6
 80180d2:	ee26 6a24 	vmul.f32	s12, s12, s9
 80180d6:	ee77 7a05 	vadd.f32	s15, s14, s10
 80180da:	ee65 5aa4 	vmul.f32	s11, s11, s9
 80180de:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80180e2:	ee36 7ae5 	vsub.f32	s14, s13, s11
 80180e6:	ee67 7aa3 	vmul.f32	s15, s15, s7
 80180ea:	ee27 7a23 	vmul.f32	s14, s14, s7
 80180ee:	ed41 7a03 	vstr	s15, [r1, #-12]
 80180f2:	ed01 7a04 	vstr	s14, [r1, #-16]
 80180f6:	d1c9      	bne.n	801808c <arm_rfft_fast_f32+0x10c>
 80180f8:	4630      	mov	r0, r6
 80180fa:	4641      	mov	r1, r8
 80180fc:	461a      	mov	r2, r3
 80180fe:	2301      	movs	r3, #1
 8018100:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018104:	f000 bb2a 	b.w	801875c <arm_cfft_f32>

08018108 <arm_cfft_radix8by2_f32>:
 8018108:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801810c:	ed2d 8b06 	vpush	{d8-d10}
 8018110:	f8b0 e000 	ldrh.w	lr, [r0]
 8018114:	4607      	mov	r7, r0
 8018116:	6842      	ldr	r2, [r0, #4]
 8018118:	ea4f 0c5e 	mov.w	ip, lr, lsr #1
 801811c:	eb01 088e 	add.w	r8, r1, lr, lsl #2
 8018120:	ea5f 0ede 	movs.w	lr, lr, lsr #3
 8018124:	ea4f 038c 	mov.w	r3, ip, lsl #2
 8018128:	f000 80af 	beq.w	801828a <arm_cfft_radix8by2_f32+0x182>
 801812c:	3310      	adds	r3, #16
 801812e:	3210      	adds	r2, #16
 8018130:	f101 0610 	add.w	r6, r1, #16
 8018134:	f108 0510 	add.w	r5, r8, #16
 8018138:	18cc      	adds	r4, r1, r3
 801813a:	4443      	add	r3, r8
 801813c:	ed55 6a04 	vldr	s13, [r5, #-16]
 8018140:	f1be 0e01 	subs.w	lr, lr, #1
 8018144:	ed56 4a04 	vldr	s9, [r6, #-16]
 8018148:	f104 0410 	add.w	r4, r4, #16
 801814c:	ed55 7a02 	vldr	s15, [r5, #-8]
 8018150:	f106 0610 	add.w	r6, r6, #16
 8018154:	ee74 9aa6 	vadd.f32	s19, s9, s13
 8018158:	ed53 0a04 	vldr	s1, [r3, #-16]
 801815c:	ed13 5a03 	vldr	s10, [r3, #-12]
 8018160:	ee74 4ae6 	vsub.f32	s9, s9, s13
 8018164:	ed13 3a02 	vldr	s6, [r3, #-8]
 8018168:	f102 0210 	add.w	r2, r2, #16
 801816c:	ed15 7a03 	vldr	s14, [r5, #-12]
 8018170:	f103 0310 	add.w	r3, r3, #16
 8018174:	ed55 2a01 	vldr	s5, [r5, #-4]
 8018178:	f105 0510 	add.w	r5, r5, #16
 801817c:	ed54 3a06 	vldr	s7, [r4, #-24]	@ 0xffffffe8
 8018180:	ed14 4a05 	vldr	s8, [r4, #-20]	@ 0xffffffec
 8018184:	ed13 6a05 	vldr	s12, [r3, #-20]	@ 0xffffffec
 8018188:	ee33 8a83 	vadd.f32	s16, s7, s6
 801818c:	ed56 6a07 	vldr	s13, [r6, #-28]	@ 0xffffffe4
 8018190:	ed16 2a05 	vldr	s4, [r6, #-20]	@ 0xffffffec
 8018194:	ee34 0a06 	vadd.f32	s0, s8, s12
 8018198:	ed54 5a08 	vldr	s11, [r4, #-32]	@ 0xffffffe0
 801819c:	ee76 aa87 	vadd.f32	s21, s13, s14
 80181a0:	ed14 1a07 	vldr	s2, [r4, #-28]	@ 0xffffffe4
 80181a4:	ee36 7ac7 	vsub.f32	s14, s13, s14
 80181a8:	ed56 1a06 	vldr	s3, [r6, #-24]	@ 0xffffffe8
 80181ac:	ee35 9aa0 	vadd.f32	s18, s11, s1
 80181b0:	ed46 9a08 	vstr	s19, [r6, #-32]	@ 0xffffffe0
 80181b4:	ee71 8a05 	vadd.f32	s17, s2, s10
 80181b8:	ee31 aaa7 	vadd.f32	s20, s3, s15
 80181bc:	ed46 aa07 	vstr	s21, [r6, #-28]	@ 0xffffffe4
 80181c0:	ee72 9a22 	vadd.f32	s19, s4, s5
 80181c4:	ee70 5ae5 	vsub.f32	s11, s1, s11
 80181c8:	ee35 5a41 	vsub.f32	s10, s10, s2
 80181cc:	ed06 aa06 	vstr	s20, [r6, #-24]	@ 0xffffffe8
 80181d0:	ed46 9a05 	vstr	s19, [r6, #-20]	@ 0xffffffec
 80181d4:	ee36 6a44 	vsub.f32	s12, s12, s8
 80181d8:	ed04 9a08 	vstr	s18, [r4, #-32]	@ 0xffffffe0
 80181dc:	ee71 1ae7 	vsub.f32	s3, s3, s15
 80181e0:	ed44 8a07 	vstr	s17, [r4, #-28]	@ 0xffffffe4
 80181e4:	ee72 7a62 	vsub.f32	s15, s4, s5
 80181e8:	ed04 8a06 	vstr	s16, [r4, #-24]	@ 0xffffffe8
 80181ec:	ee73 2a63 	vsub.f32	s5, s6, s7
 80181f0:	ed04 0a05 	vstr	s0, [r4, #-20]	@ 0xffffffec
 80181f4:	ed12 4a08 	vldr	s8, [r2, #-32]	@ 0xffffffe0
 80181f8:	ed52 6a07 	vldr	s13, [r2, #-28]	@ 0xffffffe4
 80181fc:	ee24 3a84 	vmul.f32	s6, s9, s8
 8018200:	ee27 2a26 	vmul.f32	s4, s14, s13
 8018204:	ee64 4aa6 	vmul.f32	s9, s9, s13
 8018208:	ee65 3aa6 	vmul.f32	s7, s11, s13
 801820c:	ee27 7a04 	vmul.f32	s14, s14, s8
 8018210:	ee65 5a84 	vmul.f32	s11, s11, s8
 8018214:	ee65 6a26 	vmul.f32	s13, s10, s13
 8018218:	ee25 5a04 	vmul.f32	s10, s10, s8
 801821c:	ee37 7a64 	vsub.f32	s14, s14, s9
 8018220:	ee76 6aa5 	vadd.f32	s13, s13, s11
 8018224:	ee33 4a02 	vadd.f32	s8, s6, s4
 8018228:	ee33 5ac5 	vsub.f32	s10, s7, s10
 801822c:	ed05 7a07 	vstr	s14, [r5, #-28]	@ 0xffffffe4
 8018230:	ed05 4a08 	vstr	s8, [r5, #-32]	@ 0xffffffe0
 8018234:	ed03 5a08 	vstr	s10, [r3, #-32]	@ 0xffffffe0
 8018238:	ed43 6a07 	vstr	s13, [r3, #-28]	@ 0xffffffe4
 801823c:	ed52 6a06 	vldr	s13, [r2, #-24]	@ 0xffffffe8
 8018240:	ed12 7a05 	vldr	s14, [r2, #-20]	@ 0xffffffec
 8018244:	ee61 4aa6 	vmul.f32	s9, s3, s13
 8018248:	ee27 4a87 	vmul.f32	s8, s15, s14
 801824c:	ee61 5a87 	vmul.f32	s11, s3, s14
 8018250:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8018254:	ee22 5a87 	vmul.f32	s10, s5, s14
 8018258:	ee26 7a07 	vmul.f32	s14, s12, s14
 801825c:	ee26 6a26 	vmul.f32	s12, s12, s13
 8018260:	ee62 6aa6 	vmul.f32	s13, s5, s13
 8018264:	ee74 4a84 	vadd.f32	s9, s9, s8
 8018268:	ee77 7ae5 	vsub.f32	s15, s15, s11
 801826c:	ee35 6a46 	vsub.f32	s12, s10, s12
 8018270:	ee37 7a26 	vadd.f32	s14, s14, s13
 8018274:	ed45 4a06 	vstr	s9, [r5, #-24]	@ 0xffffffe8
 8018278:	ed45 7a05 	vstr	s15, [r5, #-20]	@ 0xffffffec
 801827c:	ed03 6a06 	vstr	s12, [r3, #-24]	@ 0xffffffe8
 8018280:	ed03 7a05 	vstr	s14, [r3, #-20]	@ 0xffffffec
 8018284:	f47f af5a 	bne.w	801813c <arm_cfft_radix8by2_f32+0x34>
 8018288:	687a      	ldr	r2, [r7, #4]
 801828a:	fa1f f48c 	uxth.w	r4, ip
 801828e:	4608      	mov	r0, r1
 8018290:	2302      	movs	r3, #2
 8018292:	4621      	mov	r1, r4
 8018294:	f000 fb1e 	bl	80188d4 <arm_radix8_butterfly_f32>
 8018298:	4640      	mov	r0, r8
 801829a:	4621      	mov	r1, r4
 801829c:	687a      	ldr	r2, [r7, #4]
 801829e:	2302      	movs	r3, #2
 80182a0:	ecbd 8b06 	vpop	{d8-d10}
 80182a4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80182a8:	f000 bb14 	b.w	80188d4 <arm_radix8_butterfly_f32>

080182ac <arm_cfft_radix8by4_f32>:
 80182ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80182b0:	ed2d 8b06 	vpush	{d8-d10}
 80182b4:	8804      	ldrh	r4, [r0, #0]
 80182b6:	b08f      	sub	sp, #60	@ 0x3c
 80182b8:	ed91 6a00 	vldr	s12, [r1]
 80182bc:	460a      	mov	r2, r1
 80182be:	0864      	lsrs	r4, r4, #1
 80182c0:	ed91 7a01 	vldr	s14, [r1, #4]
 80182c4:	9101      	str	r1, [sp, #4]
 80182c6:	00a3      	lsls	r3, r4, #2
 80182c8:	9104      	str	r1, [sp, #16]
 80182ca:	0864      	lsrs	r4, r4, #1
 80182cc:	6841      	ldr	r1, [r0, #4]
 80182ce:	900c      	str	r0, [sp, #48]	@ 0x30
 80182d0:	4625      	mov	r5, r4
 80182d2:	940b      	str	r4, [sp, #44]	@ 0x2c
 80182d4:	f101 0408 	add.w	r4, r1, #8
 80182d8:	f101 0610 	add.w	r6, r1, #16
 80182dc:	9406      	str	r4, [sp, #24]
 80182de:	18d4      	adds	r4, r2, r3
 80182e0:	1eaa      	subs	r2, r5, #2
 80182e2:	f101 0518 	add.w	r5, r1, #24
 80182e6:	18e0      	adds	r0, r4, r3
 80182e8:	ed94 4a00 	vldr	s8, [r4]
 80182ec:	edd4 3a01 	vldr	s7, [r4, #4]
 80182f0:	46a6      	mov	lr, r4
 80182f2:	edd0 6a00 	vldr	s13, [r0]
 80182f6:	18c7      	adds	r7, r0, r3
 80182f8:	edd0 7a01 	vldr	s15, [r0, #4]
 80182fc:	46a0      	mov	r8, r4
 80182fe:	ee76 5a26 	vadd.f32	s11, s12, s13
 8018302:	edd7 4a00 	vldr	s9, [r7]
 8018306:	9402      	str	r4, [sp, #8]
 8018308:	4604      	mov	r4, r0
 801830a:	9507      	str	r5, [sp, #28]
 801830c:	4605      	mov	r5, r0
 801830e:	ee75 2a84 	vadd.f32	s5, s11, s8
 8018312:	900a      	str	r0, [sp, #40]	@ 0x28
 8018314:	9801      	ldr	r0, [sp, #4]
 8018316:	ee76 6a66 	vsub.f32	s13, s12, s13
 801831a:	ee37 6a27 	vadd.f32	s12, s14, s15
 801831e:	ed97 5a01 	vldr	s10, [r7, #4]
 8018322:	ee74 2aa2 	vadd.f32	s5, s9, s5
 8018326:	46bc      	mov	ip, r7
 8018328:	ee77 7a67 	vsub.f32	s15, s14, s15
 801832c:	9605      	str	r6, [sp, #20]
 801832e:	ee36 7a63 	vsub.f32	s14, s12, s7
 8018332:	9703      	str	r7, [sp, #12]
 8018334:	ee12 9a90 	vmov	r9, s5
 8018338:	ee33 3aa6 	vadd.f32	s6, s7, s13
 801833c:	ee75 5ac4 	vsub.f32	s11, s11, s8
 8018340:	1f3e      	subs	r6, r7, #4
 8018342:	f840 9b08 	str.w	r9, [r0], #8
 8018346:	ee76 6ae3 	vsub.f32	s13, s13, s7
 801834a:	edde 2a01 	vldr	s5, [lr, #4]
 801834e:	ee77 3ac4 	vsub.f32	s7, s15, s8
 8018352:	ee77 7a84 	vadd.f32	s15, s15, s8
 8018356:	ed9c 4a01 	vldr	s8, [ip, #4]
 801835a:	ee36 6a22 	vadd.f32	s12, s12, s5
 801835e:	9001      	str	r0, [sp, #4]
 8018360:	ee37 7a45 	vsub.f32	s14, s14, s10
 8018364:	9804      	ldr	r0, [sp, #16]
 8018366:	ee75 6a26 	vadd.f32	s13, s10, s13
 801836a:	f1ae 0704 	sub.w	r7, lr, #4
 801836e:	ee36 6a04 	vadd.f32	s12, s12, s8
 8018372:	ee33 4a45 	vsub.f32	s8, s6, s10
 8018376:	ee75 5ae4 	vsub.f32	s11, s11, s9
 801837a:	ee33 5aa4 	vadd.f32	s10, s7, s9
 801837e:	ed80 6a01 	vstr	s12, [r0, #4]
 8018382:	ee14 9a10 	vmov	r9, s8
 8018386:	ee77 7ae4 	vsub.f32	s15, s15, s9
 801838a:	f848 9b08 	str.w	r9, [r8], #8
 801838e:	ed8e 5a01 	vstr	s10, [lr, #4]
 8018392:	ee15 ea90 	vmov	lr, s11
 8018396:	f844 eb08 	str.w	lr, [r4], #8
 801839a:	ee16 ea90 	vmov	lr, s13
 801839e:	9408      	str	r4, [sp, #32]
 80183a0:	462c      	mov	r4, r5
 80183a2:	ed85 7a01 	vstr	s14, [r5, #4]
 80183a6:	9d03      	ldr	r5, [sp, #12]
 80183a8:	f84c eb08 	str.w	lr, [ip], #8
 80183ac:	edc5 7a01 	vstr	s15, [r5, #4]
 80183b0:	0855      	lsrs	r5, r2, #1
 80183b2:	9509      	str	r5, [sp, #36]	@ 0x24
 80183b4:	f000 8130 	beq.w	8018618 <arm_cfft_radix8by4_f32+0x36c>
 80183b8:	9804      	ldr	r0, [sp, #16]
 80183ba:	3b08      	subs	r3, #8
 80183bc:	46ab      	mov	fp, r5
 80183be:	f1a4 020c 	sub.w	r2, r4, #12
 80183c2:	f100 0510 	add.w	r5, r0, #16
 80183c6:	f101 0920 	add.w	r9, r1, #32
 80183ca:	f101 0e30 	add.w	lr, r1, #48	@ 0x30
 80183ce:	f8dd a014 	ldr.w	sl, [sp, #20]
 80183d2:	4433      	add	r3, r6
 80183d4:	3410      	adds	r4, #16
 80183d6:	4660      	mov	r0, ip
 80183d8:	4641      	mov	r1, r8
 80183da:	f8cd c034 	str.w	ip, [sp, #52]	@ 0x34
 80183de:	ed54 6a02 	vldr	s13, [r4, #-8]
 80183e2:	f1bb 0b01 	subs.w	fp, fp, #1
 80183e6:	ed55 5a02 	vldr	s11, [r5, #-8]
 80183ea:	f10a 0a08 	add.w	sl, sl, #8
 80183ee:	edd1 7a00 	vldr	s15, [r1]
 80183f2:	f105 0508 	add.w	r5, r5, #8
 80183f6:	ee75 3aa6 	vadd.f32	s7, s11, s13
 80183fa:	edd0 2a00 	vldr	s5, [r0]
 80183fe:	ed14 7a01 	vldr	s14, [r4, #-4]
 8018402:	ee75 5ae6 	vsub.f32	s11, s11, s13
 8018406:	ed55 6a03 	vldr	s13, [r5, #-12]
 801840a:	f1a2 0208 	sub.w	r2, r2, #8
 801840e:	ee73 4aa7 	vadd.f32	s9, s7, s15
 8018412:	ed90 2a01 	vldr	s4, [r0, #4]
 8018416:	ee36 5a87 	vadd.f32	s10, s13, s14
 801841a:	ed91 6a01 	vldr	s12, [r1, #4]
 801841e:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8018422:	f109 0910 	add.w	r9, r9, #16
 8018426:	ee72 6aa4 	vadd.f32	s13, s5, s9
 801842a:	f104 0408 	add.w	r4, r4, #8
 801842e:	ee73 3ae7 	vsub.f32	s7, s7, s15
 8018432:	f10e 0e18 	add.w	lr, lr, #24
 8018436:	ee37 3a67 	vsub.f32	s6, s14, s15
 801843a:	f1a3 0308 	sub.w	r3, r3, #8
 801843e:	ed45 6a04 	vstr	s13, [r5, #-16]
 8018442:	ee37 7a27 	vadd.f32	s14, s14, s15
 8018446:	edd1 6a01 	vldr	s13, [r1, #4]
 801844a:	ee76 1a25 	vadd.f32	s3, s12, s11
 801844e:	edd0 4a01 	vldr	s9, [r0, #4]
 8018452:	ee33 3a22 	vadd.f32	s6, s6, s5
 8018456:	ee75 6a26 	vadd.f32	s13, s10, s13
 801845a:	ee35 5a46 	vsub.f32	s10, s10, s12
 801845e:	ee35 6ac6 	vsub.f32	s12, s11, s12
 8018462:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8018466:	ee71 1ac2 	vsub.f32	s3, s3, s4
 801846a:	ee35 5a42 	vsub.f32	s10, s10, s4
 801846e:	ed45 6a03 	vstr	s13, [r5, #-12]
 8018472:	ee32 2a06 	vadd.f32	s4, s4, s12
 8018476:	edd6 7a00 	vldr	s15, [r6]
 801847a:	ee73 3ae2 	vsub.f32	s7, s7, s5
 801847e:	ed97 1a00 	vldr	s2, [r7]
 8018482:	ee77 2a62 	vsub.f32	s5, s14, s5
 8018486:	ed92 8a04 	vldr	s16, [r2, #16]
 801848a:	ee71 8a27 	vadd.f32	s17, s2, s15
 801848e:	ed93 aa04 	vldr	s20, [r3, #16]
 8018492:	ed16 7a01 	vldr	s14, [r6, #-4]
 8018496:	ee71 7a67 	vsub.f32	s15, s2, s15
 801849a:	ed57 0a01 	vldr	s1, [r7, #-4]
 801849e:	ee38 1a4a 	vsub.f32	s2, s16, s20
 80184a2:	ee38 6a88 	vadd.f32	s12, s17, s16
 80184a6:	edd3 9a03 	vldr	s19, [r3, #12]
 80184aa:	ee30 0a87 	vadd.f32	s0, s1, s14
 80184ae:	ed92 9a03 	vldr	s18, [r2, #12]
 80184b2:	ee78 5ac8 	vsub.f32	s11, s17, s16
 80184b6:	ee3a 6a06 	vadd.f32	s12, s20, s12
 80184ba:	ee30 7ac7 	vsub.f32	s14, s1, s14
 80184be:	ee37 4ac9 	vsub.f32	s8, s15, s18
 80184c2:	ee16 ca10 	vmov	ip, s12
 80184c6:	ee30 6a49 	vsub.f32	s12, s0, s18
 80184ca:	ee71 4a07 	vadd.f32	s9, s2, s14
 80184ce:	f847 c908 	str.w	ip, [r7], #-8
 80184d2:	ee34 4a29 	vadd.f32	s8, s8, s19
 80184d6:	edd2 8a03 	vldr	s17, [r2, #12]
 80184da:	ee39 9ac9 	vsub.f32	s18, s19, s18
 80184de:	ed93 8a03 	vldr	s16, [r3, #12]
 80184e2:	ee71 0a47 	vsub.f32	s1, s2, s14
 80184e6:	ee30 0a28 	vadd.f32	s0, s0, s17
 80184ea:	ee39 1a67 	vsub.f32	s2, s18, s15
 80184ee:	ee36 6a69 	vsub.f32	s12, s12, s19
 80184f2:	ee30 0a08 	vadd.f32	s0, s0, s16
 80184f6:	ee75 5aca 	vsub.f32	s11, s11, s20
 80184fa:	ed87 0a01 	vstr	s0, [r7, #4]
 80184fe:	ed1a 0a04 	vldr	s0, [sl, #-16]
 8018502:	ed5a 6a03 	vldr	s13, [sl, #-12]
 8018506:	ee21 8a80 	vmul.f32	s16, s3, s0
 801850a:	ee23 7a26 	vmul.f32	s14, s6, s13
 801850e:	ee64 7a26 	vmul.f32	s15, s8, s13
 8018512:	ee61 1aa6 	vmul.f32	s3, s3, s13
 8018516:	ee24 4a00 	vmul.f32	s8, s8, s0
 801851a:	ee23 3a00 	vmul.f32	s6, s6, s0
 801851e:	ee64 6aa6 	vmul.f32	s13, s9, s13
 8018522:	ee24 0a80 	vmul.f32	s0, s9, s0
 8018526:	ee38 7a07 	vadd.f32	s14, s16, s14
 801852a:	ee76 6a84 	vadd.f32	s13, s13, s8
 801852e:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8018532:	ee33 3a61 	vsub.f32	s6, s6, s3
 8018536:	ee17 ca10 	vmov	ip, s14
 801853a:	f841 cb08 	str.w	ip, [r1], #8
 801853e:	ed01 3a01 	vstr	s6, [r1, #-4]
 8018542:	ed82 0a04 	vstr	s0, [r2, #16]
 8018546:	edc2 6a03 	vstr	s13, [r2, #12]
 801854a:	ed59 6a08 	vldr	s13, [r9, #-32]	@ 0xffffffe0
 801854e:	ed59 7a07 	vldr	s15, [r9, #-28]	@ 0xffffffe4
 8018552:	ee25 7ae6 	vnmul.f32	s14, s11, s13
 8018556:	ee23 4aa6 	vmul.f32	s8, s7, s13
 801855a:	ee65 4a27 	vmul.f32	s9, s10, s15
 801855e:	ee65 5aa7 	vmul.f32	s11, s11, s15
 8018562:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8018566:	ee66 7a27 	vmul.f32	s15, s12, s15
 801856a:	ee25 5a26 	vmul.f32	s10, s10, s13
 801856e:	ee66 6a26 	vmul.f32	s13, s12, s13
 8018572:	ee77 7a67 	vsub.f32	s15, s14, s15
 8018576:	ee34 6a24 	vadd.f32	s12, s8, s9
 801857a:	ee75 6ae6 	vsub.f32	s13, s11, s13
 801857e:	ee35 5a63 	vsub.f32	s10, s10, s7
 8018582:	ee17 ca90 	vmov	ip, s15
 8018586:	ed04 6a04 	vstr	s12, [r4, #-16]
 801858a:	ed04 5a03 	vstr	s10, [r4, #-12]
 801858e:	f846 c908 	str.w	ip, [r6], #-8
 8018592:	edc6 6a01 	vstr	s13, [r6, #4]
 8018596:	ed5e 7a0c 	vldr	s15, [lr, #-48]	@ 0xffffffd0
 801859a:	ed1e 7a0b 	vldr	s14, [lr, #-44]	@ 0xffffffd4
 801859e:	ee62 5a27 	vmul.f32	s11, s4, s15
 80185a2:	ee22 6a87 	vmul.f32	s12, s5, s14
 80185a6:	ee22 2a07 	vmul.f32	s4, s4, s14
 80185aa:	ee62 2aa7 	vmul.f32	s5, s5, s15
 80185ae:	ee61 6a07 	vmul.f32	s13, s2, s14
 80185b2:	ee20 7a87 	vmul.f32	s14, s1, s14
 80185b6:	ee60 0aa7 	vmul.f32	s1, s1, s15
 80185ba:	ee61 7a27 	vmul.f32	s15, s2, s15
 80185be:	ee35 6a86 	vadd.f32	s12, s11, s12
 80185c2:	ee72 2ac2 	vsub.f32	s5, s5, s4
 80185c6:	ee76 0ae0 	vsub.f32	s1, s13, s1
 80185ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80185ce:	ee16 ca10 	vmov	ip, s12
 80185d2:	f840 cb08 	str.w	ip, [r0], #8
 80185d6:	ed40 2a01 	vstr	s5, [r0, #-4]
 80185da:	edc3 0a04 	vstr	s1, [r3, #16]
 80185de:	edc3 7a03 	vstr	s15, [r3, #12]
 80185e2:	f47f aefc 	bne.w	80183de <arm_cfft_radix8by4_f32+0x132>
 80185e6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80185e8:	9805      	ldr	r0, [sp, #20]
 80185ea:	00cb      	lsls	r3, r1, #3
 80185ec:	f8dd c034 	ldr.w	ip, [sp, #52]	@ 0x34
 80185f0:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 80185f4:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 80185f8:	4498      	add	r8, r3
 80185fa:	449c      	add	ip, r3
 80185fc:	9105      	str	r1, [sp, #20]
 80185fe:	9901      	ldr	r1, [sp, #4]
 8018600:	4419      	add	r1, r3
 8018602:	9101      	str	r1, [sp, #4]
 8018604:	9906      	ldr	r1, [sp, #24]
 8018606:	4419      	add	r1, r3
 8018608:	9106      	str	r1, [sp, #24]
 801860a:	9908      	ldr	r1, [sp, #32]
 801860c:	4419      	add	r1, r3
 801860e:	9b07      	ldr	r3, [sp, #28]
 8018610:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8018614:	9108      	str	r1, [sp, #32]
 8018616:	9307      	str	r3, [sp, #28]
 8018618:	9a01      	ldr	r2, [sp, #4]
 801861a:	2304      	movs	r3, #4
 801861c:	9e08      	ldr	r6, [sp, #32]
 801861e:	edd2 6a00 	vldr	s13, [r2]
 8018622:	ed96 4a00 	vldr	s8, [r6]
 8018626:	edd8 7a00 	vldr	s15, [r8]
 801862a:	ee36 6a84 	vadd.f32	s12, s13, s8
 801862e:	eddc 2a00 	vldr	s5, [ip]
 8018632:	ed96 7a01 	vldr	s14, [r6, #4]
 8018636:	ee36 4ac4 	vsub.f32	s8, s13, s8
 801863a:	edd2 6a01 	vldr	s13, [r2, #4]
 801863e:	ee76 4a27 	vadd.f32	s9, s12, s15
 8018642:	ed98 2a01 	vldr	s4, [r8, #4]
 8018646:	ee76 5a87 	vadd.f32	s11, s13, s14
 801864a:	ed9c 5a01 	vldr	s10, [ip, #4]
 801864e:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8018652:	9d05      	ldr	r5, [sp, #20]
 8018654:	ee72 6aa4 	vadd.f32	s13, s5, s9
 8018658:	f8bd 402c 	ldrh.w	r4, [sp, #44]	@ 0x2c
 801865c:	ee72 3a04 	vadd.f32	s7, s4, s8
 8018660:	9804      	ldr	r0, [sp, #16]
 8018662:	ee77 4a67 	vsub.f32	s9, s14, s15
 8018666:	4621      	mov	r1, r4
 8018668:	edc2 6a00 	vstr	s13, [r2]
 801866c:	ee76 6a67 	vsub.f32	s13, s12, s15
 8018670:	ed98 3a01 	vldr	s6, [r8, #4]
 8018674:	ee35 6ac2 	vsub.f32	s12, s11, s4
 8018678:	eddc 1a01 	vldr	s3, [ip, #4]
 801867c:	ee74 4aa2 	vadd.f32	s9, s9, s5
 8018680:	ee35 3a83 	vadd.f32	s6, s11, s6
 8018684:	ee34 4a42 	vsub.f32	s8, s8, s4
 8018688:	ee73 3ac5 	vsub.f32	s7, s7, s10
 801868c:	ee73 5a21 	vadd.f32	s11, s6, s3
 8018690:	ee37 7a27 	vadd.f32	s14, s14, s15
 8018694:	ee36 6a45 	vsub.f32	s12, s12, s10
 8018698:	edc2 5a01 	vstr	s11, [r2, #4]
 801869c:	ee35 5a04 	vadd.f32	s10, s10, s8
 80186a0:	9a06      	ldr	r2, [sp, #24]
 80186a2:	ee76 6ae2 	vsub.f32	s13, s13, s5
 80186a6:	edd2 7a00 	vldr	s15, [r2]
 80186aa:	edd2 5a01 	vldr	s11, [r2, #4]
 80186ae:	ee23 4aa7 	vmul.f32	s8, s7, s15
 80186b2:	ee63 3aa5 	vmul.f32	s7, s7, s11
 80186b6:	ee64 5aa5 	vmul.f32	s11, s9, s11
 80186ba:	ee64 4aa7 	vmul.f32	s9, s9, s15
 80186be:	ee77 7a62 	vsub.f32	s15, s14, s5
 80186c2:	ee74 5a25 	vadd.f32	s11, s8, s11
 80186c6:	ee74 4ae3 	vsub.f32	s9, s9, s7
 80186ca:	edc8 5a00 	vstr	s11, [r8]
 80186ce:	edc8 4a01 	vstr	s9, [r8, #4]
 80186d2:	edd5 4a01 	vldr	s9, [r5, #4]
 80186d6:	ed95 7a00 	vldr	s14, [r5]
 80186da:	9d07      	ldr	r5, [sp, #28]
 80186dc:	ee66 5a87 	vmul.f32	s11, s13, s14
 80186e0:	ee66 6aa4 	vmul.f32	s13, s13, s9
 80186e4:	ee26 7a07 	vmul.f32	s14, s12, s14
 80186e8:	ee26 6a24 	vmul.f32	s12, s12, s9
 80186ec:	ee77 6a66 	vsub.f32	s13, s14, s13
 80186f0:	ee35 6a86 	vadd.f32	s12, s11, s12
 80186f4:	edc6 6a01 	vstr	s13, [r6, #4]
 80186f8:	ed86 6a00 	vstr	s12, [r6]
 80186fc:	ed95 6a01 	vldr	s12, [r5, #4]
 8018700:	ed95 7a00 	vldr	s14, [r5]
 8018704:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8018706:	ee65 6a07 	vmul.f32	s13, s10, s14
 801870a:	ee27 7a87 	vmul.f32	s14, s15, s14
 801870e:	ee25 5a06 	vmul.f32	s10, s10, s12
 8018712:	ee67 7a86 	vmul.f32	s15, s15, s12
 8018716:	ee37 5a45 	vsub.f32	s10, s14, s10
 801871a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801871e:	ed8c 5a01 	vstr	s10, [ip, #4]
 8018722:	edcc 7a00 	vstr	s15, [ip]
 8018726:	6872      	ldr	r2, [r6, #4]
 8018728:	f000 f8d4 	bl	80188d4 <arm_radix8_butterfly_f32>
 801872c:	9802      	ldr	r0, [sp, #8]
 801872e:	4621      	mov	r1, r4
 8018730:	6872      	ldr	r2, [r6, #4]
 8018732:	2304      	movs	r3, #4
 8018734:	f000 f8ce 	bl	80188d4 <arm_radix8_butterfly_f32>
 8018738:	980a      	ldr	r0, [sp, #40]	@ 0x28
 801873a:	4621      	mov	r1, r4
 801873c:	6872      	ldr	r2, [r6, #4]
 801873e:	2304      	movs	r3, #4
 8018740:	f000 f8c8 	bl	80188d4 <arm_radix8_butterfly_f32>
 8018744:	9803      	ldr	r0, [sp, #12]
 8018746:	4621      	mov	r1, r4
 8018748:	6872      	ldr	r2, [r6, #4]
 801874a:	2304      	movs	r3, #4
 801874c:	b00f      	add	sp, #60	@ 0x3c
 801874e:	ecbd 8b06 	vpop	{d8-d10}
 8018752:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018756:	f000 b8bd 	b.w	80188d4 <arm_radix8_butterfly_f32>
 801875a:	bf00      	nop

0801875c <arm_cfft_f32>:
 801875c:	2a01      	cmp	r2, #1
 801875e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018762:	4606      	mov	r6, r0
 8018764:	4617      	mov	r7, r2
 8018766:	460c      	mov	r4, r1
 8018768:	4698      	mov	r8, r3
 801876a:	8805      	ldrh	r5, [r0, #0]
 801876c:	d053      	beq.n	8018816 <arm_cfft_f32+0xba>
 801876e:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 8018772:	d04b      	beq.n	801880c <arm_cfft_f32+0xb0>
 8018774:	d916      	bls.n	80187a4 <arm_cfft_f32+0x48>
 8018776:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 801877a:	d01a      	beq.n	80187b2 <arm_cfft_f32+0x56>
 801877c:	d95a      	bls.n	8018834 <arm_cfft_f32+0xd8>
 801877e:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 8018782:	d043      	beq.n	801880c <arm_cfft_f32+0xb0>
 8018784:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 8018788:	d105      	bne.n	8018796 <arm_cfft_f32+0x3a>
 801878a:	4620      	mov	r0, r4
 801878c:	4629      	mov	r1, r5
 801878e:	6872      	ldr	r2, [r6, #4]
 8018790:	2301      	movs	r3, #1
 8018792:	f000 f89f 	bl	80188d4 <arm_radix8_butterfly_f32>
 8018796:	f1b8 0f00 	cmp.w	r8, #0
 801879a:	d111      	bne.n	80187c0 <arm_cfft_f32+0x64>
 801879c:	2f01      	cmp	r7, #1
 801879e:	d016      	beq.n	80187ce <arm_cfft_f32+0x72>
 80187a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80187a4:	2d20      	cmp	r5, #32
 80187a6:	d031      	beq.n	801880c <arm_cfft_f32+0xb0>
 80187a8:	d948      	bls.n	801883c <arm_cfft_f32+0xe0>
 80187aa:	2d40      	cmp	r5, #64	@ 0x40
 80187ac:	d0ed      	beq.n	801878a <arm_cfft_f32+0x2e>
 80187ae:	2d80      	cmp	r5, #128	@ 0x80
 80187b0:	d1f1      	bne.n	8018796 <arm_cfft_f32+0x3a>
 80187b2:	4630      	mov	r0, r6
 80187b4:	4621      	mov	r1, r4
 80187b6:	f7ff fca7 	bl	8018108 <arm_cfft_radix8by2_f32>
 80187ba:	f1b8 0f00 	cmp.w	r8, #0
 80187be:	d0ed      	beq.n	801879c <arm_cfft_f32+0x40>
 80187c0:	4620      	mov	r0, r4
 80187c2:	89b1      	ldrh	r1, [r6, #12]
 80187c4:	68b2      	ldr	r2, [r6, #8]
 80187c6:	f7e7 fda3 	bl	8000310 <arm_bitreversal_32>
 80187ca:	2f01      	cmp	r7, #1
 80187cc:	d1e8      	bne.n	80187a0 <arm_cfft_f32+0x44>
 80187ce:	ee07 5a90 	vmov	s15, r5
 80187d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80187d6:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80187da:	eec7 6aa6 	vdiv.f32	s13, s15, s13
 80187de:	2d00      	cmp	r5, #0
 80187e0:	d0de      	beq.n	80187a0 <arm_cfft_f32+0x44>
 80187e2:	f104 0108 	add.w	r1, r4, #8
 80187e6:	2300      	movs	r3, #0
 80187e8:	ed11 7a02 	vldr	s14, [r1, #-8]
 80187ec:	3301      	adds	r3, #1
 80187ee:	ed51 7a01 	vldr	s15, [r1, #-4]
 80187f2:	3108      	adds	r1, #8
 80187f4:	429d      	cmp	r5, r3
 80187f6:	ee27 7a26 	vmul.f32	s14, s14, s13
 80187fa:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 80187fe:	ed01 7a04 	vstr	s14, [r1, #-16]
 8018802:	ed41 7a03 	vstr	s15, [r1, #-12]
 8018806:	d1ef      	bne.n	80187e8 <arm_cfft_f32+0x8c>
 8018808:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801880c:	4630      	mov	r0, r6
 801880e:	4621      	mov	r1, r4
 8018810:	f7ff fd4c 	bl	80182ac <arm_cfft_radix8by4_f32>
 8018814:	e7bf      	b.n	8018796 <arm_cfft_f32+0x3a>
 8018816:	b1a5      	cbz	r5, 8018842 <arm_cfft_f32+0xe6>
 8018818:	f101 030c 	add.w	r3, r1, #12
 801881c:	2200      	movs	r2, #0
 801881e:	ed53 7a02 	vldr	s15, [r3, #-8]
 8018822:	3201      	adds	r2, #1
 8018824:	3308      	adds	r3, #8
 8018826:	eef1 7a67 	vneg.f32	s15, s15
 801882a:	4295      	cmp	r5, r2
 801882c:	ed43 7a04 	vstr	s15, [r3, #-16]
 8018830:	d1f5      	bne.n	801881e <arm_cfft_f32+0xc2>
 8018832:	e79c      	b.n	801876e <arm_cfft_f32+0x12>
 8018834:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 8018838:	d0a7      	beq.n	801878a <arm_cfft_f32+0x2e>
 801883a:	e7ac      	b.n	8018796 <arm_cfft_f32+0x3a>
 801883c:	2d10      	cmp	r5, #16
 801883e:	d0b8      	beq.n	80187b2 <arm_cfft_f32+0x56>
 8018840:	e7a9      	b.n	8018796 <arm_cfft_f32+0x3a>
 8018842:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 8018846:	d896      	bhi.n	8018776 <arm_cfft_f32+0x1a>
 8018848:	e7ac      	b.n	80187a4 <arm_cfft_f32+0x48>
 801884a:	bf00      	nop

0801884c <arm_sin_f32>:
 801884c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8018850:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80188c8 <arm_sin_f32+0x7c>
 8018854:	ee20 7a07 	vmul.f32	s14, s0, s14
 8018858:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801885c:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 8018860:	d42c      	bmi.n	80188bc <arm_sin_f32+0x70>
 8018862:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8018866:	eddf 6a19 	vldr	s13, [pc, #100]	@ 80188cc <arm_sin_f32+0x80>
 801886a:	ee77 7a67 	vsub.f32	s15, s14, s15
 801886e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8018872:	eef4 7ae6 	vcmpe.f32	s15, s13
 8018876:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801887a:	db01      	blt.n	8018880 <arm_sin_f32+0x34>
 801887c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8018880:	eebc 7ae7 	vcvt.u32.f32	s14, s15
 8018884:	4a12      	ldr	r2, [pc, #72]	@ (80188d0 <arm_sin_f32+0x84>)
 8018886:	ee17 3a10 	vmov	r3, s14
 801888a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801888e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8018892:	ee06 3a90 	vmov	s13, r3
 8018896:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 801889a:	eef8 6a66 	vcvt.f32.u32	s13, s13
 801889e:	ed91 0a00 	vldr	s0, [r1]
 80188a2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80188a6:	edd1 6a01 	vldr	s13, [r1, #4]
 80188aa:	ee37 7a67 	vsub.f32	s14, s14, s15
 80188ae:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80188b2:	ee27 0a00 	vmul.f32	s0, s14, s0
 80188b6:	ee30 0a27 	vadd.f32	s0, s0, s15
 80188ba:	4770      	bx	lr
 80188bc:	ee17 3a90 	vmov	r3, s15
 80188c0:	3b01      	subs	r3, #1
 80188c2:	ee07 3a90 	vmov	s15, r3
 80188c6:	e7cc      	b.n	8018862 <arm_sin_f32+0x16>
 80188c8:	3e22f983 	.word	0x3e22f983
 80188cc:	44000000 	.word	0x44000000
 80188d0:	080279fc 	.word	0x080279fc

080188d4 <arm_radix8_butterfly_f32>:
 80188d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80188d8:	469e      	mov	lr, r3
 80188da:	1d03      	adds	r3, r0, #4
 80188dc:	4683      	mov	fp, r0
 80188de:	468a      	mov	sl, r1
 80188e0:	4688      	mov	r8, r1
 80188e2:	469c      	mov	ip, r3
 80188e4:	ed2d 8b10 	vpush	{d8-d15}
 80188e8:	ed9f 9ac4 	vldr	s18, [pc, #784]	@ 8018bfc <arm_radix8_butterfly_f32+0x328>
 80188ec:	b09f      	sub	sp, #124	@ 0x7c
 80188ee:	921c      	str	r2, [sp, #112]	@ 0x70
 80188f0:	931d      	str	r3, [sp, #116]	@ 0x74
 80188f2:	ea4f 03d8 	mov.w	r3, r8, lsr #3
 80188f6:	f04f 0900 	mov.w	r9, #0
 80188fa:	461a      	mov	r2, r3
 80188fc:	930e      	str	r3, [sp, #56]	@ 0x38
 80188fe:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8018902:	0051      	lsls	r1, r2, #1
 8018904:	4608      	mov	r0, r1
 8018906:	9103      	str	r1, [sp, #12]
 8018908:	00d1      	lsls	r1, r2, #3
 801890a:	1885      	adds	r5, r0, r2
 801890c:	0110      	lsls	r0, r2, #4
 801890e:	eb0b 0601 	add.w	r6, fp, r1
 8018912:	9101      	str	r1, [sp, #4]
 8018914:	18ac      	adds	r4, r5, r2
 8018916:	9002      	str	r0, [sp, #8]
 8018918:	1877      	adds	r7, r6, r1
 801891a:	4611      	mov	r1, r2
 801891c:	4422      	add	r2, r4
 801891e:	eb0b 05c5 	add.w	r5, fp, r5, lsl #3
 8018922:	eb0b 04c4 	add.w	r4, fp, r4, lsl #3
 8018926:	1850      	adds	r0, r2, r1
 8018928:	eb0b 02c2 	add.w	r2, fp, r2, lsl #3
 801892c:	4401      	add	r1, r0
 801892e:	3204      	adds	r2, #4
 8018930:	eb0b 00c0 	add.w	r0, fp, r0, lsl #3
 8018934:	eb0b 01c1 	add.w	r1, fp, r1, lsl #3
 8018938:	3104      	adds	r1, #4
 801893a:	ed1c 7a01 	vldr	s14, [ip, #-4]
 801893e:	44c1      	add	r9, r8
 8018940:	edd4 6a00 	vldr	s13, [r4]
 8018944:	ed97 6a00 	vldr	s12, [r7]
 8018948:	45ca      	cmp	sl, r9
 801894a:	edd0 7a00 	vldr	s15, [r0]
 801894e:	ee37 5a66 	vsub.f32	s10, s14, s13
 8018952:	edd6 5a00 	vldr	s11, [r6]
 8018956:	ee37 2a26 	vadd.f32	s4, s14, s13
 801895a:	ee76 2a67 	vsub.f32	s5, s12, s15
 801895e:	edd5 6a00 	vldr	s13, [r5]
 8018962:	ed12 7a01 	vldr	s14, [r2, #-4]
 8018966:	ee76 4a27 	vadd.f32	s9, s12, s15
 801896a:	ed11 6a01 	vldr	s12, [r1, #-4]
 801896e:	ee75 1a87 	vadd.f32	s3, s11, s14
 8018972:	ee36 4a86 	vadd.f32	s8, s13, s12
 8018976:	ee72 7a24 	vadd.f32	s15, s4, s9
 801897a:	ee35 7ac7 	vsub.f32	s14, s11, s14
 801897e:	ee76 5ac6 	vsub.f32	s11, s13, s12
 8018982:	ee31 6a84 	vadd.f32	s12, s3, s8
 8018986:	ee32 2a64 	vsub.f32	s4, s4, s9
 801898a:	ee77 6a65 	vsub.f32	s13, s14, s11
 801898e:	ee77 4a86 	vadd.f32	s9, s15, s12
 8018992:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8018996:	ee37 7a25 	vadd.f32	s14, s14, s11
 801899a:	ed4c 4a01 	vstr	s9, [ip, #-4]
 801899e:	ee71 1ac4 	vsub.f32	s3, s3, s8
 80189a2:	edc4 7a00 	vstr	s15, [r4]
 80189a6:	ee66 6a89 	vmul.f32	s13, s13, s18
 80189aa:	edd6 5a01 	vldr	s11, [r6, #4]
 80189ae:	ee27 6a09 	vmul.f32	s12, s14, s18
 80189b2:	edd5 3a01 	vldr	s7, [r5, #4]
 80189b6:	ed92 4a00 	vldr	s8, [r2]
 80189ba:	ee35 1a26 	vadd.f32	s2, s10, s13
 80189be:	edd1 4a00 	vldr	s9, [r1]
 80189c2:	ee75 6a66 	vsub.f32	s13, s10, s13
 80189c6:	ee35 3ac4 	vsub.f32	s6, s11, s8
 80189ca:	ed94 0a01 	vldr	s0, [r4, #4]
 80189ce:	ee73 7ae4 	vsub.f32	s15, s7, s9
 80189d2:	ed9c 7a00 	vldr	s14, [ip]
 80189d6:	edd0 0a01 	vldr	s1, [r0, #4]
 80189da:	ee35 4a84 	vadd.f32	s8, s11, s8
 80189de:	ed97 5a01 	vldr	s10, [r7, #4]
 80189e2:	ee73 4aa4 	vadd.f32	s9, s7, s9
 80189e6:	ee73 5a27 	vadd.f32	s11, s6, s15
 80189ea:	ee77 3a00 	vadd.f32	s7, s14, s0
 80189ee:	ee33 3a67 	vsub.f32	s6, s6, s15
 80189f2:	ee37 7a40 	vsub.f32	s14, s14, s0
 80189f6:	ee35 0a20 	vadd.f32	s0, s10, s1
 80189fa:	ee63 7a09 	vmul.f32	s15, s6, s18
 80189fe:	ee35 5a60 	vsub.f32	s10, s10, s1
 8018a02:	ee33 3a80 	vadd.f32	s6, s7, s0
 8018a06:	ee74 0a24 	vadd.f32	s1, s8, s9
 8018a0a:	ee65 5a89 	vmul.f32	s11, s11, s18
 8018a0e:	ee74 4a64 	vsub.f32	s9, s8, s9
 8018a12:	ee33 4ac0 	vsub.f32	s8, s7, s0
 8018a16:	ee75 3a25 	vadd.f32	s7, s10, s11
 8018a1a:	ee75 5a65 	vsub.f32	s11, s10, s11
 8018a1e:	ee37 5a27 	vadd.f32	s10, s14, s15
 8018a22:	ee77 7a67 	vsub.f32	s15, s14, s15
 8018a26:	ee32 7a86 	vadd.f32	s14, s5, s12
 8018a2a:	ee32 6ac6 	vsub.f32	s12, s5, s12
 8018a2e:	ee73 2a20 	vadd.f32	s5, s6, s1
 8018a32:	ee33 3a60 	vsub.f32	s6, s6, s1
 8018a36:	ee72 0a24 	vadd.f32	s1, s4, s9
 8018a3a:	edcc 2a00 	vstr	s5, [ip]
 8018a3e:	ee72 4a64 	vsub.f32	s9, s4, s9
 8018a42:	ed84 3a01 	vstr	s6, [r4, #4]
 8018a46:	ee74 2a61 	vsub.f32	s5, s8, s3
 8018a4a:	ee31 3a23 	vadd.f32	s6, s2, s7
 8018a4e:	edc7 0a00 	vstr	s1, [r7]
 8018a52:	ee31 1a63 	vsub.f32	s2, s2, s7
 8018a56:	edc0 4a00 	vstr	s9, [r0]
 8018a5a:	ee76 3aa5 	vadd.f32	s7, s13, s11
 8018a5e:	edc7 2a01 	vstr	s5, [r7, #4]
 8018a62:	ee76 6ae5 	vsub.f32	s13, s13, s11
 8018a66:	441c      	add	r4, r3
 8018a68:	ee75 5a47 	vsub.f32	s11, s10, s14
 8018a6c:	449c      	add	ip, r3
 8018a6e:	ee35 5a07 	vadd.f32	s10, s10, s14
 8018a72:	441f      	add	r7, r3
 8018a74:	ee37 7ac6 	vsub.f32	s14, s15, s12
 8018a78:	ee34 4a21 	vadd.f32	s8, s8, s3
 8018a7c:	ee77 7a86 	vadd.f32	s15, s15, s12
 8018a80:	ed80 4a01 	vstr	s8, [r0, #4]
 8018a84:	4418      	add	r0, r3
 8018a86:	ed86 3a00 	vstr	s6, [r6]
 8018a8a:	ed01 1a01 	vstr	s2, [r1, #-4]
 8018a8e:	ed42 3a01 	vstr	s7, [r2, #-4]
 8018a92:	edc5 6a00 	vstr	s13, [r5]
 8018a96:	edc6 5a01 	vstr	s11, [r6, #4]
 8018a9a:	441e      	add	r6, r3
 8018a9c:	ed81 5a00 	vstr	s10, [r1]
 8018aa0:	4419      	add	r1, r3
 8018aa2:	ed82 7a00 	vstr	s14, [r2]
 8018aa6:	441a      	add	r2, r3
 8018aa8:	edc5 7a01 	vstr	s15, [r5, #4]
 8018aac:	441d      	add	r5, r3
 8018aae:	f63f af44 	bhi.w	801893a <arm_radix8_butterfly_f32+0x66>
 8018ab2:	9f0e      	ldr	r7, [sp, #56]	@ 0x38
 8018ab4:	2f07      	cmp	r7, #7
 8018ab6:	f240 81e8 	bls.w	8018e8a <arm_radix8_butterfly_f32+0x5b6>
 8018aba:	9903      	ldr	r1, [sp, #12]
 8018abc:	eb0e 054e 	add.w	r5, lr, lr, lsl #1
 8018ac0:	9e01      	ldr	r6, [sp, #4]
 8018ac2:	eb07 0087 	add.w	r0, r7, r7, lsl #2
 8018ac6:	19ca      	adds	r2, r1, r7
 8018ac8:	1c4c      	adds	r4, r1, #1
 8018aca:	eb05 010e 	add.w	r1, r5, lr
 8018ace:	00ed      	lsls	r5, r5, #3
 8018ad0:	eb04 0487 	add.w	r4, r4, r7, lsl #2
 8018ad4:	3608      	adds	r6, #8
 8018ad6:	950f      	str	r5, [sp, #60]	@ 0x3c
 8018ad8:	eb01 050e 	add.w	r5, r1, lr
 8018adc:	00c9      	lsls	r1, r1, #3
 8018ade:	443c      	add	r4, r7
 8018ae0:	9618      	str	r6, [sp, #96]	@ 0x60
 8018ae2:	00ee      	lsls	r6, r5, #3
 8018ae4:	460f      	mov	r7, r1
 8018ae6:	9114      	str	r1, [sp, #80]	@ 0x50
 8018ae8:	9902      	ldr	r1, [sp, #8]
 8018aea:	eb0b 04c4 	add.w	r4, fp, r4, lsl #3
 8018aee:	9611      	str	r6, [sp, #68]	@ 0x44
 8018af0:	00c0      	lsls	r0, r0, #3
 8018af2:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8018af4:	3108      	adds	r1, #8
 8018af6:	3404      	adds	r4, #4
 8018af8:	f04f 0901 	mov.w	r9, #1
 8018afc:	9119      	str	r1, [sp, #100]	@ 0x64
 8018afe:	eb05 010e 	add.w	r1, r5, lr
 8018b02:	4635      	mov	r5, r6
 8018b04:	940b      	str	r4, [sp, #44]	@ 0x2c
 8018b06:	9301      	str	r3, [sp, #4]
 8018b08:	443d      	add	r5, r7
 8018b0a:	9f11      	ldr	r7, [sp, #68]	@ 0x44
 8018b0c:	9507      	str	r5, [sp, #28]
 8018b0e:	eb01 050e 	add.w	r5, r1, lr
 8018b12:	00c9      	lsls	r1, r1, #3
 8018b14:	19f7      	adds	r7, r6, r7
 8018b16:	00ed      	lsls	r5, r5, #3
 8018b18:	9110      	str	r1, [sp, #64]	@ 0x40
 8018b1a:	00d1      	lsls	r1, r2, #3
 8018b1c:	970a      	str	r7, [sp, #40]	@ 0x28
 8018b1e:	462f      	mov	r7, r5
 8018b20:	9515      	str	r5, [sp, #84]	@ 0x54
 8018b22:	0112      	lsls	r2, r2, #4
 8018b24:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 8018b26:	19f4      	adds	r4, r6, r7
 8018b28:	320c      	adds	r2, #12
 8018b2a:	3108      	adds	r1, #8
 8018b2c:	1975      	adds	r5, r6, r5
 8018b2e:	9408      	str	r4, [sp, #32]
 8018b30:	9217      	str	r2, [sp, #92]	@ 0x5c
 8018b32:	ea4f 04ce 	mov.w	r4, lr, lsl #3
 8018b36:	9509      	str	r5, [sp, #36]	@ 0x24
 8018b38:	f100 020c 	add.w	r2, r0, #12
 8018b3c:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8018b3e:	9f0e      	ldr	r7, [sp, #56]	@ 0x38
 8018b40:	1975      	adds	r5, r6, r5
 8018b42:	9216      	str	r2, [sp, #88]	@ 0x58
 8018b44:	1932      	adds	r2, r6, r4
 8018b46:	911b      	str	r1, [sp, #108]	@ 0x6c
 8018b48:	9505      	str	r5, [sp, #20]
 8018b4a:	ea4f 150e 	mov.w	r5, lr, lsl #4
 8018b4e:	0179      	lsls	r1, r7, #5
 8018b50:	9204      	str	r2, [sp, #16]
 8018b52:	1972      	adds	r2, r6, r5
 8018b54:	9412      	str	r4, [sp, #72]	@ 0x48
 8018b56:	9513      	str	r5, [sp, #76]	@ 0x4c
 8018b58:	9206      	str	r2, [sp, #24]
 8018b5a:	f101 0208 	add.w	r2, r1, #8
 8018b5e:	921a      	str	r2, [sp, #104]	@ 0x68
 8018b60:	2200      	movs	r2, #0
 8018b62:	f102 0108 	add.w	r1, r2, #8
 8018b66:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8018b68:	46cc      	mov	ip, r9
 8018b6a:	460f      	mov	r7, r1
 8018b6c:	910c      	str	r1, [sp, #48]	@ 0x30
 8018b6e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8018b70:	eb0b 0e07 	add.w	lr, fp, r7
 8018b74:	9f04      	ldr	r7, [sp, #16]
 8018b76:	188e      	adds	r6, r1, r2
 8018b78:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8018b7a:	edd7 fa00 	vldr	s31, [r7]
 8018b7e:	9f06      	ldr	r7, [sp, #24]
 8018b80:	188d      	adds	r5, r1, r2
 8018b82:	9919      	ldr	r1, [sp, #100]	@ 0x64
 8018b84:	445e      	add	r6, fp
 8018b86:	ed97 fa00 	vldr	s30, [r7]
 8018b8a:	445d      	add	r5, fp
 8018b8c:	9f05      	ldr	r7, [sp, #20]
 8018b8e:	188c      	adds	r4, r1, r2
 8018b90:	991b      	ldr	r1, [sp, #108]	@ 0x6c
 8018b92:	edd7 ea00 	vldr	s29, [r7]
 8018b96:	445c      	add	r4, fp
 8018b98:	9f07      	ldr	r7, [sp, #28]
 8018b9a:	1888      	adds	r0, r1, r2
 8018b9c:	9916      	ldr	r1, [sp, #88]	@ 0x58
 8018b9e:	ed97 ea00 	vldr	s28, [r7]
 8018ba2:	4458      	add	r0, fp
 8018ba4:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 8018ba6:	4411      	add	r1, r2
 8018ba8:	441a      	add	r2, r3
 8018baa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8018bac:	edd7 da00 	vldr	s27, [r7]
 8018bb0:	4459      	add	r1, fp
 8018bb2:	9f09      	ldr	r7, [sp, #36]	@ 0x24
 8018bb4:	445a      	add	r2, fp
 8018bb6:	930d      	str	r3, [sp, #52]	@ 0x34
 8018bb8:	ed97 da00 	vldr	s26, [r7]
 8018bbc:	9f08      	ldr	r7, [sp, #32]
 8018bbe:	edd7 ca00 	vldr	s25, [r7]
 8018bc2:	9f04      	ldr	r7, [sp, #16]
 8018bc4:	ed97 ca01 	vldr	s24, [r7, #4]
 8018bc8:	9f06      	ldr	r7, [sp, #24]
 8018bca:	edd7 ba01 	vldr	s23, [r7, #4]
 8018bce:	9f05      	ldr	r7, [sp, #20]
 8018bd0:	ed97 ba01 	vldr	s22, [r7, #4]
 8018bd4:	9f07      	ldr	r7, [sp, #28]
 8018bd6:	edd7 aa01 	vldr	s21, [r7, #4]
 8018bda:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 8018bdc:	ed97 aa01 	vldr	s20, [r7, #4]
 8018be0:	9f09      	ldr	r7, [sp, #36]	@ 0x24
 8018be2:	9b01      	ldr	r3, [sp, #4]
 8018be4:	edd7 7a01 	vldr	s15, [r7, #4]
 8018be8:	9f08      	ldr	r7, [sp, #32]
 8018bea:	edcd 7a02 	vstr	s15, [sp, #8]
 8018bee:	edd7 7a01 	vldr	s15, [r7, #4]
 8018bf2:	9f0d      	ldr	r7, [sp, #52]	@ 0x34
 8018bf4:	edcd 7a03 	vstr	s15, [sp, #12]
 8018bf8:	e002      	b.n	8018c00 <arm_radix8_butterfly_f32+0x32c>
 8018bfa:	bf00      	nop
 8018bfc:	3f3504f3 	.word	0x3f3504f3
 8018c00:	ed90 2a00 	vldr	s4, [r0]
 8018c04:	44c4      	add	ip, r8
 8018c06:	ed96 7a00 	vldr	s14, [r6]
 8018c0a:	ed94 8a00 	vldr	s16, [r4]
 8018c0e:	45e2      	cmp	sl, ip
 8018c10:	ed52 7a01 	vldr	s15, [r2, #-4]
 8018c14:	ed95 5a00 	vldr	s10, [r5]
 8018c18:	ed51 5a01 	vldr	s11, [r1, #-4]
 8018c1c:	ee38 6a27 	vadd.f32	s12, s16, s15
 8018c20:	ed9e 1a00 	vldr	s2, [lr]
 8018c24:	ee78 2a67 	vsub.f32	s5, s16, s15
 8018c28:	ed17 4a01 	vldr	s8, [r7, #-4]
 8018c2c:	ee75 3a25 	vadd.f32	s7, s10, s11
 8018c30:	ee31 3a07 	vadd.f32	s6, s2, s14
 8018c34:	edde 4a01 	vldr	s9, [lr, #4]
 8018c38:	ee72 6a04 	vadd.f32	s13, s4, s8
 8018c3c:	ee75 5a65 	vsub.f32	s11, s10, s11
 8018c40:	ee73 1a06 	vadd.f32	s3, s6, s12
 8018c44:	ee33 5aa6 	vadd.f32	s10, s7, s13
 8018c48:	ee32 4a44 	vsub.f32	s8, s4, s8
 8018c4c:	ee31 1a47 	vsub.f32	s2, s2, s14
 8018c50:	ee31 7a85 	vadd.f32	s14, s3, s10
 8018c54:	ee75 7a84 	vadd.f32	s15, s11, s8
 8018c58:	ee33 3a46 	vsub.f32	s6, s6, s12
 8018c5c:	ed8e 7a00 	vstr	s14, [lr]
 8018c60:	ee73 3ae6 	vsub.f32	s7, s7, s13
 8018c64:	ee67 7a89 	vmul.f32	s15, s15, s18
 8018c68:	ed90 2a01 	vldr	s4, [r0, #4]
 8018c6c:	ed95 7a01 	vldr	s14, [r5, #4]
 8018c70:	ee35 4ac4 	vsub.f32	s8, s11, s8
 8018c74:	ed91 6a00 	vldr	s12, [r1]
 8018c78:	ee31 5ac5 	vsub.f32	s10, s3, s10
 8018c7c:	edd7 8a00 	vldr	s17, [r7]
 8018c80:	ee32 8ae7 	vsub.f32	s16, s5, s15
 8018c84:	ee72 5aa7 	vadd.f32	s11, s5, s15
 8018c88:	edd2 0a00 	vldr	s1, [r2]
 8018c8c:	ee72 6a68 	vsub.f32	s13, s4, s17
 8018c90:	edd6 7a01 	vldr	s15, [r6, #4]
 8018c94:	ee77 2a46 	vsub.f32	s5, s14, s12
 8018c98:	ee37 0a06 	vadd.f32	s0, s14, s12
 8018c9c:	ed94 7a01 	vldr	s14, [r4, #4]
 8018ca0:	ee32 6a28 	vadd.f32	s12, s4, s17
 8018ca4:	ee72 9ae6 	vsub.f32	s19, s5, s13
 8018ca8:	ee34 2aa7 	vadd.f32	s4, s9, s15
 8018cac:	ee72 2aa6 	vadd.f32	s5, s5, s13
 8018cb0:	ee77 6a20 	vadd.f32	s13, s14, s1
 8018cb4:	ee74 4ae7 	vsub.f32	s9, s9, s15
 8018cb8:	ee37 7a60 	vsub.f32	s14, s14, s1
 8018cbc:	ee24 4a09 	vmul.f32	s8, s8, s18
 8018cc0:	ee70 0a06 	vadd.f32	s1, s0, s12
 8018cc4:	ee69 7a89 	vmul.f32	s15, s19, s18
 8018cc8:	ee62 2a89 	vmul.f32	s5, s5, s18
 8018ccc:	ee30 6a46 	vsub.f32	s12, s0, s12
 8018cd0:	ee32 0a26 	vadd.f32	s0, s4, s13
 8018cd4:	ee72 6a66 	vsub.f32	s13, s4, s13
 8018cd8:	ee77 8a62 	vsub.f32	s17, s14, s5
 8018cdc:	ee34 2aa7 	vadd.f32	s4, s9, s15
 8018ce0:	ee74 7ae7 	vsub.f32	s15, s9, s15
 8018ce4:	ee77 4a22 	vadd.f32	s9, s14, s5
 8018ce8:	ee71 2a04 	vadd.f32	s5, s2, s8
 8018cec:	ee31 7a44 	vsub.f32	s14, s2, s8
 8018cf0:	ee30 1a60 	vsub.f32	s2, s0, s1
 8018cf4:	ee73 1a06 	vadd.f32	s3, s6, s12
 8018cf8:	ee33 6a46 	vsub.f32	s12, s6, s12
 8018cfc:	ee36 3ae3 	vsub.f32	s6, s13, s7
 8018d00:	ee37 4ac8 	vsub.f32	s8, s15, s16
 8018d04:	ee76 6aa3 	vadd.f32	s13, s13, s7
 8018d08:	ee77 7a88 	vadd.f32	s15, s15, s16
 8018d0c:	ee72 3a65 	vsub.f32	s7, s4, s11
 8018d10:	ee2a 8a81 	vmul.f32	s16, s21, s2
 8018d14:	ee72 5a25 	vadd.f32	s11, s4, s11
 8018d18:	ee2e 1a01 	vmul.f32	s2, s28, s2
 8018d1c:	ee32 2aa4 	vadd.f32	s4, s5, s9
 8018d20:	ee72 4ae4 	vsub.f32	s9, s5, s9
 8018d24:	ee77 2a28 	vadd.f32	s5, s14, s17
 8018d28:	ee37 7a68 	vsub.f32	s14, s14, s17
 8018d2c:	ee6e 8a05 	vmul.f32	s17, s28, s10
 8018d30:	ee2a 5a85 	vmul.f32	s10, s21, s10
 8018d34:	ee6f 9a21 	vmul.f32	s19, s30, s3
 8018d38:	ee70 0a20 	vadd.f32	s1, s0, s1
 8018d3c:	ee6b 1aa1 	vmul.f32	s3, s23, s3
 8018d40:	ee2b 0a83 	vmul.f32	s0, s23, s6
 8018d44:	ee2f 3a03 	vmul.f32	s6, s30, s6
 8018d48:	edce 0a01 	vstr	s1, [lr, #4]
 8018d4c:	ee38 8a88 	vadd.f32	s16, s17, s16
 8018d50:	449e      	add	lr, r3
 8018d52:	ee6c 8a23 	vmul.f32	s17, s24, s7
 8018d56:	ee31 5a45 	vsub.f32	s10, s2, s10
 8018d5a:	ee6f 3aa3 	vmul.f32	s7, s31, s7
 8018d5e:	ed86 8a00 	vstr	s16, [r6]
 8018d62:	ee39 0a80 	vadd.f32	s0, s19, s0
 8018d66:	ee33 3a61 	vsub.f32	s6, s6, s3
 8018d6a:	ed86 5a01 	vstr	s10, [r6, #4]
 8018d6e:	ee6f 0a82 	vmul.f32	s1, s31, s4
 8018d72:	edcd 3a01 	vstr	s7, [sp, #4]
 8018d76:	ed9d 5a03 	vldr	s10, [sp, #12]
 8018d7a:	ee2d 8a06 	vmul.f32	s16, s26, s12
 8018d7e:	eddd 3a02 	vldr	s7, [sp, #8]
 8018d82:	ee6c 9aa4 	vmul.f32	s19, s25, s9
 8018d86:	ed84 0a00 	vstr	s0, [r4]
 8018d8a:	ee65 4a24 	vmul.f32	s9, s10, s9
 8018d8e:	ed84 3a01 	vstr	s6, [r4, #4]
 8018d92:	ee23 1aa6 	vmul.f32	s2, s7, s13
 8018d96:	ee23 6a86 	vmul.f32	s12, s7, s12
 8018d9a:	eddd 3a01 	vldr	s7, [sp, #4]
 8018d9e:	ee25 5a25 	vmul.f32	s10, s10, s11
 8018da2:	441e      	add	r6, r3
 8018da4:	ee2d 0aa2 	vmul.f32	s0, s27, s5
 8018da8:	441c      	add	r4, r3
 8018daa:	ee6a 1a04 	vmul.f32	s3, s20, s8
 8018dae:	ee70 0aa8 	vadd.f32	s1, s1, s17
 8018db2:	ee2e 3a87 	vmul.f32	s6, s29, s14
 8018db6:	ee6b 8a27 	vmul.f32	s17, s22, s15
 8018dba:	ee2c 2a02 	vmul.f32	s4, s24, s4
 8018dbe:	ee6d 6a26 	vmul.f32	s13, s26, s13
 8018dc2:	ee6c 5aa5 	vmul.f32	s11, s25, s11
 8018dc6:	ee6a 2a22 	vmul.f32	s5, s20, s5
 8018dca:	ee2d 4a84 	vmul.f32	s8, s27, s8
 8018dce:	ee2b 7a07 	vmul.f32	s14, s22, s14
 8018dd2:	ee6e 7aa7 	vmul.f32	s15, s29, s15
 8018dd6:	ee73 3ac2 	vsub.f32	s7, s7, s4
 8018dda:	ee38 8a01 	vadd.f32	s16, s16, s2
 8018dde:	ee36 6ac6 	vsub.f32	s12, s13, s12
 8018de2:	ee39 5a85 	vadd.f32	s10, s19, s10
 8018de6:	ee75 4ae4 	vsub.f32	s9, s11, s9
 8018dea:	ed02 8a01 	vstr	s16, [r2, #-4]
 8018dee:	ee30 0a21 	vadd.f32	s0, s0, s3
 8018df2:	ed82 6a00 	vstr	s12, [r2]
 8018df6:	ee74 2a62 	vsub.f32	s5, s8, s5
 8018dfa:	edc5 0a00 	vstr	s1, [r5]
 8018dfe:	ee33 3a28 	vadd.f32	s6, s6, s17
 8018e02:	edc5 3a01 	vstr	s7, [r5, #4]
 8018e06:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8018e0a:	ed07 5a01 	vstr	s10, [r7, #-4]
 8018e0e:	edc7 4a00 	vstr	s9, [r7]
 8018e12:	441d      	add	r5, r3
 8018e14:	ed01 0a01 	vstr	s0, [r1, #-4]
 8018e18:	441a      	add	r2, r3
 8018e1a:	edc1 2a00 	vstr	s5, [r1]
 8018e1e:	441f      	add	r7, r3
 8018e20:	ed80 3a00 	vstr	s6, [r0]
 8018e24:	4419      	add	r1, r3
 8018e26:	ed80 7a01 	vstr	s14, [r0, #4]
 8018e2a:	4418      	add	r0, r3
 8018e2c:	f63f aee8 	bhi.w	8018c00 <arm_radix8_butterfly_f32+0x32c>
 8018e30:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8018e32:	f109 0901 	add.w	r9, r9, #1
 8018e36:	9301      	str	r3, [sp, #4]
 8018e38:	9b04      	ldr	r3, [sp, #16]
 8018e3a:	4413      	add	r3, r2
 8018e3c:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8018e3e:	9304      	str	r3, [sp, #16]
 8018e40:	9b06      	ldr	r3, [sp, #24]
 8018e42:	4413      	add	r3, r2
 8018e44:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8018e46:	9306      	str	r3, [sp, #24]
 8018e48:	9b05      	ldr	r3, [sp, #20]
 8018e4a:	4413      	add	r3, r2
 8018e4c:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8018e4e:	9305      	str	r3, [sp, #20]
 8018e50:	9b07      	ldr	r3, [sp, #28]
 8018e52:	4413      	add	r3, r2
 8018e54:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8018e56:	9307      	str	r3, [sp, #28]
 8018e58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8018e5a:	4413      	add	r3, r2
 8018e5c:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8018e5e:	930a      	str	r3, [sp, #40]	@ 0x28
 8018e60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018e62:	4413      	add	r3, r2
 8018e64:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8018e66:	9309      	str	r3, [sp, #36]	@ 0x24
 8018e68:	9b08      	ldr	r3, [sp, #32]
 8018e6a:	4413      	add	r3, r2
 8018e6c:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8018e6e:	9308      	str	r3, [sp, #32]
 8018e70:	3208      	adds	r2, #8
 8018e72:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8018e74:	920b      	str	r2, [sp, #44]	@ 0x2c
 8018e76:	4599      	cmp	r9, r3
 8018e78:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8018e7a:	f47f ae72 	bne.w	8018b62 <arm_radix8_butterfly_f32+0x28e>
 8018e7e:	f8bd e048 	ldrh.w	lr, [sp, #72]	@ 0x48
 8018e82:	46c8      	mov	r8, r9
 8018e84:	f8dd c074 	ldr.w	ip, [sp, #116]	@ 0x74
 8018e88:	e533      	b.n	80188f2 <arm_radix8_butterfly_f32+0x1e>
 8018e8a:	b01f      	add	sp, #124	@ 0x7c
 8018e8c:	ecbd 8b10 	vpop	{d8-d15}
 8018e90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08018e94 <std>:
 8018e94:	2300      	movs	r3, #0
 8018e96:	b510      	push	{r4, lr}
 8018e98:	4604      	mov	r4, r0
 8018e9a:	e9c0 3300 	strd	r3, r3, [r0]
 8018e9e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8018ea2:	6083      	str	r3, [r0, #8]
 8018ea4:	8181      	strh	r1, [r0, #12]
 8018ea6:	6643      	str	r3, [r0, #100]	@ 0x64
 8018ea8:	81c2      	strh	r2, [r0, #14]
 8018eaa:	6183      	str	r3, [r0, #24]
 8018eac:	4619      	mov	r1, r3
 8018eae:	2208      	movs	r2, #8
 8018eb0:	305c      	adds	r0, #92	@ 0x5c
 8018eb2:	f000 fa37 	bl	8019324 <memset>
 8018eb6:	4b0d      	ldr	r3, [pc, #52]	@ (8018eec <std+0x58>)
 8018eb8:	6263      	str	r3, [r4, #36]	@ 0x24
 8018eba:	4b0d      	ldr	r3, [pc, #52]	@ (8018ef0 <std+0x5c>)
 8018ebc:	62a3      	str	r3, [r4, #40]	@ 0x28
 8018ebe:	4b0d      	ldr	r3, [pc, #52]	@ (8018ef4 <std+0x60>)
 8018ec0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8018ec2:	4b0d      	ldr	r3, [pc, #52]	@ (8018ef8 <std+0x64>)
 8018ec4:	6323      	str	r3, [r4, #48]	@ 0x30
 8018ec6:	4b0d      	ldr	r3, [pc, #52]	@ (8018efc <std+0x68>)
 8018ec8:	6224      	str	r4, [r4, #32]
 8018eca:	429c      	cmp	r4, r3
 8018ecc:	d006      	beq.n	8018edc <std+0x48>
 8018ece:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8018ed2:	4294      	cmp	r4, r2
 8018ed4:	d002      	beq.n	8018edc <std+0x48>
 8018ed6:	33d0      	adds	r3, #208	@ 0xd0
 8018ed8:	429c      	cmp	r4, r3
 8018eda:	d105      	bne.n	8018ee8 <std+0x54>
 8018edc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8018ee0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018ee4:	f000 ba96 	b.w	8019414 <__retarget_lock_init_recursive>
 8018ee8:	bd10      	pop	{r4, pc}
 8018eea:	bf00      	nop
 8018eec:	08019141 	.word	0x08019141
 8018ef0:	08019163 	.word	0x08019163
 8018ef4:	0801919b 	.word	0x0801919b
 8018ef8:	080191bf 	.word	0x080191bf
 8018efc:	24004924 	.word	0x24004924

08018f00 <stdio_exit_handler>:
 8018f00:	4a02      	ldr	r2, [pc, #8]	@ (8018f0c <stdio_exit_handler+0xc>)
 8018f02:	4903      	ldr	r1, [pc, #12]	@ (8018f10 <stdio_exit_handler+0x10>)
 8018f04:	4803      	ldr	r0, [pc, #12]	@ (8018f14 <stdio_exit_handler+0x14>)
 8018f06:	f000 b869 	b.w	8018fdc <_fwalk_sglue>
 8018f0a:	bf00      	nop
 8018f0c:	24000104 	.word	0x24000104
 8018f10:	08019cf9 	.word	0x08019cf9
 8018f14:	24000114 	.word	0x24000114

08018f18 <cleanup_stdio>:
 8018f18:	6841      	ldr	r1, [r0, #4]
 8018f1a:	4b0c      	ldr	r3, [pc, #48]	@ (8018f4c <cleanup_stdio+0x34>)
 8018f1c:	4299      	cmp	r1, r3
 8018f1e:	b510      	push	{r4, lr}
 8018f20:	4604      	mov	r4, r0
 8018f22:	d001      	beq.n	8018f28 <cleanup_stdio+0x10>
 8018f24:	f000 fee8 	bl	8019cf8 <_fflush_r>
 8018f28:	68a1      	ldr	r1, [r4, #8]
 8018f2a:	4b09      	ldr	r3, [pc, #36]	@ (8018f50 <cleanup_stdio+0x38>)
 8018f2c:	4299      	cmp	r1, r3
 8018f2e:	d002      	beq.n	8018f36 <cleanup_stdio+0x1e>
 8018f30:	4620      	mov	r0, r4
 8018f32:	f000 fee1 	bl	8019cf8 <_fflush_r>
 8018f36:	68e1      	ldr	r1, [r4, #12]
 8018f38:	4b06      	ldr	r3, [pc, #24]	@ (8018f54 <cleanup_stdio+0x3c>)
 8018f3a:	4299      	cmp	r1, r3
 8018f3c:	d004      	beq.n	8018f48 <cleanup_stdio+0x30>
 8018f3e:	4620      	mov	r0, r4
 8018f40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018f44:	f000 bed8 	b.w	8019cf8 <_fflush_r>
 8018f48:	bd10      	pop	{r4, pc}
 8018f4a:	bf00      	nop
 8018f4c:	24004924 	.word	0x24004924
 8018f50:	2400498c 	.word	0x2400498c
 8018f54:	240049f4 	.word	0x240049f4

08018f58 <global_stdio_init.part.0>:
 8018f58:	b510      	push	{r4, lr}
 8018f5a:	4b0b      	ldr	r3, [pc, #44]	@ (8018f88 <global_stdio_init.part.0+0x30>)
 8018f5c:	4c0b      	ldr	r4, [pc, #44]	@ (8018f8c <global_stdio_init.part.0+0x34>)
 8018f5e:	4a0c      	ldr	r2, [pc, #48]	@ (8018f90 <global_stdio_init.part.0+0x38>)
 8018f60:	601a      	str	r2, [r3, #0]
 8018f62:	4620      	mov	r0, r4
 8018f64:	2200      	movs	r2, #0
 8018f66:	2104      	movs	r1, #4
 8018f68:	f7ff ff94 	bl	8018e94 <std>
 8018f6c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8018f70:	2201      	movs	r2, #1
 8018f72:	2109      	movs	r1, #9
 8018f74:	f7ff ff8e 	bl	8018e94 <std>
 8018f78:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8018f7c:	2202      	movs	r2, #2
 8018f7e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018f82:	2112      	movs	r1, #18
 8018f84:	f7ff bf86 	b.w	8018e94 <std>
 8018f88:	24004a5c 	.word	0x24004a5c
 8018f8c:	24004924 	.word	0x24004924
 8018f90:	08018f01 	.word	0x08018f01

08018f94 <__sfp_lock_acquire>:
 8018f94:	4801      	ldr	r0, [pc, #4]	@ (8018f9c <__sfp_lock_acquire+0x8>)
 8018f96:	f000 ba3e 	b.w	8019416 <__retarget_lock_acquire_recursive>
 8018f9a:	bf00      	nop
 8018f9c:	24004a65 	.word	0x24004a65

08018fa0 <__sfp_lock_release>:
 8018fa0:	4801      	ldr	r0, [pc, #4]	@ (8018fa8 <__sfp_lock_release+0x8>)
 8018fa2:	f000 ba39 	b.w	8019418 <__retarget_lock_release_recursive>
 8018fa6:	bf00      	nop
 8018fa8:	24004a65 	.word	0x24004a65

08018fac <__sinit>:
 8018fac:	b510      	push	{r4, lr}
 8018fae:	4604      	mov	r4, r0
 8018fb0:	f7ff fff0 	bl	8018f94 <__sfp_lock_acquire>
 8018fb4:	6a23      	ldr	r3, [r4, #32]
 8018fb6:	b11b      	cbz	r3, 8018fc0 <__sinit+0x14>
 8018fb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018fbc:	f7ff bff0 	b.w	8018fa0 <__sfp_lock_release>
 8018fc0:	4b04      	ldr	r3, [pc, #16]	@ (8018fd4 <__sinit+0x28>)
 8018fc2:	6223      	str	r3, [r4, #32]
 8018fc4:	4b04      	ldr	r3, [pc, #16]	@ (8018fd8 <__sinit+0x2c>)
 8018fc6:	681b      	ldr	r3, [r3, #0]
 8018fc8:	2b00      	cmp	r3, #0
 8018fca:	d1f5      	bne.n	8018fb8 <__sinit+0xc>
 8018fcc:	f7ff ffc4 	bl	8018f58 <global_stdio_init.part.0>
 8018fd0:	e7f2      	b.n	8018fb8 <__sinit+0xc>
 8018fd2:	bf00      	nop
 8018fd4:	08018f19 	.word	0x08018f19
 8018fd8:	24004a5c 	.word	0x24004a5c

08018fdc <_fwalk_sglue>:
 8018fdc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018fe0:	4607      	mov	r7, r0
 8018fe2:	4688      	mov	r8, r1
 8018fe4:	4614      	mov	r4, r2
 8018fe6:	2600      	movs	r6, #0
 8018fe8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8018fec:	f1b9 0901 	subs.w	r9, r9, #1
 8018ff0:	d505      	bpl.n	8018ffe <_fwalk_sglue+0x22>
 8018ff2:	6824      	ldr	r4, [r4, #0]
 8018ff4:	2c00      	cmp	r4, #0
 8018ff6:	d1f7      	bne.n	8018fe8 <_fwalk_sglue+0xc>
 8018ff8:	4630      	mov	r0, r6
 8018ffa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018ffe:	89ab      	ldrh	r3, [r5, #12]
 8019000:	2b01      	cmp	r3, #1
 8019002:	d907      	bls.n	8019014 <_fwalk_sglue+0x38>
 8019004:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8019008:	3301      	adds	r3, #1
 801900a:	d003      	beq.n	8019014 <_fwalk_sglue+0x38>
 801900c:	4629      	mov	r1, r5
 801900e:	4638      	mov	r0, r7
 8019010:	47c0      	blx	r8
 8019012:	4306      	orrs	r6, r0
 8019014:	3568      	adds	r5, #104	@ 0x68
 8019016:	e7e9      	b.n	8018fec <_fwalk_sglue+0x10>

08019018 <_puts_r>:
 8019018:	6a03      	ldr	r3, [r0, #32]
 801901a:	b570      	push	{r4, r5, r6, lr}
 801901c:	6884      	ldr	r4, [r0, #8]
 801901e:	4605      	mov	r5, r0
 8019020:	460e      	mov	r6, r1
 8019022:	b90b      	cbnz	r3, 8019028 <_puts_r+0x10>
 8019024:	f7ff ffc2 	bl	8018fac <__sinit>
 8019028:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801902a:	07db      	lsls	r3, r3, #31
 801902c:	d405      	bmi.n	801903a <_puts_r+0x22>
 801902e:	89a3      	ldrh	r3, [r4, #12]
 8019030:	0598      	lsls	r0, r3, #22
 8019032:	d402      	bmi.n	801903a <_puts_r+0x22>
 8019034:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8019036:	f000 f9ee 	bl	8019416 <__retarget_lock_acquire_recursive>
 801903a:	89a3      	ldrh	r3, [r4, #12]
 801903c:	0719      	lsls	r1, r3, #28
 801903e:	d502      	bpl.n	8019046 <_puts_r+0x2e>
 8019040:	6923      	ldr	r3, [r4, #16]
 8019042:	2b00      	cmp	r3, #0
 8019044:	d135      	bne.n	80190b2 <_puts_r+0x9a>
 8019046:	4621      	mov	r1, r4
 8019048:	4628      	mov	r0, r5
 801904a:	f000 f8fb 	bl	8019244 <__swsetup_r>
 801904e:	b380      	cbz	r0, 80190b2 <_puts_r+0x9a>
 8019050:	f04f 35ff 	mov.w	r5, #4294967295
 8019054:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8019056:	07da      	lsls	r2, r3, #31
 8019058:	d405      	bmi.n	8019066 <_puts_r+0x4e>
 801905a:	89a3      	ldrh	r3, [r4, #12]
 801905c:	059b      	lsls	r3, r3, #22
 801905e:	d402      	bmi.n	8019066 <_puts_r+0x4e>
 8019060:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8019062:	f000 f9d9 	bl	8019418 <__retarget_lock_release_recursive>
 8019066:	4628      	mov	r0, r5
 8019068:	bd70      	pop	{r4, r5, r6, pc}
 801906a:	2b00      	cmp	r3, #0
 801906c:	da04      	bge.n	8019078 <_puts_r+0x60>
 801906e:	69a2      	ldr	r2, [r4, #24]
 8019070:	429a      	cmp	r2, r3
 8019072:	dc17      	bgt.n	80190a4 <_puts_r+0x8c>
 8019074:	290a      	cmp	r1, #10
 8019076:	d015      	beq.n	80190a4 <_puts_r+0x8c>
 8019078:	6823      	ldr	r3, [r4, #0]
 801907a:	1c5a      	adds	r2, r3, #1
 801907c:	6022      	str	r2, [r4, #0]
 801907e:	7019      	strb	r1, [r3, #0]
 8019080:	68a3      	ldr	r3, [r4, #8]
 8019082:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8019086:	3b01      	subs	r3, #1
 8019088:	60a3      	str	r3, [r4, #8]
 801908a:	2900      	cmp	r1, #0
 801908c:	d1ed      	bne.n	801906a <_puts_r+0x52>
 801908e:	2b00      	cmp	r3, #0
 8019090:	da11      	bge.n	80190b6 <_puts_r+0x9e>
 8019092:	4622      	mov	r2, r4
 8019094:	210a      	movs	r1, #10
 8019096:	4628      	mov	r0, r5
 8019098:	f000 f895 	bl	80191c6 <__swbuf_r>
 801909c:	3001      	adds	r0, #1
 801909e:	d0d7      	beq.n	8019050 <_puts_r+0x38>
 80190a0:	250a      	movs	r5, #10
 80190a2:	e7d7      	b.n	8019054 <_puts_r+0x3c>
 80190a4:	4622      	mov	r2, r4
 80190a6:	4628      	mov	r0, r5
 80190a8:	f000 f88d 	bl	80191c6 <__swbuf_r>
 80190ac:	3001      	adds	r0, #1
 80190ae:	d1e7      	bne.n	8019080 <_puts_r+0x68>
 80190b0:	e7ce      	b.n	8019050 <_puts_r+0x38>
 80190b2:	3e01      	subs	r6, #1
 80190b4:	e7e4      	b.n	8019080 <_puts_r+0x68>
 80190b6:	6823      	ldr	r3, [r4, #0]
 80190b8:	1c5a      	adds	r2, r3, #1
 80190ba:	6022      	str	r2, [r4, #0]
 80190bc:	220a      	movs	r2, #10
 80190be:	701a      	strb	r2, [r3, #0]
 80190c0:	e7ee      	b.n	80190a0 <_puts_r+0x88>
	...

080190c4 <puts>:
 80190c4:	4b02      	ldr	r3, [pc, #8]	@ (80190d0 <puts+0xc>)
 80190c6:	4601      	mov	r1, r0
 80190c8:	6818      	ldr	r0, [r3, #0]
 80190ca:	f7ff bfa5 	b.w	8019018 <_puts_r>
 80190ce:	bf00      	nop
 80190d0:	24000110 	.word	0x24000110

080190d4 <sniprintf>:
 80190d4:	b40c      	push	{r2, r3}
 80190d6:	b530      	push	{r4, r5, lr}
 80190d8:	4b18      	ldr	r3, [pc, #96]	@ (801913c <sniprintf+0x68>)
 80190da:	1e0c      	subs	r4, r1, #0
 80190dc:	681d      	ldr	r5, [r3, #0]
 80190de:	b09d      	sub	sp, #116	@ 0x74
 80190e0:	da08      	bge.n	80190f4 <sniprintf+0x20>
 80190e2:	238b      	movs	r3, #139	@ 0x8b
 80190e4:	602b      	str	r3, [r5, #0]
 80190e6:	f04f 30ff 	mov.w	r0, #4294967295
 80190ea:	b01d      	add	sp, #116	@ 0x74
 80190ec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80190f0:	b002      	add	sp, #8
 80190f2:	4770      	bx	lr
 80190f4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80190f8:	f8ad 3014 	strh.w	r3, [sp, #20]
 80190fc:	f04f 0300 	mov.w	r3, #0
 8019100:	931b      	str	r3, [sp, #108]	@ 0x6c
 8019102:	bf14      	ite	ne
 8019104:	f104 33ff 	addne.w	r3, r4, #4294967295
 8019108:	4623      	moveq	r3, r4
 801910a:	9304      	str	r3, [sp, #16]
 801910c:	9307      	str	r3, [sp, #28]
 801910e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8019112:	9002      	str	r0, [sp, #8]
 8019114:	9006      	str	r0, [sp, #24]
 8019116:	f8ad 3016 	strh.w	r3, [sp, #22]
 801911a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801911c:	ab21      	add	r3, sp, #132	@ 0x84
 801911e:	a902      	add	r1, sp, #8
 8019120:	4628      	mov	r0, r5
 8019122:	9301      	str	r3, [sp, #4]
 8019124:	f000 fadc 	bl	80196e0 <_svfiprintf_r>
 8019128:	1c43      	adds	r3, r0, #1
 801912a:	bfbc      	itt	lt
 801912c:	238b      	movlt	r3, #139	@ 0x8b
 801912e:	602b      	strlt	r3, [r5, #0]
 8019130:	2c00      	cmp	r4, #0
 8019132:	d0da      	beq.n	80190ea <sniprintf+0x16>
 8019134:	9b02      	ldr	r3, [sp, #8]
 8019136:	2200      	movs	r2, #0
 8019138:	701a      	strb	r2, [r3, #0]
 801913a:	e7d6      	b.n	80190ea <sniprintf+0x16>
 801913c:	24000110 	.word	0x24000110

08019140 <__sread>:
 8019140:	b510      	push	{r4, lr}
 8019142:	460c      	mov	r4, r1
 8019144:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019148:	f000 f916 	bl	8019378 <_read_r>
 801914c:	2800      	cmp	r0, #0
 801914e:	bfab      	itete	ge
 8019150:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8019152:	89a3      	ldrhlt	r3, [r4, #12]
 8019154:	181b      	addge	r3, r3, r0
 8019156:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801915a:	bfac      	ite	ge
 801915c:	6563      	strge	r3, [r4, #84]	@ 0x54
 801915e:	81a3      	strhlt	r3, [r4, #12]
 8019160:	bd10      	pop	{r4, pc}

08019162 <__swrite>:
 8019162:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019166:	461f      	mov	r7, r3
 8019168:	898b      	ldrh	r3, [r1, #12]
 801916a:	05db      	lsls	r3, r3, #23
 801916c:	4605      	mov	r5, r0
 801916e:	460c      	mov	r4, r1
 8019170:	4616      	mov	r6, r2
 8019172:	d505      	bpl.n	8019180 <__swrite+0x1e>
 8019174:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019178:	2302      	movs	r3, #2
 801917a:	2200      	movs	r2, #0
 801917c:	f000 f8ea 	bl	8019354 <_lseek_r>
 8019180:	89a3      	ldrh	r3, [r4, #12]
 8019182:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8019186:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801918a:	81a3      	strh	r3, [r4, #12]
 801918c:	4632      	mov	r2, r6
 801918e:	463b      	mov	r3, r7
 8019190:	4628      	mov	r0, r5
 8019192:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019196:	f000 b901 	b.w	801939c <_write_r>

0801919a <__sseek>:
 801919a:	b510      	push	{r4, lr}
 801919c:	460c      	mov	r4, r1
 801919e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80191a2:	f000 f8d7 	bl	8019354 <_lseek_r>
 80191a6:	1c43      	adds	r3, r0, #1
 80191a8:	89a3      	ldrh	r3, [r4, #12]
 80191aa:	bf15      	itete	ne
 80191ac:	6560      	strne	r0, [r4, #84]	@ 0x54
 80191ae:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80191b2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80191b6:	81a3      	strheq	r3, [r4, #12]
 80191b8:	bf18      	it	ne
 80191ba:	81a3      	strhne	r3, [r4, #12]
 80191bc:	bd10      	pop	{r4, pc}

080191be <__sclose>:
 80191be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80191c2:	f000 b8b7 	b.w	8019334 <_close_r>

080191c6 <__swbuf_r>:
 80191c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80191c8:	460e      	mov	r6, r1
 80191ca:	4614      	mov	r4, r2
 80191cc:	4605      	mov	r5, r0
 80191ce:	b118      	cbz	r0, 80191d8 <__swbuf_r+0x12>
 80191d0:	6a03      	ldr	r3, [r0, #32]
 80191d2:	b90b      	cbnz	r3, 80191d8 <__swbuf_r+0x12>
 80191d4:	f7ff feea 	bl	8018fac <__sinit>
 80191d8:	69a3      	ldr	r3, [r4, #24]
 80191da:	60a3      	str	r3, [r4, #8]
 80191dc:	89a3      	ldrh	r3, [r4, #12]
 80191de:	071a      	lsls	r2, r3, #28
 80191e0:	d501      	bpl.n	80191e6 <__swbuf_r+0x20>
 80191e2:	6923      	ldr	r3, [r4, #16]
 80191e4:	b943      	cbnz	r3, 80191f8 <__swbuf_r+0x32>
 80191e6:	4621      	mov	r1, r4
 80191e8:	4628      	mov	r0, r5
 80191ea:	f000 f82b 	bl	8019244 <__swsetup_r>
 80191ee:	b118      	cbz	r0, 80191f8 <__swbuf_r+0x32>
 80191f0:	f04f 37ff 	mov.w	r7, #4294967295
 80191f4:	4638      	mov	r0, r7
 80191f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80191f8:	6823      	ldr	r3, [r4, #0]
 80191fa:	6922      	ldr	r2, [r4, #16]
 80191fc:	1a98      	subs	r0, r3, r2
 80191fe:	6963      	ldr	r3, [r4, #20]
 8019200:	b2f6      	uxtb	r6, r6
 8019202:	4283      	cmp	r3, r0
 8019204:	4637      	mov	r7, r6
 8019206:	dc05      	bgt.n	8019214 <__swbuf_r+0x4e>
 8019208:	4621      	mov	r1, r4
 801920a:	4628      	mov	r0, r5
 801920c:	f000 fd74 	bl	8019cf8 <_fflush_r>
 8019210:	2800      	cmp	r0, #0
 8019212:	d1ed      	bne.n	80191f0 <__swbuf_r+0x2a>
 8019214:	68a3      	ldr	r3, [r4, #8]
 8019216:	3b01      	subs	r3, #1
 8019218:	60a3      	str	r3, [r4, #8]
 801921a:	6823      	ldr	r3, [r4, #0]
 801921c:	1c5a      	adds	r2, r3, #1
 801921e:	6022      	str	r2, [r4, #0]
 8019220:	701e      	strb	r6, [r3, #0]
 8019222:	6962      	ldr	r2, [r4, #20]
 8019224:	1c43      	adds	r3, r0, #1
 8019226:	429a      	cmp	r2, r3
 8019228:	d004      	beq.n	8019234 <__swbuf_r+0x6e>
 801922a:	89a3      	ldrh	r3, [r4, #12]
 801922c:	07db      	lsls	r3, r3, #31
 801922e:	d5e1      	bpl.n	80191f4 <__swbuf_r+0x2e>
 8019230:	2e0a      	cmp	r6, #10
 8019232:	d1df      	bne.n	80191f4 <__swbuf_r+0x2e>
 8019234:	4621      	mov	r1, r4
 8019236:	4628      	mov	r0, r5
 8019238:	f000 fd5e 	bl	8019cf8 <_fflush_r>
 801923c:	2800      	cmp	r0, #0
 801923e:	d0d9      	beq.n	80191f4 <__swbuf_r+0x2e>
 8019240:	e7d6      	b.n	80191f0 <__swbuf_r+0x2a>
	...

08019244 <__swsetup_r>:
 8019244:	b538      	push	{r3, r4, r5, lr}
 8019246:	4b29      	ldr	r3, [pc, #164]	@ (80192ec <__swsetup_r+0xa8>)
 8019248:	4605      	mov	r5, r0
 801924a:	6818      	ldr	r0, [r3, #0]
 801924c:	460c      	mov	r4, r1
 801924e:	b118      	cbz	r0, 8019258 <__swsetup_r+0x14>
 8019250:	6a03      	ldr	r3, [r0, #32]
 8019252:	b90b      	cbnz	r3, 8019258 <__swsetup_r+0x14>
 8019254:	f7ff feaa 	bl	8018fac <__sinit>
 8019258:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801925c:	0719      	lsls	r1, r3, #28
 801925e:	d422      	bmi.n	80192a6 <__swsetup_r+0x62>
 8019260:	06da      	lsls	r2, r3, #27
 8019262:	d407      	bmi.n	8019274 <__swsetup_r+0x30>
 8019264:	2209      	movs	r2, #9
 8019266:	602a      	str	r2, [r5, #0]
 8019268:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801926c:	81a3      	strh	r3, [r4, #12]
 801926e:	f04f 30ff 	mov.w	r0, #4294967295
 8019272:	e033      	b.n	80192dc <__swsetup_r+0x98>
 8019274:	0758      	lsls	r0, r3, #29
 8019276:	d512      	bpl.n	801929e <__swsetup_r+0x5a>
 8019278:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801927a:	b141      	cbz	r1, 801928e <__swsetup_r+0x4a>
 801927c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8019280:	4299      	cmp	r1, r3
 8019282:	d002      	beq.n	801928a <__swsetup_r+0x46>
 8019284:	4628      	mov	r0, r5
 8019286:	f000 f8d7 	bl	8019438 <_free_r>
 801928a:	2300      	movs	r3, #0
 801928c:	6363      	str	r3, [r4, #52]	@ 0x34
 801928e:	89a3      	ldrh	r3, [r4, #12]
 8019290:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8019294:	81a3      	strh	r3, [r4, #12]
 8019296:	2300      	movs	r3, #0
 8019298:	6063      	str	r3, [r4, #4]
 801929a:	6923      	ldr	r3, [r4, #16]
 801929c:	6023      	str	r3, [r4, #0]
 801929e:	89a3      	ldrh	r3, [r4, #12]
 80192a0:	f043 0308 	orr.w	r3, r3, #8
 80192a4:	81a3      	strh	r3, [r4, #12]
 80192a6:	6923      	ldr	r3, [r4, #16]
 80192a8:	b94b      	cbnz	r3, 80192be <__swsetup_r+0x7a>
 80192aa:	89a3      	ldrh	r3, [r4, #12]
 80192ac:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80192b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80192b4:	d003      	beq.n	80192be <__swsetup_r+0x7a>
 80192b6:	4621      	mov	r1, r4
 80192b8:	4628      	mov	r0, r5
 80192ba:	f000 fd6b 	bl	8019d94 <__smakebuf_r>
 80192be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80192c2:	f013 0201 	ands.w	r2, r3, #1
 80192c6:	d00a      	beq.n	80192de <__swsetup_r+0x9a>
 80192c8:	2200      	movs	r2, #0
 80192ca:	60a2      	str	r2, [r4, #8]
 80192cc:	6962      	ldr	r2, [r4, #20]
 80192ce:	4252      	negs	r2, r2
 80192d0:	61a2      	str	r2, [r4, #24]
 80192d2:	6922      	ldr	r2, [r4, #16]
 80192d4:	b942      	cbnz	r2, 80192e8 <__swsetup_r+0xa4>
 80192d6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80192da:	d1c5      	bne.n	8019268 <__swsetup_r+0x24>
 80192dc:	bd38      	pop	{r3, r4, r5, pc}
 80192de:	0799      	lsls	r1, r3, #30
 80192e0:	bf58      	it	pl
 80192e2:	6962      	ldrpl	r2, [r4, #20]
 80192e4:	60a2      	str	r2, [r4, #8]
 80192e6:	e7f4      	b.n	80192d2 <__swsetup_r+0x8e>
 80192e8:	2000      	movs	r0, #0
 80192ea:	e7f7      	b.n	80192dc <__swsetup_r+0x98>
 80192ec:	24000110 	.word	0x24000110

080192f0 <memmove>:
 80192f0:	4288      	cmp	r0, r1
 80192f2:	b510      	push	{r4, lr}
 80192f4:	eb01 0402 	add.w	r4, r1, r2
 80192f8:	d902      	bls.n	8019300 <memmove+0x10>
 80192fa:	4284      	cmp	r4, r0
 80192fc:	4623      	mov	r3, r4
 80192fe:	d807      	bhi.n	8019310 <memmove+0x20>
 8019300:	1e43      	subs	r3, r0, #1
 8019302:	42a1      	cmp	r1, r4
 8019304:	d008      	beq.n	8019318 <memmove+0x28>
 8019306:	f811 2b01 	ldrb.w	r2, [r1], #1
 801930a:	f803 2f01 	strb.w	r2, [r3, #1]!
 801930e:	e7f8      	b.n	8019302 <memmove+0x12>
 8019310:	4402      	add	r2, r0
 8019312:	4601      	mov	r1, r0
 8019314:	428a      	cmp	r2, r1
 8019316:	d100      	bne.n	801931a <memmove+0x2a>
 8019318:	bd10      	pop	{r4, pc}
 801931a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801931e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8019322:	e7f7      	b.n	8019314 <memmove+0x24>

08019324 <memset>:
 8019324:	4402      	add	r2, r0
 8019326:	4603      	mov	r3, r0
 8019328:	4293      	cmp	r3, r2
 801932a:	d100      	bne.n	801932e <memset+0xa>
 801932c:	4770      	bx	lr
 801932e:	f803 1b01 	strb.w	r1, [r3], #1
 8019332:	e7f9      	b.n	8019328 <memset+0x4>

08019334 <_close_r>:
 8019334:	b538      	push	{r3, r4, r5, lr}
 8019336:	4d06      	ldr	r5, [pc, #24]	@ (8019350 <_close_r+0x1c>)
 8019338:	2300      	movs	r3, #0
 801933a:	4604      	mov	r4, r0
 801933c:	4608      	mov	r0, r1
 801933e:	602b      	str	r3, [r5, #0]
 8019340:	f7e8 f9fb 	bl	800173a <_close>
 8019344:	1c43      	adds	r3, r0, #1
 8019346:	d102      	bne.n	801934e <_close_r+0x1a>
 8019348:	682b      	ldr	r3, [r5, #0]
 801934a:	b103      	cbz	r3, 801934e <_close_r+0x1a>
 801934c:	6023      	str	r3, [r4, #0]
 801934e:	bd38      	pop	{r3, r4, r5, pc}
 8019350:	24004a60 	.word	0x24004a60

08019354 <_lseek_r>:
 8019354:	b538      	push	{r3, r4, r5, lr}
 8019356:	4d07      	ldr	r5, [pc, #28]	@ (8019374 <_lseek_r+0x20>)
 8019358:	4604      	mov	r4, r0
 801935a:	4608      	mov	r0, r1
 801935c:	4611      	mov	r1, r2
 801935e:	2200      	movs	r2, #0
 8019360:	602a      	str	r2, [r5, #0]
 8019362:	461a      	mov	r2, r3
 8019364:	f7e8 fa10 	bl	8001788 <_lseek>
 8019368:	1c43      	adds	r3, r0, #1
 801936a:	d102      	bne.n	8019372 <_lseek_r+0x1e>
 801936c:	682b      	ldr	r3, [r5, #0]
 801936e:	b103      	cbz	r3, 8019372 <_lseek_r+0x1e>
 8019370:	6023      	str	r3, [r4, #0]
 8019372:	bd38      	pop	{r3, r4, r5, pc}
 8019374:	24004a60 	.word	0x24004a60

08019378 <_read_r>:
 8019378:	b538      	push	{r3, r4, r5, lr}
 801937a:	4d07      	ldr	r5, [pc, #28]	@ (8019398 <_read_r+0x20>)
 801937c:	4604      	mov	r4, r0
 801937e:	4608      	mov	r0, r1
 8019380:	4611      	mov	r1, r2
 8019382:	2200      	movs	r2, #0
 8019384:	602a      	str	r2, [r5, #0]
 8019386:	461a      	mov	r2, r3
 8019388:	f7e8 f9ba 	bl	8001700 <_read>
 801938c:	1c43      	adds	r3, r0, #1
 801938e:	d102      	bne.n	8019396 <_read_r+0x1e>
 8019390:	682b      	ldr	r3, [r5, #0]
 8019392:	b103      	cbz	r3, 8019396 <_read_r+0x1e>
 8019394:	6023      	str	r3, [r4, #0]
 8019396:	bd38      	pop	{r3, r4, r5, pc}
 8019398:	24004a60 	.word	0x24004a60

0801939c <_write_r>:
 801939c:	b538      	push	{r3, r4, r5, lr}
 801939e:	4d07      	ldr	r5, [pc, #28]	@ (80193bc <_write_r+0x20>)
 80193a0:	4604      	mov	r4, r0
 80193a2:	4608      	mov	r0, r1
 80193a4:	4611      	mov	r1, r2
 80193a6:	2200      	movs	r2, #0
 80193a8:	602a      	str	r2, [r5, #0]
 80193aa:	461a      	mov	r2, r3
 80193ac:	f7e8 fee8 	bl	8002180 <_write>
 80193b0:	1c43      	adds	r3, r0, #1
 80193b2:	d102      	bne.n	80193ba <_write_r+0x1e>
 80193b4:	682b      	ldr	r3, [r5, #0]
 80193b6:	b103      	cbz	r3, 80193ba <_write_r+0x1e>
 80193b8:	6023      	str	r3, [r4, #0]
 80193ba:	bd38      	pop	{r3, r4, r5, pc}
 80193bc:	24004a60 	.word	0x24004a60

080193c0 <__errno>:
 80193c0:	4b01      	ldr	r3, [pc, #4]	@ (80193c8 <__errno+0x8>)
 80193c2:	6818      	ldr	r0, [r3, #0]
 80193c4:	4770      	bx	lr
 80193c6:	bf00      	nop
 80193c8:	24000110 	.word	0x24000110

080193cc <__libc_init_array>:
 80193cc:	b570      	push	{r4, r5, r6, lr}
 80193ce:	4d0d      	ldr	r5, [pc, #52]	@ (8019404 <__libc_init_array+0x38>)
 80193d0:	4c0d      	ldr	r4, [pc, #52]	@ (8019408 <__libc_init_array+0x3c>)
 80193d2:	1b64      	subs	r4, r4, r5
 80193d4:	10a4      	asrs	r4, r4, #2
 80193d6:	2600      	movs	r6, #0
 80193d8:	42a6      	cmp	r6, r4
 80193da:	d109      	bne.n	80193f0 <__libc_init_array+0x24>
 80193dc:	4d0b      	ldr	r5, [pc, #44]	@ (801940c <__libc_init_array+0x40>)
 80193de:	4c0c      	ldr	r4, [pc, #48]	@ (8019410 <__libc_init_array+0x44>)
 80193e0:	f000 fd7c 	bl	8019edc <_init>
 80193e4:	1b64      	subs	r4, r4, r5
 80193e6:	10a4      	asrs	r4, r4, #2
 80193e8:	2600      	movs	r6, #0
 80193ea:	42a6      	cmp	r6, r4
 80193ec:	d105      	bne.n	80193fa <__libc_init_array+0x2e>
 80193ee:	bd70      	pop	{r4, r5, r6, pc}
 80193f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80193f4:	4798      	blx	r3
 80193f6:	3601      	adds	r6, #1
 80193f8:	e7ee      	b.n	80193d8 <__libc_init_array+0xc>
 80193fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80193fe:	4798      	blx	r3
 8019400:	3601      	adds	r6, #1
 8019402:	e7f2      	b.n	80193ea <__libc_init_array+0x1e>
 8019404:	0802dc8c 	.word	0x0802dc8c
 8019408:	0802dc8c 	.word	0x0802dc8c
 801940c:	0802dc8c 	.word	0x0802dc8c
 8019410:	0802dc94 	.word	0x0802dc94

08019414 <__retarget_lock_init_recursive>:
 8019414:	4770      	bx	lr

08019416 <__retarget_lock_acquire_recursive>:
 8019416:	4770      	bx	lr

08019418 <__retarget_lock_release_recursive>:
 8019418:	4770      	bx	lr

0801941a <memcpy>:
 801941a:	440a      	add	r2, r1
 801941c:	4291      	cmp	r1, r2
 801941e:	f100 33ff 	add.w	r3, r0, #4294967295
 8019422:	d100      	bne.n	8019426 <memcpy+0xc>
 8019424:	4770      	bx	lr
 8019426:	b510      	push	{r4, lr}
 8019428:	f811 4b01 	ldrb.w	r4, [r1], #1
 801942c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8019430:	4291      	cmp	r1, r2
 8019432:	d1f9      	bne.n	8019428 <memcpy+0xe>
 8019434:	bd10      	pop	{r4, pc}
	...

08019438 <_free_r>:
 8019438:	b538      	push	{r3, r4, r5, lr}
 801943a:	4605      	mov	r5, r0
 801943c:	2900      	cmp	r1, #0
 801943e:	d041      	beq.n	80194c4 <_free_r+0x8c>
 8019440:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8019444:	1f0c      	subs	r4, r1, #4
 8019446:	2b00      	cmp	r3, #0
 8019448:	bfb8      	it	lt
 801944a:	18e4      	addlt	r4, r4, r3
 801944c:	f000 f8e0 	bl	8019610 <__malloc_lock>
 8019450:	4a1d      	ldr	r2, [pc, #116]	@ (80194c8 <_free_r+0x90>)
 8019452:	6813      	ldr	r3, [r2, #0]
 8019454:	b933      	cbnz	r3, 8019464 <_free_r+0x2c>
 8019456:	6063      	str	r3, [r4, #4]
 8019458:	6014      	str	r4, [r2, #0]
 801945a:	4628      	mov	r0, r5
 801945c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8019460:	f000 b8dc 	b.w	801961c <__malloc_unlock>
 8019464:	42a3      	cmp	r3, r4
 8019466:	d908      	bls.n	801947a <_free_r+0x42>
 8019468:	6820      	ldr	r0, [r4, #0]
 801946a:	1821      	adds	r1, r4, r0
 801946c:	428b      	cmp	r3, r1
 801946e:	bf01      	itttt	eq
 8019470:	6819      	ldreq	r1, [r3, #0]
 8019472:	685b      	ldreq	r3, [r3, #4]
 8019474:	1809      	addeq	r1, r1, r0
 8019476:	6021      	streq	r1, [r4, #0]
 8019478:	e7ed      	b.n	8019456 <_free_r+0x1e>
 801947a:	461a      	mov	r2, r3
 801947c:	685b      	ldr	r3, [r3, #4]
 801947e:	b10b      	cbz	r3, 8019484 <_free_r+0x4c>
 8019480:	42a3      	cmp	r3, r4
 8019482:	d9fa      	bls.n	801947a <_free_r+0x42>
 8019484:	6811      	ldr	r1, [r2, #0]
 8019486:	1850      	adds	r0, r2, r1
 8019488:	42a0      	cmp	r0, r4
 801948a:	d10b      	bne.n	80194a4 <_free_r+0x6c>
 801948c:	6820      	ldr	r0, [r4, #0]
 801948e:	4401      	add	r1, r0
 8019490:	1850      	adds	r0, r2, r1
 8019492:	4283      	cmp	r3, r0
 8019494:	6011      	str	r1, [r2, #0]
 8019496:	d1e0      	bne.n	801945a <_free_r+0x22>
 8019498:	6818      	ldr	r0, [r3, #0]
 801949a:	685b      	ldr	r3, [r3, #4]
 801949c:	6053      	str	r3, [r2, #4]
 801949e:	4408      	add	r0, r1
 80194a0:	6010      	str	r0, [r2, #0]
 80194a2:	e7da      	b.n	801945a <_free_r+0x22>
 80194a4:	d902      	bls.n	80194ac <_free_r+0x74>
 80194a6:	230c      	movs	r3, #12
 80194a8:	602b      	str	r3, [r5, #0]
 80194aa:	e7d6      	b.n	801945a <_free_r+0x22>
 80194ac:	6820      	ldr	r0, [r4, #0]
 80194ae:	1821      	adds	r1, r4, r0
 80194b0:	428b      	cmp	r3, r1
 80194b2:	bf04      	itt	eq
 80194b4:	6819      	ldreq	r1, [r3, #0]
 80194b6:	685b      	ldreq	r3, [r3, #4]
 80194b8:	6063      	str	r3, [r4, #4]
 80194ba:	bf04      	itt	eq
 80194bc:	1809      	addeq	r1, r1, r0
 80194be:	6021      	streq	r1, [r4, #0]
 80194c0:	6054      	str	r4, [r2, #4]
 80194c2:	e7ca      	b.n	801945a <_free_r+0x22>
 80194c4:	bd38      	pop	{r3, r4, r5, pc}
 80194c6:	bf00      	nop
 80194c8:	24004a6c 	.word	0x24004a6c

080194cc <sbrk_aligned>:
 80194cc:	b570      	push	{r4, r5, r6, lr}
 80194ce:	4e0f      	ldr	r6, [pc, #60]	@ (801950c <sbrk_aligned+0x40>)
 80194d0:	460c      	mov	r4, r1
 80194d2:	6831      	ldr	r1, [r6, #0]
 80194d4:	4605      	mov	r5, r0
 80194d6:	b911      	cbnz	r1, 80194de <sbrk_aligned+0x12>
 80194d8:	f000 fcba 	bl	8019e50 <_sbrk_r>
 80194dc:	6030      	str	r0, [r6, #0]
 80194de:	4621      	mov	r1, r4
 80194e0:	4628      	mov	r0, r5
 80194e2:	f000 fcb5 	bl	8019e50 <_sbrk_r>
 80194e6:	1c43      	adds	r3, r0, #1
 80194e8:	d103      	bne.n	80194f2 <sbrk_aligned+0x26>
 80194ea:	f04f 34ff 	mov.w	r4, #4294967295
 80194ee:	4620      	mov	r0, r4
 80194f0:	bd70      	pop	{r4, r5, r6, pc}
 80194f2:	1cc4      	adds	r4, r0, #3
 80194f4:	f024 0403 	bic.w	r4, r4, #3
 80194f8:	42a0      	cmp	r0, r4
 80194fa:	d0f8      	beq.n	80194ee <sbrk_aligned+0x22>
 80194fc:	1a21      	subs	r1, r4, r0
 80194fe:	4628      	mov	r0, r5
 8019500:	f000 fca6 	bl	8019e50 <_sbrk_r>
 8019504:	3001      	adds	r0, #1
 8019506:	d1f2      	bne.n	80194ee <sbrk_aligned+0x22>
 8019508:	e7ef      	b.n	80194ea <sbrk_aligned+0x1e>
 801950a:	bf00      	nop
 801950c:	24004a68 	.word	0x24004a68

08019510 <_malloc_r>:
 8019510:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019514:	1ccd      	adds	r5, r1, #3
 8019516:	f025 0503 	bic.w	r5, r5, #3
 801951a:	3508      	adds	r5, #8
 801951c:	2d0c      	cmp	r5, #12
 801951e:	bf38      	it	cc
 8019520:	250c      	movcc	r5, #12
 8019522:	2d00      	cmp	r5, #0
 8019524:	4606      	mov	r6, r0
 8019526:	db01      	blt.n	801952c <_malloc_r+0x1c>
 8019528:	42a9      	cmp	r1, r5
 801952a:	d904      	bls.n	8019536 <_malloc_r+0x26>
 801952c:	230c      	movs	r3, #12
 801952e:	6033      	str	r3, [r6, #0]
 8019530:	2000      	movs	r0, #0
 8019532:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019536:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801960c <_malloc_r+0xfc>
 801953a:	f000 f869 	bl	8019610 <__malloc_lock>
 801953e:	f8d8 3000 	ldr.w	r3, [r8]
 8019542:	461c      	mov	r4, r3
 8019544:	bb44      	cbnz	r4, 8019598 <_malloc_r+0x88>
 8019546:	4629      	mov	r1, r5
 8019548:	4630      	mov	r0, r6
 801954a:	f7ff ffbf 	bl	80194cc <sbrk_aligned>
 801954e:	1c43      	adds	r3, r0, #1
 8019550:	4604      	mov	r4, r0
 8019552:	d158      	bne.n	8019606 <_malloc_r+0xf6>
 8019554:	f8d8 4000 	ldr.w	r4, [r8]
 8019558:	4627      	mov	r7, r4
 801955a:	2f00      	cmp	r7, #0
 801955c:	d143      	bne.n	80195e6 <_malloc_r+0xd6>
 801955e:	2c00      	cmp	r4, #0
 8019560:	d04b      	beq.n	80195fa <_malloc_r+0xea>
 8019562:	6823      	ldr	r3, [r4, #0]
 8019564:	4639      	mov	r1, r7
 8019566:	4630      	mov	r0, r6
 8019568:	eb04 0903 	add.w	r9, r4, r3
 801956c:	f000 fc70 	bl	8019e50 <_sbrk_r>
 8019570:	4581      	cmp	r9, r0
 8019572:	d142      	bne.n	80195fa <_malloc_r+0xea>
 8019574:	6821      	ldr	r1, [r4, #0]
 8019576:	1a6d      	subs	r5, r5, r1
 8019578:	4629      	mov	r1, r5
 801957a:	4630      	mov	r0, r6
 801957c:	f7ff ffa6 	bl	80194cc <sbrk_aligned>
 8019580:	3001      	adds	r0, #1
 8019582:	d03a      	beq.n	80195fa <_malloc_r+0xea>
 8019584:	6823      	ldr	r3, [r4, #0]
 8019586:	442b      	add	r3, r5
 8019588:	6023      	str	r3, [r4, #0]
 801958a:	f8d8 3000 	ldr.w	r3, [r8]
 801958e:	685a      	ldr	r2, [r3, #4]
 8019590:	bb62      	cbnz	r2, 80195ec <_malloc_r+0xdc>
 8019592:	f8c8 7000 	str.w	r7, [r8]
 8019596:	e00f      	b.n	80195b8 <_malloc_r+0xa8>
 8019598:	6822      	ldr	r2, [r4, #0]
 801959a:	1b52      	subs	r2, r2, r5
 801959c:	d420      	bmi.n	80195e0 <_malloc_r+0xd0>
 801959e:	2a0b      	cmp	r2, #11
 80195a0:	d917      	bls.n	80195d2 <_malloc_r+0xc2>
 80195a2:	1961      	adds	r1, r4, r5
 80195a4:	42a3      	cmp	r3, r4
 80195a6:	6025      	str	r5, [r4, #0]
 80195a8:	bf18      	it	ne
 80195aa:	6059      	strne	r1, [r3, #4]
 80195ac:	6863      	ldr	r3, [r4, #4]
 80195ae:	bf08      	it	eq
 80195b0:	f8c8 1000 	streq.w	r1, [r8]
 80195b4:	5162      	str	r2, [r4, r5]
 80195b6:	604b      	str	r3, [r1, #4]
 80195b8:	4630      	mov	r0, r6
 80195ba:	f000 f82f 	bl	801961c <__malloc_unlock>
 80195be:	f104 000b 	add.w	r0, r4, #11
 80195c2:	1d23      	adds	r3, r4, #4
 80195c4:	f020 0007 	bic.w	r0, r0, #7
 80195c8:	1ac2      	subs	r2, r0, r3
 80195ca:	bf1c      	itt	ne
 80195cc:	1a1b      	subne	r3, r3, r0
 80195ce:	50a3      	strne	r3, [r4, r2]
 80195d0:	e7af      	b.n	8019532 <_malloc_r+0x22>
 80195d2:	6862      	ldr	r2, [r4, #4]
 80195d4:	42a3      	cmp	r3, r4
 80195d6:	bf0c      	ite	eq
 80195d8:	f8c8 2000 	streq.w	r2, [r8]
 80195dc:	605a      	strne	r2, [r3, #4]
 80195de:	e7eb      	b.n	80195b8 <_malloc_r+0xa8>
 80195e0:	4623      	mov	r3, r4
 80195e2:	6864      	ldr	r4, [r4, #4]
 80195e4:	e7ae      	b.n	8019544 <_malloc_r+0x34>
 80195e6:	463c      	mov	r4, r7
 80195e8:	687f      	ldr	r7, [r7, #4]
 80195ea:	e7b6      	b.n	801955a <_malloc_r+0x4a>
 80195ec:	461a      	mov	r2, r3
 80195ee:	685b      	ldr	r3, [r3, #4]
 80195f0:	42a3      	cmp	r3, r4
 80195f2:	d1fb      	bne.n	80195ec <_malloc_r+0xdc>
 80195f4:	2300      	movs	r3, #0
 80195f6:	6053      	str	r3, [r2, #4]
 80195f8:	e7de      	b.n	80195b8 <_malloc_r+0xa8>
 80195fa:	230c      	movs	r3, #12
 80195fc:	6033      	str	r3, [r6, #0]
 80195fe:	4630      	mov	r0, r6
 8019600:	f000 f80c 	bl	801961c <__malloc_unlock>
 8019604:	e794      	b.n	8019530 <_malloc_r+0x20>
 8019606:	6005      	str	r5, [r0, #0]
 8019608:	e7d6      	b.n	80195b8 <_malloc_r+0xa8>
 801960a:	bf00      	nop
 801960c:	24004a6c 	.word	0x24004a6c

08019610 <__malloc_lock>:
 8019610:	4801      	ldr	r0, [pc, #4]	@ (8019618 <__malloc_lock+0x8>)
 8019612:	f7ff bf00 	b.w	8019416 <__retarget_lock_acquire_recursive>
 8019616:	bf00      	nop
 8019618:	24004a64 	.word	0x24004a64

0801961c <__malloc_unlock>:
 801961c:	4801      	ldr	r0, [pc, #4]	@ (8019624 <__malloc_unlock+0x8>)
 801961e:	f7ff befb 	b.w	8019418 <__retarget_lock_release_recursive>
 8019622:	bf00      	nop
 8019624:	24004a64 	.word	0x24004a64

08019628 <__ssputs_r>:
 8019628:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801962c:	688e      	ldr	r6, [r1, #8]
 801962e:	461f      	mov	r7, r3
 8019630:	42be      	cmp	r6, r7
 8019632:	680b      	ldr	r3, [r1, #0]
 8019634:	4682      	mov	sl, r0
 8019636:	460c      	mov	r4, r1
 8019638:	4690      	mov	r8, r2
 801963a:	d82d      	bhi.n	8019698 <__ssputs_r+0x70>
 801963c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8019640:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8019644:	d026      	beq.n	8019694 <__ssputs_r+0x6c>
 8019646:	6965      	ldr	r5, [r4, #20]
 8019648:	6909      	ldr	r1, [r1, #16]
 801964a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801964e:	eba3 0901 	sub.w	r9, r3, r1
 8019652:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8019656:	1c7b      	adds	r3, r7, #1
 8019658:	444b      	add	r3, r9
 801965a:	106d      	asrs	r5, r5, #1
 801965c:	429d      	cmp	r5, r3
 801965e:	bf38      	it	cc
 8019660:	461d      	movcc	r5, r3
 8019662:	0553      	lsls	r3, r2, #21
 8019664:	d527      	bpl.n	80196b6 <__ssputs_r+0x8e>
 8019666:	4629      	mov	r1, r5
 8019668:	f7ff ff52 	bl	8019510 <_malloc_r>
 801966c:	4606      	mov	r6, r0
 801966e:	b360      	cbz	r0, 80196ca <__ssputs_r+0xa2>
 8019670:	6921      	ldr	r1, [r4, #16]
 8019672:	464a      	mov	r2, r9
 8019674:	f7ff fed1 	bl	801941a <memcpy>
 8019678:	89a3      	ldrh	r3, [r4, #12]
 801967a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801967e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8019682:	81a3      	strh	r3, [r4, #12]
 8019684:	6126      	str	r6, [r4, #16]
 8019686:	6165      	str	r5, [r4, #20]
 8019688:	444e      	add	r6, r9
 801968a:	eba5 0509 	sub.w	r5, r5, r9
 801968e:	6026      	str	r6, [r4, #0]
 8019690:	60a5      	str	r5, [r4, #8]
 8019692:	463e      	mov	r6, r7
 8019694:	42be      	cmp	r6, r7
 8019696:	d900      	bls.n	801969a <__ssputs_r+0x72>
 8019698:	463e      	mov	r6, r7
 801969a:	6820      	ldr	r0, [r4, #0]
 801969c:	4632      	mov	r2, r6
 801969e:	4641      	mov	r1, r8
 80196a0:	f7ff fe26 	bl	80192f0 <memmove>
 80196a4:	68a3      	ldr	r3, [r4, #8]
 80196a6:	1b9b      	subs	r3, r3, r6
 80196a8:	60a3      	str	r3, [r4, #8]
 80196aa:	6823      	ldr	r3, [r4, #0]
 80196ac:	4433      	add	r3, r6
 80196ae:	6023      	str	r3, [r4, #0]
 80196b0:	2000      	movs	r0, #0
 80196b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80196b6:	462a      	mov	r2, r5
 80196b8:	f000 fbda 	bl	8019e70 <_realloc_r>
 80196bc:	4606      	mov	r6, r0
 80196be:	2800      	cmp	r0, #0
 80196c0:	d1e0      	bne.n	8019684 <__ssputs_r+0x5c>
 80196c2:	6921      	ldr	r1, [r4, #16]
 80196c4:	4650      	mov	r0, sl
 80196c6:	f7ff feb7 	bl	8019438 <_free_r>
 80196ca:	230c      	movs	r3, #12
 80196cc:	f8ca 3000 	str.w	r3, [sl]
 80196d0:	89a3      	ldrh	r3, [r4, #12]
 80196d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80196d6:	81a3      	strh	r3, [r4, #12]
 80196d8:	f04f 30ff 	mov.w	r0, #4294967295
 80196dc:	e7e9      	b.n	80196b2 <__ssputs_r+0x8a>
	...

080196e0 <_svfiprintf_r>:
 80196e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80196e4:	4698      	mov	r8, r3
 80196e6:	898b      	ldrh	r3, [r1, #12]
 80196e8:	061b      	lsls	r3, r3, #24
 80196ea:	b09d      	sub	sp, #116	@ 0x74
 80196ec:	4607      	mov	r7, r0
 80196ee:	460d      	mov	r5, r1
 80196f0:	4614      	mov	r4, r2
 80196f2:	d510      	bpl.n	8019716 <_svfiprintf_r+0x36>
 80196f4:	690b      	ldr	r3, [r1, #16]
 80196f6:	b973      	cbnz	r3, 8019716 <_svfiprintf_r+0x36>
 80196f8:	2140      	movs	r1, #64	@ 0x40
 80196fa:	f7ff ff09 	bl	8019510 <_malloc_r>
 80196fe:	6028      	str	r0, [r5, #0]
 8019700:	6128      	str	r0, [r5, #16]
 8019702:	b930      	cbnz	r0, 8019712 <_svfiprintf_r+0x32>
 8019704:	230c      	movs	r3, #12
 8019706:	603b      	str	r3, [r7, #0]
 8019708:	f04f 30ff 	mov.w	r0, #4294967295
 801970c:	b01d      	add	sp, #116	@ 0x74
 801970e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019712:	2340      	movs	r3, #64	@ 0x40
 8019714:	616b      	str	r3, [r5, #20]
 8019716:	2300      	movs	r3, #0
 8019718:	9309      	str	r3, [sp, #36]	@ 0x24
 801971a:	2320      	movs	r3, #32
 801971c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8019720:	f8cd 800c 	str.w	r8, [sp, #12]
 8019724:	2330      	movs	r3, #48	@ 0x30
 8019726:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80198c4 <_svfiprintf_r+0x1e4>
 801972a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801972e:	f04f 0901 	mov.w	r9, #1
 8019732:	4623      	mov	r3, r4
 8019734:	469a      	mov	sl, r3
 8019736:	f813 2b01 	ldrb.w	r2, [r3], #1
 801973a:	b10a      	cbz	r2, 8019740 <_svfiprintf_r+0x60>
 801973c:	2a25      	cmp	r2, #37	@ 0x25
 801973e:	d1f9      	bne.n	8019734 <_svfiprintf_r+0x54>
 8019740:	ebba 0b04 	subs.w	fp, sl, r4
 8019744:	d00b      	beq.n	801975e <_svfiprintf_r+0x7e>
 8019746:	465b      	mov	r3, fp
 8019748:	4622      	mov	r2, r4
 801974a:	4629      	mov	r1, r5
 801974c:	4638      	mov	r0, r7
 801974e:	f7ff ff6b 	bl	8019628 <__ssputs_r>
 8019752:	3001      	adds	r0, #1
 8019754:	f000 80a7 	beq.w	80198a6 <_svfiprintf_r+0x1c6>
 8019758:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801975a:	445a      	add	r2, fp
 801975c:	9209      	str	r2, [sp, #36]	@ 0x24
 801975e:	f89a 3000 	ldrb.w	r3, [sl]
 8019762:	2b00      	cmp	r3, #0
 8019764:	f000 809f 	beq.w	80198a6 <_svfiprintf_r+0x1c6>
 8019768:	2300      	movs	r3, #0
 801976a:	f04f 32ff 	mov.w	r2, #4294967295
 801976e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8019772:	f10a 0a01 	add.w	sl, sl, #1
 8019776:	9304      	str	r3, [sp, #16]
 8019778:	9307      	str	r3, [sp, #28]
 801977a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801977e:	931a      	str	r3, [sp, #104]	@ 0x68
 8019780:	4654      	mov	r4, sl
 8019782:	2205      	movs	r2, #5
 8019784:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019788:	484e      	ldr	r0, [pc, #312]	@ (80198c4 <_svfiprintf_r+0x1e4>)
 801978a:	f7e6 fe29 	bl	80003e0 <memchr>
 801978e:	9a04      	ldr	r2, [sp, #16]
 8019790:	b9d8      	cbnz	r0, 80197ca <_svfiprintf_r+0xea>
 8019792:	06d0      	lsls	r0, r2, #27
 8019794:	bf44      	itt	mi
 8019796:	2320      	movmi	r3, #32
 8019798:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801979c:	0711      	lsls	r1, r2, #28
 801979e:	bf44      	itt	mi
 80197a0:	232b      	movmi	r3, #43	@ 0x2b
 80197a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80197a6:	f89a 3000 	ldrb.w	r3, [sl]
 80197aa:	2b2a      	cmp	r3, #42	@ 0x2a
 80197ac:	d015      	beq.n	80197da <_svfiprintf_r+0xfa>
 80197ae:	9a07      	ldr	r2, [sp, #28]
 80197b0:	4654      	mov	r4, sl
 80197b2:	2000      	movs	r0, #0
 80197b4:	f04f 0c0a 	mov.w	ip, #10
 80197b8:	4621      	mov	r1, r4
 80197ba:	f811 3b01 	ldrb.w	r3, [r1], #1
 80197be:	3b30      	subs	r3, #48	@ 0x30
 80197c0:	2b09      	cmp	r3, #9
 80197c2:	d94b      	bls.n	801985c <_svfiprintf_r+0x17c>
 80197c4:	b1b0      	cbz	r0, 80197f4 <_svfiprintf_r+0x114>
 80197c6:	9207      	str	r2, [sp, #28]
 80197c8:	e014      	b.n	80197f4 <_svfiprintf_r+0x114>
 80197ca:	eba0 0308 	sub.w	r3, r0, r8
 80197ce:	fa09 f303 	lsl.w	r3, r9, r3
 80197d2:	4313      	orrs	r3, r2
 80197d4:	9304      	str	r3, [sp, #16]
 80197d6:	46a2      	mov	sl, r4
 80197d8:	e7d2      	b.n	8019780 <_svfiprintf_r+0xa0>
 80197da:	9b03      	ldr	r3, [sp, #12]
 80197dc:	1d19      	adds	r1, r3, #4
 80197de:	681b      	ldr	r3, [r3, #0]
 80197e0:	9103      	str	r1, [sp, #12]
 80197e2:	2b00      	cmp	r3, #0
 80197e4:	bfbb      	ittet	lt
 80197e6:	425b      	neglt	r3, r3
 80197e8:	f042 0202 	orrlt.w	r2, r2, #2
 80197ec:	9307      	strge	r3, [sp, #28]
 80197ee:	9307      	strlt	r3, [sp, #28]
 80197f0:	bfb8      	it	lt
 80197f2:	9204      	strlt	r2, [sp, #16]
 80197f4:	7823      	ldrb	r3, [r4, #0]
 80197f6:	2b2e      	cmp	r3, #46	@ 0x2e
 80197f8:	d10a      	bne.n	8019810 <_svfiprintf_r+0x130>
 80197fa:	7863      	ldrb	r3, [r4, #1]
 80197fc:	2b2a      	cmp	r3, #42	@ 0x2a
 80197fe:	d132      	bne.n	8019866 <_svfiprintf_r+0x186>
 8019800:	9b03      	ldr	r3, [sp, #12]
 8019802:	1d1a      	adds	r2, r3, #4
 8019804:	681b      	ldr	r3, [r3, #0]
 8019806:	9203      	str	r2, [sp, #12]
 8019808:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801980c:	3402      	adds	r4, #2
 801980e:	9305      	str	r3, [sp, #20]
 8019810:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80198d4 <_svfiprintf_r+0x1f4>
 8019814:	7821      	ldrb	r1, [r4, #0]
 8019816:	2203      	movs	r2, #3
 8019818:	4650      	mov	r0, sl
 801981a:	f7e6 fde1 	bl	80003e0 <memchr>
 801981e:	b138      	cbz	r0, 8019830 <_svfiprintf_r+0x150>
 8019820:	9b04      	ldr	r3, [sp, #16]
 8019822:	eba0 000a 	sub.w	r0, r0, sl
 8019826:	2240      	movs	r2, #64	@ 0x40
 8019828:	4082      	lsls	r2, r0
 801982a:	4313      	orrs	r3, r2
 801982c:	3401      	adds	r4, #1
 801982e:	9304      	str	r3, [sp, #16]
 8019830:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019834:	4824      	ldr	r0, [pc, #144]	@ (80198c8 <_svfiprintf_r+0x1e8>)
 8019836:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801983a:	2206      	movs	r2, #6
 801983c:	f7e6 fdd0 	bl	80003e0 <memchr>
 8019840:	2800      	cmp	r0, #0
 8019842:	d036      	beq.n	80198b2 <_svfiprintf_r+0x1d2>
 8019844:	4b21      	ldr	r3, [pc, #132]	@ (80198cc <_svfiprintf_r+0x1ec>)
 8019846:	bb1b      	cbnz	r3, 8019890 <_svfiprintf_r+0x1b0>
 8019848:	9b03      	ldr	r3, [sp, #12]
 801984a:	3307      	adds	r3, #7
 801984c:	f023 0307 	bic.w	r3, r3, #7
 8019850:	3308      	adds	r3, #8
 8019852:	9303      	str	r3, [sp, #12]
 8019854:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019856:	4433      	add	r3, r6
 8019858:	9309      	str	r3, [sp, #36]	@ 0x24
 801985a:	e76a      	b.n	8019732 <_svfiprintf_r+0x52>
 801985c:	fb0c 3202 	mla	r2, ip, r2, r3
 8019860:	460c      	mov	r4, r1
 8019862:	2001      	movs	r0, #1
 8019864:	e7a8      	b.n	80197b8 <_svfiprintf_r+0xd8>
 8019866:	2300      	movs	r3, #0
 8019868:	3401      	adds	r4, #1
 801986a:	9305      	str	r3, [sp, #20]
 801986c:	4619      	mov	r1, r3
 801986e:	f04f 0c0a 	mov.w	ip, #10
 8019872:	4620      	mov	r0, r4
 8019874:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019878:	3a30      	subs	r2, #48	@ 0x30
 801987a:	2a09      	cmp	r2, #9
 801987c:	d903      	bls.n	8019886 <_svfiprintf_r+0x1a6>
 801987e:	2b00      	cmp	r3, #0
 8019880:	d0c6      	beq.n	8019810 <_svfiprintf_r+0x130>
 8019882:	9105      	str	r1, [sp, #20]
 8019884:	e7c4      	b.n	8019810 <_svfiprintf_r+0x130>
 8019886:	fb0c 2101 	mla	r1, ip, r1, r2
 801988a:	4604      	mov	r4, r0
 801988c:	2301      	movs	r3, #1
 801988e:	e7f0      	b.n	8019872 <_svfiprintf_r+0x192>
 8019890:	ab03      	add	r3, sp, #12
 8019892:	9300      	str	r3, [sp, #0]
 8019894:	462a      	mov	r2, r5
 8019896:	4b0e      	ldr	r3, [pc, #56]	@ (80198d0 <_svfiprintf_r+0x1f0>)
 8019898:	a904      	add	r1, sp, #16
 801989a:	4638      	mov	r0, r7
 801989c:	f3af 8000 	nop.w
 80198a0:	1c42      	adds	r2, r0, #1
 80198a2:	4606      	mov	r6, r0
 80198a4:	d1d6      	bne.n	8019854 <_svfiprintf_r+0x174>
 80198a6:	89ab      	ldrh	r3, [r5, #12]
 80198a8:	065b      	lsls	r3, r3, #25
 80198aa:	f53f af2d 	bmi.w	8019708 <_svfiprintf_r+0x28>
 80198ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80198b0:	e72c      	b.n	801970c <_svfiprintf_r+0x2c>
 80198b2:	ab03      	add	r3, sp, #12
 80198b4:	9300      	str	r3, [sp, #0]
 80198b6:	462a      	mov	r2, r5
 80198b8:	4b05      	ldr	r3, [pc, #20]	@ (80198d0 <_svfiprintf_r+0x1f0>)
 80198ba:	a904      	add	r1, sp, #16
 80198bc:	4638      	mov	r0, r7
 80198be:	f000 f879 	bl	80199b4 <_printf_i>
 80198c2:	e7ed      	b.n	80198a0 <_svfiprintf_r+0x1c0>
 80198c4:	0802dc50 	.word	0x0802dc50
 80198c8:	0802dc5a 	.word	0x0802dc5a
 80198cc:	00000000 	.word	0x00000000
 80198d0:	08019629 	.word	0x08019629
 80198d4:	0802dc56 	.word	0x0802dc56

080198d8 <_printf_common>:
 80198d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80198dc:	4616      	mov	r6, r2
 80198de:	4698      	mov	r8, r3
 80198e0:	688a      	ldr	r2, [r1, #8]
 80198e2:	690b      	ldr	r3, [r1, #16]
 80198e4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80198e8:	4293      	cmp	r3, r2
 80198ea:	bfb8      	it	lt
 80198ec:	4613      	movlt	r3, r2
 80198ee:	6033      	str	r3, [r6, #0]
 80198f0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80198f4:	4607      	mov	r7, r0
 80198f6:	460c      	mov	r4, r1
 80198f8:	b10a      	cbz	r2, 80198fe <_printf_common+0x26>
 80198fa:	3301      	adds	r3, #1
 80198fc:	6033      	str	r3, [r6, #0]
 80198fe:	6823      	ldr	r3, [r4, #0]
 8019900:	0699      	lsls	r1, r3, #26
 8019902:	bf42      	ittt	mi
 8019904:	6833      	ldrmi	r3, [r6, #0]
 8019906:	3302      	addmi	r3, #2
 8019908:	6033      	strmi	r3, [r6, #0]
 801990a:	6825      	ldr	r5, [r4, #0]
 801990c:	f015 0506 	ands.w	r5, r5, #6
 8019910:	d106      	bne.n	8019920 <_printf_common+0x48>
 8019912:	f104 0a19 	add.w	sl, r4, #25
 8019916:	68e3      	ldr	r3, [r4, #12]
 8019918:	6832      	ldr	r2, [r6, #0]
 801991a:	1a9b      	subs	r3, r3, r2
 801991c:	42ab      	cmp	r3, r5
 801991e:	dc26      	bgt.n	801996e <_printf_common+0x96>
 8019920:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8019924:	6822      	ldr	r2, [r4, #0]
 8019926:	3b00      	subs	r3, #0
 8019928:	bf18      	it	ne
 801992a:	2301      	movne	r3, #1
 801992c:	0692      	lsls	r2, r2, #26
 801992e:	d42b      	bmi.n	8019988 <_printf_common+0xb0>
 8019930:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8019934:	4641      	mov	r1, r8
 8019936:	4638      	mov	r0, r7
 8019938:	47c8      	blx	r9
 801993a:	3001      	adds	r0, #1
 801993c:	d01e      	beq.n	801997c <_printf_common+0xa4>
 801993e:	6823      	ldr	r3, [r4, #0]
 8019940:	6922      	ldr	r2, [r4, #16]
 8019942:	f003 0306 	and.w	r3, r3, #6
 8019946:	2b04      	cmp	r3, #4
 8019948:	bf02      	ittt	eq
 801994a:	68e5      	ldreq	r5, [r4, #12]
 801994c:	6833      	ldreq	r3, [r6, #0]
 801994e:	1aed      	subeq	r5, r5, r3
 8019950:	68a3      	ldr	r3, [r4, #8]
 8019952:	bf0c      	ite	eq
 8019954:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8019958:	2500      	movne	r5, #0
 801995a:	4293      	cmp	r3, r2
 801995c:	bfc4      	itt	gt
 801995e:	1a9b      	subgt	r3, r3, r2
 8019960:	18ed      	addgt	r5, r5, r3
 8019962:	2600      	movs	r6, #0
 8019964:	341a      	adds	r4, #26
 8019966:	42b5      	cmp	r5, r6
 8019968:	d11a      	bne.n	80199a0 <_printf_common+0xc8>
 801996a:	2000      	movs	r0, #0
 801996c:	e008      	b.n	8019980 <_printf_common+0xa8>
 801996e:	2301      	movs	r3, #1
 8019970:	4652      	mov	r2, sl
 8019972:	4641      	mov	r1, r8
 8019974:	4638      	mov	r0, r7
 8019976:	47c8      	blx	r9
 8019978:	3001      	adds	r0, #1
 801997a:	d103      	bne.n	8019984 <_printf_common+0xac>
 801997c:	f04f 30ff 	mov.w	r0, #4294967295
 8019980:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019984:	3501      	adds	r5, #1
 8019986:	e7c6      	b.n	8019916 <_printf_common+0x3e>
 8019988:	18e1      	adds	r1, r4, r3
 801998a:	1c5a      	adds	r2, r3, #1
 801998c:	2030      	movs	r0, #48	@ 0x30
 801998e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8019992:	4422      	add	r2, r4
 8019994:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8019998:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801999c:	3302      	adds	r3, #2
 801999e:	e7c7      	b.n	8019930 <_printf_common+0x58>
 80199a0:	2301      	movs	r3, #1
 80199a2:	4622      	mov	r2, r4
 80199a4:	4641      	mov	r1, r8
 80199a6:	4638      	mov	r0, r7
 80199a8:	47c8      	blx	r9
 80199aa:	3001      	adds	r0, #1
 80199ac:	d0e6      	beq.n	801997c <_printf_common+0xa4>
 80199ae:	3601      	adds	r6, #1
 80199b0:	e7d9      	b.n	8019966 <_printf_common+0x8e>
	...

080199b4 <_printf_i>:
 80199b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80199b8:	7e0f      	ldrb	r7, [r1, #24]
 80199ba:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80199bc:	2f78      	cmp	r7, #120	@ 0x78
 80199be:	4691      	mov	r9, r2
 80199c0:	4680      	mov	r8, r0
 80199c2:	460c      	mov	r4, r1
 80199c4:	469a      	mov	sl, r3
 80199c6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80199ca:	d807      	bhi.n	80199dc <_printf_i+0x28>
 80199cc:	2f62      	cmp	r7, #98	@ 0x62
 80199ce:	d80a      	bhi.n	80199e6 <_printf_i+0x32>
 80199d0:	2f00      	cmp	r7, #0
 80199d2:	f000 80d1 	beq.w	8019b78 <_printf_i+0x1c4>
 80199d6:	2f58      	cmp	r7, #88	@ 0x58
 80199d8:	f000 80b8 	beq.w	8019b4c <_printf_i+0x198>
 80199dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80199e0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80199e4:	e03a      	b.n	8019a5c <_printf_i+0xa8>
 80199e6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80199ea:	2b15      	cmp	r3, #21
 80199ec:	d8f6      	bhi.n	80199dc <_printf_i+0x28>
 80199ee:	a101      	add	r1, pc, #4	@ (adr r1, 80199f4 <_printf_i+0x40>)
 80199f0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80199f4:	08019a4d 	.word	0x08019a4d
 80199f8:	08019a61 	.word	0x08019a61
 80199fc:	080199dd 	.word	0x080199dd
 8019a00:	080199dd 	.word	0x080199dd
 8019a04:	080199dd 	.word	0x080199dd
 8019a08:	080199dd 	.word	0x080199dd
 8019a0c:	08019a61 	.word	0x08019a61
 8019a10:	080199dd 	.word	0x080199dd
 8019a14:	080199dd 	.word	0x080199dd
 8019a18:	080199dd 	.word	0x080199dd
 8019a1c:	080199dd 	.word	0x080199dd
 8019a20:	08019b5f 	.word	0x08019b5f
 8019a24:	08019a8b 	.word	0x08019a8b
 8019a28:	08019b19 	.word	0x08019b19
 8019a2c:	080199dd 	.word	0x080199dd
 8019a30:	080199dd 	.word	0x080199dd
 8019a34:	08019b81 	.word	0x08019b81
 8019a38:	080199dd 	.word	0x080199dd
 8019a3c:	08019a8b 	.word	0x08019a8b
 8019a40:	080199dd 	.word	0x080199dd
 8019a44:	080199dd 	.word	0x080199dd
 8019a48:	08019b21 	.word	0x08019b21
 8019a4c:	6833      	ldr	r3, [r6, #0]
 8019a4e:	1d1a      	adds	r2, r3, #4
 8019a50:	681b      	ldr	r3, [r3, #0]
 8019a52:	6032      	str	r2, [r6, #0]
 8019a54:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8019a58:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8019a5c:	2301      	movs	r3, #1
 8019a5e:	e09c      	b.n	8019b9a <_printf_i+0x1e6>
 8019a60:	6833      	ldr	r3, [r6, #0]
 8019a62:	6820      	ldr	r0, [r4, #0]
 8019a64:	1d19      	adds	r1, r3, #4
 8019a66:	6031      	str	r1, [r6, #0]
 8019a68:	0606      	lsls	r6, r0, #24
 8019a6a:	d501      	bpl.n	8019a70 <_printf_i+0xbc>
 8019a6c:	681d      	ldr	r5, [r3, #0]
 8019a6e:	e003      	b.n	8019a78 <_printf_i+0xc4>
 8019a70:	0645      	lsls	r5, r0, #25
 8019a72:	d5fb      	bpl.n	8019a6c <_printf_i+0xb8>
 8019a74:	f9b3 5000 	ldrsh.w	r5, [r3]
 8019a78:	2d00      	cmp	r5, #0
 8019a7a:	da03      	bge.n	8019a84 <_printf_i+0xd0>
 8019a7c:	232d      	movs	r3, #45	@ 0x2d
 8019a7e:	426d      	negs	r5, r5
 8019a80:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019a84:	4858      	ldr	r0, [pc, #352]	@ (8019be8 <_printf_i+0x234>)
 8019a86:	230a      	movs	r3, #10
 8019a88:	e011      	b.n	8019aae <_printf_i+0xfa>
 8019a8a:	6821      	ldr	r1, [r4, #0]
 8019a8c:	6833      	ldr	r3, [r6, #0]
 8019a8e:	0608      	lsls	r0, r1, #24
 8019a90:	f853 5b04 	ldr.w	r5, [r3], #4
 8019a94:	d402      	bmi.n	8019a9c <_printf_i+0xe8>
 8019a96:	0649      	lsls	r1, r1, #25
 8019a98:	bf48      	it	mi
 8019a9a:	b2ad      	uxthmi	r5, r5
 8019a9c:	2f6f      	cmp	r7, #111	@ 0x6f
 8019a9e:	4852      	ldr	r0, [pc, #328]	@ (8019be8 <_printf_i+0x234>)
 8019aa0:	6033      	str	r3, [r6, #0]
 8019aa2:	bf14      	ite	ne
 8019aa4:	230a      	movne	r3, #10
 8019aa6:	2308      	moveq	r3, #8
 8019aa8:	2100      	movs	r1, #0
 8019aaa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8019aae:	6866      	ldr	r6, [r4, #4]
 8019ab0:	60a6      	str	r6, [r4, #8]
 8019ab2:	2e00      	cmp	r6, #0
 8019ab4:	db05      	blt.n	8019ac2 <_printf_i+0x10e>
 8019ab6:	6821      	ldr	r1, [r4, #0]
 8019ab8:	432e      	orrs	r6, r5
 8019aba:	f021 0104 	bic.w	r1, r1, #4
 8019abe:	6021      	str	r1, [r4, #0]
 8019ac0:	d04b      	beq.n	8019b5a <_printf_i+0x1a6>
 8019ac2:	4616      	mov	r6, r2
 8019ac4:	fbb5 f1f3 	udiv	r1, r5, r3
 8019ac8:	fb03 5711 	mls	r7, r3, r1, r5
 8019acc:	5dc7      	ldrb	r7, [r0, r7]
 8019ace:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8019ad2:	462f      	mov	r7, r5
 8019ad4:	42bb      	cmp	r3, r7
 8019ad6:	460d      	mov	r5, r1
 8019ad8:	d9f4      	bls.n	8019ac4 <_printf_i+0x110>
 8019ada:	2b08      	cmp	r3, #8
 8019adc:	d10b      	bne.n	8019af6 <_printf_i+0x142>
 8019ade:	6823      	ldr	r3, [r4, #0]
 8019ae0:	07df      	lsls	r7, r3, #31
 8019ae2:	d508      	bpl.n	8019af6 <_printf_i+0x142>
 8019ae4:	6923      	ldr	r3, [r4, #16]
 8019ae6:	6861      	ldr	r1, [r4, #4]
 8019ae8:	4299      	cmp	r1, r3
 8019aea:	bfde      	ittt	le
 8019aec:	2330      	movle	r3, #48	@ 0x30
 8019aee:	f806 3c01 	strble.w	r3, [r6, #-1]
 8019af2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8019af6:	1b92      	subs	r2, r2, r6
 8019af8:	6122      	str	r2, [r4, #16]
 8019afa:	f8cd a000 	str.w	sl, [sp]
 8019afe:	464b      	mov	r3, r9
 8019b00:	aa03      	add	r2, sp, #12
 8019b02:	4621      	mov	r1, r4
 8019b04:	4640      	mov	r0, r8
 8019b06:	f7ff fee7 	bl	80198d8 <_printf_common>
 8019b0a:	3001      	adds	r0, #1
 8019b0c:	d14a      	bne.n	8019ba4 <_printf_i+0x1f0>
 8019b0e:	f04f 30ff 	mov.w	r0, #4294967295
 8019b12:	b004      	add	sp, #16
 8019b14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019b18:	6823      	ldr	r3, [r4, #0]
 8019b1a:	f043 0320 	orr.w	r3, r3, #32
 8019b1e:	6023      	str	r3, [r4, #0]
 8019b20:	4832      	ldr	r0, [pc, #200]	@ (8019bec <_printf_i+0x238>)
 8019b22:	2778      	movs	r7, #120	@ 0x78
 8019b24:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8019b28:	6823      	ldr	r3, [r4, #0]
 8019b2a:	6831      	ldr	r1, [r6, #0]
 8019b2c:	061f      	lsls	r7, r3, #24
 8019b2e:	f851 5b04 	ldr.w	r5, [r1], #4
 8019b32:	d402      	bmi.n	8019b3a <_printf_i+0x186>
 8019b34:	065f      	lsls	r7, r3, #25
 8019b36:	bf48      	it	mi
 8019b38:	b2ad      	uxthmi	r5, r5
 8019b3a:	6031      	str	r1, [r6, #0]
 8019b3c:	07d9      	lsls	r1, r3, #31
 8019b3e:	bf44      	itt	mi
 8019b40:	f043 0320 	orrmi.w	r3, r3, #32
 8019b44:	6023      	strmi	r3, [r4, #0]
 8019b46:	b11d      	cbz	r5, 8019b50 <_printf_i+0x19c>
 8019b48:	2310      	movs	r3, #16
 8019b4a:	e7ad      	b.n	8019aa8 <_printf_i+0xf4>
 8019b4c:	4826      	ldr	r0, [pc, #152]	@ (8019be8 <_printf_i+0x234>)
 8019b4e:	e7e9      	b.n	8019b24 <_printf_i+0x170>
 8019b50:	6823      	ldr	r3, [r4, #0]
 8019b52:	f023 0320 	bic.w	r3, r3, #32
 8019b56:	6023      	str	r3, [r4, #0]
 8019b58:	e7f6      	b.n	8019b48 <_printf_i+0x194>
 8019b5a:	4616      	mov	r6, r2
 8019b5c:	e7bd      	b.n	8019ada <_printf_i+0x126>
 8019b5e:	6833      	ldr	r3, [r6, #0]
 8019b60:	6825      	ldr	r5, [r4, #0]
 8019b62:	6961      	ldr	r1, [r4, #20]
 8019b64:	1d18      	adds	r0, r3, #4
 8019b66:	6030      	str	r0, [r6, #0]
 8019b68:	062e      	lsls	r6, r5, #24
 8019b6a:	681b      	ldr	r3, [r3, #0]
 8019b6c:	d501      	bpl.n	8019b72 <_printf_i+0x1be>
 8019b6e:	6019      	str	r1, [r3, #0]
 8019b70:	e002      	b.n	8019b78 <_printf_i+0x1c4>
 8019b72:	0668      	lsls	r0, r5, #25
 8019b74:	d5fb      	bpl.n	8019b6e <_printf_i+0x1ba>
 8019b76:	8019      	strh	r1, [r3, #0]
 8019b78:	2300      	movs	r3, #0
 8019b7a:	6123      	str	r3, [r4, #16]
 8019b7c:	4616      	mov	r6, r2
 8019b7e:	e7bc      	b.n	8019afa <_printf_i+0x146>
 8019b80:	6833      	ldr	r3, [r6, #0]
 8019b82:	1d1a      	adds	r2, r3, #4
 8019b84:	6032      	str	r2, [r6, #0]
 8019b86:	681e      	ldr	r6, [r3, #0]
 8019b88:	6862      	ldr	r2, [r4, #4]
 8019b8a:	2100      	movs	r1, #0
 8019b8c:	4630      	mov	r0, r6
 8019b8e:	f7e6 fc27 	bl	80003e0 <memchr>
 8019b92:	b108      	cbz	r0, 8019b98 <_printf_i+0x1e4>
 8019b94:	1b80      	subs	r0, r0, r6
 8019b96:	6060      	str	r0, [r4, #4]
 8019b98:	6863      	ldr	r3, [r4, #4]
 8019b9a:	6123      	str	r3, [r4, #16]
 8019b9c:	2300      	movs	r3, #0
 8019b9e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019ba2:	e7aa      	b.n	8019afa <_printf_i+0x146>
 8019ba4:	6923      	ldr	r3, [r4, #16]
 8019ba6:	4632      	mov	r2, r6
 8019ba8:	4649      	mov	r1, r9
 8019baa:	4640      	mov	r0, r8
 8019bac:	47d0      	blx	sl
 8019bae:	3001      	adds	r0, #1
 8019bb0:	d0ad      	beq.n	8019b0e <_printf_i+0x15a>
 8019bb2:	6823      	ldr	r3, [r4, #0]
 8019bb4:	079b      	lsls	r3, r3, #30
 8019bb6:	d413      	bmi.n	8019be0 <_printf_i+0x22c>
 8019bb8:	68e0      	ldr	r0, [r4, #12]
 8019bba:	9b03      	ldr	r3, [sp, #12]
 8019bbc:	4298      	cmp	r0, r3
 8019bbe:	bfb8      	it	lt
 8019bc0:	4618      	movlt	r0, r3
 8019bc2:	e7a6      	b.n	8019b12 <_printf_i+0x15e>
 8019bc4:	2301      	movs	r3, #1
 8019bc6:	4632      	mov	r2, r6
 8019bc8:	4649      	mov	r1, r9
 8019bca:	4640      	mov	r0, r8
 8019bcc:	47d0      	blx	sl
 8019bce:	3001      	adds	r0, #1
 8019bd0:	d09d      	beq.n	8019b0e <_printf_i+0x15a>
 8019bd2:	3501      	adds	r5, #1
 8019bd4:	68e3      	ldr	r3, [r4, #12]
 8019bd6:	9903      	ldr	r1, [sp, #12]
 8019bd8:	1a5b      	subs	r3, r3, r1
 8019bda:	42ab      	cmp	r3, r5
 8019bdc:	dcf2      	bgt.n	8019bc4 <_printf_i+0x210>
 8019bde:	e7eb      	b.n	8019bb8 <_printf_i+0x204>
 8019be0:	2500      	movs	r5, #0
 8019be2:	f104 0619 	add.w	r6, r4, #25
 8019be6:	e7f5      	b.n	8019bd4 <_printf_i+0x220>
 8019be8:	0802dc61 	.word	0x0802dc61
 8019bec:	0802dc72 	.word	0x0802dc72

08019bf0 <__sflush_r>:
 8019bf0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8019bf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019bf8:	0716      	lsls	r6, r2, #28
 8019bfa:	4605      	mov	r5, r0
 8019bfc:	460c      	mov	r4, r1
 8019bfe:	d454      	bmi.n	8019caa <__sflush_r+0xba>
 8019c00:	684b      	ldr	r3, [r1, #4]
 8019c02:	2b00      	cmp	r3, #0
 8019c04:	dc02      	bgt.n	8019c0c <__sflush_r+0x1c>
 8019c06:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8019c08:	2b00      	cmp	r3, #0
 8019c0a:	dd48      	ble.n	8019c9e <__sflush_r+0xae>
 8019c0c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8019c0e:	2e00      	cmp	r6, #0
 8019c10:	d045      	beq.n	8019c9e <__sflush_r+0xae>
 8019c12:	2300      	movs	r3, #0
 8019c14:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8019c18:	682f      	ldr	r7, [r5, #0]
 8019c1a:	6a21      	ldr	r1, [r4, #32]
 8019c1c:	602b      	str	r3, [r5, #0]
 8019c1e:	d030      	beq.n	8019c82 <__sflush_r+0x92>
 8019c20:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8019c22:	89a3      	ldrh	r3, [r4, #12]
 8019c24:	0759      	lsls	r1, r3, #29
 8019c26:	d505      	bpl.n	8019c34 <__sflush_r+0x44>
 8019c28:	6863      	ldr	r3, [r4, #4]
 8019c2a:	1ad2      	subs	r2, r2, r3
 8019c2c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8019c2e:	b10b      	cbz	r3, 8019c34 <__sflush_r+0x44>
 8019c30:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8019c32:	1ad2      	subs	r2, r2, r3
 8019c34:	2300      	movs	r3, #0
 8019c36:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8019c38:	6a21      	ldr	r1, [r4, #32]
 8019c3a:	4628      	mov	r0, r5
 8019c3c:	47b0      	blx	r6
 8019c3e:	1c43      	adds	r3, r0, #1
 8019c40:	89a3      	ldrh	r3, [r4, #12]
 8019c42:	d106      	bne.n	8019c52 <__sflush_r+0x62>
 8019c44:	6829      	ldr	r1, [r5, #0]
 8019c46:	291d      	cmp	r1, #29
 8019c48:	d82b      	bhi.n	8019ca2 <__sflush_r+0xb2>
 8019c4a:	4a2a      	ldr	r2, [pc, #168]	@ (8019cf4 <__sflush_r+0x104>)
 8019c4c:	40ca      	lsrs	r2, r1
 8019c4e:	07d6      	lsls	r6, r2, #31
 8019c50:	d527      	bpl.n	8019ca2 <__sflush_r+0xb2>
 8019c52:	2200      	movs	r2, #0
 8019c54:	6062      	str	r2, [r4, #4]
 8019c56:	04d9      	lsls	r1, r3, #19
 8019c58:	6922      	ldr	r2, [r4, #16]
 8019c5a:	6022      	str	r2, [r4, #0]
 8019c5c:	d504      	bpl.n	8019c68 <__sflush_r+0x78>
 8019c5e:	1c42      	adds	r2, r0, #1
 8019c60:	d101      	bne.n	8019c66 <__sflush_r+0x76>
 8019c62:	682b      	ldr	r3, [r5, #0]
 8019c64:	b903      	cbnz	r3, 8019c68 <__sflush_r+0x78>
 8019c66:	6560      	str	r0, [r4, #84]	@ 0x54
 8019c68:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8019c6a:	602f      	str	r7, [r5, #0]
 8019c6c:	b1b9      	cbz	r1, 8019c9e <__sflush_r+0xae>
 8019c6e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8019c72:	4299      	cmp	r1, r3
 8019c74:	d002      	beq.n	8019c7c <__sflush_r+0x8c>
 8019c76:	4628      	mov	r0, r5
 8019c78:	f7ff fbde 	bl	8019438 <_free_r>
 8019c7c:	2300      	movs	r3, #0
 8019c7e:	6363      	str	r3, [r4, #52]	@ 0x34
 8019c80:	e00d      	b.n	8019c9e <__sflush_r+0xae>
 8019c82:	2301      	movs	r3, #1
 8019c84:	4628      	mov	r0, r5
 8019c86:	47b0      	blx	r6
 8019c88:	4602      	mov	r2, r0
 8019c8a:	1c50      	adds	r0, r2, #1
 8019c8c:	d1c9      	bne.n	8019c22 <__sflush_r+0x32>
 8019c8e:	682b      	ldr	r3, [r5, #0]
 8019c90:	2b00      	cmp	r3, #0
 8019c92:	d0c6      	beq.n	8019c22 <__sflush_r+0x32>
 8019c94:	2b1d      	cmp	r3, #29
 8019c96:	d001      	beq.n	8019c9c <__sflush_r+0xac>
 8019c98:	2b16      	cmp	r3, #22
 8019c9a:	d11e      	bne.n	8019cda <__sflush_r+0xea>
 8019c9c:	602f      	str	r7, [r5, #0]
 8019c9e:	2000      	movs	r0, #0
 8019ca0:	e022      	b.n	8019ce8 <__sflush_r+0xf8>
 8019ca2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019ca6:	b21b      	sxth	r3, r3
 8019ca8:	e01b      	b.n	8019ce2 <__sflush_r+0xf2>
 8019caa:	690f      	ldr	r7, [r1, #16]
 8019cac:	2f00      	cmp	r7, #0
 8019cae:	d0f6      	beq.n	8019c9e <__sflush_r+0xae>
 8019cb0:	0793      	lsls	r3, r2, #30
 8019cb2:	680e      	ldr	r6, [r1, #0]
 8019cb4:	bf08      	it	eq
 8019cb6:	694b      	ldreq	r3, [r1, #20]
 8019cb8:	600f      	str	r7, [r1, #0]
 8019cba:	bf18      	it	ne
 8019cbc:	2300      	movne	r3, #0
 8019cbe:	eba6 0807 	sub.w	r8, r6, r7
 8019cc2:	608b      	str	r3, [r1, #8]
 8019cc4:	f1b8 0f00 	cmp.w	r8, #0
 8019cc8:	dde9      	ble.n	8019c9e <__sflush_r+0xae>
 8019cca:	6a21      	ldr	r1, [r4, #32]
 8019ccc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8019cce:	4643      	mov	r3, r8
 8019cd0:	463a      	mov	r2, r7
 8019cd2:	4628      	mov	r0, r5
 8019cd4:	47b0      	blx	r6
 8019cd6:	2800      	cmp	r0, #0
 8019cd8:	dc08      	bgt.n	8019cec <__sflush_r+0xfc>
 8019cda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019cde:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019ce2:	81a3      	strh	r3, [r4, #12]
 8019ce4:	f04f 30ff 	mov.w	r0, #4294967295
 8019ce8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019cec:	4407      	add	r7, r0
 8019cee:	eba8 0800 	sub.w	r8, r8, r0
 8019cf2:	e7e7      	b.n	8019cc4 <__sflush_r+0xd4>
 8019cf4:	20400001 	.word	0x20400001

08019cf8 <_fflush_r>:
 8019cf8:	b538      	push	{r3, r4, r5, lr}
 8019cfa:	690b      	ldr	r3, [r1, #16]
 8019cfc:	4605      	mov	r5, r0
 8019cfe:	460c      	mov	r4, r1
 8019d00:	b913      	cbnz	r3, 8019d08 <_fflush_r+0x10>
 8019d02:	2500      	movs	r5, #0
 8019d04:	4628      	mov	r0, r5
 8019d06:	bd38      	pop	{r3, r4, r5, pc}
 8019d08:	b118      	cbz	r0, 8019d12 <_fflush_r+0x1a>
 8019d0a:	6a03      	ldr	r3, [r0, #32]
 8019d0c:	b90b      	cbnz	r3, 8019d12 <_fflush_r+0x1a>
 8019d0e:	f7ff f94d 	bl	8018fac <__sinit>
 8019d12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019d16:	2b00      	cmp	r3, #0
 8019d18:	d0f3      	beq.n	8019d02 <_fflush_r+0xa>
 8019d1a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8019d1c:	07d0      	lsls	r0, r2, #31
 8019d1e:	d404      	bmi.n	8019d2a <_fflush_r+0x32>
 8019d20:	0599      	lsls	r1, r3, #22
 8019d22:	d402      	bmi.n	8019d2a <_fflush_r+0x32>
 8019d24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8019d26:	f7ff fb76 	bl	8019416 <__retarget_lock_acquire_recursive>
 8019d2a:	4628      	mov	r0, r5
 8019d2c:	4621      	mov	r1, r4
 8019d2e:	f7ff ff5f 	bl	8019bf0 <__sflush_r>
 8019d32:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8019d34:	07da      	lsls	r2, r3, #31
 8019d36:	4605      	mov	r5, r0
 8019d38:	d4e4      	bmi.n	8019d04 <_fflush_r+0xc>
 8019d3a:	89a3      	ldrh	r3, [r4, #12]
 8019d3c:	059b      	lsls	r3, r3, #22
 8019d3e:	d4e1      	bmi.n	8019d04 <_fflush_r+0xc>
 8019d40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8019d42:	f7ff fb69 	bl	8019418 <__retarget_lock_release_recursive>
 8019d46:	e7dd      	b.n	8019d04 <_fflush_r+0xc>

08019d48 <__swhatbuf_r>:
 8019d48:	b570      	push	{r4, r5, r6, lr}
 8019d4a:	460c      	mov	r4, r1
 8019d4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019d50:	2900      	cmp	r1, #0
 8019d52:	b096      	sub	sp, #88	@ 0x58
 8019d54:	4615      	mov	r5, r2
 8019d56:	461e      	mov	r6, r3
 8019d58:	da0d      	bge.n	8019d76 <__swhatbuf_r+0x2e>
 8019d5a:	89a3      	ldrh	r3, [r4, #12]
 8019d5c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8019d60:	f04f 0100 	mov.w	r1, #0
 8019d64:	bf14      	ite	ne
 8019d66:	2340      	movne	r3, #64	@ 0x40
 8019d68:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8019d6c:	2000      	movs	r0, #0
 8019d6e:	6031      	str	r1, [r6, #0]
 8019d70:	602b      	str	r3, [r5, #0]
 8019d72:	b016      	add	sp, #88	@ 0x58
 8019d74:	bd70      	pop	{r4, r5, r6, pc}
 8019d76:	466a      	mov	r2, sp
 8019d78:	f000 f848 	bl	8019e0c <_fstat_r>
 8019d7c:	2800      	cmp	r0, #0
 8019d7e:	dbec      	blt.n	8019d5a <__swhatbuf_r+0x12>
 8019d80:	9901      	ldr	r1, [sp, #4]
 8019d82:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8019d86:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8019d8a:	4259      	negs	r1, r3
 8019d8c:	4159      	adcs	r1, r3
 8019d8e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8019d92:	e7eb      	b.n	8019d6c <__swhatbuf_r+0x24>

08019d94 <__smakebuf_r>:
 8019d94:	898b      	ldrh	r3, [r1, #12]
 8019d96:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8019d98:	079d      	lsls	r5, r3, #30
 8019d9a:	4606      	mov	r6, r0
 8019d9c:	460c      	mov	r4, r1
 8019d9e:	d507      	bpl.n	8019db0 <__smakebuf_r+0x1c>
 8019da0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8019da4:	6023      	str	r3, [r4, #0]
 8019da6:	6123      	str	r3, [r4, #16]
 8019da8:	2301      	movs	r3, #1
 8019daa:	6163      	str	r3, [r4, #20]
 8019dac:	b003      	add	sp, #12
 8019dae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019db0:	ab01      	add	r3, sp, #4
 8019db2:	466a      	mov	r2, sp
 8019db4:	f7ff ffc8 	bl	8019d48 <__swhatbuf_r>
 8019db8:	9f00      	ldr	r7, [sp, #0]
 8019dba:	4605      	mov	r5, r0
 8019dbc:	4639      	mov	r1, r7
 8019dbe:	4630      	mov	r0, r6
 8019dc0:	f7ff fba6 	bl	8019510 <_malloc_r>
 8019dc4:	b948      	cbnz	r0, 8019dda <__smakebuf_r+0x46>
 8019dc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019dca:	059a      	lsls	r2, r3, #22
 8019dcc:	d4ee      	bmi.n	8019dac <__smakebuf_r+0x18>
 8019dce:	f023 0303 	bic.w	r3, r3, #3
 8019dd2:	f043 0302 	orr.w	r3, r3, #2
 8019dd6:	81a3      	strh	r3, [r4, #12]
 8019dd8:	e7e2      	b.n	8019da0 <__smakebuf_r+0xc>
 8019dda:	89a3      	ldrh	r3, [r4, #12]
 8019ddc:	6020      	str	r0, [r4, #0]
 8019dde:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8019de2:	81a3      	strh	r3, [r4, #12]
 8019de4:	9b01      	ldr	r3, [sp, #4]
 8019de6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8019dea:	b15b      	cbz	r3, 8019e04 <__smakebuf_r+0x70>
 8019dec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8019df0:	4630      	mov	r0, r6
 8019df2:	f000 f81d 	bl	8019e30 <_isatty_r>
 8019df6:	b128      	cbz	r0, 8019e04 <__smakebuf_r+0x70>
 8019df8:	89a3      	ldrh	r3, [r4, #12]
 8019dfa:	f023 0303 	bic.w	r3, r3, #3
 8019dfe:	f043 0301 	orr.w	r3, r3, #1
 8019e02:	81a3      	strh	r3, [r4, #12]
 8019e04:	89a3      	ldrh	r3, [r4, #12]
 8019e06:	431d      	orrs	r5, r3
 8019e08:	81a5      	strh	r5, [r4, #12]
 8019e0a:	e7cf      	b.n	8019dac <__smakebuf_r+0x18>

08019e0c <_fstat_r>:
 8019e0c:	b538      	push	{r3, r4, r5, lr}
 8019e0e:	4d07      	ldr	r5, [pc, #28]	@ (8019e2c <_fstat_r+0x20>)
 8019e10:	2300      	movs	r3, #0
 8019e12:	4604      	mov	r4, r0
 8019e14:	4608      	mov	r0, r1
 8019e16:	4611      	mov	r1, r2
 8019e18:	602b      	str	r3, [r5, #0]
 8019e1a:	f7e7 fc9a 	bl	8001752 <_fstat>
 8019e1e:	1c43      	adds	r3, r0, #1
 8019e20:	d102      	bne.n	8019e28 <_fstat_r+0x1c>
 8019e22:	682b      	ldr	r3, [r5, #0]
 8019e24:	b103      	cbz	r3, 8019e28 <_fstat_r+0x1c>
 8019e26:	6023      	str	r3, [r4, #0]
 8019e28:	bd38      	pop	{r3, r4, r5, pc}
 8019e2a:	bf00      	nop
 8019e2c:	24004a60 	.word	0x24004a60

08019e30 <_isatty_r>:
 8019e30:	b538      	push	{r3, r4, r5, lr}
 8019e32:	4d06      	ldr	r5, [pc, #24]	@ (8019e4c <_isatty_r+0x1c>)
 8019e34:	2300      	movs	r3, #0
 8019e36:	4604      	mov	r4, r0
 8019e38:	4608      	mov	r0, r1
 8019e3a:	602b      	str	r3, [r5, #0]
 8019e3c:	f7e7 fc99 	bl	8001772 <_isatty>
 8019e40:	1c43      	adds	r3, r0, #1
 8019e42:	d102      	bne.n	8019e4a <_isatty_r+0x1a>
 8019e44:	682b      	ldr	r3, [r5, #0]
 8019e46:	b103      	cbz	r3, 8019e4a <_isatty_r+0x1a>
 8019e48:	6023      	str	r3, [r4, #0]
 8019e4a:	bd38      	pop	{r3, r4, r5, pc}
 8019e4c:	24004a60 	.word	0x24004a60

08019e50 <_sbrk_r>:
 8019e50:	b538      	push	{r3, r4, r5, lr}
 8019e52:	4d06      	ldr	r5, [pc, #24]	@ (8019e6c <_sbrk_r+0x1c>)
 8019e54:	2300      	movs	r3, #0
 8019e56:	4604      	mov	r4, r0
 8019e58:	4608      	mov	r0, r1
 8019e5a:	602b      	str	r3, [r5, #0]
 8019e5c:	f7e7 fca2 	bl	80017a4 <_sbrk>
 8019e60:	1c43      	adds	r3, r0, #1
 8019e62:	d102      	bne.n	8019e6a <_sbrk_r+0x1a>
 8019e64:	682b      	ldr	r3, [r5, #0]
 8019e66:	b103      	cbz	r3, 8019e6a <_sbrk_r+0x1a>
 8019e68:	6023      	str	r3, [r4, #0]
 8019e6a:	bd38      	pop	{r3, r4, r5, pc}
 8019e6c:	24004a60 	.word	0x24004a60

08019e70 <_realloc_r>:
 8019e70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019e74:	4607      	mov	r7, r0
 8019e76:	4614      	mov	r4, r2
 8019e78:	460d      	mov	r5, r1
 8019e7a:	b921      	cbnz	r1, 8019e86 <_realloc_r+0x16>
 8019e7c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019e80:	4611      	mov	r1, r2
 8019e82:	f7ff bb45 	b.w	8019510 <_malloc_r>
 8019e86:	b92a      	cbnz	r2, 8019e94 <_realloc_r+0x24>
 8019e88:	f7ff fad6 	bl	8019438 <_free_r>
 8019e8c:	4625      	mov	r5, r4
 8019e8e:	4628      	mov	r0, r5
 8019e90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019e94:	f000 f81a 	bl	8019ecc <_malloc_usable_size_r>
 8019e98:	4284      	cmp	r4, r0
 8019e9a:	4606      	mov	r6, r0
 8019e9c:	d802      	bhi.n	8019ea4 <_realloc_r+0x34>
 8019e9e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8019ea2:	d8f4      	bhi.n	8019e8e <_realloc_r+0x1e>
 8019ea4:	4621      	mov	r1, r4
 8019ea6:	4638      	mov	r0, r7
 8019ea8:	f7ff fb32 	bl	8019510 <_malloc_r>
 8019eac:	4680      	mov	r8, r0
 8019eae:	b908      	cbnz	r0, 8019eb4 <_realloc_r+0x44>
 8019eb0:	4645      	mov	r5, r8
 8019eb2:	e7ec      	b.n	8019e8e <_realloc_r+0x1e>
 8019eb4:	42b4      	cmp	r4, r6
 8019eb6:	4622      	mov	r2, r4
 8019eb8:	4629      	mov	r1, r5
 8019eba:	bf28      	it	cs
 8019ebc:	4632      	movcs	r2, r6
 8019ebe:	f7ff faac 	bl	801941a <memcpy>
 8019ec2:	4629      	mov	r1, r5
 8019ec4:	4638      	mov	r0, r7
 8019ec6:	f7ff fab7 	bl	8019438 <_free_r>
 8019eca:	e7f1      	b.n	8019eb0 <_realloc_r+0x40>

08019ecc <_malloc_usable_size_r>:
 8019ecc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8019ed0:	1f18      	subs	r0, r3, #4
 8019ed2:	2b00      	cmp	r3, #0
 8019ed4:	bfbc      	itt	lt
 8019ed6:	580b      	ldrlt	r3, [r1, r0]
 8019ed8:	18c0      	addlt	r0, r0, r3
 8019eda:	4770      	bx	lr

08019edc <_init>:
 8019edc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019ede:	bf00      	nop
 8019ee0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8019ee2:	bc08      	pop	{r3}
 8019ee4:	469e      	mov	lr, r3
 8019ee6:	4770      	bx	lr

08019ee8 <_fini>:
 8019ee8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019eea:	bf00      	nop
 8019eec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8019eee:	bc08      	pop	{r3}
 8019ef0:	469e      	mov	lr, r3
 8019ef2:	4770      	bx	lr
