

================================================================
== Vitis HLS Report for 'huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy'
================================================================
* Date:           Tue Oct  8 21:19:29 2024

* Version:        2022.2 (Build 4023990 on Oct 11 2023)
* Project:        DecompressorProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.199 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        3|    65538|  30.000 ns|  0.655 ms|    3|  65538|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- strd_blk_cpy  |        1|    65536|         3|          1|          1|  0 ~ 65535|       yes|
        +----------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.04>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1035]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%bits_cntr = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1041]   --->   Operation 7 'alloca' 'bits_cntr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%bitbuffer_6338 = alloca i32 1"   --->   Operation 8 'alloca' 'bitbuffer_6338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%done_6 = alloca i32 1"   --->   Operation 9 'alloca' 'done_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %huffman_input_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %huffman_eos_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %lz77_output_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %empty"   --->   Operation 13 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%bits_cntr_35_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %bits_cntr_35"   --->   Operation 14 'read' 'bits_cntr_35_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%bitbuffer_33_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bitbuffer_33"   --->   Operation 15 'read' 'bitbuffer_33_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%done_25_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %done_25"   --->   Operation 16 'read' 'done_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "%store_ln0 = store i1 %done_25_read, i1 %done_6"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 %bitbuffer_33_read, i32 %bitbuffer_6338"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 19 [1/1] (0.50ns)   --->   "%store_ln1041 = store i6 %bits_cntr_35_read, i6 %bits_cntr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1041]   --->   Operation 19 'store' 'store_ln1041' <Predicate = true> <Delay = 0.50>
ST_1 : Operation 20 [1/1] (0.46ns)   --->   "%store_ln1035 = store i16 0, i16 %i" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1035]   --->   Operation 20 'store' 'store_ln1035' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_1 = load i16 %i" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1035]   --->   Operation 22 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.12ns)   --->   "%icmp_ln1035 = icmp_eq  i16 %i_1, i16 %tmp" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1035]   --->   Operation 23 'icmp' 'icmp_ln1035' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.12ns)   --->   "%i_2 = add i16 %i_1, i16 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1035]   --->   Operation 24 'add' 'i_2' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln1035 = br i1 %icmp_ln1035, void %for.body.split, void %if.end405.loopexit.exitStub" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1035]   --->   Operation 25 'br' 'br_ln1035' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.46ns)   --->   "%store_ln1035 = store i16 %i_2, i16 %i" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1035]   --->   Operation 26 'store' 'store_ln1035' <Predicate = (!icmp_ln1035)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 4.17>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%bits_cntr_1 = load i6 %bits_cntr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1046]   --->   Operation 27 'load' 'bits_cntr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%done_6_load = load i1 %done_6" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1042]   --->   Operation 28 'load' 'done_6_load' <Predicate = (!icmp_ln1035)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.84ns)   --->   "%add_ln1041 = add i6 %bits_cntr_1, i6 56" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1041]   --->   Operation 29 'add' 'add_ln1041' <Predicate = (!icmp_ln1035)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %add_ln1041, i32 4, i32 5" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1042]   --->   Operation 30 'partselect' 'tmp_1' <Predicate = (!icmp_ln1035)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.62ns)   --->   "%icmp_ln1042 = icmp_ne  i2 %tmp_1, i2 0" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1042]   --->   Operation 31 'icmp' 'icmp_ln1042' <Predicate = (!icmp_ln1035)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.14ns)   --->   "%or_ln1042 = or i1 %done_6_load, i1 %icmp_ln1042" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1042]   --->   Operation 32 'or' 'or_ln1042' <Predicate = (!icmp_ln1035)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln1042 = br i1 %or_ln1042, void %if.then101, void %_ZrSILi32ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1042]   --->   Operation 33 'br' 'br_ln1042' <Predicate = (!icmp_ln1035)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (2.10ns)   --->   "%done = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %huffman_eos_stream" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1045]   --->   Operation 34 'read' 'done' <Predicate = (!icmp_ln1035 & !or_ln1042)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_2 : Operation 35 [1/1] (0.84ns)   --->   "%add_ln1046 = add i6 %bits_cntr_1, i6 8" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1046]   --->   Operation 35 'add' 'add_ln1046' <Predicate = (!icmp_ln1035 & !or_ln1042)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.46ns)   --->   "%store_ln1045 = store i1 %done, i1 %done_6" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1045]   --->   Operation 36 'store' 'store_ln1045' <Predicate = (!icmp_ln1035 & !or_ln1042)> <Delay = 0.46>
ST_2 : Operation 37 [1/1] (0.50ns)   --->   "%store_ln1041 = store i6 %add_ln1046, i6 %bits_cntr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1041]   --->   Operation 37 'store' 'store_ln1041' <Predicate = (!icmp_ln1035 & !or_ln1042)> <Delay = 0.50>
ST_2 : Operation 38 [1/1] (0.50ns)   --->   "%store_ln1041 = store i6 %add_ln1041, i6 %bits_cntr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1041]   --->   Operation 38 'store' 'store_ln1041' <Predicate = (!icmp_ln1035 & or_ln1042)> <Delay = 0.50>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%bitbuffer_6338_load_1 = load i32 %bitbuffer_6338"   --->   Operation 64 'load' 'bitbuffer_6338_load_1' <Predicate = (icmp_ln1035)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%done_6_load_1 = load i1 %done_6"   --->   Operation 65 'load' 'done_6_load_1' <Predicate = (icmp_ln1035)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %done_6_out, i1 %done_6_load_1"   --->   Operation 66 'write' 'write_ln0' <Predicate = (icmp_ln1035)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %bitbuffer_6338_out, i32 %bitbuffer_6338_load_1"   --->   Operation 67 'write' 'write_ln0' <Predicate = (icmp_ln1035)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%write_ln1046 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %bits_cntr_5_out, i6 %bits_cntr_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1046]   --->   Operation 68 'write' 'write_ln1046' <Predicate = (icmp_ln1035)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 69 'ret' 'ret_ln0' <Predicate = (icmp_ln1035)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.19>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%bitbuffer_6338_load = load i32 %bitbuffer_6338" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1037]   --->   Operation 39 'load' 'bitbuffer_6338_load' <Predicate = (!icmp_ln1035)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln1036 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_16" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1036]   --->   Operation 40 'specpipeline' 'specpipeline_ln1036' <Predicate = (!icmp_ln1035)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1035 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 32767" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1035]   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln1035' <Predicate = (!icmp_ln1035)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln1035 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1035]   --->   Operation 42 'specloopname' 'specloopname_ln1035' <Predicate = (!icmp_ln1035)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln1037 = trunc i32 %bitbuffer_6338_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1037]   --->   Operation 43 'trunc' 'trunc_ln1037' <Predicate = (!icmp_ln1035)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmpVal = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 16, i8 %trunc_ln1037" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1038]   --->   Operation 44 'bitconcatenate' 'tmpVal' <Predicate = (!icmp_ln1035)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln1032 = sext i13 %tmpVal" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1032]   --->   Operation 45 'sext' 'sext_ln1032' <Predicate = (!icmp_ln1035)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (2.10ns)   --->   "%write_ln1039 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %lz77_output_stream, i16 %sext_ln1032" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1039]   --->   Operation 46 'write' 'write_ln1039' <Predicate = (!icmp_ln1035)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 47 [1/1] (2.10ns)   --->   "%tmp_data = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %huffman_input_stream" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1043]   --->   Operation 47 'read' 'tmp_data' <Predicate = (!icmp_ln1035 & !or_ln1042)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %bitbuffer_6338_load, i32 8, i32 31" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1044]   --->   Operation 48 'partselect' 'tmp_5' <Predicate = (!icmp_ln1035 & !or_ln1042)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln1044 = zext i16 %tmp_data" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1044]   --->   Operation 49 'zext' 'zext_ln1044' <Predicate = (!icmp_ln1035 & !or_ln1042)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln1044_1 = zext i6 %add_ln1041" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1044]   --->   Operation 50 'zext' 'zext_ln1044_1' <Predicate = (!icmp_ln1035 & !or_ln1042)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.00ns)   --->   "%shl_ln1044 = shl i31 %zext_ln1044, i31 %zext_ln1044_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1044]   --->   Operation 51 'shl' 'shl_ln1044' <Predicate = (!icmp_ln1035 & !or_ln1042)> <Delay = 1.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln1044 = trunc i31 %shl_ln1044" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1044]   --->   Operation 52 'trunc' 'trunc_ln1044' <Predicate = (!icmp_ln1035 & !or_ln1042)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.17ns)   --->   "%or_ln1044 = or i24 %trunc_ln1044, i24 %tmp_5" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1044]   --->   Operation 53 'or' 'or_ln1044' <Predicate = (!icmp_ln1035 & !or_ln1042)> <Delay = 0.17> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i7 @_ssdm_op_PartSelect.i7.i31.i32.i32, i31 %shl_ln1044, i32 24, i32 30" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1044]   --->   Operation 54 'partselect' 'tmp_7' <Predicate = (!icmp_ln1035 & !or_ln1042)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%bitbuffer = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i7.i24, i7 %tmp_7, i24 %or_ln1044" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1044]   --->   Operation 55 'bitconcatenate' 'bitbuffer' <Predicate = (!icmp_ln1035 & !or_ln1042)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.46ns)   --->   "%br_ln1047 = br void %for.inc" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1047]   --->   Operation 56 'br' 'br_ln1047' <Predicate = (!icmp_ln1035 & !or_ln1042)> <Delay = 0.46>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %bitbuffer_6338_load, i32 8, i32 31" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1048]   --->   Operation 57 'partselect' 'tmp_8' <Predicate = (!icmp_ln1035 & or_ln1042)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln1048 = zext i24 %tmp_8" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1048]   --->   Operation 58 'zext' 'zext_ln1048' <Predicate = (!icmp_ln1035 & or_ln1042)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.46ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 59 'br' 'br_ln0' <Predicate = (!icmp_ln1035 & or_ln1042)> <Delay = 0.46>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%bitbuffer_7339 = phi i31 %bitbuffer, void %if.then101, i31 %zext_ln1048, void %_ZrSILi32ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit"   --->   Operation 60 'phi' 'bitbuffer_7339' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln1035 = zext i31 %bitbuffer_7339" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1035]   --->   Operation 61 'zext' 'zext_ln1035' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.46ns)   --->   "%store_ln1035 = store i32 %zext_ln1035, i32 %bitbuffer_6338" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1035]   --->   Operation 62 'store' 'store_ln1035' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln1035 = br void %for.body" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1035]   --->   Operation 63 'br' 'br_ln1035' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.041ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln1035', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1035) of constant 0 on local variable 'i', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1035 [25]  (0.460 ns)
	'load' operation 16 bit ('i', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1035) on local variable 'i', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1035 [28]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln1035', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1035) [30]  (1.121 ns)
	'store' operation 0 bit ('store_ln1035', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1035) of variable 'i', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1035 on local variable 'i', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1035 [72]  (0.460 ns)

 <State 2>: 4.171ns
The critical path consists of the following:
	'load' operation 6 bit ('bits_cntr', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1046) on local variable 'bits_cntr', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1041 [29]  (0.000 ns)
	'add' operation 6 bit ('add_ln1041', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1041) [43]  (0.840 ns)
	'icmp' operation 1 bit ('icmp_ln1042', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1042) [45]  (0.621 ns)
	'or' operation 1 bit ('or_ln1042', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1042) [46]  (0.148 ns)
	fifo read operation ('done', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1045) on port 'huffman_eos_stream' (/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1045) [58]  (2.102 ns)
	'store' operation 0 bit ('store_ln1045', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1045) of variable 'done', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1045 on local variable 'done_6' [60]  (0.460 ns)

 <State 3>: 4.199ns
The critical path consists of the following:
	fifo read operation ('tmp_data', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1043) on port 'huffman_input_stream' (/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1043) [49]  (2.102 ns)
	'shl' operation 31 bit ('shl_ln1044', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1044) [53]  (1.006 ns)
	'or' operation 24 bit ('or_ln1044', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1044) [55]  (0.171 ns)
	multiplexor before 'phi' operation 31 bit ('bitbuffer') with incoming values : ('bitbuffer', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1044) ('zext_ln1048', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1048) [69]  (0.460 ns)
	'phi' operation 31 bit ('bitbuffer') with incoming values : ('bitbuffer', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1044) ('zext_ln1048', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1048) [69]  (0.000 ns)
	'store' operation 0 bit ('store_ln1035', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1035) of variable 'zext_ln1035', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1035 on local variable 'bitbuffer_6338' [71]  (0.460 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
