<profile>

<section name = "Vitis HLS Report for 'preProcessing'" level="0">
<item name = "Date">Thu Aug  3 15:02:53 2023
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">SHA512_01</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.898 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_267">preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1, 16, 16, 64.000 ns, 64.000 ns, 16, 16, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- LOOP_PREPROCESSING_MAIN">?, ?, 2 ~ 22, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 226, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 518, 5433, -</column>
<column name="Memory">0, -, 256, 257, 0</column>
<column name="Multiplexer">-, -, -, 203, -</column>
<column name="Register">-, -, 1422, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, 1, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_267">preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1, 0, 0, 518, 5433, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="inputBuffer_V_U">preProcessing_inputBuffer_V_RAM_AUTO_1R1W, 0, 256, 257, 0, 2, 512, 1, 1024</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="bufferIndex_V_2_fu_563_p2">+, 0, 0, 9, 2, 1</column>
<column name="len_V_1_fu_406_p2">+, 0, 0, 135, 128, 7</column>
<column name="ap_block_state9">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op65_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln1065_1_fu_412_p2">icmp, 0, 0, 8, 2, 3</column>
<column name="icmp_ln1065_fu_427_p2">icmp, 0, 0, 50, 128, 1</column>
<column name="icmp_ln1069_fu_437_p2">icmp, 0, 0, 10, 7, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state8">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">54, 10, 1, 10</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="blk_strm_blk_n">9, 2, 1, 2</column>
<column name="blk_strm_din">26, 5, 1024, 5120</column>
<column name="bufferIndex_V_fu_130">9, 2, 2, 4</column>
<column name="end_nblk_strm31_blk_n">9, 2, 1, 2</column>
<column name="end_nblk_strm31_din">14, 3, 1, 3</column>
<column name="inputBuffer_V_address0">14, 3, 1, 3</column>
<column name="inputBuffer_V_address1">14, 3, 1, 3</column>
<column name="input_r_TDATA_blk_n">9, 2, 1, 2</column>
<column name="len_V_fu_134">9, 2, 128, 256</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="tid_strm36_blk_n">9, 2, 1, 2</column>
<column name="tkeep_strm35_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="bufferIndex_V_fu_130">2, 0, 2, 0</column>
<column name="grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_267_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln1065_1_reg_898">1, 0, 1, 0</column>
<column name="icmp_ln1069_reg_910">1, 0, 1, 0</column>
<column name="inp512c_V_2_reg_914">512, 0, 512, 0</column>
<column name="len_V_1_reg_893">128, 0, 128, 0</column>
<column name="len_V_fu_134">128, 0, 128, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_13_reg_927">64, 0, 64, 0</column>
<column name="tmp_tdata_V_reg_884">512, 0, 512, 0</column>
<column name="tmp_tlast_V_reg_889">1, 0, 1, 0</column>
<column name="trunc_ln232_reg_902">61, 0, 61, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, preProcessing, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, preProcessing, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, preProcessing, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, preProcessing, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, preProcessing, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, preProcessing, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, preProcessing, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, preProcessing, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, preProcessing, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, preProcessing, return value</column>
<column name="input_r_TDATA">in, 584, axis, input_r, pointer</column>
<column name="input_r_TVALID">in, 1, axis, input_r, pointer</column>
<column name="input_r_TREADY">out, 1, axis, input_r, pointer</column>
<column name="blk_strm_din">out, 1024, ap_fifo, blk_strm, pointer</column>
<column name="blk_strm_num_data_valid">in, 6, ap_fifo, blk_strm, pointer</column>
<column name="blk_strm_fifo_cap">in, 6, ap_fifo, blk_strm, pointer</column>
<column name="blk_strm_full_n">in, 1, ap_fifo, blk_strm, pointer</column>
<column name="blk_strm_write">out, 1, ap_fifo, blk_strm, pointer</column>
<column name="end_nblk_strm31_din">out, 1, ap_fifo, end_nblk_strm31, pointer</column>
<column name="end_nblk_strm31_num_data_valid">in, 6, ap_fifo, end_nblk_strm31, pointer</column>
<column name="end_nblk_strm31_fifo_cap">in, 6, ap_fifo, end_nblk_strm31, pointer</column>
<column name="end_nblk_strm31_full_n">in, 1, ap_fifo, end_nblk_strm31, pointer</column>
<column name="end_nblk_strm31_write">out, 1, ap_fifo, end_nblk_strm31, pointer</column>
<column name="tkeep_strm35_din">out, 64, ap_fifo, tkeep_strm35, pointer</column>
<column name="tkeep_strm35_num_data_valid">in, 6, ap_fifo, tkeep_strm35, pointer</column>
<column name="tkeep_strm35_fifo_cap">in, 6, ap_fifo, tkeep_strm35, pointer</column>
<column name="tkeep_strm35_full_n">in, 1, ap_fifo, tkeep_strm35, pointer</column>
<column name="tkeep_strm35_write">out, 1, ap_fifo, tkeep_strm35, pointer</column>
<column name="tid_strm36_din">out, 6, ap_fifo, tid_strm36, pointer</column>
<column name="tid_strm36_num_data_valid">in, 6, ap_fifo, tid_strm36, pointer</column>
<column name="tid_strm36_fifo_cap">in, 6, ap_fifo, tid_strm36, pointer</column>
<column name="tid_strm36_full_n">in, 1, ap_fifo, tid_strm36, pointer</column>
<column name="tid_strm36_write">out, 1, ap_fifo, tid_strm36, pointer</column>
</table>
</item>
</section>
</profile>
