// Seed: 3994722298
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(posedge id_3 == id_3) id_3 = 1;
  generate
    for (id_5 = id_5; id_5; id_1 = id_3) begin : LABEL_0
      assign id_2 = id_3;
    end
  endgenerate
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_5 = 1;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_10,
      id_9
  );
  assign modCall_1.id_2 = 0;
endmodule
