13.05.2024
Working on half adder and full adder
- half_adder_tb.v has been simulated successfully using Icarus
- 2 files have been created for the simulation: half_adder_tb.vvp and half_adder_tb.vcd

26.05.2024
8Bit Adder has been implemented and simulated.
Next logic design would be a sequencial log, a "Universal shift register" 
See: https://www.chipverify.com/digital-fundamentals/shift-register-circuit



