strict digraph "" {
	node [label="\N"];
	"962:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f55d3d0f250>",
		clk_sens=True,
		fillcolor=gold,
		label="962:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'next_state']"];
	"964:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f55d3d0f350>",
		fillcolor=springgreen,
		label="964:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"962:AL" -> "964:IF"	 [cond="[]",
		lineno=None];
	"964:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f55d3d0f4d0>",
		fillcolor=firebrick,
		label="964:NS
state <= IDLE;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f55d3d0f4d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"964:IF" -> "964:NS"	 [cond="['rst']",
		label="(!rst)",
		lineno=964];
	"965:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f55d3d0f390>",
		fillcolor=firebrick,
		label="965:NS
state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f55d3d0f390>]",
		style=filled,
		typ=NonblockingSubstitution];
	"964:IF" -> "965:NS"	 [cond="['rst']",
		label="!((!rst))",
		lineno=964];
	"Leaf_962:AL"	 [def_var="['state']",
		label="Leaf_962:AL"];
	"964:NS" -> "Leaf_962:AL"	 [cond="[]",
		lineno=None];
	"965:NS" -> "Leaf_962:AL"	 [cond="[]",
		lineno=None];
}
