module clock(output clk);
	clk = 0;
	always
		clk = ~clk;
		#5;
endmodule 