INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/LogicDesign/Lab2-Advanced/Problem_3_4/Lab2-Advanced/Lab2-Advanced.srcs/sources_1/new/Gates_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module AND3
INFO: [VRFC 10-311] analyzing module AND4
INFO: [VRFC 10-311] analyzing module AND5
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-311] analyzing module OR3
INFO: [VRFC 10-311] analyzing module OR4
INFO: [VRFC 10-311] analyzing module OR5
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module WIRE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/LogicDesign/Lab2-Advanced/Problem_3_4/Lab2-Advanced/Lab2-Advanced.srcs/sources_1/new/Lab2_NAND_Implement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NAND_Implement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lawre/Downloads/Lab2_TeamX_Multiplier_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier_4bit
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/LogicDesign/Lab2-Advanced/Problem_3_4/Lab2-Advanced/Lab2-Advanced.srcs/sim_1/new/Multipler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multipler_tb
