
assign7_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001320  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000018c  080014b0  080014b0  000024b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800163c  0800163c  00003050  2**0
                  CONTENTS
  4 .ARM          00000008  0800163c  0800163c  0000263c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08001644  08001644  00003050  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001644  08001644  00002644  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001648  08001648  00002648  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000050  20000000  0800164c  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00003050  2**0
                  CONTENTS
 10 .bss          0000016c  20000050  20000050  00003050  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200001bc  200001bc  00003050  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00003050  2**0
                  CONTENTS, READONLY
 13 .debug_info   000019ad  00000000  00000000  00003080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000745  00000000  00000000  00004a2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000158  00000000  00000000  00005178  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000000e4  00000000  00000000  000052d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00001474  00000000  00000000  000053b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00001e5a  00000000  00000000  00006828  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008c344  00000000  00000000  00008682  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000949c6  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000a40  00000000  00000000  00094a0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 0000001f  00000000  00000000  0009544c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000071  00000000  00000000  0009546b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000050 	.word	0x20000050
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08001498 	.word	0x08001498

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000054 	.word	0x20000054
 80001cc:	08001498 	.word	0x08001498

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <LedInit>:
 */

#include "led.h"
#include "stm32f4xx.h"

void LedInit(uint32_t pin) {
 8000280:	b480      	push	{r7}
 8000282:	b083      	sub	sp, #12
 8000284:	af00      	add	r7, sp, #0
 8000286:	6078      	str	r0, [r7, #4]
	// enable gpio clock (in AHB1ENR)
	RCC->AHB1ENR |= BV(LED_GPIO_EN);
 8000288:	4b29      	ldr	r3, [pc, #164]	@ (8000330 <LedInit+0xb0>)
 800028a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800028c:	4a28      	ldr	r2, [pc, #160]	@ (8000330 <LedInit+0xb0>)
 800028e:	f043 0308 	orr.w	r3, r3, #8
 8000292:	6313      	str	r3, [r2, #48]	@ 0x30
	// set gpio pin as output (in MODER)
	LED_GPIO->MODER &= ~BV(pin * 2 + 1);
 8000294:	4b27      	ldr	r3, [pc, #156]	@ (8000334 <LedInit+0xb4>)
 8000296:	681b      	ldr	r3, [r3, #0]
 8000298:	687a      	ldr	r2, [r7, #4]
 800029a:	0052      	lsls	r2, r2, #1
 800029c:	3201      	adds	r2, #1
 800029e:	2101      	movs	r1, #1
 80002a0:	fa01 f202 	lsl.w	r2, r1, r2
 80002a4:	43d2      	mvns	r2, r2
 80002a6:	4611      	mov	r1, r2
 80002a8:	4a22      	ldr	r2, [pc, #136]	@ (8000334 <LedInit+0xb4>)
 80002aa:	400b      	ands	r3, r1
 80002ac:	6013      	str	r3, [r2, #0]
	LED_GPIO->MODER |= BV(pin * 2);
 80002ae:	4b21      	ldr	r3, [pc, #132]	@ (8000334 <LedInit+0xb4>)
 80002b0:	681b      	ldr	r3, [r3, #0]
 80002b2:	687a      	ldr	r2, [r7, #4]
 80002b4:	0052      	lsls	r2, r2, #1
 80002b6:	2101      	movs	r1, #1
 80002b8:	fa01 f202 	lsl.w	r2, r1, r2
 80002bc:	4611      	mov	r1, r2
 80002be:	4a1d      	ldr	r2, [pc, #116]	@ (8000334 <LedInit+0xb4>)
 80002c0:	430b      	orrs	r3, r1
 80002c2:	6013      	str	r3, [r2, #0]
	// set gpio pin speed to low (in OSPEEDR)
	LED_GPIO->OSPEEDR &= ~(BV(pin * 2 + 1) | BV(pin * 2));
 80002c4:	4b1b      	ldr	r3, [pc, #108]	@ (8000334 <LedInit+0xb4>)
 80002c6:	689b      	ldr	r3, [r3, #8]
 80002c8:	687a      	ldr	r2, [r7, #4]
 80002ca:	0052      	lsls	r2, r2, #1
 80002cc:	3201      	adds	r2, #1
 80002ce:	2101      	movs	r1, #1
 80002d0:	4091      	lsls	r1, r2
 80002d2:	687a      	ldr	r2, [r7, #4]
 80002d4:	0052      	lsls	r2, r2, #1
 80002d6:	2001      	movs	r0, #1
 80002d8:	fa00 f202 	lsl.w	r2, r0, r2
 80002dc:	430a      	orrs	r2, r1
 80002de:	43d2      	mvns	r2, r2
 80002e0:	4611      	mov	r1, r2
 80002e2:	4a14      	ldr	r2, [pc, #80]	@ (8000334 <LedInit+0xb4>)
 80002e4:	400b      	ands	r3, r1
 80002e6:	6093      	str	r3, [r2, #8]
	// set gpio pin no pull up, no pull down (in PUPDR)
	LED_GPIO->PUPDR &= ~(BV(pin * 2 + 1) | BV(pin * 2));
 80002e8:	4b12      	ldr	r3, [pc, #72]	@ (8000334 <LedInit+0xb4>)
 80002ea:	68db      	ldr	r3, [r3, #12]
 80002ec:	687a      	ldr	r2, [r7, #4]
 80002ee:	0052      	lsls	r2, r2, #1
 80002f0:	3201      	adds	r2, #1
 80002f2:	2101      	movs	r1, #1
 80002f4:	4091      	lsls	r1, r2
 80002f6:	687a      	ldr	r2, [r7, #4]
 80002f8:	0052      	lsls	r2, r2, #1
 80002fa:	2001      	movs	r0, #1
 80002fc:	fa00 f202 	lsl.w	r2, r0, r2
 8000300:	430a      	orrs	r2, r1
 8000302:	43d2      	mvns	r2, r2
 8000304:	4611      	mov	r1, r2
 8000306:	4a0b      	ldr	r2, [pc, #44]	@ (8000334 <LedInit+0xb4>)
 8000308:	400b      	ands	r3, r1
 800030a:	60d3      	str	r3, [r2, #12]
	// set gpio pin type as push-pull (in OTYPER)
	LED_GPIO->OTYPER &= ~BV(pin);
 800030c:	4b09      	ldr	r3, [pc, #36]	@ (8000334 <LedInit+0xb4>)
 800030e:	685b      	ldr	r3, [r3, #4]
 8000310:	2101      	movs	r1, #1
 8000312:	687a      	ldr	r2, [r7, #4]
 8000314:	fa01 f202 	lsl.w	r2, r1, r2
 8000318:	43d2      	mvns	r2, r2
 800031a:	4611      	mov	r1, r2
 800031c:	4a05      	ldr	r2, [pc, #20]	@ (8000334 <LedInit+0xb4>)
 800031e:	400b      	ands	r3, r1
 8000320:	6053      	str	r3, [r2, #4]
}
 8000322:	bf00      	nop
 8000324:	370c      	adds	r7, #12
 8000326:	46bd      	mov	sp, r7
 8000328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800032c:	4770      	bx	lr
 800032e:	bf00      	nop
 8000330:	40023800 	.word	0x40023800
 8000334:	40020c00 	.word	0x40020c00

08000338 <LedOn>:

void LedOn(uint32_t pin) {
 8000338:	b480      	push	{r7}
 800033a:	b083      	sub	sp, #12
 800033c:	af00      	add	r7, sp, #0
 800033e:	6078      	str	r0, [r7, #4]
	// set led pin (in ODR)
	LED_GPIO->ODR |= BV(pin);
 8000340:	4b07      	ldr	r3, [pc, #28]	@ (8000360 <LedOn+0x28>)
 8000342:	695b      	ldr	r3, [r3, #20]
 8000344:	2101      	movs	r1, #1
 8000346:	687a      	ldr	r2, [r7, #4]
 8000348:	fa01 f202 	lsl.w	r2, r1, r2
 800034c:	4611      	mov	r1, r2
 800034e:	4a04      	ldr	r2, [pc, #16]	@ (8000360 <LedOn+0x28>)
 8000350:	430b      	orrs	r3, r1
 8000352:	6153      	str	r3, [r2, #20]
}
 8000354:	bf00      	nop
 8000356:	370c      	adds	r7, #12
 8000358:	46bd      	mov	sp, r7
 800035a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800035e:	4770      	bx	lr
 8000360:	40020c00 	.word	0x40020c00

08000364 <LedOff>:

void LedOff(uint32_t pin) {
 8000364:	b480      	push	{r7}
 8000366:	b083      	sub	sp, #12
 8000368:	af00      	add	r7, sp, #0
 800036a:	6078      	str	r0, [r7, #4]
	// clear led pin (in ODR)
	LED_GPIO->ODR &= ~BV(pin);
 800036c:	4b08      	ldr	r3, [pc, #32]	@ (8000390 <LedOff+0x2c>)
 800036e:	695b      	ldr	r3, [r3, #20]
 8000370:	2101      	movs	r1, #1
 8000372:	687a      	ldr	r2, [r7, #4]
 8000374:	fa01 f202 	lsl.w	r2, r1, r2
 8000378:	43d2      	mvns	r2, r2
 800037a:	4611      	mov	r1, r2
 800037c:	4a04      	ldr	r2, [pc, #16]	@ (8000390 <LedOff+0x2c>)
 800037e:	400b      	ands	r3, r1
 8000380:	6153      	str	r3, [r2, #20]
}
 8000382:	bf00      	nop
 8000384:	370c      	adds	r7, #12
 8000386:	46bd      	mov	sp, r7
 8000388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop
 8000390:	40020c00 	.word	0x40020c00

08000394 <main>:
#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif

int main(void)
{
 8000394:	b580      	push	{r7, lr}
 8000396:	b086      	sub	sp, #24
 8000398:	af00      	add	r7, sp, #0
	int c=0;
 800039a:	2300      	movs	r3, #0
 800039c:	617b      	str	r3, [r7, #20]
	char s[16];
	SystemInit();
 800039e:	f000 f91f 	bl	80005e0 <SystemInit>
	LedInit(LED_RED);
 80003a2:	200e      	movs	r0, #14
 80003a4:	f7ff ff6c 	bl	8000280 <LedInit>
	LedInit(LED_BLUE);
 80003a8:	200f      	movs	r0, #15
 80003aa:	f7ff ff69 	bl	8000280 <LedInit>
	UartInit(BAUD_9600);
 80003ae:	f44f 5016 	mov.w	r0, #9600	@ 0x2580
 80003b2:	f000 f94b 	bl	800064c <UartInit>
	SwitchInit(SWITCH);
 80003b6:	2000      	movs	r0, #0
 80003b8:	f000 f866 	bl	8000488 <SwitchInit>
	while(1) {
		UartPuts("Choose Below: \n");
 80003bc:	481d      	ldr	r0, [pc, #116]	@ (8000434 <main+0xa0>)
 80003be:	f000 f9e1 	bl	8000784 <UartPuts>
		UartPuts("\r1. Red LED ON\n");
 80003c2:	481d      	ldr	r0, [pc, #116]	@ (8000438 <main+0xa4>)
 80003c4:	f000 f9de 	bl	8000784 <UartPuts>
		UartPuts("\r2. Red LED OFF\n");
 80003c8:	481c      	ldr	r0, [pc, #112]	@ (800043c <main+0xa8>)
 80003ca:	f000 f9db 	bl	8000784 <UartPuts>
		UartPuts("\r3. Blue LED ON\n");
 80003ce:	481c      	ldr	r0, [pc, #112]	@ (8000440 <main+0xac>)
 80003d0:	f000 f9d8 	bl	8000784 <UartPuts>
		UartPuts("\r4. Blue LED OFF\n");
 80003d4:	481b      	ldr	r0, [pc, #108]	@ (8000444 <main+0xb0>)
 80003d6:	f000 f9d5 	bl	8000784 <UartPuts>
		UartGets(s);
 80003da:	1d3b      	adds	r3, r7, #4
 80003dc:	4618      	mov	r0, r3
 80003de:	f000 f9ed 	bl	80007bc <UartGets>
		sscanf(s,"%d",&c);
 80003e2:	f107 0214 	add.w	r2, r7, #20
 80003e6:	1d3b      	adds	r3, r7, #4
 80003e8:	4917      	ldr	r1, [pc, #92]	@ (8000448 <main+0xb4>)
 80003ea:	4618      	mov	r0, r3
 80003ec:	f000 fa36 	bl	800085c <siscanf>
		switch(c){
 80003f0:	697b      	ldr	r3, [r7, #20]
 80003f2:	3b01      	subs	r3, #1
 80003f4:	2b03      	cmp	r3, #3
 80003f6:	d8e1      	bhi.n	80003bc <main+0x28>
 80003f8:	a201      	add	r2, pc, #4	@ (adr r2, 8000400 <main+0x6c>)
 80003fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003fe:	bf00      	nop
 8000400:	08000411 	.word	0x08000411
 8000404:	08000419 	.word	0x08000419
 8000408:	08000421 	.word	0x08000421
 800040c:	08000429 	.word	0x08000429
			case 1:LedOn(LED_RED);
 8000410:	200e      	movs	r0, #14
 8000412:	f7ff ff91 	bl	8000338 <LedOn>
			break;
 8000416:	e00c      	b.n	8000432 <main+0x9e>
			case 2:LedOff(LED_RED);
 8000418:	200e      	movs	r0, #14
 800041a:	f7ff ffa3 	bl	8000364 <LedOff>
			break;
 800041e:	e008      	b.n	8000432 <main+0x9e>
			case 3:LedOn(LED_BLUE);
 8000420:	200f      	movs	r0, #15
 8000422:	f7ff ff89 	bl	8000338 <LedOn>
			break;
 8000426:	e004      	b.n	8000432 <main+0x9e>
			case 4:LedOff(LED_BLUE);
 8000428:	200f      	movs	r0, #15
 800042a:	f7ff ff9b 	bl	8000364 <LedOff>
			break;
 800042e:	bf00      	nop
 8000430:	e7c4      	b.n	80003bc <main+0x28>
		UartPuts("Choose Below: \n");
 8000432:	e7c3      	b.n	80003bc <main+0x28>
 8000434:	080014b0 	.word	0x080014b0
 8000438:	080014c0 	.word	0x080014c0
 800043c:	080014d0 	.word	0x080014d0
 8000440:	080014e4 	.word	0x080014e4
 8000444:	080014f8 	.word	0x080014f8
 8000448:	0800150c 	.word	0x0800150c

0800044c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800044c:	b480      	push	{r7}
 800044e:	b083      	sub	sp, #12
 8000450:	af00      	add	r7, sp, #0
 8000452:	4603      	mov	r3, r0
 8000454:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000456:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800045a:	2b00      	cmp	r3, #0
 800045c:	db0b      	blt.n	8000476 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800045e:	79fb      	ldrb	r3, [r7, #7]
 8000460:	f003 021f 	and.w	r2, r3, #31
 8000464:	4907      	ldr	r1, [pc, #28]	@ (8000484 <__NVIC_EnableIRQ+0x38>)
 8000466:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800046a:	095b      	lsrs	r3, r3, #5
 800046c:	2001      	movs	r0, #1
 800046e:	fa00 f202 	lsl.w	r2, r0, r2
 8000472:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000476:	bf00      	nop
 8000478:	370c      	adds	r7, #12
 800047a:	46bd      	mov	sp, r7
 800047c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000480:	4770      	bx	lr
 8000482:	bf00      	nop
 8000484:	e000e100 	.word	0xe000e100

08000488 <SwitchInit>:
 *      Author: Yaash
 */

#include "switch.h"

void SwitchInit(uint32_t pin) {
 8000488:	b580      	push	{r7, lr}
 800048a:	b082      	sub	sp, #8
 800048c:	af00      	add	r7, sp, #0
 800048e:	6078      	str	r0, [r7, #4]
	// enable gpio clock (in AHB1ENR)
	RCC->AHB1ENR |= BV(SWITCH_GPIO_EN);
 8000490:	4b2a      	ldr	r3, [pc, #168]	@ (800053c <SwitchInit+0xb4>)
 8000492:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000494:	4a29      	ldr	r2, [pc, #164]	@ (800053c <SwitchInit+0xb4>)
 8000496:	f043 0301 	orr.w	r3, r3, #1
 800049a:	6313      	str	r3, [r2, #48]	@ 0x30
	// set gpio pin as input (in MODER)
	SWITCH_GPIO->MODER &= ~(BV(pin * 2 + 1) | BV(pin * 2));
 800049c:	4b28      	ldr	r3, [pc, #160]	@ (8000540 <SwitchInit+0xb8>)
 800049e:	681b      	ldr	r3, [r3, #0]
 80004a0:	687a      	ldr	r2, [r7, #4]
 80004a2:	0052      	lsls	r2, r2, #1
 80004a4:	3201      	adds	r2, #1
 80004a6:	2101      	movs	r1, #1
 80004a8:	4091      	lsls	r1, r2
 80004aa:	687a      	ldr	r2, [r7, #4]
 80004ac:	0052      	lsls	r2, r2, #1
 80004ae:	2001      	movs	r0, #1
 80004b0:	fa00 f202 	lsl.w	r2, r0, r2
 80004b4:	430a      	orrs	r2, r1
 80004b6:	43d2      	mvns	r2, r2
 80004b8:	4611      	mov	r1, r2
 80004ba:	4a21      	ldr	r2, [pc, #132]	@ (8000540 <SwitchInit+0xb8>)
 80004bc:	400b      	ands	r3, r1
 80004be:	6013      	str	r3, [r2, #0]
	// set gpio pin speed to low (in OSPEEDR)
	SWITCH_GPIO->OSPEEDR &= ~(BV(pin * 2 + 1) | BV(pin * 2));
 80004c0:	4b1f      	ldr	r3, [pc, #124]	@ (8000540 <SwitchInit+0xb8>)
 80004c2:	689b      	ldr	r3, [r3, #8]
 80004c4:	687a      	ldr	r2, [r7, #4]
 80004c6:	0052      	lsls	r2, r2, #1
 80004c8:	3201      	adds	r2, #1
 80004ca:	2101      	movs	r1, #1
 80004cc:	4091      	lsls	r1, r2
 80004ce:	687a      	ldr	r2, [r7, #4]
 80004d0:	0052      	lsls	r2, r2, #1
 80004d2:	2001      	movs	r0, #1
 80004d4:	fa00 f202 	lsl.w	r2, r0, r2
 80004d8:	430a      	orrs	r2, r1
 80004da:	43d2      	mvns	r2, r2
 80004dc:	4611      	mov	r1, r2
 80004de:	4a18      	ldr	r2, [pc, #96]	@ (8000540 <SwitchInit+0xb8>)
 80004e0:	400b      	ands	r3, r1
 80004e2:	6093      	str	r3, [r2, #8]
	// set gpio pin no pull up, no pull down (in PUPDR)
	SWITCH_GPIO->PUPDR &= ~(BV(pin * 2 + 1) | BV(pin * 2));
 80004e4:	4b16      	ldr	r3, [pc, #88]	@ (8000540 <SwitchInit+0xb8>)
 80004e6:	68db      	ldr	r3, [r3, #12]
 80004e8:	687a      	ldr	r2, [r7, #4]
 80004ea:	0052      	lsls	r2, r2, #1
 80004ec:	3201      	adds	r2, #1
 80004ee:	2101      	movs	r1, #1
 80004f0:	4091      	lsls	r1, r2
 80004f2:	687a      	ldr	r2, [r7, #4]
 80004f4:	0052      	lsls	r2, r2, #1
 80004f6:	2001      	movs	r0, #1
 80004f8:	fa00 f202 	lsl.w	r2, r0, r2
 80004fc:	430a      	orrs	r2, r1
 80004fe:	43d2      	mvns	r2, r2
 8000500:	4611      	mov	r1, r2
 8000502:	4a0f      	ldr	r2, [pc, #60]	@ (8000540 <SwitchInit+0xb8>)
 8000504:	400b      	ands	r3, r1
 8000506:	60d3      	str	r3, [r2, #12]
	// enable falling edge detection (in FTSR)
	EXTI->FTSR |= BV(SWITCH);
 8000508:	4b0e      	ldr	r3, [pc, #56]	@ (8000544 <SwitchInit+0xbc>)
 800050a:	68db      	ldr	r3, [r3, #12]
 800050c:	4a0d      	ldr	r2, [pc, #52]	@ (8000544 <SwitchInit+0xbc>)
 800050e:	f043 0301 	orr.w	r3, r3, #1
 8000512:	60d3      	str	r3, [r2, #12]
	// enable (unmask) exti interrupt (in IMR)
	EXTI->IMR |= BV(SWITCH);
 8000514:	4b0b      	ldr	r3, [pc, #44]	@ (8000544 <SwitchInit+0xbc>)
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	4a0a      	ldr	r2, [pc, #40]	@ (8000544 <SwitchInit+0xbc>)
 800051a:	f043 0301 	orr.w	r3, r3, #1
 800051e:	6013      	str	r3, [r2, #0]
	// select exti interrupt (in SYSCFG->EXTICRx)
	SYSCFG->EXTICR[0] &= ~(BV(3) | BV(2) | BV(1) | BV(0));
 8000520:	4b09      	ldr	r3, [pc, #36]	@ (8000548 <SwitchInit+0xc0>)
 8000522:	689b      	ldr	r3, [r3, #8]
 8000524:	4a08      	ldr	r2, [pc, #32]	@ (8000548 <SwitchInit+0xc0>)
 8000526:	f023 030f 	bic.w	r3, r3, #15
 800052a:	6093      	str	r3, [r2, #8]
	// enable exti in NVIC (ISER or NVIC_EnableIRQ())
	//NVIC->ISER[0] |= BV(EXTI0_IRQn);
	NVIC_EnableIRQ(EXTI0_IRQn);
 800052c:	2006      	movs	r0, #6
 800052e:	f7ff ff8d 	bl	800044c <__NVIC_EnableIRQ>
}
 8000532:	bf00      	nop
 8000534:	3708      	adds	r7, #8
 8000536:	46bd      	mov	sp, r7
 8000538:	bd80      	pop	{r7, pc}
 800053a:	bf00      	nop
 800053c:	40023800 	.word	0x40023800
 8000540:	40020000 	.word	0x40020000
 8000544:	40013c00 	.word	0x40013c00
 8000548:	40013800 	.word	0x40013800

0800054c <EXTI0_IRQHandler>:

// Global flag for interrupt
volatile int exti0_flag = 0;

// Switch EXTT0 IRQ Handler
void EXTI0_IRQHandler(void) {
 800054c:	b480      	push	{r7}
 800054e:	af00      	add	r7, sp, #0
    // Acknowledge interrupt (in PR)
	EXTI->PR |= BV(SWITCH);
 8000550:	4b06      	ldr	r3, [pc, #24]	@ (800056c <EXTI0_IRQHandler+0x20>)
 8000552:	695b      	ldr	r3, [r3, #20]
 8000554:	4a05      	ldr	r2, [pc, #20]	@ (800056c <EXTI0_IRQHandler+0x20>)
 8000556:	f043 0301 	orr.w	r3, r3, #1
 800055a:	6153      	str	r3, [r2, #20]
	// Handle interrupt
	exti0_flag = 1;
 800055c:	4b04      	ldr	r3, [pc, #16]	@ (8000570 <EXTI0_IRQHandler+0x24>)
 800055e:	2201      	movs	r2, #1
 8000560:	601a      	str	r2, [r3, #0]
}
 8000562:	bf00      	nop
 8000564:	46bd      	mov	sp, r7
 8000566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056a:	4770      	bx	lr
 800056c:	40013c00 	.word	0x40013c00
 8000570:	2000006c 	.word	0x2000006c

08000574 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b086      	sub	sp, #24
 8000578:	af00      	add	r7, sp, #0
 800057a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800057c:	4a14      	ldr	r2, [pc, #80]	@ (80005d0 <_sbrk+0x5c>)
 800057e:	4b15      	ldr	r3, [pc, #84]	@ (80005d4 <_sbrk+0x60>)
 8000580:	1ad3      	subs	r3, r2, r3
 8000582:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000584:	697b      	ldr	r3, [r7, #20]
 8000586:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000588:	4b13      	ldr	r3, [pc, #76]	@ (80005d8 <_sbrk+0x64>)
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	2b00      	cmp	r3, #0
 800058e:	d102      	bne.n	8000596 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000590:	4b11      	ldr	r3, [pc, #68]	@ (80005d8 <_sbrk+0x64>)
 8000592:	4a12      	ldr	r2, [pc, #72]	@ (80005dc <_sbrk+0x68>)
 8000594:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000596:	4b10      	ldr	r3, [pc, #64]	@ (80005d8 <_sbrk+0x64>)
 8000598:	681a      	ldr	r2, [r3, #0]
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	4413      	add	r3, r2
 800059e:	693a      	ldr	r2, [r7, #16]
 80005a0:	429a      	cmp	r2, r3
 80005a2:	d207      	bcs.n	80005b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80005a4:	f000 f986 	bl	80008b4 <__errno>
 80005a8:	4603      	mov	r3, r0
 80005aa:	220c      	movs	r2, #12
 80005ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80005ae:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80005b2:	e009      	b.n	80005c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80005b4:	4b08      	ldr	r3, [pc, #32]	@ (80005d8 <_sbrk+0x64>)
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80005ba:	4b07      	ldr	r3, [pc, #28]	@ (80005d8 <_sbrk+0x64>)
 80005bc:	681a      	ldr	r2, [r3, #0]
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	4413      	add	r3, r2
 80005c2:	4a05      	ldr	r2, [pc, #20]	@ (80005d8 <_sbrk+0x64>)
 80005c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80005c6:	68fb      	ldr	r3, [r7, #12]
}
 80005c8:	4618      	mov	r0, r3
 80005ca:	3718      	adds	r7, #24
 80005cc:	46bd      	mov	sp, r7
 80005ce:	bd80      	pop	{r7, pc}
 80005d0:	20020000 	.word	0x20020000
 80005d4:	00000400 	.word	0x00000400
 80005d8:	20000070 	.word	0x20000070
 80005dc:	200001c0 	.word	0x200001c0

080005e0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	af00      	add	r7, sp, #0
  DWT_Init();
 80005e4:	f000 f802 	bl	80005ec <DWT_Init>
}
 80005e8:	bf00      	nop
 80005ea:	bd80      	pop	{r7, pc}

080005ec <DWT_Init>:
}
#pragma GCC pop_options


uint32_t DWT_Init(void)
{
 80005ec:	b480      	push	{r7}
 80005ee:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 80005f0:	4b14      	ldr	r3, [pc, #80]	@ (8000644 <DWT_Init+0x58>)
 80005f2:	68db      	ldr	r3, [r3, #12]
 80005f4:	4a13      	ldr	r2, [pc, #76]	@ (8000644 <DWT_Init+0x58>)
 80005f6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80005fa:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 80005fc:	4b11      	ldr	r3, [pc, #68]	@ (8000644 <DWT_Init+0x58>)
 80005fe:	68db      	ldr	r3, [r3, #12]
 8000600:	4a10      	ldr	r2, [pc, #64]	@ (8000644 <DWT_Init+0x58>)
 8000602:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000606:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000608:	4b0f      	ldr	r3, [pc, #60]	@ (8000648 <DWT_Init+0x5c>)
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	4a0e      	ldr	r2, [pc, #56]	@ (8000648 <DWT_Init+0x5c>)
 800060e:	f023 0301 	bic.w	r3, r3, #1
 8000612:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000614:	4b0c      	ldr	r3, [pc, #48]	@ (8000648 <DWT_Init+0x5c>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	4a0b      	ldr	r2, [pc, #44]	@ (8000648 <DWT_Init+0x5c>)
 800061a:	f043 0301 	orr.w	r3, r3, #1
 800061e:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 8000620:	4b09      	ldr	r3, [pc, #36]	@ (8000648 <DWT_Init+0x5c>)
 8000622:	2200      	movs	r2, #0
 8000624:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 8000626:	bf00      	nop
    __ASM volatile ("NOP");
 8000628:	bf00      	nop
    __ASM volatile ("NOP");
 800062a:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 800062c:	4b06      	ldr	r3, [pc, #24]	@ (8000648 <DWT_Init+0x5c>)
 800062e:	685b      	ldr	r3, [r3, #4]
 8000630:	2b00      	cmp	r3, #0
 8000632:	bf0c      	ite	eq
 8000634:	2301      	moveq	r3, #1
 8000636:	2300      	movne	r3, #0
 8000638:	b2db      	uxtb	r3, r3
}
 800063a:	4618      	mov	r0, r3
 800063c:	46bd      	mov	sp, r7
 800063e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000642:	4770      	bx	lr
 8000644:	e000edf0 	.word	0xe000edf0
 8000648:	e0001000 	.word	0xe0001000

0800064c <UartInit>:

#define TX_PIN	2
#define RX_PIN	3
#define USART_ALT_FN	7

void UartInit(uint32_t baud) {
 800064c:	b480      	push	{r7}
 800064e:	b083      	sub	sp, #12
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
	// UART GPIO Init -- PA.2 (Tx) and PA.3 (Rx)
	// enable clock
	RCC->AHB1ENR |= BV(RCC_AHB1ENR_GPIOAEN_Pos);
 8000654:	4b31      	ldr	r3, [pc, #196]	@ (800071c <UartInit+0xd0>)
 8000656:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000658:	4a30      	ldr	r2, [pc, #192]	@ (800071c <UartInit+0xd0>)
 800065a:	f043 0301 	orr.w	r3, r3, #1
 800065e:	6313      	str	r3, [r2, #48]	@ 0x30
	//	alt fn = 0111 = 7 (Uart Tx and Rx)
	GPIOA->AFR[0] |= ((USART_ALT_FN << GPIO_AFRL_AFSEL3_Pos) | (USART_ALT_FN << GPIO_AFRL_AFSEL2_Pos));
 8000660:	4b2f      	ldr	r3, [pc, #188]	@ (8000720 <UartInit+0xd4>)
 8000662:	6a1b      	ldr	r3, [r3, #32]
 8000664:	4a2e      	ldr	r2, [pc, #184]	@ (8000720 <UartInit+0xd4>)
 8000666:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 800066a:	6213      	str	r3, [r2, #32]
	// 	mode=10 (alt fn), speed=00 (low), pupdr=00 (none), typer=0 (push-pull)
	GPIOA->MODER |= (BV(TX_PIN * 2 + 1) | BV(RX_PIN * 2 + 1));
 800066c:	4b2c      	ldr	r3, [pc, #176]	@ (8000720 <UartInit+0xd4>)
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	4a2b      	ldr	r2, [pc, #172]	@ (8000720 <UartInit+0xd4>)
 8000672:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 8000676:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &= ~(BV(TX_PIN * 2) | BV(RX_PIN * 2));
 8000678:	4b29      	ldr	r3, [pc, #164]	@ (8000720 <UartInit+0xd4>)
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	4a28      	ldr	r2, [pc, #160]	@ (8000720 <UartInit+0xd4>)
 800067e:	f023 0350 	bic.w	r3, r3, #80	@ 0x50
 8000682:	6013      	str	r3, [r2, #0]
	GPIOA->OSPEEDR &= ~(BV(TX_PIN * 2) | BV(TX_PIN * 2 + 1) | BV(RX_PIN * 2) | BV(RX_PIN * 2 + 1));
 8000684:	4b26      	ldr	r3, [pc, #152]	@ (8000720 <UartInit+0xd4>)
 8000686:	689b      	ldr	r3, [r3, #8]
 8000688:	4a25      	ldr	r2, [pc, #148]	@ (8000720 <UartInit+0xd4>)
 800068a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800068e:	6093      	str	r3, [r2, #8]
	GPIOA->PUPDR &= ~(BV(TX_PIN * 2) | BV(TX_PIN * 2 + 1) | BV(RX_PIN * 2) | BV(RX_PIN * 2 + 1));
 8000690:	4b23      	ldr	r3, [pc, #140]	@ (8000720 <UartInit+0xd4>)
 8000692:	68db      	ldr	r3, [r3, #12]
 8000694:	4a22      	ldr	r2, [pc, #136]	@ (8000720 <UartInit+0xd4>)
 8000696:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800069a:	60d3      	str	r3, [r2, #12]
	GPIOA->OTYPER &= ~(BV(TX_PIN) | BV(RX_PIN));
 800069c:	4b20      	ldr	r3, [pc, #128]	@ (8000720 <UartInit+0xd4>)
 800069e:	685b      	ldr	r3, [r3, #4]
 80006a0:	4a1f      	ldr	r2, [pc, #124]	@ (8000720 <UartInit+0xd4>)
 80006a2:	f023 030c 	bic.w	r3, r3, #12
 80006a6:	6053      	str	r3, [r2, #4]

	// UART Config
	// enable uart clock
	RCC->APB1ENR |= BV(RCC_APB1ENR_USART2EN_Pos);
 80006a8:	4b1c      	ldr	r3, [pc, #112]	@ (800071c <UartInit+0xd0>)
 80006aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006ac:	4a1b      	ldr	r2, [pc, #108]	@ (800071c <UartInit+0xd0>)
 80006ae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80006b2:	6413      	str	r3, [r2, #64]	@ 0x40
	// tx en (TE=1), rx en (RE=1), wordlen=8 (M=0), OVER8=0, disable parity (PCE=0)
	USART2->CR1 = BV(USART_CR1_TE_Pos) | BV(USART_CR1_RE_Pos);
 80006b4:	4b1b      	ldr	r3, [pc, #108]	@ (8000724 <UartInit+0xd8>)
 80006b6:	220c      	movs	r2, #12
 80006b8:	60da      	str	r2, [r3, #12]
	// 1 stop bit (STOP=00), disable clock (CLKEN=0)
	USART2->CR2 = 0x00000000;
 80006ba:	4b1a      	ldr	r3, [pc, #104]	@ (8000724 <UartInit+0xd8>)
 80006bc:	2200      	movs	r2, #0
 80006be:	611a      	str	r2, [r3, #16]
	// no hw control, no irda, no dma, no interupts
	USART2->CR3 = 0x00000000;
 80006c0:	4b18      	ldr	r3, [pc, #96]	@ (8000724 <UartInit+0xd8>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	615a      	str	r2, [r3, #20]
	// set BRR for given baud rate
	switch(baud) {
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	f5b3 3fe1 	cmp.w	r3, #115200	@ 0x1c200
 80006cc:	d016      	beq.n	80006fc <UartInit+0xb0>
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	f5b3 3fe1 	cmp.w	r3, #115200	@ 0x1c200
 80006d4:	d816      	bhi.n	8000704 <UartInit+0xb8>
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	f5b3 5f16 	cmp.w	r3, #9600	@ 0x2580
 80006dc:	d004      	beq.n	80006e8 <UartInit+0x9c>
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	f5b3 4f16 	cmp.w	r3, #38400	@ 0x9600
 80006e4:	d005      	beq.n	80006f2 <UartInit+0xa6>
 80006e6:	e00d      	b.n	8000704 <UartInit+0xb8>
		case BAUD_9600:
			USART2->BRR = BAUD_BRR_9600;
 80006e8:	4b0e      	ldr	r3, [pc, #56]	@ (8000724 <UartInit+0xd8>)
 80006ea:	f240 6283 	movw	r2, #1667	@ 0x683
 80006ee:	609a      	str	r2, [r3, #8]
			break;
 80006f0:	e008      	b.n	8000704 <UartInit+0xb8>
		case BAUD_38400:
			USART2->BRR = BAUD_BRR_38400;
 80006f2:	4b0c      	ldr	r3, [pc, #48]	@ (8000724 <UartInit+0xd8>)
 80006f4:	f240 12a1 	movw	r2, #417	@ 0x1a1
 80006f8:	609a      	str	r2, [r3, #8]
			break;
 80006fa:	e003      	b.n	8000704 <UartInit+0xb8>
		case BAUD_115200:
			USART2->BRR = BAUD_BRR_115200;
 80006fc:	4b09      	ldr	r3, [pc, #36]	@ (8000724 <UartInit+0xd8>)
 80006fe:	228b      	movs	r2, #139	@ 0x8b
 8000700:	609a      	str	r2, [r3, #8]
			break;
 8000702:	bf00      	nop
	}
	// uart enable (UE=1)
	USART2->CR1 |= BV(USART_CR1_UE_Pos);
 8000704:	4b07      	ldr	r3, [pc, #28]	@ (8000724 <UartInit+0xd8>)
 8000706:	68db      	ldr	r3, [r3, #12]
 8000708:	4a06      	ldr	r2, [pc, #24]	@ (8000724 <UartInit+0xd8>)
 800070a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800070e:	60d3      	str	r3, [r2, #12]
}
 8000710:	bf00      	nop
 8000712:	370c      	adds	r7, #12
 8000714:	46bd      	mov	sp, r7
 8000716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071a:	4770      	bx	lr
 800071c:	40023800 	.word	0x40023800
 8000720:	40020000 	.word	0x40020000
 8000724:	40004400 	.word	0x40004400

08000728 <UartPutch>:

void UartPutch(uint8_t ch) {
 8000728:	b480      	push	{r7}
 800072a:	b083      	sub	sp, #12
 800072c:	af00      	add	r7, sp, #0
 800072e:	4603      	mov	r3, r0
 8000730:	71fb      	strb	r3, [r7, #7]
	// wait until TDR is empty
	while((USART2->SR & BV(USART_SR_TXE_Pos)) == 0)
 8000732:	bf00      	nop
 8000734:	4b07      	ldr	r3, [pc, #28]	@ (8000754 <UartPutch+0x2c>)
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800073c:	2b00      	cmp	r3, #0
 800073e:	d0f9      	beq.n	8000734 <UartPutch+0xc>
		;
	// write new byte in TDR
	USART2->DR = ch;
 8000740:	4a04      	ldr	r2, [pc, #16]	@ (8000754 <UartPutch+0x2c>)
 8000742:	79fb      	ldrb	r3, [r7, #7]
 8000744:	6053      	str	r3, [r2, #4]
}
 8000746:	bf00      	nop
 8000748:	370c      	adds	r7, #12
 800074a:	46bd      	mov	sp, r7
 800074c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000750:	4770      	bx	lr
 8000752:	bf00      	nop
 8000754:	40004400 	.word	0x40004400

08000758 <UartGetch>:

uint8_t UartGetch(void) {
 8000758:	b480      	push	{r7}
 800075a:	b083      	sub	sp, #12
 800075c:	af00      	add	r7, sp, #0
	// wait until RDR is not empty (i.e. new byte received)
	while((USART2->SR & BV(USART_SR_RXNE_Pos)) == 0)
 800075e:	bf00      	nop
 8000760:	4b07      	ldr	r3, [pc, #28]	@ (8000780 <UartGetch+0x28>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	f003 0320 	and.w	r3, r3, #32
 8000768:	2b00      	cmp	r3, #0
 800076a:	d0f9      	beq.n	8000760 <UartGetch+0x8>
		;
	// read received byte from RDR
	char ch = USART2->DR;
 800076c:	4b04      	ldr	r3, [pc, #16]	@ (8000780 <UartGetch+0x28>)
 800076e:	685b      	ldr	r3, [r3, #4]
 8000770:	71fb      	strb	r3, [r7, #7]
	return ch;
 8000772:	79fb      	ldrb	r3, [r7, #7]
}
 8000774:	4618      	mov	r0, r3
 8000776:	370c      	adds	r7, #12
 8000778:	46bd      	mov	sp, r7
 800077a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077e:	4770      	bx	lr
 8000780:	40004400 	.word	0x40004400

08000784 <UartPuts>:

void UartPuts(char str[]) {
 8000784:	b580      	push	{r7, lr}
 8000786:	b084      	sub	sp, #16
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
	int i;
	for(i=0; str[i]!='\0'; i++)
 800078c:	2300      	movs	r3, #0
 800078e:	60fb      	str	r3, [r7, #12]
 8000790:	e009      	b.n	80007a6 <UartPuts+0x22>
		UartPutch(str[i]);
 8000792:	68fb      	ldr	r3, [r7, #12]
 8000794:	687a      	ldr	r2, [r7, #4]
 8000796:	4413      	add	r3, r2
 8000798:	781b      	ldrb	r3, [r3, #0]
 800079a:	4618      	mov	r0, r3
 800079c:	f7ff ffc4 	bl	8000728 <UartPutch>
	for(i=0; str[i]!='\0'; i++)
 80007a0:	68fb      	ldr	r3, [r7, #12]
 80007a2:	3301      	adds	r3, #1
 80007a4:	60fb      	str	r3, [r7, #12]
 80007a6:	68fb      	ldr	r3, [r7, #12]
 80007a8:	687a      	ldr	r2, [r7, #4]
 80007aa:	4413      	add	r3, r2
 80007ac:	781b      	ldrb	r3, [r3, #0]
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d1ef      	bne.n	8000792 <UartPuts+0xe>
}
 80007b2:	bf00      	nop
 80007b4:	bf00      	nop
 80007b6:	3710      	adds	r7, #16
 80007b8:	46bd      	mov	sp, r7
 80007ba:	bd80      	pop	{r7, pc}

080007bc <UartGets>:

void UartGets(char str[]) {
 80007bc:	b580      	push	{r7, lr}
 80007be:	b084      	sub	sp, #16
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
	int i=0;
 80007c4:	2300      	movs	r3, #0
 80007c6:	60fb      	str	r3, [r7, #12]
	char ch;
	do {
		ch = UartGetch();
 80007c8:	f7ff ffc6 	bl	8000758 <UartGetch>
 80007cc:	4603      	mov	r3, r0
 80007ce:	72fb      	strb	r3, [r7, #11]
		str[i] = ch;
 80007d0:	68fb      	ldr	r3, [r7, #12]
 80007d2:	687a      	ldr	r2, [r7, #4]
 80007d4:	4413      	add	r3, r2
 80007d6:	7afa      	ldrb	r2, [r7, #11]
 80007d8:	701a      	strb	r2, [r3, #0]
		i++;
 80007da:	68fb      	ldr	r3, [r7, #12]
 80007dc:	3301      	adds	r3, #1
 80007de:	60fb      	str	r3, [r7, #12]
	} while(ch != '\r');
 80007e0:	7afb      	ldrb	r3, [r7, #11]
 80007e2:	2b0d      	cmp	r3, #13
 80007e4:	d1f0      	bne.n	80007c8 <UartGets+0xc>
	str[i] = '\n';
 80007e6:	68fb      	ldr	r3, [r7, #12]
 80007e8:	687a      	ldr	r2, [r7, #4]
 80007ea:	4413      	add	r3, r2
 80007ec:	220a      	movs	r2, #10
 80007ee:	701a      	strb	r2, [r3, #0]
	i++;
 80007f0:	68fb      	ldr	r3, [r7, #12]
 80007f2:	3301      	adds	r3, #1
 80007f4:	60fb      	str	r3, [r7, #12]
	str[i] = '\0';
 80007f6:	68fb      	ldr	r3, [r7, #12]
 80007f8:	687a      	ldr	r2, [r7, #4]
 80007fa:	4413      	add	r3, r2
 80007fc:	2200      	movs	r2, #0
 80007fe:	701a      	strb	r2, [r3, #0]
}
 8000800:	bf00      	nop
 8000802:	3710      	adds	r7, #16
 8000804:	46bd      	mov	sp, r7
 8000806:	bd80      	pop	{r7, pc}

08000808 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000808:	480d      	ldr	r0, [pc, #52]	@ (8000840 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800080a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800080c:	f7ff fee8 	bl	80005e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000810:	480c      	ldr	r0, [pc, #48]	@ (8000844 <LoopForever+0x6>)
  ldr r1, =_edata
 8000812:	490d      	ldr	r1, [pc, #52]	@ (8000848 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000814:	4a0d      	ldr	r2, [pc, #52]	@ (800084c <LoopForever+0xe>)
  movs r3, #0
 8000816:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000818:	e002      	b.n	8000820 <LoopCopyDataInit>

0800081a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800081a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800081c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800081e:	3304      	adds	r3, #4

08000820 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000820:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000822:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000824:	d3f9      	bcc.n	800081a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000826:	4a0a      	ldr	r2, [pc, #40]	@ (8000850 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000828:	4c0a      	ldr	r4, [pc, #40]	@ (8000854 <LoopForever+0x16>)
  movs r3, #0
 800082a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800082c:	e001      	b.n	8000832 <LoopFillZerobss>

0800082e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800082e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000830:	3204      	adds	r2, #4

08000832 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000832:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000834:	d3fb      	bcc.n	800082e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000836:	f000 f843 	bl	80008c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800083a:	f7ff fdab 	bl	8000394 <main>

0800083e <LoopForever>:

LoopForever:
  b LoopForever
 800083e:	e7fe      	b.n	800083e <LoopForever>
  ldr   r0, =_estack
 8000840:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000844:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000848:	20000050 	.word	0x20000050
  ldr r2, =_sidata
 800084c:	0800164c 	.word	0x0800164c
  ldr r2, =_sbss
 8000850:	20000050 	.word	0x20000050
  ldr r4, =_ebss
 8000854:	200001bc 	.word	0x200001bc

08000858 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000858:	e7fe      	b.n	8000858 <ADC_IRQHandler>
	...

0800085c <siscanf>:
 800085c:	b40e      	push	{r1, r2, r3}
 800085e:	b530      	push	{r4, r5, lr}
 8000860:	b09c      	sub	sp, #112	@ 0x70
 8000862:	ac1f      	add	r4, sp, #124	@ 0x7c
 8000864:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8000868:	f854 5b04 	ldr.w	r5, [r4], #4
 800086c:	f8ad 2014 	strh.w	r2, [sp, #20]
 8000870:	9002      	str	r0, [sp, #8]
 8000872:	9006      	str	r0, [sp, #24]
 8000874:	f7ff fcac 	bl	80001d0 <strlen>
 8000878:	4b0b      	ldr	r3, [pc, #44]	@ (80008a8 <siscanf+0x4c>)
 800087a:	9003      	str	r0, [sp, #12]
 800087c:	9007      	str	r0, [sp, #28]
 800087e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8000880:	480a      	ldr	r0, [pc, #40]	@ (80008ac <siscanf+0x50>)
 8000882:	9401      	str	r4, [sp, #4]
 8000884:	2300      	movs	r3, #0
 8000886:	930f      	str	r3, [sp, #60]	@ 0x3c
 8000888:	9314      	str	r3, [sp, #80]	@ 0x50
 800088a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800088e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8000892:	462a      	mov	r2, r5
 8000894:	4623      	mov	r3, r4
 8000896:	a902      	add	r1, sp, #8
 8000898:	6800      	ldr	r0, [r0, #0]
 800089a:	f000 f987 	bl	8000bac <__ssvfiscanf_r>
 800089e:	b01c      	add	sp, #112	@ 0x70
 80008a0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80008a4:	b003      	add	sp, #12
 80008a6:	4770      	bx	lr
 80008a8:	080008b1 	.word	0x080008b1
 80008ac:	20000000 	.word	0x20000000

080008b0 <__seofread>:
 80008b0:	2000      	movs	r0, #0
 80008b2:	4770      	bx	lr

080008b4 <__errno>:
 80008b4:	4b01      	ldr	r3, [pc, #4]	@ (80008bc <__errno+0x8>)
 80008b6:	6818      	ldr	r0, [r3, #0]
 80008b8:	4770      	bx	lr
 80008ba:	bf00      	nop
 80008bc:	20000000 	.word	0x20000000

080008c0 <__libc_init_array>:
 80008c0:	b570      	push	{r4, r5, r6, lr}
 80008c2:	4d0d      	ldr	r5, [pc, #52]	@ (80008f8 <__libc_init_array+0x38>)
 80008c4:	4c0d      	ldr	r4, [pc, #52]	@ (80008fc <__libc_init_array+0x3c>)
 80008c6:	1b64      	subs	r4, r4, r5
 80008c8:	10a4      	asrs	r4, r4, #2
 80008ca:	2600      	movs	r6, #0
 80008cc:	42a6      	cmp	r6, r4
 80008ce:	d109      	bne.n	80008e4 <__libc_init_array+0x24>
 80008d0:	4d0b      	ldr	r5, [pc, #44]	@ (8000900 <__libc_init_array+0x40>)
 80008d2:	4c0c      	ldr	r4, [pc, #48]	@ (8000904 <__libc_init_array+0x44>)
 80008d4:	f000 fde0 	bl	8001498 <_init>
 80008d8:	1b64      	subs	r4, r4, r5
 80008da:	10a4      	asrs	r4, r4, #2
 80008dc:	2600      	movs	r6, #0
 80008de:	42a6      	cmp	r6, r4
 80008e0:	d105      	bne.n	80008ee <__libc_init_array+0x2e>
 80008e2:	bd70      	pop	{r4, r5, r6, pc}
 80008e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80008e8:	4798      	blx	r3
 80008ea:	3601      	adds	r6, #1
 80008ec:	e7ee      	b.n	80008cc <__libc_init_array+0xc>
 80008ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80008f2:	4798      	blx	r3
 80008f4:	3601      	adds	r6, #1
 80008f6:	e7f2      	b.n	80008de <__libc_init_array+0x1e>
 80008f8:	08001644 	.word	0x08001644
 80008fc:	08001644 	.word	0x08001644
 8000900:	08001644 	.word	0x08001644
 8000904:	08001648 	.word	0x08001648

08000908 <__retarget_lock_acquire_recursive>:
 8000908:	4770      	bx	lr

0800090a <__retarget_lock_release_recursive>:
 800090a:	4770      	bx	lr

0800090c <_free_r>:
 800090c:	b538      	push	{r3, r4, r5, lr}
 800090e:	4605      	mov	r5, r0
 8000910:	2900      	cmp	r1, #0
 8000912:	d041      	beq.n	8000998 <_free_r+0x8c>
 8000914:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8000918:	1f0c      	subs	r4, r1, #4
 800091a:	2b00      	cmp	r3, #0
 800091c:	bfb8      	it	lt
 800091e:	18e4      	addlt	r4, r4, r3
 8000920:	f000 f8e0 	bl	8000ae4 <__malloc_lock>
 8000924:	4a1d      	ldr	r2, [pc, #116]	@ (800099c <_free_r+0x90>)
 8000926:	6813      	ldr	r3, [r2, #0]
 8000928:	b933      	cbnz	r3, 8000938 <_free_r+0x2c>
 800092a:	6063      	str	r3, [r4, #4]
 800092c:	6014      	str	r4, [r2, #0]
 800092e:	4628      	mov	r0, r5
 8000930:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000934:	f000 b8dc 	b.w	8000af0 <__malloc_unlock>
 8000938:	42a3      	cmp	r3, r4
 800093a:	d908      	bls.n	800094e <_free_r+0x42>
 800093c:	6820      	ldr	r0, [r4, #0]
 800093e:	1821      	adds	r1, r4, r0
 8000940:	428b      	cmp	r3, r1
 8000942:	bf01      	itttt	eq
 8000944:	6819      	ldreq	r1, [r3, #0]
 8000946:	685b      	ldreq	r3, [r3, #4]
 8000948:	1809      	addeq	r1, r1, r0
 800094a:	6021      	streq	r1, [r4, #0]
 800094c:	e7ed      	b.n	800092a <_free_r+0x1e>
 800094e:	461a      	mov	r2, r3
 8000950:	685b      	ldr	r3, [r3, #4]
 8000952:	b10b      	cbz	r3, 8000958 <_free_r+0x4c>
 8000954:	42a3      	cmp	r3, r4
 8000956:	d9fa      	bls.n	800094e <_free_r+0x42>
 8000958:	6811      	ldr	r1, [r2, #0]
 800095a:	1850      	adds	r0, r2, r1
 800095c:	42a0      	cmp	r0, r4
 800095e:	d10b      	bne.n	8000978 <_free_r+0x6c>
 8000960:	6820      	ldr	r0, [r4, #0]
 8000962:	4401      	add	r1, r0
 8000964:	1850      	adds	r0, r2, r1
 8000966:	4283      	cmp	r3, r0
 8000968:	6011      	str	r1, [r2, #0]
 800096a:	d1e0      	bne.n	800092e <_free_r+0x22>
 800096c:	6818      	ldr	r0, [r3, #0]
 800096e:	685b      	ldr	r3, [r3, #4]
 8000970:	6053      	str	r3, [r2, #4]
 8000972:	4408      	add	r0, r1
 8000974:	6010      	str	r0, [r2, #0]
 8000976:	e7da      	b.n	800092e <_free_r+0x22>
 8000978:	d902      	bls.n	8000980 <_free_r+0x74>
 800097a:	230c      	movs	r3, #12
 800097c:	602b      	str	r3, [r5, #0]
 800097e:	e7d6      	b.n	800092e <_free_r+0x22>
 8000980:	6820      	ldr	r0, [r4, #0]
 8000982:	1821      	adds	r1, r4, r0
 8000984:	428b      	cmp	r3, r1
 8000986:	bf04      	itt	eq
 8000988:	6819      	ldreq	r1, [r3, #0]
 800098a:	685b      	ldreq	r3, [r3, #4]
 800098c:	6063      	str	r3, [r4, #4]
 800098e:	bf04      	itt	eq
 8000990:	1809      	addeq	r1, r1, r0
 8000992:	6021      	streq	r1, [r4, #0]
 8000994:	6054      	str	r4, [r2, #4]
 8000996:	e7ca      	b.n	800092e <_free_r+0x22>
 8000998:	bd38      	pop	{r3, r4, r5, pc}
 800099a:	bf00      	nop
 800099c:	200001b8 	.word	0x200001b8

080009a0 <sbrk_aligned>:
 80009a0:	b570      	push	{r4, r5, r6, lr}
 80009a2:	4e0f      	ldr	r6, [pc, #60]	@ (80009e0 <sbrk_aligned+0x40>)
 80009a4:	460c      	mov	r4, r1
 80009a6:	6831      	ldr	r1, [r6, #0]
 80009a8:	4605      	mov	r5, r0
 80009aa:	b911      	cbnz	r1, 80009b2 <sbrk_aligned+0x12>
 80009ac:	f000 fc34 	bl	8001218 <_sbrk_r>
 80009b0:	6030      	str	r0, [r6, #0]
 80009b2:	4621      	mov	r1, r4
 80009b4:	4628      	mov	r0, r5
 80009b6:	f000 fc2f 	bl	8001218 <_sbrk_r>
 80009ba:	1c43      	adds	r3, r0, #1
 80009bc:	d103      	bne.n	80009c6 <sbrk_aligned+0x26>
 80009be:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80009c2:	4620      	mov	r0, r4
 80009c4:	bd70      	pop	{r4, r5, r6, pc}
 80009c6:	1cc4      	adds	r4, r0, #3
 80009c8:	f024 0403 	bic.w	r4, r4, #3
 80009cc:	42a0      	cmp	r0, r4
 80009ce:	d0f8      	beq.n	80009c2 <sbrk_aligned+0x22>
 80009d0:	1a21      	subs	r1, r4, r0
 80009d2:	4628      	mov	r0, r5
 80009d4:	f000 fc20 	bl	8001218 <_sbrk_r>
 80009d8:	3001      	adds	r0, #1
 80009da:	d1f2      	bne.n	80009c2 <sbrk_aligned+0x22>
 80009dc:	e7ef      	b.n	80009be <sbrk_aligned+0x1e>
 80009de:	bf00      	nop
 80009e0:	200001b4 	.word	0x200001b4

080009e4 <_malloc_r>:
 80009e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80009e8:	1ccd      	adds	r5, r1, #3
 80009ea:	f025 0503 	bic.w	r5, r5, #3
 80009ee:	3508      	adds	r5, #8
 80009f0:	2d0c      	cmp	r5, #12
 80009f2:	bf38      	it	cc
 80009f4:	250c      	movcc	r5, #12
 80009f6:	2d00      	cmp	r5, #0
 80009f8:	4606      	mov	r6, r0
 80009fa:	db01      	blt.n	8000a00 <_malloc_r+0x1c>
 80009fc:	42a9      	cmp	r1, r5
 80009fe:	d904      	bls.n	8000a0a <_malloc_r+0x26>
 8000a00:	230c      	movs	r3, #12
 8000a02:	6033      	str	r3, [r6, #0]
 8000a04:	2000      	movs	r0, #0
 8000a06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000a0a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8000ae0 <_malloc_r+0xfc>
 8000a0e:	f000 f869 	bl	8000ae4 <__malloc_lock>
 8000a12:	f8d8 3000 	ldr.w	r3, [r8]
 8000a16:	461c      	mov	r4, r3
 8000a18:	bb44      	cbnz	r4, 8000a6c <_malloc_r+0x88>
 8000a1a:	4629      	mov	r1, r5
 8000a1c:	4630      	mov	r0, r6
 8000a1e:	f7ff ffbf 	bl	80009a0 <sbrk_aligned>
 8000a22:	1c43      	adds	r3, r0, #1
 8000a24:	4604      	mov	r4, r0
 8000a26:	d158      	bne.n	8000ada <_malloc_r+0xf6>
 8000a28:	f8d8 4000 	ldr.w	r4, [r8]
 8000a2c:	4627      	mov	r7, r4
 8000a2e:	2f00      	cmp	r7, #0
 8000a30:	d143      	bne.n	8000aba <_malloc_r+0xd6>
 8000a32:	2c00      	cmp	r4, #0
 8000a34:	d04b      	beq.n	8000ace <_malloc_r+0xea>
 8000a36:	6823      	ldr	r3, [r4, #0]
 8000a38:	4639      	mov	r1, r7
 8000a3a:	4630      	mov	r0, r6
 8000a3c:	eb04 0903 	add.w	r9, r4, r3
 8000a40:	f000 fbea 	bl	8001218 <_sbrk_r>
 8000a44:	4581      	cmp	r9, r0
 8000a46:	d142      	bne.n	8000ace <_malloc_r+0xea>
 8000a48:	6821      	ldr	r1, [r4, #0]
 8000a4a:	1a6d      	subs	r5, r5, r1
 8000a4c:	4629      	mov	r1, r5
 8000a4e:	4630      	mov	r0, r6
 8000a50:	f7ff ffa6 	bl	80009a0 <sbrk_aligned>
 8000a54:	3001      	adds	r0, #1
 8000a56:	d03a      	beq.n	8000ace <_malloc_r+0xea>
 8000a58:	6823      	ldr	r3, [r4, #0]
 8000a5a:	442b      	add	r3, r5
 8000a5c:	6023      	str	r3, [r4, #0]
 8000a5e:	f8d8 3000 	ldr.w	r3, [r8]
 8000a62:	685a      	ldr	r2, [r3, #4]
 8000a64:	bb62      	cbnz	r2, 8000ac0 <_malloc_r+0xdc>
 8000a66:	f8c8 7000 	str.w	r7, [r8]
 8000a6a:	e00f      	b.n	8000a8c <_malloc_r+0xa8>
 8000a6c:	6822      	ldr	r2, [r4, #0]
 8000a6e:	1b52      	subs	r2, r2, r5
 8000a70:	d420      	bmi.n	8000ab4 <_malloc_r+0xd0>
 8000a72:	2a0b      	cmp	r2, #11
 8000a74:	d917      	bls.n	8000aa6 <_malloc_r+0xc2>
 8000a76:	1961      	adds	r1, r4, r5
 8000a78:	42a3      	cmp	r3, r4
 8000a7a:	6025      	str	r5, [r4, #0]
 8000a7c:	bf18      	it	ne
 8000a7e:	6059      	strne	r1, [r3, #4]
 8000a80:	6863      	ldr	r3, [r4, #4]
 8000a82:	bf08      	it	eq
 8000a84:	f8c8 1000 	streq.w	r1, [r8]
 8000a88:	5162      	str	r2, [r4, r5]
 8000a8a:	604b      	str	r3, [r1, #4]
 8000a8c:	4630      	mov	r0, r6
 8000a8e:	f000 f82f 	bl	8000af0 <__malloc_unlock>
 8000a92:	f104 000b 	add.w	r0, r4, #11
 8000a96:	1d23      	adds	r3, r4, #4
 8000a98:	f020 0007 	bic.w	r0, r0, #7
 8000a9c:	1ac2      	subs	r2, r0, r3
 8000a9e:	bf1c      	itt	ne
 8000aa0:	1a1b      	subne	r3, r3, r0
 8000aa2:	50a3      	strne	r3, [r4, r2]
 8000aa4:	e7af      	b.n	8000a06 <_malloc_r+0x22>
 8000aa6:	6862      	ldr	r2, [r4, #4]
 8000aa8:	42a3      	cmp	r3, r4
 8000aaa:	bf0c      	ite	eq
 8000aac:	f8c8 2000 	streq.w	r2, [r8]
 8000ab0:	605a      	strne	r2, [r3, #4]
 8000ab2:	e7eb      	b.n	8000a8c <_malloc_r+0xa8>
 8000ab4:	4623      	mov	r3, r4
 8000ab6:	6864      	ldr	r4, [r4, #4]
 8000ab8:	e7ae      	b.n	8000a18 <_malloc_r+0x34>
 8000aba:	463c      	mov	r4, r7
 8000abc:	687f      	ldr	r7, [r7, #4]
 8000abe:	e7b6      	b.n	8000a2e <_malloc_r+0x4a>
 8000ac0:	461a      	mov	r2, r3
 8000ac2:	685b      	ldr	r3, [r3, #4]
 8000ac4:	42a3      	cmp	r3, r4
 8000ac6:	d1fb      	bne.n	8000ac0 <_malloc_r+0xdc>
 8000ac8:	2300      	movs	r3, #0
 8000aca:	6053      	str	r3, [r2, #4]
 8000acc:	e7de      	b.n	8000a8c <_malloc_r+0xa8>
 8000ace:	230c      	movs	r3, #12
 8000ad0:	6033      	str	r3, [r6, #0]
 8000ad2:	4630      	mov	r0, r6
 8000ad4:	f000 f80c 	bl	8000af0 <__malloc_unlock>
 8000ad8:	e794      	b.n	8000a04 <_malloc_r+0x20>
 8000ada:	6005      	str	r5, [r0, #0]
 8000adc:	e7d6      	b.n	8000a8c <_malloc_r+0xa8>
 8000ade:	bf00      	nop
 8000ae0:	200001b8 	.word	0x200001b8

08000ae4 <__malloc_lock>:
 8000ae4:	4801      	ldr	r0, [pc, #4]	@ (8000aec <__malloc_lock+0x8>)
 8000ae6:	f7ff bf0f 	b.w	8000908 <__retarget_lock_acquire_recursive>
 8000aea:	bf00      	nop
 8000aec:	200001b0 	.word	0x200001b0

08000af0 <__malloc_unlock>:
 8000af0:	4801      	ldr	r0, [pc, #4]	@ (8000af8 <__malloc_unlock+0x8>)
 8000af2:	f7ff bf0a 	b.w	800090a <__retarget_lock_release_recursive>
 8000af6:	bf00      	nop
 8000af8:	200001b0 	.word	0x200001b0

08000afc <_sungetc_r>:
 8000afc:	b538      	push	{r3, r4, r5, lr}
 8000afe:	1c4b      	adds	r3, r1, #1
 8000b00:	4614      	mov	r4, r2
 8000b02:	d103      	bne.n	8000b0c <_sungetc_r+0x10>
 8000b04:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8000b08:	4628      	mov	r0, r5
 8000b0a:	bd38      	pop	{r3, r4, r5, pc}
 8000b0c:	8993      	ldrh	r3, [r2, #12]
 8000b0e:	f023 0320 	bic.w	r3, r3, #32
 8000b12:	8193      	strh	r3, [r2, #12]
 8000b14:	6853      	ldr	r3, [r2, #4]
 8000b16:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8000b18:	b2cd      	uxtb	r5, r1
 8000b1a:	b18a      	cbz	r2, 8000b40 <_sungetc_r+0x44>
 8000b1c:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8000b1e:	429a      	cmp	r2, r3
 8000b20:	dd08      	ble.n	8000b34 <_sungetc_r+0x38>
 8000b22:	6823      	ldr	r3, [r4, #0]
 8000b24:	1e5a      	subs	r2, r3, #1
 8000b26:	6022      	str	r2, [r4, #0]
 8000b28:	f803 5c01 	strb.w	r5, [r3, #-1]
 8000b2c:	6863      	ldr	r3, [r4, #4]
 8000b2e:	3301      	adds	r3, #1
 8000b30:	6063      	str	r3, [r4, #4]
 8000b32:	e7e9      	b.n	8000b08 <_sungetc_r+0xc>
 8000b34:	4621      	mov	r1, r4
 8000b36:	f000 fb34 	bl	80011a2 <__submore>
 8000b3a:	2800      	cmp	r0, #0
 8000b3c:	d0f1      	beq.n	8000b22 <_sungetc_r+0x26>
 8000b3e:	e7e1      	b.n	8000b04 <_sungetc_r+0x8>
 8000b40:	6921      	ldr	r1, [r4, #16]
 8000b42:	6822      	ldr	r2, [r4, #0]
 8000b44:	b141      	cbz	r1, 8000b58 <_sungetc_r+0x5c>
 8000b46:	4291      	cmp	r1, r2
 8000b48:	d206      	bcs.n	8000b58 <_sungetc_r+0x5c>
 8000b4a:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 8000b4e:	42a9      	cmp	r1, r5
 8000b50:	d102      	bne.n	8000b58 <_sungetc_r+0x5c>
 8000b52:	3a01      	subs	r2, #1
 8000b54:	6022      	str	r2, [r4, #0]
 8000b56:	e7ea      	b.n	8000b2e <_sungetc_r+0x32>
 8000b58:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 8000b5c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8000b60:	6363      	str	r3, [r4, #52]	@ 0x34
 8000b62:	2303      	movs	r3, #3
 8000b64:	63a3      	str	r3, [r4, #56]	@ 0x38
 8000b66:	4623      	mov	r3, r4
 8000b68:	f803 5f46 	strb.w	r5, [r3, #70]!
 8000b6c:	6023      	str	r3, [r4, #0]
 8000b6e:	2301      	movs	r3, #1
 8000b70:	e7de      	b.n	8000b30 <_sungetc_r+0x34>

08000b72 <__ssrefill_r>:
 8000b72:	b510      	push	{r4, lr}
 8000b74:	460c      	mov	r4, r1
 8000b76:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8000b78:	b169      	cbz	r1, 8000b96 <__ssrefill_r+0x24>
 8000b7a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8000b7e:	4299      	cmp	r1, r3
 8000b80:	d001      	beq.n	8000b86 <__ssrefill_r+0x14>
 8000b82:	f7ff fec3 	bl	800090c <_free_r>
 8000b86:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8000b88:	6063      	str	r3, [r4, #4]
 8000b8a:	2000      	movs	r0, #0
 8000b8c:	6360      	str	r0, [r4, #52]	@ 0x34
 8000b8e:	b113      	cbz	r3, 8000b96 <__ssrefill_r+0x24>
 8000b90:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8000b92:	6023      	str	r3, [r4, #0]
 8000b94:	bd10      	pop	{r4, pc}
 8000b96:	6923      	ldr	r3, [r4, #16]
 8000b98:	6023      	str	r3, [r4, #0]
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	6063      	str	r3, [r4, #4]
 8000b9e:	89a3      	ldrh	r3, [r4, #12]
 8000ba0:	f043 0320 	orr.w	r3, r3, #32
 8000ba4:	81a3      	strh	r3, [r4, #12]
 8000ba6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000baa:	e7f3      	b.n	8000b94 <__ssrefill_r+0x22>

08000bac <__ssvfiscanf_r>:
 8000bac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bb0:	460c      	mov	r4, r1
 8000bb2:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 8000bb6:	2100      	movs	r1, #0
 8000bb8:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8000bbc:	49a5      	ldr	r1, [pc, #660]	@ (8000e54 <__ssvfiscanf_r+0x2a8>)
 8000bbe:	91a0      	str	r1, [sp, #640]	@ 0x280
 8000bc0:	f10d 0804 	add.w	r8, sp, #4
 8000bc4:	49a4      	ldr	r1, [pc, #656]	@ (8000e58 <__ssvfiscanf_r+0x2ac>)
 8000bc6:	4fa5      	ldr	r7, [pc, #660]	@ (8000e5c <__ssvfiscanf_r+0x2b0>)
 8000bc8:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8000bcc:	4606      	mov	r6, r0
 8000bce:	91a1      	str	r1, [sp, #644]	@ 0x284
 8000bd0:	9300      	str	r3, [sp, #0]
 8000bd2:	7813      	ldrb	r3, [r2, #0]
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	f000 8158 	beq.w	8000e8a <__ssvfiscanf_r+0x2de>
 8000bda:	5cf9      	ldrb	r1, [r7, r3]
 8000bdc:	f011 0108 	ands.w	r1, r1, #8
 8000be0:	f102 0501 	add.w	r5, r2, #1
 8000be4:	d019      	beq.n	8000c1a <__ssvfiscanf_r+0x6e>
 8000be6:	6863      	ldr	r3, [r4, #4]
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	dd0f      	ble.n	8000c0c <__ssvfiscanf_r+0x60>
 8000bec:	6823      	ldr	r3, [r4, #0]
 8000bee:	781a      	ldrb	r2, [r3, #0]
 8000bf0:	5cba      	ldrb	r2, [r7, r2]
 8000bf2:	0712      	lsls	r2, r2, #28
 8000bf4:	d401      	bmi.n	8000bfa <__ssvfiscanf_r+0x4e>
 8000bf6:	462a      	mov	r2, r5
 8000bf8:	e7eb      	b.n	8000bd2 <__ssvfiscanf_r+0x26>
 8000bfa:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8000bfc:	3201      	adds	r2, #1
 8000bfe:	9245      	str	r2, [sp, #276]	@ 0x114
 8000c00:	6862      	ldr	r2, [r4, #4]
 8000c02:	3301      	adds	r3, #1
 8000c04:	3a01      	subs	r2, #1
 8000c06:	6062      	str	r2, [r4, #4]
 8000c08:	6023      	str	r3, [r4, #0]
 8000c0a:	e7ec      	b.n	8000be6 <__ssvfiscanf_r+0x3a>
 8000c0c:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8000c0e:	4621      	mov	r1, r4
 8000c10:	4630      	mov	r0, r6
 8000c12:	4798      	blx	r3
 8000c14:	2800      	cmp	r0, #0
 8000c16:	d0e9      	beq.n	8000bec <__ssvfiscanf_r+0x40>
 8000c18:	e7ed      	b.n	8000bf6 <__ssvfiscanf_r+0x4a>
 8000c1a:	2b25      	cmp	r3, #37	@ 0x25
 8000c1c:	d012      	beq.n	8000c44 <__ssvfiscanf_r+0x98>
 8000c1e:	4699      	mov	r9, r3
 8000c20:	6863      	ldr	r3, [r4, #4]
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	f340 8093 	ble.w	8000d4e <__ssvfiscanf_r+0x1a2>
 8000c28:	6822      	ldr	r2, [r4, #0]
 8000c2a:	7813      	ldrb	r3, [r2, #0]
 8000c2c:	454b      	cmp	r3, r9
 8000c2e:	f040 812c 	bne.w	8000e8a <__ssvfiscanf_r+0x2de>
 8000c32:	6863      	ldr	r3, [r4, #4]
 8000c34:	3b01      	subs	r3, #1
 8000c36:	6063      	str	r3, [r4, #4]
 8000c38:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8000c3a:	3201      	adds	r2, #1
 8000c3c:	3301      	adds	r3, #1
 8000c3e:	6022      	str	r2, [r4, #0]
 8000c40:	9345      	str	r3, [sp, #276]	@ 0x114
 8000c42:	e7d8      	b.n	8000bf6 <__ssvfiscanf_r+0x4a>
 8000c44:	9141      	str	r1, [sp, #260]	@ 0x104
 8000c46:	9143      	str	r1, [sp, #268]	@ 0x10c
 8000c48:	7853      	ldrb	r3, [r2, #1]
 8000c4a:	2b2a      	cmp	r3, #42	@ 0x2a
 8000c4c:	bf02      	ittt	eq
 8000c4e:	2310      	moveq	r3, #16
 8000c50:	1c95      	addeq	r5, r2, #2
 8000c52:	9341      	streq	r3, [sp, #260]	@ 0x104
 8000c54:	220a      	movs	r2, #10
 8000c56:	46a9      	mov	r9, r5
 8000c58:	f819 1b01 	ldrb.w	r1, [r9], #1
 8000c5c:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8000c60:	2b09      	cmp	r3, #9
 8000c62:	d91e      	bls.n	8000ca2 <__ssvfiscanf_r+0xf6>
 8000c64:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 8000e60 <__ssvfiscanf_r+0x2b4>
 8000c68:	2203      	movs	r2, #3
 8000c6a:	4650      	mov	r0, sl
 8000c6c:	f7ff fab8 	bl	80001e0 <memchr>
 8000c70:	b138      	cbz	r0, 8000c82 <__ssvfiscanf_r+0xd6>
 8000c72:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8000c74:	eba0 000a 	sub.w	r0, r0, sl
 8000c78:	2301      	movs	r3, #1
 8000c7a:	4083      	lsls	r3, r0
 8000c7c:	4313      	orrs	r3, r2
 8000c7e:	9341      	str	r3, [sp, #260]	@ 0x104
 8000c80:	464d      	mov	r5, r9
 8000c82:	f815 3b01 	ldrb.w	r3, [r5], #1
 8000c86:	2b78      	cmp	r3, #120	@ 0x78
 8000c88:	d806      	bhi.n	8000c98 <__ssvfiscanf_r+0xec>
 8000c8a:	2b57      	cmp	r3, #87	@ 0x57
 8000c8c:	d810      	bhi.n	8000cb0 <__ssvfiscanf_r+0x104>
 8000c8e:	2b25      	cmp	r3, #37	@ 0x25
 8000c90:	d0c5      	beq.n	8000c1e <__ssvfiscanf_r+0x72>
 8000c92:	d857      	bhi.n	8000d44 <__ssvfiscanf_r+0x198>
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d065      	beq.n	8000d64 <__ssvfiscanf_r+0x1b8>
 8000c98:	2303      	movs	r3, #3
 8000c9a:	9347      	str	r3, [sp, #284]	@ 0x11c
 8000c9c:	230a      	movs	r3, #10
 8000c9e:	9342      	str	r3, [sp, #264]	@ 0x108
 8000ca0:	e078      	b.n	8000d94 <__ssvfiscanf_r+0x1e8>
 8000ca2:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8000ca4:	fb02 1103 	mla	r1, r2, r3, r1
 8000ca8:	3930      	subs	r1, #48	@ 0x30
 8000caa:	9143      	str	r1, [sp, #268]	@ 0x10c
 8000cac:	464d      	mov	r5, r9
 8000cae:	e7d2      	b.n	8000c56 <__ssvfiscanf_r+0xaa>
 8000cb0:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8000cb4:	2a20      	cmp	r2, #32
 8000cb6:	d8ef      	bhi.n	8000c98 <__ssvfiscanf_r+0xec>
 8000cb8:	a101      	add	r1, pc, #4	@ (adr r1, 8000cc0 <__ssvfiscanf_r+0x114>)
 8000cba:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8000cbe:	bf00      	nop
 8000cc0:	08000d73 	.word	0x08000d73
 8000cc4:	08000c99 	.word	0x08000c99
 8000cc8:	08000c99 	.word	0x08000c99
 8000ccc:	08000dcd 	.word	0x08000dcd
 8000cd0:	08000c99 	.word	0x08000c99
 8000cd4:	08000c99 	.word	0x08000c99
 8000cd8:	08000c99 	.word	0x08000c99
 8000cdc:	08000c99 	.word	0x08000c99
 8000ce0:	08000c99 	.word	0x08000c99
 8000ce4:	08000c99 	.word	0x08000c99
 8000ce8:	08000c99 	.word	0x08000c99
 8000cec:	08000de3 	.word	0x08000de3
 8000cf0:	08000dc9 	.word	0x08000dc9
 8000cf4:	08000d4b 	.word	0x08000d4b
 8000cf8:	08000d4b 	.word	0x08000d4b
 8000cfc:	08000d4b 	.word	0x08000d4b
 8000d00:	08000c99 	.word	0x08000c99
 8000d04:	08000d85 	.word	0x08000d85
 8000d08:	08000c99 	.word	0x08000c99
 8000d0c:	08000c99 	.word	0x08000c99
 8000d10:	08000c99 	.word	0x08000c99
 8000d14:	08000c99 	.word	0x08000c99
 8000d18:	08000df3 	.word	0x08000df3
 8000d1c:	08000d8d 	.word	0x08000d8d
 8000d20:	08000d6b 	.word	0x08000d6b
 8000d24:	08000c99 	.word	0x08000c99
 8000d28:	08000c99 	.word	0x08000c99
 8000d2c:	08000def 	.word	0x08000def
 8000d30:	08000c99 	.word	0x08000c99
 8000d34:	08000dc9 	.word	0x08000dc9
 8000d38:	08000c99 	.word	0x08000c99
 8000d3c:	08000c99 	.word	0x08000c99
 8000d40:	08000d73 	.word	0x08000d73
 8000d44:	3b45      	subs	r3, #69	@ 0x45
 8000d46:	2b02      	cmp	r3, #2
 8000d48:	d8a6      	bhi.n	8000c98 <__ssvfiscanf_r+0xec>
 8000d4a:	2305      	movs	r3, #5
 8000d4c:	e021      	b.n	8000d92 <__ssvfiscanf_r+0x1e6>
 8000d4e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8000d50:	4621      	mov	r1, r4
 8000d52:	4630      	mov	r0, r6
 8000d54:	4798      	blx	r3
 8000d56:	2800      	cmp	r0, #0
 8000d58:	f43f af66 	beq.w	8000c28 <__ssvfiscanf_r+0x7c>
 8000d5c:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8000d5e:	2800      	cmp	r0, #0
 8000d60:	f040 808b 	bne.w	8000e7a <__ssvfiscanf_r+0x2ce>
 8000d64:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000d68:	e08b      	b.n	8000e82 <__ssvfiscanf_r+0x2d6>
 8000d6a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8000d6c:	f042 0220 	orr.w	r2, r2, #32
 8000d70:	9241      	str	r2, [sp, #260]	@ 0x104
 8000d72:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8000d74:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8000d78:	9241      	str	r2, [sp, #260]	@ 0x104
 8000d7a:	2210      	movs	r2, #16
 8000d7c:	2b6e      	cmp	r3, #110	@ 0x6e
 8000d7e:	9242      	str	r2, [sp, #264]	@ 0x108
 8000d80:	d902      	bls.n	8000d88 <__ssvfiscanf_r+0x1dc>
 8000d82:	e005      	b.n	8000d90 <__ssvfiscanf_r+0x1e4>
 8000d84:	2300      	movs	r3, #0
 8000d86:	9342      	str	r3, [sp, #264]	@ 0x108
 8000d88:	2303      	movs	r3, #3
 8000d8a:	e002      	b.n	8000d92 <__ssvfiscanf_r+0x1e6>
 8000d8c:	2308      	movs	r3, #8
 8000d8e:	9342      	str	r3, [sp, #264]	@ 0x108
 8000d90:	2304      	movs	r3, #4
 8000d92:	9347      	str	r3, [sp, #284]	@ 0x11c
 8000d94:	6863      	ldr	r3, [r4, #4]
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	dd39      	ble.n	8000e0e <__ssvfiscanf_r+0x262>
 8000d9a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8000d9c:	0659      	lsls	r1, r3, #25
 8000d9e:	d404      	bmi.n	8000daa <__ssvfiscanf_r+0x1fe>
 8000da0:	6823      	ldr	r3, [r4, #0]
 8000da2:	781a      	ldrb	r2, [r3, #0]
 8000da4:	5cba      	ldrb	r2, [r7, r2]
 8000da6:	0712      	lsls	r2, r2, #28
 8000da8:	d438      	bmi.n	8000e1c <__ssvfiscanf_r+0x270>
 8000daa:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8000dac:	2b02      	cmp	r3, #2
 8000dae:	dc47      	bgt.n	8000e40 <__ssvfiscanf_r+0x294>
 8000db0:	466b      	mov	r3, sp
 8000db2:	4622      	mov	r2, r4
 8000db4:	a941      	add	r1, sp, #260	@ 0x104
 8000db6:	4630      	mov	r0, r6
 8000db8:	f000 f86c 	bl	8000e94 <_scanf_chars>
 8000dbc:	2801      	cmp	r0, #1
 8000dbe:	d064      	beq.n	8000e8a <__ssvfiscanf_r+0x2de>
 8000dc0:	2802      	cmp	r0, #2
 8000dc2:	f47f af18 	bne.w	8000bf6 <__ssvfiscanf_r+0x4a>
 8000dc6:	e7c9      	b.n	8000d5c <__ssvfiscanf_r+0x1b0>
 8000dc8:	220a      	movs	r2, #10
 8000dca:	e7d7      	b.n	8000d7c <__ssvfiscanf_r+0x1d0>
 8000dcc:	4629      	mov	r1, r5
 8000dce:	4640      	mov	r0, r8
 8000dd0:	f000 f9ae 	bl	8001130 <__sccl>
 8000dd4:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8000dd6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000dda:	9341      	str	r3, [sp, #260]	@ 0x104
 8000ddc:	4605      	mov	r5, r0
 8000dde:	2301      	movs	r3, #1
 8000de0:	e7d7      	b.n	8000d92 <__ssvfiscanf_r+0x1e6>
 8000de2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8000de4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000de8:	9341      	str	r3, [sp, #260]	@ 0x104
 8000dea:	2300      	movs	r3, #0
 8000dec:	e7d1      	b.n	8000d92 <__ssvfiscanf_r+0x1e6>
 8000dee:	2302      	movs	r3, #2
 8000df0:	e7cf      	b.n	8000d92 <__ssvfiscanf_r+0x1e6>
 8000df2:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8000df4:	06c3      	lsls	r3, r0, #27
 8000df6:	f53f aefe 	bmi.w	8000bf6 <__ssvfiscanf_r+0x4a>
 8000dfa:	9b00      	ldr	r3, [sp, #0]
 8000dfc:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8000dfe:	1d19      	adds	r1, r3, #4
 8000e00:	9100      	str	r1, [sp, #0]
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	07c0      	lsls	r0, r0, #31
 8000e06:	bf4c      	ite	mi
 8000e08:	801a      	strhmi	r2, [r3, #0]
 8000e0a:	601a      	strpl	r2, [r3, #0]
 8000e0c:	e6f3      	b.n	8000bf6 <__ssvfiscanf_r+0x4a>
 8000e0e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8000e10:	4621      	mov	r1, r4
 8000e12:	4630      	mov	r0, r6
 8000e14:	4798      	blx	r3
 8000e16:	2800      	cmp	r0, #0
 8000e18:	d0bf      	beq.n	8000d9a <__ssvfiscanf_r+0x1ee>
 8000e1a:	e79f      	b.n	8000d5c <__ssvfiscanf_r+0x1b0>
 8000e1c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8000e1e:	3201      	adds	r2, #1
 8000e20:	9245      	str	r2, [sp, #276]	@ 0x114
 8000e22:	6862      	ldr	r2, [r4, #4]
 8000e24:	3a01      	subs	r2, #1
 8000e26:	2a00      	cmp	r2, #0
 8000e28:	6062      	str	r2, [r4, #4]
 8000e2a:	dd02      	ble.n	8000e32 <__ssvfiscanf_r+0x286>
 8000e2c:	3301      	adds	r3, #1
 8000e2e:	6023      	str	r3, [r4, #0]
 8000e30:	e7b6      	b.n	8000da0 <__ssvfiscanf_r+0x1f4>
 8000e32:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8000e34:	4621      	mov	r1, r4
 8000e36:	4630      	mov	r0, r6
 8000e38:	4798      	blx	r3
 8000e3a:	2800      	cmp	r0, #0
 8000e3c:	d0b0      	beq.n	8000da0 <__ssvfiscanf_r+0x1f4>
 8000e3e:	e78d      	b.n	8000d5c <__ssvfiscanf_r+0x1b0>
 8000e40:	2b04      	cmp	r3, #4
 8000e42:	dc0f      	bgt.n	8000e64 <__ssvfiscanf_r+0x2b8>
 8000e44:	466b      	mov	r3, sp
 8000e46:	4622      	mov	r2, r4
 8000e48:	a941      	add	r1, sp, #260	@ 0x104
 8000e4a:	4630      	mov	r0, r6
 8000e4c:	f000 f87c 	bl	8000f48 <_scanf_i>
 8000e50:	e7b4      	b.n	8000dbc <__ssvfiscanf_r+0x210>
 8000e52:	bf00      	nop
 8000e54:	08000afd 	.word	0x08000afd
 8000e58:	08000b73 	.word	0x08000b73
 8000e5c:	0800153c 	.word	0x0800153c
 8000e60:	0800151c 	.word	0x0800151c
 8000e64:	4b0a      	ldr	r3, [pc, #40]	@ (8000e90 <__ssvfiscanf_r+0x2e4>)
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	f43f aec5 	beq.w	8000bf6 <__ssvfiscanf_r+0x4a>
 8000e6c:	466b      	mov	r3, sp
 8000e6e:	4622      	mov	r2, r4
 8000e70:	a941      	add	r1, sp, #260	@ 0x104
 8000e72:	4630      	mov	r0, r6
 8000e74:	f3af 8000 	nop.w
 8000e78:	e7a0      	b.n	8000dbc <__ssvfiscanf_r+0x210>
 8000e7a:	89a3      	ldrh	r3, [r4, #12]
 8000e7c:	065b      	lsls	r3, r3, #25
 8000e7e:	f53f af71 	bmi.w	8000d64 <__ssvfiscanf_r+0x1b8>
 8000e82:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 8000e86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e8a:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8000e8c:	e7f9      	b.n	8000e82 <__ssvfiscanf_r+0x2d6>
 8000e8e:	bf00      	nop
 8000e90:	00000000 	.word	0x00000000

08000e94 <_scanf_chars>:
 8000e94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000e98:	4615      	mov	r5, r2
 8000e9a:	688a      	ldr	r2, [r1, #8]
 8000e9c:	4680      	mov	r8, r0
 8000e9e:	460c      	mov	r4, r1
 8000ea0:	b932      	cbnz	r2, 8000eb0 <_scanf_chars+0x1c>
 8000ea2:	698a      	ldr	r2, [r1, #24]
 8000ea4:	2a00      	cmp	r2, #0
 8000ea6:	bf14      	ite	ne
 8000ea8:	f04f 32ff 	movne.w	r2, #4294967295	@ 0xffffffff
 8000eac:	2201      	moveq	r2, #1
 8000eae:	608a      	str	r2, [r1, #8]
 8000eb0:	6822      	ldr	r2, [r4, #0]
 8000eb2:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8000f44 <_scanf_chars+0xb0>
 8000eb6:	06d1      	lsls	r1, r2, #27
 8000eb8:	bf5f      	itttt	pl
 8000eba:	681a      	ldrpl	r2, [r3, #0]
 8000ebc:	1d11      	addpl	r1, r2, #4
 8000ebe:	6019      	strpl	r1, [r3, #0]
 8000ec0:	6816      	ldrpl	r6, [r2, #0]
 8000ec2:	2700      	movs	r7, #0
 8000ec4:	69a0      	ldr	r0, [r4, #24]
 8000ec6:	b188      	cbz	r0, 8000eec <_scanf_chars+0x58>
 8000ec8:	2801      	cmp	r0, #1
 8000eca:	d107      	bne.n	8000edc <_scanf_chars+0x48>
 8000ecc:	682b      	ldr	r3, [r5, #0]
 8000ece:	781a      	ldrb	r2, [r3, #0]
 8000ed0:	6963      	ldr	r3, [r4, #20]
 8000ed2:	5c9b      	ldrb	r3, [r3, r2]
 8000ed4:	b953      	cbnz	r3, 8000eec <_scanf_chars+0x58>
 8000ed6:	2f00      	cmp	r7, #0
 8000ed8:	d031      	beq.n	8000f3e <_scanf_chars+0xaa>
 8000eda:	e022      	b.n	8000f22 <_scanf_chars+0x8e>
 8000edc:	2802      	cmp	r0, #2
 8000ede:	d120      	bne.n	8000f22 <_scanf_chars+0x8e>
 8000ee0:	682b      	ldr	r3, [r5, #0]
 8000ee2:	781b      	ldrb	r3, [r3, #0]
 8000ee4:	f819 3003 	ldrb.w	r3, [r9, r3]
 8000ee8:	071b      	lsls	r3, r3, #28
 8000eea:	d41a      	bmi.n	8000f22 <_scanf_chars+0x8e>
 8000eec:	6823      	ldr	r3, [r4, #0]
 8000eee:	06da      	lsls	r2, r3, #27
 8000ef0:	bf5e      	ittt	pl
 8000ef2:	682b      	ldrpl	r3, [r5, #0]
 8000ef4:	781b      	ldrbpl	r3, [r3, #0]
 8000ef6:	f806 3b01 	strbpl.w	r3, [r6], #1
 8000efa:	682a      	ldr	r2, [r5, #0]
 8000efc:	686b      	ldr	r3, [r5, #4]
 8000efe:	3201      	adds	r2, #1
 8000f00:	602a      	str	r2, [r5, #0]
 8000f02:	68a2      	ldr	r2, [r4, #8]
 8000f04:	3b01      	subs	r3, #1
 8000f06:	3a01      	subs	r2, #1
 8000f08:	606b      	str	r3, [r5, #4]
 8000f0a:	3701      	adds	r7, #1
 8000f0c:	60a2      	str	r2, [r4, #8]
 8000f0e:	b142      	cbz	r2, 8000f22 <_scanf_chars+0x8e>
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	dcd7      	bgt.n	8000ec4 <_scanf_chars+0x30>
 8000f14:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8000f18:	4629      	mov	r1, r5
 8000f1a:	4640      	mov	r0, r8
 8000f1c:	4798      	blx	r3
 8000f1e:	2800      	cmp	r0, #0
 8000f20:	d0d0      	beq.n	8000ec4 <_scanf_chars+0x30>
 8000f22:	6823      	ldr	r3, [r4, #0]
 8000f24:	f013 0310 	ands.w	r3, r3, #16
 8000f28:	d105      	bne.n	8000f36 <_scanf_chars+0xa2>
 8000f2a:	68e2      	ldr	r2, [r4, #12]
 8000f2c:	3201      	adds	r2, #1
 8000f2e:	60e2      	str	r2, [r4, #12]
 8000f30:	69a2      	ldr	r2, [r4, #24]
 8000f32:	b102      	cbz	r2, 8000f36 <_scanf_chars+0xa2>
 8000f34:	7033      	strb	r3, [r6, #0]
 8000f36:	6923      	ldr	r3, [r4, #16]
 8000f38:	443b      	add	r3, r7
 8000f3a:	6123      	str	r3, [r4, #16]
 8000f3c:	2000      	movs	r0, #0
 8000f3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000f42:	bf00      	nop
 8000f44:	0800153c 	.word	0x0800153c

08000f48 <_scanf_i>:
 8000f48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000f4c:	4698      	mov	r8, r3
 8000f4e:	4b74      	ldr	r3, [pc, #464]	@ (8001120 <_scanf_i+0x1d8>)
 8000f50:	460c      	mov	r4, r1
 8000f52:	4682      	mov	sl, r0
 8000f54:	4616      	mov	r6, r2
 8000f56:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000f5a:	b087      	sub	sp, #28
 8000f5c:	ab03      	add	r3, sp, #12
 8000f5e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8000f62:	4b70      	ldr	r3, [pc, #448]	@ (8001124 <_scanf_i+0x1dc>)
 8000f64:	69a1      	ldr	r1, [r4, #24]
 8000f66:	4a70      	ldr	r2, [pc, #448]	@ (8001128 <_scanf_i+0x1e0>)
 8000f68:	2903      	cmp	r1, #3
 8000f6a:	bf08      	it	eq
 8000f6c:	461a      	moveq	r2, r3
 8000f6e:	68a3      	ldr	r3, [r4, #8]
 8000f70:	9201      	str	r2, [sp, #4]
 8000f72:	1e5a      	subs	r2, r3, #1
 8000f74:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8000f78:	bf88      	it	hi
 8000f7a:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8000f7e:	4627      	mov	r7, r4
 8000f80:	bf82      	ittt	hi
 8000f82:	eb03 0905 	addhi.w	r9, r3, r5
 8000f86:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8000f8a:	60a3      	strhi	r3, [r4, #8]
 8000f8c:	f857 3b1c 	ldr.w	r3, [r7], #28
 8000f90:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8000f94:	bf98      	it	ls
 8000f96:	f04f 0900 	movls.w	r9, #0
 8000f9a:	6023      	str	r3, [r4, #0]
 8000f9c:	463d      	mov	r5, r7
 8000f9e:	f04f 0b00 	mov.w	fp, #0
 8000fa2:	6831      	ldr	r1, [r6, #0]
 8000fa4:	ab03      	add	r3, sp, #12
 8000fa6:	7809      	ldrb	r1, [r1, #0]
 8000fa8:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8000fac:	2202      	movs	r2, #2
 8000fae:	f7ff f917 	bl	80001e0 <memchr>
 8000fb2:	b328      	cbz	r0, 8001000 <_scanf_i+0xb8>
 8000fb4:	f1bb 0f01 	cmp.w	fp, #1
 8000fb8:	d159      	bne.n	800106e <_scanf_i+0x126>
 8000fba:	6862      	ldr	r2, [r4, #4]
 8000fbc:	b92a      	cbnz	r2, 8000fca <_scanf_i+0x82>
 8000fbe:	6822      	ldr	r2, [r4, #0]
 8000fc0:	2108      	movs	r1, #8
 8000fc2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8000fc6:	6061      	str	r1, [r4, #4]
 8000fc8:	6022      	str	r2, [r4, #0]
 8000fca:	6822      	ldr	r2, [r4, #0]
 8000fcc:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8000fd0:	6022      	str	r2, [r4, #0]
 8000fd2:	68a2      	ldr	r2, [r4, #8]
 8000fd4:	1e51      	subs	r1, r2, #1
 8000fd6:	60a1      	str	r1, [r4, #8]
 8000fd8:	b192      	cbz	r2, 8001000 <_scanf_i+0xb8>
 8000fda:	6832      	ldr	r2, [r6, #0]
 8000fdc:	1c51      	adds	r1, r2, #1
 8000fde:	6031      	str	r1, [r6, #0]
 8000fe0:	7812      	ldrb	r2, [r2, #0]
 8000fe2:	f805 2b01 	strb.w	r2, [r5], #1
 8000fe6:	6872      	ldr	r2, [r6, #4]
 8000fe8:	3a01      	subs	r2, #1
 8000fea:	2a00      	cmp	r2, #0
 8000fec:	6072      	str	r2, [r6, #4]
 8000fee:	dc07      	bgt.n	8001000 <_scanf_i+0xb8>
 8000ff0:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8000ff4:	4631      	mov	r1, r6
 8000ff6:	4650      	mov	r0, sl
 8000ff8:	4790      	blx	r2
 8000ffa:	2800      	cmp	r0, #0
 8000ffc:	f040 8085 	bne.w	800110a <_scanf_i+0x1c2>
 8001000:	f10b 0b01 	add.w	fp, fp, #1
 8001004:	f1bb 0f03 	cmp.w	fp, #3
 8001008:	d1cb      	bne.n	8000fa2 <_scanf_i+0x5a>
 800100a:	6863      	ldr	r3, [r4, #4]
 800100c:	b90b      	cbnz	r3, 8001012 <_scanf_i+0xca>
 800100e:	230a      	movs	r3, #10
 8001010:	6063      	str	r3, [r4, #4]
 8001012:	6863      	ldr	r3, [r4, #4]
 8001014:	4945      	ldr	r1, [pc, #276]	@ (800112c <_scanf_i+0x1e4>)
 8001016:	6960      	ldr	r0, [r4, #20]
 8001018:	1ac9      	subs	r1, r1, r3
 800101a:	f000 f889 	bl	8001130 <__sccl>
 800101e:	f04f 0b00 	mov.w	fp, #0
 8001022:	68a3      	ldr	r3, [r4, #8]
 8001024:	6822      	ldr	r2, [r4, #0]
 8001026:	2b00      	cmp	r3, #0
 8001028:	d03d      	beq.n	80010a6 <_scanf_i+0x15e>
 800102a:	6831      	ldr	r1, [r6, #0]
 800102c:	6960      	ldr	r0, [r4, #20]
 800102e:	f891 c000 	ldrb.w	ip, [r1]
 8001032:	f810 000c 	ldrb.w	r0, [r0, ip]
 8001036:	2800      	cmp	r0, #0
 8001038:	d035      	beq.n	80010a6 <_scanf_i+0x15e>
 800103a:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800103e:	d124      	bne.n	800108a <_scanf_i+0x142>
 8001040:	0510      	lsls	r0, r2, #20
 8001042:	d522      	bpl.n	800108a <_scanf_i+0x142>
 8001044:	f10b 0b01 	add.w	fp, fp, #1
 8001048:	f1b9 0f00 	cmp.w	r9, #0
 800104c:	d003      	beq.n	8001056 <_scanf_i+0x10e>
 800104e:	3301      	adds	r3, #1
 8001050:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
 8001054:	60a3      	str	r3, [r4, #8]
 8001056:	6873      	ldr	r3, [r6, #4]
 8001058:	3b01      	subs	r3, #1
 800105a:	2b00      	cmp	r3, #0
 800105c:	6073      	str	r3, [r6, #4]
 800105e:	dd1b      	ble.n	8001098 <_scanf_i+0x150>
 8001060:	6833      	ldr	r3, [r6, #0]
 8001062:	3301      	adds	r3, #1
 8001064:	6033      	str	r3, [r6, #0]
 8001066:	68a3      	ldr	r3, [r4, #8]
 8001068:	3b01      	subs	r3, #1
 800106a:	60a3      	str	r3, [r4, #8]
 800106c:	e7d9      	b.n	8001022 <_scanf_i+0xda>
 800106e:	f1bb 0f02 	cmp.w	fp, #2
 8001072:	d1ae      	bne.n	8000fd2 <_scanf_i+0x8a>
 8001074:	6822      	ldr	r2, [r4, #0]
 8001076:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800107a:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800107e:	d1bf      	bne.n	8001000 <_scanf_i+0xb8>
 8001080:	2110      	movs	r1, #16
 8001082:	6061      	str	r1, [r4, #4]
 8001084:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001088:	e7a2      	b.n	8000fd0 <_scanf_i+0x88>
 800108a:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800108e:	6022      	str	r2, [r4, #0]
 8001090:	780b      	ldrb	r3, [r1, #0]
 8001092:	f805 3b01 	strb.w	r3, [r5], #1
 8001096:	e7de      	b.n	8001056 <_scanf_i+0x10e>
 8001098:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800109c:	4631      	mov	r1, r6
 800109e:	4650      	mov	r0, sl
 80010a0:	4798      	blx	r3
 80010a2:	2800      	cmp	r0, #0
 80010a4:	d0df      	beq.n	8001066 <_scanf_i+0x11e>
 80010a6:	6823      	ldr	r3, [r4, #0]
 80010a8:	05d9      	lsls	r1, r3, #23
 80010aa:	d50d      	bpl.n	80010c8 <_scanf_i+0x180>
 80010ac:	42bd      	cmp	r5, r7
 80010ae:	d909      	bls.n	80010c4 <_scanf_i+0x17c>
 80010b0:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80010b4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80010b8:	4632      	mov	r2, r6
 80010ba:	4650      	mov	r0, sl
 80010bc:	4798      	blx	r3
 80010be:	f105 39ff 	add.w	r9, r5, #4294967295	@ 0xffffffff
 80010c2:	464d      	mov	r5, r9
 80010c4:	42bd      	cmp	r5, r7
 80010c6:	d028      	beq.n	800111a <_scanf_i+0x1d2>
 80010c8:	6822      	ldr	r2, [r4, #0]
 80010ca:	f012 0210 	ands.w	r2, r2, #16
 80010ce:	d113      	bne.n	80010f8 <_scanf_i+0x1b0>
 80010d0:	702a      	strb	r2, [r5, #0]
 80010d2:	6863      	ldr	r3, [r4, #4]
 80010d4:	9e01      	ldr	r6, [sp, #4]
 80010d6:	4639      	mov	r1, r7
 80010d8:	4650      	mov	r0, sl
 80010da:	47b0      	blx	r6
 80010dc:	f8d8 3000 	ldr.w	r3, [r8]
 80010e0:	6821      	ldr	r1, [r4, #0]
 80010e2:	1d1a      	adds	r2, r3, #4
 80010e4:	f8c8 2000 	str.w	r2, [r8]
 80010e8:	f011 0f20 	tst.w	r1, #32
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	d00f      	beq.n	8001110 <_scanf_i+0x1c8>
 80010f0:	6018      	str	r0, [r3, #0]
 80010f2:	68e3      	ldr	r3, [r4, #12]
 80010f4:	3301      	adds	r3, #1
 80010f6:	60e3      	str	r3, [r4, #12]
 80010f8:	6923      	ldr	r3, [r4, #16]
 80010fa:	1bed      	subs	r5, r5, r7
 80010fc:	445d      	add	r5, fp
 80010fe:	442b      	add	r3, r5
 8001100:	6123      	str	r3, [r4, #16]
 8001102:	2000      	movs	r0, #0
 8001104:	b007      	add	sp, #28
 8001106:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800110a:	f04f 0b00 	mov.w	fp, #0
 800110e:	e7ca      	b.n	80010a6 <_scanf_i+0x15e>
 8001110:	07ca      	lsls	r2, r1, #31
 8001112:	bf4c      	ite	mi
 8001114:	8018      	strhmi	r0, [r3, #0]
 8001116:	6018      	strpl	r0, [r3, #0]
 8001118:	e7eb      	b.n	80010f2 <_scanf_i+0x1aa>
 800111a:	2001      	movs	r0, #1
 800111c:	e7f2      	b.n	8001104 <_scanf_i+0x1bc>
 800111e:	bf00      	nop
 8001120:	08001510 	.word	0x08001510
 8001124:	080013a5 	.word	0x080013a5
 8001128:	08001485 	.word	0x08001485
 800112c:	08001530 	.word	0x08001530

08001130 <__sccl>:
 8001130:	b570      	push	{r4, r5, r6, lr}
 8001132:	780b      	ldrb	r3, [r1, #0]
 8001134:	4604      	mov	r4, r0
 8001136:	2b5e      	cmp	r3, #94	@ 0x5e
 8001138:	bf0b      	itete	eq
 800113a:	784b      	ldrbeq	r3, [r1, #1]
 800113c:	1c4a      	addne	r2, r1, #1
 800113e:	1c8a      	addeq	r2, r1, #2
 8001140:	2100      	movne	r1, #0
 8001142:	bf08      	it	eq
 8001144:	2101      	moveq	r1, #1
 8001146:	3801      	subs	r0, #1
 8001148:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800114c:	f800 1f01 	strb.w	r1, [r0, #1]!
 8001150:	42a8      	cmp	r0, r5
 8001152:	d1fb      	bne.n	800114c <__sccl+0x1c>
 8001154:	b90b      	cbnz	r3, 800115a <__sccl+0x2a>
 8001156:	1e50      	subs	r0, r2, #1
 8001158:	bd70      	pop	{r4, r5, r6, pc}
 800115a:	f081 0101 	eor.w	r1, r1, #1
 800115e:	54e1      	strb	r1, [r4, r3]
 8001160:	4610      	mov	r0, r2
 8001162:	4602      	mov	r2, r0
 8001164:	f812 5b01 	ldrb.w	r5, [r2], #1
 8001168:	2d2d      	cmp	r5, #45	@ 0x2d
 800116a:	d005      	beq.n	8001178 <__sccl+0x48>
 800116c:	2d5d      	cmp	r5, #93	@ 0x5d
 800116e:	d016      	beq.n	800119e <__sccl+0x6e>
 8001170:	2d00      	cmp	r5, #0
 8001172:	d0f1      	beq.n	8001158 <__sccl+0x28>
 8001174:	462b      	mov	r3, r5
 8001176:	e7f2      	b.n	800115e <__sccl+0x2e>
 8001178:	7846      	ldrb	r6, [r0, #1]
 800117a:	2e5d      	cmp	r6, #93	@ 0x5d
 800117c:	d0fa      	beq.n	8001174 <__sccl+0x44>
 800117e:	42b3      	cmp	r3, r6
 8001180:	dcf8      	bgt.n	8001174 <__sccl+0x44>
 8001182:	3002      	adds	r0, #2
 8001184:	461a      	mov	r2, r3
 8001186:	3201      	adds	r2, #1
 8001188:	4296      	cmp	r6, r2
 800118a:	54a1      	strb	r1, [r4, r2]
 800118c:	dcfb      	bgt.n	8001186 <__sccl+0x56>
 800118e:	1af2      	subs	r2, r6, r3
 8001190:	3a01      	subs	r2, #1
 8001192:	1c5d      	adds	r5, r3, #1
 8001194:	42b3      	cmp	r3, r6
 8001196:	bfa8      	it	ge
 8001198:	2200      	movge	r2, #0
 800119a:	18ab      	adds	r3, r5, r2
 800119c:	e7e1      	b.n	8001162 <__sccl+0x32>
 800119e:	4610      	mov	r0, r2
 80011a0:	e7da      	b.n	8001158 <__sccl+0x28>

080011a2 <__submore>:
 80011a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80011a6:	460c      	mov	r4, r1
 80011a8:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80011aa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80011ae:	4299      	cmp	r1, r3
 80011b0:	d11d      	bne.n	80011ee <__submore+0x4c>
 80011b2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80011b6:	f7ff fc15 	bl	80009e4 <_malloc_r>
 80011ba:	b918      	cbnz	r0, 80011c4 <__submore+0x22>
 80011bc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80011c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80011c4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80011c8:	63a3      	str	r3, [r4, #56]	@ 0x38
 80011ca:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 80011ce:	6360      	str	r0, [r4, #52]	@ 0x34
 80011d0:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 80011d4:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 80011d8:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 80011dc:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80011e0:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 80011e4:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 80011e8:	6020      	str	r0, [r4, #0]
 80011ea:	2000      	movs	r0, #0
 80011ec:	e7e8      	b.n	80011c0 <__submore+0x1e>
 80011ee:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 80011f0:	0077      	lsls	r7, r6, #1
 80011f2:	463a      	mov	r2, r7
 80011f4:	f000 f82e 	bl	8001254 <_realloc_r>
 80011f8:	4605      	mov	r5, r0
 80011fa:	2800      	cmp	r0, #0
 80011fc:	d0de      	beq.n	80011bc <__submore+0x1a>
 80011fe:	eb00 0806 	add.w	r8, r0, r6
 8001202:	4601      	mov	r1, r0
 8001204:	4632      	mov	r2, r6
 8001206:	4640      	mov	r0, r8
 8001208:	f000 f816 	bl	8001238 <memcpy>
 800120c:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8001210:	f8c4 8000 	str.w	r8, [r4]
 8001214:	e7e9      	b.n	80011ea <__submore+0x48>
	...

08001218 <_sbrk_r>:
 8001218:	b538      	push	{r3, r4, r5, lr}
 800121a:	4d06      	ldr	r5, [pc, #24]	@ (8001234 <_sbrk_r+0x1c>)
 800121c:	2300      	movs	r3, #0
 800121e:	4604      	mov	r4, r0
 8001220:	4608      	mov	r0, r1
 8001222:	602b      	str	r3, [r5, #0]
 8001224:	f7ff f9a6 	bl	8000574 <_sbrk>
 8001228:	1c43      	adds	r3, r0, #1
 800122a:	d102      	bne.n	8001232 <_sbrk_r+0x1a>
 800122c:	682b      	ldr	r3, [r5, #0]
 800122e:	b103      	cbz	r3, 8001232 <_sbrk_r+0x1a>
 8001230:	6023      	str	r3, [r4, #0]
 8001232:	bd38      	pop	{r3, r4, r5, pc}
 8001234:	200001ac 	.word	0x200001ac

08001238 <memcpy>:
 8001238:	440a      	add	r2, r1
 800123a:	4291      	cmp	r1, r2
 800123c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8001240:	d100      	bne.n	8001244 <memcpy+0xc>
 8001242:	4770      	bx	lr
 8001244:	b510      	push	{r4, lr}
 8001246:	f811 4b01 	ldrb.w	r4, [r1], #1
 800124a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800124e:	4291      	cmp	r1, r2
 8001250:	d1f9      	bne.n	8001246 <memcpy+0xe>
 8001252:	bd10      	pop	{r4, pc}

08001254 <_realloc_r>:
 8001254:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001258:	4680      	mov	r8, r0
 800125a:	4615      	mov	r5, r2
 800125c:	460c      	mov	r4, r1
 800125e:	b921      	cbnz	r1, 800126a <_realloc_r+0x16>
 8001260:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001264:	4611      	mov	r1, r2
 8001266:	f7ff bbbd 	b.w	80009e4 <_malloc_r>
 800126a:	b92a      	cbnz	r2, 8001278 <_realloc_r+0x24>
 800126c:	f7ff fb4e 	bl	800090c <_free_r>
 8001270:	2400      	movs	r4, #0
 8001272:	4620      	mov	r0, r4
 8001274:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001278:	f000 f906 	bl	8001488 <_malloc_usable_size_r>
 800127c:	4285      	cmp	r5, r0
 800127e:	4606      	mov	r6, r0
 8001280:	d802      	bhi.n	8001288 <_realloc_r+0x34>
 8001282:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8001286:	d8f4      	bhi.n	8001272 <_realloc_r+0x1e>
 8001288:	4629      	mov	r1, r5
 800128a:	4640      	mov	r0, r8
 800128c:	f7ff fbaa 	bl	80009e4 <_malloc_r>
 8001290:	4607      	mov	r7, r0
 8001292:	2800      	cmp	r0, #0
 8001294:	d0ec      	beq.n	8001270 <_realloc_r+0x1c>
 8001296:	42b5      	cmp	r5, r6
 8001298:	462a      	mov	r2, r5
 800129a:	4621      	mov	r1, r4
 800129c:	bf28      	it	cs
 800129e:	4632      	movcs	r2, r6
 80012a0:	f7ff ffca 	bl	8001238 <memcpy>
 80012a4:	4621      	mov	r1, r4
 80012a6:	4640      	mov	r0, r8
 80012a8:	f7ff fb30 	bl	800090c <_free_r>
 80012ac:	463c      	mov	r4, r7
 80012ae:	e7e0      	b.n	8001272 <_realloc_r+0x1e>

080012b0 <_strtol_l.constprop.0>:
 80012b0:	2b24      	cmp	r3, #36	@ 0x24
 80012b2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80012b6:	4686      	mov	lr, r0
 80012b8:	4690      	mov	r8, r2
 80012ba:	d801      	bhi.n	80012c0 <_strtol_l.constprop.0+0x10>
 80012bc:	2b01      	cmp	r3, #1
 80012be:	d106      	bne.n	80012ce <_strtol_l.constprop.0+0x1e>
 80012c0:	f7ff faf8 	bl	80008b4 <__errno>
 80012c4:	2316      	movs	r3, #22
 80012c6:	6003      	str	r3, [r0, #0]
 80012c8:	2000      	movs	r0, #0
 80012ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80012ce:	4834      	ldr	r0, [pc, #208]	@ (80013a0 <_strtol_l.constprop.0+0xf0>)
 80012d0:	460d      	mov	r5, r1
 80012d2:	462a      	mov	r2, r5
 80012d4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80012d8:	5d06      	ldrb	r6, [r0, r4]
 80012da:	f016 0608 	ands.w	r6, r6, #8
 80012de:	d1f8      	bne.n	80012d2 <_strtol_l.constprop.0+0x22>
 80012e0:	2c2d      	cmp	r4, #45	@ 0x2d
 80012e2:	d12d      	bne.n	8001340 <_strtol_l.constprop.0+0x90>
 80012e4:	782c      	ldrb	r4, [r5, #0]
 80012e6:	2601      	movs	r6, #1
 80012e8:	1c95      	adds	r5, r2, #2
 80012ea:	f033 0210 	bics.w	r2, r3, #16
 80012ee:	d109      	bne.n	8001304 <_strtol_l.constprop.0+0x54>
 80012f0:	2c30      	cmp	r4, #48	@ 0x30
 80012f2:	d12a      	bne.n	800134a <_strtol_l.constprop.0+0x9a>
 80012f4:	782a      	ldrb	r2, [r5, #0]
 80012f6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80012fa:	2a58      	cmp	r2, #88	@ 0x58
 80012fc:	d125      	bne.n	800134a <_strtol_l.constprop.0+0x9a>
 80012fe:	786c      	ldrb	r4, [r5, #1]
 8001300:	2310      	movs	r3, #16
 8001302:	3502      	adds	r5, #2
 8001304:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8001308:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 800130c:	2200      	movs	r2, #0
 800130e:	fbbc f9f3 	udiv	r9, ip, r3
 8001312:	4610      	mov	r0, r2
 8001314:	fb03 ca19 	mls	sl, r3, r9, ip
 8001318:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800131c:	2f09      	cmp	r7, #9
 800131e:	d81b      	bhi.n	8001358 <_strtol_l.constprop.0+0xa8>
 8001320:	463c      	mov	r4, r7
 8001322:	42a3      	cmp	r3, r4
 8001324:	dd27      	ble.n	8001376 <_strtol_l.constprop.0+0xc6>
 8001326:	1c57      	adds	r7, r2, #1
 8001328:	d007      	beq.n	800133a <_strtol_l.constprop.0+0x8a>
 800132a:	4581      	cmp	r9, r0
 800132c:	d320      	bcc.n	8001370 <_strtol_l.constprop.0+0xc0>
 800132e:	d101      	bne.n	8001334 <_strtol_l.constprop.0+0x84>
 8001330:	45a2      	cmp	sl, r4
 8001332:	db1d      	blt.n	8001370 <_strtol_l.constprop.0+0xc0>
 8001334:	fb00 4003 	mla	r0, r0, r3, r4
 8001338:	2201      	movs	r2, #1
 800133a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800133e:	e7eb      	b.n	8001318 <_strtol_l.constprop.0+0x68>
 8001340:	2c2b      	cmp	r4, #43	@ 0x2b
 8001342:	bf04      	itt	eq
 8001344:	782c      	ldrbeq	r4, [r5, #0]
 8001346:	1c95      	addeq	r5, r2, #2
 8001348:	e7cf      	b.n	80012ea <_strtol_l.constprop.0+0x3a>
 800134a:	2b00      	cmp	r3, #0
 800134c:	d1da      	bne.n	8001304 <_strtol_l.constprop.0+0x54>
 800134e:	2c30      	cmp	r4, #48	@ 0x30
 8001350:	bf0c      	ite	eq
 8001352:	2308      	moveq	r3, #8
 8001354:	230a      	movne	r3, #10
 8001356:	e7d5      	b.n	8001304 <_strtol_l.constprop.0+0x54>
 8001358:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800135c:	2f19      	cmp	r7, #25
 800135e:	d801      	bhi.n	8001364 <_strtol_l.constprop.0+0xb4>
 8001360:	3c37      	subs	r4, #55	@ 0x37
 8001362:	e7de      	b.n	8001322 <_strtol_l.constprop.0+0x72>
 8001364:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8001368:	2f19      	cmp	r7, #25
 800136a:	d804      	bhi.n	8001376 <_strtol_l.constprop.0+0xc6>
 800136c:	3c57      	subs	r4, #87	@ 0x57
 800136e:	e7d8      	b.n	8001322 <_strtol_l.constprop.0+0x72>
 8001370:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001374:	e7e1      	b.n	800133a <_strtol_l.constprop.0+0x8a>
 8001376:	1c53      	adds	r3, r2, #1
 8001378:	d108      	bne.n	800138c <_strtol_l.constprop.0+0xdc>
 800137a:	2322      	movs	r3, #34	@ 0x22
 800137c:	f8ce 3000 	str.w	r3, [lr]
 8001380:	4660      	mov	r0, ip
 8001382:	f1b8 0f00 	cmp.w	r8, #0
 8001386:	d0a0      	beq.n	80012ca <_strtol_l.constprop.0+0x1a>
 8001388:	1e69      	subs	r1, r5, #1
 800138a:	e006      	b.n	800139a <_strtol_l.constprop.0+0xea>
 800138c:	b106      	cbz	r6, 8001390 <_strtol_l.constprop.0+0xe0>
 800138e:	4240      	negs	r0, r0
 8001390:	f1b8 0f00 	cmp.w	r8, #0
 8001394:	d099      	beq.n	80012ca <_strtol_l.constprop.0+0x1a>
 8001396:	2a00      	cmp	r2, #0
 8001398:	d1f6      	bne.n	8001388 <_strtol_l.constprop.0+0xd8>
 800139a:	f8c8 1000 	str.w	r1, [r8]
 800139e:	e794      	b.n	80012ca <_strtol_l.constprop.0+0x1a>
 80013a0:	0800153c 	.word	0x0800153c

080013a4 <_strtol_r>:
 80013a4:	f7ff bf84 	b.w	80012b0 <_strtol_l.constprop.0>

080013a8 <_strtoul_l.constprop.0>:
 80013a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80013ac:	4e34      	ldr	r6, [pc, #208]	@ (8001480 <_strtoul_l.constprop.0+0xd8>)
 80013ae:	4686      	mov	lr, r0
 80013b0:	460d      	mov	r5, r1
 80013b2:	4628      	mov	r0, r5
 80013b4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80013b8:	5d37      	ldrb	r7, [r6, r4]
 80013ba:	f017 0708 	ands.w	r7, r7, #8
 80013be:	d1f8      	bne.n	80013b2 <_strtoul_l.constprop.0+0xa>
 80013c0:	2c2d      	cmp	r4, #45	@ 0x2d
 80013c2:	d12f      	bne.n	8001424 <_strtoul_l.constprop.0+0x7c>
 80013c4:	782c      	ldrb	r4, [r5, #0]
 80013c6:	2701      	movs	r7, #1
 80013c8:	1c85      	adds	r5, r0, #2
 80013ca:	f033 0010 	bics.w	r0, r3, #16
 80013ce:	d109      	bne.n	80013e4 <_strtoul_l.constprop.0+0x3c>
 80013d0:	2c30      	cmp	r4, #48	@ 0x30
 80013d2:	d12c      	bne.n	800142e <_strtoul_l.constprop.0+0x86>
 80013d4:	7828      	ldrb	r0, [r5, #0]
 80013d6:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 80013da:	2858      	cmp	r0, #88	@ 0x58
 80013dc:	d127      	bne.n	800142e <_strtoul_l.constprop.0+0x86>
 80013de:	786c      	ldrb	r4, [r5, #1]
 80013e0:	2310      	movs	r3, #16
 80013e2:	3502      	adds	r5, #2
 80013e4:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 80013e8:	2600      	movs	r6, #0
 80013ea:	fbb8 f8f3 	udiv	r8, r8, r3
 80013ee:	fb03 f908 	mul.w	r9, r3, r8
 80013f2:	ea6f 0909 	mvn.w	r9, r9
 80013f6:	4630      	mov	r0, r6
 80013f8:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 80013fc:	f1bc 0f09 	cmp.w	ip, #9
 8001400:	d81c      	bhi.n	800143c <_strtoul_l.constprop.0+0x94>
 8001402:	4664      	mov	r4, ip
 8001404:	42a3      	cmp	r3, r4
 8001406:	dd2a      	ble.n	800145e <_strtoul_l.constprop.0+0xb6>
 8001408:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 800140c:	d007      	beq.n	800141e <_strtoul_l.constprop.0+0x76>
 800140e:	4580      	cmp	r8, r0
 8001410:	d322      	bcc.n	8001458 <_strtoul_l.constprop.0+0xb0>
 8001412:	d101      	bne.n	8001418 <_strtoul_l.constprop.0+0x70>
 8001414:	45a1      	cmp	r9, r4
 8001416:	db1f      	blt.n	8001458 <_strtoul_l.constprop.0+0xb0>
 8001418:	fb00 4003 	mla	r0, r0, r3, r4
 800141c:	2601      	movs	r6, #1
 800141e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8001422:	e7e9      	b.n	80013f8 <_strtoul_l.constprop.0+0x50>
 8001424:	2c2b      	cmp	r4, #43	@ 0x2b
 8001426:	bf04      	itt	eq
 8001428:	782c      	ldrbeq	r4, [r5, #0]
 800142a:	1c85      	addeq	r5, r0, #2
 800142c:	e7cd      	b.n	80013ca <_strtoul_l.constprop.0+0x22>
 800142e:	2b00      	cmp	r3, #0
 8001430:	d1d8      	bne.n	80013e4 <_strtoul_l.constprop.0+0x3c>
 8001432:	2c30      	cmp	r4, #48	@ 0x30
 8001434:	bf0c      	ite	eq
 8001436:	2308      	moveq	r3, #8
 8001438:	230a      	movne	r3, #10
 800143a:	e7d3      	b.n	80013e4 <_strtoul_l.constprop.0+0x3c>
 800143c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8001440:	f1bc 0f19 	cmp.w	ip, #25
 8001444:	d801      	bhi.n	800144a <_strtoul_l.constprop.0+0xa2>
 8001446:	3c37      	subs	r4, #55	@ 0x37
 8001448:	e7dc      	b.n	8001404 <_strtoul_l.constprop.0+0x5c>
 800144a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800144e:	f1bc 0f19 	cmp.w	ip, #25
 8001452:	d804      	bhi.n	800145e <_strtoul_l.constprop.0+0xb6>
 8001454:	3c57      	subs	r4, #87	@ 0x57
 8001456:	e7d5      	b.n	8001404 <_strtoul_l.constprop.0+0x5c>
 8001458:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 800145c:	e7df      	b.n	800141e <_strtoul_l.constprop.0+0x76>
 800145e:	1c73      	adds	r3, r6, #1
 8001460:	d106      	bne.n	8001470 <_strtoul_l.constprop.0+0xc8>
 8001462:	2322      	movs	r3, #34	@ 0x22
 8001464:	f8ce 3000 	str.w	r3, [lr]
 8001468:	4630      	mov	r0, r6
 800146a:	b932      	cbnz	r2, 800147a <_strtoul_l.constprop.0+0xd2>
 800146c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001470:	b107      	cbz	r7, 8001474 <_strtoul_l.constprop.0+0xcc>
 8001472:	4240      	negs	r0, r0
 8001474:	2a00      	cmp	r2, #0
 8001476:	d0f9      	beq.n	800146c <_strtoul_l.constprop.0+0xc4>
 8001478:	b106      	cbz	r6, 800147c <_strtoul_l.constprop.0+0xd4>
 800147a:	1e69      	subs	r1, r5, #1
 800147c:	6011      	str	r1, [r2, #0]
 800147e:	e7f5      	b.n	800146c <_strtoul_l.constprop.0+0xc4>
 8001480:	0800153c 	.word	0x0800153c

08001484 <_strtoul_r>:
 8001484:	f7ff bf90 	b.w	80013a8 <_strtoul_l.constprop.0>

08001488 <_malloc_usable_size_r>:
 8001488:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800148c:	1f18      	subs	r0, r3, #4
 800148e:	2b00      	cmp	r3, #0
 8001490:	bfbc      	itt	lt
 8001492:	580b      	ldrlt	r3, [r1, r0]
 8001494:	18c0      	addlt	r0, r0, r3
 8001496:	4770      	bx	lr

08001498 <_init>:
 8001498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800149a:	bf00      	nop
 800149c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800149e:	bc08      	pop	{r3}
 80014a0:	469e      	mov	lr, r3
 80014a2:	4770      	bx	lr

080014a4 <_fini>:
 80014a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80014a6:	bf00      	nop
 80014a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80014aa:	bc08      	pop	{r3}
 80014ac:	469e      	mov	lr, r3
 80014ae:	4770      	bx	lr
