#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Aug 12 18:57:29 2025
# Process ID: 11716
# Current directory: C:/100-Working/105-Working-improvement/github_lib/k7_neorv32
# Command line: vivado.exe -mode batch -source ./tcl/build_prj.tcl -tclargs k7_dma xc7k325tffg676-2 design_1
# Log file: C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/vivado.log
# Journal file: C:/100-Working/105-Working-improvement/github_lib/k7_neorv32\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/zhangjl/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source ./tcl/build_prj.tcl
# if {$argc < 3} {
#   puts "ERROR: Incorrect number of arguments."
#   puts "Usage: vivado -mode batch -source build_prj.tcl -tclargs <project_name> <part_name>"
#   exit 1
# }
# set _xil_proj_name_ [lindex $argv 0]
# set _xil_part_name_ [lindex $argv 1]
# set _xil_bd_name_ [lindex $argv 2]
# puts "INFO: Project Name from Makefile: ${_xil_proj_name_}"
INFO: Project Name from Makefile: k7_dma
# puts "INFO: Part Name from Makefile: ${_xil_part_name_}"
INFO: Part Name from Makefile: xc7k325tffg676-2
# puts "INFO: Block Design Name from Makefile: ${_xil_bd_name_}"
INFO: Block Design Name from Makefile: design_1
# set origin_dir "."
# if { [info exists ::origin_dir_loc] } {
#   set origin_dir $::origin_dir_loc
# }
# create_project ${_xil_proj_name_} ./${_xil_proj_name_} -part ${_xil_part_name_}
# set proj_dir [get_property directory [current_project]]
# set obj [current_project]
# set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
# set_property -name "enable_vhdl_2008" -value "1" -objects $obj
# set_property -name "ip_cache_permissions" -value "read write" -objects $obj
# set_property -name "ip_output_repo" -value "$proj_dir/${_xil_proj_name_}.cache/ip" -objects $obj
# set_property -name "mem.enable_memory_map_generation" -value "1" -objects $obj
# set_property -name "part" -value "${_xil_part_name_}" -objects $obj
# set_property -name "revised_directory_structure" -value "1" -objects $obj
# set_property -name "sim.central_dir" -value "$proj_dir/${_xil_proj_name_}.ip_user_files" -objects $obj
# set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
# set_property -name "simulator_language" -value "Mixed" -objects $obj
# set_property -name "webtalk.activehdl_export_sim" -value "9" -objects $obj
# set_property -name "webtalk.ies_export_sim" -value "9" -objects $obj
# set_property -name "webtalk.modelsim_export_sim" -value "9" -objects $obj
# set_property -name "webtalk.questa_export_sim" -value "9" -objects $obj
# set_property -name "webtalk.riviera_export_sim" -value "9" -objects $obj
# set_property -name "webtalk.vcs_export_sim" -value "9" -objects $obj
# set_property -name "webtalk.xsim_export_sim" -value "9" -objects $obj
# set_property -name "xpm_libraries" -value "XPM_FIFO XPM_MEMORY" -objects $obj
# set_property ip_repo_paths ${origin_dir}/ip/uisrc [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/ip/uisrc'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Software/Xilinx/Vivado/2021.1/data/ip'.
# if {[string equal [get_filesets -quiet sources_1] ""]} {
#   create_fileset -srcset sources_1
# }
# set obj [get_filesets sources_1]
# add_files -fileset sources_1 -norecurse [list \
#  [file normalize "${origin_dir}/rtl/top.v"] \
#  [file normalize "${origin_dir}/rtl/common/DC_FIFO.v"] \
#  [file normalize "${origin_dir}/rtl/common/capture_edge.v"] \
#  [file normalize "${origin_dir}/rtl/common/gen_test.v"] \
#  [file normalize "${origin_dir}/rtl/common/led_blink.v"] \
#  [file normalize "${origin_dir}/rtl/common/data_avl_delay.vhd"] \
#  [file normalize "${origin_dir}/rtl/common/sync_reset.v"] \
#  [file normalize "${origin_dir}/rtl/common/signal_delay.v"] \
#  [file normalize "${origin_dir}/rtl/common/sync_3ff.v"] \
#  [file normalize "${origin_dir}/rtl/common/cmd.v"]\
#  [file normalize "${origin_dir}/rtl/common/key/debounce_v2.v"]\
#  [file normalize "${origin_dir}/rtl/common/guideir_ptic/divider/divider_guideir.v"]\
#  [file normalize "${origin_dir}/rtl/common/guideir_ptic/divider/divider_wrapper.v"]\
#  [file normalize "${origin_dir}/rtl/common/mult/parallel_ppl_mult_v1.20.v"]\
#  [file normalize "${origin_dir}/rtl/common/BRAM/ramDualPort.v"]\
#  [file normalize "${origin_dir}/rtl/common/BRAM/true_dual_port_ram.v"]\
#  [file normalize "${origin_dir}/rtl/common/key/clk_divider.sv"]\
#  [file normalize "${origin_dir}/rtl/common/key/edge_detect.sv"]\
#  [file normalize "${origin_dir}/rtl/common/data_avl_delay.vhd"]\
#  [file normalize "${origin_dir}/rtl/common/BRAM/lpm_dual_clk_port_ram.vhd"]\
#  [file normalize "${origin_dir}/rtl/common/mult/multi_mxn.vhd"]\
#  [file normalize "${origin_dir}/rtl/lib/verilog-axi/axi_dma.v"] \
#  [file normalize "${origin_dir}/rtl/lib/verilog-axi/axi_dma_rd.v"] \
#  [file normalize "${origin_dir}/rtl/lib/verilog-axi/axi_dma_wr.v"] \
#  [file normalize "${origin_dir}/rtl/lib/verilog-axis/arbiter.v"] \
#  [file normalize "${origin_dir}/rtl/lib/verilog-axis/priority_encoder.v"] \
#  [file normalize "${origin_dir}/rtl/axi_video_bridge/axi_video_bridge.v"] \
#  [file normalize "${origin_dir}/rtl/axi_video_bridge/axis_rd_path_new.v"] \
#  [file normalize "${origin_dir}/rtl/axi_video_bridge/axis_wr_path_new.v"] \
#  [file normalize "${origin_dir}/rtl/uivtc/rect.v"] \
#  [file normalize "${origin_dir}/rtl/uivtc/uivtc.v"] \
#  [file normalize "${origin_dir}/rtl/uitpg/uitpg.v"] \
# ]
# set custom_xci_files [list \
#     "[file normalize "${origin_dir}/ip/uihdmitx_1/uihdmitx_1.xci"]"\
# ]
# puts "INFO: Adding custom XCI files to the 'sources_1' fileset..."
INFO: Adding custom XCI files to the 'sources_1' fileset...
# add_files -fileset sources_1 -norecurse $custom_xci_files
# puts "INFO: Generating output products for individual XCI files..."
INFO: Generating output products for individual XCI files...
# foreach xci_path $custom_xci_files {
#     set normalized_xci_path [file normalize $xci_path]
#     
#     # Ëé∑ÂèñÊñá‰ª∂ÈõÜ‰∏≠ÁöÑXCIÊñá‰ª∂ÂØπË±°
#     # Ê≥®ÊÑèÔºöÂú®add_files‰πãÂêéÔºåËøô‰∫õXCIÊñá‰ª∂ÂØπË±°Â∫îË?•Â∑≤ÁªèÂ≠òÂú®‰∫éfileset‰∏?
#     set xci_obj [get_files -of_objects [get_filesets sources_1] $normalized_xci_path]
# 
#     if {[llength $xci_obj] > 0} {
#         puts "    Generating target for IP: [file tail $normalized_xci_path]"
#         if {[catch {generate_target all $xci_obj} result]} {
#             puts "    ERROR: Failed to generate output products for [file tail $normalized_xci_path]: $result"
#             # ËøôÈáåÁöÑÈîôËØ?Â§ÑÁêÜÂè?‰ª•Ê†πÊç?ÈúÄË¶ÅÂÜ≥ÂÆöÊòØÂê¶ÈÄÄÂá∫ËÑöÊú?
#         } else {
#             puts "    Successfully generated output products for [file tail $normalized_xci_path]."
#         }
#     } else {
#         # ÁêÜË?∫‰∏äÔºåÂ?ÇÊûúadd_filesÊàêÂäüÔºåËøôÈáå‰∏çÂ∫îË?•ÂèëÁî?
#         puts "    WARNING: Could not find file object for XCI: $normalized_xci_path after adding. Skipping target generation."
#     }
# }
    Generating target for IP: uihdmitx_1.xci
    Successfully generated output products for uihdmitx_1.xci.
# add_files -fileset sources_1 -norecurse [list \
#  [file normalize "${origin_dir}/ip/design_1_mig_7series_0_0/mig_b.prj" ]\
#  [file normalize "${origin_dir}/ip/design_1_mig_7series_0_0/mig_a.prj" ]\
# ]
# set file "design_1_mig_7series_0_0/mig_b.prj"
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "scoped_to_cells" -value "design_1_mig_7series_0_0" -objects $file_obj
# set file "design_1_mig_7series_0_0/mig_a.prj"
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "scoped_to_cells" -value "design_1_mig_7series_0_0" -objects $file_obj
# set obj [get_filesets sources_1]
# set_property -name "top" -value "top" -objects $obj
# if {[string equal [get_filesets -quiet constrs_1] ""]} {
#   create_fileset -constrset constrs_1
# }
# set obj [get_filesets constrs_1]
# set xdc_files [glob -nocomplain -directory "$origin_dir/constrs" *.xdc]
# foreach xdc_file $xdc_files {
#   set file "[file normalize $xdc_file]"
#   add_files -fileset constrs_1 [list $file]
#   set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*/[file tail $file]"]]
#   set_property -name "file_type" -value "XDC" -objects $file_obj
# }
# set obj [get_filesets constrs_1]
# set_property -name "target_part" -value "${_xil_part_name_}" -objects $obj
# if {[string equal [get_filesets -quiet sim_1] ""]} {
#   create_fileset -simset sim_1
# }
# set obj [get_filesets sim_1]
# set obj [get_filesets sim_1]
# set_property -name "top" -value "top" -objects $obj
# set_property -name "top_lib" -value "xil_defaultlib" -objects $obj
# set obj [get_filesets utils_1]
# set obj [get_filesets utils_1]
# puts "INFO: Sourcing build_bd.tcl. Expecting it to use _xil_bd_name_ ('${_xil_bd_name_}') and _xil_part_name_ ('${_xil_part_name_}') from this scope."
INFO: Sourcing build_bd.tcl. Expecting it to use _xil_bd_name_ ('design_1') and _xil_part_name_ ('xc7k325tffg676-2') from this scope.
# set bd_tcl_script "tcl/build_bd_ddr_standalone.tcl"
# if {[catch {source $bd_tcl_script} result]} {
#   puts "ERROR: Failed to source $bd_tcl_script: $result"
#   exit 1
# }
## _tcl::get_script_folder
## version -short
## get_projects -quiet
## current_bd_design -quiet
## get_bd_cells -quiet
INFO: [BD::TCL 103-2003] Currently there is no design <design_1> in project, so creating one...
Wrote  : <C:\100-Working\105-Working-improvement\github_lib\k7_neorv32\k7_dma\k7_dma.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [BD::TCL 103-2004] Making design <design_1> as current_bd_design.
INFO: [BD::TCL 103-2005] Currently the variable <design_name> is equal to "design_1".
INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:ip:mig_7series:4.2 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:ip:xlconstant:1.1  .
Slave segment '/mig_7series_0/memmap/memaddr' is being assigned into address space '/S00_AXI_0' at <0x8000_0000 [ 1G ]>.
Slave segment '/mig_7series_0/memmap/memaddr' is being assigned into address space '/S01_AXI_0' at <0x8000_0000 [ 1G ]>.
Slave segment '/mig_7series_0/memmap/memaddr' is being assigned into address space '/S02_AXI_0' at <0x8000_0000 [ 1G ]>.
Slave segment '/mig_7series_0/memmap/memaddr' is being assigned into address space '/S03_AXI_0' at <0x8000_0000 [ 1G ]>.
Wrote  : <C:\100-Working\105-Working-improvement\github_lib\k7_neorv32\k7_dma\k7_dma.srcs\sources_1\bd\design_1\design_1.bd> 
# set bd_file_path "./${_xil_proj_name_}/${_xil_proj_name_}.srcs/sources_1/bd/${_xil_bd_name_}/${_xil_bd_name_}.bd"
# if {![file exists $bd_file_path]} {
#   puts "ERROR: Block design file not found after sourcing build_bd.tcl: $bd_file_path"
#   # Attempt to find it with a more generic path if the project structure is slightly different
#   set alt_bd_file_path [get_files -quiet ${_xil_bd_name_}.bd]
#   if {$alt_bd_file_path eq ""} {
#     puts "ERROR: Could not find ${_xil_bd_name_}.bd anywhere."
#     exit 1
#   } else {
#     puts "INFO: Found BD file at: $alt_bd_file_path"
#     set bd_file_path $alt_bd_file_path
#   }
# }
# set_property REGISTERED_WITH_MANAGER "1" [get_files $bd_file_path]
# set_property SYNTH_CHECKPOINT_MODE "Hierarchical" [get_files $bd_file_path]
# update_compile_order -fileset sources_1
# reset_target all [get_files $bd_file_path]
# export_ip_user_files -of_objects  [get_files  $bd_file_path] -sync -no_script -force -quiet
# delete_ip_run [get_files -of_objects [get_fileset sources_1] $bd_file_path]
# puts "INFO: Generating output products for all IPs in ${_xil_bd_name_}.bd..."
INFO: Generating output products for all IPs in design_1.bd...
# if {[catch {generate_target all [get_files $bd_file_path]} result]} {
#   puts "ERROR: Failed to generate IP output products for ${_xil_bd_name_}.bd: $result"
#   # Consider exiting if IP generation fails critically
#   # exit 1 
# } else {
#   puts "INFO: Successfully generated IP output products for ${_xil_bd_name_}.bd or they are up-to-date."
# }
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect/s00_couplers/s00_data_fifo/m_axi_bid'(8) to pin: '/axi_interconnect/s00_couplers/M_AXI_bid'(10) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect/s00_couplers/s00_data_fifo/m_axi_rid'(8) to pin: '/axi_interconnect/s00_couplers/M_AXI_rid'(10) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect/s01_couplers/s01_data_fifo/m_axi_bid'(8) to pin: '/axi_interconnect/s01_couplers/M_AXI_bid'(10) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect/s01_couplers/s01_data_fifo/m_axi_rid'(8) to pin: '/axi_interconnect/s01_couplers/M_AXI_rid'(10) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect/s02_couplers/s02_data_fifo/m_axi_bid'(8) to pin: '/axi_interconnect/s02_couplers/M_AXI_bid'(10) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect/s02_couplers/s02_data_fifo/m_axi_rid'(8) to pin: '/axi_interconnect/s02_couplers/M_AXI_rid'(10) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect/s03_couplers/s03_data_fifo/m_axi_bid'(8) to pin: '/axi_interconnect/s03_couplers/M_AXI_bid'(10) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect/s03_couplers/s03_data_fifo/m_axi_rid'(8) to pin: '/axi_interconnect/s03_couplers/M_AXI_rid'(10) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect/xbar/s_axi_arid'(10) to pin: '/axi_interconnect/s00_couplers/M_AXI_arid'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect/xbar/s_axi_awid'(10) to pin: '/axi_interconnect/s00_couplers/M_AXI_awid'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect/xbar/s_axi_arid'(10) to pin: '/axi_interconnect/s01_couplers/M_AXI_arid'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect/xbar/s_axi_awid'(10) to pin: '/axi_interconnect/s01_couplers/M_AXI_awid'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect/xbar/s_axi_arid'(10) to pin: '/axi_interconnect/s02_couplers/M_AXI_arid'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect/xbar/s_axi_awid'(10) to pin: '/axi_interconnect/s02_couplers/M_AXI_awid'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect/xbar/s_axi_arid'(10) to pin: '/axi_interconnect/s03_couplers/M_AXI_arid'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect/xbar/s_axi_awid'(10) to pin: '/axi_interconnect/s03_couplers/M_AXI_awid'(8) - Only lower order bits will be connected.
VHDL Output written to : C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect/s00_couplers/s00_data_fifo/m_axi_bid'(8) to pin: '/axi_interconnect/s00_couplers/M_AXI_bid'(10) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect/s00_couplers/s00_data_fifo/m_axi_rid'(8) to pin: '/axi_interconnect/s00_couplers/M_AXI_rid'(10) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect/s01_couplers/s01_data_fifo/m_axi_bid'(8) to pin: '/axi_interconnect/s01_couplers/M_AXI_bid'(10) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect/s01_couplers/s01_data_fifo/m_axi_rid'(8) to pin: '/axi_interconnect/s01_couplers/M_AXI_rid'(10) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect/s02_couplers/s02_data_fifo/m_axi_bid'(8) to pin: '/axi_interconnect/s02_couplers/M_AXI_bid'(10) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect/s02_couplers/s02_data_fifo/m_axi_rid'(8) to pin: '/axi_interconnect/s02_couplers/M_AXI_rid'(10) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect/s03_couplers/s03_data_fifo/m_axi_bid'(8) to pin: '/axi_interconnect/s03_couplers/M_AXI_bid'(10) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect/s03_couplers/s03_data_fifo/m_axi_rid'(8) to pin: '/axi_interconnect/s03_couplers/M_AXI_rid'(10) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect/xbar/s_axi_arid'(10) to pin: '/axi_interconnect/s00_couplers/M_AXI_arid'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect/xbar/s_axi_awid'(10) to pin: '/axi_interconnect/s00_couplers/M_AXI_awid'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect/xbar/s_axi_arid'(10) to pin: '/axi_interconnect/s01_couplers/M_AXI_arid'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect/xbar/s_axi_awid'(10) to pin: '/axi_interconnect/s01_couplers/M_AXI_awid'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect/xbar/s_axi_arid'(10) to pin: '/axi_interconnect/s02_couplers/M_AXI_arid'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect/xbar/s_axi_awid'(10) to pin: '/axi_interconnect/s02_couplers/M_AXI_awid'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect/xbar/s_axi_arid'(10) to pin: '/axi_interconnect/s03_couplers/M_AXI_arid'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect/xbar/s_axi_awid'(10) to pin: '/axi_interconnect/s03_couplers/M_AXI_awid'(8) - Only lower order bits will be connected.
VHDL Output written to : C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_0/design_1_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/s00_couplers/s00_data_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/s01_couplers/s01_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_s01_data_fifo_0/design_1_s01_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/s01_couplers/s01_data_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/s02_couplers/s02_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_s02_data_fifo_0/design_1_s02_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/s02_couplers/s02_data_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/s03_couplers/s03_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_s03_data_fifo_0/design_1_s03_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/s03_couplers/s03_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_m00_data_fifo_0/design_1_m00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/m00_data_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/m00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1290.238 ; gain = 60.066
INFO: Successfully generated IP output products for design_1.bd or they are up-to-date.
# puts "INFO: Creating wrapper for ${_xil_bd_name_}.bd"
INFO: Creating wrapper for design_1.bd
# set wrapper_path [make_wrapper -fileset sources_1 -files [get_files $bd_file_path] -top]
# add_files -norecurse -fileset sources_1 $wrapper_path
# set idrFlowPropertiesConstraints ""
# catch {
#  set idrFlowPropertiesConstraints [get_param runs.disableIDRFlowPropertyConstraints]
#  set_param runs.disableIDRFlowPropertyConstraints 1
# }
# if {[string equal [get_runs -quiet synth_1] ""]} {
#     create_run -name synth_1 -part ${_xil_part_name_} -flow {Vivado Synthesis 2021} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
# } else {
#   set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
#   set_property flow "Vivado Synthesis 2021" [get_runs synth_1]
# }
# set obj [get_runs synth_1]
# set_property set_report_strategy_name 1 $obj
# set_property report_strategy {Vivado Synthesis Default Reports} $obj
# set_property set_report_strategy_name 0 $obj
# set obj [get_runs synth_1]
# set_property -name "part" -value "${_xil_part_name_}" -objects $obj
# set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj
# current_run -synthesis [get_runs synth_1]
# if {[string equal [get_runs -quiet impl_1] ""]} {
#     create_run -name impl_1 -part ${_xil_part_name_} -flow {Vivado Implementation 2021} -strategy "Vivado Implementation Defaults" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_1
# } else {
#   set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
#   set_property flow "Vivado Implementation 2021" [get_runs impl_1]
# }
# set obj [get_runs impl_1]
# set_property set_report_strategy_name 1 $obj
# set_property report_strategy {Vivado Implementation Default Reports} $obj
# set_property set_report_strategy_name 0 $obj
# set obj [get_runs impl_1]
# set_property -name "part" -value "${_xil_part_name_}" -objects $obj
# set_property -name "strategy" -value "Vivado Implementation Defaults" -objects $obj
# set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
# set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj
# current_run -implementation [get_runs impl_1]
# catch {
#  if { $idrFlowPropertiesConstraints != {} } {
#    set_param runs.disableIDRFlowPropertyConstraints $idrFlowPropertiesConstraints
#  }
# }
# puts "INFO: Project created:${_xil_proj_name_}"
INFO: Project created:k7_dma
INFO: [Common 17-206] Exiting Vivado at Tue Aug 12 18:58:13 2025...
