library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_signed.all;
use IEEE.std_logic_arith.all;

entity PC_ADD is port
(
   PC_cur  : in  std_logic_vector(31 downto 0);
	PC_next : out std_logic_vector(31 downto 0)
);
end PC_ADD;

architecture behavior of PC_ADD is
begin
    PC_next <= std_logic_vector(unsigned(PC_cur) + 4);
end behavior;

