* ******************************************************************************

* iCEcube Report

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Jan 15 2022 06:07:43

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 1 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40HX8K
    Package:       CT256

Design statistics:
------------------
    FFs:                  30
    LUTs:                 41
    RAMs:                 0
    IOBs:                 13
    GBs:                  1
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 66/7680
        Combinational Logic Cells: 36       out of   7680      0.46875%
        Sequential Logic Cells:    30       out of   7680      0.390625%
        Logic Tiles:               16       out of   960       1.66667%
    Registers: 
        Logic Registers:           30       out of   7680      0.390625%
        IO Registers:              0        out of   1280      0
    Block RAMs:                    0        out of   32        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                1        out of   206       0.485437%
        Output Pins:               12       out of   206       5.82524%
        InOut Pins:                0        out of   206       0%
    Global Buffers:                1        out of   8         12.5%
    PLLs:                          0        out of   2         0%

IO Bank Utilization:
--------------------
    Bank 3: 1        out of   52        1.92308%
    Bank 1: 12       out of   52        23.0769%
    Bank 0: 0        out of   52        0%
    Bank 2: 0        out of   50        0%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    J3          Input      SB_LVCMOS    No       3        Simple Input   mclock  

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    B16         Output     SB_LVCMOS    No       1        Simple Output  DIGIT4  
    C16         Output     SB_LVCMOS    No       1        Simple Output  DIGIT3  
    D14         Output     SB_LVCMOS    No       1        Simple Output  DIGIT1  
    D15         Output     SB_LVCMOS    No       1        Simple Output  Y[7]    
    D16         Output     SB_LVCMOS    No       1        Simple Output  DIGIT2  
    E14         Output     SB_LVCMOS    No       1        Simple Output  Y[5]    
    E16         Output     SB_LVCMOS    No       1        Simple Output  Y[6]    
    F15         Output     SB_LVCMOS    No       1        Simple Output  Y[3]    
    F16         Output     SB_LVCMOS    No       1        Simple Output  Y[4]    
    G15         Output     SB_LVCMOS    No       1        Simple Output  Y[1]    
    G16         Output     SB_LVCMOS    No       1        Simple Output  Y[2]    
    H16         Output     SB_LVCMOS    No       1        Simple Output  Y[0]    

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name   
    -------------  -------  ---------  ------  -----------   
    1              3        IO         30      mclock_0_c_g  


Router Summary:
---------------
    Status:  Successful
    Runtime: 11 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile      335 out of 146184      0.229163%
                          Span 4       45 out of  29696      0.151536%
                         Span 12       13 out of   5632      0.230824%
                  Global network        1 out of      8      12.5%
      Vertical Inter-LUT Connect        0 out of   6720      0%

