/* Generated by Yosys 0.18+10 (git sha1 07c42e625, gcc 11.2.1 -fPIC -Os) */

module fabric_clock_tree_design(\$iopadmap$clk6 , \$iopadmap$t , \$iopadmap$sel , \$iopadmap$mux_out , \$iopadmap$clr_n , \$iopadmap$clk5 , \$iopadmap$clk4 , \$iopadmap$clk3 , \$iopadmap$clk2 , \$iopadmap$clk1 );
  input \$iopadmap$clk5 ;
  input \$iopadmap$clk6 ;
  input \$iopadmap$clr_n ;
  output [19:0] \$iopadmap$mux_out ;
  input [1:0] \$iopadmap$sel ;
  input \$iopadmap$t ;
  input \$iopadmap$clk3 ;
  input \$iopadmap$clk2 ;
  input \$iopadmap$clk1 ;
  input \$iopadmap$clk4 ;
  wire \$iopadmap$clk5 ;
  wire \$iopadmap$clk6 ;
  wire \$iopadmap$clr_n ;
  wire [19:0] \$iopadmap$mux_out ;
  wire [1:0] \$iopadmap$sel ;
  wire \$iopadmap$t ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:38.16-38.17" *)
  wire \$techmap1947$iopadmap$clock_tree_design.mux_out_6.C ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:37.16-37.17" *)
  wire \$techmap1947$iopadmap$clock_tree_design.mux_out_6.I ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:39.16-39.17" *)
  wire \$techmap1947$iopadmap$clock_tree_design.mux_out_6.O ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:38.16-38.17" *)
  wire \$techmap1948$iopadmap$clock_tree_design.mux_out_15.C ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:37.16-37.17" *)
  wire \$techmap1948$iopadmap$clock_tree_design.mux_out_15.I ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:39.16-39.17" *)
  wire \$techmap1948$iopadmap$clock_tree_design.mux_out_15.O ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:38.16-38.17" *)
  wire \$techmap1949$iopadmap$clock_tree_design.mux_out_16.C ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:37.16-37.17" *)
  wire \$techmap1949$iopadmap$clock_tree_design.mux_out_16.I ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:39.16-39.17" *)
  wire \$techmap1949$iopadmap$clock_tree_design.mux_out_16.O ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:38.16-38.17" *)
  wire \$techmap1950$iopadmap$clock_tree_design.mux_out_17.C ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:37.16-37.17" *)
  wire \$techmap1950$iopadmap$clock_tree_design.mux_out_17.I ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:39.16-39.17" *)
  wire \$techmap1950$iopadmap$clock_tree_design.mux_out_17.O ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire \$techmap1951$iopadmap$clock_tree_design.clk1.EN ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire \$techmap1951$iopadmap$clock_tree_design.clk1.I ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire \$techmap1951$iopadmap$clock_tree_design.clk1.O ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire \$techmap1952$iopadmap$clock_tree_design.clk2.EN ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire \$techmap1952$iopadmap$clock_tree_design.clk2.I ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire \$techmap1952$iopadmap$clock_tree_design.clk2.O ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire \$techmap1953$iopadmap$clock_tree_design.clk3.EN ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire \$techmap1953$iopadmap$clock_tree_design.clk3.I ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire \$techmap1953$iopadmap$clock_tree_design.clk3.O ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:38.16-38.17" *)
  wire \$techmap1954$iopadmap$clock_tree_design.mux_out_19.C ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:37.16-37.17" *)
  wire \$techmap1954$iopadmap$clock_tree_design.mux_out_19.I ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:39.16-39.17" *)
  wire \$techmap1954$iopadmap$clock_tree_design.mux_out_19.O ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:38.16-38.17" *)
  wire \$techmap1955$iopadmap$clock_tree_design.mux_out_10.C ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:37.16-37.17" *)
  wire \$techmap1955$iopadmap$clock_tree_design.mux_out_10.I ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:39.16-39.17" *)
  wire \$techmap1955$iopadmap$clock_tree_design.mux_out_10.O ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire \$techmap1956$iopadmap$clock_tree_design.clk5.EN ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire \$techmap1956$iopadmap$clock_tree_design.clk5.I ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire \$techmap1956$iopadmap$clock_tree_design.clk5.O ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:38.16-38.17" *)
  wire \$techmap1957$iopadmap$clock_tree_design.mux_out_1.C ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:37.16-37.17" *)
  wire \$techmap1957$iopadmap$clock_tree_design.mux_out_1.I ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:39.16-39.17" *)
  wire \$techmap1957$iopadmap$clock_tree_design.mux_out_1.O ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:38.16-38.17" *)
  wire \$techmap1958$iopadmap$clock_tree_design.mux_out_3.C ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:37.16-37.17" *)
  wire \$techmap1958$iopadmap$clock_tree_design.mux_out_3.I ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:39.16-39.17" *)
  wire \$techmap1958$iopadmap$clock_tree_design.mux_out_3.O ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:38.16-38.17" *)
  wire \$techmap1959$iopadmap$clock_tree_design.mux_out_12.C ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:37.16-37.17" *)
  wire \$techmap1959$iopadmap$clock_tree_design.mux_out_12.I ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:39.16-39.17" *)
  wire \$techmap1959$iopadmap$clock_tree_design.mux_out_12.O ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:38.16-38.17" *)
  wire \$techmap1960$iopadmap$clock_tree_design.mux_out_13.C ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:37.16-37.17" *)
  wire \$techmap1960$iopadmap$clock_tree_design.mux_out_13.I ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:39.16-39.17" *)
  wire \$techmap1960$iopadmap$clock_tree_design.mux_out_13.O ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:38.16-38.17" *)
  wire \$techmap1961$iopadmap$clock_tree_design.mux_out_14.C ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:37.16-37.17" *)
  wire \$techmap1961$iopadmap$clock_tree_design.mux_out_14.I ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:39.16-39.17" *)
  wire \$techmap1961$iopadmap$clock_tree_design.mux_out_14.O ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire \$techmap1962$iopadmap$clock_tree_design.clk4.EN ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire \$techmap1962$iopadmap$clock_tree_design.clk4.I ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire \$techmap1962$iopadmap$clock_tree_design.clk4.O ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire \$techmap1963$iopadmap$clock_tree_design.clk6.EN ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire \$techmap1963$iopadmap$clock_tree_design.clk6.I ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire \$techmap1963$iopadmap$clock_tree_design.clk6.O ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:38.16-38.17" *)
  wire \$techmap1964$iopadmap$clock_tree_design.mux_out_5.C ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:37.16-37.17" *)
  wire \$techmap1964$iopadmap$clock_tree_design.mux_out_5.I ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:39.16-39.17" *)
  wire \$techmap1964$iopadmap$clock_tree_design.mux_out_5.O ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:38.16-38.17" *)
  wire \$techmap1965$iopadmap$clock_tree_design.mux_out_4.C ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:37.16-37.17" *)
  wire \$techmap1965$iopadmap$clock_tree_design.mux_out_4.I ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:39.16-39.17" *)
  wire \$techmap1965$iopadmap$clock_tree_design.mux_out_4.O ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:38.16-38.17" *)
  wire \$techmap1966$iopadmap$clock_tree_design.mux_out_2.C ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:37.16-37.17" *)
  wire \$techmap1966$iopadmap$clock_tree_design.mux_out_2.I ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:39.16-39.17" *)
  wire \$techmap1966$iopadmap$clock_tree_design.mux_out_2.O ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire \$techmap1967$iopadmap$clock_tree_design.clr_n.EN ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire \$techmap1967$iopadmap$clock_tree_design.clr_n.I ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire \$techmap1967$iopadmap$clock_tree_design.clr_n.O ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:38.16-38.17" *)
  wire \$techmap1968$iopadmap$clock_tree_design.mux_out_7.C ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:37.16-37.17" *)
  wire \$techmap1968$iopadmap$clock_tree_design.mux_out_7.I ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:39.16-39.17" *)
  wire \$techmap1968$iopadmap$clock_tree_design.mux_out_7.O ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:38.16-38.17" *)
  wire \$techmap1969$iopadmap$clock_tree_design.mux_out_8.C ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:37.16-37.17" *)
  wire \$techmap1969$iopadmap$clock_tree_design.mux_out_8.I ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:39.16-39.17" *)
  wire \$techmap1969$iopadmap$clock_tree_design.mux_out_8.O ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:38.16-38.17" *)
  wire \$techmap1970$iopadmap$clock_tree_design.mux_out_18.C ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:37.16-37.17" *)
  wire \$techmap1970$iopadmap$clock_tree_design.mux_out_18.I ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:39.16-39.17" *)
  wire \$techmap1970$iopadmap$clock_tree_design.mux_out_18.O ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:38.16-38.17" *)
  wire \$techmap1971$iopadmap$clock_tree_design.mux_out_9.C ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:37.16-37.17" *)
  wire \$techmap1971$iopadmap$clock_tree_design.mux_out_9.I ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:39.16-39.17" *)
  wire \$techmap1971$iopadmap$clock_tree_design.mux_out_9.O ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire \$techmap1972$iopadmap$clock_tree_design.sel.EN ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire \$techmap1972$iopadmap$clock_tree_design.sel.I ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire \$techmap1972$iopadmap$clock_tree_design.sel.O ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:38.16-38.17" *)
  wire \$techmap1973$iopadmap$clock_tree_design.mux_out_11.C ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:37.16-37.17" *)
  wire \$techmap1973$iopadmap$clock_tree_design.mux_out_11.I ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:39.16-39.17" *)
  wire \$techmap1973$iopadmap$clock_tree_design.mux_out_11.O ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:38.16-38.17" *)
  wire \$techmap1974$iopadmap$clock_tree_design.mux_out.C ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:37.16-37.17" *)
  wire \$techmap1974$iopadmap$clock_tree_design.mux_out.I ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:39.16-39.17" *)
  wire \$techmap1974$iopadmap$clock_tree_design.mux_out.O ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire \$techmap1975$iopadmap$clock_tree_design.sel_1.EN ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire \$techmap1975$iopadmap$clock_tree_design.sel_1.I ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire \$techmap1975$iopadmap$clock_tree_design.sel_1.O ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire \$techmap1976$iopadmap$clock_tree_design.t.EN ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire \$techmap1976$iopadmap$clock_tree_design.t.I ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire \$techmap1976$iopadmap$clock_tree_design.t.O ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [1:0] \$techmap1977$abc$1930$auto$blifparse.cc:515:parse_blif$1937.A ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire \$techmap1977$abc$1930$auto$blifparse.cc:515:parse_blif$1937.Y ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] \$techmap1978$abc$1930$auto$blifparse.cc:515:parse_blif$1944.A ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire \$techmap1978$abc$1930$auto$blifparse.cc:515:parse_blif$1944.Y ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [3:0] \$techmap1979$abc$1930$auto$blifparse.cc:515:parse_blif$1940.A ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire \$techmap1979$abc$1930$auto$blifparse.cc:515:parse_blif$1940.Y ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [1:0] \$techmap1980$abc$1930$auto$blifparse.cc:515:parse_blif$1931.A ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire \$techmap1980$abc$1930$auto$blifparse.cc:515:parse_blif$1931.Y ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] \$techmap1981$abc$1930$auto$blifparse.cc:515:parse_blif$1934.A ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire \$techmap1981$abc$1930$auto$blifparse.cc:515:parse_blif$1934.Y ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [1:0] \$techmap1982$abc$1930$auto$blifparse.cc:515:parse_blif$1935.A ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire \$techmap1982$abc$1930$auto$blifparse.cc:515:parse_blif$1935.Y ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [3:0] \$techmap1983$abc$1930$auto$blifparse.cc:515:parse_blif$1932.A ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire \$techmap1983$abc$1930$auto$blifparse.cc:515:parse_blif$1932.Y ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [3:0] \$techmap1984$abc$1930$auto$blifparse.cc:515:parse_blif$1933.A ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire \$techmap1984$abc$1930$auto$blifparse.cc:515:parse_blif$1933.Y ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] \$techmap1985$abc$1930$auto$blifparse.cc:515:parse_blif$1936.A ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire \$techmap1985$abc$1930$auto$blifparse.cc:515:parse_blif$1936.Y ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [1:0] \$techmap1986$abc$1930$auto$blifparse.cc:515:parse_blif$1946.A ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire \$techmap1986$abc$1930$auto$blifparse.cc:515:parse_blif$1946.Y ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [3:0] \$techmap1987$abc$1930$auto$blifparse.cc:515:parse_blif$1945.A ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire \$techmap1987$abc$1930$auto$blifparse.cc:515:parse_blif$1945.Y ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] \$techmap1988$abc$1930$auto$blifparse.cc:515:parse_blif$1938.A ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire \$techmap1988$abc$1930$auto$blifparse.cc:515:parse_blif$1938.Y ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] \$techmap1989$abc$1930$auto$blifparse.cc:515:parse_blif$1943.A ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire \$techmap1989$abc$1930$auto$blifparse.cc:515:parse_blif$1943.Y ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [1:0] \$techmap1990$abc$1930$auto$blifparse.cc:515:parse_blif$1942.A ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire \$techmap1990$abc$1930$auto$blifparse.cc:515:parse_blif$1942.Y ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [3:0] \$techmap1991$abc$1930$auto$blifparse.cc:515:parse_blif$1941.A ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire \$techmap1991$abc$1930$auto$blifparse.cc:515:parse_blif$1941.Y ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [1:0] \$techmap1992$abc$1930$auto$blifparse.cc:515:parse_blif$1939.A ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire \$techmap1992$abc$1930$auto$blifparse.cc:515:parse_blif$1939.Y ;
  (* hdlname = "I0 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:36.6-36.52|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I0.Q ;
  (* hdlname = "I1 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:37.6-37.52|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I1.Q ;
  (* hdlname = "I10 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:46.6-46.53|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I10.Q ;
  (* hdlname = "I11 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:47.6-47.53|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I11.Q ;
  (* hdlname = "I12 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:48.6-48.53|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I12.Q ;
  (* hdlname = "I13 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:49.6-49.53|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I13.Q ;
  (* hdlname = "I14 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:50.6-50.53|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I14.Q ;
  (* hdlname = "I15 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:51.6-51.53|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I15.Q ;
  (* hdlname = "I16 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:52.6-52.53|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I16.Q ;
  (* hdlname = "I17 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:53.6-53.53|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I17.Q ;
  (* hdlname = "I18 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:54.6-54.53|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I18.Q ;
  (* hdlname = "I19 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:55.6-55.53|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I19.Q ;
  (* hdlname = "I2 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:38.6-38.52|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I2.Q ;
  (* hdlname = "I20 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:56.6-56.53|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I20.Q ;
  (* hdlname = "I21 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:57.6-57.53|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I21.Q ;
  (* hdlname = "I22 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:58.6-58.53|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I22.Q ;
  (* hdlname = "I23 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:59.6-59.53|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I23.Q ;
  (* hdlname = "I24 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:60.6-60.53|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I24.Q ;
  (* hdlname = "I25 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:61.6-61.53|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I25.Q ;
  (* hdlname = "I26 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:62.6-62.53|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I26.Q ;
  (* hdlname = "I27 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:63.6-63.53|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I27.Q ;
  (* hdlname = "I28 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:64.6-64.53|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I28.Q ;
  (* hdlname = "I29 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:65.6-65.53|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I29.Q ;
  (* hdlname = "I3 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:39.6-39.52|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I3.Q ;
  (* hdlname = "I30 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:66.6-66.53|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I30.Q ;
  (* hdlname = "I31 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:67.6-67.53|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I31.Q ;
  (* hdlname = "I32 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:68.6-68.53|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I32.Q ;
  (* hdlname = "I33 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:69.6-69.53|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I33.Q ;
  (* hdlname = "I34 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:70.6-70.53|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I34.Q ;
  (* hdlname = "I35 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:71.6-71.53|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I35.Q ;
  (* hdlname = "I36 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:72.6-72.53|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I36.Q ;
  (* hdlname = "I37 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:73.6-73.53|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I37.Q ;
  (* hdlname = "I38 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:74.6-74.53|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I38.Q ;
  (* hdlname = "I39 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:75.6-75.53|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I39.Q ;
  (* hdlname = "I4 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:40.6-40.52|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I4.Q ;
  (* hdlname = "I40 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:76.6-76.53|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I40.Q ;
  (* hdlname = "I41 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:77.6-77.53|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I41.Q ;
  (* hdlname = "I42 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:78.6-78.53|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I42.Q ;
  (* hdlname = "I43 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:79.6-79.53|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I43.Q ;
  (* hdlname = "I44 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:80.6-80.53|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I44.Q ;
  (* hdlname = "I45 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:81.6-81.53|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I45.Q ;
  (* hdlname = "I46 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:82.6-82.53|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I46.Q ;
  (* hdlname = "I47 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:83.6-83.53|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I47.Q ;
  (* hdlname = "I48 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:84.6-84.53|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I48.Q ;
  (* hdlname = "I49 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:85.6-85.53|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I49.Q ;
  (* hdlname = "I5 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:41.6-41.52|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I5.Q ;
  (* hdlname = "I50 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:86.6-86.54|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I50.Q ;
  (* hdlname = "I51 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:87.6-87.54|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I51.Q ;
  (* hdlname = "I52 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:88.6-88.54|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I52.Q ;
  (* hdlname = "I53 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:89.6-89.54|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I53.Q ;
  (* hdlname = "I54 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:90.6-90.54|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I54.Q ;
  (* hdlname = "I55 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:91.6-91.54|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I55.Q ;
  (* hdlname = "I56 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:92.6-92.54|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I56.Q ;
  (* hdlname = "I57 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:93.6-93.54|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I57.Q ;
  (* hdlname = "I58 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:94.6-94.54|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I58.Q ;
  (* hdlname = "I59 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:95.6-95.54|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I59.Q ;
  (* hdlname = "I6 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:42.6-42.52|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I6.Q ;
  (* hdlname = "I60 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:96.6-96.54|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I60.Q ;
  (* hdlname = "I61 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:97.6-97.54|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I61.Q ;
  (* hdlname = "I62 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:98.6-98.54|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I62.Q ;
  (* hdlname = "I63 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:99.6-99.54|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I63.Q ;
  (* hdlname = "I64 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:100.6-100.54|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I64.Q ;
  (* hdlname = "I65 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:101.6-101.54|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I65.Q ;
  (* hdlname = "I66 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:102.6-102.54|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I66.Q ;
  (* hdlname = "I67 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:103.6-103.54|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I67.Q ;
  (* hdlname = "I68 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:104.6-104.54|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I68.Q ;
  (* hdlname = "I69 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:105.6-105.54|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I69.Q ;
  (* hdlname = "I7 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:43.6-43.52|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I7.Q ;
  (* hdlname = "I70 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:106.6-106.54|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I70.Q ;
  (* hdlname = "I71 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:107.6-107.54|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I71.Q ;
  (* hdlname = "I72 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:108.6-108.54|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I72.Q ;
  (* hdlname = "I73 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:109.6-109.54|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I73.Q ;
  (* hdlname = "I74 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:110.6-110.54|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I74.Q ;
  (* hdlname = "I75 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:111.6-111.54|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I75.Q ;
  (* hdlname = "I76 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:112.6-112.54|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I76.Q ;
  (* hdlname = "I77 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:113.6-113.54|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I77.Q ;
  (* hdlname = "I78 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:114.6-114.54|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I78.Q ;
  (* hdlname = "I79 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:115.6-115.54|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I79.Q ;
  (* hdlname = "I8 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:44.6-44.52|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I8.Q ;
  (* hdlname = "I9 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:45.6-45.52|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:315.8-315.9" *)
  wire \I9.Q ;
  wire \$iopadmap$clk3 ;
  wire \$iopadmap$clk2 ;
  wire \$iopadmap$clk1 ;
  wire \$abc$1508$li0_li0 ;
  wire \$abc$1488$li0_li0 ;
  wire \$abc$1502$li0_li0 ;
  wire \$abc$1469$li0_li0 ;
  wire \$iopadmap$clk4 ;
  wire \$abc$1442$li0_li0 ;
  wire \$abc$1513$li0_li0 ;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4b0c)
  ) \$abc$1930$auto$blifparse.cc:515:parse_blif$1933  (
    .A({ \I0.Q , \$iopadmap$sel [0], \I75.Q , \$iopadmap$sel [1] }),
    .Y(\$iopadmap$mux_out [3])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h60)
  ) \$abc$1930$auto$blifparse.cc:515:parse_blif$1934  (
    .A({ \I0.Q , \$iopadmap$sel [0], \$iopadmap$sel [1] }),
    .Y(\$iopadmap$mux_out [2])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$1930$auto$blifparse.cc:515:parse_blif$1935  (
    .A({ \I0.Q , \$iopadmap$t  }),
    .Y(\$abc$1508$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h60)
  ) \$abc$1930$auto$blifparse.cc:515:parse_blif$1936  (
    .A({ \I1.Q , \$iopadmap$sel [0], \$iopadmap$sel [1] }),
    .Y(\$iopadmap$mux_out [6])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$1930$auto$blifparse.cc:515:parse_blif$1937  (
    .A({ \I14.Q , \$iopadmap$t  }),
    .Y(\$abc$1469$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h60)
  ) \$abc$1930$auto$blifparse.cc:515:parse_blif$1938  (
    .A({ \I13.Q , \$iopadmap$sel [0], \$iopadmap$sel [1] }),
    .Y(\$iopadmap$mux_out [14])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$1930$auto$blifparse.cc:515:parse_blif$1939  (
    .A({ \I12.Q , \$iopadmap$t  }),
    .Y(\$abc$1502$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4b0c)
  ) \$abc$1930$auto$blifparse.cc:515:parse_blif$1940  (
    .A({ \I13.Q , \$iopadmap$sel [0], \I75.Q , \$iopadmap$sel [1] }),
    .Y(\$iopadmap$mux_out [15])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4b0c)
  ) \$abc$1930$auto$blifparse.cc:515:parse_blif$1941  (
    .A({ \I75.Q , \$iopadmap$sel [0], \I1.Q , \$iopadmap$sel [1] }),
    .Y(\$iopadmap$mux_out [7])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$1930$auto$blifparse.cc:515:parse_blif$1942  (
    .A({ \I75.Q , \$iopadmap$t  }),
    .Y(\$abc$1442$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h60)
  ) \$abc$1930$auto$blifparse.cc:515:parse_blif$1943  (
    .A({ \I14.Q , \$iopadmap$sel [0], \$iopadmap$sel [1] }),
    .Y(\$iopadmap$mux_out [18])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h60)
  ) \$abc$1930$auto$blifparse.cc:515:parse_blif$1944  (
    .A({ \I12.Q , \$iopadmap$sel [0], \$iopadmap$sel [1] }),
    .Y(\$iopadmap$mux_out [10])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4b0c)
  ) \$abc$1930$auto$blifparse.cc:515:parse_blif$1945  (
    .A({ \I14.Q , \$iopadmap$sel [0], \I75.Q , \$iopadmap$sel [1] }),
    .Y(\$iopadmap$mux_out [19])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$1930$auto$blifparse.cc:515:parse_blif$1946  (
    .A({ \I13.Q , \$iopadmap$t  }),
    .Y(\$abc$1488$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1442$auto$blifparse.cc:362:parse_blif$1443  (
    .C(\$iopadmap$clk6 ),
    .D(\$abc$1442$li0_li0 ),
    .E(1'h1),
    .Q(\I75.Q ),
    .R(\$iopadmap$clr_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1469$auto$blifparse.cc:362:parse_blif$1470  (
    .C(\$iopadmap$clk5 ),
    .D(\$abc$1469$li0_li0 ),
    .E(1'h1),
    .Q(\I14.Q ),
    .R(\$iopadmap$clr_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1488$auto$blifparse.cc:362:parse_blif$1489  (
    .C(\$iopadmap$clk4 ),
    .D(\$abc$1488$li0_li0 ),
    .E(1'h1),
    .Q(\I13.Q ),
    .R(\$iopadmap$clr_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1502$auto$blifparse.cc:362:parse_blif$1503  (
    .C(\$iopadmap$clk3 ),
    .D(\$abc$1502$li0_li0 ),
    .E(1'h1),
    .Q(\I12.Q ),
    .R(\$iopadmap$clr_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1508$auto$blifparse.cc:362:parse_blif$1509  (
    .C(\$iopadmap$clk1 ),
    .D(\$abc$1508$li0_li0 ),
    .E(1'h1),
    .Q(\I0.Q ),
    .R(\$iopadmap$clr_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1513$auto$blifparse.cc:362:parse_blif$1514  (
    .C(\$iopadmap$clk2 ),
    .D(\$abc$1513$li0_li0 ),
    .E(1'h1),
    .Q(\I1.Q ),
    .R(\$iopadmap$clr_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$1930$auto$blifparse.cc:515:parse_blif$1931  (
    .A({ \$iopadmap$t , \I1.Q  }),
    .Y(\$abc$1513$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4b0c)
  ) \$abc$1930$auto$blifparse.cc:515:parse_blif$1932  (
    .A({ \I75.Q , \$iopadmap$sel [0], \I12.Q , \$iopadmap$sel [1] }),
    .Y(\$iopadmap$mux_out [11])
  );
  assign \I65.Q  = \I0.Q ;
  assign \I39.Q  = \I14.Q ;
  assign \I45.Q  = \I0.Q ;
  assign \I49.Q  = \I14.Q ;
  assign \I66.Q  = \I1.Q ;
  assign \I21.Q  = \I1.Q ;
  assign \I55.Q  = \I0.Q ;
  assign \I3.Q  = \I13.Q ;
  assign \I67.Q  = \I12.Q ;
  assign \I43.Q  = \I13.Q ;
  assign \I20.Q  = \I0.Q ;
  assign \I34.Q  = \I14.Q ;
  assign \I68.Q  = \I13.Q ;
  assign \I56.Q  = \I1.Q ;
  assign \I37.Q  = \I12.Q ;
  assign \I2.Q  = \I12.Q ;
  assign \I69.Q  = \I14.Q ;
  assign \I29.Q  = \I14.Q ;
  assign \I5.Q  = \I0.Q ;
  assign \I57.Q  = \I12.Q ;
  assign \I7.Q  = \I12.Q ;
  assign \I19.Q  = \I14.Q ;
  assign \I41.Q  = \I1.Q ;
  assign \I46.Q  = \I1.Q ;
  assign \I70.Q  = \I0.Q ;
  assign \I28.Q  = \I13.Q ;
  assign \I18.Q  = \I13.Q ;
  assign \I58.Q  = \I13.Q ;
  assign \I71.Q  = \I1.Q ;
  assign \I33.Q  = \I13.Q ;
  assign \I50.Q  = \I0.Q ;
  assign \I17.Q  = \I12.Q ;
  assign \I72.Q  = \I12.Q ;
  assign \I42.Q  = \I12.Q ;
  assign \I59.Q  = \I14.Q ;
  assign \I27.Q  = \I12.Q ;
  assign \I73.Q  = \I13.Q ;
  assign \I16.Q  = \I1.Q ;
  assign \I40.Q  = \I0.Q ;
  assign \I36.Q  = \I1.Q ;
  assign \I74.Q  = \I14.Q ;
  assign \I6.Q  = \I1.Q ;
  assign \I15.Q  = \I0.Q ;
  assign \I51.Q  = \I1.Q ;
  assign \I26.Q  = \I1.Q ;
  assign \I32.Q  = \I12.Q ;
  assign \I76.Q  = \I75.Q ;
  assign \I60.Q  = \I0.Q ;
  assign \I47.Q  = \I12.Q ;
  assign \I44.Q  = \I14.Q ;
  assign \I77.Q  = \I75.Q ;
  assign \I25.Q  = \I0.Q ;
  assign \I61.Q  = \I1.Q ;
  assign \I78.Q  = \I75.Q ;
  assign \I52.Q  = \I12.Q ;
  assign \I38.Q  = \I13.Q ;
  assign \I79.Q  = \I75.Q ;
  assign \I31.Q  = \I1.Q ;
  assign \I62.Q  = \I12.Q ;
  assign \I11.Q  = \I1.Q ;
  assign \I8.Q  = \I13.Q ;
  assign \I24.Q  = \I14.Q ;
  assign \I4.Q  = \I14.Q ;
  assign \I53.Q  = \I13.Q ;
  assign \I9.Q  = \I14.Q ;
  assign \I10.Q  = \I0.Q ;
  assign \I63.Q  = \I13.Q ;
  assign \I48.Q  = \I13.Q ;
  assign \I23.Q  = \I13.Q ;
  assign \I35.Q  = \I0.Q ;
  assign \I64.Q  = \I14.Q ;
  assign \I30.Q  = \I0.Q ;
  assign \I54.Q  = \I14.Q ;
  assign \I22.Q  = \I12.Q ;
  assign { \$iopadmap$mux_out [17:16], \$iopadmap$mux_out [13:12], \$iopadmap$mux_out [9:8], \$iopadmap$mux_out [5:4], \$iopadmap$mux_out [1:0] } = { \$iopadmap$mux_out [18], \$iopadmap$mux_out [18], \$iopadmap$mux_out [14], \$iopadmap$mux_out [14], \$iopadmap$mux_out [10], \$iopadmap$mux_out [10], \$iopadmap$mux_out [6], \$iopadmap$mux_out [6], \$iopadmap$mux_out [2], \$iopadmap$mux_out [2] };
endmodule
