m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/TylerHong/Development/Learn/Learning-FPGA/20250203-Block-nonBlock-Assign/Quartus-Project/simulation/modelsim
T_opt
!s110 1738646024
VI^`mkWTZcKGE<gc=9Y1=c3
04 33 4 work Stimulation_block_nonblock_assign fast 0
=3-40c2ba52dc6b-67a1a207-3c2-2dcc
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
n@_opt
OL;O;10.4;61
vBlock_nonBlock_assign
!s110 1738646013
!i10b 1
!s100 JZzHL?H6hMG_bh4zMSR6V3
IHSWGk2X>UZ]CcZ6kZB?2_3
Z1 VDg1SIo80bB@j0V0VzS_@n1
R0
w1738645954
8D:/TylerHong/Development/Learn/Learning-FPGA/20250203-Block-nonBlock-Assign/RTL/Block_nonBlock_assign.v
FD:/TylerHong/Development/Learn/Learning-FPGA/20250203-Block-nonBlock-Assign/RTL/Block_nonBlock_assign.v
L0 1
Z2 OL;L;10.4;61
r1
!s85 0
31
!s108 1738646013.877000
!s107 D:/TylerHong/Development/Learn/Learning-FPGA/20250203-Block-nonBlock-Assign/RTL/Block_nonBlock_assign.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/TylerHong/Development/Learn/Learning-FPGA/20250203-Block-nonBlock-Assign/RTL|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/TylerHong/Development/Learn/Learning-FPGA/20250203-Block-nonBlock-Assign/RTL/Block_nonBlock_assign.v|
!i113 0
Z3 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+D:/TylerHong/Development/Learn/Learning-FPGA/20250203-Block-nonBlock-Assign/RTL -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
n@block_non@block_assign
vStimulation_block_nonblock_assign
!s110 1738641942
!i10b 1
!s100 c^U`]C5RfC_bWT8BPkPTg1
IG>16A[;oe?75Da]UOB1O03
R1
R0
w1738570002
8D:/TylerHong/Development/Learn/Learning-FPGA/20250203-Block-nonBlock-Assign/Quartus-Project/../Stimulation/Stimulation_block_nonblock_assign.v
FD:/TylerHong/Development/Learn/Learning-FPGA/20250203-Block-nonBlock-Assign/Quartus-Project/../Stimulation/Stimulation_block_nonblock_assign.v
L0 3
R2
r1
!s85 0
31
!s108 1738641942.326000
!s107 D:/TylerHong/Development/Learn/Learning-FPGA/20250203-Block-nonBlock-Assign/Quartus-Project/../Stimulation/Stimulation_block_nonblock_assign.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/TylerHong/Development/Learn/Learning-FPGA/20250203-Block-nonBlock-Assign/Quartus-Project/../Stimulation|D:/TylerHong/Development/Learn/Learning-FPGA/20250203-Block-nonBlock-Assign/Quartus-Project/../Stimulation/Stimulation_block_nonblock_assign.v|
!i113 0
R3
!s92 -vlog01compat -work work +incdir+D:/TylerHong/Development/Learn/Learning-FPGA/20250203-Block-nonBlock-Assign/Quartus-Project/../Stimulation -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
n@stimulation_block_nonblock_assign
