--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml encoder_top.twx encoder_top.ncd -o encoder_top.twr
encoder_top.pcf -ucf best_d.ucf

Design file:              encoder_top.ncd
Physical constraint file: encoder_top.pcf
Device,package,speed:     xc6vlx240t,ff784,C,-3 (PRODUCTION 1.15 2011-06-20, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 440 MHz HIGH 50%;

 27891 paths analyzed, 859 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.237ns.
--------------------------------------------------------------------------------

Paths for end point bin2cw/i_0 (SLICE_X19Y103.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          bin2cw/i_0 (FF)
  Requirement:          2.272ns
  Data Path Delay:      2.081ns (Levels of Logic = 0)
  Clock Path Skew:      -0.121ns (0.833 - 0.954)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.272ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram to bin2cw/i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y41.DOBDO0  Trcko_DOB             1.591   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X19Y103.AX     net (fanout=4)        0.485   dout
    SLICE_X19Y103.CLK    Tdick                 0.005   bin2cw/i<3>
                                                       bin2cw/i_0
    -------------------------------------------------  ---------------------------
    Total                                      2.081ns (1.596ns logic, 0.485ns route)
                                                       (76.7% logic, 23.3% route)

--------------------------------------------------------------------------------

Paths for end point bin2cw/uut/d_7 (SLICE_X20Y119.D4), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bin2cw/uut/multiplier/blk000000ac (FF)
  Destination:          bin2cw/uut/d_7 (FF)
  Requirement:          2.272ns
  Data Path Delay:      2.112ns (Levels of Logic = 3)
  Clock Path Skew:      -0.065ns (0.837 - 0.902)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.272ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bin2cw/uut/multiplier/blk000000ac to bin2cw/uut/d_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y118.AQ     Tcko                  0.283   bin2cw/uut/p<17>
                                                       bin2cw/uut/multiplier/blk000000ac
    SLICE_X17Y120.B1     net (fanout=12)       0.656   bin2cw/uut/p<14>
    SLICE_X17Y120.B      Tilo                  0.053   bin2cw/uut/GND_28_o_p[20]_LessThan_23_o
                                                       bin2cw/uut/GND_28_o_p[20]_LessThan_25_o111
    SLICE_X17Y118.D5     net (fanout=6)        0.368   bin2cw/uut/GND_28_o_p[20]_LessThan_25_o11
    SLICE_X17Y118.D      Tilo                  0.053   bin2cw/n<16>
                                                       bin2cw/uut/GND_28_o_p[20]_LessThan_19_o22
    SLICE_X20Y119.D4     net (fanout=13)       0.689   bin2cw/uut/Mmux_GND_28_o_PWR_29_o_mux_51_OUT32
    SLICE_X20Y119.CLK    Tas                   0.010   bin2cw/uut/d<7>
                                                       bin2cw/uut/Mmux_GND_28_o_GND_28_o_mux_50_OUT111
                                                       bin2cw/uut/d_7
    -------------------------------------------------  ---------------------------
    Total                                      2.112ns (0.399ns logic, 1.713ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bin2cw/uut/multiplier/blk000000af (FF)
  Destination:          bin2cw/uut/d_7 (FF)
  Requirement:          2.272ns
  Data Path Delay:      2.023ns (Levels of Logic = 3)
  Clock Path Skew:      -0.065ns (0.837 - 0.902)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.272ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bin2cw/uut/multiplier/blk000000af to bin2cw/uut/d_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y117.BQ     Tcko                  0.283   bin2cw/uut/p<13>
                                                       bin2cw/uut/multiplier/blk000000af
    SLICE_X17Y120.B3     net (fanout=9)        0.567   bin2cw/uut/p<11>
    SLICE_X17Y120.B      Tilo                  0.053   bin2cw/uut/GND_28_o_p[20]_LessThan_23_o
                                                       bin2cw/uut/GND_28_o_p[20]_LessThan_25_o111
    SLICE_X17Y118.D5     net (fanout=6)        0.368   bin2cw/uut/GND_28_o_p[20]_LessThan_25_o11
    SLICE_X17Y118.D      Tilo                  0.053   bin2cw/n<16>
                                                       bin2cw/uut/GND_28_o_p[20]_LessThan_19_o22
    SLICE_X20Y119.D4     net (fanout=13)       0.689   bin2cw/uut/Mmux_GND_28_o_PWR_29_o_mux_51_OUT32
    SLICE_X20Y119.CLK    Tas                   0.010   bin2cw/uut/d<7>
                                                       bin2cw/uut/Mmux_GND_28_o_GND_28_o_mux_50_OUT111
                                                       bin2cw/uut/d_7
    -------------------------------------------------  ---------------------------
    Total                                      2.023ns (0.399ns logic, 1.624ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bin2cw/uut/multiplier/blk000000b1 (FF)
  Destination:          bin2cw/uut/d_7 (FF)
  Requirement:          2.272ns
  Data Path Delay:      1.972ns (Levels of Logic = 3)
  Clock Path Skew:      -0.065ns (0.837 - 0.902)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.272ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bin2cw/uut/multiplier/blk000000b1 to bin2cw/uut/d_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y116.DQ     Tcko                  0.283   bin2cw/uut/p<9>
                                                       bin2cw/uut/multiplier/blk000000b1
    SLICE_X17Y120.C2     net (fanout=5)        0.576   bin2cw/uut/p<9>
    SLICE_X17Y120.C      Tilo                  0.053   bin2cw/uut/GND_28_o_p[20]_LessThan_23_o
                                                       bin2cw/uut/GND_28_o_p[20]_LessThan_16_o3
    SLICE_X17Y118.D6     net (fanout=13)       0.308   bin2cw/uut/GND_28_o_p[20]_LessThan_16_o1
    SLICE_X17Y118.D      Tilo                  0.053   bin2cw/n<16>
                                                       bin2cw/uut/GND_28_o_p[20]_LessThan_19_o22
    SLICE_X20Y119.D4     net (fanout=13)       0.689   bin2cw/uut/Mmux_GND_28_o_PWR_29_o_mux_51_OUT32
    SLICE_X20Y119.CLK    Tas                   0.010   bin2cw/uut/d<7>
                                                       bin2cw/uut/Mmux_GND_28_o_GND_28_o_mux_50_OUT111
                                                       bin2cw/uut/d_7
    -------------------------------------------------  ---------------------------
    Total                                      1.972ns (0.399ns logic, 1.573ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Paths for end point bin2cw/uut/multiplier/blk000000a7 (SLICE_X16Y119.CIN), 2636 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bin2cw/uut/theta_1 (FF)
  Destination:          bin2cw/uut/multiplier/blk000000a7 (FF)
  Requirement:          2.272ns
  Data Path Delay:      2.156ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.082 - 0.099)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.272ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bin2cw/uut/theta_1 to bin2cw/uut/multiplier/blk000000a7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y114.BQ     Tcko                  0.283   bin2cw/uut/theta<3>
                                                       bin2cw/uut/theta_1
    SLICE_X19Y114.B3     net (fanout=17)       0.481   bin2cw/uut/theta<1>
    SLICE_X19Y114.COUT   Topcyb                0.312   bin2cw/uut/multiplier/sig0000009b
                                                       bin2cw/uut/multiplier/blk000000d3
                                                       bin2cw/uut/multiplier/blk00000043
    SLICE_X19Y115.CIN    net (fanout=1)        0.000   bin2cw/uut/multiplier/sig0000009b
    SLICE_X19Y115.COUT   Tbyp                  0.060   bin2cw/uut/multiplier/sig00000093
                                                       bin2cw/uut/multiplier/blk0000003b
    SLICE_X19Y116.CIN    net (fanout=1)        0.000   bin2cw/uut/multiplier/sig00000093
    SLICE_X19Y116.COUT   Tbyp                  0.060   bin2cw/uut/multiplier/sig0000008b
                                                       bin2cw/uut/multiplier/blk00000033
    SLICE_X19Y117.CIN    net (fanout=1)        0.000   bin2cw/uut/multiplier/sig0000008b
    SLICE_X19Y117.BMUX   Tcinb                 0.204   bin2cw/uut/multiplier/sig00000083
                                                       bin2cw/uut/multiplier/blk0000002b
    SLICE_X16Y117.D6     net (fanout=2)        0.390   bin2cw/uut/multiplier/sig0000004e
    SLICE_X16Y117.COUT   Topcyd                0.245   bin2cw/uut/p<13>
                                                       bin2cw/uut/multiplier/blk00000084
                                                       bin2cw/uut/multiplier/blk00000083
    SLICE_X16Y118.CIN    net (fanout=1)        0.000   bin2cw/uut/multiplier/sig0000000d
    SLICE_X16Y118.COUT   Tbyp                  0.060   bin2cw/uut/p<17>
                                                       bin2cw/uut/multiplier/blk00000077
    SLICE_X16Y119.CIN    net (fanout=1)        0.000   bin2cw/uut/multiplier/sig00000005
    SLICE_X16Y119.CLK    Tcinck                0.061   bin2cw/uut/p<20>
                                                       bin2cw/uut/multiplier/blk00000070
                                                       bin2cw/uut/multiplier/blk000000a7
    -------------------------------------------------  ---------------------------
    Total                                      2.156ns (1.285ns logic, 0.871ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bin2cw/uut/theta_1 (FF)
  Destination:          bin2cw/uut/multiplier/blk000000a7 (FF)
  Requirement:          2.272ns
  Data Path Delay:      2.156ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.082 - 0.099)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.272ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bin2cw/uut/theta_1 to bin2cw/uut/multiplier/blk000000a7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y114.BQ     Tcko                  0.283   bin2cw/uut/theta<3>
                                                       bin2cw/uut/theta_1
    SLICE_X19Y114.B3     net (fanout=17)       0.481   bin2cw/uut/theta<1>
    SLICE_X19Y114.COUT   Topcyb                0.312   bin2cw/uut/multiplier/sig0000009b
                                                       bin2cw/uut/multiplier/blk000000d3
                                                       bin2cw/uut/multiplier/blk00000043
    SLICE_X19Y115.CIN    net (fanout=1)        0.000   bin2cw/uut/multiplier/sig0000009b
    SLICE_X19Y115.COUT   Tbyp                  0.060   bin2cw/uut/multiplier/sig00000093
                                                       bin2cw/uut/multiplier/blk0000003b
    SLICE_X19Y116.CIN    net (fanout=1)        0.000   bin2cw/uut/multiplier/sig00000093
    SLICE_X19Y116.COUT   Tbyp                  0.060   bin2cw/uut/multiplier/sig0000008b
                                                       bin2cw/uut/multiplier/blk00000033
    SLICE_X19Y117.CIN    net (fanout=1)        0.000   bin2cw/uut/multiplier/sig0000008b
    SLICE_X19Y117.COUT   Tbyp                  0.060   bin2cw/uut/multiplier/sig00000083
                                                       bin2cw/uut/multiplier/blk0000002b
    SLICE_X19Y118.CIN    net (fanout=1)        0.000   bin2cw/uut/multiplier/sig00000083
    SLICE_X19Y118.BMUX   Tcinb                 0.204   bin2cw/i<14>
                                                       bin2cw/uut/multiplier/blk00000003
    SLICE_X16Y118.D6     net (fanout=2)        0.390   bin2cw/uut/multiplier/sig0000003e
    SLICE_X16Y118.COUT   Topcyd                0.245   bin2cw/uut/p<17>
                                                       bin2cw/uut/multiplier/blk00000078
                                                       bin2cw/uut/multiplier/blk00000077
    SLICE_X16Y119.CIN    net (fanout=1)        0.000   bin2cw/uut/multiplier/sig00000005
    SLICE_X16Y119.CLK    Tcinck                0.061   bin2cw/uut/p<20>
                                                       bin2cw/uut/multiplier/blk00000070
                                                       bin2cw/uut/multiplier/blk000000a7
    -------------------------------------------------  ---------------------------
    Total                                      2.156ns (1.285ns logic, 0.871ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bin2cw/uut/theta_1 (FF)
  Destination:          bin2cw/uut/multiplier/blk000000a7 (FF)
  Requirement:          2.272ns
  Data Path Delay:      2.156ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.082 - 0.099)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.272ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bin2cw/uut/theta_1 to bin2cw/uut/multiplier/blk000000a7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y114.BQ     Tcko                  0.283   bin2cw/uut/theta<3>
                                                       bin2cw/uut/theta_1
    SLICE_X19Y114.B3     net (fanout=17)       0.481   bin2cw/uut/theta<1>
    SLICE_X19Y114.COUT   Topcyb                0.312   bin2cw/uut/multiplier/sig0000009b
                                                       bin2cw/uut/multiplier/blk000000d3
                                                       bin2cw/uut/multiplier/blk00000043
    SLICE_X19Y115.CIN    net (fanout=1)        0.000   bin2cw/uut/multiplier/sig0000009b
    SLICE_X19Y115.COUT   Tbyp                  0.060   bin2cw/uut/multiplier/sig00000093
                                                       bin2cw/uut/multiplier/blk0000003b
    SLICE_X19Y116.CIN    net (fanout=1)        0.000   bin2cw/uut/multiplier/sig00000093
    SLICE_X19Y116.BMUX   Tcinb                 0.204   bin2cw/uut/multiplier/sig0000008b
                                                       bin2cw/uut/multiplier/blk00000033
    SLICE_X16Y116.D6     net (fanout=2)        0.390   bin2cw/uut/multiplier/sig0000005e
    SLICE_X16Y116.COUT   Topcyd                0.245   bin2cw/uut/p<9>
                                                       bin2cw/uut/multiplier/blk00000090
                                                       bin2cw/uut/multiplier/blk0000008f
    SLICE_X16Y117.CIN    net (fanout=1)        0.000   bin2cw/uut/multiplier/sig00000015
    SLICE_X16Y117.COUT   Tbyp                  0.060   bin2cw/uut/p<13>
                                                       bin2cw/uut/multiplier/blk00000083
    SLICE_X16Y118.CIN    net (fanout=1)        0.000   bin2cw/uut/multiplier/sig0000000d
    SLICE_X16Y118.COUT   Tbyp                  0.060   bin2cw/uut/p<17>
                                                       bin2cw/uut/multiplier/blk00000077
    SLICE_X16Y119.CIN    net (fanout=1)        0.000   bin2cw/uut/multiplier/sig00000005
    SLICE_X16Y119.CLK    Tcinck                0.061   bin2cw/uut/p<20>
                                                       bin2cw/uut/multiplier/blk00000070
                                                       bin2cw/uut/multiplier/blk000000a7
    -------------------------------------------------  ---------------------------
    Total                                      2.156ns (1.285ns logic, 0.871ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 440 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB18_X1Y41.ADDRBWRADDR2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.054ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 (FF)
  Destination:          fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.181ns (Levels of Logic = 0)
  Clock Path Skew:      0.127ns (0.553 - 0.426)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.272ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 to fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X27Y103.AQ          Tcko                  0.098   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                            fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1
    RAMB18_X1Y41.ADDRBWRADDR2 net (fanout=2)        0.180   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<1>
    RAMB18_X1Y41.CLKBWRCLK    Trckc_ADDRB (-Th)     0.097   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                            fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    ------------------------------------------------------  ---------------------------
    Total                                           0.181ns (0.001ns logic, 0.180ns route)
                                                            (0.6% logic, 99.4% route)

--------------------------------------------------------------------------------

Paths for end point fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB18_X1Y41.ADDRARDADDR7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.063ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (FF)
  Destination:          fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.194ns (Levels of Logic = 0)
  Clock Path Skew:      0.131ns (0.556 - 0.425)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.272ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 to fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X24Y102.BQ          Tcko                  0.115   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                            fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    RAMB18_X1Y41.ADDRARDADDR7 net (fanout=2)        0.176   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<3>
    RAMB18_X1Y41.CLKARDCLK    Trckc_ADDRA (-Th)     0.097   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                            fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    ------------------------------------------------------  ---------------------------
    Total                                           0.194ns (0.018ns logic, 0.176ns route)
                                                            (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------

Paths for end point fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB18_X1Y41.ADDRARDADDR8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.063ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4 (FF)
  Destination:          fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.194ns (Levels of Logic = 0)
  Clock Path Skew:      0.131ns (0.556 - 0.425)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.272ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4 to fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X24Y102.CQ          Tcko                  0.115   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                            fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4
    RAMB18_X1Y41.ADDRARDADDR8 net (fanout=3)        0.176   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
    RAMB18_X1Y41.CLKARDCLK    Trckc_ADDRA (-Th)     0.097   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                            fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    ------------------------------------------------------  ---------------------------
    Total                                           0.194ns (0.018ns logic, 0.176ns route)
                                                            (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 440 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.605ns (period - min period limit)
  Period: 2.272ns
  Min period limit: 1.667ns (599.880MHz) (Trper_CLKA)
  Physical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Logical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X1Y41.CLKARDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 0.605ns (period - min period limit)
  Period: 2.272ns
  Min period limit: 1.667ns (599.880MHz) (Trper_CLKA)
  Physical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X1Y41.CLKBWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 1.022ns (period - min period limit)
  Period: 2.272ns
  Min period limit: 1.250ns (800.000MHz) (Tockper)
  Physical resource: bin2cw/done_1/CLK
  Logical resource: bin2cw/done_1/CK
  Location pin: OLOGIC_X0Y92.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.237|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 27891 paths, 0 nets, and 994 connections

Design statistics:
   Minimum period:   2.237ns{1}   (Maximum frequency: 447.027MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jan 13 14:17:08 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 615 MB



