 
cpldfit:  version H.38                              Xilinx Inc.
                                  Fitter Report
Design Name: registered_alu                      Date: 11-11-2025, 11:17AM
Device Used: XA2C32A-6-VQ44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
12 /32  ( 37%) 73  /112  ( 65%) 32  /80   ( 40%) 5  /32  ( 16%) 19 /33  ( 58%)

** Function Block Resources **

Function Mcells   FB Inps  Pterms   IO       CTC      CTR      CTS      CTE     
Block    Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot
FB1       6/16     19/40    56/56*    5/16    0/1      0/1      0/1      0/1
FB2       6/16     13/40    17/56     0/16    0/1      0/1      0/1      0/1
         -----    -------  -------   -----    ---      ---      ---      ---
Total    12/32     32/80    73/112    5/32    0/2      0/2      0/2      0/2 

CTC - Control Term Clock
CTR - Control Term Reset
CTS - Control Term Set
CTE - Control Term Output Enable

* - Resource is exhausted

** Global Control Resources **

GCK         GSR         GTS         
Used/Tot    Used/Tot    Used/Tot    
1/3         1/1         0/4

Signal 'clk' mapped onto global clock net GCK0.
Signal 'reset_n' mapped onto global set/reset net GSR.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
                                    |  I                :     0      1
Input         :   12          12    |  I/O              :    13     24
Output        :    5           5    |  GCK/IO           :     1      3
Bidirectional :    0           0    |  GTS/IO           :     4      4
GCK           :    1           1    |  GSR/IO           :     1      1
GTS           :    0           0    |  
GSR           :    1           1    |  
                 ----        ----
        Total     19          19

End of Mapped Resource Summary
*************************  Summary of Mapped Logic  ************************

** 5 Outputs **

Signal                Total Total Loc     Pin   Pin       Pin     I/O      I/O       Slew Reg     Reg Init
Name                  Pts   Inps          No.   Type      Use     STD      Style     Rate Use     State
cout                  3     6     FB1_1   38    I/O       O       LVCMOS18           FAST DFF     RESET
f<3>                  6     8     FB1_2   37    I/O       O       LVCMOS18           FAST DFF     RESET
f<2>                  14    11    FB1_3   36    I/O       O       LVCMOS18           FAST DFF     RESET
f<1>                  14    11    FB1_4   34    GTS/I/O   O       LVCMOS18           FAST DFF     RESET
f<0>                  10    8     FB1_5   33    GTS/I/O   O       LVCMOS18           FAST DFF     RESET

** 7 Buried Nodes **

Signal                Total Total Loc     Reg     Reg Init
Name                  Pts   Inps          Use     State
alu/adder/fa1/cout1   11    10    FB1_16          
alu/adder/fa3/xor_ab  3     4     FB2_11          
N_PZ_43               7     8     FB2_12          
N_PZ_84               2     3     FB2_13          
N_PZ_25               2     3     FB2_14          
N_PZ_37               2     3     FB2_15          
N_PZ_74               1     2     FB2_16          

** 14 Inputs **

Signal                Loc     Pin   Pin       Pin     I/O      I/O
Name                          No.   Type      Use     STD      Style
a<0>                  FB1_6   32    GTS/I/O   I       LVCMOS18 
a<1>                  FB1_7   31    GTS/I/O   I       LVCMOS18 
reset_n               FB1_8   30    GSR/I/O   GSR     LVCMOS18 
a<2>                  FB1_9   29    I/O       I       LVCMOS18 
a<3>                  FB1_10  28    I/O       I       LVCMOS18 
b<0>                  FB1_11  27    I/O       I       LVCMOS18 
b<1>                  FB1_12  23    I/O       I       LVCMOS18 
b<2>                  FB1_13  22    I/O       I       LVCMOS18 
b<3>                  FB1_14  21    I/O       I       LVCMOS18 
cin                   FB1_15  20    I/O       I       LVCMOS18 
sel<0>                FB1_16  19    I/O       I       LVCMOS18 
sel<1>                FB2_1   39    I/O       I       LVCMOS18 
sel<2>                FB2_2   40    I/O       I       LVCMOS18 
clk                   FB2_5   43    GCK/I/O   GCK     LVCMOS18 

Legend:
Pin No.   - ~     - User Assigned
I/O Style - OD    - OpenDrain
          - PU    - Pullup
          - KPR   - Keeper
          - S     - SchmittTrigger
          - DG    - DataGate
Reg Use   - LATCH - Transparent latch
          - DFF   - D-flip-flop
          - DEFF  - D-flip-flop with clock enable
          - TFF   - T-flip-flop
          - TDFF  - Dual-edge-triggered T-flip-flop
          - DDFF  - Dual-edge-triggered flip-flop
          - DDEFF - Dual-edge-triggered flip-flop with clock enable
          /S (after any above flop/latch type) indicates initial state is Set
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
              VRF - Vref
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               19/21
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   56/0
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
cout                          3     FB1_1   38   I/O     O                 
f<3>                          6     FB1_2   37   I/O     O                 
f<2>                          14    FB1_3   36   I/O     O                 
f<1>                          14    FB1_4   34   GTS/I/O O                 
f<0>                          10    FB1_5   33   GTS/I/O O                 
(unused)                      0     FB1_6   32   GTS/I/O I     
(unused)                      0     FB1_7   31   GTS/I/O I     
(unused)                      0     FB1_8   30   GSR/I/O GSR   
(unused)                      0     FB1_9   29   I/O     I     
(unused)                      0     FB1_10  28   I/O     I     
(unused)                      0     FB1_11  27   I/O     I     
(unused)                      0     FB1_12  23   I/O     I     
(unused)                      0     FB1_13  22   I/O     I     
(unused)                      0     FB1_14  21   I/O     I     
(unused)                      0     FB1_15  20   I/O     I     
alu/adder/fa1/cout1           11    FB1_16  19   I/O     I                 

Signals Used by Logic in Function Block
  1: N_PZ_25            8: a<2>                  14: b<2> 
  2: N_PZ_37            9: a<3>                  15: b<3> 
  3: N_PZ_43           10: alu/adder/fa1/cout1   16: cin 
  4: N_PZ_74           11: alu/adder/fa3/xor_ab  17: sel<0> 
  5: N_PZ_84           12: b<0>                  18: sel<1> 
  6: a<0>              13: b<1>                  19: sel<2> 
  7: a<1>             

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
cout              ..X.......X...X.XXX..................... 6       
f<3>              .XX.....X.X...X.XXX..................... 8       
f<2>              XXX...XX.X..XX..XXX..................... 11      
f<1>              .X.XXXX..X.XX..X.XX..................... 11      
f<0>              .X.XXX.....X...X.XX..................... 8       
alu/adder/fa1/cout1 
                  .X.XXXX....XX..X.XX..................... 10      
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB2  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               13/27
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   17/39
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB2_1   39   I/O     I     
(unused)                      0     FB2_2   40   I/O     I     
(unused)                      0     FB2_3   41   I/O           
(unused)                      0     FB2_4   42   I/O           
(unused)                      0     FB2_5   43   GCK/I/O GCK   
(unused)                      0     FB2_6   44   GCK/I/O       
(unused)                      0     FB2_7   1    GCK/I/O       
(unused)                      0     FB2_8   2    I/O           
(unused)                      0     FB2_9   3    I/O           
(unused)                      0     FB2_10  5    I/O           
alu/adder/fa3/xor_ab          3     FB2_11  6    I/O     (b)               
N_PZ_43                       7     FB2_12  8    I/O     (b)               
N_PZ_84                       2     FB2_13  12   I/O     (b)               
N_PZ_25                       2     FB2_14  13   I/O     (b)               
N_PZ_37                       2     FB2_15  14   I/O     (b)               
N_PZ_74                       1     FB2_16  16   I/O     (b)               

Signals Used by Logic in Function Block
  1: N_PZ_25            6: alu/adder/fa1/cout1  10: b<3> 
  2: N_PZ_37            7: b<0>                 11: sel<0> 
  3: a<1>               8: b<1>                 12: sel<1> 
  4: a<2>               9: b<2>                 13: sel<2> 
  5: a<3>             

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
alu/adder/fa3/xor_ab 
                  .X..X....X.X............................ 4       
N_PZ_43           XXXX.X.X...XX........................... 8       
N_PZ_84           ......X...XX............................ 3       
N_PZ_25           ........X.XX............................ 3       
N_PZ_37           ..........XXX........................... 3       
N_PZ_74           ..........X.X........................... 2       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


N_PZ_25 <= ((sel(1) AND NOT b(2))
	OR (NOT sel(1) AND sel(0) AND b(2)));


N_PZ_37 <= ((sel(2))
	OR (NOT sel(1) AND sel(0)));


N_PZ_43 <= ((NOT sel(2) AND a(2) AND NOT alu/adder/fa1/cout1)
	OR (NOT sel(2) AND a(2) AND N_PZ_25)
	OR (NOT sel(2) AND NOT alu/adder/fa1/cout1 AND N_PZ_25)
	OR (NOT N_PZ_37 AND a(1) AND NOT b(1) AND N_PZ_25)
	OR (NOT sel(2) AND N_PZ_37 AND a(1) AND b(1) AND a(2))
	OR (NOT sel(2) AND N_PZ_37 AND a(1) AND b(1) AND N_PZ_25)
	OR (sel(1) AND NOT N_PZ_37 AND a(1) AND NOT b(1) AND a(2)));


N_PZ_74 <= (sel(2) AND NOT sel(0));


N_PZ_84 <= ((NOT b(0))
	OR (NOT sel(1) AND NOT sel(0)));


alu/adder/fa1/cout1 <= ((NOT N_PZ_37 AND NOT N_PZ_84)
	OR (NOT sel(2) AND NOT cin AND NOT a(0))
	OR (sel(1) AND a(1) AND NOT b(1))
	OR (sel(1) AND NOT a(0) AND NOT N_PZ_74)
	OR (NOT sel(1) AND NOT a(1) AND NOT b(1))
	OR (NOT sel(1) AND NOT a(0) AND N_PZ_84)
	OR (NOT sel(1) AND NOT b(0) AND N_PZ_74)
	OR (N_PZ_37 AND a(1) AND b(1))
	OR (NOT N_PZ_37 AND NOT a(1) AND b(1))
	OR (NOT a(0) AND NOT b(0) AND NOT N_PZ_74)
	OR (NOT sel(2) AND NOT sel(1) AND NOT cin AND N_PZ_84));


alu/adder/fa3/xor_ab <= a(3)
	XOR ((sel(1) AND NOT b(3))
	OR (b(3) AND N_PZ_37));

FDCPE_cout: FDCPE port map (cout,cout_D,clk,NOT reset_n,'0','1');
cout_D <= ((alu/adder/fa3/xor_ab AND N_PZ_43)
	OR (NOT sel(2) AND sel(1) AND NOT b(3) AND NOT alu/adder/fa3/xor_ab)
	OR (NOT sel(2) AND NOT sel(1) AND sel(0) AND b(3) AND 
	NOT alu/adder/fa3/xor_ab));

FDCPE_f0: FDCPE port map (f(0),f_D(0),clk,NOT reset_n,'0','1');
f_D(0) <= NOT (((NOT sel(1) AND NOT b(0) AND N_PZ_74)
	OR (NOT N_PZ_37 AND NOT a(0) AND NOT N_PZ_84)
	OR (NOT a(0) AND N_PZ_74 AND N_PZ_84)
	OR (sel(2) AND NOT sel(1) AND NOT a(0) AND N_PZ_84)
	OR (NOT sel(2) AND cin AND a(0) AND N_PZ_84)
	OR (NOT sel(2) AND cin AND NOT a(0) AND NOT N_PZ_84)
	OR (sel(1) AND N_PZ_37 AND a(0) AND NOT N_PZ_84)
	OR (sel(1) AND a(0) AND NOT N_PZ_74 AND N_PZ_84)
	OR (NOT sel(1) AND NOT cin AND NOT a(0) AND N_PZ_84)
	OR (NOT sel(2) AND N_PZ_37 AND NOT cin AND a(0) AND NOT N_PZ_84)));

FDCPE_f1: FDCPE port map (f(1),f_D(1),clk,NOT reset_n,'0','1');
f_D(1) <= ((sel(2) AND NOT alu/adder/fa1/cout1 AND NOT N_PZ_74)
	OR (sel(2) AND NOT sel(1) AND a(1) AND NOT N_PZ_74)
	OR (sel(1) AND NOT N_PZ_37 AND alu/adder/fa1/cout1 AND 
	N_PZ_74)
	OR (sel(1) AND NOT a(1) AND b(1) AND N_PZ_74)
	OR (sel(1) AND NOT a(1) AND NOT b(1) AND alu/adder/fa1/cout1)
	OR (sel(1) AND NOT b(1) AND alu/adder/fa1/cout1 AND N_PZ_74)
	OR (NOT sel(2) AND NOT sel(1) AND alu/adder/fa1/cout1 AND cin AND 
	a(0))
	OR (NOT sel(2) AND N_PZ_37 AND alu/adder/fa1/cout1 AND cin AND 
	b(0))
	OR (NOT sel(2) AND N_PZ_37 AND alu/adder/fa1/cout1 AND a(0) AND 
	NOT N_PZ_84)
	OR (sel(1) AND NOT N_PZ_37 AND alu/adder/fa1/cout1 AND a(0) AND 
	N_PZ_84)
	OR (NOT sel(1) AND N_PZ_37 AND a(1) AND b(1) AND N_PZ_74)
	OR (NOT sel(1) AND a(1) AND NOT b(1) AND alu/adder/fa1/cout1 AND 
	NOT N_PZ_74)
	OR (N_PZ_37 AND NOT a(1) AND b(1) AND alu/adder/fa1/cout1 AND 
	NOT N_PZ_74)
	OR (NOT N_PZ_37 AND a(1) AND b(1) AND alu/adder/fa1/cout1 AND 
	NOT N_PZ_74));

FDCPE_f2: FDCPE port map (f(2),f_D(2),clk,NOT reset_n,'0','1');
f_D(2) <= NOT (((N_PZ_43 AND NOT a(2))
	OR (N_PZ_43 AND NOT N_PZ_25)
	OR (N_PZ_43 AND NOT a(1) AND alu/adder/fa1/cout1)
	OR (sel(2) AND NOT sel(1) AND NOT a(2) AND NOT N_PZ_25)
	OR (sel(1) AND sel(0) AND N_PZ_37 AND a(2))
	OR (sel(1) AND N_PZ_37 AND a(2) AND NOT N_PZ_25)
	OR (NOT sel(1) AND NOT N_PZ_37 AND NOT a(2) AND alu/adder/fa1/cout1)
	OR (NOT sel(0) AND N_PZ_37 AND NOT a(2) AND N_PZ_25)
	OR (NOT sel(0) AND N_PZ_37 AND NOT N_PZ_25 AND NOT b(2))
	OR (N_PZ_43 AND b(1) AND alu/adder/fa1/cout1 AND NOT b(2))
	OR (N_PZ_43 AND NOT b(1) AND alu/adder/fa1/cout1 AND b(2))
	OR (NOT sel(2) AND NOT a(1) AND NOT a(2) AND alu/adder/fa1/cout1 AND 
	NOT N_PZ_25)
	OR (NOT sel(2) AND a(1) AND b(1) AND NOT a(2) AND 
	alu/adder/fa1/cout1 AND b(2))
	OR (NOT sel(2) AND a(1) AND NOT b(1) AND NOT a(2) AND 
	alu/adder/fa1/cout1 AND NOT b(2))));

FDCPE_f3: FDCPE port map (f(3),f_D(3),clk,NOT reset_n,'0','1');
f_D(3) <= NOT (((alu/adder/fa3/xor_ab AND N_PZ_43)
	OR (NOT sel(2) AND NOT alu/adder/fa3/xor_ab AND NOT N_PZ_43)
	OR (sel(1) AND b(3) AND NOT alu/adder/fa3/xor_ab AND N_PZ_37)
	OR (NOT sel(1) AND NOT sel(0) AND alu/adder/fa3/xor_ab AND 
	N_PZ_37)
	OR (sel(0) AND NOT b(3) AND NOT alu/adder/fa3/xor_ab AND NOT N_PZ_43)
	OR (NOT sel(0) AND NOT b(3) AND NOT a(3) AND N_PZ_37)));


Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FDDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 FTDCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XA2C32A-6-VQ44


   --------------------------------  
  /44 43 42 41 40 39 38 37 36 35 34 \
 | 1                             33 | 
 | 2                             32 | 
 | 3                             31 | 
 | 4                             30 | 
 | 5         XA2C32A-6-VQ44      29 | 
 | 6                             28 | 
 | 7                             27 | 
 | 8                             26 | 
 | 9                             25 | 
 | 10                            24 | 
 | 11                            23 | 
 \ 12 13 14 15 16 17 18 19 20 21 22 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 PGND                             23 b<1>                          
  2 PGND                             24 TDO                           
  3 PGND                             25 GND                           
  4 GND                              26 VCCIO-1.8                     
  5 PGND                             27 b<0>                          
  6 PGND                             28 a<3>                          
  7 VCCIO-1.8                        29 a<2>                          
  8 PGND                             30 reset_n                       
  9 TDI                              31 a<1>                          
 10 TMS                              32 a<0>                          
 11 TCK                              33 f<0>                          
 12 PGND                             34 f<1>                          
 13 PGND                             35 VCCAUX                        
 14 PGND                             36 f<2>                          
 15 VCC                              37 f<3>                          
 16 PGND                             38 cout                          
 17 GND                              39 sel<1>                        
 18 TIE                              40 sel<2>                        
 19 sel<0>                           41 PGND                          
 20 cin                              42 PGND                          
 21 b<3>                             43 clk                           
 22 b<2>                             44 PGND                          


Legend :  NC  = Not Connected, unbonded pin
        PGND  = Unused I/O configured as additional Ground pin
         KPR  = Unused I/O with weak keeper (leave unconnected)
         WPU  = Unused I/O with weak pull up (leave unconnected)
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
      VCCAUX  = Power supply for JTAG pins
   VCCIO-3.3  = I/O supply voltage for LVTTL, LVCMOS33, SSTL3_I
   VCCIO-2.5  = I/O supply voltage for LVCMOS25, SSTL2_I
   VCCIO-1.8  = I/O supply voltage for LVCMOS18
   VCCIO-1.5  = I/O supply voltage for LVCMOS15, HSTL_I
        VREF  = Reference voltage for indicated input standard
       *VREF  = Reference voltage pin selected by software
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xa2c32a-6-VQ44
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Set Unused I/O Pin Termination              : GROUND
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Enable Input Registers                      : ON
Function Block Fan-in Limit                 : 38
Use DATA_GATE Attribute                     : ON
Set Tristate Outputs to Termination Mode    : FLOAT
Default Voltage Standard for All Outputs    : LVCMOS18
Input Limit                                 : 32
Pterm Limit                                 : 36
