==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.Craftdepsglfwsrcmir_window.c_toGLFWKeyCode_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:01:06 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21985 ; free virtual = 44672
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:01:06 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21985 ; free virtual = 44672
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:01:08 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21986 ; free virtual = 44673
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:29 ; elapsed = 00:01:08 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21986 ; free virtual = 44673
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:01:08 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21973 ; free virtual = 44660
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:01:08 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21973 ; free virtual = 44660
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.84 seconds; current allocated memory: 111.769 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 111.796 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 111.837 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:01:09 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21971 ; free virtual = 44659
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/aut/proj_extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c'.
INFO: [HLS 200-10] Adding design file 'extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/aut/proj_extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c/solution1'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.Craftdepsglfwsrcmir_window.c_toGLFWKeyCode_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:38 ; elapsed = 00:09:48 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27227 ; free virtual = 37445
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:38 ; elapsed = 00:09:48 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27227 ; free virtual = 37445
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:40 ; elapsed = 00:09:50 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27227 ; free virtual = 37445
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:40 ; elapsed = 00:09:50 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27227 ; free virtual = 37445
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:40 ; elapsed = 00:09:50 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27220 ; free virtual = 37438
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:40 ; elapsed = 00:09:50 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27220 ; free virtual = 37438
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 273.6 seconds; current allocated memory: 133.521 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 133.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 133.558 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:41 ; elapsed = 00:09:51 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27218 ; free virtual = 37437
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.Craftdepsglfwsrcmir_window.c_toGLFWKeyCode_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:53 ; elapsed = 00:10:24 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27218 ; free virtual = 37436
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:53 ; elapsed = 00:10:24 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27218 ; free virtual = 37436
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Static function 'toGLFWKeyCode' cannot be set as the top model.
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.Craftdepsglfwsrcmir_window.c_toGLFWKeyCode_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:07 ; elapsed = 00:11:24 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27218 ; free virtual = 37436
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:07 ; elapsed = 00:11:24 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27218 ; free virtual = 37436
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:09 ; elapsed = 00:11:25 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27218 ; free virtual = 37436
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:09 ; elapsed = 00:11:25 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27218 ; free virtual = 37436
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:09 ; elapsed = 00:11:25 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27218 ; free virtual = 37436
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:09 ; elapsed = 00:11:25 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27218 ; free virtual = 37436
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toGLFWKeyCode' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toGLFWKeyCode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 95.01 seconds; current allocated memory: 125.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 125.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toGLFWKeyCode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'toGLFWKeyCode/key' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toGLFWKeyCode' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'toGLFWKeyCode/key' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'toGLFWKeyCode'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 125.451 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:10 ; elapsed = 00:11:26 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27218 ; free virtual = 37436
INFO: [VHDL 208-304] Generating VHDL RTL for toGLFWKeyCode.
INFO: [VLOG 209-307] Generating Verilog RTL for toGLFWKeyCode.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.Craftdepsglfwsrcmir_window.c_toGLFWKeyCode_with_main.c' ... 
WARNING: [HLS 200-40] In file included from extr_.Craftdepsglfwsrcmir_window.c_toGLFWKeyCode_with_main.c:1:
extr_.Craftdepsglfwsrcmir_window.c_toGLFWKeyCode_with_main.c:371:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:24 ; elapsed = 00:12:52 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27219 ; free virtual = 37438
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:24 ; elapsed = 00:12:52 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27219 ; free virtual = 37438
INFO: [HLS 200-10] Starting code transformations ...
