Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: SigGenTop.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SigGenTop.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SigGenTop"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : SigGenTop
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Skrum_000/OneDrive/DTU/2. semester/Digitalteknik/Oscilloskop_projekt/ipcore_dir/SinusLUT.vhd" in Library work.
Architecture sinuslut_a of Entity sinuslut is up to date.
Compiling vhdl file "C:/Users/Skrum_000/OneDrive/DTU/2. semester/Digitalteknik/Oscilloskop_projekt/shiftreg.vhd" in Library work.
Architecture behavioral of Entity shiftreg is up to date.
Compiling vhdl file "C:/Users/Skrum_000/OneDrive/DTU/2. semester/Digitalteknik/Oscilloskop_projekt/SPIPHandler.vhd" in Library work.
Architecture behavioral of Entity spihandler is up to date.
Compiling vhdl file "C:/Users/Skrum_000/OneDrive/DTU/2. semester/Digitalteknik/Oscilloskop_projekt/SevenSeg5.vhd" in Library work.
Architecture sevenseg_arch of Entity sevenseg5 is up to date.
Compiling vhdl file "C:/Users/Skrum_000/Downloads/BTNdb.vhd" in Library work.
Architecture behavioral of Entity btndb is up to date.
Compiling vhdl file "C:/Users/Skrum_000/OneDrive/DTU/2. semester/Digitalteknik/Oscilloskop_projekt/DispMux.vhd" in Library work.
Entity <dispmux> compiled.
Entity <dispmux> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Skrum_000/OneDrive/DTU/2. semester/Digitalteknik/Oscilloskop_projekt/DivClk.vhd" in Library work.
Architecture divclk_arch of Entity divclk is up to date.
Compiling vhdl file "C:/Users/Skrum_000/OneDrive/DTU/2. semester/Digitalteknik/Oscilloskop_projekt/SigGenControl.vhd" in Library work.
Entity <siggencontrol> compiled.
Entity <siggencontrol> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Skrum_000/OneDrive/DTU/2. semester/Digitalteknik/Oscilloskop_projekt/SigGenDatapath.vhd" in Library work.
Architecture behavioral of Entity siggendatapath is up to date.
Compiling vhdl file "C:/Users/Skrum_000/OneDrive/DTU/2. semester/Digitalteknik/Oscilloskop_projekt/SigGenTop.vhd" in Library work.
Entity <siggentop> compiled.
Entity <siggentop> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <SigGenTop> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SigGenControl> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SigGenDatapath> in library <work> (architecture <behavioral>) with generics.
	PWMinc = "0000001"

Analyzing hierarchy for entity <shiftreg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SPIHandler> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SevenSeg5> in library <work> (architecture <sevenseg_arch>).

Analyzing hierarchy for entity <BTNdb> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DispMux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DivClk> in library <work> (architecture <divclk_arch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <SigGenTop> in library <work> (Architecture <behavioral>).
Entity <SigGenTop> analyzed. Unit <SigGenTop> generated.

Analyzing Entity <SigGenControl> in library <work> (Architecture <behavioral>).
Entity <SigGenControl> analyzed. Unit <SigGenControl> generated.

Analyzing Entity <shiftreg> in library <work> (Architecture <behavioral>).
Entity <shiftreg> analyzed. Unit <shiftreg> generated.

Analyzing Entity <SPIHandler> in library <work> (Architecture <behavioral>).
Entity <SPIHandler> analyzed. Unit <SPIHandler> generated.

Analyzing Entity <SevenSeg5> in library <work> (Architecture <sevenseg_arch>).
Entity <SevenSeg5> analyzed. Unit <SevenSeg5> generated.

Analyzing Entity <BTNdb> in library <work> (Architecture <behavioral>).
Entity <BTNdb> analyzed. Unit <BTNdb> generated.

Analyzing Entity <DispMux> in library <work> (Architecture <behavioral>).
Entity <DispMux> analyzed. Unit <DispMux> generated.

Analyzing Entity <DivClk> in library <work> (Architecture <divclk_arch>).
Entity <DivClk> analyzed. Unit <DivClk> generated.

Analyzing generic Entity <SigGenDatapath> in library <work> (Architecture <behavioral>).
	PWMinc = "0000001"
WARNING:Xst:2211 - "C:/Users/Skrum_000/OneDrive/DTU/2. semester/Digitalteknik/Oscilloskop_projekt/SigGenDatapath.vhd" line 72: Instantiating black box module <SinusLUT>.
Entity <SigGenDatapath> analyzed. Unit <SigGenDatapath> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <shiftreg>.
    Related source file is "C:/Users/Skrum_000/OneDrive/DTU/2. semester/Digitalteknik/Oscilloskop_projekt/shiftreg.vhd".
    Found 8-bit register for signal <SPIdat>.
    Found 2-bit register for signal <sclk>.
    Found 8-bit register for signal <shiftval>.
    Found 2-bit register for signal <SSsample>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <shiftreg> synthesized.


Synthesizing Unit <SPIHandler>.
    Related source file is "C:/Users/Skrum_000/OneDrive/DTU/2. semester/Digitalteknik/Oscilloskop_projekt/SPIPHandler.vhd".
    Found finite state machine <FSM_0> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | Mclk                      (rising_edge)        |
    | Reset              | Reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | syncs                                          |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <AdrVal>.
    Found 8-bit register for signal <AmplVal>.
    Found 1-bit register for signal <ByteTransfCompl>.
    Found 8-bit register for signal <ChecksumCalc>.
    Found 8-bit xor3 for signal <ChecksumCalc$xor0000> created at line 176.
    Found 8-bit register for signal <ChecksumVal>.
    Found 8-bit register for signal <Data>.
    Found 1-bit register for signal <Enable>.
    Found 8-bit register for signal <FreqVal>.
    Found 20-bit up counter for signal <OK_pack_cnt>.
    Found 2-bit register for signal <Pack_load_sample>.
    Found 1-bit register for signal <Package_Ok>.
    Found 8-bit comparator equal for signal <Package_Ok$cmp_eq0000> created at line 178.
    Found 1-bit 4-to-1 multiplexer for signal <Package_Ok$mux0002>.
    Found 2-bit register for signal <ShapeVal>.
    Found 2-bit register for signal <SSsample>.
    Found 8-bit register for signal <SyncVal>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  65 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   8 Xor(s).
Unit <SPIHandler> synthesized.


Synthesizing Unit <SevenSeg5>.
    Related source file is "C:/Users/Skrum_000/OneDrive/DTU/2. semester/Digitalteknik/Oscilloskop_projekt/SevenSeg5.vhd".
    Found 16x16-bit ROM for signal <DataN$rom0000>.
    Found 4-bit register for signal <an>.
    Found 8-bit register for signal <cat>.
    Found 1-of-4 decoder for signal <AnInt>.
    Found 1-bit 4-to-1 multiplexer for signal <Data$mux0000> created at line 92.
    Found 4-bit 4-to-1 multiplexer for signal <DataN>.
    Found 2-bit up counter for signal <DispCount>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <SevenSeg5> synthesized.


Synthesizing Unit <BTNdb>.
    Related source file is "C:/Users/Skrum_000/Downloads/BTNdb.vhd".
    Found finite state machine <FSM_1> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | Clk                       (rising_edge)        |
    | Reset              | Reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | btnup                                          |
    | Power Up State     | btnup                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit up counter for signal <count>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
Unit <BTNdb> synthesized.


Synthesizing Unit <DispMux>.
    Related source file is "C:/Users/Skrum_000/OneDrive/DTU/2. semester/Digitalteknik/Oscilloskop_projekt/DispMux.vhd".
    Found 3-bit up counter for signal <DispCount>.
    Summary:
	inferred   1 Counter(s).
Unit <DispMux> synthesized.


Synthesizing Unit <DivClk>.
    Related source file is "C:/Users/Skrum_000/OneDrive/DTU/2. semester/Digitalteknik/Oscilloskop_projekt/DivClk.vhd".
    Found 1-bit register for signal <Clk1_D>.
    Found 25-bit up counter for signal <Cnt1>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <DivClk> synthesized.


Synthesizing Unit <SigGenControl>.
    Related source file is "C:/Users/Skrum_000/OneDrive/DTU/2. semester/Digitalteknik/Oscilloskop_projekt/SigGenControl.vhd".
Unit <SigGenControl> synthesized.


Synthesizing Unit <SigGenDatapath>.
    Related source file is "C:/Users/Skrum_000/OneDrive/DTU/2. semester/Digitalteknik/Oscilloskop_projekt/SigGenDatapath.vhd".
    Found 16-bit adder for signal <MulC$addsub0000> created at line 108.
    Found 16-bit adder for signal <MulC$addsub0001> created at line 108.
    Found 16-bit adder for signal <MulC$addsub0002> created at line 108.
    Found 16-bit adder for signal <MulC$addsub0003> created at line 108.
    Found 16-bit adder for signal <MulC$addsub0004> created at line 108.
    Found 16-bit adder for signal <MulC$addsub0005> created at line 108.
    Found 16-bit adder for signal <MulC$addsub0006> created at line 108.
    Found 7-bit comparator lessequal for signal <PWM$cmp_le0000> created at line 118.
    Found 8-bit adder for signal <PWMcntvar$addsub0000> created at line 79.
    Found 8-bit comparator greater for signal <PWMcntvar$cmp_gt0000> created at line 80.
    Found 8-bit register for signal <PWMcntvar$mux0001> created at line 77.
    Found 8-bit 4-to-1 multiplexer for signal <Sig>.
    Found 15-bit up accumulator for signal <SigCnt_int>.
    Found 12-bit comparator less for signal <SigSquare$cmp_lt0000> created at line 89.
    Summary:
	inferred   1 Accumulator(s).
	inferred   8 D-type flip-flop(s).
	inferred   8 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <SigGenDatapath> synthesized.


Synthesizing Unit <SigGenTop>.
    Related source file is "C:/Users/Skrum_000/OneDrive/DTU/2. semester/Digitalteknik/Oscilloskop_projekt/SigGenTop.vhd".
Unit <SigGenTop> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x16-bit ROM                                         : 1
# Adders/Subtractors                                   : 8
 16-bit adder                                          : 7
 8-bit adder                                           : 1
# Counters                                             : 5
 12-bit up counter                                     : 1
 2-bit up counter                                      : 1
 20-bit up counter                                     : 1
 25-bit up counter                                     : 1
 3-bit up counter                                      : 1
# Accumulators                                         : 1
 15-bit up accumulator                                 : 1
# Registers                                            : 21
 1-bit register                                        : 4
 2-bit register                                        : 5
 4-bit register                                        : 1
 8-bit register                                        : 11
# Comparators                                          : 4
 12-bit comparator less                                : 1
 7-bit comparator lessequal                            : 1
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 4
 1-bit 4-to-1 multiplexer                              : 2
 4-bit 4-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1
# Xors                                                 : 1
 8-bit xor3                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <U1/U6/State/FSM> on signal <State[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 btnup    | 00
 wbtnup   | 01
 btndown  | 10
 wbtndown | 11
----------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <U1/U4/State/FSM> on signal <State[1:3]> with gray encoding.
---------------------------
 State         | Encoding
---------------------------
 idle          | 000
 adrs          | 011
 datas         | 010
 checksumevals | 110
 syncs         | 001
---------------------------
Reading core <ipcore_dir/SinusLUT.ngc>.
Loading core <SinusLUT> for timing and area information for instance <SinusDec>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 1
 16x16-bit ROM                                         : 1
# Adders/Subtractors                                   : 8
 16-bit adder                                          : 7
 8-bit adder                                           : 1
# Counters                                             : 5
 12-bit up counter                                     : 1
 2-bit up counter                                      : 1
 20-bit up counter                                     : 1
 25-bit up counter                                     : 1
 3-bit up counter                                      : 1
# Accumulators                                         : 1
 15-bit up accumulator                                 : 1
# Registers                                            : 106
 Flip-Flops                                            : 106
# Comparators                                          : 4
 12-bit comparator less                                : 1
 7-bit comparator lessequal                            : 1
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 3
 1-bit 4-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1
# Xors                                                 : 1
 8-bit xor3                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <SigGenTop> ...

Optimizing unit <shiftreg> ...

Optimizing unit <SPIHandler> ...

Optimizing unit <SevenSeg5> ...

Optimizing unit <DispMux> ...

Optimizing unit <SigGenDatapath> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <U1/U2/SSsample_0> in Unit <SigGenTop> is equivalent to the following FF/Latch, which will be removed : <U1/U4/SSsample_0> 
INFO:Xst:2261 - The FF/Latch <U1/U2/SSsample_1> in Unit <SigGenTop> is equivalent to the following FF/Latch, which will be removed : <U1/U4/SSsample_1> 
Found area constraint ratio of 100 (+ 5) on block SigGenTop, actual ratio is 22.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 186
 Flip-Flops                                            : 186

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : SigGenTop.ngr
Top Level Output File Name         : SigGenTop
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 27

Cell Usage :
# BELS                             : 653
#      GND                         : 2
#      INV                         : 6
#      LUT1                        : 51
#      LUT2                        : 81
#      LUT2_L                      : 1
#      LUT3                        : 80
#      LUT3_D                      : 1
#      LUT3_L                      : 1
#      LUT4                        : 122
#      LUT4_D                      : 4
#      LUT4_L                      : 1
#      MULT_AND                    : 9
#      MUXCY                       : 137
#      MUXF5                       : 29
#      VCC                         : 2
#      XORCY                       : 126
# FlipFlops/Latches                : 186
#      FDC                         : 55
#      FDCE                        : 126
#      FDE                         : 1
#      FDP                         : 4
# RAMS                             : 2
#      RAMB16_S4_S4                : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 26
#      IBUF                        : 5
#      OBUF                        : 21
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      191  out of    960    19%  
 Number of Slice Flip Flops:            185  out of   1920     9%  
 Number of 4 input LUTs:                348  out of   1920    18%  
 Number of IOs:                          27
 Number of bonded IOBs:                  27  out of     83    32%  
    IOB Flip Flops:                       1
 Number of BRAMs:                         2  out of      4    50%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                           | Load  |
-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------+
Mclk                               | BUFGP                                                                                                                           | 174   |
U1/U8/Clk1_D                       | NONE(U1/U5/DispCount_1)                                                                                                         | 14    |
U3/SinusDec/N1                     | NONE(U3/SinusDec/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp4x4.ram)| 2     |
-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
Reset                              | IBUF                   | 185   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.333ns (Maximum Frequency: 157.903MHz)
   Minimum input arrival time before clock: 5.908ns
   Maximum output required time after clock: 39.498ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Mclk'
  Clock period: 5.994ns (frequency: 166.833MHz)
  Total number of paths / destination ports: 2415 / 306
-------------------------------------------------------------------------
Delay:               5.994ns (Levels of Logic = 26)
  Source:            U1/U8/Cnt1_1 (FF)
  Destination:       U1/U8/Cnt1_24 (FF)
  Source Clock:      Mclk rising
  Destination Clock: Mclk rising

  Data Path: U1/U8/Cnt1_1 to U1/U8/Cnt1_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.622  U1/U8/Cnt1_1 (U1/U8/Cnt1_1)
     LUT1:I0->O            1   0.704   0.000  U1/U8/Mcount_Cnt1_cy<1>_rt (U1/U8/Mcount_Cnt1_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  U1/U8/Mcount_Cnt1_cy<1> (U1/U8/Mcount_Cnt1_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  U1/U8/Mcount_Cnt1_cy<2> (U1/U8/Mcount_Cnt1_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  U1/U8/Mcount_Cnt1_cy<3> (U1/U8/Mcount_Cnt1_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  U1/U8/Mcount_Cnt1_cy<4> (U1/U8/Mcount_Cnt1_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  U1/U8/Mcount_Cnt1_cy<5> (U1/U8/Mcount_Cnt1_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  U1/U8/Mcount_Cnt1_cy<6> (U1/U8/Mcount_Cnt1_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  U1/U8/Mcount_Cnt1_cy<7> (U1/U8/Mcount_Cnt1_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  U1/U8/Mcount_Cnt1_cy<8> (U1/U8/Mcount_Cnt1_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  U1/U8/Mcount_Cnt1_cy<9> (U1/U8/Mcount_Cnt1_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  U1/U8/Mcount_Cnt1_cy<10> (U1/U8/Mcount_Cnt1_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  U1/U8/Mcount_Cnt1_cy<11> (U1/U8/Mcount_Cnt1_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  U1/U8/Mcount_Cnt1_cy<12> (U1/U8/Mcount_Cnt1_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  U1/U8/Mcount_Cnt1_cy<13> (U1/U8/Mcount_Cnt1_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  U1/U8/Mcount_Cnt1_cy<14> (U1/U8/Mcount_Cnt1_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  U1/U8/Mcount_Cnt1_cy<15> (U1/U8/Mcount_Cnt1_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  U1/U8/Mcount_Cnt1_cy<16> (U1/U8/Mcount_Cnt1_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  U1/U8/Mcount_Cnt1_cy<17> (U1/U8/Mcount_Cnt1_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  U1/U8/Mcount_Cnt1_cy<18> (U1/U8/Mcount_Cnt1_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  U1/U8/Mcount_Cnt1_cy<19> (U1/U8/Mcount_Cnt1_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  U1/U8/Mcount_Cnt1_cy<20> (U1/U8/Mcount_Cnt1_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  U1/U8/Mcount_Cnt1_cy<21> (U1/U8/Mcount_Cnt1_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  U1/U8/Mcount_Cnt1_cy<22> (U1/U8/Mcount_Cnt1_cy<22>)
     MUXCY:CI->O           0   0.059   0.000  U1/U8/Mcount_Cnt1_cy<23> (U1/U8/Mcount_Cnt1_cy<23>)
     XORCY:CI->O           1   0.804   0.499  U1/U8/Mcount_Cnt1_xor<24> (Result<24>)
     LUT2:I1->O            1   0.704   0.000  U1/U8/Mcount_Cnt1_eqn_241 (U1/U8/Mcount_Cnt1_eqn_24)
     FDC:D                     0.308          U1/U8/Cnt1_24
    ----------------------------------------
    Total                      5.994ns (4.873ns logic, 1.121ns route)
                                       (81.3% logic, 18.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1/U8/Clk1_D'
  Clock period: 6.333ns (frequency: 157.903MHz)
  Total number of paths / destination ports: 232 / 13
-------------------------------------------------------------------------
Delay:               6.333ns (Levels of Logic = 5)
  Source:            U1/U5/DispCount_0 (FF)
  Destination:       U1/U5/cat_2 (FF)
  Source Clock:      U1/U8/Clk1_D rising
  Destination Clock: U1/U8/Clk1_D rising

  Data Path: U1/U5/DispCount_0 to U1/U5/cat_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             19   0.591   1.120  U1/U5/DispCount_0 (U1/U5/DispCount_0)
     LUT3:I2->O            1   0.704   0.424  U1/U5/Mmux_Data_mux0000_3_SW0 (N88)
     LUT4:I3->O            1   0.704   0.000  U1/U5/Mmux_Data_mux0000_3 (U1/U5/Mmux_Data_mux0000_3)
     MUXF5:I1->O          12   0.321   1.136  U1/U5/Mmux_Data_mux0000_2_f5 (U1/U5/Data_mux0000)
     LUT4:I0->O            1   0.704   0.000  U1/U5/CatInt<2>_F (N104)
     MUXF5:I0->O           1   0.321   0.000  U1/U5/CatInt<2> (U1/U5/CatInt<2>)
     FDC:D                     0.308          U1/U5/cat_2
    ----------------------------------------
    Total                      6.333ns (3.653ns logic, 2.680ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Mclk'
  Total number of paths / destination ports: 57 / 57
-------------------------------------------------------------------------
Offset:              5.908ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       U1/U4/AmplVal_7 (FF)
  Destination Clock: Mclk rising

  Data Path: Reset to U1/U4/AmplVal_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           192   1.218   1.488  Reset_IBUF (Reset_IBUF)
     LUT4_D:I0->O          2   0.704   0.482  U1/U4/AmplEn111 (U1/U4/AmplEn111)
     LUT4:I2->O            8   0.704   0.757  U1/U4/AmplEn2 (U1/U4/AmplEn)
     FDCE:CE                   0.555          U1/U4/AmplVal_0
    ----------------------------------------
    Total                      5.908ns (3.181ns logic, 2.727ns route)
                                       (53.8% logic, 46.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Mclk'
  Total number of paths / destination ports: 1183772315 / 9
-------------------------------------------------------------------------
Offset:              39.498ns (Levels of Logic = 40)
  Source:            U3/SinusDec/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp4x4.ram (RAM)
  Destination:       PWMOut (PAD)
  Source Clock:      Mclk rising

  Data Path: U3/SinusDec/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp4x4.ram to PWMOut
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S4_S4:CLKA->DOA2    1   2.800   0.420  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp4x4.ram (douta<2>)
     end scope: 'U3/SinusDec'
     MUXF5:S->O            9   0.739   0.820  U3/Mmux_Sig6_f5 (U3/MulC_mux0000<2>_mand)
     MULT_AND:I1->LO       0   0.741   0.000  U3/MulC_mux0000<2>_mand (U3/MulC_mux0000<2>_mand1)
     MUXCY:DI->O           1   0.888   0.000  U3/Madd_MulC_addsub0000_cy<2> (U3/Madd_MulC_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  U3/Madd_MulC_addsub0000_cy<3> (U3/Madd_MulC_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  U3/Madd_MulC_addsub0000_cy<4> (U3/Madd_MulC_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  U3/Madd_MulC_addsub0000_cy<5> (U3/Madd_MulC_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  U3/Madd_MulC_addsub0000_cy<6> (U3/Madd_MulC_addsub0000_cy<6>)
     XORCY:CI->O           1   0.804   0.499  U3/Madd_MulC_addsub0000_xor<7> (U3/MulC_addsub0000<7>)
     LUT4:I1->O            3   0.704   0.706  U3/MulC_mux0001<7>1 (U3/MulC_mux0001<7>)
     LUT2:I0->O            1   0.704   0.000  U3/Madd_MulC_addsub0001_lut<7> (U3/Madd_MulC_addsub0001_lut<7>)
     MUXCY:S->O            1   0.464   0.000  U3/Madd_MulC_addsub0001_cy<7> (U3/Madd_MulC_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  U3/Madd_MulC_addsub0001_cy<8> (U3/Madd_MulC_addsub0001_cy<8>)
     XORCY:CI->O           1   0.804   0.499  U3/Madd_MulC_addsub0001_xor<9> (U3/MulC_addsub0001<9>)
     LUT4:I1->O            3   0.704   0.706  U3/MulC_mux0002<9>1 (U3/MulC_mux0002<9>)
     LUT2:I0->O            1   0.704   0.000  U3/Madd_MulC_addsub0002_lut<9> (U3/Madd_MulC_addsub0002_lut<9>)
     MUXCY:S->O            1   0.464   0.000  U3/Madd_MulC_addsub0002_cy<9> (U3/Madd_MulC_addsub0002_cy<9>)
     XORCY:CI->O           1   0.804   0.499  U3/Madd_MulC_addsub0002_xor<10> (U3/MulC_addsub0002<10>)
     LUT4:I1->O            3   0.704   0.706  U3/MulC_mux0003<10>1 (U3/MulC_mux0003<10>)
     LUT2:I0->O            1   0.704   0.000  U3/Madd_MulC_addsub0003_lut<10> (U3/Madd_MulC_addsub0003_lut<10>)
     MUXCY:S->O            1   0.464   0.000  U3/Madd_MulC_addsub0003_cy<10> (U3/Madd_MulC_addsub0003_cy<10>)
     XORCY:CI->O           1   0.804   0.499  U3/Madd_MulC_addsub0003_xor<11> (U3/MulC_addsub0003<11>)
     LUT4:I1->O            3   0.704   0.706  U3/MulC_mux0004<11>1 (U3/MulC_mux0004<11>)
     LUT2:I0->O            1   0.704   0.000  U3/Madd_MulC_addsub0004_lut<11> (U3/Madd_MulC_addsub0004_lut<11>)
     MUXCY:S->O            1   0.464   0.000  U3/Madd_MulC_addsub0004_cy<11> (U3/Madd_MulC_addsub0004_cy<11>)
     XORCY:CI->O           1   0.804   0.499  U3/Madd_MulC_addsub0004_xor<12> (U3/MulC_addsub0004<12>)
     LUT4:I1->O            3   0.704   0.706  U3/MulC_mux0005<12>1 (U3/MulC_mux0005<12>)
     LUT2:I0->O            1   0.704   0.000  U3/Madd_MulC_addsub0005_lut<12> (U3/Madd_MulC_addsub0005_lut<12>)
     MUXCY:S->O            1   0.464   0.000  U3/Madd_MulC_addsub0005_cy<12> (U3/Madd_MulC_addsub0005_cy<12>)
     XORCY:CI->O           1   0.804   0.499  U3/Madd_MulC_addsub0005_xor<13> (U3/MulC_addsub0005<13>)
     LUT4:I1->O            3   0.704   0.706  U3/MulC_mux0006<13>1 (U3/MulC_mux0006<13>)
     LUT2:I0->O            1   0.704   0.000  U3/Madd_MulC_addsub0006_lut<13> (U3/Madd_MulC_addsub0006_lut<13>)
     MUXCY:S->O            1   0.464   0.000  U3/Madd_MulC_addsub0006_cy<13> (U3/Madd_MulC_addsub0006_cy<13>)
     XORCY:CI->O           1   0.804   0.499  U3/Madd_MulC_addsub0006_xor<14> (U3/MulC_addsub0006<14>)
     LUT4:I1->O            1   0.704   0.595  U3/MulC_mux0007<14>1 (U3/SigAmpl<5>)
     LUT2:I0->O            1   0.704   0.000  U3/Mcompar_PWM_cmp_le0000_lut<5> (U3/Mcompar_PWM_cmp_le0000_lut<5>)
     MUXCY:S->O            2   0.864   0.622  U3/Mcompar_PWM_cmp_le0000_cy<5> (U3/Mcompar_PWM_cmp_le0000_cy<5>)
     LUT4:I0->O            1   0.704   0.000  U3/PWMOut12 (U3/PWMOut11)
     MUXF5:I0->O           1   0.321   0.420  U3/PWMOut1_f5 (PWMOut_OBUF)
     OBUF:I->O                 3.272          PWMOut_OBUF (PWMOut)
    ----------------------------------------
    Total                     39.498ns (28.892ns logic, 10.606ns route)
                                       (73.1% logic, 26.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/U8/Clk1_D'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            U1/U5/an_3 (FF)
  Destination:       an<3> (PAD)
  Source Clock:      U1/U8/Clk1_D rising

  Data Path: U1/U5/an_3 to an<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.591   0.420  U1/U5/an_3 (U1/U5/an_3)
     OBUF:I->O                 3.272          an_3_OBUF (an<3>)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.94 secs
 
--> 

Total memory usage is 323160 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    3 (   0 filtered)

