Flow report for gate1
Wed Oct 23 10:47:09 2019
Quartus Prime Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
; Flow Status                        ; Successful - Wed Oct 23 10:47:09 2019       ;
; Quartus Prime Version              ; 18.1.1 Build 646 04/11/2019 SJ Lite Edition ;
; Revision Name                      ; gate1                                       ;
; Top-level Entity Name              ; inverter                                    ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M50DAF484C7G                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 1 / 49,760 ( < 1 % )                        ;
;     Total combinational functions  ; 1 / 49,760 ( < 1 % )                        ;
;     Dedicated logic registers      ; 0 / 49,760 ( 0 % )                          ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 64 / 360 ( 18 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 1,677,312 ( 0 % )                       ;
; Embedded Multiplier 9-bit elements ; 0 / 288 ( 0 % )                             ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
; UFM blocks                         ; 0 / 1 ( 0 % )                               ;
; ADC blocks                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 10/23/2019 10:45:13 ;
; Main task         ; Compilation         ;
; Revision Name     ; gate1               ;
+-------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                               ;
+-------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+
; Assignment Name                     ; Value                                  ; Default Value ; Entity Name ; Section Id                        ;
+-------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+
; COMPILER_SIGNATURE_ID               ; 118933448236018.157182391310796        ; --            ; --          ; --                                ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_symbol           ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                            ; --            ; --          ; eda_simulation                    ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (Verilog)              ; <None>        ; --          ; --                                ;
; EDA_TIME_SCALE                      ; 1 ps                                   ; --            ; --          ; eda_simulation                    ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                     ; --            ; --          ; --                                ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                      ; --            ; --          ; --                                ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family) ; --            ; inverter    ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; --            ; inverter    ; Top                               ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family) ; --            ; inverter    ; Top                               ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                           ; --            ; --          ; --                                ;
; TOP_LEVEL_ENTITY                    ; inverter                               ; gate1         ; --          ; --                                ;
+-------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:14     ; 1.0                     ; 966 MB              ; 00:00:31                           ;
; Fitter               ; 00:00:09     ; 1.0                     ; 2009 MB             ; 00:00:08                           ;
; Assembler            ; 00:00:06     ; 1.0                     ; 926 MB              ; 00:00:02                           ;
; Timing Analyzer      ; 00:00:06     ; 1.0                     ; 1046 MB             ; 00:00:02                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 1146 MB             ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 1137 MB             ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:02     ; 1.0                     ; 1142 MB             ; 00:00:00                           ;
; Total                ; 00:00:38     ; --                      ; --                  ; 00:00:43                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                                 ;
+----------------------+---------------------------+--------------+--------------+----------------+
; Module Name          ; Machine Hostname          ; OS Name      ; OS Version   ; Processor type ;
+----------------------+---------------------------+--------------+--------------+----------------+
; Analysis & Synthesis ; plaice-linux.cs.ucl.ac.uk ; CentOS Linux ; CentOS Linux ; x86_64         ;
; Fitter               ; plaice-linux.cs.ucl.ac.uk ; CentOS Linux ; CentOS Linux ; x86_64         ;
; Assembler            ; plaice-linux.cs.ucl.ac.uk ; CentOS Linux ; CentOS Linux ; x86_64         ;
; Timing Analyzer      ; plaice-linux.cs.ucl.ac.uk ; CentOS Linux ; CentOS Linux ; x86_64         ;
; EDA Netlist Writer   ; plaice-linux.cs.ucl.ac.uk ; CentOS Linux ; CentOS Linux ; x86_64         ;
; EDA Netlist Writer   ; plaice-linux.cs.ucl.ac.uk ; CentOS Linux ; CentOS Linux ; x86_64         ;
; EDA Netlist Writer   ; plaice-linux.cs.ucl.ac.uk ; CentOS Linux ; CentOS Linux ; x86_64         ;
+----------------------+---------------------------+--------------+--------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off gate1 -c gate1
quartus_fit --read_settings_files=off --write_settings_files=off gate1 -c gate1
quartus_asm --read_settings_files=off --write_settings_files=off gate1 -c gate1
quartus_sta gate1 -c gate1
quartus_eda --read_settings_files=off --write_settings_files=off gate1 -c gate1
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off gate1 -c gate1 --vector_source=/cs/student/ug/2019/amukhame/Desktop/Quartus/gate1_restored/inverterwaveform.vwf --testbench_file=/cs/student/ug/2019/amukhame/Desktop/Quartus/gate1_restored/simulation/qsim/inverterwaveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=/cs/student/ug/2019/amukhame/Desktop/Quartus/gate1_restored/simulation/qsim/ gate1 -c gate1



