module wideexpr_00035(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (ctrl[5]?{4{{3{2'sb10}}}}:~((ctrl[7]?(-(((4'sb1011)^~(2'sb00))|((s3)-(s3))))<=(5'sb10001):(6'sb110100)>>>((s1)<<(({s6,s1,s1,6'sb101100})>>((s7)<<<(u6)))))));
  assign y1 = s6;
  assign y2 = (ctrl[6]?$unsigned($signed({(ctrl[5]?u6:((ctrl[3]?$unsigned(4'b1001):{6'sb100000,u6,s1,s7}))>>>(5'sb11010))})):3'b100);
  assign y3 = ((ctrl[0]?(ctrl[0]?-((2'sb00)>>(6'sb001010)):((ctrl[0]?2'sb10:5'sb00111))&((5'sb01100)<<<(5'sb01100))):s1))+(($signed(5'b01101))<<<((ctrl[2]?4'b1110:(ctrl[7]?$signed(4'sb0001):{4{1'sb1}}))));
  assign y4 = ((s5)>>(2'b10))&(1'sb1);
  assign y5 = $signed($unsigned(((ctrl[3]?(u5)<<(3'sb100):1'b1))|(~&((4'b0101)|(3'sb100)))));
  assign y6 = $signed((ctrl[0]?((ctrl[0]?u3:~&(u7)))<<(6'sb000001):((s4)>=(((2'sb00)<<<(1'sb1))^~($signed(u2))))-((((s0)^(6'sb111011))>(+(4'b1001)))^(u4))));
  assign y7 = (s5)>($signed((6'sb101000)>=($signed($signed(-(+((s0)<<(u3))))))));
endmodule
