// Seed: 602477979
module module_0 (
    input tri0 id_0,
    output wire id_1,
    input supply0 id_2
    , id_16,
    input tri1 id_3,
    input wand id_4,
    input uwire id_5,
    output wor id_6,
    input wor id_7,
    output wand id_8,
    output tri id_9,
    input wor id_10,
    output tri1 id_11,
    output supply0 id_12,
    input supply1 id_13,
    output supply0 id_14
);
  assign module_1._id_4 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd42
) (
    output tri1 id_0,
    input wor id_1,
    input wor id_2,
    input supply1 id_3,
    input wand _id_4,
    output tri id_5,
    input wire id_6,
    output wor id_7
);
  logic [id_4 : -1] id_9;
  ;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_6,
      id_1,
      id_3,
      id_1,
      id_7,
      id_6,
      id_7,
      id_0,
      id_3,
      id_0,
      id_7,
      id_3,
      id_5
  );
endmodule
