Release 14.7 Map P.20131013 (nt)
Xilinx Map Application Log File for Design 'main_DNN_DP'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -detail -ir
off -pr off -lc off -power on -o main_DNN_DP_map.ncd main_DNN_DP.ngd
main_DNN_DP.pcf 
Target Device  : xc6slx45
Target Package : csg324
Target Speed   : -2
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : FRI 23 JAN 17:24:35 2015

Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 43 secs 
Total CPU  time at the beginning of Placer: 43 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:e4d2cb18) REAL time: 58 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:e4d2cb18) REAL time: 59 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:10e71df5) REAL time: 59 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:78fb7cd) REAL time: 1 mins 30 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:78fb7cd) REAL time: 1 mins 30 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:78fb7cd) REAL time: 1 mins 30 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:78fb7cd) REAL time: 1 mins 30 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:78fb7cd) REAL time: 1 mins 31 secs 

Phase 9.8  Global Placement
......................
.................................................................
................................................................................................
.......................................................
...................
Phase 9.8  Global Placement (Checksum:83df0098) REAL time: 4 mins 53 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:83df0098) REAL time: 4 mins 54 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:3b907e81) REAL time: 6 mins 21 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:3b907e81) REAL time: 6 mins 21 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:1469a24d) REAL time: 6 mins 22 secs 

Total REAL time to Placer completion: 6 mins 34 secs 
Total CPU  time to Placer completion: 6 mins 57 secs 
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:372 - Gated clock. Clock net icon_control0<13> is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <DP_main/DP_matching/Mram_len_162_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DP_main/DP_matching/Mram_vmove_131_RAMD_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DP_main/DP_matching/Mram_vmove_122_RAMD_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DP_main/DP_matching/Mram_hmove_022_RAMD_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DP_main/DP_matching/Mram_vmove_121_RAMA_DPO> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DP_main/DP_matching/Mram_vmove_121_RAMB_DPO> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DP_main/DP_matching/Mram_vmove_121_RAMD_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DP_main/DP_matching/Mram_len_042_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DP_main/DP_matching/Mram_len_132_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DP_main/DP_matching/Mram_hmove_122_RAMD_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DP_main/DP_matching/Mram_len_041_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DP_main/DP_matching/Mram_len_021_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DP_main/DP_matching/Mram_len_022_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DP_main/DP_matching/Mram_len_131_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DP_main/DP_matching/Mram_scr_143_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DP_main/DP_matching/Mram_scr_152_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DP_main/DP_matching/Mram_hmove_021_RAMD_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DP_main/DP_matching/Mram_hmove_121_RAMD_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DP_main/DP_matching/Mram_scr_145_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DP_main/DP_matching/Mram_scr_144_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DP_main/DP_matching/Mram_scr_148_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DP_main/DP_matching/Mram_scr_032_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DP_main/DP_matching/Mram_scr_146_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DP_main/DP_matching/Mram_scr_153_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DP_main/DP_matching/Mram_scr_158_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DP_main/DP_matching/Mram_scr_155_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DP_main/DP_matching/Mram_scr_031_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DP_main/DP_matching/Mram_scr_038_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DP_main/DP_matching/Mram_scr_036_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DP_main/DP_matching/Mram_scr_157_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DP_main/DP_matching/Mram_scr_147_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DP_main/DP_matching/Mram_len_161_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DP_main/DP_matching/Mram_scr_035_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DP_main/DP_matching/Mram_scr_141_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DP_main/DP_matching/Mram_scr_154_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DP_main/DP_matching/Mram_scr_034_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DP_main/DP_matching/Mram_scr_033_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DP_main/DP_matching/Mram_scr_151_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DP_main/DP_matching/Mram_scr_142_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DP_main/DP_matching/Mram_scr_156_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DP_main/DP_matching/Mram_scr_037_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DP_main/DP_matching/DP_distance/Mram_vec13_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DP_main/DP_matching/DP_distance/Mram_vec11_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DP_main/DP_matching/DP_distance/Mram_vec12_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:   54
Slice Logic Utilization:
  Number of Slice Registers:                 5,552 out of  54,576   10%
    Number used as Flip Flops:               5,499
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               52
  Number of Slice LUTs:                      7,813 out of  27,288   28%
    Number used as logic:                    6,833 out of  27,288   25%
      Number using O6 output only:           4,668
      Number using O5 output only:             372
      Number using O5 and O6:                1,793
      Number used as ROM:                        0
    Number used as Memory:                     762 out of   6,408   11%
      Number used as Dual Port RAM:            366
        Number using O6 output only:           366
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Single Port RAM:            0
      Number used as Shift Register:           396
        Number using O6 output only:           164
        Number using O5 output only:             1
        Number using O5 and O6:                231
    Number used exclusively as route-thrus:    218
      Number with same-slice register load:    105
      Number with same-slice carry load:       113
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,725 out of   6,822   39%
  Number of MUXCYs used:                     2,584 out of  13,644   18%
  Number of LUT Flip Flop pairs used:        8,909
    Number with an unused Flip Flop:         3,991 out of   8,909   44%
    Number with an unused LUT:               1,096 out of   8,909   12%
    Number of fully used LUT-FF pairs:       3,822 out of   8,909   42%
    Number of unique control sets:             221
    Number of slice register sites lost
      to control set restrictions:             827 out of  54,576    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                         8 out of     218    3%
    Number of LOCed IOBs:                        8 out of       8  100%
    IOB Flip Flops:                              5

Specific Feature Utilization:
  Number of RAMB16BWERs:                        39 out of     116   33%
  Number of RAMB8BWERs:                         15 out of     232    6%
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       2 out of      16   12%
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     376    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     376    0%
  Number of OLOGIC2/OSERDES2s:                   5 out of     376    1%
    Number used as OLOGIC2s:                     5
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                           49 out of      58   84%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       4    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

  Number of RPM macros:            9
Average Fanout of Non-Clock Nets:                3.21

Peak Memory Usage:  454 MB
Total REAL time to MAP completion:  6 mins 42 secs 
Total CPU time to MAP completion (all processors):   7 mins 6 secs 

Mapping completed.
See MAP report file "main_DNN_DP_map.mrp" for details.
