MIG: 20:20:51 : xml_input_file: board.prj
MIG: 20:20:51 : Absolute path of xml_input_file: c:/Users/yy/Desktop/ece532_debug/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:20:51 : xml_input_file: board.prj
MIG: 20:20:51 : Absolute path of xml_input_file: c:/Users/yy/Desktop/ece532_debug/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:51:59 : xml_input_file: board.prj
MIG: 20:51:59 : Absolute path of xml_input_file: c:/Users/yy/Desktop/ece532_debug/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:51:59 : xml_input_file: board.prj
MIG: 20:51:59 : Absolute path of xml_input_file: c:/Users/yy/Desktop/ece532_debug/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:51:59 : In updateAllModelParams
MIG: 20:51:59 : ################# RUNNING MIG BATCH ###################
MIG: 20:51:59 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/yy/Desktop/ece532_debug/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:51:59 : synp_flow:  -- synthesis_mode: Other
MIG: 20:51:59 : outputDirectory: c:/Users/yy/Desktop/ece532_debug/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:51:59 : vivado_mode: xpg_bd
MIG: 20:51:59 : isPortInterface: 0
MIG: 20:51:59 : isPortInterface: 0
MIG: 20:51:59 : isPortInterface: 0
MIG: 20:51:59 : isPortInterface: 0
MIG: 20:51:59 : isPortInterface: 0
MIG: 20:51:59 : isPortInterface: 0
MIG: 20:51:59 : isPortInterface: 0
MIG: 20:51:59 : isPortInterface: 0
MIG: 20:51:59 : isPortInterface: 0
MIG: 20:51:59 : isPortInterface: 0
MIG: 20:51:59 : isPortInterface: 0
MIG: 20:51:59 : isPortInterface: 0
MIG: 20:51:59 : isPortInterface: 0
MIG: 20:51:59 : isPortInterface: 0
MIG: 20:51:59 : isPortInterface: 0
MIG: 20:51:59 : isPortInterface: 0
MIG: 20:51:59 : isPortInterface: 0
MIG: 20:51:59 : isPortInterface: 0
MIG: 20:51:59 : isPortInterface: 0
MIG: 20:51:59 : isPortInterface: 0
MIG: 20:51:59 : isPortInterface: 0
MIG: 20:51:59 : isPortInterface: 0
MIG: 20:51:59 : isPortInterface: 0
MIG: 20:51:59 : isPortInterface: 0
MIG: 20:51:59 : isPortInterface: 0
MIG: 20:51:59 : isPortInterface: 0
MIG: 20:51:59 : isPortInterface: 0
MIG: 20:51:59 : isPortInterface: 0
MIG: 20:51:59 : isPortInterface: 0
MIG: 20:51:59 : isPortInterface: 0
MIG: 20:51:59 : isPortInterface: 0
MIG: 20:51:59 : isPortInterface: 0
MIG: 20:51:59 : isPortInterface: 0
MIG: 20:51:59 : isPortInterface: 0
MIG: 20:51:59 : isPortInterface: 0
MIG: 20:51:59 : isPortInterface: 0
MIG: 20:51:59 : isPortInterface: 0
MIG: 20:51:59 : isPortInterface: 0
MIG: 20:51:59 : isPortInterface: 0
MIG: 20:51:59 : isPortInterface: 0
MIG: 20:51:59 : isPortInterface: 0
MIG: 20:51:59 : isPortInterface: 0
MIG: 20:51:59 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 1
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 : isPortInterface: 0
MIG: 20:52:00 :  locked false  
MIG: 20:52:00 : HDL Language: Verilog
MIG: 20:52:00 : compInfo: true
MIG: 20:52:00 : Vivado Options xc7a100t csg324 -1
MIG: 20:52:00 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:52:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:52:00 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 20:52:00 : I am in catch area
MIG: 20:52:00 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/yy/Desktop/ece532_debug/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/yy/Desktop/ece532_debug/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:52:14 : XML_INPUT_FILE: c:/Users/yy/Desktop/ece532_debug/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:52:14 : Component_Name: design_1_mig_7series_0_0
MIG: 20:52:14 : Moving design_1_mig_7series_0_0 ...
MIG: 20:52:14 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:52:14 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:52:14 : XGUI hdlLanguage: Verilog
MIG: 20:52:14 : xgui vivado_mode: xpg_bd
MIG: 20:52:14 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 20:52:14 : Reading C:/Users/yy/Desktop/ece532_debug/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 20:52:16 : 1
MIG: 20:52:16 : Inside fn mem: DDR2
MIG: 20:52:16 : QDRII+ Inside fn ui: 81000000
MIG: 20:52:16 : cntrl:  memtype: DDR2
MIG: 20:52:16 : 1200
MIG: 20:52:16 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 20:52:16 : DDR2
MIG: 20:52:16 : 1
MIG: 20:52:16 : 81000000
MIG: 20:52:16 : 
MIG: 20:52:16 :  polarity_value: 1
MIG: 20:52:16 : 
MIG: 20:52:16 : 
MIG: 20:52:16 : cntrl:  memtype: DDR2
MIG: 20:52:16 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 20:52:16 : 
MIG: 20:52:16 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 20:52:16 : 
MIG: 20:52:16 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 20:52:16 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 20:52:16 : 
MIG: 20:52:16 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 20:52:16 : 
MIG: 20:52:16 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 20:52:16 : 
MIG: 20:52:16 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 20:52:16 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 20:52:16 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 20:52:16 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 20:52:16 : 2
MIG: 20:52:16 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 20:52:16 : 16
MIG: 20:52:16 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 20:52:16 : 2
MIG: 20:52:16 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 20:52:16 : 
MIG: 20:52:16 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 20:52:16 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 20:52:16 : 
MIG: 20:52:16 :  Valid Param: ECC ==> OFF
MIG: 20:52:16 : 16
MIG: 20:52:16 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 20:52:16 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 20:52:16 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 20:52:16 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 20:52:16 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 20:52:16 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 20:52:16 : 
MIG: 20:52:16 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 20:52:16 : 13
MIG: 20:52:16 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 20:52:16 : 27
MIG: 20:52:16 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 20:52:16 : 
MIG: 20:52:16 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 20:52:16 : 
MIG: 20:52:16 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 20:52:16 : 
MIG: 20:52:16 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 20:52:16 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 20:52:16 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 20:52:16 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 20:52:16 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 20:52:16 :  Invalid Param: DDR2_AL ==> "0"
MIG: 20:52:16 :  Invalid Param: DDR2_nAL ==> 0
MIG: 20:52:16 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 20:52:16 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 20:52:16 :  Invalid Param: DDR2_CL ==> 5
MIG: 20:52:16 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 20:52:16 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 20:52:16 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 20:52:16 : 
MIG: 20:52:16 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 20:52:16 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 20:52:16 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 20:52:16 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 20:52:16 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 20:52:16 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 20:52:16 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 20:52:16 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 20:52:16 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 20:52:16 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 20:52:16 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 20:52:16 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 20:52:16 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 20:52:16 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 20:52:16 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 20:52:16 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 20:52:16 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 20:52:16 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 20:52:16 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 20:52:16 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 20:52:16 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 20:52:16 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 20:52:17 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 20:52:17 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 20:52:17 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 20:52:17 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 20:52:17 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 20:52:17 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 20:52:17 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 20:52:17 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 20:52:17 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 20:52:17 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 20:52:17 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 20:52:17 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 20:52:17 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 20:52:17 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 20:52:17 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 20:52:17 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 20:52:17 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 20:52:17 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 20:52:17 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 20:52:17 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 20:52:17 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 20:52:17 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 20:52:17 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 20:52:17 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 20:52:17 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 20:52:17 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 20:52:17 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 20:52:17 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 20:52:17 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 20:52:17 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 20:52:17 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 20:52:17 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 20:52:17 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:17 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:17 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:17 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:17 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:17 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:17 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:17 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:17 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:17 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:17 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:17 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:17 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:17 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:17 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:17 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:17 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 20:52:17 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 20:52:17 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 20:52:17 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 20:52:17 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 20:52:17 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 20:52:17 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 20:52:17 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 20:52:17 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 20:52:17 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 20:52:17 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 20:52:17 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 20:52:17 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 20:52:17 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 20:52:17 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 20:52:17 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 20:52:17 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 20:52:17 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 20:52:17 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 20:52:17 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 20:52:17 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 20:52:17 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 20:52:17 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 20:52:17 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 20:52:17 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 20:52:17 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 20:52:17 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 20:52:17 : 4
MIG: 20:52:17 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 20:52:17 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 20:52:17 : 
MIG: 20:52:17 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 20:52:17 : 1
MIG: 20:52:17 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 20:52:17 : 134217728
MIG: 20:52:17 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 20:52:17 : 
MIG: 20:52:17 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 20:52:17 : 64
MIG: 20:52:17 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 20:52:17 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 20:52:17 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 20:52:17 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 20:52:17 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 20:52:17 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 20:52:17 : 
MIG: 20:52:17 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 20:52:17 : 
MIG: 20:52:17 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 20:52:17 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 20:52:17 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 20:52:17 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 20:52:17 : 
MIG: 20:52:17 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 20:52:17 : 
MIG: 20:52:17 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 20:52:17 : NOBUF
MIG: 20:52:17 : NONE
MIG: 20:52:17 : 
MIG: 20:52:17 : Same Interface
MIG: 20:52:18 : xml_input_file: board.prj
MIG: 20:52:18 : Absolute path of xml_input_file: c:/Users/yy/Desktop/ece532_debug/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:52:18 : In updateAllModelParams
MIG: 20:52:18 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 20:52:18 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 20:52:18 : ################# RUNNING MIG BATCH ###################
MIG: 20:52:18 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/yy/Desktop/ece532_debug/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:52:18 : synp_flow:  -- synthesis_mode: Other
MIG: 20:52:18 : outputDirectory: c:/Users/yy/Desktop/ece532_debug/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:52:18 : vivado_mode: xpg_bd
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 1
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 : isPortInterface: 0
MIG: 20:52:18 :  locked false  
MIG: 20:52:18 : HDL Language: Verilog
MIG: 20:52:18 : compInfo: true
MIG: 20:52:18 : Vivado Options xc7a100t csg324 -1
MIG: 20:52:18 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:52:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:52:19 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 20:52:19 : I am in catch area
MIG: 20:52:19 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/yy/Desktop/ece532_debug/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/yy/Desktop/ece532_debug/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:52:30 : XML_INPUT_FILE: c:/Users/yy/Desktop/ece532_debug/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:52:30 : Component_Name: design_1_mig_7series_0_0
MIG: 20:52:30 : Moving design_1_mig_7series_0_0 ...
MIG: 20:52:30 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:52:30 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:52:30 : XGUI hdlLanguage: Verilog
MIG: 20:52:30 : xgui vivado_mode: xpg_bd
MIG: 20:52:30 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 20:52:30 : Reading C:/Users/yy/Desktop/ece532_debug/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 20:52:32 : 
MIG: 20:52:32 : Inside fn mem: DDR2
MIG: 20:52:32 : QDRII+ Inside fn ui: 81000000
MIG: 20:52:32 : cntrl:  memtype: DDR2
MIG: 20:52:32 : 
MIG: 20:52:32 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 20:52:32 : 
MIG: 20:52:32 : 
MIG: 20:52:32 : 
MIG: 20:52:32 : 
MIG: 20:52:32 :  polarity_value: 1
MIG: 20:52:32 : 
MIG: 20:52:32 : 
MIG: 20:52:32 : cntrl:  memtype: DDR2
MIG: 20:52:32 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 20:52:32 : 
MIG: 20:52:32 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 20:52:32 : 
MIG: 20:52:32 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 20:52:32 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 20:52:32 : 
MIG: 20:52:32 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 20:52:32 : 
MIG: 20:52:32 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 20:52:32 : 
MIG: 20:52:32 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 20:52:32 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 20:52:32 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 20:52:32 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 20:52:32 : 
MIG: 20:52:32 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 20:52:32 : 
MIG: 20:52:32 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 20:52:32 : 
MIG: 20:52:32 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 20:52:32 : 
MIG: 20:52:32 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 20:52:32 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 20:52:32 : 
MIG: 20:52:32 :  Valid Param: ECC ==> OFF
MIG: 20:52:32 : 
MIG: 20:52:32 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 20:52:32 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 20:52:32 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 20:52:32 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 20:52:32 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 20:52:32 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 20:52:32 : 
MIG: 20:52:32 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 20:52:32 : 
MIG: 20:52:32 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 20:52:32 : 
MIG: 20:52:32 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 20:52:32 : 
MIG: 20:52:32 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 20:52:32 : 
MIG: 20:52:32 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 20:52:32 : 
MIG: 20:52:32 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 20:52:32 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 20:52:32 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 20:52:32 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 20:52:32 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 20:52:32 :  Invalid Param: DDR2_AL ==> "0"
MIG: 20:52:32 :  Invalid Param: DDR2_nAL ==> 0
MIG: 20:52:32 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 20:52:32 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 20:52:32 :  Invalid Param: DDR2_CL ==> 5
MIG: 20:52:32 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 20:52:32 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 20:52:32 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 20:52:32 : 
MIG: 20:52:32 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 20:52:32 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 20:52:32 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 20:52:32 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 20:52:32 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 20:52:32 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 20:52:32 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 20:52:32 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 20:52:32 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 20:52:32 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 20:52:32 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 20:52:32 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 20:52:32 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 20:52:32 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 20:52:32 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 20:52:32 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 20:52:32 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 20:52:32 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 20:52:32 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 20:52:32 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 20:52:32 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 20:52:32 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 20:52:32 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 20:52:32 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 20:52:32 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 20:52:32 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 20:52:32 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 20:52:32 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 20:52:32 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 20:52:32 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 20:52:32 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 20:52:32 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 20:52:32 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 20:52:32 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 20:52:32 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 20:52:32 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 20:52:32 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 20:52:32 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 20:52:32 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 20:52:32 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 20:52:32 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 20:52:32 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 20:52:32 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 20:52:32 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 20:52:32 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 20:52:32 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 20:52:32 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 20:52:32 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 20:52:32 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 20:52:32 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 20:52:32 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 20:52:32 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 20:52:32 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 20:52:32 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 20:52:32 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:32 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:32 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:32 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:32 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:32 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:32 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:32 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:32 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:32 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:32 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:32 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:32 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:32 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:32 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:32 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:32 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 20:52:32 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 20:52:32 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 20:52:32 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 20:52:32 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 20:52:32 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 20:52:32 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 20:52:32 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 20:52:32 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 20:52:32 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 20:52:32 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 20:52:32 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 20:52:32 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 20:52:32 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 20:52:32 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 20:52:32 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 20:52:32 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 20:52:32 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 20:52:32 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 20:52:32 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 20:52:32 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 20:52:32 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 20:52:32 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 20:52:32 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 20:52:32 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 20:52:32 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 20:52:32 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 20:52:32 : 
MIG: 20:52:32 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 20:52:32 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 20:52:32 : 
MIG: 20:52:32 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 20:52:32 : 
MIG: 20:52:32 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 20:52:32 : 
MIG: 20:52:32 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 20:52:33 : 
MIG: 20:52:33 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 20:52:33 : 
MIG: 20:52:33 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 20:52:33 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 20:52:33 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 20:52:33 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 20:52:33 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 20:52:33 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 20:52:33 : 
MIG: 20:52:33 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 20:52:33 : 
MIG: 20:52:33 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 20:52:33 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 20:52:33 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 20:52:33 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 20:52:33 : 
MIG: 20:52:33 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 20:52:33 : 
MIG: 20:52:33 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 20:52:33 : 
MIG: 20:52:33 : 
MIG: 20:52:33 : 
MIG: 20:52:33 : Same Interface
MIG: 21:15:08 : Running synthesis.xit
MIG: 21:15:08 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 21:15:08 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 21:15:08 : ################# RUNNING MIG BATCH ###################
MIG: 21:15:08 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/yy/Desktop/ece532_debug/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 21:15:08 : synp_flow:  -- synthesis_mode: Other
MIG: 21:15:08 : outputDirectory: c:/Users/yy/Desktop/ece532_debug/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 21:15:08 : vivado_mode: xpg_bd
MIG: 21:15:08 : isPortInterface: 0
MIG: 21:15:08 : isPortInterface: 0
MIG: 21:15:08 : isPortInterface: 0
MIG: 21:15:08 : isPortInterface: 0
MIG: 21:15:08 : isPortInterface: 0
MIG: 21:15:08 : isPortInterface: 0
MIG: 21:15:08 : isPortInterface: 0
MIG: 21:15:08 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 1
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 : isPortInterface: 0
MIG: 21:15:09 :  locked false  
MIG: 21:15:09 : HDL Language: Verilog
MIG: 21:15:09 : compInfo: false
MIG: 21:15:09 : Vivado Options xc7a100t csg324 -1
MIG: 21:15:09 : 1: xc7a100t 2: csg324 3: -1
MIG: 21:15:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 21:15:09 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 21:15:09 : I am in catch area
MIG: 21:15:09 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/yy/Desktop/ece532_debug/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/yy/Desktop/ece532_debug/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 21:15:24 : XML_INPUT_FILE: c:/Users/yy/Desktop/ece532_debug/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 21:15:24 : Component_Name: design_1_mig_7series_0_0
MIG: 21:15:24 : Moving design_1_mig_7series_0_0 ...
MIG: 21:15:24 : Moving design_1_mig_7series_0_0.veo ...
MIG: 21:15:24 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 21:15:24 : Running vlog_synth_rpr.xit
MIG: 21:15:24 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 21:15:24 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 21:15:24 : ################# RUNNING MIG BATCH ###################
MIG: 21:15:24 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/yy/Desktop/ece532_debug/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 21:15:24 : synp_flow:  -- synthesis_mode: Other
MIG: 21:15:24 : outputDirectory: c:/Users/yy/Desktop/ece532_debug/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 21:15:24 : vivado_mode: xpg_bd
MIG: 21:15:24 : isPortInterface: 0
MIG: 21:15:24 : isPortInterface: 0
MIG: 21:15:24 : isPortInterface: 0
MIG: 21:15:24 : isPortInterface: 0
MIG: 21:15:24 : isPortInterface: 0
MIG: 21:15:24 : isPortInterface: 0
MIG: 21:15:24 : isPortInterface: 0
MIG: 21:15:24 : isPortInterface: 0
MIG: 21:15:24 : isPortInterface: 0
MIG: 21:15:24 : isPortInterface: 0
MIG: 21:15:24 : isPortInterface: 0
MIG: 21:15:24 : isPortInterface: 0
MIG: 21:15:24 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 1
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 : isPortInterface: 0
MIG: 21:15:25 :  locked false  
MIG: 21:15:25 : HDL Language: Verilog
MIG: 21:15:25 : compInfo: false
MIG: 21:15:25 : Vivado Options xc7a100t csg324 -1
MIG: 21:15:25 : 1: xc7a100t 2: csg324 3: -1
MIG: 21:15:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 21:15:25 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 21:15:25 : I am in catch area
MIG: 21:15:25 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/yy/Desktop/ece532_debug/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/yy/Desktop/ece532_debug/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 21:15:44 : XML_INPUT_FILE: c:/Users/yy/Desktop/ece532_debug/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 21:15:44 : Component_Name: design_1_mig_7series_0_0
MIG: 21:15:44 : Moving design_1_mig_7series_0_0 ...
MIG: 21:15:44 : Moving design_1_mig_7series_0_0.veo ...
MIG: 21:15:44 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 21:15:45 : Running simulation.xit
MIG: 21:15:45 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 21:15:45 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 21:15:45 : ################# RUNNING MIG BATCH ###################
MIG: 21:15:45 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/yy/Desktop/ece532_debug/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 21:15:45 : synp_flow:  -- synthesis_mode: Other
MIG: 21:15:45 : outputDirectory: c:/Users/yy/Desktop/ece532_debug/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 21:15:45 : vivado_mode: xpg_bd
MIG: 21:15:45 : isPortInterface: 0
MIG: 21:15:45 : isPortInterface: 0
MIG: 21:15:45 : isPortInterface: 0
MIG: 21:15:45 : isPortInterface: 0
MIG: 21:15:45 : isPortInterface: 0
MIG: 21:15:45 : isPortInterface: 0
MIG: 21:15:45 : isPortInterface: 0
MIG: 21:15:45 : isPortInterface: 0
MIG: 21:15:45 : isPortInterface: 0
MIG: 21:15:45 : isPortInterface: 0
MIG: 21:15:45 : isPortInterface: 0
MIG: 21:15:45 : isPortInterface: 0
MIG: 21:15:45 : isPortInterface: 0
MIG: 21:15:45 : isPortInterface: 0
MIG: 21:15:45 : isPortInterface: 0
MIG: 21:15:45 : isPortInterface: 0
MIG: 21:15:45 : isPortInterface: 0
MIG: 21:15:45 : isPortInterface: 0
MIG: 21:15:45 : isPortInterface: 0
MIG: 21:15:45 : isPortInterface: 0
MIG: 21:15:45 : isPortInterface: 0
MIG: 21:15:45 : isPortInterface: 0
MIG: 21:15:45 : isPortInterface: 0
MIG: 21:15:45 : isPortInterface: 0
MIG: 21:15:45 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:46 : isPortInterface: 0
MIG: 21:15:47 : isPortInterface: 0
MIG: 21:15:47 : isPortInterface: 0
MIG: 21:15:47 : isPortInterface: 0
MIG: 21:15:47 : isPortInterface: 0
MIG: 21:15:47 : isPortInterface: 0
MIG: 21:15:47 : isPortInterface: 0
MIG: 21:15:47 : isPortInterface: 0
MIG: 21:15:47 : isPortInterface: 0
MIG: 21:15:47 : isPortInterface: 0
MIG: 21:15:47 : isPortInterface: 0
MIG: 21:15:47 : isPortInterface: 0
MIG: 21:15:47 : isPortInterface: 0
MIG: 21:15:47 : isPortInterface: 0
MIG: 21:15:47 : isPortInterface: 0
MIG: 21:15:47 : isPortInterface: 0
MIG: 21:15:47 : isPortInterface: 0
MIG: 21:15:47 : isPortInterface: 1
MIG: 21:15:47 : isPortInterface: 0
MIG: 21:15:47 : isPortInterface: 0
MIG: 21:15:47 : isPortInterface: 0
MIG: 21:15:47 : isPortInterface: 0
MIG: 21:15:47 : isPortInterface: 0
MIG: 21:15:47 : isPortInterface: 0
MIG: 21:15:47 : isPortInterface: 0
MIG: 21:15:47 : isPortInterface: 0
MIG: 21:15:47 : isPortInterface: 0
MIG: 21:15:47 : isPortInterface: 0
MIG: 21:15:47 :  locked false  
MIG: 21:15:47 : HDL Language: Verilog
MIG: 21:15:47 : compInfo: false
MIG: 21:15:47 : Vivado Options xc7a100t csg324 -1
MIG: 21:15:47 : 1: xc7a100t 2: csg324 3: -1
MIG: 21:15:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 21:15:47 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 21:15:47 : I am in catch area
MIG: 21:15:47 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/yy/Desktop/ece532_debug/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/yy/Desktop/ece532_debug/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 21:16:06 : XML_INPUT_FILE: c:/Users/yy/Desktop/ece532_debug/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 21:16:06 : Component_Name: design_1_mig_7series_0_0
MIG: 21:16:06 : Moving design_1_mig_7series_0_0 ...
MIG: 21:16:06 : Moving design_1_mig_7series_0_0.veo ...
MIG: 21:16:06 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 21:16:07 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:16:07 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 21:16:07 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 21:16:07 : ################# RUNNING MIG BATCH ###################
MIG: 21:16:07 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/yy/Desktop/ece532_debug/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 21:16:07 : synp_flow:  -- synthesis_mode: Other
MIG: 21:16:07 : outputDirectory: c:/Users/yy/Desktop/ece532_debug/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 21:16:07 : vivado_mode: xpg_bd
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:07 : isPortInterface: 0
MIG: 21:16:08 : isPortInterface: 0
MIG: 21:16:08 : isPortInterface: 1
MIG: 21:16:08 : isPortInterface: 0
MIG: 21:16:08 : isPortInterface: 0
MIG: 21:16:08 : isPortInterface: 0
MIG: 21:16:08 : isPortInterface: 0
MIG: 21:16:08 : isPortInterface: 0
MIG: 21:16:08 : isPortInterface: 0
MIG: 21:16:08 : isPortInterface: 0
MIG: 21:16:08 : isPortInterface: 0
MIG: 21:16:08 : isPortInterface: 0
MIG: 21:16:08 : isPortInterface: 0
MIG: 21:16:08 :  locked false  
MIG: 21:16:08 : HDL Language: Verilog
MIG: 21:16:08 : compInfo: false
MIG: 21:16:08 : Vivado Options xc7a100t csg324 -1
MIG: 21:16:08 : 1: xc7a100t 2: csg324 3: -1
MIG: 21:16:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 21:16:08 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 21:16:08 : I am in catch area
MIG: 21:16:08 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/yy/Desktop/ece532_debug/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/yy/Desktop/ece532_debug/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 21:16:19 : XML_INPUT_FILE: c:/Users/yy/Desktop/ece532_debug/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 21:16:19 : Component_Name: design_1_mig_7series_0_0
MIG: 21:16:19 : Moving design_1_mig_7series_0_0 ...
MIG: 21:16:19 : Moving design_1_mig_7series_0_0.veo ...
MIG: 21:16:19 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 21:16:20 : Running implementation.xit
MIG: 21:16:20 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 21:16:20 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 21:16:20 : ################# RUNNING MIG BATCH ###################
MIG: 21:16:20 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/yy/Desktop/ece532_debug/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 21:16:20 : synp_flow:  -- synthesis_mode: Other
MIG: 21:16:20 : outputDirectory: c:/Users/yy/Desktop/ece532_debug/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 21:16:20 : vivado_mode: xpg_bd
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 1
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 : isPortInterface: 0
MIG: 21:16:20 :  locked false  
MIG: 21:16:20 : HDL Language: Verilog
MIG: 21:16:20 : compInfo: false
MIG: 21:16:20 : Vivado Options xc7a100t csg324 -1
MIG: 21:16:20 : 1: xc7a100t 2: csg324 3: -1
MIG: 21:16:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 21:16:20 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 21:16:20 : I am in catch area
MIG: 21:16:20 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/yy/Desktop/ece532_debug/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/yy/Desktop/ece532_debug/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 21:16:32 : XML_INPUT_FILE: c:/Users/yy/Desktop/ece532_debug/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 21:16:32 : Component_Name: design_1_mig_7series_0_0
MIG: 21:16:32 : Moving design_1_mig_7series_0_0 ...
MIG: 21:16:32 : Moving design_1_mig_7series_0_0.veo ...
MIG: 21:16:32 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 22:18:11 : xml_input_file: board.prj
MIG: 22:18:11 : Absolute path of xml_input_file: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:18:11 : xml_input_file: board.prj
MIG: 22:18:11 : Absolute path of xml_input_file: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:18:42 : Running synthesis.xit
MIG: 22:18:42 : ################# RUNNING MIG BATCH ###################
MIG: 22:18:42 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 22:18:42 : synp_flow:  -- synthesis_mode: Other
MIG: 22:18:42 : outputDirectory: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 22:18:42 : vivado_mode: xpg_bd
MIG: 22:18:42 : isPortInterface: 0
MIG: 22:18:42 : isPortInterface: 0
MIG: 22:18:42 : isPortInterface: 0
MIG: 22:18:42 : isPortInterface: 0
MIG: 22:18:42 : isPortInterface: 0
MIG: 22:18:42 : isPortInterface: 0
MIG: 22:18:42 : isPortInterface: 0
MIG: 22:18:42 : isPortInterface: 0
MIG: 22:18:42 : isPortInterface: 0
MIG: 22:18:42 : isPortInterface: 0
MIG: 22:18:42 : isPortInterface: 0
MIG: 22:18:42 : isPortInterface: 0
MIG: 22:18:42 : isPortInterface: 0
MIG: 22:18:42 : isPortInterface: 0
MIG: 22:18:42 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 1
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 : isPortInterface: 0
MIG: 22:18:43 :  locked false  
MIG: 22:18:43 : HDL Language: Verilog
MIG: 22:18:43 : compInfo: false
MIG: 22:18:43 : Vivado Options xc7a100t csg324 -1
MIG: 22:18:43 : 1: xc7a100t 2: csg324 3: -1
MIG: 22:18:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:18:43 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 22:18:43 : I am in catch area
MIG: 22:18:43 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 22:18:57 : XML_INPUT_FILE: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:18:57 : Component_Name: design_1_mig_7series_0_0
MIG: 22:18:57 : Moving design_1_mig_7series_0_0 ...
MIG: 22:18:57 : Moving design_1_mig_7series_0_0.veo ...
MIG: 22:18:57 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 22:18:58 : Running vlog_synth_rpr.xit
MIG: 22:18:58 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 22:18:58 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 22:18:58 : ################# RUNNING MIG BATCH ###################
MIG: 22:18:58 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 22:18:58 : synp_flow:  -- synthesis_mode: Other
MIG: 22:18:58 : outputDirectory: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 22:18:58 : vivado_mode: xpg_bd
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 1
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 : isPortInterface: 0
MIG: 22:18:58 :  locked false  
MIG: 22:18:58 : HDL Language: Verilog
MIG: 22:18:58 : compInfo: false
MIG: 22:18:58 : Vivado Options xc7a100t csg324 -1
MIG: 22:18:58 : 1: xc7a100t 2: csg324 3: -1
MIG: 22:18:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:18:58 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 22:18:58 : I am in catch area
MIG: 22:18:58 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 22:19:07 : XML_INPUT_FILE: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:19:07 : Component_Name: design_1_mig_7series_0_0
MIG: 22:19:07 : Moving design_1_mig_7series_0_0 ...
MIG: 22:19:07 : Moving design_1_mig_7series_0_0.veo ...
MIG: 22:19:07 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 22:19:07 : Running simulation.xit
MIG: 22:19:08 : ################# RUNNING MIG BATCH ###################
MIG: 22:19:08 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 22:19:08 : synp_flow:  -- synthesis_mode: Other
MIG: 22:19:08 : outputDirectory: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 22:19:08 : vivado_mode: xpg_bd
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 1
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 : isPortInterface: 0
MIG: 22:19:08 :  locked false  
MIG: 22:19:08 : HDL Language: Verilog
MIG: 22:19:08 : compInfo: false
MIG: 22:19:08 : Vivado Options xc7a100t csg324 -1
MIG: 22:19:08 : 1: xc7a100t 2: csg324 3: -1
MIG: 22:19:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:19:08 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 22:19:08 : I am in catch area
MIG: 22:19:08 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 22:19:16 : XML_INPUT_FILE: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:19:16 : Component_Name: design_1_mig_7series_0_0
MIG: 22:19:16 : Moving design_1_mig_7series_0_0 ...
MIG: 22:19:16 : Moving design_1_mig_7series_0_0.veo ...
MIG: 22:19:16 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 22:19:17 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 22:19:17 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 22:19:17 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 22:19:17 : ################# RUNNING MIG BATCH ###################
MIG: 22:19:17 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 22:19:17 : synp_flow:  -- synthesis_mode: Other
MIG: 22:19:17 : outputDirectory: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 22:19:17 : vivado_mode: xpg_bd
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 1
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 :  locked false  
MIG: 22:19:17 : HDL Language: Verilog
MIG: 22:19:17 : compInfo: false
MIG: 22:19:17 : Vivado Options xc7a100t csg324 -1
MIG: 22:19:17 : 1: xc7a100t 2: csg324 3: -1
MIG: 22:19:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:19:17 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 22:19:17 : I am in catch area
MIG: 22:19:17 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 22:19:26 : XML_INPUT_FILE: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:19:26 : Component_Name: design_1_mig_7series_0_0
MIG: 22:19:26 : Moving design_1_mig_7series_0_0 ...
MIG: 22:19:26 : Moving design_1_mig_7series_0_0.veo ...
MIG: 22:19:26 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 22:19:26 : Running implementation.xit
MIG: 22:19:27 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 22:19:27 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 22:19:27 : ################# RUNNING MIG BATCH ###################
MIG: 22:19:27 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 22:19:27 : synp_flow:  -- synthesis_mode: Other
MIG: 22:19:27 : outputDirectory: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 22:19:27 : vivado_mode: xpg_bd
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 1
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 : isPortInterface: 0
MIG: 22:19:27 :  locked false  
MIG: 22:19:27 : HDL Language: Verilog
MIG: 22:19:27 : compInfo: false
MIG: 22:19:27 : Vivado Options xc7a100t csg324 -1
MIG: 22:19:27 : 1: xc7a100t 2: csg324 3: -1
MIG: 22:19:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:19:27 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 22:19:27 : I am in catch area
MIG: 22:19:27 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 22:19:35 : XML_INPUT_FILE: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:19:35 : Component_Name: design_1_mig_7series_0_0
MIG: 22:19:35 : Moving design_1_mig_7series_0_0 ...
MIG: 22:19:35 : Moving design_1_mig_7series_0_0.veo ...
MIG: 22:19:35 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 22:31:45 : Running synthesis.xit
MIG: 22:31:45 : ################# RUNNING MIG BATCH ###################
MIG: 22:31:45 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 22:31:45 : synp_flow:  -- synthesis_mode: Other
MIG: 22:31:45 : outputDirectory: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 22:31:45 : vivado_mode: xpg_bd
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 1
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 : isPortInterface: 0
MIG: 22:31:45 :  locked false  
MIG: 22:31:45 : HDL Language: Verilog
MIG: 22:31:45 : compInfo: false
MIG: 22:31:45 : Vivado Options xc7a100t csg324 -1
MIG: 22:31:45 : 1: xc7a100t 2: csg324 3: -1
MIG: 22:31:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:31:45 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 22:31:45 : I am in catch area
MIG: 22:31:45 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 22:31:54 : XML_INPUT_FILE: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:31:54 : Component_Name: design_1_mig_7series_0_0
MIG: 22:31:54 : Moving design_1_mig_7series_0_0 ...
MIG: 22:31:54 : Moving design_1_mig_7series_0_0.veo ...
MIG: 22:31:54 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 22:31:54 : Running vlog_synth_rpr.xit
MIG: 22:31:54 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 22:31:54 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 22:31:54 : ################# RUNNING MIG BATCH ###################
MIG: 22:31:54 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 22:31:54 : synp_flow:  -- synthesis_mode: Other
MIG: 22:31:54 : outputDirectory: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 22:31:54 : vivado_mode: xpg_bd
MIG: 22:31:54 : isPortInterface: 0
MIG: 22:31:54 : isPortInterface: 0
MIG: 22:31:54 : isPortInterface: 0
MIG: 22:31:54 : isPortInterface: 0
MIG: 22:31:54 : isPortInterface: 0
MIG: 22:31:54 : isPortInterface: 0
MIG: 22:31:54 : isPortInterface: 0
MIG: 22:31:54 : isPortInterface: 0
MIG: 22:31:54 : isPortInterface: 0
MIG: 22:31:54 : isPortInterface: 0
MIG: 22:31:54 : isPortInterface: 0
MIG: 22:31:54 : isPortInterface: 0
MIG: 22:31:54 : isPortInterface: 0
MIG: 22:31:54 : isPortInterface: 0
MIG: 22:31:54 : isPortInterface: 0
MIG: 22:31:54 : isPortInterface: 0
MIG: 22:31:54 : isPortInterface: 0
MIG: 22:31:54 : isPortInterface: 0
MIG: 22:31:54 : isPortInterface: 0
MIG: 22:31:54 : isPortInterface: 0
MIG: 22:31:54 : isPortInterface: 0
MIG: 22:31:54 : isPortInterface: 0
MIG: 22:31:54 : isPortInterface: 0
MIG: 22:31:54 : isPortInterface: 0
MIG: 22:31:54 : isPortInterface: 0
MIG: 22:31:54 : isPortInterface: 0
MIG: 22:31:54 : isPortInterface: 0
MIG: 22:31:54 : isPortInterface: 0
MIG: 22:31:54 : isPortInterface: 0
MIG: 22:31:54 : isPortInterface: 0
MIG: 22:31:54 : isPortInterface: 0
MIG: 22:31:54 : isPortInterface: 0
MIG: 22:31:54 : isPortInterface: 0
MIG: 22:31:54 : isPortInterface: 0
MIG: 22:31:54 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 1
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 : isPortInterface: 0
MIG: 22:31:55 :  locked false  
MIG: 22:31:55 : HDL Language: Verilog
MIG: 22:31:55 : compInfo: false
MIG: 22:31:55 : Vivado Options xc7a100t csg324 -1
MIG: 22:31:55 : 1: xc7a100t 2: csg324 3: -1
MIG: 22:31:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:31:55 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 22:31:55 : I am in catch area
MIG: 22:31:55 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 22:32:03 : XML_INPUT_FILE: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:32:03 : Component_Name: design_1_mig_7series_0_0
MIG: 22:32:03 : Moving design_1_mig_7series_0_0 ...
MIG: 22:32:03 : Moving design_1_mig_7series_0_0.veo ...
MIG: 22:32:03 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 22:32:04 : Running simulation.xit
MIG: 22:32:04 : ################# RUNNING MIG BATCH ###################
MIG: 22:32:04 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 22:32:04 : synp_flow:  -- synthesis_mode: Other
MIG: 22:32:04 : outputDirectory: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 22:32:04 : vivado_mode: xpg_bd
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 1
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 : isPortInterface: 0
MIG: 22:32:04 :  locked false  
MIG: 22:32:04 : HDL Language: Verilog
MIG: 22:32:04 : compInfo: false
MIG: 22:32:04 : Vivado Options xc7a100t csg324 -1
MIG: 22:32:04 : 1: xc7a100t 2: csg324 3: -1
MIG: 22:32:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:32:04 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 22:32:04 : I am in catch area
MIG: 22:32:04 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 22:32:12 : XML_INPUT_FILE: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:32:12 : Component_Name: design_1_mig_7series_0_0
MIG: 22:32:12 : Moving design_1_mig_7series_0_0 ...
MIG: 22:32:12 : Moving design_1_mig_7series_0_0.veo ...
MIG: 22:32:12 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 22:32:13 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 22:32:13 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 22:32:13 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 22:32:13 : ################# RUNNING MIG BATCH ###################
MIG: 22:32:13 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 22:32:13 : synp_flow:  -- synthesis_mode: Other
MIG: 22:32:13 : outputDirectory: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 22:32:13 : vivado_mode: xpg_bd
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 1
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 : isPortInterface: 0
MIG: 22:32:13 :  locked false  
MIG: 22:32:13 : HDL Language: Verilog
MIG: 22:32:13 : compInfo: false
MIG: 22:32:13 : Vivado Options xc7a100t csg324 -1
MIG: 22:32:13 : 1: xc7a100t 2: csg324 3: -1
MIG: 22:32:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:32:13 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 22:32:13 : I am in catch area
MIG: 22:32:13 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 22:32:22 : XML_INPUT_FILE: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:32:22 : Component_Name: design_1_mig_7series_0_0
MIG: 22:32:22 : Moving design_1_mig_7series_0_0 ...
MIG: 22:32:22 : Moving design_1_mig_7series_0_0.veo ...
MIG: 22:32:22 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 22:32:22 : Running implementation.xit
MIG: 22:32:22 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 22:32:22 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 22:32:22 : ################# RUNNING MIG BATCH ###################
MIG: 22:32:22 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 22:32:22 : synp_flow:  -- synthesis_mode: Other
MIG: 22:32:22 : outputDirectory: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 22:32:22 : vivado_mode: xpg_bd
MIG: 22:32:22 : isPortInterface: 0
MIG: 22:32:22 : isPortInterface: 0
MIG: 22:32:22 : isPortInterface: 0
MIG: 22:32:22 : isPortInterface: 0
MIG: 22:32:22 : isPortInterface: 0
MIG: 22:32:22 : isPortInterface: 0
MIG: 22:32:22 : isPortInterface: 0
MIG: 22:32:22 : isPortInterface: 0
MIG: 22:32:22 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 1
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 : isPortInterface: 0
MIG: 22:32:23 :  locked false  
MIG: 22:32:23 : HDL Language: Verilog
MIG: 22:32:23 : compInfo: false
MIG: 22:32:23 : Vivado Options xc7a100t csg324 -1
MIG: 22:32:23 : 1: xc7a100t 2: csg324 3: -1
MIG: 22:32:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:32:23 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 22:32:23 : I am in catch area
MIG: 22:32:23 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 22:32:31 : XML_INPUT_FILE: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:32:31 : Component_Name: design_1_mig_7series_0_0
MIG: 22:32:31 : Moving design_1_mig_7series_0_0 ...
MIG: 22:32:31 : Moving design_1_mig_7series_0_0.veo ...
MIG: 22:32:31 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 23:32:18 : Running synthesis.xit
MIG: 23:32:18 : ################# RUNNING MIG BATCH ###################
MIG: 23:32:18 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 23:32:18 : synp_flow:  -- synthesis_mode: Other
MIG: 23:32:18 : outputDirectory: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 23:32:18 : vivado_mode: xpg_bd
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:18 : isPortInterface: 0
MIG: 23:32:19 : isPortInterface: 0
MIG: 23:32:19 : isPortInterface: 0
MIG: 23:32:19 : isPortInterface: 0
MIG: 23:32:19 : isPortInterface: 0
MIG: 23:32:19 : isPortInterface: 0
MIG: 23:32:19 : isPortInterface: 1
MIG: 23:32:19 : isPortInterface: 0
MIG: 23:32:19 : isPortInterface: 0
MIG: 23:32:19 : isPortInterface: 0
MIG: 23:32:19 : isPortInterface: 0
MIG: 23:32:19 : isPortInterface: 0
MIG: 23:32:19 : isPortInterface: 0
MIG: 23:32:19 : isPortInterface: 0
MIG: 23:32:19 : isPortInterface: 0
MIG: 23:32:19 : isPortInterface: 0
MIG: 23:32:19 : isPortInterface: 0
MIG: 23:32:19 :  locked false  
MIG: 23:32:19 : HDL Language: Verilog
MIG: 23:32:19 : compInfo: false
MIG: 23:32:19 : Vivado Options xc7a100t csg324 -1
MIG: 23:32:19 : 1: xc7a100t 2: csg324 3: -1
MIG: 23:32:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:32:19 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 23:32:19 : I am in catch area
MIG: 23:32:19 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 23:32:27 : XML_INPUT_FILE: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 23:32:27 : Component_Name: design_1_mig_7series_0_0
MIG: 23:32:27 : Moving design_1_mig_7series_0_0 ...
MIG: 23:32:27 : Moving design_1_mig_7series_0_0.veo ...
MIG: 23:32:27 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 23:32:28 : Running vlog_synth_rpr.xit
MIG: 23:32:28 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 23:32:28 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 23:32:28 : ################# RUNNING MIG BATCH ###################
MIG: 23:32:28 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 23:32:28 : synp_flow:  -- synthesis_mode: Other
MIG: 23:32:28 : outputDirectory: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 23:32:28 : vivado_mode: xpg_bd
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 1
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 : isPortInterface: 0
MIG: 23:32:28 :  locked false  
MIG: 23:32:28 : HDL Language: Verilog
MIG: 23:32:28 : compInfo: false
MIG: 23:32:28 : Vivado Options xc7a100t csg324 -1
MIG: 23:32:28 : 1: xc7a100t 2: csg324 3: -1
MIG: 23:32:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:32:28 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 23:32:28 : I am in catch area
MIG: 23:32:28 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 23:32:37 : XML_INPUT_FILE: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 23:32:37 : Component_Name: design_1_mig_7series_0_0
MIG: 23:32:37 : Moving design_1_mig_7series_0_0 ...
MIG: 23:32:37 : Moving design_1_mig_7series_0_0.veo ...
MIG: 23:32:37 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 23:32:37 : Running simulation.xit
MIG: 23:32:37 : ################# RUNNING MIG BATCH ###################
MIG: 23:32:37 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 23:32:37 : synp_flow:  -- synthesis_mode: Other
MIG: 23:32:37 : outputDirectory: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 23:32:37 : vivado_mode: xpg_bd
MIG: 23:32:37 : isPortInterface: 0
MIG: 23:32:37 : isPortInterface: 0
MIG: 23:32:37 : isPortInterface: 0
MIG: 23:32:37 : isPortInterface: 0
MIG: 23:32:37 : isPortInterface: 0
MIG: 23:32:37 : isPortInterface: 0
MIG: 23:32:37 : isPortInterface: 0
MIG: 23:32:37 : isPortInterface: 0
MIG: 23:32:37 : isPortInterface: 0
MIG: 23:32:37 : isPortInterface: 0
MIG: 23:32:37 : isPortInterface: 0
MIG: 23:32:37 : isPortInterface: 0
MIG: 23:32:37 : isPortInterface: 0
MIG: 23:32:37 : isPortInterface: 0
MIG: 23:32:37 : isPortInterface: 0
MIG: 23:32:37 : isPortInterface: 0
MIG: 23:32:37 : isPortInterface: 0
MIG: 23:32:37 : isPortInterface: 0
MIG: 23:32:37 : isPortInterface: 0
MIG: 23:32:37 : isPortInterface: 0
MIG: 23:32:37 : isPortInterface: 0
MIG: 23:32:37 : isPortInterface: 0
MIG: 23:32:37 : isPortInterface: 0
MIG: 23:32:37 : isPortInterface: 0
MIG: 23:32:37 : isPortInterface: 0
MIG: 23:32:37 : isPortInterface: 0
MIG: 23:32:37 : isPortInterface: 0
MIG: 23:32:37 : isPortInterface: 0
MIG: 23:32:37 : isPortInterface: 0
MIG: 23:32:37 : isPortInterface: 0
MIG: 23:32:37 : isPortInterface: 0
MIG: 23:32:37 : isPortInterface: 0
MIG: 23:32:37 : isPortInterface: 0
MIG: 23:32:37 : isPortInterface: 0
MIG: 23:32:37 : isPortInterface: 0
MIG: 23:32:37 : isPortInterface: 0
MIG: 23:32:37 : isPortInterface: 0
MIG: 23:32:37 : isPortInterface: 0
MIG: 23:32:37 : isPortInterface: 0
MIG: 23:32:37 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 1
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 : isPortInterface: 0
MIG: 23:32:38 :  locked false  
MIG: 23:32:38 : HDL Language: Verilog
MIG: 23:32:38 : compInfo: false
MIG: 23:32:38 : Vivado Options xc7a100t csg324 -1
MIG: 23:32:38 : 1: xc7a100t 2: csg324 3: -1
MIG: 23:32:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:32:38 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 23:32:38 : I am in catch area
MIG: 23:32:38 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 23:32:46 : XML_INPUT_FILE: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 23:32:46 : Component_Name: design_1_mig_7series_0_0
MIG: 23:32:46 : Moving design_1_mig_7series_0_0 ...
MIG: 23:32:46 : Moving design_1_mig_7series_0_0.veo ...
MIG: 23:32:46 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 23:32:47 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 23:32:47 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 23:32:47 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 23:32:47 : ################# RUNNING MIG BATCH ###################
MIG: 23:32:47 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 23:32:47 : synp_flow:  -- synthesis_mode: Other
MIG: 23:32:47 : outputDirectory: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 23:32:47 : vivado_mode: xpg_bd
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 1
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 : isPortInterface: 0
MIG: 23:32:47 :  locked false  
MIG: 23:32:47 : HDL Language: Verilog
MIG: 23:32:47 : compInfo: false
MIG: 23:32:47 : Vivado Options xc7a100t csg324 -1
MIG: 23:32:47 : 1: xc7a100t 2: csg324 3: -1
MIG: 23:32:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:32:47 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 23:32:47 : I am in catch area
MIG: 23:32:47 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 23:32:56 : XML_INPUT_FILE: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 23:32:56 : Component_Name: design_1_mig_7series_0_0
MIG: 23:32:56 : Moving design_1_mig_7series_0_0 ...
MIG: 23:32:56 : Moving design_1_mig_7series_0_0.veo ...
MIG: 23:32:56 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 23:32:56 : Running implementation.xit
MIG: 23:32:56 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 23:32:56 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 23:32:56 : ################# RUNNING MIG BATCH ###################
MIG: 23:32:56 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 23:32:56 : synp_flow:  -- synthesis_mode: Other
MIG: 23:32:56 : outputDirectory: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 23:32:56 : vivado_mode: xpg_bd
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 1
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 : isPortInterface: 0
MIG: 23:32:56 :  locked false  
MIG: 23:32:56 : HDL Language: Verilog
MIG: 23:32:56 : compInfo: false
MIG: 23:32:56 : Vivado Options xc7a100t csg324 -1
MIG: 23:32:56 : 1: xc7a100t 2: csg324 3: -1
MIG: 23:32:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:32:56 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 23:32:56 : I am in catch area
MIG: 23:32:56 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 23:33:05 : XML_INPUT_FILE: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 23:33:05 : Component_Name: design_1_mig_7series_0_0
MIG: 23:33:05 : Moving design_1_mig_7series_0_0 ...
MIG: 23:33:05 : Moving design_1_mig_7series_0_0.veo ...
MIG: 23:33:05 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 09:05:45 : xml_input_file: board.prj
MIG: 09:05:46 : Absolute path of xml_input_file: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 09:05:46 : xml_input_file: board.prj
MIG: 09:05:46 : Absolute path of xml_input_file: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 09:06:05 : Running synthesis.xit
MIG: 09:06:05 : ################# RUNNING MIG BATCH ###################
MIG: 09:06:05 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 09:06:05 : synp_flow:  -- synthesis_mode: Other
MIG: 09:06:05 : outputDirectory: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 09:06:05 : vivado_mode: xpg_bd
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:05 : isPortInterface: 0
MIG: 09:06:06 : isPortInterface: 0
MIG: 09:06:06 : isPortInterface: 0
MIG: 09:06:06 : isPortInterface: 0
MIG: 09:06:06 : isPortInterface: 0
MIG: 09:06:06 : isPortInterface: 0
MIG: 09:06:06 : isPortInterface: 0
MIG: 09:06:06 : isPortInterface: 0
MIG: 09:06:06 : isPortInterface: 0
MIG: 09:06:06 : isPortInterface: 0
MIG: 09:06:06 : isPortInterface: 0
MIG: 09:06:06 : isPortInterface: 0
MIG: 09:06:06 : isPortInterface: 0
MIG: 09:06:06 : isPortInterface: 0
MIG: 09:06:06 : isPortInterface: 0
MIG: 09:06:06 : isPortInterface: 0
MIG: 09:06:06 : isPortInterface: 0
MIG: 09:06:06 : isPortInterface: 0
MIG: 09:06:06 : isPortInterface: 0
MIG: 09:06:06 : isPortInterface: 0
MIG: 09:06:06 : isPortInterface: 0
MIG: 09:06:06 : isPortInterface: 0
MIG: 09:06:06 : isPortInterface: 0
MIG: 09:06:06 : isPortInterface: 0
MIG: 09:06:06 : isPortInterface: 0
MIG: 09:06:06 : isPortInterface: 0
MIG: 09:06:06 : isPortInterface: 0
MIG: 09:06:06 : isPortInterface: 0
MIG: 09:06:06 : isPortInterface: 0
MIG: 09:06:06 : isPortInterface: 0
MIG: 09:06:06 : isPortInterface: 0
MIG: 09:06:06 : isPortInterface: 0
MIG: 09:06:06 : isPortInterface: 0
MIG: 09:06:06 : isPortInterface: 0
MIG: 09:06:06 : isPortInterface: 0
MIG: 09:06:06 : isPortInterface: 0
MIG: 09:06:06 : isPortInterface: 0
MIG: 09:06:06 : isPortInterface: 0
MIG: 09:06:06 : isPortInterface: 0
MIG: 09:06:06 : isPortInterface: 0
MIG: 09:06:06 : isPortInterface: 0
MIG: 09:06:06 : isPortInterface: 1
MIG: 09:06:06 : isPortInterface: 0
MIG: 09:06:06 : isPortInterface: 0
MIG: 09:06:06 : isPortInterface: 0
MIG: 09:06:06 : isPortInterface: 0
MIG: 09:06:06 : isPortInterface: 0
MIG: 09:06:06 : isPortInterface: 0
MIG: 09:06:06 : isPortInterface: 0
MIG: 09:06:06 : isPortInterface: 0
MIG: 09:06:06 : isPortInterface: 0
MIG: 09:06:06 : isPortInterface: 0
MIG: 09:06:06 :  locked false  
MIG: 09:06:06 : HDL Language: Verilog
MIG: 09:06:06 : compInfo: false
MIG: 09:06:06 : Vivado Options xc7a100t csg324 -1
MIG: 09:06:06 : 1: xc7a100t 2: csg324 3: -1
MIG: 09:06:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:06:06 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 09:06:06 : I am in catch area
MIG: 09:06:06 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 09:06:15 : XML_INPUT_FILE: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 09:06:15 : Component_Name: design_1_mig_7series_0_0
MIG: 09:06:15 : Moving design_1_mig_7series_0_0 ...
MIG: 09:06:15 : Moving design_1_mig_7series_0_0.veo ...
MIG: 09:06:15 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 09:06:16 : Running vlog_synth_rpr.xit
MIG: 09:06:16 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 09:06:16 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 09:06:16 : ################# RUNNING MIG BATCH ###################
MIG: 09:06:16 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 09:06:16 : synp_flow:  -- synthesis_mode: Other
MIG: 09:06:16 : outputDirectory: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 09:06:16 : vivado_mode: xpg_bd
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 1
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 : isPortInterface: 0
MIG: 09:06:16 :  locked false  
MIG: 09:06:16 : HDL Language: Verilog
MIG: 09:06:16 : compInfo: false
MIG: 09:06:16 : Vivado Options xc7a100t csg324 -1
MIG: 09:06:16 : 1: xc7a100t 2: csg324 3: -1
MIG: 09:06:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:06:16 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 09:06:16 : I am in catch area
MIG: 09:06:16 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 09:06:25 : XML_INPUT_FILE: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 09:06:25 : Component_Name: design_1_mig_7series_0_0
MIG: 09:06:25 : Moving design_1_mig_7series_0_0 ...
MIG: 09:06:25 : Moving design_1_mig_7series_0_0.veo ...
MIG: 09:06:25 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 09:06:25 : Running simulation.xit
MIG: 09:06:25 : ################# RUNNING MIG BATCH ###################
MIG: 09:06:25 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 09:06:25 : synp_flow:  -- synthesis_mode: Other
MIG: 09:06:25 : outputDirectory: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 09:06:25 : vivado_mode: xpg_bd
MIG: 09:06:25 : isPortInterface: 0
MIG: 09:06:25 : isPortInterface: 0
MIG: 09:06:25 : isPortInterface: 0
MIG: 09:06:25 : isPortInterface: 0
MIG: 09:06:25 : isPortInterface: 0
MIG: 09:06:25 : isPortInterface: 0
MIG: 09:06:25 : isPortInterface: 0
MIG: 09:06:25 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 1
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 : isPortInterface: 0
MIG: 09:06:26 :  locked false  
MIG: 09:06:26 : HDL Language: Verilog
MIG: 09:06:26 : compInfo: false
MIG: 09:06:26 : Vivado Options xc7a100t csg324 -1
MIG: 09:06:26 : 1: xc7a100t 2: csg324 3: -1
MIG: 09:06:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:06:26 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 09:06:26 : I am in catch area
MIG: 09:06:26 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 09:06:34 : XML_INPUT_FILE: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 09:06:34 : Component_Name: design_1_mig_7series_0_0
MIG: 09:06:34 : Moving design_1_mig_7series_0_0 ...
MIG: 09:06:34 : Moving design_1_mig_7series_0_0.veo ...
MIG: 09:06:35 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 09:06:35 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 09:06:35 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 09:06:35 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 09:06:35 : ################# RUNNING MIG BATCH ###################
MIG: 09:06:35 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 09:06:35 : synp_flow:  -- synthesis_mode: Other
MIG: 09:06:35 : outputDirectory: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 09:06:35 : vivado_mode: xpg_bd
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 1
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 : isPortInterface: 0
MIG: 09:06:35 :  locked false  
MIG: 09:06:35 : HDL Language: Verilog
MIG: 09:06:35 : compInfo: false
MIG: 09:06:35 : Vivado Options xc7a100t csg324 -1
MIG: 09:06:35 : 1: xc7a100t 2: csg324 3: -1
MIG: 09:06:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:06:35 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 09:06:35 : I am in catch area
MIG: 09:06:35 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 09:06:44 : XML_INPUT_FILE: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 09:06:44 : Component_Name: design_1_mig_7series_0_0
MIG: 09:06:44 : Moving design_1_mig_7series_0_0 ...
MIG: 09:06:44 : Moving design_1_mig_7series_0_0.veo ...
MIG: 09:06:44 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 09:06:45 : Running implementation.xit
MIG: 09:06:45 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 09:06:45 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 09:06:45 : ################# RUNNING MIG BATCH ###################
MIG: 09:06:45 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 09:06:45 : synp_flow:  -- synthesis_mode: Other
MIG: 09:06:45 : outputDirectory: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 09:06:45 : vivado_mode: xpg_bd
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 1
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 : isPortInterface: 0
MIG: 09:06:45 :  locked false  
MIG: 09:06:45 : HDL Language: Verilog
MIG: 09:06:45 : compInfo: false
MIG: 09:06:45 : Vivado Options xc7a100t csg324 -1
MIG: 09:06:45 : 1: xc7a100t 2: csg324 3: -1
MIG: 09:06:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:06:45 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 09:06:45 : I am in catch area
MIG: 09:06:45 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 09:06:54 : XML_INPUT_FILE: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 09:06:54 : Component_Name: design_1_mig_7series_0_0
MIG: 09:06:54 : Moving design_1_mig_7series_0_0 ...
MIG: 09:06:54 : Moving design_1_mig_7series_0_0.veo ...
MIG: 09:06:54 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:28:59 : xml_input_file: board.prj
MIG: 10:28:59 : Absolute path of xml_input_file: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:28:59 : xml_input_file: board.prj
MIG: 10:28:59 : Absolute path of xml_input_file: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:29:15 : Running synthesis.xit
MIG: 10:29:15 : ################# RUNNING MIG BATCH ###################
MIG: 10:29:15 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:29:15 : synp_flow:  -- synthesis_mode: Other
MIG: 10:29:15 : outputDirectory: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:29:15 : vivado_mode: xpg_bd
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 1
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 : isPortInterface: 0
MIG: 10:29:15 :  locked false  
MIG: 10:29:15 : HDL Language: Verilog
MIG: 10:29:15 : compInfo: false
MIG: 10:29:15 : Vivado Options xc7a100t csg324 -1
MIG: 10:29:15 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:29:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:29:15 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 10:29:15 : I am in catch area
MIG: 10:29:15 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:29:29 : XML_INPUT_FILE: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:29:29 : Component_Name: design_1_mig_7series_0_0
MIG: 10:29:29 : Moving design_1_mig_7series_0_0 ...
MIG: 10:29:29 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:29:29 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:29:30 : Running vlog_synth_rpr.xit
MIG: 10:29:30 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:29:30 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 10:29:30 : ################# RUNNING MIG BATCH ###################
MIG: 10:29:30 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:29:30 : synp_flow:  -- synthesis_mode: Other
MIG: 10:29:30 : outputDirectory: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:29:30 : vivado_mode: xpg_bd
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 1
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 : isPortInterface: 0
MIG: 10:29:30 :  locked false  
MIG: 10:29:30 : HDL Language: Verilog
MIG: 10:29:30 : compInfo: false
MIG: 10:29:30 : Vivado Options xc7a100t csg324 -1
MIG: 10:29:30 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:29:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:29:30 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 10:29:30 : I am in catch area
MIG: 10:29:30 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:29:38 : XML_INPUT_FILE: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:29:38 : Component_Name: design_1_mig_7series_0_0
MIG: 10:29:38 : Moving design_1_mig_7series_0_0 ...
MIG: 10:29:38 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:29:38 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:29:39 : Running simulation.xit
MIG: 10:29:39 : ################# RUNNING MIG BATCH ###################
MIG: 10:29:39 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:29:39 : synp_flow:  -- synthesis_mode: Other
MIG: 10:29:39 : outputDirectory: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:29:39 : vivado_mode: xpg_bd
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 1
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 : isPortInterface: 0
MIG: 10:29:39 :  locked false  
MIG: 10:29:39 : HDL Language: Verilog
MIG: 10:29:39 : compInfo: false
MIG: 10:29:39 : Vivado Options xc7a100t csg324 -1
MIG: 10:29:39 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:29:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:29:39 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 10:29:39 : I am in catch area
MIG: 10:29:39 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:29:48 : XML_INPUT_FILE: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:29:48 : Component_Name: design_1_mig_7series_0_0
MIG: 10:29:48 : Moving design_1_mig_7series_0_0 ...
MIG: 10:29:48 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:29:48 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:29:48 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 10:29:48 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:29:48 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 10:29:48 : ################# RUNNING MIG BATCH ###################
MIG: 10:29:48 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:29:48 : synp_flow:  -- synthesis_mode: Other
MIG: 10:29:48 : outputDirectory: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:29:48 : vivado_mode: xpg_bd
MIG: 10:29:48 : isPortInterface: 0
MIG: 10:29:48 : isPortInterface: 0
MIG: 10:29:48 : isPortInterface: 0
MIG: 10:29:48 : isPortInterface: 0
MIG: 10:29:48 : isPortInterface: 0
MIG: 10:29:48 : isPortInterface: 0
MIG: 10:29:48 : isPortInterface: 0
MIG: 10:29:48 : isPortInterface: 0
MIG: 10:29:48 : isPortInterface: 0
MIG: 10:29:48 : isPortInterface: 0
MIG: 10:29:48 : isPortInterface: 0
MIG: 10:29:48 : isPortInterface: 0
MIG: 10:29:48 : isPortInterface: 0
MIG: 10:29:48 : isPortInterface: 0
MIG: 10:29:48 : isPortInterface: 0
MIG: 10:29:48 : isPortInterface: 0
MIG: 10:29:48 : isPortInterface: 0
MIG: 10:29:48 : isPortInterface: 0
MIG: 10:29:48 : isPortInterface: 0
MIG: 10:29:48 : isPortInterface: 0
MIG: 10:29:48 : isPortInterface: 0
MIG: 10:29:48 : isPortInterface: 0
MIG: 10:29:48 : isPortInterface: 0
MIG: 10:29:48 : isPortInterface: 0
MIG: 10:29:48 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 1
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 : isPortInterface: 0
MIG: 10:29:49 :  locked false  
MIG: 10:29:49 : HDL Language: Verilog
MIG: 10:29:49 : compInfo: false
MIG: 10:29:49 : Vivado Options xc7a100t csg324 -1
MIG: 10:29:49 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:29:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:29:49 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 10:29:49 : I am in catch area
MIG: 10:29:49 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:29:57 : XML_INPUT_FILE: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:29:57 : Component_Name: design_1_mig_7series_0_0
MIG: 10:29:57 : Moving design_1_mig_7series_0_0 ...
MIG: 10:29:57 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:29:57 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:29:58 : Running implementation.xit
MIG: 10:29:58 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:29:58 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 10:29:58 : ################# RUNNING MIG BATCH ###################
MIG: 10:29:58 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:29:58 : synp_flow:  -- synthesis_mode: Other
MIG: 10:29:58 : outputDirectory: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:29:58 : vivado_mode: xpg_bd
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 1
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 : isPortInterface: 0
MIG: 10:29:58 :  locked false  
MIG: 10:29:58 : HDL Language: Verilog
MIG: 10:29:58 : compInfo: false
MIG: 10:29:58 : Vivado Options xc7a100t csg324 -1
MIG: 10:29:58 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:29:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:29:58 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 10:29:58 : I am in catch area
MIG: 10:29:58 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:30:06 : XML_INPUT_FILE: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:30:06 : Component_Name: design_1_mig_7series_0_0
MIG: 10:30:06 : Moving design_1_mig_7series_0_0 ...
MIG: 10:30:06 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:30:06 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:57:05 : Running synthesis.xit
MIG: 10:57:05 : ################# RUNNING MIG BATCH ###################
MIG: 10:57:05 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:57:05 : synp_flow:  -- synthesis_mode: Other
MIG: 10:57:05 : outputDirectory: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:57:05 : vivado_mode: xpg_bd
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 1
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 : isPortInterface: 0
MIG: 10:57:05 :  locked false  
MIG: 10:57:05 : HDL Language: Verilog
MIG: 10:57:05 : compInfo: false
MIG: 10:57:05 : Vivado Options xc7a100t csg324 -1
MIG: 10:57:05 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:57:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:57:05 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 10:57:05 : I am in catch area
MIG: 10:57:05 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:57:13 : XML_INPUT_FILE: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:57:13 : Component_Name: design_1_mig_7series_0_0
MIG: 10:57:13 : Moving design_1_mig_7series_0_0 ...
MIG: 10:57:14 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:57:14 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:57:14 : Running vlog_synth_rpr.xit
MIG: 10:57:14 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:57:14 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 10:57:14 : ################# RUNNING MIG BATCH ###################
MIG: 10:57:14 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:57:14 : synp_flow:  -- synthesis_mode: Other
MIG: 10:57:14 : outputDirectory: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:57:14 : vivado_mode: xpg_bd
MIG: 10:57:14 : isPortInterface: 0
MIG: 10:57:14 : isPortInterface: 0
MIG: 10:57:14 : isPortInterface: 0
MIG: 10:57:14 : isPortInterface: 0
MIG: 10:57:14 : isPortInterface: 0
MIG: 10:57:14 : isPortInterface: 0
MIG: 10:57:14 : isPortInterface: 0
MIG: 10:57:14 : isPortInterface: 0
MIG: 10:57:14 : isPortInterface: 0
MIG: 10:57:14 : isPortInterface: 0
MIG: 10:57:14 : isPortInterface: 0
MIG: 10:57:14 : isPortInterface: 0
MIG: 10:57:14 : isPortInterface: 0
MIG: 10:57:14 : isPortInterface: 0
MIG: 10:57:14 : isPortInterface: 0
MIG: 10:57:14 : isPortInterface: 0
MIG: 10:57:14 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 1
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 : isPortInterface: 0
MIG: 10:57:15 :  locked false  
MIG: 10:57:15 : HDL Language: Verilog
MIG: 10:57:15 : compInfo: false
MIG: 10:57:15 : Vivado Options xc7a100t csg324 -1
MIG: 10:57:15 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:57:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:57:15 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 10:57:15 : I am in catch area
MIG: 10:57:15 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:57:23 : XML_INPUT_FILE: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:57:23 : Component_Name: design_1_mig_7series_0_0
MIG: 10:57:23 : Moving design_1_mig_7series_0_0 ...
MIG: 10:57:23 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:57:23 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:57:24 : Running simulation.xit
MIG: 10:57:24 : ################# RUNNING MIG BATCH ###################
MIG: 10:57:24 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:57:24 : synp_flow:  -- synthesis_mode: Other
MIG: 10:57:24 : outputDirectory: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:57:24 : vivado_mode: xpg_bd
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 1
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 : isPortInterface: 0
MIG: 10:57:24 :  locked false  
MIG: 10:57:24 : HDL Language: Verilog
MIG: 10:57:24 : compInfo: false
MIG: 10:57:24 : Vivado Options xc7a100t csg324 -1
MIG: 10:57:24 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:57:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:57:24 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 10:57:24 : I am in catch area
MIG: 10:57:24 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:57:32 : XML_INPUT_FILE: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:57:32 : Component_Name: design_1_mig_7series_0_0
MIG: 10:57:32 : Moving design_1_mig_7series_0_0 ...
MIG: 10:57:33 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:57:33 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:57:33 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 10:57:33 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:57:33 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 10:57:33 : ################# RUNNING MIG BATCH ###################
MIG: 10:57:33 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:57:33 : synp_flow:  -- synthesis_mode: Other
MIG: 10:57:33 : outputDirectory: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:57:33 : vivado_mode: xpg_bd
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 1
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 : isPortInterface: 0
MIG: 10:57:33 :  locked false  
MIG: 10:57:33 : HDL Language: Verilog
MIG: 10:57:33 : compInfo: false
MIG: 10:57:33 : Vivado Options xc7a100t csg324 -1
MIG: 10:57:33 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:57:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:57:33 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 10:57:33 : I am in catch area
MIG: 10:57:33 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:57:42 : XML_INPUT_FILE: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:57:42 : Component_Name: design_1_mig_7series_0_0
MIG: 10:57:42 : Moving design_1_mig_7series_0_0 ...
MIG: 10:57:42 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:57:42 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:57:42 : Running implementation.xit
MIG: 10:57:43 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:57:43 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 10:57:43 : ################# RUNNING MIG BATCH ###################
MIG: 10:57:43 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:57:43 : synp_flow:  -- synthesis_mode: Other
MIG: 10:57:43 : outputDirectory: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:57:43 : vivado_mode: xpg_bd
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 1
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 : isPortInterface: 0
MIG: 10:57:43 :  locked false  
MIG: 10:57:43 : HDL Language: Verilog
MIG: 10:57:43 : compInfo: false
MIG: 10:57:43 : Vivado Options xc7a100t csg324 -1
MIG: 10:57:43 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:57:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:57:43 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 10:57:43 : I am in catch area
MIG: 10:57:43 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:57:51 : XML_INPUT_FILE: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:57:51 : Component_Name: design_1_mig_7series_0_0
MIG: 10:57:51 : Moving design_1_mig_7series_0_0 ...
MIG: 10:57:51 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:57:51 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:47:26 : xml_input_file: board.prj
MIG: 18:47:26 : Absolute path of xml_input_file: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 18:47:26 : xml_input_file: board.prj
MIG: 18:47:26 : Absolute path of xml_input_file: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 18:49:02 : Running synthesis.xit
MIG: 18:49:02 : ################# RUNNING MIG BATCH ###################
MIG: 18:49:02 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:49:02 : synp_flow:  -- synthesis_mode: Other
MIG: 18:49:02 : outputDirectory: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:49:02 : vivado_mode: xpg_bd
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 1
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 : isPortInterface: 0
MIG: 18:49:02 :  locked false  
MIG: 18:49:02 : HDL Language: Verilog
MIG: 18:49:02 : compInfo: false
MIG: 18:49:02 : Vivado Options xc7a100t csg324 -1
MIG: 18:49:02 : 1: xc7a100t 2: csg324 3: -1
MIG: 18:49:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:49:02 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 18:49:02 : I am in catch area
MIG: 18:49:02 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:49:11 : XML_INPUT_FILE: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 18:49:11 : Component_Name: design_1_mig_7series_0_0
MIG: 18:49:11 : Moving design_1_mig_7series_0_0 ...
MIG: 18:49:11 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:49:11 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:49:11 : Running vlog_synth_rpr.xit
MIG: 18:49:11 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 18:49:11 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 18:49:11 : ################# RUNNING MIG BATCH ###################
MIG: 18:49:11 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:49:11 : synp_flow:  -- synthesis_mode: Other
MIG: 18:49:11 : outputDirectory: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:49:11 : vivado_mode: xpg_bd
MIG: 18:49:11 : isPortInterface: 0
MIG: 18:49:11 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 1
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 : isPortInterface: 0
MIG: 18:49:12 :  locked false  
MIG: 18:49:12 : HDL Language: Verilog
MIG: 18:49:12 : compInfo: false
MIG: 18:49:12 : Vivado Options xc7a100t csg324 -1
MIG: 18:49:12 : 1: xc7a100t 2: csg324 3: -1
MIG: 18:49:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:49:12 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 18:49:12 : I am in catch area
MIG: 18:49:12 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:49:20 : XML_INPUT_FILE: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 18:49:20 : Component_Name: design_1_mig_7series_0_0
MIG: 18:49:20 : Moving design_1_mig_7series_0_0 ...
MIG: 18:49:21 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:49:21 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:49:21 : Running simulation.xit
MIG: 18:49:21 : ################# RUNNING MIG BATCH ###################
MIG: 18:49:21 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:49:21 : synp_flow:  -- synthesis_mode: Other
MIG: 18:49:21 : outputDirectory: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:49:21 : vivado_mode: xpg_bd
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:21 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 1
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 :  locked false  
MIG: 18:49:22 : HDL Language: Verilog
MIG: 18:49:22 : compInfo: false
MIG: 18:49:22 : Vivado Options xc7a100t csg324 -1
MIG: 18:49:22 : 1: xc7a100t 2: csg324 3: -1
MIG: 18:49:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:49:22 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 18:49:22 : I am in catch area
MIG: 18:49:22 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:49:30 : XML_INPUT_FILE: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 18:49:30 : Component_Name: design_1_mig_7series_0_0
MIG: 18:49:30 : Moving design_1_mig_7series_0_0 ...
MIG: 18:49:30 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:49:30 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:49:30 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:49:31 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 18:49:31 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 18:49:31 : ################# RUNNING MIG BATCH ###################
MIG: 18:49:31 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:49:31 : synp_flow:  -- synthesis_mode: Other
MIG: 18:49:31 : outputDirectory: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:49:31 : vivado_mode: xpg_bd
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 1
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 : isPortInterface: 0
MIG: 18:49:31 :  locked false  
MIG: 18:49:31 : HDL Language: Verilog
MIG: 18:49:31 : compInfo: false
MIG: 18:49:31 : Vivado Options xc7a100t csg324 -1
MIG: 18:49:31 : 1: xc7a100t 2: csg324 3: -1
MIG: 18:49:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:49:31 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 18:49:31 : I am in catch area
MIG: 18:49:31 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:49:39 : XML_INPUT_FILE: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 18:49:39 : Component_Name: design_1_mig_7series_0_0
MIG: 18:49:39 : Moving design_1_mig_7series_0_0 ...
MIG: 18:49:39 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:49:39 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:49:40 : Running implementation.xit
MIG: 18:49:40 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 18:49:40 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 18:49:40 : ################# RUNNING MIG BATCH ###################
MIG: 18:49:40 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:49:40 : synp_flow:  -- synthesis_mode: Other
MIG: 18:49:40 : outputDirectory: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:49:40 : vivado_mode: xpg_bd
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 1
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 : isPortInterface: 0
MIG: 18:49:40 :  locked false  
MIG: 18:49:40 : HDL Language: Verilog
MIG: 18:49:40 : compInfo: false
MIG: 18:49:40 : Vivado Options xc7a100t csg324 -1
MIG: 18:49:40 : 1: xc7a100t 2: csg324 3: -1
MIG: 18:49:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:49:40 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 18:49:40 : I am in catch area
MIG: 18:49:40 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:49:48 : XML_INPUT_FILE: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 18:49:48 : Component_Name: design_1_mig_7series_0_0
MIG: 18:49:48 : Moving design_1_mig_7series_0_0 ...
MIG: 18:49:48 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:49:48 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:34:35 : Running synthesis.xit
MIG: 20:34:35 : ################# RUNNING MIG BATCH ###################
MIG: 20:34:35 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:34:35 : synp_flow:  -- synthesis_mode: Other
MIG: 20:34:35 : outputDirectory: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:34:35 : vivado_mode: xpg_bd
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 1
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 :  locked false  
MIG: 20:34:35 : HDL Language: Verilog
MIG: 20:34:35 : compInfo: false
MIG: 20:34:35 : Vivado Options xc7a100t csg324 -1
MIG: 20:34:35 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:34:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:34:35 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 20:34:35 : I am in catch area
MIG: 20:34:35 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:34:45 : XML_INPUT_FILE: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:34:45 : Component_Name: design_1_mig_7series_0_0
MIG: 20:34:45 : Moving design_1_mig_7series_0_0 ...
MIG: 20:34:45 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:34:45 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:34:45 : Running vlog_synth_rpr.xit
MIG: 20:34:45 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 20:34:45 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 20:34:45 : ################# RUNNING MIG BATCH ###################
MIG: 20:34:45 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:34:45 : synp_flow:  -- synthesis_mode: Other
MIG: 20:34:45 : outputDirectory: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:34:45 : vivado_mode: xpg_bd
MIG: 20:34:45 : isPortInterface: 0
MIG: 20:34:45 : isPortInterface: 0
MIG: 20:34:45 : isPortInterface: 0
MIG: 20:34:45 : isPortInterface: 0
MIG: 20:34:45 : isPortInterface: 0
MIG: 20:34:45 : isPortInterface: 0
MIG: 20:34:45 : isPortInterface: 0
MIG: 20:34:45 : isPortInterface: 0
MIG: 20:34:45 : isPortInterface: 0
MIG: 20:34:45 : isPortInterface: 0
MIG: 20:34:45 : isPortInterface: 0
MIG: 20:34:45 : isPortInterface: 0
MIG: 20:34:45 : isPortInterface: 0
MIG: 20:34:45 : isPortInterface: 0
MIG: 20:34:45 : isPortInterface: 0
MIG: 20:34:45 : isPortInterface: 0
MIG: 20:34:45 : isPortInterface: 0
MIG: 20:34:45 : isPortInterface: 0
MIG: 20:34:45 : isPortInterface: 0
MIG: 20:34:45 : isPortInterface: 0
MIG: 20:34:45 : isPortInterface: 0
MIG: 20:34:45 : isPortInterface: 0
MIG: 20:34:45 : isPortInterface: 0
MIG: 20:34:45 : isPortInterface: 0
MIG: 20:34:45 : isPortInterface: 0
MIG: 20:34:45 : isPortInterface: 0
MIG: 20:34:45 : isPortInterface: 0
MIG: 20:34:45 : isPortInterface: 0
MIG: 20:34:45 : isPortInterface: 0
MIG: 20:34:45 : isPortInterface: 0
MIG: 20:34:45 : isPortInterface: 0
MIG: 20:34:45 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 1
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 :  locked false  
MIG: 20:34:46 : HDL Language: Verilog
MIG: 20:34:46 : compInfo: false
MIG: 20:34:46 : Vivado Options xc7a100t csg324 -1
MIG: 20:34:46 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:34:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:34:46 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 20:34:46 : I am in catch area
MIG: 20:34:46 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:34:54 : XML_INPUT_FILE: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:34:54 : Component_Name: design_1_mig_7series_0_0
MIG: 20:34:54 : Moving design_1_mig_7series_0_0 ...
MIG: 20:34:54 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:34:54 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:34:55 : Running simulation.xit
MIG: 20:34:55 : ################# RUNNING MIG BATCH ###################
MIG: 20:34:55 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:34:55 : synp_flow:  -- synthesis_mode: Other
MIG: 20:34:55 : outputDirectory: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:34:55 : vivado_mode: xpg_bd
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 1
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 : isPortInterface: 0
MIG: 20:34:55 :  locked false  
MIG: 20:34:55 : HDL Language: Verilog
MIG: 20:34:55 : compInfo: false
MIG: 20:34:55 : Vivado Options xc7a100t csg324 -1
MIG: 20:34:55 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:34:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:34:55 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 20:34:55 : I am in catch area
MIG: 20:34:55 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:35:04 : XML_INPUT_FILE: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:35:04 : Component_Name: design_1_mig_7series_0_0
MIG: 20:35:04 : Moving design_1_mig_7series_0_0 ...
MIG: 20:35:04 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:35:04 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:35:04 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:35:05 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 20:35:05 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 20:35:05 : ################# RUNNING MIG BATCH ###################
MIG: 20:35:05 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:35:05 : synp_flow:  -- synthesis_mode: Other
MIG: 20:35:05 : outputDirectory: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:35:05 : vivado_mode: xpg_bd
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 1
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 : isPortInterface: 0
MIG: 20:35:05 :  locked false  
MIG: 20:35:05 : HDL Language: Verilog
MIG: 20:35:05 : compInfo: false
MIG: 20:35:05 : Vivado Options xc7a100t csg324 -1
MIG: 20:35:05 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:35:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:35:05 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 20:35:05 : I am in catch area
MIG: 20:35:05 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:35:13 : XML_INPUT_FILE: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:35:13 : Component_Name: design_1_mig_7series_0_0
MIG: 20:35:13 : Moving design_1_mig_7series_0_0 ...
MIG: 20:35:13 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:35:13 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:35:14 : Running implementation.xit
MIG: 20:35:14 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 20:35:14 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 20:35:14 : ################# RUNNING MIG BATCH ###################
MIG: 20:35:14 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:35:14 : synp_flow:  -- synthesis_mode: Other
MIG: 20:35:14 : outputDirectory: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:35:14 : vivado_mode: xpg_bd
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 1
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 : isPortInterface: 0
MIG: 20:35:14 :  locked false  
MIG: 20:35:14 : HDL Language: Verilog
MIG: 20:35:14 : compInfo: false
MIG: 20:35:14 : Vivado Options xc7a100t csg324 -1
MIG: 20:35:14 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:35:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:35:14 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 20:35:14 : I am in catch area
MIG: 20:35:14 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:35:23 : XML_INPUT_FILE: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:35:23 : Component_Name: design_1_mig_7series_0_0
MIG: 20:35:23 : Moving design_1_mig_7series_0_0 ...
MIG: 20:35:23 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:35:23 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 19:07:39 : xml_input_file: board.prj
MIG: 19:07:39 : Absolute path of xml_input_file: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 19:07:39 : xml_input_file: board.prj
MIG: 19:07:39 : Absolute path of xml_input_file: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 19:07:58 : Running synthesis.xit
MIG: 19:07:58 : ################# RUNNING MIG BATCH ###################
MIG: 19:07:58 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 19:07:58 : synp_flow:  -- synthesis_mode: Other
MIG: 19:07:58 : outputDirectory: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 19:07:58 : vivado_mode: xpg_bd
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:59 : isPortInterface: 0
MIG: 19:07:59 : isPortInterface: 0
MIG: 19:07:59 : isPortInterface: 0
MIG: 19:07:59 : isPortInterface: 0
MIG: 19:07:59 : isPortInterface: 1
MIG: 19:07:59 : isPortInterface: 0
MIG: 19:07:59 : isPortInterface: 0
MIG: 19:07:59 : isPortInterface: 0
MIG: 19:07:59 : isPortInterface: 0
MIG: 19:07:59 : isPortInterface: 0
MIG: 19:07:59 : isPortInterface: 0
MIG: 19:07:59 : isPortInterface: 0
MIG: 19:07:59 : isPortInterface: 0
MIG: 19:07:59 : isPortInterface: 0
MIG: 19:07:59 : isPortInterface: 0
MIG: 19:07:59 :  locked false  
MIG: 19:07:59 : HDL Language: Verilog
MIG: 19:07:59 : compInfo: false
MIG: 19:07:59 : Vivado Options xc7a100t csg324 -1
MIG: 19:07:59 : 1: xc7a100t 2: csg324 3: -1
MIG: 19:07:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:07:59 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 19:07:59 : I am in catch area
MIG: 19:07:59 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 19:08:08 : XML_INPUT_FILE: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 19:08:08 : Component_Name: design_1_mig_7series_0_0
MIG: 19:08:08 : Moving design_1_mig_7series_0_0 ...
MIG: 19:08:08 : Moving design_1_mig_7series_0_0.veo ...
MIG: 19:08:08 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 19:08:09 : Running vlog_synth_rpr.xit
MIG: 19:08:09 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 19:08:09 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 19:08:09 : ################# RUNNING MIG BATCH ###################
MIG: 19:08:09 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 19:08:09 : synp_flow:  -- synthesis_mode: Other
MIG: 19:08:09 : outputDirectory: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 19:08:09 : vivado_mode: xpg_bd
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 1
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 : isPortInterface: 0
MIG: 19:08:09 :  locked false  
MIG: 19:08:09 : HDL Language: Verilog
MIG: 19:08:09 : compInfo: false
MIG: 19:08:09 : Vivado Options xc7a100t csg324 -1
MIG: 19:08:09 : 1: xc7a100t 2: csg324 3: -1
MIG: 19:08:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:08:09 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 19:08:09 : I am in catch area
MIG: 19:08:09 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 19:08:18 : XML_INPUT_FILE: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 19:08:18 : Component_Name: design_1_mig_7series_0_0
MIG: 19:08:18 : Moving design_1_mig_7series_0_0 ...
MIG: 19:08:18 : Moving design_1_mig_7series_0_0.veo ...
MIG: 19:08:18 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 19:08:18 : Running simulation.xit
MIG: 19:08:19 : ################# RUNNING MIG BATCH ###################
MIG: 19:08:19 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 19:08:19 : synp_flow:  -- synthesis_mode: Other
MIG: 19:08:19 : outputDirectory: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 19:08:19 : vivado_mode: xpg_bd
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 1
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 : isPortInterface: 0
MIG: 19:08:19 :  locked false  
MIG: 19:08:19 : HDL Language: Verilog
MIG: 19:08:19 : compInfo: false
MIG: 19:08:19 : Vivado Options xc7a100t csg324 -1
MIG: 19:08:19 : 1: xc7a100t 2: csg324 3: -1
MIG: 19:08:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:08:19 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 19:08:19 : I am in catch area
MIG: 19:08:19 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 19:08:27 : XML_INPUT_FILE: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 19:08:27 : Component_Name: design_1_mig_7series_0_0
MIG: 19:08:27 : Moving design_1_mig_7series_0_0 ...
MIG: 19:08:28 : Moving design_1_mig_7series_0_0.veo ...
MIG: 19:08:28 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 19:08:28 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 19:08:28 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 19:08:28 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 19:08:28 : ################# RUNNING MIG BATCH ###################
MIG: 19:08:28 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 19:08:28 : synp_flow:  -- synthesis_mode: Other
MIG: 19:08:28 : outputDirectory: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 19:08:28 : vivado_mode: xpg_bd
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 1
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 : isPortInterface: 0
MIG: 19:08:28 :  locked false  
MIG: 19:08:28 : HDL Language: Verilog
MIG: 19:08:28 : compInfo: false
MIG: 19:08:28 : Vivado Options xc7a100t csg324 -1
MIG: 19:08:28 : 1: xc7a100t 2: csg324 3: -1
MIG: 19:08:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:08:28 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 19:08:28 : I am in catch area
MIG: 19:08:28 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 19:08:37 : XML_INPUT_FILE: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 19:08:37 : Component_Name: design_1_mig_7series_0_0
MIG: 19:08:37 : Moving design_1_mig_7series_0_0 ...
MIG: 19:08:37 : Moving design_1_mig_7series_0_0.veo ...
MIG: 19:08:37 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 19:08:37 : Running implementation.xit
MIG: 19:08:38 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 19:08:38 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 19:08:38 : ################# RUNNING MIG BATCH ###################
MIG: 19:08:38 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 19:08:38 : synp_flow:  -- synthesis_mode: Other
MIG: 19:08:38 : outputDirectory: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 19:08:38 : vivado_mode: xpg_bd
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 1
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 : isPortInterface: 0
MIG: 19:08:38 :  locked false  
MIG: 19:08:38 : HDL Language: Verilog
MIG: 19:08:38 : compInfo: false
MIG: 19:08:38 : Vivado Options xc7a100t csg324 -1
MIG: 19:08:38 : 1: xc7a100t 2: csg324 3: -1
MIG: 19:08:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:08:38 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 19:08:38 : I am in catch area
MIG: 19:08:38 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 19:08:47 : XML_INPUT_FILE: c:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 19:08:47 : Component_Name: design_1_mig_7series_0_0
MIG: 19:08:47 : Moving design_1_mig_7series_0_0 ...
MIG: 19:08:47 : Moving design_1_mig_7series_0_0.veo ...
MIG: 19:08:47 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 07:52:21 : xml_input_file: board.prj
MIG: 07:52:21 : Absolute path of xml_input_file: c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 07:52:21 : xml_input_file: board.prj
MIG: 07:52:21 : Absolute path of xml_input_file: c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 07:55:19 : xml_input_file: board.prj
MIG: 07:55:20 : Absolute path of xml_input_file: c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 07:55:20 : xml_input_file: board.prj
MIG: 07:55:20 : Absolute path of xml_input_file: c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 07:58:57 : Running synthesis.xit
MIG: 07:58:57 : ################# RUNNING MIG BATCH ###################
MIG: 07:58:57 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 07:58:57 : synp_flow:  -- synthesis_mode: Other
MIG: 07:58:57 : outputDirectory: c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 07:58:57 : vivado_mode: xpg_bd
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 1
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:57 : isPortInterface: 0
MIG: 07:58:58 : isPortInterface: 0
MIG: 07:58:58 : isPortInterface: 0
MIG: 07:58:58 : isPortInterface: 0
MIG: 07:58:58 : isPortInterface: 0
MIG: 07:58:58 : isPortInterface: 0
MIG: 07:58:58 : isPortInterface: 0
MIG: 07:58:58 :  locked false  
MIG: 07:58:58 : HDL Language: Verilog
MIG: 07:58:58 : compInfo: false
MIG: 07:58:58 : Vivado Options xc7a100t csg324 -1
MIG: 07:58:58 : 1: xc7a100t 2: csg324 3: -1
MIG: 07:58:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 07:58:58 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 07:58:58 : I am in catch area
MIG: 07:58:58 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 07:59:11 : XML_INPUT_FILE: c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 07:59:11 : Component_Name: design_1_mig_7series_0_0
MIG: 07:59:11 : Moving design_1_mig_7series_0_0 ...
MIG: 07:59:12 : Moving design_1_mig_7series_0_0.veo ...
MIG: 07:59:12 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 07:59:12 : Running vlog_synth_rpr.xit
MIG: 07:59:12 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 07:59:12 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 07:59:12 : ################# RUNNING MIG BATCH ###################
MIG: 07:59:12 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 07:59:12 : synp_flow:  -- synthesis_mode: Other
MIG: 07:59:12 : outputDirectory: c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 07:59:12 : vivado_mode: xpg_bd
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:12 : isPortInterface: 0
MIG: 07:59:13 : isPortInterface: 0
MIG: 07:59:13 : isPortInterface: 0
MIG: 07:59:13 : isPortInterface: 0
MIG: 07:59:13 : isPortInterface: 0
MIG: 07:59:13 : isPortInterface: 0
MIG: 07:59:13 : isPortInterface: 0
MIG: 07:59:13 : isPortInterface: 0
MIG: 07:59:13 : isPortInterface: 0
MIG: 07:59:13 : isPortInterface: 0
MIG: 07:59:13 : isPortInterface: 0
MIG: 07:59:13 : isPortInterface: 0
MIG: 07:59:13 : isPortInterface: 0
MIG: 07:59:13 : isPortInterface: 0
MIG: 07:59:13 : isPortInterface: 0
MIG: 07:59:13 : isPortInterface: 0
MIG: 07:59:13 : isPortInterface: 0
MIG: 07:59:13 : isPortInterface: 0
MIG: 07:59:13 : isPortInterface: 0
MIG: 07:59:13 : isPortInterface: 0
MIG: 07:59:13 : isPortInterface: 0
MIG: 07:59:13 : isPortInterface: 0
MIG: 07:59:13 : isPortInterface: 0
MIG: 07:59:13 : isPortInterface: 0
MIG: 07:59:13 : isPortInterface: 0
MIG: 07:59:13 : isPortInterface: 0
MIG: 07:59:13 : isPortInterface: 0
MIG: 07:59:13 : isPortInterface: 0
MIG: 07:59:13 : isPortInterface: 1
MIG: 07:59:13 : isPortInterface: 0
MIG: 07:59:13 : isPortInterface: 0
MIG: 07:59:13 : isPortInterface: 0
MIG: 07:59:13 : isPortInterface: 0
MIG: 07:59:13 : isPortInterface: 0
MIG: 07:59:13 : isPortInterface: 0
MIG: 07:59:13 : isPortInterface: 0
MIG: 07:59:13 : isPortInterface: 0
MIG: 07:59:13 : isPortInterface: 0
MIG: 07:59:13 : isPortInterface: 0
MIG: 07:59:13 :  locked false  
MIG: 07:59:13 : HDL Language: Verilog
MIG: 07:59:13 : compInfo: false
MIG: 07:59:13 : Vivado Options xc7a100t csg324 -1
MIG: 07:59:13 : 1: xc7a100t 2: csg324 3: -1
MIG: 07:59:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 07:59:13 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 07:59:13 : I am in catch area
MIG: 07:59:13 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 07:59:24 : XML_INPUT_FILE: c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 07:59:24 : Component_Name: design_1_mig_7series_0_0
MIG: 07:59:24 : Moving design_1_mig_7series_0_0 ...
MIG: 07:59:24 : Moving design_1_mig_7series_0_0.veo ...
MIG: 07:59:24 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 07:59:24 : Running simulation.xit
MIG: 07:59:24 : ################# RUNNING MIG BATCH ###################
MIG: 07:59:24 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 07:59:24 : synp_flow:  -- synthesis_mode: Other
MIG: 07:59:24 : outputDirectory: c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 07:59:24 : vivado_mode: xpg_bd
MIG: 07:59:24 : isPortInterface: 0
MIG: 07:59:24 : isPortInterface: 0
MIG: 07:59:24 : isPortInterface: 0
MIG: 07:59:24 : isPortInterface: 0
MIG: 07:59:24 : isPortInterface: 0
MIG: 07:59:24 : isPortInterface: 0
MIG: 07:59:24 : isPortInterface: 0
MIG: 07:59:24 : isPortInterface: 0
MIG: 07:59:24 : isPortInterface: 0
MIG: 07:59:24 : isPortInterface: 0
MIG: 07:59:24 : isPortInterface: 0
MIG: 07:59:24 : isPortInterface: 0
MIG: 07:59:24 : isPortInterface: 0
MIG: 07:59:24 : isPortInterface: 0
MIG: 07:59:24 : isPortInterface: 0
MIG: 07:59:24 : isPortInterface: 0
MIG: 07:59:24 : isPortInterface: 0
MIG: 07:59:24 : isPortInterface: 0
MIG: 07:59:24 : isPortInterface: 0
MIG: 07:59:24 : isPortInterface: 0
MIG: 07:59:24 : isPortInterface: 0
MIG: 07:59:24 : isPortInterface: 0
MIG: 07:59:24 : isPortInterface: 0
MIG: 07:59:24 : isPortInterface: 0
MIG: 07:59:24 : isPortInterface: 0
MIG: 07:59:24 : isPortInterface: 0
MIG: 07:59:24 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 1
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 : isPortInterface: 0
MIG: 07:59:25 :  locked false  
MIG: 07:59:25 : HDL Language: Verilog
MIG: 07:59:25 : compInfo: false
MIG: 07:59:25 : Vivado Options xc7a100t csg324 -1
MIG: 07:59:25 : 1: xc7a100t 2: csg324 3: -1
MIG: 07:59:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 07:59:25 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 07:59:25 : I am in catch area
MIG: 07:59:25 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 07:59:36 : XML_INPUT_FILE: c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 07:59:36 : Component_Name: design_1_mig_7series_0_0
MIG: 07:59:36 : Moving design_1_mig_7series_0_0 ...
MIG: 07:59:36 : Moving design_1_mig_7series_0_0.veo ...
MIG: 07:59:36 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 07:59:37 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 07:59:37 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 07:59:37 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 07:59:37 : ################# RUNNING MIG BATCH ###################
MIG: 07:59:37 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 07:59:37 : synp_flow:  -- synthesis_mode: Other
MIG: 07:59:37 : outputDirectory: c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 07:59:37 : vivado_mode: xpg_bd
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 1
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 : isPortInterface: 0
MIG: 07:59:37 :  locked false  
MIG: 07:59:37 : HDL Language: Verilog
MIG: 07:59:37 : compInfo: false
MIG: 07:59:37 : Vivado Options xc7a100t csg324 -1
MIG: 07:59:37 : 1: xc7a100t 2: csg324 3: -1
MIG: 07:59:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 07:59:37 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 07:59:37 : I am in catch area
MIG: 07:59:37 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 07:59:48 : XML_INPUT_FILE: c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 07:59:48 : Component_Name: design_1_mig_7series_0_0
MIG: 07:59:48 : Moving design_1_mig_7series_0_0 ...
MIG: 07:59:49 : Moving design_1_mig_7series_0_0.veo ...
MIG: 07:59:49 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 07:59:49 : Running implementation.xit
MIG: 07:59:49 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 07:59:49 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 07:59:49 : ################# RUNNING MIG BATCH ###################
MIG: 07:59:49 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 07:59:49 : synp_flow:  -- synthesis_mode: Other
MIG: 07:59:49 : outputDirectory: c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 07:59:49 : vivado_mode: xpg_bd
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:49 : isPortInterface: 0
MIG: 07:59:50 : isPortInterface: 0
MIG: 07:59:50 : isPortInterface: 0
MIG: 07:59:50 : isPortInterface: 0
MIG: 07:59:50 : isPortInterface: 0
MIG: 07:59:50 : isPortInterface: 0
MIG: 07:59:50 : isPortInterface: 0
MIG: 07:59:50 : isPortInterface: 0
MIG: 07:59:50 : isPortInterface: 0
MIG: 07:59:50 : isPortInterface: 0
MIG: 07:59:50 : isPortInterface: 0
MIG: 07:59:50 : isPortInterface: 0
MIG: 07:59:50 : isPortInterface: 0
MIG: 07:59:50 : isPortInterface: 0
MIG: 07:59:50 : isPortInterface: 0
MIG: 07:59:50 : isPortInterface: 0
MIG: 07:59:50 : isPortInterface: 0
MIG: 07:59:50 : isPortInterface: 0
MIG: 07:59:50 : isPortInterface: 0
MIG: 07:59:50 : isPortInterface: 0
MIG: 07:59:50 : isPortInterface: 0
MIG: 07:59:50 : isPortInterface: 1
MIG: 07:59:50 : isPortInterface: 0
MIG: 07:59:50 : isPortInterface: 0
MIG: 07:59:50 : isPortInterface: 0
MIG: 07:59:50 : isPortInterface: 0
MIG: 07:59:50 : isPortInterface: 0
MIG: 07:59:50 : isPortInterface: 0
MIG: 07:59:50 : isPortInterface: 0
MIG: 07:59:50 : isPortInterface: 0
MIG: 07:59:50 : isPortInterface: 0
MIG: 07:59:50 : isPortInterface: 0
MIG: 07:59:50 :  locked false  
MIG: 07:59:50 : HDL Language: Verilog
MIG: 07:59:50 : compInfo: false
MIG: 07:59:50 : Vivado Options xc7a100t csg324 -1
MIG: 07:59:50 : 1: xc7a100t 2: csg324 3: -1
MIG: 07:59:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 07:59:50 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 07:59:50 : I am in catch area
MIG: 07:59:50 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 08:00:01 : XML_INPUT_FILE: c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 08:00:01 : Component_Name: design_1_mig_7series_0_0
MIG: 08:00:01 : Moving design_1_mig_7series_0_0 ...
MIG: 08:00:01 : Moving design_1_mig_7series_0_0.veo ...
MIG: 08:00:01 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 08:03:14 : Running synthesis.xit
MIG: 08:03:14 : ################# RUNNING MIG BATCH ###################
MIG: 08:03:14 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 08:03:14 : synp_flow:  -- synthesis_mode: Other
MIG: 08:03:14 : outputDirectory: c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 08:03:14 : vivado_mode: xpg_bd
MIG: 08:03:14 : isPortInterface: 0
MIG: 08:03:14 : isPortInterface: 0
MIG: 08:03:14 : isPortInterface: 0
MIG: 08:03:14 : isPortInterface: 0
MIG: 08:03:14 : isPortInterface: 0
MIG: 08:03:14 : isPortInterface: 0
MIG: 08:03:14 : isPortInterface: 0
MIG: 08:03:14 : isPortInterface: 0
MIG: 08:03:14 : isPortInterface: 0
MIG: 08:03:14 : isPortInterface: 0
MIG: 08:03:14 : isPortInterface: 0
MIG: 08:03:14 : isPortInterface: 0
MIG: 08:03:14 : isPortInterface: 0
MIG: 08:03:14 : isPortInterface: 0
MIG: 08:03:14 : isPortInterface: 0
MIG: 08:03:14 : isPortInterface: 0
MIG: 08:03:14 : isPortInterface: 0
MIG: 08:03:14 : isPortInterface: 0
MIG: 08:03:14 : isPortInterface: 0
MIG: 08:03:14 : isPortInterface: 0
MIG: 08:03:14 : isPortInterface: 0
MIG: 08:03:14 : isPortInterface: 0
MIG: 08:03:14 : isPortInterface: 0
MIG: 08:03:14 : isPortInterface: 0
MIG: 08:03:14 : isPortInterface: 0
MIG: 08:03:14 : isPortInterface: 0
MIG: 08:03:14 : isPortInterface: 0
MIG: 08:03:14 : isPortInterface: 0
MIG: 08:03:14 : isPortInterface: 0
MIG: 08:03:14 : isPortInterface: 0
MIG: 08:03:14 : isPortInterface: 0
MIG: 08:03:14 : isPortInterface: 0
MIG: 08:03:14 : isPortInterface: 0
MIG: 08:03:14 : isPortInterface: 0
MIG: 08:03:14 : isPortInterface: 0
MIG: 08:03:14 : isPortInterface: 0
MIG: 08:03:14 : isPortInterface: 0
MIG: 08:03:14 : isPortInterface: 0
MIG: 08:03:14 : isPortInterface: 0
MIG: 08:03:14 : isPortInterface: 0
MIG: 08:03:14 : isPortInterface: 0
MIG: 08:03:14 : isPortInterface: 0
MIG: 08:03:14 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 1
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 : isPortInterface: 0
MIG: 08:03:15 :  locked false  
MIG: 08:03:15 : HDL Language: Verilog
MIG: 08:03:15 : compInfo: false
MIG: 08:03:15 : Vivado Options xc7a100t csg324 -1
MIG: 08:03:15 : 1: xc7a100t 2: csg324 3: -1
MIG: 08:03:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 08:03:15 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 08:03:15 : I am in catch area
MIG: 08:03:15 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 08:03:26 : XML_INPUT_FILE: c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 08:03:26 : Component_Name: design_1_mig_7series_0_0
MIG: 08:03:26 : Moving design_1_mig_7series_0_0 ...
MIG: 08:03:26 : Moving design_1_mig_7series_0_0.veo ...
MIG: 08:03:26 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 08:03:27 : Running vlog_synth_rpr.xit
MIG: 08:03:27 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 08:03:27 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 08:03:27 : ################# RUNNING MIG BATCH ###################
MIG: 08:03:27 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 08:03:27 : synp_flow:  -- synthesis_mode: Other
MIG: 08:03:27 : outputDirectory: c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 08:03:27 : vivado_mode: xpg_bd
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 1
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 : isPortInterface: 0
MIG: 08:03:27 :  locked false  
MIG: 08:03:27 : HDL Language: Verilog
MIG: 08:03:27 : compInfo: false
MIG: 08:03:27 : Vivado Options xc7a100t csg324 -1
MIG: 08:03:27 : 1: xc7a100t 2: csg324 3: -1
MIG: 08:03:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 08:03:27 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 08:03:27 : I am in catch area
MIG: 08:03:27 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 08:03:38 : XML_INPUT_FILE: c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 08:03:38 : Component_Name: design_1_mig_7series_0_0
MIG: 08:03:38 : Moving design_1_mig_7series_0_0 ...
MIG: 08:03:39 : Moving design_1_mig_7series_0_0.veo ...
MIG: 08:03:39 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 08:03:39 : Running simulation.xit
MIG: 08:03:39 : ################# RUNNING MIG BATCH ###################
MIG: 08:03:39 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 08:03:39 : synp_flow:  -- synthesis_mode: Other
MIG: 08:03:39 : outputDirectory: c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 08:03:39 : vivado_mode: xpg_bd
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:39 : isPortInterface: 0
MIG: 08:03:40 : isPortInterface: 0
MIG: 08:03:40 : isPortInterface: 0
MIG: 08:03:40 : isPortInterface: 0
MIG: 08:03:40 : isPortInterface: 0
MIG: 08:03:40 : isPortInterface: 0
MIG: 08:03:40 : isPortInterface: 0
MIG: 08:03:40 : isPortInterface: 0
MIG: 08:03:40 : isPortInterface: 0
MIG: 08:03:40 : isPortInterface: 1
MIG: 08:03:40 : isPortInterface: 0
MIG: 08:03:40 : isPortInterface: 0
MIG: 08:03:40 : isPortInterface: 0
MIG: 08:03:40 : isPortInterface: 0
MIG: 08:03:40 : isPortInterface: 0
MIG: 08:03:40 : isPortInterface: 0
MIG: 08:03:40 : isPortInterface: 0
MIG: 08:03:40 : isPortInterface: 0
MIG: 08:03:40 : isPortInterface: 0
MIG: 08:03:40 : isPortInterface: 0
MIG: 08:03:40 :  locked false  
MIG: 08:03:40 : HDL Language: Verilog
MIG: 08:03:40 : compInfo: false
MIG: 08:03:40 : Vivado Options xc7a100t csg324 -1
MIG: 08:03:40 : 1: xc7a100t 2: csg324 3: -1
MIG: 08:03:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 08:03:40 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 08:03:40 : I am in catch area
MIG: 08:03:40 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 08:03:51 : XML_INPUT_FILE: c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 08:03:51 : Component_Name: design_1_mig_7series_0_0
MIG: 08:03:51 : Moving design_1_mig_7series_0_0 ...
MIG: 08:03:51 : Moving design_1_mig_7series_0_0.veo ...
MIG: 08:03:51 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 08:03:51 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 08:03:51 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 08:03:51 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 08:03:51 : ################# RUNNING MIG BATCH ###################
MIG: 08:03:51 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 08:03:51 : synp_flow:  -- synthesis_mode: Other
MIG: 08:03:51 : outputDirectory: c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 08:03:51 : vivado_mode: xpg_bd
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:51 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 1
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 : isPortInterface: 0
MIG: 08:03:52 :  locked false  
MIG: 08:03:52 : HDL Language: Verilog
MIG: 08:03:52 : compInfo: false
MIG: 08:03:52 : Vivado Options xc7a100t csg324 -1
MIG: 08:03:52 : 1: xc7a100t 2: csg324 3: -1
MIG: 08:03:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 08:03:52 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 08:03:52 : I am in catch area
MIG: 08:03:52 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 08:04:03 : XML_INPUT_FILE: c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 08:04:03 : Component_Name: design_1_mig_7series_0_0
MIG: 08:04:03 : Moving design_1_mig_7series_0_0 ...
MIG: 08:04:03 : Moving design_1_mig_7series_0_0.veo ...
MIG: 08:04:03 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 08:04:03 : Running implementation.xit
MIG: 08:04:03 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 08:04:03 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 08:04:03 : ################# RUNNING MIG BATCH ###################
MIG: 08:04:03 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 08:04:03 : synp_flow:  -- synthesis_mode: Other
MIG: 08:04:03 : outputDirectory: c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 08:04:03 : vivado_mode: xpg_bd
MIG: 08:04:03 : isPortInterface: 0
MIG: 08:04:03 : isPortInterface: 0
MIG: 08:04:03 : isPortInterface: 0
MIG: 08:04:03 : isPortInterface: 0
MIG: 08:04:03 : isPortInterface: 0
MIG: 08:04:03 : isPortInterface: 0
MIG: 08:04:03 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 1
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 : isPortInterface: 0
MIG: 08:04:04 :  locked false  
MIG: 08:04:04 : HDL Language: Verilog
MIG: 08:04:04 : compInfo: false
MIG: 08:04:04 : Vivado Options xc7a100t csg324 -1
MIG: 08:04:04 : 1: xc7a100t 2: csg324 3: -1
MIG: 08:04:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 08:04:04 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 08:04:04 : I am in catch area
MIG: 08:04:04 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 08:04:15 : XML_INPUT_FILE: c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 08:04:15 : Component_Name: design_1_mig_7series_0_0
MIG: 08:04:15 : Moving design_1_mig_7series_0_0 ...
MIG: 08:04:15 : Moving design_1_mig_7series_0_0.veo ...
MIG: 08:04:15 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:50:13 : xml_input_file: board.prj
MIG: 10:50:13 : Absolute path of xml_input_file: d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:50:13 : xml_input_file: board.prj
MIG: 10:50:13 : Absolute path of xml_input_file: d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:51:26 : xml_input_file: board.prj
MIG: 10:51:26 : Absolute path of xml_input_file: d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:51:26 : xml_input_file: board.prj
MIG: 10:51:26 : Absolute path of xml_input_file: d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:51:49 : Running synthesis.xit
MIG: 10:51:49 : ################# RUNNING MIG BATCH ###################
MIG: 10:51:49 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:51:49 : synp_flow:  -- synthesis_mode: Other
MIG: 10:51:49 : outputDirectory: d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:51:49 : vivado_mode: xpg_bd
MIG: 10:51:49 : isPortInterface: 0
MIG: 10:51:49 : isPortInterface: 0
MIG: 10:51:49 : isPortInterface: 0
MIG: 10:51:49 : isPortInterface: 0
MIG: 10:51:49 : isPortInterface: 0
MIG: 10:51:49 : isPortInterface: 0
MIG: 10:51:49 : isPortInterface: 0
MIG: 10:51:49 : isPortInterface: 0
MIG: 10:51:49 : isPortInterface: 0
MIG: 10:51:49 : isPortInterface: 0
MIG: 10:51:49 : isPortInterface: 0
MIG: 10:51:49 : isPortInterface: 0
MIG: 10:51:49 : isPortInterface: 0
MIG: 10:51:49 : isPortInterface: 0
MIG: 10:51:49 : isPortInterface: 0
MIG: 10:51:49 : isPortInterface: 0
MIG: 10:51:49 : isPortInterface: 0
MIG: 10:51:49 : isPortInterface: 0
MIG: 10:51:49 : isPortInterface: 0
MIG: 10:51:49 : isPortInterface: 0
MIG: 10:51:49 : isPortInterface: 0
MIG: 10:51:49 : isPortInterface: 0
MIG: 10:51:49 : isPortInterface: 0
MIG: 10:51:49 : isPortInterface: 0
MIG: 10:51:49 : isPortInterface: 0
MIG: 10:51:49 : isPortInterface: 0
MIG: 10:51:49 : isPortInterface: 0
MIG: 10:51:49 : isPortInterface: 0
MIG: 10:51:49 : isPortInterface: 0
MIG: 10:51:49 : isPortInterface: 0
MIG: 10:51:49 : isPortInterface: 0
MIG: 10:51:49 : isPortInterface: 0
MIG: 10:51:49 : isPortInterface: 0
MIG: 10:51:49 : isPortInterface: 0
MIG: 10:51:49 : isPortInterface: 0
MIG: 10:51:49 : isPortInterface: 0
MIG: 10:51:49 : isPortInterface: 0
MIG: 10:51:49 : isPortInterface: 0
MIG: 10:51:49 : isPortInterface: 0
MIG: 10:51:49 : isPortInterface: 0
MIG: 10:51:49 : isPortInterface: 0
MIG: 10:51:49 : isPortInterface: 0
MIG: 10:51:49 : isPortInterface: 0
MIG: 10:51:49 : isPortInterface: 0
MIG: 10:51:49 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 1
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 : isPortInterface: 0
MIG: 10:51:50 :  locked false  
MIG: 10:51:50 : HDL Language: Verilog
MIG: 10:51:50 : compInfo: false
MIG: 10:51:50 : Vivado Options xc7a100t csg324 -1
MIG: 10:51:50 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:51:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:51:50 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 10:51:50 : I am in catch area
MIG: 10:51:50 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:52:01 : XML_INPUT_FILE: d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:52:01 : Component_Name: design_1_mig_7series_0_0
MIG: 10:52:01 : Moving design_1_mig_7series_0_0 ...
MIG: 10:52:01 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:52:01 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:52:02 : Running vlog_synth_rpr.xit
MIG: 10:52:02 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:52:02 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 10:52:02 : ################# RUNNING MIG BATCH ###################
MIG: 10:52:02 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:52:02 : synp_flow:  -- synthesis_mode: Other
MIG: 10:52:02 : outputDirectory: d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:52:02 : vivado_mode: xpg_bd
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 1
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 : isPortInterface: 0
MIG: 10:52:02 :  locked false  
MIG: 10:52:02 : HDL Language: Verilog
MIG: 10:52:02 : compInfo: false
MIG: 10:52:02 : Vivado Options xc7a100t csg324 -1
MIG: 10:52:02 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:52:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:52:02 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 10:52:02 : I am in catch area
MIG: 10:52:03 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:52:10 : XML_INPUT_FILE: d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:52:10 : Component_Name: design_1_mig_7series_0_0
MIG: 10:52:10 : Moving design_1_mig_7series_0_0 ...
MIG: 10:52:10 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:52:10 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:52:10 : Running simulation.xit
MIG: 10:52:10 : ################# RUNNING MIG BATCH ###################
MIG: 10:52:10 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:52:10 : synp_flow:  -- synthesis_mode: Other
MIG: 10:52:10 : outputDirectory: d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:52:10 : vivado_mode: xpg_bd
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 1
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 : isPortInterface: 0
MIG: 10:52:10 :  locked false  
MIG: 10:52:10 : HDL Language: Verilog
MIG: 10:52:10 : compInfo: false
MIG: 10:52:10 : Vivado Options xc7a100t csg324 -1
MIG: 10:52:10 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:52:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:52:10 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 10:52:10 : I am in catch area
MIG: 10:52:10 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:52:17 : XML_INPUT_FILE: d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:52:17 : Component_Name: design_1_mig_7series_0_0
MIG: 10:52:17 : Moving design_1_mig_7series_0_0 ...
MIG: 10:52:17 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:52:17 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:52:18 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 10:52:18 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:52:18 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 10:52:18 : ################# RUNNING MIG BATCH ###################
MIG: 10:52:18 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:52:18 : synp_flow:  -- synthesis_mode: Other
MIG: 10:52:18 : outputDirectory: d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:52:18 : vivado_mode: xpg_bd
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 1
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 : isPortInterface: 0
MIG: 10:52:18 :  locked false  
MIG: 10:52:18 : HDL Language: Verilog
MIG: 10:52:18 : compInfo: false
MIG: 10:52:18 : Vivado Options xc7a100t csg324 -1
MIG: 10:52:18 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:52:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:52:18 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 10:52:18 : I am in catch area
MIG: 10:52:18 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:52:25 : XML_INPUT_FILE: d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:52:25 : Component_Name: design_1_mig_7series_0_0
MIG: 10:52:25 : Moving design_1_mig_7series_0_0 ...
MIG: 10:52:25 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:52:25 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:52:25 : Running implementation.xit
MIG: 10:52:25 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:52:25 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 10:52:25 : ################# RUNNING MIG BATCH ###################
MIG: 10:52:25 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:52:25 : synp_flow:  -- synthesis_mode: Other
MIG: 10:52:25 : outputDirectory: d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:52:25 : vivado_mode: xpg_bd
MIG: 10:52:25 : isPortInterface: 0
MIG: 10:52:25 : isPortInterface: 0
MIG: 10:52:25 : isPortInterface: 0
MIG: 10:52:25 : isPortInterface: 0
MIG: 10:52:25 : isPortInterface: 0
MIG: 10:52:25 : isPortInterface: 0
MIG: 10:52:25 : isPortInterface: 0
MIG: 10:52:25 : isPortInterface: 0
MIG: 10:52:25 : isPortInterface: 0
MIG: 10:52:25 : isPortInterface: 0
MIG: 10:52:25 : isPortInterface: 0
MIG: 10:52:25 : isPortInterface: 0
MIG: 10:52:25 : isPortInterface: 0
MIG: 10:52:25 : isPortInterface: 0
MIG: 10:52:25 : isPortInterface: 0
MIG: 10:52:25 : isPortInterface: 0
MIG: 10:52:25 : isPortInterface: 0
MIG: 10:52:25 : isPortInterface: 0
MIG: 10:52:25 : isPortInterface: 0
MIG: 10:52:25 : isPortInterface: 0
MIG: 10:52:25 : isPortInterface: 0
MIG: 10:52:25 : isPortInterface: 0
MIG: 10:52:25 : isPortInterface: 0
MIG: 10:52:25 : isPortInterface: 0
MIG: 10:52:25 : isPortInterface: 0
MIG: 10:52:25 : isPortInterface: 0
MIG: 10:52:25 : isPortInterface: 0
MIG: 10:52:25 : isPortInterface: 0
MIG: 10:52:25 : isPortInterface: 0
MIG: 10:52:25 : isPortInterface: 0
MIG: 10:52:25 : isPortInterface: 0
MIG: 10:52:25 : isPortInterface: 0
MIG: 10:52:25 : isPortInterface: 0
MIG: 10:52:25 : isPortInterface: 0
MIG: 10:52:25 : isPortInterface: 0
MIG: 10:52:25 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 1
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 : isPortInterface: 0
MIG: 10:52:26 :  locked false  
MIG: 10:52:26 : HDL Language: Verilog
MIG: 10:52:26 : compInfo: false
MIG: 10:52:26 : Vivado Options xc7a100t csg324 -1
MIG: 10:52:26 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:52:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:52:26 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 10:52:26 : I am in catch area
MIG: 10:52:26 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:52:33 : XML_INPUT_FILE: d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:52:33 : Component_Name: design_1_mig_7series_0_0
MIG: 10:52:33 : Moving design_1_mig_7series_0_0 ...
MIG: 10:52:33 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:52:33 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:09:35 : xml_input_file: board.prj
MIG: 16:09:35 : Absolute path of xml_input_file: d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:09:35 : xml_input_file: board.prj
MIG: 16:09:35 : Absolute path of xml_input_file: d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:09:47 : Running synthesis.xit
MIG: 16:09:47 : ################# RUNNING MIG BATCH ###################
MIG: 16:09:47 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:09:47 : synp_flow:  -- synthesis_mode: Other
MIG: 16:09:47 : outputDirectory: d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:09:47 : vivado_mode: xpg_bd
MIG: 16:09:47 : isPortInterface: 0
MIG: 16:09:47 : isPortInterface: 0
MIG: 16:09:47 : isPortInterface: 0
MIG: 16:09:47 : isPortInterface: 0
MIG: 16:09:47 : isPortInterface: 0
MIG: 16:09:47 : isPortInterface: 0
MIG: 16:09:47 : isPortInterface: 0
MIG: 16:09:47 : isPortInterface: 0
MIG: 16:09:47 : isPortInterface: 0
MIG: 16:09:47 : isPortInterface: 0
MIG: 16:09:47 : isPortInterface: 0
MIG: 16:09:47 : isPortInterface: 0
MIG: 16:09:47 : isPortInterface: 0
MIG: 16:09:47 : isPortInterface: 0
MIG: 16:09:47 : isPortInterface: 0
MIG: 16:09:47 : isPortInterface: 0
MIG: 16:09:47 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 1
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 : isPortInterface: 0
MIG: 16:09:48 :  locked false  
MIG: 16:09:48 : HDL Language: Verilog
MIG: 16:09:48 : compInfo: false
MIG: 16:09:48 : Vivado Options xc7a100t csg324 -1
MIG: 16:09:48 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:09:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:09:48 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 16:09:48 : I am in catch area
MIG: 16:09:48 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:09:58 : XML_INPUT_FILE: d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:09:58 : Component_Name: design_1_mig_7series_0_0
MIG: 16:09:58 : Moving design_1_mig_7series_0_0 ...
MIG: 16:09:58 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:09:58 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:09:58 : Running vlog_synth_rpr.xit
MIG: 16:09:58 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:09:58 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 16:09:58 : ################# RUNNING MIG BATCH ###################
MIG: 16:09:58 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:09:58 : synp_flow:  -- synthesis_mode: Other
MIG: 16:09:58 : outputDirectory: d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:09:58 : vivado_mode: xpg_bd
MIG: 16:09:58 : isPortInterface: 0
MIG: 16:09:58 : isPortInterface: 0
MIG: 16:09:58 : isPortInterface: 0
MIG: 16:09:58 : isPortInterface: 0
MIG: 16:09:58 : isPortInterface: 0
MIG: 16:09:58 : isPortInterface: 0
MIG: 16:09:58 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 1
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 : isPortInterface: 0
MIG: 16:09:59 :  locked false  
MIG: 16:09:59 : HDL Language: Verilog
MIG: 16:09:59 : compInfo: false
MIG: 16:09:59 : Vivado Options xc7a100t csg324 -1
MIG: 16:09:59 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:09:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:09:59 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 16:09:59 : I am in catch area
MIG: 16:09:59 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:10:06 : XML_INPUT_FILE: d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:10:06 : Component_Name: design_1_mig_7series_0_0
MIG: 16:10:06 : Moving design_1_mig_7series_0_0 ...
MIG: 16:10:07 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:10:07 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:10:07 : Running simulation.xit
MIG: 16:10:07 : ################# RUNNING MIG BATCH ###################
MIG: 16:10:07 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:10:07 : synp_flow:  -- synthesis_mode: Other
MIG: 16:10:07 : outputDirectory: d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:10:07 : vivado_mode: xpg_bd
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:07 : isPortInterface: 0
MIG: 16:10:08 : isPortInterface: 0
MIG: 16:10:08 : isPortInterface: 0
MIG: 16:10:08 : isPortInterface: 0
MIG: 16:10:08 : isPortInterface: 0
MIG: 16:10:08 : isPortInterface: 0
MIG: 16:10:08 : isPortInterface: 0
MIG: 16:10:08 : isPortInterface: 0
MIG: 16:10:08 : isPortInterface: 1
MIG: 16:10:08 : isPortInterface: 0
MIG: 16:10:08 : isPortInterface: 0
MIG: 16:10:08 : isPortInterface: 0
MIG: 16:10:08 : isPortInterface: 0
MIG: 16:10:08 : isPortInterface: 0
MIG: 16:10:08 : isPortInterface: 0
MIG: 16:10:08 : isPortInterface: 0
MIG: 16:10:08 : isPortInterface: 0
MIG: 16:10:08 : isPortInterface: 0
MIG: 16:10:08 : isPortInterface: 0
MIG: 16:10:08 :  locked false  
MIG: 16:10:08 : HDL Language: Verilog
MIG: 16:10:08 : compInfo: false
MIG: 16:10:08 : Vivado Options xc7a100t csg324 -1
MIG: 16:10:08 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:10:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:10:08 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 16:10:08 : I am in catch area
MIG: 16:10:08 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:10:15 : XML_INPUT_FILE: d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:10:15 : Component_Name: design_1_mig_7series_0_0
MIG: 16:10:15 : Moving design_1_mig_7series_0_0 ...
MIG: 16:10:15 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:10:15 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:10:15 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:10:15 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:10:15 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 16:10:15 : ################# RUNNING MIG BATCH ###################
MIG: 16:10:15 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:10:15 : synp_flow:  -- synthesis_mode: Other
MIG: 16:10:15 : outputDirectory: d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:10:15 : vivado_mode: xpg_bd
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:15 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 1
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 : isPortInterface: 0
MIG: 16:10:16 :  locked false  
MIG: 16:10:16 : HDL Language: Verilog
MIG: 16:10:16 : compInfo: false
MIG: 16:10:16 : Vivado Options xc7a100t csg324 -1
MIG: 16:10:16 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:10:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:10:16 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 16:10:16 : I am in catch area
MIG: 16:10:16 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:10:23 : XML_INPUT_FILE: d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:10:23 : Component_Name: design_1_mig_7series_0_0
MIG: 16:10:23 : Moving design_1_mig_7series_0_0 ...
MIG: 16:10:23 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:10:23 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:10:24 : Running implementation.xit
MIG: 16:10:24 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:10:24 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 16:10:24 : ################# RUNNING MIG BATCH ###################
MIG: 16:10:24 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:10:24 : synp_flow:  -- synthesis_mode: Other
MIG: 16:10:24 : outputDirectory: d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:10:24 : vivado_mode: xpg_bd
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 1
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 : isPortInterface: 0
MIG: 16:10:24 :  locked false  
MIG: 16:10:24 : HDL Language: Verilog
MIG: 16:10:24 : compInfo: false
MIG: 16:10:24 : Vivado Options xc7a100t csg324 -1
MIG: 16:10:24 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:10:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:10:24 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 16:10:24 : I am in catch area
MIG: 16:10:24 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:10:32 : XML_INPUT_FILE: d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:10:32 : Component_Name: design_1_mig_7series_0_0
MIG: 16:10:32 : Moving design_1_mig_7series_0_0 ...
MIG: 16:10:32 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:10:32 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:45:50 : xml_input_file: board.prj
MIG: 16:45:50 : Absolute path of xml_input_file: d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:45:50 : xml_input_file: board.prj
MIG: 16:45:50 : Absolute path of xml_input_file: d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:46:01 : Running synthesis.xit
MIG: 16:46:01 : ################# RUNNING MIG BATCH ###################
MIG: 16:46:01 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:46:01 : synp_flow:  -- synthesis_mode: Other
MIG: 16:46:01 : outputDirectory: d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:46:01 : vivado_mode: xpg_bd
MIG: 16:46:01 : isPortInterface: 0
MIG: 16:46:01 : isPortInterface: 0
MIG: 16:46:01 : isPortInterface: 0
MIG: 16:46:01 : isPortInterface: 0
MIG: 16:46:01 : isPortInterface: 0
MIG: 16:46:01 : isPortInterface: 0
MIG: 16:46:01 : isPortInterface: 0
MIG: 16:46:01 : isPortInterface: 0
MIG: 16:46:01 : isPortInterface: 0
MIG: 16:46:01 : isPortInterface: 0
MIG: 16:46:01 : isPortInterface: 0
MIG: 16:46:01 : isPortInterface: 0
MIG: 16:46:01 : isPortInterface: 0
MIG: 16:46:01 : isPortInterface: 0
MIG: 16:46:01 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 1
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 :  locked false  
MIG: 16:46:02 : HDL Language: Verilog
MIG: 16:46:02 : compInfo: false
MIG: 16:46:02 : Vivado Options xc7a100t csg324 -1
MIG: 16:46:02 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:46:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:46:02 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 16:46:02 : I am in catch area
MIG: 16:46:02 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:46:10 : XML_INPUT_FILE: d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:46:10 : Component_Name: design_1_mig_7series_0_0
MIG: 16:46:10 : Moving design_1_mig_7series_0_0 ...
MIG: 16:46:10 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:46:10 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:46:11 : Running vlog_synth_rpr.xit
MIG: 16:46:11 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:46:11 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 16:46:11 : ################# RUNNING MIG BATCH ###################
MIG: 16:46:11 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:46:11 : synp_flow:  -- synthesis_mode: Other
MIG: 16:46:11 : outputDirectory: d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:46:11 : vivado_mode: xpg_bd
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 1
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 : isPortInterface: 0
MIG: 16:46:11 :  locked false  
MIG: 16:46:11 : HDL Language: Verilog
MIG: 16:46:11 : compInfo: false
MIG: 16:46:11 : Vivado Options xc7a100t csg324 -1
MIG: 16:46:11 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:46:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:46:11 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 16:46:11 : I am in catch area
MIG: 16:46:11 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:46:19 : XML_INPUT_FILE: d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:46:19 : Component_Name: design_1_mig_7series_0_0
MIG: 16:46:19 : Moving design_1_mig_7series_0_0 ...
MIG: 16:46:19 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:46:19 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:46:19 : Running simulation.xit
MIG: 16:46:19 : ################# RUNNING MIG BATCH ###################
MIG: 16:46:19 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:46:19 : synp_flow:  -- synthesis_mode: Other
MIG: 16:46:19 : outputDirectory: d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:46:19 : vivado_mode: xpg_bd
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:19 : isPortInterface: 0
MIG: 16:46:20 : isPortInterface: 0
MIG: 16:46:20 : isPortInterface: 0
MIG: 16:46:20 : isPortInterface: 0
MIG: 16:46:20 : isPortInterface: 0
MIG: 16:46:20 : isPortInterface: 0
MIG: 16:46:20 : isPortInterface: 0
MIG: 16:46:20 : isPortInterface: 0
MIG: 16:46:20 : isPortInterface: 0
MIG: 16:46:20 : isPortInterface: 0
MIG: 16:46:20 : isPortInterface: 0
MIG: 16:46:20 : isPortInterface: 0
MIG: 16:46:20 : isPortInterface: 0
MIG: 16:46:20 : isPortInterface: 0
MIG: 16:46:20 : isPortInterface: 0
MIG: 16:46:20 : isPortInterface: 0
MIG: 16:46:20 : isPortInterface: 0
MIG: 16:46:20 : isPortInterface: 0
MIG: 16:46:20 : isPortInterface: 0
MIG: 16:46:20 : isPortInterface: 0
MIG: 16:46:20 : isPortInterface: 0
MIG: 16:46:20 : isPortInterface: 0
MIG: 16:46:20 : isPortInterface: 0
MIG: 16:46:20 : isPortInterface: 0
MIG: 16:46:20 : isPortInterface: 0
MIG: 16:46:20 : isPortInterface: 0
MIG: 16:46:20 : isPortInterface: 0
MIG: 16:46:20 : isPortInterface: 0
MIG: 16:46:20 : isPortInterface: 0
MIG: 16:46:20 : isPortInterface: 1
MIG: 16:46:20 : isPortInterface: 0
MIG: 16:46:20 : isPortInterface: 0
MIG: 16:46:20 : isPortInterface: 0
MIG: 16:46:20 : isPortInterface: 0
MIG: 16:46:20 : isPortInterface: 0
MIG: 16:46:20 : isPortInterface: 0
MIG: 16:46:20 : isPortInterface: 0
MIG: 16:46:20 : isPortInterface: 0
MIG: 16:46:20 : isPortInterface: 0
MIG: 16:46:20 : isPortInterface: 0
MIG: 16:46:20 :  locked false  
MIG: 16:46:20 : HDL Language: Verilog
MIG: 16:46:20 : compInfo: false
MIG: 16:46:20 : Vivado Options xc7a100t csg324 -1
MIG: 16:46:20 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:46:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:46:20 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 16:46:20 : I am in catch area
MIG: 16:46:20 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:46:27 : XML_INPUT_FILE: d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:46:27 : Component_Name: design_1_mig_7series_0_0
MIG: 16:46:27 : Moving design_1_mig_7series_0_0 ...
MIG: 16:46:27 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:46:27 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:46:27 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:46:27 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:46:27 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 16:46:27 : ################# RUNNING MIG BATCH ###################
MIG: 16:46:27 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:46:27 : synp_flow:  -- synthesis_mode: Other
MIG: 16:46:27 : outputDirectory: d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:46:27 : vivado_mode: xpg_bd
MIG: 16:46:27 : isPortInterface: 0
MIG: 16:46:27 : isPortInterface: 0
MIG: 16:46:27 : isPortInterface: 0
MIG: 16:46:27 : isPortInterface: 0
MIG: 16:46:27 : isPortInterface: 0
MIG: 16:46:27 : isPortInterface: 0
MIG: 16:46:27 : isPortInterface: 0
MIG: 16:46:27 : isPortInterface: 0
MIG: 16:46:27 : isPortInterface: 0
MIG: 16:46:27 : isPortInterface: 0
MIG: 16:46:27 : isPortInterface: 0
MIG: 16:46:27 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 1
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 : isPortInterface: 0
MIG: 16:46:28 :  locked false  
MIG: 16:46:28 : HDL Language: Verilog
MIG: 16:46:28 : compInfo: false
MIG: 16:46:28 : Vivado Options xc7a100t csg324 -1
MIG: 16:46:28 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:46:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:46:28 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 16:46:28 : I am in catch area
MIG: 16:46:28 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:46:35 : XML_INPUT_FILE: d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:46:35 : Component_Name: design_1_mig_7series_0_0
MIG: 16:46:35 : Moving design_1_mig_7series_0_0 ...
MIG: 16:46:36 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:46:36 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:46:36 : Running implementation.xit
MIG: 16:46:36 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:46:36 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 16:46:36 : ################# RUNNING MIG BATCH ###################
MIG: 16:46:36 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:46:36 : synp_flow:  -- synthesis_mode: Other
MIG: 16:46:36 : outputDirectory: d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:46:36 : vivado_mode: xpg_bd
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:36 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 1
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 : isPortInterface: 0
MIG: 16:46:37 :  locked false  
MIG: 16:46:37 : HDL Language: Verilog
MIG: 16:46:37 : compInfo: false
MIG: 16:46:37 : Vivado Options xc7a100t csg324 -1
MIG: 16:46:37 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:46:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:46:37 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 16:46:37 : I am in catch area
MIG: 16:46:37 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:46:44 : XML_INPUT_FILE: d:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:46:44 : Component_Name: design_1_mig_7series_0_0
MIG: 16:46:44 : Moving design_1_mig_7series_0_0 ...
MIG: 16:46:44 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:46:44 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 22:30:25 : xml_input_file: board.prj
MIG: 22:30:26 : Absolute path of xml_input_file: g:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:30:26 : xml_input_file: board.prj
MIG: 22:30:26 : Absolute path of xml_input_file: g:/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 09:58:56 : xml_input_file: board.prj
MIG: 09:58:56 : Absolute path of xml_input_file: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 09:58:56 : xml_input_file: board.prj
MIG: 09:58:56 : Absolute path of xml_input_file: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 09:59:26 : Running synthesis.xit
MIG: 09:59:26 : ################# RUNNING MIG BATCH ###################
MIG: 09:59:26 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 09:59:26 : synp_flow:  -- synthesis_mode: Other
MIG: 09:59:26 : outputDirectory: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 09:59:26 : vivado_mode: xpg_bd
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 1
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 : isPortInterface: 0
MIG: 09:59:26 :  locked false  
MIG: 09:59:26 : HDL Language: Verilog
MIG: 09:59:26 : compInfo: false
MIG: 09:59:26 : Vivado Options xc7a100t csg324 -1
MIG: 09:59:26 : 1: xc7a100t 2: csg324 3: -1
MIG: 09:59:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:59:26 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 09:59:26 : I am in catch area
MIG: 09:59:27 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 09:59:38 : XML_INPUT_FILE: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 09:59:38 : Component_Name: design_1_mig_7series_0_0
MIG: 09:59:38 : Moving design_1_mig_7series_0_0 ...
MIG: 09:59:38 : Moving design_1_mig_7series_0_0.veo ...
MIG: 09:59:38 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 09:59:39 : Running vlog_synth_rpr.xit
MIG: 09:59:39 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 09:59:39 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 09:59:39 : ################# RUNNING MIG BATCH ###################
MIG: 09:59:39 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 09:59:39 : synp_flow:  -- synthesis_mode: Other
MIG: 09:59:39 : outputDirectory: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 09:59:39 : vivado_mode: xpg_bd
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 1
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 : isPortInterface: 0
MIG: 09:59:39 :  locked false  
MIG: 09:59:39 : HDL Language: Verilog
MIG: 09:59:39 : compInfo: false
MIG: 09:59:39 : Vivado Options xc7a100t csg324 -1
MIG: 09:59:39 : 1: xc7a100t 2: csg324 3: -1
MIG: 09:59:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:59:39 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 09:59:39 : I am in catch area
MIG: 09:59:39 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 09:59:46 : XML_INPUT_FILE: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 09:59:46 : Component_Name: design_1_mig_7series_0_0
MIG: 09:59:46 : Moving design_1_mig_7series_0_0 ...
MIG: 09:59:46 : Moving design_1_mig_7series_0_0.veo ...
MIG: 09:59:46 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 09:59:46 : Running simulation.xit
MIG: 09:59:46 : ################# RUNNING MIG BATCH ###################
MIG: 09:59:46 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 09:59:46 : synp_flow:  -- synthesis_mode: Other
MIG: 09:59:46 : outputDirectory: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 09:59:46 : vivado_mode: xpg_bd
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:46 : isPortInterface: 0
MIG: 09:59:47 : isPortInterface: 0
MIG: 09:59:47 : isPortInterface: 0
MIG: 09:59:47 : isPortInterface: 0
MIG: 09:59:47 : isPortInterface: 0
MIG: 09:59:47 : isPortInterface: 0
MIG: 09:59:47 : isPortInterface: 0
MIG: 09:59:47 : isPortInterface: 0
MIG: 09:59:47 : isPortInterface: 0
MIG: 09:59:47 : isPortInterface: 0
MIG: 09:59:47 : isPortInterface: 0
MIG: 09:59:47 : isPortInterface: 0
MIG: 09:59:47 : isPortInterface: 0
MIG: 09:59:47 : isPortInterface: 0
MIG: 09:59:47 : isPortInterface: 0
MIG: 09:59:47 : isPortInterface: 0
MIG: 09:59:47 : isPortInterface: 0
MIG: 09:59:47 : isPortInterface: 0
MIG: 09:59:47 : isPortInterface: 0
MIG: 09:59:47 : isPortInterface: 0
MIG: 09:59:47 : isPortInterface: 0
MIG: 09:59:47 : isPortInterface: 0
MIG: 09:59:47 : isPortInterface: 0
MIG: 09:59:47 : isPortInterface: 0
MIG: 09:59:47 : isPortInterface: 0
MIG: 09:59:47 : isPortInterface: 0
MIG: 09:59:47 : isPortInterface: 0
MIG: 09:59:47 : isPortInterface: 0
MIG: 09:59:47 : isPortInterface: 0
MIG: 09:59:47 : isPortInterface: 0
MIG: 09:59:47 : isPortInterface: 0
MIG: 09:59:47 : isPortInterface: 1
MIG: 09:59:47 : isPortInterface: 0
MIG: 09:59:47 : isPortInterface: 0
MIG: 09:59:47 : isPortInterface: 0
MIG: 09:59:47 : isPortInterface: 0
MIG: 09:59:47 : isPortInterface: 0
MIG: 09:59:47 : isPortInterface: 0
MIG: 09:59:47 : isPortInterface: 0
MIG: 09:59:47 : isPortInterface: 0
MIG: 09:59:47 : isPortInterface: 0
MIG: 09:59:47 : isPortInterface: 0
MIG: 09:59:47 :  locked false  
MIG: 09:59:47 : HDL Language: Verilog
MIG: 09:59:47 : compInfo: false
MIG: 09:59:47 : Vivado Options xc7a100t csg324 -1
MIG: 09:59:47 : 1: xc7a100t 2: csg324 3: -1
MIG: 09:59:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:59:47 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 09:59:47 : I am in catch area
MIG: 09:59:47 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 09:59:54 : XML_INPUT_FILE: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 09:59:54 : Component_Name: design_1_mig_7series_0_0
MIG: 09:59:54 : Moving design_1_mig_7series_0_0 ...
MIG: 09:59:54 : Moving design_1_mig_7series_0_0.veo ...
MIG: 09:59:54 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 09:59:54 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 09:59:54 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 09:59:54 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 09:59:54 : ################# RUNNING MIG BATCH ###################
MIG: 09:59:54 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 09:59:54 : synp_flow:  -- synthesis_mode: Other
MIG: 09:59:54 : outputDirectory: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 09:59:54 : vivado_mode: xpg_bd
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 1
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 : isPortInterface: 0
MIG: 09:59:54 :  locked false  
MIG: 09:59:54 : HDL Language: Verilog
MIG: 09:59:54 : compInfo: false
MIG: 09:59:54 : Vivado Options xc7a100t csg324 -1
MIG: 09:59:54 : 1: xc7a100t 2: csg324 3: -1
MIG: 09:59:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:59:54 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 09:59:54 : I am in catch area
MIG: 09:59:54 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:00:01 : XML_INPUT_FILE: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:00:01 : Component_Name: design_1_mig_7series_0_0
MIG: 10:00:01 : Moving design_1_mig_7series_0_0 ...
MIG: 10:00:02 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:00:02 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:00:02 : Running implementation.xit
MIG: 10:00:02 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:00:02 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 10:00:02 : ################# RUNNING MIG BATCH ###################
MIG: 10:00:02 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:00:02 : synp_flow:  -- synthesis_mode: Other
MIG: 10:00:02 : outputDirectory: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:00:02 : vivado_mode: xpg_bd
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 1
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 : isPortInterface: 0
MIG: 10:00:02 :  locked false  
MIG: 10:00:02 : HDL Language: Verilog
MIG: 10:00:02 : compInfo: false
MIG: 10:00:02 : Vivado Options xc7a100t csg324 -1
MIG: 10:00:02 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:00:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:00:02 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 10:00:02 : I am in catch area
MIG: 10:00:02 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:00:09 : XML_INPUT_FILE: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:00:09 : Component_Name: design_1_mig_7series_0_0
MIG: 10:00:09 : Moving design_1_mig_7series_0_0 ...
MIG: 10:00:09 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:00:09 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:07:47 : Running synthesis.xit
MIG: 10:07:47 : ################# RUNNING MIG BATCH ###################
MIG: 10:07:47 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:07:47 : synp_flow:  -- synthesis_mode: Other
MIG: 10:07:47 : outputDirectory: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:07:47 : vivado_mode: xpg_bd
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 1
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 : isPortInterface: 0
MIG: 10:07:47 :  locked false  
MIG: 10:07:47 : HDL Language: Verilog
MIG: 10:07:47 : compInfo: false
MIG: 10:07:47 : Vivado Options xc7a100t csg324 -1
MIG: 10:07:47 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:07:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:07:47 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 10:07:47 : I am in catch area
MIG: 10:07:47 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:07:54 : XML_INPUT_FILE: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:07:54 : Component_Name: design_1_mig_7series_0_0
MIG: 10:07:54 : Moving design_1_mig_7series_0_0 ...
MIG: 10:07:54 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:07:54 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:07:55 : Running vlog_synth_rpr.xit
MIG: 10:07:55 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:07:55 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 10:07:55 : ################# RUNNING MIG BATCH ###################
MIG: 10:07:55 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:07:55 : synp_flow:  -- synthesis_mode: Other
MIG: 10:07:55 : outputDirectory: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:07:55 : vivado_mode: xpg_bd
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 1
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 : isPortInterface: 0
MIG: 10:07:55 :  locked false  
MIG: 10:07:55 : HDL Language: Verilog
MIG: 10:07:55 : compInfo: false
MIG: 10:07:55 : Vivado Options xc7a100t csg324 -1
MIG: 10:07:55 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:07:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:07:55 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 10:07:55 : I am in catch area
MIG: 10:07:55 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:08:02 : XML_INPUT_FILE: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:08:02 : Component_Name: design_1_mig_7series_0_0
MIG: 10:08:02 : Moving design_1_mig_7series_0_0 ...
MIG: 10:08:02 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:08:02 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:08:02 : Running simulation.xit
MIG: 10:08:02 : ################# RUNNING MIG BATCH ###################
MIG: 10:08:02 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:08:02 : synp_flow:  -- synthesis_mode: Other
MIG: 10:08:02 : outputDirectory: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:08:02 : vivado_mode: xpg_bd
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:02 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 1
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 : isPortInterface: 0
MIG: 10:08:03 :  locked false  
MIG: 10:08:03 : HDL Language: Verilog
MIG: 10:08:03 : compInfo: false
MIG: 10:08:03 : Vivado Options xc7a100t csg324 -1
MIG: 10:08:03 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:08:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:08:03 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 10:08:03 : I am in catch area
MIG: 10:08:03 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:08:10 : XML_INPUT_FILE: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:08:10 : Component_Name: design_1_mig_7series_0_0
MIG: 10:08:10 : Moving design_1_mig_7series_0_0 ...
MIG: 10:08:10 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:08:10 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:08:10 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 10:08:10 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:08:10 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 10:08:10 : ################# RUNNING MIG BATCH ###################
MIG: 10:08:10 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:08:10 : synp_flow:  -- synthesis_mode: Other
MIG: 10:08:10 : outputDirectory: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:08:10 : vivado_mode: xpg_bd
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 1
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 : isPortInterface: 0
MIG: 10:08:10 :  locked false  
MIG: 10:08:10 : HDL Language: Verilog
MIG: 10:08:10 : compInfo: false
MIG: 10:08:10 : Vivado Options xc7a100t csg324 -1
MIG: 10:08:10 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:08:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:08:10 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 10:08:10 : I am in catch area
MIG: 10:08:10 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:08:18 : XML_INPUT_FILE: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:08:18 : Component_Name: design_1_mig_7series_0_0
MIG: 10:08:18 : Moving design_1_mig_7series_0_0 ...
MIG: 10:08:18 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:08:18 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:08:18 : Running implementation.xit
MIG: 10:08:18 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:08:18 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 10:08:18 : ################# RUNNING MIG BATCH ###################
MIG: 10:08:18 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:08:18 : synp_flow:  -- synthesis_mode: Other
MIG: 10:08:18 : outputDirectory: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:08:18 : vivado_mode: xpg_bd
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 1
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 : isPortInterface: 0
MIG: 10:08:18 :  locked false  
MIG: 10:08:18 : HDL Language: Verilog
MIG: 10:08:18 : compInfo: false
MIG: 10:08:18 : Vivado Options xc7a100t csg324 -1
MIG: 10:08:18 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:08:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:08:18 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 10:08:18 : I am in catch area
MIG: 10:08:18 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:08:25 : XML_INPUT_FILE: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:08:25 : Component_Name: design_1_mig_7series_0_0
MIG: 10:08:25 : Moving design_1_mig_7series_0_0 ...
MIG: 10:08:25 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:08:25 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:26:03 : Running synthesis.xit
MIG: 10:26:03 : ################# RUNNING MIG BATCH ###################
MIG: 10:26:03 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:26:03 : synp_flow:  -- synthesis_mode: Other
MIG: 10:26:03 : outputDirectory: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:26:03 : vivado_mode: xpg_bd
MIG: 10:26:03 : isPortInterface: 0
MIG: 10:26:03 : isPortInterface: 0
MIG: 10:26:03 : isPortInterface: 0
MIG: 10:26:03 : isPortInterface: 0
MIG: 10:26:03 : isPortInterface: 0
MIG: 10:26:03 : isPortInterface: 0
MIG: 10:26:03 : isPortInterface: 0
MIG: 10:26:03 : isPortInterface: 0
MIG: 10:26:03 : isPortInterface: 0
MIG: 10:26:03 : isPortInterface: 0
MIG: 10:26:03 : isPortInterface: 0
MIG: 10:26:03 : isPortInterface: 0
MIG: 10:26:03 : isPortInterface: 0
MIG: 10:26:03 : isPortInterface: 0
MIG: 10:26:03 : isPortInterface: 0
MIG: 10:26:03 : isPortInterface: 0
MIG: 10:26:03 : isPortInterface: 0
MIG: 10:26:03 : isPortInterface: 0
MIG: 10:26:03 : isPortInterface: 0
MIG: 10:26:03 : isPortInterface: 0
MIG: 10:26:03 : isPortInterface: 0
MIG: 10:26:03 : isPortInterface: 0
MIG: 10:26:03 : isPortInterface: 0
MIG: 10:26:03 : isPortInterface: 0
MIG: 10:26:03 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 1
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 : isPortInterface: 0
MIG: 10:26:04 :  locked false  
MIG: 10:26:04 : HDL Language: Verilog
MIG: 10:26:04 : compInfo: false
MIG: 10:26:04 : Vivado Options xc7a100t csg324 -1
MIG: 10:26:04 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:26:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:26:04 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 10:26:04 : I am in catch area
MIG: 10:26:04 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:26:11 : XML_INPUT_FILE: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:26:11 : Component_Name: design_1_mig_7series_0_0
MIG: 10:26:11 : Moving design_1_mig_7series_0_0 ...
MIG: 10:26:11 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:26:11 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:26:11 : Running vlog_synth_rpr.xit
MIG: 10:26:11 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:26:11 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 10:26:11 : ################# RUNNING MIG BATCH ###################
MIG: 10:26:11 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:26:11 : synp_flow:  -- synthesis_mode: Other
MIG: 10:26:11 : outputDirectory: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:26:11 : vivado_mode: xpg_bd
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:11 : isPortInterface: 0
MIG: 10:26:12 : isPortInterface: 0
MIG: 10:26:12 : isPortInterface: 0
MIG: 10:26:12 : isPortInterface: 0
MIG: 10:26:12 : isPortInterface: 0
MIG: 10:26:12 : isPortInterface: 0
MIG: 10:26:12 : isPortInterface: 0
MIG: 10:26:12 : isPortInterface: 0
MIG: 10:26:12 : isPortInterface: 0
MIG: 10:26:12 : isPortInterface: 0
MIG: 10:26:12 : isPortInterface: 0
MIG: 10:26:12 : isPortInterface: 0
MIG: 10:26:12 : isPortInterface: 0
MIG: 10:26:12 : isPortInterface: 0
MIG: 10:26:12 : isPortInterface: 0
MIG: 10:26:12 : isPortInterface: 0
MIG: 10:26:12 : isPortInterface: 0
MIG: 10:26:12 : isPortInterface: 0
MIG: 10:26:12 : isPortInterface: 0
MIG: 10:26:12 : isPortInterface: 0
MIG: 10:26:12 : isPortInterface: 0
MIG: 10:26:12 : isPortInterface: 0
MIG: 10:26:12 : isPortInterface: 0
MIG: 10:26:12 : isPortInterface: 0
MIG: 10:26:12 : isPortInterface: 0
MIG: 10:26:12 : isPortInterface: 0
MIG: 10:26:12 : isPortInterface: 0
MIG: 10:26:12 : isPortInterface: 0
MIG: 10:26:12 : isPortInterface: 0
MIG: 10:26:12 : isPortInterface: 0
MIG: 10:26:12 : isPortInterface: 0
MIG: 10:26:12 : isPortInterface: 0
MIG: 10:26:12 : isPortInterface: 0
MIG: 10:26:12 : isPortInterface: 1
MIG: 10:26:12 : isPortInterface: 0
MIG: 10:26:12 : isPortInterface: 0
MIG: 10:26:12 : isPortInterface: 0
MIG: 10:26:12 : isPortInterface: 0
MIG: 10:26:12 : isPortInterface: 0
MIG: 10:26:12 : isPortInterface: 0
MIG: 10:26:12 : isPortInterface: 0
MIG: 10:26:12 : isPortInterface: 0
MIG: 10:26:12 : isPortInterface: 0
MIG: 10:26:12 : isPortInterface: 0
MIG: 10:26:12 :  locked false  
MIG: 10:26:12 : HDL Language: Verilog
MIG: 10:26:12 : compInfo: false
MIG: 10:26:12 : Vivado Options xc7a100t csg324 -1
MIG: 10:26:12 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:26:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:26:12 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 10:26:12 : I am in catch area
MIG: 10:26:12 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:26:19 : XML_INPUT_FILE: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:26:19 : Component_Name: design_1_mig_7series_0_0
MIG: 10:26:19 : Moving design_1_mig_7series_0_0 ...
MIG: 10:26:19 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:26:19 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:26:19 : Running simulation.xit
MIG: 10:26:19 : ################# RUNNING MIG BATCH ###################
MIG: 10:26:19 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:26:19 : synp_flow:  -- synthesis_mode: Other
MIG: 10:26:19 : outputDirectory: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:26:19 : vivado_mode: xpg_bd
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 1
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 : isPortInterface: 0
MIG: 10:26:19 :  locked false  
MIG: 10:26:19 : HDL Language: Verilog
MIG: 10:26:19 : compInfo: false
MIG: 10:26:19 : Vivado Options xc7a100t csg324 -1
MIG: 10:26:19 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:26:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:26:19 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 10:26:19 : I am in catch area
MIG: 10:26:19 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:26:27 : XML_INPUT_FILE: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:26:27 : Component_Name: design_1_mig_7series_0_0
MIG: 10:26:27 : Moving design_1_mig_7series_0_0 ...
MIG: 10:26:27 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:26:27 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:26:27 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 10:26:27 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:26:27 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 10:26:27 : ################# RUNNING MIG BATCH ###################
MIG: 10:26:27 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:26:27 : synp_flow:  -- synthesis_mode: Other
MIG: 10:26:27 : outputDirectory: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:26:27 : vivado_mode: xpg_bd
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 1
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 : isPortInterface: 0
MIG: 10:26:27 :  locked false  
MIG: 10:26:27 : HDL Language: Verilog
MIG: 10:26:27 : compInfo: false
MIG: 10:26:27 : Vivado Options xc7a100t csg324 -1
MIG: 10:26:27 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:26:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:26:27 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 10:26:27 : I am in catch area
MIG: 10:26:27 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:26:34 : XML_INPUT_FILE: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:26:34 : Component_Name: design_1_mig_7series_0_0
MIG: 10:26:34 : Moving design_1_mig_7series_0_0 ...
MIG: 10:26:34 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:26:34 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:26:35 : Running implementation.xit
MIG: 10:26:35 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:26:35 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 10:26:35 : ################# RUNNING MIG BATCH ###################
MIG: 10:26:35 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:26:35 : synp_flow:  -- synthesis_mode: Other
MIG: 10:26:35 : outputDirectory: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:26:35 : vivado_mode: xpg_bd
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 1
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 : isPortInterface: 0
MIG: 10:26:35 :  locked false  
MIG: 10:26:35 : HDL Language: Verilog
MIG: 10:26:35 : compInfo: false
MIG: 10:26:35 : Vivado Options xc7a100t csg324 -1
MIG: 10:26:35 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:26:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:26:35 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 10:26:35 : I am in catch area
MIG: 10:26:35 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:26:42 : XML_INPUT_FILE: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:26:42 : Component_Name: design_1_mig_7series_0_0
MIG: 10:26:42 : Moving design_1_mig_7series_0_0 ...
MIG: 10:26:42 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:26:42 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 11:23:51 : xml_input_file: board.prj
MIG: 11:23:51 : Absolute path of xml_input_file: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 11:23:51 : In updateAllModelParams
MIG: 11:23:51 : XGUI hdlLanguage: Verilog
MIG: 11:23:51 : xgui vivado_mode: xpg_bd
MIG: 11:23:51 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:23:51 : Reading C:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 11:23:52 : 
MIG: 11:23:52 : Inside fn mem: DDR2
MIG: 11:23:52 : QDRII+ Inside fn ui: 81000000
MIG: 11:23:52 : cntrl:  memtype: DDR2
MIG: 11:23:52 : 
MIG: 11:23:52 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 11:23:52 : 
MIG: 11:23:52 : 
MIG: 11:23:52 : 
MIG: 11:23:52 : 
MIG: 11:23:52 :  polarity_value: 1
MIG: 11:23:52 : 
MIG: 11:23:52 : 
MIG: 11:23:52 : cntrl:  memtype: DDR2
MIG: 11:23:52 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 11:23:52 : 
MIG: 11:23:52 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 11:23:52 : 
MIG: 11:23:52 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 11:23:52 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 11:23:52 : 
MIG: 11:23:52 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 11:23:52 : 
MIG: 11:23:52 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 11:23:52 : 
MIG: 11:23:52 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 11:23:52 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:23:52 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 11:23:52 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 11:23:52 : 
MIG: 11:23:52 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 11:23:52 : 
MIG: 11:23:52 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 11:23:52 : 
MIG: 11:23:52 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 11:23:52 : 
MIG: 11:23:52 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 11:23:52 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 11:23:52 : 
MIG: 11:23:52 :  Valid Param: ECC ==> OFF
MIG: 11:23:52 : 
MIG: 11:23:52 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 11:23:52 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:23:52 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:23:52 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 11:23:52 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 11:23:52 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 11:23:52 : 
MIG: 11:23:52 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 11:23:52 : 
MIG: 11:23:52 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 11:23:52 : 
MIG: 11:23:52 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 11:23:52 : 
MIG: 11:23:52 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 11:23:52 : 
MIG: 11:23:52 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 11:23:52 : 
MIG: 11:23:52 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 11:23:52 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 11:23:52 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 11:23:52 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 11:23:52 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 11:23:52 :  Invalid Param: DDR2_AL ==> "0"
MIG: 11:23:52 :  Invalid Param: DDR2_nAL ==> 0
MIG: 11:23:52 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 11:23:52 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 11:23:52 :  Invalid Param: DDR2_CL ==> 5
MIG: 11:23:52 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 11:23:52 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 11:23:52 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 11:23:52 : 
MIG: 11:23:52 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 11:23:52 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 11:23:52 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 11:23:52 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 11:23:52 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 11:23:52 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 11:23:52 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 11:23:52 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 11:23:52 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 11:23:52 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 11:23:52 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 11:23:52 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 11:23:52 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 11:23:52 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 11:23:52 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 11:23:52 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 11:23:52 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 11:23:52 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 11:23:52 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 11:23:52 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 11:23:52 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 11:23:52 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 11:23:52 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 11:23:52 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 11:23:52 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 11:23:52 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:23:52 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 11:23:52 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:23:52 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 11:23:52 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 11:23:52 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:23:52 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:23:52 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 11:23:52 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 11:23:52 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 11:23:52 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 11:23:52 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 11:23:52 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 11:23:52 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 11:23:52 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 11:23:52 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 11:23:52 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 11:23:52 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 11:23:52 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 11:23:52 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:23:52 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 11:23:52 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 11:23:52 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 11:23:52 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 11:23:52 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 11:23:52 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 11:23:52 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 11:23:52 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 11:23:52 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 11:23:52 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:23:52 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:23:52 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:23:52 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:23:52 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:23:52 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:23:52 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:23:52 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:23:52 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:23:52 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:23:52 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:23:52 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:23:52 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:23:52 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:23:52 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:23:52 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:23:52 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 11:23:52 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:23:52 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:23:52 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:23:52 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:23:52 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:23:52 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 11:23:52 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:23:52 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 11:23:52 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 11:23:52 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 11:23:52 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 11:23:52 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:23:52 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 11:23:52 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 11:23:52 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 11:23:52 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 11:23:52 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 11:23:52 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:23:52 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 11:23:52 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:23:52 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 11:23:52 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 11:23:52 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 11:23:52 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 11:23:52 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:23:52 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 11:23:52 : 
MIG: 11:23:52 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 11:23:52 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 11:23:52 : 
MIG: 11:23:52 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 11:23:52 : 2
MIG: 11:23:52 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 11:23:52 : 
MIG: 11:23:52 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 11:23:52 : 
MIG: 11:23:52 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 11:23:52 : 
MIG: 11:23:52 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 11:23:52 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 11:23:52 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 11:23:52 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:23:52 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:23:52 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:23:52 : 
MIG: 11:23:52 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:23:52 : 
MIG: 11:23:52 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:23:52 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:23:52 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:23:52 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:23:52 : 
MIG: 11:23:52 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 11:23:52 : 
MIG: 11:23:52 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:23:52 : 
MIG: 11:23:52 : 
MIG: 11:23:52 : 
MIG: 11:23:52 : Same Interface
MIG: 11:23:53 : xml_input_file: board.prj
MIG: 11:23:53 : Absolute path of xml_input_file: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 11:31:42 : Running synthesis.xit
MIG: 11:31:42 : ################# RUNNING MIG BATCH ###################
MIG: 11:31:42 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 11:31:42 : synp_flow:  -- synthesis_mode: Other
MIG: 11:31:42 : outputDirectory: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 11:31:42 : vivado_mode: xpg_bd
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 1
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 : isPortInterface: 0
MIG: 11:31:42 :  locked false  
MIG: 11:31:42 : HDL Language: Verilog
MIG: 11:31:42 : compInfo: false
MIG: 11:31:42 : Vivado Options xc7a100t csg324 -1
MIG: 11:31:42 : 1: xc7a100t 2: csg324 3: -1
MIG: 11:31:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:31:42 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 11:31:42 : I am in catch area
MIG: 11:31:42 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 11:31:49 : XML_INPUT_FILE: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 11:31:49 : Component_Name: design_1_mig_7series_0_0
MIG: 11:31:49 : Moving design_1_mig_7series_0_0 ...
MIG: 11:31:50 : Moving design_1_mig_7series_0_0.veo ...
MIG: 11:31:50 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 11:31:50 : Running vlog_synth_rpr.xit
MIG: 11:31:50 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 11:31:50 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 11:31:50 : ################# RUNNING MIG BATCH ###################
MIG: 11:31:50 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 11:31:50 : synp_flow:  -- synthesis_mode: Other
MIG: 11:31:50 : outputDirectory: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 11:31:50 : vivado_mode: xpg_bd
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 1
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 : isPortInterface: 0
MIG: 11:31:50 :  locked false  
MIG: 11:31:50 : HDL Language: Verilog
MIG: 11:31:50 : compInfo: false
MIG: 11:31:50 : Vivado Options xc7a100t csg324 -1
MIG: 11:31:50 : 1: xc7a100t 2: csg324 3: -1
MIG: 11:31:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:31:50 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 11:31:50 : I am in catch area
MIG: 11:31:50 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 11:31:57 : XML_INPUT_FILE: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 11:31:57 : Component_Name: design_1_mig_7series_0_0
MIG: 11:31:57 : Moving design_1_mig_7series_0_0 ...
MIG: 11:31:57 : Moving design_1_mig_7series_0_0.veo ...
MIG: 11:31:57 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 11:31:58 : Running simulation.xit
MIG: 11:31:58 : ################# RUNNING MIG BATCH ###################
MIG: 11:31:58 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 11:31:58 : synp_flow:  -- synthesis_mode: Other
MIG: 11:31:58 : outputDirectory: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 11:31:58 : vivado_mode: xpg_bd
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 1
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 : isPortInterface: 0
MIG: 11:31:58 :  locked false  
MIG: 11:31:58 : HDL Language: Verilog
MIG: 11:31:58 : compInfo: false
MIG: 11:31:58 : Vivado Options xc7a100t csg324 -1
MIG: 11:31:58 : 1: xc7a100t 2: csg324 3: -1
MIG: 11:31:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:31:58 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 11:31:58 : I am in catch area
MIG: 11:31:58 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 11:32:05 : XML_INPUT_FILE: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 11:32:05 : Component_Name: design_1_mig_7series_0_0
MIG: 11:32:05 : Moving design_1_mig_7series_0_0 ...
MIG: 11:32:05 : Moving design_1_mig_7series_0_0.veo ...
MIG: 11:32:05 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 11:32:05 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 11:32:05 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 11:32:05 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 11:32:05 : ################# RUNNING MIG BATCH ###################
MIG: 11:32:05 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 11:32:05 : synp_flow:  -- synthesis_mode: Other
MIG: 11:32:05 : outputDirectory: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 11:32:05 : vivado_mode: xpg_bd
MIG: 11:32:05 : isPortInterface: 0
MIG: 11:32:05 : isPortInterface: 0
MIG: 11:32:05 : isPortInterface: 0
MIG: 11:32:05 : isPortInterface: 0
MIG: 11:32:05 : isPortInterface: 0
MIG: 11:32:05 : isPortInterface: 0
MIG: 11:32:05 : isPortInterface: 0
MIG: 11:32:05 : isPortInterface: 0
MIG: 11:32:05 : isPortInterface: 0
MIG: 11:32:05 : isPortInterface: 0
MIG: 11:32:05 : isPortInterface: 0
MIG: 11:32:05 : isPortInterface: 0
MIG: 11:32:05 : isPortInterface: 0
MIG: 11:32:05 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 1
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 : isPortInterface: 0
MIG: 11:32:06 :  locked false  
MIG: 11:32:06 : HDL Language: Verilog
MIG: 11:32:06 : compInfo: false
MIG: 11:32:06 : Vivado Options xc7a100t csg324 -1
MIG: 11:32:06 : 1: xc7a100t 2: csg324 3: -1
MIG: 11:32:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:32:06 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 11:32:06 : I am in catch area
MIG: 11:32:06 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 11:32:13 : XML_INPUT_FILE: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 11:32:13 : Component_Name: design_1_mig_7series_0_0
MIG: 11:32:13 : Moving design_1_mig_7series_0_0 ...
MIG: 11:32:13 : Moving design_1_mig_7series_0_0.veo ...
MIG: 11:32:13 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 11:32:13 : Running implementation.xit
MIG: 11:32:13 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 11:32:13 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 11:32:13 : ################# RUNNING MIG BATCH ###################
MIG: 11:32:13 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 11:32:13 : synp_flow:  -- synthesis_mode: Other
MIG: 11:32:13 : outputDirectory: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 11:32:13 : vivado_mode: xpg_bd
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:13 : isPortInterface: 0
MIG: 11:32:14 : isPortInterface: 0
MIG: 11:32:14 : isPortInterface: 0
MIG: 11:32:14 : isPortInterface: 0
MIG: 11:32:14 : isPortInterface: 0
MIG: 11:32:14 : isPortInterface: 0
MIG: 11:32:14 : isPortInterface: 0
MIG: 11:32:14 : isPortInterface: 0
MIG: 11:32:14 : isPortInterface: 0
MIG: 11:32:14 : isPortInterface: 0
MIG: 11:32:14 : isPortInterface: 0
MIG: 11:32:14 : isPortInterface: 0
MIG: 11:32:14 : isPortInterface: 0
MIG: 11:32:14 : isPortInterface: 0
MIG: 11:32:14 : isPortInterface: 0
MIG: 11:32:14 : isPortInterface: 0
MIG: 11:32:14 : isPortInterface: 0
MIG: 11:32:14 : isPortInterface: 1
MIG: 11:32:14 : isPortInterface: 0
MIG: 11:32:14 : isPortInterface: 0
MIG: 11:32:14 : isPortInterface: 0
MIG: 11:32:14 : isPortInterface: 0
MIG: 11:32:14 : isPortInterface: 0
MIG: 11:32:14 : isPortInterface: 0
MIG: 11:32:14 : isPortInterface: 0
MIG: 11:32:14 : isPortInterface: 0
MIG: 11:32:14 : isPortInterface: 0
MIG: 11:32:14 : isPortInterface: 0
MIG: 11:32:14 :  locked false  
MIG: 11:32:14 : HDL Language: Verilog
MIG: 11:32:14 : compInfo: false
MIG: 11:32:14 : Vivado Options xc7a100t csg324 -1
MIG: 11:32:14 : 1: xc7a100t 2: csg324 3: -1
MIG: 11:32:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:32:14 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 11:32:14 : I am in catch area
MIG: 11:32:14 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 11:32:21 : XML_INPUT_FILE: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 11:32:21 : Component_Name: design_1_mig_7series_0_0
MIG: 11:32:21 : Moving design_1_mig_7series_0_0 ...
MIG: 11:32:21 : Moving design_1_mig_7series_0_0.veo ...
MIG: 11:32:21 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:30:56 : Running synthesis.xit
MIG: 13:30:56 : ################# RUNNING MIG BATCH ###################
MIG: 13:30:56 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:30:56 : synp_flow:  -- synthesis_mode: Other
MIG: 13:30:56 : outputDirectory: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:30:56 : vivado_mode: xpg_bd
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 1
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 : isPortInterface: 0
MIG: 13:30:56 :  locked false  
MIG: 13:30:56 : HDL Language: Verilog
MIG: 13:30:56 : compInfo: false
MIG: 13:30:56 : Vivado Options xc7a100t csg324 -1
MIG: 13:30:56 : 1: xc7a100t 2: csg324 3: -1
MIG: 13:30:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:30:56 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:30:56 : I am in catch area
MIG: 13:30:56 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:31:04 : XML_INPUT_FILE: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:31:04 : Component_Name: design_1_mig_7series_0_0
MIG: 13:31:04 : Moving design_1_mig_7series_0_0 ...
MIG: 13:31:04 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:31:04 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:31:05 : Running vlog_synth_rpr.xit
MIG: 13:31:05 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:31:05 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 13:31:05 : ################# RUNNING MIG BATCH ###################
MIG: 13:31:05 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:31:05 : synp_flow:  -- synthesis_mode: Other
MIG: 13:31:05 : outputDirectory: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:31:05 : vivado_mode: xpg_bd
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 1
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 : isPortInterface: 0
MIG: 13:31:05 :  locked false  
MIG: 13:31:05 : HDL Language: Verilog
MIG: 13:31:05 : compInfo: false
MIG: 13:31:05 : Vivado Options xc7a100t csg324 -1
MIG: 13:31:05 : 1: xc7a100t 2: csg324 3: -1
MIG: 13:31:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:31:05 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:31:05 : I am in catch area
MIG: 13:31:05 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:31:13 : XML_INPUT_FILE: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:31:13 : Component_Name: design_1_mig_7series_0_0
MIG: 13:31:13 : Moving design_1_mig_7series_0_0 ...
MIG: 13:31:13 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:31:13 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:31:14 : Running simulation.xit
MIG: 13:31:14 : ################# RUNNING MIG BATCH ###################
MIG: 13:31:14 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:31:14 : synp_flow:  -- synthesis_mode: Other
MIG: 13:31:14 : outputDirectory: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:31:14 : vivado_mode: xpg_bd
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 1
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 : isPortInterface: 0
MIG: 13:31:14 :  locked false  
MIG: 13:31:14 : HDL Language: Verilog
MIG: 13:31:14 : compInfo: false
MIG: 13:31:14 : Vivado Options xc7a100t csg324 -1
MIG: 13:31:14 : 1: xc7a100t 2: csg324 3: -1
MIG: 13:31:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:31:14 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:31:14 : I am in catch area
MIG: 13:31:14 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:31:22 : XML_INPUT_FILE: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:31:22 : Component_Name: design_1_mig_7series_0_0
MIG: 13:31:22 : Moving design_1_mig_7series_0_0 ...
MIG: 13:31:22 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:31:22 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:31:22 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 13:31:22 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:31:22 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 13:31:22 : ################# RUNNING MIG BATCH ###################
MIG: 13:31:22 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:31:22 : synp_flow:  -- synthesis_mode: Other
MIG: 13:31:22 : outputDirectory: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:31:22 : vivado_mode: xpg_bd
MIG: 13:31:22 : isPortInterface: 0
MIG: 13:31:22 : isPortInterface: 0
MIG: 13:31:22 : isPortInterface: 0
MIG: 13:31:22 : isPortInterface: 0
MIG: 13:31:22 : isPortInterface: 0
MIG: 13:31:22 : isPortInterface: 0
MIG: 13:31:22 : isPortInterface: 0
MIG: 13:31:22 : isPortInterface: 0
MIG: 13:31:22 : isPortInterface: 0
MIG: 13:31:22 : isPortInterface: 0
MIG: 13:31:22 : isPortInterface: 0
MIG: 13:31:22 : isPortInterface: 0
MIG: 13:31:22 : isPortInterface: 0
MIG: 13:31:22 : isPortInterface: 0
MIG: 13:31:22 : isPortInterface: 0
MIG: 13:31:22 : isPortInterface: 0
MIG: 13:31:22 : isPortInterface: 0
MIG: 13:31:22 : isPortInterface: 0
MIG: 13:31:22 : isPortInterface: 0
MIG: 13:31:22 : isPortInterface: 0
MIG: 13:31:22 : isPortInterface: 0
MIG: 13:31:22 : isPortInterface: 0
MIG: 13:31:22 : isPortInterface: 0
MIG: 13:31:22 : isPortInterface: 0
MIG: 13:31:22 : isPortInterface: 0
MIG: 13:31:22 : isPortInterface: 0
MIG: 13:31:22 : isPortInterface: 0
MIG: 13:31:22 : isPortInterface: 0
MIG: 13:31:22 : isPortInterface: 0
MIG: 13:31:22 : isPortInterface: 0
MIG: 13:31:22 : isPortInterface: 0
MIG: 13:31:22 : isPortInterface: 0
MIG: 13:31:22 : isPortInterface: 0
MIG: 13:31:22 : isPortInterface: 0
MIG: 13:31:22 : isPortInterface: 0
MIG: 13:31:22 : isPortInterface: 0
MIG: 13:31:22 : isPortInterface: 0
MIG: 13:31:22 : isPortInterface: 0
MIG: 13:31:22 : isPortInterface: 0
MIG: 13:31:22 : isPortInterface: 0
MIG: 13:31:22 : isPortInterface: 0
MIG: 13:31:22 : isPortInterface: 0
MIG: 13:31:22 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 1
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 : isPortInterface: 0
MIG: 13:31:23 :  locked false  
MIG: 13:31:23 : HDL Language: Verilog
MIG: 13:31:23 : compInfo: false
MIG: 13:31:23 : Vivado Options xc7a100t csg324 -1
MIG: 13:31:23 : 1: xc7a100t 2: csg324 3: -1
MIG: 13:31:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:31:23 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:31:23 : I am in catch area
MIG: 13:31:23 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:31:31 : XML_INPUT_FILE: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:31:31 : Component_Name: design_1_mig_7series_0_0
MIG: 13:31:31 : Moving design_1_mig_7series_0_0 ...
MIG: 13:31:31 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:31:31 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:31:31 : Running implementation.xit
MIG: 13:31:31 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:31:31 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 13:31:31 : ################# RUNNING MIG BATCH ###################
MIG: 13:31:31 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:31:31 : synp_flow:  -- synthesis_mode: Other
MIG: 13:31:31 : outputDirectory: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:31:31 : vivado_mode: xpg_bd
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 1
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 : isPortInterface: 0
MIG: 13:31:31 :  locked false  
MIG: 13:31:31 : HDL Language: Verilog
MIG: 13:31:31 : compInfo: false
MIG: 13:31:31 : Vivado Options xc7a100t csg324 -1
MIG: 13:31:31 : 1: xc7a100t 2: csg324 3: -1
MIG: 13:31:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:31:31 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:31:31 : I am in catch area
MIG: 13:31:31 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:31:39 : XML_INPUT_FILE: c:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:31:39 : Component_Name: design_1_mig_7series_0_0
MIG: 13:31:39 : Moving design_1_mig_7series_0_0 ...
MIG: 13:31:39 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:31:39 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:31:54 : xml_input_file: board.prj
MIG: 17:31:54 : Absolute path of xml_input_file: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:31:54 : xml_input_file: board.prj
MIG: 17:31:54 : Absolute path of xml_input_file: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:32:41 : Running synthesis.xit
MIG: 17:32:41 : ################# RUNNING MIG BATCH ###################
MIG: 17:32:41 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:32:41 : synp_flow:  -- synthesis_mode: Other
MIG: 17:32:41 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:32:41 : vivado_mode: xpg_bd
MIG: 17:32:41 : isPortInterface: 0
MIG: 17:32:41 : isPortInterface: 0
MIG: 17:32:41 : isPortInterface: 0
MIG: 17:32:41 : isPortInterface: 0
MIG: 17:32:41 : isPortInterface: 0
MIG: 17:32:41 : isPortInterface: 0
MIG: 17:32:41 : isPortInterface: 0
MIG: 17:32:41 : isPortInterface: 0
MIG: 17:32:41 : isPortInterface: 0
MIG: 17:32:41 : isPortInterface: 0
MIG: 17:32:41 : isPortInterface: 0
MIG: 17:32:41 : isPortInterface: 0
MIG: 17:32:41 : isPortInterface: 0
MIG: 17:32:41 : isPortInterface: 0
MIG: 17:32:41 : isPortInterface: 0
MIG: 17:32:41 : isPortInterface: 0
MIG: 17:32:41 : isPortInterface: 0
MIG: 17:32:41 : isPortInterface: 0
MIG: 17:32:41 : isPortInterface: 0
MIG: 17:32:41 : isPortInterface: 0
MIG: 17:32:41 : isPortInterface: 0
MIG: 17:32:41 : isPortInterface: 0
MIG: 17:32:41 : isPortInterface: 0
MIG: 17:32:41 : isPortInterface: 0
MIG: 17:32:41 : isPortInterface: 0
MIG: 17:32:41 : isPortInterface: 0
MIG: 17:32:41 : isPortInterface: 0
MIG: 17:32:41 : isPortInterface: 0
MIG: 17:32:41 : isPortInterface: 0
MIG: 17:32:41 : isPortInterface: 0
MIG: 17:32:41 : isPortInterface: 0
MIG: 17:32:41 : isPortInterface: 0
MIG: 17:32:41 : isPortInterface: 0
MIG: 17:32:41 : isPortInterface: 0
MIG: 17:32:41 : isPortInterface: 0
MIG: 17:32:41 : isPortInterface: 0
MIG: 17:32:41 : isPortInterface: 0
MIG: 17:32:41 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 1
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 : isPortInterface: 0
MIG: 17:32:42 :  locked false  
MIG: 17:32:42 : HDL Language: Verilog
MIG: 17:32:42 : compInfo: false
MIG: 17:32:42 : Vivado Options xc7a100t csg324 -1
MIG: 17:32:42 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:32:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:32:42 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:32:42 : I am in catch area
MIG: 17:32:42 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:32:50 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:32:50 : Component_Name: design_1_mig_7series_0_0
MIG: 17:32:50 : Moving design_1_mig_7series_0_0 ...
MIG: 17:32:51 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:32:51 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:32:52 : Running vlog_synth_rpr.xit
MIG: 17:32:52 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:32:52 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 17:32:52 : ################# RUNNING MIG BATCH ###################
MIG: 17:32:52 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:32:52 : synp_flow:  -- synthesis_mode: Other
MIG: 17:32:52 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:32:52 : vivado_mode: xpg_bd
MIG: 17:32:52 : isPortInterface: 0
MIG: 17:32:52 : isPortInterface: 0
MIG: 17:32:52 : isPortInterface: 0
MIG: 17:32:52 : isPortInterface: 0
MIG: 17:32:52 : isPortInterface: 0
MIG: 17:32:52 : isPortInterface: 0
MIG: 17:32:52 : isPortInterface: 0
MIG: 17:32:52 : isPortInterface: 0
MIG: 17:32:52 : isPortInterface: 0
MIG: 17:32:52 : isPortInterface: 0
MIG: 17:32:52 : isPortInterface: 0
MIG: 17:32:52 : isPortInterface: 0
MIG: 17:32:52 : isPortInterface: 0
MIG: 17:32:52 : isPortInterface: 0
MIG: 17:32:52 : isPortInterface: 0
MIG: 17:32:52 : isPortInterface: 0
MIG: 17:32:52 : isPortInterface: 0
MIG: 17:32:52 : isPortInterface: 0
MIG: 17:32:52 : isPortInterface: 0
MIG: 17:32:52 : isPortInterface: 0
MIG: 17:32:52 : isPortInterface: 0
MIG: 17:32:52 : isPortInterface: 0
MIG: 17:32:52 : isPortInterface: 0
MIG: 17:32:52 : isPortInterface: 0
MIG: 17:32:52 : isPortInterface: 0
MIG: 17:32:52 : isPortInterface: 0
MIG: 17:32:52 : isPortInterface: 0
MIG: 17:32:52 : isPortInterface: 0
MIG: 17:32:52 : isPortInterface: 0
MIG: 17:32:52 : isPortInterface: 0
MIG: 17:32:52 : isPortInterface: 0
MIG: 17:32:52 : isPortInterface: 0
MIG: 17:32:52 : isPortInterface: 0
MIG: 17:32:52 : isPortInterface: 0
MIG: 17:32:52 : isPortInterface: 0
MIG: 17:32:52 : isPortInterface: 0
MIG: 17:32:52 : isPortInterface: 0
MIG: 17:32:52 : isPortInterface: 0
MIG: 17:32:52 : isPortInterface: 0
MIG: 17:32:52 : isPortInterface: 0
MIG: 17:32:52 : isPortInterface: 0
MIG: 17:32:52 : isPortInterface: 0
MIG: 17:32:52 : isPortInterface: 0
MIG: 17:32:52 : isPortInterface: 0
MIG: 17:32:52 : isPortInterface: 0
MIG: 17:32:52 : isPortInterface: 0
MIG: 17:32:52 : isPortInterface: 0
MIG: 17:32:52 : isPortInterface: 0
MIG: 17:32:52 : isPortInterface: 0
MIG: 17:32:52 : isPortInterface: 0
MIG: 17:32:52 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 1
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 : isPortInterface: 0
MIG: 17:32:53 :  locked false  
MIG: 17:32:53 : HDL Language: Verilog
MIG: 17:32:53 : compInfo: false
MIG: 17:32:53 : Vivado Options xc7a100t csg324 -1
MIG: 17:32:53 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:32:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:32:53 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:32:53 : I am in catch area
MIG: 17:32:53 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:33:00 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:33:00 : Component_Name: design_1_mig_7series_0_0
MIG: 17:33:00 : Moving design_1_mig_7series_0_0 ...
MIG: 17:33:02 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:33:02 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:33:02 : Running simulation.xit
MIG: 17:33:02 : ################# RUNNING MIG BATCH ###################
MIG: 17:33:02 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:33:02 : synp_flow:  -- synthesis_mode: Other
MIG: 17:33:02 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:33:02 : vivado_mode: xpg_bd
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:02 : isPortInterface: 0
MIG: 17:33:03 : isPortInterface: 0
MIG: 17:33:03 : isPortInterface: 0
MIG: 17:33:03 : isPortInterface: 0
MIG: 17:33:03 : isPortInterface: 0
MIG: 17:33:03 : isPortInterface: 0
MIG: 17:33:03 : isPortInterface: 0
MIG: 17:33:03 : isPortInterface: 0
MIG: 17:33:03 : isPortInterface: 0
MIG: 17:33:03 : isPortInterface: 0
MIG: 17:33:03 : isPortInterface: 0
MIG: 17:33:03 : isPortInterface: 0
MIG: 17:33:03 : isPortInterface: 0
MIG: 17:33:03 : isPortInterface: 0
MIG: 17:33:03 : isPortInterface: 0
MIG: 17:33:03 : isPortInterface: 0
MIG: 17:33:03 : isPortInterface: 0
MIG: 17:33:03 : isPortInterface: 0
MIG: 17:33:03 : isPortInterface: 0
MIG: 17:33:03 : isPortInterface: 0
MIG: 17:33:03 : isPortInterface: 1
MIG: 17:33:03 : isPortInterface: 0
MIG: 17:33:03 : isPortInterface: 0
MIG: 17:33:03 : isPortInterface: 0
MIG: 17:33:03 : isPortInterface: 0
MIG: 17:33:03 : isPortInterface: 0
MIG: 17:33:03 : isPortInterface: 0
MIG: 17:33:03 : isPortInterface: 0
MIG: 17:33:03 : isPortInterface: 0
MIG: 17:33:03 : isPortInterface: 0
MIG: 17:33:03 : isPortInterface: 0
MIG: 17:33:03 :  locked false  
MIG: 17:33:03 : HDL Language: Verilog
MIG: 17:33:03 : compInfo: false
MIG: 17:33:03 : Vivado Options xc7a100t csg324 -1
MIG: 17:33:03 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:33:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:33:03 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:33:03 : I am in catch area
MIG: 17:33:03 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:33:10 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:33:10 : Component_Name: design_1_mig_7series_0_0
MIG: 17:33:10 : Moving design_1_mig_7series_0_0 ...
MIG: 17:33:11 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:33:11 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:33:12 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:33:12 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:33:12 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 17:33:12 : ################# RUNNING MIG BATCH ###################
MIG: 17:33:12 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:33:12 : synp_flow:  -- synthesis_mode: Other
MIG: 17:33:12 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:33:12 : vivado_mode: xpg_bd
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 1
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 :  locked false  
MIG: 17:33:13 : HDL Language: Verilog
MIG: 17:33:13 : compInfo: false
MIG: 17:33:13 : Vivado Options xc7a100t csg324 -1
MIG: 17:33:13 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:33:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:33:13 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:33:13 : I am in catch area
MIG: 17:33:13 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:33:20 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:33:20 : Component_Name: design_1_mig_7series_0_0
MIG: 17:33:20 : Moving design_1_mig_7series_0_0 ...
MIG: 17:33:22 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:33:22 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:33:22 : Running implementation.xit
MIG: 17:33:22 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:33:22 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 17:33:22 : ################# RUNNING MIG BATCH ###################
MIG: 17:33:22 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:33:22 : synp_flow:  -- synthesis_mode: Other
MIG: 17:33:22 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:33:22 : vivado_mode: xpg_bd
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:22 : isPortInterface: 0
MIG: 17:33:23 : isPortInterface: 0
MIG: 17:33:23 : isPortInterface: 0
MIG: 17:33:23 : isPortInterface: 0
MIG: 17:33:23 : isPortInterface: 0
MIG: 17:33:23 : isPortInterface: 1
MIG: 17:33:23 : isPortInterface: 0
MIG: 17:33:23 : isPortInterface: 0
MIG: 17:33:23 : isPortInterface: 0
MIG: 17:33:23 : isPortInterface: 0
MIG: 17:33:23 : isPortInterface: 0
MIG: 17:33:23 : isPortInterface: 0
MIG: 17:33:23 : isPortInterface: 0
MIG: 17:33:23 : isPortInterface: 0
MIG: 17:33:23 : isPortInterface: 0
MIG: 17:33:23 : isPortInterface: 0
MIG: 17:33:23 :  locked false  
MIG: 17:33:23 : HDL Language: Verilog
MIG: 17:33:23 : compInfo: false
MIG: 17:33:23 : Vivado Options xc7a100t csg324 -1
MIG: 17:33:23 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:33:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:33:23 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:33:23 : I am in catch area
MIG: 17:33:23 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:33:30 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:33:30 : Component_Name: design_1_mig_7series_0_0
MIG: 17:33:30 : Moving design_1_mig_7series_0_0 ...
MIG: 17:33:31 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:33:31 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:50:52 : Running synthesis.xit
MIG: 17:50:52 : ################# RUNNING MIG BATCH ###################
MIG: 17:50:52 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:50:52 : synp_flow:  -- synthesis_mode: Other
MIG: 17:50:52 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:50:52 : vivado_mode: xpg_bd
MIG: 17:50:52 : isPortInterface: 0
MIG: 17:50:52 : isPortInterface: 0
MIG: 17:50:52 : isPortInterface: 0
MIG: 17:50:52 : isPortInterface: 0
MIG: 17:50:52 : isPortInterface: 0
MIG: 17:50:52 : isPortInterface: 0
MIG: 17:50:52 : isPortInterface: 0
MIG: 17:50:52 : isPortInterface: 0
MIG: 17:50:52 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 1
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 : isPortInterface: 0
MIG: 17:50:53 :  locked false  
MIG: 17:50:53 : HDL Language: Verilog
MIG: 17:50:53 : compInfo: false
MIG: 17:50:53 : Vivado Options xc7a100t csg324 -1
MIG: 17:50:53 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:50:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:50:53 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:50:53 : I am in catch area
MIG: 17:50:53 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:51:01 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:51:01 : Component_Name: design_1_mig_7series_0_0
MIG: 17:51:01 : Moving design_1_mig_7series_0_0 ...
MIG: 17:51:02 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:51:02 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:51:03 : Running vlog_synth_rpr.xit
MIG: 17:51:03 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:51:03 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 17:51:03 : ################# RUNNING MIG BATCH ###################
MIG: 17:51:03 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:51:03 : synp_flow:  -- synthesis_mode: Other
MIG: 17:51:03 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:51:03 : vivado_mode: xpg_bd
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:03 : isPortInterface: 0
MIG: 17:51:04 : isPortInterface: 0
MIG: 17:51:04 : isPortInterface: 0
MIG: 17:51:04 : isPortInterface: 0
MIG: 17:51:04 : isPortInterface: 1
MIG: 17:51:04 : isPortInterface: 0
MIG: 17:51:04 : isPortInterface: 0
MIG: 17:51:04 : isPortInterface: 0
MIG: 17:51:04 : isPortInterface: 0
MIG: 17:51:04 : isPortInterface: 0
MIG: 17:51:04 : isPortInterface: 0
MIG: 17:51:04 : isPortInterface: 0
MIG: 17:51:04 : isPortInterface: 0
MIG: 17:51:04 : isPortInterface: 0
MIG: 17:51:04 : isPortInterface: 0
MIG: 17:51:04 :  locked false  
MIG: 17:51:04 : HDL Language: Verilog
MIG: 17:51:04 : compInfo: false
MIG: 17:51:04 : Vivado Options xc7a100t csg324 -1
MIG: 17:51:04 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:51:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:51:04 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:51:04 : I am in catch area
MIG: 17:51:04 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:51:11 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:51:11 : Component_Name: design_1_mig_7series_0_0
MIG: 17:51:11 : Moving design_1_mig_7series_0_0 ...
MIG: 17:51:12 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:51:12 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:51:13 : Running simulation.xit
MIG: 17:51:13 : ################# RUNNING MIG BATCH ###################
MIG: 17:51:13 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:51:13 : synp_flow:  -- synthesis_mode: Other
MIG: 17:51:13 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:51:13 : vivado_mode: xpg_bd
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 1
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 : isPortInterface: 0
MIG: 17:51:13 :  locked false  
MIG: 17:51:13 : HDL Language: Verilog
MIG: 17:51:13 : compInfo: false
MIG: 17:51:13 : Vivado Options xc7a100t csg324 -1
MIG: 17:51:13 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:51:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:51:13 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:51:13 : I am in catch area
MIG: 17:51:13 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:51:21 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:51:21 : Component_Name: design_1_mig_7series_0_0
MIG: 17:51:21 : Moving design_1_mig_7series_0_0 ...
MIG: 17:51:22 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:51:22 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:51:23 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:51:23 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:51:23 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 17:51:23 : ################# RUNNING MIG BATCH ###################
MIG: 17:51:23 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:51:23 : synp_flow:  -- synthesis_mode: Other
MIG: 17:51:23 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:51:23 : vivado_mode: xpg_bd
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:23 : isPortInterface: 0
MIG: 17:51:24 : isPortInterface: 0
MIG: 17:51:24 : isPortInterface: 0
MIG: 17:51:24 : isPortInterface: 0
MIG: 17:51:24 : isPortInterface: 0
MIG: 17:51:24 : isPortInterface: 0
MIG: 17:51:24 : isPortInterface: 0
MIG: 17:51:24 : isPortInterface: 0
MIG: 17:51:24 : isPortInterface: 0
MIG: 17:51:24 : isPortInterface: 0
MIG: 17:51:24 : isPortInterface: 0
MIG: 17:51:24 : isPortInterface: 0
MIG: 17:51:24 : isPortInterface: 0
MIG: 17:51:24 : isPortInterface: 0
MIG: 17:51:24 : isPortInterface: 0
MIG: 17:51:24 : isPortInterface: 0
MIG: 17:51:24 : isPortInterface: 0
MIG: 17:51:24 : isPortInterface: 0
MIG: 17:51:24 : isPortInterface: 0
MIG: 17:51:24 : isPortInterface: 0
MIG: 17:51:24 : isPortInterface: 0
MIG: 17:51:24 : isPortInterface: 0
MIG: 17:51:24 : isPortInterface: 0
MIG: 17:51:24 : isPortInterface: 0
MIG: 17:51:24 : isPortInterface: 0
MIG: 17:51:24 : isPortInterface: 0
MIG: 17:51:24 : isPortInterface: 0
MIG: 17:51:24 : isPortInterface: 0
MIG: 17:51:24 : isPortInterface: 0
MIG: 17:51:24 : isPortInterface: 0
MIG: 17:51:24 : isPortInterface: 1
MIG: 17:51:24 : isPortInterface: 0
MIG: 17:51:24 : isPortInterface: 0
MIG: 17:51:24 : isPortInterface: 0
MIG: 17:51:24 : isPortInterface: 0
MIG: 17:51:24 : isPortInterface: 0
MIG: 17:51:24 : isPortInterface: 0
MIG: 17:51:24 : isPortInterface: 0
MIG: 17:51:24 : isPortInterface: 0
MIG: 17:51:24 : isPortInterface: 0
MIG: 17:51:24 : isPortInterface: 0
MIG: 17:51:24 :  locked false  
MIG: 17:51:24 : HDL Language: Verilog
MIG: 17:51:24 : compInfo: false
MIG: 17:51:24 : Vivado Options xc7a100t csg324 -1
MIG: 17:51:24 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:51:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:51:24 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:51:24 : I am in catch area
MIG: 17:51:24 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:51:31 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:51:31 : Component_Name: design_1_mig_7series_0_0
MIG: 17:51:31 : Moving design_1_mig_7series_0_0 ...
MIG: 17:51:32 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:51:32 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:51:33 : Running implementation.xit
MIG: 17:51:33 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:51:33 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 17:51:33 : ################# RUNNING MIG BATCH ###################
MIG: 17:51:33 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:51:33 : synp_flow:  -- synthesis_mode: Other
MIG: 17:51:33 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:51:33 : vivado_mode: xpg_bd
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 1
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 : isPortInterface: 0
MIG: 17:51:33 :  locked false  
MIG: 17:51:33 : HDL Language: Verilog
MIG: 17:51:33 : compInfo: false
MIG: 17:51:33 : Vivado Options xc7a100t csg324 -1
MIG: 17:51:33 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:51:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:51:33 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:51:33 : I am in catch area
MIG: 17:51:33 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:51:41 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:51:41 : Component_Name: design_1_mig_7series_0_0
MIG: 17:51:41 : Moving design_1_mig_7series_0_0 ...
MIG: 17:51:42 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:51:42 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:59:38 : xml_input_file: board.prj
MIG: 20:59:38 : Absolute path of xml_input_file: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:59:38 : xml_input_file: board.prj
MIG: 20:59:38 : Absolute path of xml_input_file: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 09:22:45 : xml_input_file: board.prj
MIG: 09:22:45 : Absolute path of xml_input_file: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 09:22:45 : xml_input_file: board.prj
MIG: 09:22:45 : Absolute path of xml_input_file: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 09:23:31 : Running synthesis.xit
MIG: 09:23:31 : ################# RUNNING MIG BATCH ###################
MIG: 09:23:31 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 09:23:31 : synp_flow:  -- synthesis_mode: Other
MIG: 09:23:31 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 09:23:31 : vivado_mode: xpg_bd
MIG: 09:23:31 : isPortInterface: 0
MIG: 09:23:31 : isPortInterface: 0
MIG: 09:23:31 : isPortInterface: 0
MIG: 09:23:31 : isPortInterface: 0
MIG: 09:23:31 : isPortInterface: 0
MIG: 09:23:31 : isPortInterface: 0
MIG: 09:23:31 : isPortInterface: 0
MIG: 09:23:31 : isPortInterface: 0
MIG: 09:23:31 : isPortInterface: 0
MIG: 09:23:31 : isPortInterface: 0
MIG: 09:23:31 : isPortInterface: 0
MIG: 09:23:31 : isPortInterface: 0
MIG: 09:23:31 : isPortInterface: 0
MIG: 09:23:31 : isPortInterface: 0
MIG: 09:23:31 : isPortInterface: 0
MIG: 09:23:31 : isPortInterface: 0
MIG: 09:23:31 : isPortInterface: 0
MIG: 09:23:31 : isPortInterface: 0
MIG: 09:23:31 : isPortInterface: 0
MIG: 09:23:31 : isPortInterface: 0
MIG: 09:23:31 : isPortInterface: 0
MIG: 09:23:31 : isPortInterface: 0
MIG: 09:23:31 : isPortInterface: 0
MIG: 09:23:31 : isPortInterface: 0
MIG: 09:23:31 : isPortInterface: 0
MIG: 09:23:31 : isPortInterface: 0
MIG: 09:23:31 : isPortInterface: 0
MIG: 09:23:31 : isPortInterface: 0
MIG: 09:23:31 : isPortInterface: 0
MIG: 09:23:31 : isPortInterface: 0
MIG: 09:23:31 : isPortInterface: 0
MIG: 09:23:31 : isPortInterface: 0
MIG: 09:23:31 : isPortInterface: 0
MIG: 09:23:31 : isPortInterface: 0
MIG: 09:23:31 : isPortInterface: 0
MIG: 09:23:31 : isPortInterface: 0
MIG: 09:23:31 : isPortInterface: 0
MIG: 09:23:31 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 1
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 : isPortInterface: 0
MIG: 09:23:32 :  locked false  
MIG: 09:23:32 : HDL Language: Verilog
MIG: 09:23:32 : compInfo: false
MIG: 09:23:32 : Vivado Options xc7a100t csg324 -1
MIG: 09:23:32 : 1: xc7a100t 2: csg324 3: -1
MIG: 09:23:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:23:32 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 09:23:32 : I am in catch area
MIG: 09:23:32 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 09:23:43 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 09:23:43 : Component_Name: design_1_mig_7series_0_0
MIG: 09:23:43 : Moving design_1_mig_7series_0_0 ...
MIG: 09:23:45 : Moving design_1_mig_7series_0_0.veo ...
MIG: 09:23:45 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 09:23:46 : Running vlog_synth_rpr.xit
MIG: 09:23:46 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 09:23:46 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 09:23:46 : ################# RUNNING MIG BATCH ###################
MIG: 09:23:46 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 09:23:46 : synp_flow:  -- synthesis_mode: Other
MIG: 09:23:46 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 09:23:46 : vivado_mode: xpg_bd
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:46 : isPortInterface: 1
MIG: 09:23:46 : isPortInterface: 0
MIG: 09:23:47 : isPortInterface: 0
MIG: 09:23:47 : isPortInterface: 0
MIG: 09:23:47 : isPortInterface: 0
MIG: 09:23:47 : isPortInterface: 0
MIG: 09:23:47 : isPortInterface: 0
MIG: 09:23:47 : isPortInterface: 0
MIG: 09:23:47 : isPortInterface: 0
MIG: 09:23:47 : isPortInterface: 0
MIG: 09:23:47 : isPortInterface: 0
MIG: 09:23:47 :  locked false  
MIG: 09:23:47 : HDL Language: Verilog
MIG: 09:23:47 : compInfo: false
MIG: 09:23:47 : Vivado Options xc7a100t csg324 -1
MIG: 09:23:47 : 1: xc7a100t 2: csg324 3: -1
MIG: 09:23:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:23:47 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 09:23:47 : I am in catch area
MIG: 09:23:47 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 09:23:54 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 09:23:54 : Component_Name: design_1_mig_7series_0_0
MIG: 09:23:54 : Moving design_1_mig_7series_0_0 ...
MIG: 09:23:56 : Moving design_1_mig_7series_0_0.veo ...
MIG: 09:23:56 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 09:23:56 : Running simulation.xit
MIG: 09:23:56 : ################# RUNNING MIG BATCH ###################
MIG: 09:23:56 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 09:23:56 : synp_flow:  -- synthesis_mode: Other
MIG: 09:23:56 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 09:23:56 : vivado_mode: xpg_bd
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:56 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 1
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 : isPortInterface: 0
MIG: 09:23:57 :  locked false  
MIG: 09:23:57 : HDL Language: Verilog
MIG: 09:23:57 : compInfo: false
MIG: 09:23:57 : Vivado Options xc7a100t csg324 -1
MIG: 09:23:57 : 1: xc7a100t 2: csg324 3: -1
MIG: 09:23:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:23:57 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 09:23:57 : I am in catch area
MIG: 09:23:57 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 09:24:04 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 09:24:04 : Component_Name: design_1_mig_7series_0_0
MIG: 09:24:04 : Moving design_1_mig_7series_0_0 ...
MIG: 09:24:05 : Moving design_1_mig_7series_0_0.veo ...
MIG: 09:24:06 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 09:24:06 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 09:24:06 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 09:24:06 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 09:24:06 : ################# RUNNING MIG BATCH ###################
MIG: 09:24:06 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 09:24:06 : synp_flow:  -- synthesis_mode: Other
MIG: 09:24:06 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 09:24:06 : vivado_mode: xpg_bd
MIG: 09:24:06 : isPortInterface: 0
MIG: 09:24:06 : isPortInterface: 0
MIG: 09:24:06 : isPortInterface: 0
MIG: 09:24:06 : isPortInterface: 0
MIG: 09:24:06 : isPortInterface: 0
MIG: 09:24:06 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 1
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 : isPortInterface: 0
MIG: 09:24:07 :  locked false  
MIG: 09:24:07 : HDL Language: Verilog
MIG: 09:24:07 : compInfo: false
MIG: 09:24:07 : Vivado Options xc7a100t csg324 -1
MIG: 09:24:07 : 1: xc7a100t 2: csg324 3: -1
MIG: 09:24:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:24:07 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 09:24:07 : I am in catch area
MIG: 09:24:07 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 09:24:14 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 09:24:14 : Component_Name: design_1_mig_7series_0_0
MIG: 09:24:14 : Moving design_1_mig_7series_0_0 ...
MIG: 09:24:16 : Moving design_1_mig_7series_0_0.veo ...
MIG: 09:24:16 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 09:24:16 : Running implementation.xit
MIG: 09:24:16 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 09:24:16 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 09:24:16 : ################# RUNNING MIG BATCH ###################
MIG: 09:24:16 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 09:24:16 : synp_flow:  -- synthesis_mode: Other
MIG: 09:24:16 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 09:24:16 : vivado_mode: xpg_bd
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:16 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 1
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 : isPortInterface: 0
MIG: 09:24:17 :  locked false  
MIG: 09:24:17 : HDL Language: Verilog
MIG: 09:24:17 : compInfo: false
MIG: 09:24:17 : Vivado Options xc7a100t csg324 -1
MIG: 09:24:17 : 1: xc7a100t 2: csg324 3: -1
MIG: 09:24:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:24:17 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 09:24:17 : I am in catch area
MIG: 09:24:17 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 09:24:24 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 09:24:24 : Component_Name: design_1_mig_7series_0_0
MIG: 09:24:24 : Moving design_1_mig_7series_0_0 ...
MIG: 09:24:25 : Moving design_1_mig_7series_0_0.veo ...
MIG: 09:24:25 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 09:53:52 : Running synthesis.xit
MIG: 09:53:52 : ################# RUNNING MIG BATCH ###################
MIG: 09:53:52 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 09:53:52 : synp_flow:  -- synthesis_mode: Other
MIG: 09:53:52 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 09:53:52 : vivado_mode: xpg_bd
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:52 : isPortInterface: 0
MIG: 09:53:53 : isPortInterface: 1
MIG: 09:53:53 : isPortInterface: 0
MIG: 09:53:53 : isPortInterface: 0
MIG: 09:53:53 : isPortInterface: 0
MIG: 09:53:53 : isPortInterface: 0
MIG: 09:53:53 : isPortInterface: 0
MIG: 09:53:53 : isPortInterface: 0
MIG: 09:53:53 : isPortInterface: 0
MIG: 09:53:53 : isPortInterface: 0
MIG: 09:53:53 : isPortInterface: 0
MIG: 09:53:53 : isPortInterface: 0
MIG: 09:53:53 :  locked false  
MIG: 09:53:53 : HDL Language: Verilog
MIG: 09:53:53 : compInfo: false
MIG: 09:53:53 : Vivado Options xc7a100t csg324 -1
MIG: 09:53:53 : 1: xc7a100t 2: csg324 3: -1
MIG: 09:53:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:53:53 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 09:53:53 : I am in catch area
MIG: 09:53:53 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 09:54:00 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 09:54:00 : Component_Name: design_1_mig_7series_0_0
MIG: 09:54:00 : Moving design_1_mig_7series_0_0 ...
MIG: 09:54:01 : Moving design_1_mig_7series_0_0.veo ...
MIG: 09:54:01 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 09:54:02 : Running vlog_synth_rpr.xit
MIG: 09:54:02 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 09:54:02 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 09:54:02 : ################# RUNNING MIG BATCH ###################
MIG: 09:54:02 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 09:54:02 : synp_flow:  -- synthesis_mode: Other
MIG: 09:54:02 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 09:54:02 : vivado_mode: xpg_bd
MIG: 09:54:02 : isPortInterface: 0
MIG: 09:54:02 : isPortInterface: 0
MIG: 09:54:02 : isPortInterface: 0
MIG: 09:54:02 : isPortInterface: 0
MIG: 09:54:02 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 1
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 : isPortInterface: 0
MIG: 09:54:03 :  locked false  
MIG: 09:54:03 : HDL Language: Verilog
MIG: 09:54:03 : compInfo: false
MIG: 09:54:03 : Vivado Options xc7a100t csg324 -1
MIG: 09:54:03 : 1: xc7a100t 2: csg324 3: -1
MIG: 09:54:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:54:03 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 09:54:03 : I am in catch area
MIG: 09:54:03 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 09:54:10 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 09:54:10 : Component_Name: design_1_mig_7series_0_0
MIG: 09:54:10 : Moving design_1_mig_7series_0_0 ...
MIG: 09:54:12 : Moving design_1_mig_7series_0_0.veo ...
MIG: 09:54:12 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 09:54:12 : Running simulation.xit
MIG: 09:54:12 : ################# RUNNING MIG BATCH ###################
MIG: 09:54:12 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 09:54:12 : synp_flow:  -- synthesis_mode: Other
MIG: 09:54:12 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 09:54:12 : vivado_mode: xpg_bd
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 1
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 : isPortInterface: 0
MIG: 09:54:13 :  locked false  
MIG: 09:54:13 : HDL Language: Verilog
MIG: 09:54:13 : compInfo: false
MIG: 09:54:13 : Vivado Options xc7a100t csg324 -1
MIG: 09:54:13 : 1: xc7a100t 2: csg324 3: -1
MIG: 09:54:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:54:13 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 09:54:13 : I am in catch area
MIG: 09:54:13 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 09:54:20 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 09:54:20 : Component_Name: design_1_mig_7series_0_0
MIG: 09:54:20 : Moving design_1_mig_7series_0_0 ...
MIG: 09:54:22 : Moving design_1_mig_7series_0_0.veo ...
MIG: 09:54:22 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 09:54:23 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 09:54:23 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 09:54:23 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 09:54:23 : ################# RUNNING MIG BATCH ###################
MIG: 09:54:23 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 09:54:23 : synp_flow:  -- synthesis_mode: Other
MIG: 09:54:23 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 09:54:23 : vivado_mode: xpg_bd
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 1
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 : isPortInterface: 0
MIG: 09:54:23 :  locked false  
MIG: 09:54:23 : HDL Language: Verilog
MIG: 09:54:23 : compInfo: false
MIG: 09:54:23 : Vivado Options xc7a100t csg324 -1
MIG: 09:54:23 : 1: xc7a100t 2: csg324 3: -1
MIG: 09:54:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:54:23 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 09:54:23 : I am in catch area
MIG: 09:54:23 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 09:54:31 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 09:54:31 : Component_Name: design_1_mig_7series_0_0
MIG: 09:54:31 : Moving design_1_mig_7series_0_0 ...
MIG: 09:54:32 : Moving design_1_mig_7series_0_0.veo ...
MIG: 09:54:32 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 09:54:32 : Running implementation.xit
MIG: 09:54:32 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 09:54:32 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 09:54:32 : ################# RUNNING MIG BATCH ###################
MIG: 09:54:32 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 09:54:32 : synp_flow:  -- synthesis_mode: Other
MIG: 09:54:32 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 09:54:32 : vivado_mode: xpg_bd
MIG: 09:54:32 : isPortInterface: 0
MIG: 09:54:32 : isPortInterface: 0
MIG: 09:54:32 : isPortInterface: 0
MIG: 09:54:32 : isPortInterface: 0
MIG: 09:54:32 : isPortInterface: 0
MIG: 09:54:32 : isPortInterface: 0
MIG: 09:54:32 : isPortInterface: 0
MIG: 09:54:32 : isPortInterface: 0
MIG: 09:54:32 : isPortInterface: 0
MIG: 09:54:32 : isPortInterface: 0
MIG: 09:54:32 : isPortInterface: 0
MIG: 09:54:32 : isPortInterface: 0
MIG: 09:54:32 : isPortInterface: 0
MIG: 09:54:32 : isPortInterface: 0
MIG: 09:54:32 : isPortInterface: 0
MIG: 09:54:32 : isPortInterface: 0
MIG: 09:54:32 : isPortInterface: 0
MIG: 09:54:32 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 1
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 : isPortInterface: 0
MIG: 09:54:33 :  locked false  
MIG: 09:54:33 : HDL Language: Verilog
MIG: 09:54:33 : compInfo: false
MIG: 09:54:33 : Vivado Options xc7a100t csg324 -1
MIG: 09:54:33 : 1: xc7a100t 2: csg324 3: -1
MIG: 09:54:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:54:33 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 09:54:33 : I am in catch area
MIG: 09:54:33 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 09:54:40 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 09:54:40 : Component_Name: design_1_mig_7series_0_0
MIG: 09:54:40 : Moving design_1_mig_7series_0_0 ...
MIG: 09:54:42 : Moving design_1_mig_7series_0_0.veo ...
MIG: 09:54:42 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:01:47 : Running synthesis.xit
MIG: 10:01:47 : ################# RUNNING MIG BATCH ###################
MIG: 10:01:47 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:01:47 : synp_flow:  -- synthesis_mode: Other
MIG: 10:01:47 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:01:47 : vivado_mode: xpg_bd
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 1
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 : isPortInterface: 0
MIG: 10:01:47 :  locked false  
MIG: 10:01:47 : HDL Language: Verilog
MIG: 10:01:47 : compInfo: false
MIG: 10:01:47 : Vivado Options xc7a100t csg324 -1
MIG: 10:01:47 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:01:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:01:47 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 10:01:47 : I am in catch area
MIG: 10:01:47 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:01:55 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:01:55 : Component_Name: design_1_mig_7series_0_0
MIG: 10:01:55 : Moving design_1_mig_7series_0_0 ...
MIG: 10:01:57 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:01:57 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:01:58 : Running vlog_synth_rpr.xit
MIG: 10:01:58 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:01:58 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 10:01:58 : ################# RUNNING MIG BATCH ###################
MIG: 10:01:58 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:01:58 : synp_flow:  -- synthesis_mode: Other
MIG: 10:01:58 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:01:58 : vivado_mode: xpg_bd
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:58 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 1
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 : isPortInterface: 0
MIG: 10:01:59 :  locked false  
MIG: 10:01:59 : HDL Language: Verilog
MIG: 10:01:59 : compInfo: false
MIG: 10:01:59 : Vivado Options xc7a100t csg324 -1
MIG: 10:01:59 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:01:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:01:59 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 10:01:59 : I am in catch area
MIG: 10:01:59 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:02:07 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:02:07 : Component_Name: design_1_mig_7series_0_0
MIG: 10:02:07 : Moving design_1_mig_7series_0_0 ...
MIG: 10:02:08 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:02:08 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:02:08 : Running simulation.xit
MIG: 10:02:09 : ################# RUNNING MIG BATCH ###################
MIG: 10:02:09 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:02:09 : synp_flow:  -- synthesis_mode: Other
MIG: 10:02:09 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:02:09 : vivado_mode: xpg_bd
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 1
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 : isPortInterface: 0
MIG: 10:02:09 :  locked false  
MIG: 10:02:09 : HDL Language: Verilog
MIG: 10:02:09 : compInfo: false
MIG: 10:02:09 : Vivado Options xc7a100t csg324 -1
MIG: 10:02:09 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:02:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:02:09 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 10:02:09 : I am in catch area
MIG: 10:02:09 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:02:17 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:02:17 : Component_Name: design_1_mig_7series_0_0
MIG: 10:02:17 : Moving design_1_mig_7series_0_0 ...
MIG: 10:02:18 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:02:18 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:02:19 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 10:02:19 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:02:19 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 10:02:19 : ################# RUNNING MIG BATCH ###################
MIG: 10:02:19 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:02:19 : synp_flow:  -- synthesis_mode: Other
MIG: 10:02:19 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:02:19 : vivado_mode: xpg_bd
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:19 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 1
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 : isPortInterface: 0
MIG: 10:02:20 :  locked false  
MIG: 10:02:20 : HDL Language: Verilog
MIG: 10:02:20 : compInfo: false
MIG: 10:02:20 : Vivado Options xc7a100t csg324 -1
MIG: 10:02:20 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:02:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:02:20 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 10:02:20 : I am in catch area
MIG: 10:02:20 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:02:27 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:02:27 : Component_Name: design_1_mig_7series_0_0
MIG: 10:02:27 : Moving design_1_mig_7series_0_0 ...
MIG: 10:02:29 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:02:29 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:02:29 : Running implementation.xit
MIG: 10:02:29 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:02:29 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 10:02:29 : ################# RUNNING MIG BATCH ###################
MIG: 10:02:29 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:02:29 : synp_flow:  -- synthesis_mode: Other
MIG: 10:02:29 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:02:29 : vivado_mode: xpg_bd
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:29 : isPortInterface: 0
MIG: 10:02:30 : isPortInterface: 0
MIG: 10:02:30 : isPortInterface: 0
MIG: 10:02:30 : isPortInterface: 0
MIG: 10:02:30 : isPortInterface: 0
MIG: 10:02:30 : isPortInterface: 0
MIG: 10:02:30 : isPortInterface: 0
MIG: 10:02:30 : isPortInterface: 0
MIG: 10:02:30 : isPortInterface: 0
MIG: 10:02:30 : isPortInterface: 0
MIG: 10:02:30 : isPortInterface: 0
MIG: 10:02:30 : isPortInterface: 0
MIG: 10:02:30 : isPortInterface: 0
MIG: 10:02:30 : isPortInterface: 0
MIG: 10:02:30 : isPortInterface: 0
MIG: 10:02:30 : isPortInterface: 0
MIG: 10:02:30 : isPortInterface: 0
MIG: 10:02:30 : isPortInterface: 0
MIG: 10:02:30 : isPortInterface: 0
MIG: 10:02:30 : isPortInterface: 0
MIG: 10:02:30 : isPortInterface: 0
MIG: 10:02:30 : isPortInterface: 0
MIG: 10:02:30 : isPortInterface: 0
MIG: 10:02:30 : isPortInterface: 0
MIG: 10:02:30 : isPortInterface: 0
MIG: 10:02:30 : isPortInterface: 0
MIG: 10:02:30 : isPortInterface: 0
MIG: 10:02:30 : isPortInterface: 0
MIG: 10:02:30 : isPortInterface: 0
MIG: 10:02:30 : isPortInterface: 0
MIG: 10:02:30 : isPortInterface: 0
MIG: 10:02:30 : isPortInterface: 0
MIG: 10:02:30 : isPortInterface: 0
MIG: 10:02:30 : isPortInterface: 0
MIG: 10:02:30 : isPortInterface: 1
MIG: 10:02:30 : isPortInterface: 0
MIG: 10:02:30 : isPortInterface: 0
MIG: 10:02:30 : isPortInterface: 0
MIG: 10:02:30 : isPortInterface: 0
MIG: 10:02:30 : isPortInterface: 0
MIG: 10:02:30 : isPortInterface: 0
MIG: 10:02:30 : isPortInterface: 0
MIG: 10:02:30 : isPortInterface: 0
MIG: 10:02:30 : isPortInterface: 0
MIG: 10:02:30 : isPortInterface: 0
MIG: 10:02:30 :  locked false  
MIG: 10:02:30 : HDL Language: Verilog
MIG: 10:02:30 : compInfo: false
MIG: 10:02:30 : Vivado Options xc7a100t csg324 -1
MIG: 10:02:30 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:02:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:02:30 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 10:02:30 : I am in catch area
MIG: 10:02:30 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:02:39 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:02:39 : Component_Name: design_1_mig_7series_0_0
MIG: 10:02:39 : Moving design_1_mig_7series_0_0 ...
MIG: 10:02:40 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:02:40 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:46:01 : xml_input_file: board.prj
MIG: 10:46:01 : Absolute path of xml_input_file: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:46:01 : xml_input_file: board.prj
MIG: 10:46:01 : Absolute path of xml_input_file: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:47:13 : Running synthesis.xit
MIG: 10:47:13 : ################# RUNNING MIG BATCH ###################
MIG: 10:47:13 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:47:13 : synp_flow:  -- synthesis_mode: Other
MIG: 10:47:13 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:47:13 : vivado_mode: xpg_bd
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 1
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 : isPortInterface: 0
MIG: 10:47:13 :  locked false  
MIG: 10:47:13 : HDL Language: Verilog
MIG: 10:47:13 : compInfo: false
MIG: 10:47:13 : Vivado Options xc7a100t csg324 -1
MIG: 10:47:13 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:47:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:47:13 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 10:47:13 : I am in catch area
MIG: 10:47:13 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:47:21 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:47:21 : Component_Name: design_1_mig_7series_0_0
MIG: 10:47:21 : Moving design_1_mig_7series_0_0 ...
MIG: 10:47:22 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:47:22 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:47:23 : Running vlog_synth_rpr.xit
MIG: 10:47:23 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:47:23 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 10:47:23 : ################# RUNNING MIG BATCH ###################
MIG: 10:47:23 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:47:23 : synp_flow:  -- synthesis_mode: Other
MIG: 10:47:23 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:47:23 : vivado_mode: xpg_bd
MIG: 10:47:23 : isPortInterface: 0
MIG: 10:47:23 : isPortInterface: 0
MIG: 10:47:23 : isPortInterface: 0
MIG: 10:47:23 : isPortInterface: 0
MIG: 10:47:23 : isPortInterface: 0
MIG: 10:47:23 : isPortInterface: 0
MIG: 10:47:23 : isPortInterface: 0
MIG: 10:47:23 : isPortInterface: 0
MIG: 10:47:23 : isPortInterface: 0
MIG: 10:47:23 : isPortInterface: 0
MIG: 10:47:23 : isPortInterface: 0
MIG: 10:47:23 : isPortInterface: 0
MIG: 10:47:23 : isPortInterface: 0
MIG: 10:47:23 : isPortInterface: 0
MIG: 10:47:23 : isPortInterface: 0
MIG: 10:47:23 : isPortInterface: 0
MIG: 10:47:23 : isPortInterface: 0
MIG: 10:47:23 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 1
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 : isPortInterface: 0
MIG: 10:47:24 :  locked false  
MIG: 10:47:24 : HDL Language: Verilog
MIG: 10:47:24 : compInfo: false
MIG: 10:47:24 : Vivado Options xc7a100t csg324 -1
MIG: 10:47:24 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:47:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:47:24 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 10:47:24 : I am in catch area
MIG: 10:47:24 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:47:31 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:47:31 : Component_Name: design_1_mig_7series_0_0
MIG: 10:47:31 : Moving design_1_mig_7series_0_0 ...
MIG: 10:47:33 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:47:33 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:47:33 : Running simulation.xit
MIG: 10:47:33 : ################# RUNNING MIG BATCH ###################
MIG: 10:47:33 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:47:33 : synp_flow:  -- synthesis_mode: Other
MIG: 10:47:33 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:47:33 : vivado_mode: xpg_bd
MIG: 10:47:33 : isPortInterface: 0
MIG: 10:47:33 : isPortInterface: 0
MIG: 10:47:33 : isPortInterface: 0
MIG: 10:47:33 : isPortInterface: 0
MIG: 10:47:33 : isPortInterface: 0
MIG: 10:47:33 : isPortInterface: 0
MIG: 10:47:33 : isPortInterface: 0
MIG: 10:47:33 : isPortInterface: 0
MIG: 10:47:33 : isPortInterface: 0
MIG: 10:47:33 : isPortInterface: 0
MIG: 10:47:33 : isPortInterface: 0
MIG: 10:47:33 : isPortInterface: 0
MIG: 10:47:33 : isPortInterface: 0
MIG: 10:47:33 : isPortInterface: 0
MIG: 10:47:33 : isPortInterface: 0
MIG: 10:47:33 : isPortInterface: 0
MIG: 10:47:33 : isPortInterface: 0
MIG: 10:47:33 : isPortInterface: 0
MIG: 10:47:33 : isPortInterface: 0
MIG: 10:47:33 : isPortInterface: 0
MIG: 10:47:33 : isPortInterface: 0
MIG: 10:47:33 : isPortInterface: 0
MIG: 10:47:33 : isPortInterface: 0
MIG: 10:47:33 : isPortInterface: 0
MIG: 10:47:33 : isPortInterface: 0
MIG: 10:47:33 : isPortInterface: 0
MIG: 10:47:33 : isPortInterface: 0
MIG: 10:47:33 : isPortInterface: 0
MIG: 10:47:33 : isPortInterface: 0
MIG: 10:47:33 : isPortInterface: 0
MIG: 10:47:33 : isPortInterface: 0
MIG: 10:47:33 : isPortInterface: 0
MIG: 10:47:33 : isPortInterface: 0
MIG: 10:47:33 : isPortInterface: 0
MIG: 10:47:33 : isPortInterface: 0
MIG: 10:47:33 : isPortInterface: 0
MIG: 10:47:33 : isPortInterface: 0
MIG: 10:47:33 : isPortInterface: 0
MIG: 10:47:33 : isPortInterface: 0
MIG: 10:47:33 : isPortInterface: 0
MIG: 10:47:33 : isPortInterface: 0
MIG: 10:47:33 : isPortInterface: 0
MIG: 10:47:33 : isPortInterface: 0
MIG: 10:47:33 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 1
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 : isPortInterface: 0
MIG: 10:47:34 :  locked false  
MIG: 10:47:34 : HDL Language: Verilog
MIG: 10:47:34 : compInfo: false
MIG: 10:47:34 : Vivado Options xc7a100t csg324 -1
MIG: 10:47:34 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:47:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:47:34 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 10:47:34 : I am in catch area
MIG: 10:47:34 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:47:41 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:47:41 : Component_Name: design_1_mig_7series_0_0
MIG: 10:47:41 : Moving design_1_mig_7series_0_0 ...
MIG: 10:47:43 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:47:43 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:47:44 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 10:47:44 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:47:44 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 10:47:44 : ################# RUNNING MIG BATCH ###################
MIG: 10:47:44 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:47:44 : synp_flow:  -- synthesis_mode: Other
MIG: 10:47:44 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:47:44 : vivado_mode: xpg_bd
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 1
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 : isPortInterface: 0
MIG: 10:47:44 :  locked false  
MIG: 10:47:44 : HDL Language: Verilog
MIG: 10:47:44 : compInfo: false
MIG: 10:47:44 : Vivado Options xc7a100t csg324 -1
MIG: 10:47:44 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:47:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:47:44 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 10:47:44 : I am in catch area
MIG: 10:47:44 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:47:52 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:47:52 : Component_Name: design_1_mig_7series_0_0
MIG: 10:47:52 : Moving design_1_mig_7series_0_0 ...
MIG: 10:47:53 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:47:53 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:47:53 : Running implementation.xit
MIG: 10:47:54 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:47:54 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 10:47:54 : ################# RUNNING MIG BATCH ###################
MIG: 10:47:54 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:47:54 : synp_flow:  -- synthesis_mode: Other
MIG: 10:47:54 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:47:54 : vivado_mode: xpg_bd
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 1
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 : isPortInterface: 0
MIG: 10:47:54 :  locked false  
MIG: 10:47:54 : HDL Language: Verilog
MIG: 10:47:54 : compInfo: false
MIG: 10:47:54 : Vivado Options xc7a100t csg324 -1
MIG: 10:47:54 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:47:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:47:54 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 10:47:54 : I am in catch area
MIG: 10:47:54 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:48:02 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:48:02 : Component_Name: design_1_mig_7series_0_0
MIG: 10:48:02 : Moving design_1_mig_7series_0_0 ...
MIG: 10:48:03 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:48:03 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:03:37 : xml_input_file: board.prj
MIG: 14:03:37 : Absolute path of xml_input_file: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:03:37 : xml_input_file: board.prj
MIG: 14:03:37 : Absolute path of xml_input_file: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:04:23 : Running synthesis.xit
MIG: 14:04:23 : ################# RUNNING MIG BATCH ###################
MIG: 14:04:23 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:04:23 : synp_flow:  -- synthesis_mode: Other
MIG: 14:04:23 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:04:23 : vivado_mode: xpg_bd
MIG: 14:04:23 : isPortInterface: 0
MIG: 14:04:23 : isPortInterface: 0
MIG: 14:04:23 : isPortInterface: 0
MIG: 14:04:23 : isPortInterface: 0
MIG: 14:04:23 : isPortInterface: 0
MIG: 14:04:23 : isPortInterface: 0
MIG: 14:04:23 : isPortInterface: 0
MIG: 14:04:23 : isPortInterface: 0
MIG: 14:04:23 : isPortInterface: 0
MIG: 14:04:23 : isPortInterface: 0
MIG: 14:04:23 : isPortInterface: 0
MIG: 14:04:23 : isPortInterface: 0
MIG: 14:04:23 : isPortInterface: 0
MIG: 14:04:23 : isPortInterface: 0
MIG: 14:04:23 : isPortInterface: 0
MIG: 14:04:23 : isPortInterface: 0
MIG: 14:04:23 : isPortInterface: 0
MIG: 14:04:23 : isPortInterface: 0
MIG: 14:04:23 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 1
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 : isPortInterface: 0
MIG: 14:04:24 :  locked false  
MIG: 14:04:24 : HDL Language: Verilog
MIG: 14:04:24 : compInfo: false
MIG: 14:04:24 : Vivado Options xc7a100t csg324 -1
MIG: 14:04:24 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:04:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:04:24 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 14:04:24 : I am in catch area
MIG: 14:04:24 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:04:32 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:04:32 : Component_Name: design_1_mig_7series_0_0
MIG: 14:04:32 : Moving design_1_mig_7series_0_0 ...
MIG: 14:04:33 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:04:33 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:04:34 : Running vlog_synth_rpr.xit
MIG: 14:04:34 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 14:04:34 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 14:04:34 : ################# RUNNING MIG BATCH ###################
MIG: 14:04:34 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:04:34 : synp_flow:  -- synthesis_mode: Other
MIG: 14:04:34 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:04:34 : vivado_mode: xpg_bd
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:34 : isPortInterface: 0
MIG: 14:04:35 : isPortInterface: 0
MIG: 14:04:35 : isPortInterface: 0
MIG: 14:04:35 : isPortInterface: 0
MIG: 14:04:35 : isPortInterface: 0
MIG: 14:04:35 : isPortInterface: 0
MIG: 14:04:35 : isPortInterface: 0
MIG: 14:04:35 : isPortInterface: 0
MIG: 14:04:35 : isPortInterface: 0
MIG: 14:04:35 : isPortInterface: 0
MIG: 14:04:35 : isPortInterface: 0
MIG: 14:04:35 : isPortInterface: 0
MIG: 14:04:35 : isPortInterface: 0
MIG: 14:04:35 : isPortInterface: 0
MIG: 14:04:35 : isPortInterface: 0
MIG: 14:04:35 : isPortInterface: 0
MIG: 14:04:35 : isPortInterface: 0
MIG: 14:04:35 : isPortInterface: 0
MIG: 14:04:35 : isPortInterface: 0
MIG: 14:04:35 : isPortInterface: 0
MIG: 14:04:35 : isPortInterface: 0
MIG: 14:04:35 : isPortInterface: 0
MIG: 14:04:35 : isPortInterface: 0
MIG: 14:04:35 : isPortInterface: 0
MIG: 14:04:35 : isPortInterface: 0
MIG: 14:04:35 : isPortInterface: 0
MIG: 14:04:35 : isPortInterface: 0
MIG: 14:04:35 : isPortInterface: 0
MIG: 14:04:35 : isPortInterface: 0
MIG: 14:04:35 : isPortInterface: 0
MIG: 14:04:35 : isPortInterface: 0
MIG: 14:04:35 : isPortInterface: 1
MIG: 14:04:35 : isPortInterface: 0
MIG: 14:04:35 : isPortInterface: 0
MIG: 14:04:35 : isPortInterface: 0
MIG: 14:04:35 : isPortInterface: 0
MIG: 14:04:35 : isPortInterface: 0
MIG: 14:04:35 : isPortInterface: 0
MIG: 14:04:35 : isPortInterface: 0
MIG: 14:04:35 : isPortInterface: 0
MIG: 14:04:35 : isPortInterface: 0
MIG: 14:04:35 : isPortInterface: 0
MIG: 14:04:35 :  locked false  
MIG: 14:04:35 : HDL Language: Verilog
MIG: 14:04:35 : compInfo: false
MIG: 14:04:35 : Vivado Options xc7a100t csg324 -1
MIG: 14:04:35 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:04:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:04:35 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 14:04:35 : I am in catch area
MIG: 14:04:35 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:04:42 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:04:42 : Component_Name: design_1_mig_7series_0_0
MIG: 14:04:42 : Moving design_1_mig_7series_0_0 ...
MIG: 14:04:44 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:04:44 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:04:44 : Running simulation.xit
MIG: 14:04:44 : ################# RUNNING MIG BATCH ###################
MIG: 14:04:44 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:04:44 : synp_flow:  -- synthesis_mode: Other
MIG: 14:04:44 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:04:44 : vivado_mode: xpg_bd
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:44 : isPortInterface: 0
MIG: 14:04:45 : isPortInterface: 0
MIG: 14:04:45 : isPortInterface: 0
MIG: 14:04:45 : isPortInterface: 0
MIG: 14:04:45 : isPortInterface: 0
MIG: 14:04:45 : isPortInterface: 0
MIG: 14:04:45 : isPortInterface: 0
MIG: 14:04:45 : isPortInterface: 0
MIG: 14:04:45 : isPortInterface: 0
MIG: 14:04:45 : isPortInterface: 0
MIG: 14:04:45 : isPortInterface: 0
MIG: 14:04:45 : isPortInterface: 0
MIG: 14:04:45 : isPortInterface: 0
MIG: 14:04:45 : isPortInterface: 0
MIG: 14:04:45 : isPortInterface: 0
MIG: 14:04:45 : isPortInterface: 0
MIG: 14:04:45 : isPortInterface: 0
MIG: 14:04:45 : isPortInterface: 0
MIG: 14:04:45 : isPortInterface: 0
MIG: 14:04:45 : isPortInterface: 0
MIG: 14:04:45 : isPortInterface: 0
MIG: 14:04:45 : isPortInterface: 0
MIG: 14:04:45 : isPortInterface: 0
MIG: 14:04:45 : isPortInterface: 0
MIG: 14:04:45 : isPortInterface: 0
MIG: 14:04:45 : isPortInterface: 0
MIG: 14:04:45 : isPortInterface: 0
MIG: 14:04:45 : isPortInterface: 0
MIG: 14:04:45 : isPortInterface: 0
MIG: 14:04:45 : isPortInterface: 0
MIG: 14:04:45 : isPortInterface: 0
MIG: 14:04:45 : isPortInterface: 0
MIG: 14:04:45 : isPortInterface: 0
MIG: 14:04:45 : isPortInterface: 0
MIG: 14:04:45 : isPortInterface: 0
MIG: 14:04:45 : isPortInterface: 0
MIG: 14:04:45 : isPortInterface: 1
MIG: 14:04:45 : isPortInterface: 0
MIG: 14:04:45 : isPortInterface: 0
MIG: 14:04:45 : isPortInterface: 0
MIG: 14:04:45 : isPortInterface: 0
MIG: 14:04:45 : isPortInterface: 0
MIG: 14:04:45 : isPortInterface: 0
MIG: 14:04:45 : isPortInterface: 0
MIG: 14:04:45 : isPortInterface: 0
MIG: 14:04:45 : isPortInterface: 0
MIG: 14:04:45 : isPortInterface: 0
MIG: 14:04:45 :  locked false  
MIG: 14:04:45 : HDL Language: Verilog
MIG: 14:04:45 : compInfo: false
MIG: 14:04:45 : Vivado Options xc7a100t csg324 -1
MIG: 14:04:45 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:04:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:04:45 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 14:04:45 : I am in catch area
MIG: 14:04:45 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:04:52 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:04:52 : Component_Name: design_1_mig_7series_0_0
MIG: 14:04:52 : Moving design_1_mig_7series_0_0 ...
MIG: 14:04:53 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:04:53 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:04:54 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:04:54 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 14:04:54 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 14:04:54 : ################# RUNNING MIG BATCH ###################
MIG: 14:04:54 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:04:54 : synp_flow:  -- synthesis_mode: Other
MIG: 14:04:54 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:04:54 : vivado_mode: xpg_bd
MIG: 14:04:54 : isPortInterface: 0
MIG: 14:04:54 : isPortInterface: 0
MIG: 14:04:54 : isPortInterface: 0
MIG: 14:04:54 : isPortInterface: 0
MIG: 14:04:54 : isPortInterface: 0
MIG: 14:04:54 : isPortInterface: 0
MIG: 14:04:54 : isPortInterface: 0
MIG: 14:04:54 : isPortInterface: 0
MIG: 14:04:54 : isPortInterface: 0
MIG: 14:04:54 : isPortInterface: 0
MIG: 14:04:54 : isPortInterface: 0
MIG: 14:04:54 : isPortInterface: 0
MIG: 14:04:54 : isPortInterface: 0
MIG: 14:04:54 : isPortInterface: 0
MIG: 14:04:54 : isPortInterface: 0
MIG: 14:04:54 : isPortInterface: 0
MIG: 14:04:54 : isPortInterface: 0
MIG: 14:04:54 : isPortInterface: 0
MIG: 14:04:54 : isPortInterface: 0
MIG: 14:04:54 : isPortInterface: 0
MIG: 14:04:54 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 1
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 : isPortInterface: 0
MIG: 14:04:55 :  locked false  
MIG: 14:04:55 : HDL Language: Verilog
MIG: 14:04:55 : compInfo: false
MIG: 14:04:55 : Vivado Options xc7a100t csg324 -1
MIG: 14:04:55 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:04:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:04:55 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 14:04:55 : I am in catch area
MIG: 14:04:55 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:05:02 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:05:02 : Component_Name: design_1_mig_7series_0_0
MIG: 14:05:02 : Moving design_1_mig_7series_0_0 ...
MIG: 14:05:04 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:05:04 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:05:04 : Running implementation.xit
MIG: 14:05:04 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 14:05:04 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 14:05:04 : ################# RUNNING MIG BATCH ###################
MIG: 14:05:04 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:05:04 : synp_flow:  -- synthesis_mode: Other
MIG: 14:05:04 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:05:04 : vivado_mode: xpg_bd
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:04 : isPortInterface: 0
MIG: 14:05:05 : isPortInterface: 0
MIG: 14:05:05 : isPortInterface: 0
MIG: 14:05:05 : isPortInterface: 0
MIG: 14:05:05 : isPortInterface: 0
MIG: 14:05:05 : isPortInterface: 0
MIG: 14:05:05 : isPortInterface: 0
MIG: 14:05:05 : isPortInterface: 0
MIG: 14:05:05 : isPortInterface: 0
MIG: 14:05:05 : isPortInterface: 0
MIG: 14:05:05 : isPortInterface: 0
MIG: 14:05:05 : isPortInterface: 0
MIG: 14:05:05 : isPortInterface: 0
MIG: 14:05:05 : isPortInterface: 0
MIG: 14:05:05 : isPortInterface: 0
MIG: 14:05:05 : isPortInterface: 0
MIG: 14:05:05 : isPortInterface: 0
MIG: 14:05:05 : isPortInterface: 0
MIG: 14:05:05 : isPortInterface: 0
MIG: 14:05:05 : isPortInterface: 0
MIG: 14:05:05 : isPortInterface: 0
MIG: 14:05:05 : isPortInterface: 0
MIG: 14:05:05 : isPortInterface: 0
MIG: 14:05:05 : isPortInterface: 0
MIG: 14:05:05 : isPortInterface: 0
MIG: 14:05:05 : isPortInterface: 0
MIG: 14:05:05 : isPortInterface: 0
MIG: 14:05:05 : isPortInterface: 0
MIG: 14:05:05 : isPortInterface: 0
MIG: 14:05:05 : isPortInterface: 0
MIG: 14:05:05 : isPortInterface: 0
MIG: 14:05:05 : isPortInterface: 0
MIG: 14:05:05 : isPortInterface: 0
MIG: 14:05:05 : isPortInterface: 0
MIG: 14:05:05 : isPortInterface: 0
MIG: 14:05:05 : isPortInterface: 0
MIG: 14:05:05 : isPortInterface: 0
MIG: 14:05:05 : isPortInterface: 1
MIG: 14:05:05 : isPortInterface: 0
MIG: 14:05:05 : isPortInterface: 0
MIG: 14:05:05 : isPortInterface: 0
MIG: 14:05:05 : isPortInterface: 0
MIG: 14:05:05 : isPortInterface: 0
MIG: 14:05:05 : isPortInterface: 0
MIG: 14:05:05 : isPortInterface: 0
MIG: 14:05:05 : isPortInterface: 0
MIG: 14:05:05 : isPortInterface: 0
MIG: 14:05:05 : isPortInterface: 0
MIG: 14:05:05 :  locked false  
MIG: 14:05:05 : HDL Language: Verilog
MIG: 14:05:05 : compInfo: false
MIG: 14:05:05 : Vivado Options xc7a100t csg324 -1
MIG: 14:05:05 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:05:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:05:05 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 14:05:05 : I am in catch area
MIG: 14:05:05 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:05:12 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:05:12 : Component_Name: design_1_mig_7series_0_0
MIG: 14:05:12 : Moving design_1_mig_7series_0_0 ...
MIG: 14:05:13 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:05:13 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:03:41 : Running synthesis.xit
MIG: 15:03:41 : ################# RUNNING MIG BATCH ###################
MIG: 15:03:41 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:03:41 : synp_flow:  -- synthesis_mode: Other
MIG: 15:03:41 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:03:41 : vivado_mode: xpg_bd
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:41 : isPortInterface: 0
MIG: 15:03:42 : isPortInterface: 0
MIG: 15:03:42 : isPortInterface: 0
MIG: 15:03:42 : isPortInterface: 0
MIG: 15:03:42 : isPortInterface: 0
MIG: 15:03:42 : isPortInterface: 0
MIG: 15:03:42 : isPortInterface: 0
MIG: 15:03:42 : isPortInterface: 0
MIG: 15:03:42 : isPortInterface: 0
MIG: 15:03:42 : isPortInterface: 0
MIG: 15:03:42 : isPortInterface: 0
MIG: 15:03:42 : isPortInterface: 0
MIG: 15:03:42 : isPortInterface: 0
MIG: 15:03:42 : isPortInterface: 0
MIG: 15:03:42 : isPortInterface: 0
MIG: 15:03:42 : isPortInterface: 0
MIG: 15:03:42 : isPortInterface: 0
MIG: 15:03:42 : isPortInterface: 0
MIG: 15:03:42 : isPortInterface: 0
MIG: 15:03:42 : isPortInterface: 0
MIG: 15:03:42 : isPortInterface: 0
MIG: 15:03:42 : isPortInterface: 1
MIG: 15:03:42 : isPortInterface: 0
MIG: 15:03:42 : isPortInterface: 0
MIG: 15:03:42 : isPortInterface: 0
MIG: 15:03:42 : isPortInterface: 0
MIG: 15:03:42 : isPortInterface: 0
MIG: 15:03:42 : isPortInterface: 0
MIG: 15:03:42 : isPortInterface: 0
MIG: 15:03:42 : isPortInterface: 0
MIG: 15:03:42 : isPortInterface: 0
MIG: 15:03:42 : isPortInterface: 0
MIG: 15:03:42 :  locked false  
MIG: 15:03:42 : HDL Language: Verilog
MIG: 15:03:42 : compInfo: false
MIG: 15:03:42 : Vivado Options xc7a100t csg324 -1
MIG: 15:03:42 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:03:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:03:42 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:03:42 : I am in catch area
MIG: 15:03:42 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:03:49 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:03:49 : Component_Name: design_1_mig_7series_0_0
MIG: 15:03:49 : Moving design_1_mig_7series_0_0 ...
MIG: 15:03:51 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:03:51 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:03:51 : Running vlog_synth_rpr.xit
MIG: 15:03:52 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:03:52 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 15:03:52 : ################# RUNNING MIG BATCH ###################
MIG: 15:03:52 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:03:52 : synp_flow:  -- synthesis_mode: Other
MIG: 15:03:52 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:03:52 : vivado_mode: xpg_bd
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 1
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 : isPortInterface: 0
MIG: 15:03:52 :  locked false  
MIG: 15:03:52 : HDL Language: Verilog
MIG: 15:03:52 : compInfo: false
MIG: 15:03:52 : Vivado Options xc7a100t csg324 -1
MIG: 15:03:52 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:03:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:03:52 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:03:52 : I am in catch area
MIG: 15:03:52 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:04:00 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:04:00 : Component_Name: design_1_mig_7series_0_0
MIG: 15:04:00 : Moving design_1_mig_7series_0_0 ...
MIG: 15:04:01 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:04:01 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:04:01 : Running simulation.xit
MIG: 15:04:01 : ################# RUNNING MIG BATCH ###################
MIG: 15:04:01 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:04:01 : synp_flow:  -- synthesis_mode: Other
MIG: 15:04:01 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:04:01 : vivado_mode: xpg_bd
MIG: 15:04:01 : isPortInterface: 0
MIG: 15:04:01 : isPortInterface: 0
MIG: 15:04:01 : isPortInterface: 0
MIG: 15:04:01 : isPortInterface: 0
MIG: 15:04:01 : isPortInterface: 0
MIG: 15:04:01 : isPortInterface: 0
MIG: 15:04:01 : isPortInterface: 0
MIG: 15:04:01 : isPortInterface: 0
MIG: 15:04:01 : isPortInterface: 0
MIG: 15:04:01 : isPortInterface: 0
MIG: 15:04:01 : isPortInterface: 0
MIG: 15:04:01 : isPortInterface: 0
MIG: 15:04:01 : isPortInterface: 0
MIG: 15:04:01 : isPortInterface: 0
MIG: 15:04:01 : isPortInterface: 0
MIG: 15:04:01 : isPortInterface: 0
MIG: 15:04:01 : isPortInterface: 0
MIG: 15:04:01 : isPortInterface: 0
MIG: 15:04:01 : isPortInterface: 0
MIG: 15:04:01 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 1
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 :  locked false  
MIG: 15:04:02 : HDL Language: Verilog
MIG: 15:04:02 : compInfo: false
MIG: 15:04:02 : Vivado Options xc7a100t csg324 -1
MIG: 15:04:02 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:04:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:04:02 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:04:02 : I am in catch area
MIG: 15:04:02 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:04:09 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:04:09 : Component_Name: design_1_mig_7series_0_0
MIG: 15:04:09 : Moving design_1_mig_7series_0_0 ...
MIG: 15:04:11 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:04:11 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:04:12 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:04:12 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:04:12 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 15:04:12 : ################# RUNNING MIG BATCH ###################
MIG: 15:04:12 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:04:12 : synp_flow:  -- synthesis_mode: Other
MIG: 15:04:12 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:04:12 : vivado_mode: xpg_bd
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 1
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 : isPortInterface: 0
MIG: 15:04:12 :  locked false  
MIG: 15:04:12 : HDL Language: Verilog
MIG: 15:04:12 : compInfo: false
MIG: 15:04:12 : Vivado Options xc7a100t csg324 -1
MIG: 15:04:12 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:04:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:04:12 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:04:12 : I am in catch area
MIG: 15:04:12 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:04:20 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:04:20 : Component_Name: design_1_mig_7series_0_0
MIG: 15:04:20 : Moving design_1_mig_7series_0_0 ...
MIG: 15:04:21 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:04:21 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:04:21 : Running implementation.xit
MIG: 15:04:21 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:04:21 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 15:04:21 : ################# RUNNING MIG BATCH ###################
MIG: 15:04:21 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:04:21 : synp_flow:  -- synthesis_mode: Other
MIG: 15:04:21 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:04:21 : vivado_mode: xpg_bd
MIG: 15:04:21 : isPortInterface: 0
MIG: 15:04:21 : isPortInterface: 0
MIG: 15:04:21 : isPortInterface: 0
MIG: 15:04:21 : isPortInterface: 0
MIG: 15:04:21 : isPortInterface: 0
MIG: 15:04:21 : isPortInterface: 0
MIG: 15:04:21 : isPortInterface: 0
MIG: 15:04:21 : isPortInterface: 0
MIG: 15:04:21 : isPortInterface: 0
MIG: 15:04:21 : isPortInterface: 0
MIG: 15:04:21 : isPortInterface: 0
MIG: 15:04:21 : isPortInterface: 0
MIG: 15:04:21 : isPortInterface: 0
MIG: 15:04:21 : isPortInterface: 0
MIG: 15:04:21 : isPortInterface: 0
MIG: 15:04:21 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 1
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 : isPortInterface: 0
MIG: 15:04:22 :  locked false  
MIG: 15:04:22 : HDL Language: Verilog
MIG: 15:04:22 : compInfo: false
MIG: 15:04:22 : Vivado Options xc7a100t csg324 -1
MIG: 15:04:22 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:04:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:04:22 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:04:22 : I am in catch area
MIG: 15:04:22 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:04:30 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:04:30 : Component_Name: design_1_mig_7series_0_0
MIG: 15:04:30 : Moving design_1_mig_7series_0_0 ...
MIG: 15:04:31 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:04:31 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:03:57 : xml_input_file: board.prj
MIG: 18:03:57 : Absolute path of xml_input_file: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 18:03:57 : xml_input_file: board.prj
MIG: 18:03:57 : Absolute path of xml_input_file: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 18:05:24 : Running synthesis.xit
MIG: 18:05:24 : ################# RUNNING MIG BATCH ###################
MIG: 18:05:24 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:05:24 : synp_flow:  -- synthesis_mode: Other
MIG: 18:05:24 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:05:24 : vivado_mode: xpg_bd
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:24 : isPortInterface: 0
MIG: 18:05:25 : isPortInterface: 0
MIG: 18:05:25 : isPortInterface: 0
MIG: 18:05:25 : isPortInterface: 0
MIG: 18:05:25 : isPortInterface: 0
MIG: 18:05:25 : isPortInterface: 0
MIG: 18:05:25 : isPortInterface: 0
MIG: 18:05:25 : isPortInterface: 0
MIG: 18:05:25 : isPortInterface: 0
MIG: 18:05:25 : isPortInterface: 0
MIG: 18:05:25 : isPortInterface: 0
MIG: 18:05:25 : isPortInterface: 0
MIG: 18:05:25 : isPortInterface: 0
MIG: 18:05:25 : isPortInterface: 0
MIG: 18:05:25 : isPortInterface: 0
MIG: 18:05:25 : isPortInterface: 0
MIG: 18:05:25 : isPortInterface: 0
MIG: 18:05:25 : isPortInterface: 0
MIG: 18:05:25 : isPortInterface: 0
MIG: 18:05:25 : isPortInterface: 0
MIG: 18:05:25 : isPortInterface: 0
MIG: 18:05:25 : isPortInterface: 0
MIG: 18:05:25 : isPortInterface: 0
MIG: 18:05:25 : isPortInterface: 0
MIG: 18:05:25 : isPortInterface: 0
MIG: 18:05:25 : isPortInterface: 0
MIG: 18:05:25 : isPortInterface: 0
MIG: 18:05:25 : isPortInterface: 0
MIG: 18:05:25 : isPortInterface: 0
MIG: 18:05:25 : isPortInterface: 0
MIG: 18:05:25 : isPortInterface: 1
MIG: 18:05:25 : isPortInterface: 0
MIG: 18:05:25 : isPortInterface: 0
MIG: 18:05:25 : isPortInterface: 0
MIG: 18:05:25 : isPortInterface: 0
MIG: 18:05:25 : isPortInterface: 0
MIG: 18:05:25 : isPortInterface: 0
MIG: 18:05:25 : isPortInterface: 0
MIG: 18:05:25 : isPortInterface: 0
MIG: 18:05:25 : isPortInterface: 0
MIG: 18:05:25 : isPortInterface: 0
MIG: 18:05:25 :  locked false  
MIG: 18:05:25 : HDL Language: Verilog
MIG: 18:05:25 : compInfo: false
MIG: 18:05:25 : Vivado Options xc7a100t csg324 -1
MIG: 18:05:25 : 1: xc7a100t 2: csg324 3: -1
MIG: 18:05:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:05:25 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 18:05:25 : I am in catch area
MIG: 18:05:25 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:05:36 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 18:05:36 : Component_Name: design_1_mig_7series_0_0
MIG: 18:05:36 : Moving design_1_mig_7series_0_0 ...
MIG: 18:05:38 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:05:38 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:05:39 : Running vlog_synth_rpr.xit
MIG: 18:05:39 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 18:05:39 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 18:05:39 : ################# RUNNING MIG BATCH ###################
MIG: 18:05:39 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:05:39 : synp_flow:  -- synthesis_mode: Other
MIG: 18:05:39 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:05:39 : vivado_mode: xpg_bd
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 1
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 : isPortInterface: 0
MIG: 18:05:39 :  locked false  
MIG: 18:05:39 : HDL Language: Verilog
MIG: 18:05:39 : compInfo: false
MIG: 18:05:39 : Vivado Options xc7a100t csg324 -1
MIG: 18:05:39 : 1: xc7a100t 2: csg324 3: -1
MIG: 18:05:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:05:39 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 18:05:39 : I am in catch area
MIG: 18:05:39 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:05:47 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 18:05:47 : Component_Name: design_1_mig_7series_0_0
MIG: 18:05:47 : Moving design_1_mig_7series_0_0 ...
MIG: 18:05:48 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:05:49 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:05:49 : Running simulation.xit
MIG: 18:05:49 : ################# RUNNING MIG BATCH ###################
MIG: 18:05:49 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:05:49 : synp_flow:  -- synthesis_mode: Other
MIG: 18:05:49 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:05:49 : vivado_mode: xpg_bd
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:49 : isPortInterface: 0
MIG: 18:05:50 : isPortInterface: 0
MIG: 18:05:50 : isPortInterface: 0
MIG: 18:05:50 : isPortInterface: 0
MIG: 18:05:50 : isPortInterface: 0
MIG: 18:05:50 : isPortInterface: 0
MIG: 18:05:50 : isPortInterface: 0
MIG: 18:05:50 : isPortInterface: 0
MIG: 18:05:50 : isPortInterface: 0
MIG: 18:05:50 : isPortInterface: 0
MIG: 18:05:50 : isPortInterface: 0
MIG: 18:05:50 : isPortInterface: 0
MIG: 18:05:50 : isPortInterface: 0
MIG: 18:05:50 : isPortInterface: 1
MIG: 18:05:50 : isPortInterface: 0
MIG: 18:05:50 : isPortInterface: 0
MIG: 18:05:50 : isPortInterface: 0
MIG: 18:05:50 : isPortInterface: 0
MIG: 18:05:50 : isPortInterface: 0
MIG: 18:05:50 : isPortInterface: 0
MIG: 18:05:50 : isPortInterface: 0
MIG: 18:05:50 : isPortInterface: 0
MIG: 18:05:50 : isPortInterface: 0
MIG: 18:05:50 : isPortInterface: 0
MIG: 18:05:50 :  locked false  
MIG: 18:05:50 : HDL Language: Verilog
MIG: 18:05:50 : compInfo: false
MIG: 18:05:50 : Vivado Options xc7a100t csg324 -1
MIG: 18:05:50 : 1: xc7a100t 2: csg324 3: -1
MIG: 18:05:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:05:50 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 18:05:50 : I am in catch area
MIG: 18:05:50 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:05:57 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 18:05:57 : Component_Name: design_1_mig_7series_0_0
MIG: 18:05:57 : Moving design_1_mig_7series_0_0 ...
MIG: 18:05:58 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:05:58 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:05:59 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:05:59 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 18:05:59 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 18:05:59 : ################# RUNNING MIG BATCH ###################
MIG: 18:05:59 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:05:59 : synp_flow:  -- synthesis_mode: Other
MIG: 18:05:59 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:05:59 : vivado_mode: xpg_bd
MIG: 18:05:59 : isPortInterface: 0
MIG: 18:05:59 : isPortInterface: 0
MIG: 18:05:59 : isPortInterface: 0
MIG: 18:05:59 : isPortInterface: 0
MIG: 18:05:59 : isPortInterface: 0
MIG: 18:05:59 : isPortInterface: 0
MIG: 18:05:59 : isPortInterface: 0
MIG: 18:05:59 : isPortInterface: 0
MIG: 18:05:59 : isPortInterface: 0
MIG: 18:05:59 : isPortInterface: 0
MIG: 18:05:59 : isPortInterface: 0
MIG: 18:05:59 : isPortInterface: 0
MIG: 18:05:59 : isPortInterface: 0
MIG: 18:05:59 : isPortInterface: 0
MIG: 18:05:59 : isPortInterface: 0
MIG: 18:05:59 : isPortInterface: 0
MIG: 18:05:59 : isPortInterface: 0
MIG: 18:05:59 : isPortInterface: 0
MIG: 18:05:59 : isPortInterface: 0
MIG: 18:05:59 : isPortInterface: 0
MIG: 18:05:59 : isPortInterface: 0
MIG: 18:05:59 : isPortInterface: 0
MIG: 18:05:59 : isPortInterface: 0
MIG: 18:05:59 : isPortInterface: 0
MIG: 18:05:59 : isPortInterface: 0
MIG: 18:05:59 : isPortInterface: 0
MIG: 18:05:59 : isPortInterface: 0
MIG: 18:05:59 : isPortInterface: 0
MIG: 18:05:59 : isPortInterface: 0
MIG: 18:05:59 : isPortInterface: 0
MIG: 18:05:59 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 1
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 : isPortInterface: 0
MIG: 18:06:00 :  locked false  
MIG: 18:06:00 : HDL Language: Verilog
MIG: 18:06:00 : compInfo: false
MIG: 18:06:00 : Vivado Options xc7a100t csg324 -1
MIG: 18:06:00 : 1: xc7a100t 2: csg324 3: -1
MIG: 18:06:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:06:00 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 18:06:00 : I am in catch area
MIG: 18:06:00 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:06:07 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 18:06:07 : Component_Name: design_1_mig_7series_0_0
MIG: 18:06:07 : Moving design_1_mig_7series_0_0 ...
MIG: 18:06:09 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:06:09 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:06:09 : Running implementation.xit
MIG: 18:06:09 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 18:06:09 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 18:06:09 : ################# RUNNING MIG BATCH ###################
MIG: 18:06:09 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:06:09 : synp_flow:  -- synthesis_mode: Other
MIG: 18:06:09 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:06:09 : vivado_mode: xpg_bd
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:09 : isPortInterface: 0
MIG: 18:06:10 : isPortInterface: 0
MIG: 18:06:10 : isPortInterface: 0
MIG: 18:06:10 : isPortInterface: 0
MIG: 18:06:10 : isPortInterface: 0
MIG: 18:06:10 : isPortInterface: 0
MIG: 18:06:10 : isPortInterface: 0
MIG: 18:06:10 : isPortInterface: 0
MIG: 18:06:10 : isPortInterface: 0
MIG: 18:06:10 : isPortInterface: 0
MIG: 18:06:10 : isPortInterface: 0
MIG: 18:06:10 : isPortInterface: 0
MIG: 18:06:10 : isPortInterface: 0
MIG: 18:06:10 : isPortInterface: 0
MIG: 18:06:10 : isPortInterface: 0
MIG: 18:06:10 : isPortInterface: 0
MIG: 18:06:10 : isPortInterface: 0
MIG: 18:06:10 : isPortInterface: 0
MIG: 18:06:10 : isPortInterface: 0
MIG: 18:06:10 : isPortInterface: 0
MIG: 18:06:10 : isPortInterface: 0
MIG: 18:06:10 : isPortInterface: 0
MIG: 18:06:10 : isPortInterface: 0
MIG: 18:06:10 : isPortInterface: 0
MIG: 18:06:10 : isPortInterface: 0
MIG: 18:06:10 : isPortInterface: 0
MIG: 18:06:10 : isPortInterface: 0
MIG: 18:06:10 : isPortInterface: 0
MIG: 18:06:10 : isPortInterface: 0
MIG: 18:06:10 : isPortInterface: 0
MIG: 18:06:10 : isPortInterface: 0
MIG: 18:06:10 : isPortInterface: 0
MIG: 18:06:10 : isPortInterface: 0
MIG: 18:06:10 : isPortInterface: 0
MIG: 18:06:10 : isPortInterface: 0
MIG: 18:06:10 : isPortInterface: 0
MIG: 18:06:10 : isPortInterface: 0
MIG: 18:06:10 : isPortInterface: 0
MIG: 18:06:10 : isPortInterface: 0
MIG: 18:06:10 : isPortInterface: 0
MIG: 18:06:10 : isPortInterface: 0
MIG: 18:06:10 : isPortInterface: 0
MIG: 18:06:10 : isPortInterface: 1
MIG: 18:06:10 : isPortInterface: 0
MIG: 18:06:10 : isPortInterface: 0
MIG: 18:06:10 : isPortInterface: 0
MIG: 18:06:10 : isPortInterface: 0
MIG: 18:06:10 : isPortInterface: 0
MIG: 18:06:10 : isPortInterface: 0
MIG: 18:06:10 : isPortInterface: 0
MIG: 18:06:10 : isPortInterface: 0
MIG: 18:06:10 : isPortInterface: 0
MIG: 18:06:10 : isPortInterface: 0
MIG: 18:06:10 :  locked false  
MIG: 18:06:10 : HDL Language: Verilog
MIG: 18:06:10 : compInfo: false
MIG: 18:06:10 : Vivado Options xc7a100t csg324 -1
MIG: 18:06:10 : 1: xc7a100t 2: csg324 3: -1
MIG: 18:06:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:06:10 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 18:06:10 : I am in catch area
MIG: 18:06:10 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:06:17 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 18:06:17 : Component_Name: design_1_mig_7series_0_0
MIG: 18:06:17 : Moving design_1_mig_7series_0_0 ...
MIG: 18:06:19 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:06:19 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:12:07 : Running synthesis.xit
MIG: 18:12:07 : ################# RUNNING MIG BATCH ###################
MIG: 18:12:07 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:12:07 : synp_flow:  -- synthesis_mode: Other
MIG: 18:12:07 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:12:07 : vivado_mode: xpg_bd
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 1
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:07 : isPortInterface: 0
MIG: 18:12:08 : isPortInterface: 0
MIG: 18:12:08 :  locked false  
MIG: 18:12:08 : HDL Language: Verilog
MIG: 18:12:08 : compInfo: false
MIG: 18:12:08 : Vivado Options xc7a100t csg324 -1
MIG: 18:12:08 : 1: xc7a100t 2: csg324 3: -1
MIG: 18:12:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:12:08 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 18:12:08 : I am in catch area
MIG: 18:12:08 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:12:15 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 18:12:15 : Component_Name: design_1_mig_7series_0_0
MIG: 18:12:15 : Moving design_1_mig_7series_0_0 ...
MIG: 18:12:17 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:12:17 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:12:18 : Running vlog_synth_rpr.xit
MIG: 18:12:18 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 18:12:18 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 18:12:18 : ################# RUNNING MIG BATCH ###################
MIG: 18:12:18 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:12:18 : synp_flow:  -- synthesis_mode: Other
MIG: 18:12:18 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:12:18 : vivado_mode: xpg_bd
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 1
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 : isPortInterface: 0
MIG: 18:12:18 :  locked false  
MIG: 18:12:18 : HDL Language: Verilog
MIG: 18:12:18 : compInfo: false
MIG: 18:12:18 : Vivado Options xc7a100t csg324 -1
MIG: 18:12:18 : 1: xc7a100t 2: csg324 3: -1
MIG: 18:12:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:12:18 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 18:12:18 : I am in catch area
MIG: 18:12:18 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:12:26 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 18:12:26 : Component_Name: design_1_mig_7series_0_0
MIG: 18:12:26 : Moving design_1_mig_7series_0_0 ...
MIG: 18:12:27 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:12:27 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:12:28 : Running simulation.xit
MIG: 18:12:28 : ################# RUNNING MIG BATCH ###################
MIG: 18:12:28 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:12:28 : synp_flow:  -- synthesis_mode: Other
MIG: 18:12:28 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:12:28 : vivado_mode: xpg_bd
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:28 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 1
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 : isPortInterface: 0
MIG: 18:12:29 :  locked false  
MIG: 18:12:29 : HDL Language: Verilog
MIG: 18:12:29 : compInfo: false
MIG: 18:12:29 : Vivado Options xc7a100t csg324 -1
MIG: 18:12:29 : 1: xc7a100t 2: csg324 3: -1
MIG: 18:12:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:12:29 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 18:12:29 : I am in catch area
MIG: 18:12:29 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:12:37 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 18:12:37 : Component_Name: design_1_mig_7series_0_0
MIG: 18:12:37 : Moving design_1_mig_7series_0_0 ...
MIG: 18:12:38 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:12:38 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:12:39 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:12:39 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 18:12:39 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 18:12:39 : ################# RUNNING MIG BATCH ###################
MIG: 18:12:39 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:12:39 : synp_flow:  -- synthesis_mode: Other
MIG: 18:12:39 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:12:39 : vivado_mode: xpg_bd
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:40 : isPortInterface: 0
MIG: 18:12:40 : isPortInterface: 0
MIG: 18:12:40 : isPortInterface: 0
MIG: 18:12:40 : isPortInterface: 0
MIG: 18:12:40 : isPortInterface: 0
MIG: 18:12:40 : isPortInterface: 0
MIG: 18:12:40 : isPortInterface: 0
MIG: 18:12:40 : isPortInterface: 0
MIG: 18:12:40 : isPortInterface: 0
MIG: 18:12:40 : isPortInterface: 0
MIG: 18:12:40 : isPortInterface: 0
MIG: 18:12:40 : isPortInterface: 0
MIG: 18:12:40 : isPortInterface: 0
MIG: 18:12:40 : isPortInterface: 0
MIG: 18:12:40 : isPortInterface: 0
MIG: 18:12:40 : isPortInterface: 0
MIG: 18:12:40 : isPortInterface: 0
MIG: 18:12:40 : isPortInterface: 0
MIG: 18:12:40 : isPortInterface: 1
MIG: 18:12:40 : isPortInterface: 0
MIG: 18:12:40 : isPortInterface: 0
MIG: 18:12:40 : isPortInterface: 0
MIG: 18:12:40 : isPortInterface: 0
MIG: 18:12:40 : isPortInterface: 0
MIG: 18:12:40 : isPortInterface: 0
MIG: 18:12:40 : isPortInterface: 0
MIG: 18:12:40 : isPortInterface: 0
MIG: 18:12:40 : isPortInterface: 0
MIG: 18:12:40 : isPortInterface: 0
MIG: 18:12:40 :  locked false  
MIG: 18:12:40 : HDL Language: Verilog
MIG: 18:12:40 : compInfo: false
MIG: 18:12:40 : Vivado Options xc7a100t csg324 -1
MIG: 18:12:40 : 1: xc7a100t 2: csg324 3: -1
MIG: 18:12:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:12:40 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 18:12:40 : I am in catch area
MIG: 18:12:40 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:12:48 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 18:12:48 : Component_Name: design_1_mig_7series_0_0
MIG: 18:12:48 : Moving design_1_mig_7series_0_0 ...
MIG: 18:12:49 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:12:49 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:12:49 : Running implementation.xit
MIG: 18:12:49 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 18:12:49 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 18:12:49 : ################# RUNNING MIG BATCH ###################
MIG: 18:12:49 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:12:49 : synp_flow:  -- synthesis_mode: Other
MIG: 18:12:49 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:12:49 : vivado_mode: xpg_bd
MIG: 18:12:49 : isPortInterface: 0
MIG: 18:12:49 : isPortInterface: 0
MIG: 18:12:49 : isPortInterface: 0
MIG: 18:12:49 : isPortInterface: 0
MIG: 18:12:49 : isPortInterface: 0
MIG: 18:12:49 : isPortInterface: 0
MIG: 18:12:49 : isPortInterface: 0
MIG: 18:12:49 : isPortInterface: 0
MIG: 18:12:49 : isPortInterface: 0
MIG: 18:12:49 : isPortInterface: 0
MIG: 18:12:49 : isPortInterface: 0
MIG: 18:12:49 : isPortInterface: 0
MIG: 18:12:49 : isPortInterface: 0
MIG: 18:12:49 : isPortInterface: 0
MIG: 18:12:49 : isPortInterface: 0
MIG: 18:12:49 : isPortInterface: 0
MIG: 18:12:49 : isPortInterface: 0
MIG: 18:12:49 : isPortInterface: 0
MIG: 18:12:49 : isPortInterface: 0
MIG: 18:12:49 : isPortInterface: 0
MIG: 18:12:49 : isPortInterface: 0
MIG: 18:12:49 : isPortInterface: 0
MIG: 18:12:49 : isPortInterface: 0
MIG: 18:12:49 : isPortInterface: 0
MIG: 18:12:49 : isPortInterface: 0
MIG: 18:12:49 : isPortInterface: 0
MIG: 18:12:49 : isPortInterface: 0
MIG: 18:12:49 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 1
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 :  locked false  
MIG: 18:12:50 : HDL Language: Verilog
MIG: 18:12:50 : compInfo: false
MIG: 18:12:50 : Vivado Options xc7a100t csg324 -1
MIG: 18:12:50 : 1: xc7a100t 2: csg324 3: -1
MIG: 18:12:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:12:50 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 18:12:50 : I am in catch area
MIG: 18:12:50 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:12:58 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 18:12:58 : Component_Name: design_1_mig_7series_0_0
MIG: 18:12:58 : Moving design_1_mig_7series_0_0 ...
MIG: 18:12:59 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:12:59 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 19:26:19 : Running synthesis.xit
MIG: 19:26:19 : ################# RUNNING MIG BATCH ###################
MIG: 19:26:19 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 19:26:19 : synp_flow:  -- synthesis_mode: Other
MIG: 19:26:19 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 19:26:19 : vivado_mode: xpg_bd
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 1
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 : isPortInterface: 0
MIG: 19:26:19 :  locked false  
MIG: 19:26:19 : HDL Language: Verilog
MIG: 19:26:19 : compInfo: false
MIG: 19:26:19 : Vivado Options xc7a100t csg324 -1
MIG: 19:26:19 : 1: xc7a100t 2: csg324 3: -1
MIG: 19:26:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:26:20 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 19:26:20 : I am in catch area
MIG: 19:26:20 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 19:26:27 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 19:26:27 : Component_Name: design_1_mig_7series_0_0
MIG: 19:26:27 : Moving design_1_mig_7series_0_0 ...
MIG: 19:26:29 : Moving design_1_mig_7series_0_0.veo ...
MIG: 19:26:29 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 19:26:30 : Running vlog_synth_rpr.xit
MIG: 19:26:30 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 19:26:30 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 19:26:30 : ################# RUNNING MIG BATCH ###################
MIG: 19:26:30 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 19:26:30 : synp_flow:  -- synthesis_mode: Other
MIG: 19:26:30 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 19:26:30 : vivado_mode: xpg_bd
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 1
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 : isPortInterface: 0
MIG: 19:26:30 :  locked false  
MIG: 19:26:30 : HDL Language: Verilog
MIG: 19:26:30 : compInfo: false
MIG: 19:26:30 : Vivado Options xc7a100t csg324 -1
MIG: 19:26:30 : 1: xc7a100t 2: csg324 3: -1
MIG: 19:26:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:26:30 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 19:26:30 : I am in catch area
MIG: 19:26:30 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 19:26:38 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 19:26:38 : Component_Name: design_1_mig_7series_0_0
MIG: 19:26:38 : Moving design_1_mig_7series_0_0 ...
MIG: 19:26:39 : Moving design_1_mig_7series_0_0.veo ...
MIG: 19:26:39 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 19:26:40 : Running simulation.xit
MIG: 19:26:40 : ################# RUNNING MIG BATCH ###################
MIG: 19:26:40 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 19:26:40 : synp_flow:  -- synthesis_mode: Other
MIG: 19:26:40 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 19:26:40 : vivado_mode: xpg_bd
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 1
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 : isPortInterface: 0
MIG: 19:26:40 :  locked false  
MIG: 19:26:40 : HDL Language: Verilog
MIG: 19:26:40 : compInfo: false
MIG: 19:26:40 : Vivado Options xc7a100t csg324 -1
MIG: 19:26:40 : 1: xc7a100t 2: csg324 3: -1
MIG: 19:26:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:26:40 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 19:26:40 : I am in catch area
MIG: 19:26:40 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 19:26:48 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 19:26:48 : Component_Name: design_1_mig_7series_0_0
MIG: 19:26:48 : Moving design_1_mig_7series_0_0 ...
MIG: 19:26:49 : Moving design_1_mig_7series_0_0.veo ...
MIG: 19:26:49 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 19:26:50 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 19:26:50 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 19:26:50 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 19:26:50 : ################# RUNNING MIG BATCH ###################
MIG: 19:26:50 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 19:26:50 : synp_flow:  -- synthesis_mode: Other
MIG: 19:26:50 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 19:26:50 : vivado_mode: xpg_bd
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:50 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 1
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 : isPortInterface: 0
MIG: 19:26:51 :  locked false  
MIG: 19:26:51 : HDL Language: Verilog
MIG: 19:26:51 : compInfo: false
MIG: 19:26:51 : Vivado Options xc7a100t csg324 -1
MIG: 19:26:51 : 1: xc7a100t 2: csg324 3: -1
MIG: 19:26:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:26:51 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 19:26:51 : I am in catch area
MIG: 19:26:51 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 19:26:58 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 19:26:58 : Component_Name: design_1_mig_7series_0_0
MIG: 19:26:58 : Moving design_1_mig_7series_0_0 ...
MIG: 19:27:00 : Moving design_1_mig_7series_0_0.veo ...
MIG: 19:27:00 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 19:27:00 : Running implementation.xit
MIG: 19:27:00 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 19:27:00 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 19:27:00 : ################# RUNNING MIG BATCH ###################
MIG: 19:27:00 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 19:27:00 : synp_flow:  -- synthesis_mode: Other
MIG: 19:27:00 : outputDirectory: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 19:27:00 : vivado_mode: xpg_bd
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:00 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 1
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 : isPortInterface: 0
MIG: 19:27:01 :  locked false  
MIG: 19:27:01 : HDL Language: Verilog
MIG: 19:27:01 : compInfo: false
MIG: 19:27:01 : Vivado Options xc7a100t csg324 -1
MIG: 19:27:01 : 1: xc7a100t 2: csg324 3: -1
MIG: 19:27:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:27:01 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 19:27:01 : I am in catch area
MIG: 19:27:01 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 19:27:08 : XML_INPUT_FILE: w:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 19:27:08 : Component_Name: design_1_mig_7series_0_0
MIG: 19:27:08 : Moving design_1_mig_7series_0_0 ...
MIG: 19:27:10 : Moving design_1_mig_7series_0_0.veo ...
MIG: 19:27:10 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 22:04:05 : xml_input_file: board.prj
MIG: 22:04:05 : Absolute path of xml_input_file: c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:04:05 : xml_input_file: board.prj
MIG: 22:04:05 : Absolute path of xml_input_file: c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:04:05 : In updateAllModelParams
MIG: 22:04:05 : ################# RUNNING MIG BATCH ###################
MIG: 22:04:05 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 22:04:05 : synp_flow:  -- synthesis_mode: Other
MIG: 22:04:05 : outputDirectory: c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 22:04:05 : vivado_mode: xpg_bd
MIG: 22:04:05 : isPortInterface: 0
MIG: 22:04:05 : isPortInterface: 0
MIG: 22:04:05 : isPortInterface: 0
MIG: 22:04:05 : isPortInterface: 0
MIG: 22:04:05 : isPortInterface: 0
MIG: 22:04:05 : isPortInterface: 0
MIG: 22:04:05 : isPortInterface: 0
MIG: 22:04:05 : isPortInterface: 0
MIG: 22:04:05 : isPortInterface: 0
MIG: 22:04:05 : isPortInterface: 0
MIG: 22:04:05 : isPortInterface: 0
MIG: 22:04:05 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:06 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 1
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 : isPortInterface: 0
MIG: 22:04:07 :  locked false  
MIG: 22:04:07 : HDL Language: Verilog
MIG: 22:04:07 : compInfo: true
MIG: 22:04:07 : Vivado Options xc7a100t csg324 -1
MIG: 22:04:07 : 1: xc7a100t 2: csg324 3: -1
MIG: 22:04:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:04:08 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 22:04:08 : I am in catch area
MIG: 22:04:08 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 22:04:53 : XML_INPUT_FILE: c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:04:53 : Component_Name: design_1_mig_7series_0_0
MIG: 22:04:53 : Moving design_1_mig_7series_0_0 ...
MIG: 22:04:53 : Moving design_1_mig_7series_0_0.veo ...
MIG: 22:04:53 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 22:04:53 : XGUI hdlLanguage: Verilog
MIG: 22:04:53 : xgui vivado_mode: xpg_bd
MIG: 22:04:53 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 22:04:53 : Reading C:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 22:04:59 : 1
MIG: 22:04:59 : Inside fn mem: DDR2
MIG: 22:04:59 : detect_uiclk: 81247969
MIG: 22:04:59 : cntrl:  memtype: DDR2
MIG: 22:04:59 : 1200
MIG: 22:04:59 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 22:04:59 : DDR2
MIG: 22:04:59 : 1
MIG: 22:04:59 : 81247969
MIG: 22:04:59 : 
MIG: 22:04:59 :  polarity_value: 1
MIG: 22:04:59 : 
MIG: 22:04:59 : 
MIG: 22:04:59 : cntrl:  memtype: DDR2
MIG: 22:04:59 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 22:04:59 : 
MIG: 22:04:59 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 22:04:59 : 
MIG: 22:04:59 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 22:04:59 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 22:04:59 : 
MIG: 22:04:59 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 22:04:59 : 
MIG: 22:04:59 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 22:04:59 : 
MIG: 22:04:59 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 22:04:59 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 22:04:59 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 22:04:59 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 22:04:59 : 2
MIG: 22:04:59 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 22:04:59 : 16
MIG: 22:04:59 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 22:04:59 : 2
MIG: 22:04:59 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 22:04:59 : 
MIG: 22:04:59 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 22:04:59 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 22:04:59 : 
MIG: 22:04:59 :  Valid Param: ECC ==> OFF
MIG: 22:04:59 : 16
MIG: 22:04:59 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 22:04:59 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 22:04:59 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 22:04:59 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 22:04:59 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 22:04:59 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 22:04:59 : 
MIG: 22:04:59 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 22:04:59 : 13
MIG: 22:04:59 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 22:04:59 : 27
MIG: 22:04:59 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 22:04:59 : 
MIG: 22:04:59 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 22:04:59 : 
MIG: 22:04:59 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 22:04:59 : 
MIG: 22:04:59 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 22:05:00 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 22:05:00 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 22:05:00 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 22:05:00 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 22:05:00 :  Invalid Param: DDR2_AL ==> "0"
MIG: 22:05:00 :  Invalid Param: DDR2_nAL ==> 0
MIG: 22:05:00 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 22:05:00 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 22:05:00 :  Invalid Param: DDR2_CL ==> 5
MIG: 22:05:00 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 22:05:00 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 22:05:00 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 22:05:00 : 
MIG: 22:05:00 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 22:05:00 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 22:05:00 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 22:05:00 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 22:05:00 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 22:05:00 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 22:05:00 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 22:05:00 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 22:05:00 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 22:05:00 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 22:05:00 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 22:05:00 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 22:05:00 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 22:05:00 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 22:05:00 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 22:05:00 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 22:05:00 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 22:05:00 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 22:05:00 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 22:05:00 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 22:05:00 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 22:05:00 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 22:05:00 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 22:05:00 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 22:05:00 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 22:05:00 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 22:05:00 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 22:05:00 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 22:05:00 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 22:05:00 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 22:05:00 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 22:05:00 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 22:05:00 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 22:05:00 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 22:05:00 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 22:05:00 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 22:05:00 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 22:05:00 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 22:05:00 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 22:05:00 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 22:05:00 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 22:05:00 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 22:05:00 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 22:05:00 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 22:05:00 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 22:05:00 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 22:05:00 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 22:05:00 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 22:05:00 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 22:05:00 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 22:05:00 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 22:05:00 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 22:05:00 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 22:05:00 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 22:05:01 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:05:01 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:05:01 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:05:01 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:05:01 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:05:01 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:05:01 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:05:01 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:05:01 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:05:01 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:05:01 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:05:01 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:05:01 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:05:01 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:05:01 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:05:01 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:05:01 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 22:05:01 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 22:05:01 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 22:05:01 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 22:05:01 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 22:05:01 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 22:05:01 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 22:05:01 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 22:05:01 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 22:05:01 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 22:05:01 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 22:05:01 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 22:05:01 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 22:05:01 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 22:05:01 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 22:05:01 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 22:05:01 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 22:05:01 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 22:05:01 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 22:05:01 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 22:05:01 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 22:05:01 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 22:05:01 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 22:05:01 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 22:05:01 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 22:05:01 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 22:05:01 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 22:05:01 : 4
MIG: 22:05:01 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 22:05:01 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 22:05:01 : 
MIG: 22:05:01 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 22:05:01 : 2
MIG: 22:05:01 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 22:05:01 : 134217728
MIG: 22:05:01 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 22:05:01 : 
MIG: 22:05:01 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 22:05:01 : 64
MIG: 22:05:01 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 22:05:01 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 22:05:01 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 22:05:01 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 22:05:01 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 22:05:01 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 22:05:01 : 
MIG: 22:05:01 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 22:05:01 : 
MIG: 22:05:01 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 22:05:01 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 22:05:01 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 22:05:02 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 22:05:02 : 
MIG: 22:05:02 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 22:05:02 : 
MIG: 22:05:02 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 22:05:02 : NOBUF
MIG: 22:05:02 : NONE
MIG: 22:05:02 : 
MIG: 22:05:02 : Same Interface
MIG: 22:05:08 : xml_input_file: board.prj
MIG: 22:05:08 : Absolute path of xml_input_file: c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:05:08 : In updateAllModelParams
MIG: 22:05:08 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 22:05:08 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 22:05:08 : ################# RUNNING MIG BATCH ###################
MIG: 22:05:08 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 22:05:08 : synp_flow:  -- synthesis_mode: Other
MIG: 22:05:08 : outputDirectory: c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 22:05:08 : vivado_mode: xpg_bd
MIG: 22:05:08 : isPortInterface: 0
MIG: 22:05:08 : isPortInterface: 0
MIG: 22:05:08 : isPortInterface: 0
MIG: 22:05:08 : isPortInterface: 0
MIG: 22:05:08 : isPortInterface: 0
MIG: 22:05:08 : isPortInterface: 0
MIG: 22:05:08 : isPortInterface: 0
MIG: 22:05:08 : isPortInterface: 0
MIG: 22:05:08 : isPortInterface: 0
MIG: 22:05:08 : isPortInterface: 0
MIG: 22:05:08 : isPortInterface: 0
MIG: 22:05:08 : isPortInterface: 0
MIG: 22:05:08 : isPortInterface: 0
MIG: 22:05:08 : isPortInterface: 0
MIG: 22:05:08 : isPortInterface: 0
MIG: 22:05:08 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:09 : isPortInterface: 0
MIG: 22:05:10 : isPortInterface: 0
MIG: 22:05:10 : isPortInterface: 0
MIG: 22:05:10 : isPortInterface: 0
MIG: 22:05:10 : isPortInterface: 0
MIG: 22:05:10 : isPortInterface: 0
MIG: 22:05:10 : isPortInterface: 0
MIG: 22:05:10 : isPortInterface: 0
MIG: 22:05:10 : isPortInterface: 0
MIG: 22:05:10 : isPortInterface: 0
MIG: 22:05:10 : isPortInterface: 0
MIG: 22:05:10 : isPortInterface: 0
MIG: 22:05:10 : isPortInterface: 0
MIG: 22:05:10 : isPortInterface: 0
MIG: 22:05:10 : isPortInterface: 0
MIG: 22:05:10 : isPortInterface: 0
MIG: 22:05:10 : isPortInterface: 0
MIG: 22:05:10 : isPortInterface: 0
MIG: 22:05:10 : isPortInterface: 0
MIG: 22:05:10 : isPortInterface: 0
MIG: 22:05:10 : isPortInterface: 0
MIG: 22:05:10 : isPortInterface: 0
MIG: 22:05:10 : isPortInterface: 0
MIG: 22:05:10 : isPortInterface: 0
MIG: 22:05:10 : isPortInterface: 0
MIG: 22:05:10 : isPortInterface: 0
MIG: 22:05:10 : isPortInterface: 0
MIG: 22:05:10 : isPortInterface: 0
MIG: 22:05:10 : isPortInterface: 0
MIG: 22:05:10 : isPortInterface: 0
MIG: 22:05:10 : isPortInterface: 0
MIG: 22:05:10 : isPortInterface: 0
MIG: 22:05:10 : isPortInterface: 0
MIG: 22:05:10 : isPortInterface: 0
MIG: 22:05:10 : isPortInterface: 1
MIG: 22:05:10 : isPortInterface: 0
MIG: 22:05:10 : isPortInterface: 0
MIG: 22:05:10 : isPortInterface: 0
MIG: 22:05:10 : isPortInterface: 0
MIG: 22:05:10 : isPortInterface: 0
MIG: 22:05:10 : isPortInterface: 0
MIG: 22:05:10 : isPortInterface: 0
MIG: 22:05:10 : isPortInterface: 0
MIG: 22:05:10 : isPortInterface: 0
MIG: 22:05:10 : isPortInterface: 0
MIG: 22:05:10 :  locked false  
MIG: 22:05:10 : HDL Language: Verilog
MIG: 22:05:10 : compInfo: true
MIG: 22:05:10 : Vivado Options xc7a100t csg324 -1
MIG: 22:05:10 : 1: xc7a100t 2: csg324 3: -1
MIG: 22:05:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:05:10 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 22:05:10 : I am in catch area
MIG: 22:05:10 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 22:05:47 : XML_INPUT_FILE: c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:05:47 : Component_Name: design_1_mig_7series_0_0
MIG: 22:05:47 : Moving design_1_mig_7series_0_0 ...
MIG: 22:05:47 : Moving design_1_mig_7series_0_0.veo ...
MIG: 22:05:47 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 22:05:47 : XGUI hdlLanguage: Verilog
MIG: 22:05:47 : xgui vivado_mode: xpg_bd
MIG: 22:05:47 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 22:05:47 : Reading C:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 22:05:53 : 
MIG: 22:05:53 : Inside fn mem: DDR2
MIG: 22:05:53 : detect_uiclk: 81247969
MIG: 22:05:53 : cntrl:  memtype: DDR2
MIG: 22:05:53 : 
MIG: 22:05:53 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 22:05:53 : 
MIG: 22:05:53 : 
MIG: 22:05:53 : 
MIG: 22:05:53 : 
MIG: 22:05:53 :  polarity_value: 1
MIG: 22:05:53 : 
MIG: 22:05:53 : 
MIG: 22:05:53 : cntrl:  memtype: DDR2
MIG: 22:05:53 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 22:05:53 : 
MIG: 22:05:53 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 22:05:53 : 
MIG: 22:05:53 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 22:05:53 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 22:05:53 : 
MIG: 22:05:53 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 22:05:53 : 
MIG: 22:05:53 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 22:05:53 : 
MIG: 22:05:53 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 22:05:53 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 22:05:53 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 22:05:53 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 22:05:53 : 
MIG: 22:05:53 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 22:05:53 : 
MIG: 22:05:53 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 22:05:53 : 
MIG: 22:05:53 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 22:05:53 : 
MIG: 22:05:53 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 22:05:53 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 22:05:53 : 
MIG: 22:05:53 :  Valid Param: ECC ==> OFF
MIG: 22:05:53 : 
MIG: 22:05:53 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 22:05:53 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 22:05:53 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 22:05:53 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 22:05:54 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 22:05:54 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 22:05:54 : 
MIG: 22:05:54 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 22:05:54 : 
MIG: 22:05:54 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 22:05:54 : 
MIG: 22:05:54 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 22:05:54 : 
MIG: 22:05:54 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 22:05:54 : 
MIG: 22:05:54 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 22:05:54 : 
MIG: 22:05:54 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 22:05:54 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 22:05:54 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 22:05:54 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 22:05:54 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 22:05:54 :  Invalid Param: DDR2_AL ==> "0"
MIG: 22:05:54 :  Invalid Param: DDR2_nAL ==> 0
MIG: 22:05:54 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 22:05:54 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 22:05:54 :  Invalid Param: DDR2_CL ==> 5
MIG: 22:05:54 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 22:05:54 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 22:05:54 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 22:05:54 : 
MIG: 22:05:54 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 22:05:54 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 22:05:54 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 22:05:54 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 22:05:54 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 22:05:54 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 22:05:54 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 22:05:54 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 22:05:54 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 22:05:54 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 22:05:54 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 22:05:54 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 22:05:54 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 22:05:54 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 22:05:54 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 22:05:54 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 22:05:54 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 22:05:54 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 22:05:54 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 22:05:54 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 22:05:54 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 22:05:54 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 22:05:54 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 22:05:54 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 22:05:54 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 22:05:54 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 22:05:54 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 22:05:54 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 22:05:54 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 22:05:54 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 22:05:54 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 22:05:54 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 22:05:55 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 22:05:55 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 22:05:55 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 22:05:55 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 22:05:55 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 22:05:55 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 22:05:55 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 22:05:55 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 22:05:55 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 22:05:55 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 22:05:55 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 22:05:55 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 22:05:55 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 22:05:55 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 22:05:55 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 22:05:55 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 22:05:55 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 22:05:55 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 22:05:55 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 22:05:55 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 22:05:55 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 22:05:55 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 22:05:55 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:05:55 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:05:55 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:05:55 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:05:55 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:05:55 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:05:55 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:05:55 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:05:55 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:05:55 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:05:55 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:05:55 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:05:55 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:05:55 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:05:55 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:05:55 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:05:55 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 22:05:55 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 22:05:55 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 22:05:55 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 22:05:55 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 22:05:55 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 22:05:55 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 22:05:55 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 22:05:55 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 22:05:55 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 22:05:55 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 22:05:55 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 22:05:55 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 22:05:55 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 22:05:55 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 22:05:55 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 22:05:55 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 22:05:55 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 22:05:55 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 22:05:55 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 22:05:55 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 22:05:55 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 22:05:55 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 22:05:55 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 22:05:55 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 22:05:56 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 22:05:56 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 22:05:56 : 
MIG: 22:05:56 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 22:05:56 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 22:05:56 : 
MIG: 22:05:56 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 22:05:56 : 
MIG: 22:05:56 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 22:05:56 : 
MIG: 22:05:56 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 22:05:56 : 
MIG: 22:05:56 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 22:05:56 : 
MIG: 22:05:56 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 22:05:56 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 22:05:56 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 22:05:56 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 22:05:56 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 22:05:56 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 22:05:56 : 
MIG: 22:05:56 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 22:05:56 : 
MIG: 22:05:56 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 22:05:56 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 22:05:56 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 22:05:56 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 22:05:56 : 
MIG: 22:05:56 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 22:05:56 : 
MIG: 22:05:56 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 22:05:56 : 
MIG: 22:05:56 : 
MIG: 22:05:56 : 
MIG: 22:05:56 : Same Interface
MIG: 22:43:22 : xml_input_file: board.prj
MIG: 22:43:22 : Absolute path of xml_input_file: c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:43:22 : xml_input_file: board.prj
MIG: 22:43:22 : Absolute path of xml_input_file: c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:43:22 : xml_input_file: board.prj
MIG: 22:43:22 : Absolute path of xml_input_file: c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:43:22 : In updateAllModelParams
MIG: 22:43:22 : XGUI hdlLanguage: Verilog
MIG: 22:43:22 : xgui vivado_mode: xpg_bd
MIG: 22:43:23 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 22:43:23 : Reading C:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 22:43:28 : 
MIG: 22:43:28 : Inside fn mem: DDR2
MIG: 22:43:28 : detect_uiclk: 81247969
MIG: 22:43:28 : cntrl:  memtype: DDR2
MIG: 22:43:28 : 
MIG: 22:43:28 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 22:43:28 : 
MIG: 22:43:28 : 
MIG: 22:43:28 : 
MIG: 22:43:28 : 
MIG: 22:43:28 :  polarity_value: 1
MIG: 22:43:28 : 
MIG: 22:43:28 : 
MIG: 22:43:28 : cntrl:  memtype: DDR2
MIG: 22:43:28 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 22:43:28 : 
MIG: 22:43:28 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 22:43:28 : 
MIG: 22:43:28 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 22:43:28 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 22:43:28 : 
MIG: 22:43:28 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 22:43:28 : 
MIG: 22:43:28 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 22:43:28 : 
MIG: 22:43:28 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 22:43:28 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 22:43:28 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 22:43:28 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 22:43:28 : 
MIG: 22:43:28 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 22:43:28 : 
MIG: 22:43:28 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 22:43:28 : 
MIG: 22:43:28 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 22:43:28 : 
MIG: 22:43:29 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 22:43:29 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 22:43:29 : 
MIG: 22:43:29 :  Valid Param: ECC ==> OFF
MIG: 22:43:29 : 
MIG: 22:43:29 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 22:43:29 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 22:43:29 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 22:43:29 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 22:43:29 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 22:43:29 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 22:43:29 : 
MIG: 22:43:29 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 22:43:29 : 
MIG: 22:43:29 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 22:43:29 : 
MIG: 22:43:29 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 22:43:29 : 
MIG: 22:43:29 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 22:43:29 : 
MIG: 22:43:29 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 22:43:29 : 
MIG: 22:43:29 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 22:43:29 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 22:43:29 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 22:43:29 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 22:43:29 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 22:43:29 :  Invalid Param: DDR2_AL ==> "0"
MIG: 22:43:29 :  Invalid Param: DDR2_nAL ==> 0
MIG: 22:43:29 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 22:43:29 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 22:43:29 :  Invalid Param: DDR2_CL ==> 5
MIG: 22:43:29 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 22:43:29 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 22:43:29 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 22:43:29 : 
MIG: 22:43:29 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 22:43:29 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 22:43:29 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 22:43:29 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 22:43:29 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 22:43:29 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 22:43:29 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 22:43:29 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 22:43:29 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 22:43:29 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 22:43:29 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 22:43:29 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 22:43:29 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 22:43:29 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 22:43:29 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 22:43:29 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 22:43:29 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 22:43:29 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 22:43:30 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 22:43:30 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 22:43:30 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 22:43:30 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 22:43:30 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 22:43:30 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 22:43:30 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 22:43:30 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 22:43:30 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 22:43:30 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 22:43:30 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 22:43:30 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 22:43:30 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 22:43:30 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 22:43:30 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 22:43:30 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 22:43:30 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 22:43:30 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 22:43:30 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 22:43:30 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 22:43:30 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 22:43:30 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 22:43:30 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 22:43:30 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 22:43:30 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 22:43:30 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 22:43:30 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 22:43:30 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 22:43:30 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 22:43:30 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 22:43:30 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 22:43:30 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 22:43:30 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 22:43:30 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 22:43:30 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 22:43:30 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 22:43:30 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:43:30 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:43:30 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:43:30 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:43:30 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:43:30 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:43:30 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:43:30 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:43:30 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:43:30 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:43:30 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:43:30 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:43:30 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:43:30 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:43:30 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:43:30 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:43:30 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 22:43:30 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 22:43:31 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 22:43:31 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 22:43:31 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 22:43:31 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 22:43:31 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 22:43:31 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 22:43:31 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 22:43:31 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 22:43:31 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 22:43:31 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 22:43:31 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 22:43:31 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 22:43:31 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 22:43:31 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 22:43:31 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 22:43:31 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 22:43:31 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 22:43:31 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 22:43:31 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 22:43:31 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 22:43:31 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 22:43:31 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 22:43:31 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 22:43:31 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 22:43:31 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 22:43:31 : 
MIG: 22:43:31 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 22:43:31 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 22:43:31 : 
MIG: 22:43:31 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 22:43:31 : 1
MIG: 22:43:31 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 22:43:31 : 
MIG: 22:43:31 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 22:43:31 : 
MIG: 22:43:31 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 22:43:31 : 
MIG: 22:43:31 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 22:43:31 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 22:43:31 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 22:43:31 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 22:43:31 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 22:43:31 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 22:43:31 : 
MIG: 22:43:31 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 22:43:31 : 
MIG: 22:43:31 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 22:43:31 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 22:43:31 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 22:43:31 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 22:43:31 : 
MIG: 22:43:31 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 22:43:31 : 
MIG: 22:43:31 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 22:43:31 : 
MIG: 22:43:32 : 
MIG: 22:43:32 : 
MIG: 22:43:32 : Same Interface
MIG: 22:43:32 : xml_input_file: board.prj
MIG: 22:43:32 : Absolute path of xml_input_file: c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:43:49 : xml_input_file: board.prj
MIG: 22:43:49 : Absolute path of xml_input_file: c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:43:49 : In updateAllModelParams
MIG: 22:43:49 : XGUI hdlLanguage: Verilog
MIG: 22:43:49 : xgui vivado_mode: xpg_bd
MIG: 22:43:49 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 22:43:49 : Reading C:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 22:43:54 : 
MIG: 22:43:54 : Inside fn mem: DDR2
MIG: 22:43:54 : detect_uiclk: 81247969
MIG: 22:43:55 : cntrl:  memtype: DDR2
MIG: 22:43:55 : 
MIG: 22:43:55 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 22:43:55 : 
MIG: 22:43:55 : 
MIG: 22:43:55 : 
MIG: 22:43:55 : 
MIG: 22:43:55 :  polarity_value: 1
MIG: 22:43:55 : 
MIG: 22:43:55 : 
MIG: 22:43:55 : cntrl:  memtype: DDR2
MIG: 22:43:55 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 22:43:55 : 
MIG: 22:43:55 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 22:43:55 : 
MIG: 22:43:55 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 22:43:55 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 22:43:55 : 
MIG: 22:43:55 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 22:43:55 : 
MIG: 22:43:55 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 22:43:55 : 
MIG: 22:43:55 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 22:43:55 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 22:43:55 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 22:43:55 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 22:43:55 : 
MIG: 22:43:55 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 22:43:55 : 
MIG: 22:43:55 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 22:43:55 : 
MIG: 22:43:55 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 22:43:55 : 
MIG: 22:43:55 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 22:43:55 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 22:43:55 : 
MIG: 22:43:55 :  Valid Param: ECC ==> OFF
MIG: 22:43:55 : 
MIG: 22:43:55 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 22:43:55 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 22:43:55 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 22:43:55 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 22:43:55 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 22:43:55 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 22:43:55 : 
MIG: 22:43:55 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 22:43:55 : 
MIG: 22:43:55 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 22:43:55 : 
MIG: 22:43:55 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 22:43:55 : 
MIG: 22:43:55 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 22:43:55 : 
MIG: 22:43:55 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 22:43:55 : 
MIG: 22:43:55 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 22:43:55 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 22:43:55 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 22:43:55 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 22:43:55 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 22:43:55 :  Invalid Param: DDR2_AL ==> "0"
MIG: 22:43:55 :  Invalid Param: DDR2_nAL ==> 0
MIG: 22:43:55 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 22:43:56 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 22:43:56 :  Invalid Param: DDR2_CL ==> 5
MIG: 22:43:56 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 22:43:56 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 22:43:56 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 22:43:56 : 
MIG: 22:43:56 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 22:43:56 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 22:43:56 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 22:43:56 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 22:43:56 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 22:43:56 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 22:43:56 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 22:43:56 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 22:43:56 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 22:43:56 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 22:43:56 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 22:43:56 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 22:43:56 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 22:43:56 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 22:43:56 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 22:43:56 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 22:43:56 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 22:43:56 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 22:43:56 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 22:43:56 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 22:43:56 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 22:43:56 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 22:43:56 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 22:43:56 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 22:43:56 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 22:43:56 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 22:43:56 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 22:43:56 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 22:43:56 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 22:43:56 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 22:43:56 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 22:43:56 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 22:43:56 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 22:43:56 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 22:43:56 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 22:43:56 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 22:43:56 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 22:43:56 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 22:43:56 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 22:43:56 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 22:43:56 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 22:43:56 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 22:43:56 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 22:43:56 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 22:43:56 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 22:43:56 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 22:43:56 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 22:43:56 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 22:43:56 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 22:43:56 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 22:43:56 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 22:43:56 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 22:43:56 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 22:43:56 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 22:43:56 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:43:56 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:43:56 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:43:57 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:43:57 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:43:57 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:43:57 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:43:57 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:43:57 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:43:57 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:43:57 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:43:57 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:43:57 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:43:57 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:43:57 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:43:57 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:43:57 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 22:43:57 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 22:43:57 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 22:43:57 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 22:43:57 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 22:43:57 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 22:43:57 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 22:43:57 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 22:43:57 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 22:43:57 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 22:43:57 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 22:43:57 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 22:43:57 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 22:43:57 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 22:43:57 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 22:43:57 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 22:43:57 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 22:43:57 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 22:43:57 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 22:43:57 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 22:43:57 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 22:43:57 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 22:43:57 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 22:43:57 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 22:43:57 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 22:43:57 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 22:43:57 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 22:43:57 : 
MIG: 22:43:57 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 22:43:57 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 22:43:57 : 
MIG: 22:43:57 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 22:43:57 : 2
MIG: 22:43:57 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 22:43:57 : 
MIG: 22:43:57 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 22:43:57 : 
MIG: 22:43:57 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 22:43:57 : 
MIG: 22:43:57 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 22:43:57 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 22:43:57 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 22:43:57 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 22:43:57 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 22:43:57 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 22:43:57 : 
MIG: 22:43:57 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 22:43:57 : 
MIG: 22:43:57 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 22:43:57 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 22:43:58 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 22:43:58 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 22:43:58 : 
MIG: 22:43:58 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 22:43:58 : 
MIG: 22:43:58 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 22:43:58 : 
MIG: 22:43:58 : 
MIG: 22:43:58 : 
MIG: 22:43:58 : Same Interface
MIG: 22:43:58 : xml_input_file: board.prj
MIG: 22:43:58 : Absolute path of xml_input_file: c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:51:13 : xml_input_file: board.prj
MIG: 22:51:14 : Absolute path of xml_input_file: c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:51:14 : xml_input_file: board.prj
MIG: 22:51:14 : Absolute path of xml_input_file: c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:51:14 : xml_input_file: board.prj
MIG: 22:51:14 : Absolute path of xml_input_file: c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:51:14 : In updateAllModelParams
MIG: 22:51:14 : XGUI hdlLanguage: Verilog
MIG: 22:51:14 : xgui vivado_mode: xpg_bd
MIG: 22:51:14 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 22:51:14 : Reading C:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 22:51:19 : 
MIG: 22:51:19 : Inside fn mem: DDR2
MIG: 22:51:19 : detect_uiclk: 81247969
MIG: 22:51:19 : cntrl:  memtype: DDR2
MIG: 22:51:19 : 
MIG: 22:51:19 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 22:51:19 : 
MIG: 22:51:19 : 
MIG: 22:51:19 : 
MIG: 22:51:19 : 
MIG: 22:51:19 :  polarity_value: 1
MIG: 22:51:19 : 
MIG: 22:51:19 : 
MIG: 22:51:19 : cntrl:  memtype: DDR2
MIG: 22:51:19 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 22:51:19 : 
MIG: 22:51:19 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 22:51:19 : 
MIG: 22:51:19 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 22:51:20 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 22:51:20 : 
MIG: 22:51:20 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 22:51:20 : 
MIG: 22:51:20 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 22:51:20 : 
MIG: 22:51:20 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 22:51:20 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 22:51:20 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 22:51:20 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 22:51:20 : 
MIG: 22:51:20 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 22:51:20 : 
MIG: 22:51:20 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 22:51:20 : 
MIG: 22:51:20 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 22:51:20 : 
MIG: 22:51:20 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 22:51:20 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 22:51:20 : 
MIG: 22:51:20 :  Valid Param: ECC ==> OFF
MIG: 22:51:20 : 
MIG: 22:51:20 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 22:51:20 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 22:51:20 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 22:51:20 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 22:51:20 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 22:51:20 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 22:51:20 : 
MIG: 22:51:20 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 22:51:20 : 
MIG: 22:51:20 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 22:51:20 : 
MIG: 22:51:20 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 22:51:20 : 
MIG: 22:51:20 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 22:51:20 : 
MIG: 22:51:20 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 22:51:20 : 
MIG: 22:51:20 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 22:51:20 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 22:51:20 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 22:51:20 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 22:51:20 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 22:51:20 :  Invalid Param: DDR2_AL ==> "0"
MIG: 22:51:20 :  Invalid Param: DDR2_nAL ==> 0
MIG: 22:51:20 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 22:51:20 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 22:51:20 :  Invalid Param: DDR2_CL ==> 5
MIG: 22:51:20 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 22:51:20 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 22:51:20 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 22:51:20 : 
MIG: 22:51:20 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 22:51:20 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 22:51:20 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 22:51:20 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 22:51:20 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 22:51:20 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 22:51:20 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 22:51:20 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 22:51:20 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 22:51:20 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 22:51:20 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 22:51:21 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 22:51:21 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 22:51:21 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 22:51:21 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 22:51:21 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 22:51:21 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 22:51:21 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 22:51:21 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 22:51:21 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 22:51:21 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 22:51:21 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 22:51:21 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 22:51:21 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 22:51:21 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 22:51:21 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 22:51:21 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 22:51:21 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 22:51:21 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 22:51:21 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 22:51:21 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 22:51:21 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 22:51:21 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 22:51:21 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 22:51:21 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 22:51:21 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 22:51:21 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 22:51:21 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 22:51:21 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 22:51:21 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 22:51:21 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 22:51:21 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 22:51:21 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 22:51:21 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 22:51:21 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 22:51:21 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 22:51:21 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 22:51:21 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 22:51:21 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 22:51:21 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 22:51:21 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 22:51:21 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 22:51:21 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 22:51:21 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 22:51:21 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:51:21 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:51:21 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:51:21 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:51:21 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:51:21 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:51:21 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:51:21 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:51:21 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:51:21 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:51:21 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:51:21 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:51:21 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:51:21 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:51:21 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:51:21 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:51:21 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 22:51:21 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 22:51:21 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 22:51:21 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 22:51:21 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 22:51:21 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 22:51:21 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 22:51:22 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 22:51:22 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 22:51:22 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 22:51:22 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 22:51:22 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 22:51:22 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 22:51:22 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 22:51:22 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 22:51:22 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 22:51:22 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 22:51:22 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 22:51:22 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 22:51:22 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 22:51:22 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 22:51:22 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 22:51:22 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 22:51:22 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 22:51:22 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 22:51:22 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 22:51:22 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 22:51:22 : 
MIG: 22:51:22 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 22:51:22 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 22:51:22 : 
MIG: 22:51:22 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 22:51:22 : 1
MIG: 22:51:22 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 22:51:22 : 
MIG: 22:51:22 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 22:51:22 : 
MIG: 22:51:22 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 22:51:22 : 
MIG: 22:51:22 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 22:51:22 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 22:51:22 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 22:51:22 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 22:51:22 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 22:51:22 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 22:51:22 : 
MIG: 22:51:22 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 22:51:22 : 
MIG: 22:51:22 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 22:51:22 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 22:51:22 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 22:51:22 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 22:51:22 : 
MIG: 22:51:22 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 22:51:22 : 
MIG: 22:51:22 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 22:51:22 : 
MIG: 22:51:22 : 
MIG: 22:51:22 : 
MIG: 22:51:22 : Same Interface
MIG: 22:51:23 : xml_input_file: board.prj
MIG: 22:51:23 : Absolute path of xml_input_file: c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:51:39 : xml_input_file: board.prj
MIG: 22:51:39 : Absolute path of xml_input_file: c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:51:39 : In updateAllModelParams
MIG: 22:51:39 : XGUI hdlLanguage: Verilog
MIG: 22:51:39 : xgui vivado_mode: xpg_bd
MIG: 22:51:39 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 22:51:39 : Reading C:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 22:51:44 : 
MIG: 22:51:44 : Inside fn mem: DDR2
MIG: 22:51:44 : detect_uiclk: 81247969
MIG: 22:51:44 : cntrl:  memtype: DDR2
MIG: 22:51:44 : 
MIG: 22:51:44 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 22:51:44 : 
MIG: 22:51:44 : 
MIG: 22:51:44 : 
MIG: 22:51:44 : 
MIG: 22:51:44 :  polarity_value: 1
MIG: 22:51:44 : 
MIG: 22:51:44 : 
MIG: 22:51:44 : cntrl:  memtype: DDR2
MIG: 22:51:44 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 22:51:44 : 
MIG: 22:51:44 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 22:51:44 : 
MIG: 22:51:44 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 22:51:44 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 22:51:44 : 
MIG: 22:51:44 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 22:51:44 : 
MIG: 22:51:44 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 22:51:44 : 
MIG: 22:51:44 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 22:51:44 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 22:51:45 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 22:51:45 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 22:51:45 : 
MIG: 22:51:45 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 22:51:45 : 
MIG: 22:51:45 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 22:51:45 : 
MIG: 22:51:45 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 22:51:45 : 
MIG: 22:51:45 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 22:51:45 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 22:51:45 : 
MIG: 22:51:45 :  Valid Param: ECC ==> OFF
MIG: 22:51:45 : 
MIG: 22:51:45 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 22:51:45 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 22:51:45 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 22:51:45 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 22:51:45 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 22:51:45 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 22:51:45 : 
MIG: 22:51:45 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 22:51:45 : 
MIG: 22:51:45 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 22:51:45 : 
MIG: 22:51:45 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 22:51:45 : 
MIG: 22:51:45 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 22:51:45 : 
MIG: 22:51:45 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 22:51:45 : 
MIG: 22:51:45 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 22:51:45 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 22:51:45 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 22:51:45 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 22:51:45 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 22:51:45 :  Invalid Param: DDR2_AL ==> "0"
MIG: 22:51:45 :  Invalid Param: DDR2_nAL ==> 0
MIG: 22:51:45 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 22:51:45 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 22:51:45 :  Invalid Param: DDR2_CL ==> 5
MIG: 22:51:45 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 22:51:45 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 22:51:45 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 22:51:45 : 
MIG: 22:51:45 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 22:51:45 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 22:51:45 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 22:51:45 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 22:51:45 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 22:51:45 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 22:51:45 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 22:51:45 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 22:51:45 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 22:51:45 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 22:51:45 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 22:51:45 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 22:51:45 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 22:51:45 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 22:51:45 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 22:51:45 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 22:51:46 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 22:51:46 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 22:51:46 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 22:51:46 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 22:51:46 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 22:51:46 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 22:51:46 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 22:51:46 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 22:51:46 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 22:51:46 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 22:51:46 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 22:51:46 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 22:51:46 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 22:51:46 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 22:51:46 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 22:51:46 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 22:51:46 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 22:51:46 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 22:51:46 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 22:51:46 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 22:51:46 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 22:51:46 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 22:51:46 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 22:51:46 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 22:51:46 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 22:51:46 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 22:51:46 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 22:51:46 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 22:51:46 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 22:51:46 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 22:51:46 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 22:51:46 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 22:51:46 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 22:51:46 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 22:51:46 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 22:51:46 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 22:51:46 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 22:51:46 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 22:51:46 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:51:46 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:51:46 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:51:46 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:51:46 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:51:46 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:51:46 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:51:46 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:51:46 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:51:46 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:51:46 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:51:46 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:51:46 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:51:46 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:51:46 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:51:46 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:51:46 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 22:51:46 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 22:51:46 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 22:51:46 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 22:51:46 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 22:51:46 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 22:51:46 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 22:51:46 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 22:51:46 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 22:51:46 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 22:51:46 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 22:51:47 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 22:51:47 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 22:51:47 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 22:51:47 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 22:51:47 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 22:51:47 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 22:51:47 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 22:51:47 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 22:51:47 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 22:51:47 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 22:51:47 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 22:51:47 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 22:51:47 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 22:51:47 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 22:51:47 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 22:51:47 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 22:51:47 : 
MIG: 22:51:47 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 22:51:47 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 22:51:47 : 
MIG: 22:51:47 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 22:51:47 : 2
MIG: 22:51:47 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 22:51:47 : 
MIG: 22:51:47 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 22:51:47 : 
MIG: 22:51:47 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 22:51:47 : 
MIG: 22:51:47 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 22:51:47 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 22:51:47 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 22:51:47 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 22:51:47 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 22:51:47 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 22:51:47 : 
MIG: 22:51:47 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 22:51:47 : 
MIG: 22:51:47 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 22:51:47 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 22:51:47 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 22:51:47 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 22:51:47 : 
MIG: 22:51:47 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 22:51:47 : 
MIG: 22:51:47 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 22:51:47 : 
MIG: 22:51:47 : 
MIG: 22:51:47 : 
MIG: 22:51:47 : Same Interface
MIG: 22:51:48 : xml_input_file: board.prj
MIG: 22:51:48 : Absolute path of xml_input_file: c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:55:48 : Running synthesis.xit
MIG: 22:55:48 : ################# RUNNING MIG BATCH ###################
MIG: 22:55:48 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 22:55:48 : synp_flow:  -- synthesis_mode: Other
MIG: 22:55:48 : outputDirectory: c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 22:55:48 : vivado_mode: xpg_bd
MIG: 22:55:48 : isPortInterface: 0
MIG: 22:55:48 : isPortInterface: 0
MIG: 22:55:48 : isPortInterface: 0
MIG: 22:55:48 : isPortInterface: 0
MIG: 22:55:48 : isPortInterface: 0
MIG: 22:55:48 : isPortInterface: 0
MIG: 22:55:48 : isPortInterface: 0
MIG: 22:55:48 : isPortInterface: 0
MIG: 22:55:48 : isPortInterface: 0
MIG: 22:55:48 : isPortInterface: 0
MIG: 22:55:48 : isPortInterface: 0
MIG: 22:55:48 : isPortInterface: 0
MIG: 22:55:48 : isPortInterface: 0
MIG: 22:55:48 : isPortInterface: 0
MIG: 22:55:48 : isPortInterface: 0
MIG: 22:55:48 : isPortInterface: 0
MIG: 22:55:48 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:49 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 1
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 :  locked false  
MIG: 22:55:50 : HDL Language: Verilog
MIG: 22:55:50 : compInfo: false
MIG: 22:55:50 : Vivado Options xc7a100t csg324 -1
MIG: 22:55:50 : 1: xc7a100t 2: csg324 3: -1
MIG: 22:55:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:55:50 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 22:55:50 : I am in catch area
MIG: 22:55:50 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 22:56:28 : XML_INPUT_FILE: c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:56:28 : Component_Name: design_1_mig_7series_0_0
MIG: 22:56:28 : Moving design_1_mig_7series_0_0 ...
MIG: 22:56:28 : Moving design_1_mig_7series_0_0.veo ...
MIG: 22:56:28 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 22:56:29 : Running vlog_synth_rpr.xit
MIG: 22:56:30 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 22:56:30 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 22:56:30 : ################# RUNNING MIG BATCH ###################
MIG: 22:56:30 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 22:56:30 : synp_flow:  -- synthesis_mode: Other
MIG: 22:56:30 : outputDirectory: c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 22:56:30 : vivado_mode: xpg_bd
MIG: 22:56:30 : isPortInterface: 0
MIG: 22:56:30 : isPortInterface: 0
MIG: 22:56:30 : isPortInterface: 0
MIG: 22:56:30 : isPortInterface: 0
MIG: 22:56:30 : isPortInterface: 0
MIG: 22:56:30 : isPortInterface: 0
MIG: 22:56:30 : isPortInterface: 0
MIG: 22:56:30 : isPortInterface: 0
MIG: 22:56:30 : isPortInterface: 0
MIG: 22:56:30 : isPortInterface: 0
MIG: 22:56:30 : isPortInterface: 0
MIG: 22:56:30 : isPortInterface: 0
MIG: 22:56:30 : isPortInterface: 0
MIG: 22:56:30 : isPortInterface: 0
MIG: 22:56:30 : isPortInterface: 0
MIG: 22:56:30 : isPortInterface: 0
MIG: 22:56:30 : isPortInterface: 0
MIG: 22:56:30 : isPortInterface: 0
MIG: 22:56:30 : isPortInterface: 0
MIG: 22:56:30 : isPortInterface: 0
MIG: 22:56:30 : isPortInterface: 0
MIG: 22:56:30 : isPortInterface: 0
MIG: 22:56:30 : isPortInterface: 0
MIG: 22:56:30 : isPortInterface: 0
MIG: 22:56:30 : isPortInterface: 0
MIG: 22:56:30 : isPortInterface: 0
MIG: 22:56:30 : isPortInterface: 0
MIG: 22:56:30 : isPortInterface: 0
MIG: 22:56:30 : isPortInterface: 0
MIG: 22:56:30 : isPortInterface: 0
MIG: 22:56:31 : isPortInterface: 0
MIG: 22:56:31 : isPortInterface: 0
MIG: 22:56:31 : isPortInterface: 0
MIG: 22:56:31 : isPortInterface: 0
MIG: 22:56:31 : isPortInterface: 0
MIG: 22:56:31 : isPortInterface: 0
MIG: 22:56:31 : isPortInterface: 0
MIG: 22:56:31 : isPortInterface: 0
MIG: 22:56:31 : isPortInterface: 0
MIG: 22:56:31 : isPortInterface: 0
MIG: 22:56:31 : isPortInterface: 0
MIG: 22:56:31 : isPortInterface: 0
MIG: 22:56:31 : isPortInterface: 0
MIG: 22:56:31 : isPortInterface: 0
MIG: 22:56:31 : isPortInterface: 0
MIG: 22:56:31 : isPortInterface: 0
MIG: 22:56:31 : isPortInterface: 0
MIG: 22:56:31 : isPortInterface: 0
MIG: 22:56:31 : isPortInterface: 0
MIG: 22:56:31 : isPortInterface: 0
MIG: 22:56:31 : isPortInterface: 0
MIG: 22:56:31 : isPortInterface: 0
MIG: 22:56:31 : isPortInterface: 0
MIG: 22:56:31 : isPortInterface: 0
MIG: 22:56:31 : isPortInterface: 0
MIG: 22:56:31 : isPortInterface: 0
MIG: 22:56:31 : isPortInterface: 0
MIG: 22:56:31 : isPortInterface: 0
MIG: 22:56:31 : isPortInterface: 0
MIG: 22:56:31 : isPortInterface: 0
MIG: 22:56:31 : isPortInterface: 0
MIG: 22:56:31 : isPortInterface: 0
MIG: 22:56:31 : isPortInterface: 0
MIG: 22:56:31 : isPortInterface: 0
MIG: 22:56:31 : isPortInterface: 0
MIG: 22:56:31 : isPortInterface: 0
MIG: 22:56:31 : isPortInterface: 0
MIG: 22:56:31 : isPortInterface: 0
MIG: 22:56:31 : isPortInterface: 0
MIG: 22:56:31 : isPortInterface: 0
MIG: 22:56:31 : isPortInterface: 0
MIG: 22:56:31 : isPortInterface: 0
MIG: 22:56:31 : isPortInterface: 0
MIG: 22:56:31 : isPortInterface: 0
MIG: 22:56:31 : isPortInterface: 0
MIG: 22:56:31 : isPortInterface: 0
MIG: 22:56:31 : isPortInterface: 0
MIG: 22:56:31 : isPortInterface: 0
MIG: 22:56:31 : isPortInterface: 0
MIG: 22:56:31 : isPortInterface: 0
MIG: 22:56:31 : isPortInterface: 0
MIG: 22:56:31 : isPortInterface: 0
MIG: 22:56:32 : isPortInterface: 0
MIG: 22:56:32 : isPortInterface: 0
MIG: 22:56:32 : isPortInterface: 0
MIG: 22:56:32 : isPortInterface: 0
MIG: 22:56:32 : isPortInterface: 0
MIG: 22:56:32 : isPortInterface: 0
MIG: 22:56:32 : isPortInterface: 0
MIG: 22:56:32 : isPortInterface: 0
MIG: 22:56:32 : isPortInterface: 0
MIG: 22:56:32 : isPortInterface: 0
MIG: 22:56:32 : isPortInterface: 0
MIG: 22:56:32 : isPortInterface: 0
MIG: 22:56:32 : isPortInterface: 0
MIG: 22:56:32 : isPortInterface: 0
MIG: 22:56:32 : isPortInterface: 0
MIG: 22:56:32 : isPortInterface: 0
MIG: 22:56:32 : isPortInterface: 0
MIG: 22:56:32 : isPortInterface: 0
MIG: 22:56:32 : isPortInterface: 0
MIG: 22:56:32 : isPortInterface: 0
MIG: 22:56:32 : isPortInterface: 0
MIG: 22:56:32 : isPortInterface: 0
MIG: 22:56:32 : isPortInterface: 0
MIG: 22:56:32 : isPortInterface: 0
MIG: 22:56:32 : isPortInterface: 0
MIG: 22:56:32 : isPortInterface: 0
MIG: 22:56:32 : isPortInterface: 0
MIG: 22:56:32 : isPortInterface: 0
MIG: 22:56:32 : isPortInterface: 0
MIG: 22:56:32 : isPortInterface: 0
MIG: 22:56:32 : isPortInterface: 0
MIG: 22:56:32 : isPortInterface: 0
MIG: 22:56:32 : isPortInterface: 0
MIG: 22:56:32 : isPortInterface: 0
MIG: 22:56:32 : isPortInterface: 1
MIG: 22:56:32 : isPortInterface: 0
MIG: 22:56:32 : isPortInterface: 0
MIG: 22:56:32 : isPortInterface: 0
MIG: 22:56:32 : isPortInterface: 0
MIG: 22:56:32 : isPortInterface: 0
MIG: 22:56:32 : isPortInterface: 0
MIG: 22:56:32 : isPortInterface: 0
MIG: 22:56:32 : isPortInterface: 0
MIG: 22:56:32 : isPortInterface: 0
MIG: 22:56:32 : isPortInterface: 0
MIG: 22:56:32 :  locked false  
MIG: 22:56:32 : HDL Language: Verilog
MIG: 22:56:32 : compInfo: false
MIG: 22:56:32 : Vivado Options xc7a100t csg324 -1
MIG: 22:56:32 : 1: xc7a100t 2: csg324 3: -1
MIG: 22:56:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:56:32 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 22:56:32 : I am in catch area
MIG: 22:56:32 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 22:57:10 : XML_INPUT_FILE: c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:57:10 : Component_Name: design_1_mig_7series_0_0
MIG: 22:57:10 : Moving design_1_mig_7series_0_0 ...
MIG: 22:57:10 : Moving design_1_mig_7series_0_0.veo ...
MIG: 22:57:10 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 22:57:11 : Running simulation.xit
MIG: 22:57:12 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 22:57:12 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 22:57:12 : ################# RUNNING MIG BATCH ###################
MIG: 22:57:12 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 22:57:12 : synp_flow:  -- synthesis_mode: Other
MIG: 22:57:12 : outputDirectory: c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 22:57:12 : vivado_mode: xpg_bd
MIG: 22:57:12 : isPortInterface: 0
MIG: 22:57:12 : isPortInterface: 0
MIG: 22:57:12 : isPortInterface: 0
MIG: 22:57:12 : isPortInterface: 0
MIG: 22:57:12 : isPortInterface: 0
MIG: 22:57:12 : isPortInterface: 0
MIG: 22:57:12 : isPortInterface: 0
MIG: 22:57:12 : isPortInterface: 0
MIG: 22:57:12 : isPortInterface: 0
MIG: 22:57:12 : isPortInterface: 0
MIG: 22:57:12 : isPortInterface: 0
MIG: 22:57:12 : isPortInterface: 0
MIG: 22:57:12 : isPortInterface: 0
MIG: 22:57:12 : isPortInterface: 0
MIG: 22:57:12 : isPortInterface: 0
MIG: 22:57:12 : isPortInterface: 0
MIG: 22:57:12 : isPortInterface: 0
MIG: 22:57:12 : isPortInterface: 0
MIG: 22:57:12 : isPortInterface: 0
MIG: 22:57:12 : isPortInterface: 0
MIG: 22:57:12 : isPortInterface: 0
MIG: 22:57:12 : isPortInterface: 0
MIG: 22:57:12 : isPortInterface: 0
MIG: 22:57:12 : isPortInterface: 0
MIG: 22:57:12 : isPortInterface: 0
MIG: 22:57:12 : isPortInterface: 0
MIG: 22:57:12 : isPortInterface: 0
MIG: 22:57:12 : isPortInterface: 0
MIG: 22:57:12 : isPortInterface: 0
MIG: 22:57:12 : isPortInterface: 0
MIG: 22:57:12 : isPortInterface: 0
MIG: 22:57:12 : isPortInterface: 0
MIG: 22:57:12 : isPortInterface: 0
MIG: 22:57:12 : isPortInterface: 0
MIG: 22:57:12 : isPortInterface: 0
MIG: 22:57:12 : isPortInterface: 0
MIG: 22:57:12 : isPortInterface: 0
MIG: 22:57:12 : isPortInterface: 0
MIG: 22:57:12 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:13 : isPortInterface: 0
MIG: 22:57:14 : isPortInterface: 0
MIG: 22:57:14 : isPortInterface: 0
MIG: 22:57:14 : isPortInterface: 0
MIG: 22:57:14 : isPortInterface: 0
MIG: 22:57:14 : isPortInterface: 0
MIG: 22:57:14 : isPortInterface: 0
MIG: 22:57:14 : isPortInterface: 0
MIG: 22:57:14 : isPortInterface: 0
MIG: 22:57:14 : isPortInterface: 0
MIG: 22:57:14 : isPortInterface: 0
MIG: 22:57:14 : isPortInterface: 0
MIG: 22:57:14 : isPortInterface: 0
MIG: 22:57:14 : isPortInterface: 0
MIG: 22:57:14 : isPortInterface: 0
MIG: 22:57:14 : isPortInterface: 0
MIG: 22:57:14 : isPortInterface: 0
MIG: 22:57:14 : isPortInterface: 0
MIG: 22:57:14 : isPortInterface: 1
MIG: 22:57:14 : isPortInterface: 0
MIG: 22:57:14 : isPortInterface: 0
MIG: 22:57:14 : isPortInterface: 0
MIG: 22:57:14 : isPortInterface: 0
MIG: 22:57:14 : isPortInterface: 0
MIG: 22:57:14 : isPortInterface: 0
MIG: 22:57:14 : isPortInterface: 0
MIG: 22:57:14 : isPortInterface: 0
MIG: 22:57:14 : isPortInterface: 0
MIG: 22:57:14 : isPortInterface: 0
MIG: 22:57:14 :  locked false  
MIG: 22:57:14 : HDL Language: Verilog
MIG: 22:57:14 : compInfo: false
MIG: 22:57:14 : Vivado Options xc7a100t csg324 -1
MIG: 22:57:14 : 1: xc7a100t 2: csg324 3: -1
MIG: 22:57:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:57:14 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 22:57:14 : I am in catch area
MIG: 22:57:14 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 22:57:51 : XML_INPUT_FILE: c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:57:51 : Component_Name: design_1_mig_7series_0_0
MIG: 22:57:51 : Moving design_1_mig_7series_0_0 ...
MIG: 22:57:51 : Moving design_1_mig_7series_0_0.veo ...
MIG: 22:57:51 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 22:57:53 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 22:57:53 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 22:57:53 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 22:57:53 : ################# RUNNING MIG BATCH ###################
MIG: 22:57:53 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 22:57:53 : synp_flow:  -- synthesis_mode: Other
MIG: 22:57:53 : outputDirectory: c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 22:57:53 : vivado_mode: xpg_bd
MIG: 22:57:53 : isPortInterface: 0
MIG: 22:57:53 : isPortInterface: 0
MIG: 22:57:53 : isPortInterface: 0
MIG: 22:57:53 : isPortInterface: 0
MIG: 22:57:53 : isPortInterface: 0
MIG: 22:57:53 : isPortInterface: 0
MIG: 22:57:53 : isPortInterface: 0
MIG: 22:57:53 : isPortInterface: 0
MIG: 22:57:53 : isPortInterface: 0
MIG: 22:57:53 : isPortInterface: 0
MIG: 22:57:53 : isPortInterface: 0
MIG: 22:57:53 : isPortInterface: 0
MIG: 22:57:53 : isPortInterface: 0
MIG: 22:57:53 : isPortInterface: 0
MIG: 22:57:53 : isPortInterface: 0
MIG: 22:57:53 : isPortInterface: 0
MIG: 22:57:53 : isPortInterface: 0
MIG: 22:57:53 : isPortInterface: 0
MIG: 22:57:53 : isPortInterface: 0
MIG: 22:57:53 : isPortInterface: 0
MIG: 22:57:53 : isPortInterface: 0
MIG: 22:57:53 : isPortInterface: 0
MIG: 22:57:53 : isPortInterface: 0
MIG: 22:57:53 : isPortInterface: 0
MIG: 22:57:53 : isPortInterface: 0
MIG: 22:57:53 : isPortInterface: 0
MIG: 22:57:53 : isPortInterface: 0
MIG: 22:57:53 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:54 : isPortInterface: 0
MIG: 22:57:55 : isPortInterface: 0
MIG: 22:57:55 : isPortInterface: 0
MIG: 22:57:55 : isPortInterface: 0
MIG: 22:57:55 : isPortInterface: 0
MIG: 22:57:55 : isPortInterface: 0
MIG: 22:57:55 : isPortInterface: 0
MIG: 22:57:55 : isPortInterface: 0
MIG: 22:57:55 : isPortInterface: 0
MIG: 22:57:55 : isPortInterface: 0
MIG: 22:57:55 : isPortInterface: 0
MIG: 22:57:55 : isPortInterface: 0
MIG: 22:57:55 : isPortInterface: 0
MIG: 22:57:55 : isPortInterface: 0
MIG: 22:57:55 : isPortInterface: 0
MIG: 22:57:55 : isPortInterface: 0
MIG: 22:57:55 : isPortInterface: 0
MIG: 22:57:55 : isPortInterface: 0
MIG: 22:57:55 : isPortInterface: 0
MIG: 22:57:55 : isPortInterface: 0
MIG: 22:57:55 : isPortInterface: 0
MIG: 22:57:55 : isPortInterface: 0
MIG: 22:57:55 : isPortInterface: 0
MIG: 22:57:55 : isPortInterface: 0
MIG: 22:57:55 : isPortInterface: 0
MIG: 22:57:55 : isPortInterface: 0
MIG: 22:57:55 : isPortInterface: 0
MIG: 22:57:55 : isPortInterface: 0
MIG: 22:57:55 : isPortInterface: 0
MIG: 22:57:55 : isPortInterface: 1
MIG: 22:57:55 : isPortInterface: 0
MIG: 22:57:55 : isPortInterface: 0
MIG: 22:57:55 : isPortInterface: 0
MIG: 22:57:55 : isPortInterface: 0
MIG: 22:57:55 : isPortInterface: 0
MIG: 22:57:55 : isPortInterface: 0
MIG: 22:57:55 : isPortInterface: 0
MIG: 22:57:55 : isPortInterface: 0
MIG: 22:57:55 : isPortInterface: 0
MIG: 22:57:55 : isPortInterface: 0
MIG: 22:57:55 :  locked false  
MIG: 22:57:55 : HDL Language: Verilog
MIG: 22:57:55 : compInfo: false
MIG: 22:57:55 : Vivado Options xc7a100t csg324 -1
MIG: 22:57:55 : 1: xc7a100t 2: csg324 3: -1
MIG: 22:57:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:57:55 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 22:57:55 : I am in catch area
MIG: 22:57:55 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 22:59:09 : XML_INPUT_FILE: c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:59:09 : Component_Name: design_1_mig_7series_0_0
MIG: 22:59:09 : Moving design_1_mig_7series_0_0 ...
MIG: 22:59:09 : Moving design_1_mig_7series_0_0.veo ...
MIG: 22:59:09 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 22:59:12 : Running implementation.xit
MIG: 22:59:13 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 22:59:13 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 22:59:13 : ################# RUNNING MIG BATCH ###################
MIG: 22:59:13 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 22:59:13 : synp_flow:  -- synthesis_mode: Other
MIG: 22:59:13 : outputDirectory: c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 22:59:13 : vivado_mode: xpg_bd
MIG: 22:59:13 : isPortInterface: 0
MIG: 22:59:13 : isPortInterface: 0
MIG: 22:59:13 : isPortInterface: 0
MIG: 22:59:13 : isPortInterface: 0
MIG: 22:59:13 : isPortInterface: 0
MIG: 22:59:13 : isPortInterface: 0
MIG: 22:59:13 : isPortInterface: 0
MIG: 22:59:13 : isPortInterface: 0
MIG: 22:59:13 : isPortInterface: 0
MIG: 22:59:13 : isPortInterface: 0
MIG: 22:59:13 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:15 : isPortInterface: 0
MIG: 22:59:15 : isPortInterface: 0
MIG: 22:59:15 : isPortInterface: 0
MIG: 22:59:15 : isPortInterface: 0
MIG: 22:59:15 : isPortInterface: 0
MIG: 22:59:15 : isPortInterface: 0
MIG: 22:59:15 : isPortInterface: 0
MIG: 22:59:15 : isPortInterface: 0
MIG: 22:59:15 : isPortInterface: 0
MIG: 22:59:15 : isPortInterface: 0
MIG: 22:59:15 : isPortInterface: 0
MIG: 22:59:15 : isPortInterface: 0
MIG: 22:59:15 : isPortInterface: 0
MIG: 22:59:15 : isPortInterface: 0
MIG: 22:59:15 : isPortInterface: 0
MIG: 22:59:15 : isPortInterface: 0
MIG: 22:59:15 : isPortInterface: 0
MIG: 22:59:15 : isPortInterface: 0
MIG: 22:59:15 : isPortInterface: 0
MIG: 22:59:15 : isPortInterface: 0
MIG: 22:59:15 : isPortInterface: 0
MIG: 22:59:15 : isPortInterface: 0
MIG: 22:59:15 : isPortInterface: 0
MIG: 22:59:15 : isPortInterface: 0
MIG: 22:59:15 : isPortInterface: 0
MIG: 22:59:15 : isPortInterface: 0
MIG: 22:59:15 : isPortInterface: 0
MIG: 22:59:15 : isPortInterface: 0
MIG: 22:59:15 : isPortInterface: 0
MIG: 22:59:15 : isPortInterface: 0
MIG: 22:59:15 : isPortInterface: 0
MIG: 22:59:16 : isPortInterface: 0
MIG: 22:59:16 : isPortInterface: 0
MIG: 22:59:16 : isPortInterface: 0
MIG: 22:59:16 : isPortInterface: 0
MIG: 22:59:16 : isPortInterface: 0
MIG: 22:59:16 : isPortInterface: 0
MIG: 22:59:16 : isPortInterface: 0
MIG: 22:59:16 : isPortInterface: 0
MIG: 22:59:16 : isPortInterface: 0
MIG: 22:59:16 : isPortInterface: 0
MIG: 22:59:16 : isPortInterface: 0
MIG: 22:59:16 : isPortInterface: 0
MIG: 22:59:16 : isPortInterface: 0
MIG: 22:59:16 : isPortInterface: 0
MIG: 22:59:16 : isPortInterface: 0
MIG: 22:59:16 : isPortInterface: 0
MIG: 22:59:16 : isPortInterface: 0
MIG: 22:59:16 : isPortInterface: 0
MIG: 22:59:16 : isPortInterface: 0
MIG: 22:59:16 : isPortInterface: 0
MIG: 22:59:16 : isPortInterface: 0
MIG: 22:59:16 : isPortInterface: 0
MIG: 22:59:16 : isPortInterface: 0
MIG: 22:59:16 : isPortInterface: 0
MIG: 22:59:16 : isPortInterface: 0
MIG: 22:59:16 : isPortInterface: 0
MIG: 22:59:16 : isPortInterface: 0
MIG: 22:59:16 : isPortInterface: 0
MIG: 22:59:16 : isPortInterface: 0
MIG: 22:59:16 : isPortInterface: 0
MIG: 22:59:16 : isPortInterface: 0
MIG: 22:59:16 : isPortInterface: 0
MIG: 22:59:16 : isPortInterface: 0
MIG: 22:59:16 : isPortInterface: 0
MIG: 22:59:16 : isPortInterface: 0
MIG: 22:59:16 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 1
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 : isPortInterface: 0
MIG: 22:59:17 :  locked false  
MIG: 22:59:17 : HDL Language: Verilog
MIG: 22:59:17 : compInfo: false
MIG: 22:59:17 : Vivado Options xc7a100t csg324 -1
MIG: 22:59:17 : 1: xc7a100t 2: csg324 3: -1
MIG: 22:59:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:59:17 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 22:59:17 : I am in catch area
MIG: 22:59:17 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 23:00:03 : XML_INPUT_FILE: c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 23:00:03 : Component_Name: design_1_mig_7series_0_0
MIG: 23:00:03 : Moving design_1_mig_7series_0_0 ...
MIG: 23:00:03 : Moving design_1_mig_7series_0_0.veo ...
MIG: 23:00:03 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
