
attach ../vams/vsine.so

verilog

// H(s) = 1/(1+s)
va_laplace_nd #(.d0(1.), .d1(2.), .n0(1.), .n1(0)) b(0,out1,in,0);
resistor #(1.) r1(out1,0);

vsine #(.ampl(1), .freq(1)) v1(in, 0);

resistor #(2.) r1(in, out2);
capacitor #(1.) n1(out2, 0);


list

print tran v(out*) s0(b) s1(b)
tran 1 basic

print ac vm(out*) vp(out*)
ac .1 10 * 10

status notime
