<profile>

<section name = "Vivado HLS Report for 'Accelerator_MAT_Multiply_Loop_LoadRow_proc'" level="0">
<item name = "Date">Thu Oct 29 22:12:20 2015
</item>
<item name = "Version">2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)</item>
<item name = "Project">accelerator</item>
<item name = "Solution">solution2opt</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="default">10.00, 7.09, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">66, 66, 66, 66, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- LoadRow">64, 64, 9, 8, 1, 8, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, -, 0, 64</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 24</column>
<column name="Register">-, -, 26, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_155_p2">+, 0, 0, 4, 4, 1</column>
<column name="ap_sig_bdd_64">and, 0, 0, 1, 1, 1</column>
<column name="exitcond4_i_i_fu_149_p2">icmp, 0, 0, 2, 4, 5</column>
<column name="ap_sig_bdd_81">or, 0, 0, 1, 1, 1</column>
<column name="tmp_23_fu_173_p2">or, 0, 0, 8, 7, 1</column>
<column name="tmp_26_fu_209_p2">or, 0, 0, 8, 7, 2</column>
<column name="tmp_28_fu_227_p2">or, 0, 0, 8, 7, 3</column>
<column name="tmp_30_fu_245_p2">or, 0, 0, 8, 7, 3</column>
<column name="tmp_32_fu_263_p2">or, 0, 0, 8, 7, 3</column>
<column name="tmp_34_fu_281_p2">or, 0, 0, 8, 7, 3</column>
<column name="tmp_s_fu_191_p2">or, 0, 0, 8, 7, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="B_cached_address0">12, 9, 6, 54</column>
<column name="ap_NS_fsm">4, 11, 1, 11</column>
<column name="i_0_i_i_phi_fu_141_p4">4, 2, 4, 8</column>
<column name="i_0_i_i_reg_137">4, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 0, 1, 0</column>
<column name="exitcond4_i_i_reg_299">1, 0, 1, 0</column>
<column name="i_0_i_i_reg_137">4, 0, 4, 0</column>
<column name="i_reg_303">4, 0, 4, 0</column>
<column name="tmp_21_reg_308">4, 0, 7, 3</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Accelerator_MAT_Multiply_Loop_LoadRow_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Accelerator_MAT_Multiply_Loop_LoadRow_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Accelerator_MAT_Multiply_Loop_LoadRow_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Accelerator_MAT_Multiply_Loop_LoadRow_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Accelerator_MAT_Multiply_Loop_LoadRow_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Accelerator_MAT_Multiply_Loop_LoadRow_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Accelerator_MAT_Multiply_Loop_LoadRow_proc, return value</column>
<column name="B_dout">in, 32, ap_fifo, B, pointer</column>
<column name="B_empty_n">in, 1, ap_fifo, B, pointer</column>
<column name="B_read">out, 1, ap_fifo, B, pointer</column>
<column name="B_cached_address0">out, 6, ap_memory, B_cached, array</column>
<column name="B_cached_ce0">out, 1, ap_memory, B_cached, array</column>
<column name="B_cached_we0">out, 1, ap_memory, B_cached, array</column>
<column name="B_cached_d0">out, 32, ap_memory, B_cached, array</column>
</table>
</item>
</section>
</profile>
