{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79959,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79986,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000408061,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000190094,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 8.22482e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000190094,
	"finish__design__instance__count__class:buffer": 8,
	"finish__design__instance__area__class:buffer": 45.0432,
	"finish__design__instance__count__class:clock_buffer": 7,
	"finish__design__instance__area__class:clock_buffer": 55.0528,
	"finish__design__instance__count__class:timing_repair_buffer": 26,
	"finish__design__instance__area__class:timing_repair_buffer": 130.125,
	"finish__design__instance__count__class:inverter": 5,
	"finish__design__instance__area__class:inverter": 22.5216,
	"finish__design__instance__count__class:clock_inverter": 1,
	"finish__design__instance__area__class:clock_inverter": 5.0048,
	"finish__design__instance__count__class:sequential_cell": 34,
	"finish__design__instance__area__class:sequential_cell": 858.323,
	"finish__design__instance__count__class:multi_input_combinational_cell": 127,
	"finish__design__instance__area__class:multi_input_combinational_cell": 942.154,
	"finish__design__instance__count": 208,
	"finish__design__instance__area": 2058.22,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 2.37856,
	"finish__clock__skew__setup": 0.00584283,
	"finish__clock__skew__hold": 0.00584283,
	"finish__timing__drv__max_slew_limit": 0.732382,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.891884,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000811497,
	"finish__power__switching__total": 0.000611678,
	"finish__power__leakage__total": 9.66382e-10,
	"finish__power__total": 0.00142318,
	"finish__design__io": 25,
	"finish__design__die__area": 3501.68,
	"finish__design__core__area": 3077.95,
	"finish__design__instance__count": 252,
	"finish__design__instance__area": 2113.28,
	"finish__design__instance__count__stdcell": 252,
	"finish__design__instance__area__stdcell": 2113.28,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.686585,
	"finish__design__instance__utilization__stdcell": 0.686585,
	"finish__design__rows": 20,
	"finish__design__rows:unithd": 20,
	"finish__design__sites": 2460,
	"finish__design__sites:unithd": 2460,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}