{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 13 18:24:11 2019 " "Info: Processing started: Mon May 13 18:24:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off HW -c HW --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HW -c HW --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[30\] " "Warning: Node \"MUXMDR:inst16\|Out\[30\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[31\] " "Warning: Node \"MUXMDR:inst16\|Out\[31\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[29\] " "Warning: Node \"MUXMDR:inst16\|Out\[29\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[28\] " "Warning: Node \"MUXMDR:inst16\|Out\[28\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[26\] " "Warning: Node \"MUXMDR:inst16\|Out\[26\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[27\] " "Warning: Node \"MUXMDR:inst16\|Out\[27\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[24\] " "Warning: Node \"MUXMDR:inst16\|Out\[24\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[25\] " "Warning: Node \"MUXMDR:inst16\|Out\[25\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[22\] " "Warning: Node \"MUXMDR:inst16\|Out\[22\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[23\] " "Warning: Node \"MUXMDR:inst16\|Out\[23\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[20\] " "Warning: Node \"MUXMDR:inst16\|Out\[20\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[21\] " "Warning: Node \"MUXMDR:inst16\|Out\[21\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[18\] " "Warning: Node \"MUXMDR:inst16\|Out\[18\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[19\] " "Warning: Node \"MUXMDR:inst16\|Out\[19\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[16\] " "Warning: Node \"MUXMDR:inst16\|Out\[16\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[17\] " "Warning: Node \"MUXMDR:inst16\|Out\[17\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[14\] " "Warning: Node \"MUXMDR:inst16\|Out\[14\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[0\] " "Warning: Node \"MUXMDR:inst16\|Out\[0\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[1\] " "Warning: Node \"MUXMDR:inst16\|Out\[1\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[2\] " "Warning: Node \"MUXMDR:inst16\|Out\[2\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[3\] " "Warning: Node \"MUXMDR:inst16\|Out\[3\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[4\] " "Warning: Node \"MUXMDR:inst16\|Out\[4\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[5\] " "Warning: Node \"MUXMDR:inst16\|Out\[5\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[6\] " "Warning: Node \"MUXMDR:inst16\|Out\[6\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[7\] " "Warning: Node \"MUXMDR:inst16\|Out\[7\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[15\] " "Warning: Node \"MUXMDR:inst16\|Out\[15\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[12\] " "Warning: Node \"MUXMDR:inst16\|Out\[12\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[13\] " "Warning: Node \"MUXMDR:inst16\|Out\[13\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[10\] " "Warning: Node \"MUXMDR:inst16\|Out\[10\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[11\] " "Warning: Node \"MUXMDR:inst16\|Out\[11\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[8\] " "Warning: Node \"MUXMDR:inst16\|Out\[8\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[9\] " "Warning: Node \"MUXMDR:inst16\|Out\[9\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 680 144 312 696 "CLK" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "MUXMDR:inst16\|Mux32~0 " "Info: Detected gated clock \"MUXMDR:inst16\|Mux32~0\" as buffer" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "MUXMDR:inst16\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controler:inst15\|MDRMux\[0\] " "Info: Detected ripple clock \"Controler:inst15\|MDRMux\[0\]\" as buffer" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 63 -1 0 } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controler:inst15\|MDRMux\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controler:inst15\|MDRMux\[1\] " "Info: Detected ripple clock \"Controler:inst15\|MDRMux\[1\]\" as buffer" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 63 -1 0 } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controler:inst15\|MDRMux\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register Registrador:inst7\|Saida\[1\] register Registrador:inst12\|Saida\[31\] 133.28 MHz 7.503 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 133.28 MHz between source register \"Registrador:inst7\|Saida\[1\]\" and destination register \"Registrador:inst12\|Saida\[31\]\" (period= 7.503 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.328 ns + Longest register register " "Info: + Longest register to register delay is 7.328 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:inst7\|Saida\[1\] 1 REG LCFF_X21_Y16_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y16_N23; Fanout = 1; REG Node = 'Registrador:inst7\|Saida\[1\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registrador:inst7|Saida[1] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.346 ns) 0.594 ns MuxUlaSourceA:inst9\|Mux1~0 2 COMB LCCOMB_X21_Y16_N20 4 " "Info: 2: + IC(0.248 ns) + CELL(0.346 ns) = 0.594 ns; Loc. = LCCOMB_X21_Y16_N20; Fanout = 4; COMB Node = 'MuxUlaSourceA:inst9\|Mux1~0'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { Registrador:inst7|Saida[1] MuxUlaSourceA:inst9|Mux1~0 } "NODE_NAME" } } { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.608 ns) + CELL(0.357 ns) 1.559 ns Ula32:ULA\|carry_temp\[2\]~3 3 COMB LCCOMB_X21_Y15_N4 5 " "Info: 3: + IC(0.608 ns) + CELL(0.357 ns) = 1.559 ns; Loc. = LCCOMB_X21_Y15_N4; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[2\]~3'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.965 ns" { MuxUlaSourceA:inst9|Mux1~0 Ula32:ULA|carry_temp[2]~3 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.272 ns) 2.097 ns Ula32:ULA\|carry_temp\[4\]~7 4 COMB LCCOMB_X21_Y15_N24 1 " "Info: 4: + IC(0.266 ns) + CELL(0.272 ns) = 2.097 ns; Loc. = LCCOMB_X21_Y15_N24; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[4\]~7'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { Ula32:ULA|carry_temp[2]~3 Ula32:ULA|carry_temp[4]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.204 ns) + CELL(0.154 ns) 2.455 ns Ula32:ULA\|carry_temp\[7\]~9 5 COMB LCCOMB_X21_Y15_N30 3 " "Info: 5: + IC(0.204 ns) + CELL(0.154 ns) = 2.455 ns; Loc. = LCCOMB_X21_Y15_N30; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[7\]~9'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { Ula32:ULA|carry_temp[4]~7 Ula32:ULA|carry_temp[7]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 2.720 ns Ula32:ULA\|carry_temp\[9\]~54 6 COMB LCCOMB_X21_Y15_N0 3 " "Info: 6: + IC(0.212 ns) + CELL(0.053 ns) = 2.720 ns; Loc. = LCCOMB_X21_Y15_N0; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[9\]~54'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.265 ns" { Ula32:ULA|carry_temp[7]~9 Ula32:ULA|carry_temp[9]~54 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.053 ns) 3.467 ns Ula32:ULA\|carry_temp\[11\]~50 7 COMB LCCOMB_X26_Y15_N16 3 " "Info: 7: + IC(0.694 ns) + CELL(0.053 ns) = 3.467 ns; Loc. = LCCOMB_X26_Y15_N16; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[11\]~50'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { Ula32:ULA|carry_temp[9]~54 Ula32:ULA|carry_temp[11]~50 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.491 ns) + CELL(0.053 ns) 4.011 ns Ula32:ULA\|carry_temp\[13\]~46 8 COMB LCCOMB_X30_Y15_N16 3 " "Info: 8: + IC(0.491 ns) + CELL(0.053 ns) = 4.011 ns; Loc. = LCCOMB_X30_Y15_N16; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[13\]~46'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { Ula32:ULA|carry_temp[11]~50 Ula32:ULA|carry_temp[13]~46 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.210 ns) + CELL(0.053 ns) 4.274 ns Ula32:ULA\|carry_temp\[15\]~42 9 COMB LCCOMB_X30_Y15_N12 3 " "Info: 9: + IC(0.210 ns) + CELL(0.053 ns) = 4.274 ns; Loc. = LCCOMB_X30_Y15_N12; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[15\]~42'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.263 ns" { Ula32:ULA|carry_temp[13]~46 Ula32:ULA|carry_temp[15]~42 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.053 ns) 4.703 ns Ula32:ULA\|carry_temp\[17\]~38 10 COMB LCCOMB_X30_Y15_N8 3 " "Info: 10: + IC(0.376 ns) + CELL(0.053 ns) = 4.703 ns; Loc. = LCCOMB_X30_Y15_N8; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[17\]~38'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.429 ns" { Ula32:ULA|carry_temp[15]~42 Ula32:ULA|carry_temp[17]~38 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.053 ns) 5.057 ns Ula32:ULA\|carry_temp\[19\]~34 11 COMB LCCOMB_X30_Y15_N20 3 " "Info: 11: + IC(0.301 ns) + CELL(0.053 ns) = 5.057 ns; Loc. = LCCOMB_X30_Y15_N20; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[19\]~34'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.354 ns" { Ula32:ULA|carry_temp[17]~38 Ula32:ULA|carry_temp[19]~34 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.053 ns) 5.321 ns Ula32:ULA\|carry_temp\[21\]~30 12 COMB LCCOMB_X30_Y15_N0 3 " "Info: 12: + IC(0.211 ns) + CELL(0.053 ns) = 5.321 ns; Loc. = LCCOMB_X30_Y15_N0; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[21\]~30'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.264 ns" { Ula32:ULA|carry_temp[19]~34 Ula32:ULA|carry_temp[21]~30 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.571 ns) + CELL(0.053 ns) 5.945 ns Ula32:ULA\|carry_temp\[23\]~26 13 COMB LCCOMB_X30_Y14_N4 3 " "Info: 13: + IC(0.571 ns) + CELL(0.053 ns) = 5.945 ns; Loc. = LCCOMB_X30_Y14_N4; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[23\]~26'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.624 ns" { Ula32:ULA|carry_temp[21]~30 Ula32:ULA|carry_temp[23]~26 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.053 ns) 6.218 ns Ula32:ULA\|carry_temp\[25\]~22 14 COMB LCCOMB_X30_Y14_N16 3 " "Info: 14: + IC(0.220 ns) + CELL(0.053 ns) = 6.218 ns; Loc. = LCCOMB_X30_Y14_N16; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[25\]~22'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.273 ns" { Ula32:ULA|carry_temp[23]~26 Ula32:ULA|carry_temp[25]~22 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.053 ns) 6.497 ns Ula32:ULA\|carry_temp\[27\]~18 15 COMB LCCOMB_X30_Y14_N28 3 " "Info: 15: + IC(0.226 ns) + CELL(0.053 ns) = 6.497 ns; Loc. = LCCOMB_X30_Y14_N28; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[27\]~18'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.279 ns" { Ula32:ULA|carry_temp[25]~22 Ula32:ULA|carry_temp[27]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.053 ns) 6.914 ns Ula32:ULA\|carry_temp\[29\]~10 16 COMB LCCOMB_X30_Y14_N26 2 " "Info: 16: + IC(0.364 ns) + CELL(0.053 ns) = 6.914 ns; Loc. = LCCOMB_X30_Y14_N26; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[29\]~10'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.417 ns" { Ula32:ULA|carry_temp[27]~18 Ula32:ULA|carry_temp[29]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.053 ns) 7.173 ns Ula32:ULA\|Mux0~1 17 COMB LCCOMB_X30_Y14_N2 1 " "Info: 17: + IC(0.206 ns) + CELL(0.053 ns) = 7.173 ns; Loc. = LCCOMB_X30_Y14_N2; Fanout = 1; COMB Node = 'Ula32:ULA\|Mux0~1'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.259 ns" { Ula32:ULA|carry_temp[29]~10 Ula32:ULA|Mux0~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 7.328 ns Registrador:inst12\|Saida\[31\] 18 REG LCFF_X30_Y14_N3 2 " "Info: 18: + IC(0.000 ns) + CELL(0.155 ns) = 7.328 ns; Loc. = LCFF_X30_Y14_N3; Fanout = 2; REG Node = 'Registrador:inst12\|Saida\[31\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Ula32:ULA|Mux0~1 Registrador:inst12|Saida[31] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.920 ns ( 26.20 % ) " "Info: Total cell delay = 1.920 ns ( 26.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.408 ns ( 73.80 % ) " "Info: Total interconnect delay = 5.408 ns ( 73.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.328 ns" { Registrador:inst7|Saida[1] MuxUlaSourceA:inst9|Mux1~0 Ula32:ULA|carry_temp[2]~3 Ula32:ULA|carry_temp[4]~7 Ula32:ULA|carry_temp[7]~9 Ula32:ULA|carry_temp[9]~54 Ula32:ULA|carry_temp[11]~50 Ula32:ULA|carry_temp[13]~46 Ula32:ULA|carry_temp[15]~42 Ula32:ULA|carry_temp[17]~38 Ula32:ULA|carry_temp[19]~34 Ula32:ULA|carry_temp[21]~30 Ula32:ULA|carry_temp[23]~26 Ula32:ULA|carry_temp[25]~22 Ula32:ULA|carry_temp[27]~18 Ula32:ULA|carry_temp[29]~10 Ula32:ULA|Mux0~1 Registrador:inst12|Saida[31] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.328 ns" { Registrador:inst7|Saida[1] {} MuxUlaSourceA:inst9|Mux1~0 {} Ula32:ULA|carry_temp[2]~3 {} Ula32:ULA|carry_temp[4]~7 {} Ula32:ULA|carry_temp[7]~9 {} Ula32:ULA|carry_temp[9]~54 {} Ula32:ULA|carry_temp[11]~50 {} Ula32:ULA|carry_temp[13]~46 {} Ula32:ULA|carry_temp[15]~42 {} Ula32:ULA|carry_temp[17]~38 {} Ula32:ULA|carry_temp[19]~34 {} Ula32:ULA|carry_temp[21]~30 {} Ula32:ULA|carry_temp[23]~26 {} Ula32:ULA|carry_temp[25]~22 {} Ula32:ULA|carry_temp[27]~18 {} Ula32:ULA|carry_temp[29]~10 {} Ula32:ULA|Mux0~1 {} Registrador:inst12|Saida[31] {} } { 0.000ns 0.248ns 0.608ns 0.266ns 0.204ns 0.212ns 0.694ns 0.491ns 0.210ns 0.376ns 0.301ns 0.211ns 0.571ns 0.220ns 0.226ns 0.364ns 0.206ns 0.000ns } { 0.000ns 0.346ns 0.357ns 0.272ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.009 ns - Smallest " "Info: - Smallest clock skew is 0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.481 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 680 144 312 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 1380 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1380; COMB Node = 'CLK~clkctrl'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 680 144 312 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.618 ns) 2.481 ns Registrador:inst12\|Saida\[31\] 3 REG LCFF_X30_Y14_N3 2 " "Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X30_Y14_N3; Fanout = 2; REG Node = 'Registrador:inst12\|Saida\[31\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { CLK~clkctrl Registrador:inst12|Saida[31] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.33 % ) " "Info: Total cell delay = 1.472 ns ( 59.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 40.67 % ) " "Info: Total interconnect delay = 1.009 ns ( 40.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { CLK CLK~clkctrl Registrador:inst12|Saida[31] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Registrador:inst12|Saida[31] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.472 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 680 144 312 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 1380 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1380; COMB Node = 'CLK~clkctrl'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 680 144 312 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.618 ns) 2.472 ns Registrador:inst7\|Saida\[1\] 3 REG LCFF_X21_Y16_N23 1 " "Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X21_Y16_N23; Fanout = 1; REG Node = 'Registrador:inst7\|Saida\[1\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { CLK~clkctrl Registrador:inst7|Saida[1] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.55 % ) " "Info: Total cell delay = 1.472 ns ( 59.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 40.45 % ) " "Info: Total interconnect delay = 1.000 ns ( 40.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CLK CLK~clkctrl Registrador:inst7|Saida[1] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Registrador:inst7|Saida[1] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { CLK CLK~clkctrl Registrador:inst12|Saida[31] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Registrador:inst12|Saida[31] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CLK CLK~clkctrl Registrador:inst7|Saida[1] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Registrador:inst7|Saida[1] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Registrador.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Registrador.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.328 ns" { Registrador:inst7|Saida[1] MuxUlaSourceA:inst9|Mux1~0 Ula32:ULA|carry_temp[2]~3 Ula32:ULA|carry_temp[4]~7 Ula32:ULA|carry_temp[7]~9 Ula32:ULA|carry_temp[9]~54 Ula32:ULA|carry_temp[11]~50 Ula32:ULA|carry_temp[13]~46 Ula32:ULA|carry_temp[15]~42 Ula32:ULA|carry_temp[17]~38 Ula32:ULA|carry_temp[19]~34 Ula32:ULA|carry_temp[21]~30 Ula32:ULA|carry_temp[23]~26 Ula32:ULA|carry_temp[25]~22 Ula32:ULA|carry_temp[27]~18 Ula32:ULA|carry_temp[29]~10 Ula32:ULA|Mux0~1 Registrador:inst12|Saida[31] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.328 ns" { Registrador:inst7|Saida[1] {} MuxUlaSourceA:inst9|Mux1~0 {} Ula32:ULA|carry_temp[2]~3 {} Ula32:ULA|carry_temp[4]~7 {} Ula32:ULA|carry_temp[7]~9 {} Ula32:ULA|carry_temp[9]~54 {} Ula32:ULA|carry_temp[11]~50 {} Ula32:ULA|carry_temp[13]~46 {} Ula32:ULA|carry_temp[15]~42 {} Ula32:ULA|carry_temp[17]~38 {} Ula32:ULA|carry_temp[19]~34 {} Ula32:ULA|carry_temp[21]~30 {} Ula32:ULA|carry_temp[23]~26 {} Ula32:ULA|carry_temp[25]~22 {} Ula32:ULA|carry_temp[27]~18 {} Ula32:ULA|carry_temp[29]~10 {} Ula32:ULA|Mux0~1 {} Registrador:inst12|Saida[31] {} } { 0.000ns 0.248ns 0.608ns 0.266ns 0.204ns 0.212ns 0.694ns 0.491ns 0.210ns 0.376ns 0.301ns 0.211ns 0.571ns 0.220ns 0.226ns 0.364ns 0.206ns 0.000ns } { 0.000ns 0.346ns 0.357ns 0.272ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { CLK CLK~clkctrl Registrador:inst12|Saida[31] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Registrador:inst12|Saida[31] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CLK CLK~clkctrl Registrador:inst7|Saida[1] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Registrador:inst7|Saida[1] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 62 " "Warning: Circuit may not operate. Detected 62 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Memoria:inst2\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_l691:auto_generated\|q_a\[4\] MUXMDR:inst16\|Out\[4\] CLK 1.803 ns " "Info: Found hold time violation between source  pin or register \"Memoria:inst2\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_l691:auto_generated\|q_a\[4\]\" and destination pin or register \"MUXMDR:inst16\|Out\[4\]\" for clock \"CLK\" (Hold time is 1.803 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.010 ns + Largest " "Info: + Largest clock skew is 3.010 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 5.339 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 5.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 680 144 312 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.239 ns) + CELL(0.712 ns) 2.805 ns Controler:inst15\|MDRMux\[1\] 2 REG LCFF_X5_Y15_N29 26 " "Info: 2: + IC(1.239 ns) + CELL(0.712 ns) = 2.805 ns; Loc. = LCFF_X5_Y15_N29; Fanout = 26; REG Node = 'Controler:inst15\|MDRMux\[1\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.951 ns" { CLK Controler:inst15|MDRMux[1] } "NODE_NAME" } } { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.228 ns) 3.371 ns MUXMDR:inst16\|Mux32~0 3 COMB LCCOMB_X6_Y15_N18 1 " "Info: 3: + IC(0.338 ns) + CELL(0.228 ns) = 3.371 ns; Loc. = LCCOMB_X6_Y15_N18; Fanout = 1; COMB Node = 'MUXMDR:inst16\|Mux32~0'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { Controler:inst15|MDRMux[1] MUXMDR:inst16|Mux32~0 } "NODE_NAME" } } { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.000 ns) 4.379 ns MUXMDR:inst16\|Mux32~0clkctrl 4 COMB CLKCTRL_G1 32 " "Info: 4: + IC(1.008 ns) + CELL(0.000 ns) = 4.379 ns; Loc. = CLKCTRL_G1; Fanout = 32; COMB Node = 'MUXMDR:inst16\|Mux32~0clkctrl'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.008 ns" { MUXMDR:inst16|Mux32~0 MUXMDR:inst16|Mux32~0clkctrl } "NODE_NAME" } } { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.053 ns) 5.339 ns MUXMDR:inst16\|Out\[4\] 5 REG LCCOMB_X23_Y15_N26 1 " "Info: 5: + IC(0.907 ns) + CELL(0.053 ns) = 5.339 ns; Loc. = LCCOMB_X23_Y15_N26; Fanout = 1; REG Node = 'MUXMDR:inst16\|Out\[4\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.960 ns" { MUXMDR:inst16|Mux32~0clkctrl MUXMDR:inst16|Out[4] } "NODE_NAME" } } { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.847 ns ( 34.59 % ) " "Info: Total cell delay = 1.847 ns ( 34.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.492 ns ( 65.41 % ) " "Info: Total interconnect delay = 3.492 ns ( 65.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.339 ns" { CLK Controler:inst15|MDRMux[1] MUXMDR:inst16|Mux32~0 MUXMDR:inst16|Mux32~0clkctrl MUXMDR:inst16|Out[4] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.339 ns" { CLK {} CLK~combout {} Controler:inst15|MDRMux[1] {} MUXMDR:inst16|Mux32~0 {} MUXMDR:inst16|Mux32~0clkctrl {} MUXMDR:inst16|Out[4] {} } { 0.000ns 0.000ns 1.239ns 0.338ns 1.008ns 0.907ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.329 ns - Shortest memory " "Info: - Shortest clock path from clock \"CLK\" to source memory is 2.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 680 144 312 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 1380 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1380; COMB Node = 'CLK~clkctrl'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 680 144 312 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.472 ns) 2.329 ns Memoria:inst2\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_l691:auto_generated\|q_a\[4\] 3 MEM M4K_X20_Y14 2 " "Info: 3: + IC(0.660 ns) + CELL(0.472 ns) = 2.329 ns; Loc. = M4K_X20_Y14; Fanout = 2; MEM Node = 'Memoria:inst2\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_l691:auto_generated\|q_a\[4\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { CLK~clkctrl Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_l691:auto_generated|q_a[4] } "NODE_NAME" } } { "db/altsyncram_l691.tdf" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/db/altsyncram_l691.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.326 ns ( 56.93 % ) " "Info: Total cell delay = 1.326 ns ( 56.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 43.07 % ) " "Info: Total interconnect delay = 1.003 ns ( 43.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.329 ns" { CLK CLK~clkctrl Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_l691:auto_generated|q_a[4] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.329 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_l691:auto_generated|q_a[4] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.472ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.339 ns" { CLK Controler:inst15|MDRMux[1] MUXMDR:inst16|Mux32~0 MUXMDR:inst16|Mux32~0clkctrl MUXMDR:inst16|Out[4] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.339 ns" { CLK {} CLK~combout {} Controler:inst15|MDRMux[1] {} MUXMDR:inst16|Mux32~0 {} MUXMDR:inst16|Mux32~0clkctrl {} MUXMDR:inst16|Out[4] {} } { 0.000ns 0.000ns 1.239ns 0.338ns 1.008ns 0.907ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.329 ns" { CLK CLK~clkctrl Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_l691:auto_generated|q_a[4] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.329 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_l691:auto_generated|q_a[4] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.472ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns - " "Info: - Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_l691.tdf" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/db/altsyncram_l691.tdf" 33 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.071 ns - Shortest memory register " "Info: - Shortest memory to register delay is 1.071 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.051 ns) 0.051 ns Memoria:inst2\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_l691:auto_generated\|q_a\[4\] 1 MEM M4K_X20_Y14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.051 ns) = 0.051 ns; Loc. = M4K_X20_Y14; Fanout = 2; MEM Node = 'Memoria:inst2\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_l691:auto_generated\|q_a\[4\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_l691:auto_generated|q_a[4] } "NODE_NAME" } } { "db/altsyncram_l691.tdf" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/db/altsyncram_l691.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.792 ns) + CELL(0.228 ns) 1.071 ns MUXMDR:inst16\|Out\[4\] 2 REG LCCOMB_X23_Y15_N26 1 " "Info: 2: + IC(0.792 ns) + CELL(0.228 ns) = 1.071 ns; Loc. = LCCOMB_X23_Y15_N26; Fanout = 1; REG Node = 'MUXMDR:inst16\|Out\[4\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_l691:auto_generated|q_a[4] MUXMDR:inst16|Out[4] } "NODE_NAME" } } { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.279 ns ( 26.05 % ) " "Info: Total cell delay = 0.279 ns ( 26.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.792 ns ( 73.95 % ) " "Info: Total interconnect delay = 0.792 ns ( 73.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_l691:auto_generated|q_a[4] MUXMDR:inst16|Out[4] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.071 ns" { Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_l691:auto_generated|q_a[4] {} MUXMDR:inst16|Out[4] {} } { 0.000ns 0.792ns } { 0.051ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_l691.tdf" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/db/altsyncram_l691.tdf" 33 2 0 } } { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.339 ns" { CLK Controler:inst15|MDRMux[1] MUXMDR:inst16|Mux32~0 MUXMDR:inst16|Mux32~0clkctrl MUXMDR:inst16|Out[4] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.339 ns" { CLK {} CLK~combout {} Controler:inst15|MDRMux[1] {} MUXMDR:inst16|Mux32~0 {} MUXMDR:inst16|Mux32~0clkctrl {} MUXMDR:inst16|Out[4] {} } { 0.000ns 0.000ns 1.239ns 0.338ns 1.008ns 0.907ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.329 ns" { CLK CLK~clkctrl Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_l691:auto_generated|q_a[4] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.329 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_l691:auto_generated|q_a[4] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.472ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_l691:auto_generated|q_a[4] MUXMDR:inst16|Out[4] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.071 ns" { Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_l691:auto_generated|q_a[4] {} MUXMDR:inst16|Out[4] {} } { 0.000ns 0.792ns } { 0.051ns 0.228ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK PC\[8\] Registrador:inst\|Saida\[8\] 6.851 ns register " "Info: tco from clock \"CLK\" to destination pin \"PC\[8\]\" through register \"Registrador:inst\|Saida\[8\]\" is 6.851 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.476 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 680 144 312 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 1380 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1380; COMB Node = 'CLK~clkctrl'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 680 144 312 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 2.476 ns Registrador:inst\|Saida\[8\] 3 REG LCFF_X21_Y15_N3 3 " "Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X21_Y15_N3; Fanout = 3; REG Node = 'Registrador:inst\|Saida\[8\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { CLK~clkctrl Registrador:inst|Saida[8] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.45 % ) " "Info: Total cell delay = 1.472 ns ( 59.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 40.55 % ) " "Info: Total interconnect delay = 1.004 ns ( 40.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { CLK CLK~clkctrl Registrador:inst|Saida[8] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Registrador:inst|Saida[8] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Registrador.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.281 ns + Longest register pin " "Info: + Longest register to pin delay is 4.281 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:inst\|Saida\[8\] 1 REG LCFF_X21_Y15_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y15_N3; Fanout = 3; REG Node = 'Registrador:inst\|Saida\[8\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registrador:inst|Saida[8] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.137 ns) + CELL(2.144 ns) 4.281 ns PC\[8\] 2 PIN PIN_N22 0 " "Info: 2: + IC(2.137 ns) + CELL(2.144 ns) = 4.281 ns; Loc. = PIN_N22; Fanout = 0; PIN Node = 'PC\[8\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.281 ns" { Registrador:inst|Saida[8] PC[8] } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 408 184 360 424 "PC\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.144 ns ( 50.08 % ) " "Info: Total cell delay = 2.144 ns ( 50.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.137 ns ( 49.92 % ) " "Info: Total interconnect delay = 2.137 ns ( 49.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.281 ns" { Registrador:inst|Saida[8] PC[8] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.281 ns" { Registrador:inst|Saida[8] {} PC[8] {} } { 0.000ns 2.137ns } { 0.000ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { CLK CLK~clkctrl Registrador:inst|Saida[8] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Registrador:inst|Saida[8] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.281 ns" { Registrador:inst|Saida[8] PC[8] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.281 ns" { Registrador:inst|Saida[8] {} PC[8] {} } { 0.000ns 2.137ns } { 0.000ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 36 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 13 18:24:13 2019 " "Info: Processing ended: Mon May 13 18:24:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
