Running: D:\ISE\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/ISE/project/demo05/test_isim_beh.exe -prj D:/ISE/project/demo05/test_beh.prj work.test work.glbl 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/ISE/project/demo05/demo05.v" into library work
Analyzing Verilog file "D:/ISE/project/demo05/test.v" into library work
Analyzing Verilog file "D:/ISE/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module demo05
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable D:/ISE/project/demo05/test_isim_beh.exe
Fuse Memory Usage: 26324 KB
Fuse CPU Usage: 468 ms
