bram_ip.v,verilog,xil_defaultlib,../../../../SPAD_simulator.gen/sources_1/ip/bram_ip/sim/bram_ip.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
