<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>MAP Report File</title><link rel="Prev" href="Running_Map_Design.htm" title="Previous" /><link rel="Next" href="pfu_logic_mapping_with_hgroup_ugroup.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/design_imp_2.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pIWEV4J_002fl2Ub37CUggn1FYQ" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/User%20Guides/Implementing%20the%20Design/map_report_file.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Getting%20Startred/Getting_Started.htm">User Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="implementing_the_design.htm#1021630">Implementing the Design </a> &gt; <a class="WebWorks_Breadcrumb_Link" href="mapping_intro.htm#1021630">Mapping</a> &gt; MAP Report File</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h3 id="ww1021630" class="Heading2"><span></span>MAP Report File</h3><p id="ww1079560" class="BodyAfterHead"><span></span>The MAP Report (.mrp) file supplies statistics about component usage in the mapped design and shows the number and percentages of resources used out of the total resources in the device. The report is produced whether you have run Map in the Diamond environment or the command line.</p><h5 id="ww1079561" class="StepIntro"><span></span>To view the MAP Report file in Diamond: </h5><div id="ww1078274" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Click the<span style="font-weight: bold"> Reports </span>tab to activate the Report view and select <span style="font-weight: bold">Map</span> in the Process Reports folder of the Design Summary pane.</div><div id="ww1079579" class="Indented">The Map report is displayed in the Reports window to the right.</div><div id="ww1078275" class="Indented">OR</div><div id="ww1078276" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Using a text editor, open the .mrp ASCII file in your project directory.</div><p id="ww1079841" class="Body"><span></span>Although detailed information varies depending on the device, the format of the .mrp file is the same. The report is divided into sections, which can include the following:</p><div id="ww1109812" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Design Information – Shows the map command line, the LPF file path, the device/performance grade, and the time/date stamp of the run. </div><div id="ww1109813" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Design Summary – Shows the number and percentage of resources used out of the total of the resources of the mapped device. <br />You will see a line showing the number of PFUs or Slices and whether they are implemented as logic/ROM/RAM or just logic/ROM. For older architectures that are PFU-based, you will see the number of PIO IDDR/ODDR, distributed RAM, ripple logic, shift registers, and many other items.</div><div class="ww_skin_page_overflow"><table class="NoteIndented" cellspacing="0" summary=""><caption class="NoteTitleIndented" style="caption-side: top"><div id="ww1121031" class="NoteTitleIndented">Note</div></caption><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: none; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: none; border-right-width: 0px; border-top-color: #E5E5E5; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 0px; padding-right: 0px; padding-top: 4px; vertical-align: top"><div id="ww1121033" class="CellBody"><span></span>The total resources reported represents the total resource count in the device and not the total accessible resources. Since the accessibility of resources can change, depending on the design and design revisions, there will sometimes be a gap between the number of resources that are available for use and the total number in the device.</div></td></tr></table></div><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-style: none; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww1121734" class="Code" style="vertical-align: baseline"><span style="color: #000000; font-size: 9.0pt; font-style: normal; font-variant: normal; font-weight: normal; text-decoration: underline; text-transform: none; vertical-align: baseline">Design Summary</span></pre><pre id="ww1121735" class="Code">   Number of registers:    106 out of 13023 (1%)</pre><pre id="ww1121736" class="Code">      PFU registers:           85 out of 12420 (1%)</pre><pre id="ww1121737" class="Code">      PIO registers:           21 out of   603 (3%)</pre><pre id="ww1121738" class="Code">   Number of SLICEs:       125 out of  8280 (2%)</pre><pre id="ww1121739" class="Code">      SLICEs as Logic/ROM:    125 out of  8280 (2%)</pre><pre id="ww1121740" class="Code">      SLICEs as RAM:            0 out of  1485 (0%)</pre><pre id="ww1121741" class="Code">      SLICEs as Carry:          5 out of  8280 (0%)</pre><pre id="ww1121742" class="Code">   Number of LUT4s:        194 out of 16560 (1%)</pre><pre id="ww1121743" class="Code">      Number of logic LUTs:      184</pre><pre id="ww1121744" class="Code">      Number of distributed RAM:   0 (0 LUT4s)</pre><pre id="ww1121745" class="Code">      Number of ripple logic:      5 (10 LUT4s)</pre><pre id="ww1121746" class="Code">      Number of shift registers:   0</pre><pre id="ww1121747" class="Code">   Number of PIO sites used: 46 out of 201 (23%)</pre><pre id="ww1121748" class="Code">   Number of PIO FIXEDDELAY:    0</pre><pre id="ww1121749" class="Code">   Number of DQSDLLs:  0 out of 2 (0%)</pre><pre id="ww1121750" class="Code">   Number of PLLs:  2 out of 4 (50%)</pre><pre id="ww1121751" class="Code">   Number of block RAMs:  0 out of 15 (0%)</pre><pre id="ww1121752" class="Code">   Number of CLKDIVs:  0 out of 2 (0%)</pre><pre id="ww1121753" class="Code">   Number of GSRs:  1 out of 1 (100%)</pre><pre id="ww1121754" class="Code">   JTAG used :      No</pre><pre id="ww1121755" class="Code">   Readback used :  No</pre><pre id="ww1121756" class="Code">   Oscillator used :  No</pre><pre id="ww1121757" class="Code">   Startup used :   No</pre><pre id="ww1121758" class="Code">   Notes:-</pre><pre id="ww1121759" class="Code">      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)</pre><pre id="ww1121760" class="Code">      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.</pre></td></tr></table></div><div id="ww1055268" class="Indented">The Number of registers in the sample report shows a total 106, derived from a total of 85 PFU registers and an additional 21 registers used in the IOLOGIC components in the Programmable I/O cell. </div><div id="ww1120852" class="Indented">The Number of SLICEs information in the Design Summary will vary in LatticeSC versus LatticeECP/EC and LatticeXP devices, which contain different types of slices. For LatticeECP2 and higher, Map has been enhanced to adjust its reporting to account for SLICEs of the PLC_Sr variety, which are not usable for memory, so that the available resource capacity reporting is not misleading. A breakdown of LUT4 is given after this with a line that has the total number used in the design.</div><div id="ww1120853" class="Indented">The number and percentage of PIO<span class="Hyperlink"> </span>sites used, out of the total number, is given in the Design Summary. Sometimes this is further broken down into external and differential PIOs. The Number of external PIOs is based on the number of PIO pads programmed with a single-ended signal standard out of the total number of bonded pads on the chip die. The Number of differential PIOs counts those PIOs programmed with a differential signal standard.</div><div id="ww1071838" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Design Errors/Warnings – Shows any warnings or errors encountered by the mapping process. For example, the section will report a pad that is not connected to any logic, or a bidirectional pad that has signals passing only in one direction. </div><div id="ww1078376" class="Indented">This section will also report excluded or disabled preferences. These are constraints from the logical preference file (.lpf) that were not implemented for some reason. The name of the .lpf file is given and the applicable components for the excluded preferences.</div><div id="ww1021644" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>IO (PIO) Attributes – Provides a table by input/output port of programmed direction, I/O type, and whether the PIO is registered. Shows any attributes (properties) specified on PIO logic elements.</div><div id="ww1021651" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Removed Logic – Describes any logic that was removed from the input logical Native Generic Database (.ngd) file when the design was mapped. Logic may be removed for the following reasons: </div><div id="ww1021652" class="BulletedIndented"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../bullet2nd.png" alt="*" border="0" width="7" height="7" /></span></span>A design uses only part of the logic in a library macro. </div><div id="ww1021653" class="BulletedIndented"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../bullet2nd.png" alt="*" border="0" width="7" height="7" /></span></span>The design has been mapped even though it is not yet complete.</div><div id="ww1021654" class="BulletedIndented"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../bullet2nd.png" alt="*" border="0" width="7" height="7" /></span></span>The mapping process has optimized the design logic.</div><div id="ww1021655" class="BulletedIndented"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../bullet2nd.png" alt="*" border="0" width="7" height="7" /></span></span>Unused logic has been created in error during design entry. </div><div id="ww1021656" class="Indented">This section also indicates which nets were merged when a component separating them was removed. </div><div id="ww1021657" class="Indented">The Removed Logic section<span class="GUI"> </span>also enumerates how many blocks and signals were removed from the design, including the following kinds of removed logic: </div><div id="ww1021658" class="BulletedIndented"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../bullet2nd.png" alt="*" border="0" width="7" height="7" /></span></span>Blocks clipped<span style="font-weight: bold"> </span>– A "clipped" block is removed because it is along a path that has no driver or no load. Clipping is recursive; that is, if Block A becomes unnecessary because logic to which it is connected has been clipped, then Block A is also clipped.</div><div id="ww1021659" class="BulletedIndented"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../bullet2nd.png" alt="*" border="0" width="7" height="7" /></span></span>Blocks removed – A removed block is removed because it can be eliminated without changing the operation of the design. Removal is recursive; that is, if a Block A becomes unnecessary because logic to which it is connected has been removed, then Block A is also removed. </div><div id="ww1021660" class="BulletedIndented"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../bullet2nd.png" alt="*" border="0" width="7" height="7" /></span></span>Blocks optimized – An "optimized" block is removed because its output remains constant regardless of the state of the inputs—for example, an AND gate with one input tied to ground. Logic generating an input to this optimized block (and to no other blocks) is also removed, and appears in this section.</div><div id="ww1021661" class="BulletedIndented"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../bullet2nd.png" alt="*" border="0" width="7" height="7" /></span></span>Signals removed – Signals were removed because they were attached only to removed blocks.</div><div id="ww1021662" class="BulletedIndented"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../bullet2nd.png" alt="*" border="0" width="7" height="7" /></span></span>Signals merged – Signals were combined because a component separating them was removed. </div><div id="ww1071928" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Memory Usage – Lists all memory instances and all of the device resources that are used; for example, EBRs, RAM SLICEs, Logic SLICEs and PFU registers. Information on data width, type of element used, and attributes is also reported. </div><div id="ww1071950" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>ASIC Components<span style="font-weight: bold"> </span>– Lists any ASIC instances in the design by name and specifies the type used for each. These components mostly include processors or memory blocks such as ROM, RAM, and EEPROM. </div><div id="ww1071925" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Added Logic – Describes any logic that the mapping process added to the design. </div><div id="ww1021664" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Expanded Logic – Describes the mapping of logic that has been added to the physical design file (.ncd) to resolve blocks. </div><div id="ww1021666" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Symbol Cross Reference – Shows where symbols in the logical design were mapped in the physical design. By default, Map will not report symbol cross references unless you specify the <code class="Code">-</code>xref_sym Map command line option or enable the Report Symbol Cross Reference property for the Map Design process in the Diamond environment. </div><div id="ww1021667" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Signal Cross Reference – Shows where nets in the logical design were mapped in the physical design. By default, Map will not report symbol cross references unless you specify the -xref_sig Map command line option or enable the Report Signal Cross Reference property for the Map Design process in the Diamond environment.</div><div id="ww1071908" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>DRC Messages – Shows any warnings or errors generated as a result of the design rule tests performed at the beginning of the mapping process. These warnings and errors do not depend on the device to which you are mapping. </div><div id="ww1021668" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Physical Design Errors and Warnings – Shows errors and warnings associated with problems in assigning components to sites. For example, an attribute on a component specifies that the component must be assigned to site AK, but there is no site AK on the part to which you are mapping. Another example would be a problem in fitting the design to the part where the design maps to 224 logic blocks, but the part only contains 192 logic block sites.</div><div id="ww1071853" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Schematic Attributes – Shows any attributes (properties) embedded in the input EDIF produced by logic synthesis or a schematic editor. Attributes are translated into preferences in the physical preference file (.prf) that Map produces. </div><div class="ww_skin_page_overflow"><table class="NoteIndented" cellspacing="0" summary=""><caption class="NoteTitleIndented" style="caption-side: top"><div id="ww1071856" class="NoteTitleIndented">Note</div></caption><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: none; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: none; border-right-width: 0px; border-top-color: #E5E5E5; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 0px; padding-right: 0px; padding-top: 4px; vertical-align: top"><div id="ww1071858" class="CellBody"><span></span>The term “schematic attribute” does not imply that you captured your design in a schematic editor. In the context of mapping or place and route, it refers to those attributes embedded in the input EDIF 2 0 0 netlist as distinct from preferences produced in Diamond’s preference-editing views or the EPIC Device Editor.</div></td></tr></table></div><div id="ww1064351" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>PIO Utilization Report – Provides an account of the exact number and percentage of the total available PIO resources used in the design and breaks down the number of PIOs between differential and non-differential (single ended) I/O component types. It also breaks down the number of DDR cells used, as shown in the following example.</div><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww1105936" class="CodeIndented">Total number of PIOs: 91 out of 222 (41%)</pre><pre id="ww1105937" class="CodeIndented">      Number of single ended PIOs: 89 out of 222 (41%)</pre><pre id="ww1105938" class="CodeIndented">      Number of differential PIOs: 2 (represented using 1 PIO comps in NCD)</pre><pre id="ww1105939" class="CodeIndented">   Number of IDDR/ODDR/TDDR cells used: 26</pre><pre id="ww1105940" class="CodeIndented">      Number of IDDR cells:   8</pre><pre id="ww1105941" class="CodeIndented">      Number of ODDR cells:  16</pre><pre id="ww1105942" class="CodeIndented">      Number of TDDR cells:   2</pre><pre id="ww1105943" class="CodeIndented">   Number of PIO using at least one IDDR/ODDR/TDDR: 16 (1 differential)</pre><pre id="ww1105944" class="CodeIndented">      Number of PIO using IDDR only:        0 (0 differential)</pre><pre id="ww1105945" class="CodeIndented">      Number of PIO using ODDR only:        7 (0 differential)</pre><pre id="ww1105946" class="CodeIndented">      Number of PIO using TDDR only:        0 (0 differential)</pre><pre id="ww1105947" class="CodeIndented">      Number of PIO using IDDR/ODDR:        7 (0 differential)</pre><pre id="ww1105948" class="CodeIndented">      Number of PIO using IDDR/TDDR:        0 (0 differential)</pre><pre id="ww1105949" class="CodeIndented">      Number of PIO using ODDR/TDDR:        1 (1 differential)</pre><pre id="ww1105950" class="CodeIndented">      Number of PIO using IDDR/ODDR/TDDR:   1 (0 differential)</pre><pre id="ww1105951" class="CodeIndented">&nbsp;</pre></td></tr></table></div><div id="ww1079847" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>PLL/DLL Summary – Provides instance name, type, clock frequency, pin/node values, and a listing of all settings for each PLL or DLL in the design.</div><div id="ww1079848" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>OSC Summary<span style="font-weight: bold"> </span>– Provides the oscillator’s instance name, possible oscillator primitive type, output clock, and nominal frequency. This section is only included in the map report if the OSC primitive has been instantiated in the design. Below is an example of an OSC Summary in a PAR report: </div><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww1106038" class="CodeIndented">OSC Summary</pre><pre id="ww1106039" class="CodeIndented">-----------</pre><pre id="ww1106040" class="CodeIndented">&nbsp;</pre><pre id="ww1106041" class="CodeIndented">OSC 1:                                     Pin/Node Value</pre><pre id="ww1106042" class="CodeIndented">  OSC Instance Name:                                osc</pre><pre id="ww1106043" class="CodeIndented">  OSC Type:                                         OSCF</pre><pre id="ww1106044" class="CodeIndented">  OSC Output:                              NODE     reg_clk_2x</pre><pre id="ww1106045" class="CodeIndented">  OSC Nominal Frequency:                            130.0</pre><pre id="ww1106046" class="CodeIndented">&nbsp;</pre><pre id="ww1106047" class="Code">&nbsp;</pre></td></tr></table></div><div id="ww1021672" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>PGROUP Utilization – Reports any PGROUPs that exist in the design and the resources that they occupy in terms of SLICEs within PFUs. Also an account of the size of the bounded area in terms of PFUs are reported and whether the PGROUP is anchored or unbounded (floating). </div><div id="ww1071935" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Run Time and Memory Usage – Lists total CPU time, real time, and peak memory usage related to the Map run. </div></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>