Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:18:24 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postlogopt_timing_min.rpt
| Design       : sha1
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 A_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
                                                                      r  clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    clk_i_IBUF_inst/OUT
                                                                      r  clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.157     0.561    clk_i_IBUF_BUFG
                                                                      r  A_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  A_reg[10]/Q
                         net (fo=9, unplaced)         0.069     0.683    p_0_in1_in[15]
                                                                      r  A[10]_i_1/I3
                         LUT6 (Prop_LUT6_I3_O)        0.015     0.698 r  A[10]_i_1/O
                         net (fo=1, unplaced)         0.000     0.698    n_0_A[10]_i_1
                         FDRE                                         r  A_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
                                                                      r  clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    clk_i_IBUF_inst/OUT
                                                                      r  clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.166     0.799    clk_i_IBUF_BUFG
                                                                      r  A_reg[10]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    A_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 A_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
                                                                      r  clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    clk_i_IBUF_inst/OUT
                                                                      r  clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.157     0.561    clk_i_IBUF_BUFG
                                                                      r  A_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  A_reg[11]/Q
                         net (fo=9, unplaced)         0.069     0.683    p_0_in1_in[16]
                                                                      r  A[11]_i_1/I3
                         LUT6 (Prop_LUT6_I3_O)        0.015     0.698 r  A[11]_i_1/O
                         net (fo=1, unplaced)         0.000     0.698    n_0_A[11]_i_1
                         FDRE                                         r  A_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
                                                                      r  clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    clk_i_IBUF_inst/OUT
                                                                      r  clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.166     0.799    clk_i_IBUF_BUFG
                                                                      r  A_reg[11]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    A_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 A_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
                                                                      r  clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    clk_i_IBUF_inst/OUT
                                                                      r  clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.157     0.561    clk_i_IBUF_BUFG
                                                                      r  A_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  A_reg[12]/Q
                         net (fo=9, unplaced)         0.069     0.683    p_0_in1_in[17]
                                                                      r  A[12]_i_1/I3
                         LUT6 (Prop_LUT6_I3_O)        0.015     0.698 r  A[12]_i_1/O
                         net (fo=1, unplaced)         0.000     0.698    n_0_A[12]_i_1
                         FDRE                                         r  A_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
                                                                      r  clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    clk_i_IBUF_inst/OUT
                                                                      r  clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.166     0.799    clk_i_IBUF_BUFG
                                                                      r  A_reg[12]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    A_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 A_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
                                                                      r  clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    clk_i_IBUF_inst/OUT
                                                                      r  clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.157     0.561    clk_i_IBUF_BUFG
                                                                      r  A_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  A_reg[14]/Q
                         net (fo=9, unplaced)         0.069     0.683    p_0_in1_in[19]
                                                                      r  A[14]_i_1/I3
                         LUT6 (Prop_LUT6_I3_O)        0.015     0.698 r  A[14]_i_1/O
                         net (fo=1, unplaced)         0.000     0.698    n_0_A[14]_i_1
                         FDRE                                         r  A_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
                                                                      r  clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    clk_i_IBUF_inst/OUT
                                                                      r  clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.166     0.799    clk_i_IBUF_BUFG
                                                                      r  A_reg[14]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    A_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 A_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
                                                                      r  clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    clk_i_IBUF_inst/OUT
                                                                      r  clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.157     0.561    clk_i_IBUF_BUFG
                                                                      r  A_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  A_reg[15]/Q
                         net (fo=9, unplaced)         0.069     0.683    p_0_in1_in[20]
                                                                      r  A[15]_i_1/I3
                         LUT6 (Prop_LUT6_I3_O)        0.015     0.698 r  A[15]_i_1/O
                         net (fo=1, unplaced)         0.000     0.698    n_0_A[15]_i_1
                         FDRE                                         r  A_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
                                                                      r  clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    clk_i_IBUF_inst/OUT
                                                                      r  clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.166     0.799    clk_i_IBUF_BUFG
                                                                      r  A_reg[15]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    A_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 A_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
                                                                      r  clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    clk_i_IBUF_inst/OUT
                                                                      r  clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.157     0.561    clk_i_IBUF_BUFG
                                                                      r  A_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  A_reg[17]/Q
                         net (fo=9, unplaced)         0.069     0.683    p_0_in1_in[22]
                                                                      r  A[17]_i_1/I4
                         LUT6 (Prop_LUT6_I4_O)        0.015     0.698 r  A[17]_i_1/O
                         net (fo=1, unplaced)         0.000     0.698    n_0_A[17]_i_1
                         FDRE                                         r  A_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
                                                                      r  clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    clk_i_IBUF_inst/OUT
                                                                      r  clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.166     0.799    clk_i_IBUF_BUFG
                                                                      r  A_reg[17]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    A_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 A_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
                                                                      r  clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    clk_i_IBUF_inst/OUT
                                                                      r  clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.157     0.561    clk_i_IBUF_BUFG
                                                                      r  A_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  A_reg[19]/Q
                         net (fo=9, unplaced)         0.069     0.683    p_0_in1_in[24]
                                                                      r  A[19]_i_1/I4
                         LUT6 (Prop_LUT6_I4_O)        0.015     0.698 r  A[19]_i_1/O
                         net (fo=1, unplaced)         0.000     0.698    n_0_A[19]_i_1
                         FDRE                                         r  A_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
                                                                      r  clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    clk_i_IBUF_inst/OUT
                                                                      r  clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.166     0.799    clk_i_IBUF_BUFG
                                                                      r  A_reg[19]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    A_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 A_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
                                                                      r  clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    clk_i_IBUF_inst/OUT
                                                                      r  clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.157     0.561    clk_i_IBUF_BUFG
                                                                      r  A_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  A_reg[1]/Q
                         net (fo=9, unplaced)         0.069     0.683    p_0_in1_in[6]
                                                                      r  A[1]_i_1/I4
                         LUT6 (Prop_LUT6_I4_O)        0.015     0.698 r  A[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.698    n_0_A[1]_i_1
                         FDRE                                         r  A_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
                                                                      r  clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    clk_i_IBUF_inst/OUT
                                                                      r  clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.166     0.799    clk_i_IBUF_BUFG
                                                                      r  A_reg[1]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    A_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 A_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
                                                                      r  clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    clk_i_IBUF_inst/OUT
                                                                      r  clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.157     0.561    clk_i_IBUF_BUFG
                                                                      r  A_reg[20]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  A_reg[20]/Q
                         net (fo=9, unplaced)         0.069     0.683    p_0_in1_in[25]
                                                                      r  A[20]_i_1/I4
                         LUT6 (Prop_LUT6_I4_O)        0.015     0.698 r  A[20]_i_1/O
                         net (fo=1, unplaced)         0.000     0.698    n_0_A[20]_i_1
                         FDRE                                         r  A_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
                                                                      r  clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    clk_i_IBUF_inst/OUT
                                                                      r  clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.166     0.799    clk_i_IBUF_BUFG
                                                                      r  A_reg[20]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    A_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 A_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
                                                                      r  clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    clk_i_IBUF_inst/OUT
                                                                      r  clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.157     0.561    clk_i_IBUF_BUFG
                                                                      r  A_reg[21]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  A_reg[21]/Q
                         net (fo=9, unplaced)         0.069     0.683    p_0_in1_in[26]
                                                                      r  A[21]_i_1/I4
                         LUT6 (Prop_LUT6_I4_O)        0.015     0.698 r  A[21]_i_1/O
                         net (fo=1, unplaced)         0.000     0.698    n_0_A[21]_i_1
                         FDRE                                         r  A_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
                                                                      r  clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    clk_i_IBUF_inst/OUT
                                                                      r  clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.166     0.799    clk_i_IBUF_BUFG
                                                                      r  A_reg[21]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    A_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  0.072    




