module seq_gen_tb;
   reg tst_clk ;
   reg tst_clr ;
   reg tst_ce ;

   wire [3:0] tst_state ;

   seq_gen dut(
	       .clk(tst_clk),
	       .clr(tst_clr),
	       .ce(tst_ce),
	       .state(tst_state)
	       );
   always
     begin
	#1 tst_clk <= 1'b0 ;
	#1 tst_clk <= 1'b1 ;
     end
   initial
     begin
	$dumpvars
	  
     