<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<board schema_version="2.1" vendor="xilinx.com" name="au280" display_name="Alveo U280 Data Center Accelerator Card" url="http://www.xilinx.com/u280" preset_file="preset.xml" supports_ced="false"> >
			
  <images>
    <image name="au280_image.jpg" display_name="Alveo U280 Data Center Accelerator Card" sub_type="board" resolution="high">
      <description>Alveo U280 Data Center Accelerator Card</description>
    </image>
  </images>
  
  <compatible_board_revisions>
    <revision id="0">1.2</revision>
  </compatible_board_revisions>
  
  <file_version>1.0</file_version>
  
  <description>Alveo U280 Data Center Accelerator Card </description>
  
  <parameters>
    <parameter name="heat_sink_type" value="medium" value_type="string"/>
    <parameter name="heat_sink_temperature" value_type="range" value_min="20.0" value_max="30.0"/>
  </parameters>
  
  <jumpers>
  </jumpers>
  
  <components>
    <component name="part0" display_name="XCU280 FPGA" type="fpga" part_name="xcu280-fsvh2892-2L-e" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="http://www.xilinx.com/u280">
      <description>XCU280 FPGA</description>
	  
	  	
  <interfaces>
  
       <interface mode="master" name="ddr4_sdram_c0" type="xilinx.com:interface:ddr4_rtl:1.0" of_component="ddr4_sdram_c0" preset_proc="ddr4_sdram_c0_preset">
          <description>DDR4 board interface, it can use DDR4 IP for connection. </description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0"/>
          </preferred_ips>
          <port_maps>
		  
            <port_map logical_port="ACT_N" physical_port="c0_ddr4_act_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_act_n"/>
              </pin_maps>
            </port_map>
			
            <port_map logical_port="PAR" physical_port="c0_ddr4_parity" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_parity"/>
              </pin_maps>
            </port_map>			
			
		
            <port_map logical_port="ADR" physical_port="c0_ddr4_adr" dir="out" left="16" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_adr0"/>
                <pin_map port_index="1" component_pin="c0_ddr4_adr1"/>
                <pin_map port_index="2" component_pin="c0_ddr4_adr2"/>
                <pin_map port_index="3" component_pin="c0_ddr4_adr3"/>
                <pin_map port_index="4" component_pin="c0_ddr4_adr4"/>
                <pin_map port_index="5" component_pin="c0_ddr4_adr5"/>
                <pin_map port_index="6" component_pin="c0_ddr4_adr6"/>
                <pin_map port_index="7" component_pin="c0_ddr4_adr7"/>
                <pin_map port_index="8" component_pin="c0_ddr4_adr8"/>
                <pin_map port_index="9" component_pin="c0_ddr4_adr9"/>
                <pin_map port_index="10" component_pin="c0_ddr4_adr10"/>
                <pin_map port_index="11" component_pin="c0_ddr4_adr11"/>
                <pin_map port_index="12" component_pin="c0_ddr4_adr12"/>
                <pin_map port_index="13" component_pin="c0_ddr4_adr13"/>
                <pin_map port_index="14" component_pin="c0_ddr4_adr14"/>
                <pin_map port_index="15" component_pin="c0_ddr4_adr15"/>
                <pin_map port_index="16" component_pin="c0_ddr4_adr16"/>
<!-- 				<pin_map port_index="16" component_pin="c0_ddr4_adr17"/> -->
              </pin_maps>
            </port_map>
            <port_map logical_port="BA" physical_port="c0_ddr4_ba" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_ba0"/>
                <pin_map port_index="1" component_pin="c0_ddr4_ba1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="BG" physical_port="c0_ddr4_bg" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_bg0"/>
				<pin_map port_index="1" component_pin="c0_ddr4_bg1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_C" physical_port="c0_ddr4_ck_c" dir="out" > 
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_ck_c0"/>
				<!-- <pin_map port_index="1" component_pin="c0_ddr4_ck_c1"/> -->
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_T" physical_port="c0_ddr4_ck_t" dir="out"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_ck_t0"/>
				<!-- <pin_map port_index="1" component_pin="c0_ddr4_ck_t1"/> -->
              </pin_maps>
            </port_map>
            <port_map logical_port="CKE" physical_port="c0_ddr4_cke" dir="out" >
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_cke0"/>
				<!-- <pin_map port_index="1" component_pin="c0_ddr4_cke1"/> -->
              </pin_maps>
            </port_map>
            <port_map logical_port="CS_N" physical_port="c0_ddr4_cs_n" dir="out" > 
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_cs0_n"/>
<!-- 				<pin_map port_index="1" component_pin="c0_ddr4_cs1_n"/>
                <pin_map port_index="2" component_pin="c0_ddr4_cs2_n"/>
				<pin_map port_index="3" component_pin="c0_ddr4_cs3_n"/>		 -->		
				
              </pin_maps>
            </port_map>

			
            <port_map logical_port="DQ" physical_port="c0_ddr4_dq" dir="inout" left="71" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_dq0"/>
                <pin_map port_index="1" component_pin="c0_ddr4_dq1"/>
                <pin_map port_index="2" component_pin="c0_ddr4_dq2"/>
                <pin_map port_index="3" component_pin="c0_ddr4_dq3"/>
                <pin_map port_index="4" component_pin="c0_ddr4_dq4"/>
                <pin_map port_index="5" component_pin="c0_ddr4_dq5"/>
                <pin_map port_index="6" component_pin="c0_ddr4_dq6"/>
                <pin_map port_index="7" component_pin="c0_ddr4_dq7"/>
                <pin_map port_index="8" component_pin="c0_ddr4_dq8"/>
                <pin_map port_index="9" component_pin="c0_ddr4_dq9"/>
                <pin_map port_index="10" component_pin="c0_ddr4_dq10"/>
                <pin_map port_index="11" component_pin="c0_ddr4_dq11"/>
                <pin_map port_index="12" component_pin="c0_ddr4_dq12"/>
                <pin_map port_index="13" component_pin="c0_ddr4_dq13"/>
                <pin_map port_index="14" component_pin="c0_ddr4_dq14"/>
                <pin_map port_index="15" component_pin="c0_ddr4_dq15"/>
                <pin_map port_index="16" component_pin="c0_ddr4_dq16"/>
                <pin_map port_index="17" component_pin="c0_ddr4_dq17"/>
                <pin_map port_index="18" component_pin="c0_ddr4_dq18"/>
                <pin_map port_index="19" component_pin="c0_ddr4_dq19"/>
                <pin_map port_index="20" component_pin="c0_ddr4_dq20"/>
                <pin_map port_index="21" component_pin="c0_ddr4_dq21"/>
                <pin_map port_index="22" component_pin="c0_ddr4_dq22"/>
                <pin_map port_index="23" component_pin="c0_ddr4_dq23"/>
                <pin_map port_index="24" component_pin="c0_ddr4_dq24"/>
                <pin_map port_index="25" component_pin="c0_ddr4_dq25"/>
                <pin_map port_index="26" component_pin="c0_ddr4_dq26"/>
                <pin_map port_index="27" component_pin="c0_ddr4_dq27"/>
                <pin_map port_index="28" component_pin="c0_ddr4_dq28"/>
                <pin_map port_index="29" component_pin="c0_ddr4_dq29"/>
                <pin_map port_index="30" component_pin="c0_ddr4_dq30"/>
                <pin_map port_index="31" component_pin="c0_ddr4_dq31"/>
                <pin_map port_index="32" component_pin="c0_ddr4_dq32"/>
                <pin_map port_index="33" component_pin="c0_ddr4_dq33"/>
                <pin_map port_index="34" component_pin="c0_ddr4_dq34"/>
                <pin_map port_index="35" component_pin="c0_ddr4_dq35"/>
                <pin_map port_index="36" component_pin="c0_ddr4_dq36"/>
                <pin_map port_index="37" component_pin="c0_ddr4_dq37"/>
                <pin_map port_index="38" component_pin="c0_ddr4_dq38"/>
                <pin_map port_index="39" component_pin="c0_ddr4_dq39"/>
                <pin_map port_index="40" component_pin="c0_ddr4_dq40"/>
                <pin_map port_index="41" component_pin="c0_ddr4_dq41"/>
                <pin_map port_index="42" component_pin="c0_ddr4_dq42"/>
                <pin_map port_index="43" component_pin="c0_ddr4_dq43"/>
                <pin_map port_index="44" component_pin="c0_ddr4_dq44"/>
                <pin_map port_index="45" component_pin="c0_ddr4_dq45"/>
                <pin_map port_index="46" component_pin="c0_ddr4_dq46"/>
                <pin_map port_index="47" component_pin="c0_ddr4_dq47"/>
                <pin_map port_index="48" component_pin="c0_ddr4_dq48"/>
                <pin_map port_index="49" component_pin="c0_ddr4_dq49"/>
                <pin_map port_index="50" component_pin="c0_ddr4_dq50"/>
                <pin_map port_index="51" component_pin="c0_ddr4_dq51"/>
                <pin_map port_index="52" component_pin="c0_ddr4_dq52"/>
                <pin_map port_index="53" component_pin="c0_ddr4_dq53"/>
                <pin_map port_index="54" component_pin="c0_ddr4_dq54"/>
                <pin_map port_index="55" component_pin="c0_ddr4_dq55"/>
				
                <pin_map port_index="56" component_pin="c0_ddr4_dq56"/>		
                <pin_map port_index="57" component_pin="c0_ddr4_dq57"/>
                <pin_map port_index="58" component_pin="c0_ddr4_dq58"/>
                <pin_map port_index="59" component_pin="c0_ddr4_dq59"/>
                <pin_map port_index="60" component_pin="c0_ddr4_dq60"/>
                <pin_map port_index="61" component_pin="c0_ddr4_dq61"/>
                <pin_map port_index="62" component_pin="c0_ddr4_dq62"/>
                <pin_map port_index="63" component_pin="c0_ddr4_dq63"/>

                <pin_map port_index="64" component_pin="c0_ddr4_dq64"/>		
                <pin_map port_index="65" component_pin="c0_ddr4_dq65"/>
                <pin_map port_index="66" component_pin="c0_ddr4_dq66"/>
                <pin_map port_index="67" component_pin="c0_ddr4_dq67"/>
                <pin_map port_index="68" component_pin="c0_ddr4_dq68"/>
                <pin_map port_index="69" component_pin="c0_ddr4_dq69"/>
                <pin_map port_index="70" component_pin="c0_ddr4_dq70"/>
                <pin_map port_index="71" component_pin="c0_ddr4_dq71"/>				
				
				
              </pin_maps>
            </port_map>
            <port_map logical_port="DQS_C" physical_port="c0_ddr4_dqs_c" dir="inout" left="17" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_dqs_c0"/>
                <pin_map port_index="1" component_pin="c0_ddr4_dqs_c1"/>
                <pin_map port_index="2" component_pin="c0_ddr4_dqs_c2"/>
                <pin_map port_index="3" component_pin="c0_ddr4_dqs_c3"/>
                <pin_map port_index="4" component_pin="c0_ddr4_dqs_c4"/>
                <pin_map port_index="5" component_pin="c0_ddr4_dqs_c5"/>
                <pin_map port_index="6" component_pin="c0_ddr4_dqs_c6"/>
                <pin_map port_index="7" component_pin="c0_ddr4_dqs_c7"/>
				<pin_map port_index="8" component_pin="c0_ddr4_dqs_c8"/>
                <pin_map port_index="9"  component_pin="c0_ddr4_dqs_c9"/>
                <pin_map port_index="10" component_pin="c0_ddr4_dqs_c10"/>
                <pin_map port_index="11" component_pin="c0_ddr4_dqs_c11"/>
                <pin_map port_index="12" component_pin="c0_ddr4_dqs_c12"/>
                <pin_map port_index="13" component_pin="c0_ddr4_dqs_c13"/>
                <pin_map port_index="14" component_pin="c0_ddr4_dqs_c14"/>
                <pin_map port_index="15" component_pin="c0_ddr4_dqs_c15"/>
                <pin_map port_index="16" component_pin="c0_ddr4_dqs_c16"/>
				<pin_map port_index="17" component_pin="c0_ddr4_dqs_c17"/>				
				
              </pin_maps>
            </port_map>
			
            <port_map logical_port="DQS_T" physical_port="c0_ddr4_dqs_t" dir="out" left="17" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_dqs_t0"/>
                <pin_map port_index="1" component_pin="c0_ddr4_dqs_t1"/>
                <pin_map port_index="2" component_pin="c0_ddr4_dqs_t2"/>
                <pin_map port_index="3" component_pin="c0_ddr4_dqs_t3"/>
                <pin_map port_index="4" component_pin="c0_ddr4_dqs_t4"/>
                <pin_map port_index="5" component_pin="c0_ddr4_dqs_t5"/>
                <pin_map port_index="6" component_pin="c0_ddr4_dqs_t6"/>
                <pin_map port_index="7" component_pin="c0_ddr4_dqs_t7"/>
				<pin_map port_index="8" component_pin="c0_ddr4_dqs_t8"/>
                <pin_map port_index="9"  component_pin="c0_ddr4_dqs_t9"/>
                <pin_map port_index="10" component_pin="c0_ddr4_dqs_t10"/>
                <pin_map port_index="11" component_pin="c0_ddr4_dqs_t11"/>
                <pin_map port_index="12" component_pin="c0_ddr4_dqs_t12"/>
                <pin_map port_index="13" component_pin="c0_ddr4_dqs_t13"/>
                <pin_map port_index="14" component_pin="c0_ddr4_dqs_t14"/>
                <pin_map port_index="15" component_pin="c0_ddr4_dqs_t15"/>
                <pin_map port_index="16" component_pin="c0_ddr4_dqs_t16"/>
				<pin_map port_index="17" component_pin="c0_ddr4_dqs_t17"/>				
              </pin_maps>
            </port_map>
			
            <port_map logical_port="ODT" physical_port="c0_ddr4_odt" dir="out" >   
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_odt0"/>
				<!-- <pin_map port_index="1" component_pin="c0_ddr4_odt1"/> -->
              </pin_maps>
            </port_map>
            <port_map logical_port="RESET_N" physical_port="c0_ddr4_reset_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_reset_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface> 
	  


	   <interface mode="master" name="ddr4_sdram_c1" type="xilinx.com:interface:ddr4_rtl:1.0" of_component="ddr4_sdram_c1" preset_proc="ddr4_sdram_c1_preset">
          <description>DDR4 board interface, it can use DDR4 IP for connection. </description>
		  
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0"/>
          </preferred_ips>
          <port_maps>
		  
            <port_map logical_port="ACT_N" physical_port="c1_ddr4_act_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_act_n"/>
              </pin_maps>
            </port_map>
			
            <port_map logical_port="PAR" physical_port="c1_ddr4_parity" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_parity"/>
              </pin_maps>
            </port_map>			
			
		
            <port_map logical_port="ADR" physical_port="c1_ddr4_adr" dir="out" left="16" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_adr0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_adr1"/>
                <pin_map port_index="2" component_pin="c1_ddr4_adr2"/>
                <pin_map port_index="3" component_pin="c1_ddr4_adr3"/>
                <pin_map port_index="4" component_pin="c1_ddr4_adr4"/>
                <pin_map port_index="5" component_pin="c1_ddr4_adr5"/>
                <pin_map port_index="6" component_pin="c1_ddr4_adr6"/>
                <pin_map port_index="7" component_pin="c1_ddr4_adr7"/>
                <pin_map port_index="8" component_pin="c1_ddr4_adr8"/>
                <pin_map port_index="9" component_pin="c1_ddr4_adr9"/>
                <pin_map port_index="10" component_pin="c1_ddr4_adr10"/>
                <pin_map port_index="11" component_pin="c1_ddr4_adr11"/>
                <pin_map port_index="12" component_pin="c1_ddr4_adr12"/>
                <pin_map port_index="13" component_pin="c1_ddr4_adr13"/>
                <pin_map port_index="14" component_pin="c1_ddr4_adr14"/>
                <pin_map port_index="15" component_pin="c1_ddr4_adr15"/>
                <pin_map port_index="16" component_pin="c1_ddr4_adr16"/>
<!-- 				<pin_map port_index="16" component_pin="c0_ddr4_adr17"/> -->
              </pin_maps>
            </port_map>
            <port_map logical_port="BA" physical_port="c1_ddr4_ba" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_ba0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_ba1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="BG" physical_port="c1_ddr4_bg" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_bg0"/>
				<pin_map port_index="1" component_pin="c1_ddr4_bg1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_C" physical_port="c1_ddr4_ck_c" dir="out" > 
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_ck_c0"/>
				<!-- <pin_map port_index="1" component_pin="c0_ddr4_ck_c1"/> -->
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_T" physical_port="c1_ddr4_ck_t" dir="out"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_ck_t0"/>
				<!-- <pin_map port_index="1" component_pin="c0_ddr4_ck_t1"/> -->
              </pin_maps>
            </port_map>
            <port_map logical_port="CKE" physical_port="c1_ddr4_cke" dir="out" >
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_cke0"/>
				<!-- <pin_map port_index="1" component_pin="c0_ddr4_cke1"/> -->
              </pin_maps>
            </port_map>
            <port_map logical_port="CS_N" physical_port="c1_ddr4_cs_n" dir="out" > 
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_cs0_n"/>
<!-- 				<pin_map port_index="1" component_pin="c0_ddr4_cs1_n"/>
                <pin_map port_index="2" component_pin="c0_ddr4_cs2_n"/>
				<pin_map port_index="3" component_pin="c0_ddr4_cs3_n"/>		 -->		
				
              </pin_maps>
            </port_map>

			
            <port_map logical_port="DQ" physical_port="c1_ddr4_dq" dir="inout" left="71" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_dq0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_dq1"/>
                <pin_map port_index="2" component_pin="c1_ddr4_dq2"/>
                <pin_map port_index="3" component_pin="c1_ddr4_dq3"/>
                <pin_map port_index="4" component_pin="c1_ddr4_dq4"/>
                <pin_map port_index="5" component_pin="c1_ddr4_dq5"/>
                <pin_map port_index="6" component_pin="c1_ddr4_dq6"/>
                <pin_map port_index="7" component_pin="c1_ddr4_dq7"/>
                <pin_map port_index="8" component_pin="c1_ddr4_dq8"/>
                <pin_map port_index="9" component_pin="c1_ddr4_dq9"/>
                <pin_map port_index="10" component_pin="c1_ddr4_dq10"/>
                <pin_map port_index="11" component_pin="c1_ddr4_dq11"/>
                <pin_map port_index="12" component_pin="c1_ddr4_dq12"/>
                <pin_map port_index="13" component_pin="c1_ddr4_dq13"/>
                <pin_map port_index="14" component_pin="c1_ddr4_dq14"/>
                <pin_map port_index="15" component_pin="c1_ddr4_dq15"/>
                <pin_map port_index="16" component_pin="c1_ddr4_dq16"/>
                <pin_map port_index="17" component_pin="c1_ddr4_dq17"/>
                <pin_map port_index="18" component_pin="c1_ddr4_dq18"/>
                <pin_map port_index="19" component_pin="c1_ddr4_dq19"/>
                <pin_map port_index="20" component_pin="c1_ddr4_dq20"/>
                <pin_map port_index="21" component_pin="c1_ddr4_dq21"/>
                <pin_map port_index="22" component_pin="c1_ddr4_dq22"/>
                <pin_map port_index="23" component_pin="c1_ddr4_dq23"/>
                <pin_map port_index="24" component_pin="c1_ddr4_dq24"/>
                <pin_map port_index="25" component_pin="c1_ddr4_dq25"/>
                <pin_map port_index="26" component_pin="c1_ddr4_dq26"/>
                <pin_map port_index="27" component_pin="c1_ddr4_dq27"/>
                <pin_map port_index="28" component_pin="c1_ddr4_dq28"/>
                <pin_map port_index="29" component_pin="c1_ddr4_dq29"/>
                <pin_map port_index="30" component_pin="c1_ddr4_dq30"/>
                <pin_map port_index="31" component_pin="c1_ddr4_dq31"/>
                <pin_map port_index="32" component_pin="c1_ddr4_dq32"/>
                <pin_map port_index="33" component_pin="c1_ddr4_dq33"/>
                <pin_map port_index="34" component_pin="c1_ddr4_dq34"/>
                <pin_map port_index="35" component_pin="c1_ddr4_dq35"/>
                <pin_map port_index="36" component_pin="c1_ddr4_dq36"/>
                <pin_map port_index="37" component_pin="c1_ddr4_dq37"/>
                <pin_map port_index="38" component_pin="c1_ddr4_dq38"/>
                <pin_map port_index="39" component_pin="c1_ddr4_dq39"/>
                <pin_map port_index="40" component_pin="c1_ddr4_dq40"/>
                <pin_map port_index="41" component_pin="c1_ddr4_dq41"/>
                <pin_map port_index="42" component_pin="c1_ddr4_dq42"/>
                <pin_map port_index="43" component_pin="c1_ddr4_dq43"/>
                <pin_map port_index="44" component_pin="c1_ddr4_dq44"/>
                <pin_map port_index="45" component_pin="c1_ddr4_dq45"/>
                <pin_map port_index="46" component_pin="c1_ddr4_dq46"/>
                <pin_map port_index="47" component_pin="c1_ddr4_dq47"/>
                <pin_map port_index="48" component_pin="c1_ddr4_dq48"/>
                <pin_map port_index="49" component_pin="c1_ddr4_dq49"/>
                <pin_map port_index="50" component_pin="c1_ddr4_dq50"/>
                <pin_map port_index="51" component_pin="c1_ddr4_dq51"/>
                <pin_map port_index="52" component_pin="c1_ddr4_dq52"/>
                <pin_map port_index="53" component_pin="c1_ddr4_dq53"/>
                <pin_map port_index="54" component_pin="c1_ddr4_dq54"/>
                <pin_map port_index="55" component_pin="c1_ddr4_dq55"/>
				
                <pin_map port_index="56" component_pin="c1_ddr4_dq56"/>		
                <pin_map port_index="57" component_pin="c1_ddr4_dq57"/>
                <pin_map port_index="58" component_pin="c1_ddr4_dq58"/>
                <pin_map port_index="59" component_pin="c1_ddr4_dq59"/>
                <pin_map port_index="60" component_pin="c1_ddr4_dq60"/>
                <pin_map port_index="61" component_pin="c1_ddr4_dq61"/>
                <pin_map port_index="62" component_pin="c1_ddr4_dq62"/>
                <pin_map port_index="63" component_pin="c1_ddr4_dq63"/>

                <pin_map port_index="64" component_pin="c1_ddr4_dq64"/>		
                <pin_map port_index="65" component_pin="c1_ddr4_dq65"/>
                <pin_map port_index="66" component_pin="c1_ddr4_dq66"/>
                <pin_map port_index="67" component_pin="c1_ddr4_dq67"/>
                <pin_map port_index="68" component_pin="c1_ddr4_dq68"/>
                <pin_map port_index="69" component_pin="c1_ddr4_dq69"/>
                <pin_map port_index="70" component_pin="c1_ddr4_dq70"/>
                <pin_map port_index="71" component_pin="c1_ddr4_dq71"/>				
				
				
              </pin_maps>
            </port_map>
            <port_map logical_port="DQS_C" physical_port="c1_ddr4_dqs_c" dir="inout" left="17" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_dqs_c0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_dqs_c1"/>
                <pin_map port_index="2" component_pin="c1_ddr4_dqs_c2"/>
                <pin_map port_index="3" component_pin="c1_ddr4_dqs_c3"/>
                <pin_map port_index="4" component_pin="c1_ddr4_dqs_c4"/>
                <pin_map port_index="5" component_pin="c1_ddr4_dqs_c5"/>
                <pin_map port_index="6" component_pin="c1_ddr4_dqs_c6"/>
                <pin_map port_index="7" component_pin="c1_ddr4_dqs_c7"/>
				<pin_map port_index="8" component_pin="c1_ddr4_dqs_c8"/>
                <pin_map port_index="9"  component_pin="c1_ddr4_dqs_c9"/>
                <pin_map port_index="10" component_pin="c1_ddr4_dqs_c10"/>
                <pin_map port_index="11" component_pin="c1_ddr4_dqs_c11"/>
                <pin_map port_index="12" component_pin="c1_ddr4_dqs_c12"/>
                <pin_map port_index="13" component_pin="c1_ddr4_dqs_c13"/>
                <pin_map port_index="14" component_pin="c1_ddr4_dqs_c14"/>
                <pin_map port_index="15" component_pin="c1_ddr4_dqs_c15"/>
                <pin_map port_index="16" component_pin="c1_ddr4_dqs_c16"/>
				<pin_map port_index="17" component_pin="c1_ddr4_dqs_c17"/>				
				
              </pin_maps>
            </port_map>
			
            <port_map logical_port="DQS_T" physical_port="c1_ddr4_dqs_t" dir="out" left="17" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_dqs_t0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_dqs_t1"/>
                <pin_map port_index="2" component_pin="c1_ddr4_dqs_t2"/>
                <pin_map port_index="3" component_pin="c1_ddr4_dqs_t3"/>
                <pin_map port_index="4" component_pin="c1_ddr4_dqs_t4"/>
                <pin_map port_index="5" component_pin="c1_ddr4_dqs_t5"/>
                <pin_map port_index="6" component_pin="c1_ddr4_dqs_t6"/>
                <pin_map port_index="7" component_pin="c1_ddr4_dqs_t7"/>
				<pin_map port_index="8" component_pin="c1_ddr4_dqs_t8"/>
                <pin_map port_index="9"  component_pin="c1_ddr4_dqs_t9"/>
                <pin_map port_index="10" component_pin="c1_ddr4_dqs_t10"/>
                <pin_map port_index="11" component_pin="c1_ddr4_dqs_t11"/>
                <pin_map port_index="12" component_pin="c1_ddr4_dqs_t12"/>
                <pin_map port_index="13" component_pin="c1_ddr4_dqs_t13"/>
                <pin_map port_index="14" component_pin="c1_ddr4_dqs_t14"/>
                <pin_map port_index="15" component_pin="c1_ddr4_dqs_t15"/>
                <pin_map port_index="16" component_pin="c1_ddr4_dqs_t16"/>
				<pin_map port_index="17" component_pin="c1_ddr4_dqs_t17"/>				
              </pin_maps>
            </port_map>
			
            <port_map logical_port="ODT" physical_port="c1_ddr4_odt" dir="out" >   
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_odt0"/>
				<!-- <pin_map port_index="1" component_pin="c0_ddr4_odt1"/> -->
              </pin_maps>
            </port_map>
            <port_map logical_port="RESET_N" physical_port="c1_ddr4_reset_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_reset_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface> 
	  


	
		<interface mode="slave" name="sysclk0" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="sysclk0" preset_proc="sysclk0_preset">
         
		 <parameters>
            <parameter name="frequency" value="100000000"/>
          </parameters>
		  
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
		  </preferred_ips>
		  
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="sysclk0_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sysclk0_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="sysclk0_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sysclk0_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
		<interface mode="slave" name="sysclk1" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="sysclk1" preset_proc="sysclk1_preset">
         
		 <parameters>
            <parameter name="frequency" value="100000000"/>
          </parameters>
		  
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
		  </preferred_ips>
		  
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="sysclk1_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sysclk1_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="sysclk1_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sysclk1_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>	

		
		<interface mode="master" name="iic_main" type="xilinx.com:interface:iic_rtl:1.0" of_component="iic_main">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="SDA_I" physical_port="iic_main_sda_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_SDA_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_O" physical_port="iic_main_sda_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_SDA_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_T" physical_port="iic_main_sda_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_SDA_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_I" physical_port="iic_main_scl_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_SCL_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_O" physical_port="iic_main_scl_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_SCL_MAIN"/>
              </pin_maps>
            </port_map>
			
            <port_map logical_port="SCL_T" physical_port="iic_main_scl_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_SCL_MAIN"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
		<interface mode="slave" name="resetn" type="xilinx.com:signal:reset_rtl:1.0" of_component="resetn">
          <parameters>
            <parameter name="rst_polarity" value="0"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="proc_sys_reset" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="RESET" physical_port="reset" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CPU_RESET"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

		
		<interface mode="master" name="pci_express_x1" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex1_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="qdma" order="1"/>
	        <preferred_ip vendor="xilinx.com" library="ip" name="pcie4c_uscale_plus" order="2"/>

          </preferred_ips>
          <port_maps>
            <port_map logical_port="txn" physical_port="pcie_tx0_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_n"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="rxn" physical_port="pcie_rx0_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_n"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="txp" physical_port="pcie_tx0_p" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_p"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="rxp" physical_port="pcie_rx0_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_p"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="block_location" value="PCIE4C_X1Y0" />
          </parameters>
        </interface>
		
	  <interface mode="master" name="pci_express_x2" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex2_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="qdma" order="1"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="pcie4c_uscale_plus" order="2"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="txn" physical_port="pcie_tx0_nx2" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_n"/> 
				<pin_map port_index="1" component_pin="pcie_tx1_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxn" physical_port="pcie_rx0_nx2" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_n"/>
				<pin_map port_index="1" component_pin="pcie_rx1_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="txp" physical_port="pcie_tx0_px2" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_p"/>
				<pin_map port_index="1" component_pin="pcie_tx1_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxp" physical_port="pcie_rx0_px2" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_p"/> 
				<pin_map port_index="1" component_pin="pcie_rx1_p"/>
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="block_location" value="PCIE4C_X1Y0" />
          </parameters>
        </interface>
		
		<interface mode="master" name="pci_express_x4" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex4_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="qdma" order="1"/>
	        <preferred_ip vendor="xilinx.com" library="ip" name="pcie4c_uscale_plus" order="2"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="txn" physical_port="pcie_tx0_nx4" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_n"/>
				<pin_map port_index="1" component_pin="pcie_tx1_n"/>
				<pin_map port_index="2" component_pin="pcie_tx2_n"/>
				<pin_map port_index="3" component_pin="pcie_tx3_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxn" physical_port="pcie_rx0_nx4" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_n"/> 
				<pin_map port_index="1" component_pin="pcie_rx1_n"/>
				<pin_map port_index="2" component_pin="pcie_rx2_n"/>
				<pin_map port_index="3" component_pin="pcie_rx3_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="txp" physical_port="pcie_tx0_px4" dir="out" left="3" right="0">
              <pin_maps>
				<pin_map port_index="0" component_pin="pcie_tx0_p"/>
				<pin_map port_index="1" component_pin="pcie_tx1_p"/>
				<pin_map port_index="2" component_pin="pcie_tx2_p"/>
				<pin_map port_index="3" component_pin="pcie_tx3_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxp" physical_port="pcie_rx0_px4" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_p"/> 
				<pin_map port_index="1" component_pin="pcie_rx1_p"/>
				<pin_map port_index="2" component_pin="pcie_rx2_p"/>
				<pin_map port_index="3" component_pin="pcie_rx3_p"/>
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="block_location" value="PCIE4C_X1Y0" />
          </parameters>
        </interface>
		
		<interface mode="master" name="pci_express_x8" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex8_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="qdma" order="1"/>
	        <preferred_ip vendor="xilinx.com" library="ip" name="pcie4c_uscale_plus" order="2"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="txn" physical_port="pcie_tx0_nx8" dir="out" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_n"/> 
				<pin_map port_index="1" component_pin="pcie_tx1_n"/>
				<pin_map port_index="2" component_pin="pcie_tx2_n"/>
				<pin_map port_index="3" component_pin="pcie_tx3_n"/>
				<pin_map port_index="4" component_pin="pcie_tx4_n"/>
				<pin_map port_index="5" component_pin="pcie_tx5_n"/>
				<pin_map port_index="6" component_pin="pcie_tx6_n"/>
				<pin_map port_index="7" component_pin="pcie_tx7_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxn" physical_port="pcie_rx0_nx8" dir="in" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_n"/>
				<pin_map port_index="1" component_pin="pcie_rx1_n"/>
				<pin_map port_index="2" component_pin="pcie_rx2_n"/>
				<pin_map port_index="3" component_pin="pcie_rx3_n"/>
				<pin_map port_index="4" component_pin="pcie_rx4_n"/>
				<pin_map port_index="5" component_pin="pcie_rx5_n"/>
				<pin_map port_index="6" component_pin="pcie_rx6_n"/>
				<pin_map port_index="7" component_pin="pcie_rx7_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="txp" physical_port="pcie_tx0_px8" dir="out" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_p"/>
				<pin_map port_index="1" component_pin="pcie_tx1_p"/>
				<pin_map port_index="2" component_pin="pcie_tx2_p"/>
				<pin_map port_index="3" component_pin="pcie_tx3_p"/>
				<pin_map port_index="4" component_pin="pcie_tx4_p"/>
				<pin_map port_index="5" component_pin="pcie_tx5_p"/>
				<pin_map port_index="6" component_pin="pcie_tx6_p"/>
				<pin_map port_index="7" component_pin="pcie_tx7_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxp" physical_port="pcie_rx0_px8" dir="in" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_p"/> 
				<pin_map port_index="1" component_pin="pcie_rx1_p"/>
				<pin_map port_index="2" component_pin="pcie_rx2_p"/>
				<pin_map port_index="3" component_pin="pcie_rx3_p"/>
				<pin_map port_index="4" component_pin="pcie_rx4_p"/>
				<pin_map port_index="5" component_pin="pcie_rx5_p"/>
				<pin_map port_index="6" component_pin="pcie_rx6_p"/>
				<pin_map port_index="7" component_pin="pcie_rx7_p"/>
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="block_location" value="PCIE4C_X1Y0" />
          </parameters>
        </interface>
		
		
		<interface mode="master" name="pci_express_x16" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex16_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="qdma" order="1"/>
	        <preferred_ip vendor="xilinx.com" library="ip" name="pcie4c_uscale_plus" order="2"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="txn" physical_port="pcie_tx0_nx16" dir="out" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_n"/> 
				<pin_map port_index="1" component_pin="pcie_tx1_n"/>
				<pin_map port_index="2" component_pin="pcie_tx2_n"/>
				<pin_map port_index="3" component_pin="pcie_tx3_n"/>
				<pin_map port_index="4" component_pin="pcie_tx4_n"/>
				<pin_map port_index="5" component_pin="pcie_tx5_n"/>
				<pin_map port_index="6" component_pin="pcie_tx6_n"/>
				<pin_map port_index="7" component_pin="pcie_tx7_n"/>
                <pin_map port_index="8"  component_pin="pcie_tx8_n"/> 
				<pin_map port_index="9"  component_pin="pcie_tx9_n"/>
				<pin_map port_index="10" component_pin="pcie_tx10_n"/>
				<pin_map port_index="11" component_pin="pcie_tx11_n"/>
				<pin_map port_index="12" component_pin="pcie_tx12_n"/>
				<pin_map port_index="13" component_pin="pcie_tx13_n"/>
				<pin_map port_index="14" component_pin="pcie_tx14_n"/>
				<pin_map port_index="15" component_pin="pcie_tx15_n"/>				
				
              </pin_maps>
            </port_map>
			
            <port_map logical_port="rxn" physical_port="pcie_rx0_nx16" dir="in" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_n"/>
				<pin_map port_index="1" component_pin="pcie_rx1_n"/>
				<pin_map port_index="2" component_pin="pcie_rx2_n"/>
				<pin_map port_index="3" component_pin="pcie_rx3_n"/>
				<pin_map port_index="4" component_pin="pcie_rx4_n"/>
				<pin_map port_index="5" component_pin="pcie_rx5_n"/>
				<pin_map port_index="6" component_pin="pcie_rx6_n"/>
				<pin_map port_index="7" component_pin="pcie_rx7_n"/>
                <pin_map port_index="8"  component_pin="pcie_rx8_n"/>
				<pin_map port_index="9"  component_pin="pcie_rx9_n"/>
				<pin_map port_index="10" component_pin="pcie_rx10_n"/>
				<pin_map port_index="11" component_pin="pcie_rx11_n"/>
				<pin_map port_index="12" component_pin="pcie_rx12_n"/>
				<pin_map port_index="13" component_pin="pcie_rx13_n"/>
				<pin_map port_index="14" component_pin="pcie_rx14_n"/>
				<pin_map port_index="15" component_pin="pcie_rx15_n"/>				
				
              </pin_maps>
            </port_map>
			
            <port_map logical_port="txp" physical_port="pcie_tx0_px16" dir="out" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_p"/>
				<pin_map port_index="1" component_pin="pcie_tx1_p"/>
				<pin_map port_index="2" component_pin="pcie_tx2_p"/>
				<pin_map port_index="3" component_pin="pcie_tx3_p"/>
				<pin_map port_index="4" component_pin="pcie_tx4_p"/>
				<pin_map port_index="5" component_pin="pcie_tx5_p"/>
				<pin_map port_index="6" component_pin="pcie_tx6_p"/>
				<pin_map port_index="7" component_pin="pcie_tx7_p"/>
                <pin_map port_index="8"  component_pin="pcie_tx8_p"/>
				<pin_map port_index="9"  component_pin="pcie_tx9_p"/>
				<pin_map port_index="10" component_pin="pcie_tx10_p"/>
				<pin_map port_index="11" component_pin="pcie_tx11_p"/>
				<pin_map port_index="12" component_pin="pcie_tx12_p"/>
				<pin_map port_index="13" component_pin="pcie_tx13_p"/>
				<pin_map port_index="14" component_pin="pcie_tx14_p"/>
				<pin_map port_index="15" component_pin="pcie_tx15_p"/>
				
              </pin_maps>
            </port_map>
			
            <port_map logical_port="rxp" physical_port="pcie_rx0_px16" dir="in" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_p"/> 
				<pin_map port_index="1" component_pin="pcie_rx1_p"/>
				<pin_map port_index="2" component_pin="pcie_rx2_p"/>
				<pin_map port_index="3" component_pin="pcie_rx3_p"/>
				<pin_map port_index="4" component_pin="pcie_rx4_p"/>
				<pin_map port_index="5" component_pin="pcie_rx5_p"/>
				<pin_map port_index="6" component_pin="pcie_rx6_p"/>
				<pin_map port_index="7" component_pin="pcie_rx7_p"/>
                <pin_map port_index="8"  component_pin="pcie_rx8_p"/> 
				<pin_map port_index="9"  component_pin="pcie_rx9_p"/>
				<pin_map port_index="10" component_pin="pcie_rx10_p"/>
				<pin_map port_index="11" component_pin="pcie_rx11_p"/>
				<pin_map port_index="12" component_pin="pcie_rx12_p"/>
				<pin_map port_index="13" component_pin="pcie_rx13_p"/>
				<pin_map port_index="14" component_pin="pcie_rx14_p"/>
				<pin_map port_index="15" component_pin="pcie_rx15_p"/>				
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="block_location" value="PCIE4C_X1Y0" />
          </parameters>
        </interface>		

		
		 <interface mode="slave" name="pcie_perstn" type="xilinx.com:signal:reset_rtl:1.0" of_component="pci_express">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="qdma" order="1"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="RST" physical_port="pcie_perstn_rst" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_perstn_rst"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="rst_polarity" value="0" />
            <parameter name="type" value="PCIE_PERST" />
          </parameters>
        </interface>
		
	  <interface mode="slave" name="pcie_refclk" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="pcie_refclk" preset_proc="pcie_refclk_preset">
	  <parameters>
	    <parameter name="frequency" value="100000000"/>
	  </parameters>
	  <preferred_ips>
	    <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
	  </preferred_ips>
	  <port_maps>
	    <port_map logical_port="CLK_P" physical_port="pcie_mgt_clkp" dir="in">
	      <pin_maps>
		<pin_map port_index="0" component_pin="pcie_mgt_clkp"/>
	      </pin_maps>
	    </port_map>
	    <port_map logical_port="CLK_N" physical_port="pcie_mgt_clkn" dir="in">
	      <pin_maps>
		<pin_map port_index="0" component_pin="pcie_mgt_clkn"/>
	      </pin_maps>
	    </port_map>
	  </port_maps>
	 </interface> 
		
		<interface mode="master" name="rs232_uart" type="xilinx.com:interface:uart_rtl:1.0" of_component="rs232_uart" preset_proc="rs232_uart_preset">>>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_uart16550" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TxD" physical_port="rs232_uart_txd" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="USB_UART_TX"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RxD" physical_port="rs232_uart_rxd" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="USB_UART_RX"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
		
		<interface mode="master" name="qsfp0_1x" type="xilinx.com:interface:gt_rtl:1.0" of_component="qsfp0" preset_proc="qsfp0_1x_preset">
		<description>1-lane GT interface over QSFP0</description>
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>
		</preferred_ips>
		<port_maps>
            <port_map logical_port="GTX_N" physical_port="qsfp0_txn1" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp0_TX_N0"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GTX_P" physical_port="qsfp0_txp1" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp0_TX_P0"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_N" physical_port="qsfp0_rxn1" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp0_RX_N0"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_P" physical_port="qsfp0_rxp1" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp0_RX_P0"/>
              </pin_maps>
            </port_map> 
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="" />
          </parameters>
        </interface>
		
		<interface mode="master" name="qsfp0_2x" type="xilinx.com:interface:gt_rtl:1.0" of_component="qsfp0" preset_proc="qsfp0_2x_preset">
		<description>2-lane GT interface over QSFP0</description>
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>			
			<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="2"/>
    	</preferred_ips>
		<port_maps>
            <port_map logical_port="GTX_N" physical_port="qsfp0_txn2" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp0_TX_N0"/>
                <pin_map port_index="1" component_pin="qsfp0_TX_N1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GTX_P" physical_port="qsfp0_txp2" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp0_TX_P0"/>
                <pin_map port_index="1" component_pin="qsfp0_TX_P1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_N" physical_port="qsfp0_rxn2" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp0_RX_N0"/>
                <pin_map port_index="1" component_pin="qsfp0_RX_N1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_P" physical_port="qsfp0_rxp2" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp0_RX_P0"/>
                <pin_map port_index="1" component_pin="qsfp0_RX_P1"/>
              </pin_maps>
            </port_map> 
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="" />
          </parameters>
        </interface>
		
		<interface mode="master" name="qsfp0_3x" type="xilinx.com:interface:gt_rtl:1.0" of_component="qsfp0" preset_proc="qsfp0_3x_preset">
		<description>3-lane GT interface over QSFP0</description>
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>			
		</preferred_ips>
		<port_maps>
            <port_map logical_port="GTX_N" physical_port="qsfp0_txn3" dir="out" left="2" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp0_TX_N0"/>
                <pin_map port_index="1" component_pin="qsfp0_TX_N1"/>
                <pin_map port_index="2" component_pin="qsfp0_TX_N2"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GTX_P" physical_port="qsfp0_txp3" dir="out" left="2" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp0_TX_P0"/>
                <pin_map port_index="1" component_pin="qsfp0_TX_P1"/>
                <pin_map port_index="2" component_pin="qsfp0_TX_P2"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_N" physical_port="qsfp0_rxn3" dir="in" left="2" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp0_RX_N0"/>
                <pin_map port_index="1" component_pin="qsfp0_RX_N1"/>
                <pin_map port_index="2" component_pin="qsfp0_RX_N2"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_P" physical_port="qsfp0_rxp3" dir="in" left="2" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp0_RX_P0"/>
                <pin_map port_index="1" component_pin="qsfp0_RX_P1"/>
                <pin_map port_index="2" component_pin="qsfp0_RX_P2"/>
              </pin_maps>
            </port_map> 
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="" />
          </parameters>
        </interface>
		
		<interface mode="master" name="qsfp0_4x" type="xilinx.com:interface:gt_rtl:1.0" of_component="qsfp0" preset_proc="qsfp0_4x_preset">
		<description>4-lane GT interface over QSFP0</description>
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>			
			<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="2"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="cmac_usplus" order="3"/>			
		</preferred_ips>
		<port_maps>
            <port_map logical_port="GTX_N" physical_port="qsfp0_txn4" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp0_TX_N0"/>
                <pin_map port_index="1" component_pin="qsfp0_TX_N1"/>
                <pin_map port_index="2" component_pin="qsfp0_TX_N2"/>
                <pin_map port_index="3" component_pin="qsfp0_TX_N3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GTX_P" physical_port="qsfp0_txp4" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp0_TX_P0"/>
                <pin_map port_index="1" component_pin="qsfp0_TX_P1"/>
                <pin_map port_index="2" component_pin="qsfp0_TX_P2"/>
                <pin_map port_index="3" component_pin="qsfp0_TX_P3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_N" physical_port="qsfp0_rxn4" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp0_RX_N0"/>
                <pin_map port_index="1" component_pin="qsfp0_RX_N1"/>
                <pin_map port_index="2" component_pin="qsfp0_RX_N2"/>
                <pin_map port_index="3" component_pin="qsfp0_RX_N3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_P" physical_port="qsfp0_rxp4" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp0_RX_P0"/>
                <pin_map port_index="1" component_pin="qsfp0_RX_P1"/>
                <pin_map port_index="2" component_pin="qsfp0_RX_P2"/>
                <pin_map port_index="3" component_pin="qsfp0_RX_P3"/>
              </pin_maps>
            </port_map> 
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="" />
          </parameters>
        </interface>	


	     <interface mode="slave" name="qsfp0_156mhz" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="qsfp0">
          <parameters>
            <parameter name="frequency" value="156250000"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>			
			<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="2"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="cmac_usplus" order="3"/>	
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="qsfp0_156mhz_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp0_156mhz_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="qsfp0_156mhz_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp0_156mhz_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>		
		
	     <interface mode="slave" name="qsfp0_161mhz" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="qsfp0">
          <parameters>
            <parameter name="frequency" value="161132812"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>						
			<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="2"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="cmac_usplus" order="3"/>	
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="qsfp0_161mhz_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp0_161mhz_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="qsfp0_161mhz_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp0_161mhz_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>			
		
		
		<interface mode="master" name="qsfp1_1x" type="xilinx.com:interface:gt_rtl:1.0" of_component="qsfp1" preset_proc="qsfp1_1x_preset">
		<description>1-lane GT interface over QSFP1</description>
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>									
		</preferred_ips>
		<port_maps>
            <port_map logical_port="GTX_N" physical_port="qsfp1_txn1" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp1_TX_N0"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GTX_P" physical_port="qsfp1_txp1" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp1_TX_P0"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_N" physical_port="qsfp1_rxn1" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp1_RX_N0"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_P" physical_port="qsfp1_rxp1" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp1_RX_P0"/>
              </pin_maps>
            </port_map> 
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="" />
          </parameters>
        </interface>
		
		<interface mode="master" name="qsfp1_2x" type="xilinx.com:interface:gt_rtl:1.0" of_component="qsfp1" preset_proc="qsfp1_2x_preset">
		<description>2-lane GT interface over QSFP1</description>
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>			
			<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="2"/>
    	</preferred_ips>
		<port_maps>
            <port_map logical_port="GTX_N" physical_port="qsfp1_txn2" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp1_TX_N0"/>
                <pin_map port_index="1" component_pin="qsfp1_TX_N1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GTX_P" physical_port="qsfp1_txp2" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp1_TX_P0"/>
                <pin_map port_index="1" component_pin="qsfp1_TX_P1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_N" physical_port="qsfp1_rxn2" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp1_RX_N0"/>
                <pin_map port_index="1" component_pin="qsfp1_RX_N1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_P" physical_port="qsfp1_rxp2" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp1_RX_P0"/>
                <pin_map port_index="1" component_pin="qsfp1_RX_P1"/>
              </pin_maps>
            </port_map> 
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="" />
          </parameters>
        </interface>
		
		<interface mode="master" name="qsfp1_3x" type="xilinx.com:interface:gt_rtl:1.0" of_component="qsfp1" preset_proc="qsfp1_3x_preset">
		<description>3-lane GT interface over QSFP1</description>
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>						
		</preferred_ips>
		<port_maps>
            <port_map logical_port="GTX_N" physical_port="qsfp1_txn3" dir="out" left="2" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp1_TX_N0"/>
                <pin_map port_index="1" component_pin="qsfp1_TX_N1"/>
                <pin_map port_index="2" component_pin="qsfp1_TX_N2"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GTX_P" physical_port="qsfp1_txp3" dir="out" left="2" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp1_TX_P0"/>
                <pin_map port_index="1" component_pin="qsfp1_TX_P1"/>
                <pin_map port_index="2" component_pin="qsfp1_TX_P2"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_N" physical_port="qsfp1_rxn3" dir="in" left="2" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp1_RX_N0"/>
                <pin_map port_index="1" component_pin="qsfp1_RX_N1"/>
                <pin_map port_index="2" component_pin="qsfp1_RX_N2"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_P" physical_port="qsfp1_rxp3" dir="in" left="2" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp1_RX_P0"/>
                <pin_map port_index="1" component_pin="qsfp1_RX_P1"/>
                <pin_map port_index="2" component_pin="qsfp1_RX_P2"/>
              </pin_maps>
            </port_map> 
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="" />
          </parameters>
        </interface>
		
		<interface mode="master" name="qsfp1_4x" type="xilinx.com:interface:gt_rtl:1.0" of_component="qsfp1" preset_proc="qsfp1_4x_preset">
		<description>4-lane GT interface over QSFP1</description>
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>			
			<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="2"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="cmac_usplus" order="3"/>			
		</preferred_ips>
		<port_maps>
            <port_map logical_port="GTX_N" physical_port="qsfp1_txn4" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp1_TX_N0"/>
                <pin_map port_index="1" component_pin="qsfp1_TX_N1"/>
                <pin_map port_index="2" component_pin="qsfp1_TX_N2"/>
                <pin_map port_index="3" component_pin="qsfp1_TX_N3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GTX_P" physical_port="qsfp1_txp4" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp1_TX_P0"/>
                <pin_map port_index="1" component_pin="qsfp1_TX_P1"/>
                <pin_map port_index="2" component_pin="qsfp1_TX_P2"/>
                <pin_map port_index="3" component_pin="qsfp1_TX_P3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_N" physical_port="qsfp1_rxn4" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp1_RX_N0"/>
                <pin_map port_index="1" component_pin="qsfp1_RX_N1"/>
                <pin_map port_index="2" component_pin="qsfp1_RX_N2"/>
                <pin_map port_index="3" component_pin="qsfp1_RX_N3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_P" physical_port="qsfp1_rxp4" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp1_RX_P0"/>
                <pin_map port_index="1" component_pin="qsfp1_RX_P1"/>
                <pin_map port_index="2" component_pin="qsfp1_RX_P2"/>
                <pin_map port_index="3" component_pin="qsfp1_RX_P3"/>
              </pin_maps>
            </port_map> 
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="" />
          </parameters>
        </interface>
		
		
	   <interface mode="slave" name="qsfp1_156mhz" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="qsfp1">
          <parameters>
            <parameter name="frequency" value="156250000"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>						
			<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="2"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="cmac_usplus" order="3"/>	
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="qsfp1_156mhz_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp1_156mhz_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="qsfp1_156mhz_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp1_156mhz_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>		
		
	     <interface mode="slave" name="qsfp1_161mhz" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="qsfp1">
          <parameters>
            <parameter name="frequency" value="161132812"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>									
			<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="2"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="cmac_usplus" order="3"/>	
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="qsfp1_161mhz_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp1_161mhz_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="qsfp1_161mhz_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp1_161mhz_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>			
  
      </interfaces>
    
    </component>   
	
	<component name="iic_main" display_name="IIC" type="chip" sub_type="mux" major_group="Miscellaneous">
      <description>I2C</description>
    </component>
	  
	<component name="ddr4_sdram_c0" display_name="DDR4 SDRAM C0" type="chip" sub_type="ddr" major_group="External Memory" part_name="MTA18ASF2G72PZ-2G3" vendor="Micron" spec_url="https://www.micron.com/">
      <description>16GB DDR4 SDRAM memory C0</description>
      <parameters>
        <parameter name="ddr_type" value="ddr4"/>
        <parameter name="size" value="16GB"/>
      </parameters> 
	  
	  <component_modes>
	   <component_mode name="ddr4_sdram_c0" display_name="ddr4_sdram_c0">
          <interfaces>
            <interface name="ddr4_sdram_c0"/>
			<interface name="sysclk0" optional="true"/>
          </interfaces>
        </component_mode>
	  </component_modes>
	</component>  
	
	<component name="ddr4_sdram_c1" display_name="DDR4 SDRAM C1" type="chip" sub_type="ddr" major_group="External Memory" part_name="MTA18ASF2G72PZ-2G3" vendor="Micron" spec_url="https://www.micron.com/">
      <description>16GB DDR4 SDRAM memory C1</description>
      <parameters>
        <parameter name="ddr_type" value="ddr4"/>
        <parameter name="size" value="16GB"/>
      </parameters> 
	  
	  <component_modes>
	   <component_mode name="ddr4_sdram_c1" display_name="ddr4_sdram_c1">
          <interfaces>
            <interface name="ddr4_sdram_c1"/>
			<interface name="sysclk1" optional="true"/>
          </interfaces>
        </component_mode>
	  </component_modes>
    </component>

	<component name="dimm_slot_0" display_name="dimm_slot_0" type="connector" sub_type="dimm">
      <pins>
        <pin index="0"    name="c0_ddr4_adr0"/>
        <pin index="1"    name="c0_ddr4_adr1"/>
        <pin index="2"    name="c0_ddr4_adr2"/>
        <pin index="3"    name="c0_ddr4_adr3"/>
        <pin index="4"    name="c0_ddr4_adr4"/>
        <pin index="5"    name="c0_ddr4_adr5"/>
        <pin index="6"    name="c0_ddr4_adr6"/>
        <pin index="7"    name="c0_ddr4_adr7"/>
        <pin index="8"    name="c0_ddr4_adr8"/>
        <pin index="9"    name="c0_ddr4_adr9"/>
        <pin index="10"   name="c0_ddr4_adr10"/>
        <pin index="11"   name="c0_ddr4_adr11"/>
        <pin index="12"   name="c0_ddr4_adr12"/>
        <pin index="13"   name="c0_ddr4_adr13"/>
        <pin index="14"   name="c0_ddr4_adr14"/>
        <pin index="15"   name="c0_ddr4_adr15"/>
        <pin index="16"   name="c0_ddr4_adr16"/>

        <pin index="100"  name="c0_ddr4_act_n"/>

        <pin index="300"  name="c0_ddr4_ba0"/>
        <pin index="301"  name="c0_ddr4_ba1"/>
        <pin index="400"  name="c0_ddr4_bg0"/>
        <pin index="401"  name="c0_ddr4_bg1"/>

        <pin index="600"  name="c0_ddr4_dq64"/>
        <pin index="601"  name="c0_ddr4_dq65"/>
        <pin index="602"  name="c0_ddr4_dq66"/>
        <pin index="603"  name="c0_ddr4_dq67"/>
        <pin index="604"  name="c0_ddr4_dq68"/>
        <pin index="605"  name="c0_ddr4_dq69"/>
        <pin index="606"  name="c0_ddr4_dq70"/>
        <pin index="607"  name="c0_ddr4_dq71"/>

        <pin index="700"  name="c0_ddr4_ck_c0"/>
        <pin index="800"  name="c0_ddr4_ck_t0"/>
        
        <pin index="900"  name="c0_ddr4_cke0"/>
      
        <pin index="1000" name="c0_ddr4_cs0_n"/>

        <pin index="1300" name="c0_ddr4_dq0"/>
        <pin index="1301" name="c0_ddr4_dq1"/>
        <pin index="1302" name="c0_ddr4_dq2"/>
        <pin index="1303" name="c0_ddr4_dq3"/>
        <pin index="1304" name="c0_ddr4_dq4"/>
        <pin index="1305" name="c0_ddr4_dq5"/>
        <pin index="1306" name="c0_ddr4_dq6"/>
        <pin index="1307" name="c0_ddr4_dq7"/>
        <pin index="1308" name="c0_ddr4_dq8"/>
        <pin index="1309" name="c0_ddr4_dq9"/>
        <pin index="1310" name="c0_ddr4_dq10"/>
        <pin index="1311" name="c0_ddr4_dq11"/>
        <pin index="1312" name="c0_ddr4_dq12"/>
        <pin index="1313" name="c0_ddr4_dq13"/>
        <pin index="1314" name="c0_ddr4_dq14"/>
        <pin index="1315" name="c0_ddr4_dq15"/>
        <pin index="1316" name="c0_ddr4_dq16"/>
        <pin index="1317" name="c0_ddr4_dq17"/>
        <pin index="1318" name="c0_ddr4_dq18"/>
        <pin index="1319" name="c0_ddr4_dq19"/>
        <pin index="1320" name="c0_ddr4_dq20"/>
        <pin index="1321" name="c0_ddr4_dq21"/>
        <pin index="1322" name="c0_ddr4_dq22"/>
        <pin index="1323" name="c0_ddr4_dq23"/>
        <pin index="1324" name="c0_ddr4_dq24"/>
        <pin index="1325" name="c0_ddr4_dq25"/>
        <pin index="1326" name="c0_ddr4_dq26"/>
        <pin index="1327" name="c0_ddr4_dq27"/>
        <pin index="1328" name="c0_ddr4_dq28"/>
        <pin index="1329" name="c0_ddr4_dq29"/>
        <pin index="1330" name="c0_ddr4_dq30"/>
        <pin index="1331" name="c0_ddr4_dq31"/>
        <pin index="1332" name="c0_ddr4_dq32"/>
        <pin index="1333" name="c0_ddr4_dq33"/>
        <pin index="1334" name="c0_ddr4_dq34"/>
        <pin index="1335" name="c0_ddr4_dq35"/>
        <pin index="1336" name="c0_ddr4_dq36"/>
        <pin index="1337" name="c0_ddr4_dq37"/>
        <pin index="1338" name="c0_ddr4_dq38"/>
        <pin index="1339" name="c0_ddr4_dq39"/>
        <pin index="1340" name="c0_ddr4_dq40"/>
        <pin index="1341" name="c0_ddr4_dq41"/>
        <pin index="1342" name="c0_ddr4_dq42"/>
        <pin index="1343" name="c0_ddr4_dq43"/>
        <pin index="1344" name="c0_ddr4_dq44"/>
        <pin index="1345" name="c0_ddr4_dq45"/>
        <pin index="1346" name="c0_ddr4_dq46"/>
        <pin index="1347" name="c0_ddr4_dq47"/>
        <pin index="1348" name="c0_ddr4_dq48"/>
        <pin index="1349" name="c0_ddr4_dq49"/>
        <pin index="1350" name="c0_ddr4_dq50"/>
        <pin index="1351" name="c0_ddr4_dq51"/>
        <pin index="1352" name="c0_ddr4_dq52"/>
        <pin index="1353" name="c0_ddr4_dq53"/>
        <pin index="1354" name="c0_ddr4_dq54"/>
        <pin index="1355" name="c0_ddr4_dq55"/>
        <pin index="1356" name="c0_ddr4_dq56"/>
        <pin index="1357" name="c0_ddr4_dq57"/>
        <pin index="1358" name="c0_ddr4_dq58"/>
        <pin index="1359" name="c0_ddr4_dq59"/>
        <pin index="1360" name="c0_ddr4_dq60"/>
        <pin index="1361" name="c0_ddr4_dq61"/>
        <pin index="1362" name="c0_ddr4_dq62"/>
        <pin index="1363" name="c0_ddr4_dq63"/>         
        <pin index="1400" name="c0_ddr4_dqs_c0"/>
        <pin index="1401" name="c0_ddr4_dqs_c1"/>
        <pin index="1402" name="c0_ddr4_dqs_c2"/>
        <pin index="1403" name="c0_ddr4_dqs_c3"/>
        <pin index="1404" name="c0_ddr4_dqs_c4"/>
        <pin index="1405" name="c0_ddr4_dqs_c5"/>
        <pin index="1406" name="c0_ddr4_dqs_c6"/>
        <pin index="1407" name="c0_ddr4_dqs_c7"/>
        <pin index="1408" name="c0_ddr4_dqs_c8"/>
        <pin index="1409" name="c0_ddr4_dqs_c9"/>
        <pin index="1410" name="c0_ddr4_dqs_c10"/>
        <pin index="1411" name="c0_ddr4_dqs_c11"/>
        <pin index="1412" name="c0_ddr4_dqs_c12"/>
        <pin index="1413" name="c0_ddr4_dqs_c13"/>
        <pin index="1414" name="c0_ddr4_dqs_c14"/>
        <pin index="1415" name="c0_ddr4_dqs_c15"/>
        <pin index="1416" name="c0_ddr4_dqs_c16"/>
        <pin index="1417" name="c0_ddr4_dqs_c17"/>        
        <pin index="1500" name="c0_ddr4_dqs_t0"/>
        <pin index="1501" name="c0_ddr4_dqs_t1"/>
        <pin index="1502" name="c0_ddr4_dqs_t2"/>
        <pin index="1503" name="c0_ddr4_dqs_t3"/>
        <pin index="1504" name="c0_ddr4_dqs_t4"/>
        <pin index="1505" name="c0_ddr4_dqs_t5"/>
        <pin index="1506" name="c0_ddr4_dqs_t6"/>
        <pin index="1507" name="c0_ddr4_dqs_t7"/>
        <pin index="1508" name="c0_ddr4_dqs_t8"/>
        <pin index="1509" name="c0_ddr4_dqs_t9"/>
        <pin index="1510" name="c0_ddr4_dqs_t10"/>
        <pin index="1511" name="c0_ddr4_dqs_t11"/>
        <pin index="1512" name="c0_ddr4_dqs_t12"/>
        <pin index="1513" name="c0_ddr4_dqs_t13"/>
        <pin index="1514" name="c0_ddr4_dqs_t14"/>
        <pin index="1515" name="c0_ddr4_dqs_t15"/>
        <pin index="1516" name="c0_ddr4_dqs_t16"/>
        <pin index="1517" name="c0_ddr4_dqs_t17"/>

        <pin index="1700" name="c0_ddr4_odt0"/>

        <pin index="1800" name="c0_ddr4_parity"/>        
        <pin index="1900" name="c0_ddr4_reset_n"/>        

      </pins>
	  
      <parameters> 
       <!-- <parameter name="SLR" value="SLR0"/>  -->
        <parameter name="ddr_type" value="ddr4"/>
      </parameters> 
	  
      <component_modes>
        <component_mode name="dimm_slot_0_component_mode" display_name="dimm_slot_0_component_mode">
          <interfaces>
             <interface name="sysclk0" optional="true"/>
          </interfaces>
        </component_mode>
      </component_modes>
	  
    </component> 
	
	
	
    <component name="dimm_slot_1" display_name="dimm_slot_1" type="connector" sub_type="dimm">
      <pins>
        <pin index="0"    name="c1_ddr4_adr0"/>
        <pin index="1"    name="c1_ddr4_adr1"/>
        <pin index="2"    name="c1_ddr4_adr2"/>
        <pin index="3"    name="c1_ddr4_adr3"/>
        <pin index="4"    name="c1_ddr4_adr4"/>
        <pin index="5"    name="c1_ddr4_adr5"/>
        <pin index="6"    name="c1_ddr4_adr6"/>
        <pin index="7"    name="c1_ddr4_adr7"/>
        <pin index="8"    name="c1_ddr4_adr8"/>
        <pin index="9"    name="c1_ddr4_adr9"/>
        <pin index="10"   name="c1_ddr4_adr10"/>
        <pin index="11"   name="c1_ddr4_adr11"/>
        <pin index="12"   name="c1_ddr4_adr12"/>
        <pin index="13"   name="c1_ddr4_adr13"/>
        <pin index="14"   name="c1_ddr4_adr14"/>
        <pin index="15"   name="c1_ddr4_adr15"/>
        <pin index="16"   name="c1_ddr4_adr16"/>

        <pin index="100"  name="c1_ddr4_act_n"/>

        <pin index="300"  name="c1_ddr4_ba0"/>
        <pin index="301"  name="c1_ddr4_ba1"/>
        <pin index="400"  name="c1_ddr4_bg0"/>
        <pin index="401"  name="c1_ddr4_bg1"/>

        <pin index="600"  name="c1_ddr4_dq64"/>
        <pin index="601"  name="c1_ddr4_dq65"/>
        <pin index="602"  name="c1_ddr4_dq66"/>
        <pin index="603"  name="c1_ddr4_dq67"/>
        <pin index="604"  name="c1_ddr4_dq68"/>
        <pin index="605"  name="c1_ddr4_dq69"/>
        <pin index="606"  name="c1_ddr4_dq70"/>
        <pin index="607"  name="c1_ddr4_dq71"/>

        <pin index="700"  name="c1_ddr4_ck_c0"/>
        <pin index="800"  name="c1_ddr4_ck_t0"/>
        
        <pin index="900"  name="c1_ddr4_cke0"/>
      
        <pin index="1000" name="c1_ddr4_cs0_n"/>

        <pin index="1300" name="c1_ddr4_dq0"/>
        <pin index="1301" name="c1_ddr4_dq1"/>
        <pin index="1302" name="c1_ddr4_dq2"/>
        <pin index="1303" name="c1_ddr4_dq3"/>
        <pin index="1304" name="c1_ddr4_dq4"/>
        <pin index="1305" name="c1_ddr4_dq5"/>
        <pin index="1306" name="c1_ddr4_dq6"/>
        <pin index="1307" name="c1_ddr4_dq7"/>
        <pin index="1308" name="c1_ddr4_dq8"/>
        <pin index="1309" name="c1_ddr4_dq9"/>
        <pin index="1310" name="c1_ddr4_dq10"/>
        <pin index="1311" name="c1_ddr4_dq11"/>
        <pin index="1312" name="c1_ddr4_dq12"/>
        <pin index="1313" name="c1_ddr4_dq13"/>
        <pin index="1314" name="c1_ddr4_dq14"/>
        <pin index="1315" name="c1_ddr4_dq15"/>
        <pin index="1316" name="c1_ddr4_dq16"/>
        <pin index="1317" name="c1_ddr4_dq17"/>
        <pin index="1318" name="c1_ddr4_dq18"/>
        <pin index="1319" name="c1_ddr4_dq19"/>
        <pin index="1320" name="c1_ddr4_dq20"/>
        <pin index="1321" name="c1_ddr4_dq21"/>
        <pin index="1322" name="c1_ddr4_dq22"/>
        <pin index="1323" name="c1_ddr4_dq23"/>
        <pin index="1324" name="c1_ddr4_dq24"/>
        <pin index="1325" name="c1_ddr4_dq25"/>
        <pin index="1326" name="c1_ddr4_dq26"/>
        <pin index="1327" name="c1_ddr4_dq27"/>
        <pin index="1328" name="c1_ddr4_dq28"/>
        <pin index="1329" name="c1_ddr4_dq29"/>
        <pin index="1330" name="c1_ddr4_dq30"/>
        <pin index="1331" name="c1_ddr4_dq31"/>
        <pin index="1332" name="c1_ddr4_dq32"/>
        <pin index="1333" name="c1_ddr4_dq33"/>
        <pin index="1334" name="c1_ddr4_dq34"/>
        <pin index="1335" name="c1_ddr4_dq35"/>
        <pin index="1336" name="c1_ddr4_dq36"/>
        <pin index="1337" name="c1_ddr4_dq37"/>
        <pin index="1338" name="c1_ddr4_dq38"/>
        <pin index="1339" name="c1_ddr4_dq39"/>
        <pin index="1340" name="c1_ddr4_dq40"/>
        <pin index="1341" name="c1_ddr4_dq41"/>
        <pin index="1342" name="c1_ddr4_dq42"/>
        <pin index="1343" name="c1_ddr4_dq43"/>
        <pin index="1344" name="c1_ddr4_dq44"/>
        <pin index="1345" name="c1_ddr4_dq45"/>
        <pin index="1346" name="c1_ddr4_dq46"/>
        <pin index="1347" name="c1_ddr4_dq47"/>
        <pin index="1348" name="c1_ddr4_dq48"/>
        <pin index="1349" name="c1_ddr4_dq49"/>
        <pin index="1350" name="c1_ddr4_dq50"/>
        <pin index="1351" name="c1_ddr4_dq51"/>
        <pin index="1352" name="c1_ddr4_dq52"/>
        <pin index="1353" name="c1_ddr4_dq53"/>
        <pin index="1354" name="c1_ddr4_dq54"/>
        <pin index="1355" name="c1_ddr4_dq55"/>
        <pin index="1356" name="c1_ddr4_dq56"/>
        <pin index="1357" name="c1_ddr4_dq57"/>
        <pin index="1358" name="c1_ddr4_dq58"/>
        <pin index="1359" name="c1_ddr4_dq59"/>
        <pin index="1360" name="c1_ddr4_dq60"/>
        <pin index="1361" name="c1_ddr4_dq61"/>
        <pin index="1362" name="c1_ddr4_dq62"/>
        <pin index="1363" name="c1_ddr4_dq63"/>         
        <pin index="1400" name="c1_ddr4_dqs_c0"/>
        <pin index="1401" name="c1_ddr4_dqs_c1"/>
        <pin index="1402" name="c1_ddr4_dqs_c2"/>
        <pin index="1403" name="c1_ddr4_dqs_c3"/>
        <pin index="1404" name="c1_ddr4_dqs_c4"/>
        <pin index="1405" name="c1_ddr4_dqs_c5"/>
        <pin index="1406" name="c1_ddr4_dqs_c6"/>
        <pin index="1407" name="c1_ddr4_dqs_c7"/>
        <pin index="1408" name="c1_ddr4_dqs_c8"/>
        <pin index="1409" name="c1_ddr4_dqs_c9"/>
        <pin index="1410" name="c1_ddr4_dqs_c10"/>
        <pin index="1411" name="c1_ddr4_dqs_c11"/>
        <pin index="1412" name="c1_ddr4_dqs_c12"/>
        <pin index="1413" name="c1_ddr4_dqs_c13"/>
        <pin index="1414" name="c1_ddr4_dqs_c14"/>
        <pin index="1415" name="c1_ddr4_dqs_c15"/>
        <pin index="1416" name="c1_ddr4_dqs_c16"/>
        <pin index="1417" name="c1_ddr4_dqs_c17"/>        
        <pin index="1500" name="c1_ddr4_dqs_t0"/>
        <pin index="1501" name="c1_ddr4_dqs_t1"/>
        <pin index="1502" name="c1_ddr4_dqs_t2"/>
        <pin index="1503" name="c1_ddr4_dqs_t3"/>
        <pin index="1504" name="c1_ddr4_dqs_t4"/>
        <pin index="1505" name="c1_ddr4_dqs_t5"/>
        <pin index="1506" name="c1_ddr4_dqs_t6"/>
        <pin index="1507" name="c1_ddr4_dqs_t7"/>
        <pin index="1508" name="c1_ddr4_dqs_t8"/>
        <pin index="1509" name="c1_ddr4_dqs_t9"/>
        <pin index="1510" name="c1_ddr4_dqs_t10"/>
        <pin index="1511" name="c1_ddr4_dqs_t11"/>
        <pin index="1512" name="c1_ddr4_dqs_t12"/>
        <pin index="1513" name="c1_ddr4_dqs_t13"/>
        <pin index="1514" name="c1_ddr4_dqs_t14"/>
        <pin index="1515" name="c1_ddr4_dqs_t15"/>
        <pin index="1516" name="c1_ddr4_dqs_t16"/>
        <pin index="1517" name="c1_ddr4_dqs_t17"/>

        <pin index="1700" name="c1_ddr4_odt0"/>

        <pin index="1800" name="c1_ddr4_parity"/>        
        <pin index="1900" name="c1_ddr4_reset_n"/>        

      </pins>
	  
      <parameters> 
       <!-- <parameter name="SLR" value="SLR0"/>  -->
        <parameter name="ddr_type" value="ddr4"/>
      </parameters> 
	  
      <component_modes>
        <component_mode name="dimm_slot_1_component_mode" display_name="dimm_slot_1_component_mode">
          <interfaces>
             <interface name="sysclk1" optional="true"/>
          </interfaces>
        </component_mode>
      </component_modes>
	  
    </component> 
	


	<component name="resetn" display_name="FPGA Resetn" type="chip" sub_type="system_reset" major_group="Reset" part_name="DTSM-644N-Q-TR" vendor="DIPTRONICS">
      <description>CPU Reset Push Button, Active Low</description>
    </component>
	
	 <component name="pci_express" display_name="PCI Express" type="chip" sub_type="chip" major_group="Miscellaneous">
      <description>PCI Express</description>
	  
      <component_modes>
        <component_mode name="pci_express_x1" display_name="pci_express x1 ">
          <interfaces>
            <interface name="pci_express_x1"/>
            <interface name="pcie_perstn" optional="true"/>
			<interface name="pcie_refclk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="qdma" order="1"/>
	        <preferred_ip vendor="xilinx.com" library="ip" name="pcie4c_uscale_plus" order="2"/>			
          </preferred_ips>
        </component_mode>
		
		<component_mode name="pci_express_x2" display_name="pci_express x2 ">
          <interfaces>
            <interface name="pci_express_x2"/>
            <interface name="pcie_perstn" optional="true"/>
			<interface name="pcie_refclk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="qdma" order="1"/>
	        <preferred_ip vendor="xilinx.com" library="ip" name="pcie4c_uscale_plus" order="2"/>			
			
          </preferred_ips>
        </component_mode>
		
		<component_mode name="pci_express_x4" display_name="pci_express x4 ">
          <interfaces>
            <interface name="pci_express_x4"/>
            <interface name="pcie_perstn" optional="true"/>
			<interface name="pcie_refclk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="qdma" order="1"/>
	        <preferred_ip vendor="xilinx.com" library="ip" name="pcie4c_uscale_plus" order="2"/>			
          </preferred_ips>
        </component_mode>
		
		<component_mode name="pci_express_x8" display_name="pci_express x8 ">
          <interfaces>
            <interface name="pci_express_x8"/>
            <interface name="pcie_perstn" optional="true"/>
			<interface name="pcie_refclk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="qdma" order="1"/>
	        <preferred_ip vendor="xilinx.com" library="ip" name="pcie4c_uscale_plus" order="2"/>			
          </preferred_ips>
        </component_mode>
		
		
		<component_mode name="pci_express_x16" display_name="pci_express x16 ">
          <interfaces>
            <interface name="pci_express_x16"/>
            <interface name="pcie_perstn" optional="true"/>
			<interface name="pcie_refclk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="qdma" order="1"/>
	        <preferred_ip vendor="xilinx.com" library="ip" name="pcie4c_uscale_plus" order="2"/>			
          </preferred_ips>
        </component_mode>		
	
      </component_modes>
    </component>
	
	<component name="pcie_refclk" display_name="PCIe MGT reference Clock" type="chip" sub_type="mgt_clock" major_group="Clock Sources" part_name="pcie_8lane_edge" vendor="Clock" spec_url="">
      <description>Clock input from PCI Express edge connector</description>
      <parameters>
        <parameter name="frequency" value="100000000"/>
      </parameters>
    </component>
	
	<component name="sysclk0" display_name="100 MHz System differential clock0" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SI53340" vendor="Silicon Labs" spec_url="www.silabs.com">
      <description>1.2V LVDS differential 100 MHz oscillator used as system differential clock on the board</description>
      <parameters>
        <parameter name="frequency" value="100000000"/>
      </parameters>
      <preferred_ips>
        <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0"/>
      </preferred_ips> 
    </component>
	
    <component name="sysclk1" display_name="100 MHz System differential clock1" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SI53340" vendor="Silicon Labs" spec_url="www.silabs.com">
      <description>1.2V LVDS differential 100 MHz oscillator used as system differential clock on the board</description>
      <parameters>
        <parameter name="frequency" value="100000000"/>
      </parameters>
      <preferred_ips>
        <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0"/>
      </preferred_ips>
    </component>

	<component name="rs232_uart" display_name="UART" type="chip" sub_type="uart" major_group="Miscellaneous" part_name="CP2105-F01-GM" vendor="SiliconLabs">
      <description>USB-to-UART Bridge, which allows serial communication to host computer with a USB port </description>
      <pins>
        <pin index="0" name="rs232_uart_USB_TX" iostandard="LVCMOS18"/>
        <pin index="1" name="rs232_uart_USB_RX" iostandard="LVCMOS18"/>
      </pins>
    </component>
 
 
    <component name="qsfp0" display_name="QSFP Connector 0" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
      <description>QSFP Connector 0</description>
      
	  <component_modes>
	  
        <component_mode name="qsfp0_1x_156" display_name="qsfp0_1x_156">
		  <interfaces>
				<interface name="qsfp0_1x"/>
				<interface name="qsfp0_156mhz" optional="true"/>
		   </interfaces>
          <preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
    		<preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>									
          </preferred_ips>
        </component_mode>
		
    	<component_mode name="qsfp0_2x_156" display_name="qsfp0_2x_156">
		  <interfaces>
				<interface name="qsfp0_2x"/>
  				<interface name="qsfp0_156mhz" optional="true"/>
          </interfaces>
          <preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
    		<preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>												
			<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="1"/>
          </preferred_ips>
        </component_mode>
		
	    <component_mode name="qsfp0_3x_156" display_name="qsfp0_3x_156">
          <interfaces>
				<interface name="qsfp0_3x"/>
				<interface name="qsfp0_156mhz" optional="true"/>
          </interfaces>
          <preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
    		<preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>												
          </preferred_ips>
        </component_mode>
		
		<component_mode name="qsfp0_4x_156" display_name="qsfp0_4x_156">
          <interfaces>
				<interface name="qsfp0_4x"/>
				<interface name="qsfp0_156mhz" optional="true"/>
          </interfaces>
          <preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
    		<preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>												
			<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="1"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="cmac_usplus" order="2"/>									
          </preferred_ips>
        </component_mode>
		
		
        <component_mode name="qsfp0_1x_161" display_name="qsfp0_1x_161">
		  <interfaces>
				<interface name="qsfp0_1x"/>
				<interface name="qsfp0_161mhz" optional="true"/>
		   </interfaces>
          <preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
    		<preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>									
          </preferred_ips>
        </component_mode>
		
    	<component_mode name="qsfp0_2x_161" display_name="qsfp0_2x_161">
		  <interfaces>
				<interface name="qsfp0_2x"/>
  				<interface name="qsfp0_161mhz" optional="true"/>
          </interfaces>
          <preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
    		<preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>												
			<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="1"/>
          </preferred_ips>
        </component_mode>
		
	    <component_mode name="qsfp0_3x_161" display_name="qsfp0_3x_161">
          <interfaces>
				<interface name="qsfp0_3x"/>
				<interface name="qsfp0_161mhz" optional="true"/>
          </interfaces>
          <preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
    		<preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>												
          </preferred_ips>
        </component_mode>
		
		<component_mode name="qsfp0_4x_161" display_name="qsfp0_4x_161">
          <interfaces>
				<interface name="qsfp0_4x"/>
				<interface name="qsfp0_161mhz" optional="true"/>
          </interfaces>
          <preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
    		<preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>												
			<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="1"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="cmac_usplus" order="2"/>									
          </preferred_ips>
        </component_mode>		
		
		
    </component_modes>
    </component> 
	
	
	<component name="qsfp1" display_name="QSFP Connector 1" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
      <description>QSFP Connector 1</description>
      
	  <component_modes>
        <component_mode name="qsfp1_1x_156" display_name="qsfp1_1x_156">
		  <interfaces>
				<interface name="qsfp1_1x"/>
				<interface name="qsfp1_156mhz" optional="true"/>
          </interfaces>
          <preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
    		<preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>															
          </preferred_ips>
        </component_mode>
		
    	<component_mode name="qsfp1_2x_156" display_name="qsfp1_2x_156">
		  <interfaces>
				<interface name="qsfp1_2x"/>
  				<interface name="qsfp1_156mhz" optional="true"/>
          </interfaces>
          <preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
    		<preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>															
			<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="1"/>
          </preferred_ips>
        </component_mode>
		
	    <component_mode name="qsfp1_3x_156" display_name="qsfp1_3x_156">
          <interfaces>
				<interface name="qsfp1_3x"/>
				<interface name="qsfp1_156mhz" optional="true"/>
          </interfaces>
          <preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
    		<preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>															
          </preferred_ips>
        </component_mode>
		
		<component_mode name="qsfp1_4x_156" display_name="qsfp1_4x_156">
          <interfaces>
				<interface name="qsfp1_4x"/>
				<interface name="qsfp1_156mhz" optional="true"/>
          </interfaces>
          <preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
    		<preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>															
			<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="1"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="cmac_usplus" order="2"/>									
          </preferred_ips>
        </component_mode>
		
		
        <component_mode name="qsfp1_1x_161" display_name="qsfp1_1x_161">
		  <interfaces>
				<interface name="qsfp1_1x"/>
				<interface name="qsfp1_161mhz" optional="true"/>
          </interfaces>
          <preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
    		<preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>															
          </preferred_ips>
        </component_mode>
		
    	<component_mode name="qsfp1_2x_161" display_name="qsfp1_2x_161">
		  <interfaces>
				<interface name="qsfp1_2x"/>
  				<interface name="qsfp1_161mhz" optional="true"/>
          </interfaces>
          <preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
    		<preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>															
			<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="1"/>
          </preferred_ips>
        </component_mode>
		
	    <component_mode name="qsfp1_3x_161" display_name="qsfp1_3x_161">
          <interfaces>
				<interface name="qsfp1_3x"/>
				<interface name="qsfp1_161mhz" optional="true"/>
          </interfaces>
          <preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
    		<preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>															
          </preferred_ips>
        </component_mode>
		
		<component_mode name="qsfp1_4x_161" display_name="qsfp1_4x_161">
          <interfaces>
				<interface name="qsfp1_4x"/>
				<interface name="qsfp1_161mhz" optional="true"/>
          </interfaces>
          <preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
    		<preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>															
			<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="1"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="cmac_usplus" order="2"/>									
          </preferred_ips>
        </component_mode>
				
		
    </component_modes>
    </component> 	
	
 
 </components>
  
  
  
  <jtag_chains>
    <jtag_chain name="chain1">
      <position name="0" component="part0"/>
    </jtag_chain>
  </jtag_chains>
  
  
  <connections>
  
    <connection name="part0_sysclk0_100MHZ" component1="part0" component2="sysclk0">
      <connection_map name="part0_sysclk0_100MHZ_1" typical_delay="5" c1_st_index="0" c1_end_index="1" c2_st_index="0" c2_end_index="1"/>
    </connection>
	
	 <connection name="part0_sysclk1_100MHZ" component1="part0" component2="sysclk1">
      <connection_map name="part0_sysclk1_100MHZ_1" typical_delay="5" c1_st_index="2" c1_end_index="3" c2_st_index="0" c2_end_index="1"/>
    </connection>
	
	<connection name="part0_iic_main" component1="part0" component2="iic_main">
      <connection_map name="part0_iic_main_1" typical_delay="5" c1_st_index="8" c1_end_index="10" c2_st_index="0" c2_end_index="2"/>
    </connection>
	
	<connection name="part0_reset" component1="part0" component2="resetn">
      <connection_map name="part0_reset_1" typical_delay="5" c1_st_index="12" c1_end_index="12" component2="resetn" c2_st_index="0" c2_end_index="0"/>
    </connection>
	
	<connection name="part0_rs232_uart" component1="part0" component2="rs232_uart">
      <connection_map name="part0_rs232_uart_1" typical_delay="5" c1_st_index="19" c1_end_index="20" c2_st_index="0" c2_end_index="1"/>
    </connection>
   
    <connection name="part0_ddr4_sdram_c0" component1="part0" component2="ddr4_sdram_c0">
      <connection_map name="part0_ddr4_sdram_c0_1" typical_delay="5" c1_st_index="100" c1_end_index="243" c2_st_index="0" c2_end_index="143"/>
    </connection>
	
 	<connection name="part0_ddr4_sdram_c1" component1="part0" component2="ddr4_sdram_c1">
      <connection_map name="part0_ddr4_sdram_c1_1" typical_delay="5" c1_st_index="300" c1_end_index="443" c2_st_index="0" c2_end_index="143"/>
    </connection>
	
	<connection name="part0_pcie_refclk" component1="part0" component2="pcie_refclk">
      <connection_map name="part0_pcie_refclk1" typical_delay="5" c1_st_index="700" c1_end_index="701" c2_st_index="0" c2_end_index="1"/>
    </connection>
	
	<connection name="part0_pci_express" component1="part0" component2="pci_express">
      <connection_map name="part0_pcie_express_1" c1_st_index="702" c1_end_index="765" c2_st_index="0" c2_end_index="63"/> 
    </connection>
    
	<connection name="part0_pcie_perstn" component1="part0" component2="pcie_perstn">
      <connection_map name="part0_pcie_perstn_1" c1_st_index="766" c1_end_index="766" c2_st_index="0" c2_end_index="0"/>
    </connection>
	
	<connection name="part0_qsfp0_gt" component1="part0" component2="qsfp0">
      <connection_map name="part0_qsfp0" typical_delay="5" c1_st_index="800" c1_end_index="819" c2_st_index="0" c2_end_index="19"/>
    </connection>	
	
	<connection name="part0_qsfp1_gt" component1="part0" component2="qsfp1">
      <connection_map name="part0_qsfp1" typical_delay="5" c1_st_index="850" c1_end_index="869" c2_st_index="0" c2_end_index="19"/>
    </connection>		

	
    <connection name="part0_dimm_slot_0" component1="part0" component2="dimm_slot_0">

		  <connection_map name="part0_dimm_slot_0_act_n" c1_st_index="100" c1_end_index="100" c2_st_index="100"  c2_end_index="100" />
		  <connection_map name="part0_dimm_slot_0_a0"    c1_st_index="101" c1_end_index="101" c2_st_index="0"    c2_end_index="0"  />
		  <connection_map name="part0_dimm_slot_0_a1"    c1_st_index="102" c1_end_index="102" c2_st_index="1"    c2_end_index="1"  />
		  <connection_map name="part0_dimm_slot_0_a2"    c1_st_index="103" c1_end_index="103" c2_st_index="2"    c2_end_index="2"  />
		  <connection_map name="part0_dimm_slot_0_a3"    c1_st_index="104" c1_end_index="104" c2_st_index="3"    c2_end_index="3"  />
		  <connection_map name="part0_dimm_slot_0_a4"    c1_st_index="105" c1_end_index="105" c2_st_index="4"    c2_end_index="4"  />
		  <connection_map name="part0_dimm_slot_0_a5"    c1_st_index="106" c1_end_index="106" c2_st_index="5"    c2_end_index="5"  />
		  <connection_map name="part0_dimm_slot_0_a6"    c1_st_index="107" c1_end_index="107" c2_st_index="6"    c2_end_index="6"  />
		  <connection_map name="part0_dimm_slot_0_a7"    c1_st_index="108" c1_end_index="108" c2_st_index="7"    c2_end_index="7"  />
		  <connection_map name="part0_dimm_slot_0_a8"    c1_st_index="109" c1_end_index="109" c2_st_index="8"    c2_end_index="8"  />
		  <connection_map name="part0_dimm_slot_0_a9"    c1_st_index="110" c1_end_index="110" c2_st_index="9"    c2_end_index="9"  />
		  <connection_map name="part0_dimm_slot_0_a10"   c1_st_index="111" c1_end_index="111" c2_st_index="10"   c2_end_index="10" />
		  <connection_map name="part0_dimm_slot_0_a11"   c1_st_index="112" c1_end_index="112" c2_st_index="11"   c2_end_index="11" />
		  <connection_map name="part0_dimm_slot_0_a12"   c1_st_index="113" c1_end_index="113" c2_st_index="12"   c2_end_index="12" />
		  <connection_map name="part0_dimm_slot_0_a13"   c1_st_index="114" c1_end_index="114" c2_st_index="13"   c2_end_index="13" />
		  <connection_map name="part0_dimm_slot_0_a14"   c1_st_index="115" c1_end_index="115" c2_st_index="14"   c2_end_index="14" />
		  <connection_map name="part0_dimm_slot_0_a15"   c1_st_index="116" c1_end_index="116" c2_st_index="15"   c2_end_index="15" />
		  <connection_map name="part0_dimm_slot_0_a16"   c1_st_index="117" c1_end_index="117" c2_st_index="16"   c2_end_index="16" />
		  

		  <connection_map name="part0_dimm_slot_0_ba0"   c1_st_index="118" c1_end_index="118" c2_st_index="300"  c2_end_index="300" />
		  <connection_map name="part0_dimm_slot_0_ba1"   c1_st_index="119" c1_end_index="119" c2_st_index="301"  c2_end_index="301" />
		  <connection_map name="part0_dimm_slot_0_bg0"   c1_st_index="120" c1_end_index="120" c2_st_index="400"  c2_end_index="400" />
		  <connection_map name="part0_dimm_slot_0_bg1"   c1_st_index="121" c1_end_index="121" c2_st_index="401"  c2_end_index="401" /> 
	  
		  <connection_map name="part0_dimm_slot_0_ck0_c" c1_st_index="122" c1_end_index="122" c2_st_index="700"  c2_end_index="700" />
		  <connection_map name="part0_dimm_slot_0_ck0_t" c1_st_index="124" c1_end_index="124" c2_st_index="800"  c2_end_index="800" />
		  <connection_map name="part0_dimm_slot_0_cke0"  c1_st_index="126" c1_end_index="126" c2_st_index="900"  c2_end_index="900" />
		  <connection_map name="part0_dimm_slot_0_cs0_n" c1_st_index="128" c1_end_index="128" c2_st_index="1000" c2_end_index="1000" />
												 
		  <connection_map name="part0_dimm_slot_0_dq0"   c1_st_index="132" c1_end_index="132" c2_st_index="1300" c2_end_index="1300" />
		  <connection_map name="part0_dimm_slot_0_dq1"   c1_st_index="133" c1_end_index="133" c2_st_index="1301" c2_end_index="1301" />
		  <connection_map name="part0_dimm_slot_0_dq2"   c1_st_index="134" c1_end_index="134" c2_st_index="1302" c2_end_index="1302" />
		  <connection_map name="part0_dimm_slot_0_dq3"   c1_st_index="135" c1_end_index="135" c2_st_index="1303" c2_end_index="1303" />
		  <connection_map name="part0_dimm_slot_0_dq4"   c1_st_index="136" c1_end_index="136" c2_st_index="1304" c2_end_index="1304" />
		  <connection_map name="part0_dimm_slot_0_dq5"   c1_st_index="137" c1_end_index="137" c2_st_index="1305" c2_end_index="1305" />
		  <connection_map name="part0_dimm_slot_0_dq6"   c1_st_index="138" c1_end_index="138" c2_st_index="1306" c2_end_index="1306" />
		  <connection_map name="part0_dimm_slot_0_dq7"   c1_st_index="139" c1_end_index="139" c2_st_index="1307" c2_end_index="1307" />
		  <connection_map name="part0_dimm_slot_0_dq8"   c1_st_index="140" c1_end_index="140" c2_st_index="1308" c2_end_index="1308" />
		  <connection_map name="part0_dimm_slot_0_dq9"   c1_st_index="141" c1_end_index="141" c2_st_index="1309" c2_end_index="1309" />
		  <connection_map name="part0_dimm_slot_0_dq10"  c1_st_index="142" c1_end_index="142" c2_st_index="1310" c2_end_index="1310" />
		  <connection_map name="part0_dimm_slot_0_dq11"  c1_st_index="143" c1_end_index="143" c2_st_index="1311" c2_end_index="1311" />
		  <connection_map name="part0_dimm_slot_0_dq12"  c1_st_index="144" c1_end_index="144" c2_st_index="1312" c2_end_index="1312" />
		  <connection_map name="part0_dimm_slot_0_dq13"  c1_st_index="145" c1_end_index="145" c2_st_index="1313" c2_end_index="1313" />
		  <connection_map name="part0_dimm_slot_0_dq14"  c1_st_index="146" c1_end_index="146" c2_st_index="1314" c2_end_index="1314" />
		  <connection_map name="part0_dimm_slot_0_dq15"  c1_st_index="147" c1_end_index="147" c2_st_index="1315" c2_end_index="1315" />
		  <connection_map name="part0_dimm_slot_0_dq16"  c1_st_index="148" c1_end_index="148" c2_st_index="1316" c2_end_index="1316" />
		  <connection_map name="part0_dimm_slot_0_dq17"  c1_st_index="149" c1_end_index="149" c2_st_index="1317" c2_end_index="1317" />
		  <connection_map name="part0_dimm_slot_0_dq18"  c1_st_index="150" c1_end_index="150" c2_st_index="1318" c2_end_index="1318" />
		  <connection_map name="part0_dimm_slot_0_dq19"  c1_st_index="151" c1_end_index="151" c2_st_index="1319" c2_end_index="1319" />
		  <connection_map name="part0_dimm_slot_0_dq20"  c1_st_index="152" c1_end_index="152" c2_st_index="1320" c2_end_index="1320" />
		  <connection_map name="part0_dimm_slot_0_dq21"  c1_st_index="153" c1_end_index="153" c2_st_index="1321" c2_end_index="1321" />
		  <connection_map name="part0_dimm_slot_0_dq22"  c1_st_index="154" c1_end_index="154" c2_st_index="1322" c2_end_index="1322" />
		  <connection_map name="part0_dimm_slot_0_dq23"  c1_st_index="155" c1_end_index="155" c2_st_index="1323" c2_end_index="1323" />
		  <connection_map name="part0_dimm_slot_0_dq24"  c1_st_index="156" c1_end_index="156" c2_st_index="1324" c2_end_index="1324" />
		  <connection_map name="part0_dimm_slot_0_dq25"  c1_st_index="157" c1_end_index="157" c2_st_index="1325" c2_end_index="1325" />
		  <connection_map name="part0_dimm_slot_0_dq26"  c1_st_index="158" c1_end_index="158" c2_st_index="1326" c2_end_index="1326" />
		  <connection_map name="part0_dimm_slot_0_dq27"  c1_st_index="159" c1_end_index="159" c2_st_index="1327" c2_end_index="1327" />
		  <connection_map name="part0_dimm_slot_0_dq28"  c1_st_index="160" c1_end_index="160" c2_st_index="1328" c2_end_index="1328" />
		  <connection_map name="part0_dimm_slot_0_dq29"  c1_st_index="161" c1_end_index="161" c2_st_index="1329" c2_end_index="1329" />
		  <connection_map name="part0_dimm_slot_0_dq30"  c1_st_index="162" c1_end_index="162" c2_st_index="1330" c2_end_index="1330" />
		  <connection_map name="part0_dimm_slot_0_dq31"  c1_st_index="163" c1_end_index="163" c2_st_index="1331" c2_end_index="1331" />
		  <connection_map name="part0_dimm_slot_0_dq32"  c1_st_index="164" c1_end_index="164" c2_st_index="1332" c2_end_index="1332" />
		  <connection_map name="part0_dimm_slot_0_dq33"  c1_st_index="165" c1_end_index="165" c2_st_index="1333" c2_end_index="1333" />
		  <connection_map name="part0_dimm_slot_0_dq34"  c1_st_index="166" c1_end_index="166" c2_st_index="1334" c2_end_index="1334" />
		  <connection_map name="part0_dimm_slot_0_dq35"  c1_st_index="167" c1_end_index="167" c2_st_index="1335" c2_end_index="1335" />
		  <connection_map name="part0_dimm_slot_0_dq36"  c1_st_index="168" c1_end_index="168" c2_st_index="1336" c2_end_index="1336" />
		  <connection_map name="part0_dimm_slot_0_dq37"  c1_st_index="169" c1_end_index="169" c2_st_index="1337" c2_end_index="1337" />
		  <connection_map name="part0_dimm_slot_0_dq38"  c1_st_index="170" c1_end_index="170" c2_st_index="1338" c2_end_index="1338" />
		  <connection_map name="part0_dimm_slot_0_dq39"  c1_st_index="171" c1_end_index="171" c2_st_index="1339" c2_end_index="1339" />
		  <connection_map name="part0_dimm_slot_0_dq40"  c1_st_index="172" c1_end_index="172" c2_st_index="1340" c2_end_index="1340" />
		  <connection_map name="part0_dimm_slot_0_dq41"  c1_st_index="173" c1_end_index="173" c2_st_index="1341" c2_end_index="1341" />
		  <connection_map name="part0_dimm_slot_0_dq42"  c1_st_index="174" c1_end_index="174" c2_st_index="1342" c2_end_index="1342" />
		  <connection_map name="part0_dimm_slot_0_dq43"  c1_st_index="175" c1_end_index="175" c2_st_index="1343" c2_end_index="1343" />
		  <connection_map name="part0_dimm_slot_0_dq44"  c1_st_index="176" c1_end_index="176" c2_st_index="1344" c2_end_index="1344" />
		  <connection_map name="part0_dimm_slot_0_dq45"  c1_st_index="177" c1_end_index="177" c2_st_index="1345" c2_end_index="1345" />
		  <connection_map name="part0_dimm_slot_0_dq46"  c1_st_index="178" c1_end_index="178" c2_st_index="1346" c2_end_index="1346" />
		  <connection_map name="part0_dimm_slot_0_dq47"  c1_st_index="179" c1_end_index="179" c2_st_index="1347" c2_end_index="1347" />
		  <connection_map name="part0_dimm_slot_0_dq48"  c1_st_index="180" c1_end_index="180" c2_st_index="1348" c2_end_index="1348" />
		  <connection_map name="part0_dimm_slot_0_dq49"  c1_st_index="181" c1_end_index="181" c2_st_index="1349" c2_end_index="1349" />
		  <connection_map name="part0_dimm_slot_0_dq50"  c1_st_index="182" c1_end_index="182" c2_st_index="1350" c2_end_index="1350" />
		  <connection_map name="part0_dimm_slot_0_dq51"  c1_st_index="183" c1_end_index="183" c2_st_index="1351" c2_end_index="1351" />
		  <connection_map name="part0_dimm_slot_0_dq52"  c1_st_index="184" c1_end_index="184" c2_st_index="1352" c2_end_index="1352" />
		  <connection_map name="part0_dimm_slot_0_dq53"  c1_st_index="185" c1_end_index="185" c2_st_index="1353" c2_end_index="1353" />
		  <connection_map name="part0_dimm_slot_0_dq54"  c1_st_index="186" c1_end_index="186" c2_st_index="1354" c2_end_index="1354" />
		  <connection_map name="part0_dimm_slot_0_dq55"  c1_st_index="187" c1_end_index="187" c2_st_index="1355" c2_end_index="1355" />
		  <connection_map name="part0_dimm_slot_0_dq56"  c1_st_index="188" c1_end_index="188" c2_st_index="1356" c2_end_index="1356" />
		  <connection_map name="part0_dimm_slot_0_dq57"  c1_st_index="189" c1_end_index="189" c2_st_index="1357" c2_end_index="1357" />
		  <connection_map name="part0_dimm_slot_0_dq58"  c1_st_index="190" c1_end_index="190" c2_st_index="1358" c2_end_index="1358" />
		  <connection_map name="part0_dimm_slot_0_dq59"  c1_st_index="191" c1_end_index="191" c2_st_index="1359" c2_end_index="1359" />
		  <connection_map name="part0_dimm_slot_0_dq60"  c1_st_index="192" c1_end_index="192" c2_st_index="1360" c2_end_index="1360" />
		  <connection_map name="part0_dimm_slot_0_dq61"  c1_st_index="193" c1_end_index="193" c2_st_index="1361" c2_end_index="1361" />
		  <connection_map name="part0_dimm_slot_0_dq62"  c1_st_index="194" c1_end_index="194" c2_st_index="1362" c2_end_index="1362" />
		  <connection_map name="part0_dimm_slot_0_dq63"  c1_st_index="195" c1_end_index="195" c2_st_index="1363" c2_end_index="1363" />
		  
		  <connection_map name="part0_dimm_slot_0_cb0" c1_st_index="196" c1_end_index="196" c2_st_index="600"  c2_end_index="600" /> 
		  <connection_map name="part0_dimm_slot_0_cb1" c1_st_index="197" c1_end_index="197" c2_st_index="601"  c2_end_index="601" />  
		  <connection_map name="part0_dimm_slot_0_cb2" c1_st_index="198" c1_end_index="198" c2_st_index="602"  c2_end_index="602" /> 
		  <connection_map name="part0_dimm_slot_0_cb3" c1_st_index="199" c1_end_index="199" c2_st_index="603"  c2_end_index="603" />
		  <connection_map name="part0_dimm_slot_0_cb4" c1_st_index="200" c1_end_index="200" c2_st_index="604"  c2_end_index="604" />  
		  <connection_map name="part0_dimm_slot_0_cb5" c1_st_index="201" c1_end_index="201" c2_st_index="605"  c2_end_index="605" />
		  <connection_map name="part0_dimm_slot_0_cb6" c1_st_index="202" c1_end_index="202" c2_st_index="606"  c2_end_index="606" />
		  <connection_map name="part0_dimm_slot_0_cb7" c1_st_index="203" c1_end_index="203" c2_st_index="607"  c2_end_index="607" />
			  
		  <connection_map name="part0_dimm_slot_0_dqs_c0"  c1_st_index="204" c1_end_index="204" c2_st_index="1400" c2_end_index="1400" />
		  <connection_map name="part0_dimm_slot_0_dqs_c1"  c1_st_index="206" c1_end_index="206" c2_st_index="1401" c2_end_index="1401" />
		  <connection_map name="part0_dimm_slot_0_dqs_c2"  c1_st_index="208" c1_end_index="208" c2_st_index="1402" c2_end_index="1402" />
		  <connection_map name="part0_dimm_slot_0_dqs_c3"  c1_st_index="210" c1_end_index="210" c2_st_index="1403" c2_end_index="1403" />
		  <connection_map name="part0_dimm_slot_0_dqs_c4"  c1_st_index="212" c1_end_index="212" c2_st_index="1404" c2_end_index="1404" />
		  <connection_map name="part0_dimm_slot_0_dqs_c5"  c1_st_index="214" c1_end_index="214" c2_st_index="1405" c2_end_index="1405" />
		  <connection_map name="part0_dimm_slot_0_dqs_c6"  c1_st_index="216" c1_end_index="216" c2_st_index="1406" c2_end_index="1406" />
		  <connection_map name="part0_dimm_slot_0_dqs_c7"  c1_st_index="218" c1_end_index="218" c2_st_index="1407" c2_end_index="1407" />
		  <connection_map name="part0_dimm_slot_0_dqs_c8"  c1_st_index="220" c1_end_index="220" c2_st_index="1408" c2_end_index="1408" />
		  <connection_map name="part0_dimm_slot_0_dqs_c9"  c1_st_index="222" c1_end_index="222" c2_st_index="1409" c2_end_index="1409" />
		  <connection_map name="part0_dimm_slot_0_dqs_c10" c1_st_index="224" c1_end_index="224" c2_st_index="1410" c2_end_index="1410" />
		  <connection_map name="part0_dimm_slot_0_dqs_c11" c1_st_index="226" c1_end_index="226" c2_st_index="1411" c2_end_index="1411" />
		  <connection_map name="part0_dimm_slot_0_dqs_c12" c1_st_index="228" c1_end_index="228" c2_st_index="1412" c2_end_index="1412" />
		  <connection_map name="part0_dimm_slot_0_dqs_c13" c1_st_index="230" c1_end_index="230" c2_st_index="1413" c2_end_index="1413" />
		  <connection_map name="part0_dimm_slot_0_dqs_c14" c1_st_index="232" c1_end_index="232" c2_st_index="1414" c2_end_index="1414" />
		  <connection_map name="part0_dimm_slot_0_dqs_c15" c1_st_index="234" c1_end_index="234" c2_st_index="1415" c2_end_index="1415" />
		  <connection_map name="part0_dimm_slot_0_dqs_c16" c1_st_index="236" c1_end_index="236" c2_st_index="1416" c2_end_index="1416" />
		  <connection_map name="part0_dimm_slot_0_dqs_c17" c1_st_index="238" c1_end_index="238" c2_st_index="1417" c2_end_index="1417" />
		  
		  <connection_map name="part0_dimm_slot_0_dqs_t0"  c1_st_index="205" c1_end_index="205" c2_st_index="1500" c2_end_index="1500" />
		  <connection_map name="part0_dimm_slot_0_dqs_t1"  c1_st_index="207" c1_end_index="207" c2_st_index="1501" c2_end_index="1501" />
		  <connection_map name="part0_dimm_slot_0_dqs_t2"  c1_st_index="209" c1_end_index="209" c2_st_index="1502" c2_end_index="1502" />
		  <connection_map name="part0_dimm_slot_0_dqs_t3"  c1_st_index="211" c1_end_index="211" c2_st_index="1503" c2_end_index="1503" />
		  <connection_map name="part0_dimm_slot_0_dqs_t4"  c1_st_index="213" c1_end_index="213" c2_st_index="1504" c2_end_index="1504" />
		  <connection_map name="part0_dimm_slot_0_dqs_t5"  c1_st_index="215" c1_end_index="215" c2_st_index="1505" c2_end_index="1505" />
		  <connection_map name="part0_dimm_slot_0_dqs_t6"  c1_st_index="217" c1_end_index="217" c2_st_index="1506" c2_end_index="1506" />
		  <connection_map name="part0_dimm_slot_0_dqs_t7"  c1_st_index="219" c1_end_index="219" c2_st_index="1507" c2_end_index="1507" />
		  <connection_map name="part0_dimm_slot_0_dqs_t8"  c1_st_index="221" c1_end_index="221" c2_st_index="1508" c2_end_index="1508" />
		  <connection_map name="part0_dimm_slot_0_dqs_t9"  c1_st_index="223" c1_end_index="223" c2_st_index="1509" c2_end_index="1509" />
		  <connection_map name="part0_dimm_slot_0_dqs_t10" c1_st_index="225" c1_end_index="225" c2_st_index="1510" c2_end_index="1510" />
		  <connection_map name="part0_dimm_slot_0_dqs_t11" c1_st_index="227" c1_end_index="227" c2_st_index="1511" c2_end_index="1511" />
		  <connection_map name="part0_dimm_slot_0_dqs_t12" c1_st_index="229" c1_end_index="229" c2_st_index="1512" c2_end_index="1512" />
		  <connection_map name="part0_dimm_slot_0_dqs_t13" c1_st_index="231" c1_end_index="231" c2_st_index="1513" c2_end_index="1513" />
		  <connection_map name="part0_dimm_slot_0_dqs_t14" c1_st_index="233" c1_end_index="233" c2_st_index="1514" c2_end_index="1514" />
		  <connection_map name="part0_dimm_slot_0_dqs_t15" c1_st_index="235" c1_end_index="235" c2_st_index="1515" c2_end_index="1515" />
		  <connection_map name="part0_dimm_slot_0_dqs_t16" c1_st_index="237" c1_end_index="237" c2_st_index="1516" c2_end_index="1516" />
		  <connection_map name="part0_dimm_slot_0_dqs_t17" c1_st_index="239" c1_end_index="239" c2_st_index="1517" c2_end_index="1517" />  
	      
		  <connection_map name="part0_dimm_slot_0_odt0"    c1_st_index="240" c1_end_index="240" c2_st_index="1700" c2_end_index="1700" />
		  <connection_map name="part0_dimm_slot_0_reset_n" c1_st_index="242" c1_end_index="242" c2_st_index="1900" c2_end_index="1900" />
		  <connection_map name="part0_dimm_slot_0_par"     c1_st_index="243" c1_end_index="243" c2_st_index="1800" c2_end_index="1800" />		  
    </connection> 	
	
	
    <connection name="part0_dimm_slot_1" component1="part0" component2="dimm_slot_1">
		  <connection_map name="part0_dimm_slot_1_act_n" c1_st_index="300" c1_end_index="300" c2_st_index="100"  c2_end_index="100"  />	
		  <connection_map name="part0_dimm_slot_1_a0"    c1_st_index="301" c1_end_index="301" c2_st_index="0"    c2_end_index="0"   />
		  <connection_map name="part0_dimm_slot_1_a1"    c1_st_index="302" c1_end_index="302" c2_st_index="1"    c2_end_index="1"   />
		  <connection_map name="part0_dimm_slot_1_a2"    c1_st_index="303" c1_end_index="303" c2_st_index="2"    c2_end_index="2"   />
		  <connection_map name="part0_dimm_slot_1_a3"    c1_st_index="304" c1_end_index="304" c2_st_index="3"    c2_end_index="3"   />
		  <connection_map name="part0_dimm_slot_1_a4"    c1_st_index="305" c1_end_index="305" c2_st_index="4"    c2_end_index="4"   />
		  <connection_map name="part0_dimm_slot_1_a5"    c1_st_index="306" c1_end_index="306" c2_st_index="5"    c2_end_index="5"   />
		  <connection_map name="part0_dimm_slot_1_a6"    c1_st_index="307" c1_end_index="307" c2_st_index="6"    c2_end_index="6"   />
		  <connection_map name="part0_dimm_slot_1_a7"    c1_st_index="308" c1_end_index="308" c2_st_index="7"    c2_end_index="7"   />
		  <connection_map name="part0_dimm_slot_1_a8"    c1_st_index="309" c1_end_index="309" c2_st_index="8"    c2_end_index="8"   />
		  <connection_map name="part0_dimm_slot_1_a9"    c1_st_index="310" c1_end_index="310" c2_st_index="9"    c2_end_index="9"   />
		  <connection_map name="part0_dimm_slot_1_a10"   c1_st_index="311" c1_end_index="311" c2_st_index="10"   c2_end_index="10"  />
		  <connection_map name="part0_dimm_slot_1_a11"   c1_st_index="312" c1_end_index="312" c2_st_index="11"   c2_end_index="11"  />
		  <connection_map name="part0_dimm_slot_1_a12"   c1_st_index="313" c1_end_index="313" c2_st_index="12"   c2_end_index="12"  />
		  <connection_map name="part0_dimm_slot_1_a13"   c1_st_index="314" c1_end_index="314" c2_st_index="13"   c2_end_index="13"  />
		  <connection_map name="part0_dimm_slot_1_a14"   c1_st_index="315" c1_end_index="315" c2_st_index="14"   c2_end_index="14"  />
		  <connection_map name="part0_dimm_slot_1_a15"   c1_st_index="316" c1_end_index="316" c2_st_index="15"   c2_end_index="15"  />
		  <connection_map name="part0_dimm_slot_1_a16"   c1_st_index="317" c1_end_index="317" c2_st_index="16"   c2_end_index="16"  />
		 

		  <connection_map name="part0_dimm_slot_1_ba0"   c1_st_index="318" c1_end_index="318" c2_st_index="300"  c2_end_index="300"  />
		  <connection_map name="part0_dimm_slot_1_ba1"   c1_st_index="319" c1_end_index="319" c2_st_index="301"  c2_end_index="301"  />
		  <connection_map name="part0_dimm_slot_1_bg0"   c1_st_index="320" c1_end_index="320" c2_st_index="400"  c2_end_index="400"  />
		  <connection_map name="part0_dimm_slot_1_bg1"   c1_st_index="321" c1_end_index="321" c2_st_index="401"  c2_end_index="401" />    
	   
		  <connection_map name="part0_dimm_slot_1_ck0_c" c1_st_index="322" c1_end_index="322" c2_st_index="700"  c2_end_index="700" />
		  <connection_map name="part0_dimm_slot_1_ck0_t" c1_st_index="324" c1_end_index="324" c2_st_index="800"  c2_end_index="800" />

		  <connection_map name="part0_dimm_slot_1_cke0"  c1_st_index="326" c1_end_index="326" c2_st_index="900"  c2_end_index="900" />
    
		  <connection_map name="part0_dimm_slot_1_cs0_n" c1_st_index="328" c1_end_index="328" c2_st_index="1000" c2_end_index="1000" />
  
		  <connection_map name="part0_dimm_slot_1_dq0"   c1_st_index="332" c1_end_index="332" c2_st_index="1300" c2_end_index="1300" />
		  <connection_map name="part0_dimm_slot_1_dq1"   c1_st_index="333" c1_end_index="333" c2_st_index="1301" c2_end_index="1301" />
		  <connection_map name="part0_dimm_slot_1_dq2"   c1_st_index="334" c1_end_index="334" c2_st_index="1302" c2_end_index="1302" />
		  <connection_map name="part0_dimm_slot_1_dq3"   c1_st_index="335" c1_end_index="335" c2_st_index="1303" c2_end_index="1303" />
		  <connection_map name="part0_dimm_slot_1_dq4"   c1_st_index="336" c1_end_index="336" c2_st_index="1304" c2_end_index="1304" />
		  <connection_map name="part0_dimm_slot_1_dq5"   c1_st_index="337" c1_end_index="337" c2_st_index="1305" c2_end_index="1305" />
		  <connection_map name="part0_dimm_slot_1_dq6"   c1_st_index="338" c1_end_index="338" c2_st_index="1306" c2_end_index="1306" />
		  <connection_map name="part0_dimm_slot_1_dq7"   c1_st_index="339" c1_end_index="339" c2_st_index="1307" c2_end_index="1307" />
		  <connection_map name="part0_dimm_slot_1_dq8"   c1_st_index="340" c1_end_index="340" c2_st_index="1308" c2_end_index="1308" />
		  <connection_map name="part0_dimm_slot_1_dq9"   c1_st_index="341" c1_end_index="341" c2_st_index="1309" c2_end_index="1309" />
		  <connection_map name="part0_dimm_slot_1_dq10"  c1_st_index="342" c1_end_index="342" c2_st_index="1310" c2_end_index="1310" />
		  <connection_map name="part0_dimm_slot_1_dq11"  c1_st_index="343" c1_end_index="343" c2_st_index="1311" c2_end_index="1311" />
		  <connection_map name="part0_dimm_slot_1_dq12"  c1_st_index="344" c1_end_index="344" c2_st_index="1312" c2_end_index="1312" />
		  <connection_map name="part0_dimm_slot_1_dq13"  c1_st_index="345" c1_end_index="345" c2_st_index="1313" c2_end_index="1313" />
		  <connection_map name="part0_dimm_slot_1_dq14"  c1_st_index="346" c1_end_index="346" c2_st_index="1314" c2_end_index="1314" />
		  <connection_map name="part0_dimm_slot_1_dq15"  c1_st_index="347" c1_end_index="347" c2_st_index="1315" c2_end_index="1315" />
		  <connection_map name="part0_dimm_slot_1_dq16"  c1_st_index="348" c1_end_index="348" c2_st_index="1316" c2_end_index="1316" />
		  <connection_map name="part0_dimm_slot_1_dq17"  c1_st_index="349" c1_end_index="349" c2_st_index="1317" c2_end_index="1317" />
		  <connection_map name="part0_dimm_slot_1_dq18"  c1_st_index="350" c1_end_index="350" c2_st_index="1318" c2_end_index="1318" />
		  <connection_map name="part0_dimm_slot_1_dq19"  c1_st_index="351" c1_end_index="351" c2_st_index="1319" c2_end_index="1319" />
		  <connection_map name="part0_dimm_slot_1_dq20"  c1_st_index="352" c1_end_index="352" c2_st_index="1320" c2_end_index="1320" />
		  <connection_map name="part0_dimm_slot_1_dq21"  c1_st_index="353" c1_end_index="353" c2_st_index="1321" c2_end_index="1321" />
		  <connection_map name="part0_dimm_slot_1_dq22"  c1_st_index="354" c1_end_index="354" c2_st_index="1322" c2_end_index="1322" />
		  <connection_map name="part0_dimm_slot_1_dq23"  c1_st_index="355" c1_end_index="355" c2_st_index="1323" c2_end_index="1323" />
		  <connection_map name="part0_dimm_slot_1_dq24"  c1_st_index="356" c1_end_index="356" c2_st_index="1324" c2_end_index="1324" />
		  <connection_map name="part0_dimm_slot_1_dq25"  c1_st_index="357" c1_end_index="357" c2_st_index="1325" c2_end_index="1325" />
		  <connection_map name="part0_dimm_slot_1_dq26"  c1_st_index="358" c1_end_index="358" c2_st_index="1326" c2_end_index="1326" />
		  <connection_map name="part0_dimm_slot_1_dq27"  c1_st_index="359" c1_end_index="359" c2_st_index="1327" c2_end_index="1327" />
		  <connection_map name="part0_dimm_slot_1_dq28"  c1_st_index="360" c1_end_index="360" c2_st_index="1328" c2_end_index="1328" />
		  <connection_map name="part0_dimm_slot_1_dq29"  c1_st_index="361" c1_end_index="361" c2_st_index="1329" c2_end_index="1329" />
		  <connection_map name="part0_dimm_slot_1_dq30"  c1_st_index="362" c1_end_index="362" c2_st_index="1330" c2_end_index="1330" />
		  <connection_map name="part0_dimm_slot_1_dq31"  c1_st_index="363" c1_end_index="363" c2_st_index="1331" c2_end_index="1331" />
		  <connection_map name="part0_dimm_slot_1_dq32"  c1_st_index="364" c1_end_index="364" c2_st_index="1332" c2_end_index="1332" />
		  <connection_map name="part0_dimm_slot_1_dq33"  c1_st_index="365" c1_end_index="365" c2_st_index="1333" c2_end_index="1333" />
		  <connection_map name="part0_dimm_slot_1_dq34"  c1_st_index="366" c1_end_index="366" c2_st_index="1334" c2_end_index="1334" />
		  <connection_map name="part0_dimm_slot_1_dq35"  c1_st_index="367" c1_end_index="367" c2_st_index="1335" c2_end_index="1335" />
		  <connection_map name="part0_dimm_slot_1_dq36"  c1_st_index="368" c1_end_index="368" c2_st_index="1336" c2_end_index="1336" />
		  <connection_map name="part0_dimm_slot_1_dq37"  c1_st_index="369" c1_end_index="369" c2_st_index="1337" c2_end_index="1337" />
		  <connection_map name="part0_dimm_slot_1_dq38"  c1_st_index="370" c1_end_index="370" c2_st_index="1338" c2_end_index="1338" />
		  <connection_map name="part0_dimm_slot_1_dq39"  c1_st_index="371" c1_end_index="371" c2_st_index="1339" c2_end_index="1339" />
		  <connection_map name="part0_dimm_slot_1_dq40"  c1_st_index="372" c1_end_index="372" c2_st_index="1340" c2_end_index="1340" />
		  <connection_map name="part0_dimm_slot_1_dq41"  c1_st_index="373" c1_end_index="373" c2_st_index="1341" c2_end_index="1341" />
		  <connection_map name="part0_dimm_slot_1_dq42"  c1_st_index="374" c1_end_index="374" c2_st_index="1342" c2_end_index="1342" />
		  <connection_map name="part0_dimm_slot_1_dq43"  c1_st_index="375" c1_end_index="375" c2_st_index="1343" c2_end_index="1343" />
		  <connection_map name="part0_dimm_slot_1_dq44"  c1_st_index="376" c1_end_index="376" c2_st_index="1344" c2_end_index="1344" />
		  <connection_map name="part0_dimm_slot_1_dq45"  c1_st_index="377" c1_end_index="377" c2_st_index="1345" c2_end_index="1345" />
		  <connection_map name="part0_dimm_slot_1_dq46"  c1_st_index="378" c1_end_index="378" c2_st_index="1346" c2_end_index="1346" />
		  <connection_map name="part0_dimm_slot_1_dq47"  c1_st_index="379" c1_end_index="379" c2_st_index="1347" c2_end_index="1347" />
		  <connection_map name="part0_dimm_slot_1_dq48"  c1_st_index="380" c1_end_index="380" c2_st_index="1348" c2_end_index="1348" />
		  <connection_map name="part0_dimm_slot_1_dq49"  c1_st_index="381" c1_end_index="381" c2_st_index="1349" c2_end_index="1349" />
		  <connection_map name="part0_dimm_slot_1_dq50"  c1_st_index="382" c1_end_index="382" c2_st_index="1350" c2_end_index="1350" />
		  <connection_map name="part0_dimm_slot_1_dq51"  c1_st_index="383" c1_end_index="383" c2_st_index="1351" c2_end_index="1351" />
		  <connection_map name="part0_dimm_slot_1_dq52"  c1_st_index="384" c1_end_index="384" c2_st_index="1352" c2_end_index="1352" />
		  <connection_map name="part0_dimm_slot_1_dq53"  c1_st_index="385" c1_end_index="385" c2_st_index="1353" c2_end_index="1353" />
		  <connection_map name="part0_dimm_slot_1_dq54"  c1_st_index="386" c1_end_index="386" c2_st_index="1354" c2_end_index="1354" />
		  <connection_map name="part0_dimm_slot_1_dq55"  c1_st_index="387" c1_end_index="387" c2_st_index="1355" c2_end_index="1355" />
		  <connection_map name="part0_dimm_slot_1_dq56"  c1_st_index="388" c1_end_index="388" c2_st_index="1356" c2_end_index="1356" />
		  <connection_map name="part0_dimm_slot_1_dq57"  c1_st_index="389" c1_end_index="389" c2_st_index="1357" c2_end_index="1357" />
		  <connection_map name="part0_dimm_slot_1_dq58"  c1_st_index="390" c1_end_index="390" c2_st_index="1358" c2_end_index="1358" />
		  <connection_map name="part0_dimm_slot_1_dq59"  c1_st_index="391" c1_end_index="391" c2_st_index="1359" c2_end_index="1359" />
		  <connection_map name="part0_dimm_slot_1_dq60"  c1_st_index="392" c1_end_index="392" c2_st_index="1360" c2_end_index="1360" />
		  <connection_map name="part0_dimm_slot_1_dq61"  c1_st_index="393" c1_end_index="393" c2_st_index="1361" c2_end_index="1361" />
		  <connection_map name="part0_dimm_slot_1_dq62"  c1_st_index="394" c1_end_index="394" c2_st_index="1362" c2_end_index="1362" />
		  <connection_map name="part0_dimm_slot_1_dq63"  c1_st_index="395" c1_end_index="395" c2_st_index="1363" c2_end_index="1363" />

		  <connection_map name="part0_dimm_slot_1_cb0" c1_st_index="396" c1_end_index="396" c2_st_index="600"  c2_end_index="600" /> 
		  <connection_map name="part0_dimm_slot_1_cb1" c1_st_index="397" c1_end_index="397" c2_st_index="601"  c2_end_index="601" />  
		  <connection_map name="part0_dimm_slot_1_cb2" c1_st_index="398" c1_end_index="398" c2_st_index="602"  c2_end_index="602" /> 
		  <connection_map name="part0_dimm_slot_1_cb3" c1_st_index="399" c1_end_index="399" c2_st_index="603"  c2_end_index="603" /> 
		  <connection_map name="part0_dimm_slot_1_cb4" c1_st_index="400" c1_end_index="400" c2_st_index="604"  c2_end_index="604" />  
		  <connection_map name="part0_dimm_slot_1_cb5" c1_st_index="401" c1_end_index="401" c2_st_index="605"  c2_end_index="605" />
		  <connection_map name="part0_dimm_slot_1_cb6" c1_st_index="402" c1_end_index="402" c2_st_index="606"  c2_end_index="606" />
		  <connection_map name="part0_dimm_slot_1_cb7" c1_st_index="403" c1_end_index="403" c2_st_index="607"  c2_end_index="607" />

      
		<connection_map name="part0_dimm_slot_1_dqs_c0"  c1_st_index="404" c1_end_index="404" c2_st_index="1400" c2_end_index="1400" />
		<connection_map name="part0_dimm_slot_1_dqs_c1"  c1_st_index="406" c1_end_index="406" c2_st_index="1401" c2_end_index="1401" />
		<connection_map name="part0_dimm_slot_1_dqs_c2"  c1_st_index="408" c1_end_index="408" c2_st_index="1402" c2_end_index="1402" />
		<connection_map name="part0_dimm_slot_1_dqs_c3"  c1_st_index="410" c1_end_index="410" c2_st_index="1403" c2_end_index="1403" />
		<connection_map name="part0_dimm_slot_1_dqs_c4"  c1_st_index="412" c1_end_index="412" c2_st_index="1404" c2_end_index="1404" />
		<connection_map name="part0_dimm_slot_1_dqs_c5"  c1_st_index="414" c1_end_index="414" c2_st_index="1405" c2_end_index="1405" />
		<connection_map name="part0_dimm_slot_1_dqs_c6"  c1_st_index="416" c1_end_index="416" c2_st_index="1406" c2_end_index="1406" />
		<connection_map name="part0_dimm_slot_1_dqs_c7"  c1_st_index="418" c1_end_index="418" c2_st_index="1407" c2_end_index="1407" />
		<connection_map name="part0_dimm_slot_1_dqs_c8"  c1_st_index="420" c1_end_index="420" c2_st_index="1408" c2_end_index="1408" />
		<connection_map name="part0_dimm_slot_1_dqs_c9"  c1_st_index="422" c1_end_index="422" c2_st_index="1409" c2_end_index="1409" />
		<connection_map name="part0_dimm_slot_1_dqs_c10" c1_st_index="424" c1_end_index="424" c2_st_index="1410" c2_end_index="1410" />
		<connection_map name="part0_dimm_slot_1_dqs_c11" c1_st_index="426" c1_end_index="426" c2_st_index="1411" c2_end_index="1411" />
		<connection_map name="part0_dimm_slot_1_dqs_c12" c1_st_index="428" c1_end_index="428" c2_st_index="1412" c2_end_index="1412" />
		<connection_map name="part0_dimm_slot_1_dqs_c13" c1_st_index="430" c1_end_index="430" c2_st_index="1413" c2_end_index="1413" />
		<connection_map name="part0_dimm_slot_1_dqs_c14" c1_st_index="432" c1_end_index="432" c2_st_index="1414" c2_end_index="1414" />
		<connection_map name="part0_dimm_slot_1_dqs_c15" c1_st_index="434" c1_end_index="434" c2_st_index="1415" c2_end_index="1415" />
		<connection_map name="part0_dimm_slot_1_dqs_c16" c1_st_index="436" c1_end_index="436" c2_st_index="1416" c2_end_index="1416" />
		<connection_map name="part0_dimm_slot_1_dqs_c17" c1_st_index="438" c1_end_index="438" c2_st_index="1417" c2_end_index="1417" />

		<connection_map name="part0_dimm_slot_1_dqs_t0"  c1_st_index="405" c1_end_index="405" c2_st_index="1500" c2_end_index="1500" />
		<connection_map name="part0_dimm_slot_1_dqs_t1"  c1_st_index="407" c1_end_index="407" c2_st_index="1501" c2_end_index="1501" />
		<connection_map name="part0_dimm_slot_1_dqs_t2"  c1_st_index="409" c1_end_index="409" c2_st_index="1502" c2_end_index="1502" />
		<connection_map name="part0_dimm_slot_1_dqs_t3"  c1_st_index="411" c1_end_index="411" c2_st_index="1503" c2_end_index="1503" />
		<connection_map name="part0_dimm_slot_1_dqs_t4"  c1_st_index="413" c1_end_index="413" c2_st_index="1504" c2_end_index="1504" />
		<connection_map name="part0_dimm_slot_1_dqs_t5"  c1_st_index="415" c1_end_index="415" c2_st_index="1505" c2_end_index="1505" />
		<connection_map name="part0_dimm_slot_1_dqs_t6"  c1_st_index="417" c1_end_index="417" c2_st_index="1506" c2_end_index="1506" />
		<connection_map name="part0_dimm_slot_1_dqs_t7"  c1_st_index="419" c1_end_index="419" c2_st_index="1507" c2_end_index="1507" />
		<connection_map name="part0_dimm_slot_1_dqs_t8"  c1_st_index="421" c1_end_index="421" c2_st_index="1508" c2_end_index="1508" />
		<connection_map name="part0_dimm_slot_1_dqs_t9"  c1_st_index="423" c1_end_index="423" c2_st_index="1509" c2_end_index="1509" />
		<connection_map name="part0_dimm_slot_1_dqs_t10" c1_st_index="425" c1_end_index="425" c2_st_index="1510" c2_end_index="1510" />
		<connection_map name="part0_dimm_slot_1_dqs_t11" c1_st_index="427" c1_end_index="427" c2_st_index="1511" c2_end_index="1511" />
		<connection_map name="part0_dimm_slot_1_dqs_t12" c1_st_index="429" c1_end_index="429" c2_st_index="1512" c2_end_index="1512" />
		<connection_map name="part0_dimm_slot_1_dqs_t13" c1_st_index="431" c1_end_index="431" c2_st_index="1513" c2_end_index="1513" />
		<connection_map name="part0_dimm_slot_1_dqs_t14" c1_st_index="433" c1_end_index="433" c2_st_index="1514" c2_end_index="1514" />
		<connection_map name="part0_dimm_slot_1_dqs_t15" c1_st_index="435" c1_end_index="435" c2_st_index="1515" c2_end_index="1515" />
		<connection_map name="part0_dimm_slot_1_dqs_t16" c1_st_index="437" c1_end_index="437" c2_st_index="1516" c2_end_index="1516" />
		<connection_map name="part0_dimm_slot_1_dqs_t17" c1_st_index="439" c1_end_index="439" c2_st_index="1517" c2_end_index="1517" />      
		<connection_map name="part0_dimm_slot_1_odt0"    c1_st_index="440" c1_end_index="440" c2_st_index="1700" c2_end_index="1700" />
		<connection_map name="part0_dimm_slot_1_reset_n" c1_st_index="442" c1_end_index="442" c2_st_index="1900" c2_end_index="1900" />		
		<connection_map name="part0_dimm_slot_1_par"     c1_st_index="443" c1_end_index="443" c2_st_index="1800" c2_end_index="1800" />

    </connection>	
	
	
  </connections>
    
  
 <ip_associated_rules>
    <ip_associated_rule name="default">
	
	  <ip vendor="xilinx.com" library="ip" name="ddr4" version="*" ip_interface="C0_SYS_CLK"> 
		<associated_board_interfaces>
		  <associated_board_interface name="sysclk0" order="0"/> 
		  <associated_board_interface name="sysclk1" order="1"/> 
		</associated_board_interfaces>
       </ip> 
	   
	   <ip vendor="xilinx.com" library="ip" name="xdma" version="*" ip_interface="sys_rst_n">
          <associated_board_interfaces>
             <associated_board_interface name="pcie_perstn" order="0"/> 
          </associated_board_interfaces>
       </ip>
	   
	   <ip vendor="xilinx.com" library="ip" name="pcie4_uscale_plus" version="*" ip_interface="sys_rst_n">
          <associated_board_interfaces>
             <associated_board_interface name="pcie_perstn" order="0"/> 
          </associated_board_interfaces>
       </ip>	
       
       
         <ip vendor="xilinx.com" library="ip" name="qdma" version="*" ip_interface="sys_rst_n">
          <associated_board_interfaces>
             <associated_board_interface name="pcie_perstn" order="0"/> 
          </associated_board_interfaces>
       </ip>   
	   
	   <ip vendor="xilinx.com" library="ip" name="util_ds_buf" version="*" ip_interface="CLK_IN_D">
          <associated_board_interfaces>
             <associated_board_interface name="pcie_refclk" order="0"/> 
          </associated_board_interfaces>
       </ip>
	   
	   
		<ip vendor="xilinx.com" library="ip" name="xxv_ethernet" version="*" ip_interface="gt_serial_port">
          <associated_board_interfaces>
			<associated_board_interface name="qsfp0_1x" order="0"/> 
            <associated_board_interface name="qsfp0_2x" order="1"/> 
            <associated_board_interface name="qsfp0_3x" order="2"/> 
            <associated_board_interface name="qsfp0_4x" order="3"/>
			
			<associated_board_interface name="qsfp1_1x" order="4"/> 
            <associated_board_interface name="qsfp1_2x" order="5"/> 
            <associated_board_interface name="qsfp1_3x" order="6"/> 
            <associated_board_interface name="qsfp1_4x" order="7"/>	

			
          </associated_board_interfaces>
       </ip>
	   
	    
	  <ip vendor="xilinx.com" library="ip" name="usxgmii" version="*" ip_interface="gt_serial_port">
          <associated_board_interfaces>
			<associated_board_interface name="qsfp0_1x" order="0"/> 
            <associated_board_interface name="qsfp0_2x" order="1"/> 
            <associated_board_interface name="qsfp0_3x" order="2"/> 
            <associated_board_interface name="qsfp0_4x" order="3"/>
			
			<associated_board_interface name="qsfp1_1x" order="4"/> 
            <associated_board_interface name="qsfp1_2x" order="5"/> 
            <associated_board_interface name="qsfp1_3x" order="6"/> 
            <associated_board_interface name="qsfp1_4x" order="7"/>	
			
          </associated_board_interfaces>
       </ip>
	         
	   
   
	  <ip vendor="xilinx.com" library="ip" name="l_ethernet" version="*" ip_interface="gt_serial_port">
          <associated_board_interfaces>
             <associated_board_interface name="qsfp0_2x" order="0"/> 
			 <associated_board_interface name="qsfp0_4x" order="1"/> 
             <associated_board_interface name="qsfp1_2x" order="2"/> 
			 <associated_board_interface name="qsfp1_4x" order="3"/>              
	
          </associated_board_interfaces>
       </ip>
	   
   
	   
	  <ip vendor="xilinx.com" library="ip" name="cmac_usplus" version="*" ip_interface="gt_serial_port">
          <associated_board_interfaces>
			 <associated_board_interface name="qsfp0_4x" order="0"/> 			 
 			 <associated_board_interface name="qsfp1_4x" order="1"/> 			 			 

          </associated_board_interfaces>
      </ip>	   
	   
	   
		<ip vendor="xilinx.com" library="ip" name="xxv_ethernet" version="*" ip_interface="gt_ref_clk">
          <associated_board_interfaces>
             <associated_board_interface name="qsfp0_156mhz" order="0"/> 
             <associated_board_interface name="qsfp0_161mhz" order="1"/> 
             <associated_board_interface name="qsfp1_156mhz" order="2"/> 
             <associated_board_interface name="qsfp1_161mhz" order="3"/> 
          </associated_board_interfaces>
       </ip>	


		<ip vendor="xilinx.com" library="ip" name="usxgmii" version="*" ip_interface="gt_ref_clk">
          <associated_board_interfaces>
             <associated_board_interface name="qsfp0_156mhz" order="0"/> 
             <associated_board_interface name="qsfp0_161mhz" order="1"/> 
             <associated_board_interface name="qsfp1_156mhz" order="2"/> 
             <associated_board_interface name="qsfp1_161mhz" order="3"/> 
          </associated_board_interfaces>
       </ip>		   
	   
	   
		<ip vendor="xilinx.com" library="ip" name="l_ethernet" version="*" ip_interface="gt_ref_clk">
          <associated_board_interfaces>
             <associated_board_interface name="qsfp0_156mhz" order="0"/> 
             <associated_board_interface name="qsfp0_161mhz" order="1"/> 
             <associated_board_interface name="qsfp1_156mhz" order="2"/> 
             <associated_board_interface name="qsfp1_161mhz" order="3"/>  
          </associated_board_interfaces>
       </ip>	  

	   
	   
	   <ip vendor="xilinx.com" library="ip" name="cmac_usplus" version="*" ip_interface="gt_ref_clk">
          <associated_board_interfaces>
             <associated_board_interface name="qsfp0_156mhz" order="0"/> 
             <associated_board_interface name="qsfp0_161mhz" order="1"/> 
             <associated_board_interface name="qsfp1_156mhz" order="2"/> 
             <associated_board_interface name="qsfp1_161mhz" order="3"/> 
          </associated_board_interfaces>
      </ip>	   	   
   
    </ip_associated_rule>
 </ip_associated_rules>
  
</board>
