#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x27a5940 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x27a5ad0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x27982d0 .functor NOT 1, L_0x27f5ec0, C4<0>, C4<0>, C4<0>;
L_0x27f5cf0 .functor XOR 2, L_0x27f57e0, L_0x27f5c50, C4<00>, C4<00>;
L_0x27f5e00 .functor XOR 2, L_0x27f5cf0, L_0x27f5d60, C4<00>, C4<00>;
v0x27f0ef0_0 .net *"_ivl_10", 1 0, L_0x27f5d60;  1 drivers
v0x27f0ff0_0 .net *"_ivl_12", 1 0, L_0x27f5e00;  1 drivers
v0x27f10d0_0 .net *"_ivl_2", 1 0, L_0x27f4260;  1 drivers
v0x27f1190_0 .net *"_ivl_4", 1 0, L_0x27f57e0;  1 drivers
v0x27f1270_0 .net *"_ivl_6", 1 0, L_0x27f5c50;  1 drivers
v0x27f13a0_0 .net *"_ivl_8", 1 0, L_0x27f5cf0;  1 drivers
v0x27f1480_0 .net "a", 0 0, v0x27eda00_0;  1 drivers
v0x27f1520_0 .net "b", 0 0, v0x27edaa0_0;  1 drivers
v0x27f15c0_0 .net "c", 0 0, v0x27edb40_0;  1 drivers
v0x27f1660_0 .var "clk", 0 0;
v0x27f1700_0 .net "d", 0 0, v0x27edc80_0;  1 drivers
v0x27f17a0_0 .net "out_pos_dut", 0 0, L_0x27f5a00;  1 drivers
v0x27f1840_0 .net "out_pos_ref", 0 0, L_0x27f2d70;  1 drivers
v0x27f18e0_0 .net "out_sop_dut", 0 0, L_0x27f4580;  1 drivers
v0x27f1980_0 .net "out_sop_ref", 0 0, L_0x27c81b0;  1 drivers
v0x27f1a20_0 .var/2u "stats1", 223 0;
v0x27f1ac0_0 .var/2u "strobe", 0 0;
v0x27f1b60_0 .net "tb_match", 0 0, L_0x27f5ec0;  1 drivers
v0x27f1c30_0 .net "tb_mismatch", 0 0, L_0x27982d0;  1 drivers
v0x27f1cd0_0 .net "wavedrom_enable", 0 0, v0x27edf50_0;  1 drivers
v0x27f1da0_0 .net "wavedrom_title", 511 0, v0x27edff0_0;  1 drivers
L_0x27f4260 .concat [ 1 1 0 0], L_0x27f2d70, L_0x27c81b0;
L_0x27f57e0 .concat [ 1 1 0 0], L_0x27f2d70, L_0x27c81b0;
L_0x27f5c50 .concat [ 1 1 0 0], L_0x27f5a00, L_0x27f4580;
L_0x27f5d60 .concat [ 1 1 0 0], L_0x27f2d70, L_0x27c81b0;
L_0x27f5ec0 .cmp/eeq 2, L_0x27f4260, L_0x27f5e00;
S_0x27a5c60 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x27a5ad0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x27986b0 .functor AND 1, v0x27edb40_0, v0x27edc80_0, C4<1>, C4<1>;
L_0x2798a90 .functor NOT 1, v0x27eda00_0, C4<0>, C4<0>, C4<0>;
L_0x2798e70 .functor NOT 1, v0x27edaa0_0, C4<0>, C4<0>, C4<0>;
L_0x27990f0 .functor AND 1, L_0x2798a90, L_0x2798e70, C4<1>, C4<1>;
L_0x27b0560 .functor AND 1, L_0x27990f0, v0x27edb40_0, C4<1>, C4<1>;
L_0x27c81b0 .functor OR 1, L_0x27986b0, L_0x27b0560, C4<0>, C4<0>;
L_0x27f21f0 .functor NOT 1, v0x27edaa0_0, C4<0>, C4<0>, C4<0>;
L_0x27f2260 .functor OR 1, L_0x27f21f0, v0x27edc80_0, C4<0>, C4<0>;
L_0x27f2370 .functor AND 1, v0x27edb40_0, L_0x27f2260, C4<1>, C4<1>;
L_0x27f2430 .functor NOT 1, v0x27eda00_0, C4<0>, C4<0>, C4<0>;
L_0x27f2500 .functor OR 1, L_0x27f2430, v0x27edaa0_0, C4<0>, C4<0>;
L_0x27f2570 .functor AND 1, L_0x27f2370, L_0x27f2500, C4<1>, C4<1>;
L_0x27f26f0 .functor NOT 1, v0x27edaa0_0, C4<0>, C4<0>, C4<0>;
L_0x27f2760 .functor OR 1, L_0x27f26f0, v0x27edc80_0, C4<0>, C4<0>;
L_0x27f2680 .functor AND 1, v0x27edb40_0, L_0x27f2760, C4<1>, C4<1>;
L_0x27f28f0 .functor NOT 1, v0x27eda00_0, C4<0>, C4<0>, C4<0>;
L_0x27f29f0 .functor OR 1, L_0x27f28f0, v0x27edc80_0, C4<0>, C4<0>;
L_0x27f2ab0 .functor AND 1, L_0x27f2680, L_0x27f29f0, C4<1>, C4<1>;
L_0x27f2c60 .functor XNOR 1, L_0x27f2570, L_0x27f2ab0, C4<0>, C4<0>;
v0x2797c00_0 .net *"_ivl_0", 0 0, L_0x27986b0;  1 drivers
v0x2798000_0 .net *"_ivl_12", 0 0, L_0x27f21f0;  1 drivers
v0x27983e0_0 .net *"_ivl_14", 0 0, L_0x27f2260;  1 drivers
v0x27987c0_0 .net *"_ivl_16", 0 0, L_0x27f2370;  1 drivers
v0x2798ba0_0 .net *"_ivl_18", 0 0, L_0x27f2430;  1 drivers
v0x2798f80_0 .net *"_ivl_2", 0 0, L_0x2798a90;  1 drivers
v0x2799200_0 .net *"_ivl_20", 0 0, L_0x27f2500;  1 drivers
v0x27ebf70_0 .net *"_ivl_24", 0 0, L_0x27f26f0;  1 drivers
v0x27ec050_0 .net *"_ivl_26", 0 0, L_0x27f2760;  1 drivers
v0x27ec130_0 .net *"_ivl_28", 0 0, L_0x27f2680;  1 drivers
v0x27ec210_0 .net *"_ivl_30", 0 0, L_0x27f28f0;  1 drivers
v0x27ec2f0_0 .net *"_ivl_32", 0 0, L_0x27f29f0;  1 drivers
v0x27ec3d0_0 .net *"_ivl_36", 0 0, L_0x27f2c60;  1 drivers
L_0x7fcf4e054018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x27ec490_0 .net *"_ivl_38", 0 0, L_0x7fcf4e054018;  1 drivers
v0x27ec570_0 .net *"_ivl_4", 0 0, L_0x2798e70;  1 drivers
v0x27ec650_0 .net *"_ivl_6", 0 0, L_0x27990f0;  1 drivers
v0x27ec730_0 .net *"_ivl_8", 0 0, L_0x27b0560;  1 drivers
v0x27ec810_0 .net "a", 0 0, v0x27eda00_0;  alias, 1 drivers
v0x27ec8d0_0 .net "b", 0 0, v0x27edaa0_0;  alias, 1 drivers
v0x27ec990_0 .net "c", 0 0, v0x27edb40_0;  alias, 1 drivers
v0x27eca50_0 .net "d", 0 0, v0x27edc80_0;  alias, 1 drivers
v0x27ecb10_0 .net "out_pos", 0 0, L_0x27f2d70;  alias, 1 drivers
v0x27ecbd0_0 .net "out_sop", 0 0, L_0x27c81b0;  alias, 1 drivers
v0x27ecc90_0 .net "pos0", 0 0, L_0x27f2570;  1 drivers
v0x27ecd50_0 .net "pos1", 0 0, L_0x27f2ab0;  1 drivers
L_0x27f2d70 .functor MUXZ 1, L_0x7fcf4e054018, L_0x27f2570, L_0x27f2c60, C4<>;
S_0x27eced0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x27a5ad0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x27eda00_0 .var "a", 0 0;
v0x27edaa0_0 .var "b", 0 0;
v0x27edb40_0 .var "c", 0 0;
v0x27edbe0_0 .net "clk", 0 0, v0x27f1660_0;  1 drivers
v0x27edc80_0 .var "d", 0 0;
v0x27edd70_0 .var/2u "fail", 0 0;
v0x27ede10_0 .var/2u "fail1", 0 0;
v0x27edeb0_0 .net "tb_match", 0 0, L_0x27f5ec0;  alias, 1 drivers
v0x27edf50_0 .var "wavedrom_enable", 0 0;
v0x27edff0_0 .var "wavedrom_title", 511 0;
E_0x27a42b0/0 .event negedge, v0x27edbe0_0;
E_0x27a42b0/1 .event posedge, v0x27edbe0_0;
E_0x27a42b0 .event/or E_0x27a42b0/0, E_0x27a42b0/1;
S_0x27ed200 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x27eced0;
 .timescale -12 -12;
v0x27ed440_0 .var/2s "i", 31 0;
E_0x27a4150 .event posedge, v0x27edbe0_0;
S_0x27ed540 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x27eced0;
 .timescale -12 -12;
v0x27ed740_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x27ed820 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x27eced0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x27ee1d0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x27a5ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x27f2f20 .functor NOT 1, v0x27edaa0_0, C4<0>, C4<0>, C4<0>;
L_0x27f30c0 .functor AND 1, v0x27eda00_0, L_0x27f2f20, C4<1>, C4<1>;
L_0x27f31a0 .functor NOT 1, v0x27edb40_0, C4<0>, C4<0>, C4<0>;
L_0x27f3320 .functor AND 1, L_0x27f30c0, L_0x27f31a0, C4<1>, C4<1>;
L_0x27f3460 .functor NOT 1, v0x27edc80_0, C4<0>, C4<0>, C4<0>;
L_0x27f35e0 .functor AND 1, L_0x27f3320, L_0x27f3460, C4<1>, C4<1>;
L_0x27f3730 .functor NOT 1, v0x27eda00_0, C4<0>, C4<0>, C4<0>;
L_0x27f38b0 .functor AND 1, L_0x27f3730, v0x27edaa0_0, C4<1>, C4<1>;
L_0x27f39c0 .functor NOT 1, v0x27edb40_0, C4<0>, C4<0>, C4<0>;
L_0x27f3a30 .functor AND 1, L_0x27f38b0, L_0x27f39c0, C4<1>, C4<1>;
L_0x27f3ba0 .functor NOT 1, v0x27edc80_0, C4<0>, C4<0>, C4<0>;
L_0x27f3c10 .functor AND 1, L_0x27f3a30, L_0x27f3ba0, C4<1>, C4<1>;
L_0x27f3d40 .functor OR 1, L_0x27f35e0, L_0x27f3c10, C4<0>, C4<0>;
L_0x27f3e50 .functor NOT 1, v0x27eda00_0, C4<0>, C4<0>, C4<0>;
L_0x27f3cd0 .functor NOT 1, v0x27edaa0_0, C4<0>, C4<0>, C4<0>;
L_0x27f3f40 .functor AND 1, L_0x27f3e50, L_0x27f3cd0, C4<1>, C4<1>;
L_0x27f40e0 .functor NOT 1, v0x27edb40_0, C4<0>, C4<0>, C4<0>;
L_0x27f4150 .functor AND 1, L_0x27f3f40, L_0x27f40e0, C4<1>, C4<1>;
L_0x27f4300 .functor AND 1, L_0x27f4150, v0x27edc80_0, C4<1>, C4<1>;
L_0x27f43c0 .functor OR 1, L_0x27f3d40, L_0x27f4300, C4<0>, C4<0>;
L_0x27f4580 .functor NOT 1, L_0x27f43c0, C4<0>, C4<0>, C4<0>;
L_0x27f4690 .functor NOT 1, v0x27eda00_0, C4<0>, C4<0>, C4<0>;
L_0x27f47c0 .functor AND 1, L_0x27f4690, v0x27edaa0_0, C4<1>, C4<1>;
L_0x27f4880 .functor OR 1, v0x27eda00_0, L_0x27f47c0, C4<0>, C4<0>;
L_0x27f4a10 .functor NOT 1, v0x27eda00_0, C4<0>, C4<0>, C4<0>;
L_0x27f4a80 .functor NOT 1, v0x27edaa0_0, C4<0>, C4<0>, C4<0>;
L_0x27f4bd0 .functor AND 1, L_0x27f4a10, L_0x27f4a80, C4<1>, C4<1>;
L_0x27f4ce0 .functor NOT 1, v0x27edc80_0, C4<0>, C4<0>, C4<0>;
L_0x27f4e40 .functor AND 1, L_0x27f4bd0, L_0x27f4ce0, C4<1>, C4<1>;
L_0x27f4f50 .functor OR 1, L_0x27f4880, L_0x27f4e40, C4<0>, C4<0>;
L_0x27f5160 .functor AND 1, v0x27edaa0_0, v0x27edb40_0, C4<1>, C4<1>;
L_0x27f51d0 .functor AND 1, L_0x27f5160, v0x27edc80_0, C4<1>, C4<1>;
L_0x27f53a0 .functor OR 1, L_0x27f4f50, L_0x27f51d0, C4<0>, C4<0>;
L_0x27f54b0 .functor NOT 1, v0x27eda00_0, C4<0>, C4<0>, C4<0>;
L_0x27f5640 .functor AND 1, L_0x27f54b0, v0x27edb40_0, C4<1>, C4<1>;
L_0x27f5700 .functor AND 1, L_0x27f5640, v0x27edc80_0, C4<1>, C4<1>;
L_0x27f58f0 .functor OR 1, L_0x27f53a0, L_0x27f5700, C4<0>, C4<0>;
L_0x27f5a00 .functor NOT 1, L_0x27f58f0, C4<0>, C4<0>, C4<0>;
v0x27ee390_0 .net *"_ivl_0", 0 0, L_0x27f2f20;  1 drivers
v0x27ee470_0 .net *"_ivl_10", 0 0, L_0x27f35e0;  1 drivers
v0x27ee550_0 .net *"_ivl_12", 0 0, L_0x27f3730;  1 drivers
v0x27ee640_0 .net *"_ivl_14", 0 0, L_0x27f38b0;  1 drivers
v0x27ee720_0 .net *"_ivl_16", 0 0, L_0x27f39c0;  1 drivers
v0x27ee850_0 .net *"_ivl_18", 0 0, L_0x27f3a30;  1 drivers
v0x27ee930_0 .net *"_ivl_2", 0 0, L_0x27f30c0;  1 drivers
v0x27eea10_0 .net *"_ivl_20", 0 0, L_0x27f3ba0;  1 drivers
v0x27eeaf0_0 .net *"_ivl_22", 0 0, L_0x27f3c10;  1 drivers
v0x27eec60_0 .net *"_ivl_24", 0 0, L_0x27f3d40;  1 drivers
v0x27eed40_0 .net *"_ivl_26", 0 0, L_0x27f3e50;  1 drivers
v0x27eee20_0 .net *"_ivl_28", 0 0, L_0x27f3cd0;  1 drivers
v0x27eef00_0 .net *"_ivl_30", 0 0, L_0x27f3f40;  1 drivers
v0x27eefe0_0 .net *"_ivl_32", 0 0, L_0x27f40e0;  1 drivers
v0x27ef0c0_0 .net *"_ivl_34", 0 0, L_0x27f4150;  1 drivers
v0x27ef1a0_0 .net *"_ivl_36", 0 0, L_0x27f4300;  1 drivers
v0x27ef280_0 .net *"_ivl_38", 0 0, L_0x27f43c0;  1 drivers
v0x27ef470_0 .net *"_ivl_4", 0 0, L_0x27f31a0;  1 drivers
v0x27ef550_0 .net *"_ivl_42", 0 0, L_0x27f4690;  1 drivers
v0x27ef630_0 .net *"_ivl_44", 0 0, L_0x27f47c0;  1 drivers
v0x27ef710_0 .net *"_ivl_46", 0 0, L_0x27f4880;  1 drivers
v0x27ef7f0_0 .net *"_ivl_48", 0 0, L_0x27f4a10;  1 drivers
v0x27ef8d0_0 .net *"_ivl_50", 0 0, L_0x27f4a80;  1 drivers
v0x27ef9b0_0 .net *"_ivl_52", 0 0, L_0x27f4bd0;  1 drivers
v0x27efa90_0 .net *"_ivl_54", 0 0, L_0x27f4ce0;  1 drivers
v0x27efb70_0 .net *"_ivl_56", 0 0, L_0x27f4e40;  1 drivers
v0x27efc50_0 .net *"_ivl_58", 0 0, L_0x27f4f50;  1 drivers
v0x27efd30_0 .net *"_ivl_6", 0 0, L_0x27f3320;  1 drivers
v0x27efe10_0 .net *"_ivl_60", 0 0, L_0x27f5160;  1 drivers
v0x27efef0_0 .net *"_ivl_62", 0 0, L_0x27f51d0;  1 drivers
v0x27effd0_0 .net *"_ivl_64", 0 0, L_0x27f53a0;  1 drivers
v0x27f00b0_0 .net *"_ivl_66", 0 0, L_0x27f54b0;  1 drivers
v0x27f0190_0 .net *"_ivl_68", 0 0, L_0x27f5640;  1 drivers
v0x27f0480_0 .net *"_ivl_70", 0 0, L_0x27f5700;  1 drivers
v0x27f0560_0 .net *"_ivl_72", 0 0, L_0x27f58f0;  1 drivers
v0x27f0640_0 .net *"_ivl_8", 0 0, L_0x27f3460;  1 drivers
v0x27f0720_0 .net "a", 0 0, v0x27eda00_0;  alias, 1 drivers
v0x27f07c0_0 .net "b", 0 0, v0x27edaa0_0;  alias, 1 drivers
v0x27f08b0_0 .net "c", 0 0, v0x27edb40_0;  alias, 1 drivers
v0x27f09a0_0 .net "d", 0 0, v0x27edc80_0;  alias, 1 drivers
v0x27f0a90_0 .net "out_pos", 0 0, L_0x27f5a00;  alias, 1 drivers
v0x27f0b50_0 .net "out_sop", 0 0, L_0x27f4580;  alias, 1 drivers
S_0x27f0cd0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x27a5ad0;
 .timescale -12 -12;
E_0x278d9f0 .event anyedge, v0x27f1ac0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27f1ac0_0;
    %nor/r;
    %assign/vec4 v0x27f1ac0_0, 0;
    %wait E_0x278d9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27eced0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27edd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ede10_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x27eced0;
T_4 ;
    %wait E_0x27a42b0;
    %load/vec4 v0x27edeb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27edd70_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x27eced0;
T_5 ;
    %wait E_0x27a4150;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27edc80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27edb40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27edaa0_0, 0;
    %assign/vec4 v0x27eda00_0, 0;
    %wait E_0x27a4150;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27edc80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27edb40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27edaa0_0, 0;
    %assign/vec4 v0x27eda00_0, 0;
    %wait E_0x27a4150;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27edc80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27edb40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27edaa0_0, 0;
    %assign/vec4 v0x27eda00_0, 0;
    %wait E_0x27a4150;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27edc80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27edb40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27edaa0_0, 0;
    %assign/vec4 v0x27eda00_0, 0;
    %wait E_0x27a4150;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27edc80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27edb40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27edaa0_0, 0;
    %assign/vec4 v0x27eda00_0, 0;
    %wait E_0x27a4150;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27edc80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27edb40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27edaa0_0, 0;
    %assign/vec4 v0x27eda00_0, 0;
    %wait E_0x27a4150;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27edc80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27edb40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27edaa0_0, 0;
    %assign/vec4 v0x27eda00_0, 0;
    %wait E_0x27a4150;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27edc80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27edb40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27edaa0_0, 0;
    %assign/vec4 v0x27eda00_0, 0;
    %wait E_0x27a4150;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27edc80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27edb40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27edaa0_0, 0;
    %assign/vec4 v0x27eda00_0, 0;
    %wait E_0x27a4150;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27edc80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27edb40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27edaa0_0, 0;
    %assign/vec4 v0x27eda00_0, 0;
    %wait E_0x27a4150;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27edc80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27edb40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27edaa0_0, 0;
    %assign/vec4 v0x27eda00_0, 0;
    %wait E_0x27a4150;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27edc80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27edb40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27edaa0_0, 0;
    %assign/vec4 v0x27eda00_0, 0;
    %wait E_0x27a4150;
    %load/vec4 v0x27edd70_0;
    %store/vec4 v0x27ede10_0, 0, 1;
    %fork t_1, S_0x27ed200;
    %jmp t_0;
    .scope S_0x27ed200;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27ed440_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x27ed440_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x27a4150;
    %load/vec4 v0x27ed440_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x27edc80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27edb40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27edaa0_0, 0;
    %assign/vec4 v0x27eda00_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27ed440_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x27ed440_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x27eced0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27a42b0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x27edc80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27edb40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27edaa0_0, 0;
    %assign/vec4 v0x27eda00_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x27edd70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x27ede10_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x27a5ad0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27f1660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27f1ac0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x27a5ad0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x27f1660_0;
    %inv;
    %store/vec4 v0x27f1660_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x27a5ad0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27edbe0_0, v0x27f1c30_0, v0x27f1480_0, v0x27f1520_0, v0x27f15c0_0, v0x27f1700_0, v0x27f1980_0, v0x27f18e0_0, v0x27f1840_0, v0x27f17a0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x27a5ad0;
T_9 ;
    %load/vec4 v0x27f1a20_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x27f1a20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27f1a20_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x27f1a20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x27f1a20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27f1a20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x27f1a20_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27f1a20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27f1a20_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27f1a20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x27a5ad0;
T_10 ;
    %wait E_0x27a42b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27f1a20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f1a20_0, 4, 32;
    %load/vec4 v0x27f1b60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x27f1a20_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f1a20_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27f1a20_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f1a20_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x27f1980_0;
    %load/vec4 v0x27f1980_0;
    %load/vec4 v0x27f18e0_0;
    %xor;
    %load/vec4 v0x27f1980_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x27f1a20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f1a20_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x27f1a20_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f1a20_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x27f1840_0;
    %load/vec4 v0x27f1840_0;
    %load/vec4 v0x27f17a0_0;
    %xor;
    %load/vec4 v0x27f1840_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x27f1a20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f1a20_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x27f1a20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f1a20_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/ece241_2013_q2/iter0/response45/top_module.sv";
