# zsim stats
===
root: # Stats
 contention: # Contention simulation stats
  domain-0: # Domain stats
   time: 121821495 # Weave simulation time
 time: # Simulator time breakdown
  init: 7347979963492
  bound: 16234584656
  weave: 3162704301
  ff: 0
 trigger: 20000 # Reason for this stats dump
 phase: 8543 # Simulated phases
 westmere: # Core stats
  westmere-0: # Core stats
   cycles: 85430087 # Simulated unhalted cycles
   cCycles: 1091568 # Cycles due to contention stalls
   instrs: 100009204 # Simulated instructions
   uops: 110840591 # Retired micro-ops
   bbls: 22622446 # Basic blocks
   approxInstrs: 154687 # Instrs with approx uop decoding
   mispredBranches: 2026434 # Mispredicted branches
   condBranches: 18806104 # conditional branches
 l1i: # Cache stats
  l1i-0: # Filter cache stats
   fhGETS: 30434946 # Filtered GETS hits
   fhGETX: 0 # Filtered GETX hits
   hGETS: 2847358 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 73002 # GETS misses
   mGETXIM: 0 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 795846 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l1d: # Cache stats
  l1d-0: # Filter cache stats
   fhGETS: 20169347 # Filtered GETS hits
   fhGETX: 7107469 # Filtered GETX hits
   hGETS: 4106635 # GETS hits
   hGETX: 1622557 # GETX hits
   mGETS: 88033 # GETS misses
   mGETXIM: 46663 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 5502722 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l2: # Cache stats
  l2-0: # Cache stats
   hGETS: 124891 # GETS hits
   hGETX: 42755 # GETX hits
   mGETS: 36144 # GETS misses
   mGETXIM: 3908 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 126957 # Clean evictions (from lower level)
   PUTX: 79739 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 4221588 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l3: # Cache stats
  l3-0: # Cache stats
   hGETS: 2575 # GETS hits
   hGETX: 1251 # GETX hits
   mGETS: 33569 # GETS misses
   mGETXIM: 2657 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 6885 # Clean evictions (from lower level)
   PUTX: 29071 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 3260340 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 mem: # Memory controller stats
  mem-0: # Memory controller stats
   rd: 9057 # Read requests
   wr: 1090 # Write requests
   rdlat: 1220632 # Total latency experienced by read requests
   wrlat: 152766 # Total latency experienced by write requests
   rdhits: 5 # Read row hits
   wrhits: 0 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 2
    13: 8765
    14: 59
    15: 41
    16: 27
    17: 6
    18: 4
    19: 4
    20: 7
    21: 5
    22: 8
    23: 4
    24: 7
    25: 19
    26: 6
    27: 7
    28: 2
    29: 9
    30: 2
    31: 5
    32: 2
    33: 3
    34: 11
    35: 6
    36: 7
    37: 8
    38: 6
    39: 8
    40: 8
    41: 1
    42: 5
    43: 2
    44: 1
    45: 0
    46: 0
    47: 0
    48: 0
    49: 0
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-1: # Memory controller stats
   rd: 9108 # Read requests
   wr: 1121 # Write requests
   rdlat: 1222030 # Total latency experienced by read requests
   wrlat: 157960 # Total latency experienced by write requests
   rdhits: 4 # Read row hits
   wrhits: 0 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 8856
    14: 39
    15: 46
    16: 29
    17: 5
    18: 5
    19: 5
    20: 4
    21: 5
    22: 4
    23: 3
    24: 4
    25: 13
    26: 7
    27: 3
    28: 9
    29: 4
    30: 12
    31: 5
    32: 4
    33: 7
    34: 5
    35: 5
    36: 4
    37: 4
    38: 5
    39: 3
    40: 5
    41: 4
    42: 4
    43: 0
    44: 0
    45: 0
    46: 0
    47: 0
    48: 0
    49: 0
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-2: # Memory controller stats
   rd: 9067 # Read requests
   wr: 1052 # Write requests
   rdlat: 1217142 # Total latency experienced by read requests
   wrlat: 149353 # Total latency experienced by write requests
   rdhits: 4 # Read row hits
   wrhits: 0 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 8834
    14: 44
    15: 26
    16: 23
    17: 5
    18: 5
    19: 2
    20: 7
    21: 8
    22: 7
    23: 4
    24: 6
    25: 12
    26: 5
    27: 2
    28: 4
    29: 5
    30: 5
    31: 7
    32: 7
    33: 5
    34: 6
    35: 4
    36: 3
    37: 7
    38: 2
    39: 3
    40: 6
    41: 3
    42: 7
    43: 3
    44: 0
    45: 0
    46: 0
    47: 0
    48: 0
    49: 0
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-3: # Memory controller stats
   rd: 8994 # Read requests
   wr: 1101 # Write requests
   rdlat: 1205538 # Total latency experienced by read requests
   wrlat: 152555 # Total latency experienced by write requests
   rdhits: 2 # Read row hits
   wrhits: 0 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 8782
    14: 37
    15: 25
    16: 23
    17: 7
    18: 2
    19: 3
    20: 6
    21: 3
    22: 6
    23: 5
    24: 5
    25: 10
    26: 3
    27: 6
    28: 5
    29: 2
    30: 6
    31: 2
    32: 5
    33: 3
    34: 3
    35: 7
    36: 6
    37: 5
    38: 5
    39: 5
    40: 6
    41: 6
    42: 4
    43: 1
    44: 0
    45: 0
    46: 0
    47: 0
    48: 0
    49: 0
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
 sched: # Scheduler stats
  thCr: 1 # Threads created
  thFn: 1 # Threads finished
  schedEvs: 1 # Schedule events
  waitEvs: 0 # Wait events
  handoffEvs: 0 # Handoff events
  sleepEvs: 0 # Sleep events
  idlePhases: 0 # Phases with no thread active
  idlePeriods: 0 # Periods with no thread active
  occHist: # Occupancy histogram
   0: 0
   1: 8543
  rqSzHist: # Run queue size histogram
   0: 8543
   1: 0
   2: 0
   3: 0
   4: 0
   5: 0
   6: 0
   7: 0
   8: 0
   9: 0
   10: 0
   11: 0
   12: 0
   13: 0
   14: 0
   15: 0
   16: 0
 procCycles: # Per-process unhalted core cycles
  0: 85430087
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 procInstrs: # Per-process instructions
  0: 100009204
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 heartbeats: # Per-process heartbeats
  0: 0
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
===
root: # Stats
 contention: # Contention simulation stats
  domain-0: # Domain stats
   time: 133663278 # Weave simulation time
 time: # Simulator time breakdown
  init: 9504193643718
  bound: 18209351000
  weave: 12788420313
  ff: 0
 trigger: 20000 # Reason for this stats dump
 phase: 8543 # Simulated phases
 westmere: # Core stats
  westmere-0: # Core stats
   cycles: 85430090 # Simulated unhalted cycles
   cCycles: 1088740 # Cycles due to contention stalls
   instrs: 100008813 # Simulated instructions
   uops: 110840145 # Retired micro-ops
   bbls: 22622369 # Basic blocks
   approxInstrs: 154686 # Instrs with approx uop decoding
   mispredBranches: 2026425 # Mispredicted branches
   condBranches: 18806037 # conditional branches
 l1i: # Cache stats
  l1i-0: # Filter cache stats
   fhGETS: 30434863 # Filtered GETS hits
   fhGETX: 0 # Filtered GETX hits
   hGETS: 2847359 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 73003 # GETS misses
   mGETXIM: 0 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 795742 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l1d: # Cache stats
  l1d-0: # Filter cache stats
   fhGETS: 20169271 # Filtered GETS hits
   fhGETX: 7107461 # Filtered GETX hits
   hGETS: 4106616 # GETS hits
   hGETX: 1622554 # GETX hits
   mGETS: 88033 # GETS misses
   mGETXIM: 46663 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 5502398 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l2: # Cache stats
  l2-0: # Cache stats
   hGETS: 124854 # GETS hits
   hGETX: 42755 # GETX hits
   mGETS: 36182 # GETS misses
   mGETXIM: 3908 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 126958 # Clean evictions (from lower level)
   PUTX: 79739 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 4221150 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l3: # Cache stats
  l3-0: # Cache stats
   hGETS: 2627 # GETS hits
   hGETX: 1252 # GETX hits
   mGETS: 33555 # GETS misses
   mGETXIM: 2656 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 6897 # Clean evictions (from lower level)
   PUTX: 29097 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 3258990 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 mem: # Memory controller stats
  mem-0: # Memory controller stats
   rd: 9058 # Read requests
   wr: 1093 # Write requests
   rdlat: 1220116 # Total latency experienced by read requests
   wrlat: 152954 # Total latency experienced by write requests
   rdhits: 5 # Read row hits
   wrhits: 0 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 2
    13: 8776
    14: 55
    15: 45
    16: 19
    17: 11
    18: 7
    19: 1
    20: 7
    21: 3
    22: 5
    23: 2
    24: 9
    25: 13
    26: 7
    27: 8
    28: 7
    29: 4
    30: 7
    31: 8
    32: 2
    33: 7
    34: 3
    35: 4
    36: 6
    37: 4
    38: 8
    39: 4
    40: 6
    41: 10
    42: 5
    43: 1
    44: 0
    45: 0
    46: 0
    47: 0
    48: 1
    49: 0
    50: 0
    51: 1
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-1: # Memory controller stats
   rd: 9101 # Read requests
   wr: 1118 # Write requests
   rdlat: 1221712 # Total latency experienced by read requests
   wrlat: 156739 # Total latency experienced by write requests
   rdhits: 4 # Read row hits
   wrhits: 0 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 8867
    14: 41
    15: 28
    16: 24
    17: 5
    18: 9
    19: 1
    20: 3
    21: 5
    22: 4
    23: 4
    24: 5
    25: 17
    26: 2
    27: 5
    28: 7
    29: 2
    30: 9
    31: 7
    32: 8
    33: 3
    34: 5
    35: 6
    36: 3
    37: 8
    38: 2
    39: 5
    40: 4
    41: 5
    42: 2
    43: 4
    44: 0
    45: 0
    46: 0
    47: 0
    48: 0
    49: 0
    50: 0
    51: 0
    52: 0
    53: 1
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-2: # Memory controller stats
   rd: 9067 # Read requests
   wr: 1047 # Write requests
   rdlat: 1215199 # Total latency experienced by read requests
   wrlat: 145804 # Total latency experienced by write requests
   rdhits: 4 # Read row hits
   wrhits: 0 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 8837
    14: 46
    15: 40
    16: 18
    17: 5
    18: 4
    19: 3
    20: 6
    21: 6
    22: 3
    23: 3
    24: 5
    25: 14
    26: 7
    27: 5
    28: 3
    29: 4
    30: 1
    31: 5
    32: 5
    33: 4
    34: 4
    35: 5
    36: 4
    37: 2
    38: 6
    39: 2
    40: 2
    41: 5
    42: 9
    43: 3
    44: 1
    45: 0
    46: 0
    47: 0
    48: 0
    49: 0
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-3: # Memory controller stats
   rd: 8985 # Read requests
   wr: 1071 # Write requests
   rdlat: 1205239 # Total latency experienced by read requests
   wrlat: 149798 # Total latency experienced by write requests
   rdhits: 2 # Read row hits
   wrhits: 0 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 8769
    14: 43
    15: 27
    16: 20
    17: 0
    18: 2
    19: 3
    20: 8
    21: 3
    22: 4
    23: 9
    24: 2
    25: 11
    26: 5
    27: 6
    28: 2
    29: 4
    30: 8
    31: 4
    32: 3
    33: 3
    34: 4
    35: 4
    36: 1
    37: 8
    38: 6
    39: 8
    40: 7
    41: 4
    42: 4
    43: 3
    44: 0
    45: 0
    46: 0
    47: 0
    48: 0
    49: 0
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
 sched: # Scheduler stats
  thCr: 1 # Threads created
  thFn: 1 # Threads finished
  schedEvs: 1 # Schedule events
  waitEvs: 0 # Wait events
  handoffEvs: 0 # Handoff events
  sleepEvs: 0 # Sleep events
  idlePhases: 0 # Phases with no thread active
  idlePeriods: 0 # Periods with no thread active
  occHist: # Occupancy histogram
   0: 0
   1: 8543
  rqSzHist: # Run queue size histogram
   0: 8543
   1: 0
   2: 0
   3: 0
   4: 0
   5: 0
   6: 0
   7: 0
   8: 0
   9: 0
   10: 0
   11: 0
   12: 0
   13: 0
   14: 0
   15: 0
   16: 0
 procCycles: # Per-process unhalted core cycles
  0: 85430090
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 procInstrs: # Per-process instructions
  0: 100008813
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 heartbeats: # Per-process heartbeats
  0: 0
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
===
root: # Stats
 contention: # Contention simulation stats
  domain-0: # Domain stats
   time: 116740305 # Weave simulation time
 time: # Simulator time breakdown
  init: 9669063484187
  bound: 20443829602
  weave: 7677008926
  ff: 0
 trigger: 20000 # Reason for this stats dump
 phase: 8543 # Simulated phases
 westmere: # Core stats
  westmere-0: # Core stats
   cycles: 85430090 # Simulated unhalted cycles
   cCycles: 1088740 # Cycles due to contention stalls
   instrs: 100008813 # Simulated instructions
   uops: 110840145 # Retired micro-ops
   bbls: 22622369 # Basic blocks
   approxInstrs: 154686 # Instrs with approx uop decoding
   mispredBranches: 2026425 # Mispredicted branches
   condBranches: 18806037 # conditional branches
 l1i: # Cache stats
  l1i-0: # Filter cache stats
   fhGETS: 30434863 # Filtered GETS hits
   fhGETX: 0 # Filtered GETX hits
   hGETS: 2847359 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 73003 # GETS misses
   mGETXIM: 0 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 795742 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l1d: # Cache stats
  l1d-0: # Filter cache stats
   fhGETS: 20169271 # Filtered GETS hits
   fhGETX: 7107461 # Filtered GETX hits
   hGETS: 4106616 # GETS hits
   hGETX: 1622554 # GETX hits
   mGETS: 88033 # GETS misses
   mGETXIM: 46663 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 5502398 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l2: # Cache stats
  l2-0: # Cache stats
   hGETS: 124854 # GETS hits
   hGETX: 42755 # GETX hits
   mGETS: 36182 # GETS misses
   mGETXIM: 3908 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 126958 # Clean evictions (from lower level)
   PUTX: 79739 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 4221150 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l3: # Cache stats
  l3-0: # Cache stats
   hGETS: 2627 # GETS hits
   hGETX: 1252 # GETX hits
   mGETS: 33555 # GETS misses
   mGETXIM: 2656 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 6897 # Clean evictions (from lower level)
   PUTX: 29097 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 3258990 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 mem: # Memory controller stats
  mem-0: # Memory controller stats
   rd: 9058 # Read requests
   wr: 1093 # Write requests
   rdlat: 1220116 # Total latency experienced by read requests
   wrlat: 152954 # Total latency experienced by write requests
   rdhits: 5 # Read row hits
   wrhits: 0 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 2
    13: 8776
    14: 55
    15: 45
    16: 19
    17: 11
    18: 7
    19: 1
    20: 7
    21: 3
    22: 5
    23: 2
    24: 9
    25: 13
    26: 7
    27: 8
    28: 7
    29: 4
    30: 7
    31: 8
    32: 2
    33: 7
    34: 3
    35: 4
    36: 6
    37: 4
    38: 8
    39: 4
    40: 6
    41: 10
    42: 5
    43: 1
    44: 0
    45: 0
    46: 0
    47: 0
    48: 1
    49: 0
    50: 0
    51: 1
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-1: # Memory controller stats
   rd: 9101 # Read requests
   wr: 1118 # Write requests
   rdlat: 1221712 # Total latency experienced by read requests
   wrlat: 156739 # Total latency experienced by write requests
   rdhits: 4 # Read row hits
   wrhits: 0 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 8867
    14: 41
    15: 28
    16: 24
    17: 5
    18: 9
    19: 1
    20: 3
    21: 5
    22: 4
    23: 4
    24: 5
    25: 17
    26: 2
    27: 5
    28: 7
    29: 2
    30: 9
    31: 7
    32: 8
    33: 3
    34: 5
    35: 6
    36: 3
    37: 8
    38: 2
    39: 5
    40: 4
    41: 5
    42: 2
    43: 4
    44: 0
    45: 0
    46: 0
    47: 0
    48: 0
    49: 0
    50: 0
    51: 0
    52: 0
    53: 1
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-2: # Memory controller stats
   rd: 9067 # Read requests
   wr: 1047 # Write requests
   rdlat: 1215199 # Total latency experienced by read requests
   wrlat: 145804 # Total latency experienced by write requests
   rdhits: 4 # Read row hits
   wrhits: 0 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 8837
    14: 46
    15: 40
    16: 18
    17: 5
    18: 4
    19: 3
    20: 6
    21: 6
    22: 3
    23: 3
    24: 5
    25: 14
    26: 7
    27: 5
    28: 3
    29: 4
    30: 1
    31: 5
    32: 5
    33: 4
    34: 4
    35: 5
    36: 4
    37: 2
    38: 6
    39: 2
    40: 2
    41: 5
    42: 9
    43: 3
    44: 1
    45: 0
    46: 0
    47: 0
    48: 0
    49: 0
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-3: # Memory controller stats
   rd: 8985 # Read requests
   wr: 1071 # Write requests
   rdlat: 1205239 # Total latency experienced by read requests
   wrlat: 149798 # Total latency experienced by write requests
   rdhits: 2 # Read row hits
   wrhits: 0 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 8769
    14: 43
    15: 27
    16: 20
    17: 0
    18: 2
    19: 3
    20: 8
    21: 3
    22: 4
    23: 9
    24: 2
    25: 11
    26: 5
    27: 6
    28: 2
    29: 4
    30: 8
    31: 4
    32: 3
    33: 3
    34: 4
    35: 4
    36: 1
    37: 8
    38: 6
    39: 8
    40: 7
    41: 4
    42: 4
    43: 3
    44: 0
    45: 0
    46: 0
    47: 0
    48: 0
    49: 0
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
 sched: # Scheduler stats
  thCr: 1 # Threads created
  thFn: 1 # Threads finished
  schedEvs: 1 # Schedule events
  waitEvs: 0 # Wait events
  handoffEvs: 0 # Handoff events
  sleepEvs: 0 # Sleep events
  idlePhases: 0 # Phases with no thread active
  idlePeriods: 0 # Periods with no thread active
  occHist: # Occupancy histogram
   0: 0
   1: 8543
  rqSzHist: # Run queue size histogram
   0: 8543
   1: 0
   2: 0
   3: 0
   4: 0
   5: 0
   6: 0
   7: 0
   8: 0
   9: 0
   10: 0
   11: 0
   12: 0
   13: 0
   14: 0
   15: 0
   16: 0
 procCycles: # Per-process unhalted core cycles
  0: 85430090
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 procInstrs: # Per-process instructions
  0: 100008813
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 heartbeats: # Per-process heartbeats
  0: 0
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
===
root: # Stats
 contention: # Contention simulation stats
  domain-0: # Domain stats
   time: 111671720 # Weave simulation time
 time: # Simulator time breakdown
  init: 9693483575612
  bound: 23615738769
  weave: 5887887567
  ff: 0
 trigger: 20000 # Reason for this stats dump
 phase: 8543 # Simulated phases
 westmere: # Core stats
  westmere-0: # Core stats
   cycles: 85430090 # Simulated unhalted cycles
   cCycles: 1088740 # Cycles due to contention stalls
   instrs: 100008813 # Simulated instructions
   uops: 110840145 # Retired micro-ops
   bbls: 22622369 # Basic blocks
   approxInstrs: 154686 # Instrs with approx uop decoding
   mispredBranches: 2026425 # Mispredicted branches
   condBranches: 18806037 # conditional branches
 l1i: # Cache stats
  l1i-0: # Filter cache stats
   fhGETS: 30434863 # Filtered GETS hits
   fhGETX: 0 # Filtered GETX hits
   hGETS: 2847359 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 73003 # GETS misses
   mGETXIM: 0 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 795742 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l1d: # Cache stats
  l1d-0: # Filter cache stats
   fhGETS: 20169271 # Filtered GETS hits
   fhGETX: 7107461 # Filtered GETX hits
   hGETS: 4106616 # GETS hits
   hGETX: 1622554 # GETX hits
   mGETS: 88033 # GETS misses
   mGETXIM: 46663 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 5502398 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l2: # Cache stats
  l2-0: # Cache stats
   hGETS: 124854 # GETS hits
   hGETX: 42755 # GETX hits
   mGETS: 36182 # GETS misses
   mGETXIM: 3908 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 126958 # Clean evictions (from lower level)
   PUTX: 79739 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 4221150 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l3: # Cache stats
  l3-0: # Cache stats
   hGETS: 2627 # GETS hits
   hGETX: 1252 # GETX hits
   mGETS: 33555 # GETS misses
   mGETXIM: 2656 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 6897 # Clean evictions (from lower level)
   PUTX: 29097 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 3258990 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 mem: # Memory controller stats
  mem-0: # Memory controller stats
   rd: 9058 # Read requests
   wr: 1093 # Write requests
   rdlat: 1220116 # Total latency experienced by read requests
   wrlat: 152954 # Total latency experienced by write requests
   rdhits: 5 # Read row hits
   wrhits: 0 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 2
    13: 8776
    14: 55
    15: 45
    16: 19
    17: 11
    18: 7
    19: 1
    20: 7
    21: 3
    22: 5
    23: 2
    24: 9
    25: 13
    26: 7
    27: 8
    28: 7
    29: 4
    30: 7
    31: 8
    32: 2
    33: 7
    34: 3
    35: 4
    36: 6
    37: 4
    38: 8
    39: 4
    40: 6
    41: 10
    42: 5
    43: 1
    44: 0
    45: 0
    46: 0
    47: 0
    48: 1
    49: 0
    50: 0
    51: 1
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-1: # Memory controller stats
   rd: 9101 # Read requests
   wr: 1118 # Write requests
   rdlat: 1221712 # Total latency experienced by read requests
   wrlat: 156739 # Total latency experienced by write requests
   rdhits: 4 # Read row hits
   wrhits: 0 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 8867
    14: 41
    15: 28
    16: 24
    17: 5
    18: 9
    19: 1
    20: 3
    21: 5
    22: 4
    23: 4
    24: 5
    25: 17
    26: 2
    27: 5
    28: 7
    29: 2
    30: 9
    31: 7
    32: 8
    33: 3
    34: 5
    35: 6
    36: 3
    37: 8
    38: 2
    39: 5
    40: 4
    41: 5
    42: 2
    43: 4
    44: 0
    45: 0
    46: 0
    47: 0
    48: 0
    49: 0
    50: 0
    51: 0
    52: 0
    53: 1
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-2: # Memory controller stats
   rd: 9067 # Read requests
   wr: 1047 # Write requests
   rdlat: 1215199 # Total latency experienced by read requests
   wrlat: 145804 # Total latency experienced by write requests
   rdhits: 4 # Read row hits
   wrhits: 0 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 8837
    14: 46
    15: 40
    16: 18
    17: 5
    18: 4
    19: 3
    20: 6
    21: 6
    22: 3
    23: 3
    24: 5
    25: 14
    26: 7
    27: 5
    28: 3
    29: 4
    30: 1
    31: 5
    32: 5
    33: 4
    34: 4
    35: 5
    36: 4
    37: 2
    38: 6
    39: 2
    40: 2
    41: 5
    42: 9
    43: 3
    44: 1
    45: 0
    46: 0
    47: 0
    48: 0
    49: 0
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-3: # Memory controller stats
   rd: 8985 # Read requests
   wr: 1071 # Write requests
   rdlat: 1205239 # Total latency experienced by read requests
   wrlat: 149798 # Total latency experienced by write requests
   rdhits: 2 # Read row hits
   wrhits: 0 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 8769
    14: 43
    15: 27
    16: 20
    17: 0
    18: 2
    19: 3
    20: 8
    21: 3
    22: 4
    23: 9
    24: 2
    25: 11
    26: 5
    27: 6
    28: 2
    29: 4
    30: 8
    31: 4
    32: 3
    33: 3
    34: 4
    35: 4
    36: 1
    37: 8
    38: 6
    39: 8
    40: 7
    41: 4
    42: 4
    43: 3
    44: 0
    45: 0
    46: 0
    47: 0
    48: 0
    49: 0
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
 sched: # Scheduler stats
  thCr: 1 # Threads created
  thFn: 1 # Threads finished
  schedEvs: 1 # Schedule events
  waitEvs: 0 # Wait events
  handoffEvs: 0 # Handoff events
  sleepEvs: 0 # Sleep events
  idlePhases: 0 # Phases with no thread active
  idlePeriods: 0 # Periods with no thread active
  occHist: # Occupancy histogram
   0: 0
   1: 8543
  rqSzHist: # Run queue size histogram
   0: 8543
   1: 0
   2: 0
   3: 0
   4: 0
   5: 0
   6: 0
   7: 0
   8: 0
   9: 0
   10: 0
   11: 0
   12: 0
   13: 0
   14: 0
   15: 0
   16: 0
 procCycles: # Per-process unhalted core cycles
  0: 85430090
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 procInstrs: # Per-process instructions
  0: 100008813
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 heartbeats: # Per-process heartbeats
  0: 0
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
===
