
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.045843                       # Number of seconds simulated
sim_ticks                                 45843121000                       # Number of ticks simulated
final_tick                                45843121000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1345008                       # Simulator instruction rate (inst/s)
host_op_rate                                  2581025                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             4610918576                       # Simulator tick rate (ticks/s)
host_mem_usage                                 706468                       # Number of bytes of host memory used
host_seconds                                     9.94                       # Real time elapsed on the host
sim_insts                                    13372438                       # Number of instructions simulated
sim_ops                                      25661278                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  45843121000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst           130240                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data          1980800                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             2111040                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst       130240                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         130240                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::writebacks       553088                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total           553088                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::cpu.inst              2035                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data             30950                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                32985                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::writebacks           8642                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                8642                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst             2840993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data            43208227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               46049221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst        2840993                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           2840993                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::writebacks         12064798                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              12064798                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::writebacks         12064798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst            2840993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data           43208227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              58114019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                        32985                       # Number of read requests accepted
system.mem_ctrl.writeReqs                        8642                       # Number of write requests accepted
system.mem_ctrl.readBursts                      32985                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                      8642                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                 2110464                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                      576                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                   551232                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  2111040                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                553088                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       9                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               2081                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1882                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               2063                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               2071                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1961                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1628                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1601                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1596                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               2594                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               2310                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              2424                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              2154                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              2541                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              2351                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              1881                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              1838                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                528                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                417                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                567                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                679                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                615                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                395                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                290                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                330                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                672                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                576                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10               621                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11               676                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12               788                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13               573                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14               454                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15               432                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    45843016000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  32985                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                  8642                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    32974                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                     434                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                     437                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                     484                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                     485                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                     485                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                     485                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                     485                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                     485                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                     485                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                     485                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                     485                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                     485                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                     485                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                     485                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                     484                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                     485                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                     484                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                     484                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples        14770                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     180.088287                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    110.946147                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    235.237010                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          9408     63.70%     63.70% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         2185     14.79%     78.49% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383         1268      8.58%     87.08% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          416      2.82%     89.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          259      1.75%     91.65% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767          472      3.20%     94.84% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          111      0.75%     95.59% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          100      0.68%     96.27% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          551      3.73%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total         14770                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples          484                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       68.041322                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      22.654631                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     917.458723                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-1023           483     99.79%     99.79% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::19456-20479            1      0.21%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total            484                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples          484                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.795455                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.784664                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.601499                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                48      9.92%      9.92% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                 3      0.62%     10.54% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18               433     89.46%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total            484                       # Writes before turning the bus around for reads
system.mem_ctrl.totQLat                     727142250                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat               1345442250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                   164880000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      22050.65                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 40800.65                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         46.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                         12.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      46.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      12.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.45                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.36                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.09                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       15.39                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                     19401                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                     7410                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  58.83                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 85.74                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     1101280.80                       # Average gap between requests
system.mem_ctrl.pageHitRate                     64.42                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                  46945500                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                  24933150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                106264620                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                19945620                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          2279085120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy            1035361110                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy              69300480                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy       8223838590                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy       2654052480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        4539793485                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy             18999853215                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             414.453743                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           43390704750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE      74393000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF      965358000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   18445050750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN   6911530500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT     1412608000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN  18034180750                       # Time in different power states
system.mem_ctrl_1.actEnergy                  58569420                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                  31119000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                129184020                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                25014240                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          2309202480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy            1120526520                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy              67009920                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy       8479215690                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy       2635027200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        4350078255                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy             19205210535                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             418.933310                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           43210532500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE      63944000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF      977894000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   17753917750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN   6862368250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT     1590171250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN  18594825750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  45843121000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  45843121000                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  45843121000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  45843121000                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                    74                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     45843121000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         45843121                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    13372438                       # Number of instructions committed
system.cpu.committedOps                      25661278                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              25548638                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                  55171                       # Number of float alu accesses
system.cpu.num_func_calls                       89914                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      3007948                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     25548638                       # number of integer instructions
system.cpu.num_fp_insts                         55171                       # number of float instructions
system.cpu.num_int_register_reads            47496634                       # number of times the integer registers were read
system.cpu.num_int_register_writes           21292101                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                88473                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               45428                       # number of times the floating registers were written
system.cpu.num_cc_register_reads             18100963                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            11117107                       # number of times the CC registers were written
system.cpu.num_mem_refs                       3594272                       # number of memory refs
system.cpu.num_load_insts                     2527713                       # Number of load instructions
system.cpu.num_store_insts                    1066559                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                   45843121                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           3384690                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 60750      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  21810379     84.99%     85.23% # Class of executed instruction
system.cpu.op_class::IntMult                   120800      0.47%     85.70% # Class of executed instruction
system.cpu.op_class::IntDiv                     38910      0.15%     85.85% # Class of executed instruction
system.cpu.op_class::FloatAdd                   36167      0.14%     85.99% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::MemRead                  2511963      9.79%     95.78% # Class of executed instruction
system.cpu.op_class::MemWrite                 1063685      4.15%     99.93% # Class of executed instruction
system.cpu.op_class::FloatMemRead               15750      0.06%     99.99% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               2874      0.01%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   25661278                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45843121000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             66018                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2024.244442                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3526252                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68066                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             51.806364                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        5380281000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2024.244442                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.988401                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988401                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          245                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1237                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          538                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7256702                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7256702                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  45843121000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      2481474                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2481474                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1044778                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1044778                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       3526252                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3526252                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      3526252                       # number of overall hits
system.cpu.dcache.overall_hits::total         3526252                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        46280                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         46280                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        21786                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21786                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        68066                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          68066                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        68066                       # number of overall misses
system.cpu.dcache.overall_misses::total         68066                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   2627350000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2627350000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1969071000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1969071000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   4596421000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4596421000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   4596421000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4596421000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      2527754                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2527754                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1066564                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1066564                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      3594318                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3594318                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      3594318                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3594318                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.018309                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018309                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.020426                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.020426                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.018937                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018937                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.018937                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018937                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 56770.743302                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56770.743302                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 90382.401542                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 90382.401542                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 67528.883730                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67528.883730                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 67528.883730                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67528.883730                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        53901                       # number of writebacks
system.cpu.dcache.writebacks::total             53901                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        46280                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        46280                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        21786                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        21786                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        68066                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68066                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        68066                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68066                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   2534790000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2534790000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1925499000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1925499000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   4460289000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4460289000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   4460289000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4460289000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.018309                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018309                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.020426                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020426                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.018937                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018937                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.018937                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018937                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 54770.743302                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54770.743302                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 88382.401542                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88382.401542                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 65528.883730                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65528.883730                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 65528.883730                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65528.883730                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  45843121000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               484                       # number of replacements
system.cpu.icache.tags.tagsinuse          1215.333710                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            16980867                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2035                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           8344.406388                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst  1215.333710                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.593425                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.593425                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1551                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          259                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1155                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.757324                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          33967839                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         33967839                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  45843121000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     16980867                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        16980867                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      16980867                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         16980867                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     16980867                       # number of overall hits
system.cpu.icache.overall_hits::total        16980867                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         2035                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2035                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         2035                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2035                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         2035                       # number of overall misses
system.cpu.icache.overall_misses::total          2035                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    232747000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    232747000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    232747000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    232747000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    232747000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    232747000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     16982902                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     16982902                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     16982902                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     16982902                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     16982902                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     16982902                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000120                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000120                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000120                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000120                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000120                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000120                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 114371.990172                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 114371.990172                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 114371.990172                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 114371.990172                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 114371.990172                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 114371.990172                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         2035                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2035                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         2035                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2035                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         2035                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2035                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    228677000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    228677000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    228677000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    228677000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    228677000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    228677000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000120                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000120                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000120                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000120                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 112371.990172                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 112371.990172                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 112371.990172                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 112371.990172                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 112371.990172                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 112371.990172                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests         136603                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        66502                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  45843121000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               48315                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         62543                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             12601                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              21786                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             21786                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          48315                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         4554                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       202150                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  206704                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       130240                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      7805888                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  7936128                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                              8642                       # Total snoops (count)
system.l2bus.snoopTraffic                      553088                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              78743                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000051                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.007127                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    78739     99.99%     99.99% # Request fanout histogram
system.l2bus.snoop_fanout::1                        4      0.01%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                78743                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy            244405000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             6105000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy           204198000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  45843121000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                 8642                       # number of replacements
system.l2cache.tags.tagsinuse             5668.334919                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  36952                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                16785                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.201489                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle          19985556000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks  5668.334919                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.691935                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.691935                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         8143                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          207                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1254                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         4576                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2084                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.994019                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1146693                       # Number of tag accesses
system.l2cache.tags.data_accesses             1146693                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  45843121000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks        53901                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        53901                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::cpu.data          6020                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             6020                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        31096                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        31096                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.data            37116                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               37116                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.data           37116                       # number of overall hits
system.l2cache.overall_hits::total              37116                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data        15766                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          15766                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst         2035                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data        15184                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        17219                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst           2035                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data          30950                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             32985                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst          2035                       # number of overall misses
system.l2cache.overall_misses::cpu.data         30950                       # number of overall misses
system.l2cache.overall_misses::total            32985                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data   1733721000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   1733721000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst    222564000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data   1742932000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   1965496000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst    222564000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data   3476653000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   3699217000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst    222564000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data   3476653000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   3699217000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks        53901                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        53901                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data        21786                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        21786                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst         2035                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        46280                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        48315                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst         2035                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data        68066                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           70101                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst         2035                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data        68066                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          70101                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.723676                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.723676                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.328090                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.356390                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst            1                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.454706                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.470535                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst            1                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.454706                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.470535                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 109965.812508                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 109965.812508                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 109368.058968                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 114787.407798                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 114146.930716                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 109368.058968                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 112331.276252                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 112148.461422                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 109368.058968                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 112331.276252                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 112148.461422                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks            8642                       # number of writebacks
system.l2cache.writebacks::total                 8642                       # number of writebacks
system.l2cache.CleanEvict_mshr_misses::writebacks        12597                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total        12597                       # number of CleanEvict MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data        15766                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        15766                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst         2035                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data        15184                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        17219                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst         2035                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data        30950                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        32985                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst         2035                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data        30950                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        32985                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data   1418401000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   1418401000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst    181864000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data   1439252000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   1621116000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst    181864000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data   2857653000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   3039517000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst    181864000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data   2857653000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   3039517000                       # number of overall MSHR miss cycles
system.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.723676                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.723676                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.328090                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.356390                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.454706                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.470535                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.454706                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.470535                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 89965.812508                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 89965.812508                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 89368.058968                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 94787.407798                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 94146.930716                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 89368.058968                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 92331.276252                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 92148.461422                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 89368.058968                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 92331.276252                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 92148.461422                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         54223                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        21242                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  45843121000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              17219                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8642                       # Transaction distribution
system.membus.trans_dist::CleanEvict            12596                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15766                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15766                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         17219                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        87208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        87208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  87208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port      2664128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total      2664128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2664128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             32985                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   32985    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               32985                       # Request fanout histogram
system.membus.reqLayer2.occupancy            88791000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy          176804750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
