// Seed: 4088810825
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    input wand id_2,
    input supply0 id_3,
    input wor id_4
    , id_16,
    output tri0 id_5,
    input tri id_6
    , id_17,
    input supply1 id_7,
    output uwire id_8,
    input supply1 id_9,
    input tri id_10,
    input supply1 id_11,
    output tri id_12,
    output supply0 id_13,
    input uwire id_14
);
  wire id_18;
  wire id_19;
  wire id_20;
  assign id_8 = id_7;
  wire id_21;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    output wor id_2,
    output uwire id_3,
    input tri id_4,
    input wand id_5,
    input wire id_6,
    input wor id_7,
    output uwire id_8,
    input uwire id_9,
    output uwire id_10,
    input supply0 id_11
    , id_30,
    input tri id_12,
    input tri id_13,
    output supply1 id_14,
    input wire id_15,
    input wire id_16,
    output tri1 id_17,
    output supply0 id_18,
    inout supply1 id_19,
    output wand id_20,
    input supply1 id_21,
    output supply0 id_22,
    output supply1 id_23,
    input tri id_24,
    input wor id_25,
    output tri1 id_26,
    input tri id_27,
    output wand id_28
);
  assign id_19 = id_24;
  module_0(
      id_8,
      id_27,
      id_0,
      id_11,
      id_27,
      id_28,
      id_16,
      id_19,
      id_17,
      id_24,
      id_5,
      id_7,
      id_28,
      id_2,
      id_5
  );
  wire id_31, id_32, id_33, id_34, id_35, id_36;
  supply1 id_37 = id_5;
  xor (
      id_23,
      id_5,
      id_6,
      id_27,
      id_24,
      id_12,
      id_25,
      id_15,
      id_16,
      id_19,
      id_13,
      id_21,
      id_1,
      id_0,
      id_30,
      id_7,
      id_4,
      id_9,
      id_11
  );
endmodule
